

================================================================
== Vivado HLS Report for 'write_output'
================================================================
* Date:           Tue Nov 28 10:42:28 2017

* Version:        2017.3 (Build 2018833 on Wed Oct 04 20:30:40 MDT 2017)
* Project:        Prova_casa
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |    5|  27990|    5|  27990|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-------+----------+-----------+-----------+-----------+----------+
        |            |   Latency   | Iteration|  Initiation Interval  |    Trip   |          |
        |  Loop Name | min |  max  |  Latency |  achieved |   target  |   Count   | Pipelined|
        +------------+-----+-------+----------+-----------+-----------+-----------+----------+
        |- writeOut  |    0|  27985|        15|          1|          1| 0 ~ 27972 |    yes   |
        +------------+-----+-------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 1, D = 15, States = { 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	20  / (!tmp_15_i_i_i)
	6  / (tmp_15_i_i_i)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	5  / true
20 --> 

* FSM state operations: 

 <State 1> : 6.11ns
ST_1 : Operation 21 [1/1] (3.63ns)   --->   "%out_offset_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %out_offset)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 22 [1/1] (3.63ns)   --->   "%curr_layer_out_w_rea = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %curr_layer_out_w)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 23 [1/1] (3.63ns)   --->   "%curr_layer_out_h_rea = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %curr_layer_out_h)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 24 [1/1] (3.63ns)   --->   "%curr_layer_out_ch_re = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %curr_layer_out_ch)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 25 [1/1] (3.63ns)   --->   "%to_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %to_r)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 26 [1/1] (3.63ns)   --->   "%row_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %row)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 27 [1/1] (3.63ns)   --->   "%col_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %col)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 28 [1/1] (3.63ns)   --->   "%output_offset_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %output_offset)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 29 [1/1] (3.63ns)   --->   "%quantized_multiplier_2 = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %quantized_multiplier)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 30 [1/1] (3.63ns)   --->   "%right_shift_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %right_shift)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 31 [1/1] (2.47ns)   --->   "%tmp_1_i_i_i = icmp sgt i32 %curr_layer_out_h_rea, 37" [Prova_casa/src/zhang_convolution_quant.c:221]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.47ns)   --->   "%tmp_3_i_i_i = icmp sgt i32 %curr_layer_out_ch_re, 28" [Prova_casa/src/zhang_convolution_quant.c:223]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %output_offset_read to i8"

 <State 2> : 8.51ns
ST_2 : Operation 34 [1/1] (8.51ns)   --->   "%out_size = mul nsw i32 %curr_layer_out_w_rea, %curr_layer_out_h_rea" [Prova_casa/src/zhang_convolution_quant.c:217]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.37ns)   --->   "%n_rows = select i1 %tmp_1_i_i_i, i32 37, i32 %curr_layer_out_h_rea" [Prova_casa/src/zhang_convolution_quant.c:221]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (2.47ns)   --->   "%tmp_2_i_i_i = icmp sgt i32 %curr_layer_out_w_rea, 27" [Prova_casa/src/zhang_convolution_quant.c:222]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.37ns)   --->   "%n_depth_o = select i1 %tmp_3_i_i_i, i32 28, i32 %curr_layer_out_ch_re" [Prova_casa/src/zhang_convolution_quant.c:223]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (2.55ns)   --->   "%tmp_4_i_i_i = add nsw i32 %n_rows, %row_read" [Prova_casa/src/zhang_convolution_quant.c:225]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (2.47ns)   --->   "%tmp_5_i_i_i = icmp sgt i32 %tmp_4_i_i_i, %curr_layer_out_h_rea" [Prova_casa/src/zhang_convolution_quant.c:225]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (2.55ns)   --->   "%tmp_6_i_i_i = sub nsw i32 %curr_layer_out_h_rea, %row_read" [Prova_casa/src/zhang_convolution_quant.c:225]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.37ns)   --->   "%n_rows_1 = select i1 %tmp_5_i_i_i, i32 %tmp_6_i_i_i, i32 %n_rows" [Prova_casa/src/zhang_convolution_quant.c:225]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (2.55ns)   --->   "%tmp_10_i_i_i = add nsw i32 %n_depth_o, %to_read" [Prova_casa/src/zhang_convolution_quant.c:227]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (2.47ns)   --->   "%tmp_11_i_i_i = icmp sgt i32 %tmp_10_i_i_i, %curr_layer_out_ch_re" [Prova_casa/src/zhang_convolution_quant.c:227]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (2.55ns)   --->   "%tmp_12_i_i_i = sub nsw i32 %curr_layer_out_ch_re, %to_read" [Prova_casa/src/zhang_convolution_quant.c:227]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.37ns)   --->   "%n_depth_o_1 = select i1 %tmp_11_i_i_i, i32 %tmp_12_i_i_i, i32 %n_depth_o" [Prova_casa/src/zhang_convolution_quant.c:227]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 3> : 8.51ns
ST_3 : Operation 46 [1/1] (8.51ns)   --->   "%tmp_i_i_i = mul nsw i32 %out_size, %to_read" [Prova_casa/src/zhang_convolution_quant.c:218]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (8.51ns)   --->   "%tmp_i_i_i_17 = mul nsw i32 %row_read, %curr_layer_out_w_rea" [Prova_casa/src/zhang_convolution_quant.c:218]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (1.37ns)   --->   "%n_cols = select i1 %tmp_2_i_i_i, i32 27, i32 %curr_layer_out_w_rea" [Prova_casa/src/zhang_convolution_quant.c:222]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (2.55ns)   --->   "%tmp_7_i_i_i = add nsw i32 %n_cols, %col_read" [Prova_casa/src/zhang_convolution_quant.c:226]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (2.47ns)   --->   "%tmp_8_i_i_i = icmp sgt i32 %tmp_7_i_i_i, %curr_layer_out_w_rea" [Prova_casa/src/zhang_convolution_quant.c:226]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (2.55ns)   --->   "%tmp_9_i_i_i = sub nsw i32 %curr_layer_out_w_rea, %col_read" [Prova_casa/src/zhang_convolution_quant.c:226]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (1.37ns)   --->   "%n_cols_1 = select i1 %tmp_8_i_i_i, i32 %tmp_9_i_i_i, i32 %n_cols" [Prova_casa/src/zhang_convolution_quant.c:226]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (8.51ns)   --->   "%tmp1_i = mul i32 %n_depth_o_1, %n_rows_1" [Prova_casa/src/zhang_convolution_quant.c:231]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 4> : 8.51ns
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %curr_layer_out_w, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %curr_layer_out_h, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %curr_layer_out_ch, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_r, [6 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 102400, [5 x i8]* @p_str19, [6 x i8]* @p_str20, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_r, [6 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 102400, [5 x i8]* @p_str19, [6 x i8]* @p_str20, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %to_r, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %row, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %col, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %output_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %quantized_multiplier, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %right_shift, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_r, [6 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 102400, [5 x i8]* @p_str19, [6 x i8]* @p_str20, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %right_shift, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %quantized_multiplier, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %output_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %col, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %row, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %to_r, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %curr_layer_out_ch, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %curr_layer_out_h, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %curr_layer_out_w, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_r, [6 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 102400, [5 x i8]* @p_str19, [6 x i8]* @p_str20, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 77 [1/1] (8.51ns)   --->   "%tmp_14_i_i_i = mul i32 %n_cols_1, %tmp1_i" [Prova_casa/src/zhang_convolution_quant.c:231]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%b_64_i_cast_i_i_i = sext i32 %quantized_multiplier_2 to i59" [Prova_casa/src/zhang_convolution_quant.c:31->Prova_casa/src/zhang_convolution_quant.c:244]
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3_i = add i32 %tmp_i_i_i_17, %tmp_i_i_i" [Prova_casa/src/zhang_convolution_quant.c:245]   --->   Core 79 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 80 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp2_i = add i32 %tmp3_i, %col_read" [Prova_casa/src/zhang_convolution_quant.c:245]   --->   Core 79 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%sext_cast_i = sext i32 %out_offset_read to i33" [Prova_casa/src/zhang_convolution_quant.c:231]
ST_4 : Operation 82 [1/1] (1.76ns)   --->   "br label %0" [Prova_casa/src/zhang_convolution_quant.c:231]

 <State 5> : 7.33ns
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%i_index_i_i_i = phi i16 [ 0, %entry ], [ %i_index_2_i_i_i, %_ifconv.i ]" [Prova_casa/src/zhang_convolution_quant.c:235]
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%ii_index_i_i_i = phi i16 [ 0, %entry ], [ %ii_index_2, %_ifconv.i ]"
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%itr_i_i_i = phi i31 [ 0, %entry ], [ %itr_i, %_ifconv.i ]" [Prova_casa/src/zhang_convolution_quant.c:231]
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%i_i_i_i = phi i32 [ 0, %entry ], [ %i_2_i_i_i, %_ifconv.i ]" [Prova_casa/src/zhang_convolution_quant.c:235]
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%j_i_i_i = phi i32 [ 0, %entry ], [ %j, %_ifconv.i ]"
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%ii_i_i_i = phi i32 [ 0, %entry ], [ %ii_2, %_ifconv.i ]"
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%itr_i_i_cast_i = zext i31 %itr_i_i_i to i32" [Prova_casa/src/zhang_convolution_quant.c:231]
ST_5 : Operation 90 [1/1] (2.47ns)   --->   "%tmp_15_i_i_i = icmp slt i32 %itr_i_i_cast_i, %tmp_14_i_i_i" [Prova_casa/src/zhang_convolution_quant.c:231]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (2.52ns)   --->   "%itr_i = add i31 %itr_i_i_i, 1" [Prova_casa/src/zhang_convolution_quant.c:231]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %tmp_15_i_i_i, label %_ifconv.i, label %.exit" [Prova_casa/src/zhang_convolution_quant.c:231]
ST_5 : Operation 93 [1/1] (2.47ns)   --->   "%tmp_16_i_i_i = icmp eq i32 %j_i_i_i, %n_cols_1" [Prova_casa/src/zhang_convolution_quant.c:235]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (2.55ns)   --->   "%i = add nsw i32 1, %i_i_i_i" [Prova_casa/src/zhang_convolution_quant.c:237]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (2.47ns)   --->   "%tmp_18_i_i_i = icmp eq i32 %i, %n_rows_1" [Prova_casa/src/zhang_convolution_quant.c:239]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (2.55ns)   --->   "%ii = add nsw i32 1, %ii_i_i_i" [Prova_casa/src/zhang_convolution_quant.c:241]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.93ns)   --->   "%sel_tmp_i = and i1 %tmp_16_i_i_i, %tmp_18_i_i_i" [Prova_casa/src/zhang_convolution_quant.c:235]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node i_2_i_i_i)   --->   "%sel_tmp9_i = select i1 %sel_tmp_i, i32 0, i32 %i" [Prova_casa/src/zhang_convolution_quant.c:235]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (1.37ns) (out node of the LUT)   --->   "%i_2_i_i_i = select i1 %tmp_16_i_i_i, i32 %sel_tmp9_i, i32 %i_i_i_i" [Prova_casa/src/zhang_convolution_quant.c:235]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (1.37ns)   --->   "%j_2_i_i_i = select i1 %tmp_16_i_i_i, i32 0, i32 %j_i_i_i" [Prova_casa/src/zhang_convolution_quant.c:235]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node ii_2)   --->   "%ii_1 = select i1 %sel_tmp_i, i32 %ii, i32 %ii_i_i_i" [Prova_casa/src/zhang_convolution_quant.c:235]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (1.37ns) (out node of the LUT)   --->   "%ii_2 = select i1 %tmp_16_i_i_i, i32 %ii_1, i32 %ii_i_i_i" [Prova_casa/src/zhang_convolution_quant.c:235]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_21 = trunc i32 %ii_2 to i5" [Prova_casa/src/zhang_convolution_quant.c:235]
ST_5 : Operation 104 [1/1] (2.55ns)   --->   "%j = add nsw i32 1, %j_2_i_i_i" [Prova_casa/src/zhang_convolution_quant.c:231]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 6> : 8.51ns
ST_6 : Operation 105 [1/1] (8.51ns)   --->   "%tmp_17_i_i_i = mul nsw i32 %i, %curr_layer_out_w_rea" [Prova_casa/src/zhang_convolution_quant.c:237]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (8.51ns)   --->   "%tmp_19_i_i_i = mul nsw i32 %out_size, %ii" [Prova_casa/src/zhang_convolution_quant.c:241]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [3/3] (8.51ns)   --->   "%tmp6_i = call fastcc i27 @aesl_mux_load_28_37_s(i5 %tmp_21, i32 %i_2_i_i_i, i32 %j_2_i_i_i, [999 x i27]* @outputfm_0, [999 x i27]* @outputfm_1, [999 x i27]* @outputfm_10, [999 x i27]* @outputfm_11, [999 x i27]* @outputfm_12, [999 x i27]* @outputfm_13, [999 x i27]* @outputfm_14, [999 x i27]* @outputfm_15, [999 x i27]* @outputfm_16, [999 x i27]* @outputfm_17, [999 x i27]* @outputfm_18, [999 x i27]* @outputfm_19, [999 x i27]* @outputfm_2, [999 x i27]* @outputfm_20, [999 x i27]* @outputfm_21, [999 x i27]* @outputfm_22, [999 x i27]* @outputfm_23, [999 x i27]* @outputfm_24, [999 x i27]* @outputfm_25, [999 x i27]* @outputfm_26, [999 x i27]* @outputfm_27, [999 x i27]* @outputfm_3, [999 x i27]* @outputfm_4, [999 x i27]* @outputfm_5, [999 x i27]* @outputfm_6, [999 x i27]* @outputfm_7, [999 x i27]* @outputfm_8, [999 x i27]* @outputfm_9)" [Prova_casa/src/zhang_convolution_quant.c:235]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 7> : 8.51ns
ST_7 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node i_index_2_i_i_i)   --->   "%i_index = trunc i32 %tmp_17_i_i_i to i16" [Prova_casa/src/zhang_convolution_quant.c:237]
ST_7 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node ii_index_2)   --->   "%ii_index = trunc i32 %tmp_19_i_i_i to i16" [Prova_casa/src/zhang_convolution_quant.c:241]
ST_7 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node i_index_2_i_i_i)   --->   "%sel_tmp1_i = select i1 %sel_tmp_i, i16 0, i16 %i_index" [Prova_casa/src/zhang_convolution_quant.c:235]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (1.37ns) (out node of the LUT)   --->   "%i_index_2_i_i_i = select i1 %tmp_16_i_i_i, i16 %sel_tmp1_i, i16 %i_index_i_i_i" [Prova_casa/src/zhang_convolution_quant.c:235]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node ii_index_2)   --->   "%ii_index_1 = select i1 %sel_tmp_i, i16 %ii_index, i16 %ii_index_i_i_i" [Prova_casa/src/zhang_convolution_quant.c:235]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (1.37ns) (out node of the LUT)   --->   "%ii_index_2 = select i1 %tmp_16_i_i_i, i16 %ii_index_1, i16 %ii_index_i_i_i" [Prova_casa/src/zhang_convolution_quant.c:235]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 114 [2/3] (8.51ns)   --->   "%tmp6_i = call fastcc i27 @aesl_mux_load_28_37_s(i5 %tmp_21, i32 %i_2_i_i_i, i32 %j_2_i_i_i, [999 x i27]* @outputfm_0, [999 x i27]* @outputfm_1, [999 x i27]* @outputfm_10, [999 x i27]* @outputfm_11, [999 x i27]* @outputfm_12, [999 x i27]* @outputfm_13, [999 x i27]* @outputfm_14, [999 x i27]* @outputfm_15, [999 x i27]* @outputfm_16, [999 x i27]* @outputfm_17, [999 x i27]* @outputfm_18, [999 x i27]* @outputfm_19, [999 x i27]* @outputfm_2, [999 x i27]* @outputfm_20, [999 x i27]* @outputfm_21, [999 x i27]* @outputfm_22, [999 x i27]* @outputfm_23, [999 x i27]* @outputfm_24, [999 x i27]* @outputfm_25, [999 x i27]* @outputfm_26, [999 x i27]* @outputfm_27, [999 x i27]* @outputfm_3, [999 x i27]* @outputfm_4, [999 x i27]* @outputfm_5, [999 x i27]* @outputfm_6, [999 x i27]* @outputfm_7, [999 x i27]* @outputfm_8, [999 x i27]* @outputfm_9)" [Prova_casa/src/zhang_convolution_quant.c:235]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_29_i_i_cast_i = zext i16 %ii_index_2 to i17" [Prova_casa/src/zhang_convolution_quant.c:245]
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_30_i_i_cast_i = zext i16 %i_index_2_i_i_i to i17" [Prova_casa/src/zhang_convolution_quant.c:245]
ST_7 : Operation 117 [1/1] (2.07ns)   --->   "%tmp5_i = add i17 %tmp_29_i_i_cast_i, %tmp_30_i_i_cast_i" [Prova_casa/src/zhang_convolution_quant.c:245]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%tmp5_cast_i = zext i17 %tmp5_i to i32" [Prova_casa/src/zhang_convolution_quant.c:245]
ST_7 : Operation 119 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4_i = add i32 %j_2_i_i_i, %tmp5_cast_i" [Prova_casa/src/zhang_convolution_quant.c:245]   --->   Core 79 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 120 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_34_i_i_i = add i32 %tmp2_i, %tmp4_i" [Prova_casa/src/zhang_convolution_quant.c:245]   --->   Core 79 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

 <State 8> : 5.86ns
ST_8 : Operation 121 [1/3] (5.85ns)   --->   "%tmp6_i = call fastcc i27 @aesl_mux_load_28_37_s(i5 %tmp_21, i32 %i_2_i_i_i, i32 %j_2_i_i_i, [999 x i27]* @outputfm_0, [999 x i27]* @outputfm_1, [999 x i27]* @outputfm_10, [999 x i27]* @outputfm_11, [999 x i27]* @outputfm_12, [999 x i27]* @outputfm_13, [999 x i27]* @outputfm_14, [999 x i27]* @outputfm_15, [999 x i27]* @outputfm_16, [999 x i27]* @outputfm_17, [999 x i27]* @outputfm_18, [999 x i27]* @outputfm_19, [999 x i27]* @outputfm_2, [999 x i27]* @outputfm_20, [999 x i27]* @outputfm_21, [999 x i27]* @outputfm_22, [999 x i27]* @outputfm_23, [999 x i27]* @outputfm_24, [999 x i27]* @outputfm_25, [999 x i27]* @outputfm_26, [999 x i27]* @outputfm_27, [999 x i27]* @outputfm_3, [999 x i27]* @outputfm_4, [999 x i27]* @outputfm_5, [999 x i27]* @outputfm_6, [999 x i27]* @outputfm_7, [999 x i27]* @outputfm_8, [999 x i27]* @outputfm_9)" [Prova_casa/src/zhang_convolution_quant.c:235]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_35_i_i_cast_i = sext i32 %tmp_34_i_i_i to i33" [Prova_casa/src/zhang_convolution_quant.c:245]
ST_8 : Operation 123 [1/1] (2.55ns)   --->   "%sum_i = add i33 %tmp_35_i_i_cast_i, %sext_cast_i" [Prova_casa/src/zhang_convolution_quant.c:245]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%sum_cast_i = sext i33 %sum_i to i64" [Prova_casa/src/zhang_convolution_quant.c:245]
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%out_addr = getelementptr i8* %out_r, i64 %sum_cast_i" [Prova_casa/src/zhang_convolution_quant.c:245]

 <State 9> : 8.51ns
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%a_i_cast_i_i_i = sext i27 %tmp6_i to i59" [Prova_casa/src/zhang_convolution_quant.c:31->Prova_casa/src/zhang_convolution_quant.c:244]
ST_9 : Operation 127 [1/1] (8.51ns)   --->   "%ab_64 = mul i59 %a_i_cast_i_i_i, %b_64_i_cast_i_i_i" [Prova_casa/src/zhang_convolution_quant.c:32->Prova_casa/src/zhang_convolution_quant.c:244]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 3.39ns
ST_10 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node tmp_124_i_i_i_i)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i59.i32(i59 %ab_64, i32 58)" [Prova_casa/src/zhang_convolution_quant.c:35->Prova_casa/src/zhang_convolution_quant.c:244]
ST_10 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node tmp_124_i_i_i_i)   --->   "%tmp_123_i_cast_i_i_c = select i1 %tmp_22, i59 -32767, i59 32768" [Prova_casa/src/zhang_convolution_quant.c:35->Prova_casa/src/zhang_convolution_quant.c:244]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (3.39ns) (out node of the LUT)   --->   "%tmp_124_i_i_i_i = add i59 %ab_64, %tmp_123_i_cast_i_i_c" [Prova_casa/src/zhang_convolution_quant.c:35->Prova_casa/src/zhang_convolution_quant.c:244]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 8.50ns
ST_11 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node tmp_24_i_i_i)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i59.i32(i59 %tmp_124_i_i_i_i, i32 58)" [Prova_casa/src/zhang_convolution_quant.c:35->Prova_casa/src/zhang_convolution_quant.c:244]
ST_11 : Operation 132 [1/1] (3.39ns)   --->   "%p_neg_i_i_i_i = sub i59 0, %tmp_124_i_i_i_i" [Prova_casa/src/zhang_convolution_quant.c:35->Prova_casa/src/zhang_convolution_quant.c:244]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_88_i_i_i_i = call i32 @_ssdm_op_PartSelect.i32.i59.i32.i32(i59 %p_neg_i_i_i_i, i32 16, i32 47)" [Prova_casa/src/zhang_convolution_quant.c:35->Prova_casa/src/zhang_convolution_quant.c:244]
ST_11 : Operation 134 [1/1] (2.55ns)   --->   "%tmp_89_i_i_i_i = sub i32 0, %tmp_88_i_i_i_i" [Prova_casa/src/zhang_convolution_quant.c:35->Prova_casa/src/zhang_convolution_quant.c:244]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node tmp_24_i_i_i)   --->   "%tmp_90_i_i_i_i = call i32 @_ssdm_op_PartSelect.i32.i59.i32.i32(i59 %tmp_124_i_i_i_i, i32 16, i32 47)" [Prova_casa/src/zhang_convolution_quant.c:35->Prova_casa/src/zhang_convolution_quant.c:244]
ST_11 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node tmp_24_i_i_i)   --->   "%ab_x2_high32 = select i1 %tmp_23, i32 %tmp_89_i_i_i_i, i32 %tmp_90_i_i_i_i" [Prova_casa/src/zhang_convolution_quant.c:35->Prova_casa/src/zhang_convolution_quant.c:244]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%rounding_load = load i32* @rounding, align 4" [Prova_casa/src/zhang_convolution_quant.c:42->Prova_casa/src/zhang_convolution_quant.c:245]
ST_11 : Operation 138 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp_24_i_i_i = add nsw i32 %ab_x2_high32, %rounding_load" [Prova_casa/src/zhang_convolution_quant.c:42->Prova_casa/src/zhang_convolution_quant.c:245]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 6.33ns
ST_12 : Operation 139 [1/1] (4.42ns)   --->   "%tmp_25_i_i_i = ashr i32 %tmp_24_i_i_i, %right_shift_read" [Prova_casa/src/zhang_convolution_quant.c:42->Prova_casa/src/zhang_convolution_quant.c:245]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_24 = trunc i32 %tmp_25_i_i_i to i8" [Prova_casa/src/zhang_convolution_quant.c:42->Prova_casa/src/zhang_convolution_quant.c:245]
ST_12 : Operation 141 [1/1] (1.91ns)   --->   "%phitmp1_i_i_i = add i8 %tmp_24, %tmp" [Prova_casa/src/zhang_convolution_quant.c:245]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 13> : 8.75ns
ST_13 : Operation 142 [1/1] (2.55ns)   --->   "%tmp_26_i_i_i = add nsw i32 %tmp_25_i_i_i, %output_offset_read" [Prova_casa/src/zhang_convolution_quant.c:245]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 143 [1/1] (2.47ns)   --->   "%tmp_27_i_i_i = icmp sgt i32 %tmp_26_i_i_i, 256" [Prova_casa/src/zhang_convolution_quant.c:245]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node tmp_28_i_i_i)   --->   "%p_not_i_i_i = xor i1 %tmp_27_i_i_i, true" [Prova_casa/src/zhang_convolution_quant.c:245]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node tmp_28_i_i_i)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_26_i_i_i, i32 31)" [Prova_casa/src/zhang_convolution_quant.c:245]
ST_13 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node tmp_28_i_i_i)   --->   "%or_cond_i_i_i = and i1 %tmp_25, %p_not_i_i_i" [Prova_casa/src/zhang_convolution_quant.c:245]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node tmp_28_i_i_i)   --->   "%tmp_6_i = or i1 %or_cond_i_i_i, %tmp_27_i_i_i" [Prova_casa/src/zhang_convolution_quant.c:245]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 148 [1/1] (1.37ns) (out node of the LUT)   --->   "%tmp_28_i_i_i = select i1 %tmp_6_i, i8 0, i8 %phitmp1_i_i_i" [Prova_casa/src/zhang_convolution_quant.c:245]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 149 [1/1] (8.75ns)   --->   "%out_addr_i_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %out_addr, i32 1)" [Prova_casa/src/zhang_convolution_quant.c:245]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 14> : 8.75ns
ST_14 : Operation 150 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i8P(i8* %out_addr, i8 %tmp_28_i_i_i, i1 true)" [Prova_casa/src/zhang_convolution_quant.c:245]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 15> : 8.75ns
ST_15 : Operation 151 [5/5] (8.75ns)   --->   "%out_addr_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_addr)" [Prova_casa/src/zhang_convolution_quant.c:245]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 16> : 8.75ns
ST_16 : Operation 152 [4/5] (8.75ns)   --->   "%out_addr_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_addr)" [Prova_casa/src/zhang_convolution_quant.c:245]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 17> : 8.75ns
ST_17 : Operation 153 [3/5] (8.75ns)   --->   "%out_addr_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_addr)" [Prova_casa/src/zhang_convolution_quant.c:245]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 18> : 8.75ns
ST_18 : Operation 154 [2/5] (8.75ns)   --->   "%out_addr_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_addr)" [Prova_casa/src/zhang_convolution_quant.c:245]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 19> : 8.75ns
ST_19 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str16) nounwind" [Prova_casa/src/zhang_convolution_quant.c:231]
ST_19 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_22_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str16)" [Prova_casa/src/zhang_convolution_quant.c:231]
ST_19 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [Prova_casa/src/zhang_convolution_quant.c:232]
ST_19 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 27972, i32 0, [1 x i8]* @p_str) nounwind" [Prova_casa/src/zhang_convolution_quant.c:233]
ST_19 : Operation 159 [1/5] (8.75ns)   --->   "%out_addr_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_addr)" [Prova_casa/src/zhang_convolution_quant.c:245]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 160 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str16, i32 %tmp_22_i_i_i)" [Prova_casa/src/zhang_convolution_quant.c:246]
ST_19 : Operation 161 [1/1] (0.00ns)   --->   "br label %0" [Prova_casa/src/zhang_convolution_quant.c:231]

 <State 20> : 0.00ns
ST_20 : Operation 162 [1/1] (0.00ns)   --->   "ret void"


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 6.11ns
The critical path consists of the following:
	fifo read on port 'curr_layer_out_h' [65]  (3.63 ns)
	'icmp' operation ('tmp_1_i_i_i', Prova_casa/src/zhang_convolution_quant.c:221) [77]  (2.47 ns)

 <State 2>: 8.51ns
The critical path consists of the following:
	'mul' operation ('out_size', Prova_casa/src/zhang_convolution_quant.c:217) [74]  (8.51 ns)

 <State 3>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_i_i_i', Prova_casa/src/zhang_convolution_quant.c:218) [75]  (8.51 ns)

 <State 4>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_14_i_i_i', Prova_casa/src/zhang_convolution_quant.c:231) [96]  (8.51 ns)

 <State 5>: 7.33ns
The critical path consists of the following:
	'phi' operation ('i_i_i_i', Prova_casa/src/zhang_convolution_quant.c:235) with incoming values : ('i_2_i_i_i', Prova_casa/src/zhang_convolution_quant.c:235) [107]  (0 ns)
	'add' operation ('i', Prova_casa/src/zhang_convolution_quant.c:237) [120]  (2.55 ns)
	'icmp' operation ('tmp_18_i_i_i', Prova_casa/src/zhang_convolution_quant.c:239) [123]  (2.47 ns)
	'and' operation ('sel_tmp_i', Prova_casa/src/zhang_convolution_quant.c:235) [127]  (0.931 ns)
	'select' operation ('sel_tmp9_i', Prova_casa/src/zhang_convolution_quant.c:235) [132]  (0 ns)
	'select' operation ('i_2_i_i_i', Prova_casa/src/zhang_convolution_quant.c:235) [133]  (1.37 ns)

 <State 6>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_17_i_i_i', Prova_casa/src/zhang_convolution_quant.c:237) [121]  (8.51 ns)

 <State 7>: 8.51ns
The critical path consists of the following:
	'call' operation ('tmp6_i', Prova_casa/src/zhang_convolution_quant.c:235) to 'aesl_mux_load_28_37_s' [138]  (8.51 ns)

 <State 8>: 5.86ns
The critical path consists of the following:
	'call' operation ('tmp6_i', Prova_casa/src/zhang_convolution_quant.c:235) to 'aesl_mux_load_28_37_s' [138]  (5.86 ns)

 <State 9>: 8.51ns
The critical path consists of the following:
	'mul' operation ('ab_64', Prova_casa/src/zhang_convolution_quant.c:32->Prova_casa/src/zhang_convolution_quant.c:244) [140]  (8.51 ns)

 <State 10>: 3.39ns
The critical path consists of the following:
	'select' operation ('tmp_123_i_cast_i_i_c', Prova_casa/src/zhang_convolution_quant.c:35->Prova_casa/src/zhang_convolution_quant.c:244) [142]  (0 ns)
	'add' operation ('tmp_124_i_i_i_i', Prova_casa/src/zhang_convolution_quant.c:35->Prova_casa/src/zhang_convolution_quant.c:244) [143]  (3.39 ns)

 <State 11>: 8.5ns
The critical path consists of the following:
	'sub' operation ('p_neg_i_i_i_i', Prova_casa/src/zhang_convolution_quant.c:35->Prova_casa/src/zhang_convolution_quant.c:244) [145]  (3.39 ns)
	'sub' operation ('tmp_89_i_i_i_i', Prova_casa/src/zhang_convolution_quant.c:35->Prova_casa/src/zhang_convolution_quant.c:244) [147]  (2.55 ns)
	'select' operation ('ab_x2_high32', Prova_casa/src/zhang_convolution_quant.c:35->Prova_casa/src/zhang_convolution_quant.c:244) [149]  (0 ns)
	'add' operation ('tmp_24_i_i_i', Prova_casa/src/zhang_convolution_quant.c:42->Prova_casa/src/zhang_convolution_quant.c:245) [151]  (2.55 ns)

 <State 12>: 6.33ns
The critical path consists of the following:
	'ashr' operation ('tmp_25_i_i_i', Prova_casa/src/zhang_convolution_quant.c:42->Prova_casa/src/zhang_convolution_quant.c:245) [152]  (4.42 ns)
	'add' operation ('phitmp1_i_i_i', Prova_casa/src/zhang_convolution_quant.c:245) [159]  (1.92 ns)

 <State 13>: 8.75ns
The critical path consists of the following:
	bus request on port 'out_r' (Prova_casa/src/zhang_convolution_quant.c:245) [172]  (8.75 ns)

 <State 14>: 8.75ns
The critical path consists of the following:
	bus write on port 'out_r' (Prova_casa/src/zhang_convolution_quant.c:245) [173]  (8.75 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (Prova_casa/src/zhang_convolution_quant.c:245) [174]  (8.75 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (Prova_casa/src/zhang_convolution_quant.c:245) [174]  (8.75 ns)

 <State 17>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (Prova_casa/src/zhang_convolution_quant.c:245) [174]  (8.75 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (Prova_casa/src/zhang_convolution_quant.c:245) [174]  (8.75 ns)

 <State 19>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (Prova_casa/src/zhang_convolution_quant.c:245) [174]  (8.75 ns)

 <State 20>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
