/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [4:0] _01_;
  wire [8:0] _02_;
  wire [27:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [9:0] celloutsig_0_14z;
  wire [6:0] celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire [10:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_30z;
  wire [6:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = ~(celloutsig_1_1z | in_data[124]);
  assign celloutsig_1_10z = ~(celloutsig_1_6z[2] | celloutsig_1_6z[3]);
  assign celloutsig_0_7z = ~(celloutsig_0_3z | celloutsig_0_6z);
  assign celloutsig_0_8z = ~(celloutsig_0_5z | celloutsig_0_1z);
  assign celloutsig_0_30z = ~((celloutsig_0_8z | celloutsig_0_23z) & celloutsig_0_5z);
  assign celloutsig_0_4z = celloutsig_0_1z | in_data[19];
  assign celloutsig_0_6z = celloutsig_0_3z | celloutsig_0_0z[21];
  assign celloutsig_0_13z = celloutsig_0_1z | celloutsig_0_10z;
  assign celloutsig_1_7z = celloutsig_1_3z ^ celloutsig_1_2z;
  assign celloutsig_1_18z = in_data[175] ^ celloutsig_1_0z;
  assign celloutsig_0_32z = celloutsig_0_14z[0] ^ _00_;
  assign celloutsig_1_0z = in_data[128] ^ in_data[130];
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 5'h00;
    else _01_ <= { in_data[46:44], celloutsig_0_5z, celloutsig_0_4z };
  reg [8:0] _16_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _16_ <= 9'h000;
    else _16_ <= { celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_13z };
  assign { _02_[8:3], _00_, _02_[1:0] } = _16_;
  assign celloutsig_1_2z = in_data[178:174] == { in_data[164:161], celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_6z[4:2], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z } == { celloutsig_1_6z[9:2], celloutsig_1_7z };
  assign celloutsig_1_13z = { in_data[177:175], celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_3z } == { in_data[167:164], celloutsig_1_1z, celloutsig_1_12z };
  assign celloutsig_0_9z = { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_7z } == { celloutsig_0_0z[26:25], 1'h0 };
  assign celloutsig_1_6z = - { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_1_4z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z } | in_data[159:156];
  assign celloutsig_0_12z = { celloutsig_0_6z, _01_ } | { in_data[47:43], celloutsig_0_9z };
  assign celloutsig_1_12z = & { celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_1z = & in_data[174:166];
  assign celloutsig_0_5z = | { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z[7:2] };
  assign celloutsig_1_19z = | { celloutsig_1_14z, celloutsig_1_13z, celloutsig_1_11z[5], celloutsig_1_10z, celloutsig_1_3z };
  assign celloutsig_1_5z = ^ { celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_10z = ^ { celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_7z };
  assign celloutsig_0_1z = ^ in_data[61:59];
  assign celloutsig_0_23z = ^ { celloutsig_0_21z[8:2], celloutsig_0_8z };
  assign celloutsig_0_3z = ^ { in_data[69:58], 2'h0 };
  assign celloutsig_0_0z = in_data[33:6] - in_data[29:2];
  assign celloutsig_1_11z = { in_data[105:101], celloutsig_1_10z } - { celloutsig_1_6z[3:2], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_14z = { celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_7z } - { celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_5z };
  assign celloutsig_0_14z = { _01_[2:1], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_10z, _01_ } - { celloutsig_0_0z[27:26], celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_6z };
  assign celloutsig_0_16z = { celloutsig_0_14z[5:0], celloutsig_0_13z } - celloutsig_0_14z[7:1];
  assign celloutsig_0_21z[10:2] = celloutsig_0_0z[16:8] - celloutsig_0_0z[15:7];
  assign celloutsig_0_31z = { celloutsig_0_0z[24:22], celloutsig_0_10z, 1'h0, celloutsig_0_30z, celloutsig_0_7z } - { celloutsig_0_0z[20:15], celloutsig_0_23z };
  assign _02_[2] = _00_;
  assign celloutsig_0_21z[1] = celloutsig_0_0z[7];
  assign { out_data[128], out_data[96], out_data[38:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
