module RippleCarryAdder exposing (andGate, inverter, orGate)

import Bitwise


andGate : Int -> Int -> Int
andGate a b =
    Bitwise.and a b


orGate : Int -> Int -> Int
orGate a b =
    Bitwise.or a b


inverter : a -> Int
inverter a =
    case a of
        0 ->
            1

        1 ->
            0

        _ ->
            -1
