// Seed: 3853409986
module module_0;
  assign id_1 = 1'h0;
  wire id_2;
  tri  id_3 = 1;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd58,
    parameter id_6 = 32'd98
) (
    input logic id_0,
    input tri1  id_1
);
  assign id_3 = id_0;
  assign id_3 = 1;
  if (id_0) begin : LABEL_0
    always begin : LABEL_0
      id_3 = 1;
    end
    assign id_3 = id_0;
    wire id_4;
  end else begin : LABEL_0
    defparam id_5.id_6 = 1;
  end
  logic id_7 = id_0;
  task id_8();
    @(posedge 1, posedge id_0 or posedge id_0) begin : LABEL_0
      if (id_1) id_7 <= id_0;
    end
  endtask
  module_0 modCall_1 ();
endmodule
