<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width,minimum-scale=1,initial-scale=1">
    <link href="/styles.css" type="text/css" media="screen" rel="stylesheet">
    <link href="/print.css" type="text/css" media="print" rel="stylesheet">
    <script type="text/javascript" async="" src="https://platform.twitter.com/widgets.js"></script>
    <!-- Begin Jekyll SEO tag v2.6.1 -->
<title>A creeping line in VHDL | Marcel Cases</title>
<meta name="generator" content="Jekyll v3.8.5" />
<meta property="og:title" content="A creeping line in VHDL" />
<meta name="author" content="marcel" />
<meta property="og:locale" content="en_US" />
<meta name="description" content="Introduction This project consists in the design, simulation and implementation in VHDL of a creeping line. The content will be multiplexed and shown on the 7-segment displays of the Nexys 4 board. Workflow The hardware description of the creeping line consists in components and concurrent statements that run together at the top level of the project. They are a 32-bit shift register, a clock divider, an up-counter and a look-up table. A testbench is described in order to perform a simulation. Contents 1 Introduction . . . . . . . . . . . . . . . . . 1 1.1 Aim . . . . . . . . . . . . . . . . . . . . 1 1.2 Background . . . . . . . . . . . . . . . . . 1 2 Workflow . . . . . . . . . . . . . . . . . . . 3 2.1 Top level file . . . . . . . . . . . . . . . 3 2.1.1 Libraries . . . . . . . . . . . . . . . . 3 2.1.2 Entity . . . . . . . . . . . . . . . . . . 3 2.1.2.1 Using switches . . . . . . . . . . . . . 3 2.1.2.2 Using a shift register . . . . . . . . . 3 2.1.3 Architecture . . . . . . . . . . . . . . . 4 2.1.3.1 Using switches . . . . . . . . . . . . . 4 2.1.3.2 Using a shift register . . . . . . . . . 5 2.2 Components . . . . . . . . . . . . . . . . . 7 2.2.1 Decoder . . . . . . . . . . . . . . . . . 7 2.2.2 Clock Divider . . . . . . . . . . . . . . 8 2.2.3 Shift Register . . . . . . . . . . . . . . 8 2.3 Testbench . . . . . . . . . . . . . . . . . 9 3 Results and discussion . . . . . . . . . . . .10 3.1 Simulation . . . . . . . . . . . . . . . . .10 4 Conclusion . . . . . . . . . . . . . . . . . .11 References . . . . . . . . . . . . . . . . . . .12 Check out the document Open PDF" />
<meta property="og:description" content="Introduction This project consists in the design, simulation and implementation in VHDL of a creeping line. The content will be multiplexed and shown on the 7-segment displays of the Nexys 4 board. Workflow The hardware description of the creeping line consists in components and concurrent statements that run together at the top level of the project. They are a 32-bit shift register, a clock divider, an up-counter and a look-up table. A testbench is described in order to perform a simulation. Contents 1 Introduction . . . . . . . . . . . . . . . . . 1 1.1 Aim . . . . . . . . . . . . . . . . . . . . 1 1.2 Background . . . . . . . . . . . . . . . . . 1 2 Workflow . . . . . . . . . . . . . . . . . . . 3 2.1 Top level file . . . . . . . . . . . . . . . 3 2.1.1 Libraries . . . . . . . . . . . . . . . . 3 2.1.2 Entity . . . . . . . . . . . . . . . . . . 3 2.1.2.1 Using switches . . . . . . . . . . . . . 3 2.1.2.2 Using a shift register . . . . . . . . . 3 2.1.3 Architecture . . . . . . . . . . . . . . . 4 2.1.3.1 Using switches . . . . . . . . . . . . . 4 2.1.3.2 Using a shift register . . . . . . . . . 5 2.2 Components . . . . . . . . . . . . . . . . . 7 2.2.1 Decoder . . . . . . . . . . . . . . . . . 7 2.2.2 Clock Divider . . . . . . . . . . . . . . 8 2.2.3 Shift Register . . . . . . . . . . . . . . 8 2.3 Testbench . . . . . . . . . . . . . . . . . 9 3 Results and discussion . . . . . . . . . . . .10 3.1 Simulation . . . . . . . . . . . . . . . . .10 4 Conclusion . . . . . . . . . . . . . . . . . .11 References . . . . . . . . . . . . . . . . . . .12 Check out the document Open PDF" />
<link rel="canonical" href="http://localhost:4000/projects/a-creeping-line-in-VHDL/" />
<meta property="og:url" content="http://localhost:4000/projects/a-creeping-line-in-VHDL/" />
<meta property="og:site_name" content="Marcel Cases" />
<meta property="og:image" content="https://raw.githubusercontent.com/marcelcases/marcelcases.github.io/master/favicon/apple-icon-180x180.png" />
<meta property="og:type" content="article" />
<meta property="article:published_time" content="2018-10-17T14:00:00+02:00" />
<script type="application/ld+json">
{"datePublished":"2018-10-17T14:00:00+02:00","@type":"BlogPosting","image":"https://raw.githubusercontent.com/marcelcases/marcelcases.github.io/master/favicon/apple-icon-180x180.png","url":"http://localhost:4000/projects/a-creeping-line-in-VHDL/","mainEntityOfPage":{"@type":"WebPage","@id":"http://localhost:4000/projects/a-creeping-line-in-VHDL/"},"author":{"@type":"Person","name":"marcel"},"headline":"A creeping line in VHDL","dateModified":"2018-10-17T14:00:00+02:00","description":"Introduction This project consists in the design, simulation and implementation in VHDL of a creeping line. The content will be multiplexed and shown on the 7-segment displays of the Nexys 4 board. Workflow The hardware description of the creeping line consists in components and concurrent statements that run together at the top level of the project. They are a 32-bit shift register, a clock divider, an up-counter and a look-up table. A testbench is described in order to perform a simulation. Contents 1 Introduction . . . . . . . . . . . . . . . . . 1 1.1 Aim . . . . . . . . . . . . . . . . . . . . 1 1.2 Background . . . . . . . . . . . . . . . . . 1 2 Workflow . . . . . . . . . . . . . . . . . . . 3 2.1 Top level file . . . . . . . . . . . . . . . 3 2.1.1 Libraries . . . . . . . . . . . . . . . . 3 2.1.2 Entity . . . . . . . . . . . . . . . . . . 3 2.1.2.1 Using switches . . . . . . . . . . . . . 3 2.1.2.2 Using a shift register . . . . . . . . . 3 2.1.3 Architecture . . . . . . . . . . . . . . . 4 2.1.3.1 Using switches . . . . . . . . . . . . . 4 2.1.3.2 Using a shift register . . . . . . . . . 5 2.2 Components . . . . . . . . . . . . . . . . . 7 2.2.1 Decoder . . . . . . . . . . . . . . . . . 7 2.2.2 Clock Divider . . . . . . . . . . . . . . 8 2.2.3 Shift Register . . . . . . . . . . . . . . 8 2.3 Testbench . . . . . . . . . . . . . . . . . 9 3 Results and discussion . . . . . . . . . . . .10 3.1 Simulation . . . . . . . . . . . . . . . . .10 4 Conclusion . . . . . . . . . . . . . . . . . .11 References . . . . . . . . . . . . . . . . . . .12 Check out the document Open PDF","@context":"https://schema.org"}</script>
<!-- End Jekyll SEO tag -->

    <link type="application/atom+xml" rel="alternate" href="http://localhost:4000/feed/atom.xml" title="Marcel Cases" />

    <script type="text/javascript">
      var _gaq = _gaq || [];
      _gaq.push(['_setAccount', 'UA-1959218-2']);
      _gaq.push(['_trackPageview']);

      (function() {
        var ga = document.createElement('script'); ga.type = 'text/javascript'; ga.async = true;
        ga.src = ('https:' == document.location.protocol ? 'https://ssl' : 'http://www') + '.google-analytics.com/ga.js';
        var s = document.getElementsByTagName('script')[0]; s.parentNode.insertBefore(ga, s);
      })();
    </script>
<!-- Begin Jekyll SEO tag v2.6.1 -->
<title>A creeping line in VHDL | Marcel Cases</title>
<meta name="generator" content="Jekyll v3.8.5" />
<meta property="og:title" content="A creeping line in VHDL" />
<meta name="author" content="marcel" />
<meta property="og:locale" content="en_US" />
<meta name="description" content="Introduction This project consists in the design, simulation and implementation in VHDL of a creeping line. The content will be multiplexed and shown on the 7-segment displays of the Nexys 4 board. Workflow The hardware description of the creeping line consists in components and concurrent statements that run together at the top level of the project. They are a 32-bit shift register, a clock divider, an up-counter and a look-up table. A testbench is described in order to perform a simulation. Contents 1 Introduction . . . . . . . . . . . . . . . . . 1 1.1 Aim . . . . . . . . . . . . . . . . . . . . 1 1.2 Background . . . . . . . . . . . . . . . . . 1 2 Workflow . . . . . . . . . . . . . . . . . . . 3 2.1 Top level file . . . . . . . . . . . . . . . 3 2.1.1 Libraries . . . . . . . . . . . . . . . . 3 2.1.2 Entity . . . . . . . . . . . . . . . . . . 3 2.1.2.1 Using switches . . . . . . . . . . . . . 3 2.1.2.2 Using a shift register . . . . . . . . . 3 2.1.3 Architecture . . . . . . . . . . . . . . . 4 2.1.3.1 Using switches . . . . . . . . . . . . . 4 2.1.3.2 Using a shift register . . . . . . . . . 5 2.2 Components . . . . . . . . . . . . . . . . . 7 2.2.1 Decoder . . . . . . . . . . . . . . . . . 7 2.2.2 Clock Divider . . . . . . . . . . . . . . 8 2.2.3 Shift Register . . . . . . . . . . . . . . 8 2.3 Testbench . . . . . . . . . . . . . . . . . 9 3 Results and discussion . . . . . . . . . . . .10 3.1 Simulation . . . . . . . . . . . . . . . . .10 4 Conclusion . . . . . . . . . . . . . . . . . .11 References . . . . . . . . . . . . . . . . . . .12 Check out the document Open PDF" />
<meta property="og:description" content="Introduction This project consists in the design, simulation and implementation in VHDL of a creeping line. The content will be multiplexed and shown on the 7-segment displays of the Nexys 4 board. Workflow The hardware description of the creeping line consists in components and concurrent statements that run together at the top level of the project. They are a 32-bit shift register, a clock divider, an up-counter and a look-up table. A testbench is described in order to perform a simulation. Contents 1 Introduction . . . . . . . . . . . . . . . . . 1 1.1 Aim . . . . . . . . . . . . . . . . . . . . 1 1.2 Background . . . . . . . . . . . . . . . . . 1 2 Workflow . . . . . . . . . . . . . . . . . . . 3 2.1 Top level file . . . . . . . . . . . . . . . 3 2.1.1 Libraries . . . . . . . . . . . . . . . . 3 2.1.2 Entity . . . . . . . . . . . . . . . . . . 3 2.1.2.1 Using switches . . . . . . . . . . . . . 3 2.1.2.2 Using a shift register . . . . . . . . . 3 2.1.3 Architecture . . . . . . . . . . . . . . . 4 2.1.3.1 Using switches . . . . . . . . . . . . . 4 2.1.3.2 Using a shift register . . . . . . . . . 5 2.2 Components . . . . . . . . . . . . . . . . . 7 2.2.1 Decoder . . . . . . . . . . . . . . . . . 7 2.2.2 Clock Divider . . . . . . . . . . . . . . 8 2.2.3 Shift Register . . . . . . . . . . . . . . 8 2.3 Testbench . . . . . . . . . . . . . . . . . 9 3 Results and discussion . . . . . . . . . . . .10 3.1 Simulation . . . . . . . . . . . . . . . . .10 4 Conclusion . . . . . . . . . . . . . . . . . .11 References . . . . . . . . . . . . . . . . . . .12 Check out the document Open PDF" />
<link rel="canonical" href="http://localhost:4000/projects/a-creeping-line-in-VHDL/" />
<meta property="og:url" content="http://localhost:4000/projects/a-creeping-line-in-VHDL/" />
<meta property="og:site_name" content="Marcel Cases" />
<meta property="og:image" content="https://raw.githubusercontent.com/marcelcases/marcelcases.github.io/master/favicon/apple-icon-180x180.png" />
<meta property="og:type" content="article" />
<meta property="article:published_time" content="2018-10-17T14:00:00+02:00" />
<script type="application/ld+json">
{"datePublished":"2018-10-17T14:00:00+02:00","@type":"BlogPosting","image":"https://raw.githubusercontent.com/marcelcases/marcelcases.github.io/master/favicon/apple-icon-180x180.png","url":"http://localhost:4000/projects/a-creeping-line-in-VHDL/","mainEntityOfPage":{"@type":"WebPage","@id":"http://localhost:4000/projects/a-creeping-line-in-VHDL/"},"author":{"@type":"Person","name":"marcel"},"headline":"A creeping line in VHDL","dateModified":"2018-10-17T14:00:00+02:00","description":"Introduction This project consists in the design, simulation and implementation in VHDL of a creeping line. The content will be multiplexed and shown on the 7-segment displays of the Nexys 4 board. Workflow The hardware description of the creeping line consists in components and concurrent statements that run together at the top level of the project. They are a 32-bit shift register, a clock divider, an up-counter and a look-up table. A testbench is described in order to perform a simulation. Contents 1 Introduction . . . . . . . . . . . . . . . . . 1 1.1 Aim . . . . . . . . . . . . . . . . . . . . 1 1.2 Background . . . . . . . . . . . . . . . . . 1 2 Workflow . . . . . . . . . . . . . . . . . . . 3 2.1 Top level file . . . . . . . . . . . . . . . 3 2.1.1 Libraries . . . . . . . . . . . . . . . . 3 2.1.2 Entity . . . . . . . . . . . . . . . . . . 3 2.1.2.1 Using switches . . . . . . . . . . . . . 3 2.1.2.2 Using a shift register . . . . . . . . . 3 2.1.3 Architecture . . . . . . . . . . . . . . . 4 2.1.3.1 Using switches . . . . . . . . . . . . . 4 2.1.3.2 Using a shift register . . . . . . . . . 5 2.2 Components . . . . . . . . . . . . . . . . . 7 2.2.1 Decoder . . . . . . . . . . . . . . . . . 7 2.2.2 Clock Divider . . . . . . . . . . . . . . 8 2.2.3 Shift Register . . . . . . . . . . . . . . 8 2.3 Testbench . . . . . . . . . . . . . . . . . 9 3 Results and discussion . . . . . . . . . . . .10 3.1 Simulation . . . . . . . . . . . . . . . . .10 4 Conclusion . . . . . . . . . . . . . . . . . .11 References . . . . . . . . . . . . . . . . . . .12 Check out the document Open PDF","@context":"https://schema.org"}</script>
<!-- End Jekyll SEO tag -->

  </head>
  <body>
    <div id="wrapper">
        <nav>
    <a id="montserrat" href="/"><img src="/images/montserrat.svg" width="304" height="76" alt="Marcel Cases" /></a>

    <ul>
      <li><a href="/">Projects</a></li>
      <!--<li><a href="/projects/">Projects</a></li>-->
      <li><a href="/about">About</a></li>
      <li><a href="/contact">Contact</a></li>
    </ul>
  </nav>

      <main>
<!-- Begin Content -->
        <article>
          <header>
            <h2>
              <b><a href="/projects/a-creeping-line-in-VHDL/" rel="bookmark">A creeping line in VHDL</a></b>
            </h2>
            <p>
              Posted by <span class="vcard"><span class="fn">marcel</span></span>,
              <span class="published" title="2018-10-17 14:00:00 +0200">October 17, 2018 @  2:00 pm</span>
              
                <span class="categories">in
              
              
                <a href="/projects/" rel="category tag">Projects</a>
              
              
              </span>
              
            </p>
          </header>
          <section>
<!-- Begin Post -->
<h2 id="introduction">Introduction</h2>
<p>This project consists in the design, simulation and implementation in VHDL of a <strong>creeping line</strong>. The content will be multiplexed and <strong>shown on the 7-segment displays</strong> of the Nexys 4 board.</p>

<h2 id="workflow">Workflow</h2>
<p>The hardware description of the creeping line consists in components and concurrent statements that run together at the top level of the project. They are a <strong>32-bit shift register</strong>, a <strong>clock divider</strong>, an <strong>up-counter</strong> and a <strong>look-up table</strong>. A <strong>testbench</strong> is described in order to perform a <strong>simulation</strong>.</p>

<h2 id="contents">Contents</h2>
<div class="highlighter-rouge"><div class="highlight"><pre class="highlight"><code>1 Introduction . . . . . . . . . . . . . . . . . 1
1.1 Aim  . . . . . . . . . . . . . . . . . . . . 1
1.2 Background . . . . . . . . . . . . . . . . . 1
2 Workflow . . . . . . . . . . . . . . . . . . . 3
2.1 Top level file . . . . . . . . . . . . . . . 3
2.1.1 Libraries  . . . . . . . . . . . . . . . . 3
2.1.2 Entity . . . . . . . . . . . . . . . . . . 3
2.1.2.1 Using switches . . . . . . . . . . . . . 3
2.1.2.2 Using a shift register . . . . . . . . . 3
2.1.3 Architecture . . . . . . . . . . . . . . . 4
2.1.3.1 Using switches . . . . . . . . . . . . . 4
2.1.3.2 Using a shift register . . . . . . . . . 5
2.2 Components . . . . . . . . . . . . . . . . . 7
2.2.1 Decoder  . . . . . . . . . . . . . . . . . 7
2.2.2 Clock Divider  . . . . . . . . . . . . . . 8
2.2.3 Shift Register . . . . . . . . . . . . . . 8
2.3 Testbench  . . . . . . . . . . . . . . . . . 9
3 Results and discussion . . . . . . . . . . . .10
3.1 Simulation . . . . . . . . . . . . . . . . .10
4 Conclusion . . . . . . . . . . . . . . . . . .11
References . . . . . . . . . . . . . . . . . . .12
</code></pre></div></div>

<h2 id="check-out-the-document">Check out the document</h2>
<p><a href="https://1drv.ms/b/s!AtguJR4tix_G93GE2gocUUHq5-WL" class="btn">Open PDF</a></p>

<!-- End Post -->
          </section>
        </article>
<!-- End Content -->
      </main>
    </div>
    
    <h6 style="font-weight: normal"><center>&copy; 2020 Marcel Cases</center></h6>

    
  </body>
</html>
