{
    "name": "AUK-V-Aethia",
    "folder": "AUK-V-Aethia",
    "sim_files": [
        "tb/peripherals/spi/spi_tb.v",
        "tb/soc/aukv_eggs_soc_tb.v"
    ],
    "files": [
        "rtl/core/aukv.v",
        "rtl/core/aukv_alu.v",
        "rtl/core/aukv_csr_regfile.v",
        "rtl/core/aukv_decode.v",
        "rtl/core/aukv_execute.v",
        "rtl/core/aukv_fetch.v",
        "rtl/core/aukv_gpr_regfilie.v",
        "rtl/core/aukv_mem.v"
    ],
    "include_dirs": [],
    "repository": "https://github.com/veeYceeY/AUK-V-Aethia",
    "top_module": "aukv",
    "extra_flags": [],
    "language_version": "2005",
    "modules": [
        {
            "module": "aukv",
            "file": "rtl/core/aukv.v"
        },
        {
            "module": "aukv_alu",
            "file": "rtl/core/aukv_alu.v"
        },
        {
            "module": "aukv_csr_regfile",
            "file": "rtl/core/aukv_csr_regfile.v"
        },
        {
            "module": "aukv_decode",
            "file": "rtl/core/aukv_decode.v"
        },
        {
            "module": "aukv_execute",
            "file": "rtl/core/aukv_execute.v"
        },
        {
            "module": "aukv_fetch",
            "file": "rtl/core/aukv_fetch.v"
        },
        {
            "module": "aukv_gpr_regfile",
            "file": "rtl/core/aukv_gpr_regfilie.v"
        },
        {
            "module": "aukv_mem",
            "file": "rtl/core/aukv_mem.v"
        },
        {
            "module": "cache",
            "file": "rtl/memory/cache.v"
        },
        {
            "module": "oc_ram",
            "file": "rtl/memory/oc_ram.v"
        },
        {
            "module": "oc_rom",
            "file": "rtl/memory/oc_rom.v"
        },
        {
            "module": "fifo",
            "file": "rtl/peripherals/fifo/fifo.v"
        },
        {
            "module": "gpio",
            "file": "rtl/peripherals/gpio/gpio.v"
        },
        {
            "module": "spi",
            "file": "rtl/peripherals/spi/spi.v"
        },
        {
            "module": "baud",
            "file": "rtl/peripherals/uart/baud.v"
        },
        {
            "module": "uart",
            "file": "rtl/peripherals/uart/uart.v"
        },
        {
            "module": "uart_rx",
            "file": "rtl/peripherals/uart/uart_rx.v"
        },
        {
            "module": "uart_tx",
            "file": "rtl/peripherals/uart/uart_tx.v"
        },
        {
            "module": "aukv_eggs_soc",
            "file": "rtl/soc/aukv_eggs_soc.v"
        },
        {
            "module": "reste_sync",
            "file": "rtl/system/reset_sync.v"
        },
        {
            "module": "wb_arbiter",
            "file": "rtl/wishbone/wb_arbiter.v"
        },
        {
            "module": "wb_interconnect",
            "file": "rtl/wishbone/wb_interconnect.v"
        },
        {
            "module": "wb_master",
            "file": "rtl/wishbone/wb_master.v"
        },
        {
            "module": "wb_switch",
            "file": "rtl/wishbone/wb_switch.v"
        },
        {
            "module": "spi_tb",
            "file": "tb/peripherals/spi/spi_tb.v"
        },
        {
            "module": "aukv_eggs_soc_tb",
            "file": "tb/soc/aukv_eggs_soc_tb.v"
        }
    ],
    "module_graph": {
        "aukv": [
            "aukv_eggs_soc"
        ],
        "aukv_alu": [
            "aukv_execute"
        ],
        "aukv_csr_regfile": [
            "aukv"
        ],
        "aukv_decode": [
            "aukv"
        ],
        "aukv_execute": [],
        "aukv_fetch": [
            "aukv"
        ],
        "aukv_gpr_regfile": [
            "aukv"
        ],
        "aukv_mem": [
            "aukv"
        ],
        "cache": [
            "aukv_eggs_soc"
        ],
        "oc_ram": [
            "aukv_eggs_soc",
            "aukv_eggs_soc"
        ],
        "oc_rom": [
            "aukv_eggs_soc"
        ],
        "fifo": [],
        "gpio": [
            "aukv_eggs_soc"
        ],
        "spi": [
            "spi_tb"
        ],
        "baud": [
            "uart"
        ],
        "uart": [
            "aukv_eggs_soc"
        ],
        "uart_rx": [
            "uart"
        ],
        "uart_tx": [
            "uart"
        ],
        "aukv_eggs_soc": [
            "aukv_eggs_soc_tb"
        ],
        "reste_sync": [
            "aukv_eggs_soc"
        ],
        "wb_arbiter": [
            "wb_interconnect"
        ],
        "wb_interconnect": [
            "aukv_eggs_soc"
        ],
        "wb_master": [
            "aukv_eggs_soc",
            "aukv_eggs_soc"
        ],
        "wb_switch": [
            "wb_interconnect"
        ],
        "spi_tb": [],
        "aukv_eggs_soc_tb": []
    },
    "module_graph_inverse": {
        "aukv": [
            "aukv_fetch",
            "aukv_decode",
            "aukv_csr_regfile",
            "aukv_mem",
            "aukv_gpr_regfile"
        ],
        "aukv_alu": [],
        "aukv_csr_regfile": [],
        "aukv_decode": [],
        "aukv_execute": [
            "aukv_alu"
        ],
        "aukv_fetch": [],
        "aukv_gpr_regfile": [],
        "aukv_mem": [],
        "cache": [],
        "oc_ram": [],
        "oc_rom": [],
        "fifo": [],
        "gpio": [],
        "spi": [],
        "baud": [],
        "uart": [
            "uart_tx",
            "uart_rx",
            "baud"
        ],
        "uart_rx": [],
        "uart_tx": [],
        "aukv_eggs_soc": [
            "reste_sync",
            "aukv",
            "cache",
            "wb_master",
            "wb_master",
            "wb_interconnect",
            "oc_rom",
            "oc_ram",
            "oc_ram",
            "gpio",
            "uart"
        ],
        "reste_sync": [],
        "wb_arbiter": [],
        "wb_interconnect": [
            "wb_arbiter",
            "wb_switch"
        ],
        "wb_master": [],
        "wb_switch": [],
        "spi_tb": [
            "spi"
        ],
        "aukv_eggs_soc_tb": [
            "aukv_eggs_soc"
        ]
    },
    "non_tb_files": [
        "rtl/core/aukv.v",
        "rtl/core/aukv_alu.v",
        "rtl/core/aukv_csr_regfile.v",
        "rtl/core/aukv_decode.v",
        "rtl/core/aukv_execute.v",
        "rtl/core/aukv_fetch.v",
        "rtl/core/aukv_gpr_regfilie.v",
        "rtl/core/aukv_mem.v",
        "rtl/memory/cache.v",
        "rtl/memory/oc_ram.v",
        "rtl/memory/oc_rom.v",
        "rtl/peripherals/fifo/fifo.v",
        "rtl/peripherals/gpio/gpio.v",
        "rtl/peripherals/spi/spi.v",
        "rtl/peripherals/uart/baud.v",
        "rtl/peripherals/uart/uart.v",
        "rtl/peripherals/uart/uart_rx.v",
        "rtl/peripherals/uart/uart_tx.v",
        "rtl/soc/aukv_eggs_soc.v",
        "rtl/system/reset_sync.v",
        "rtl/wishbone/wb_arbiter.v",
        "rtl/wishbone/wb_interconnect.v",
        "rtl/wishbone/wb_master.v",
        "rtl/wishbone/wb_switch.v"
    ]
}