{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606787468004 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606787468004 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 30 20:51:07 2020 " "Processing started: Mon Nov 30 20:51:07 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606787468004 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1606787468004 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project4 -c project4Top --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off project4 -c project4Top --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1606787468004 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1606787468875 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1606787468875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tenmintimer.v 1 1 " "Found 1 design units, including 1 entities, in source file tenmintimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 tenMinTimer " "Found entity 1: tenMinTimer" {  } { { "tenMinTimer.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/tenMinTimer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606787479821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606787479821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secondtenthstimer.v 1 1 " "Found 1 design units, including 1 entities, in source file secondtenthstimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 secondTenthsTimer " "Found entity 1: secondTenthsTimer" {  } { { "secondTenthsTimer.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/secondTenthsTimer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606787479828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606787479828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.v 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexdriver " "Found entity 1: hexdriver" {  } { { "hexdriver.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/hexdriver.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606787479833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606787479833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttonpressed.v 1 1 " "Found 1 design units, including 1 entities, in source file buttonpressed.v" { { "Info" "ISGN_ENTITY_NAME" "1 buttonpressed " "Found entity 1: buttonpressed" {  } { { "buttonpressed.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/buttonpressed.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606787479838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606787479838 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "project4Top.v(54) " "Verilog HDL information at project4Top.v(54): always construct contains both blocking and non-blocking assignments" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1606787479845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project4top.v 1 1 " "Found 1 design units, including 1 entities, in source file project4top.v" { { "Info" "ISGN_ENTITY_NAME" "1 project4Top " "Found entity 1: project4Top" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606787479846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606787479846 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCk_50 project4Top.v(43) " "Verilog HDL Implicit Net warning at project4Top.v(43): created implicit net for \"CLOCk_50\"" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1606787479847 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project4Top " "Elaborating entity \"project4Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1606787479883 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stopped project4Top.v(67) " "Verilog HDL Always Construct warning at project4Top.v(67): variable \"stopped\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606787479884 "|project4Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stopped project4Top.v(75) " "Verilog HDL Always Construct warning at project4Top.v(75): variable \"stopped\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606787479884 "|project4Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode project4Top.v(83) " "Verilog HDL Always Construct warning at project4Top.v(83): variable \"mode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606787479884 "|project4Top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stopped project4Top.v(54) " "Verilog HDL Always Construct warning at project4Top.v(54): inferring latch(es) for variable \"stopped\", which holds its previous value in one or more paths through the always construct" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1606787479885 "|project4Top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "toggle project4Top.v(54) " "Verilog HDL Always Construct warning at project4Top.v(54): inferring latch(es) for variable \"toggle\", which holds its previous value in one or more paths through the always construct" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1606787479885 "|project4Top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mode project4Top.v(54) " "Verilog HDL Always Construct warning at project4Top.v(54): inferring latch(es) for variable \"mode\", which holds its previous value in one or more paths through the always construct" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1606787479885 "|project4Top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tempEnabled project4Top.v(54) " "Verilog HDL Always Construct warning at project4Top.v(54): inferring latch(es) for variable \"tempEnabled\", which holds its previous value in one or more paths through the always construct" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1606787479885 "|project4Top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "timer project4Top.v(54) " "Verilog HDL Always Construct warning at project4Top.v(54): inferring latch(es) for variable \"timer\", which holds its previous value in one or more paths through the always construct" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1606787479885 "|project4Top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "runTimer project4Top.v(54) " "Verilog HDL Always Construct warning at project4Top.v(54): inferring latch(es) for variable \"runTimer\", which holds its previous value in one or more paths through the always construct" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1606787479885 "|project4Top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "outputMode project4Top.v(54) " "Verilog HDL Always Construct warning at project4Top.v(54): inferring latch(es) for variable \"outputMode\", which holds its previous value in one or more paths through the always construct" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1606787479885 "|project4Top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clearSig project4Top.v(54) " "Verilog HDL Always Construct warning at project4Top.v(54): inferring latch(es) for variable \"clearSig\", which holds its previous value in one or more paths through the always construct" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1606787479885 "|project4Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tempEnabled project4Top.v(91) " "Verilog HDL Always Construct warning at project4Top.v(91): variable \"tempEnabled\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606787479885 "|project4Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "toggle project4Top.v(92) " "Verilog HDL Always Construct warning at project4Top.v(92): variable \"toggle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606787479885 "|project4Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode project4Top.v(95) " "Verilog HDL Always Construct warning at project4Top.v(95): variable \"mode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606787479885 "|project4Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tmins project4Top.v(100) " "Verilog HDL Always Construct warning at project4Top.v(100): variable \"tmins\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606787479885 "|project4Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tsecTens project4Top.v(101) " "Verilog HDL Always Construct warning at project4Top.v(101): variable \"tsecTens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606787479885 "|project4Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tsecOnes project4Top.v(102) " "Verilog HDL Always Construct warning at project4Top.v(102): variable \"tsecOnes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606787479885 "|project4Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tsecTenths project4Top.v(103) " "Verilog HDL Always Construct warning at project4Top.v(103): variable \"tsecTenths\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606787479886 "|project4Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "timer project4Top.v(104) " "Verilog HDL Always Construct warning at project4Top.v(104): variable \"timer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606787479886 "|project4Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 project4Top.v(107) " "Verilog HDL assignment warning at project4Top.v(107): truncated value with size 4 to match size of target (3)" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1606787479886 "|project4Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stopped project4Top.v(110) " "Verilog HDL Always Construct warning at project4Top.v(110): variable \"stopped\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606787479886 "|project4Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "toggle project4Top.v(111) " "Verilog HDL Always Construct warning at project4Top.v(111): variable \"toggle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606787479886 "|project4Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode project4Top.v(114) " "Verilog HDL Always Construct warning at project4Top.v(114): variable \"mode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606787479886 "|project4Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode project4Top.v(119) " "Verilog HDL Always Construct warning at project4Top.v(119): variable \"mode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 119 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606787479886 "|project4Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "minutes project4Top.v(121) " "Verilog HDL Always Construct warning at project4Top.v(121): variable \"minutes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 121 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606787479886 "|project4Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "secondTens project4Top.v(122) " "Verilog HDL Always Construct warning at project4Top.v(122): variable \"secondTens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 122 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606787479886 "|project4Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "secondOnes project4Top.v(123) " "Verilog HDL Always Construct warning at project4Top.v(123): variable \"secondOnes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 123 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606787479886 "|project4Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "secondTenths project4Top.v(124) " "Verilog HDL Always Construct warning at project4Top.v(124): variable \"secondTenths\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 124 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606787479886 "|project4Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "minutes2 project4Top.v(128) " "Verilog HDL Always Construct warning at project4Top.v(128): variable \"minutes2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 128 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606787479886 "|project4Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "secondTens2 project4Top.v(129) " "Verilog HDL Always Construct warning at project4Top.v(129): variable \"secondTens2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 129 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606787479886 "|project4Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "secondOnes2 project4Top.v(130) " "Verilog HDL Always Construct warning at project4Top.v(130): variable \"secondOnes2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 130 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606787479886 "|project4Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "secondTenths2 project4Top.v(131) " "Verilog HDL Always Construct warning at project4Top.v(131): variable \"secondTenths2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606787479886 "|project4Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode project4Top.v(136) " "Verilog HDL Always Construct warning at project4Top.v(136): variable \"mode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606787479887 "|project4Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "minutes project4Top.v(138) " "Verilog HDL Always Construct warning at project4Top.v(138): variable \"minutes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 138 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606787479887 "|project4Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "secondTens project4Top.v(139) " "Verilog HDL Always Construct warning at project4Top.v(139): variable \"secondTens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 139 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606787479887 "|project4Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "secondOnes project4Top.v(140) " "Verilog HDL Always Construct warning at project4Top.v(140): variable \"secondOnes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 140 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606787479887 "|project4Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "secondTenths project4Top.v(141) " "Verilog HDL Always Construct warning at project4Top.v(141): variable \"secondTenths\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 141 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606787479887 "|project4Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "minutes2 project4Top.v(145) " "Verilog HDL Always Construct warning at project4Top.v(145): variable \"minutes2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 145 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606787479887 "|project4Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "secondTens2 project4Top.v(146) " "Verilog HDL Always Construct warning at project4Top.v(146): variable \"secondTens2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 146 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606787479887 "|project4Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "secondOnes2 project4Top.v(147) " "Verilog HDL Always Construct warning at project4Top.v(147): variable \"secondOnes2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 147 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606787479887 "|project4Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "secondTenths2 project4Top.v(148) " "Verilog HDL Always Construct warning at project4Top.v(148): variable \"secondTenths2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 148 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606787479887 "|project4Top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tempEnabled project4Top.v(90) " "Verilog HDL Always Construct warning at project4Top.v(90): inferring latch(es) for variable \"tempEnabled\", which holds its previous value in one or more paths through the always construct" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 90 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1606787479887 "|project4Top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "runTimer project4Top.v(90) " "Verilog HDL Always Construct warning at project4Top.v(90): inferring latch(es) for variable \"runTimer\", which holds its previous value in one or more paths through the always construct" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 90 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1606787479887 "|project4Top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "timer project4Top.v(90) " "Verilog HDL Always Construct warning at project4Top.v(90): inferring latch(es) for variable \"timer\", which holds its previous value in one or more paths through the always construct" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 90 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1606787479887 "|project4Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "runTimer project4Top.v(155) " "Verilog HDL Always Construct warning at project4Top.v(155): variable \"runTimer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 155 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606787479887 "|project4Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "timer project4Top.v(156) " "Verilog HDL Always Construct warning at project4Top.v(156): variable \"timer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 156 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606787479888 "|project4Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "toggle project4Top.v(157) " "Verilog HDL Always Construct warning at project4Top.v(157): variable \"toggle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606787479888 "|project4Top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "timer project4Top.v(153) " "Verilog HDL Always Construct warning at project4Top.v(153): inferring latch(es) for variable \"timer\", which holds its previous value in one or more paths through the always construct" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1606787479888 "|project4Top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "toggle project4Top.v(153) " "Verilog HDL Always Construct warning at project4Top.v(153): inferring latch(es) for variable \"toggle\", which holds its previous value in one or more paths through the always construct" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1606787479888 "|project4Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED project4Top.v(5) " "Output port \"LED\" at project4Top.v(5) has no driver" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1606787479888 "|project4Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 project4Top.v(6) " "Output port \"HEX5\" at project4Top.v(6) has no driver" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1606787479888 "|project4Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toggle project4Top.v(153) " "Inferred latch for \"toggle\" at project4Top.v(153)" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606787479889 "|project4Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer\[0\] project4Top.v(153) " "Inferred latch for \"timer\[0\]\" at project4Top.v(153)" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606787479889 "|project4Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer\[1\] project4Top.v(153) " "Inferred latch for \"timer\[1\]\" at project4Top.v(153)" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606787479889 "|project4Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer\[2\] project4Top.v(153) " "Inferred latch for \"timer\[2\]\" at project4Top.v(153)" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606787479889 "|project4Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer\[0\] project4Top.v(110) " "Inferred latch for \"timer\[0\]\" at project4Top.v(110)" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606787479889 "|project4Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer\[1\] project4Top.v(110) " "Inferred latch for \"timer\[1\]\" at project4Top.v(110)" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606787479889 "|project4Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer\[2\] project4Top.v(110) " "Inferred latch for \"timer\[2\]\" at project4Top.v(110)" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606787479889 "|project4Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "runTimer project4Top.v(110) " "Inferred latch for \"runTimer\" at project4Top.v(110)" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606787479889 "|project4Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempEnabled project4Top.v(110) " "Inferred latch for \"tempEnabled\" at project4Top.v(110)" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606787479889 "|project4Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clearSig project4Top.v(66) " "Inferred latch for \"clearSig\" at project4Top.v(66)" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606787479889 "|project4Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputMode\[0\] project4Top.v(66) " "Inferred latch for \"outputMode\[0\]\" at project4Top.v(66)" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606787479889 "|project4Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputMode\[1\] project4Top.v(66) " "Inferred latch for \"outputMode\[1\]\" at project4Top.v(66)" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606787479890 "|project4Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputMode\[2\] project4Top.v(66) " "Inferred latch for \"outputMode\[2\]\" at project4Top.v(66)" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606787479890 "|project4Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputMode\[3\] project4Top.v(66) " "Inferred latch for \"outputMode\[3\]\" at project4Top.v(66)" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606787479890 "|project4Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "runTimer project4Top.v(66) " "Inferred latch for \"runTimer\" at project4Top.v(66)" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606787479890 "|project4Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer\[0\] project4Top.v(66) " "Inferred latch for \"timer\[0\]\" at project4Top.v(66)" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606787479891 "|project4Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer\[1\] project4Top.v(66) " "Inferred latch for \"timer\[1\]\" at project4Top.v(66)" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606787479891 "|project4Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer\[2\] project4Top.v(66) " "Inferred latch for \"timer\[2\]\" at project4Top.v(66)" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606787479891 "|project4Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempEnabled project4Top.v(66) " "Inferred latch for \"tempEnabled\" at project4Top.v(66)" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606787479891 "|project4Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mode project4Top.v(66) " "Inferred latch for \"mode\" at project4Top.v(66)" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606787479891 "|project4Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toggle project4Top.v(66) " "Inferred latch for \"toggle\" at project4Top.v(66)" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606787479891 "|project4Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stopped project4Top.v(66) " "Inferred latch for \"stopped\" at project4Top.v(66)" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606787479891 "|project4Top"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "toggle project4Top.v(66) " "Can't resolve multiple constant drivers for net \"toggle\" at project4Top.v(66)" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 66 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606787479892 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "project4Top.v(153) " "Constant driver at project4Top.v(153)" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 153 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Design Software" 0 -1 1606787479892 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "tempEnabled project4Top.v(110) " "Can't resolve multiple constant drivers for net \"tempEnabled\" at project4Top.v(110)" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 110 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606787479892 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "project4Top.v(66) " "Constant driver at project4Top.v(66)" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 66 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Design Software" 0 -1 1606787479892 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "timer\[2\] project4Top.v(66) " "Can't resolve multiple constant drivers for net \"timer\[2\]\" at project4Top.v(66)" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 66 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606787479892 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "project4Top.v(110) " "Constant driver at project4Top.v(110)" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 110 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Design Software" 0 -1 1606787479892 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "timer\[1\] project4Top.v(66) " "Can't resolve multiple constant drivers for net \"timer\[1\]\" at project4Top.v(66)" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 66 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606787479892 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "timer\[0\] project4Top.v(153) " "Can't resolve multiple constant drivers for net \"timer\[0\]\" at project4Top.v(153)" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 153 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606787479892 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "runTimer project4Top.v(110) " "Can't resolve multiple constant drivers for net \"runTimer\" at project4Top.v(110)" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 110 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606787479892 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "outputMode\[3\] project4Top.v(110) " "Can't resolve multiple constant drivers for net \"outputMode\[3\]\" at project4Top.v(110)" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 110 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606787479892 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "outputMode\[2\] project4Top.v(110) " "Can't resolve multiple constant drivers for net \"outputMode\[2\]\" at project4Top.v(110)" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 110 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606787479892 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "outputMode\[1\] project4Top.v(110) " "Can't resolve multiple constant drivers for net \"outputMode\[1\]\" at project4Top.v(110)" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 110 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606787479892 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "outputMode\[0\] project4Top.v(110) " "Can't resolve multiple constant drivers for net \"outputMode\[0\]\" at project4Top.v(110)" {  } { { "project4Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v" 110 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606787479892 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1606787479893 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/output_files/project4Top.map.smsg " "Generated suppressed messages file C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/output_files/project4Top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1606787479923 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 14 s 53 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 14 errors, 53 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606787479948 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 30 20:51:19 2020 " "Processing ended: Mon Nov 30 20:51:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606787479948 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606787479948 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606787479948 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1606787479948 ""}
