<stg><name>algo_Pipeline_DIVISION_LOOP</name>


<trans_list>

<trans id="80" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %vecOut_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %vecOut_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc.i26

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc.i26:0 %i_3 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i26:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i26:2 %icmp_ln56 = icmp_eq  i7 %i_3, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln56"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i26:3 %add_ln56 = add i7 %i_3, i7 1

]]></Node>
<StgValue><ssdm name="add_ln56"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i26:4 %br_ln56 = br i1 %icmp_ln56, void %for.inc.i26.split, void %division.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="7">
<![CDATA[
for.inc.i26.split:0 %i_3_cast2 = zext i7 %i_3

]]></Node>
<StgValue><ssdm name="i_3_cast2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="7">
<![CDATA[
for.inc.i26.split:1 %empty = trunc i7 %i_3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="6" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i26.split:4 %lshr_ln1 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %i_3, i32 1, i32 6

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i26.split:6 %d_addr = getelementptr i5 %d, i64 0, i64 %i_3_cast2

]]></Node>
<StgValue><ssdm name="d_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="7">
<![CDATA[
for.inc.i26.split:7 %d_load = load i7 %d_addr

]]></Node>
<StgValue><ssdm name="d_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i26.split:8 %c_addr = getelementptr i3 %c, i64 0, i64 %i_3_cast2

]]></Node>
<StgValue><ssdm name="c_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="7">
<![CDATA[
for.inc.i26.split:9 %c_load = load i7 %c_addr

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i26.split:13 %br_ln59 = br i1 %empty, void %add.ptr6.i2.case.0, void %add.ptr6.i2.case.1

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
add.ptr6.i2.exit:0 %store_ln56 = store i7 %add_ln56, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
add.ptr6.i2.exit:1 %br_ln56 = br void %for.inc.i26

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="33" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="7">
<![CDATA[
for.inc.i26.split:7 %d_load = load i7 %d_addr

]]></Node>
<StgValue><ssdm name="d_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="7">
<![CDATA[
for.inc.i26.split:9 %c_load = load i7 %c_addr

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="3">
<![CDATA[
for.inc.i26.split:10 %zext_ln59 = zext i3 %c_load

]]></Node>
<StgValue><ssdm name="zext_ln59"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="9" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i26.split:11 %udiv_ln59 = udiv i5 %d_load, i5 %zext_ln59

]]></Node>
<StgValue><ssdm name="udiv_ln59"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="37" st_id="3" stage="8" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i26.split:11 %udiv_ln59 = udiv i5 %d_load, i5 %zext_ln59

]]></Node>
<StgValue><ssdm name="udiv_ln59"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="38" st_id="4" stage="7" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i26.split:11 %udiv_ln59 = udiv i5 %d_load, i5 %zext_ln59

]]></Node>
<StgValue><ssdm name="udiv_ln59"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="39" st_id="5" stage="6" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i26.split:11 %udiv_ln59 = udiv i5 %d_load, i5 %zext_ln59

]]></Node>
<StgValue><ssdm name="udiv_ln59"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="40" st_id="6" stage="5" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i26.split:11 %udiv_ln59 = udiv i5 %d_load, i5 %zext_ln59

]]></Node>
<StgValue><ssdm name="udiv_ln59"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="41" st_id="7" stage="4" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i26.split:11 %udiv_ln59 = udiv i5 %d_load, i5 %zext_ln59

]]></Node>
<StgValue><ssdm name="udiv_ln59"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="42" st_id="8" stage="3" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i26.split:11 %udiv_ln59 = udiv i5 %d_load, i5 %zext_ln59

]]></Node>
<StgValue><ssdm name="udiv_ln59"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="43" st_id="9" stage="2" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i26.split:11 %udiv_ln59 = udiv i5 %d_load, i5 %zext_ln59

]]></Node>
<StgValue><ssdm name="udiv_ln59"/></StgValue>
</operation>

<operation id="55" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0">
<![CDATA[
division.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="44" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i26.split:2 %speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln56"/></StgValue>
</operation>

<operation id="45" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i26.split:3 %specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln56"/></StgValue>
</operation>

<operation id="46" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="6">
<![CDATA[
for.inc.i26.split:5 %zext_ln56 = zext i6 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln56"/></StgValue>
</operation>

<operation id="47" st_id="10" stage="1" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i26.split:11 %udiv_ln59 = udiv i5 %d_load, i5 %zext_ln59

]]></Node>
<StgValue><ssdm name="udiv_ln59"/></StgValue>
</operation>

<operation id="48" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="5">
<![CDATA[
for.inc.i26.split:12 %zext_ln59_1 = zext i5 %udiv_ln59

]]></Node>
<StgValue><ssdm name="zext_ln59_1"/></StgValue>
</operation>

<operation id="49" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
add.ptr6.i2.case.0:0 %vecOut_0_addr = getelementptr i8 %vecOut_0, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="vecOut_0_addr"/></StgValue>
</operation>

<operation id="50" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
add.ptr6.i2.case.0:1 %store_ln59 = store i8 %zext_ln59_1, i6 %vecOut_0_addr

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="51" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
add.ptr6.i2.case.0:2 %br_ln59 = br void %add.ptr6.i2.exit

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="52" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
add.ptr6.i2.case.1:0 %vecOut_1_addr = getelementptr i8 %vecOut_1, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="vecOut_1_addr"/></StgValue>
</operation>

<operation id="53" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
add.ptr6.i2.case.1:1 %store_ln59 = store i8 %zext_ln59_1, i6 %vecOut_1_addr

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="54" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
add.ptr6.i2.case.1:2 %br_ln59 = br void %add.ptr6.i2.exit

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="81" name="vecOut_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="vecOut_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="82" name="d" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="d"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="83" name="c" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="c"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="84" name="vecOut_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="vecOut_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="86" from="StgValue_85" to="i" fromId="85" toId="13">
</dataflow>
<dataflow id="88" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="87" toId="14">
</dataflow>
<dataflow id="89" from="vecOut_1" to="specinterface_ln0" fromId="84" toId="14">
</dataflow>
<dataflow id="91" from="empty" to="specinterface_ln0" fromId="90" toId="14">
</dataflow>
<dataflow id="93" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="14">
</dataflow>
<dataflow id="94" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="14">
</dataflow>
<dataflow id="96" from="empty_0" to="specinterface_ln0" fromId="95" toId="14">
</dataflow>
<dataflow id="98" from="StgValue_97" to="specinterface_ln0" fromId="97" toId="14">
</dataflow>
<dataflow id="99" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="14">
</dataflow>
<dataflow id="100" from="empty_0" to="specinterface_ln0" fromId="95" toId="14">
</dataflow>
<dataflow id="101" from="empty_0" to="specinterface_ln0" fromId="95" toId="14">
</dataflow>
<dataflow id="102" from="empty_0" to="specinterface_ln0" fromId="95" toId="14">
</dataflow>
<dataflow id="103" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="14">
</dataflow>
<dataflow id="104" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="14">
</dataflow>
<dataflow id="105" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="14">
</dataflow>
<dataflow id="106" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="14">
</dataflow>
<dataflow id="107" from="empty_0" to="specinterface_ln0" fromId="95" toId="14">
</dataflow>
<dataflow id="108" from="empty_0" to="specinterface_ln0" fromId="95" toId="14">
</dataflow>
<dataflow id="109" from="StgValue_97" to="specinterface_ln0" fromId="97" toId="14">
</dataflow>
<dataflow id="110" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="14">
</dataflow>
<dataflow id="111" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="87" toId="15">
</dataflow>
<dataflow id="112" from="vecOut_0" to="specinterface_ln0" fromId="81" toId="15">
</dataflow>
<dataflow id="113" from="empty" to="specinterface_ln0" fromId="90" toId="15">
</dataflow>
<dataflow id="114" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="15">
</dataflow>
<dataflow id="115" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="15">
</dataflow>
<dataflow id="116" from="empty_0" to="specinterface_ln0" fromId="95" toId="15">
</dataflow>
<dataflow id="117" from="StgValue_97" to="specinterface_ln0" fromId="97" toId="15">
</dataflow>
<dataflow id="118" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="15">
</dataflow>
<dataflow id="119" from="empty_0" to="specinterface_ln0" fromId="95" toId="15">
</dataflow>
<dataflow id="120" from="empty_0" to="specinterface_ln0" fromId="95" toId="15">
</dataflow>
<dataflow id="121" from="empty_0" to="specinterface_ln0" fromId="95" toId="15">
</dataflow>
<dataflow id="122" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="15">
</dataflow>
<dataflow id="123" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="15">
</dataflow>
<dataflow id="124" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="15">
</dataflow>
<dataflow id="125" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="15">
</dataflow>
<dataflow id="126" from="empty_0" to="specinterface_ln0" fromId="95" toId="15">
</dataflow>
<dataflow id="127" from="empty_0" to="specinterface_ln0" fromId="95" toId="15">
</dataflow>
<dataflow id="128" from="StgValue_97" to="specinterface_ln0" fromId="97" toId="15">
</dataflow>
<dataflow id="129" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="15">
</dataflow>
<dataflow id="131" from="StgValue_130" to="store_ln0" fromId="130" toId="16">
</dataflow>
<dataflow id="132" from="i" to="store_ln0" fromId="13" toId="16">
</dataflow>
<dataflow id="133" from="i" to="i_3" fromId="13" toId="18">
</dataflow>
<dataflow id="135" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="134" toId="19">
</dataflow>
<dataflow id="136" from="StgValue_97" to="specpipeline_ln0" fromId="97" toId="19">
</dataflow>
<dataflow id="137" from="StgValue_92" to="specpipeline_ln0" fromId="92" toId="19">
</dataflow>
<dataflow id="138" from="StgValue_85" to="specpipeline_ln0" fromId="85" toId="19">
</dataflow>
<dataflow id="139" from="StgValue_92" to="specpipeline_ln0" fromId="92" toId="19">
</dataflow>
<dataflow id="141" from="p_str" to="specpipeline_ln0" fromId="140" toId="19">
</dataflow>
<dataflow id="142" from="i_3" to="icmp_ln56" fromId="18" toId="20">
</dataflow>
<dataflow id="144" from="StgValue_143" to="icmp_ln56" fromId="143" toId="20">
</dataflow>
<dataflow id="145" from="i_3" to="add_ln56" fromId="18" toId="21">
</dataflow>
<dataflow id="147" from="StgValue_146" to="add_ln56" fromId="146" toId="21">
</dataflow>
<dataflow id="148" from="icmp_ln56" to="br_ln56" fromId="20" toId="22">
</dataflow>
<dataflow id="149" from="i_3" to="i_3_cast2" fromId="18" toId="23">
</dataflow>
<dataflow id="150" from="i_3" to="empty" fromId="18" toId="24">
</dataflow>
<dataflow id="152" from="_ssdm_op_PartSelect.i6.i7.i32.i32" to="lshr_ln1" fromId="151" toId="25">
</dataflow>
<dataflow id="153" from="i_3" to="lshr_ln1" fromId="18" toId="25">
</dataflow>
<dataflow id="154" from="StgValue_85" to="lshr_ln1" fromId="85" toId="25">
</dataflow>
<dataflow id="156" from="StgValue_155" to="lshr_ln1" fromId="155" toId="25">
</dataflow>
<dataflow id="157" from="d" to="d_addr" fromId="82" toId="26">
</dataflow>
<dataflow id="159" from="StgValue_158" to="d_addr" fromId="158" toId="26">
</dataflow>
<dataflow id="160" from="i_3_cast2" to="d_addr" fromId="23" toId="26">
</dataflow>
<dataflow id="161" from="d_addr" to="d_load" fromId="26" toId="27">
</dataflow>
<dataflow id="162" from="c" to="c_addr" fromId="83" toId="28">
</dataflow>
<dataflow id="163" from="StgValue_158" to="c_addr" fromId="158" toId="28">
</dataflow>
<dataflow id="164" from="i_3_cast2" to="c_addr" fromId="23" toId="28">
</dataflow>
<dataflow id="165" from="c_addr" to="c_load" fromId="28" toId="29">
</dataflow>
<dataflow id="166" from="empty" to="br_ln59" fromId="24" toId="30">
</dataflow>
<dataflow id="167" from="add_ln56" to="store_ln56" fromId="21" toId="31">
</dataflow>
<dataflow id="168" from="i" to="store_ln56" fromId="13" toId="31">
</dataflow>
<dataflow id="169" from="d_addr" to="d_load" fromId="26" toId="33">
</dataflow>
<dataflow id="170" from="c_addr" to="c_load" fromId="28" toId="34">
</dataflow>
<dataflow id="171" from="c_load" to="zext_ln59" fromId="34" toId="35">
</dataflow>
<dataflow id="172" from="d_load" to="udiv_ln59" fromId="33" toId="36">
</dataflow>
<dataflow id="173" from="zext_ln59" to="udiv_ln59" fromId="35" toId="36">
</dataflow>
<dataflow id="174" from="d_load" to="udiv_ln59" fromId="33" toId="37">
</dataflow>
<dataflow id="175" from="zext_ln59" to="udiv_ln59" fromId="35" toId="37">
</dataflow>
<dataflow id="176" from="d_load" to="udiv_ln59" fromId="33" toId="38">
</dataflow>
<dataflow id="177" from="zext_ln59" to="udiv_ln59" fromId="35" toId="38">
</dataflow>
<dataflow id="178" from="d_load" to="udiv_ln59" fromId="33" toId="39">
</dataflow>
<dataflow id="179" from="zext_ln59" to="udiv_ln59" fromId="35" toId="39">
</dataflow>
<dataflow id="180" from="d_load" to="udiv_ln59" fromId="33" toId="40">
</dataflow>
<dataflow id="181" from="zext_ln59" to="udiv_ln59" fromId="35" toId="40">
</dataflow>
<dataflow id="182" from="d_load" to="udiv_ln59" fromId="33" toId="41">
</dataflow>
<dataflow id="183" from="zext_ln59" to="udiv_ln59" fromId="35" toId="41">
</dataflow>
<dataflow id="184" from="d_load" to="udiv_ln59" fromId="33" toId="42">
</dataflow>
<dataflow id="185" from="zext_ln59" to="udiv_ln59" fromId="35" toId="42">
</dataflow>
<dataflow id="186" from="d_load" to="udiv_ln59" fromId="33" toId="43">
</dataflow>
<dataflow id="187" from="zext_ln59" to="udiv_ln59" fromId="35" toId="43">
</dataflow>
<dataflow id="189" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln56" fromId="188" toId="44">
</dataflow>
<dataflow id="191" from="StgValue_190" to="speclooptripcount_ln56" fromId="190" toId="44">
</dataflow>
<dataflow id="192" from="StgValue_190" to="speclooptripcount_ln56" fromId="190" toId="44">
</dataflow>
<dataflow id="193" from="StgValue_190" to="speclooptripcount_ln56" fromId="190" toId="44">
</dataflow>
<dataflow id="195" from="_ssdm_op_SpecLoopName" to="specloopname_ln56" fromId="194" toId="45">
</dataflow>
<dataflow id="197" from="empty_2" to="specloopname_ln56" fromId="196" toId="45">
</dataflow>
<dataflow id="198" from="lshr_ln1" to="zext_ln56" fromId="25" toId="46">
</dataflow>
<dataflow id="199" from="d_load" to="udiv_ln59" fromId="33" toId="47">
</dataflow>
<dataflow id="200" from="zext_ln59" to="udiv_ln59" fromId="35" toId="47">
</dataflow>
<dataflow id="201" from="udiv_ln59" to="zext_ln59_1" fromId="47" toId="48">
</dataflow>
<dataflow id="202" from="vecOut_0" to="vecOut_0_addr" fromId="81" toId="49">
</dataflow>
<dataflow id="203" from="StgValue_158" to="vecOut_0_addr" fromId="158" toId="49">
</dataflow>
<dataflow id="204" from="zext_ln56" to="vecOut_0_addr" fromId="46" toId="49">
</dataflow>
<dataflow id="205" from="zext_ln59_1" to="store_ln59" fromId="48" toId="50">
</dataflow>
<dataflow id="206" from="vecOut_0_addr" to="store_ln59" fromId="49" toId="50">
</dataflow>
<dataflow id="207" from="vecOut_1" to="vecOut_1_addr" fromId="84" toId="52">
</dataflow>
<dataflow id="208" from="StgValue_158" to="vecOut_1_addr" fromId="158" toId="52">
</dataflow>
<dataflow id="209" from="zext_ln56" to="vecOut_1_addr" fromId="46" toId="52">
</dataflow>
<dataflow id="210" from="zext_ln59_1" to="store_ln59" fromId="48" toId="53">
</dataflow>
<dataflow id="211" from="vecOut_1_addr" to="store_ln59" fromId="52" toId="53">
</dataflow>
<dataflow id="212" from="icmp_ln56" to="StgValue_2" fromId="20" toId="2">
</dataflow>
<dataflow id="213" from="empty" to="StgValue_11" fromId="24" toId="11">
</dataflow>
<dataflow id="214" from="icmp_ln56" to="StgValue_10" fromId="20" toId="10">
</dataflow>
</dataflows>


</stg>
