
TransmitterApp.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001506  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000056  00800060  00001506  0000159a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000097  008000b6  008000b6  000015f0  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000015f0  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00001620  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000430  00000000  00000000  0000165c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00003036  00000000  00000000  00001a8c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000010cd  00000000  00000000  00004ac2  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00002260  00000000  00000000  00005b8f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000cec  00000000  00000000  00007df0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000100c  00000000  00000000  00008adc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00003216  00000000  00000000  00009ae8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000330  00000000  00000000  0000ccfe  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 6b 06 	jmp	0xcd6	; 0xcd6 <__vector_1>
       8:	0c 94 94 06 	jmp	0xd28	; 0xd28 <__vector_2>
       c:	0c 94 bd 06 	jmp	0xd7a	; 0xd7a <__vector_3>
      10:	0c 94 e6 06 	jmp	0xdcc	; 0xdcc <__vector_4>
      14:	0c 94 0f 07 	jmp	0xe1e	; 0xe1e <__vector_5>
      18:	0c 94 38 07 	jmp	0xe70	; 0xe70 <__vector_6>
      1c:	0c 94 61 07 	jmp	0xec2	; 0xec2 <__vector_7>
      20:	0c 94 8a 07 	jmp	0xf14	; 0xf14 <__vector_8>
      24:	0c 94 b3 07 	jmp	0xf66	; 0xf66 <__vector_9>
      28:	0c 94 dc 07 	jmp	0xfb8	; 0xfb8 <__vector_10>
      2c:	0c 94 05 08 	jmp	0x100a	; 0x100a <__vector_11>
      30:	0c 94 2e 08 	jmp	0x105c	; 0x105c <__vector_12>
      34:	0c 94 57 08 	jmp	0x10ae	; 0x10ae <__vector_13>
      38:	0c 94 80 08 	jmp	0x1100	; 0x1100 <__vector_14>
      3c:	0c 94 a9 08 	jmp	0x1152	; 0x1152 <__vector_15>
      40:	0c 94 d2 08 	jmp	0x11a4	; 0x11a4 <__vector_16>
      44:	0c 94 fb 08 	jmp	0x11f6	; 0x11f6 <__vector_17>
      48:	0c 94 24 09 	jmp	0x1248	; 0x1248 <__vector_18>
      4c:	0c 94 4d 09 	jmp	0x129a	; 0x129a <__vector_19>
      50:	0c 94 76 09 	jmp	0x12ec	; 0x12ec <__vector_20>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e6 e0       	ldi	r30, 0x06	; 6
      68:	f5 e1       	ldi	r31, 0x15	; 21
      6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0
      70:	a6 3b       	cpi	r26, 0xB6	; 182
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>

00000076 <__do_clear_bss>:
      76:	21 e0       	ldi	r18, 0x01	; 1
      78:	a6 eb       	ldi	r26, 0xB6	; 182
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	ad 34       	cpi	r26, 0x4D	; 77
      82:	b2 07       	cpc	r27, r18
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 6f 0a 	call	0x14de	; 0x14de <main>
      8a:	0c 94 81 0a 	jmp	0x1502	; 0x1502 <_exit>

0000008e <BCM_UART_TXCBF>:
																};//This arr stores the size of every element of the packet
static ptr_STR_BCMTask_t aptr_Task[COMM_NUMBERS]={NULL_PTR,NULL_PTR,NULL_PTR};//This arr stores pointers to tasks structure
/*- LOCAL FUNCTIONS IMPLEMENTATION------------------------*/
static void BCM_UART_TXCBF(void)
{
    aptr_Task[COMM_UART_CH]->u8_BCMState=BCM_TXSTATE_SENDING;
      8e:	e0 91 b6 00 	lds	r30, 0x00B6	; 0x8000b6 <__data_end>
      92:	f0 91 b7 00 	lds	r31, 0x00B7	; 0x8000b7 <__data_end+0x1>
      96:	82 e0       	ldi	r24, 0x02	; 2
      98:	83 83       	std	Z+3, r24	; 0x03
      9a:	08 95       	ret

0000009c <BCM_SPI_TXCBF>:
    //BCM_SetState(COMM_UART_CH,BCM_TXSTATE_SENDING);
}

static void BCM_SPI_TXCBF(void)
{
    aptr_Task[COMM_SPI_CH]->u8_BCMState=BCM_TXSTATE_SENDING;
      9c:	e0 91 b8 00 	lds	r30, 0x00B8	; 0x8000b8 <__data_end+0x2>
      a0:	f0 91 b9 00 	lds	r31, 0x00B9	; 0x8000b9 <__data_end+0x3>
      a4:	82 e0       	ldi	r24, 0x02	; 2
      a6:	83 83       	std	Z+3, r24	; 0x03
      a8:	08 95       	ret

000000aa <BCM_I2C_TXCBF>:
    //BCM_SetState(COMM_SPI_CH,BCM_TXSTATE_SENDING);
}

static void BCM_I2C_TXCBF(void)
{
    aptr_Task[COMM_I2C_CH]->u8_BCMState=BCM_TXSTATE_SENDING;
      aa:	e0 91 ba 00 	lds	r30, 0x00BA	; 0x8000ba <__data_end+0x4>
      ae:	f0 91 bb 00 	lds	r31, 0x00BB	; 0x8000bb <__data_end+0x5>
      b2:	82 e0       	ldi	r24, 0x02	; 2
      b4:	83 83       	std	Z+3, r24	; 0x03
      b6:	08 95       	ret

000000b8 <BCM_UART_RXCBF>:
}

static void BCM_UART_RXCBF(uint8_t Data)
{
    uint8_t u8_FrameCounter;
    switch (aptr_Task[COMM_UART_CH]->u8_BCMState)
      b8:	e0 91 b6 00 	lds	r30, 0x00B6	; 0x8000b6 <__data_end>
      bc:	f0 91 b7 00 	lds	r31, 0x00B7	; 0x8000b7 <__data_end+0x1>
      c0:	93 81       	ldd	r25, Z+3	; 0x03
      c2:	91 30       	cpi	r25, 0x01	; 1
      c4:	21 f0       	breq	.+8      	; 0xce <BCM_UART_RXCBF+0x16>
      c6:	93 30       	cpi	r25, 0x03	; 3
      c8:	09 f4       	brne	.+2      	; 0xcc <BCM_UART_RXCBF+0x14>
      ca:	4f c0       	rjmp	.+158    	; 0x16a <BCM_UART_RXCBF+0xb2>
      cc:	08 95       	ret
    {
        case BCM_RXSTATE_RECEIVING:
            (aptr_Packet[COMM_UART_CH][aptr_Task[COMM_UART_CH]->u8_BCMPacketCounter])[aptr_Task[COMM_UART_CH]->u16_BCMByteCoounter]=Data;
      ce:	a4 81       	ldd	r26, Z+4	; 0x04
      d0:	b0 e0       	ldi	r27, 0x00	; 0
      d2:	aa 0f       	add	r26, r26
      d4:	bb 1f       	adc	r27, r27
      d6:	a1 54       	subi	r26, 0x41	; 65
      d8:	bf 4f       	sbci	r27, 0xFF	; 255
      da:	4d 91       	ld	r20, X+
      dc:	5c 91       	ld	r21, X
      de:	25 81       	ldd	r18, Z+5	; 0x05
      e0:	36 81       	ldd	r19, Z+6	; 0x06
      e2:	fa 01       	movw	r30, r20
      e4:	e2 0f       	add	r30, r18
      e6:	f3 1f       	adc	r31, r19
      e8:	80 83       	st	Z, r24

            (aptr_Task[COMM_UART_CH]->u16_BCMByteCoounter)++;
      ea:	a0 91 b6 00 	lds	r26, 0x00B6	; 0x8000b6 <__data_end>
      ee:	b0 91 b7 00 	lds	r27, 0x00B7	; 0x8000b7 <__data_end+0x1>
      f2:	15 96       	adiw	r26, 0x05	; 5
      f4:	8d 91       	ld	r24, X+
      f6:	9c 91       	ld	r25, X
      f8:	16 97       	sbiw	r26, 0x06	; 6
      fa:	01 96       	adiw	r24, 0x01	; 1
      fc:	16 96       	adiw	r26, 0x06	; 6
      fe:	9c 93       	st	X, r25
     100:	8e 93       	st	-X, r24
     102:	15 97       	sbiw	r26, 0x05	; 5

            if((au16_Packet_sizes[COMM_UART_CH][aptr_Task[COMM_UART_CH]->u8_BCMPacketCounter])==(aptr_Task[COMM_UART_CH]->u16_BCMByteCoounter))
     104:	14 96       	adiw	r26, 0x04	; 4
     106:	2c 91       	ld	r18, X
     108:	14 97       	sbiw	r26, 0x04	; 4
     10a:	e2 2f       	mov	r30, r18
     10c:	f0 e0       	ldi	r31, 0x00	; 0
     10e:	ee 0f       	add	r30, r30
     110:	ff 1f       	adc	r31, r31
     112:	e0 5a       	subi	r30, 0xA0	; 160
     114:	ff 4f       	sbci	r31, 0xFF	; 255
     116:	40 81       	ld	r20, Z
     118:	51 81       	ldd	r21, Z+1	; 0x01
     11a:	84 17       	cp	r24, r20
     11c:	95 07       	cpc	r25, r21
     11e:	09 f0       	breq	.+2      	; 0x122 <BCM_UART_RXCBF+0x6a>
     120:	3f c0       	rjmp	.+126    	; 0x1a0 <BCM_UART_RXCBF+0xe8>
            {
                (aptr_Task[COMM_UART_CH]->u8_BCMPacketCounter)++;
     122:	2f 5f       	subi	r18, 0xFF	; 255
     124:	14 96       	adiw	r26, 0x04	; 4
     126:	2c 93       	st	X, r18
     128:	14 97       	sbiw	r26, 0x04	; 4
                (aptr_Task[COMM_UART_CH]->u16_BCMByteCoounter)=ZERO;
     12a:	16 96       	adiw	r26, 0x06	; 6
     12c:	1c 92       	st	X, r1
     12e:	1e 92       	st	-X, r1
     130:	15 97       	sbiw	r26, 0x05	; 5
                u8_FrameCounter=(aptr_Task[COMM_UART_CH]->u8_BCMPacketCounter);
                if(PACKET_SIZE==u8_FrameCounter)
     132:	24 30       	cpi	r18, 0x04	; 4
     134:	21 f4       	brne	.+8      	; 0x13e <BCM_UART_RXCBF+0x86>
                {
                    aptr_Task[COMM_UART_CH]->u8_BCMState=BCM_RXSTATE_CS;
     136:	82 e0       	ldi	r24, 0x02	; 2
     138:	13 96       	adiw	r26, 0x03	; 3
     13a:	8c 93       	st	X, r24
     13c:	08 95       	ret
                }
                else if(DATA_INDEX==u8_FrameCounter)
     13e:	22 30       	cpi	r18, 0x02	; 2
     140:	79 f5       	brne	.+94     	; 0x1a0 <BCM_UART_RXCBF+0xe8>
                {
                    if(au16_Packet_sizes[COMM_UART_CH][DATA_INDEX]>aptr_Task[COMM_UART_CH]->u16_BCMSize)
     142:	80 91 64 00 	lds	r24, 0x0064	; 0x800064 <__DATA_REGION_ORIGIN__+0x4>
     146:	90 91 65 00 	lds	r25, 0x0065	; 0x800065 <__DATA_REGION_ORIGIN__+0x5>
     14a:	17 96       	adiw	r26, 0x07	; 7
     14c:	2d 91       	ld	r18, X+
     14e:	3c 91       	ld	r19, X
     150:	18 97       	sbiw	r26, 0x08	; 8
     152:	28 17       	cp	r18, r24
     154:	39 07       	cpc	r19, r25
     156:	20 f4       	brcc	.+8      	; 0x160 <BCM_UART_RXCBF+0xa8>
                    {
                        aptr_Task[COMM_UART_CH]->u8_BCMState=BCM_RXSTATE_ERROR;
     158:	83 e0       	ldi	r24, 0x03	; 3
     15a:	13 96       	adiw	r26, 0x03	; 3
     15c:	8c 93       	st	X, r24
     15e:	08 95       	ret

                    }
                    else
                    {
                        aptr_Task[COMM_UART_CH]->u16_BCMSize=au16_Packet_sizes[COMM_UART_CH][DATA_INDEX];
     160:	18 96       	adiw	r26, 0x08	; 8
     162:	9c 93       	st	X, r25
     164:	8e 93       	st	-X, r24
     166:	17 97       	sbiw	r26, 0x07	; 7
     168:	08 95       	ret
                //DO NOTHING
            }
            break;
        case BCM_RXSTATE_ERROR:

            (aptr_Task[COMM_UART_CH]->u16_BCMByteCoounter)++;
     16a:	85 81       	ldd	r24, Z+5	; 0x05
     16c:	96 81       	ldd	r25, Z+6	; 0x06
     16e:	01 96       	adiw	r24, 0x01	; 1
     170:	96 83       	std	Z+6, r25	; 0x06
     172:	85 83       	std	Z+5, r24	; 0x05

            if((au16_Packet_sizes[COMM_UART_CH][aptr_Task[COMM_UART_CH]->u8_BCMPacketCounter])==(aptr_Task[COMM_UART_CH]->u16_BCMByteCoounter))
     174:	24 81       	ldd	r18, Z+4	; 0x04
     176:	a2 2f       	mov	r26, r18
     178:	b0 e0       	ldi	r27, 0x00	; 0
     17a:	aa 0f       	add	r26, r26
     17c:	bb 1f       	adc	r27, r27
     17e:	a0 5a       	subi	r26, 0xA0	; 160
     180:	bf 4f       	sbci	r27, 0xFF	; 255
     182:	4d 91       	ld	r20, X+
     184:	5c 91       	ld	r21, X
     186:	84 17       	cp	r24, r20
     188:	95 07       	cpc	r25, r21
     18a:	51 f4       	brne	.+20     	; 0x1a0 <BCM_UART_RXCBF+0xe8>
            {
                (aptr_Task[COMM_UART_CH]->u8_BCMPacketCounter)++;
     18c:	2f 5f       	subi	r18, 0xFF	; 255
     18e:	24 83       	std	Z+4, r18	; 0x04
                (aptr_Task[COMM_UART_CH]->u16_BCMByteCoounter)=ZERO;
     190:	16 82       	std	Z+6, r1	; 0x06
     192:	15 82       	std	Z+5, r1	; 0x05
                u8_FrameCounter=(aptr_Task[COMM_UART_CH]->u8_BCMPacketCounter);
                if(PACKET_SIZE==u8_FrameCounter)
     194:	24 30       	cpi	r18, 0x04	; 4
     196:	21 f4       	brne	.+8      	; 0x1a0 <BCM_UART_RXCBF+0xe8>
                {
                    aptr_Task[COMM_UART_CH]->u8_BCMMode=BCM_MODE_IDEAL;
     198:	82 e0       	ldi	r24, 0x02	; 2
     19a:	81 83       	std	Z+1, r24	; 0x01
                    au8_InitPacketFlag[COMM_UART_CH]=NOT_INIT;
     19c:	10 92 bc 00 	sts	0x00BC, r1	; 0x8000bc <au8_InitPacketFlag>
     1a0:	08 95       	ret

000001a2 <BCM_SPI_RXCBF>:
}

static void BCM_SPI_RXCBF(uint8_t Data)
{
    uint8_t u8_FrameCounter;
    switch (aptr_Task[COMM_SPI_CH]->u8_BCMState)
     1a2:	e0 91 b8 00 	lds	r30, 0x00B8	; 0x8000b8 <__data_end+0x2>
     1a6:	f0 91 b9 00 	lds	r31, 0x00B9	; 0x8000b9 <__data_end+0x3>
     1aa:	93 81       	ldd	r25, Z+3	; 0x03
     1ac:	91 30       	cpi	r25, 0x01	; 1
     1ae:	21 f0       	breq	.+8      	; 0x1b8 <BCM_SPI_RXCBF+0x16>
     1b0:	93 30       	cpi	r25, 0x03	; 3
     1b2:	09 f4       	brne	.+2      	; 0x1b6 <BCM_SPI_RXCBF+0x14>
     1b4:	51 c0       	rjmp	.+162    	; 0x258 <BCM_SPI_RXCBF+0xb6>
     1b6:	08 95       	ret
    {
        case BCM_RXSTATE_RECEIVING:
            (aptr_Packet[COMM_SPI_CH][aptr_Task[COMM_SPI_CH]->u8_BCMPacketCounter])[aptr_Task[COMM_SPI_CH]->u16_BCMByteCoounter]=Data;
     1b8:	a4 81       	ldd	r26, Z+4	; 0x04
     1ba:	b0 e0       	ldi	r27, 0x00	; 0
     1bc:	14 96       	adiw	r26, 0x04	; 4
     1be:	aa 0f       	add	r26, r26
     1c0:	bb 1f       	adc	r27, r27
     1c2:	a1 54       	subi	r26, 0x41	; 65
     1c4:	bf 4f       	sbci	r27, 0xFF	; 255
     1c6:	4d 91       	ld	r20, X+
     1c8:	5c 91       	ld	r21, X
     1ca:	25 81       	ldd	r18, Z+5	; 0x05
     1cc:	36 81       	ldd	r19, Z+6	; 0x06
     1ce:	fa 01       	movw	r30, r20
     1d0:	e2 0f       	add	r30, r18
     1d2:	f3 1f       	adc	r31, r19
     1d4:	80 83       	st	Z, r24

            (aptr_Task[COMM_SPI_CH]->u16_BCMByteCoounter)++;
     1d6:	a0 91 b8 00 	lds	r26, 0x00B8	; 0x8000b8 <__data_end+0x2>
     1da:	b0 91 b9 00 	lds	r27, 0x00B9	; 0x8000b9 <__data_end+0x3>
     1de:	15 96       	adiw	r26, 0x05	; 5
     1e0:	8d 91       	ld	r24, X+
     1e2:	9c 91       	ld	r25, X
     1e4:	16 97       	sbiw	r26, 0x06	; 6
     1e6:	01 96       	adiw	r24, 0x01	; 1
     1e8:	16 96       	adiw	r26, 0x06	; 6
     1ea:	9c 93       	st	X, r25
     1ec:	8e 93       	st	-X, r24
     1ee:	15 97       	sbiw	r26, 0x05	; 5

            if((au16_Packet_sizes[COMM_SPI_CH][aptr_Task[COMM_SPI_CH]->u8_BCMPacketCounter])==(aptr_Task[COMM_SPI_CH]->u16_BCMByteCoounter))
     1f0:	14 96       	adiw	r26, 0x04	; 4
     1f2:	2c 91       	ld	r18, X
     1f4:	14 97       	sbiw	r26, 0x04	; 4
     1f6:	e2 2f       	mov	r30, r18
     1f8:	f0 e0       	ldi	r31, 0x00	; 0
     1fa:	34 96       	adiw	r30, 0x04	; 4
     1fc:	ee 0f       	add	r30, r30
     1fe:	ff 1f       	adc	r31, r31
     200:	e0 5a       	subi	r30, 0xA0	; 160
     202:	ff 4f       	sbci	r31, 0xFF	; 255
     204:	40 81       	ld	r20, Z
     206:	51 81       	ldd	r21, Z+1	; 0x01
     208:	84 17       	cp	r24, r20
     20a:	95 07       	cpc	r25, r21
     20c:	09 f0       	breq	.+2      	; 0x210 <BCM_SPI_RXCBF+0x6e>
     20e:	40 c0       	rjmp	.+128    	; 0x290 <BCM_SPI_RXCBF+0xee>
            {
                (aptr_Task[COMM_SPI_CH]->u8_BCMPacketCounter)++;
     210:	2f 5f       	subi	r18, 0xFF	; 255
     212:	14 96       	adiw	r26, 0x04	; 4
     214:	2c 93       	st	X, r18
     216:	14 97       	sbiw	r26, 0x04	; 4
                (aptr_Task[COMM_SPI_CH]->u16_BCMByteCoounter)=ZERO;
     218:	16 96       	adiw	r26, 0x06	; 6
     21a:	1c 92       	st	X, r1
     21c:	1e 92       	st	-X, r1
     21e:	15 97       	sbiw	r26, 0x05	; 5
                u8_FrameCounter=(aptr_Task[COMM_SPI_CH]->u8_BCMPacketCounter);
                if(PACKET_SIZE==u8_FrameCounter)
     220:	24 30       	cpi	r18, 0x04	; 4
     222:	21 f4       	brne	.+8      	; 0x22c <BCM_SPI_RXCBF+0x8a>
                {
                    aptr_Task[COMM_SPI_CH]->u8_BCMState=BCM_RXSTATE_CS;
     224:	82 e0       	ldi	r24, 0x02	; 2
     226:	13 96       	adiw	r26, 0x03	; 3
     228:	8c 93       	st	X, r24
     22a:	08 95       	ret
                }
                else if(DATA_INDEX==u8_FrameCounter)
     22c:	22 30       	cpi	r18, 0x02	; 2
     22e:	81 f5       	brne	.+96     	; 0x290 <BCM_SPI_RXCBF+0xee>
                {
                    if(au16_Packet_sizes[COMM_SPI_CH][DATA_INDEX]>aptr_Task[COMM_SPI_CH]->u16_BCMSize)
     230:	80 91 6c 00 	lds	r24, 0x006C	; 0x80006c <__DATA_REGION_ORIGIN__+0xc>
     234:	90 91 6d 00 	lds	r25, 0x006D	; 0x80006d <__DATA_REGION_ORIGIN__+0xd>
     238:	17 96       	adiw	r26, 0x07	; 7
     23a:	2d 91       	ld	r18, X+
     23c:	3c 91       	ld	r19, X
     23e:	18 97       	sbiw	r26, 0x08	; 8
     240:	28 17       	cp	r18, r24
     242:	39 07       	cpc	r19, r25
     244:	20 f4       	brcc	.+8      	; 0x24e <BCM_SPI_RXCBF+0xac>
                    {
                        aptr_Task[COMM_SPI_CH]->u8_BCMState=BCM_RXSTATE_ERROR;
     246:	83 e0       	ldi	r24, 0x03	; 3
     248:	13 96       	adiw	r26, 0x03	; 3
     24a:	8c 93       	st	X, r24
     24c:	08 95       	ret

                    }
                    else
                    {
                        aptr_Task[COMM_SPI_CH]->u16_BCMSize=au16_Packet_sizes[COMM_SPI_CH][DATA_INDEX];
     24e:	18 96       	adiw	r26, 0x08	; 8
     250:	9c 93       	st	X, r25
     252:	8e 93       	st	-X, r24
     254:	17 97       	sbiw	r26, 0x07	; 7
     256:	08 95       	ret
                //DO NOTHING
            }
            break;
        case BCM_RXSTATE_ERROR:

            (aptr_Task[COMM_SPI_CH]->u16_BCMByteCoounter)++;
     258:	85 81       	ldd	r24, Z+5	; 0x05
     25a:	96 81       	ldd	r25, Z+6	; 0x06
     25c:	01 96       	adiw	r24, 0x01	; 1
     25e:	96 83       	std	Z+6, r25	; 0x06
     260:	85 83       	std	Z+5, r24	; 0x05

            if((au16_Packet_sizes[COMM_SPI_CH][aptr_Task[COMM_SPI_CH]->u8_BCMPacketCounter])==(aptr_Task[COMM_SPI_CH]->u16_BCMByteCoounter))
     262:	24 81       	ldd	r18, Z+4	; 0x04
     264:	a2 2f       	mov	r26, r18
     266:	b0 e0       	ldi	r27, 0x00	; 0
     268:	14 96       	adiw	r26, 0x04	; 4
     26a:	aa 0f       	add	r26, r26
     26c:	bb 1f       	adc	r27, r27
     26e:	a0 5a       	subi	r26, 0xA0	; 160
     270:	bf 4f       	sbci	r27, 0xFF	; 255
     272:	4d 91       	ld	r20, X+
     274:	5c 91       	ld	r21, X
     276:	84 17       	cp	r24, r20
     278:	95 07       	cpc	r25, r21
     27a:	51 f4       	brne	.+20     	; 0x290 <BCM_SPI_RXCBF+0xee>
            {
                (aptr_Task[COMM_SPI_CH]->u8_BCMPacketCounter)++;
     27c:	2f 5f       	subi	r18, 0xFF	; 255
     27e:	24 83       	std	Z+4, r18	; 0x04
                (aptr_Task[COMM_SPI_CH]->u16_BCMByteCoounter)=ZERO;
     280:	16 82       	std	Z+6, r1	; 0x06
     282:	15 82       	std	Z+5, r1	; 0x05
                u8_FrameCounter=(aptr_Task[COMM_SPI_CH]->u8_BCMPacketCounter);
                if(PACKET_SIZE==u8_FrameCounter)
     284:	24 30       	cpi	r18, 0x04	; 4
     286:	21 f4       	brne	.+8      	; 0x290 <BCM_SPI_RXCBF+0xee>
                {
                    aptr_Task[COMM_SPI_CH]->u8_BCMMode=BCM_MODE_IDEAL;
     288:	82 e0       	ldi	r24, 0x02	; 2
     28a:	81 83       	std	Z+1, r24	; 0x01
                    au8_InitPacketFlag[COMM_SPI_CH]=NOT_INIT;
     28c:	10 92 bd 00 	sts	0x00BD, r1	; 0x8000bd <au8_InitPacketFlag+0x1>
     290:	08 95       	ret

00000292 <BCM_I2C_RXCBF>:
}

static void BCM_I2C_RXCBF(uint8_t Data)
{
    uint8_t u8_FrameCounter;
    switch (aptr_Task[COMM_I2C_CH]->u8_BCMState)
     292:	e0 91 ba 00 	lds	r30, 0x00BA	; 0x8000ba <__data_end+0x4>
     296:	f0 91 bb 00 	lds	r31, 0x00BB	; 0x8000bb <__data_end+0x5>
     29a:	93 81       	ldd	r25, Z+3	; 0x03
     29c:	91 30       	cpi	r25, 0x01	; 1
     29e:	21 f0       	breq	.+8      	; 0x2a8 <BCM_I2C_RXCBF+0x16>
     2a0:	93 30       	cpi	r25, 0x03	; 3
     2a2:	09 f4       	brne	.+2      	; 0x2a6 <BCM_I2C_RXCBF+0x14>
     2a4:	59 c0       	rjmp	.+178    	; 0x358 <BCM_I2C_RXCBF+0xc6>
     2a6:	08 95       	ret
    {
        case BCM_RXSTATE_RECEIVING:
            (aptr_Packet[COMM_I2C_CH][aptr_Task[COMM_I2C_CH]->u8_BCMPacketCounter])[aptr_Task[COMM_I2C_CH]->u16_BCMByteCoounter]=Data;
     2a8:	a4 81       	ldd	r26, Z+4	; 0x04
     2aa:	b0 e0       	ldi	r27, 0x00	; 0
     2ac:	18 96       	adiw	r26, 0x08	; 8
     2ae:	aa 0f       	add	r26, r26
     2b0:	bb 1f       	adc	r27, r27
     2b2:	a1 54       	subi	r26, 0x41	; 65
     2b4:	bf 4f       	sbci	r27, 0xFF	; 255
     2b6:	4d 91       	ld	r20, X+
     2b8:	5c 91       	ld	r21, X
     2ba:	25 81       	ldd	r18, Z+5	; 0x05
     2bc:	36 81       	ldd	r19, Z+6	; 0x06
     2be:	fa 01       	movw	r30, r20
     2c0:	e2 0f       	add	r30, r18
     2c2:	f3 1f       	adc	r31, r19
     2c4:	80 83       	st	Z, r24

            (aptr_Task[COMM_I2C_CH]->u16_BCMByteCoounter)++;
     2c6:	e6 eb       	ldi	r30, 0xB6	; 182
     2c8:	f0 e0       	ldi	r31, 0x00	; 0
     2ca:	a4 81       	ldd	r26, Z+4	; 0x04
     2cc:	b5 81       	ldd	r27, Z+5	; 0x05
     2ce:	15 96       	adiw	r26, 0x05	; 5
     2d0:	8d 91       	ld	r24, X+
     2d2:	9c 91       	ld	r25, X
     2d4:	16 97       	sbiw	r26, 0x06	; 6
     2d6:	01 96       	adiw	r24, 0x01	; 1
     2d8:	16 96       	adiw	r26, 0x06	; 6
     2da:	9c 93       	st	X, r25
     2dc:	8e 93       	st	-X, r24
     2de:	15 97       	sbiw	r26, 0x05	; 5

            if((au16_Packet_sizes[COMM_I2C_CH][aptr_Task[COMM_I2C_CH]->u8_BCMPacketCounter])==(aptr_Task[COMM_I2C_CH]->u16_BCMByteCoounter))
     2e0:	a4 81       	ldd	r26, Z+4	; 0x04
     2e2:	b5 81       	ldd	r27, Z+5	; 0x05
     2e4:	14 96       	adiw	r26, 0x04	; 4
     2e6:	8c 91       	ld	r24, X
     2e8:	14 97       	sbiw	r26, 0x04	; 4
     2ea:	e8 2f       	mov	r30, r24
     2ec:	f0 e0       	ldi	r31, 0x00	; 0
     2ee:	38 96       	adiw	r30, 0x08	; 8
     2f0:	ee 0f       	add	r30, r30
     2f2:	ff 1f       	adc	r31, r31
     2f4:	e0 5a       	subi	r30, 0xA0	; 160
     2f6:	ff 4f       	sbci	r31, 0xFF	; 255
     2f8:	40 81       	ld	r20, Z
     2fa:	51 81       	ldd	r21, Z+1	; 0x01
     2fc:	15 96       	adiw	r26, 0x05	; 5
     2fe:	2d 91       	ld	r18, X+
     300:	3c 91       	ld	r19, X
     302:	16 97       	sbiw	r26, 0x06	; 6
     304:	42 17       	cp	r20, r18
     306:	53 07       	cpc	r21, r19
     308:	09 f0       	breq	.+2      	; 0x30c <BCM_I2C_RXCBF+0x7a>
     30a:	57 c0       	rjmp	.+174    	; 0x3ba <BCM_I2C_RXCBF+0x128>
            {
                (aptr_Task[COMM_I2C_CH]->u8_BCMPacketCounter)++;
     30c:	8f 5f       	subi	r24, 0xFF	; 255
     30e:	14 96       	adiw	r26, 0x04	; 4
     310:	8c 93       	st	X, r24
                (aptr_Task[COMM_I2C_CH]->u16_BCMByteCoounter)=ZERO;
     312:	e6 eb       	ldi	r30, 0xB6	; 182
     314:	f0 e0       	ldi	r31, 0x00	; 0
     316:	a4 81       	ldd	r26, Z+4	; 0x04
     318:	b5 81       	ldd	r27, Z+5	; 0x05
     31a:	16 96       	adiw	r26, 0x06	; 6
     31c:	1c 92       	st	X, r1
     31e:	1e 92       	st	-X, r1
     320:	15 97       	sbiw	r26, 0x05	; 5
                u8_FrameCounter=(aptr_Task[COMM_I2C_CH]->u8_BCMPacketCounter);
     322:	04 80       	ldd	r0, Z+4	; 0x04
     324:	f5 81       	ldd	r31, Z+5	; 0x05
     326:	e0 2d       	mov	r30, r0
     328:	84 81       	ldd	r24, Z+4	; 0x04
                if(PACKET_SIZE==u8_FrameCounter)
     32a:	84 30       	cpi	r24, 0x04	; 4
     32c:	19 f4       	brne	.+6      	; 0x334 <BCM_I2C_RXCBF+0xa2>
                {
                    aptr_Task[COMM_I2C_CH]->u8_BCMState=BCM_RXSTATE_CS;
     32e:	82 e0       	ldi	r24, 0x02	; 2
     330:	83 83       	std	Z+3, r24	; 0x03
     332:	08 95       	ret
                }
                else if(DATA_INDEX==u8_FrameCounter)
     334:	82 30       	cpi	r24, 0x02	; 2
     336:	09 f0       	breq	.+2      	; 0x33a <BCM_I2C_RXCBF+0xa8>
     338:	40 c0       	rjmp	.+128    	; 0x3ba <BCM_I2C_RXCBF+0x128>
                {
                    if(au16_Packet_sizes[COMM_I2C_CH][DATA_INDEX]>aptr_Task[COMM_I2C_CH]->u16_BCMSize)
     33a:	80 91 74 00 	lds	r24, 0x0074	; 0x800074 <__DATA_REGION_ORIGIN__+0x14>
     33e:	90 91 75 00 	lds	r25, 0x0075	; 0x800075 <__DATA_REGION_ORIGIN__+0x15>
     342:	27 81       	ldd	r18, Z+7	; 0x07
     344:	30 85       	ldd	r19, Z+8	; 0x08
     346:	28 17       	cp	r18, r24
     348:	39 07       	cpc	r19, r25
     34a:	18 f4       	brcc	.+6      	; 0x352 <BCM_I2C_RXCBF+0xc0>
                    {
                        aptr_Task[COMM_I2C_CH]->u8_BCMState=BCM_RXSTATE_ERROR;
     34c:	83 e0       	ldi	r24, 0x03	; 3
     34e:	83 83       	std	Z+3, r24	; 0x03
     350:	08 95       	ret

                    }
                    else
                    {
                        aptr_Task[COMM_I2C_CH]->u16_BCMSize=au16_Packet_sizes[COMM_I2C_CH][DATA_INDEX];
     352:	90 87       	std	Z+8, r25	; 0x08
     354:	87 83       	std	Z+7, r24	; 0x07
     356:	08 95       	ret
                //DO NOTHING
            }
            break;
        case BCM_RXSTATE_ERROR:

            (aptr_Task[COMM_I2C_CH]->u16_BCMByteCoounter)++;
     358:	85 81       	ldd	r24, Z+5	; 0x05
     35a:	96 81       	ldd	r25, Z+6	; 0x06
     35c:	01 96       	adiw	r24, 0x01	; 1
     35e:	96 83       	std	Z+6, r25	; 0x06
     360:	85 83       	std	Z+5, r24	; 0x05

            if((au16_Packet_sizes[COMM_I2C_CH][aptr_Task[COMM_I2C_CH]->u8_BCMPacketCounter])==(aptr_Task[COMM_I2C_CH]->u16_BCMByteCoounter))
     362:	a0 91 ba 00 	lds	r26, 0x00BA	; 0x8000ba <__data_end+0x4>
     366:	b0 91 bb 00 	lds	r27, 0x00BB	; 0x8000bb <__data_end+0x5>
     36a:	14 96       	adiw	r26, 0x04	; 4
     36c:	8c 91       	ld	r24, X
     36e:	14 97       	sbiw	r26, 0x04	; 4
     370:	e8 2f       	mov	r30, r24
     372:	f0 e0       	ldi	r31, 0x00	; 0
     374:	38 96       	adiw	r30, 0x08	; 8
     376:	ee 0f       	add	r30, r30
     378:	ff 1f       	adc	r31, r31
     37a:	e0 5a       	subi	r30, 0xA0	; 160
     37c:	ff 4f       	sbci	r31, 0xFF	; 255
     37e:	40 81       	ld	r20, Z
     380:	51 81       	ldd	r21, Z+1	; 0x01
     382:	15 96       	adiw	r26, 0x05	; 5
     384:	2d 91       	ld	r18, X+
     386:	3c 91       	ld	r19, X
     388:	16 97       	sbiw	r26, 0x06	; 6
     38a:	42 17       	cp	r20, r18
     38c:	53 07       	cpc	r21, r19
     38e:	a9 f4       	brne	.+42     	; 0x3ba <BCM_I2C_RXCBF+0x128>
            {
                (aptr_Task[COMM_I2C_CH]->u8_BCMPacketCounter)++;
     390:	8f 5f       	subi	r24, 0xFF	; 255
     392:	14 96       	adiw	r26, 0x04	; 4
     394:	8c 93       	st	X, r24
                (aptr_Task[COMM_I2C_CH]->u16_BCMByteCoounter)=ZERO;
     396:	e6 eb       	ldi	r30, 0xB6	; 182
     398:	f0 e0       	ldi	r31, 0x00	; 0
     39a:	a4 81       	ldd	r26, Z+4	; 0x04
     39c:	b5 81       	ldd	r27, Z+5	; 0x05
     39e:	16 96       	adiw	r26, 0x06	; 6
     3a0:	1c 92       	st	X, r1
     3a2:	1e 92       	st	-X, r1
     3a4:	15 97       	sbiw	r26, 0x05	; 5
                u8_FrameCounter=(aptr_Task[COMM_I2C_CH]->u8_BCMPacketCounter);
     3a6:	04 80       	ldd	r0, Z+4	; 0x04
     3a8:	f5 81       	ldd	r31, Z+5	; 0x05
     3aa:	e0 2d       	mov	r30, r0
     3ac:	84 81       	ldd	r24, Z+4	; 0x04
                if(PACKET_SIZE==u8_FrameCounter)
     3ae:	84 30       	cpi	r24, 0x04	; 4
     3b0:	21 f4       	brne	.+8      	; 0x3ba <BCM_I2C_RXCBF+0x128>
                {
                    aptr_Task[COMM_I2C_CH]->u8_BCMMode=BCM_MODE_IDEAL;
     3b2:	82 e0       	ldi	r24, 0x02	; 2
     3b4:	81 83       	std	Z+1, r24	; 0x01
                    au8_InitPacketFlag[COMM_I2C_CH]=NOT_INIT;
     3b6:	10 92 be 00 	sts	0x00BE, r1	; 0x8000be <au8_InitPacketFlag+0x2>
     3ba:	08 95       	ret

000003bc <BCM_InitPacket>:
    return u8_ErrorState;
}
static ERROR_STATE_t BCM_InitPacket(uint8_t COMM_ID,uint8_t COMM_Mode)
{
    ERROR_STATE_t u8_ErrorState = ERROR_OK;
    if(COMM_ID>=COMM_NUMBERS)
     3bc:	83 30       	cpi	r24, 0x03	; 3
     3be:	08 f0       	brcs	.+2      	; 0x3c2 <BCM_InitPacket+0x6>
     3c0:	55 c0       	rjmp	.+170    	; 0x46c <__EEPROM_REGION_LENGTH__+0x6c>
    {
        u8_ErrorState = ERROR_NOK;
    }
    else
    {
        switch(COMM_Mode)
     3c2:	66 23       	and	r22, r22
     3c4:	21 f1       	breq	.+72     	; 0x40e <__EEPROM_REGION_LENGTH__+0xe>
     3c6:	61 30       	cpi	r22, 0x01	; 1
     3c8:	91 f5       	brne	.+100    	; 0x42e <__EEPROM_REGION_LENGTH__+0x2e>
        {
            case BCM_MODE_TX:
                aptr_Packet[COMM_ID][SIZE_INDEX]=(ptr_uint8_t)&(aptr_Task[COMM_ID]->u16_BCMSize);
     3ca:	28 2f       	mov	r18, r24
     3cc:	30 e0       	ldi	r19, 0x00	; 0
     3ce:	f9 01       	movw	r30, r18
     3d0:	ee 0f       	add	r30, r30
     3d2:	ff 1f       	adc	r31, r31
     3d4:	ea 54       	subi	r30, 0x4A	; 74
     3d6:	ff 4f       	sbci	r31, 0xFF	; 255
     3d8:	01 90       	ld	r0, Z+
     3da:	f0 81       	ld	r31, Z
     3dc:	e0 2d       	mov	r30, r0
     3de:	af 01       	movw	r20, r30
     3e0:	49 5f       	subi	r20, 0xF9	; 249
     3e2:	5f 4f       	sbci	r21, 0xFF	; 255
     3e4:	22 0f       	add	r18, r18
     3e6:	33 1f       	adc	r19, r19
     3e8:	22 0f       	add	r18, r18
     3ea:	33 1f       	adc	r19, r19
     3ec:	22 0f       	add	r18, r18
     3ee:	33 1f       	adc	r19, r19
     3f0:	d9 01       	movw	r26, r18
     3f2:	a1 54       	subi	r26, 0x41	; 65
     3f4:	bf 4f       	sbci	r27, 0xFF	; 255
     3f6:	13 96       	adiw	r26, 0x03	; 3
     3f8:	5c 93       	st	X, r21
     3fa:	4e 93       	st	-X, r20
     3fc:	12 97       	sbiw	r26, 0x02	; 2
                au16_Packet_sizes[COMM_ID][DATA_INDEX]=aptr_Task[COMM_ID]->u16_BCMSize;
     3fe:	47 81       	ldd	r20, Z+7	; 0x07
     400:	50 85       	ldd	r21, Z+8	; 0x08
     402:	f9 01       	movw	r30, r18
     404:	e0 5a       	subi	r30, 0xA0	; 160
     406:	ff 4f       	sbci	r31, 0xFF	; 255
     408:	55 83       	std	Z+5, r21	; 0x05
     40a:	44 83       	std	Z+4, r20	; 0x04
                break;
     40c:	10 c0       	rjmp	.+32     	; 0x42e <__EEPROM_REGION_LENGTH__+0x2e>
            case BCM_MODE_RX:
                aptr_Packet[COMM_ID][SIZE_INDEX]=(ptr_uint8_t)&(au16_Packet_sizes[COMM_ID][DATA_INDEX]);
     40e:	28 2f       	mov	r18, r24
     410:	30 e0       	ldi	r19, 0x00	; 0
     412:	22 0f       	add	r18, r18
     414:	33 1f       	adc	r19, r19
     416:	22 0f       	add	r18, r18
     418:	33 1f       	adc	r19, r19
     41a:	22 0f       	add	r18, r18
     41c:	33 1f       	adc	r19, r19
     41e:	a9 01       	movw	r20, r18
     420:	4c 59       	subi	r20, 0x9C	; 156
     422:	5f 4f       	sbci	r21, 0xFF	; 255
     424:	f9 01       	movw	r30, r18
     426:	e1 54       	subi	r30, 0x41	; 65
     428:	ff 4f       	sbci	r31, 0xFF	; 255
     42a:	53 83       	std	Z+3, r21	; 0x03
     42c:	42 83       	std	Z+2, r20	; 0x02
                break;
            default:
                break;

        }
        aptr_Packet[COMM_ID][CMD_INDEX]=&aptr_Task[COMM_ID]->u8_BCMID;
     42e:	e8 2f       	mov	r30, r24
     430:	f0 e0       	ldi	r31, 0x00	; 0
     432:	df 01       	movw	r26, r30
     434:	aa 0f       	add	r26, r26
     436:	bb 1f       	adc	r27, r27
     438:	aa 54       	subi	r26, 0x4A	; 74
     43a:	bf 4f       	sbci	r27, 0xFF	; 255
     43c:	0d 90       	ld	r0, X+
     43e:	bc 91       	ld	r27, X
     440:	a0 2d       	mov	r26, r0
     442:	ee 0f       	add	r30, r30
     444:	ff 1f       	adc	r31, r31
     446:	ee 0f       	add	r30, r30
     448:	ff 1f       	adc	r31, r31
     44a:	ee 0f       	add	r30, r30
     44c:	ff 1f       	adc	r31, r31
     44e:	e1 54       	subi	r30, 0x41	; 65
     450:	ff 4f       	sbci	r31, 0xFF	; 255
     452:	b1 83       	std	Z+1, r27	; 0x01
     454:	a0 83       	st	Z, r26
        aptr_Packet[COMM_ID][DATA_INDEX]=aptr_Task[COMM_ID]->ptr_BCMBuffer;
     456:	19 96       	adiw	r26, 0x09	; 9
     458:	8d 91       	ld	r24, X+
     45a:	9c 91       	ld	r25, X
     45c:	1a 97       	sbiw	r26, 0x0a	; 10
     45e:	95 83       	std	Z+5, r25	; 0x05
     460:	84 83       	std	Z+4, r24	; 0x04
        aptr_Packet[COMM_ID][CS_INDEX]=&(aptr_Task[COMM_ID]->u8_BCMCS);
     462:	12 96       	adiw	r26, 0x02	; 2
     464:	b7 83       	std	Z+7, r27	; 0x07
     466:	a6 83       	std	Z+6, r26	; 0x06
    /*Return state */
    return u8_ErrorState;
}
static ERROR_STATE_t BCM_InitPacket(uint8_t COMM_ID,uint8_t COMM_Mode)
{
    ERROR_STATE_t u8_ErrorState = ERROR_OK;
     468:	80 e0       	ldi	r24, 0x00	; 0
     46a:	08 95       	ret
    if(COMM_ID>=COMM_NUMBERS)
    {
        u8_ErrorState = ERROR_NOK;
     46c:	81 e0       	ldi	r24, 0x01	; 1
        aptr_Packet[COMM_ID][DATA_INDEX]=aptr_Task[COMM_ID]->ptr_BCMBuffer;
        aptr_Packet[COMM_ID][CS_INDEX]=&(aptr_Task[COMM_ID]->u8_BCMCS);

    }
    return u8_ErrorState;
}
     46e:	08 95       	ret

00000470 <BCM_Init>:
            break;
    }
}

static ERROR_STATE_t BCM_Init(void)
{
     470:	0f 93       	push	r16
     472:	1f 93       	push	r17
     474:	cf 93       	push	r28
    ERROR_STATE_t u8_ErrorState = ERROR_OK;
    /*Check if the BCM had been init before*/
    if(NOT_INIT==IsInit)
     476:	80 91 d7 00 	lds	r24, 0x00D7	; 0x8000d7 <IsInit>
     47a:	88 23       	and	r24, r24
     47c:	f1 f0       	breq	.+60     	; 0x4ba <BCM_Init+0x4a>
        /*set the init flag*/
        IsInit=INIT;
    }
    else
    {
        u8_ErrorState=ERROR_NOK;
     47e:	81 e0       	ldi	r24, 0x01	; 1
     480:	41 c0       	rjmp	.+130    	; 0x504 <BCM_Init+0x94>
        uint8_t InitCounter;
        /*This for loop to init all the used comm channel */
        for(InitCounter=ZERO;InitCounter<COMM_NUMBERS;InitCounter++)
        {
            /*Check if the the channel is enabled*/
            if(ENABLE==au8_BCM_UsedCH[InitCounter])
     482:	0c 2f       	mov	r16, r28
     484:	10 e0       	ldi	r17, 0x00	; 0
     486:	f8 01       	movw	r30, r16
     488:	e0 56       	subi	r30, 0x60	; 96
     48a:	ff 4f       	sbci	r31, 0xFF	; 255
     48c:	80 81       	ld	r24, Z
     48e:	81 30       	cpi	r24, 0x01	; 1
     490:	91 f4       	brne	.+36     	; 0x4b6 <BCM_Init+0x46>
            {
                /*Init the comm channel */
                while(ERROR_OK!=COMMProxy_Init(InitCounter));
     492:	8c 2f       	mov	r24, r28
     494:	0e 94 e1 04 	call	0x9c2	; 0x9c2 <COMMProxy_Init>
     498:	81 11       	cpse	r24, r1
     49a:	fb cf       	rjmp	.-10     	; 0x492 <BCM_Init+0x22>
                if(NULL_PTR==aptr_Task[InitCounter])
     49c:	f8 01       	movw	r30, r16
     49e:	ee 0f       	add	r30, r30
     4a0:	ff 1f       	adc	r31, r31
     4a2:	ea 54       	subi	r30, 0x4A	; 74
     4a4:	ff 4f       	sbci	r31, 0xFF	; 255
     4a6:	80 81       	ld	r24, Z
     4a8:	91 81       	ldd	r25, Z+1	; 0x01
     4aa:	89 2b       	or	r24, r25
     4ac:	21 f4       	brne	.+8      	; 0x4b6 <BCM_Init+0x46>
                {
                    /*Assign the address of the task structure to the pointer*/
                    /*IF YES MAKE IT POINT TO THE TASK*/
                    BCM_Get(InitCounter,&aptr_Task[InitCounter]);
     4ae:	bf 01       	movw	r22, r30
     4b0:	8c 2f       	mov	r24, r28
     4b2:	0e 94 4b 04 	call	0x896	; 0x896 <BCM_Get>
    /*Check if the BCM had been init before*/
    if(NOT_INIT==IsInit)
    {
        uint8_t InitCounter;
        /*This for loop to init all the used comm channel */
        for(InitCounter=ZERO;InitCounter<COMM_NUMBERS;InitCounter++)
     4b6:	cf 5f       	subi	r28, 0xFF	; 255
     4b8:	01 c0       	rjmp	.+2      	; 0x4bc <BCM_Init+0x4c>
     4ba:	c0 e0       	ldi	r28, 0x00	; 0
     4bc:	c3 30       	cpi	r28, 0x03	; 3
     4be:	08 f3       	brcs	.-62     	; 0x482 <BCM_Init+0x12>
            {
                //DO NOTHING
            }
        }
        /*set call back functions*/
        COMMProxy_SetTxCallback(COMM_UART_CH,BCM_UART_TXCBF);
     4c0:	67 e4       	ldi	r22, 0x47	; 71
     4c2:	70 e0       	ldi	r23, 0x00	; 0
     4c4:	80 e0       	ldi	r24, 0x00	; 0
     4c6:	0e 94 67 05 	call	0xace	; 0xace <COMMProxy_SetTxCallback>
        COMMProxy_SetTxCallback(COMM_SPI_CH,BCM_SPI_TXCBF);
     4ca:	6e e4       	ldi	r22, 0x4E	; 78
     4cc:	70 e0       	ldi	r23, 0x00	; 0
     4ce:	81 e0       	ldi	r24, 0x01	; 1
     4d0:	0e 94 67 05 	call	0xace	; 0xace <COMMProxy_SetTxCallback>
		COMMProxy_SetTxCallback(COMM_I2C_CH,BCM_I2C_TXCBF);
     4d4:	65 e5       	ldi	r22, 0x55	; 85
     4d6:	70 e0       	ldi	r23, 0x00	; 0
     4d8:	82 e0       	ldi	r24, 0x02	; 2
     4da:	0e 94 67 05 	call	0xace	; 0xace <COMMProxy_SetTxCallback>

        COMMProxy_SetRxCallback(COMM_UART_CH,BCM_UART_RXCBF);
     4de:	6c e5       	ldi	r22, 0x5C	; 92
     4e0:	70 e0       	ldi	r23, 0x00	; 0
     4e2:	80 e0       	ldi	r24, 0x00	; 0
     4e4:	0e 94 7a 05 	call	0xaf4	; 0xaf4 <COMMProxy_SetRxCallback>
        COMMProxy_SetRxCallback(COMM_SPI_CH,BCM_SPI_RXCBF);
     4e8:	61 ed       	ldi	r22, 0xD1	; 209
     4ea:	70 e0       	ldi	r23, 0x00	; 0
     4ec:	81 e0       	ldi	r24, 0x01	; 1
     4ee:	0e 94 7a 05 	call	0xaf4	; 0xaf4 <COMMProxy_SetRxCallback>
		COMMProxy_SetRxCallback(COMM_I2C_CH,BCM_I2C_RXCBF);
     4f2:	69 e4       	ldi	r22, 0x49	; 73
     4f4:	71 e0       	ldi	r23, 0x01	; 1
     4f6:	82 e0       	ldi	r24, 0x02	; 2
     4f8:	0e 94 7a 05 	call	0xaf4	; 0xaf4 <COMMProxy_SetRxCallback>
        /*set the init flag*/
        IsInit=INIT;
     4fc:	81 e0       	ldi	r24, 0x01	; 1
     4fe:	80 93 d7 00 	sts	0x00D7, r24	; 0x8000d7 <IsInit>
    }
}

static ERROR_STATE_t BCM_Init(void)
{
    ERROR_STATE_t u8_ErrorState = ERROR_OK;
     502:	80 e0       	ldi	r24, 0x00	; 0
    {
        u8_ErrorState=ERROR_NOK;
    }
    /*Return state */
    return u8_ErrorState;
}
     504:	cf 91       	pop	r28
     506:	1f 91       	pop	r17
     508:	0f 91       	pop	r16
     50a:	08 95       	ret

0000050c <BCM_TxMainFunction>:
    }
    return u8_ErrorState;
}
/*- APIs IMPLEMENTATION-----------------------------------*/
extern void BCM_TxMainFunction(void)
{
     50c:	cf 92       	push	r12
     50e:	df 92       	push	r13
     510:	ef 92       	push	r14
     512:	ff 92       	push	r15
     514:	0f 93       	push	r16
     516:	1f 93       	push	r17
     518:	cf 93       	push	r28
    uint8_t u8_ChCounter=ZERO;
    if(NOT_INIT==IsInit)
     51a:	80 91 d7 00 	lds	r24, 0x00D7	; 0x8000d7 <IsInit>
     51e:	81 11       	cpse	r24, r1
     520:	02 c0       	rjmp	.+4      	; 0x526 <BCM_TxMainFunction+0x1a>
    {
       BCM_Init();
     522:	0e 94 38 02 	call	0x470	; 0x470 <BCM_Init>
    }
    else
    {
        //DO NOTHING
    }
    if(INIT==IsInit)
     526:	80 91 d7 00 	lds	r24, 0x00D7	; 0x8000d7 <IsInit>
     52a:	81 30       	cpi	r24, 0x01	; 1
     52c:	09 f0       	breq	.+2      	; 0x530 <BCM_TxMainFunction+0x24>
     52e:	9c c0       	rjmp	.+312    	; 0x668 <BCM_TxMainFunction+0x15c>
     530:	97 c0       	rjmp	.+302    	; 0x660 <BCM_TxMainFunction+0x154>
    {
        for(u8_ChCounter=ZERO;u8_ChCounter<COMM_NUMBERS;u8_ChCounter++)
        {
            if(DISABLE==au8_BCM_UsedCH[u8_ChCounter])
     532:	0c 2f       	mov	r16, r28
     534:	10 e0       	ldi	r17, 0x00	; 0
     536:	f8 01       	movw	r30, r16
     538:	e0 56       	subi	r30, 0x60	; 96
     53a:	ff 4f       	sbci	r31, 0xFF	; 255
     53c:	80 81       	ld	r24, Z
     53e:	88 23       	and	r24, r24
     540:	09 f4       	brne	.+2      	; 0x544 <BCM_TxMainFunction+0x38>
     542:	8c c0       	rjmp	.+280    	; 0x65c <BCM_TxMainFunction+0x150>
            {
                continue;
            }
            else
            {
                if(BCM_MODE_TX==aptr_Task[u8_ChCounter]->u8_BCMMode)
     544:	f8 01       	movw	r30, r16
     546:	ee 0f       	add	r30, r30
     548:	ff 1f       	adc	r31, r31
     54a:	ea 54       	subi	r30, 0x4A	; 74
     54c:	ff 4f       	sbci	r31, 0xFF	; 255
     54e:	01 90       	ld	r0, Z+
     550:	f0 81       	ld	r31, Z
     552:	e0 2d       	mov	r30, r0
     554:	81 81       	ldd	r24, Z+1	; 0x01
     556:	81 30       	cpi	r24, 0x01	; 1
     558:	09 f0       	breq	.+2      	; 0x55c <BCM_TxMainFunction+0x50>
     55a:	80 c0       	rjmp	.+256    	; 0x65c <BCM_TxMainFunction+0x150>
                {
                    /*CHECK IF THE POINTER TO TASK IS NULL*/
                    if(NOT_INIT==au8_InitPacketFlag[u8_ChCounter])
     55c:	f8 01       	movw	r30, r16
     55e:	e4 54       	subi	r30, 0x44	; 68
     560:	ff 4f       	sbci	r31, 0xFF	; 255
     562:	80 81       	ld	r24, Z
     564:	81 11       	cpse	r24, r1
     566:	09 c0       	rjmp	.+18     	; 0x57a <BCM_TxMainFunction+0x6e>
                    {
                        /*IF YES MAKE IT POINT TO THE TASK*/
                        au8_InitPacketFlag[u8_ChCounter]=INIT;
     568:	81 e0       	ldi	r24, 0x01	; 1
     56a:	f8 01       	movw	r30, r16
     56c:	e4 54       	subi	r30, 0x44	; 68
     56e:	ff 4f       	sbci	r31, 0xFF	; 255
     570:	80 83       	st	Z, r24
                        BCM_InitPacket(u8_ChCounter,BCM_MODE_TX);
     572:	61 e0       	ldi	r22, 0x01	; 1
     574:	8c 2f       	mov	r24, r28
     576:	0e 94 de 01 	call	0x3bc	; 0x3bc <BCM_InitPacket>
                    }
                    else
                    {
                        //DO NOTHING
                    }
                    switch (aptr_Task[u8_ChCounter]->u8_BCMState)
     57a:	f8 01       	movw	r30, r16
     57c:	ee 0f       	add	r30, r30
     57e:	ff 1f       	adc	r31, r31
     580:	ea 54       	subi	r30, 0x4A	; 74
     582:	ff 4f       	sbci	r31, 0xFF	; 255
     584:	01 90       	ld	r0, Z+
     586:	f0 81       	ld	r31, Z
     588:	e0 2d       	mov	r30, r0
     58a:	83 81       	ldd	r24, Z+3	; 0x03
     58c:	82 30       	cpi	r24, 0x02	; 2
     58e:	09 f0       	breq	.+2      	; 0x592 <BCM_TxMainFunction+0x86>
     590:	65 c0       	rjmp	.+202    	; 0x65c <BCM_TxMainFunction+0x150>
                    {
                        case BCM_TXSTATE_SENDING:
                            //SEND PACKET(COMMAND,SIZE,DATA,SC)
                            aptr_Task[u8_ChCounter]->u8_BCMState=BCM_TXSTATE_PENDING;
     592:	81 e0       	ldi	r24, 0x01	; 1
     594:	83 83       	std	Z+3, r24	; 0x03
							COMMProxy_Send(u8_ChCounter,(aptr_Packet[u8_ChCounter][aptr_Task[u8_ChCounter]->u8_BCMPacketCounter])[aptr_Task[u8_ChCounter]->u16_BCMByteCoounter]);
     596:	c8 01       	movw	r24, r16
     598:	88 0f       	add	r24, r24
     59a:	99 1f       	adc	r25, r25
     59c:	9c 01       	movw	r18, r24
     59e:	2a 54       	subi	r18, 0x4A	; 74
     5a0:	3f 4f       	sbci	r19, 0xFF	; 255
     5a2:	69 01       	movw	r12, r18
     5a4:	f9 01       	movw	r30, r18
     5a6:	a0 81       	ld	r26, Z
     5a8:	b1 81       	ldd	r27, Z+1	; 0x01
     5aa:	14 96       	adiw	r26, 0x04	; 4
     5ac:	8c 91       	ld	r24, X
     5ae:	14 97       	sbiw	r26, 0x04	; 4
     5b0:	78 01       	movw	r14, r16
     5b2:	ee 0c       	add	r14, r14
     5b4:	ff 1c       	adc	r15, r15
     5b6:	ee 0c       	add	r14, r14
     5b8:	ff 1c       	adc	r15, r15
     5ba:	f7 01       	movw	r30, r14
     5bc:	e8 0f       	add	r30, r24
     5be:	f1 1d       	adc	r31, r1
     5c0:	ee 0f       	add	r30, r30
     5c2:	ff 1f       	adc	r31, r31
     5c4:	e1 54       	subi	r30, 0x41	; 65
     5c6:	ff 4f       	sbci	r31, 0xFF	; 255
     5c8:	01 90       	ld	r0, Z+
     5ca:	f0 81       	ld	r31, Z
     5cc:	e0 2d       	mov	r30, r0
     5ce:	15 96       	adiw	r26, 0x05	; 5
     5d0:	8d 91       	ld	r24, X+
     5d2:	9c 91       	ld	r25, X
     5d4:	16 97       	sbiw	r26, 0x06	; 6
     5d6:	e8 0f       	add	r30, r24
     5d8:	f9 1f       	adc	r31, r25
     5da:	60 81       	ld	r22, Z
     5dc:	8c 2f       	mov	r24, r28
     5de:	0e 94 36 05 	call	0xa6c	; 0xa6c <COMMProxy_Send>
                            (aptr_Task[u8_ChCounter]->u16_BCMByteCoounter)++;
     5e2:	d6 01       	movw	r26, r12
     5e4:	ed 91       	ld	r30, X+
     5e6:	fc 91       	ld	r31, X
     5e8:	11 97       	sbiw	r26, 0x01	; 1
     5ea:	85 81       	ldd	r24, Z+5	; 0x05
     5ec:	96 81       	ldd	r25, Z+6	; 0x06
     5ee:	01 96       	adiw	r24, 0x01	; 1
     5f0:	96 83       	std	Z+6, r25	; 0x06
     5f2:	85 83       	std	Z+5, r24	; 0x05
                            if((au16_Packet_sizes[u8_ChCounter][aptr_Task[u8_ChCounter]->u8_BCMPacketCounter])==(aptr_Task[u8_ChCounter]->u16_BCMByteCoounter))
     5f4:	0d 90       	ld	r0, X+
     5f6:	bc 91       	ld	r27, X
     5f8:	a0 2d       	mov	r26, r0
     5fa:	14 96       	adiw	r26, 0x04	; 4
     5fc:	8c 91       	ld	r24, X
     5fe:	14 97       	sbiw	r26, 0x04	; 4
     600:	f7 01       	movw	r30, r14
     602:	e8 0f       	add	r30, r24
     604:	f1 1d       	adc	r31, r1
     606:	ee 0f       	add	r30, r30
     608:	ff 1f       	adc	r31, r31
     60a:	e0 5a       	subi	r30, 0xA0	; 160
     60c:	ff 4f       	sbci	r31, 0xFF	; 255
     60e:	40 81       	ld	r20, Z
     610:	51 81       	ldd	r21, Z+1	; 0x01
     612:	15 96       	adiw	r26, 0x05	; 5
     614:	2d 91       	ld	r18, X+
     616:	3c 91       	ld	r19, X
     618:	16 97       	sbiw	r26, 0x06	; 6
     61a:	42 17       	cp	r20, r18
     61c:	53 07       	cpc	r21, r19
     61e:	f1 f4       	brne	.+60     	; 0x65c <BCM_TxMainFunction+0x150>
                            {
                                (aptr_Task[u8_ChCounter]->u8_BCMPacketCounter)++;
     620:	8f 5f       	subi	r24, 0xFF	; 255
     622:	14 96       	adiw	r26, 0x04	; 4
     624:	8c 93       	st	X, r24
                                (aptr_Task[u8_ChCounter]->u16_BCMByteCoounter)=ZERO;
     626:	f6 01       	movw	r30, r12
     628:	a0 81       	ld	r26, Z
     62a:	b1 81       	ldd	r27, Z+1	; 0x01
     62c:	16 96       	adiw	r26, 0x06	; 6
     62e:	1c 92       	st	X, r1
     630:	1e 92       	st	-X, r1
     632:	15 97       	sbiw	r26, 0x05	; 5
                                if(PACKET_SIZE==(aptr_Task[u8_ChCounter]->u8_BCMPacketCounter))
     634:	01 90       	ld	r0, Z+
     636:	f0 81       	ld	r31, Z
     638:	e0 2d       	mov	r30, r0
     63a:	84 81       	ldd	r24, Z+4	; 0x04
     63c:	84 30       	cpi	r24, 0x04	; 4
     63e:	71 f4       	brne	.+28     	; 0x65c <BCM_TxMainFunction+0x150>
                                {
                                    aptr_Task[u8_ChCounter]->u8_BCMMode=BCM_MODE_IDEAL;
     640:	82 e0       	ldi	r24, 0x02	; 2
     642:	81 83       	std	Z+1, r24	; 0x01
                                    (aptr_Task[u8_ChCounter]->ptr_BCMCallBackFu)();
     644:	f6 01       	movw	r30, r12
     646:	01 90       	ld	r0, Z+
     648:	f0 81       	ld	r31, Z
     64a:	e0 2d       	mov	r30, r0
     64c:	03 84       	ldd	r0, Z+11	; 0x0b
     64e:	f4 85       	ldd	r31, Z+12	; 0x0c
     650:	e0 2d       	mov	r30, r0
     652:	09 95       	icall
                                    au8_InitPacketFlag[u8_ChCounter]=NOT_INIT;
     654:	f8 01       	movw	r30, r16
     656:	e4 54       	subi	r30, 0x44	; 68
     658:	ff 4f       	sbci	r31, 0xFF	; 255
     65a:	10 82       	st	Z, r1
    {
        //DO NOTHING
    }
    if(INIT==IsInit)
    {
        for(u8_ChCounter=ZERO;u8_ChCounter<COMM_NUMBERS;u8_ChCounter++)
     65c:	cf 5f       	subi	r28, 0xFF	; 255
     65e:	01 c0       	rjmp	.+2      	; 0x662 <BCM_TxMainFunction+0x156>
     660:	c0 e0       	ldi	r28, 0x00	; 0
     662:	c3 30       	cpi	r28, 0x03	; 3
     664:	08 f4       	brcc	.+2      	; 0x668 <BCM_TxMainFunction+0x15c>
     666:	65 cf       	rjmp	.-310    	; 0x532 <BCM_TxMainFunction+0x26>
                    //DO NOTHING
                }
            }
        }
    }
}
     668:	cf 91       	pop	r28
     66a:	1f 91       	pop	r17
     66c:	0f 91       	pop	r16
     66e:	ff 90       	pop	r15
     670:	ef 90       	pop	r14
     672:	df 90       	pop	r13
     674:	cf 90       	pop	r12
     676:	08 95       	ret

00000678 <BCM_RxMainFunction>:
extern void BCM_RxMainFunction(void)
{
     678:	1f 93       	push	r17
     67a:	cf 93       	push	r28
     67c:	df 93       	push	r29
    uint8_t u8_ChCounter=ZERO;
    if(NOT_INIT==IsInit)
     67e:	80 91 d7 00 	lds	r24, 0x00D7	; 0x8000d7 <IsInit>
     682:	81 11       	cpse	r24, r1
     684:	02 c0       	rjmp	.+4      	; 0x68a <BCM_RxMainFunction+0x12>
    {
       BCM_Init();
     686:	0e 94 38 02 	call	0x470	; 0x470 <BCM_Init>
    }
    else
    {
        //DO NOTHING
    }
    if(INIT==IsInit)
     68a:	80 91 d7 00 	lds	r24, 0x00D7	; 0x8000d7 <IsInit>
     68e:	81 30       	cpi	r24, 0x01	; 1
     690:	09 f0       	breq	.+2      	; 0x694 <BCM_RxMainFunction+0x1c>
     692:	6b c0       	rjmp	.+214    	; 0x76a <BCM_RxMainFunction+0xf2>
     694:	66 c0       	rjmp	.+204    	; 0x762 <BCM_RxMainFunction+0xea>
    {
        for(u8_ChCounter=ZERO;u8_ChCounter<COMM_NUMBERS;u8_ChCounter++)
        {
            if(DISABLE==au8_BCM_UsedCH[u8_ChCounter])
     696:	c1 2f       	mov	r28, r17
     698:	d0 e0       	ldi	r29, 0x00	; 0
     69a:	fe 01       	movw	r30, r28
     69c:	e0 56       	subi	r30, 0x60	; 96
     69e:	ff 4f       	sbci	r31, 0xFF	; 255
     6a0:	80 81       	ld	r24, Z
     6a2:	88 23       	and	r24, r24
     6a4:	09 f4       	brne	.+2      	; 0x6a8 <BCM_RxMainFunction+0x30>
     6a6:	5b c0       	rjmp	.+182    	; 0x75e <BCM_RxMainFunction+0xe6>
            {
                continue;
            }
            else
            {
                if(BCM_MODE_RX==aptr_Task[u8_ChCounter]->u8_BCMMode)
     6a8:	fe 01       	movw	r30, r28
     6aa:	ee 0f       	add	r30, r30
     6ac:	ff 1f       	adc	r31, r31
     6ae:	ea 54       	subi	r30, 0x4A	; 74
     6b0:	ff 4f       	sbci	r31, 0xFF	; 255
     6b2:	01 90       	ld	r0, Z+
     6b4:	f0 81       	ld	r31, Z
     6b6:	e0 2d       	mov	r30, r0
     6b8:	81 81       	ldd	r24, Z+1	; 0x01
     6ba:	81 11       	cpse	r24, r1
     6bc:	50 c0       	rjmp	.+160    	; 0x75e <BCM_RxMainFunction+0xe6>
                {
                    /*CHECK IF THE POINTER TO TASK IS NULL*/
                    if(NOT_INIT==au8_InitPacketFlag[u8_ChCounter])
     6be:	fe 01       	movw	r30, r28
     6c0:	e4 54       	subi	r30, 0x44	; 68
     6c2:	ff 4f       	sbci	r31, 0xFF	; 255
     6c4:	80 81       	ld	r24, Z
     6c6:	81 11       	cpse	r24, r1
     6c8:	09 c0       	rjmp	.+18     	; 0x6dc <BCM_RxMainFunction+0x64>
                    {
                        /*IF YES MAKE IT POINT TO THE TASK*/
                        au8_InitPacketFlag[u8_ChCounter]=INIT;
     6ca:	81 e0       	ldi	r24, 0x01	; 1
     6cc:	fe 01       	movw	r30, r28
     6ce:	e4 54       	subi	r30, 0x44	; 68
     6d0:	ff 4f       	sbci	r31, 0xFF	; 255
     6d2:	80 83       	st	Z, r24
                        BCM_InitPacket(u8_ChCounter,BCM_MODE_RX);
     6d4:	60 e0       	ldi	r22, 0x00	; 0
     6d6:	81 2f       	mov	r24, r17
     6d8:	0e 94 de 01 	call	0x3bc	; 0x3bc <BCM_InitPacket>
                    }
                    else
                    {
                        //DO NOTHING
                    }
                    switch (aptr_Task[u8_ChCounter]->u8_BCMState)
     6dc:	fe 01       	movw	r30, r28
     6de:	ee 0f       	add	r30, r30
     6e0:	ff 1f       	adc	r31, r31
     6e2:	ea 54       	subi	r30, 0x4A	; 74
     6e4:	ff 4f       	sbci	r31, 0xFF	; 255
     6e6:	01 90       	ld	r0, Z+
     6e8:	f0 81       	ld	r31, Z
     6ea:	e0 2d       	mov	r30, r0
     6ec:	83 81       	ldd	r24, Z+3	; 0x03
     6ee:	82 30       	cpi	r24, 0x02	; 2
     6f0:	b1 f5       	brne	.+108    	; 0x75e <BCM_RxMainFunction+0xe6>
                        case BCM_RXSTATE_RECEIVING:
                            /*Waiting*/
                            break;
                        case BCM_RXSTATE_CS:
                            /*Checking Sum*/
                            gu8_CSTemp=ZERO;
     6f2:	10 92 d8 00 	sts	0x00D8, r1	; 0x8000d8 <gu8_CSTemp>
                            aptr_Task[u8_ChCounter]->u8_BCMMode=BCM_MODE_IDEAL;
     6f6:	81 83       	std	Z+1, r24	; 0x01
                            au8_InitPacketFlag[u8_ChCounter]=NOT_INIT;
     6f8:	fe 01       	movw	r30, r28
     6fa:	e4 54       	subi	r30, 0x44	; 68
     6fc:	ff 4f       	sbci	r31, 0xFF	; 255
     6fe:	10 82       	st	Z, r1
                            for(gu16_CSCounter=ZERO;gu16_CSCounter<aptr_Task[u8_ChCounter]->u16_BCMSize;gu16_CSCounter++)
     700:	10 92 da 00 	sts	0x00DA, r1	; 0x8000da <gu16_CSCounter+0x1>
     704:	10 92 d9 00 	sts	0x00D9, r1	; 0x8000d9 <gu16_CSCounter>
     708:	10 c0       	rjmp	.+32     	; 0x72a <BCM_RxMainFunction+0xb2>
                            {
                                gu8_CSTemp += (aptr_Task[u8_ChCounter]->ptr_BCMBuffer)[gu16_CSCounter];
     70a:	01 84       	ldd	r0, Z+9	; 0x09
     70c:	f2 85       	ldd	r31, Z+10	; 0x0a
     70e:	e0 2d       	mov	r30, r0
     710:	e8 0f       	add	r30, r24
     712:	f9 1f       	adc	r31, r25
     714:	20 81       	ld	r18, Z
     716:	30 91 d8 00 	lds	r19, 0x00D8	; 0x8000d8 <gu8_CSTemp>
     71a:	23 0f       	add	r18, r19
     71c:	20 93 d8 00 	sts	0x00D8, r18	; 0x8000d8 <gu8_CSTemp>
                        case BCM_RXSTATE_CS:
                            /*Checking Sum*/
                            gu8_CSTemp=ZERO;
                            aptr_Task[u8_ChCounter]->u8_BCMMode=BCM_MODE_IDEAL;
                            au8_InitPacketFlag[u8_ChCounter]=NOT_INIT;
                            for(gu16_CSCounter=ZERO;gu16_CSCounter<aptr_Task[u8_ChCounter]->u16_BCMSize;gu16_CSCounter++)
     720:	01 96       	adiw	r24, 0x01	; 1
     722:	90 93 da 00 	sts	0x00DA, r25	; 0x8000da <gu16_CSCounter+0x1>
     726:	80 93 d9 00 	sts	0x00D9, r24	; 0x8000d9 <gu16_CSCounter>
     72a:	fe 01       	movw	r30, r28
     72c:	ee 0f       	add	r30, r30
     72e:	ff 1f       	adc	r31, r31
     730:	ea 54       	subi	r30, 0x4A	; 74
     732:	ff 4f       	sbci	r31, 0xFF	; 255
     734:	01 90       	ld	r0, Z+
     736:	f0 81       	ld	r31, Z
     738:	e0 2d       	mov	r30, r0
     73a:	27 81       	ldd	r18, Z+7	; 0x07
     73c:	30 85       	ldd	r19, Z+8	; 0x08
     73e:	80 91 d9 00 	lds	r24, 0x00D9	; 0x8000d9 <gu16_CSCounter>
     742:	90 91 da 00 	lds	r25, 0x00DA	; 0x8000da <gu16_CSCounter+0x1>
     746:	82 17       	cp	r24, r18
     748:	93 07       	cpc	r25, r19
     74a:	f8 f2       	brcs	.-66     	; 0x70a <BCM_RxMainFunction+0x92>
                            {
                                gu8_CSTemp += (aptr_Task[u8_ChCounter]->ptr_BCMBuffer)[gu16_CSCounter];
                            }

                            if((aptr_Task[u8_ChCounter]->u8_BCMCS)==gu8_CSTemp)
     74c:	92 81       	ldd	r25, Z+2	; 0x02
     74e:	80 91 d8 00 	lds	r24, 0x00D8	; 0x8000d8 <gu8_CSTemp>
     752:	98 13       	cpse	r25, r24
     754:	04 c0       	rjmp	.+8      	; 0x75e <BCM_RxMainFunction+0xe6>
                            {
                                (aptr_Task[u8_ChCounter]->ptr_BCMCallBackFu)();
     756:	03 84       	ldd	r0, Z+11	; 0x0b
     758:	f4 85       	ldd	r31, Z+12	; 0x0c
     75a:	e0 2d       	mov	r30, r0
     75c:	09 95       	icall
    {
        //DO NOTHING
    }
    if(INIT==IsInit)
    {
        for(u8_ChCounter=ZERO;u8_ChCounter<COMM_NUMBERS;u8_ChCounter++)
     75e:	1f 5f       	subi	r17, 0xFF	; 255
     760:	01 c0       	rjmp	.+2      	; 0x764 <BCM_RxMainFunction+0xec>
     762:	10 e0       	ldi	r17, 0x00	; 0
     764:	13 30       	cpi	r17, 0x03	; 3
     766:	08 f4       	brcc	.+2      	; 0x76a <BCM_RxMainFunction+0xf2>
     768:	96 cf       	rjmp	.-212    	; 0x696 <BCM_RxMainFunction+0x1e>
                    //DO NOTHING
                }
            }
        }
    }
}
     76a:	df 91       	pop	r29
     76c:	cf 91       	pop	r28
     76e:	1f 91       	pop	r17
     770:	08 95       	ret

00000772 <BCM_Send>:
/*- APIs IMPLEMENTATION-----------------------------------*/
/**
* @brief: This function sets the data to be sent.
*/
extern ERROR_STATE_t BCM_Send(uint8_t CH_ID, uint16_t Size,ptr_uint8_t DataArr,Ptr_VoidFuncVoid_t TX_CBF)
{
     772:	da 01       	movw	r26, r20
    ERROR_STATE_t u8_ErrorState =ERROR_OK;
    uint16_t u16_BCM_CSCounter=ZERO;
	if(CH_ID>=COMM_NUMBERS)
     774:	83 30       	cpi	r24, 0x03	; 3
     776:	08 f0       	brcs	.+2      	; 0x77a <BCM_Send+0x8>
     778:	4a c0       	rjmp	.+148    	; 0x80e <__DATA_REGION_LENGTH__+0xe>
	{
		u8_ErrorState =ERROR_NOK;
	}
    else if(BCM_MODE_IDEAL!=gastr_BCM_Task[CH_ID].u8_BCMMode)
     77a:	90 e0       	ldi	r25, 0x00	; 0
     77c:	4d e0       	ldi	r20, 0x0D	; 13
     77e:	48 9f       	mul	r20, r24
     780:	f0 01       	movw	r30, r0
     782:	49 9f       	mul	r20, r25
     784:	f0 0d       	add	r31, r0
     786:	11 24       	eor	r1, r1
     788:	e8 58       	subi	r30, 0x88	; 136
     78a:	ff 4f       	sbci	r31, 0xFF	; 255
     78c:	41 81       	ldd	r20, Z+1	; 0x01
     78e:	42 30       	cpi	r20, 0x02	; 2
     790:	09 f0       	breq	.+2      	; 0x794 <BCM_Send+0x22>
     792:	3f c0       	rjmp	.+126    	; 0x812 <__DATA_REGION_LENGTH__+0x12>
    {
        u8_ErrorState =ERROR_NOK;
    }
    else if((Size>BCM_MAX_DATA_SIZE)||(Size<BCM_MIN_DATA_SIZE))
     794:	ab 01       	movw	r20, r22
     796:	41 50       	subi	r20, 0x01	; 1
     798:	51 09       	sbc	r21, r1
     79a:	48 3e       	cpi	r20, 0xE8	; 232
     79c:	53 40       	sbci	r21, 0x03	; 3
     79e:	d8 f5       	brcc	.+118    	; 0x816 <__DATA_REGION_LENGTH__+0x16>
	{
		u8_ErrorState =ERROR_NOK;
	}
    else if((NULL_PTR==DataArr)||(NULL_PTR==TX_CBF))
     7a0:	10 97       	sbiw	r26, 0x00	; 0
     7a2:	d9 f1       	breq	.+118    	; 0x81a <__DATA_REGION_LENGTH__+0x1a>
     7a4:	21 15       	cp	r18, r1
     7a6:	31 05       	cpc	r19, r1
     7a8:	d1 f1       	breq	.+116    	; 0x81e <__DATA_REGION_LENGTH__+0x1e>
	{
		u8_ErrorState =ERROR_NOK;
	}
	else
	{
	    gastr_BCM_Task[CH_ID].u8_BCMID=u8_BCM_ID;
     7aa:	4d e0       	ldi	r20, 0x0D	; 13
     7ac:	48 9f       	mul	r20, r24
     7ae:	f0 01       	movw	r30, r0
     7b0:	49 9f       	mul	r20, r25
     7b2:	f0 0d       	add	r31, r0
     7b4:	11 24       	eor	r1, r1
     7b6:	e8 58       	subi	r30, 0x88	; 136
     7b8:	ff 4f       	sbci	r31, 0xFF	; 255
     7ba:	40 91 9f 00 	lds	r20, 0x009F	; 0x80009f <u8_BCM_ID>
     7be:	40 83       	st	Z, r20
		gastr_BCM_Task[CH_ID].u8_BCMMode=BCM_MODE_TX;
     7c0:	41 e0       	ldi	r20, 0x01	; 1
     7c2:	41 83       	std	Z+1, r20	; 0x01
		gastr_BCM_Task[CH_ID].u8_BCMCS=ZERO;
     7c4:	12 82       	std	Z+2, r1	; 0x02
		gastr_BCM_Task[CH_ID].u8_BCMState=BCM_TXSTATE_SENDING;
     7c6:	42 e0       	ldi	r20, 0x02	; 2
     7c8:	43 83       	std	Z+3, r20	; 0x03
		gastr_BCM_Task[CH_ID].u8_BCMPacketCounter=ZERO;
     7ca:	14 82       	std	Z+4, r1	; 0x04
		gastr_BCM_Task[CH_ID].u16_BCMByteCoounter=ZERO;
     7cc:	16 82       	std	Z+6, r1	; 0x06
     7ce:	15 82       	std	Z+5, r1	; 0x05
		gastr_BCM_Task[CH_ID].u16_BCMSize=Size;
     7d0:	70 87       	std	Z+8, r23	; 0x08
     7d2:	67 83       	std	Z+7, r22	; 0x07
		gastr_BCM_Task[CH_ID].ptr_BCMBuffer=DataArr;
     7d4:	b2 87       	std	Z+10, r27	; 0x0a
     7d6:	a1 87       	std	Z+9, r26	; 0x09
		gastr_BCM_Task[CH_ID].ptr_BCMCallBackFu=TX_CBF;
     7d8:	34 87       	std	Z+12, r19	; 0x0c
     7da:	23 87       	std	Z+11, r18	; 0x0b
		for(u16_BCM_CSCounter=ZERO;u16_BCM_CSCounter<Size;u16_BCM_CSCounter++)
     7dc:	20 e0       	ldi	r18, 0x00	; 0
     7de:	30 e0       	ldi	r19, 0x00	; 0
     7e0:	11 c0       	rjmp	.+34     	; 0x804 <__DATA_REGION_LENGTH__+0x4>
		{
			gastr_BCM_Task[CH_ID].u8_BCMCS+=DataArr[u16_BCM_CSCounter];
     7e2:	fd 01       	movw	r30, r26
     7e4:	e2 0f       	add	r30, r18
     7e6:	f3 1f       	adc	r31, r19
     7e8:	50 81       	ld	r21, Z
     7ea:	4d e0       	ldi	r20, 0x0D	; 13
     7ec:	48 9f       	mul	r20, r24
     7ee:	f0 01       	movw	r30, r0
     7f0:	49 9f       	mul	r20, r25
     7f2:	f0 0d       	add	r31, r0
     7f4:	11 24       	eor	r1, r1
     7f6:	e8 58       	subi	r30, 0x88	; 136
     7f8:	ff 4f       	sbci	r31, 0xFF	; 255
     7fa:	42 81       	ldd	r20, Z+2	; 0x02
     7fc:	54 0f       	add	r21, r20
     7fe:	52 83       	std	Z+2, r21	; 0x02
		gastr_BCM_Task[CH_ID].u8_BCMPacketCounter=ZERO;
		gastr_BCM_Task[CH_ID].u16_BCMByteCoounter=ZERO;
		gastr_BCM_Task[CH_ID].u16_BCMSize=Size;
		gastr_BCM_Task[CH_ID].ptr_BCMBuffer=DataArr;
		gastr_BCM_Task[CH_ID].ptr_BCMCallBackFu=TX_CBF;
		for(u16_BCM_CSCounter=ZERO;u16_BCM_CSCounter<Size;u16_BCM_CSCounter++)
     800:	2f 5f       	subi	r18, 0xFF	; 255
     802:	3f 4f       	sbci	r19, 0xFF	; 255
     804:	26 17       	cp	r18, r22
     806:	37 07       	cpc	r19, r23
     808:	60 f3       	brcs	.-40     	; 0x7e2 <BCM_Send+0x70>
/**
* @brief: This function sets the data to be sent.
*/
extern ERROR_STATE_t BCM_Send(uint8_t CH_ID, uint16_t Size,ptr_uint8_t DataArr,Ptr_VoidFuncVoid_t TX_CBF)
{
    ERROR_STATE_t u8_ErrorState =ERROR_OK;
     80a:	80 e0       	ldi	r24, 0x00	; 0
     80c:	08 95       	ret
    uint16_t u16_BCM_CSCounter=ZERO;
	if(CH_ID>=COMM_NUMBERS)
	{
		u8_ErrorState =ERROR_NOK;
     80e:	81 e0       	ldi	r24, 0x01	; 1
     810:	08 95       	ret
	}
    else if(BCM_MODE_IDEAL!=gastr_BCM_Task[CH_ID].u8_BCMMode)
    {
        u8_ErrorState =ERROR_NOK;
     812:	81 e0       	ldi	r24, 0x01	; 1
     814:	08 95       	ret
    }
    else if((Size>BCM_MAX_DATA_SIZE)||(Size<BCM_MIN_DATA_SIZE))
	{
		u8_ErrorState =ERROR_NOK;
     816:	81 e0       	ldi	r24, 0x01	; 1
     818:	08 95       	ret
	}
    else if((NULL_PTR==DataArr)||(NULL_PTR==TX_CBF))
	{
		u8_ErrorState =ERROR_NOK;
     81a:	81 e0       	ldi	r24, 0x01	; 1
     81c:	08 95       	ret
     81e:	81 e0       	ldi	r24, 0x01	; 1
		{
			gastr_BCM_Task[CH_ID].u8_BCMCS+=DataArr[u16_BCM_CSCounter];
		}
	}
    return u8_ErrorState;
}
     820:	08 95       	ret

00000822 <BCM_Receive>:
* @brief: This function sets up the receiving buffer.
*/
extern ERROR_STATE_t BCM_Receive(uint8_t CH_ID,uint16_t Size,ptr_uint8_t DataArr,Ptr_VoidFuncVoid_t RX_CBF)
{
    ERROR_STATE_t u8_ErrorState =ERROR_OK;
	if(CH_ID>=COMM_NUMBERS)
     822:	83 30       	cpi	r24, 0x03	; 3
     824:	70 f5       	brcc	.+92     	; 0x882 <__stack+0x23>
	{
		u8_ErrorState =ERROR_NOK;
	}
	else if(BCM_MODE_IDEAL!=gastr_BCM_Task[CH_ID].u8_BCMMode)
     826:	90 e0       	ldi	r25, 0x00	; 0
     828:	ad e0       	ldi	r26, 0x0D	; 13
     82a:	a8 9f       	mul	r26, r24
     82c:	f0 01       	movw	r30, r0
     82e:	a9 9f       	mul	r26, r25
     830:	f0 0d       	add	r31, r0
     832:	11 24       	eor	r1, r1
     834:	e8 58       	subi	r30, 0x88	; 136
     836:	ff 4f       	sbci	r31, 0xFF	; 255
     838:	e1 81       	ldd	r30, Z+1	; 0x01
     83a:	e2 30       	cpi	r30, 0x02	; 2
     83c:	21 f5       	brne	.+72     	; 0x886 <__stack+0x27>
    {
        u8_ErrorState =ERROR_NOK;
    }
	else if((Size>BCM_MAX_DATA_SIZE)||(Size<BCM_MIN_DATA_SIZE))
     83e:	fb 01       	movw	r30, r22
     840:	31 97       	sbiw	r30, 0x01	; 1
     842:	e8 3e       	cpi	r30, 0xE8	; 232
     844:	f3 40       	sbci	r31, 0x03	; 3
     846:	08 f5       	brcc	.+66     	; 0x88a <__stack+0x2b>
	{
		u8_ErrorState =ERROR_NOK;
	}
    else if((NULL_PTR==DataArr)||(NULL_PTR==RX_CBF))
     848:	41 15       	cp	r20, r1
     84a:	51 05       	cpc	r21, r1
     84c:	01 f1       	breq	.+64     	; 0x88e <__stack+0x2f>
     84e:	21 15       	cp	r18, r1
     850:	31 05       	cpc	r19, r1
     852:	f9 f0       	breq	.+62     	; 0x892 <__stack+0x33>
    {
		 u8_ErrorState =ERROR_NOK;
	}
	else
	{
		gastr_BCM_Task[CH_ID].u8_BCMMode=BCM_MODE_RX;
     854:	ad e0       	ldi	r26, 0x0D	; 13
     856:	a8 9f       	mul	r26, r24
     858:	f0 01       	movw	r30, r0
     85a:	a9 9f       	mul	r26, r25
     85c:	f0 0d       	add	r31, r0
     85e:	11 24       	eor	r1, r1
     860:	e8 58       	subi	r30, 0x88	; 136
     862:	ff 4f       	sbci	r31, 0xFF	; 255
     864:	11 82       	std	Z+1, r1	; 0x01
		gastr_BCM_Task[CH_ID].u8_BCMCS=ZERO;
     866:	12 82       	std	Z+2, r1	; 0x02
		gastr_BCM_Task[CH_ID].u8_BCMState=BCM_RXSTATE_RECEIVING;
     868:	81 e0       	ldi	r24, 0x01	; 1
     86a:	83 83       	std	Z+3, r24	; 0x03
		gastr_BCM_Task[CH_ID].u8_BCMPacketCounter=ZERO;
     86c:	14 82       	std	Z+4, r1	; 0x04
		gastr_BCM_Task[CH_ID].u16_BCMByteCoounter=ZERO;
     86e:	16 82       	std	Z+6, r1	; 0x06
     870:	15 82       	std	Z+5, r1	; 0x05
		gastr_BCM_Task[CH_ID].u16_BCMSize=Size;
     872:	70 87       	std	Z+8, r23	; 0x08
     874:	67 83       	std	Z+7, r22	; 0x07
		gastr_BCM_Task[CH_ID].ptr_BCMBuffer=DataArr;
     876:	52 87       	std	Z+10, r21	; 0x0a
     878:	41 87       	std	Z+9, r20	; 0x09
		gastr_BCM_Task[CH_ID].ptr_BCMCallBackFu=RX_CBF;
     87a:	34 87       	std	Z+12, r19	; 0x0c
     87c:	23 87       	std	Z+11, r18	; 0x0b
/**
* @brief: This function sets up the receiving buffer.
*/
extern ERROR_STATE_t BCM_Receive(uint8_t CH_ID,uint16_t Size,ptr_uint8_t DataArr,Ptr_VoidFuncVoid_t RX_CBF)
{
    ERROR_STATE_t u8_ErrorState =ERROR_OK;
     87e:	80 e0       	ldi	r24, 0x00	; 0
     880:	08 95       	ret
	if(CH_ID>=COMM_NUMBERS)
	{
		u8_ErrorState =ERROR_NOK;
     882:	81 e0       	ldi	r24, 0x01	; 1
     884:	08 95       	ret
	}
	else if(BCM_MODE_IDEAL!=gastr_BCM_Task[CH_ID].u8_BCMMode)
    {
        u8_ErrorState =ERROR_NOK;
     886:	81 e0       	ldi	r24, 0x01	; 1
     888:	08 95       	ret
    }
	else if((Size>BCM_MAX_DATA_SIZE)||(Size<BCM_MIN_DATA_SIZE))
	{
		u8_ErrorState =ERROR_NOK;
     88a:	81 e0       	ldi	r24, 0x01	; 1
     88c:	08 95       	ret
	}
    else if((NULL_PTR==DataArr)||(NULL_PTR==RX_CBF))
    {
		 u8_ErrorState =ERROR_NOK;
     88e:	81 e0       	ldi	r24, 0x01	; 1
     890:	08 95       	ret
     892:	81 e0       	ldi	r24, 0x01	; 1
		gastr_BCM_Task[CH_ID].ptr_BCMBuffer=DataArr;
		gastr_BCM_Task[CH_ID].ptr_BCMCallBackFu=RX_CBF;

	}
    return u8_ErrorState;
}
     894:	08 95       	ret

00000896 <BCM_Get>:
* @brief: This function gets the data.
*/
extern ERROR_STATE_t BCM_Get(uint8_t CH_ID,ptr_STR_BCMTask_t* Task)
{
    ERROR_STATE_t u8_ErrorState =ERROR_OK;
    if(NULL_PTR==Task)
     896:	61 15       	cp	r22, r1
     898:	71 05       	cpc	r23, r1
     89a:	69 f0       	breq	.+26     	; 0x8b6 <BCM_Get+0x20>
    {
        u8_ErrorState =ERROR_NOK;
    }
    else if(CH_ID>=COMM_NUMBERS)
     89c:	83 30       	cpi	r24, 0x03	; 3
     89e:	68 f4       	brcc	.+26     	; 0x8ba <BCM_Get+0x24>
	{
		u8_ErrorState =ERROR_NOK;
	}
	else
	{
	   *Task=&gastr_BCM_Task[CH_ID];
     8a0:	2d e0       	ldi	r18, 0x0D	; 13
     8a2:	82 9f       	mul	r24, r18
     8a4:	c0 01       	movw	r24, r0
     8a6:	11 24       	eor	r1, r1
     8a8:	88 58       	subi	r24, 0x88	; 136
     8aa:	9f 4f       	sbci	r25, 0xFF	; 255
     8ac:	fb 01       	movw	r30, r22
     8ae:	91 83       	std	Z+1, r25	; 0x01
     8b0:	80 83       	st	Z, r24
/**
* @brief: This function gets the data.
*/
extern ERROR_STATE_t BCM_Get(uint8_t CH_ID,ptr_STR_BCMTask_t* Task)
{
    ERROR_STATE_t u8_ErrorState =ERROR_OK;
     8b2:	80 e0       	ldi	r24, 0x00	; 0
     8b4:	08 95       	ret
    if(NULL_PTR==Task)
    {
        u8_ErrorState =ERROR_NOK;
     8b6:	81 e0       	ldi	r24, 0x01	; 1
     8b8:	08 95       	ret
    }
    else if(CH_ID>=COMM_NUMBERS)
	{
		u8_ErrorState =ERROR_NOK;
     8ba:	81 e0       	ldi	r24, 0x01	; 1
	else
	{
	   *Task=&gastr_BCM_Task[CH_ID];
	}
    return u8_ErrorState;
}
     8bc:	08 95       	ret

000008be <UART_TX_ISR>:
* @brief: This function is ISR Function for UART Transmit.
*/
void UART_TX_ISR(void)
{
   /* Call Callback Function if set. */
   if(NULL_PTR != gptr_TxCallback[COMM_UART_CH])
     8be:	e0 91 e5 00 	lds	r30, 0x00E5	; 0x8000e5 <gptr_TxCallback>
     8c2:	f0 91 e6 00 	lds	r31, 0x00E6	; 0x8000e6 <gptr_TxCallback+0x1>
     8c6:	30 97       	sbiw	r30, 0x00	; 0
     8c8:	09 f0       	breq	.+2      	; 0x8cc <UART_TX_ISR+0xe>
   {
      gptr_TxCallback[COMM_UART_CH]();
     8ca:	09 95       	icall
     8cc:	08 95       	ret

000008ce <I2C_ISR>:
* @brief: This function is ISR Function for I2C.
*/
void I2C_ISR(void)
{
   /* Get I2C Status */
   I2C_Status(I2C_CH_0, &gu8_I2CStatus);
     8ce:	6c ed       	ldi	r22, 0xDC	; 220
     8d0:	70 e0       	ldi	r23, 0x00	; 0
     8d2:	80 e0       	ldi	r24, 0x00	; 0
     8d4:	0e 94 46 06 	call	0xc8c	; 0xc8c <I2C_Status>
   
   switch(gu8_I2CStatus)
     8d8:	80 91 dc 00 	lds	r24, 0x00DC	; 0x8000dc <gu8_I2CStatus>
     8dc:	80 36       	cpi	r24, 0x60	; 96
     8de:	49 f1       	breq	.+82     	; 0x932 <I2C_ISR+0x64>
     8e0:	38 f4       	brcc	.+14     	; 0x8f0 <I2C_ISR+0x22>
     8e2:	88 31       	cpi	r24, 0x18	; 24
     8e4:	a9 f0       	breq	.+42     	; 0x910 <I2C_ISR+0x42>
     8e6:	88 32       	cpi	r24, 0x28	; 40
     8e8:	c9 f0       	breq	.+50     	; 0x91c <I2C_ISR+0x4e>
     8ea:	88 30       	cpi	r24, 0x08	; 8
     8ec:	c1 f5       	brne	.+112    	; 0x95e <I2C_ISR+0x90>
     8ee:	0b c0       	rjmp	.+22     	; 0x906 <I2C_ISR+0x38>
     8f0:	80 38       	cpi	r24, 0x80	; 128
     8f2:	19 f1       	breq	.+70     	; 0x93a <I2C_ISR+0x6c>
     8f4:	18 f4       	brcc	.+6      	; 0x8fc <I2C_ISR+0x2e>
     8f6:	80 37       	cpi	r24, 0x70	; 112
     8f8:	e1 f0       	breq	.+56     	; 0x932 <I2C_ISR+0x64>
     8fa:	08 95       	ret
     8fc:	80 39       	cpi	r24, 0x90	; 144
     8fe:	e9 f0       	breq	.+58     	; 0x93a <I2C_ISR+0x6c>
     900:	80 3a       	cpi	r24, 0xA0	; 160
     902:	51 f1       	breq	.+84     	; 0x958 <I2C_ISR+0x8a>
     904:	08 95       	ret
   {
      case I2C_STATUS_START:
         /* Send Slave Address */
         I2C_Write(I2C_CH_0, I2C_SLAVE_ADDR);
     906:	6c ec       	ldi	r22, 0xCC	; 204
     908:	80 e0       	ldi	r24, 0x00	; 0
     90a:	0e 94 1c 06 	call	0xc38	; 0xc38 <I2C_Write>
         break;
     90e:	08 95       	ret
      case I2C_STATUS_T_ACK_ADDR:
         /* Write Data */
         I2C_Write(I2C_CH_0, gu8_I2CData);
     910:	60 91 db 00 	lds	r22, 0x00DB	; 0x8000db <gu8_I2CData>
     914:	80 e0       	ldi	r24, 0x00	; 0
     916:	0e 94 1c 06 	call	0xc38	; 0xc38 <I2C_Write>
         break;
     91a:	08 95       	ret
      case I2C_STATUS_T_ACK_DATA:
         /* Send Stop Condition */
         I2C_Stop(I2C_CH_0);
     91c:	80 e0       	ldi	r24, 0x00	; 0
     91e:	0e 94 38 06 	call	0xc70	; 0xc70 <I2C_Stop>
         /* Call Callback Function if set. */
         if(NULL_PTR != gptr_TxCallback[COMM_I2C_CH])
     922:	e0 91 e9 00 	lds	r30, 0x00E9	; 0x8000e9 <gptr_TxCallback+0x4>
     926:	f0 91 ea 00 	lds	r31, 0x00EA	; 0x8000ea <gptr_TxCallback+0x5>
     92a:	30 97       	sbiw	r30, 0x00	; 0
     92c:	c1 f0       	breq	.+48     	; 0x95e <I2C_ISR+0x90>
         {
            gptr_TxCallback[COMM_I2C_CH]();
     92e:	09 95       	icall
     930:	08 95       	ret
         }
         break;
      case I2C_STATUS_R_ACK_ADDR:
      case I2C_STATUS_R_GENERAL_ADDR:
         I2C_ClearIntFlag(I2C_CH_0);
     932:	80 e0       	ldi	r24, 0x00	; 0
     934:	0e 94 5e 06 	call	0xcbc	; 0xcbc <I2C_ClearIntFlag>
         break;
     938:	08 95       	ret
      case I2C_STATUS_R_ACK_DATA:
      case I2C_STATUS_R_GACK_DATA:
         /* Get Data From I2C Buffer. */
         
         I2C_ReadAck(I2C_CH_0, &gu8_I2CData);
     93a:	6b ed       	ldi	r22, 0xDB	; 219
     93c:	70 e0       	ldi	r23, 0x00	; 0
     93e:	80 e0       	ldi	r24, 0x00	; 0
     940:	0e 94 27 06 	call	0xc4e	; 0xc4e <I2C_ReadAck>
         /* Call Callback Function if set. */
         if(NULL_PTR != gptr_RxCallback[COMM_I2C_CH])
     944:	e0 91 e3 00 	lds	r30, 0x00E3	; 0x8000e3 <gptr_RxCallback+0x4>
     948:	f0 91 e4 00 	lds	r31, 0x00E4	; 0x8000e4 <gptr_RxCallback+0x5>
     94c:	30 97       	sbiw	r30, 0x00	; 0
     94e:	39 f0       	breq	.+14     	; 0x95e <I2C_ISR+0x90>
         {
            gptr_RxCallback[COMM_I2C_CH](gu8_I2CData);
     950:	80 91 db 00 	lds	r24, 0x00DB	; 0x8000db <gu8_I2CData>
     954:	09 95       	icall
     956:	08 95       	ret
         }
         break;
      case I2C_STATUS_R_STOP:
         I2C_ClearIntFlag(I2C_CH_0);
     958:	80 e0       	ldi	r24, 0x00	; 0
     95a:	0e 94 5e 06 	call	0xcbc	; 0xcbc <I2C_ClearIntFlag>
     95e:	08 95       	ret

00000960 <SPI_ISR>:
/**
* @brief: This function is ISR Function for SPI.
*/
void SPI_ISR(void)
{
   if( (SPI_CH_0_CONTROL_MASK & MASTER_SELECT) )
     960:	80 91 b0 00 	lds	r24, 0x00B0	; 0x8000b0 <SPI_CH_0_CONTROL_MASK>
     964:	84 ff       	sbrs	r24, 4
     966:	0f c0       	rjmp	.+30     	; 0x986 <SPI_ISR+0x26>
   {
      /* Unselect slave line */
      DIO_WritePin(SPI_CH_0_SS_CH_0_PORT, SPI_CH_0_SS_CH_0_PIN, PIN_HIGH);
     968:	41 e0       	ldi	r20, 0x01	; 1
     96a:	60 91 a7 00 	lds	r22, 0x00A7	; 0x8000a7 <SPI_CH_0_SS_CH_0_PIN>
     96e:	80 91 a8 00 	lds	r24, 0x00A8	; 0x8000a8 <SPI_CH_0_SS_CH_0_PORT>
     972:	0e 94 c5 05 	call	0xb8a	; 0xb8a <DIO_WritePin>
      /* Call Callback Function if set. */
      if(NULL_PTR != gptr_TxCallback[COMM_SPI_CH])
     976:	e0 91 e7 00 	lds	r30, 0x00E7	; 0x8000e7 <gptr_TxCallback+0x2>
     97a:	f0 91 e8 00 	lds	r31, 0x00E8	; 0x8000e8 <gptr_TxCallback+0x3>
     97e:	30 97       	sbiw	r30, 0x00	; 0
     980:	81 f0       	breq	.+32     	; 0x9a2 <SPI_ISR+0x42>
      {
         gptr_TxCallback[COMM_SPI_CH]();
     982:	09 95       	icall
     984:	08 95       	ret
      }
   }
   else
   {
      /* Get Data From SPI Buffer. */
      SPI_GetData(SPI_CH_0, &gu8_SPIData);
     986:	6d ed       	ldi	r22, 0xDD	; 221
     988:	70 e0       	ldi	r23, 0x00	; 0
     98a:	80 e0       	ldi	r24, 0x00	; 0
     98c:	0e 94 ed 09 	call	0x13da	; 0x13da <SPI_GetData>
      /* Call Callback Function if set. */
      if(NULL_PTR != gptr_RxCallback[COMM_SPI_CH])
     990:	e0 91 e1 00 	lds	r30, 0x00E1	; 0x8000e1 <gptr_RxCallback+0x2>
     994:	f0 91 e2 00 	lds	r31, 0x00E2	; 0x8000e2 <gptr_RxCallback+0x3>
     998:	30 97       	sbiw	r30, 0x00	; 0
     99a:	19 f0       	breq	.+6      	; 0x9a2 <SPI_ISR+0x42>
      {
         gptr_RxCallback[COMM_SPI_CH](gu8_SPIData);
     99c:	80 91 dd 00 	lds	r24, 0x00DD	; 0x8000dd <gu8_SPIData>
     9a0:	09 95       	icall
     9a2:	08 95       	ret

000009a4 <UART_RX_ISR>:
* @brief: This function is ISR Function for UART Receive.
*/
void UART_RX_ISR(void)
{
   /* Get Data From Uart Receive Buffer. */
   UART_GetData(UART_CH_0, &gu8_UARTData);
     9a4:	6e ed       	ldi	r22, 0xDE	; 222
     9a6:	70 e0       	ldi	r23, 0x00	; 0
     9a8:	80 e0       	ldi	r24, 0x00	; 0
     9aa:	0e 94 34 0a 	call	0x1468	; 0x1468 <UART_GetData>
   /* Call Callback Function if set. */
   if(NULL_PTR != gptr_RxCallback[COMM_UART_CH])
     9ae:	e0 91 df 00 	lds	r30, 0x00DF	; 0x8000df <gptr_RxCallback>
     9b2:	f0 91 e0 00 	lds	r31, 0x00E0	; 0x8000e0 <gptr_RxCallback+0x1>
     9b6:	30 97       	sbiw	r30, 0x00	; 0
     9b8:	19 f0       	breq	.+6      	; 0x9c0 <UART_RX_ISR+0x1c>
   {
      gptr_RxCallback[COMM_UART_CH](gu8_UARTData);
     9ba:	80 91 de 00 	lds	r24, 0x00DE	; 0x8000de <gu8_UARTData>
     9be:	09 95       	icall
     9c0:	08 95       	ret

000009c2 <COMMProxy_Init>:
{
   /* Variable to store function error state. */
   ERROR_STATE_t Proxy_ErrorState;
   
   /* Validate that Valid Parameters are passed. */
   if(COMM_CH >= COMM_INVALID_CH)
     9c2:	83 30       	cpi	r24, 0x03	; 3
     9c4:	08 f0       	brcs	.+2      	; 0x9c8 <COMMProxy_Init+0x6>
     9c6:	4c c0       	rjmp	.+152    	; 0xa60 <COMMProxy_Init+0x9e>
   {
      /* Set Function Error State to Not OK */
      Proxy_ErrorState = ERROR_NOK;
   }
   /* Validate that Channel is not initialized before. */
   else if(NOT_INIT != gu8_COMMInitCh[COMM_CH])
     9c8:	e8 2f       	mov	r30, r24
     9ca:	f0 e0       	ldi	r31, 0x00	; 0
     9cc:	e5 51       	subi	r30, 0x15	; 21
     9ce:	ff 4f       	sbci	r31, 0xFF	; 255
     9d0:	90 81       	ld	r25, Z
     9d2:	91 11       	cpse	r25, r1
     9d4:	47 c0       	rjmp	.+142    	; 0xa64 <COMMProxy_Init+0xa2>
      /* Set Function Error State to Not OK */
      Proxy_ErrorState = ERROR_NOK;
   }
   else
   {
      switch(COMM_CH)
     9d6:	81 30       	cpi	r24, 0x01	; 1
     9d8:	f1 f0       	breq	.+60     	; 0xa16 <COMMProxy_Init+0x54>
     9da:	18 f0       	brcs	.+6      	; 0x9e2 <COMMProxy_Init+0x20>
     9dc:	82 30       	cpi	r24, 0x02	; 2
     9de:	59 f1       	breq	.+86     	; 0xa36 <COMMProxy_Init+0x74>
     9e0:	43 c0       	rjmp	.+134    	; 0xa68 <COMMProxy_Init+0xa6>
      {
         case COMM_UART_CH:
            UART_Init(UART_CH_0);
     9e2:	80 e0       	ldi	r24, 0x00	; 0
     9e4:	0e 94 fb 09 	call	0x13f6	; 0x13f6 <UART_Init>
            Interrupt_Install(USART_TXC_VECTOR_NUMBER, UART_TX_ISR);
     9e8:	6f e5       	ldi	r22, 0x5F	; 95
     9ea:	74 e0       	ldi	r23, 0x04	; 4
     9ec:	8e e0       	ldi	r24, 0x0E	; 14
     9ee:	0e 94 42 0a 	call	0x1484	; 0x1484 <Interrupt_Install>
            Interrupt_Install(USART_RXC_VECTOR_NUMBER, UART_RX_ISR);
     9f2:	62 ed       	ldi	r22, 0xD2	; 210
     9f4:	74 e0       	ldi	r23, 0x04	; 4
     9f6:	8c e0       	ldi	r24, 0x0C	; 12
     9f8:	0e 94 42 0a 	call	0x1484	; 0x1484 <Interrupt_Install>
            UART_EnableInterrupt(UART_CH_0, TX_INT);
     9fc:	60 e4       	ldi	r22, 0x40	; 64
     9fe:	80 e0       	ldi	r24, 0x00	; 0
     a00:	0e 94 1f 0a 	call	0x143e	; 0x143e <UART_EnableInterrupt>
            UART_EnableInterrupt(UART_CH_0, RX_INT);
     a04:	60 e8       	ldi	r22, 0x80	; 128
     a06:	80 e0       	ldi	r24, 0x00	; 0
     a08:	0e 94 1f 0a 	call	0x143e	; 0x143e <UART_EnableInterrupt>
            gu8_COMMInitCh[COMM_UART_CH] = INIT;
     a0c:	81 e0       	ldi	r24, 0x01	; 1
     a0e:	80 93 eb 00 	sts	0x00EB, r24	; 0x8000eb <gu8_COMMInitCh>
            I2C_EnableInterrupt(I2C_CH_0);
            gu8_COMMInitCh[COMM_I2C_CH] = INIT;
            break;
      }
      /* Set Function Error State to OK */
      Proxy_ErrorState = ERROR_OK;
     a12:	80 e0       	ldi	r24, 0x00	; 0
            Interrupt_Install(USART_TXC_VECTOR_NUMBER, UART_TX_ISR);
            Interrupt_Install(USART_RXC_VECTOR_NUMBER, UART_RX_ISR);
            UART_EnableInterrupt(UART_CH_0, TX_INT);
            UART_EnableInterrupt(UART_CH_0, RX_INT);
            gu8_COMMInitCh[COMM_UART_CH] = INIT;
            break;
     a14:	08 95       	ret
         case COMM_SPI_CH:
            SPI_Init(SPI_CH_0);
     a16:	80 e0       	ldi	r24, 0x00	; 0
     a18:	0e 94 9f 09 	call	0x133e	; 0x133e <SPI_Init>
            Interrupt_Install(SPI_STC_VECTOR_NUMBER, SPI_ISR);
     a1c:	60 eb       	ldi	r22, 0xB0	; 176
     a1e:	74 e0       	ldi	r23, 0x04	; 4
     a20:	8b e0       	ldi	r24, 0x0B	; 11
     a22:	0e 94 42 0a 	call	0x1484	; 0x1484 <Interrupt_Install>
            SPI_EnableInterrupt(SPI_CH_0);
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	0e 94 de 09 	call	0x13bc	; 0x13bc <SPI_EnableInterrupt>
            gu8_COMMInitCh[COMM_SPI_CH] = INIT;
     a2c:	81 e0       	ldi	r24, 0x01	; 1
     a2e:	80 93 ec 00 	sts	0x00EC, r24	; 0x8000ec <gu8_COMMInitCh+0x1>
            I2C_EnableInterrupt(I2C_CH_0);
            gu8_COMMInitCh[COMM_I2C_CH] = INIT;
            break;
      }
      /* Set Function Error State to OK */
      Proxy_ErrorState = ERROR_OK;
     a32:	80 e0       	ldi	r24, 0x00	; 0
         case COMM_SPI_CH:
            SPI_Init(SPI_CH_0);
            Interrupt_Install(SPI_STC_VECTOR_NUMBER, SPI_ISR);
            SPI_EnableInterrupt(SPI_CH_0);
            gu8_COMMInitCh[COMM_SPI_CH] = INIT;
            break;
     a34:	08 95       	ret
         case COMM_I2C_CH:
            I2C_Init(I2C_CH_0);
     a36:	80 e0       	ldi	r24, 0x00	; 0
     a38:	0e 94 fd 05 	call	0xbfa	; 0xbfa <I2C_Init>
            I2C_SetSlaveAddress(I2C_CH_0, I2C_CH_0_SLAVE_ADDR);
     a3c:	60 91 a3 00 	lds	r22, 0x00A3	; 0x8000a3 <I2C_CH_0_SLAVE_ADDR>
     a40:	80 e0       	ldi	r24, 0x00	; 0
     a42:	0e 94 0c 06 	call	0xc18	; 0xc18 <I2C_SetSlaveAddress>
            Interrupt_Install(TWI_VECTOR_NUMBER, I2C_ISR);
     a46:	67 e6       	ldi	r22, 0x67	; 103
     a48:	74 e0       	ldi	r23, 0x04	; 4
     a4a:	82 e1       	ldi	r24, 0x12	; 18
     a4c:	0e 94 42 0a 	call	0x1484	; 0x1484 <Interrupt_Install>
            I2C_EnableInterrupt(I2C_CH_0);
     a50:	80 e0       	ldi	r24, 0x00	; 0
     a52:	0e 94 55 06 	call	0xcaa	; 0xcaa <I2C_EnableInterrupt>
            gu8_COMMInitCh[COMM_I2C_CH] = INIT;
     a56:	81 e0       	ldi	r24, 0x01	; 1
     a58:	80 93 ed 00 	sts	0x00ED, r24	; 0x8000ed <gu8_COMMInitCh+0x2>
            break;
      }
      /* Set Function Error State to OK */
      Proxy_ErrorState = ERROR_OK;
     a5c:	80 e0       	ldi	r24, 0x00	; 0
            I2C_Init(I2C_CH_0);
            I2C_SetSlaveAddress(I2C_CH_0, I2C_CH_0_SLAVE_ADDR);
            Interrupt_Install(TWI_VECTOR_NUMBER, I2C_ISR);
            I2C_EnableInterrupt(I2C_CH_0);
            gu8_COMMInitCh[COMM_I2C_CH] = INIT;
            break;
     a5e:	08 95       	ret
   
   /* Validate that Valid Parameters are passed. */
   if(COMM_CH >= COMM_INVALID_CH)
   {
      /* Set Function Error State to Not OK */
      Proxy_ErrorState = ERROR_NOK;
     a60:	81 e0       	ldi	r24, 0x01	; 1
     a62:	08 95       	ret
   }
   /* Validate that Channel is not initialized before. */
   else if(NOT_INIT != gu8_COMMInitCh[COMM_CH])
   {
      /* Set Function Error State to Not OK */
      Proxy_ErrorState = ERROR_NOK;
     a64:	81 e0       	ldi	r24, 0x01	; 1
     a66:	08 95       	ret
            I2C_EnableInterrupt(I2C_CH_0);
            gu8_COMMInitCh[COMM_I2C_CH] = INIT;
            break;
      }
      /* Set Function Error State to OK */
      Proxy_ErrorState = ERROR_OK;
     a68:	80 e0       	ldi	r24, 0x00	; 0
   }
   
   /* Return function error state. */
   return Proxy_ErrorState;
}
     a6a:	08 95       	ret

00000a6c <COMMProxy_Send>:
* @param [in]  Data     -  Byte to send.
*
* @return function error state.
*/
ERROR_STATE_t COMMProxy_Send(uint8_t COMM_CH, uint8_t Data)
{
     a6c:	cf 93       	push	r28
   /* Variable to store function error state. */
   ERROR_STATE_t Proxy_ErrorState;
   
   /* Validate that Valid Parameters are passed. */
   if(COMM_CH >= COMM_INVALID_CH)
     a6e:	83 30       	cpi	r24, 0x03	; 3
     a70:	38 f5       	brcc	.+78     	; 0xac0 <COMMProxy_Send+0x54>
   {
      /* Set Function Error State to Not OK */
      Proxy_ErrorState = ERROR_NOK;
   }
   /* Validate that Channel is Initialized. */
   else if(INIT != gu8_COMMInitCh[COMM_CH])
     a72:	e8 2f       	mov	r30, r24
     a74:	f0 e0       	ldi	r31, 0x00	; 0
     a76:	e5 51       	subi	r30, 0x15	; 21
     a78:	ff 4f       	sbci	r31, 0xFF	; 255
     a7a:	90 81       	ld	r25, Z
     a7c:	91 30       	cpi	r25, 0x01	; 1
     a7e:	11 f5       	brne	.+68     	; 0xac4 <COMMProxy_Send+0x58>
     a80:	c6 2f       	mov	r28, r22
      /* Set Function Error State to Not OK */
      Proxy_ErrorState = ERROR_NOK;
   }
   else
   {
      switch(COMM_CH)
     a82:	81 30       	cpi	r24, 0x01	; 1
     a84:	49 f0       	breq	.+18     	; 0xa98 <COMMProxy_Send+0x2c>
     a86:	18 f0       	brcs	.+6      	; 0xa8e <COMMProxy_Send+0x22>
     a88:	82 30       	cpi	r24, 0x02	; 2
     a8a:	99 f0       	breq	.+38     	; 0xab2 <COMMProxy_Send+0x46>
     a8c:	1d c0       	rjmp	.+58     	; 0xac8 <COMMProxy_Send+0x5c>
      {
         /* Set Data On Bus */
         case COMM_UART_CH:
            UART_SetData(UART_CH_0, Data);
     a8e:	80 e0       	ldi	r24, 0x00	; 0
     a90:	0e 94 2e 0a 	call	0x145c	; 0x145c <UART_SetData>
            gu8_I2CData = Data;
            I2C_Start(I2C_CH_0);
            break;
      }
      /* Set Function Error State to OK */
      Proxy_ErrorState = ERROR_OK;
     a94:	80 e0       	ldi	r24, 0x00	; 0
      switch(COMM_CH)
      {
         /* Set Data On Bus */
         case COMM_UART_CH:
            UART_SetData(UART_CH_0, Data);
            break;
     a96:	19 c0       	rjmp	.+50     	; 0xaca <COMMProxy_Send+0x5e>
         case COMM_SPI_CH:
            /* select slave line */
            DIO_WritePin(SPI_CH_0_SS_CH_0_PORT, SPI_CH_0_SS_CH_0_PIN, PIN_LOW);
     a98:	40 e0       	ldi	r20, 0x00	; 0
     a9a:	60 91 a7 00 	lds	r22, 0x00A7	; 0x8000a7 <SPI_CH_0_SS_CH_0_PIN>
     a9e:	80 91 a8 00 	lds	r24, 0x00A8	; 0x8000a8 <SPI_CH_0_SS_CH_0_PORT>
     aa2:	0e 94 c5 05 	call	0xb8a	; 0xb8a <DIO_WritePin>
            SPI_SetData(SPI_CH_0, Data);
     aa6:	6c 2f       	mov	r22, r28
     aa8:	80 e0       	ldi	r24, 0x00	; 0
     aaa:	0e 94 e7 09 	call	0x13ce	; 0x13ce <SPI_SetData>
            gu8_I2CData = Data;
            I2C_Start(I2C_CH_0);
            break;
      }
      /* Set Function Error State to OK */
      Proxy_ErrorState = ERROR_OK;
     aae:	80 e0       	ldi	r24, 0x00	; 0
            break;
         case COMM_SPI_CH:
            /* select slave line */
            DIO_WritePin(SPI_CH_0_SS_CH_0_PORT, SPI_CH_0_SS_CH_0_PIN, PIN_LOW);
            SPI_SetData(SPI_CH_0, Data);
            break;
     ab0:	0c c0       	rjmp	.+24     	; 0xaca <COMMProxy_Send+0x5e>
         case COMM_I2C_CH:
            gu8_I2CData = Data;
     ab2:	60 93 db 00 	sts	0x00DB, r22	; 0x8000db <gu8_I2CData>
            I2C_Start(I2C_CH_0);
     ab6:	80 e0       	ldi	r24, 0x00	; 0
     ab8:	0e 94 12 06 	call	0xc24	; 0xc24 <I2C_Start>
            break;
      }
      /* Set Function Error State to OK */
      Proxy_ErrorState = ERROR_OK;
     abc:	80 e0       	ldi	r24, 0x00	; 0
            SPI_SetData(SPI_CH_0, Data);
            break;
         case COMM_I2C_CH:
            gu8_I2CData = Data;
            I2C_Start(I2C_CH_0);
            break;
     abe:	05 c0       	rjmp	.+10     	; 0xaca <COMMProxy_Send+0x5e>
   
   /* Validate that Valid Parameters are passed. */
   if(COMM_CH >= COMM_INVALID_CH)
   {
      /* Set Function Error State to Not OK */
      Proxy_ErrorState = ERROR_NOK;
     ac0:	81 e0       	ldi	r24, 0x01	; 1
     ac2:	03 c0       	rjmp	.+6      	; 0xaca <COMMProxy_Send+0x5e>
   }
   /* Validate that Channel is Initialized. */
   else if(INIT != gu8_COMMInitCh[COMM_CH])
   {
      /* Set Function Error State to Not OK */
      Proxy_ErrorState = ERROR_NOK;
     ac4:	81 e0       	ldi	r24, 0x01	; 1
     ac6:	01 c0       	rjmp	.+2      	; 0xaca <COMMProxy_Send+0x5e>
            gu8_I2CData = Data;
            I2C_Start(I2C_CH_0);
            break;
      }
      /* Set Function Error State to OK */
      Proxy_ErrorState = ERROR_OK;
     ac8:	80 e0       	ldi	r24, 0x00	; 0
   }
   
   /* Return function error state. */
   return Proxy_ErrorState;
}
     aca:	cf 91       	pop	r28
     acc:	08 95       	ret

00000ace <COMMProxy_SetTxCallback>:
{
   /* Variable to store function error state. */
   ERROR_STATE_t Proxy_ErrorState;
   
   /* Validate that Valid Parameters are passed. */
   if(COMM_CH >= COMM_INVALID_CH)
     ace:	83 30       	cpi	r24, 0x03	; 3
     ad0:	68 f4       	brcc	.+26     	; 0xaec <COMMProxy_SetTxCallback+0x1e>
   {
      /* Set Function Error State to Not OK */
      Proxy_ErrorState = ERROR_NOK;
   }
   else if(NULL_PTR == Callback)
     ad2:	61 15       	cp	r22, r1
     ad4:	71 05       	cpc	r23, r1
     ad6:	61 f0       	breq	.+24     	; 0xaf0 <COMMProxy_SetTxCallback+0x22>
      Proxy_ErrorState = ERROR_NOK;
   }
   else
   {  
      /* Set Callback Function */
      gptr_TxCallback[COMM_CH] = Callback;
     ad8:	e8 2f       	mov	r30, r24
     ada:	f0 e0       	ldi	r31, 0x00	; 0
     adc:	ee 0f       	add	r30, r30
     ade:	ff 1f       	adc	r31, r31
     ae0:	eb 51       	subi	r30, 0x1B	; 27
     ae2:	ff 4f       	sbci	r31, 0xFF	; 255
     ae4:	71 83       	std	Z+1, r23	; 0x01
     ae6:	60 83       	st	Z, r22
      /* Set Function Error State to OK */
      Proxy_ErrorState = ERROR_OK;
     ae8:	80 e0       	ldi	r24, 0x00	; 0
     aea:	08 95       	ret
   
   /* Validate that Valid Parameters are passed. */
   if(COMM_CH >= COMM_INVALID_CH)
   {
      /* Set Function Error State to Not OK */
      Proxy_ErrorState = ERROR_NOK;
     aec:	81 e0       	ldi	r24, 0x01	; 1
     aee:	08 95       	ret
   }
   else if(NULL_PTR == Callback)
   {
      /* Set Function Error State to Not OK */
      Proxy_ErrorState = ERROR_NOK;
     af0:	81 e0       	ldi	r24, 0x01	; 1
      Proxy_ErrorState = ERROR_OK;
   }
   
   /* Return function error state. */
   return Proxy_ErrorState;
}
     af2:	08 95       	ret

00000af4 <COMMProxy_SetRxCallback>:
{
   /* Variable to store function error state. */
   ERROR_STATE_t Proxy_ErrorState;
   
   /* Validate that Valid Parameters are passed. */
   if(COMM_CH >= COMM_INVALID_CH)
     af4:	83 30       	cpi	r24, 0x03	; 3
     af6:	68 f4       	brcc	.+26     	; 0xb12 <COMMProxy_SetRxCallback+0x1e>
   {
      /* Set Function Error State to Not OK */
      Proxy_ErrorState = ERROR_NOK;
   }
   else if(NULL_PTR == Callback)
     af8:	61 15       	cp	r22, r1
     afa:	71 05       	cpc	r23, r1
     afc:	61 f0       	breq	.+24     	; 0xb16 <COMMProxy_SetRxCallback+0x22>
      Proxy_ErrorState = ERROR_NOK;
   }
   else
   {
      /* Set Callback Function */
      gptr_RxCallback[COMM_CH] = Callback;
     afe:	e8 2f       	mov	r30, r24
     b00:	f0 e0       	ldi	r31, 0x00	; 0
     b02:	ee 0f       	add	r30, r30
     b04:	ff 1f       	adc	r31, r31
     b06:	e1 52       	subi	r30, 0x21	; 33
     b08:	ff 4f       	sbci	r31, 0xFF	; 255
     b0a:	71 83       	std	Z+1, r23	; 0x01
     b0c:	60 83       	st	Z, r22
      /* Set Function Error State to OK */
      Proxy_ErrorState = ERROR_OK;
     b0e:	80 e0       	ldi	r24, 0x00	; 0
     b10:	08 95       	ret
   
   /* Validate that Valid Parameters are passed. */
   if(COMM_CH >= COMM_INVALID_CH)
   {
      /* Set Function Error State to Not OK */
      Proxy_ErrorState = ERROR_NOK;
     b12:	81 e0       	ldi	r24, 0x01	; 1
     b14:	08 95       	ret
   }
   else if(NULL_PTR == Callback)
   {
      /* Set Function Error State to Not OK */
      Proxy_ErrorState = ERROR_NOK;
     b16:	81 e0       	ldi	r24, 0x01	; 1
      Proxy_ErrorState = ERROR_OK;
   }
   
   /* Return function error state. */
   return Proxy_ErrorState;
     b18:	08 95       	ret

00000b1a <DIO_SetPinDirection>:
   
   /* set pin resistor to pull up. */
   SET_BIT(*prt_port_data, pin);
   
   return E_DIO_SUCCESS;
}
     b1a:	68 30       	cpi	r22, 0x08	; 8
     b1c:	80 f5       	brcc	.+96     	; 0xb7e <DIO_SetPinDirection+0x64>
     b1e:	81 30       	cpi	r24, 0x01	; 1
     b20:	79 f0       	breq	.+30     	; 0xb40 <DIO_SetPinDirection+0x26>
     b22:	28 f0       	brcs	.+10     	; 0xb2e <DIO_SetPinDirection+0x14>
     b24:	82 30       	cpi	r24, 0x02	; 2
     b26:	31 f0       	breq	.+12     	; 0xb34 <DIO_SetPinDirection+0x1a>
     b28:	83 30       	cpi	r24, 0x03	; 3
     b2a:	39 f0       	breq	.+14     	; 0xb3a <DIO_SetPinDirection+0x20>
     b2c:	2a c0       	rjmp	.+84     	; 0xb82 <DIO_SetPinDirection+0x68>
     b2e:	ea e3       	ldi	r30, 0x3A	; 58
     b30:	f0 e0       	ldi	r31, 0x00	; 0
     b32:	08 c0       	rjmp	.+16     	; 0xb44 <DIO_SetPinDirection+0x2a>
     b34:	e4 e3       	ldi	r30, 0x34	; 52
     b36:	f0 e0       	ldi	r31, 0x00	; 0
     b38:	05 c0       	rjmp	.+10     	; 0xb44 <DIO_SetPinDirection+0x2a>
     b3a:	e1 e3       	ldi	r30, 0x31	; 49
     b3c:	f0 e0       	ldi	r31, 0x00	; 0
     b3e:	02 c0       	rjmp	.+4      	; 0xb44 <DIO_SetPinDirection+0x2a>
     b40:	e7 e3       	ldi	r30, 0x37	; 55
     b42:	f0 e0       	ldi	r31, 0x00	; 0
     b44:	41 30       	cpi	r20, 0x01	; 1
     b46:	61 f4       	brne	.+24     	; 0xb60 <DIO_SetPinDirection+0x46>
     b48:	20 81       	ld	r18, Z
     b4a:	81 e0       	ldi	r24, 0x01	; 1
     b4c:	90 e0       	ldi	r25, 0x00	; 0
     b4e:	02 c0       	rjmp	.+4      	; 0xb54 <DIO_SetPinDirection+0x3a>
     b50:	88 0f       	add	r24, r24
     b52:	99 1f       	adc	r25, r25
     b54:	6a 95       	dec	r22
     b56:	e2 f7       	brpl	.-8      	; 0xb50 <DIO_SetPinDirection+0x36>
     b58:	82 2b       	or	r24, r18
     b5a:	80 83       	st	Z, r24
     b5c:	80 e0       	ldi	r24, 0x00	; 0
     b5e:	08 95       	ret
     b60:	41 11       	cpse	r20, r1
     b62:	11 c0       	rjmp	.+34     	; 0xb86 <DIO_SetPinDirection+0x6c>
     b64:	20 81       	ld	r18, Z
     b66:	81 e0       	ldi	r24, 0x01	; 1
     b68:	90 e0       	ldi	r25, 0x00	; 0
     b6a:	02 c0       	rjmp	.+4      	; 0xb70 <DIO_SetPinDirection+0x56>
     b6c:	88 0f       	add	r24, r24
     b6e:	99 1f       	adc	r25, r25
     b70:	6a 95       	dec	r22
     b72:	e2 f7       	brpl	.-8      	; 0xb6c <DIO_SetPinDirection+0x52>
     b74:	80 95       	com	r24
     b76:	82 23       	and	r24, r18
     b78:	80 83       	st	Z, r24
     b7a:	80 e0       	ldi	r24, 0x00	; 0
     b7c:	08 95       	ret
     b7e:	82 e0       	ldi	r24, 0x02	; 2
     b80:	08 95       	ret
     b82:	83 e0       	ldi	r24, 0x03	; 3
     b84:	08 95       	ret
     b86:	81 e0       	ldi	r24, 0x01	; 1
     b88:	08 95       	ret

00000b8a <DIO_WritePin>:
* @return function error state.
*/
DIO_ERROR_state_t DIO_WritePin(uint8_t port, uint8_t pin, uint8_t data)
{
   /* check if invalid pin is given. */
   if(PIN_7 < pin)
     b8a:	68 30       	cpi	r22, 0x08	; 8
     b8c:	80 f5       	brcc	.+96     	; 0xbee <DIO_WritePin+0x64>

   /* pointers to carry the required port registers address. */
   volatile uint8_t * prt_port_data = NULL_PTR;
   
   /* sets the data pointer according to the required port. */
   switch(port)
     b8e:	81 30       	cpi	r24, 0x01	; 1
     b90:	79 f0       	breq	.+30     	; 0xbb0 <DIO_WritePin+0x26>
     b92:	28 f0       	brcs	.+10     	; 0xb9e <DIO_WritePin+0x14>
     b94:	82 30       	cpi	r24, 0x02	; 2
     b96:	31 f0       	breq	.+12     	; 0xba4 <DIO_WritePin+0x1a>
     b98:	83 30       	cpi	r24, 0x03	; 3
     b9a:	39 f0       	breq	.+14     	; 0xbaa <DIO_WritePin+0x20>
     b9c:	2a c0       	rjmp	.+84     	; 0xbf2 <DIO_WritePin+0x68>
   {
      case PORTA:
         prt_port_data = &PORTA_DATA;
     b9e:	eb e3       	ldi	r30, 0x3B	; 59
     ba0:	f0 e0       	ldi	r31, 0x00	; 0
     ba2:	08 c0       	rjmp	.+16     	; 0xbb4 <DIO_WritePin+0x2a>
         break;
      case PORTB:
         prt_port_data = &PORTB_DATA;
         break;
      case PORTC:
         prt_port_data = &PORTC_DATA;
     ba4:	e5 e3       	ldi	r30, 0x35	; 53
     ba6:	f0 e0       	ldi	r31, 0x00	; 0
         break;
     ba8:	05 c0       	rjmp	.+10     	; 0xbb4 <DIO_WritePin+0x2a>
      case PORTD:
         prt_port_data = &PORTD_DATA;
     baa:	e2 e3       	ldi	r30, 0x32	; 50
     bac:	f0 e0       	ldi	r31, 0x00	; 0
         break;
     bae:	02 c0       	rjmp	.+4      	; 0xbb4 <DIO_WritePin+0x2a>
   {
      case PORTA:
         prt_port_data = &PORTA_DATA;
         break;
      case PORTB:
         prt_port_data = &PORTB_DATA;
     bb0:	e8 e3       	ldi	r30, 0x38	; 56
     bb2:	f0 e0       	ldi	r31, 0x00	; 0
         break;
      default:
         return E_DIO_INVALID_PORT;
   }
   /* set or clear value in the pin. */
   if(HIGH == data)
     bb4:	41 30       	cpi	r20, 0x01	; 1
     bb6:	61 f4       	brne	.+24     	; 0xbd0 <DIO_WritePin+0x46>
   {
      SET_BIT(*prt_port_data,pin);
     bb8:	20 81       	ld	r18, Z
     bba:	81 e0       	ldi	r24, 0x01	; 1
     bbc:	90 e0       	ldi	r25, 0x00	; 0
     bbe:	02 c0       	rjmp	.+4      	; 0xbc4 <DIO_WritePin+0x3a>
     bc0:	88 0f       	add	r24, r24
     bc2:	99 1f       	adc	r25, r25
     bc4:	6a 95       	dec	r22
     bc6:	e2 f7       	brpl	.-8      	; 0xbc0 <DIO_WritePin+0x36>
     bc8:	82 2b       	or	r24, r18
     bca:	80 83       	st	Z, r24
   {
      return E_DIO_INVALID_WRITE_DATA;
   }
   
   /* return success message. */
   return E_DIO_SUCCESS;
     bcc:	80 e0       	ldi	r24, 0x00	; 0
     bce:	08 95       	ret
   /* set or clear value in the pin. */
   if(HIGH == data)
   {
      SET_BIT(*prt_port_data,pin);
   }
   else if(LOW == data)
     bd0:	41 11       	cpse	r20, r1
     bd2:	11 c0       	rjmp	.+34     	; 0xbf6 <DIO_WritePin+0x6c>
   {
      CLEAR_BIT(*prt_port_data,pin);
     bd4:	20 81       	ld	r18, Z
     bd6:	81 e0       	ldi	r24, 0x01	; 1
     bd8:	90 e0       	ldi	r25, 0x00	; 0
     bda:	02 c0       	rjmp	.+4      	; 0xbe0 <DIO_WritePin+0x56>
     bdc:	88 0f       	add	r24, r24
     bde:	99 1f       	adc	r25, r25
     be0:	6a 95       	dec	r22
     be2:	e2 f7       	brpl	.-8      	; 0xbdc <DIO_WritePin+0x52>
     be4:	80 95       	com	r24
     be6:	82 23       	and	r24, r18
     be8:	80 83       	st	Z, r24
   {
      return E_DIO_INVALID_WRITE_DATA;
   }
   
   /* return success message. */
   return E_DIO_SUCCESS;
     bea:	80 e0       	ldi	r24, 0x00	; 0
     bec:	08 95       	ret
DIO_ERROR_state_t DIO_WritePin(uint8_t port, uint8_t pin, uint8_t data)
{
   /* check if invalid pin is given. */
   if(PIN_7 < pin)
   {
      return E_DIO_INVALID_PIN;
     bee:	82 e0       	ldi	r24, 0x02	; 2
     bf0:	08 95       	ret
         break;
      case PORTD:
         prt_port_data = &PORTD_DATA;
         break;
      default:
         return E_DIO_INVALID_PORT;
     bf2:	83 e0       	ldi	r24, 0x03	; 3
     bf4:	08 95       	ret
      CLEAR_BIT(*prt_port_data,pin);
   }
   /* if data is invalid. */
   else
   {
      return E_DIO_INVALID_WRITE_DATA;
     bf6:	84 e0       	ldi	r24, 0x04	; 4
   }
   
   /* return success message. */
   return E_DIO_SUCCESS;
}
     bf8:	08 95       	ret

00000bfa <I2C_Init>:
   /* set callback function to the required channel */
   g_Callback[u8_I2CIndex] = Callback;
   
   /* return success status */
   return E_I2C_SUCCESS;
}
     bfa:	81 11       	cpse	r24, r1
     bfc:	0b c0       	rjmp	.+22     	; 0xc14 <I2C_Init+0x1a>
     bfe:	80 91 a6 00 	lds	r24, 0x00A6	; 0x8000a6 <I2C_CH_0_PRESCALER>
     c02:	81 b9       	out	0x01, r24	; 1
     c04:	80 91 a4 00 	lds	r24, 0x00A4	; 0x8000a4 <I2C_CH_0_BIT_RATE>
     c08:	80 b9       	out	0x00, r24	; 0
     c0a:	80 91 a5 00 	lds	r24, 0x00A5	; 0x8000a5 <I2C_CH_0_CONTROL_MASK>
     c0e:	86 bf       	out	0x36, r24	; 54
     c10:	80 e0       	ldi	r24, 0x00	; 0
     c12:	08 95       	ret
     c14:	82 e0       	ldi	r24, 0x02	; 2
     c16:	08 95       	ret

00000c18 <I2C_SetSlaveAddress>:
     c18:	81 11       	cpse	r24, r1
     c1a:	02 c0       	rjmp	.+4      	; 0xc20 <I2C_SetSlaveAddress+0x8>
     c1c:	62 b9       	out	0x02, r22	; 2
     c1e:	08 95       	ret
     c20:	82 e0       	ldi	r24, 0x02	; 2
     c22:	08 95       	ret

00000c24 <I2C_Start>:
     c24:	81 11       	cpse	r24, r1
     c26:	06 c0       	rjmp	.+12     	; 0xc34 <I2C_Start+0x10>
     c28:	86 b7       	in	r24, 0x36	; 54
     c2a:	83 70       	andi	r24, 0x03	; 3
     c2c:	84 6a       	ori	r24, 0xA4	; 164
     c2e:	86 bf       	out	0x36, r24	; 54
     c30:	80 e0       	ldi	r24, 0x00	; 0
     c32:	08 95       	ret
     c34:	82 e0       	ldi	r24, 0x02	; 2
     c36:	08 95       	ret

00000c38 <I2C_Write>:
     c38:	81 11       	cpse	r24, r1
     c3a:	07 c0       	rjmp	.+14     	; 0xc4a <I2C_Write+0x12>
     c3c:	63 b9       	out	0x03, r22	; 3
     c3e:	86 b7       	in	r24, 0x36	; 54
     c40:	83 70       	andi	r24, 0x03	; 3
     c42:	84 68       	ori	r24, 0x84	; 132
     c44:	86 bf       	out	0x36, r24	; 54
     c46:	80 e0       	ldi	r24, 0x00	; 0
     c48:	08 95       	ret
     c4a:	82 e0       	ldi	r24, 0x02	; 2
     c4c:	08 95       	ret

00000c4e <I2C_ReadAck>:
     c4e:	61 15       	cp	r22, r1
     c50:	71 05       	cpc	r23, r1
     c52:	51 f0       	breq	.+20     	; 0xc68 <I2C_ReadAck+0x1a>
     c54:	81 11       	cpse	r24, r1
     c56:	0a c0       	rjmp	.+20     	; 0xc6c <I2C_ReadAck+0x1e>
     c58:	86 b7       	in	r24, 0x36	; 54
     c5a:	80 6c       	ori	r24, 0xC0	; 192
     c5c:	86 bf       	out	0x36, r24	; 54
     c5e:	83 b1       	in	r24, 0x03	; 3
     c60:	fb 01       	movw	r30, r22
     c62:	80 83       	st	Z, r24
     c64:	80 e0       	ldi	r24, 0x00	; 0
     c66:	08 95       	ret
     c68:	81 e0       	ldi	r24, 0x01	; 1
     c6a:	08 95       	ret
     c6c:	82 e0       	ldi	r24, 0x02	; 2
     c6e:	08 95       	ret

00000c70 <I2C_Stop>:
     c70:	81 11       	cpse	r24, r1
     c72:	0a c0       	rjmp	.+20     	; 0xc88 <I2C_Stop+0x18>
     c74:	86 b7       	in	r24, 0x36	; 54
     c76:	83 70       	andi	r24, 0x03	; 3
     c78:	84 69       	ori	r24, 0x94	; 148
     c7a:	86 bf       	out	0x36, r24	; 54
     c7c:	96 b7       	in	r25, 0x36	; 54
     c7e:	89 2f       	mov	r24, r25
     c80:	80 71       	andi	r24, 0x10	; 16
     c82:	94 fd       	sbrc	r25, 4
     c84:	fb cf       	rjmp	.-10     	; 0xc7c <I2C_Stop+0xc>
     c86:	08 95       	ret
     c88:	82 e0       	ldi	r24, 0x02	; 2
     c8a:	08 95       	ret

00000c8c <I2C_Status>:
     c8c:	61 15       	cp	r22, r1
     c8e:	71 05       	cpc	r23, r1
     c90:	41 f0       	breq	.+16     	; 0xca2 <I2C_Status+0x16>
     c92:	81 11       	cpse	r24, r1
     c94:	08 c0       	rjmp	.+16     	; 0xca6 <I2C_Status+0x1a>
     c96:	81 b1       	in	r24, 0x01	; 1
     c98:	88 7f       	andi	r24, 0xF8	; 248
     c9a:	fb 01       	movw	r30, r22
     c9c:	80 83       	st	Z, r24
     c9e:	80 e0       	ldi	r24, 0x00	; 0
     ca0:	08 95       	ret
     ca2:	81 e0       	ldi	r24, 0x01	; 1
     ca4:	08 95       	ret
     ca6:	82 e0       	ldi	r24, 0x02	; 2
     ca8:	08 95       	ret

00000caa <I2C_EnableInterrupt>:
     caa:	81 11       	cpse	r24, r1
     cac:	05 c0       	rjmp	.+10     	; 0xcb8 <I2C_EnableInterrupt+0xe>
     cae:	86 b7       	in	r24, 0x36	; 54
     cb0:	81 60       	ori	r24, 0x01	; 1
     cb2:	86 bf       	out	0x36, r24	; 54
     cb4:	80 e0       	ldi	r24, 0x00	; 0
     cb6:	08 95       	ret
     cb8:	82 e0       	ldi	r24, 0x02	; 2
     cba:	08 95       	ret

00000cbc <I2C_ClearIntFlag>:
{
   /* variable to store the addresses of the required channel */
   volatile uint8_t * ptr_I2CControlR;
   
   /* get the required I2C data */
   switch(I2C_CH)
     cbc:	81 11       	cpse	r24, r1
     cbe:	05 c0       	rjmp	.+10     	; 0xcca <I2C_ClearIntFlag+0xe>
      default:
         return E_I2C_INVALID_CH;
   }
   
   /* clear interrupt flag */
   *ptr_I2CControlR |= I2C_INTERRUPT_FLAG;
     cc0:	86 b7       	in	r24, 0x36	; 54
     cc2:	80 68       	ori	r24, 0x80	; 128
     cc4:	86 bf       	out	0x36, r24	; 54
   
   /* return success message */
   return E_I2C_SUCCESS;
     cc6:	80 e0       	ldi	r24, 0x00	; 0
     cc8:	08 95       	ret
      case I2C_CH_0:
         ptr_I2CControlR = &I2C_CONTROL_R;
         break;
      #endif
      default:
         return E_I2C_INVALID_CH;
     cca:	82 e0       	ldi	r24, 0x02	; 2
   /* clear interrupt flag */
   *ptr_I2CControlR |= I2C_INTERRUPT_FLAG;
   
   /* return success message */
   return E_I2C_SUCCESS;
     ccc:	08 95       	ret

00000cce <INTERRUPTS_Enable>:
/**
* @brief: This function disables global interrupts.
*/
void INTERRUPTS_Disable(void)
{
   CLEAR_BIT(SREG, BIT7);
     cce:	8f b7       	in	r24, 0x3f	; 63
     cd0:	80 68       	ori	r24, 0x80	; 128
     cd2:	8f bf       	out	0x3f, r24	; 63
     cd4:	08 95       	ret

00000cd6 <__vector_1>:

/**
* @brief: INT0 ISR.
*/
ISR(INT0_IRQ)
{
     cd6:	1f 92       	push	r1
     cd8:	0f 92       	push	r0
     cda:	0f b6       	in	r0, 0x3f	; 63
     cdc:	0f 92       	push	r0
     cde:	11 24       	eor	r1, r1
     ce0:	2f 93       	push	r18
     ce2:	3f 93       	push	r19
     ce4:	4f 93       	push	r20
     ce6:	5f 93       	push	r21
     ce8:	6f 93       	push	r22
     cea:	7f 93       	push	r23
     cec:	8f 93       	push	r24
     cee:	9f 93       	push	r25
     cf0:	af 93       	push	r26
     cf2:	bf 93       	push	r27
     cf4:	ef 93       	push	r30
     cf6:	ff 93       	push	r31
   if(aptr_ISRAddress[INT0_VECTOR_NUMBER] != NULL_PTR)
     cf8:	e0 91 16 01 	lds	r30, 0x0116	; 0x800116 <aptr_ISRAddress>
     cfc:	f0 91 17 01 	lds	r31, 0x0117	; 0x800117 <aptr_ISRAddress+0x1>
     d00:	30 97       	sbiw	r30, 0x00	; 0
     d02:	09 f0       	breq	.+2      	; 0xd06 <__vector_1+0x30>
   {
      aptr_ISRAddress[INT0_VECTOR_NUMBER]();
     d04:	09 95       	icall
   }
}
     d06:	ff 91       	pop	r31
     d08:	ef 91       	pop	r30
     d0a:	bf 91       	pop	r27
     d0c:	af 91       	pop	r26
     d0e:	9f 91       	pop	r25
     d10:	8f 91       	pop	r24
     d12:	7f 91       	pop	r23
     d14:	6f 91       	pop	r22
     d16:	5f 91       	pop	r21
     d18:	4f 91       	pop	r20
     d1a:	3f 91       	pop	r19
     d1c:	2f 91       	pop	r18
     d1e:	0f 90       	pop	r0
     d20:	0f be       	out	0x3f, r0	; 63
     d22:	0f 90       	pop	r0
     d24:	1f 90       	pop	r1
     d26:	18 95       	reti

00000d28 <__vector_2>:

/**
* @brief: INT1 ISR.
*/
ISR(INT1_IRQ)
{
     d28:	1f 92       	push	r1
     d2a:	0f 92       	push	r0
     d2c:	0f b6       	in	r0, 0x3f	; 63
     d2e:	0f 92       	push	r0
     d30:	11 24       	eor	r1, r1
     d32:	2f 93       	push	r18
     d34:	3f 93       	push	r19
     d36:	4f 93       	push	r20
     d38:	5f 93       	push	r21
     d3a:	6f 93       	push	r22
     d3c:	7f 93       	push	r23
     d3e:	8f 93       	push	r24
     d40:	9f 93       	push	r25
     d42:	af 93       	push	r26
     d44:	bf 93       	push	r27
     d46:	ef 93       	push	r30
     d48:	ff 93       	push	r31
   if(aptr_ISRAddress[INT1_VECTOR_NUMBER] != NULL_PTR)
     d4a:	e0 91 18 01 	lds	r30, 0x0118	; 0x800118 <aptr_ISRAddress+0x2>
     d4e:	f0 91 19 01 	lds	r31, 0x0119	; 0x800119 <aptr_ISRAddress+0x3>
     d52:	30 97       	sbiw	r30, 0x00	; 0
     d54:	09 f0       	breq	.+2      	; 0xd58 <__vector_2+0x30>
   {
      aptr_ISRAddress[INT1_VECTOR_NUMBER]();
     d56:	09 95       	icall
   }
}
     d58:	ff 91       	pop	r31
     d5a:	ef 91       	pop	r30
     d5c:	bf 91       	pop	r27
     d5e:	af 91       	pop	r26
     d60:	9f 91       	pop	r25
     d62:	8f 91       	pop	r24
     d64:	7f 91       	pop	r23
     d66:	6f 91       	pop	r22
     d68:	5f 91       	pop	r21
     d6a:	4f 91       	pop	r20
     d6c:	3f 91       	pop	r19
     d6e:	2f 91       	pop	r18
     d70:	0f 90       	pop	r0
     d72:	0f be       	out	0x3f, r0	; 63
     d74:	0f 90       	pop	r0
     d76:	1f 90       	pop	r1
     d78:	18 95       	reti

00000d7a <__vector_3>:

/**
* @brief: INT2 ISR.
*/
ISR(INT2_IRQ)
{
     d7a:	1f 92       	push	r1
     d7c:	0f 92       	push	r0
     d7e:	0f b6       	in	r0, 0x3f	; 63
     d80:	0f 92       	push	r0
     d82:	11 24       	eor	r1, r1
     d84:	2f 93       	push	r18
     d86:	3f 93       	push	r19
     d88:	4f 93       	push	r20
     d8a:	5f 93       	push	r21
     d8c:	6f 93       	push	r22
     d8e:	7f 93       	push	r23
     d90:	8f 93       	push	r24
     d92:	9f 93       	push	r25
     d94:	af 93       	push	r26
     d96:	bf 93       	push	r27
     d98:	ef 93       	push	r30
     d9a:	ff 93       	push	r31
   if(aptr_ISRAddress[INT2_VECTOR_NUMBER] != NULL_PTR)
     d9c:	e0 91 1a 01 	lds	r30, 0x011A	; 0x80011a <aptr_ISRAddress+0x4>
     da0:	f0 91 1b 01 	lds	r31, 0x011B	; 0x80011b <aptr_ISRAddress+0x5>
     da4:	30 97       	sbiw	r30, 0x00	; 0
     da6:	09 f0       	breq	.+2      	; 0xdaa <__vector_3+0x30>
   {
      aptr_ISRAddress[INT2_VECTOR_NUMBER]();
     da8:	09 95       	icall
   }
}
     daa:	ff 91       	pop	r31
     dac:	ef 91       	pop	r30
     dae:	bf 91       	pop	r27
     db0:	af 91       	pop	r26
     db2:	9f 91       	pop	r25
     db4:	8f 91       	pop	r24
     db6:	7f 91       	pop	r23
     db8:	6f 91       	pop	r22
     dba:	5f 91       	pop	r21
     dbc:	4f 91       	pop	r20
     dbe:	3f 91       	pop	r19
     dc0:	2f 91       	pop	r18
     dc2:	0f 90       	pop	r0
     dc4:	0f be       	out	0x3f, r0	; 63
     dc6:	0f 90       	pop	r0
     dc8:	1f 90       	pop	r1
     dca:	18 95       	reti

00000dcc <__vector_4>:

/**
* @brief: TIMER2_COMP ISR.
*/
ISR(TIMER2_COMP_IRQ)
{
     dcc:	1f 92       	push	r1
     dce:	0f 92       	push	r0
     dd0:	0f b6       	in	r0, 0x3f	; 63
     dd2:	0f 92       	push	r0
     dd4:	11 24       	eor	r1, r1
     dd6:	2f 93       	push	r18
     dd8:	3f 93       	push	r19
     dda:	4f 93       	push	r20
     ddc:	5f 93       	push	r21
     dde:	6f 93       	push	r22
     de0:	7f 93       	push	r23
     de2:	8f 93       	push	r24
     de4:	9f 93       	push	r25
     de6:	af 93       	push	r26
     de8:	bf 93       	push	r27
     dea:	ef 93       	push	r30
     dec:	ff 93       	push	r31
   if(aptr_ISRAddress[TIMER2_COMP_VECTOR_NUMBER] != NULL_PTR)
     dee:	e0 91 1c 01 	lds	r30, 0x011C	; 0x80011c <aptr_ISRAddress+0x6>
     df2:	f0 91 1d 01 	lds	r31, 0x011D	; 0x80011d <aptr_ISRAddress+0x7>
     df6:	30 97       	sbiw	r30, 0x00	; 0
     df8:	09 f0       	breq	.+2      	; 0xdfc <__vector_4+0x30>
   {
      aptr_ISRAddress[TIMER2_COMP_VECTOR_NUMBER]();
     dfa:	09 95       	icall
   }
}
     dfc:	ff 91       	pop	r31
     dfe:	ef 91       	pop	r30
     e00:	bf 91       	pop	r27
     e02:	af 91       	pop	r26
     e04:	9f 91       	pop	r25
     e06:	8f 91       	pop	r24
     e08:	7f 91       	pop	r23
     e0a:	6f 91       	pop	r22
     e0c:	5f 91       	pop	r21
     e0e:	4f 91       	pop	r20
     e10:	3f 91       	pop	r19
     e12:	2f 91       	pop	r18
     e14:	0f 90       	pop	r0
     e16:	0f be       	out	0x3f, r0	; 63
     e18:	0f 90       	pop	r0
     e1a:	1f 90       	pop	r1
     e1c:	18 95       	reti

00000e1e <__vector_5>:

/**
* @brief: TIMER2_OVF ISR.
*/
ISR(TIMER2_OVF_IRQ)
{
     e1e:	1f 92       	push	r1
     e20:	0f 92       	push	r0
     e22:	0f b6       	in	r0, 0x3f	; 63
     e24:	0f 92       	push	r0
     e26:	11 24       	eor	r1, r1
     e28:	2f 93       	push	r18
     e2a:	3f 93       	push	r19
     e2c:	4f 93       	push	r20
     e2e:	5f 93       	push	r21
     e30:	6f 93       	push	r22
     e32:	7f 93       	push	r23
     e34:	8f 93       	push	r24
     e36:	9f 93       	push	r25
     e38:	af 93       	push	r26
     e3a:	bf 93       	push	r27
     e3c:	ef 93       	push	r30
     e3e:	ff 93       	push	r31
   if(aptr_ISRAddress[TIMER2_OVF_VECTOR_NUMBER] != NULL_PTR)
     e40:	e0 91 1e 01 	lds	r30, 0x011E	; 0x80011e <aptr_ISRAddress+0x8>
     e44:	f0 91 1f 01 	lds	r31, 0x011F	; 0x80011f <aptr_ISRAddress+0x9>
     e48:	30 97       	sbiw	r30, 0x00	; 0
     e4a:	09 f0       	breq	.+2      	; 0xe4e <__vector_5+0x30>
   {
      aptr_ISRAddress[TIMER2_OVF_VECTOR_NUMBER]();
     e4c:	09 95       	icall
   }
}
     e4e:	ff 91       	pop	r31
     e50:	ef 91       	pop	r30
     e52:	bf 91       	pop	r27
     e54:	af 91       	pop	r26
     e56:	9f 91       	pop	r25
     e58:	8f 91       	pop	r24
     e5a:	7f 91       	pop	r23
     e5c:	6f 91       	pop	r22
     e5e:	5f 91       	pop	r21
     e60:	4f 91       	pop	r20
     e62:	3f 91       	pop	r19
     e64:	2f 91       	pop	r18
     e66:	0f 90       	pop	r0
     e68:	0f be       	out	0x3f, r0	; 63
     e6a:	0f 90       	pop	r0
     e6c:	1f 90       	pop	r1
     e6e:	18 95       	reti

00000e70 <__vector_6>:

/**
* @brief: TIMER1_CAPT ISR.
*/
ISR(TIMER1_CAPT_IRQ)
{
     e70:	1f 92       	push	r1
     e72:	0f 92       	push	r0
     e74:	0f b6       	in	r0, 0x3f	; 63
     e76:	0f 92       	push	r0
     e78:	11 24       	eor	r1, r1
     e7a:	2f 93       	push	r18
     e7c:	3f 93       	push	r19
     e7e:	4f 93       	push	r20
     e80:	5f 93       	push	r21
     e82:	6f 93       	push	r22
     e84:	7f 93       	push	r23
     e86:	8f 93       	push	r24
     e88:	9f 93       	push	r25
     e8a:	af 93       	push	r26
     e8c:	bf 93       	push	r27
     e8e:	ef 93       	push	r30
     e90:	ff 93       	push	r31
   if(aptr_ISRAddress[TIMER1_CAPT_VECTOR_NUMBER] != NULL_PTR)
     e92:	e0 91 20 01 	lds	r30, 0x0120	; 0x800120 <aptr_ISRAddress+0xa>
     e96:	f0 91 21 01 	lds	r31, 0x0121	; 0x800121 <aptr_ISRAddress+0xb>
     e9a:	30 97       	sbiw	r30, 0x00	; 0
     e9c:	09 f0       	breq	.+2      	; 0xea0 <__vector_6+0x30>
   {
      aptr_ISRAddress[TIMER1_CAPT_VECTOR_NUMBER]();
     e9e:	09 95       	icall
   }
}
     ea0:	ff 91       	pop	r31
     ea2:	ef 91       	pop	r30
     ea4:	bf 91       	pop	r27
     ea6:	af 91       	pop	r26
     ea8:	9f 91       	pop	r25
     eaa:	8f 91       	pop	r24
     eac:	7f 91       	pop	r23
     eae:	6f 91       	pop	r22
     eb0:	5f 91       	pop	r21
     eb2:	4f 91       	pop	r20
     eb4:	3f 91       	pop	r19
     eb6:	2f 91       	pop	r18
     eb8:	0f 90       	pop	r0
     eba:	0f be       	out	0x3f, r0	; 63
     ebc:	0f 90       	pop	r0
     ebe:	1f 90       	pop	r1
     ec0:	18 95       	reti

00000ec2 <__vector_7>:

/**
* @brief: TIMER1_COMPA ISR.
*/
ISR(TIMER1_COMPA_IRQ)
{
     ec2:	1f 92       	push	r1
     ec4:	0f 92       	push	r0
     ec6:	0f b6       	in	r0, 0x3f	; 63
     ec8:	0f 92       	push	r0
     eca:	11 24       	eor	r1, r1
     ecc:	2f 93       	push	r18
     ece:	3f 93       	push	r19
     ed0:	4f 93       	push	r20
     ed2:	5f 93       	push	r21
     ed4:	6f 93       	push	r22
     ed6:	7f 93       	push	r23
     ed8:	8f 93       	push	r24
     eda:	9f 93       	push	r25
     edc:	af 93       	push	r26
     ede:	bf 93       	push	r27
     ee0:	ef 93       	push	r30
     ee2:	ff 93       	push	r31
   if(aptr_ISRAddress[TIMER1_COMPA_VECTOR_NUMBER] != NULL_PTR)
     ee4:	e0 91 22 01 	lds	r30, 0x0122	; 0x800122 <aptr_ISRAddress+0xc>
     ee8:	f0 91 23 01 	lds	r31, 0x0123	; 0x800123 <aptr_ISRAddress+0xd>
     eec:	30 97       	sbiw	r30, 0x00	; 0
     eee:	09 f0       	breq	.+2      	; 0xef2 <__vector_7+0x30>
   {
      aptr_ISRAddress[TIMER1_COMPA_VECTOR_NUMBER]();
     ef0:	09 95       	icall
   }
}
     ef2:	ff 91       	pop	r31
     ef4:	ef 91       	pop	r30
     ef6:	bf 91       	pop	r27
     ef8:	af 91       	pop	r26
     efa:	9f 91       	pop	r25
     efc:	8f 91       	pop	r24
     efe:	7f 91       	pop	r23
     f00:	6f 91       	pop	r22
     f02:	5f 91       	pop	r21
     f04:	4f 91       	pop	r20
     f06:	3f 91       	pop	r19
     f08:	2f 91       	pop	r18
     f0a:	0f 90       	pop	r0
     f0c:	0f be       	out	0x3f, r0	; 63
     f0e:	0f 90       	pop	r0
     f10:	1f 90       	pop	r1
     f12:	18 95       	reti

00000f14 <__vector_8>:

/**
* @brief: TIMER1_COMPB ISR.
*/
ISR(TIMER1_COMPB_IRQ)
{
     f14:	1f 92       	push	r1
     f16:	0f 92       	push	r0
     f18:	0f b6       	in	r0, 0x3f	; 63
     f1a:	0f 92       	push	r0
     f1c:	11 24       	eor	r1, r1
     f1e:	2f 93       	push	r18
     f20:	3f 93       	push	r19
     f22:	4f 93       	push	r20
     f24:	5f 93       	push	r21
     f26:	6f 93       	push	r22
     f28:	7f 93       	push	r23
     f2a:	8f 93       	push	r24
     f2c:	9f 93       	push	r25
     f2e:	af 93       	push	r26
     f30:	bf 93       	push	r27
     f32:	ef 93       	push	r30
     f34:	ff 93       	push	r31
   if(aptr_ISRAddress[TIMER1_COMPB_VECTOR_NUMBER] != NULL_PTR)
     f36:	e0 91 24 01 	lds	r30, 0x0124	; 0x800124 <aptr_ISRAddress+0xe>
     f3a:	f0 91 25 01 	lds	r31, 0x0125	; 0x800125 <aptr_ISRAddress+0xf>
     f3e:	30 97       	sbiw	r30, 0x00	; 0
     f40:	09 f0       	breq	.+2      	; 0xf44 <__vector_8+0x30>
   {
      aptr_ISRAddress[TIMER1_COMPB_VECTOR_NUMBER]();
     f42:	09 95       	icall
   }
}
     f44:	ff 91       	pop	r31
     f46:	ef 91       	pop	r30
     f48:	bf 91       	pop	r27
     f4a:	af 91       	pop	r26
     f4c:	9f 91       	pop	r25
     f4e:	8f 91       	pop	r24
     f50:	7f 91       	pop	r23
     f52:	6f 91       	pop	r22
     f54:	5f 91       	pop	r21
     f56:	4f 91       	pop	r20
     f58:	3f 91       	pop	r19
     f5a:	2f 91       	pop	r18
     f5c:	0f 90       	pop	r0
     f5e:	0f be       	out	0x3f, r0	; 63
     f60:	0f 90       	pop	r0
     f62:	1f 90       	pop	r1
     f64:	18 95       	reti

00000f66 <__vector_9>:

/**
* @brief: TIMER1_OVF ISR.
*/
ISR(TIMER1_OVF_IRQ)
{
     f66:	1f 92       	push	r1
     f68:	0f 92       	push	r0
     f6a:	0f b6       	in	r0, 0x3f	; 63
     f6c:	0f 92       	push	r0
     f6e:	11 24       	eor	r1, r1
     f70:	2f 93       	push	r18
     f72:	3f 93       	push	r19
     f74:	4f 93       	push	r20
     f76:	5f 93       	push	r21
     f78:	6f 93       	push	r22
     f7a:	7f 93       	push	r23
     f7c:	8f 93       	push	r24
     f7e:	9f 93       	push	r25
     f80:	af 93       	push	r26
     f82:	bf 93       	push	r27
     f84:	ef 93       	push	r30
     f86:	ff 93       	push	r31
   if(aptr_ISRAddress[TIMER1_OVF_VECTOR_NUMBER] != NULL_PTR)
     f88:	e0 91 26 01 	lds	r30, 0x0126	; 0x800126 <aptr_ISRAddress+0x10>
     f8c:	f0 91 27 01 	lds	r31, 0x0127	; 0x800127 <aptr_ISRAddress+0x11>
     f90:	30 97       	sbiw	r30, 0x00	; 0
     f92:	09 f0       	breq	.+2      	; 0xf96 <__vector_9+0x30>
   {
      aptr_ISRAddress[TIMER1_OVF_VECTOR_NUMBER]();
     f94:	09 95       	icall
   }
}
     f96:	ff 91       	pop	r31
     f98:	ef 91       	pop	r30
     f9a:	bf 91       	pop	r27
     f9c:	af 91       	pop	r26
     f9e:	9f 91       	pop	r25
     fa0:	8f 91       	pop	r24
     fa2:	7f 91       	pop	r23
     fa4:	6f 91       	pop	r22
     fa6:	5f 91       	pop	r21
     fa8:	4f 91       	pop	r20
     faa:	3f 91       	pop	r19
     fac:	2f 91       	pop	r18
     fae:	0f 90       	pop	r0
     fb0:	0f be       	out	0x3f, r0	; 63
     fb2:	0f 90       	pop	r0
     fb4:	1f 90       	pop	r1
     fb6:	18 95       	reti

00000fb8 <__vector_10>:

/**
* @brief: TIMER0_COMP ISR.
*/
ISR(TIMER0_COMP_IRQ)
{
     fb8:	1f 92       	push	r1
     fba:	0f 92       	push	r0
     fbc:	0f b6       	in	r0, 0x3f	; 63
     fbe:	0f 92       	push	r0
     fc0:	11 24       	eor	r1, r1
     fc2:	2f 93       	push	r18
     fc4:	3f 93       	push	r19
     fc6:	4f 93       	push	r20
     fc8:	5f 93       	push	r21
     fca:	6f 93       	push	r22
     fcc:	7f 93       	push	r23
     fce:	8f 93       	push	r24
     fd0:	9f 93       	push	r25
     fd2:	af 93       	push	r26
     fd4:	bf 93       	push	r27
     fd6:	ef 93       	push	r30
     fd8:	ff 93       	push	r31
   if(aptr_ISRAddress[TIMER0_COMP_VECTOR_NUMBER] != NULL_PTR)
     fda:	e0 91 28 01 	lds	r30, 0x0128	; 0x800128 <aptr_ISRAddress+0x12>
     fde:	f0 91 29 01 	lds	r31, 0x0129	; 0x800129 <aptr_ISRAddress+0x13>
     fe2:	30 97       	sbiw	r30, 0x00	; 0
     fe4:	09 f0       	breq	.+2      	; 0xfe8 <__vector_10+0x30>
   {
      aptr_ISRAddress[TIMER0_COMP_VECTOR_NUMBER]();
     fe6:	09 95       	icall
   }
}
     fe8:	ff 91       	pop	r31
     fea:	ef 91       	pop	r30
     fec:	bf 91       	pop	r27
     fee:	af 91       	pop	r26
     ff0:	9f 91       	pop	r25
     ff2:	8f 91       	pop	r24
     ff4:	7f 91       	pop	r23
     ff6:	6f 91       	pop	r22
     ff8:	5f 91       	pop	r21
     ffa:	4f 91       	pop	r20
     ffc:	3f 91       	pop	r19
     ffe:	2f 91       	pop	r18
    1000:	0f 90       	pop	r0
    1002:	0f be       	out	0x3f, r0	; 63
    1004:	0f 90       	pop	r0
    1006:	1f 90       	pop	r1
    1008:	18 95       	reti

0000100a <__vector_11>:

/**
* @brief: TIMER0_OVF ISR.
*/
ISR(TIMER0_OVF_IRQ)
{
    100a:	1f 92       	push	r1
    100c:	0f 92       	push	r0
    100e:	0f b6       	in	r0, 0x3f	; 63
    1010:	0f 92       	push	r0
    1012:	11 24       	eor	r1, r1
    1014:	2f 93       	push	r18
    1016:	3f 93       	push	r19
    1018:	4f 93       	push	r20
    101a:	5f 93       	push	r21
    101c:	6f 93       	push	r22
    101e:	7f 93       	push	r23
    1020:	8f 93       	push	r24
    1022:	9f 93       	push	r25
    1024:	af 93       	push	r26
    1026:	bf 93       	push	r27
    1028:	ef 93       	push	r30
    102a:	ff 93       	push	r31
   if(aptr_ISRAddress[TIMER0_OVF_VECTOR_NUMBER] != NULL_PTR)
    102c:	e0 91 2a 01 	lds	r30, 0x012A	; 0x80012a <aptr_ISRAddress+0x14>
    1030:	f0 91 2b 01 	lds	r31, 0x012B	; 0x80012b <aptr_ISRAddress+0x15>
    1034:	30 97       	sbiw	r30, 0x00	; 0
    1036:	09 f0       	breq	.+2      	; 0x103a <__vector_11+0x30>
   {
      aptr_ISRAddress[TIMER0_OVF_VECTOR_NUMBER]();
    1038:	09 95       	icall
   }
}
    103a:	ff 91       	pop	r31
    103c:	ef 91       	pop	r30
    103e:	bf 91       	pop	r27
    1040:	af 91       	pop	r26
    1042:	9f 91       	pop	r25
    1044:	8f 91       	pop	r24
    1046:	7f 91       	pop	r23
    1048:	6f 91       	pop	r22
    104a:	5f 91       	pop	r21
    104c:	4f 91       	pop	r20
    104e:	3f 91       	pop	r19
    1050:	2f 91       	pop	r18
    1052:	0f 90       	pop	r0
    1054:	0f be       	out	0x3f, r0	; 63
    1056:	0f 90       	pop	r0
    1058:	1f 90       	pop	r1
    105a:	18 95       	reti

0000105c <__vector_12>:

/**
* @brief: SPI_STC ISR.
*/
ISR(SPI_STC_IRQ)
{
    105c:	1f 92       	push	r1
    105e:	0f 92       	push	r0
    1060:	0f b6       	in	r0, 0x3f	; 63
    1062:	0f 92       	push	r0
    1064:	11 24       	eor	r1, r1
    1066:	2f 93       	push	r18
    1068:	3f 93       	push	r19
    106a:	4f 93       	push	r20
    106c:	5f 93       	push	r21
    106e:	6f 93       	push	r22
    1070:	7f 93       	push	r23
    1072:	8f 93       	push	r24
    1074:	9f 93       	push	r25
    1076:	af 93       	push	r26
    1078:	bf 93       	push	r27
    107a:	ef 93       	push	r30
    107c:	ff 93       	push	r31
   if(aptr_ISRAddress[SPI_STC_VECTOR_NUMBER] != NULL_PTR)
    107e:	e0 91 2c 01 	lds	r30, 0x012C	; 0x80012c <aptr_ISRAddress+0x16>
    1082:	f0 91 2d 01 	lds	r31, 0x012D	; 0x80012d <aptr_ISRAddress+0x17>
    1086:	30 97       	sbiw	r30, 0x00	; 0
    1088:	09 f0       	breq	.+2      	; 0x108c <__vector_12+0x30>
   {
      aptr_ISRAddress[SPI_STC_VECTOR_NUMBER]();
    108a:	09 95       	icall
   }
}
    108c:	ff 91       	pop	r31
    108e:	ef 91       	pop	r30
    1090:	bf 91       	pop	r27
    1092:	af 91       	pop	r26
    1094:	9f 91       	pop	r25
    1096:	8f 91       	pop	r24
    1098:	7f 91       	pop	r23
    109a:	6f 91       	pop	r22
    109c:	5f 91       	pop	r21
    109e:	4f 91       	pop	r20
    10a0:	3f 91       	pop	r19
    10a2:	2f 91       	pop	r18
    10a4:	0f 90       	pop	r0
    10a6:	0f be       	out	0x3f, r0	; 63
    10a8:	0f 90       	pop	r0
    10aa:	1f 90       	pop	r1
    10ac:	18 95       	reti

000010ae <__vector_13>:

/**
* @brief: USART_RXC ISR.
*/
ISR(USART_RXC_IRQ)
{
    10ae:	1f 92       	push	r1
    10b0:	0f 92       	push	r0
    10b2:	0f b6       	in	r0, 0x3f	; 63
    10b4:	0f 92       	push	r0
    10b6:	11 24       	eor	r1, r1
    10b8:	2f 93       	push	r18
    10ba:	3f 93       	push	r19
    10bc:	4f 93       	push	r20
    10be:	5f 93       	push	r21
    10c0:	6f 93       	push	r22
    10c2:	7f 93       	push	r23
    10c4:	8f 93       	push	r24
    10c6:	9f 93       	push	r25
    10c8:	af 93       	push	r26
    10ca:	bf 93       	push	r27
    10cc:	ef 93       	push	r30
    10ce:	ff 93       	push	r31
   if(aptr_ISRAddress[USART_RXC_VECTOR_NUMBER] != NULL_PTR)
    10d0:	e0 91 2e 01 	lds	r30, 0x012E	; 0x80012e <aptr_ISRAddress+0x18>
    10d4:	f0 91 2f 01 	lds	r31, 0x012F	; 0x80012f <aptr_ISRAddress+0x19>
    10d8:	30 97       	sbiw	r30, 0x00	; 0
    10da:	09 f0       	breq	.+2      	; 0x10de <__vector_13+0x30>
   {
      aptr_ISRAddress[USART_RXC_VECTOR_NUMBER]();
    10dc:	09 95       	icall
   }
}
    10de:	ff 91       	pop	r31
    10e0:	ef 91       	pop	r30
    10e2:	bf 91       	pop	r27
    10e4:	af 91       	pop	r26
    10e6:	9f 91       	pop	r25
    10e8:	8f 91       	pop	r24
    10ea:	7f 91       	pop	r23
    10ec:	6f 91       	pop	r22
    10ee:	5f 91       	pop	r21
    10f0:	4f 91       	pop	r20
    10f2:	3f 91       	pop	r19
    10f4:	2f 91       	pop	r18
    10f6:	0f 90       	pop	r0
    10f8:	0f be       	out	0x3f, r0	; 63
    10fa:	0f 90       	pop	r0
    10fc:	1f 90       	pop	r1
    10fe:	18 95       	reti

00001100 <__vector_14>:

/**
* @brief: USART_UDRE ISR.
*/
ISR(USART_UDRE_IRQ)
{
    1100:	1f 92       	push	r1
    1102:	0f 92       	push	r0
    1104:	0f b6       	in	r0, 0x3f	; 63
    1106:	0f 92       	push	r0
    1108:	11 24       	eor	r1, r1
    110a:	2f 93       	push	r18
    110c:	3f 93       	push	r19
    110e:	4f 93       	push	r20
    1110:	5f 93       	push	r21
    1112:	6f 93       	push	r22
    1114:	7f 93       	push	r23
    1116:	8f 93       	push	r24
    1118:	9f 93       	push	r25
    111a:	af 93       	push	r26
    111c:	bf 93       	push	r27
    111e:	ef 93       	push	r30
    1120:	ff 93       	push	r31
   if(aptr_ISRAddress[USART_UDRE_VECTOR_NUMBER] != NULL_PTR)
    1122:	e0 91 30 01 	lds	r30, 0x0130	; 0x800130 <aptr_ISRAddress+0x1a>
    1126:	f0 91 31 01 	lds	r31, 0x0131	; 0x800131 <aptr_ISRAddress+0x1b>
    112a:	30 97       	sbiw	r30, 0x00	; 0
    112c:	09 f0       	breq	.+2      	; 0x1130 <__vector_14+0x30>
   {
      aptr_ISRAddress[USART_UDRE_VECTOR_NUMBER]();
    112e:	09 95       	icall
   }
}
    1130:	ff 91       	pop	r31
    1132:	ef 91       	pop	r30
    1134:	bf 91       	pop	r27
    1136:	af 91       	pop	r26
    1138:	9f 91       	pop	r25
    113a:	8f 91       	pop	r24
    113c:	7f 91       	pop	r23
    113e:	6f 91       	pop	r22
    1140:	5f 91       	pop	r21
    1142:	4f 91       	pop	r20
    1144:	3f 91       	pop	r19
    1146:	2f 91       	pop	r18
    1148:	0f 90       	pop	r0
    114a:	0f be       	out	0x3f, r0	; 63
    114c:	0f 90       	pop	r0
    114e:	1f 90       	pop	r1
    1150:	18 95       	reti

00001152 <__vector_15>:

/**
* @brief: USART_TXC ISR.
*/
ISR(USART_TXC_IRQ)
{
    1152:	1f 92       	push	r1
    1154:	0f 92       	push	r0
    1156:	0f b6       	in	r0, 0x3f	; 63
    1158:	0f 92       	push	r0
    115a:	11 24       	eor	r1, r1
    115c:	2f 93       	push	r18
    115e:	3f 93       	push	r19
    1160:	4f 93       	push	r20
    1162:	5f 93       	push	r21
    1164:	6f 93       	push	r22
    1166:	7f 93       	push	r23
    1168:	8f 93       	push	r24
    116a:	9f 93       	push	r25
    116c:	af 93       	push	r26
    116e:	bf 93       	push	r27
    1170:	ef 93       	push	r30
    1172:	ff 93       	push	r31
   if(aptr_ISRAddress[USART_TXC_VECTOR_NUMBER] != NULL_PTR)
    1174:	e0 91 32 01 	lds	r30, 0x0132	; 0x800132 <aptr_ISRAddress+0x1c>
    1178:	f0 91 33 01 	lds	r31, 0x0133	; 0x800133 <aptr_ISRAddress+0x1d>
    117c:	30 97       	sbiw	r30, 0x00	; 0
    117e:	09 f0       	breq	.+2      	; 0x1182 <__vector_15+0x30>
   {
      aptr_ISRAddress[USART_TXC_VECTOR_NUMBER]();
    1180:	09 95       	icall
   }
}
    1182:	ff 91       	pop	r31
    1184:	ef 91       	pop	r30
    1186:	bf 91       	pop	r27
    1188:	af 91       	pop	r26
    118a:	9f 91       	pop	r25
    118c:	8f 91       	pop	r24
    118e:	7f 91       	pop	r23
    1190:	6f 91       	pop	r22
    1192:	5f 91       	pop	r21
    1194:	4f 91       	pop	r20
    1196:	3f 91       	pop	r19
    1198:	2f 91       	pop	r18
    119a:	0f 90       	pop	r0
    119c:	0f be       	out	0x3f, r0	; 63
    119e:	0f 90       	pop	r0
    11a0:	1f 90       	pop	r1
    11a2:	18 95       	reti

000011a4 <__vector_16>:

/**
* @brief: ADC ISR.
*/
ISR(ADC_IRQ)
{
    11a4:	1f 92       	push	r1
    11a6:	0f 92       	push	r0
    11a8:	0f b6       	in	r0, 0x3f	; 63
    11aa:	0f 92       	push	r0
    11ac:	11 24       	eor	r1, r1
    11ae:	2f 93       	push	r18
    11b0:	3f 93       	push	r19
    11b2:	4f 93       	push	r20
    11b4:	5f 93       	push	r21
    11b6:	6f 93       	push	r22
    11b8:	7f 93       	push	r23
    11ba:	8f 93       	push	r24
    11bc:	9f 93       	push	r25
    11be:	af 93       	push	r26
    11c0:	bf 93       	push	r27
    11c2:	ef 93       	push	r30
    11c4:	ff 93       	push	r31
   if(aptr_ISRAddress[ADC_VECTOR_NUMBER] != NULL_PTR)
    11c6:	e0 91 34 01 	lds	r30, 0x0134	; 0x800134 <aptr_ISRAddress+0x1e>
    11ca:	f0 91 35 01 	lds	r31, 0x0135	; 0x800135 <aptr_ISRAddress+0x1f>
    11ce:	30 97       	sbiw	r30, 0x00	; 0
    11d0:	09 f0       	breq	.+2      	; 0x11d4 <__vector_16+0x30>
   {
      aptr_ISRAddress[ADC_VECTOR_NUMBER]();
    11d2:	09 95       	icall
   }
}
    11d4:	ff 91       	pop	r31
    11d6:	ef 91       	pop	r30
    11d8:	bf 91       	pop	r27
    11da:	af 91       	pop	r26
    11dc:	9f 91       	pop	r25
    11de:	8f 91       	pop	r24
    11e0:	7f 91       	pop	r23
    11e2:	6f 91       	pop	r22
    11e4:	5f 91       	pop	r21
    11e6:	4f 91       	pop	r20
    11e8:	3f 91       	pop	r19
    11ea:	2f 91       	pop	r18
    11ec:	0f 90       	pop	r0
    11ee:	0f be       	out	0x3f, r0	; 63
    11f0:	0f 90       	pop	r0
    11f2:	1f 90       	pop	r1
    11f4:	18 95       	reti

000011f6 <__vector_17>:

/**
* @brief: EE_RDY ISR.
*/
ISR(EE_RDY_IRQ)
{
    11f6:	1f 92       	push	r1
    11f8:	0f 92       	push	r0
    11fa:	0f b6       	in	r0, 0x3f	; 63
    11fc:	0f 92       	push	r0
    11fe:	11 24       	eor	r1, r1
    1200:	2f 93       	push	r18
    1202:	3f 93       	push	r19
    1204:	4f 93       	push	r20
    1206:	5f 93       	push	r21
    1208:	6f 93       	push	r22
    120a:	7f 93       	push	r23
    120c:	8f 93       	push	r24
    120e:	9f 93       	push	r25
    1210:	af 93       	push	r26
    1212:	bf 93       	push	r27
    1214:	ef 93       	push	r30
    1216:	ff 93       	push	r31
   if(aptr_ISRAddress[EE_RDY_VECTOR_NUMBER] != NULL_PTR)
    1218:	e0 91 36 01 	lds	r30, 0x0136	; 0x800136 <aptr_ISRAddress+0x20>
    121c:	f0 91 37 01 	lds	r31, 0x0137	; 0x800137 <aptr_ISRAddress+0x21>
    1220:	30 97       	sbiw	r30, 0x00	; 0
    1222:	09 f0       	breq	.+2      	; 0x1226 <__vector_17+0x30>
   {
      aptr_ISRAddress[EE_RDY_VECTOR_NUMBER]();
    1224:	09 95       	icall
   }
}
    1226:	ff 91       	pop	r31
    1228:	ef 91       	pop	r30
    122a:	bf 91       	pop	r27
    122c:	af 91       	pop	r26
    122e:	9f 91       	pop	r25
    1230:	8f 91       	pop	r24
    1232:	7f 91       	pop	r23
    1234:	6f 91       	pop	r22
    1236:	5f 91       	pop	r21
    1238:	4f 91       	pop	r20
    123a:	3f 91       	pop	r19
    123c:	2f 91       	pop	r18
    123e:	0f 90       	pop	r0
    1240:	0f be       	out	0x3f, r0	; 63
    1242:	0f 90       	pop	r0
    1244:	1f 90       	pop	r1
    1246:	18 95       	reti

00001248 <__vector_18>:

/**
* @brief: ANA_COMP ISR.
*/
ISR(ANA_COMP_IRQ)
{
    1248:	1f 92       	push	r1
    124a:	0f 92       	push	r0
    124c:	0f b6       	in	r0, 0x3f	; 63
    124e:	0f 92       	push	r0
    1250:	11 24       	eor	r1, r1
    1252:	2f 93       	push	r18
    1254:	3f 93       	push	r19
    1256:	4f 93       	push	r20
    1258:	5f 93       	push	r21
    125a:	6f 93       	push	r22
    125c:	7f 93       	push	r23
    125e:	8f 93       	push	r24
    1260:	9f 93       	push	r25
    1262:	af 93       	push	r26
    1264:	bf 93       	push	r27
    1266:	ef 93       	push	r30
    1268:	ff 93       	push	r31
   if(aptr_ISRAddress[ANA_COMP_VECTOR_NUMBER] != NULL_PTR)
    126a:	e0 91 38 01 	lds	r30, 0x0138	; 0x800138 <aptr_ISRAddress+0x22>
    126e:	f0 91 39 01 	lds	r31, 0x0139	; 0x800139 <aptr_ISRAddress+0x23>
    1272:	30 97       	sbiw	r30, 0x00	; 0
    1274:	09 f0       	breq	.+2      	; 0x1278 <__vector_18+0x30>
   {
      aptr_ISRAddress[ANA_COMP_VECTOR_NUMBER]();
    1276:	09 95       	icall
   }
}
    1278:	ff 91       	pop	r31
    127a:	ef 91       	pop	r30
    127c:	bf 91       	pop	r27
    127e:	af 91       	pop	r26
    1280:	9f 91       	pop	r25
    1282:	8f 91       	pop	r24
    1284:	7f 91       	pop	r23
    1286:	6f 91       	pop	r22
    1288:	5f 91       	pop	r21
    128a:	4f 91       	pop	r20
    128c:	3f 91       	pop	r19
    128e:	2f 91       	pop	r18
    1290:	0f 90       	pop	r0
    1292:	0f be       	out	0x3f, r0	; 63
    1294:	0f 90       	pop	r0
    1296:	1f 90       	pop	r1
    1298:	18 95       	reti

0000129a <__vector_19>:

/**
* @brief: TWI ISR.
*/
ISR(TWI_IRQ)
{
    129a:	1f 92       	push	r1
    129c:	0f 92       	push	r0
    129e:	0f b6       	in	r0, 0x3f	; 63
    12a0:	0f 92       	push	r0
    12a2:	11 24       	eor	r1, r1
    12a4:	2f 93       	push	r18
    12a6:	3f 93       	push	r19
    12a8:	4f 93       	push	r20
    12aa:	5f 93       	push	r21
    12ac:	6f 93       	push	r22
    12ae:	7f 93       	push	r23
    12b0:	8f 93       	push	r24
    12b2:	9f 93       	push	r25
    12b4:	af 93       	push	r26
    12b6:	bf 93       	push	r27
    12b8:	ef 93       	push	r30
    12ba:	ff 93       	push	r31
   if(aptr_ISRAddress[TWI_VECTOR_NUMBER] != NULL_PTR)
    12bc:	e0 91 3a 01 	lds	r30, 0x013A	; 0x80013a <aptr_ISRAddress+0x24>
    12c0:	f0 91 3b 01 	lds	r31, 0x013B	; 0x80013b <aptr_ISRAddress+0x25>
    12c4:	30 97       	sbiw	r30, 0x00	; 0
    12c6:	09 f0       	breq	.+2      	; 0x12ca <__vector_19+0x30>
   {
      aptr_ISRAddress[TWI_VECTOR_NUMBER]();
    12c8:	09 95       	icall
   }
}
    12ca:	ff 91       	pop	r31
    12cc:	ef 91       	pop	r30
    12ce:	bf 91       	pop	r27
    12d0:	af 91       	pop	r26
    12d2:	9f 91       	pop	r25
    12d4:	8f 91       	pop	r24
    12d6:	7f 91       	pop	r23
    12d8:	6f 91       	pop	r22
    12da:	5f 91       	pop	r21
    12dc:	4f 91       	pop	r20
    12de:	3f 91       	pop	r19
    12e0:	2f 91       	pop	r18
    12e2:	0f 90       	pop	r0
    12e4:	0f be       	out	0x3f, r0	; 63
    12e6:	0f 90       	pop	r0
    12e8:	1f 90       	pop	r1
    12ea:	18 95       	reti

000012ec <__vector_20>:

/**
* @brief: SPM_RDY ISR.
*/
ISR(SPM_RDY_IRQ)
{
    12ec:	1f 92       	push	r1
    12ee:	0f 92       	push	r0
    12f0:	0f b6       	in	r0, 0x3f	; 63
    12f2:	0f 92       	push	r0
    12f4:	11 24       	eor	r1, r1
    12f6:	2f 93       	push	r18
    12f8:	3f 93       	push	r19
    12fa:	4f 93       	push	r20
    12fc:	5f 93       	push	r21
    12fe:	6f 93       	push	r22
    1300:	7f 93       	push	r23
    1302:	8f 93       	push	r24
    1304:	9f 93       	push	r25
    1306:	af 93       	push	r26
    1308:	bf 93       	push	r27
    130a:	ef 93       	push	r30
    130c:	ff 93       	push	r31
   if(aptr_ISRAddress[SPM_RDY_VECTOR_NUMBER] != NULL_PTR)
    130e:	e0 91 3c 01 	lds	r30, 0x013C	; 0x80013c <aptr_ISRAddress+0x26>
    1312:	f0 91 3d 01 	lds	r31, 0x013D	; 0x80013d <aptr_ISRAddress+0x27>
    1316:	30 97       	sbiw	r30, 0x00	; 0
    1318:	09 f0       	breq	.+2      	; 0x131c <__vector_20+0x30>
   {
      aptr_ISRAddress[SPM_RDY_VECTOR_NUMBER]();
    131a:	09 95       	icall
   }
    131c:	ff 91       	pop	r31
    131e:	ef 91       	pop	r30
    1320:	bf 91       	pop	r27
    1322:	af 91       	pop	r26
    1324:	9f 91       	pop	r25
    1326:	8f 91       	pop	r24
    1328:	7f 91       	pop	r23
    132a:	6f 91       	pop	r22
    132c:	5f 91       	pop	r21
    132e:	4f 91       	pop	r20
    1330:	3f 91       	pop	r19
    1332:	2f 91       	pop	r18
    1334:	0f 90       	pop	r0
    1336:	0f be       	out	0x3f, r0	; 63
    1338:	0f 90       	pop	r0
    133a:	1f 90       	pop	r1
    133c:	18 95       	reti

0000133e <SPI_Init>:
   
   g_Callback[u8_SPIIndex] = Callback;
      
   /* return success status */
   return E_SPI_SUCCESS;
}
    133e:	cf 93       	push	r28
    1340:	df 93       	push	r29
    1342:	81 11       	cpse	r24, r1
    1344:	36 c0       	rjmp	.+108    	; 0x13b2 <SPI_Init+0x74>
    1346:	80 91 b0 00 	lds	r24, 0x00B0	; 0x8000b0 <SPI_CH_0_CONTROL_MASK>
    134a:	c8 2f       	mov	r28, r24
    134c:	c0 71       	andi	r28, 0x10	; 16
    134e:	84 ff       	sbrs	r24, 4
    1350:	26 c0       	rjmp	.+76     	; 0x139e <SPI_Init+0x60>
    1352:	d0 91 a7 00 	lds	r29, 0x00A7	; 0x8000a7 <SPI_CH_0_SS_CH_0_PIN>
    1356:	c0 91 a8 00 	lds	r28, 0x00A8	; 0x8000a8 <SPI_CH_0_SS_CH_0_PORT>
    135a:	41 e0       	ldi	r20, 0x01	; 1
    135c:	6d 2f       	mov	r22, r29
    135e:	8c 2f       	mov	r24, r28
    1360:	0e 94 8d 05 	call	0xb1a	; 0xb1a <DIO_SetPinDirection>
    1364:	41 e0       	ldi	r20, 0x01	; 1
    1366:	6d 2f       	mov	r22, r29
    1368:	8c 2f       	mov	r24, r28
    136a:	0e 94 c5 05 	call	0xb8a	; 0xb8a <DIO_WritePin>
    136e:	41 e0       	ldi	r20, 0x01	; 1
    1370:	60 91 ad 00 	lds	r22, 0x00AD	; 0x8000ad <SPI_CH_0_MOSI_PIN>
    1374:	80 91 ae 00 	lds	r24, 0x00AE	; 0x8000ae <SPI_CH_0_MOSI_PORT>
    1378:	0e 94 8d 05 	call	0xb1a	; 0xb1a <DIO_SetPinDirection>
    137c:	41 e0       	ldi	r20, 0x01	; 1
    137e:	60 91 a9 00 	lds	r22, 0x00A9	; 0x8000a9 <SPI_CH_0_SCK_PIN>
    1382:	80 91 aa 00 	lds	r24, 0x00AA	; 0x8000aa <SPI_CH_0_SCK_PORT>
    1386:	0e 94 8d 05 	call	0xb1a	; 0xb1a <DIO_SetPinDirection>
    138a:	9e b1       	in	r25, 0x0e	; 14
    138c:	80 91 af 00 	lds	r24, 0x00AF	; 0x8000af <SPI_CH_0_DOUBLE_SPEED>
    1390:	89 2b       	or	r24, r25
    1392:	8e b9       	out	0x0e, r24	; 14
    1394:	80 91 b0 00 	lds	r24, 0x00B0	; 0x8000b0 <SPI_CH_0_CONTROL_MASK>
    1398:	8d b9       	out	0x0d, r24	; 13
    139a:	c0 e0       	ldi	r28, 0x00	; 0
    139c:	0b c0       	rjmp	.+22     	; 0x13b4 <SPI_Init+0x76>
    139e:	41 e0       	ldi	r20, 0x01	; 1
    13a0:	60 91 ab 00 	lds	r22, 0x00AB	; 0x8000ab <SPI_CH_0_MISO_PIN>
    13a4:	80 91 ac 00 	lds	r24, 0x00AC	; 0x8000ac <SPI_CH_0_MISO_PORT>
    13a8:	0e 94 8d 05 	call	0xb1a	; 0xb1a <DIO_SetPinDirection>
    13ac:	80 e4       	ldi	r24, 0x40	; 64
    13ae:	8d b9       	out	0x0d, r24	; 13
    13b0:	01 c0       	rjmp	.+2      	; 0x13b4 <SPI_Init+0x76>
    13b2:	c6 e0       	ldi	r28, 0x06	; 6
    13b4:	8c 2f       	mov	r24, r28
    13b6:	df 91       	pop	r29
    13b8:	cf 91       	pop	r28
    13ba:	08 95       	ret

000013bc <SPI_EnableInterrupt>:
    13bc:	81 11       	cpse	r24, r1
    13be:	05 c0       	rjmp	.+10     	; 0x13ca <SPI_EnableInterrupt+0xe>
    13c0:	8d b1       	in	r24, 0x0d	; 13
    13c2:	80 68       	ori	r24, 0x80	; 128
    13c4:	8d b9       	out	0x0d, r24	; 13
    13c6:	80 e0       	ldi	r24, 0x00	; 0
    13c8:	08 95       	ret
    13ca:	86 e0       	ldi	r24, 0x06	; 6
    13cc:	08 95       	ret

000013ce <SPI_SetData>:
SPI_ERROR_state_t SPI_SetData(uint8_t SpiNumber, uint8_t TxChar)
{
   volatile uint8_t * ptr_SPIDataR;
   
   /* get the required spi data */
   switch(SpiNumber)
    13ce:	81 11       	cpse	r24, r1
    13d0:	02 c0       	rjmp	.+4      	; 0x13d6 <SPI_SetData+0x8>
      default:
         return E_SPI_INVALID_CH;
   }
         
   /* sets character in the SPI register */
   *ptr_SPIDataR = TxChar;
    13d2:	6f b9       	out	0x0f, r22	; 15
   
   /* return success message */
   return E_SPI_SUCCESS;
    13d4:	08 95       	ret
      case SPI_CH_0:
         ptr_SPIDataR = &SPI_DATA_R;
         break;
      #endif
      default:
         return E_SPI_INVALID_CH;
    13d6:	86 e0       	ldi	r24, 0x06	; 6
   /* sets character in the SPI register */
   *ptr_SPIDataR = TxChar;
   
   /* return success message */
   return E_SPI_SUCCESS;
}
    13d8:	08 95       	ret

000013da <SPI_GetData>:
* @return function error state.
*/
SPI_ERROR_state_t SPI_GetData(uint8_t SpiNumber,uint8_t * RxData)
{
   /* make sure a null pointer isn't passed to the function */
   if(NULL_PTR == RxData)
    13da:	61 15       	cp	r22, r1
    13dc:	71 05       	cpc	r23, r1
    13de:	39 f0       	breq	.+14     	; 0x13ee <SPI_GetData+0x14>
   }
   
   volatile uint8_t * ptr_SPIDataR;
   
   /* get the required spi data */
   switch(SpiNumber)
    13e0:	81 11       	cpse	r24, r1
    13e2:	07 c0       	rjmp	.+14     	; 0x13f2 <SPI_GetData+0x18>
      default:
         return E_SPI_INVALID_CH;
   }
   
   /* get data */
   *RxData = *ptr_SPIDataR;
    13e4:	8f b1       	in	r24, 0x0f	; 15
    13e6:	fb 01       	movw	r30, r22
    13e8:	80 83       	st	Z, r24
   
   /* return success message */
   return E_SPI_SUCCESS;
    13ea:	80 e0       	ldi	r24, 0x00	; 0
    13ec:	08 95       	ret
SPI_ERROR_state_t SPI_GetData(uint8_t SpiNumber,uint8_t * RxData)
{
   /* make sure a null pointer isn't passed to the function */
   if(NULL_PTR == RxData)
   {
      return E_SPI_NULL_PTR;
    13ee:	84 e0       	ldi	r24, 0x04	; 4
    13f0:	08 95       	ret
      case SPI_CH_0:
         ptr_SPIDataR = &SPI_DATA_R;
         break;
      #endif
      default:
         return E_SPI_INVALID_CH;
    13f2:	86 e0       	ldi	r24, 0x06	; 6
   /* get data */
   *RxData = *ptr_SPIDataR;
   
   /* return success message */
   return E_SPI_SUCCESS;
    13f4:	08 95       	ret

000013f6 <UART_Init>:
      u8_dummy = *ptru8_UARTDataR;
   }
   
   /* return success status */
   return E_UART_SUCCESS;
}
    13f6:	81 11       	cpse	r24, r1
    13f8:	1c c0       	rjmp	.+56     	; 0x1432 <UART_Init+0x3c>
    13fa:	80 91 b1 00 	lds	r24, 0x00B1	; 0x8000b1 <UART_CH_0_BaudRate>
    13fe:	90 91 b2 00 	lds	r25, 0x00B2	; 0x8000b2 <UART_CH_0_BaudRate+0x1>
    1402:	8f 3f       	cpi	r24, 0xFF	; 255
    1404:	91 05       	cpc	r25, r1
    1406:	09 f0       	breq	.+2      	; 0x140a <UART_Init+0x14>
    1408:	b0 f4       	brcc	.+44     	; 0x1436 <UART_Init+0x40>
    140a:	80 91 b4 00 	lds	r24, 0x00B4	; 0x8000b4 <UART_CH_0_CONTROL>
    140e:	8a b9       	out	0x0a, r24	; 10
    1410:	80 91 b3 00 	lds	r24, 0x00B3	; 0x8000b3 <UART_CH_0_CONTROL_2>
    1414:	80 bd       	out	0x20, r24	; 32
    1416:	80 91 b1 00 	lds	r24, 0x00B1	; 0x8000b1 <UART_CH_0_BaudRate>
    141a:	89 b9       	out	0x09, r24	; 9
    141c:	80 91 b1 00 	lds	r24, 0x00B1	; 0x8000b1 <UART_CH_0_BaudRate>
    1420:	90 91 b2 00 	lds	r25, 0x00B2	; 0x8000b2 <UART_CH_0_BaudRate+0x1>
    1424:	8f 3f       	cpi	r24, 0xFF	; 255
    1426:	91 05       	cpc	r25, r1
    1428:	41 f0       	breq	.+16     	; 0x143a <UART_Init+0x44>
    142a:	38 f0       	brcs	.+14     	; 0x143a <UART_Init+0x44>
    142c:	90 bd       	out	0x20, r25	; 32
    142e:	80 e0       	ldi	r24, 0x00	; 0
    1430:	08 95       	ret
    1432:	86 e0       	ldi	r24, 0x06	; 6
    1434:	08 95       	ret
    1436:	85 e0       	ldi	r24, 0x05	; 5
    1438:	08 95       	ret
    143a:	80 e0       	ldi	r24, 0x00	; 0
    143c:	08 95       	ret

0000143e <UART_EnableInterrupt>:
    143e:	60 38       	cpi	r22, 0x80	; 128
    1440:	11 f0       	breq	.+4      	; 0x1446 <UART_EnableInterrupt+0x8>
    1442:	60 34       	cpi	r22, 0x40	; 64
    1444:	39 f4       	brne	.+14     	; 0x1454 <UART_EnableInterrupt+0x16>
    1446:	81 11       	cpse	r24, r1
    1448:	07 c0       	rjmp	.+14     	; 0x1458 <UART_EnableInterrupt+0x1a>
    144a:	8a b1       	in	r24, 0x0a	; 10
    144c:	68 2b       	or	r22, r24
    144e:	6a b9       	out	0x0a, r22	; 10
    1450:	80 e0       	ldi	r24, 0x00	; 0
    1452:	08 95       	ret
    1454:	87 e0       	ldi	r24, 0x07	; 7
    1456:	08 95       	ret
    1458:	86 e0       	ldi	r24, 0x06	; 6
    145a:	08 95       	ret

0000145c <UART_SetData>:
*/
UART_ERROR_state_t UART_SetData(uint8_t UartNumber,uint8_t TxChar)
{
   volatile uint8_t * ptru8_UARTDataR;
   
   switch(UartNumber)
    145c:	81 11       	cpse	r24, r1
    145e:	02 c0       	rjmp	.+4      	; 0x1464 <UART_SetData+0x8>
      default:
         return E_UART_INVALID_CH;
   }

   /* Put data into buffer, sends the data */
   *ptru8_UARTDataR = TxChar;
    1460:	6c b9       	out	0x0c, r22	; 12
   
   /* return success status */
   return E_UART_SUCCESS;
    1462:	08 95       	ret
   {
      case UART_CH_0:
         ptru8_UARTDataR = &UART_DATA_R;
         break;
      default:
         return E_UART_INVALID_CH;
    1464:	86 e0       	ldi	r24, 0x06	; 6
   /* Put data into buffer, sends the data */
   *ptru8_UARTDataR = TxChar;
   
   /* return success status */
   return E_UART_SUCCESS;
}
    1466:	08 95       	ret

00001468 <UART_GetData>:
* @return function error state.
*/
UART_ERROR_state_t UART_GetData(uint8_t UartNumber,uint8_t * RxChar)
{
   /* making sure an initialized pointer is sent to the function */
   if(NULL_PTR == RxChar)
    1468:	61 15       	cp	r22, r1
    146a:	71 05       	cpc	r23, r1
    146c:	39 f0       	breq	.+14     	; 0x147c <UART_GetData+0x14>
      /* do nothing */
   }
   
   volatile uint8_t * ptru8_UARTDataR;
   
   switch(UartNumber)
    146e:	81 11       	cpse	r24, r1
    1470:	07 c0       	rjmp	.+14     	; 0x1480 <UART_GetData+0x18>
      default:
         return E_UART_INVALID_CH;
   }
   
   /* Get and return received data from buffer */
   *RxChar = *ptru8_UARTDataR;
    1472:	8c b1       	in	r24, 0x0c	; 12
    1474:	fb 01       	movw	r30, r22
    1476:	80 83       	st	Z, r24
   
   /* return success status */
   return E_UART_SUCCESS;
    1478:	80 e0       	ldi	r24, 0x00	; 0
    147a:	08 95       	ret
UART_ERROR_state_t UART_GetData(uint8_t UartNumber,uint8_t * RxChar)
{
   /* making sure an initialized pointer is sent to the function */
   if(NULL_PTR == RxChar)
   {
      return E_UART_NULL_PTR;
    147c:	84 e0       	ldi	r24, 0x04	; 4
    147e:	08 95       	ret
   {
      case UART_CH_0:
         ptru8_UARTDataR = &UART_DATA_R;
         break;
      default:
         return E_UART_INVALID_CH;
    1480:	86 e0       	ldi	r24, 0x06	; 6
   /* Get and return received data from buffer */
   *RxChar = *ptru8_UARTDataR;
   
   /* return success status */
   return E_UART_SUCCESS;
    1482:	08 95       	ret

00001484 <Interrupt_Install>:
*/
void Interrupt_Install(uint8_t Vector_No, Ptr_VoidFuncVoid_t Callback)
{
   /* Validate Before Changing ISR Vector Table */
	if( 
      (NULL_PTR == aptr_OldVectors[Vector_No]) && (NULL_PTR != Callback) && 
    1484:	28 2f       	mov	r18, r24
    1486:	30 e0       	ldi	r19, 0x00	; 0
    1488:	f9 01       	movw	r30, r18
    148a:	ee 0f       	add	r30, r30
    148c:	ff 1f       	adc	r31, r31
    148e:	e2 51       	subi	r30, 0x12	; 18
    1490:	ff 4f       	sbci	r31, 0xFF	; 255
    1492:	40 81       	ld	r20, Z
    1494:	51 81       	ldd	r21, Z+1	; 0x01
* @param [in]  Callback    -  New Callback Function of ISR.
*/
void Interrupt_Install(uint8_t Vector_No, Ptr_VoidFuncVoid_t Callback)
{
   /* Validate Before Changing ISR Vector Table */
	if( 
    1496:	45 2b       	or	r20, r21
    1498:	99 f4       	brne	.+38     	; 0x14c0 <Interrupt_Install+0x3c>
      (NULL_PTR == aptr_OldVectors[Vector_No]) && (NULL_PTR != Callback) && 
    149a:	61 15       	cp	r22, r1
    149c:	71 05       	cpc	r23, r1
    149e:	81 f0       	breq	.+32     	; 0x14c0 <Interrupt_Install+0x3c>
      (Vector_No >= IRQ_MIN_VECTOR_NUMBER) &&  (Vector_No <= IRQ_MAX_VECTOR_NUMBER)
    14a0:	84 31       	cpi	r24, 0x14	; 20
    14a2:	70 f4       	brcc	.+28     	; 0x14c0 <Interrupt_Install+0x3c>
     )
	{
      /* Store The Current ISR in a History Table. */
		aptr_OldVectors[Vector_No] = aptr_ISRAddress[Vector_No];
    14a4:	22 0f       	add	r18, r18
    14a6:	33 1f       	adc	r19, r19
    14a8:	f9 01       	movw	r30, r18
    14aa:	ea 5e       	subi	r30, 0xEA	; 234
    14ac:	fe 4f       	sbci	r31, 0xFE	; 254
    14ae:	80 81       	ld	r24, Z
    14b0:	91 81       	ldd	r25, Z+1	; 0x01
    14b2:	d9 01       	movw	r26, r18
    14b4:	a2 51       	subi	r26, 0x12	; 18
    14b6:	bf 4f       	sbci	r27, 0xFF	; 255
    14b8:	8d 93       	st	X+, r24
    14ba:	9c 93       	st	X, r25
      /* Set the new Callback in the ISR. */
      aptr_ISRAddress[Vector_No] = Callback;
    14bc:	71 83       	std	Z+1, r23	; 0x01
    14be:	60 83       	st	Z, r22
    14c0:	08 95       	ret

000014c2 <VoidFunc>:
   REG_WRITE(PORTD_R, DataUART[9]);
   BCM_Send(COMM_I2C_CH, 10, DataUART, VoidFunc);
}

void SendReceivedUART(void)
{
    14c2:	08 95       	ret

000014c4 <text_CBF>:
    14c4:	80 91 47 01 	lds	r24, 0x0147	; 0x800147 <DataUART+0x9>
    14c8:	82 bb       	out	0x12, r24	; 18
    14ca:	21 e6       	ldi	r18, 0x61	; 97
    14cc:	3a e0       	ldi	r19, 0x0A	; 10
    14ce:	4e e3       	ldi	r20, 0x3E	; 62
    14d0:	51 e0       	ldi	r21, 0x01	; 1
    14d2:	6a e0       	ldi	r22, 0x0A	; 10
    14d4:	70 e0       	ldi	r23, 0x00	; 0
    14d6:	82 e0       	ldi	r24, 0x02	; 2
    14d8:	0e 94 b9 03 	call	0x772	; 0x772 <BCM_Send>
    14dc:	08 95       	ret

000014de <main>:
//    BCM_Send(COMM_I2C_CH, 30, DataUART, text_CBF);
}

int main(void)
{   
   REG_WRITE(DDRD, 0xFF);
    14de:	8f ef       	ldi	r24, 0xFF	; 255
    14e0:	81 bb       	out	0x11, r24	; 17
   INTERRUPTS_Enable();
    14e2:	0e 94 67 06 	call	0xcce	; 0xcce <INTERRUPTS_Enable>
   //uint8_t DataUART[10] = "1234567890";
   //BCM_Send(COMM_SPI_CH, 10, DataUART, text_CBF);
   
   BCM_Receive(COMM_SPI_CH, 10, DataUART, text_CBF);
    14e6:	22 e6       	ldi	r18, 0x62	; 98
    14e8:	3a e0       	ldi	r19, 0x0A	; 10
    14ea:	4e e3       	ldi	r20, 0x3E	; 62
    14ec:	51 e0       	ldi	r21, 0x01	; 1
    14ee:	6a e0       	ldi	r22, 0x0A	; 10
    14f0:	70 e0       	ldi	r23, 0x00	; 0
    14f2:	81 e0       	ldi	r24, 0x01	; 1
    14f4:	0e 94 11 04 	call	0x822	; 0x822 <BCM_Receive>
   while (1) 
   {
      BCM_RxMainFunction();
    14f8:	0e 94 3c 03 	call	0x678	; 0x678 <BCM_RxMainFunction>
      BCM_TxMainFunction();
    14fc:	0e 94 86 02 	call	0x50c	; 0x50c <BCM_TxMainFunction>
    1500:	fb cf       	rjmp	.-10     	; 0x14f8 <main+0x1a>

00001502 <_exit>:
    1502:	f8 94       	cli

00001504 <__stop_program>:
    1504:	ff cf       	rjmp	.-2      	; 0x1504 <__stop_program>
