# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../fft_test.srcs/sources_1/ip/add32bits/sim/add32bits.vhd" \
"../../../../fft_test.srcs/sources_1/ip/mult_gen/sim/mult_gen.vhd" \
"../../../../fft_test.srcs/sources_1/ip/float2fix/sim/float2fix.vhd" \
"../../../../fft_test.srcs/sources_1/ip/ifft_f/sim/ifft_f.vhd" \
"../../../../fft_test.srcs/sources_1/ip/ifft_0/sim/ifft_0.vhd" \
"../../../../fft_test.srcs/sources_1/ip/sqrt/sim/sqrt.vhd" \
"../../../../fft_test.srcs/sources_1/ip/add/sim/add.vhd" \
"../../../../fft_test.srcs/sources_1/ip/mult/sim/mult.vhd" \
"../../../../fft_test.srcs/sources_1/ip/xfft_f/sim/xfft_f.vhd" \
"../../../../fft_test.srcs/sources_1/ip/xfft_0/sim/xfft_0.vhd" \
"../../../../fft_test.srcs/sources_1/ip/fix2float/sim/fix2float.vhd" \
"../../../../fft_test.srcs/sources_1/ip/dds_compiler_1/sim/dds_compiler_1.vhd" \
"../../../../fft_test.srcs/sources_1/ip/dds_compiler_0/sim/dds_compiler_0.vhd" \

# Do not sort compile order
nosort
