{"Source Block": ["hdl/library/common/up_adc_common.v@198:296@HdlStmProcess", "  assign up_wreq_s = (up_waddr[13:8] == ADC_COMMON_ID) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == ADC_COMMON_ID) ? up_rreq : 1'b0;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_core_preset <= 1'd1;\n      up_mmcm_preset <= 1'd1;\n      up_wack <= 'd0;\n      up_scratch <= 'd0;\n      up_mmcm_resetn <= 'd0;\n      up_resetn <= 'd0;\n      up_adc_r1_mode <= 'd0;\n      up_adc_ddr_edgesel <= 'd0;\n      up_adc_pin_mode <= 'd0;\n      up_drp_sel <= 'd0;\n      up_drp_wr <= 'd0;\n      up_drp_status <= 'd0;\n      up_drp_rwn <= 'd0;\n      up_drp_addr <= 'd0;\n      up_drp_wdata <= 'd0;\n      up_drp_rdata_hold <= 'd0;\n      up_status_ovf <= 'd0;\n      up_status_unf <= 'd0;\n      up_usr_chanmax <= 'd0;\n      up_adc_gpio_out <= 'd0;\n      up_adc_start_code <= 'd0;\n    end else begin\n      up_core_preset <= ~up_resetn;\n      up_mmcm_preset <= ~up_mmcm_resetn;\n      up_wack <= up_wreq_s;\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h02)) begin\n        up_scratch <= up_wdata;\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h10)) begin\n        up_mmcm_resetn <= up_wdata[1];\n        up_resetn <= up_wdata[0];\n      end\n      if (up_adc_sync == 1'b1) begin\n        if (up_cntrl_xfer_done == 1'b1) begin\n          up_adc_sync <= 1'b0;\n        end\n      end else if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h11)) begin\n        up_adc_sync <= up_wdata[3];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h11)) begin\n        up_adc_r1_mode <= up_wdata[2];\n        up_adc_ddr_edgesel <= up_wdata[1];\n        up_adc_pin_mode <= up_wdata[0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h1c)) begin\n        up_drp_sel <= 1'b1;\n        up_drp_wr <= ~up_wdata[28];\n      end else begin\n        up_drp_sel <= 1'b0;\n        up_drp_wr <= 1'b0;\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h1c)) begin\n        up_drp_status <= 1'b1;\n      end else if (up_drp_ready == 1'b1) begin\n        up_drp_status <= 1'b0;\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h1c)) begin\n        up_drp_rwn <= up_wdata[12];\n        up_drp_addr <= up_wdata[11:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h1e)) begin\n        up_drp_wdata <= up_wdata;\n      end\n      if (up_drp_ready == 1'b1) begin\n        up_drp_rdata_hold <= up_drp_rdata;\n      end\n      if (up_status_ovf_s == 1'b1) begin\n        up_status_ovf <= 1'b1;\n      end else if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h22)) begin\n        up_status_ovf <= up_status_ovf & ~up_wdata[2];\n      end\n      if (up_status_unf_s == 1'b1) begin\n        up_status_unf <= 1'b1;\n      end else if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h22)) begin\n        up_status_unf <= up_status_unf & ~up_wdata[1];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h28)) begin\n        up_usr_chanmax <= up_wdata[7:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h29)) begin\n        up_adc_start_code <= up_wdata[31:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h2f)) begin\n        up_adc_gpio_out <= up_wdata;\n      end\n    end\n  end\n\n  // processor read interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n"], "Clone Blocks": [["hdl/library/common/up_dac_common.v@201:314", "  assign up_wreq_s = (up_waddr[13:8] == DAC_COMMON_ID) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == DAC_COMMON_ID) ? up_rreq : 1'b0;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_core_preset <= 1'd1;\n      up_mmcm_preset <= 1'd1;\n      up_wack <= 'd0;\n      up_scratch <= 'd0;\n      up_mmcm_resetn <= 'd0;\n      up_resetn <= 'd0;\n      up_dac_sync <= 'd0;\n      up_dac_par_type <= 'd0;\n      up_dac_par_enb <= 'd0;\n      up_dac_r1_mode <= 'd0;\n      up_dac_datafmt <= 'd0;\n      up_dac_datarate <= 'd0;\n      up_dac_frame <= 'd0;\n      up_dac_clksel <= 'd0;\n      up_drp_sel <= 'd0;\n      up_drp_wr <= 'd0;\n      up_drp_status <= 'd0;\n      up_drp_rwn <= 'd0;\n      up_drp_addr <= 'd0;\n      up_drp_wdata <= 'd0;\n      up_drp_rdata_hold <= 'd0;\n      up_status_ovf <= 'd0;\n      up_status_unf <= 'd0;\n      up_usr_chanmax <= 'd0;\n      up_dac_gpio_out <= 'd0;\n    end else begin\n      up_core_preset <= ~up_resetn;\n      up_mmcm_preset <= ~up_mmcm_resetn;\n      up_wack <= up_wreq_s;\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h02)) begin\n        up_scratch <= up_wdata;\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h10)) begin\n        up_mmcm_resetn <= up_wdata[1];\n        up_resetn <= up_wdata[0];\n      end\n      if (up_dac_sync == 1'b1) begin\n        if (up_xfer_done_s == 1'b1) begin\n          up_dac_sync <= 1'b0;\n        end\n      end else if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h11)) begin\n        up_dac_sync <= up_wdata[0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h12)) begin\n        up_dac_par_type <= up_wdata[7];\n        up_dac_par_enb <= up_wdata[6];\n        up_dac_r1_mode <= up_wdata[5];\n        up_dac_datafmt <= up_wdata[4];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h13)) begin\n        up_dac_datarate <= up_wdata[7:0];\n      end\n      if (up_dac_frame == 1'b1) begin\n        if (up_xfer_done_s == 1'b1) begin\n          up_dac_frame <= 1'b0;\n        end\n      end else if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h14)) begin\n        up_dac_frame <= up_wdata[0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h18)) begin\n        up_dac_clksel <= up_wdata[0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h1c)) begin\n        up_drp_sel <= 1'b1;\n        up_drp_wr <= ~up_wdata[28];\n      end else begin\n        up_drp_sel <= 1'b0;\n        up_drp_wr <= 1'b0;\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h1c)) begin\n        up_drp_status <= 1'b1;\n      end else if (up_drp_ready == 1'b1) begin\n        up_drp_status <= 1'b0;\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h1c)) begin\n        up_drp_rwn <= up_wdata[12];\n        up_drp_addr <= up_wdata[11:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h1e)) begin\n        up_drp_wdata <= up_wdata;\n      end\n      if (up_drp_ready == 1'b1) begin\n        up_drp_rdata_hold <= up_drp_rdata;\n      end\n      if (up_status_ovf_s == 1'b1) begin\n        up_status_ovf <= 1'b1;\n      end else if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h22)) begin\n        up_status_ovf <= up_status_ovf & ~up_wdata[1];\n      end\n      if (up_status_unf_s == 1'b1) begin\n        up_status_unf <= 1'b1;\n      end else if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h22)) begin\n        up_status_unf <= up_status_unf & ~up_wdata[0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h28)) begin\n        up_usr_chanmax <= up_wdata[7:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h2f)) begin\n        up_dac_gpio_out <= up_wdata;\n      end\n    end\n  end\n\n  // processor read interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n"]], "Diff Content": {"Delete": [[251, "        up_drp_wr <= ~up_wdata[28];\n"]], "Add": [[251, "        up_drp_wr <= ~up_wdata[12];\n"]]}}