// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _split_ip_AXIvideo2Mat103_HH_
#define _split_ip_AXIvideo2Mat103_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct split_ip_AXIvideo2Mat103 : public sc_module {
    // Port declarations 29
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<24> > in_data_TDATA;
    sc_in< sc_logic > in_data_TVALID;
    sc_out< sc_logic > in_data_TREADY;
    sc_in< sc_lv<3> > in_data_TKEEP;
    sc_in< sc_lv<3> > in_data_TSTRB;
    sc_in< sc_lv<1> > in_data_TUSER;
    sc_in< sc_lv<1> > in_data_TLAST;
    sc_in< sc_lv<1> > in_data_TID;
    sc_in< sc_lv<1> > in_data_TDEST;
    sc_out< sc_lv<8> > img_data_stream_0_V_din;
    sc_in< sc_logic > img_data_stream_0_V_full_n;
    sc_out< sc_logic > img_data_stream_0_V_write;
    sc_out< sc_lv<8> > img_data_stream_1_V_din;
    sc_in< sc_logic > img_data_stream_1_V_full_n;
    sc_out< sc_logic > img_data_stream_1_V_write;
    sc_out< sc_lv<8> > img_data_stream_2_V_din;
    sc_in< sc_logic > img_data_stream_2_V_full_n;
    sc_out< sc_logic > img_data_stream_2_V_write;
    sc_in< sc_lv<8> > direction;
    sc_out< sc_lv<8> > direction_out_din;
    sc_in< sc_logic > direction_out_full_n;
    sc_out< sc_logic > direction_out_write;


    // Module declarations
    split_ip_AXIvideo2Mat103(sc_module_name name);
    SC_HAS_PROCESS(split_ip_AXIvideo2Mat103);

    ~split_ip_AXIvideo2Mat103();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_25;
    sc_signal< sc_lv<24> > AXI_video_strm_V_data_V_0_data_out;
    sc_signal< sc_logic > AXI_video_strm_V_data_V_0_vld_in;
    sc_signal< sc_logic > AXI_video_strm_V_data_V_0_vld_out;
    sc_signal< sc_logic > AXI_video_strm_V_data_V_0_ack_out;
    sc_signal< sc_lv<24> > AXI_video_strm_V_data_V_0_data_reg;
    sc_signal< sc_logic > AXI_video_strm_V_data_V_0_areset_d;
    sc_signal< sc_logic > AXI_video_strm_V_data_V_0_in_rdy;
    sc_signal< sc_logic > AXI_video_strm_V_data_V_0_has_vld_data_reg_i;
    sc_signal< sc_logic > AXI_video_strm_V_data_V_0_has_vld_data_reg;
    sc_signal< sc_logic > AXI_video_strm_V_keep_V_0_vld_in;
    sc_signal< sc_logic > AXI_video_strm_V_keep_V_0_ack_out;
    sc_signal< sc_logic > AXI_video_strm_V_keep_V_0_in_rdy;
    sc_signal< sc_logic > AXI_video_strm_V_keep_V_0_has_vld_data_reg_i;
    sc_signal< sc_logic > AXI_video_strm_V_keep_V_0_has_vld_data_reg;
    sc_signal< sc_logic > AXI_video_strm_V_strb_V_0_vld_in;
    sc_signal< sc_logic > AXI_video_strm_V_strb_V_0_ack_out;
    sc_signal< sc_logic > AXI_video_strm_V_strb_V_0_in_rdy;
    sc_signal< sc_logic > AXI_video_strm_V_strb_V_0_has_vld_data_reg_i;
    sc_signal< sc_logic > AXI_video_strm_V_strb_V_0_has_vld_data_reg;
    sc_signal< sc_lv<1> > AXI_video_strm_V_user_V_0_data_out;
    sc_signal< sc_logic > AXI_video_strm_V_user_V_0_vld_in;
    sc_signal< sc_logic > AXI_video_strm_V_user_V_0_ack_out;
    sc_signal< sc_lv<1> > AXI_video_strm_V_user_V_0_data_reg;
    sc_signal< sc_logic > AXI_video_strm_V_user_V_0_in_rdy;
    sc_signal< sc_logic > AXI_video_strm_V_user_V_0_has_vld_data_reg_i;
    sc_signal< sc_logic > AXI_video_strm_V_user_V_0_has_vld_data_reg;
    sc_signal< sc_lv<1> > AXI_video_strm_V_last_V_0_data_out;
    sc_signal< sc_logic > AXI_video_strm_V_last_V_0_vld_in;
    sc_signal< sc_logic > AXI_video_strm_V_last_V_0_ack_out;
    sc_signal< sc_lv<1> > AXI_video_strm_V_last_V_0_data_reg;
    sc_signal< sc_logic > AXI_video_strm_V_last_V_0_in_rdy;
    sc_signal< sc_logic > AXI_video_strm_V_last_V_0_has_vld_data_reg_i;
    sc_signal< sc_logic > AXI_video_strm_V_last_V_0_has_vld_data_reg;
    sc_signal< sc_logic > AXI_video_strm_V_id_V_0_vld_in;
    sc_signal< sc_logic > AXI_video_strm_V_id_V_0_ack_out;
    sc_signal< sc_logic > AXI_video_strm_V_id_V_0_in_rdy;
    sc_signal< sc_logic > AXI_video_strm_V_id_V_0_has_vld_data_reg_i;
    sc_signal< sc_logic > AXI_video_strm_V_id_V_0_has_vld_data_reg;
    sc_signal< sc_logic > AXI_video_strm_V_dest_V_0_vld_in;
    sc_signal< sc_logic > AXI_video_strm_V_dest_V_0_ack_out;
    sc_signal< sc_logic > AXI_video_strm_V_dest_V_0_in_rdy;
    sc_signal< sc_logic > AXI_video_strm_V_dest_V_0_has_vld_data_reg_i;
    sc_signal< sc_logic > AXI_video_strm_V_dest_V_0_has_vld_data_reg;
    sc_signal< sc_logic > in_data_TDATA_blk_n;
    sc_signal< sc_logic > ap_sig_cseq_ST_st2_fsm_1;
    sc_signal< bool > ap_sig_281;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp1_stg0_fsm_4;
    sc_signal< bool > ap_sig_288;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it0;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it1;
    sc_signal< sc_lv<1> > exitcond1_i_i_fu_332_p2;
    sc_signal< sc_lv<1> > brmerge_i_i_fu_347_p2;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp2_stg0_fsm_5;
    sc_signal< bool > ap_sig_308;
    sc_signal< sc_logic > ap_reg_ppiten_pp2_it0;
    sc_signal< sc_logic > ap_reg_ppiten_pp2_it1;
    sc_signal< sc_lv<1> > eol_2_i_i_phi_fu_257_p4;
    sc_signal< sc_logic > img_data_stream_0_V_blk_n;
    sc_signal< sc_lv<1> > exitcond1_i_i_reg_414;
    sc_signal< sc_logic > img_data_stream_1_V_blk_n;
    sc_signal< sc_logic > img_data_stream_2_V_blk_n;
    sc_signal< sc_logic > direction_out_blk_n;
    sc_signal< sc_lv<11> > p_5_i_i_reg_184;
    sc_signal< sc_lv<1> > eol_i_i_reg_195;
    sc_signal< sc_lv<1> > eol_reg_207;
    sc_signal< sc_lv<24> > axi_data_V_1_i_i_reg_218;
    sc_signal< sc_lv<1> > eol_2_i_i_reg_254;
    sc_signal< sc_lv<1> > axi_last_V_3_i_i_reg_265;
    sc_signal< sc_lv<24> > axi_data_V_3_i_i_reg_277;
    sc_signal< sc_lv<24> > reg_289_0;
    sc_signal< sc_lv<1> > reg_289_4;
    sc_signal< bool > ap_sig_368;
    sc_signal< bool > ap_sig_378;
    sc_signal< bool > ap_sig_385;
    sc_signal< sc_lv<24> > tmp_data_V_reg_385;
    sc_signal< sc_lv<1> > tmp_last_V_reg_393;
    sc_signal< sc_lv<1> > exitcond9_i_i_fu_320_p2;
    sc_signal< sc_logic > ap_sig_cseq_ST_st4_fsm_3;
    sc_signal< bool > ap_sig_404;
    sc_signal< sc_lv<11> > i_V_fu_326_p2;
    sc_signal< sc_lv<11> > i_V_reg_409;
    sc_signal< sc_lv<11> > j_V_fu_338_p2;
    sc_signal< sc_lv<1> > brmerge_i_i_reg_423;
    sc_signal< sc_lv<1> > axi_last_V1_i_i_reg_153;
    sc_signal< sc_logic > ap_sig_cseq_ST_st9_fsm_6;
    sc_signal< bool > ap_sig_438;
    sc_signal< sc_logic > ap_sig_cseq_ST_st3_fsm_2;
    sc_signal< bool > ap_sig_445;
    sc_signal< sc_lv<24> > axi_data_V1_i_i_reg_163;
    sc_signal< sc_lv<11> > p_i_i_reg_173;
    sc_signal< sc_lv<1> > eol_i_i_phi_fu_199_p4;
    sc_signal< sc_lv<1> > axi_last_V_2_i_i_phi_fu_234_p4;
    sc_signal< sc_lv<24> > p_Val2_s_phi_fu_246_p4;
    sc_signal< sc_lv<1> > ap_reg_phiprechg_axi_last_V_2_i_i_reg_229pp1_it1;
    sc_signal< sc_lv<24> > ap_reg_phiprechg_p_Val2_s_reg_242pp1_it1;
    sc_signal< bool > ap_sig_477;
    sc_signal< sc_lv<1> > sof_1_i_i_fu_96;
    sc_signal< sc_lv<1> > tmp_user_V_fu_307_p1;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    sc_signal< bool > ap_sig_324;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_st1_fsm_0;
    static const sc_lv<7> ap_ST_st2_fsm_1;
    static const sc_lv<7> ap_ST_st3_fsm_2;
    static const sc_lv<7> ap_ST_st4_fsm_3;
    static const sc_lv<7> ap_ST_pp1_stg0_fsm_4;
    static const sc_lv<7> ap_ST_pp2_stg0_fsm_5;
    static const sc_lv<7> ap_ST_st9_fsm_6;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const bool ap_true;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<11> ap_const_lv11_438;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<11> ap_const_lv11_780;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_17;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_AXI_video_strm_V_data_V_0_ack_out();
    void thread_AXI_video_strm_V_data_V_0_data_out();
    void thread_AXI_video_strm_V_data_V_0_has_vld_data_reg_i();
    void thread_AXI_video_strm_V_data_V_0_vld_in();
    void thread_AXI_video_strm_V_data_V_0_vld_out();
    void thread_AXI_video_strm_V_dest_V_0_ack_out();
    void thread_AXI_video_strm_V_dest_V_0_has_vld_data_reg_i();
    void thread_AXI_video_strm_V_dest_V_0_vld_in();
    void thread_AXI_video_strm_V_id_V_0_ack_out();
    void thread_AXI_video_strm_V_id_V_0_has_vld_data_reg_i();
    void thread_AXI_video_strm_V_id_V_0_vld_in();
    void thread_AXI_video_strm_V_keep_V_0_ack_out();
    void thread_AXI_video_strm_V_keep_V_0_has_vld_data_reg_i();
    void thread_AXI_video_strm_V_keep_V_0_vld_in();
    void thread_AXI_video_strm_V_last_V_0_ack_out();
    void thread_AXI_video_strm_V_last_V_0_data_out();
    void thread_AXI_video_strm_V_last_V_0_has_vld_data_reg_i();
    void thread_AXI_video_strm_V_last_V_0_vld_in();
    void thread_AXI_video_strm_V_strb_V_0_ack_out();
    void thread_AXI_video_strm_V_strb_V_0_has_vld_data_reg_i();
    void thread_AXI_video_strm_V_strb_V_0_vld_in();
    void thread_AXI_video_strm_V_user_V_0_ack_out();
    void thread_AXI_video_strm_V_user_V_0_data_out();
    void thread_AXI_video_strm_V_user_V_0_has_vld_data_reg_i();
    void thread_AXI_video_strm_V_user_V_0_vld_in();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_reg_phiprechg_axi_last_V_2_i_i_reg_229pp1_it1();
    void thread_ap_reg_phiprechg_p_Val2_s_reg_242pp1_it1();
    void thread_ap_sig_25();
    void thread_ap_sig_281();
    void thread_ap_sig_288();
    void thread_ap_sig_308();
    void thread_ap_sig_324();
    void thread_ap_sig_368();
    void thread_ap_sig_378();
    void thread_ap_sig_385();
    void thread_ap_sig_404();
    void thread_ap_sig_438();
    void thread_ap_sig_445();
    void thread_ap_sig_477();
    void thread_ap_sig_cseq_ST_pp1_stg0_fsm_4();
    void thread_ap_sig_cseq_ST_pp2_stg0_fsm_5();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_cseq_ST_st2_fsm_1();
    void thread_ap_sig_cseq_ST_st3_fsm_2();
    void thread_ap_sig_cseq_ST_st4_fsm_3();
    void thread_ap_sig_cseq_ST_st9_fsm_6();
    void thread_axi_last_V_2_i_i_phi_fu_234_p4();
    void thread_brmerge_i_i_fu_347_p2();
    void thread_direction_out_blk_n();
    void thread_direction_out_din();
    void thread_direction_out_write();
    void thread_eol_2_i_i_phi_fu_257_p4();
    void thread_eol_i_i_phi_fu_199_p4();
    void thread_exitcond1_i_i_fu_332_p2();
    void thread_exitcond9_i_i_fu_320_p2();
    void thread_i_V_fu_326_p2();
    void thread_img_data_stream_0_V_blk_n();
    void thread_img_data_stream_0_V_din();
    void thread_img_data_stream_0_V_write();
    void thread_img_data_stream_1_V_blk_n();
    void thread_img_data_stream_1_V_din();
    void thread_img_data_stream_1_V_write();
    void thread_img_data_stream_2_V_blk_n();
    void thread_img_data_stream_2_V_din();
    void thread_img_data_stream_2_V_write();
    void thread_in_data_TDATA_blk_n();
    void thread_in_data_TREADY();
    void thread_j_V_fu_338_p2();
    void thread_p_Val2_s_phi_fu_246_p4();
    void thread_tmp_user_V_fu_307_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
