{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748358472292 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus Prime " "Running Quartus Prime Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748358472292 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 27 23:07:52 2025 " "Processing started: Tue May 27 23:07:52 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748358472292 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1748358472292 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project_4063_Digital_Filter -c Project_4063_Digital_Filter --generate_symbol=\"E:/Documents Alt/ECE4063/Project/Quartus/Ned_Filter/fir_lowpass.sv\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project_4063_Digital_Filter -c Project_4063_Digital_Filter --generate_symbol=\"E:/Documents Alt/ECE4063/Project/Quartus/Ned_Filter/fir_lowpass.sv\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1748358472292 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "moving_avg_filter_51tap.sv(14) " "Verilog HDL information at moving_avg_filter_51tap.sv(14): always construct contains both blocking and non-blocking assignments" {  } { { "Ned_Filter/moving_avg_filter_51tap.sv" "" { Text "E:/Documents Alt/ECE4063/Project/Quartus/Ned_Filter/moving_avg_filter_51tap.sv" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1748358472727 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "waveform_converter.sv(16) " "Verilog HDL information at waveform_converter.sv(16): always construct contains both blocking and non-blocking assignments" {  } { { "Khor_LUT/waveform_converter.sv" "" { Text "E:/Documents Alt/ECE4063/Project/Quartus/Khor_LUT/waveform_converter.sv" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1748358472729 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fir_lowpass.sv(28) " "Verilog HDL information at fir_lowpass.sv(28): always construct contains both blocking and non-blocking assignments" {  } { { "ned_filter/fir_lowpass.sv" "" { Text "E:/Documents Alt/ECE4063/Project/Quartus/ned_filter/fir_lowpass.sv" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1748358472731 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create Symbol File 0 s 0 s Quartus Prime " "Quartus Prime Create Symbol File was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748358472744 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 27 23:07:52 2025 " "Processing ended: Tue May 27 23:07:52 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748358472744 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748358472744 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748358472744 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1748358472744 ""}
