
Cadence Innovus(TM) Implementation System.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.15-s105_1, built Tue Jul 27 14:15:35 PDT 2021
Options:	
Date:		Wed Dec  4 17:43:11 2024
Host:		ee30 (x86_64 w/Linux 3.10.0-1160.88.1.el7.x86_64) (64cores*256cpus*AMD EPYC 7773X 64-Core Processor 512KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	20.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (2063 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
[INFO] Loading Pegasus 21.21 fill procedures
<CMD> win
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
RC_Corner
**WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN2B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN2B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN2B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN2B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN3' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN3B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN3B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN3B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN3B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN3B2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN3B2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN3B2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN3B2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN3P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN3S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN3T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-61):	392 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-200):	Pin 'IO' in macro 'ZMA2GSD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'IO' in macro 'ZMA2GSC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'I' in macro 'XMD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'I' in macro 'XMC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'GNDO' in macro 'GNDIOD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'GNDO' in macro 'GNDIOC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Loading view definition file from /RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR/CHIP_floorplan.inn.dat/viewDefinition.tcl
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR/LIB/fsa0m_a_generic_core_ss1p62v125c.lib)
*** End library_loading (cpu=0.01min, real=0.00min, mem=19.5M, fe_cpu=0.26min, fe_real=0.60min, fe_mem=949.4M) ***
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4S' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4S' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4P' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4P' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3S' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3S' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3P' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3P' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HT' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HT' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HS' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HS' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
*** Netlist is unique.
**WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Loading preference file /RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR/CHIP_floorplan.inn.dat/gui.pref.tcl ...
**WARN: (IMPSYC-2):	Timing information is not defined for cell VCCKD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
**WARN: (IMPSYC-2):	Timing information is not defined for cell VCC3IOD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
**WARN: (IMPSYC-2):	Timing information is not defined for cell GNDKD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
**WARN: (IMPSYC-2):	Timing information is not defined for cell GNDIOD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
**WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Loading place ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Delay_Corner_min Delay_Corner_max
**WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.15-s105_1. They will be removed in the next release. 
timing_enable_default_delay_arc
<CMD> fit
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core_5040 -r 0.990696095076 0.7 500 500 500 500
Adjusting Core to Bottom to: 500.5200.
**WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core_5040 -r 0.998107644237 0.043273 500.34 500.52 500.34 501.88
Adjusting Core to Bottom to: 501.0800.
**WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {GND VCC} -type core_rings -follow core -layer {top metal3 bottom metal3 left metal2 right metal2} -width {top 9 bottom 9 left 9 right 9} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None -use_wire_group 1 -use_wire_group_bits 30 -use_interleaving_wire_group 1

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2182.1M)
Ring generation is complete.
vias are now being generated.
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via2 layer at (1960.119995, 2051.320068) (1969.119995, 2055.479980).
Type 'man IMPPP-570' for more detail.
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via2 layer at (1960.119995, 2051.320068) (1969.119995, 2055.479980).
Type 'man IMPPP-570' for more detail.
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via2 layer at (1960.119995, 2051.320068) (1969.119995, 2055.479980).
Type 'man IMPPP-570' for more detail.
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via layer at (1960.119995, 2050.959961) (1969.119995, 2055.479980).
Type 'man IMPPP-570' for more detail.
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via3 layer at (137.820007, 1811.250000) (139.880005, 1828.890015).
Type 'man IMPPP-570' for more detail.
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via3 layer at (137.820007, 1811.250000) (139.880005, 1828.890015).
Type 'man IMPPP-570' for more detail.
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via3 layer at (137.820007, 1811.250000) (139.880005, 1828.890015).
Type 'man IMPPP-570' for more detail.
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via layer at (137.820007, 1811.250000) (139.880005, 1828.890015).
Type 'man IMPPP-570' for more detail.
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via2 layer at (137.820007, 1800.760010) (139.880005, 1809.250000).
Type 'man IMPPP-570' for more detail.
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via2 layer at (137.820007, 1800.760010) (139.880005, 1809.250000).
Type 'man IMPPP-570' for more detail.
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via2 layer at (137.820007, 1800.760010) (139.880005, 1809.250000).
Type 'man IMPPP-570' for more detail.
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via layer at (137.820007, 1791.609985) (139.880005, 1809.250000).
Type 'man IMPPP-570' for more detail.
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via2 layer at (137.820007, 1782.199951) (139.880005, 1789.609985).
Type 'man IMPPP-570' for more detail.
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via2 layer at (137.820007, 1782.199951) (139.880005, 1789.609985).
Type 'man IMPPP-570' for more detail.
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via2 layer at (137.820007, 1782.199951) (139.880005, 1789.609985).
Type 'man IMPPP-570' for more detail.
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via layer at (137.820007, 1771.969971) (139.880005, 1789.609985).
Type 'man IMPPP-570' for more detail.
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via2 layer at (137.820007, 194.240005) (139.880005, 199.889999).
Type 'man IMPPP-570' for more detail.
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via2 layer at (137.820007, 194.240005) (139.880005, 199.889999).
Type 'man IMPPP-570' for more detail.
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via2 layer at (137.820007, 194.240005) (139.880005, 199.889999).
Type 'man IMPPP-570' for more detail.
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via layer at (137.820007, 182.250000) (139.880005, 199.889999).
Type 'man IMPPP-570' for more detail.
**WARN: (EMS-27):	Message (IMPPP-570) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal2 & metal3 at (404.99, 139.82) (406.66, 147.56).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal2 & metal3 at (416.22, 139.82) (416.71, 147.56).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal2 & metal3 at (418.63, 139.82) (420.43, 147.56).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal2 & metal3 at (424.21, 139.82) (425.22, 147.56).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal2 & metal3 at (471.90, 139.82) (472.53, 147.56).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal2 & metal3 at (473.83, 139.82) (475.63, 147.56).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal2 & metal3 at (477.55, 139.82) (479.35, 147.56).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal2 & metal3 at (530.27, 139.82) (532.07, 147.56).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal2 & metal3 at (533.37, 139.82) (535.17, 147.56).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal2 & metal3 at (536.47, 139.82) (536.58, 147.56).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal2 & metal3 at (549.49, 139.82) (551.29, 147.56).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal2 & metal3 at (602.83, 139.82) (604.63, 147.56).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal2 & metal3 at (606.55, 139.82) (608.35, 147.56).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal2 & metal3 at (1598.25, 139.82) (1600.05, 147.56).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal2 & metal3 at (1601.35, 139.82) (1603.15, 147.56).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal2 & metal3 at (1605.07, 139.82) (1606.87, 147.56).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal2 & metal3 at (1657.79, 139.82) (1659.59, 147.56).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal2 & metal3 at (1660.89, 139.82) (1662.69, 147.56).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal2 & metal3 at (1672.44, 139.82) (1673.23, 147.56).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal2 & metal3 at (1677.01, 139.82) (1678.81, 147.56).
**WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
addRing created 421 wires.
ViaGen created 5746 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal2 |       144      |       NA       |
|  via2  |      5746      |        0       |
| metal3 |       277      |       NA       |
+--------+----------------+----------------+
<CMD> undo
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {GND VCC} -type core_rings -follow core -layer {top metal3 bottom metal3 left metal2 right metal2} -width {top 9 bottom 9 left 9 right 9} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None -use_wire_group 1 -use_wire_group_bits 20 -use_interleaving_wire_group 1

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2184.4M)
Ring generation is complete.
vias are now being generated.
addRing created 160 wires.
ViaGen created 3200 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal2 |       80       |       NA       |
|  via2  |      3200      |        0       |
| metal3 |       80       |       NA       |
+--------+----------------+----------------+
<CMD> setSrouteMode -viaConnectToShape { ring blockring }
<CMD> sroute -connect { blockPin padPin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { GND VCC } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal6(6) }
*** Begin SPECIAL ROUTE on Wed Dec  4 17:45:53 2024 ***
SPECIAL ROUTE ran on directory: /RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR
SPECIAL ROUTE ran on machine: ee30 (Linux 3.10.0-1160.88.1.el7.x86_64 x86_64 1.50Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "GND VCC"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteConnectCorePin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring stripe blockpin coverpin noshape blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3292.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 12 layers, 6 routing layers, 1 overlap layer
Read in 98 macros, 98 used
Read in 215 components
  91 core components: 91 unplaced, 0 placed, 0 fixed
  124 pad components: 0 unplaced, 120 placed, 4 fixed
Read in 88 logical pins
Read in 88 nets
Read in 2 special nets, 2 routed
Read in 198 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VCC net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the GND net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
  Number of IO ports routed: 48
  Number of Block ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:03, real: 0:00:02, peak: 3474.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 14 via definition ...

sroute post-processing starts at Wed Dec  4 17:45:55 2024
The viaGen is rebuilding shadow vias for net GND.
sroute post-processing ends at Wed Dec  4 17:45:55 2024

sroute post-processing starts at Wed Dec  4 17:45:55 2024
The viaGen is rebuilding shadow vias for net VCC.
sroute post-processing ends at Wed Dec  4 17:45:55 2024
sroute created 112 wires.
ViaGen created 838 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       30       |       NA       |
|   via  |       364      |        0       |
| metal2 |        7       |       NA       |
|  via2  |        1       |        0       |
| metal3 |       14       |       NA       |
|  via3  |       387      |        0       |
| metal4 |       42       |       NA       |
|  via4  |       46       |        0       |
| metal5 |       12       |       NA       |
|  via5  |       40       |        0       |
| metal6 |        7       |       NA       |
+--------+----------------+----------------+
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {GND VCC} -layer metal2 -direction vertical -width 4 -spacing 0.28 -set_to_set_distance 100 -start_from left -start_offset 60 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 2359.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2359.7M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2359.7M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2359.7M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2359.7M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 18 wires.
ViaGen created 720 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal2 |       18       |       NA       |
|  via2  |       720      |        0       |
+--------+----------------+----------------+
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {GND VCC} -layer metal3 -direction horizontal -width 4 -spacing 0.28 -set_to_set_distance 100 -start_from bottom -start_offset 60 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 2359.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2359.7M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2359.7M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2359.7M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2359.7M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 18 wires.
ViaGen created 882 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  via2  |       882      |        0       |
| metal3 |       18       |       NA       |
+--------+----------------+----------------+
<CMD> setSrouteMode -viaConnectToShape { ring stripe blockring }
<CMD> sroute -connect { corePin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { GND VCC } -allowLayerChange 1 -targetViaLayerRange { metal1(1) metal6(6) }
**WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Wed Dec  4 17:47:06 2024 ***
SPECIAL ROUTE ran on directory: /RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR
SPECIAL ROUTE ran on machine: ee30 (Linux 3.10.0-1160.88.1.el7.x86_64 x86_64 1.50Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "GND VCC"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring blockpin coverpin noshape blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3474.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 12 layers, 6 routing layers, 1 overlap layer
Read in 402 macros, 99 used
Read in 215 components
  91 core components: 91 unplaced, 0 placed, 0 fixed
  124 pad components: 0 unplaced, 120 placed, 4 fixed
Read in 88 logical pins
Read in 88 nets
Read in 2 special nets, 2 routed
Read in 198 terminals
2 nets selected.

Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of Core ports routed: 362
  Number of Followpin connections: 181
End power routing: cpu: 0:00:01, real: 0:00:01, peak: 3474.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...
sroute created 543 wires.
ViaGen created 8869 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       543      |       NA       |
|   via  |      8869      |        0       |
+--------+----------------+----------------+
<CMD> getIoFlowFlag
<CMD> getMultiCpuUsage -localCpu
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report CHIP.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-report CHIP.drc.rpt                    # string, default="", user setting
 *** Starting Verify DRC (MEM: 2218.9) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 8 Viols.

 Violation Summary By Layer and Type:

	         MetSpc   Totals
	metal6        8        8
	Totals        8        8

 *** End Verify DRC (CPU: 0:00:00.9  ELAPSED TIME: 1.00  MEM: 41.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> zoomBox -556.55000 34.27200 1945.90000 1292.26900
<CMD> zoomBox -211.95000 74.52400 1094.34600 731.20700
<CMD> zoomBox -29.47500 92.54500 652.42100 435.33800
<CMD> zoomBox 95.68100 105.64500 398.24400 257.74500
<CMD> zoomBox 148.81600 110.94900 306.75700 190.34700
<CMD> selectWire 205.1800 137.6200 223.0800 159.3100 6 GND
<CMD> deleteSelectedFromFPlan
<CMD> zoomBox 117.93600 97.89200 336.54000 207.78600
<CMD> zoomBox 14.83200 57.27200 433.61400 267.79600
<CMD> zoomBox -121.47500 6.03000 560.44500 348.83500
<CMD> zoomBox -346.40300 -60.77400 763.98900 497.42700
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report CHIP.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-report CHIP.drc.rpt                    # string, default="", user setting
 *** Starting Verify DRC (MEM: 2295.2) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 4 Viols.

 Violation Summary By Layer and Type:

	         MetSpc   Totals
	metal6        4        4
	Totals        4        4

 *** End Verify DRC (CPU: 0:00:00.9  ELAPSED TIME: 1.00  MEM: 0.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> fit
<CMD> zoomBox -598.99000 936.28700 1903.45800 2194.28300
<CMD> zoomBox -172.07300 1571.64500 938.28000 2129.82600
<CMD> zoomBox 25.15500 1852.07300 517.82500 2099.74100
<CMD> zoomBox 119.04000 1950.48900 376.21800 2079.77400
<CMD> selectWire 205.1800 2031.4100 223.0800 2053.2200 6 GND
<CMD> deleteSelectedFromFPlan
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report CHIP.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-report CHIP.drc.rpt                    # string, default="", user setting
 *** Starting Verify DRC (MEM: 2295.2) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.9  ELAPSED TIME: 1.00  MEM: 0.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> fit
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Dec  4 17:48:25 2024

Design Name: CHIP
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (2190.4600, 2190.8400)
Error Limit = 1000; Warning Limit = 50
Check all nets
**WARN: (IMPVFC-97):	IO pin tetris[71] of net tetris[71] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-96):	Instance pin I of net C_rst_n has not been placed. Please make sure instance CORE/U1529 is placed and rerun verifyConnectivity.
**WARN: (IMPVFC-96):	Instance pin I of net C_rst_n has not been placed. Please make sure instance CORE/U978 is placed and rerun verifyConnectivity.
**WARN: (IMPVFC-96):	Instance pin I of net C_rst_n has not been placed. Please make sure instance CORE/U975 is placed and rerun verifyConnectivity.
**WARN: (IMPVFC-96):	Instance pin RB of net C_rst_n has not been placed. Please make sure instance CORE/tetris_reg_37_ is placed and rerun verifyConnectivity.
**WARN: (IMPVFC-96):	Instance pin RB of net C_rst_n has not been placed. Please make sure instance CORE/tetris_reg_46_ is placed and rerun verifyConnectivity.
**WARN: (IMPVFC-96):	Instance pin RB of net C_rst_n has not been placed. Please make sure instance CORE/map_f_reg_7__0_ is placed and rerun verifyConnectivity.
**WARN: (IMPVFC-96):	Instance pin RB of net C_rst_n has not been placed. Please make sure instance CORE/map_f_reg_11__1_ is placed and rerun verifyConnectivity.
**WARN: (IMPVFC-96):	Instance pin RB of net C_rst_n has not been placed. Please make sure instance CORE/row_f_reg_1__2_ is placed and rerun verifyConnectivity.
**WARN: (IMPVFC-96):	Instance pin RB of net C_rst_n has not been placed. Please make sure instance CORE/map_f_reg_9__4_ is placed and rerun verifyConnectivity.
**WARN: (IMPVFC-96):	Instance pin RB of net C_rst_n has not been placed. Please make sure instance CORE/map_f_reg_10__5_ is placed and rerun verifyConnectivity.
**WARN: (IMPVFC-96):	Instance pin CK of net C_clk has not been placed. Please make sure instance CORE/bottom_compare_f_reg_1_ is placed and rerun verifyConnectivity.
**WARN: (IMPVFC-96):	Instance pin CK of net C_clk has not been placed. Please make sure instance CORE/bottom_compare_f_reg_0_ is placed and rerun verifyConnectivity.
**WARN: (IMPVFC-96):	Instance pin CK of net C_clk has not been placed. Please make sure instance CORE/state_reg_1_ is placed and rerun verifyConnectivity.
**WARN: (IMPVFC-96):	Instance pin CK of net C_clk has not been placed. Please make sure instance CORE/position_f_reg_0_ is placed and rerun verifyConnectivity.
**WARN: (IMPVFC-96):	Instance pin CK of net C_clk has not been placed. Please make sure instance CORE/col_top_f_reg_4__1_ is placed and rerun verifyConnectivity.
**WARN: (IMPVFC-96):	Instance pin CK of net C_clk has not been placed. Please make sure instance CORE/tetrominoes_map_f_reg_0__1_ is placed and rerun verifyConnectivity.
**WARN: (IMPVFC-96):	Instance pin CK of net C_clk has not been placed. Please make sure instance CORE/col_top_f_reg_3__2_ is placed and rerun verifyConnectivity.
**WARN: (IMPVFC-96):	Instance pin CK of net C_clk has not been placed. Please make sure instance CORE/col_top_f_reg_5__2_ is placed and rerun verifyConnectivity.
**WARN: (IMPVFC-96):	Instance pin CK of net C_clk has not been placed. Please make sure instance CORE/col_top_f_reg_4__2_ is placed and rerun verifyConnectivity.
**WARN: (IMPVFC-96):	Instance pin CK of net C_clk has not been placed. Please make sure instance CORE/bottom_f_reg_0__0_ is placed and rerun verifyConnectivity.
**WARN: (EMS-27):	Message (IMPVFC-96) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Net GND: dangling Wire.

Begin Summary 
    2 Problem(s) (IMPVFC-94): The net has dangling wire(s).
    2 total info(s) created.
End Summary

End Time: Wed Dec  4 17:48:25 2024
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 2 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 0.000M)

<CMD> zoomBox -471.16500 -2.22600 1655.91500 1067.07000
<CMD> zoomBox -97.25700 72.01400 846.54200 546.46700
<CMD> zoomBox 91.50000 108.77500 447.45800 287.71700
<CMD> zoomBox 156.71700 121.03800 314.66000 200.43700
<CMD> zoomBox 181.57000 128.38500 264.01800 169.83200
<CMD> selectWire 205.1800 141.4100 234.3200 159.3100 6 GND
<CMD> editTrim
<CMD> zoomBox 126.51100 94.86500 383.69800 224.15400
<CMD> zoomBox -45.56800 -85.08100 756.69800 318.22300
<CMD> zoomBox -455.07300 -618.07500 1672.10900 451.27200
<CMD> zoomBox -1020.80100 -1462.56600 3054.21500 585.96900
<CMD> fit
<CMD> zoomBox -375.25400 1262.20400 1432.76500 2171.10600
<CMD> zoomBox -20.42100 1761.95000 661.47500 2104.74300
<CMD> zoomBox 113.14800 1945.57800 370.32700 2074.86300
<CMD> zoomBox 181.42100 2024.69900 240.99100 2054.64500
<CMD> selectWire 205.1800 2031.4100 234.3200 2049.3100 6 GND
<CMD> editTrim
<CMD> fit
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Dec  4 17:48:48 2024

Design Name: CHIP
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (2190.4600, 2190.8400)
Error Limit = 1000; Warning Limit = 50
Check all nets
**WARN: (IMPVFC-97):	IO pin tetris[71] of net tetris[71] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-96):	Instance pin I of net C_rst_n has not been placed. Please make sure instance CORE/U1529 is placed and rerun verifyConnectivity.
**WARN: (IMPVFC-96):	Instance pin I of net C_rst_n has not been placed. Please make sure instance CORE/U978 is placed and rerun verifyConnectivity.
**WARN: (IMPVFC-96):	Instance pin I of net C_rst_n has not been placed. Please make sure instance CORE/U975 is placed and rerun verifyConnectivity.
**WARN: (IMPVFC-96):	Instance pin RB of net C_rst_n has not been placed. Please make sure instance CORE/tetris_reg_37_ is placed and rerun verifyConnectivity.
**WARN: (IMPVFC-96):	Instance pin RB of net C_rst_n has not been placed. Please make sure instance CORE/tetris_reg_46_ is placed and rerun verifyConnectivity.
**WARN: (IMPVFC-96):	Instance pin RB of net C_rst_n has not been placed. Please make sure instance CORE/map_f_reg_7__0_ is placed and rerun verifyConnectivity.
**WARN: (IMPVFC-96):	Instance pin RB of net C_rst_n has not been placed. Please make sure instance CORE/map_f_reg_11__1_ is placed and rerun verifyConnectivity.
**WARN: (IMPVFC-96):	Instance pin RB of net C_rst_n has not been placed. Please make sure instance CORE/row_f_reg_1__2_ is placed and rerun verifyConnectivity.
**WARN: (IMPVFC-96):	Instance pin RB of net C_rst_n has not been placed. Please make sure instance CORE/map_f_reg_9__4_ is placed and rerun verifyConnectivity.
**WARN: (IMPVFC-96):	Instance pin RB of net C_rst_n has not been placed. Please make sure instance CORE/map_f_reg_10__5_ is placed and rerun verifyConnectivity.
**WARN: (IMPVFC-96):	Instance pin CK of net C_clk has not been placed. Please make sure instance CORE/bottom_compare_f_reg_1_ is placed and rerun verifyConnectivity.
**WARN: (IMPVFC-96):	Instance pin CK of net C_clk has not been placed. Please make sure instance CORE/bottom_compare_f_reg_0_ is placed and rerun verifyConnectivity.
**WARN: (IMPVFC-96):	Instance pin CK of net C_clk has not been placed. Please make sure instance CORE/state_reg_1_ is placed and rerun verifyConnectivity.
**WARN: (IMPVFC-96):	Instance pin CK of net C_clk has not been placed. Please make sure instance CORE/position_f_reg_0_ is placed and rerun verifyConnectivity.
**WARN: (IMPVFC-96):	Instance pin CK of net C_clk has not been placed. Please make sure instance CORE/col_top_f_reg_4__1_ is placed and rerun verifyConnectivity.
**WARN: (IMPVFC-96):	Instance pin CK of net C_clk has not been placed. Please make sure instance CORE/tetrominoes_map_f_reg_0__1_ is placed and rerun verifyConnectivity.
**WARN: (IMPVFC-96):	Instance pin CK of net C_clk has not been placed. Please make sure instance CORE/col_top_f_reg_3__2_ is placed and rerun verifyConnectivity.
**WARN: (IMPVFC-96):	Instance pin CK of net C_clk has not been placed. Please make sure instance CORE/col_top_f_reg_5__2_ is placed and rerun verifyConnectivity.
**WARN: (IMPVFC-96):	Instance pin CK of net C_clk has not been placed. Please make sure instance CORE/col_top_f_reg_4__2_ is placed and rerun verifyConnectivity.
**WARN: (IMPVFC-96):	Instance pin CK of net C_clk has not been placed. Please make sure instance CORE/bottom_f_reg_0__0_ is placed and rerun verifyConnectivity.
**WARN: (EMS-27):	Message (IMPVFC-96) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Net GND: dangling Wire.

Begin Summary 
    2 Problem(s) (IMPVFC-94): The net has dangling wire(s).
    2 total info(s) created.
End Summary

End Time: Wed Dec  4 17:48:48 2024
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 2 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 0.000M)

<CMD> zoomBox -443.78500 28.36900 1683.29600 1097.66500
<CMD> zoomBox -20.75700 77.76100 781.47100 481.04600
<CMD> zoomBox 188.66600 105.76300 322.91700 173.25200
<CMD> zoomBox 208.22700 109.23500 278.31000 144.46600
<CMD> selectWire 216.4200 141.4100 234.3200 576.1200 6 GND
<CMD> deselectAll
<CMD> selectWire 225.0800 137.6200 243.0800 576.1200 4 GND
<CMD> zoomBox 214.89400 120.30800 257.93500 141.94500
<CMD> zoomBox 209.36400 108.80900 279.45100 144.04200
<CMD> deselectAll
<CMD> selectWire 216.4200 141.4100 234.3200 576.1200 6 GND
<CMD> deselectAll
<CMD> selectWire 225.0800 137.6200 243.0800 576.1200 4 GND
<CMD> deselectAll
<CMD> selectWire 216.4200 141.4100 234.3200 576.1200 6 GND
<CMD> editTrim
<CMD> deselectAll
<CMD> fit
<CMD> zoomBox -615.24100 883.31100 1887.20700 2141.30700
<CMD> zoomBox -168.55600 1508.01700 941.79600 2066.19800
<CMD> zoomBox -21.22900 1710.06500 660.66700 2052.85800
<CMD> selectWire 216.4200 1614.1000 234.3200 2049.3100 6 GND
<CMD> editTrim
<CMD> deselectAll
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report CHIP.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-report CHIP.drc.rpt                    # string, default="", user setting
 *** Starting Verify DRC (MEM: 2304.1) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.8  ELAPSED TIME: 0.00  MEM: 0.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> verifyConnectivity -net {GND VCC} -type special -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Dec  4 17:49:36 2024

Design Name: CHIP
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (2190.4600, 2190.8400)
Error Limit = 1000; Warning Limit = 50
Check specified nets
*** Checking Net VCC
*** Checking Net GND

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Wed Dec  4 17:49:36 2024
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> fit
<CMD> setPlaceMode -prerouteAsObs {2 3}
<CMD> setPlaceMode -fp false
<CMD> place_design -noPrePlaceOpt
*** Starting placeDesign default flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.111633 path_group
AAE DB initialization (MEM=2351.8 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2363.31)
siFlow : Timing analysis mode is single, using late cdB files
AAE_INFO: Cdb files are: 
 	/RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR/CHIP_floorplan.inn.dat/libs/mmmc/u18_ss.cdb
 
**WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
Total number of fetched objects 1612
End delay calculation. (MEM=2420.54 CPU=0:00:00.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2383.93 CPU=0:00:00.7 REAL=0:00:01.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#7 (mem=2374.4M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:01.5 mem=2382.4M) ***
**WARN: (IMPTS-141):	Cell (PDI) is marked as dont_touch, but is not marked as dont_use.
**WARN: (IMPTS-141):	Cell (PDIX) is marked as dont_touch, but is not marked as dont_use.
**WARN: (IMPTS-141):	Cell (PUI) is marked as dont_touch, but is not marked as dont_use.
**WARN: (IMPTS-141):	Cell (BHD1) is marked as dont_touch, but is not marked as dont_use.
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.8 mem=2382.4M) ***
No user-set net weight.
Net fanout histogram:
2		: 1004 (62.9%) nets
3		: 157 (9.8%) nets
4     -	14	: 415 (26.0%) nets
15    -	39	: 14 (0.9%) nets
40    -	79	: 4 (0.3%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 1 (0.1%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=1494 (0 fixed + 1494 movable) #buf cell=30 #inv cell=228 #block=0 (0 floating + 0 preplaced)
#ioInst=124 #net=1595 #term=5705 #term/net=3.58, #fixedIo=128, #floatIo=0, #fixedPin=87, #floatPin=0
stdCell: 1494 single + 0 double + 0 multi
Total standard cell length = 7.0798 (mm), area = 0.0357 (mm^2)
Estimated cell power/ground rail width = 0.866 um
Average module density = 0.056.
Density for the design = 0.056.
       = stdcell_area 11419 sites (35682 um^2) / alloc_area 205580 sites (642396 um^2).
Pin Density = 0.02160.
            = total # of pins 5705 / total area 264060.
=== lastAutoLevel = 9 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.353e+05 (6.47e+04 7.07e+04)
              Est.  stn bbox = 1.465e+05 (6.94e+04 7.71e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2376.6M
Iteration  2: Total net bbox = 1.353e+05 (6.47e+04 7.07e+04)
              Est.  stn bbox = 1.465e+05 (6.94e+04 7.71e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2376.6M
Iteration  3: Total net bbox = 1.560e+05 (7.68e+04 7.92e+04)
              Est.  stn bbox = 1.831e+05 (8.99e+04 9.32e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2381.2M
Active setup views:
    av_func_mode_max
Iteration  4: Total net bbox = 1.480e+05 (7.36e+04 7.44e+04)
              Est.  stn bbox = 1.710e+05 (8.48e+04 8.62e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2381.2M
Iteration  5: Total net bbox = 1.382e+05 (6.87e+04 6.95e+04)
              Est.  stn bbox = 1.547e+05 (7.65e+04 7.83e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2381.2M
Iteration  6: Total net bbox = 1.536e+05 (7.58e+04 7.78e+04)
              Est.  stn bbox = 1.708e+05 (8.39e+04 8.70e+04)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 2383.4M
Iteration  7: Total net bbox = 1.546e+05 (7.65e+04 7.80e+04)
              Est.  stn bbox = 1.718e+05 (8.46e+04 8.72e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2385.6M
Iteration  8: Total net bbox = 1.546e+05 (7.65e+04 7.80e+04)
              Est.  stn bbox = 1.718e+05 (8.46e+04 8.72e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 2385.6M
Iteration  9: Total net bbox = 1.570e+05 (7.91e+04 7.79e+04)
              Est.  stn bbox = 1.743e+05 (8.76e+04 8.67e+04)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 2385.6M
Iteration 10: Total net bbox = 1.570e+05 (7.91e+04 7.79e+04)
              Est.  stn bbox = 1.743e+05 (8.76e+04 8.67e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 2385.6M
Iteration 11: Total net bbox = 1.585e+05 (7.90e+04 7.94e+04)
              Est.  stn bbox = 1.759e+05 (8.73e+04 8.86e+04)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 2389.6M
Iteration 12: Total net bbox = 1.585e+05 (7.90e+04 7.94e+04)
              Est.  stn bbox = 1.759e+05 (8.73e+04 8.86e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 2389.6M
Iteration 13: Total net bbox = 1.632e+05 (8.18e+04 8.14e+04)
              Est.  stn bbox = 1.808e+05 (9.03e+04 9.05e+04)
              cpu = 0:00:01.8 real = 0:00:02.0 mem = 2394.6M
Iteration 14: Total net bbox = 1.632e+05 (8.18e+04 8.14e+04)
              Est.  stn bbox = 1.808e+05 (9.03e+04 9.05e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2394.6M
Iteration 15: Total net bbox = 1.632e+05 (8.18e+04 8.14e+04)
              Est.  stn bbox = 1.808e+05 (9.03e+04 9.05e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2394.6M
*** cost = 1.632e+05 (8.18e+04 8.14e+04) (cpu for global=0:00:05.4) real=0:00:06.0***
Info: 1 clock gating cells identified, 0 (on average) moved 0/7
Solver runtime cpu: 0:00:03.6 real: 0:00:03.7
Core Placement runtime cpu: 0:00:04.0 real: 0:00:06.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:57.3 mem=2394.6M) ***
Total net bbox length = 1.632e+05 (8.183e+04 8.138e+04) (ext = 9.442e+04)
Move report: Detail placement moves 1494 insts, mean move: 3.76 um, max move: 45.88 um 
	Max move on inst (CORE/U1049): (1027.81, 1216.60) --> (1018.04, 1180.48)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2402.6MB
Summary Report:
Instances move: 1494 (out of 1494 movable)
Instances flipped: 0
Mean displacement: 3.76 um
Max displacement: 45.88 um (Instance: CORE/U1049) (1027.81, 1216.6) -> (1018.04, 1180.48)
	Length: 5 sites, height: 1 rows, site name: core_5040, cell type: BUF2
Total net bbox length = 1.607e+05 (7.932e+04 8.139e+04) (ext = 9.411e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2402.6MB
*** Finished refinePlace (0:00:57.4 mem=2402.6M) ***
*** End of Placement (cpu=0:00:07.6, real=0:00:08.0, mem=2394.6M) ***
default core: bins with density > 0.750 =  0.00 % ( 0 / 342 )
Density distribution unevenness ratio = 86.905%
*** Free Virtual Timing Model ...(mem=2394.6M)
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.111633 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2394.58)
Total number of fetched objects 1612
End delay calculation. (MEM=2434.27 CPU=0:00:00.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2434.27 CPU=0:00:00.3 REAL=0:00:01.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 19944 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 19944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1595  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1508 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1508 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 1.725646e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         2( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         3( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                5( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.15 seconds, mem = 2432.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 2432.76 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2432.76 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2432.76 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2432.76 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2432.76 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2432.76 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5531
[NR-eGR] metal2  (2V) length: 6.692217e+04um, number of vias: 8091
[NR-eGR] metal3  (3H) length: 7.622691e+04um, number of vias: 773
[NR-eGR] metal4  (4V) length: 2.298452e+04um, number of vias: 194
[NR-eGR] metal5  (5H) length: 9.398540e+03um, number of vias: 7
[NR-eGR] metal6  (6V) length: 1.120000e+02um, number of vias: 0
[NR-eGR] Total length: 1.756441e+05um, number of vias: 14596
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.260110e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.08 seconds, mem = 2376.8M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.3, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:10, real = 0: 0:11, mem = 2374.8M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-141            4  Cell (%s) is marked as dont_touch, but i...
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPESI-3086          2  The cell '%s' does not have characterize...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 9 warning(s), 0 error(s)

<CMD> zoomBox -637.76800 272.03100 2825.82800 2013.20100
<CMD> zoomBox 38.92700 644.13300 2166.00900 1713.43000
<CMD> setDrawView place
<CMD> zoomBox -637.19300 380.07500 2826.40700 2121.24700
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_preCTS -outDir timingReports
AAE DB initialization (MEM=2390.67 CPU=0:00:00.0 REAL=0:00:00.0) 
*** timeDesign #1 [begin] : totSession cpu/real = 0:01:00.0/0:07:14.0 (0.1), mem = 2390.7M
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Start to check current routing status for nets...
**WARN: (IMPTR-2325):	There are 87 nets connecting a pad term to a fterm without geometry and these nets will not be routed. A pad term is a pin of a pad logically connected to a top level module port (fterm). 
Type 'set trPrintIgnoredPadNets <limit>' prior to trialRoute to have it report each net up to <limit>. 
Review the list of nets and verify they do not require a physical route between the pad pin and fterm. Top level fterms connecting to pad pins typically do not require a physical route because the pad pin will connect to signals external to the design.
Type 'man IMPTR-2325' for more detail.
All nets are already routed correctly.
End to check current routing status for nets (mem=2380.7M)
Extraction called for design 'CHIP' of instances=1618 and nets=1599 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 2380.672M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2404.25)
siFlow : Timing analysis mode is single, using late cdB files
AAE_INFO: Cdb files are: 
 	/RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR/CHIP_floorplan.inn.dat/libs/mmmc/u18_ss.cdb
 
**WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
Total number of fetched objects 1612
End delay calculation. (MEM=2503.03 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2466.41 CPU=0:00:00.6 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:01:01 mem=2466.4M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.917  | -0.118  | -1.917  |
|           TNS (ns):|-242.259 | -0.791  |-241.468 |
|    Violating Paths:|   237   |   19    |   218   |
|          All Paths:|   594   |   247   |   365   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.037   |      4 (4)       |
|   max_tran     |      1 (37)      |   -0.054   |      1 (37)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.506%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.19 sec
Total Real time: 3.0 sec
Total Memory Usage: 2432.667969 Mbytes
*** timeDesign #1 [finish] : cpu/real = 0:00:01.1/0:00:02.4 (0.5), totSession cpu/real = 0:01:01.1/0:07:16.4 (0.1), mem = 2432.7M
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1634.0M, totSessionCpu=0:01:02 **
Executing: place_opt_design -opt
**INFO: User settings:
setExtractRCMode -engine                    preRoute
setDelayCalMode -enable_high_fanout         true
setDelayCalMode -eng_copyNetPropToNewNet    true
setDelayCalMode -engine                     aae
setDelayCalMode -ignoreNetLoad              false
setDelayCalMode -socv_accuracy_mode         low
setOptMode -fixCap                          true
setOptMode -fixFanoutLoad                   true
setOptMode -fixTran                         true
setPlaceMode -place_design_floorplan_mode   false
setPlaceMode -place_detail_preroute_as_obs  {2 3}
setAnalysisMode -analysisType               single
setAnalysisMode -checkType                  setup
setAnalysisMode -clkSrcPath                 true
setAnalysisMode -clockPropagation           forcedIdeal
setAnalysisMode -virtualIPO                 false

*** place_opt_design #1 [begin] : totSession cpu/real = 0:01:01.6/0:07:23.8 (0.1), mem = 2433.3M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
*** GlobalPlace #1 [begin] : totSession cpu/real = 0:01:01.7/0:07:23.9 (0.1), mem = 2433.3M
*** GlobalPlace #1 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:01.7/0:07:23.9 (0.1), mem = 2433.3M
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1639.0M, totSessionCpu=0:01:02 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
*** InitOpt #1 [begin] : totSession cpu/real = 0:01:01.7/0:07:23.9 (0.1), mem = 2433.3M
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell XMD is dont_touch but not dont_use
			Cell XMC is dont_touch but not dont_use
			Cell PUI is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1647.1M, totSessionCpu=0:01:03 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2455.30 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 19944 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 19944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1595  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1508 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1508 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 1.741169e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         5( 0.01%)   ( 0.01%) 
[NR-eGR]  metal3  (3)         3( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                8( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 2468.66 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2468.66 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2468.66 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2468.66 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2468.66 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2468.66 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5531
[NR-eGR] metal2  (2V) length: 6.708513e+04um, number of vias: 8130
[NR-eGR] metal3  (3H) length: 7.682572e+04um, number of vias: 788
[NR-eGR] metal4  (4V) length: 2.327040e+04um, number of vias: 186
[NR-eGR] metal5  (5H) length: 1.017464e+04um, number of vias: 6
[NR-eGR] metal6  (6V) length: 8.120000e+01um, number of vias: 0
[NR-eGR] Total length: 1.774371e+05um, number of vias: 14641
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.493370e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 2445.15 MB )
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'CHIP' of instances=1618 and nets=1599 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2443.148M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2458.69)
Total number of fetched objects 1612
End delay calculation. (MEM=2475.11 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2475.11 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:01:05 mem=2475.1M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.911  |
|           TNS (ns):|-250.197 |
|    Violating Paths:|   239   |
|          All Paths:|   594   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.045   |      4 (4)       |
|   max_tran     |     3 (116)      |   -0.097   |     3 (116)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.506%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1661.3M, totSessionCpu=0:01:05 **
*** InitOpt #1 [finish] : cpu/real = 0:00:03.7/0:00:03.8 (1.0), totSession cpu/real = 0:01:05.5/0:07:27.7 (0.1), mem = 2447.4M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 2447.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2447.4M) ***
The useful skew maximum allowed delay is: 0.3
*** SimplifyNetlist #1 [begin] : totSession cpu/real = 0:01:05.6/0:07:27.8 (0.1), mem = 2448.4M
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 14 candidate Buffer cells
*info: There are 14 candidate Inverter cells


Netlist preparation processing... 
Removed 2 instances
**WARN: (IMPOPT-7098):	WARNING: tetris[71] is an undriven net with 1 fanouts.
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] : cpu/real = 0:00:02.0/0:00:01.9 (1.0), totSession cpu/real = 0:01:07.5/0:07:29.7 (0.2), mem = 2520.1M
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] : totSession cpu/real = 0:01:07.6/0:07:29.8 (0.2), mem = 2520.1M
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:01:09.2/0:07:31.3 (0.2), mem = 2520.1M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] : totSession cpu/real = 0:01:09.2/0:07:31.3 (0.2), mem = 2520.1M
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    24|   265|    -0.71|    26|    26|    -0.13|     0|     0|     0|     0|    -1.91|  -247.93|       0|       0|       0|  5.50%|          |         |
|     5|    10|    -0.24|     5|     5|    -0.01|     0|     0|     0|     0|    -2.23|  -133.99|      20|       0|       6|  5.54%| 0:00:00.0|  2590.4M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -2.19|  -130.51|       0|       0|       5|  5.54%| 0:00:00.0|  2590.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=2590.4M) ***

*** DrvOpt #2 [finish] : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:01:09.7/0:07:31.9 (0.2), mem = 2530.3M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1727.4M, totSessionCpu=0:01:10 **

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] : totSession cpu/real = 0:01:09.7/0:07:31.9 (0.2), mem = 2530.3M
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -2.186  TNS Slack -130.509 
+--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -2.186|-130.509|    5.54%|   0:00:00.0| 2549.4M|av_func_mode_max|  default| tetris[48]                          |
|  -1.659|-114.366|    5.56%|   0:00:00.0| 2602.6M|av_func_mode_max|  default| tetris[69]                          |
|  -1.034| -81.965|    5.70%|   0:00:00.0| 2602.6M|av_func_mode_max|  default| tetris[28]                          |
|  -1.034| -81.965|    5.70%|   0:00:00.0| 2602.6M|av_func_mode_max|  default| tetris[28]                          |
|  -0.923| -75.276|    5.76%|   0:00:01.0| 2602.6M|av_func_mode_max|  default| tetris[28]                          |
|  -0.923| -74.593|    5.76%|   0:00:00.0| 2605.1M|av_func_mode_max|  default| tetris[28]                          |
|  -0.923| -74.593|    5.76%|   0:00:00.0| 2605.1M|av_func_mode_max|  default| tetris[28]                          |
|  -0.923| -74.593|    5.76%|   0:00:00.0| 2605.1M|av_func_mode_max|  default| tetris[28]                          |
|  -0.923| -74.339|    5.76%|   0:00:00.0| 2605.1M|av_func_mode_max|  default| tetris[28]                          |
|  -0.923| -74.274|    5.77%|   0:00:00.0| 2605.1M|av_func_mode_max|  default| tetris[28]                          |
|  -0.923| -74.274|    5.77%|   0:00:00.0| 2605.1M|av_func_mode_max|  default| tetris[28]                          |
|  -0.923| -74.274|    5.77%|   0:00:00.0| 2605.1M|av_func_mode_max|  default| tetris[28]                          |
|  -0.923| -73.227|    5.78%|   0:00:00.0| 2605.1M|av_func_mode_max|  default| tetris[28]                          |
|  -0.923| -73.194|    5.78%|   0:00:00.0| 2605.1M|av_func_mode_max|  default| tetris[28]                          |
|  -0.923| -73.194|    5.78%|   0:00:00.0| 2605.1M|av_func_mode_max|  default| tetris[28]                          |
|  -0.923| -73.194|    5.78%|   0:00:00.0| 2605.1M|av_func_mode_max|  default| tetris[28]                          |
|  -0.923| -73.144|    5.78%|   0:00:00.0| 2605.1M|av_func_mode_max|  default| tetris[28]                          |
|  -0.923| -73.144|    5.78%|   0:00:00.0| 2605.1M|av_func_mode_max|  default| tetris[28]                          |
|  -0.923| -73.144|    5.78%|   0:00:00.0| 2605.1M|av_func_mode_max|  default| tetris[28]                          |
|  -0.923| -73.144|    5.78%|   0:00:00.0| 2605.1M|av_func_mode_max|  default| tetris[28]                          |
|  -0.915| -72.289|    5.80%|   0:00:00.0| 2605.1M|av_func_mode_max|  default| tetris[27]                          |
|  -0.915| -71.252|    5.83%|   0:00:01.0| 2609.6M|av_func_mode_max|  default| tetris[27]                          |
+--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:01.7 real=0:00:02.0 mem=2609.6M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:01.7 real=0:00:02.0 mem=2609.6M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -0.915  TNS Slack -71.252 
*** GlobalOpt #1 [finish] : cpu/real = 0:00:03.5/0:00:03.5 (1.0), totSession cpu/real = 0:01:13.2/0:07:35.4 (0.2), mem = 2544.6M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -0.915
*** Check timing (0:00:00.0)
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] : totSession cpu/real = 0:01:13.3/0:07:35.4 (0.2), mem = 2563.6M
Reclaim Optimization WNS Slack -0.915  TNS Slack -71.252 Density 5.83
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    5.83%|        -|  -0.915| -71.252|   0:00:00.0| 2565.6M|
|    5.83%|        0|  -0.915| -71.252|   0:00:01.0| 2584.7M|
|    5.83%|        0|  -0.915| -71.252|   0:00:00.0| 2584.7M|
|    5.75%|       33|  -0.915| -71.105|   0:00:00.0| 2603.8M|
|    5.54%|      137|  -0.915| -70.971|   0:00:01.0| 2630.9M|
|    5.52%|       16|  -0.915| -70.971|   0:00:00.0| 2630.9M|
|    5.52%|        3|  -0.915| -70.971|   0:00:00.0| 2630.9M|
|    5.52%|        0|  -0.915| -70.971|   0:00:00.0| 2630.9M|
|    5.52%|        0|  -0.915| -70.971|   0:00:00.0| 2630.9M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.915  TNS Slack -70.971 Density 5.52
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:02.9) (real = 0:00:03.0) **
*** AreaOpt #1 [finish] : cpu/real = 0:00:02.9/0:00:02.9 (1.0), totSession cpu/real = 0:01:16.2/0:07:38.3 (0.2), mem = 2630.9M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=2554.80M, totSessionCpu=0:01:16).
*** IncrReplace #1 [begin] : totSession cpu/real = 0:01:16.2/0:07:38.4 (0.2), mem = 2554.8M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  av_func_mode_max
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 19944 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 19944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1643  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1556 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1556 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 1.727208e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         4( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         4( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                8( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.17 seconds, mem = 2562.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
Iteration  7: Total net bbox = 1.549e+05 (7.75e+04 7.74e+04)
              Est.  stn bbox = 1.716e+05 (8.56e+04 8.61e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 2552.1M
Iteration  8: Total net bbox = 1.515e+05 (7.58e+04 7.57e+04)
              Est.  stn bbox = 1.676e+05 (8.36e+04 8.40e+04)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 2552.1M
Iteration  9: Total net bbox = 1.526e+05 (7.63e+04 7.62e+04)
              Est.  stn bbox = 1.686e+05 (8.41e+04 8.45e+04)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 2552.1M
Iteration 10: Total net bbox = 1.555e+05 (7.78e+04 7.77e+04)
              Est.  stn bbox = 1.718e+05 (8.57e+04 8.61e+04)
              cpu = 0:00:05.1 real = 0:00:06.0 mem = 2576.6M
Iteration 11: Total net bbox = 1.567e+05 (7.85e+04 7.83e+04)
              Est.  stn bbox = 1.731e+05 (8.64e+04 8.67e+04)
              cpu = 0:00:01.4 real = 0:00:01.0 mem = 2561.6M
Move report: Timing Driven Placement moves 1541 insts, mean move: 16.25 um, max move: 73.30 um 
	Max move on inst (CORE/FE_OFC43_n1559): (998.20, 1230.88) --> (1064.43, 1223.81)

Finished Incremental Placement (cpu=0:00:08.8, real=0:00:09.0, mem=2561.6M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:25 mem=2561.6M) ***
Total net bbox length = 1.577e+05 (7.916e+04 7.851e+04) (ext = 9.519e+04)
Move report: Detail placement moves 1541 insts, mean move: 2.61 um, max move: 42.12 um 
	Max move on inst (FE_OFC119_C_tetris_52): (1010.25, 1019.50) --> (968.44, 1019.20)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2561.6MB
Summary Report:
Instances move: 1541 (out of 1541 movable)
Instances flipped: 0
Mean displacement: 2.61 um
Max displacement: 42.12 um (Instance: FE_OFC119_C_tetris_52) (1010.25, 1019.5) -> (968.44, 1019.2)
	Length: 12 sites, height: 1 rows, site name: core_5040, cell type: BUF6
Total net bbox length = 1.552e+05 (7.642e+04 7.877e+04) (ext = 9.488e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2561.6MB
*** Finished refinePlace (0:01:25 mem=2561.6M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 19944 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 19944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1643  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1556 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1556 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 1.663855e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         3( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         3( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                6( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.18 seconds, mem = 2565.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 2565.17 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2565.17 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2565.17 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2565.17 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2565.17 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2565.17 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5623
[NR-eGR] metal2  (2V) length: 6.331641e+04um, number of vias: 8150
[NR-eGR] metal3  (3H) length: 7.294410e+04um, number of vias: 845
[NR-eGR] metal4  (4V) length: 2.347116e+04um, number of vias: 185
[NR-eGR] metal5  (5H) length: 9.660790e+03um, number of vias: 8
[NR-eGR] metal6  (6V) length: 2.430400e+02um, number of vias: 0
[NR-eGR] Total length: 1.696355e+05um, number of vias: 14811
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.304630e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.09 seconds, mem = 2557.2M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:09.5, real=0:00:09.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2552.2M)
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'CHIP' of instances=1665 and nets=1648 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2558.188M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:26, real = 0:00:26, mem = 1718.6M, totSessionCpu=0:01:27 **
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2565.73)
Total number of fetched objects 1659
End delay calculation. (MEM=2574.15 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2574.15 CPU=0:00:00.4 REAL=0:00:00.0)
*** IncrReplace #1 [finish] : cpu/real = 0:00:11.6/0:00:11.6 (1.0), totSession cpu/real = 0:01:27.8/0:07:50.0 (0.2), mem = 2574.1M
*** Timing NOT met, worst failing slack is -0.928
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** WnsOpt #1 [begin] : totSession cpu/real = 0:01:27.8/0:07:50.1 (0.2), mem = 2590.2M
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.928 TNS Slack -72.013 Density 5.52
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.928|-71.989|
|reg2reg   |-0.009| -0.024|
|HEPG      |-0.009| -0.024|
|All Paths |-0.928|-72.013|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.009|   -0.928|  -0.024|  -72.013|    5.52%|   0:00:00.0| 2625.2M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_3_/D      |
|   0.021|   -0.928|   0.000|  -71.989|    5.54%|   0:00:00.0| 2633.2M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
|   0.046|   -0.928|   0.000|  -71.989|    5.54%|   0:00:00.0| 2633.2M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_3_/D      |
|   0.053|   -0.928|   0.000|  -71.989|    5.55%|   0:00:01.0| 2633.2M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
|   0.080|   -0.928|   0.000|  -71.989|    5.58%|   0:00:00.0| 2633.2M|              NA|       NA| NA                                  |
|   0.080|   -0.928|   0.000|  -71.989|    5.58%|   0:00:00.0| 2633.2M|av_func_mode_max|       NA| NA                                  |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.5 real=0:00:01.0 mem=2633.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.928|   -0.928| -71.989|  -71.989|    5.58%|   0:00:00.0| 2633.2M|av_func_mode_max|  default| tetris[8]                           |
|  -0.901|   -0.901| -70.653|  -70.653|    5.56%|   0:00:00.0| 2633.2M|av_func_mode_max|  default| tetris[2]                           |
|  -0.871|   -0.871| -69.058|  -69.058|    5.53%|   0:00:00.0| 2633.2M|av_func_mode_max|  default| tetris[57]                          |
|  -0.871|   -0.871| -67.028|  -67.028|    5.50%|   0:00:01.0| 2633.2M|av_func_mode_max|  default| tetris[57]                          |
|  -0.844|   -0.844| -66.689|  -66.689|    5.49%|   0:00:00.0| 2633.2M|av_func_mode_max|  default| tetris[35]                          |
|  -0.829|   -0.829| -66.211|  -66.211|    5.50%|   0:00:00.0| 2633.2M|av_func_mode_max|  default| tetris[52]                          |
|  -0.825|   -0.825| -66.082|  -66.082|    5.54%|   0:00:00.0| 2628.7M|av_func_mode_max|  default| tetris[6]                           |
|  -0.825|   -0.825| -65.857|  -65.857|    5.52%|   0:00:00.0| 2628.7M|av_func_mode_max|  default| tetris[6]                           |
|  -0.825|   -0.825| -65.801|  -65.801|    5.51%|   0:00:00.0| 2628.7M|av_func_mode_max|  default| tetris[6]                           |
|  -0.825|   -0.825| -65.801|  -65.801|    5.51%|   0:00:00.0| 2628.7M|av_func_mode_max|  default| tetris[6]                           |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.3 real=0:00:01.0 mem=2628.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.8 real=0:00:02.0 mem=2628.7M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.825|-65.801|
|reg2reg   | 0.086|  0.000|
|HEPG      | 0.086|  0.000|
|All Paths |-0.825|-65.801|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.825 TNS Slack -65.801 Density 5.51
*** Starting refinePlace (0:01:33 mem=2628.7M) ***
Total net bbox length = 1.552e+05 (7.632e+04 7.892e+04) (ext = 9.542e+04)

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2628.7M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2628.7MB
Summary Report:
Instances move: 0 (out of 1495 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.552e+05 (7.632e+04 7.892e+04) (ext = 9.542e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2628.7MB
*** Finished refinePlace (0:01:33 mem=2628.7M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2628.7M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2628.7M) ***
** GigaOpt Optimizer WNS Slack -0.825 TNS Slack -65.801 Density 5.51
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.825|-65.801|
|reg2reg   | 0.086|  0.000|
|HEPG      | 0.086|  0.000|
|All Paths |-0.825|-65.801|
+----------+------+-------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.825|   -0.825| -65.801|  -65.801|    5.51%|   0:00:01.0| 2628.7M|av_func_mode_max|  default| tetris[6]                           |
|  -0.825|   -0.825| -65.801|  -65.801|    5.51%|   0:00:00.0| 2630.2M|av_func_mode_max|  default| tetris[6]                           |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=2630.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:01.0 mem=2630.2M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.825|-65.801|
|reg2reg   | 0.086|  0.000|
|HEPG      | 0.086|  0.000|
|All Paths |-0.825|-65.801|
+----------+------+-------+

OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.825|-65.801|
|reg2reg   | 0.086|  0.000|
|HEPG      | 0.086|  0.000|
|All Paths |-0.825|-65.801|
+----------+------+-------+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:03.5 real=0:00:04.0 mem=2630.2M) ***

*** WnsOpt #1 [finish] : cpu/real = 0:00:05.3/0:00:05.3 (1.0), totSession cpu/real = 0:01:33.2/0:07:55.4 (0.2), mem = 2565.2M
End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -0.825
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** TnsOpt #1 [begin] : totSession cpu/real = 0:01:33.2/0:07:55.4 (0.2), mem = 2565.2M
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.825 TNS Slack -65.801 Density 5.51
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.825|-65.801|
|reg2reg   | 0.086|  0.000|
|HEPG      | 0.086|  0.000|
|All Paths |-0.825|-65.801|
+----------+------+-------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.825|   -0.825| -65.801|  -65.801|    5.51%|   0:00:00.0| 2586.2M|av_func_mode_max|  default| tetris[6]                           |
|  -0.825|   -0.825| -64.987|  -64.987|    5.52%|   0:00:02.0| 2630.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_0__1_/D  |
|  -0.825|   -0.825| -64.640|  -64.640|    5.53%|   0:00:00.0| 2630.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_0__1_/D  |
|  -0.825|   -0.825| -64.304|  -64.304|    5.53%|   0:00:01.0| 2630.0M|av_func_mode_max|  default| CORE/bottom_f_reg_2__3_/D           |
|  -0.825|   -0.825| -63.983|  -63.983|    5.53%|   0:00:00.0| 2649.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
|  -0.825|   -0.825| -63.908|  -63.908|    5.54%|   0:00:01.0| 2649.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
|  -0.825|   -0.825| -63.515|  -63.515|    5.55%|   0:00:00.0| 2649.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
|  -0.825|   -0.825| -63.447|  -63.447|    5.56%|   0:00:01.0| 2649.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_0__1_/D  |
|  -0.825|   -0.825| -63.332|  -63.332|    5.56%|   0:00:00.0| 2649.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_0__1_/D  |
|  -0.825|   -0.825| -63.245|  -63.245|    5.56%|   0:00:00.0| 2649.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_0__1_/D  |
|  -0.825|   -0.825| -63.221|  -63.221|    5.56%|   0:00:00.0| 2649.0M|av_func_mode_max|  default| CORE/cnt_f_reg_2_/D                 |
|  -0.825|   -0.825| -63.178|  -63.178|    5.57%|   0:00:00.0| 2649.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_0__1_/D  |
|  -0.825|   -0.825| -63.123|  -63.123|    5.57%|   0:00:00.0| 2649.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_1__0_/D  |
|  -0.825|   -0.825| -63.079|  -63.079|    5.57%|   0:00:01.0| 2649.0M|av_func_mode_max|  default| CORE/bottom_f_reg_2__3_/D           |
|  -0.825|   -0.825| -63.072|  -63.072|    5.57%|   0:00:00.0| 2649.0M|av_func_mode_max|  default| CORE/bottom_f_reg_2__3_/D           |
|  -0.825|   -0.825| -62.972|  -62.972|    5.58%|   0:00:00.0| 2649.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_0__1_/D  |
|  -0.825|   -0.825| -62.931|  -62.931|    5.58%|   0:00:00.0| 2649.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
|  -0.825|   -0.825| -62.777|  -62.777|    5.59%|   0:00:00.0| 2649.0M|av_func_mode_max|  default| CORE/cnt_f_reg_3_/D                 |
|  -0.825|   -0.825| -62.749|  -62.749|    5.59%|   0:00:01.0| 2649.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
|  -0.825|   -0.825| -62.715|  -62.715|    5.59%|   0:00:00.0| 2649.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
|  -0.825|   -0.825| -62.697|  -62.697|    5.59%|   0:00:00.0| 2649.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
|  -0.825|   -0.825| -62.439|  -62.439|    5.59%|   0:00:00.0| 2649.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_1__1_/D  |
|  -0.825|   -0.825| -62.430|  -62.430|    5.60%|   0:00:00.0| 2649.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_1__1_/D  |
|  -0.825|   -0.825| -62.429|  -62.429|    5.60%|   0:00:00.0| 2649.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_0__0_/D  |
|  -0.825|   -0.825| -62.383|  -62.383|    5.60%|   0:00:01.0| 2649.0M|av_func_mode_max|  default| CORE/cnt_f_reg_1_/D                 |
|  -0.825|   -0.825| -62.383|  -62.383|    5.60%|   0:00:00.0| 2649.0M|av_func_mode_max|  default| tetris[6]                           |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:08.1 real=0:00:08.0 mem=2649.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:08.1 real=0:00:08.0 mem=2649.0M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.825|-62.383|
|reg2reg   | 0.073|  0.000|
|HEPG      | 0.073|  0.000|
|All Paths |-0.825|-62.383|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.825 TNS Slack -62.383 Density 5.60
*** Starting refinePlace (0:01:43 mem=2630.0M) ***
Total net bbox length = 1.555e+05 (7.647e+04 7.904e+04) (ext = 9.484e+04)

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2630.0M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 124 insts, mean move: 1.91 um, max move: 12.48 um 
	Max move on inst (CORE/U1335): (916.98, 1120.00) --> (924.42, 1114.96)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2630.0MB
Summary Report:
Instances move: 124 (out of 1513 movable)
Instances flipped: 0
Mean displacement: 1.91 um
Max displacement: 12.48 um (Instance: CORE/U1335) (916.98, 1120) -> (924.42, 1114.96)
	Length: 6 sites, height: 1 rows, site name: core_5040, cell type: ND2P
Total net bbox length = 1.556e+05 (7.655e+04 7.910e+04) (ext = 9.483e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2630.0MB
*** Finished refinePlace (0:01:43 mem=2630.0M) ***
*** maximum move = 12.48 um ***
*** Finished re-routing un-routed nets (2630.0M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2630.0M) ***
** GigaOpt Optimizer WNS Slack -0.825 TNS Slack -62.383 Density 5.60
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.825|-62.383|
|reg2reg   | 0.073|  0.000|
|HEPG      | 0.073|  0.000|
|All Paths |-0.825|-62.383|
+----------+------+-------+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:08.4 real=0:00:08.0 mem=2630.0M) ***

*** TnsOpt #1 [finish] : cpu/real = 0:00:10.1/0:00:10.1 (1.0), totSession cpu/real = 0:01:43.3/0:08:05.6 (0.2), mem = 2568.0M
End: GigaOpt Optimization in TNS mode
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] : totSession cpu/real = 0:01:43.4/0:08:05.6 (0.2), mem = 2587.0M
Reclaim Optimization WNS Slack -0.825  TNS Slack -62.383 Density 5.60
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    5.60%|        -|  -0.825| -62.383|   0:00:00.0| 2587.0M|
|    5.60%|        0|  -0.825| -62.383|   0:00:00.0| 2587.0M|
|    5.57%|        6|  -0.825| -62.383|   0:00:00.0| 2625.2M|
|    5.48%|       61|  -0.825| -62.397|   0:00:01.0| 2625.2M|
|    5.47%|        5|  -0.825| -62.394|   0:00:00.0| 2625.2M|
|    5.47%|        0|  -0.825| -62.394|   0:00:00.0| 2625.2M|
|    5.47%|        0|  -0.825| -62.394|   0:00:00.0| 2625.2M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.825  TNS Slack -62.394 Density 5.47
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:00.9) (real = 0:00:01.0) **
*** Starting refinePlace (0:01:44 mem=2625.2M) ***
Total net bbox length = 1.554e+05 (7.655e+04 7.888e+04) (ext = 9.483e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2625.2MB
Summary Report:
Instances move: 0 (out of 1507 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.554e+05 (7.655e+04 7.888e+04) (ext = 9.483e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2625.2MB
*** Finished refinePlace (0:01:44 mem=2625.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2625.2M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2625.2M) ***
*** AreaOpt #2 [finish] : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:01:44.4/0:08:06.6 (0.2), mem = 2625.2M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2568.11M, totSessionCpu=0:01:44).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #3 [begin] : totSession cpu/real = 0:01:44.4/0:08:06.6 (0.2), mem = 2568.1M
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.83|   -62.39|       0|       0|       0|  5.47%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.83|   -62.39|       0|       0|       0|  5.47%| 0:00:00.0|  2587.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2587.2M) ***

*** DrvOpt #3 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:01:44.7/0:08:06.9 (0.2), mem = 2568.1M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after postEco optimization: -0.083 -> -0.083 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -62.394 -> -62.394
Begin: GigaOpt TNS non-legal recovery
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** TnsOpt #2 [begin] : totSession cpu/real = 0:01:44.7/0:08:06.9 (0.2), mem = 2568.1M
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.825 TNS Slack -62.394 Density 5.47
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.825|-62.394|
|reg2reg   |-0.001| -0.001|
|HEPG      |-0.001| -0.001|
|All Paths |-0.825|-62.394|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.001|   -0.825|  -0.001|  -62.394|    5.47%|   0:00:00.0| 2589.2M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
|   0.000|   -0.825|   0.000|  -62.394|    5.47%|   0:00:00.0| 2631.9M|av_func_mode_max|       NA| NA                                  |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2631.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.825|   -0.825| -62.394|  -62.394|    5.47%|   0:00:00.0| 2631.9M|av_func_mode_max|  default| tetris[6]                           |
|  -0.825|   -0.825| -62.242|  -62.242|    5.48%|   0:00:01.0| 2631.9M|av_func_mode_max|  default| tetris[6]                           |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.2 real=0:00:01.0 mem=2631.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.5 real=0:00:01.0 mem=2631.9M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.825|-62.242|
|reg2reg   | 0.007|  0.000|
|HEPG      | 0.007|  0.000|
|All Paths |-0.825|-62.242|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.825 TNS Slack -62.242 Density 5.48
*** Starting refinePlace (0:01:47 mem=2631.9M) ***
Total net bbox length = 1.554e+05 (7.656e+04 7.888e+04) (ext = 9.483e+04)

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2631.9M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 10 insts, mean move: 2.92 um, max move: 6.20 um 
	Max move on inst (CORE/U1404): (957.90, 1235.92) --> (964.10, 1235.92)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2636.0MB
Summary Report:
Instances move: 10 (out of 1508 movable)
Instances flipped: 0
Mean displacement: 2.92 um
Max displacement: 6.20 um (Instance: CORE/U1404) (957.9, 1235.92) -> (964.1, 1235.92)
	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
Total net bbox length = 1.555e+05 (7.656e+04 7.890e+04) (ext = 9.483e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2636.0MB
*** Finished refinePlace (0:01:47 mem=2636.0M) ***
*** maximum move = 6.20 um ***
*** Finished re-routing un-routed nets (2632.0M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2632.0M) ***
** GigaOpt Optimizer WNS Slack -0.825 TNS Slack -62.242 Density 5.48
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.825|-62.242|
|reg2reg   | 0.007|  0.000|
|HEPG      | 0.007|  0.000|
|All Paths |-0.825|-62.242|
+----------+------+-------+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:01.7 real=0:00:01.0 mem=2632.0M) ***

*** TnsOpt #2 [finish] : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:01:46.7/0:08:09.0 (0.2), mem = 2569.9M
End: GigaOpt TNS non-legal recovery
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** TnsOpt #3 [begin] : totSession cpu/real = 0:01:46.7/0:08:09.0 (0.2), mem = 2569.9M
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.825 TNS Slack -62.242 Density 5.48
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.825|-62.242|
|reg2reg   | 0.007|  0.000|
|HEPG      | 0.007|  0.000|
|All Paths |-0.825|-62.242|
+----------+------+-------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.825|   -0.825| -62.242|  -62.242|    5.48%|   0:00:00.0| 2591.0M|av_func_mode_max|  default| tetris[6]                           |
|  -0.825|   -0.825| -62.242|  -62.242|    5.48%|   0:00:00.0| 2610.0M|av_func_mode_max|  default| tetris[6]                           |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=2610.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2610.0M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.825|-62.242|
|reg2reg   | 0.007|  0.000|
|HEPG      | 0.007|  0.000|
|All Paths |-0.825|-62.242|
+----------+------+-------+

OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.825|-62.242|
|reg2reg   | 0.007|  0.000|
|HEPG      | 0.007|  0.000|
|All Paths |-0.825|-62.242|
+----------+------+-------+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2610.0M) ***

*** TnsOpt #3 [finish] : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:01:47.3/0:08:09.5 (0.2), mem = 2570.0M
End: GigaOpt Optimization in post-eco TNS mode

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'CHIP' of instances=1632 and nets=1615 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2548.453M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2557.75)
Total number of fetched objects 1626
End delay calculation. (MEM=2573.44 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2573.44 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:01:48 mem=2573.4M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 19944 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 19944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1610  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1523 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1523 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 1.666274e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         3( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         3( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                6( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2581.44 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:46, real = 0:00:47, mem = 1760.2M, totSessionCpu=0:01:48 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.825  |  0.007  | -0.825  |
|           TNS (ns):| -62.240 |  0.000  | -62.240 |
|    Violating Paths:|   96    |    0    |   96    |
|          All Paths:|   592   |   246   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.476%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:46, real = 0:00:48, mem = 1761.0M, totSessionCpu=0:01:48 **
*** Finished optDesign ***
**place_opt_design ... cpu = 0:00:47, real = 0:00:48, mem = 2496.7M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-7098          1  WARNING: %s is an undriven net with %d f...
WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
*** Message Summary: 6 warning(s), 0 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:00:46.6/0:00:47.9 (1.0), totSession cpu/real = 0:01:48.2/0:08:11.8 (0.2), mem = 2496.7M
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1700.1M, totSessionCpu=0:01:49 **
Executing: place_opt_design -opt
**INFO: User settings:
setExtractRCMode -engine                    preRoute
setDelayCalMode -enable_high_fanout         true
setDelayCalMode -eng_copyNetPropToNewNet    true
setDelayCalMode -engine                     aae
setDelayCalMode -ignoreNetLoad              false
setDelayCalMode -socv_accuracy_mode         low
setOptMode -activeHoldViews                 { av_func_mode_min }
setOptMode -activeSetupViews                { av_func_mode_max }
setOptMode -autoSetupViews                  { av_func_mode_max}
setOptMode -autoTDGRSetupViews              { av_func_mode_max}
setOptMode -drcMargin                       0
setOptMode -fixCap                          true
setOptMode -fixDrc                          true
setOptMode -fixFanoutLoad                   true
setOptMode -fixTran                         true
setOptMode -optimizeFF                      true
setOptMode -setupTargetSlack                0
setPlaceMode -place_design_floorplan_mode   false
setPlaceMode -place_detail_preroute_as_obs  {2 3}
setAnalysisMode -analysisType               single
setAnalysisMode -checkType                  setup
setAnalysisMode -clkSrcPath                 true
setAnalysisMode -clockPropagation           forcedIdeal
setAnalysisMode -usefulSkew                 true
setAnalysisMode -virtualIPO                 false

*** place_opt_design #2 [begin] : totSession cpu/real = 0:01:48.7/0:08:18.4 (0.2), mem = 2497.3M
*** Starting GigaPlace ***
*** GlobalPlace #2 [begin] : totSession cpu/real = 0:01:48.7/0:08:18.4 (0.2), mem = 2497.3M
*** GlobalPlace #2 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:48.7/0:08:18.4 (0.2), mem = 2497.3M
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1700.1M, totSessionCpu=0:01:49 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
*** InitOpt #2 [begin] : totSession cpu/real = 0:01:48.7/0:08:18.4 (0.2), mem = 2497.3M
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell XMD is dont_touch but not dont_use
			Cell XMC is dont_touch but not dont_use
			Cell PUI is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 1704.9M, totSessionCpu=0:01:50 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2519.34 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 19944 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 19944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1610  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1523 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1523 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 1.678673e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         3( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         3( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                6( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 2529.82 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2529.82 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2529.82 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2529.82 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2529.82 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2529.82 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5562
[NR-eGR] metal2  (2V) length: 6.374385e+04um, number of vias: 8041
[NR-eGR] metal3  (3H) length: 7.408656e+04um, number of vias: 907
[NR-eGR] metal4  (4V) length: 2.325616e+04um, number of vias: 228
[NR-eGR] metal5  (5H) length: 9.766730e+03um, number of vias: 18
[NR-eGR] metal6  (6V) length: 2.934400e+02um, number of vias: 0
[NR-eGR] Total length: 1.711467e+05um, number of vias: 14756
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.563870e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 2507.30 MB )
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'CHIP' of instances=1632 and nets=1615 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2507.305M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2522.84)
Total number of fetched objects 1626
End delay calculation. (MEM=2531.27 CPU=0:00:00.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2531.27 CPU=0:00:00.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:01:52 mem=2531.3M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.846  |
|           TNS (ns):| -62.767 |
|    Violating Paths:|   106   |
|          All Paths:|   592   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.476%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1710.6M, totSessionCpu=0:01:52 **
*** InitOpt #2 [finish] : cpu/real = 0:00:03.8/0:00:03.8 (1.0), totSession cpu/real = 0:01:52.5/0:08:22.2 (0.2), mem = 2498.5M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 2498.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2498.5M) ***
The useful skew maximum allowed delay is: 0.3
*** SimplifyNetlist #2 [begin] : totSession cpu/real = 0:01:52.6/0:08:22.3 (0.2), mem = 2498.5M
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
**WARN: (IMPOPT-7098):	WARNING: tetris[71] is an undriven net with 1 fanouts.
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #2 [finish] : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:01:54.5/0:08:24.3 (0.2), mem = 2564.5M

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** GlobalOpt #2 [begin] : totSession cpu/real = 0:01:54.6/0:08:24.4 (0.2), mem = 2564.5M
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -0.846  TNS Slack -62.767 
+--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.846| -62.767|    5.48%|   0:00:00.0| 2583.6M|av_func_mode_max|  default| tetris[27]                          |
|  -0.846| -62.577|    5.48%|   0:00:00.0| 2628.3M|av_func_mode_max|  default| tetris[27]                          |
|  -0.846| -62.577|    5.48%|   0:00:00.0| 2628.3M|av_func_mode_max|  default| tetris[27]                          |
|  -0.846| -62.577|    5.48%|   0:00:00.0| 2628.3M|av_func_mode_max|  default| tetris[27]                          |
|  -0.846| -62.524|    5.48%|   0:00:00.0| 2628.3M|av_func_mode_max|  default| tetris[27]                          |
|  -0.846| -62.524|    5.48%|   0:00:00.0| 2628.3M|av_func_mode_max|  default| tetris[27]                          |
|  -0.846| -62.524|    5.48%|   0:00:00.0| 2628.3M|av_func_mode_max|  default| tetris[27]                          |
|  -0.846| -62.524|    5.48%|   0:00:00.0| 2628.3M|av_func_mode_max|  default| tetris[27]                          |
|  -0.846| -62.524|    5.48%|   0:00:00.0| 2628.3M|av_func_mode_max|  default| tetris[27]                          |
|  -0.846| -62.524|    5.48%|   0:00:00.0| 2628.3M|av_func_mode_max|  default| tetris[27]                          |
|  -0.846| -62.524|    5.48%|   0:00:00.0| 2628.3M|av_func_mode_max|  default| tetris[27]                          |
|  -0.846| -62.524|    5.48%|   0:00:00.0| 2628.3M|av_func_mode_max|  default| tetris[27]                          |
|  -0.846| -62.524|    5.48%|   0:00:00.0| 2628.3M|av_func_mode_max|  default| tetris[27]                          |
|  -0.846| -62.524|    5.48%|   0:00:00.0| 2628.3M|av_func_mode_max|  default| tetris[27]                          |
|  -0.846| -62.524|    5.48%|   0:00:00.0| 2628.3M|av_func_mode_max|  default| tetris[27]                          |
|  -0.846| -62.524|    5.48%|   0:00:00.0| 2628.3M|av_func_mode_max|  default| tetris[27]                          |
|  -0.846| -62.524|    5.48%|   0:00:00.0| 2628.3M|av_func_mode_max|  default| tetris[27]                          |
|  -0.846| -62.524|    5.48%|   0:00:01.0| 2628.3M|av_func_mode_max|  default| tetris[27]                          |
+--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=2628.3M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=2628.3M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -0.846  TNS Slack -62.524 
*** GlobalOpt #2 [finish] : cpu/real = 0:00:02.8/0:00:02.8 (1.0), totSession cpu/real = 0:01:57.4/0:08:27.2 (0.2), mem = 2566.2M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -0.846
*** Check timing (0:00:00.0)
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] : totSession cpu/real = 0:01:57.5/0:08:27.2 (0.2), mem = 2585.3M
Reclaim Optimization WNS Slack -0.846  TNS Slack -62.524 Density 5.48
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    5.48%|        -|  -0.846| -62.524|   0:00:00.0| 2587.3M|
|    5.48%|        0|  -0.846| -62.524|   0:00:00.0| 2606.4M|
|    5.48%|        0|  -0.846| -62.524|   0:00:00.0| 2606.4M|
|    5.48%|        0|  -0.846| -62.524|   0:00:00.0| 2606.4M|
|    5.45%|       24|  -0.846| -62.498|   0:00:01.0| 2625.5M|
|    5.45%|        5|  -0.846| -62.498|   0:00:00.0| 2625.5M|
|    5.45%|        0|  -0.846| -62.498|   0:00:00.0| 2625.5M|
|    5.45%|        0|  -0.846| -62.498|   0:00:00.0| 2625.5M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.846  TNS Slack -62.498 Density 5.45
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:02.1) (real = 0:00:02.0) **
*** AreaOpt #3 [finish] : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:01:59.6/0:08:29.3 (0.2), mem = 2625.5M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=2568.41M, totSessionCpu=0:02:00).
*** IncrReplace #2 [begin] : totSession cpu/real = 0:01:59.6/0:08:29.4 (0.2), mem = 2568.4M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  av_func_mode_max
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 19944 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 19944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1610  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1523 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1523 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 1.666678e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         3( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         3( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                6( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.16 seconds, mem = 2577.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
Iteration  7: Total net bbox = 1.533e+05 (7.67e+04 7.65e+04)
              Est.  stn bbox = 1.688e+05 (8.43e+04 8.45e+04)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 2567.4M
Iteration  8: Total net bbox = 1.511e+05 (7.56e+04 7.54e+04)
              Est.  stn bbox = 1.664e+05 (8.31e+04 8.33e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 2567.4M
Iteration  9: Total net bbox = 1.516e+05 (7.59e+04 7.57e+04)
              Est.  stn bbox = 1.669e+05 (8.33e+04 8.35e+04)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 2567.4M
Iteration 10: Total net bbox = 1.547e+05 (7.75e+04 7.72e+04)
              Est.  stn bbox = 1.702e+05 (8.51e+04 8.51e+04)
              cpu = 0:00:04.7 real = 0:00:04.0 mem = 2591.0M
Iteration 11: Total net bbox = 1.555e+05 (7.79e+04 7.76e+04)
              Est.  stn bbox = 1.711e+05 (8.55e+04 8.56e+04)
              cpu = 0:00:01.4 real = 0:00:02.0 mem = 2572.0M
Move report: Timing Driven Placement moves 1508 insts, mean move: 8.10 um, max move: 90.20 um 
	Max move on inst (CORE/FE_OCPC127_C_tetrominoes_2): (725.40, 1543.36) --> (788.89, 1516.65)

Finished Incremental Placement (cpu=0:00:07.7, real=0:00:08.0, mem=2572.0M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:02:08 mem=2572.0M) ***
Total net bbox length = 1.563e+05 (7.837e+04 7.792e+04) (ext = 9.538e+04)
Move report: Detail placement moves 1508 insts, mean move: 2.33 um, max move: 35.57 um 
	Max move on inst (CORE/tetris_reg_4_): (1216.96, 1191.51) --> (1182.34, 1190.56)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2572.0MB
Summary Report:
Instances move: 1508 (out of 1508 movable)
Instances flipped: 0
Mean displacement: 2.33 um
Max displacement: 35.57 um (Instance: CORE/tetris_reg_4_) (1216.96, 1191.51) -> (1182.34, 1190.56)
	Length: 20 sites, height: 1 rows, site name: core_5040, cell type: QDFFRBP
Total net bbox length = 1.537e+05 (7.574e+04 7.794e+04) (ext = 9.507e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2572.0MB
*** Finished refinePlace (0:02:08 mem=2572.0M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 19944 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 19944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1610  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1523 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1523 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 1.649138e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         4( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         3( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                7( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.17 seconds, mem = 2577.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 2576.99 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2576.99 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2576.99 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2576.99 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2576.99 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2576.99 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5562
[NR-eGR] metal2  (2V) length: 6.050269e+04um, number of vias: 7793
[NR-eGR] metal3  (3H) length: 7.133111e+04um, number of vias: 905
[NR-eGR] metal4  (4V) length: 2.547624e+04um, number of vias: 216
[NR-eGR] metal5  (5H) length: 1.023771e+04um, number of vias: 21
[NR-eGR] metal6  (6V) length: 3.298400e+02um, number of vias: 0
[NR-eGR] Total length: 1.678776e+05um, number of vias: 14497
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.296550e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.08 seconds, mem = 2571.0M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:08.4, real=0:00:08.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2571.0M)
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'CHIP' of instances=1632 and nets=1615 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2577.004M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:21, real = 0:00:21, mem = 1745.5M, totSessionCpu=0:02:10 **
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2592.54)
Total number of fetched objects 1626
End delay calculation. (MEM=2608.97 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2608.97 CPU=0:00:00.3 REAL=0:00:00.0)
*** IncrReplace #2 [finish] : cpu/real = 0:00:10.4/0:00:10.4 (1.0), totSession cpu/real = 0:02:10.0/0:08:39.8 (0.3), mem = 2609.0M
*** Timing NOT met, worst failing slack is -0.829
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** WnsOpt #2 [begin] : totSession cpu/real = 0:02:10.1/0:08:39.8 (0.3), mem = 2625.0M
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.829 TNS Slack -62.451 Density 5.45
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.829|-62.434|
|reg2reg   |-0.011| -0.017|
|HEPG      |-0.011| -0.017|
|All Paths |-0.829|-62.451|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.011|   -0.829|  -0.017|  -62.451|    5.45%|   0:00:00.0| 2660.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
|   0.017|   -0.829|   0.000|  -62.433|    5.45%|   0:00:01.0| 2660.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
|   0.027|   -0.829|   0.000|  -62.433|    5.47%|   0:00:01.0| 2668.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
|   0.045|   -0.829|   0.000|  -62.433|    5.48%|   0:00:00.0| 2668.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
|   0.066|   -0.829|   0.000|  -62.433|    5.49%|   0:00:01.0| 2668.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
|   0.066|   -0.829|   0.000|  -62.434|    5.49%|   0:00:00.0| 2668.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.4 real=0:00:03.0 mem=2668.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.829|   -0.829| -62.434|  -62.434|    5.49%|   0:00:00.0| 2668.1M|av_func_mode_max|  default| tetris[27]                          |
|  -0.815|   -0.815| -62.206|  -62.206|    5.51%|   0:00:01.0| 2666.6M|av_func_mode_max|  default| tetris[28]                          |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.9 real=0:00:01.0 mem=2666.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.3 real=0:00:04.0 mem=2666.6M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.815|-62.206|
|reg2reg   | 0.066|  0.000|
|HEPG      | 0.066|  0.000|
|All Paths |-0.815|-62.206|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.815 TNS Slack -62.206 Density 5.51
*** Starting refinePlace (0:02:15 mem=2663.6M) ***
Total net bbox length = 1.538e+05 (7.577e+04 7.803e+04) (ext = 9.507e+04)

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2663.6M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2663.6MB
Summary Report:
Instances move: 0 (out of 1519 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.538e+05 (7.577e+04 7.803e+04) (ext = 9.507e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2663.6MB
*** Finished refinePlace (0:02:15 mem=2663.6M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2663.6M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2663.6M) ***
** GigaOpt Optimizer WNS Slack -0.815 TNS Slack -62.206 Density 5.51
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.815|-62.206|
|reg2reg   | 0.066|  0.000|
|HEPG      | 0.066|  0.000|
|All Paths |-0.815|-62.206|
+----------+------+-------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.815|   -0.815| -62.206|  -62.206|    5.51%|   0:00:00.0| 2663.6M|av_func_mode_max|  default| tetris[28]                          |
|  -0.815|   -0.815| -62.206|  -62.206|    5.51%|   0:00:00.0| 2663.6M|av_func_mode_max|  default| tetris[28]                          |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=2663.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.5 real=0:00:00.0 mem=2663.6M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.815|-62.206|
|reg2reg   | 0.066|  0.000|
|HEPG      | 0.066|  0.000|
|All Paths |-0.815|-62.206|
+----------+------+-------+

OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.815|-62.206|
|reg2reg   | 0.066|  0.000|
|HEPG      | 0.066|  0.000|
|All Paths |-0.815|-62.206|
+----------+------+-------+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:04.2 real=0:00:04.0 mem=2663.6M) ***

*** WnsOpt #2 [finish] : cpu/real = 0:00:06.0/0:00:06.0 (1.0), totSession cpu/real = 0:02:16.1/0:08:45.9 (0.3), mem = 2601.5M
End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -0.815
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** TnsOpt #4 [begin] : totSession cpu/real = 0:02:16.1/0:08:45.9 (0.3), mem = 2601.5M
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.815 TNS Slack -62.206 Density 5.51
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.815|-62.206|
|reg2reg   | 0.066|  0.000|
|HEPG      | 0.066|  0.000|
|All Paths |-0.815|-62.206|
+----------+------+-------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.815|   -0.815| -62.206|  -62.206|    5.51%|   0:00:00.0| 2622.6M|av_func_mode_max|  default| tetris[28]                          |
|  -0.815|   -0.815| -61.966|  -61.966|    5.52%|   0:00:04.0| 2682.9M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_0__1_/D  |
|  -0.815|   -0.815| -61.915|  -61.915|    5.52%|   0:00:00.0| 2682.9M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_0__1_/D  |
|  -0.815|   -0.815| -61.906|  -61.906|    5.55%|   0:00:01.0| 2682.9M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
|  -0.815|   -0.815| -61.839|  -61.839|    5.55%|   0:00:01.0| 2682.9M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_1__2_/D  |
|  -0.815|   -0.815| -61.822|  -61.822|    5.55%|   0:00:00.0| 2682.9M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_1__2_/D  |
|  -0.815|   -0.815| -61.830|  -61.830|    5.56%|   0:00:01.0| 2682.9M|av_func_mode_max|  default| tetris[28]                          |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.4 real=0:00:07.0 mem=2682.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:06.4 real=0:00:07.0 mem=2682.9M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.815|-61.830|
|reg2reg   | 0.066|  0.000|
|HEPG      | 0.066|  0.000|
|All Paths |-0.815|-61.830|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.815 TNS Slack -61.830 Density 5.56
*** Starting refinePlace (0:02:24 mem=2663.9M) ***
Total net bbox length = 1.547e+05 (7.581e+04 7.884e+04) (ext = 9.464e+04)

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2663.9M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 81 insts, mean move: 1.42 um, max move: 5.04 um 
	Max move on inst (FE_OCPC154_C_tetris_32): (951.70, 1034.32) --> (951.70, 1029.28)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2663.9MB
Summary Report:
Instances move: 81 (out of 1534 movable)
Instances flipped: 0
Mean displacement: 1.42 um
Max displacement: 5.04 um (Instance: FE_OCPC154_C_tetris_32) (951.7, 1034.32) -> (951.7, 1029.28)
	Length: 13 sites, height: 1 rows, site name: core_5040, cell type: BUF8
Total net bbox length = 1.547e+05 (7.585e+04 7.885e+04) (ext = 9.463e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2663.9MB
*** Finished refinePlace (0:02:24 mem=2663.9M) ***
*** maximum move = 5.04 um ***
*** Finished re-routing un-routed nets (2663.9M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2663.9M) ***
** GigaOpt Optimizer WNS Slack -0.815 TNS Slack -61.830 Density 5.56
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.815|-61.830|
|reg2reg   | 0.066|  0.000|
|HEPG      | 0.066|  0.000|
|All Paths |-0.815|-61.830|
+----------+------+-------+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:06.7 real=0:00:07.0 mem=2663.9M) ***

*** TnsOpt #4 [finish] : cpu/real = 0:00:08.4/0:00:08.4 (1.0), totSession cpu/real = 0:02:24.5/0:08:54.3 (0.3), mem = 2601.8M
End: GigaOpt Optimization in TNS mode
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #4 [begin] : totSession cpu/real = 0:02:24.6/0:08:54.3 (0.3), mem = 2620.9M
Reclaim Optimization WNS Slack -0.815  TNS Slack -61.830 Density 5.56
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    5.56%|        -|  -0.815| -61.830|   0:00:00.0| 2620.9M|
|    5.56%|        0|  -0.815| -61.830|   0:00:00.0| 2620.9M|
|    5.53%|        7|  -0.815| -61.830|   0:00:00.0| 2659.0M|
|    5.47%|       53|  -0.815| -61.863|   0:00:01.0| 2659.0M|
|    5.47%|        2|  -0.815| -61.863|   0:00:00.0| 2659.0M|
|    5.47%|        0|  -0.815| -61.863|   0:00:00.0| 2659.0M|
|    5.47%|        0|  -0.815| -61.863|   0:00:00.0| 2659.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.815  TNS Slack -61.863 Density 5.47
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.2) (real = 0:00:01.0) **
*** Starting refinePlace (0:02:26 mem=2659.0M) ***
Total net bbox length = 1.545e+05 (7.580e+04 7.874e+04) (ext = 9.463e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2659.0MB
Summary Report:
Instances move: 0 (out of 1523 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.545e+05 (7.580e+04 7.874e+04) (ext = 9.463e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2659.0MB
*** Finished refinePlace (0:02:26 mem=2659.0M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2659.0M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2659.0M) ***
*** AreaOpt #4 [finish] : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:02:25.8/0:08:55.6 (0.3), mem = 2659.0M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2601.93M, totSessionCpu=0:02:26).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #4 [begin] : totSession cpu/real = 0:02:25.9/0:08:55.7 (0.3), mem = 2601.9M
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.82|   -61.86|       0|       0|       0|  5.47%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.82|   -61.86|       0|       0|       0|  5.47%| 0:00:00.0|  2621.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2621.0M) ***

*** DrvOpt #4 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:02:26.1/0:08:55.9 (0.3), mem = 2601.9M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after postEco optimization: -0.082 -> -0.082 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -61.863 -> -61.863
Begin: GigaOpt TNS non-legal recovery
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** TnsOpt #5 [begin] : totSession cpu/real = 0:02:26.2/0:08:55.9 (0.3), mem = 2601.9M
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.815 TNS Slack -61.863 Density 5.47
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.815|-61.863|
|reg2reg   | 0.000|  0.000|
|HEPG      | 0.000|  0.000|
|All Paths |-0.815|-61.863|
+----------+------+-------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.815|   -0.815| -61.863|  -61.863|    5.47%|   0:00:00.0| 2623.0M|av_func_mode_max|  default| tetris[28]                          |
|  -0.815|   -0.815| -61.825|  -61.825|    5.47%|   0:00:01.0| 2664.2M|av_func_mode_max|  default| tetris[28]                          |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.3 real=0:00:01.0 mem=2664.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.3 real=0:00:01.0 mem=2664.2M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.815|-61.825|
|reg2reg   | 0.000|  0.000|
|HEPG      | 0.000|  0.000|
|All Paths |-0.815|-61.825|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.815 TNS Slack -61.825 Density 5.47
*** Starting refinePlace (0:02:28 mem=2664.2M) ***
Total net bbox length = 1.545e+05 (7.580e+04 7.874e+04) (ext = 9.463e+04)

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2664.2M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 2 insts, mean move: 1.86 um, max move: 2.48 um 
	Max move on inst (CORE/U2043): (970.30, 1251.04) --> (972.78, 1251.04)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2664.2MB
Summary Report:
Instances move: 2 (out of 1523 movable)
Instances flipped: 0
Mean displacement: 1.86 um
Max displacement: 2.48 um (Instance: CORE/U2043) (970.3, 1251.04) -> (972.78, 1251.04)
	Length: 8 sites, height: 1 rows, site name: core_5040, cell type: NR2T
Total net bbox length = 1.545e+05 (7.580e+04 7.874e+04) (ext = 9.463e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2664.2MB
*** Finished refinePlace (0:02:28 mem=2664.2M) ***
*** maximum move = 2.48 um ***
*** Finished re-routing un-routed nets (2664.2M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2664.2M) ***
** GigaOpt Optimizer WNS Slack -0.815 TNS Slack -61.825 Density 5.47
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.815|-61.825|
|reg2reg   | 0.000|  0.000|
|HEPG      | 0.000|  0.000|
|All Paths |-0.815|-61.825|
+----------+------+-------+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:01.5 real=0:00:01.0 mem=2664.2M) ***

*** TnsOpt #5 [finish] : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:02:28.0/0:08:57.8 (0.3), mem = 2602.1M
End: GigaOpt TNS non-legal recovery
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** TnsOpt #6 [begin] : totSession cpu/real = 0:02:28.0/0:08:57.8 (0.3), mem = 2602.1M
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.815 TNS Slack -61.825 Density 5.47
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.815|-61.825|
|reg2reg   | 0.000|  0.000|
|HEPG      | 0.000|  0.000|
|All Paths |-0.815|-61.825|
+----------+------+-------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.815|   -0.815| -61.825|  -61.825|    5.47%|   0:00:00.0| 2623.2M|av_func_mode_max|  default| tetris[28]                          |
|  -0.815|   -0.815| -61.825|  -61.825|    5.47%|   0:00:00.0| 2642.3M|av_func_mode_max|  default| tetris[28]                          |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=2642.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2642.3M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.815|-61.825|
|reg2reg   | 0.000|  0.000|
|HEPG      | 0.000|  0.000|
|All Paths |-0.815|-61.825|
+----------+------+-------+

OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.815|-61.825|
|reg2reg   | 0.000|  0.000|
|HEPG      | 0.000|  0.000|
|All Paths |-0.815|-61.825|
+----------+------+-------+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2642.3M) ***

*** TnsOpt #6 [finish] : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:02:28.5/0:08:58.3 (0.3), mem = 2602.2M
End: GigaOpt Optimization in post-eco TNS mode

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'CHIP' of instances=1647 and nets=1630 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2586.719M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2594.26)
Total number of fetched objects 1641
End delay calculation. (MEM=2609.95 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2609.95 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:02:29 mem=2609.9M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 19944 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 19944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1625  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1538 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1538 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 1.657908e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         3( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         4( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                7( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.16 sec, Real: 0.17 sec, Curr Mem: 2617.95 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:41, real = 0:00:40, mem = 1780.0M, totSessionCpu=0:02:29 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.815  |  0.001  | -0.815  |
|           TNS (ns):| -61.825 |  0.000  | -61.825 |
|    Violating Paths:|   94    |    0    |   94    |
|          All Paths:|   592   |   246   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.475%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:41, real = 0:00:42, mem = 1780.9M, totSessionCpu=0:02:29 **
*** Finished optDesign ***
**place_opt_design ... cpu = 0:00:41, real = 0:00:42, mem = 2531.2M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-7098          1  WARNING: %s is an undriven net with %d f...
WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
*** Message Summary: 6 warning(s), 0 error(s)

*** place_opt_design #2 [finish] : cpu/real = 0:00:40.9/0:00:42.2 (1.0), totSession cpu/real = 0:02:29.5/0:09:00.6 (0.3), mem = 2531.2M
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setUsefulSkewMode -maxSkew true -noBoundary true -useCells {DELC DELB DELA BUF8CK BUF8 BUF6CK BUF6 BUF4CK BUF4 BUF3CK BUF3 BUF2CK BUF2 BUF1S BUF1CK BUF12CK BUF1 INV8CK INV8 INV6CK INV6 INV4CK INV4 INV3CK INV3 INV2CK INV2 INV1S INV1CK INV12CK INV12 INV1} -maxAllowedDelay 1
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 1 -reclaimArea true -simplifyNetlist true -allEndPoints false -setupTargetSlack 0 -holdTargetSlack 0 -maxDensity 0.95 -drcMargin 0 -usefulSkew true
setAnalysisMode -usefulSkew already set.
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1726.9M, totSessionCpu=0:02:31 **
Executing: place_opt_design -opt
**INFO: User settings:
setExtractRCMode -engine                          preRoute
setUsefulSkewMode -maxAllowedDelay                1
setUsefulSkewMode -maxSkew                        true
setUsefulSkewMode -noBoundary                     true
setUsefulSkewMode -useCells                       {BUF1 BUF12CK BUF1CK BUF1S BUF2 BUF2CK BUF3 BUF3CK BUF4 BUF4CK BUF6 BUF6CK BUF8 BUF8CK DELA DELB DELC INV1 INV12 INV12CK INV1CK INV1S INV2 INV2CK INV3 INV3CK INV4 INV4CK INV6 INV6CK INV8 INV8CK}
setDelayCalMode -enable_high_fanout               true
setDelayCalMode -eng_copyNetPropToNewNet          true
setDelayCalMode -engine                           aae
setDelayCalMode -ignoreNetLoad                    false
setDelayCalMode -socv_accuracy_mode               low
setOptMode -activeHoldViews                       { av_func_mode_min }
setOptMode -activeSetupViews                      { av_func_mode_max }
setOptMode -allEndPoints                          false
setOptMode -autoSetupViews                        { av_func_mode_max}
setOptMode -autoTDGRSetupViews                    { av_func_mode_max}
setOptMode -drcMargin                             0
setOptMode -effort                                high
setOptMode -fixCap                                true
setOptMode -fixDrc                                true
setOptMode -fixFanoutLoad                         true
setOptMode -fixTran                               true
setOptMode -holdTargetSlack                       0
setOptMode -leakageToDynamicRatio                 1
setOptMode -maxDensity                            0.95
setOptMode -optimizeFF                            true
setOptMode -powerEffort                           high
setOptMode -reclaimArea                           true
setOptMode -setupTargetSlack                      0
setOptMode -simplifyNetlist                       true
setOptMode -usefulSkew                            true
setPlaceMode -place_design_floorplan_mode         false
setPlaceMode -place_detail_preroute_as_obs        {2 3}
setAnalysisMode -analysisType                     single
setAnalysisMode -checkType                        setup
setAnalysisMode -clkSrcPath                       true
setAnalysisMode -clockPropagation                 forcedIdeal
setAnalysisMode -usefulSkew                       true
setAnalysisMode -virtualIPO                       false
setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
setRouteMode -earlyGlobalRoutePartitionPinGuide   true

*** place_opt_design #3 [begin] : totSession cpu/real = 0:02:30.9/0:09:23.9 (0.3), mem = 2531.8M
*** Starting GigaPlace ***
*** GlobalPlace #3 [begin] : totSession cpu/real = 0:02:31.0/0:09:23.9 (0.3), mem = 2531.8M
*** GlobalPlace #3 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:31.0/0:09:23.9 (0.3), mem = 2531.8M
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1726.9M, totSessionCpu=0:02:31 **
*** InitOpt #3 [begin] : totSession cpu/real = 0:02:31.0/0:09:23.9 (0.3), mem = 2531.8M
GigaOpt running with 1 threads.
**INFO: No dynamic/leakage power view specified, setting up the setup view "av_func_mode_max" as power view
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.

**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PUI is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1767.8M, totSessionCpu=0:02:33 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2589.49 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 19944 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 19944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1625  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1538 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1538 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 1.666728e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         4( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         3( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                7( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 2598.52 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2598.52 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2598.52 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2598.52 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2598.52 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2598.52 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5593
[NR-eGR] metal2  (2V) length: 6.005408e+04um, number of vias: 7799
[NR-eGR] metal3  (3H) length: 7.068462e+04um, number of vias: 983
[NR-eGR] metal4  (4V) length: 2.668421e+04um, number of vias: 268
[NR-eGR] metal5  (5H) length: 1.185999e+04um, number of vias: 20
[NR-eGR] metal6  (6V) length: 3.864000e+02um, number of vias: 0
[NR-eGR] Total length: 1.696693e+05um, number of vias: 14663
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.833890e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.28 sec, Real: 0.29 sec, Curr Mem: 2577.01 MB )
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'CHIP' of instances=1647 and nets=1630 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2577.008M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2592.55)
Total number of fetched objects 1641
End delay calculation. (MEM=2600.97 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2600.97 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:02:35 mem=2601.0M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.820  |
|           TNS (ns):| -62.150 |
|    Violating Paths:|   102   |
|          All Paths:|   592   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.475%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1776.4M, totSessionCpu=0:02:35 **
*** InitOpt #3 [finish] : cpu/real = 0:00:03.9/0:00:03.9 (1.0), totSession cpu/real = 0:02:34.9/0:09:27.8 (0.3), mem = 2569.2M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 2569.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2569.2M) ***

Power Net Detected:
        Voltage	    Name
             0V	    GND
          1.62V	    VCC
Using Power View: av_func_mode_max.

Begin Power Analysis

             0V	    GND
          1.62V	    VCC

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1777.07MB/3816.91MB/1812.91MB)

Begin Processing Timing Window Data for Power Calculation

clk(285.714MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1777.18MB/3816.91MB/1812.91MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1777.25MB/3816.91MB/1812.91MB)

Begin Processing Signal Activity


Starting Levelizing
2024-Dec-04 17:52:40 (2024-Dec-04 09:52:40 GMT)
2024-Dec-04 17:52:40 (2024-Dec-04 09:52:40 GMT): 10%
2024-Dec-04 17:52:40 (2024-Dec-04 09:52:40 GMT): 20%
2024-Dec-04 17:52:40 (2024-Dec-04 09:52:40 GMT): 30%
2024-Dec-04 17:52:40 (2024-Dec-04 09:52:40 GMT): 40%
2024-Dec-04 17:52:40 (2024-Dec-04 09:52:40 GMT): 50%
2024-Dec-04 17:52:40 (2024-Dec-04 09:52:40 GMT): 60%
2024-Dec-04 17:52:40 (2024-Dec-04 09:52:40 GMT): 70%
2024-Dec-04 17:52:40 (2024-Dec-04 09:52:40 GMT): 80%
2024-Dec-04 17:52:40 (2024-Dec-04 09:52:40 GMT): 90%

Finished Levelizing
2024-Dec-04 17:52:40 (2024-Dec-04 09:52:40 GMT)

Starting Activity Propagation
2024-Dec-04 17:52:40 (2024-Dec-04 09:52:40 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2024-Dec-04 17:52:40 (2024-Dec-04 09:52:40 GMT): 10%
2024-Dec-04 17:52:40 (2024-Dec-04 09:52:40 GMT): 20%

Finished Activity Propagation
2024-Dec-04 17:52:40 (2024-Dec-04 09:52:40 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1777.52MB/3816.91MB/1812.91MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2024-Dec-04 17:52:40 (2024-Dec-04 09:52:40 GMT)
 ... Calculating leakage power
2024-Dec-04 17:52:40 (2024-Dec-04 09:52:40 GMT): 10%
2024-Dec-04 17:52:40 (2024-Dec-04 09:52:40 GMT): 20%
2024-Dec-04 17:52:40 (2024-Dec-04 09:52:40 GMT): 30%
2024-Dec-04 17:52:40 (2024-Dec-04 09:52:40 GMT): 40%
2024-Dec-04 17:52:40 (2024-Dec-04 09:52:40 GMT): 50%

Finished Calculating power
2024-Dec-04 17:52:40 (2024-Dec-04 09:52:40 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1777.69MB/3816.91MB/1812.91MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1777.69MB/3816.91MB/1812.91MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1777.77MB/3816.91MB/1812.91MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1777.78MB/3816.91MB/1812.91MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 20.15-s105_1 (64bit) 07/27/2021 14:15 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2024-Dec-04 17:52:40 (2024-Dec-04 09:52:40 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: CHIP
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------
  32 instances have no static power
** WARN:  (VOLTUS_POWR-2152): Instance VDDP0 (VCC3IOD) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance GNDP0 (GNDIOD) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance VDDP1 (VCC3IOD) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance GNDP1 (GNDIOD) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance VDDP2 (VCC3IOD) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance GNDP2 (GNDIOD) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance VDDP3 (VCC3IOD) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance GNDP3 (GNDIOD) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance VDDP4 (VCC3IOD) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance GNDP4 (GNDIOD) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance VDDP5 (VCC3IOD) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance GNDP5 (GNDIOD) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance VDDP6 (VCC3IOD) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance GNDP6 (GNDIOD) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance VDDP7 (VCC3IOD) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance GNDP7 (GNDIOD) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance VDDC0 (VCCKD) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance GNDC0 (GNDKD) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance VDDC1 (VCCKD) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance GNDC1 (GNDKD) has no static power. 

** WARN:  (EMS-27): Message (VOLTUS_POWR-2152) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

*



Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00829620
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                     0.0009907       11.94
Macro                                  0           0
IO                              0.006182       74.52
Physical-Only                  5.772e-05      0.6957
Combinational                   0.001066       12.84
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                           0.008296         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Default                  1.62   0.006182       74.52
VCC                      1.62   0.002056       24.79


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clk                            4.577e-05      0.5517
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.003500 usec 
Clock Toggle Rate:   571.4285 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:            O_TETRIS_VALID (YA2GSD):        7.398e-05
*              Highest Leakage Power:            O_TETRIS_VALID (YA2GSD):        7.398e-05
*                Total Cap:      4.99542e-11 F
*                Total instances in design:  1643
*                Total instances in design with no power:    32
*                Total instances in design with no activty:    32

*                Total Fillers and Decap:    33
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1778.29MB/3816.91MB/1812.91MB)

Begin: Forced Downsizing 
** Forced Downsizing WNS Slack -0.821  TNS Slack -62.150  Density 5.475 
(I,S,L,T): av_func_mode_max: NA, NA, 0.00206565, 0.00206565
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    5.47%|        -|  -0.821| -62.150|   0:00:00.0| 2621.9M|
|    5.00%|      249|  -1.422|-275.404|   0:00:01.0| 2671.1M|
+---------+---------+--------+--------+------------+--------+
Change summary: 96 (0/81/15) / 153 (0/153/0) sequential/combinational (up/down/same) sizing moves committed. 
** Forced Downsizing WNS Slack -1.422  TNS Slack -275.404  Density 4.995 
End: Forced Downsizing 
The useful skew maximum allowed delay set by user is: 1
#InfoCS: Num dontuse cells 10, Num usable cells 419
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 10, Num usable cells 419
*** SimplifyNetlist #3 [begin] : totSession cpu/real = 0:02:35.6/0:09:28.6 (0.3), mem = 2633.1M
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
(I,S,L,T): av_func_mode_max: NA, NA, 0.00176395, 0.00176395

Netlist preparation processing... 
Removed 0 instance
**WARN: (IMPOPT-7098):	WARNING: tetris[71] is an undriven net with 1 fanouts.
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
(I,S,L,T): av_func_mode_max: NA, NA, 0.00176395, 0.00176395
*** SimplifyNetlist #3 [finish] : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:02:37.7/0:09:30.6 (0.3), mem = 2686.2M
#InfoCS: Num dontuse cells 10, Num usable cells 419
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 10, Num usable cells 419
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #5 [begin] : totSession cpu/real = 0:02:37.7/0:09:30.6 (0.3), mem = 2705.3M
(I,S,L,T): av_func_mode_max: NA, NA, 0.00176395, 0.00176395
Reclaim Optimization WNS Slack -1.422  TNS Slack -275.404 Density 5.00
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    5.00%|        -|  -1.422|-275.404|   0:00:00.0| 2705.3M|
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
|    5.01%|        3|  -1.422|-272.270|   0:00:00.0| 2743.4M|
|    5.01%|        0|  -1.422|-272.270|   0:00:00.0| 2743.4M|
|    5.00%|       19|  -1.422|-272.323|   0:00:00.0| 2743.4M|
|    5.00%|        0|  -1.422|-272.323|   0:00:00.0| 2743.4M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.422  TNS Slack -272.323 Density 5.00
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:02.4) (real = 0:00:02.0) **
(I,S,L,T): av_func_mode_max: NA, NA, 0.00176495, 0.00176495
*** AreaOpt #5 [finish] : cpu/real = 0:00:02.4/0:00:02.4 (1.0), totSession cpu/real = 0:02:40.1/0:09:33.0 (0.3), mem = 2743.4M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=2684.36M, totSessionCpu=0:02:40).
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 10, Num usable cells 419
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 10, Num usable cells 419
Begin: GigaOpt high fanout net optimization
*** DrvOpt #5 [begin] : totSession cpu/real = 0:02:40.2/0:09:33.1 (0.3), mem = 2684.4M
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
(I,S,L,T): av_func_mode_max: NA, NA, 0.00176495, 0.00176495
(I,S,L,T): av_func_mode_max: NA, NA, 0.00176495, 0.00176495
*** DrvOpt #5 [finish] : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:02:41.9/0:09:34.8 (0.3), mem = 2686.4M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #6 [begin] : totSession cpu/real = 0:02:41.9/0:09:34.8 (0.3), mem = 2686.4M
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
(I,S,L,T): av_func_mode_max: NA, NA, 0.00176495, 0.00176495
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     4|   153|    -0.43|     6|     6|    -0.08|     0|     0|     0|     0|    -1.42|  -272.32|       0|       0|       0|  5.00%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.42|  -215.59|       0|       0|       6|  5.00%| 0:00:01.0|  2746.7M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.42|  -215.59|       0|       0|       0|  5.00%| 0:00:00.0|  2746.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=2746.7M) ***

(I,S,L,T): av_func_mode_max: NA, NA, 0.00176718, 0.00176718
*** DrvOpt #6 [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:02:42.4/0:09:35.3 (0.3), mem = 2686.6M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 1878.2M, totSessionCpu=0:02:42 **

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 10, Num usable cells 419
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 10, Num usable cells 419
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** GlobalOpt #3 [begin] : totSession cpu/real = 0:02:42.5/0:09:35.4 (0.3), mem = 2686.6M
(I,S,L,T): av_func_mode_max: NA, NA, 0.00176718, 0.00176718
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -1.422  TNS Slack -215.594 
+--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -1.422|-215.594|    5.00%|   0:00:00.0| 2705.7M|av_func_mode_max|  default| tetris[28]                          |
|  -1.190|-132.735|    5.05%|   0:00:00.0| 2752.4M|av_func_mode_max|  default| tetris[9]                           |
|  -1.133| -90.392|    5.14%|   0:00:01.0| 2754.4M|av_func_mode_max|  default| CORE/bottom_compare_f_reg_0_/D      |
|  -1.133| -90.392|    5.14%|   0:00:00.0| 2754.4M|av_func_mode_max|  default| CORE/bottom_compare_f_reg_0_/D      |
|  -0.987| -75.572|    5.17%|   0:00:00.0| 2754.4M|av_func_mode_max|  default| tetris[49]                          |
|  -0.987| -75.099|    5.18%|   0:00:01.0| 2756.4M|av_func_mode_max|  default| tetris[49]                          |
|  -0.987| -75.099|    5.18%|   0:00:00.0| 2756.4M|av_func_mode_max|  default| tetris[49]                          |
|  -0.987| -75.099|    5.18%|   0:00:00.0| 2756.4M|av_func_mode_max|  default| tetris[49]                          |
|  -0.987| -74.740|    5.18%|   0:00:00.0| 2756.4M|av_func_mode_max|  default| tetris[49]                          |
|  -0.987| -74.740|    5.18%|   0:00:00.0| 2756.4M|av_func_mode_max|  default| tetris[49]                          |
|  -0.987| -74.740|    5.18%|   0:00:00.0| 2756.4M|av_func_mode_max|  default| tetris[49]                          |
|  -0.987| -74.740|    5.18%|   0:00:00.0| 2756.4M|av_func_mode_max|  default| tetris[49]                          |
|  -0.987| -74.739|    5.18%|   0:00:00.0| 2756.4M|av_func_mode_max|  default| tetris[49]                          |
|  -0.987| -74.526|    5.18%|   0:00:00.0| 2756.4M|av_func_mode_max|  default| tetris[49]                          |
|  -0.987| -74.526|    5.18%|   0:00:00.0| 2756.4M|av_func_mode_max|  default| tetris[49]                          |
|  -0.987| -74.526|    5.18%|   0:00:00.0| 2756.4M|av_func_mode_max|  default| tetris[49]                          |
|  -0.987| -74.526|    5.18%|   0:00:00.0| 2756.4M|av_func_mode_max|  default| tetris[49]                          |
|  -0.987| -74.526|    5.18%|   0:00:00.0| 2756.4M|av_func_mode_max|  default| tetris[49]                          |
|  -0.987| -74.526|    5.18%|   0:00:00.0| 2756.4M|av_func_mode_max|  default| tetris[49]                          |
|  -0.987| -74.526|    5.18%|   0:00:00.0| 2756.4M|av_func_mode_max|  default| tetris[49]                          |
|  -0.987| -74.526|    5.18%|   0:00:01.0| 2756.4M|av_func_mode_max|  default| tetris[49]                          |
|  -0.987| -74.526|    5.18%|   0:00:00.0| 2756.4M|av_func_mode_max|  default| tetris[49]                          |
|  -0.987| -74.526|    5.18%|   0:00:00.0| 2756.4M|av_func_mode_max|  default| tetris[49]                          |
|  -0.987| -74.526|    5.18%|   0:00:00.0| 2756.4M|av_func_mode_max|  default| tetris[49]                          |
|  -0.987| -74.526|    5.18%|   0:00:00.0| 2756.4M|av_func_mode_max|  default| tetris[49]                          |
|  -0.987| -74.526|    5.18%|   0:00:00.0| 2757.4M|av_func_mode_max|  default| tetris[49]                          |
+--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:03.3 real=0:00:03.0 mem=2757.4M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:03.3 real=0:00:03.0 mem=2757.4M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -0.987  TNS Slack -74.526 
(I,S,L,T): av_func_mode_max: NA, NA, 0.00188178, 0.00188178
*** GlobalOpt #3 [finish] : cpu/real = 0:00:05.2/0:00:05.1 (1.0), totSession cpu/real = 0:02:47.6/0:09:40.5 (0.3), mem = 2695.3M
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection
*** Timing NOT met, worst failing slack is -0.987
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 10, Num usable cells 419
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 10, Num usable cells 419
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #6 [begin] : totSession cpu/real = 0:02:47.6/0:09:40.6 (0.3), mem = 2714.4M
(I,S,L,T): av_func_mode_max: NA, NA, 0.00188178, 0.00188178
Reclaim Optimization WNS Slack -0.987  TNS Slack -74.526 Density 5.18
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    5.18%|        -|  -0.987| -74.526|   0:00:00.0| 2716.4M|
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
|    5.18%|        1|  -0.987| -74.526|   0:00:00.0| 2754.5M|
|    5.18%|        0|  -0.987| -74.526|   0:00:00.0| 2754.5M|
|    5.17%|        4|  -0.987| -74.526|   0:00:00.0| 2754.5M|
|    5.16%|       25|  -0.987| -74.501|   0:00:00.0| 2754.5M|
|    5.16%|        2|  -0.987| -74.501|   0:00:00.0| 2754.5M|
|    5.16%|        0|  -0.987| -74.501|   0:00:00.0| 2754.5M|
|    5.16%|        0|  -0.987| -74.501|   0:00:00.0| 2754.5M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.987  TNS Slack -74.501 Density 5.16
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:02.4) (real = 0:00:02.0) **
(I,S,L,T): av_func_mode_max: NA, NA, 0.00186959, 0.00186959
*** AreaOpt #6 [finish] : cpu/real = 0:00:02.4/0:00:02.4 (1.0), totSession cpu/real = 0:02:50.0/0:09:43.0 (0.3), mem = 2754.5M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=2695.45M, totSessionCpu=0:02:50).
*** IncrReplace #3 [begin] : totSession cpu/real = 0:02:50.1/0:09:43.0 (0.3), mem = 2695.4M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  av_func_mode_max
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 19944 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 19944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1657  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1570 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1570 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 1.660630e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         3( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         4( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                7( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.16 seconds, mem = 2705.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
Iteration  7: Total net bbox = 1.543e+05 (7.69e+04 7.74e+04)
              Est.  stn bbox = 1.708e+05 (8.43e+04 8.64e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 2691.7M
Iteration  8: Total net bbox = 1.516e+05 (7.55e+04 7.61e+04)
              Est.  stn bbox = 1.678e+05 (8.28e+04 8.50e+04)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 2691.7M
Iteration  9: Total net bbox = 1.515e+05 (7.54e+04 7.62e+04)
              Est.  stn bbox = 1.676e+05 (8.26e+04 8.49e+04)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 2691.7M
Iteration 10: Total net bbox = 1.545e+05 (7.69e+04 7.75e+04)
              Est.  stn bbox = 1.707e+05 (8.43e+04 8.64e+04)
              cpu = 0:00:04.4 real = 0:00:05.0 mem = 2719.7M
Iteration 11: Total net bbox = 1.556e+05 (7.75e+04 7.81e+04)
              Est.  stn bbox = 1.720e+05 (8.49e+04 8.71e+04)
              cpu = 0:00:01.3 real = 0:00:01.0 mem = 2698.7M
Move report: Timing Driven Placement moves 1555 insts, mean move: 8.34 um, max move: 52.27 um 
	Max move on inst (CORE/tetris_reg_37_): (978.98, 641.20) --> (981.34, 691.12)

Finished Incremental Placement (cpu=0:00:07.5, real=0:00:07.0, mem=2698.7M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:02:58 mem=2698.7M) ***
Total net bbox length = 1.565e+05 (7.804e+04 7.841e+04) (ext = 9.533e+04)
Move report: Detail placement moves 1555 insts, mean move: 2.59 um, max move: 46.02 um 
	Max move on inst (FE_OFC163_C_tetris_48): (1175.09, 1029.61) --> (1220.78, 1029.28)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2698.7MB
Summary Report:
Instances move: 1555 (out of 1555 movable)
Instances flipped: 0
Mean displacement: 2.59 um
Max displacement: 46.02 um (Instance: FE_OFC163_C_tetris_48) (1175.09, 1029.61) -> (1220.78, 1029.28)
	Length: 6 sites, height: 1 rows, site name: core_5040, cell type: BUF3
Total net bbox length = 1.542e+05 (7.549e+04 7.867e+04) (ext = 9.494e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2698.7MB
*** Finished refinePlace (0:02:58 mem=2698.7M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 19944 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 19944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1657  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1570 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1570 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 1.640167e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         3( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         4( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                7( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.16 seconds, mem = 2704.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 2704.19 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2704.19 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2704.19 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2704.19 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2704.19 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2704.19 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5656
[NR-eGR] metal2  (2V) length: 5.994075e+04um, number of vias: 7929
[NR-eGR] metal3  (3H) length: 7.032564e+04um, number of vias: 924
[NR-eGR] metal4  (4V) length: 2.577154e+04um, number of vias: 235
[NR-eGR] metal5  (5H) length: 1.087337e+04um, number of vias: 13
[NR-eGR] metal6  (6V) length: 3.477600e+02um, number of vias: 0
[NR-eGR] Total length: 1.672591e+05um, number of vias: 14757
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.566230e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.08 seconds, mem = 2698.2M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:08.1, real=0:00:09.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2694.2M)
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'CHIP' of instances=1679 and nets=1662 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2700.207M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:29, real = 0:00:29, mem = 1856.9M, totSessionCpu=0:03:00 **
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2707.75)
Total number of fetched objects 1673
End delay calculation. (MEM=2724.17 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2724.17 CPU=0:00:00.3 REAL=0:00:00.0)
*** IncrReplace #3 [finish] : cpu/real = 0:00:10.0/0:00:10.0 (1.0), totSession cpu/real = 0:03:00.1/0:09:53.0 (0.3), mem = 2724.2M
skipped the cell partition in DRV
*** Timing NOT met, worst failing slack is -1.025
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 10, Num usable cells 419
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 10, Num usable cells 419
Begin: GigaOpt Optimization in TNS mode
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** TnsOpt #7 [begin] : totSession cpu/real = 0:03:00.2/0:09:53.2 (0.3), mem = 2740.2M
(I,S,L,T): av_func_mode_max: NA, NA, 0.00186959, 0.00186959
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.025 TNS Slack -74.591 Density 5.16
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.025|-72.298|
|reg2reg   |-0.609| -2.293|
|HEPG      |-0.609| -2.293|
|All Paths |-1.025|-74.591|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.609|   -1.025|  -2.293|  -74.591|    5.16%|   0:00:00.0| 2775.3M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
|  -0.536|   -1.025|  -1.998|  -74.297|    5.16%|   0:00:00.0| 2775.3M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
|  -0.472|   -1.025|  -1.744|  -74.042|    5.16%|   0:00:00.0| 2775.3M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
|  -0.438|   -1.025|  -1.637|  -73.935|    5.16%|   0:00:00.0| 2775.3M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
|  -0.400|   -1.025|  -1.569|  -73.867|    5.17%|   0:00:00.0| 2775.3M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_2_/D      |
|  -0.375|   -1.025|  -1.412|  -73.710|    5.17%|   0:00:01.0| 2775.3M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
|  -0.372|   -1.025|  -1.406|  -73.704|    5.17%|   0:00:00.0| 2775.3M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
|  -0.360|   -1.025|  -1.323|  -73.621|    5.17%|   0:00:00.0| 2775.3M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
|  -0.344|   -1.025|  -1.244|  -73.542|    5.18%|   0:00:00.0| 2775.3M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
|  -0.324|   -1.025|  -1.200|  -73.498|    5.19%|   0:00:00.0| 2775.3M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
|  -0.324|   -1.025|  -1.173|  -73.471|    5.20%|   0:00:01.0| 2775.3M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
|  -0.324|   -1.025|  -1.173|  -73.471|    5.20%|   0:00:00.0| 2775.3M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.0 real=0:00:02.0 mem=2775.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.0 real=0:00:02.0 mem=2775.3M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.025|-72.299|
|reg2reg   |-0.324| -1.173|
|HEPG      |-0.324| -1.173|
|All Paths |-1.025|-73.471|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.025 TNS Slack -73.471 Density 5.20
** GigaOpt Optimizer WNS Slack -1.025 TNS Slack -73.471 Density 5.20
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.025|-72.299|
|reg2reg   |-0.324| -1.173|
|HEPG      |-0.324| -1.173|
|All Paths |-1.025|-73.471|
+----------+------+-------+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:02.1 real=0:00:03.0 mem=2775.3M) ***

(I,S,L,T): av_func_mode_max: NA, NA, 0.00188299, 0.00188299
*** TnsOpt #7 [finish] : cpu/real = 0:00:04.0/0:00:04.0 (1.0), totSession cpu/real = 0:03:04.3/0:09:57.2 (0.3), mem = 2708.2M
End: GigaOpt Optimization in TNS mode
*** IncrReplace #4 [begin] : totSession cpu/real = 0:03:04.3/0:09:57.3 (0.3), mem = 2708.2M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  av_func_mode_max
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 19944 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 19944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1662  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1575 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1575 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 1.640772e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         2( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total                6( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.16 seconds, mem = 2715.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
Iteration  7: Total net bbox = 1.536e+05 (7.64e+04 7.72e+04)
              Est.  stn bbox = 1.698e+05 (8.38e+04 8.60e+04)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 2698.5M
Iteration  8: Total net bbox = 1.520e+05 (7.56e+04 7.63e+04)
              Est.  stn bbox = 1.680e+05 (8.29e+04 8.50e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 2698.5M
Iteration  9: Total net bbox = 1.514e+05 (7.53e+04 7.61e+04)
              Est.  stn bbox = 1.672e+05 (8.26e+04 8.46e+04)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 2698.5M
Iteration 10: Total net bbox = 1.543e+05 (7.70e+04 7.73e+04)
              Est.  stn bbox = 1.702e+05 (8.44e+04 8.58e+04)
              cpu = 0:00:04.0 real = 0:00:04.0 mem = 2717.1M
Iteration 11: Total net bbox = 1.555e+05 (7.75e+04 7.80e+04)
              Est.  stn bbox = 1.715e+05 (8.50e+04 8.66e+04)
              cpu = 0:00:01.3 real = 0:00:02.0 mem = 2704.1M
Move report: Timing Driven Placement moves 1560 insts, mean move: 6.28 um, max move: 99.55 um 
	Max move on inst (CORE/tetris_reg_37_): (981.46, 691.60) --> (981.39, 791.08)

Finished Incremental Placement (cpu=0:00:06.8, real=0:00:07.0, mem=2704.1M)
*** Starting refinePlace (0:03:11 mem=2704.1M) ***
Total net bbox length = 1.563e+05 (7.804e+04 7.822e+04) (ext = 9.550e+04)
Move report: Detail placement moves 1560 insts, mean move: 2.44 um, max move: 38.75 um 
	Max move on inst (FE_OFC159_C_tetris_49): (1158.88, 1032.05) --> (1195.36, 1034.32)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2704.1MB
Summary Report:
Instances move: 1560 (out of 1560 movable)
Instances flipped: 0
Mean displacement: 2.44 um
Max displacement: 38.75 um (Instance: FE_OFC159_C_tetris_49) (1158.88, 1032.05) -> (1195.36, 1034.32)
	Length: 6 sites, height: 1 rows, site name: core_5040, cell type: BUF3
Total net bbox length = 1.541e+05 (7.562e+04 7.848e+04) (ext = 9.529e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2704.1MB
*** Finished refinePlace (0:03:11 mem=2704.1M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 19944 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 19944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1662  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1575 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1575 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 1.643393e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         4( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         3( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                7( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.17 seconds, mem = 2707.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 2707.68 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2707.68 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2707.68 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2707.68 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2707.68 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2707.68 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5669
[NR-eGR] metal2  (2V) length: 6.029935e+04um, number of vias: 7920
[NR-eGR] metal3  (3H) length: 7.225057e+04um, number of vias: 935
[NR-eGR] metal4  (4V) length: 2.541370e+04um, number of vias: 213
[NR-eGR] metal5  (5H) length: 9.216810e+03um, number of vias: 18
[NR-eGR] metal6  (6V) length: 2.861600e+02um, number of vias: 0
[NR-eGR] Total length: 1.674666e+05um, number of vias: 14755
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.436830e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.07 seconds, mem = 2700.7M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:07.4, real=0:00:07.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2697.7M)
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'CHIP' of instances=1684 and nets=1667 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 2703.695M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:42, real = 0:00:43, mem = 1864.0M, totSessionCpu=0:03:13 **
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2719.23)
Total number of fetched objects 1678
End delay calculation. (MEM=2734.92 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2734.92 CPU=0:00:00.3 REAL=0:00:00.0)
*** IncrReplace #4 [finish] : cpu/real = 0:00:09.4/0:00:09.4 (1.0), totSession cpu/real = 0:03:13.7/0:10:06.7 (0.3), mem = 2734.9M
skipped the cell partition in DRV
*** Timing NOT met, worst failing slack is -1.016
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 10, Num usable cells 419
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 10, Num usable cells 419
Begin: GigaOpt Optimization in WNS mode
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** WnsOpt #3 [begin] : totSession cpu/real = 0:03:13.8/0:10:06.7 (0.3), mem = 2750.9M
(I,S,L,T): av_func_mode_max: NA, NA, 0.00188299, 0.00188299
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.016 TNS Slack -73.135 Density 5.20
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.016|-71.867|
|reg2reg   |-0.345| -1.268|
|HEPG      |-0.345| -1.268|
|All Paths |-1.016|-73.135|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.345|   -1.016|  -1.268|  -73.135|    5.20%|   0:00:00.0| 2786.0M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
|  -0.274|   -1.016|  -1.018|  -72.885|    5.21%|   0:00:05.0| 2794.0M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
|  -0.211|   -1.016|  -0.726|  -72.593|    5.21%|   0:00:00.0| 2794.0M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
|  -0.209|   -1.016|  -0.733|  -72.600|    5.21%|   0:00:00.0| 2794.0M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
|  -0.189|   -1.016|  -0.672|  -72.539|    5.21%|   0:00:01.0| 2794.0M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
|  -0.184|   -1.016|  -0.635|  -72.503|    5.22%|   0:00:00.0| 2794.0M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
|  -0.163|   -1.016|  -0.566|  -72.433|    5.22%|   0:00:01.0| 2813.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
|  -0.132|   -1.016|  -0.412|  -72.279|    5.23%|   0:00:02.0| 2813.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
|  -0.131|   -1.016|  -0.411|  -72.278|    5.23%|   0:00:00.0| 2813.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
|  -0.102|   -1.016|  -0.294|  -72.161|    5.23%|   0:00:01.0| 2813.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
|  -0.090|   -1.016|  -0.263|  -72.130|    5.24%|   0:00:00.0| 2813.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
|  -0.074|   -1.016|  -0.150|  -72.017|    5.24%|   0:00:01.0| 2813.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
|  -0.075|   -1.016|  -0.149|  -72.016|    5.25%|   0:00:00.0| 2813.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
|  -0.060|   -1.016|  -0.167|  -72.034|    5.25%|   0:00:00.0| 2813.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
|  -0.057|   -1.016|  -0.158|  -72.025|    5.25%|   0:00:00.0| 2813.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
|  -0.030|   -1.016|  -0.058|  -71.925|    5.26%|   0:00:01.0| 2813.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
|  -0.017|   -1.016|  -0.028|  -71.895|    5.27%|   0:00:00.0| 2813.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
|  -0.015|   -1.016|  -0.024|  -71.891|    5.27%|   0:00:02.0| 2813.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
|  -0.007|   -1.016|  -0.010|  -71.878|    5.28%|   0:00:00.0| 2813.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
|  -0.006|   -1.016|  -0.006|  -71.873|    5.29%|   0:00:01.0| 2813.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
|  -0.005|   -1.016|  -0.005|  -71.872|    5.31%|   0:00:01.0| 2813.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
|  -0.005|   -1.016|  -0.005|  -71.872|    5.31%|   0:00:00.0| 2813.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
|  -0.005|   -1.016|  -0.005|  -71.872|    5.32%|   0:00:00.0| 2813.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:16.2 real=0:00:16.0 mem=2813.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -1.016|   -1.016| -71.867|  -71.872|    5.32%|   0:00:00.0| 2813.1M|av_func_mode_max|  default| tetris[51]                          |
|  -0.985|   -0.985| -70.963|  -70.967|    5.31%|   0:00:00.0| 2813.1M|av_func_mode_max|  default| tetris[5]                           |
|  -0.957|   -0.957| -69.878|  -69.883|    5.30%|   0:00:01.0| 2813.1M|av_func_mode_max|  default| tetris[47]                          |
|  -0.925|   -0.925| -69.050|  -69.054|    5.29%|   0:00:00.0| 2813.1M|av_func_mode_max|  default| tetris[3]                           |
|  -0.891|   -0.891| -68.135|  -68.140|    5.25%|   0:00:00.0| 2813.1M|av_func_mode_max|  default| tetris[9]                           |
|  -0.869|   -0.869| -67.605|  -67.610|    5.23%|   0:00:00.0| 2813.1M|av_func_mode_max|  default| tetris[45]                          |
|  -0.869|   -0.869| -66.748|  -66.753|    5.24%|   0:00:00.0| 2813.1M|av_func_mode_max|  default| tetris[29]                          |
|  -0.869|   -0.869| -66.690|  -66.695|    5.24%|   0:00:00.0| 2813.1M|av_func_mode_max|  default| tetris[29]                          |
|  -0.869|   -0.869| -66.690|  -66.695|    5.24%|   0:00:00.0| 2813.1M|av_func_mode_max|  default| tetris[29]                          |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=2813.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:17.2 real=0:00:17.0 mem=2813.1M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.869|-66.690|
|reg2reg   |-0.005| -0.005|
|HEPG      |-0.005| -0.005|
|All Paths |-0.869|-66.695|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.869 TNS Slack -66.695 Density 5.24
*** Starting refinePlace (0:03:33 mem=2788.1M) ***
Total net bbox length = 1.543e+05 (7.567e+04 7.861e+04) (ext = 9.584e+04)

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2788.1M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 146 insts, mean move: 1.45 um, max move: 5.66 um 
	Max move on inst (CORE/U1131): (964.72, 1094.80) --> (965.34, 1089.76)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2788.1MB
Summary Report:
Instances move: 146 (out of 1523 movable)
Instances flipped: 0
Mean displacement: 1.45 um
Max displacement: 5.66 um (Instance: CORE/U1131) (964.72, 1094.8) -> (965.34, 1089.76)
	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: ND2
Total net bbox length = 1.544e+05 (7.573e+04 7.862e+04) (ext = 9.584e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2788.1MB
*** Finished refinePlace (0:03:33 mem=2788.1M) ***
*** maximum move = 5.66 um ***
*** Finished re-routing un-routed nets (2788.1M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2788.1M) ***
** GigaOpt Optimizer WNS Slack -0.869 TNS Slack -66.695 Density 5.24
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.869|-66.690|
|reg2reg   |-0.005| -0.005|
|HEPG      |-0.005| -0.005|
|All Paths |-0.869|-66.695|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.005|   -0.869|  -0.005|  -66.695|    5.24%|   0:00:00.0| 2788.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
|   0.010|   -0.869|   0.000|  -66.690|    5.24%|   0:00:02.0| 2788.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
|   0.020|   -0.869|   0.000|  -66.690|    5.24%|   0:00:00.0| 2788.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
|   0.027|   -0.869|   0.000|  -66.690|    5.24%|   0:00:01.0| 2788.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
|   0.048|   -0.869|   0.000|  -66.690|    5.26%|   0:00:01.0| 2788.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
|   0.060|   -0.869|   0.000|  -66.690|    5.27%|   0:00:02.0| 2807.2M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
|   0.059|   -0.869|   0.000|  -66.690|    5.27%|   0:00:00.0| 2807.2M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.7 real=0:00:06.0 mem=2807.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.869|   -0.869| -66.690|  -66.690|    5.27%|   0:00:00.0| 2807.2M|av_func_mode_max|  default| tetris[29]                          |
|  -0.834|   -0.834| -65.429|  -65.429|    5.39%|   0:00:01.0| 2807.2M|av_func_mode_max|  default| tetris[4]                           |
|  -0.834|   -0.834| -65.299|  -65.299|    5.38%|   0:00:00.0| 2807.2M|av_func_mode_max|  default| tetris[4]                           |
|  -0.822|   -0.822| -65.250|  -65.250|    5.42%|   0:00:00.0| 2807.2M|av_func_mode_max|  default| tetris[48]                          |
|  -0.820|   -0.820| -64.695|  -64.695|    5.41%|   0:00:00.0| 2792.7M|av_func_mode_max|  default| tetris[47]                          |
|  -0.820|   -0.820| -64.607|  -64.607|    5.41%|   0:00:01.0| 2792.7M|av_func_mode_max|  default| tetris[47]                          |
|  -0.820|   -0.820| -64.587|  -64.587|    5.40%|   0:00:00.0| 2792.7M|av_func_mode_max|  default| tetris[47]                          |
|  -0.816|   -0.816| -64.557|  -64.557|    5.45%|   0:00:00.0| 2792.7M|av_func_mode_max|  default| tetris[47]                          |
|  -0.816|   -0.816| -64.509|  -64.509|    5.42%|   0:00:00.0| 2792.7M|av_func_mode_max|  default| tetris[28]                          |
|  -0.816|   -0.816| -64.389|  -64.389|    5.42%|   0:00:00.0| 2792.7M|av_func_mode_max|  default| tetris[28]                          |
|  -0.816|   -0.816| -64.389|  -64.389|    5.42%|   0:00:00.0| 2792.7M|av_func_mode_max|  default| tetris[28]                          |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.0 real=0:00:02.0 mem=2792.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:08.7 real=0:00:08.0 mem=2792.7M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.816|-64.389|
|reg2reg   | 0.059|  0.000|
|HEPG      | 0.059|  0.000|
|All Paths |-0.816|-64.389|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.816 TNS Slack -64.389 Density 5.42
*** Starting refinePlace (0:03:42 mem=2789.7M) ***
Total net bbox length = 1.546e+05 (7.582e+04 7.875e+04) (ext = 9.509e+04)

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2789.7M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 130 insts, mean move: 2.33 um, max move: 8.76 um 
	Max move on inst (FE_OCPC239_C_tetris_48): (1169.32, 1034.32) --> (1173.04, 1039.36)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2789.7MB
Summary Report:
Instances move: 130 (out of 1548 movable)
Instances flipped: 0
Mean displacement: 2.33 um
Max displacement: 8.76 um (Instance: FE_OCPC239_C_tetris_48) (1169.32, 1034.32) -> (1173.04, 1039.36)
	Length: 13 sites, height: 1 rows, site name: core_5040, cell type: BUF8
Total net bbox length = 1.547e+05 (7.592e+04 7.880e+04) (ext = 9.507e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2789.7MB
*** Finished refinePlace (0:03:42 mem=2789.7M) ***
*** maximum move = 8.76 um ***
*** Finished re-routing un-routed nets (2789.7M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2789.7M) ***
** GigaOpt Optimizer WNS Slack -0.816 TNS Slack -64.389 Density 5.42
OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.816|-64.389|
|reg2reg   | 0.059|  0.000|
|HEPG      | 0.059|  0.000|
|All Paths |-0.816|-64.389|
+----------+------+-------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.816|   -0.816| -64.389|  -64.389|    5.42%|   0:00:00.0| 2789.7M|av_func_mode_max|  default| tetris[28]                          |
|  -0.816|   -0.816| -64.389|  -64.389|    5.42%|   0:00:00.0| 2789.7M|av_func_mode_max|  default| tetris[28]                          |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=2789.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.5 real=0:00:00.0 mem=2789.7M) ***
OptDebug: End of Optimizer WNS Pass 2:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.816|-64.389|
|reg2reg   | 0.059|  0.000|
|HEPG      | 0.059|  0.000|
|All Paths |-0.816|-64.389|
+----------+------+-------+

OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.816|-64.389|
|reg2reg   | 0.059|  0.000|
|HEPG      | 0.059|  0.000|
|All Paths |-0.816|-64.389|
+----------+------+-------+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:27.1 real=0:00:27.0 mem=2789.7M) ***

(I,S,L,T): av_func_mode_max: NA, NA, 0.00201696, 0.00201696
*** WnsOpt #3 [finish] : cpu/real = 0:00:29.0/0:00:29.0 (1.0), totSession cpu/real = 0:03:42.8/0:10:35.7 (0.4), mem = 2727.6M
End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -0.816
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 10, Num usable cells 419
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 10, Num usable cells 419
GigaOpt: Skipping TNS opt. setOptMode -allEndPoints and -criticalRange not set
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #7 [begin] : totSession cpu/real = 0:03:42.8/0:10:35.8 (0.4), mem = 2744.7M
(I,S,L,T): av_func_mode_max: NA, NA, 0.00201696, 0.00201696
Reclaim Optimization WNS Slack -0.816  TNS Slack -64.389 Density 5.42
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    5.42%|        -|  -0.816| -64.389|   0:00:00.0| 2748.7M|
|    5.42%|        0|  -0.816| -64.389|   0:00:00.0| 2748.7M|
|    5.39%|       13|  -0.816| -64.393|   0:00:00.0| 2786.8M|
|    5.34%|       54|  -0.816| -64.389|   0:00:01.0| 2786.8M|
|    5.33%|        4|  -0.816| -64.389|   0:00:00.0| 2786.8M|
|    5.33%|        0|  -0.816| -64.389|   0:00:00.0| 2786.8M|
|    5.33%|        0|  -0.816| -64.389|   0:00:00.0| 2786.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.816  TNS Slack -64.389 Density 5.33
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:02.5) (real = 0:00:03.0) **
*** Starting refinePlace (0:03:45 mem=2786.8M) ***
Total net bbox length = 1.547e+05 (7.590e+04 7.877e+04) (ext = 9.507e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2786.8MB
Summary Report:
Instances move: 0 (out of 1535 movable)
Instances flipped: 19
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.547e+05 (7.590e+04 7.878e+04) (ext = 9.507e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2786.8MB
*** Finished refinePlace (0:03:45 mem=2786.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2786.8M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2786.8M) ***
(I,S,L,T): av_func_mode_max: NA, NA, 0.001982, 0.001982
*** AreaOpt #7 [finish] : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 0:03:45.5/0:10:38.4 (0.4), mem = 2786.8M
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=2729.76M, totSessionCpu=0:03:45).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #7 [begin] : totSession cpu/real = 0:03:45.5/0:10:38.4 (0.4), mem = 2729.8M
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
(I,S,L,T): av_func_mode_max: NA, NA, 0.001982, 0.001982
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.82|   -64.39|       0|       0|       0|  5.33%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.82|   -64.39|       0|       0|       0|  5.33%| 0:00:00.0|  2748.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2748.8M) ***

(I,S,L,T): av_func_mode_max: NA, NA, 0.001982, 0.001982
*** DrvOpt #7 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:03:45.8/0:10:38.7 (0.4), mem = 2729.8M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:03:46 mem=2729.8M) ***

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2729.8M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2729.8MB
Summary Report:
Instances move: 0 (out of 1535 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2729.8MB
*** Finished refinePlace (0:03:46 mem=2729.8M) ***
GigaOpt: WNS changes after postEco optimization: -0.082 -> -0.082 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** TnsOpt #8 [begin] : totSession cpu/real = 0:03:45.9/0:10:38.8 (0.4), mem = 2729.8M
(I,S,L,T): av_func_mode_max: NA, NA, 0.001982, 0.001982
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.816 TNS Slack -64.389 Density 5.33
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.816|-64.389|
|reg2reg   | 0.003|  0.000|
|HEPG      | 0.003|  0.000|
|All Paths |-0.816|-64.389|
+----------+------+-------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.816|   -0.816| -64.389|  -64.389|    5.33%|   0:00:00.0| 2748.8M|av_func_mode_max|  default| tetris[28]                          |
|  -0.816|   -0.816| -64.389|  -64.389|    5.33%|   0:00:00.0| 2767.9M|av_func_mode_max|  default| tetris[28]                          |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=2767.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2767.9M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.816|-64.389|
|reg2reg   | 0.003|  0.000|
|HEPG      | 0.003|  0.000|
|All Paths |-0.816|-64.389|
+----------+------+-------+

OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.816|-64.389|
|reg2reg   | 0.003|  0.000|
|HEPG      | 0.003|  0.000|
|All Paths |-0.816|-64.389|
+----------+------+-------+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2767.9M) ***

(I,S,L,T): av_func_mode_max: NA, NA, 0.001982, 0.001982
*** TnsOpt #8 [finish] : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:03:46.4/0:10:39.3 (0.4), mem = 2727.8M
End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:01:15, real = 0:01:16, mem = 1906.4M, totSessionCpu=0:03:46 **

------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.816  |  0.003  | -0.816  |
|           TNS (ns):| -64.389 |  0.000  | -64.389 |
|    Violating Paths:|   97    |    0    |   97    |
|          All Paths:|   592   |   246   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.331%
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------------
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.

Begin: Leakage Power Optimization
Using Power View: av_func_mode_max.

Begin Power Analysis

             0V	    GND
          1.62V	    VCC
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1906.66MB/3985.52MB/1946.76MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1906.66MB/3985.52MB/1946.76MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1906.66MB/3985.52MB/1946.76MB)

Begin Processing Signal Activity


Starting Levelizing
2024-Dec-04 17:53:52 (2024-Dec-04 09:53:52 GMT)
2024-Dec-04 17:53:52 (2024-Dec-04 09:53:52 GMT): 10%
2024-Dec-04 17:53:52 (2024-Dec-04 09:53:52 GMT): 20%
2024-Dec-04 17:53:52 (2024-Dec-04 09:53:52 GMT): 30%
2024-Dec-04 17:53:52 (2024-Dec-04 09:53:52 GMT): 40%
2024-Dec-04 17:53:52 (2024-Dec-04 09:53:52 GMT): 50%
2024-Dec-04 17:53:52 (2024-Dec-04 09:53:52 GMT): 60%
2024-Dec-04 17:53:52 (2024-Dec-04 09:53:52 GMT): 70%
2024-Dec-04 17:53:52 (2024-Dec-04 09:53:52 GMT): 80%
2024-Dec-04 17:53:52 (2024-Dec-04 09:53:52 GMT): 90%

Finished Levelizing
2024-Dec-04 17:53:52 (2024-Dec-04 09:53:52 GMT)

Starting Activity Propagation
2024-Dec-04 17:53:52 (2024-Dec-04 09:53:52 GMT)
2024-Dec-04 17:53:52 (2024-Dec-04 09:53:52 GMT): 10%
2024-Dec-04 17:53:52 (2024-Dec-04 09:53:52 GMT): 20%

Finished Activity Propagation
2024-Dec-04 17:53:52 (2024-Dec-04 09:53:52 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1906.66MB/3985.52MB/1946.76MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2024-Dec-04 17:53:52 (2024-Dec-04 09:53:52 GMT)
 ... Calculating leakage power
2024-Dec-04 17:53:52 (2024-Dec-04 09:53:52 GMT): 10%
2024-Dec-04 17:53:52 (2024-Dec-04 09:53:52 GMT): 20%
2024-Dec-04 17:53:52 (2024-Dec-04 09:53:52 GMT): 30%
2024-Dec-04 17:53:52 (2024-Dec-04 09:53:52 GMT): 40%
2024-Dec-04 17:53:52 (2024-Dec-04 09:53:52 GMT): 50%

Finished Calculating power
2024-Dec-04 17:53:52 (2024-Dec-04 09:53:52 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1906.66MB/3985.52MB/1946.76MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1906.66MB/3985.52MB/1946.76MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1906.66MB/3985.52MB/1946.76MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1906.66MB/3985.52MB/1946.76MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 20.15-s105_1 (64bit) 07/27/2021 14:15 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2024-Dec-04 17:53:52 (2024-Dec-04 09:53:52 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: CHIP
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------
  32 instances have no static power
*



Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00821009
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                     0.0009869       12.02
Macro                                  0           0
IO                              0.006182        75.3
Physical-Only                  5.772e-05       0.703
Combinational                  0.0009833       11.98
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                            0.00821         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Default                  1.62   0.006182        75.3
VCC                      1.62    0.00197          24


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clk                            4.577e-05      0.5575
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.003500 usec 
Clock Toggle Rate:   571.4285 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:            O_TETRIS_VALID (YA2GSD):        7.398e-05
*              Highest Leakage Power:            O_TETRIS_VALID (YA2GSD):        7.398e-05
*                Total Cap:      4.86052e-11 F
*                Total instances in design:  1655
*                Total instances in design with no power:    32
*                Total instances in design with no activty:    32

*                Total Fillers and Decap:    33
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1906.90MB/3985.52MB/1946.76MB)

OptDebug: Start of Power Reclaim:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.816|-64.389|
|reg2reg   | 0.003|  0.000|
|HEPG      | 0.003|  0.000|
|All Paths |-0.816|-64.389|
+----------+------+-------+


Phase 1 finished in (cpu = 0:00:00.3) (real = 0:00:01.0) **
Finished Timing Update in (cpu = 0:00:00.6) (real = 0:00:01.0) **
OPT: Doing preprocessing before recovery...
Checking setup slack degradation ...
Begin: Core Leakage Power Optimization
*** PowerOpt #2 [begin] : totSession cpu/real = 0:03:47.3/0:10:40.2 (0.4), mem = 2776.0M
(I,S,L,T): av_func_mode_max: NA, NA, 0.001982, 0.001982
Reclaim Optimization WNS Slack -0.816  TNS Slack -64.389 Density 5.33
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    5.33%|        -|  -0.816| -64.389|   0:00:00.0| 2776.0M|
|    5.33%|        0|  -0.816| -64.389|   0:00:00.0| 2776.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.816  TNS Slack -64.389 Density 5.33
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of insts committed for which the initial cell was dont use = 0
End: Core Leakage Power Optimization (cpu = 0:00:00.5) (real = 0:00:00.0) **
(I,S,L,T): av_func_mode_max: NA, NA, 0.001982, 0.001982
*** PowerOpt #2 [finish] : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:03:47.8/0:10:40.8 (0.4), mem = 2776.0M
*** Starting refinePlace (0:03:48 mem=2766.0M) ***
Total net bbox length = 1.547e+05 (7.590e+04 7.878e+04) (ext = 9.507e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2766.0MB
Summary Report:
Instances move: 0 (out of 1535 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.547e+05 (7.590e+04 7.878e+04) (ext = 9.507e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2766.0MB
*** Finished refinePlace (0:03:48 mem=2766.0M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2766.0M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2785.1M) ***
Checking setup slack degradation ...
Using Power View: av_func_mode_max.

Begin Power Analysis

             0V	    GND
          1.62V	    VCC
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1908.46MB/4032.75MB/1946.76MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1908.46MB/4032.75MB/1946.76MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1908.46MB/4032.75MB/1946.76MB)

Begin Processing Signal Activity


Starting Activity Propagation
2024-Dec-04 17:53:53 (2024-Dec-04 09:53:53 GMT)
2024-Dec-04 17:53:53 (2024-Dec-04 09:53:53 GMT): 10%
2024-Dec-04 17:53:53 (2024-Dec-04 09:53:53 GMT): 20%

Finished Activity Propagation
2024-Dec-04 17:53:53 (2024-Dec-04 09:53:53 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1908.46MB/4032.75MB/1946.76MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2024-Dec-04 17:53:53 (2024-Dec-04 09:53:53 GMT)
 ... Calculating leakage power
2024-Dec-04 17:53:53 (2024-Dec-04 09:53:53 GMT): 10%
2024-Dec-04 17:53:53 (2024-Dec-04 09:53:53 GMT): 20%
2024-Dec-04 17:53:53 (2024-Dec-04 09:53:53 GMT): 30%
2024-Dec-04 17:53:53 (2024-Dec-04 09:53:53 GMT): 40%
2024-Dec-04 17:53:53 (2024-Dec-04 09:53:53 GMT): 50%

Finished Calculating power
2024-Dec-04 17:53:53 (2024-Dec-04 09:53:53 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1908.46MB/4032.75MB/1946.76MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1908.46MB/4032.75MB/1946.76MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1908.46MB/4032.75MB/1946.76MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1908.46MB/4032.75MB/1946.76MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 20.15-s105_1 (64bit) 07/27/2021 14:15 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2024-Dec-04 17:53:53 (2024-Dec-04 09:53:53 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: CHIP
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------
  32 instances have no static power
*



Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00821009
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                     0.0009869       12.02
Macro                                  0           0
IO                              0.006182        75.3
Physical-Only                  5.772e-05       0.703
Combinational                  0.0009833       11.98
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                            0.00821         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Default                  1.62   0.006182        75.3
VCC                      1.62    0.00197          24


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clk                            4.577e-05      0.5575
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.003500 usec 
Clock Toggle Rate:   571.4285 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:            O_TETRIS_VALID (YA2GSD):        7.398e-05
*              Highest Leakage Power:            O_TETRIS_VALID (YA2GSD):        7.398e-05
*                Total Cap:      4.86052e-11 F
*                Total instances in design:  1655
*                Total instances in design with no power:    32
*                Total instances in design with no activty:    32

*                Total Fillers and Decap:    33
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1908.46MB/4032.75MB/1946.76MB)

OptDebug: End of Power Reclaim:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.816|-64.389|
|reg2reg   | 0.003|  0.000|
|HEPG      | 0.003|  0.000|
|All Paths |-0.816|-64.389|
+----------+------+-------+

End: Leakage Power Optimization (cpu=0:00:01, real=0:00:01, mem=2728.00M, totSessionCpu=0:03:48).
**optDesign ... cpu = 0:01:17, real = 0:01:17, mem = 1907.4M, totSessionCpu=0:03:48 **

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'CHIP' of instances=1659 and nets=1642 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 2711.484M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2719.02)
Total number of fetched objects 1653
End delay calculation. (MEM=2734.71 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2734.71 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:03:49 mem=2734.7M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 19944 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 19944
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1637  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1550 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1550 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 1.647677e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         4( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         3( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                7( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 2742.71 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:18, real = 0:01:18, mem = 1899.3M, totSessionCpu=0:03:49 **
Using report_power -leakage to report leakage power.
Using Power View: av_func_mode_max.

Begin Power Analysis

             0V	    GND
          1.62V	    VCC
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1899.71MB/3940.40MB/1946.76MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1899.71MB/3940.40MB/1946.76MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1899.71MB/3940.40MB/1946.76MB)

Begin Processing Signal Activity


Starting Levelizing
2024-Dec-04 17:53:54 (2024-Dec-04 09:53:54 GMT)
2024-Dec-04 17:53:54 (2024-Dec-04 09:53:54 GMT): 10%
2024-Dec-04 17:53:54 (2024-Dec-04 09:53:54 GMT): 20%
2024-Dec-04 17:53:54 (2024-Dec-04 09:53:54 GMT): 30%
2024-Dec-04 17:53:54 (2024-Dec-04 09:53:54 GMT): 40%
2024-Dec-04 17:53:54 (2024-Dec-04 09:53:54 GMT): 50%
2024-Dec-04 17:53:54 (2024-Dec-04 09:53:54 GMT): 60%
2024-Dec-04 17:53:54 (2024-Dec-04 09:53:54 GMT): 70%
2024-Dec-04 17:53:54 (2024-Dec-04 09:53:54 GMT): 80%
2024-Dec-04 17:53:54 (2024-Dec-04 09:53:54 GMT): 90%

Finished Levelizing
2024-Dec-04 17:53:54 (2024-Dec-04 09:53:54 GMT)

Starting Activity Propagation
2024-Dec-04 17:53:54 (2024-Dec-04 09:53:54 GMT)
2024-Dec-04 17:53:54 (2024-Dec-04 09:53:54 GMT): 10%
2024-Dec-04 17:53:54 (2024-Dec-04 09:53:54 GMT): 20%

Finished Activity Propagation
2024-Dec-04 17:53:54 (2024-Dec-04 09:53:54 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1899.71MB/3940.40MB/1946.76MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2024-Dec-04 17:53:54 (2024-Dec-04 09:53:54 GMT)
 ... Calculating leakage power
2024-Dec-04 17:53:54 (2024-Dec-04 09:53:54 GMT): 10%
2024-Dec-04 17:53:54 (2024-Dec-04 09:53:54 GMT): 20%
2024-Dec-04 17:53:54 (2024-Dec-04 09:53:54 GMT): 30%
2024-Dec-04 17:53:54 (2024-Dec-04 09:53:54 GMT): 40%
2024-Dec-04 17:53:54 (2024-Dec-04 09:53:54 GMT): 50%

Finished Calculating power
2024-Dec-04 17:53:54 (2024-Dec-04 09:53:54 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1899.71MB/3940.40MB/1946.76MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1899.71MB/3940.40MB/1946.76MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1899.71MB/3940.40MB/1946.76MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1899.71MB/3940.40MB/1946.76MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 20.15-s105_1 (64bit) 07/27/2021 14:15 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2024-Dec-04 17:53:54 (2024-Dec-04 09:53:54 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: CHIP

*

*	Power Domain used: 

*              Rail:        VCC      Voltage:       1.62 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/CHIP_preCTS.power -leakage

*

-----------------------------------------------------------------------------------------

  32 instances have no static power
*



Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00821009
-----------------------------------------------------------------------------------------
Sequential                     0.0009869       12.02
Macro                                  0           0
IO                              0.006182        75.3
Physical-Only                  5.772e-05       0.703
Combinational                  0.0009833       11.98
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                            0.00821         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Default                  1.62   0.006182        75.3
VCC                      1.62    0.00197          24


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clk                            4.577e-05      0.5575
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.003500 usec 
Clock Toggle Rate:   571.4285 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1899.95MB/3940.40MB/1946.76MB)


Output file is ./timingReports/CHIP_preCTS.power.

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.816  |  0.001  | -0.816  |
|           TNS (ns):| -64.395 |  0.000  | -64.395 |
|    Violating Paths:|   97    |    0    |   97    |
|          All Paths:|   592   |   246   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.331%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:01:18, real = 0:01:20, mem = 1900.4M, totSessionCpu=0:03:49 **
*** Finished optDesign ***
**place_opt_design ... cpu = 0:01:18, real = 0:01:20, mem = 2661.0M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-7098          1  WARNING: %s is an undriven net with %d f...
WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
*** Message Summary: 7 warning(s), 0 error(s)

*** place_opt_design #3 [finish] : cpu/real = 0:01:18.3/0:01:19.7 (1.0), totSession cpu/real = 0:03:49.3/0:10:43.6 (0.4), mem = 2661.0M
<CMD> zoomBox -151.12800 580.04900 2351.32300 1838.04600
<CMD> zoomBox 450.18700 821.72600 1756.48200 1478.40800
<CMD> zoomBox 632.19800 894.31300 1575.99600 1368.76600
<CMD> zoomBox 450.62200 823.15200 1756.91700 1479.83400
<CMD> zoomBox -147.81600 598.73700 2354.63500 1856.73400
<CMD> zoomBox 39.98100 669.16100 2167.06400 1738.45800
<CMD> zoomBox 450.62100 823.15100 1756.91700 1479.83400
<CMD> zoomBox 763.00900 940.29500 1444.90500 1283.08800
<CMD> zoomBox 926.07800 1001.44500 1282.03200 1180.38500
<CMD> zoomBox 814.18000 959.48400 1393.79400 1250.85900
<CMD> zoomBox 702.80200 917.98400 1505.03800 1321.27300
<CMD> zoomBox 631.97300 891.84900 1575.78100 1366.30700
<CMD> zoomBox 458.25100 670.96800 1995.08700 1443.54500
<CMD> zoomBox -503.42000 247.80300 2960.22900 1989.00000

--------------------------------------------------------------------------------
Exiting Innovus on Wed Dec  4 17:54:32 2024
  Total CPU time:     0:04:01
  Total real time:    0:11:22
  Peak memory (main): 1946.76MB


*** Memory Usage v#1 (Current mem = 2671.598M, initial mem = 284.375M) ***
*** Message Summary: 12295 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=0:03:54, real=0:11:21, mem=2671.6M) ---
