/*
 * include/asm-mips/vr5701/vr5701.h
 *
 * A header for NEC Electronics Corporation VR5701 SolutionGearII CPU
 *
 * Author: Sergey Podstavin <spodstavin@ru.mvista.com>
 *
 * 2005 (c) MontaVista Software, Inc. This file is licensed under
 * the terms of the GNU General Public License version 2. This program
 * is licensed "as is" without any warranty of any kind, whether express
 * or implied.
 */
#ifndef __VR5701_H
#define __VR5701_H

#define VR5701_IO_BASE	0xbe000000

/* PADR registers */
#define PADR_SDRAM01	0x40
#define PADR_LOCALCS0	0x80
#define PADR_PCIW0	0xC0
#define PADR_PCIW1	0xC8
#define PADR_EPCIW0	0xC0
#define PADR_IOPCIW0	0xE0
#define PADR_IOPCIW1	0xE8
/* INT registers */
#define INT0_STAT	0x100
#define INT1_STAT	0x108
#define INT2_STAT	0x110
#define INT3_STAT	0x118
#define INT4_STAT	0x120
#define NMI_STAT	0x130
#define INT_CLR		0x140
#define INT_MASK	0x150
#define INT_ROUTE0	0x160
#define INT_ROUTE1	0x168
#define INT_ROUTE2	0x170
#define INT_ROUTE3	0x178
/* LOCAL registers */
#define LOCAL_CST0	0x400
#define LOCAL_CFG	0x440
/* EPCI registers */
#define EPCI_CTRLL	0x600
#define EPCI_CTRLH	0x604
#define EPCI_INIT0	0x610
#define EPCI_INIT1	0x618
#define EPCI_ERR	0x628
#define EPCI_INTS	0x630
#define EPCI_INTM	0x638
/* PCI registers */
#define PCI_MLTIM	0x70D
#define PCI_BAR_MEM01	0x710
#define PCI_BAR_LCS0	0x740
#define PCI_BAR_LCS1	0x748
#define PCI_BAR_LCS2	0x750
#define PCI_BAR_LCS3	0x758
#define PCI_BAR_IPCIW0	0x7A0
#define PCI_BAR_IPCIW1	0x7A8
#define PCI_BAR_IREG	0x7C0

/* PIB registers*/
#define PIB_RESET	0x800
#define PIB_MISC	0x830

/* GPIO registers*/
#define GIU_PIO0	0x940
#define GIU_DIR0	0x950
#define GIU_DIR1	0x958
#define GIU_FUNCSEL0	0x960
#define GIU_FUNCSEL1	0x968

/* CSI1 registers*/
#define CSI1_MODE	0xB80
#define CSI1_SIRB	0xB88
#define CSI1_SOTB	0xB90
#define CSI1_SOTBF	0xBA0
#define CSI1_CNT	0xBC0
#define CSI1_INT	0xBC8

/* IPCI registers*/
#define IPCI_CTRLL	0xE00
#define IPCI_CTRLH	0xE04
#define IPCI_INIT0	0xE10
#define IPCI_INIT1	0xE18
#define IPCI_ERR	0xE28
#define IPCI_INTS	0xE30
#define IPCI_INTM	0xE38
/* PCI registers */
#define IPCI_MLTIM	0xF0D
#define IPCI_BAR_LCS0	0xF40
#define IPCI_BAR_LCS1	0xF48
#define IPCI_BAR_LCS2	0xF50
#define IPCI_BAR_LCS3	0xF58
#define IPCI_BAR_EPCIW0	0xF80
#define IPCI_BAR_EPCIW1	0xF88
#define IPCI_BAR_IREG	0xFC0

#endif				/*  __VR5701_H */
