--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
D:/work/serio-pj/hw/camera/ise/camera/iseconfig/filter.filter -intstyle ise -v
3 -s 4 -n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s200,ft256,-4 (PRODUCTION 1.39 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3391 - Timing constraint TIMEGRP "CAM_INPUTS" OFFSET = IN 30 ns 
   BEFORE COMP "xipCAM_PCLK" "RISING"; does not specify a data valid duration 
   and will not be hold checked. To enable hold checking on this offset 
   constraint please specify a data valid duration using the VALID <duration> 
   option.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk_reset_div2clk1 = PERIOD TIMEGRP "clk_reset/div2clk1" 
25 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4313 paths analyzed, 704 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.791ns.
--------------------------------------------------------------------------------

Paths for end point seg_ctrl/char1_4 (SLICE_X34Y24.F1), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     29.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dump_sequencer/s1_Addr_2 (FF)
  Destination:          seg_ctrl/char1_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.791ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_reset/div2clk rising at 0.000ns
  Destination Clock:    clk_reset/div2clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: dump_sequencer/s1_Addr_2 to seg_ctrl/char1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y21.XQ      Tcko                  0.720   dump_sequencer/s1_Addr<2>
                                                       dump_sequencer/s1_Addr_2
    SLICE_X26Y21.F2      net (fanout=5)        1.598   dump_sequencer/s1_Addr<2>
    SLICE_X26Y21.COUT    Topcyf                1.084   rest<0>
                                                       dump_sequencer/Msub_sub_Madd_lut<2>
                                                       dump_sequencer/Msub_sub_Madd_cy<2>
                                                       dump_sequencer/Msub_sub_Madd_cy<3>
    SLICE_X26Y22.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<3>
    SLICE_X26Y22.COUT    Tbyp                  0.120   rest<2>
                                                       dump_sequencer/Msub_sub_Madd_cy<4>
                                                       dump_sequencer/Msub_sub_Madd_cy<5>
    SLICE_X26Y23.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<5>
    SLICE_X26Y23.COUT    Tbyp                  0.120   rest<4>
                                                       dump_sequencer/Msub_sub_Madd_cy<6>
                                                       dump_sequencer/Msub_sub_Madd_cy<7>
    SLICE_X26Y24.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<7>
    SLICE_X26Y24.X       Tcinx                 0.904   rest<6>
                                                       dump_sequencer/Msub_sub_Madd_xor<8>
    SLICE_X31Y25.G4      net (fanout=1)        1.077   rest<6>
    SLICE_X31Y25.Y       Tilo                  0.551   seg_ctrl/hex<8>14
                                                       seg_ctrl/hex<6>14
    SLICE_X37Y25.G1      net (fanout=1)        1.900   seg_ctrl/hex<6>14
    SLICE_X37Y25.Y       Tilo                  0.551   seg_ctrl/char1<1>
                                                       seg_ctrl/hex<6>39
    SLICE_X34Y24.F1      net (fanout=7)        1.476   seg_ctrl/hex<6>
    SLICE_X34Y24.CLK     Tfck                  0.690   seg_ctrl/char1<4>
                                                       seg_ctrl/Mrom_val2seg_2_val2seg41
                                                       seg_ctrl/char1_4
    -------------------------------------------------  ---------------------------
    Total                                     10.791ns (4.740ns logic, 6.051ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dump_sequencer/s1_Addr_0 (FF)
  Destination:          seg_ctrl/char1_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.762ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_reset/div2clk rising at 0.000ns
  Destination Clock:    clk_reset/div2clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: dump_sequencer/s1_Addr_0 to seg_ctrl/char1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y20.XQ      Tcko                  0.720   dump_sequencer/s1_Addr<0>
                                                       dump_sequencer/s1_Addr_0
    SLICE_X26Y20.F3      net (fanout=5)        1.449   dump_sequencer/s1_Addr<0>
    SLICE_X26Y20.COUT    Topcyf                1.084   dump_sequencer/Msub_sub_Madd_cy<1>
                                                       dump_sequencer/Msub_sub_Madd_lut<0>
                                                       dump_sequencer/Msub_sub_Madd_cy<0>
                                                       dump_sequencer/Msub_sub_Madd_cy<1>
    SLICE_X26Y21.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<1>
    SLICE_X26Y21.COUT    Tbyp                  0.120   rest<0>
                                                       dump_sequencer/Msub_sub_Madd_cy<2>
                                                       dump_sequencer/Msub_sub_Madd_cy<3>
    SLICE_X26Y22.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<3>
    SLICE_X26Y22.COUT    Tbyp                  0.120   rest<2>
                                                       dump_sequencer/Msub_sub_Madd_cy<4>
                                                       dump_sequencer/Msub_sub_Madd_cy<5>
    SLICE_X26Y23.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<5>
    SLICE_X26Y23.COUT    Tbyp                  0.120   rest<4>
                                                       dump_sequencer/Msub_sub_Madd_cy<6>
                                                       dump_sequencer/Msub_sub_Madd_cy<7>
    SLICE_X26Y24.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<7>
    SLICE_X26Y24.X       Tcinx                 0.904   rest<6>
                                                       dump_sequencer/Msub_sub_Madd_xor<8>
    SLICE_X31Y25.G4      net (fanout=1)        1.077   rest<6>
    SLICE_X31Y25.Y       Tilo                  0.551   seg_ctrl/hex<8>14
                                                       seg_ctrl/hex<6>14
    SLICE_X37Y25.G1      net (fanout=1)        1.900   seg_ctrl/hex<6>14
    SLICE_X37Y25.Y       Tilo                  0.551   seg_ctrl/char1<1>
                                                       seg_ctrl/hex<6>39
    SLICE_X34Y24.F1      net (fanout=7)        1.476   seg_ctrl/hex<6>
    SLICE_X34Y24.CLK     Tfck                  0.690   seg_ctrl/char1<4>
                                                       seg_ctrl/Mrom_val2seg_2_val2seg41
                                                       seg_ctrl/char1_4
    -------------------------------------------------  ---------------------------
    Total                                     10.762ns (4.860ns logic, 5.902ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dump_sequencer/s1_Addr_4 (FF)
  Destination:          seg_ctrl/char1_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.521ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_reset/div2clk rising at 0.000ns
  Destination Clock:    clk_reset/div2clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: dump_sequencer/s1_Addr_4 to seg_ctrl/char1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y22.XQ      Tcko                  0.720   dump_sequencer/s1_Addr<4>
                                                       dump_sequencer/s1_Addr_4
    SLICE_X26Y22.F1      net (fanout=5)        1.448   dump_sequencer/s1_Addr<4>
    SLICE_X26Y22.COUT    Topcyf                1.084   rest<2>
                                                       dump_sequencer/Msub_sub_Madd_lut<4>
                                                       dump_sequencer/Msub_sub_Madd_cy<4>
                                                       dump_sequencer/Msub_sub_Madd_cy<5>
    SLICE_X26Y23.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<5>
    SLICE_X26Y23.COUT    Tbyp                  0.120   rest<4>
                                                       dump_sequencer/Msub_sub_Madd_cy<6>
                                                       dump_sequencer/Msub_sub_Madd_cy<7>
    SLICE_X26Y24.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<7>
    SLICE_X26Y24.X       Tcinx                 0.904   rest<6>
                                                       dump_sequencer/Msub_sub_Madd_xor<8>
    SLICE_X31Y25.G4      net (fanout=1)        1.077   rest<6>
    SLICE_X31Y25.Y       Tilo                  0.551   seg_ctrl/hex<8>14
                                                       seg_ctrl/hex<6>14
    SLICE_X37Y25.G1      net (fanout=1)        1.900   seg_ctrl/hex<6>14
    SLICE_X37Y25.Y       Tilo                  0.551   seg_ctrl/char1<1>
                                                       seg_ctrl/hex<6>39
    SLICE_X34Y24.F1      net (fanout=7)        1.476   seg_ctrl/hex<6>
    SLICE_X34Y24.CLK     Tfck                  0.690   seg_ctrl/char1<4>
                                                       seg_ctrl/Mrom_val2seg_2_val2seg41
                                                       seg_ctrl/char1_4
    -------------------------------------------------  ---------------------------
    Total                                     10.521ns (4.620ns logic, 5.901ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Paths for end point seg_ctrl/char1_5 (SLICE_X35Y24.F4), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     29.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dump_sequencer/s1_Addr_2 (FF)
  Destination:          seg_ctrl/char1_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.507ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_reset/div2clk rising at 0.000ns
  Destination Clock:    clk_reset/div2clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: dump_sequencer/s1_Addr_2 to seg_ctrl/char1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y21.XQ      Tcko                  0.720   dump_sequencer/s1_Addr<2>
                                                       dump_sequencer/s1_Addr_2
    SLICE_X26Y21.F2      net (fanout=5)        1.598   dump_sequencer/s1_Addr<2>
    SLICE_X26Y21.COUT    Topcyf                1.084   rest<0>
                                                       dump_sequencer/Msub_sub_Madd_lut<2>
                                                       dump_sequencer/Msub_sub_Madd_cy<2>
                                                       dump_sequencer/Msub_sub_Madd_cy<3>
    SLICE_X26Y22.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<3>
    SLICE_X26Y22.COUT    Tbyp                  0.120   rest<2>
                                                       dump_sequencer/Msub_sub_Madd_cy<4>
                                                       dump_sequencer/Msub_sub_Madd_cy<5>
    SLICE_X26Y23.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<5>
    SLICE_X26Y23.COUT    Tbyp                  0.120   rest<4>
                                                       dump_sequencer/Msub_sub_Madd_cy<6>
                                                       dump_sequencer/Msub_sub_Madd_cy<7>
    SLICE_X26Y24.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<7>
    SLICE_X26Y24.X       Tcinx                 0.904   rest<6>
                                                       dump_sequencer/Msub_sub_Madd_xor<8>
    SLICE_X31Y25.G4      net (fanout=1)        1.077   rest<6>
    SLICE_X31Y25.Y       Tilo                  0.551   seg_ctrl/hex<8>14
                                                       seg_ctrl/hex<6>14
    SLICE_X37Y25.G1      net (fanout=1)        1.900   seg_ctrl/hex<6>14
    SLICE_X37Y25.Y       Tilo                  0.551   seg_ctrl/char1<1>
                                                       seg_ctrl/hex<6>39
    SLICE_X35Y24.F4      net (fanout=7)        1.249   seg_ctrl/hex<6>
    SLICE_X35Y24.CLK     Tfck                  0.633   seg_ctrl/char1<5>
                                                       seg_ctrl/Mrom_val2seg_2_val2seg51
                                                       seg_ctrl/char1_5
    -------------------------------------------------  ---------------------------
    Total                                     10.507ns (4.683ns logic, 5.824ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dump_sequencer/s1_Addr_0 (FF)
  Destination:          seg_ctrl/char1_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.478ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_reset/div2clk rising at 0.000ns
  Destination Clock:    clk_reset/div2clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: dump_sequencer/s1_Addr_0 to seg_ctrl/char1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y20.XQ      Tcko                  0.720   dump_sequencer/s1_Addr<0>
                                                       dump_sequencer/s1_Addr_0
    SLICE_X26Y20.F3      net (fanout=5)        1.449   dump_sequencer/s1_Addr<0>
    SLICE_X26Y20.COUT    Topcyf                1.084   dump_sequencer/Msub_sub_Madd_cy<1>
                                                       dump_sequencer/Msub_sub_Madd_lut<0>
                                                       dump_sequencer/Msub_sub_Madd_cy<0>
                                                       dump_sequencer/Msub_sub_Madd_cy<1>
    SLICE_X26Y21.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<1>
    SLICE_X26Y21.COUT    Tbyp                  0.120   rest<0>
                                                       dump_sequencer/Msub_sub_Madd_cy<2>
                                                       dump_sequencer/Msub_sub_Madd_cy<3>
    SLICE_X26Y22.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<3>
    SLICE_X26Y22.COUT    Tbyp                  0.120   rest<2>
                                                       dump_sequencer/Msub_sub_Madd_cy<4>
                                                       dump_sequencer/Msub_sub_Madd_cy<5>
    SLICE_X26Y23.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<5>
    SLICE_X26Y23.COUT    Tbyp                  0.120   rest<4>
                                                       dump_sequencer/Msub_sub_Madd_cy<6>
                                                       dump_sequencer/Msub_sub_Madd_cy<7>
    SLICE_X26Y24.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<7>
    SLICE_X26Y24.X       Tcinx                 0.904   rest<6>
                                                       dump_sequencer/Msub_sub_Madd_xor<8>
    SLICE_X31Y25.G4      net (fanout=1)        1.077   rest<6>
    SLICE_X31Y25.Y       Tilo                  0.551   seg_ctrl/hex<8>14
                                                       seg_ctrl/hex<6>14
    SLICE_X37Y25.G1      net (fanout=1)        1.900   seg_ctrl/hex<6>14
    SLICE_X37Y25.Y       Tilo                  0.551   seg_ctrl/char1<1>
                                                       seg_ctrl/hex<6>39
    SLICE_X35Y24.F4      net (fanout=7)        1.249   seg_ctrl/hex<6>
    SLICE_X35Y24.CLK     Tfck                  0.633   seg_ctrl/char1<5>
                                                       seg_ctrl/Mrom_val2seg_2_val2seg51
                                                       seg_ctrl/char1_5
    -------------------------------------------------  ---------------------------
    Total                                     10.478ns (4.803ns logic, 5.675ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dump_sequencer/s1_Addr_4 (FF)
  Destination:          seg_ctrl/char1_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.237ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_reset/div2clk rising at 0.000ns
  Destination Clock:    clk_reset/div2clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: dump_sequencer/s1_Addr_4 to seg_ctrl/char1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y22.XQ      Tcko                  0.720   dump_sequencer/s1_Addr<4>
                                                       dump_sequencer/s1_Addr_4
    SLICE_X26Y22.F1      net (fanout=5)        1.448   dump_sequencer/s1_Addr<4>
    SLICE_X26Y22.COUT    Topcyf                1.084   rest<2>
                                                       dump_sequencer/Msub_sub_Madd_lut<4>
                                                       dump_sequencer/Msub_sub_Madd_cy<4>
                                                       dump_sequencer/Msub_sub_Madd_cy<5>
    SLICE_X26Y23.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<5>
    SLICE_X26Y23.COUT    Tbyp                  0.120   rest<4>
                                                       dump_sequencer/Msub_sub_Madd_cy<6>
                                                       dump_sequencer/Msub_sub_Madd_cy<7>
    SLICE_X26Y24.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<7>
    SLICE_X26Y24.X       Tcinx                 0.904   rest<6>
                                                       dump_sequencer/Msub_sub_Madd_xor<8>
    SLICE_X31Y25.G4      net (fanout=1)        1.077   rest<6>
    SLICE_X31Y25.Y       Tilo                  0.551   seg_ctrl/hex<8>14
                                                       seg_ctrl/hex<6>14
    SLICE_X37Y25.G1      net (fanout=1)        1.900   seg_ctrl/hex<6>14
    SLICE_X37Y25.Y       Tilo                  0.551   seg_ctrl/char1<1>
                                                       seg_ctrl/hex<6>39
    SLICE_X35Y24.F4      net (fanout=7)        1.249   seg_ctrl/hex<6>
    SLICE_X35Y24.CLK     Tfck                  0.633   seg_ctrl/char1<5>
                                                       seg_ctrl/Mrom_val2seg_2_val2seg51
                                                       seg_ctrl/char1_5
    -------------------------------------------------  ---------------------------
    Total                                     10.237ns (4.563ns logic, 5.674ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Paths for end point seg_ctrl/char1_6 (SLICE_X37Y21.G2), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     29.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dump_sequencer/s1_Addr_2 (FF)
  Destination:          seg_ctrl/char1_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.198ns (Levels of Logic = 7)
  Clock Path Skew:      -0.001ns (0.296 - 0.297)
  Source Clock:         clk_reset/div2clk rising at 0.000ns
  Destination Clock:    clk_reset/div2clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: dump_sequencer/s1_Addr_2 to seg_ctrl/char1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y21.XQ      Tcko                  0.720   dump_sequencer/s1_Addr<2>
                                                       dump_sequencer/s1_Addr_2
    SLICE_X26Y21.F2      net (fanout=5)        1.598   dump_sequencer/s1_Addr<2>
    SLICE_X26Y21.COUT    Topcyf                1.084   rest<0>
                                                       dump_sequencer/Msub_sub_Madd_lut<2>
                                                       dump_sequencer/Msub_sub_Madd_cy<2>
                                                       dump_sequencer/Msub_sub_Madd_cy<3>
    SLICE_X26Y22.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<3>
    SLICE_X26Y22.COUT    Tbyp                  0.120   rest<2>
                                                       dump_sequencer/Msub_sub_Madd_cy<4>
                                                       dump_sequencer/Msub_sub_Madd_cy<5>
    SLICE_X26Y23.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<5>
    SLICE_X26Y23.COUT    Tbyp                  0.120   rest<4>
                                                       dump_sequencer/Msub_sub_Madd_cy<6>
                                                       dump_sequencer/Msub_sub_Madd_cy<7>
    SLICE_X26Y24.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<7>
    SLICE_X26Y24.X       Tcinx                 0.904   rest<6>
                                                       dump_sequencer/Msub_sub_Madd_xor<8>
    SLICE_X31Y25.G4      net (fanout=1)        1.077   rest<6>
    SLICE_X31Y25.Y       Tilo                  0.551   seg_ctrl/hex<8>14
                                                       seg_ctrl/hex<6>14
    SLICE_X37Y25.G1      net (fanout=1)        1.900   seg_ctrl/hex<6>14
    SLICE_X37Y25.Y       Tilo                  0.551   seg_ctrl/char1<1>
                                                       seg_ctrl/hex<6>39
    SLICE_X37Y21.G2      net (fanout=7)        0.940   seg_ctrl/hex<6>
    SLICE_X37Y21.CLK     Tgck                  0.633   seg_ctrl/char1<6>
                                                       seg_ctrl/Mrom_val2seg_2_val2seg61
                                                       seg_ctrl/char1_6
    -------------------------------------------------  ---------------------------
    Total                                     10.198ns (4.683ns logic, 5.515ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dump_sequencer/s1_Addr_0 (FF)
  Destination:          seg_ctrl/char1_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.169ns (Levels of Logic = 8)
  Clock Path Skew:      -0.001ns (0.296 - 0.297)
  Source Clock:         clk_reset/div2clk rising at 0.000ns
  Destination Clock:    clk_reset/div2clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: dump_sequencer/s1_Addr_0 to seg_ctrl/char1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y20.XQ      Tcko                  0.720   dump_sequencer/s1_Addr<0>
                                                       dump_sequencer/s1_Addr_0
    SLICE_X26Y20.F3      net (fanout=5)        1.449   dump_sequencer/s1_Addr<0>
    SLICE_X26Y20.COUT    Topcyf                1.084   dump_sequencer/Msub_sub_Madd_cy<1>
                                                       dump_sequencer/Msub_sub_Madd_lut<0>
                                                       dump_sequencer/Msub_sub_Madd_cy<0>
                                                       dump_sequencer/Msub_sub_Madd_cy<1>
    SLICE_X26Y21.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<1>
    SLICE_X26Y21.COUT    Tbyp                  0.120   rest<0>
                                                       dump_sequencer/Msub_sub_Madd_cy<2>
                                                       dump_sequencer/Msub_sub_Madd_cy<3>
    SLICE_X26Y22.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<3>
    SLICE_X26Y22.COUT    Tbyp                  0.120   rest<2>
                                                       dump_sequencer/Msub_sub_Madd_cy<4>
                                                       dump_sequencer/Msub_sub_Madd_cy<5>
    SLICE_X26Y23.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<5>
    SLICE_X26Y23.COUT    Tbyp                  0.120   rest<4>
                                                       dump_sequencer/Msub_sub_Madd_cy<6>
                                                       dump_sequencer/Msub_sub_Madd_cy<7>
    SLICE_X26Y24.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<7>
    SLICE_X26Y24.X       Tcinx                 0.904   rest<6>
                                                       dump_sequencer/Msub_sub_Madd_xor<8>
    SLICE_X31Y25.G4      net (fanout=1)        1.077   rest<6>
    SLICE_X31Y25.Y       Tilo                  0.551   seg_ctrl/hex<8>14
                                                       seg_ctrl/hex<6>14
    SLICE_X37Y25.G1      net (fanout=1)        1.900   seg_ctrl/hex<6>14
    SLICE_X37Y25.Y       Tilo                  0.551   seg_ctrl/char1<1>
                                                       seg_ctrl/hex<6>39
    SLICE_X37Y21.G2      net (fanout=7)        0.940   seg_ctrl/hex<6>
    SLICE_X37Y21.CLK     Tgck                  0.633   seg_ctrl/char1<6>
                                                       seg_ctrl/Mrom_val2seg_2_val2seg61
                                                       seg_ctrl/char1_6
    -------------------------------------------------  ---------------------------
    Total                                     10.169ns (4.803ns logic, 5.366ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dump_sequencer/s1_Addr_4 (FF)
  Destination:          seg_ctrl/char1_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.928ns (Levels of Logic = 6)
  Clock Path Skew:      -0.001ns (0.296 - 0.297)
  Source Clock:         clk_reset/div2clk rising at 0.000ns
  Destination Clock:    clk_reset/div2clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: dump_sequencer/s1_Addr_4 to seg_ctrl/char1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y22.XQ      Tcko                  0.720   dump_sequencer/s1_Addr<4>
                                                       dump_sequencer/s1_Addr_4
    SLICE_X26Y22.F1      net (fanout=5)        1.448   dump_sequencer/s1_Addr<4>
    SLICE_X26Y22.COUT    Topcyf                1.084   rest<2>
                                                       dump_sequencer/Msub_sub_Madd_lut<4>
                                                       dump_sequencer/Msub_sub_Madd_cy<4>
                                                       dump_sequencer/Msub_sub_Madd_cy<5>
    SLICE_X26Y23.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<5>
    SLICE_X26Y23.COUT    Tbyp                  0.120   rest<4>
                                                       dump_sequencer/Msub_sub_Madd_cy<6>
                                                       dump_sequencer/Msub_sub_Madd_cy<7>
    SLICE_X26Y24.CIN     net (fanout=1)        0.000   dump_sequencer/Msub_sub_Madd_cy<7>
    SLICE_X26Y24.X       Tcinx                 0.904   rest<6>
                                                       dump_sequencer/Msub_sub_Madd_xor<8>
    SLICE_X31Y25.G4      net (fanout=1)        1.077   rest<6>
    SLICE_X31Y25.Y       Tilo                  0.551   seg_ctrl/hex<8>14
                                                       seg_ctrl/hex<6>14
    SLICE_X37Y25.G1      net (fanout=1)        1.900   seg_ctrl/hex<6>14
    SLICE_X37Y25.Y       Tilo                  0.551   seg_ctrl/char1<1>
                                                       seg_ctrl/hex<6>39
    SLICE_X37Y21.G2      net (fanout=7)        0.940   seg_ctrl/hex<6>
    SLICE_X37Y21.CLK     Tgck                  0.633   seg_ctrl/char1<6>
                                                       seg_ctrl/Mrom_val2seg_2_val2seg61
                                                       seg_ctrl/char1_6
    -------------------------------------------------  ---------------------------
    Total                                      9.928ns (4.563ns logic, 5.365ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_reset_div2clk1 = PERIOD TIMEGRP "clk_reset/div2clk1" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point seg_ctrl/active_1 (SLICE_X37Y30.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.860ns (requirement - (clock path skew + uncertainty - data path))
  Source:               seg_ctrl/active_2 (FF)
  Destination:          seg_ctrl/active_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.860ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_reset/div2clk rising at 40.000ns
  Destination Clock:    clk_reset/div2clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: seg_ctrl/active_2 to seg_ctrl/active_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y31.YQ      Tcko                  0.576   seg_ctrl/active<3>
                                                       seg_ctrl/active_2
    SLICE_X37Y30.BX      net (fanout=16)       0.567   seg_ctrl/active<2>
    SLICE_X37Y30.CLK     Tckdi       (-Th)     0.283   seg_ctrl/active<1>
                                                       seg_ctrl/active_1
    -------------------------------------------------  ---------------------------
    Total                                      0.860ns (0.293ns logic, 0.567ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Paths for end point rsio_01a/i_TxClk/cgate01a/latched (SLICE_X18Y16.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.873ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rsio_01a/i_TxClk/clken (FF)
  Destination:          rsio_01a/i_TxClk/cgate01a/latched (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.873ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_reset/div2clk rising at 40.000ns
  Destination Clock:    clk_reset/div2clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: rsio_01a/i_TxClk/clken to rsio_01a/i_TxClk/cgate01a/latched
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y17.YQ      Tcko                  0.576   rsio_01a/i_TxClk/clken
                                                       rsio_01a/i_TxClk/clken
    SLICE_X18Y16.BY      net (fanout=1)        0.534   rsio_01a/i_TxClk/clken
    SLICE_X18Y16.CLK     Tckdi       (-Th)     0.237   rsio_01a/i_TxClk/cgate01a/latched
                                                       rsio_01a/i_TxClk/cgate01a/latched
    -------------------------------------------------  ---------------------------
    Total                                      0.873ns (0.339ns logic, 0.534ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point clk_reset/i_reset_rs/reset2_reg (SLICE_X21Y17.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.880ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_reset/i_reset_rs/reset1_reg (FF)
  Destination:          clk_reset/i_reset_rs/reset2_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.880ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_reset/div2clk rising at 40.000ns
  Destination Clock:    clk_reset/div2clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: clk_reset/i_reset_rs/reset1_reg to clk_reset/i_reset_rs/reset2_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y16.YQ      Tcko                  0.576   clk_reset/i_reset_rs/reset1_reg
                                                       clk_reset/i_reset_rs/reset1_reg
    SLICE_X21Y17.BY      net (fanout=1)        0.541   clk_reset/i_reset_rs/reset1_reg
    SLICE_X21Y17.CLK     Tckdi       (-Th)     0.237   clk_reset/i_reset_rs/reset2_reg
                                                       clk_reset/i_reset_rs/reset2_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.880ns (0.339ns logic, 0.541ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_reset_div2clk1 = PERIOD TIMEGRP "clk_reset/div2clk1" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.274ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.863ns (Trpw)
  Physical resource: dump_sequencer/s1_Addr<0>/SR
  Logical resource: dump_sequencer/s1_Addr_0/SR
  Location pin: SLICE_X21Y20.SR
  Clock network: clk_reset/i_reset_rs/reset2_reg
--------------------------------------------------------------------------------
Slack: 38.274ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.863ns (Trpw)
  Physical resource: dump_sequencer/s1_Addr<0>/SR
  Logical resource: dump_sequencer/s1_Addr_0/SR
  Location pin: SLICE_X21Y20.SR
  Clock network: clk_reset/i_reset_rs/reset2_reg
--------------------------------------------------------------------------------
Slack: 38.274ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.863ns (Trpw)
  Physical resource: dump_sequencer/s1_Addr<0>/SR
  Logical resource: dump_sequencer/s1_Addr_1/SR
  Location pin: SLICE_X21Y20.SR
  Clock network: clk_reset/i_reset_rs/reset2_reg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rsio_01a_i_TxClk_cgate01a_latched = PERIOD TIMEGRP        
 "rsio_01a/i_TxClk/cgate01a/latched" 25 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 29 paths analyzed, 22 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.842ns.
--------------------------------------------------------------------------------

Paths for end point rsio_01a/rxtx_01a/r_state (SLICE_X10Y13.F1), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rsio_01a/rxtx_01a/r_shiftReg_6 (FF)
  Destination:          rsio_01a/rxtx_01a/r_state (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.837ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.022 - 0.027)
  Source Clock:         rsio_01a/w_TxClk rising at 0.000ns
  Destination Clock:    rsio_01a/w_TxClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rsio_01a/rxtx_01a/r_shiftReg_6 to rsio_01a/rxtx_01a/r_state
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.YQ      Tcko                  0.720   rsio_01a/rxtx_01a/r_shiftReg<7>
                                                       rsio_01a/rxtx_01a/r_shiftReg_6
    SLICE_X10Y12.G2      net (fanout=2)        0.954   rsio_01a/rxtx_01a/r_shiftReg<6>
    SLICE_X10Y12.Y       Tilo                  0.608   rsio_01a/rxtx_01a/w_state11
                                                       rsio_01a/rxtx_01a/w_state6
    SLICE_X10Y12.F4      net (fanout=1)        0.015   rsio_01a/rxtx_01a/w_state6
    SLICE_X10Y12.X       Tilo                  0.608   rsio_01a/rxtx_01a/w_state11
                                                       rsio_01a/rxtx_01a/w_state11
    SLICE_X10Y13.F1      net (fanout=1)        0.242   rsio_01a/rxtx_01a/w_state11
    SLICE_X10Y13.CLK     Tfck                  0.690   rsio_01a/rxtx_01a/r_state
                                                       rsio_01a/rxtx_01a/w_state34
                                                       rsio_01a/rxtx_01a/r_state
    -------------------------------------------------  ---------------------------
    Total                                      3.837ns (2.626ns logic, 1.211ns route)
                                                       (68.4% logic, 31.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rsio_01a/rxtx_01a/r_shiftReg_1 (FF)
  Destination:          rsio_01a/rxtx_01a/r_state (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.617ns (Levels of Logic = 2)
  Clock Path Skew:      -0.136ns (0.915 - 1.051)
  Source Clock:         rsio_01a/w_TxClk rising at 0.000ns
  Destination Clock:    rsio_01a/w_TxClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rsio_01a/rxtx_01a/r_shiftReg_1 to rsio_01a/rxtx_01a/r_state
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y13.XQ      Tcko                  0.720   rsio_01a/rxtx_01a/r_shiftReg<1>
                                                       rsio_01a/rxtx_01a/r_shiftReg_1
    SLICE_X10Y12.F1      net (fanout=2)        1.357   rsio_01a/rxtx_01a/r_shiftReg<1>
    SLICE_X10Y12.X       Tilo                  0.608   rsio_01a/rxtx_01a/w_state11
                                                       rsio_01a/rxtx_01a/w_state11
    SLICE_X10Y13.F1      net (fanout=1)        0.242   rsio_01a/rxtx_01a/w_state11
    SLICE_X10Y13.CLK     Tfck                  0.690   rsio_01a/rxtx_01a/r_state
                                                       rsio_01a/rxtx_01a/w_state34
                                                       rsio_01a/rxtx_01a/r_state
    -------------------------------------------------  ---------------------------
    Total                                      3.617ns (2.018ns logic, 1.599ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rsio_01a/rxtx_01a/r_shiftReg_5 (FF)
  Destination:          rsio_01a/rxtx_01a/r_state (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.516ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.022 - 0.030)
  Source Clock:         rsio_01a/w_TxClk rising at 0.000ns
  Destination Clock:    rsio_01a/w_TxClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rsio_01a/rxtx_01a/r_shiftReg_5 to rsio_01a/rxtx_01a/r_state
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y14.XQ      Tcko                  0.720   rsio_01a/rxtx_01a/r_shiftReg<5>
                                                       rsio_01a/rxtx_01a/r_shiftReg_5
    SLICE_X10Y12.G1      net (fanout=2)        0.633   rsio_01a/rxtx_01a/r_shiftReg<5>
    SLICE_X10Y12.Y       Tilo                  0.608   rsio_01a/rxtx_01a/w_state11
                                                       rsio_01a/rxtx_01a/w_state6
    SLICE_X10Y12.F4      net (fanout=1)        0.015   rsio_01a/rxtx_01a/w_state6
    SLICE_X10Y12.X       Tilo                  0.608   rsio_01a/rxtx_01a/w_state11
                                                       rsio_01a/rxtx_01a/w_state11
    SLICE_X10Y13.F1      net (fanout=1)        0.242   rsio_01a/rxtx_01a/w_state11
    SLICE_X10Y13.CLK     Tfck                  0.690   rsio_01a/rxtx_01a/r_state
                                                       rsio_01a/rxtx_01a/w_state34
                                                       rsio_01a/rxtx_01a/r_state
    -------------------------------------------------  ---------------------------
    Total                                      3.516ns (2.626ns logic, 0.890ns route)
                                                       (74.7% logic, 25.3% route)

--------------------------------------------------------------------------------

Paths for end point rsio_01a/rxtx_01a/r_state (SLICE_X10Y13.F3), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rsio_01a/rxtx_01a/r_shiftReg_4 (FF)
  Destination:          rsio_01a/rxtx_01a/r_state (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.673ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.022 - 0.030)
  Source Clock:         rsio_01a/w_TxClk rising at 0.000ns
  Destination Clock:    rsio_01a/w_TxClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rsio_01a/rxtx_01a/r_shiftReg_4 to rsio_01a/rxtx_01a/r_state
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y14.YQ      Tcko                  0.720   rsio_01a/rxtx_01a/r_shiftReg<5>
                                                       rsio_01a/rxtx_01a/r_shiftReg_4
    SLICE_X10Y13.G2      net (fanout=2)        1.640   rsio_01a/rxtx_01a/r_shiftReg<4>
    SLICE_X10Y13.Y       Tilo                  0.608   rsio_01a/rxtx_01a/r_state
                                                       rsio_01a/rxtx_01a/w_state4
    SLICE_X10Y13.F3      net (fanout=1)        0.015   rsio_01a/rxtx_01a/w_state4
    SLICE_X10Y13.CLK     Tfck                  0.690   rsio_01a/rxtx_01a/r_state
                                                       rsio_01a/rxtx_01a/w_state34
                                                       rsio_01a/rxtx_01a/r_state
    -------------------------------------------------  ---------------------------
    Total                                      3.673ns (2.018ns logic, 1.655ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rsio_01a/rxtx_01a/r_shiftReg_8 (FF)
  Destination:          rsio_01a/rxtx_01a/r_state (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.647ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.022 - 0.027)
  Source Clock:         rsio_01a/w_TxClk rising at 0.000ns
  Destination Clock:    rsio_01a/w_TxClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rsio_01a/rxtx_01a/r_shiftReg_8 to rsio_01a/rxtx_01a/r_state
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y13.YQ      Tcko                  0.720   rsio_01a/rxtx_01a/r_shiftReg<9>
                                                       rsio_01a/rxtx_01a/r_shiftReg_8
    SLICE_X10Y13.G1      net (fanout=2)        0.614   rsio_01a/rxtx_01a/r_shiftReg<8>
    SLICE_X10Y13.Y       Tilo                  0.608   rsio_01a/rxtx_01a/r_state
                                                       rsio_01a/rxtx_01a/w_state4
    SLICE_X10Y13.F3      net (fanout=1)        0.015   rsio_01a/rxtx_01a/w_state4
    SLICE_X10Y13.CLK     Tfck                  0.690   rsio_01a/rxtx_01a/r_state
                                                       rsio_01a/rxtx_01a/w_state34
                                                       rsio_01a/rxtx_01a/r_state
    -------------------------------------------------  ---------------------------
    Total                                      2.647ns (2.018ns logic, 0.629ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rsio_01a/rxtx_01a/r_shiftReg_7 (FF)
  Destination:          rsio_01a/rxtx_01a/r_state (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.472ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.022 - 0.027)
  Source Clock:         rsio_01a/w_TxClk rising at 0.000ns
  Destination Clock:    rsio_01a/w_TxClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rsio_01a/rxtx_01a/r_shiftReg_7 to rsio_01a/rxtx_01a/r_state
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.XQ      Tcko                  0.720   rsio_01a/rxtx_01a/r_shiftReg<7>
                                                       rsio_01a/rxtx_01a/r_shiftReg_7
    SLICE_X10Y13.G4      net (fanout=2)        0.439   rsio_01a/rxtx_01a/r_shiftReg<7>
    SLICE_X10Y13.Y       Tilo                  0.608   rsio_01a/rxtx_01a/r_state
                                                       rsio_01a/rxtx_01a/w_state4
    SLICE_X10Y13.F3      net (fanout=1)        0.015   rsio_01a/rxtx_01a/w_state4
    SLICE_X10Y13.CLK     Tfck                  0.690   rsio_01a/rxtx_01a/r_state
                                                       rsio_01a/rxtx_01a/w_state34
                                                       rsio_01a/rxtx_01a/r_state
    -------------------------------------------------  ---------------------------
    Total                                      2.472ns (2.018ns logic, 0.454ns route)
                                                       (81.6% logic, 18.4% route)

--------------------------------------------------------------------------------

Paths for end point rsio_01a/rxtx_01a/r_shiftReg_0 (SLICE_X16Y13.G4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     36.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rsio_01a/rxtx_01a/r_state (FF)
  Destination:          rsio_01a/rxtx_01a/r_shiftReg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.811ns (Levels of Logic = 1)
  Clock Path Skew:      -0.304ns (0.840 - 1.144)
  Source Clock:         rsio_01a/w_TxClk rising at 0.000ns
  Destination Clock:    rsio_01a/w_TxClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rsio_01a/rxtx_01a/r_state to rsio_01a/rxtx_01a/r_shiftReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.XQ      Tcko                  0.720   rsio_01a/rxtx_01a/r_state
                                                       rsio_01a/rxtx_01a/r_state
    SLICE_X16Y13.G4      net (fanout=17)       1.401   rsio_01a/rxtx_01a/r_state
    SLICE_X16Y13.CLK     Tgck                  0.690   rsio_01a/rxtx_01a/r_shiftReg<1>
                                                       rsio_01a/rxtx_01a/w_shiftReg<0>1
                                                       rsio_01a/rxtx_01a/r_shiftReg_0
    -------------------------------------------------  ---------------------------
    Total                                      2.811ns (1.410ns logic, 1.401ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_rsio_01a_i_TxClk_cgate01a_latched = PERIOD TIMEGRP
        "rsio_01a/i_TxClk/cgate01a/latched" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point rsio_01a/rxtx_01a/r_shiftReg_7 (SLICE_X11Y12.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.929ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rsio_01a/rxtx_01a/r_shiftReg_8 (FF)
  Destination:          rsio_01a/rxtx_01a/r_shiftReg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.934ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.027 - 0.022)
  Source Clock:         rsio_01a/w_TxClk rising at 40.000ns
  Destination Clock:    rsio_01a/w_TxClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: rsio_01a/rxtx_01a/r_shiftReg_8 to rsio_01a/rxtx_01a/r_shiftReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y13.YQ      Tcko                  0.576   rsio_01a/rxtx_01a/r_shiftReg<9>
                                                       rsio_01a/rxtx_01a/r_shiftReg_8
    SLICE_X11Y12.F4      net (fanout=2)        0.297   rsio_01a/rxtx_01a/r_shiftReg<8>
    SLICE_X11Y12.CLK     Tckf        (-Th)    -0.061   rsio_01a/rxtx_01a/r_shiftReg<7>
                                                       rsio_01a/rxtx_01a/w_shiftReg<7>1
                                                       rsio_01a/rxtx_01a/r_shiftReg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.934ns (0.637ns logic, 0.297ns route)
                                                       (68.2% logic, 31.8% route)

--------------------------------------------------------------------------------

Paths for end point rsio_01a/rxtx_01a/r_shiftReg_2 (SLICE_X11Y15.G3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rsio_01a/rxtx_01a/r_shiftReg_3 (FF)
  Destination:          rsio_01a/rxtx_01a/r_shiftReg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.008ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         rsio_01a/w_TxClk rising at 40.000ns
  Destination Clock:    rsio_01a/w_TxClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: rsio_01a/rxtx_01a/r_shiftReg_3 to rsio_01a/rxtx_01a/r_shiftReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y15.XQ      Tcko                  0.576   rsio_01a/rxtx_01a/r_shiftReg<3>
                                                       rsio_01a/rxtx_01a/r_shiftReg_3
    SLICE_X11Y15.G3      net (fanout=2)        0.371   rsio_01a/rxtx_01a/r_shiftReg<3>
    SLICE_X11Y15.CLK     Tckg        (-Th)    -0.061   rsio_01a/rxtx_01a/r_shiftReg<3>
                                                       rsio_01a/rxtx_01a/w_shiftReg<2>1
                                                       rsio_01a/rxtx_01a/r_shiftReg_2
    -------------------------------------------------  ---------------------------
    Total                                      1.008ns (0.637ns logic, 0.371ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------

Paths for end point rsio_01a/rxtx_01a/r_shiftReg_4 (SLICE_X10Y14.G3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rsio_01a/rxtx_01a/r_shiftReg_5 (FF)
  Destination:          rsio_01a/rxtx_01a/r_shiftReg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.016ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         rsio_01a/w_TxClk rising at 40.000ns
  Destination Clock:    rsio_01a/w_TxClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: rsio_01a/rxtx_01a/r_shiftReg_5 to rsio_01a/rxtx_01a/r_shiftReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y14.XQ      Tcko                  0.576   rsio_01a/rxtx_01a/r_shiftReg<5>
                                                       rsio_01a/rxtx_01a/r_shiftReg_5
    SLICE_X10Y14.G3      net (fanout=2)        0.334   rsio_01a/rxtx_01a/r_shiftReg<5>
    SLICE_X10Y14.CLK     Tckg        (-Th)    -0.106   rsio_01a/rxtx_01a/r_shiftReg<5>
                                                       rsio_01a/rxtx_01a/w_shiftReg<4>1
                                                       rsio_01a/rxtx_01a/r_shiftReg_4
    -------------------------------------------------  ---------------------------
    Total                                      1.016ns (0.682ns logic, 0.334ns route)
                                                       (67.1% logic, 32.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_rsio_01a_i_TxClk_cgate01a_latched = PERIOD TIMEGRP
        "rsio_01a/i_TxClk/cgate01a/latched" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.274ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.863ns (Trpw)
  Physical resource: rsio_01a/rxtx_01a/r_shiftReg<1>/SR
  Logical resource: rsio_01a/rxtx_01a/r_shiftReg_1/SR
  Location pin: SLICE_X16Y13.SR
  Clock network: clk_reset/i_reset_rs/reset2_reg
--------------------------------------------------------------------------------
Slack: 38.274ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.863ns (Trpw)
  Physical resource: rsio_01a/rxtx_01a/r_shiftReg<1>/SR
  Logical resource: rsio_01a/rxtx_01a/r_shiftReg_1/SR
  Location pin: SLICE_X16Y13.SR
  Clock network: clk_reset/i_reset_rs/reset2_reg
--------------------------------------------------------------------------------
Slack: 38.274ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.863ns (Trpw)
  Physical resource: rsio_01a/rxtx_01a/r_shiftReg<1>/SR
  Logical resource: rsio_01a/rxtx_01a/r_shiftReg_0/SR
  Location pin: SLICE_X16Y13.SR
  Clock network: clk_reset/i_reset_rs/reset2_reg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xipMCLK = PERIOD TIMEGRP "xipMCLK" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 31 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.740ns.
--------------------------------------------------------------------------------

Paths for end point main_sequencer/source_sel (SLICE_X15Y8.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_sequencer/r_seq_state_FSM_FFd3 (FF)
  Destination:          main_sequencer/source_sel (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.740ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         f50_clk rising at 0.000ns
  Destination Clock:    f50_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: main_sequencer/r_seq_state_FSM_FFd3 to main_sequencer/source_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y9.YQ       Tcko                  0.720   main_sequencer/r_seq_state_FSM_FFd3
                                                       main_sequencer/r_seq_state_FSM_FFd3
    SLICE_X22Y9.F1       net (fanout=10)       0.734   main_sequencer/r_seq_state_FSM_FFd3
    SLICE_X22Y9.X        Tilo                  0.608   main_sequencer/r_seq_state_FSM_FFd3
                                                       main_sequencer/r_seq_state_FSM_Out01
    SLICE_X15Y8.CE       net (fanout=1)        1.076   main_sequencer/r_seq_state_cmp_eq0000
    SLICE_X15Y8.CLK      Tceck                 0.602   main_sequencer/source_sel
                                                       main_sequencer/source_sel
    -------------------------------------------------  ---------------------------
    Total                                      3.740ns (1.930ns logic, 1.810ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_sequencer/r_seq_state_FSM_FFd2 (FF)
  Destination:          main_sequencer/source_sel (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.663ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.435 - 0.436)
  Source Clock:         f50_clk rising at 0.000ns
  Destination Clock:    f50_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: main_sequencer/r_seq_state_FSM_FFd2 to main_sequencer/source_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y8.XQ       Tcko                  0.720   main_sequencer/r_seq_state_FSM_FFd2
                                                       main_sequencer/r_seq_state_FSM_FFd2
    SLICE_X22Y9.F2       net (fanout=11)       0.657   main_sequencer/r_seq_state_FSM_FFd2
    SLICE_X22Y9.X        Tilo                  0.608   main_sequencer/r_seq_state_FSM_FFd3
                                                       main_sequencer/r_seq_state_FSM_Out01
    SLICE_X15Y8.CE       net (fanout=1)        1.076   main_sequencer/r_seq_state_cmp_eq0000
    SLICE_X15Y8.CLK      Tceck                 0.602   main_sequencer/source_sel
                                                       main_sequencer/source_sel
    -------------------------------------------------  ---------------------------
    Total                                      3.663ns (1.930ns logic, 1.733ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------

Paths for end point main_sequencer/r_seq_state_FSM_FFd1 (SLICE_X24Y8.G4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     17.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_sequencer/syncd_dump_done/ff2_0 (FF)
  Destination:          main_sequencer/r_seq_state_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.556ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         f50_clk rising at 0.000ns
  Destination Clock:    f50_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: main_sequencer/syncd_dump_done/ff2_0 to main_sequencer/r_seq_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y8.YQ       Tcko                  0.720   main_sequencer/syncd_dump_done/ff2<0>
                                                       main_sequencer/syncd_dump_done/ff2_0
    SLICE_X24Y8.G4       net (fanout=2)        1.146   main_sequencer/syncd_dump_done/ff2<0>
    SLICE_X24Y8.CLK      Tgck                  0.690   main_sequencer/r_seq_state_FSM_FFd2
                                                       main_sequencer/r_seq_state_FSM_FFd1-In1
                                                       main_sequencer/r_seq_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.556ns (1.410ns logic, 1.146ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

Paths for end point main_sequencer/fetch_kick (SLICE_X24Y11.G2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     17.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_sequencer/r_seq_state_FSM_FFd3 (FF)
  Destination:          main_sequencer/fetch_kick (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.488ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         f50_clk rising at 0.000ns
  Destination Clock:    f50_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: main_sequencer/r_seq_state_FSM_FFd3 to main_sequencer/fetch_kick
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y9.YQ       Tcko                  0.720   main_sequencer/r_seq_state_FSM_FFd3
                                                       main_sequencer/r_seq_state_FSM_FFd3
    SLICE_X24Y11.G2      net (fanout=10)       0.718   main_sequencer/r_seq_state_FSM_FFd3
    SLICE_X24Y11.CLK     Tgck                  1.050   main_sequencer/fetch_kick
                                                       main_sequencer/fetch_kick_mux00002
                                                       main_sequencer/fetch_kick_mux0000_f5
                                                       main_sequencer/fetch_kick
    -------------------------------------------------  ---------------------------
    Total                                      2.488ns (1.770ns logic, 0.718ns route)
                                                       (71.1% logic, 28.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xipMCLK = PERIOD TIMEGRP "xipMCLK" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point main_sequencer/syncd_dump_done/ff2_0 (SLICE_X23Y8.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.847ns (requirement - (clock path skew + uncertainty - data path))
  Source:               main_sequencer/syncd_dump_done/ff1_0 (FF)
  Destination:          main_sequencer/syncd_dump_done/ff2_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.846ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.000 - 0.001)
  Source Clock:         f50_clk rising at 20.000ns
  Destination Clock:    f50_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: main_sequencer/syncd_dump_done/ff1_0 to main_sequencer/syncd_dump_done/ff2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y10.YQ      Tcko                  0.576   main_sequencer/syncd_dump_done/ff1<0>
                                                       main_sequencer/syncd_dump_done/ff1_0
    SLICE_X23Y8.BY       net (fanout=1)        0.507   main_sequencer/syncd_dump_done/ff1<0>
    SLICE_X23Y8.CLK      Tckdi       (-Th)     0.237   main_sequencer/syncd_dump_done/ff2<0>
                                                       main_sequencer/syncd_dump_done/ff2_0
    -------------------------------------------------  ---------------------------
    Total                                      0.846ns (0.339ns logic, 0.507ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point main_sequencer/syncd_fetch_done/ff2_0 (SLICE_X24Y10.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.873ns (requirement - (clock path skew + uncertainty - data path))
  Source:               main_sequencer/syncd_fetch_done/ff1_0 (FF)
  Destination:          main_sequencer/syncd_fetch_done/ff2_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.873ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         f50_clk rising at 20.000ns
  Destination Clock:    f50_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: main_sequencer/syncd_fetch_done/ff1_0 to main_sequencer/syncd_fetch_done/ff2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y10.YQ      Tcko                  0.576   main_sequencer/syncd_fetch_done/ff1<0>
                                                       main_sequencer/syncd_fetch_done/ff1_0
    SLICE_X24Y10.BY      net (fanout=1)        0.534   main_sequencer/syncd_fetch_done/ff1<0>
    SLICE_X24Y10.CLK     Tckdi       (-Th)     0.237   main_sequencer/syncd_fetch_done/ff2<0>
                                                       main_sequencer/syncd_fetch_done/ff2_0
    -------------------------------------------------  ---------------------------
    Total                                      0.873ns (0.339ns logic, 0.534ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point clk_reset/i_reset_sync/ff2_0 (SLICE_X24Y13.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.873ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_reset/i_reset_sync/ff1_0 (FF)
  Destination:          clk_reset/i_reset_sync/ff2_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.873ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         f50_clk rising at 20.000ns
  Destination Clock:    f50_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: clk_reset/i_reset_sync/ff1_0 to clk_reset/i_reset_sync/ff2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y12.YQ      Tcko                  0.576   clk_reset/i_reset_sync/ff1<0>
                                                       clk_reset/i_reset_sync/ff1_0
    SLICE_X24Y13.BY      net (fanout=1)        0.534   clk_reset/i_reset_sync/ff1<0>
    SLICE_X24Y13.CLK     Tckdi       (-Th)     0.237   clk_reset/i_reset_sync/ff2<0>
                                                       clk_reset/i_reset_sync/ff2_0
    -------------------------------------------------  ---------------------------
    Total                                      0.873ns (0.339ns logic, 0.534ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xipMCLK = PERIOD TIMEGRP "xipMCLK" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.274ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.863ns (Trpw)
  Physical resource: main_sequencer/dump_kick/SR
  Logical resource: main_sequencer/dump_kick/SR
  Location pin: SLICE_X23Y9.SR
  Clock network: clk_reset/i_reset_sync/ff2<0>
--------------------------------------------------------------------------------
Slack: 18.274ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.863ns (Trpw)
  Physical resource: main_sequencer/dump_kick/SR
  Logical resource: main_sequencer/dump_kick/SR
  Location pin: SLICE_X23Y9.SR
  Clock network: clk_reset/i_reset_sync/ff2<0>
--------------------------------------------------------------------------------
Slack: 18.274ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.863ns (Trpw)
  Physical resource: main_sequencer/fetch_kick/SR
  Logical resource: main_sequencer/fetch_kick/SR
  Location pin: SLICE_X24Y11.SR
  Clock network: clk_reset/i_reset_sync/ff2<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sccb_bridge_cgate_sccb1_latched = PERIOD TIMEGRP         
"sccb_bridge/cgate_sccb1/latched" 25 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 982 paths analyzed, 313 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.381ns.
--------------------------------------------------------------------------------

Paths for end point sccb_bridge/r_seq_sio_c_16 (SLICE_X29Y9.G1), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     32.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sccb_bridge/r_sccb_next_3 (FF)
  Destination:          sccb_bridge/r_seq_sio_c_16 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.380ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.295 - 0.296)
  Source Clock:         sccb_bridge/w_sccb_gclk rising at 0.000ns
  Destination Clock:    sccb_bridge/w_sccb_gclk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sccb_bridge/r_sccb_next_3 to sccb_bridge/r_seq_sio_c_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y2.XQ       Tcko                  0.720   sccb_bridge/r_sccb_next<3>
                                                       sccb_bridge/r_sccb_next_3
    SLICE_X32Y3.G2       net (fanout=6)        0.961   sccb_bridge/r_sccb_next<3>
    SLICE_X32Y3.Y        Tilo                  0.608   N7
                                                       sccb_bridge/r_seq_sio_c_mux0000<17>11_SW0
    SLICE_X32Y3.F3       net (fanout=1)        0.015   sccb_bridge/r_seq_sio_c_mux0000<17>11_SW0/O
    SLICE_X32Y3.X        Tilo                  0.608   N7
                                                       sccb_bridge/r_seq_sio_c_mux0000<17>11
    SLICE_X30Y2.G3       net (fanout=5)        1.426   N7
    SLICE_X30Y2.Y        Tilo                  0.608   N5
                                                       sccb_bridge/seq_select_clk_1_seq_select_clk<10>1
    SLICE_X29Y9.G1       net (fanout=22)       1.801   sccb_bridge/seq_select_clk_1_seq_select_clk<10>
    SLICE_X29Y9.CLK      Tgck                  0.633   sccb_bridge/r_seq_sio_c<17>
                                                       sccb_bridge/r_seq_sio_c_mux0000<16>1
                                                       sccb_bridge/r_seq_sio_c_16
    -------------------------------------------------  ---------------------------
    Total                                      7.380ns (3.177ns logic, 4.203ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sccb_bridge/r_sccb_next_0 (FF)
  Destination:          sccb_bridge/r_seq_sio_c_16 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.121ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.295 - 0.296)
  Source Clock:         sccb_bridge/w_sccb_gclk rising at 0.000ns
  Destination Clock:    sccb_bridge/w_sccb_gclk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sccb_bridge/r_sccb_next_0 to sccb_bridge/r_seq_sio_c_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y1.YQ       Tcko                  0.720   sccb_bridge/r_sccb_next<1>
                                                       sccb_bridge/r_sccb_next_0
    SLICE_X32Y3.G1       net (fanout=7)        0.702   sccb_bridge/r_sccb_next<0>
    SLICE_X32Y3.Y        Tilo                  0.608   N7
                                                       sccb_bridge/r_seq_sio_c_mux0000<17>11_SW0
    SLICE_X32Y3.F3       net (fanout=1)        0.015   sccb_bridge/r_seq_sio_c_mux0000<17>11_SW0/O
    SLICE_X32Y3.X        Tilo                  0.608   N7
                                                       sccb_bridge/r_seq_sio_c_mux0000<17>11
    SLICE_X30Y2.G3       net (fanout=5)        1.426   N7
    SLICE_X30Y2.Y        Tilo                  0.608   N5
                                                       sccb_bridge/seq_select_clk_1_seq_select_clk<10>1
    SLICE_X29Y9.G1       net (fanout=22)       1.801   sccb_bridge/seq_select_clk_1_seq_select_clk<10>
    SLICE_X29Y9.CLK      Tgck                  0.633   sccb_bridge/r_seq_sio_c<17>
                                                       sccb_bridge/r_seq_sio_c_mux0000<16>1
                                                       sccb_bridge/r_seq_sio_c_16
    -------------------------------------------------  ---------------------------
    Total                                      7.121ns (3.177ns logic, 3.944ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sccb_bridge/r_sccb_next_7 (FF)
  Destination:          sccb_bridge/r_seq_sio_c_16 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.887ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.295 - 0.296)
  Source Clock:         sccb_bridge/w_sccb_gclk rising at 0.000ns
  Destination Clock:    sccb_bridge/w_sccb_gclk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sccb_bridge/r_sccb_next_7 to sccb_bridge/r_seq_sio_c_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y2.XQ       Tcko                  0.720   sccb_bridge/r_sccb_next<7>
                                                       sccb_bridge/r_sccb_next_7
    SLICE_X32Y3.F1       net (fanout=17)       1.091   sccb_bridge/r_sccb_next<7>
    SLICE_X32Y3.X        Tilo                  0.608   N7
                                                       sccb_bridge/r_seq_sio_c_mux0000<17>11
    SLICE_X30Y2.G3       net (fanout=5)        1.426   N7
    SLICE_X30Y2.Y        Tilo                  0.608   N5
                                                       sccb_bridge/seq_select_clk_1_seq_select_clk<10>1
    SLICE_X29Y9.G1       net (fanout=22)       1.801   sccb_bridge/seq_select_clk_1_seq_select_clk<10>
    SLICE_X29Y9.CLK      Tgck                  0.633   sccb_bridge/r_seq_sio_c<17>
                                                       sccb_bridge/r_seq_sio_c_mux0000<16>1
                                                       sccb_bridge/r_seq_sio_c_16
    -------------------------------------------------  ---------------------------
    Total                                      6.887ns (2.569ns logic, 4.318ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Paths for end point sccb_bridge/r_seq_sio_c_14 (SLICE_X27Y9.G1), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     32.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sccb_bridge/r_sccb_next_3 (FF)
  Destination:          sccb_bridge/r_seq_sio_c_14 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.048ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.295 - 0.296)
  Source Clock:         sccb_bridge/w_sccb_gclk rising at 0.000ns
  Destination Clock:    sccb_bridge/w_sccb_gclk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sccb_bridge/r_sccb_next_3 to sccb_bridge/r_seq_sio_c_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y2.XQ       Tcko                  0.720   sccb_bridge/r_sccb_next<3>
                                                       sccb_bridge/r_sccb_next_3
    SLICE_X32Y3.G2       net (fanout=6)        0.961   sccb_bridge/r_sccb_next<3>
    SLICE_X32Y3.Y        Tilo                  0.608   N7
                                                       sccb_bridge/r_seq_sio_c_mux0000<17>11_SW0
    SLICE_X32Y3.F3       net (fanout=1)        0.015   sccb_bridge/r_seq_sio_c_mux0000<17>11_SW0/O
    SLICE_X32Y3.X        Tilo                  0.608   N7
                                                       sccb_bridge/r_seq_sio_c_mux0000<17>11
    SLICE_X30Y2.G3       net (fanout=5)        1.426   N7
    SLICE_X30Y2.Y        Tilo                  0.608   N5
                                                       sccb_bridge/seq_select_clk_1_seq_select_clk<10>1
    SLICE_X27Y9.G1       net (fanout=22)       1.469   sccb_bridge/seq_select_clk_1_seq_select_clk<10>
    SLICE_X27Y9.CLK      Tgck                  0.633   sccb_bridge/r_seq_sio_c<15>
                                                       sccb_bridge/r_seq_sio_c_mux0000<14>1
                                                       sccb_bridge/r_seq_sio_c_14
    -------------------------------------------------  ---------------------------
    Total                                      7.048ns (3.177ns logic, 3.871ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sccb_bridge/r_sccb_next_0 (FF)
  Destination:          sccb_bridge/r_seq_sio_c_14 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.789ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.295 - 0.296)
  Source Clock:         sccb_bridge/w_sccb_gclk rising at 0.000ns
  Destination Clock:    sccb_bridge/w_sccb_gclk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sccb_bridge/r_sccb_next_0 to sccb_bridge/r_seq_sio_c_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y1.YQ       Tcko                  0.720   sccb_bridge/r_sccb_next<1>
                                                       sccb_bridge/r_sccb_next_0
    SLICE_X32Y3.G1       net (fanout=7)        0.702   sccb_bridge/r_sccb_next<0>
    SLICE_X32Y3.Y        Tilo                  0.608   N7
                                                       sccb_bridge/r_seq_sio_c_mux0000<17>11_SW0
    SLICE_X32Y3.F3       net (fanout=1)        0.015   sccb_bridge/r_seq_sio_c_mux0000<17>11_SW0/O
    SLICE_X32Y3.X        Tilo                  0.608   N7
                                                       sccb_bridge/r_seq_sio_c_mux0000<17>11
    SLICE_X30Y2.G3       net (fanout=5)        1.426   N7
    SLICE_X30Y2.Y        Tilo                  0.608   N5
                                                       sccb_bridge/seq_select_clk_1_seq_select_clk<10>1
    SLICE_X27Y9.G1       net (fanout=22)       1.469   sccb_bridge/seq_select_clk_1_seq_select_clk<10>
    SLICE_X27Y9.CLK      Tgck                  0.633   sccb_bridge/r_seq_sio_c<15>
                                                       sccb_bridge/r_seq_sio_c_mux0000<14>1
                                                       sccb_bridge/r_seq_sio_c_14
    -------------------------------------------------  ---------------------------
    Total                                      6.789ns (3.177ns logic, 3.612ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sccb_bridge/r_sccb_next_7 (FF)
  Destination:          sccb_bridge/r_seq_sio_c_14 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.555ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.295 - 0.296)
  Source Clock:         sccb_bridge/w_sccb_gclk rising at 0.000ns
  Destination Clock:    sccb_bridge/w_sccb_gclk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sccb_bridge/r_sccb_next_7 to sccb_bridge/r_seq_sio_c_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y2.XQ       Tcko                  0.720   sccb_bridge/r_sccb_next<7>
                                                       sccb_bridge/r_sccb_next_7
    SLICE_X32Y3.F1       net (fanout=17)       1.091   sccb_bridge/r_sccb_next<7>
    SLICE_X32Y3.X        Tilo                  0.608   N7
                                                       sccb_bridge/r_seq_sio_c_mux0000<17>11
    SLICE_X30Y2.G3       net (fanout=5)        1.426   N7
    SLICE_X30Y2.Y        Tilo                  0.608   N5
                                                       sccb_bridge/seq_select_clk_1_seq_select_clk<10>1
    SLICE_X27Y9.G1       net (fanout=22)       1.469   sccb_bridge/seq_select_clk_1_seq_select_clk<10>
    SLICE_X27Y9.CLK      Tgck                  0.633   sccb_bridge/r_seq_sio_c<15>
                                                       sccb_bridge/r_seq_sio_c_mux0000<14>1
                                                       sccb_bridge/r_seq_sio_c_14
    -------------------------------------------------  ---------------------------
    Total                                      6.555ns (2.569ns logic, 3.986ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Paths for end point sccb_bridge/r_seq_sio_c_12 (SLICE_X26Y6.G4), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sccb_bridge/r_sccb_next_3 (FF)
  Destination:          sccb_bridge/r_seq_sio_c_12 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.852ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.295 - 0.296)
  Source Clock:         sccb_bridge/w_sccb_gclk rising at 0.000ns
  Destination Clock:    sccb_bridge/w_sccb_gclk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sccb_bridge/r_sccb_next_3 to sccb_bridge/r_seq_sio_c_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y2.XQ       Tcko                  0.720   sccb_bridge/r_sccb_next<3>
                                                       sccb_bridge/r_sccb_next_3
    SLICE_X32Y3.G2       net (fanout=6)        0.961   sccb_bridge/r_sccb_next<3>
    SLICE_X32Y3.Y        Tilo                  0.608   N7
                                                       sccb_bridge/r_seq_sio_c_mux0000<17>11_SW0
    SLICE_X32Y3.F3       net (fanout=1)        0.015   sccb_bridge/r_seq_sio_c_mux0000<17>11_SW0/O
    SLICE_X32Y3.X        Tilo                  0.608   N7
                                                       sccb_bridge/r_seq_sio_c_mux0000<17>11
    SLICE_X30Y2.G3       net (fanout=5)        1.426   N7
    SLICE_X30Y2.Y        Tilo                  0.608   N5
                                                       sccb_bridge/seq_select_clk_1_seq_select_clk<10>1
    SLICE_X26Y6.G4       net (fanout=22)       1.216   sccb_bridge/seq_select_clk_1_seq_select_clk<10>
    SLICE_X26Y6.CLK      Tgck                  0.690   sccb_bridge/r_seq_sio_c<13>
                                                       sccb_bridge/r_seq_sio_c_mux0000<12>1
                                                       sccb_bridge/r_seq_sio_c_12
    -------------------------------------------------  ---------------------------
    Total                                      6.852ns (3.234ns logic, 3.618ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sccb_bridge/r_sccb_next_0 (FF)
  Destination:          sccb_bridge/r_seq_sio_c_12 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.593ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.295 - 0.296)
  Source Clock:         sccb_bridge/w_sccb_gclk rising at 0.000ns
  Destination Clock:    sccb_bridge/w_sccb_gclk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sccb_bridge/r_sccb_next_0 to sccb_bridge/r_seq_sio_c_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y1.YQ       Tcko                  0.720   sccb_bridge/r_sccb_next<1>
                                                       sccb_bridge/r_sccb_next_0
    SLICE_X32Y3.G1       net (fanout=7)        0.702   sccb_bridge/r_sccb_next<0>
    SLICE_X32Y3.Y        Tilo                  0.608   N7
                                                       sccb_bridge/r_seq_sio_c_mux0000<17>11_SW0
    SLICE_X32Y3.F3       net (fanout=1)        0.015   sccb_bridge/r_seq_sio_c_mux0000<17>11_SW0/O
    SLICE_X32Y3.X        Tilo                  0.608   N7
                                                       sccb_bridge/r_seq_sio_c_mux0000<17>11
    SLICE_X30Y2.G3       net (fanout=5)        1.426   N7
    SLICE_X30Y2.Y        Tilo                  0.608   N5
                                                       sccb_bridge/seq_select_clk_1_seq_select_clk<10>1
    SLICE_X26Y6.G4       net (fanout=22)       1.216   sccb_bridge/seq_select_clk_1_seq_select_clk<10>
    SLICE_X26Y6.CLK      Tgck                  0.690   sccb_bridge/r_seq_sio_c<13>
                                                       sccb_bridge/r_seq_sio_c_mux0000<12>1
                                                       sccb_bridge/r_seq_sio_c_12
    -------------------------------------------------  ---------------------------
    Total                                      6.593ns (3.234ns logic, 3.359ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sccb_bridge/r_sccb_next_7 (FF)
  Destination:          sccb_bridge/r_seq_sio_c_12 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.359ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.295 - 0.296)
  Source Clock:         sccb_bridge/w_sccb_gclk rising at 0.000ns
  Destination Clock:    sccb_bridge/w_sccb_gclk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sccb_bridge/r_sccb_next_7 to sccb_bridge/r_seq_sio_c_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y2.XQ       Tcko                  0.720   sccb_bridge/r_sccb_next<7>
                                                       sccb_bridge/r_sccb_next_7
    SLICE_X32Y3.F1       net (fanout=17)       1.091   sccb_bridge/r_sccb_next<7>
    SLICE_X32Y3.X        Tilo                  0.608   N7
                                                       sccb_bridge/r_seq_sio_c_mux0000<17>11
    SLICE_X30Y2.G3       net (fanout=5)        1.426   N7
    SLICE_X30Y2.Y        Tilo                  0.608   N5
                                                       sccb_bridge/seq_select_clk_1_seq_select_clk<10>1
    SLICE_X26Y6.G4       net (fanout=22)       1.216   sccb_bridge/seq_select_clk_1_seq_select_clk<10>
    SLICE_X26Y6.CLK      Tgck                  0.690   sccb_bridge/r_seq_sio_c<13>
                                                       sccb_bridge/r_seq_sio_c_mux0000<12>1
                                                       sccb_bridge/r_seq_sio_c_12
    -------------------------------------------------  ---------------------------
    Total                                      6.359ns (2.626ns logic, 3.733ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sccb_bridge_cgate_sccb1_latched = PERIOD TIMEGRP
        "sccb_bridge/cgate_sccb1/latched" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sccb_bridge/r_seq_sio_c_14 (SLICE_X27Y9.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.899ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sccb_bridge/r_seq_sio_c_13 (FF)
  Destination:          sccb_bridge/r_seq_sio_c_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.899ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sccb_bridge/w_sccb_gclk rising at 40.000ns
  Destination Clock:    sccb_bridge/w_sccb_gclk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sccb_bridge/r_seq_sio_c_13 to sccb_bridge/r_seq_sio_c_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y6.XQ       Tcko                  0.576   sccb_bridge/r_seq_sio_c<13>
                                                       sccb_bridge/r_seq_sio_c_13
    SLICE_X27Y9.G4       net (fanout=1)        0.262   sccb_bridge/r_seq_sio_c<13>
    SLICE_X27Y9.CLK      Tckg        (-Th)    -0.061   sccb_bridge/r_seq_sio_c<15>
                                                       sccb_bridge/r_seq_sio_c_mux0000<14>1
                                                       sccb_bridge/r_seq_sio_c_14
    -------------------------------------------------  ---------------------------
    Total                                      0.899ns (0.637ns logic, 0.262ns route)
                                                       (70.9% logic, 29.1% route)

--------------------------------------------------------------------------------

Paths for end point sccb_bridge/r_seq_sio_d_oe_9 (SLICE_X31Y3.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.923ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sccb_bridge/r_seq_sio_d_oe_8 (FF)
  Destination:          sccb_bridge/r_seq_sio_d_oe_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.923ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sccb_bridge/w_sccb_gclk rising at 40.000ns
  Destination Clock:    sccb_bridge/w_sccb_gclk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sccb_bridge/r_seq_sio_d_oe_8 to sccb_bridge/r_seq_sio_d_oe_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y1.XQ       Tcko                  0.576   sccb_bridge/r_seq_sio_d_oe<8>
                                                       sccb_bridge/r_seq_sio_d_oe_8
    SLICE_X31Y3.F4       net (fanout=1)        0.286   sccb_bridge/r_seq_sio_d_oe<8>
    SLICE_X31Y3.CLK      Tckf        (-Th)    -0.061   sccb_bridge/r_seq_sio_d_oe<9>
                                                       sccb_bridge/r_seq_sio_d_oe_mux0000<9>1
                                                       sccb_bridge/r_seq_sio_d_oe_9
    -------------------------------------------------  ---------------------------
    Total                                      0.923ns (0.637ns logic, 0.286ns route)
                                                       (69.0% logic, 31.0% route)

--------------------------------------------------------------------------------

Paths for end point sccb_bridge/r_seq_sio_d_16 (SLICE_X31Y5.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.932ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sccb_bridge/r_seq_sio_d_15 (FF)
  Destination:          sccb_bridge/r_seq_sio_d_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.932ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sccb_bridge/w_sccb_gclk rising at 40.000ns
  Destination Clock:    sccb_bridge/w_sccb_gclk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sccb_bridge/r_seq_sio_d_15 to sccb_bridge/r_seq_sio_d_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y2.XQ       Tcko                  0.576   sccb_bridge/r_seq_sio_d<15>
                                                       sccb_bridge/r_seq_sio_d_15
    SLICE_X31Y5.F3       net (fanout=1)        0.295   sccb_bridge/r_seq_sio_d<15>
    SLICE_X31Y5.CLK      Tckf        (-Th)    -0.061   sccb_bridge/r_seq_sio_d<16>
                                                       sccb_bridge/r_seq_sio_d_mux0000<16>1
                                                       sccb_bridge/r_seq_sio_d_16
    -------------------------------------------------  ---------------------------
    Total                                      0.932ns (0.637ns logic, 0.295ns route)
                                                       (68.3% logic, 31.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sccb_bridge_cgate_sccb1_latched = PERIOD TIMEGRP
        "sccb_bridge/cgate_sccb1/latched" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.274ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.863ns (Trpw)
  Physical resource: sccb_bridge/r_wait_count<0>/SR
  Logical resource: sccb_bridge/r_wait_count_0/SR
  Location pin: SLICE_X38Y0.SR
  Clock network: clk_reset/i_reset_rs/reset2_reg
--------------------------------------------------------------------------------
Slack: 38.274ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.863ns (Trpw)
  Physical resource: sccb_bridge/r_wait_count<0>/SR
  Logical resource: sccb_bridge/r_wait_count_0/SR
  Location pin: SLICE_X38Y0.SR
  Clock network: clk_reset/i_reset_rs/reset2_reg
--------------------------------------------------------------------------------
Slack: 38.274ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.863ns (Trpw)
  Physical resource: sccb_bridge/r_seq_sio_d<17>/SR
  Logical resource: sccb_bridge/r_seq_sio_d_17/SR
  Location pin: SLICE_X29Y4.SR
  Clock network: clk_reset/i_reset_rs/reset2_reg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sccb_bridge_cgate_sccb2_latched = PERIOD TIMEGRP         
"sccb_bridge/cgate_sccb2/latched" 25 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.514ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sccb_bridge_cgate_sccb2_latched = PERIOD TIMEGRP
        "sccb_bridge/cgate_sccb2/latched" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.486ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.757ns (Tcl)
  Physical resource: xopCAM_SIO_C/OTCLK1
  Logical resource: sccb_bridge/r_sio_c/CK
  Location pin: B10.OTCLK1
  Clock network: sccb_bridge/w_sccb_gwclk
--------------------------------------------------------------------------------
Slack: 38.486ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.757ns (Tch)
  Physical resource: xopCAM_SIO_C/OTCLK1
  Logical resource: sccb_bridge/r_sio_c/CK
  Location pin: B10.OTCLK1
  Clock network: sccb_bridge/w_sccb_gwclk
--------------------------------------------------------------------------------
Slack: 38.486ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.514ns (660.502MHz) (Tcp)
  Physical resource: xopCAM_SIO_C/OTCLK1
  Logical resource: sccb_bridge/r_sio_c/CK
  Location pin: B10.OTCLK1
  Clock network: sccb_bridge/w_sccb_gwclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xipCAM_PCLK = PERIOD TIMEGRP "xipCAM_PCLK" 25 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1937 paths analyzed, 434 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.713ns.
--------------------------------------------------------------------------------

Paths for end point pixel_buffer/s0_WD_15 (SLICE_X4Y26.F2), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     31.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pixel_buffer/s0_Addr_6 (FF)
  Destination:          pixel_buffer/s0_WD_15 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.713ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         pixel_clk rising at 0.000ns
  Destination Clock:    pixel_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: pixel_buffer/s0_Addr_6 to pixel_buffer/s0_WD_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.YQ      Tcko                  0.720   pixel_buffer/s0_Addr<7>
                                                       pixel_buffer/s0_Addr_6
    SLICE_X15Y26.G4      net (fanout=5)        1.823   pixel_buffer/s0_Addr<6>
    SLICE_X15Y26.COUT    Topcyg                1.039   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<1>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_lut<1>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<1>
    SLICE_X15Y27.CIN     net (fanout=1)        0.000   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<1>
    SLICE_X15Y27.COUT    Tbyp                  0.128   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<2>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
    SLICE_X15Y28.CIN     net (fanout=1)        0.000   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
    SLICE_X15Y28.XB      Tcinxb                0.320   xopAddr_17_OBUF
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<4>
    SLICE_X9Y28.G4       net (fanout=4)        1.110   pixel_buffer/r_cap_state_cmp_eq0000
    SLICE_X9Y28.Y        Tilo                  0.551   pixel_buffer/s0_WD<7>
                                                       pixel_buffer/s0_WD_mux0000<0>21
    SLICE_X4Y26.F2       net (fanout=16)       2.332   pixel_buffer/N3
    SLICE_X4Y26.CLK      Tfck                  0.690   pixel_buffer/s0_WD<15>
                                                       pixel_buffer/s0_WD_mux0000<15>1
                                                       pixel_buffer/s0_WD_15
    -------------------------------------------------  ---------------------------
    Total                                      8.713ns (3.448ns logic, 5.265ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pixel_buffer/syncd_fetch_kick/ff2_0 (FF)
  Destination:          pixel_buffer/s0_WD_15 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.409ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         pixel_clk rising at 0.000ns
  Destination Clock:    pixel_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: pixel_buffer/syncd_fetch_kick/ff2_0 to pixel_buffer/s0_WD_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y24.YQ      Tcko                  0.720   pixel_buffer/syncd_fetch_kick/ff2<0>
                                                       pixel_buffer/syncd_fetch_kick/ff2_0
    SLICE_X16Y29.G1      net (fanout=6)        1.810   pixel_buffer/syncd_fetch_kick/ff2<0>
    SLICE_X16Y29.Y       Tilo                  0.608   pixel_buffer/s0_Addr<1>
                                                       pixel_buffer/s0_WE_mux000011
    SLICE_X9Y28.G3       net (fanout=21)       1.698   pixel_buffer/N4
    SLICE_X9Y28.Y        Tilo                  0.551   pixel_buffer/s0_WD<7>
                                                       pixel_buffer/s0_WD_mux0000<0>21
    SLICE_X4Y26.F2       net (fanout=16)       2.332   pixel_buffer/N3
    SLICE_X4Y26.CLK      Tfck                  0.690   pixel_buffer/s0_WD<15>
                                                       pixel_buffer/s0_WD_mux0000<15>1
                                                       pixel_buffer/s0_WD_15
    -------------------------------------------------  ---------------------------
    Total                                      8.409ns (2.569ns logic, 5.840ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pixel_buffer/s0_Addr_11 (FF)
  Destination:          pixel_buffer/s0_WD_15 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.398ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         pixel_clk rising at 0.000ns
  Destination Clock:    pixel_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: pixel_buffer/s0_Addr_11 to pixel_buffer/s0_WD_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.XQ      Tcko                  0.720   pixel_buffer/s0_Addr<11>
                                                       pixel_buffer/s0_Addr_11
    SLICE_X15Y27.F1      net (fanout=5)        1.648   pixel_buffer/s0_Addr<11>
    SLICE_X15Y27.COUT    Topcyf                1.027   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_lut<2>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<2>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
    SLICE_X15Y28.CIN     net (fanout=1)        0.000   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
    SLICE_X15Y28.XB      Tcinxb                0.320   xopAddr_17_OBUF
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<4>
    SLICE_X9Y28.G4       net (fanout=4)        1.110   pixel_buffer/r_cap_state_cmp_eq0000
    SLICE_X9Y28.Y        Tilo                  0.551   pixel_buffer/s0_WD<7>
                                                       pixel_buffer/s0_WD_mux0000<0>21
    SLICE_X4Y26.F2       net (fanout=16)       2.332   pixel_buffer/N3
    SLICE_X4Y26.CLK      Tfck                  0.690   pixel_buffer/s0_WD<15>
                                                       pixel_buffer/s0_WD_mux0000<15>1
                                                       pixel_buffer/s0_WD_15
    -------------------------------------------------  ---------------------------
    Total                                      8.398ns (3.308ns logic, 5.090ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point pixel_buffer/s0_WD_22 (SLICE_X3Y33.G2), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     31.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pixel_buffer/s0_Addr_6 (FF)
  Destination:          pixel_buffer/s0_WD_22 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.297ns (Levels of Logic = 5)
  Clock Path Skew:      -0.001ns (0.296 - 0.297)
  Source Clock:         pixel_clk rising at 0.000ns
  Destination Clock:    pixel_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: pixel_buffer/s0_Addr_6 to pixel_buffer/s0_WD_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.YQ      Tcko                  0.720   pixel_buffer/s0_Addr<7>
                                                       pixel_buffer/s0_Addr_6
    SLICE_X15Y26.G4      net (fanout=5)        1.823   pixel_buffer/s0_Addr<6>
    SLICE_X15Y26.COUT    Topcyg                1.039   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<1>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_lut<1>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<1>
    SLICE_X15Y27.CIN     net (fanout=1)        0.000   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<1>
    SLICE_X15Y27.COUT    Tbyp                  0.128   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<2>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
    SLICE_X15Y28.CIN     net (fanout=1)        0.000   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
    SLICE_X15Y28.XB      Tcinxb                0.320   xopAddr_17_OBUF
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<4>
    SLICE_X8Y29.G1       net (fanout=4)        1.327   pixel_buffer/r_cap_state_cmp_eq0000
    SLICE_X8Y29.Y        Tilo                  0.608   pixel_buffer/s0_WD<6>
                                                       pixel_buffer/s0_WD_mux0000<11>1
    SLICE_X3Y33.G2       net (fanout=16)       1.699   pixel_buffer/N11
    SLICE_X3Y33.CLK      Tgck                  0.633   pixel_buffer/s0_WD<23>
                                                       pixel_buffer/s0_WD_mux0000<22>1
                                                       pixel_buffer/s0_WD_22
    -------------------------------------------------  ---------------------------
    Total                                      8.297ns (3.448ns logic, 4.849ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pixel_buffer/s0_Addr_11 (FF)
  Destination:          pixel_buffer/s0_WD_22 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.982ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.296 - 0.297)
  Source Clock:         pixel_clk rising at 0.000ns
  Destination Clock:    pixel_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: pixel_buffer/s0_Addr_11 to pixel_buffer/s0_WD_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.XQ      Tcko                  0.720   pixel_buffer/s0_Addr<11>
                                                       pixel_buffer/s0_Addr_11
    SLICE_X15Y27.F1      net (fanout=5)        1.648   pixel_buffer/s0_Addr<11>
    SLICE_X15Y27.COUT    Topcyf                1.027   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_lut<2>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<2>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
    SLICE_X15Y28.CIN     net (fanout=1)        0.000   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
    SLICE_X15Y28.XB      Tcinxb                0.320   xopAddr_17_OBUF
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<4>
    SLICE_X8Y29.G1       net (fanout=4)        1.327   pixel_buffer/r_cap_state_cmp_eq0000
    SLICE_X8Y29.Y        Tilo                  0.608   pixel_buffer/s0_WD<6>
                                                       pixel_buffer/s0_WD_mux0000<11>1
    SLICE_X3Y33.G2       net (fanout=16)       1.699   pixel_buffer/N11
    SLICE_X3Y33.CLK      Tgck                  0.633   pixel_buffer/s0_WD<23>
                                                       pixel_buffer/s0_WD_mux0000<22>1
                                                       pixel_buffer/s0_WD_22
    -------------------------------------------------  ---------------------------
    Total                                      7.982ns (3.308ns logic, 4.674ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pixel_buffer/s0_Addr_14 (FF)
  Destination:          pixel_buffer/s0_WD_22 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.976ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.296 - 0.297)
  Source Clock:         pixel_clk rising at 0.000ns
  Destination Clock:    pixel_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: pixel_buffer/s0_Addr_14 to pixel_buffer/s0_WD_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.YQ      Tcko                  0.720   pixel_buffer/s0_Addr<15>
                                                       pixel_buffer/s0_Addr_14
    SLICE_X15Y27.G1      net (fanout=5)        1.630   pixel_buffer/s0_Addr<14>
    SLICE_X15Y27.COUT    Topcyg                1.039   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_lut<3>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
    SLICE_X15Y28.CIN     net (fanout=1)        0.000   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
    SLICE_X15Y28.XB      Tcinxb                0.320   xopAddr_17_OBUF
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<4>
    SLICE_X8Y29.G1       net (fanout=4)        1.327   pixel_buffer/r_cap_state_cmp_eq0000
    SLICE_X8Y29.Y        Tilo                  0.608   pixel_buffer/s0_WD<6>
                                                       pixel_buffer/s0_WD_mux0000<11>1
    SLICE_X3Y33.G2       net (fanout=16)       1.699   pixel_buffer/N11
    SLICE_X3Y33.CLK      Tgck                  0.633   pixel_buffer/s0_WD<23>
                                                       pixel_buffer/s0_WD_mux0000<22>1
                                                       pixel_buffer/s0_WD_22
    -------------------------------------------------  ---------------------------
    Total                                      7.976ns (3.320ns logic, 4.656ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Paths for end point pixel_buffer/s0_WD_5 (SLICE_X4Y23.F4), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     31.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pixel_buffer/s0_Addr_6 (FF)
  Destination:          pixel_buffer/s0_WD_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.212ns (Levels of Logic = 5)
  Clock Path Skew:      -0.001ns (0.436 - 0.437)
  Source Clock:         pixel_clk rising at 0.000ns
  Destination Clock:    pixel_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: pixel_buffer/s0_Addr_6 to pixel_buffer/s0_WD_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.YQ      Tcko                  0.720   pixel_buffer/s0_Addr<7>
                                                       pixel_buffer/s0_Addr_6
    SLICE_X15Y26.G4      net (fanout=5)        1.823   pixel_buffer/s0_Addr<6>
    SLICE_X15Y26.COUT    Topcyg                1.039   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<1>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_lut<1>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<1>
    SLICE_X15Y27.CIN     net (fanout=1)        0.000   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<1>
    SLICE_X15Y27.COUT    Tbyp                  0.128   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<2>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
    SLICE_X15Y28.CIN     net (fanout=1)        0.000   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
    SLICE_X15Y28.XB      Tcinxb                0.320   xopAddr_17_OBUF
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<4>
    SLICE_X9Y28.G4       net (fanout=4)        1.110   pixel_buffer/r_cap_state_cmp_eq0000
    SLICE_X9Y28.Y        Tilo                  0.551   pixel_buffer/s0_WD<7>
                                                       pixel_buffer/s0_WD_mux0000<0>21
    SLICE_X4Y23.F4       net (fanout=16)       1.831   pixel_buffer/N3
    SLICE_X4Y23.CLK      Tfck                  0.690   pixel_buffer/s0_WD<5>
                                                       pixel_buffer/s0_WD_mux0000<5>1
                                                       pixel_buffer/s0_WD_5
    -------------------------------------------------  ---------------------------
    Total                                      8.212ns (3.448ns logic, 4.764ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pixel_buffer/syncd_fetch_kick/ff2_0 (FF)
  Destination:          pixel_buffer/s0_WD_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.908ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         pixel_clk rising at 0.000ns
  Destination Clock:    pixel_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: pixel_buffer/syncd_fetch_kick/ff2_0 to pixel_buffer/s0_WD_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y24.YQ      Tcko                  0.720   pixel_buffer/syncd_fetch_kick/ff2<0>
                                                       pixel_buffer/syncd_fetch_kick/ff2_0
    SLICE_X16Y29.G1      net (fanout=6)        1.810   pixel_buffer/syncd_fetch_kick/ff2<0>
    SLICE_X16Y29.Y       Tilo                  0.608   pixel_buffer/s0_Addr<1>
                                                       pixel_buffer/s0_WE_mux000011
    SLICE_X9Y28.G3       net (fanout=21)       1.698   pixel_buffer/N4
    SLICE_X9Y28.Y        Tilo                  0.551   pixel_buffer/s0_WD<7>
                                                       pixel_buffer/s0_WD_mux0000<0>21
    SLICE_X4Y23.F4       net (fanout=16)       1.831   pixel_buffer/N3
    SLICE_X4Y23.CLK      Tfck                  0.690   pixel_buffer/s0_WD<5>
                                                       pixel_buffer/s0_WD_mux0000<5>1
                                                       pixel_buffer/s0_WD_5
    -------------------------------------------------  ---------------------------
    Total                                      7.908ns (2.569ns logic, 5.339ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pixel_buffer/s0_Addr_11 (FF)
  Destination:          pixel_buffer/s0_WD_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.897ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.436 - 0.437)
  Source Clock:         pixel_clk rising at 0.000ns
  Destination Clock:    pixel_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: pixel_buffer/s0_Addr_11 to pixel_buffer/s0_WD_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.XQ      Tcko                  0.720   pixel_buffer/s0_Addr<11>
                                                       pixel_buffer/s0_Addr_11
    SLICE_X15Y27.F1      net (fanout=5)        1.648   pixel_buffer/s0_Addr<11>
    SLICE_X15Y27.COUT    Topcyf                1.027   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_lut<2>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<2>
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
    SLICE_X15Y28.CIN     net (fanout=1)        0.000   pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<3>
    SLICE_X15Y28.XB      Tcinxb                0.320   xopAddr_17_OBUF
                                                       pixel_buffer/r_cap_state_cmp_eq0000_wg_cy<4>
    SLICE_X9Y28.G4       net (fanout=4)        1.110   pixel_buffer/r_cap_state_cmp_eq0000
    SLICE_X9Y28.Y        Tilo                  0.551   pixel_buffer/s0_WD<7>
                                                       pixel_buffer/s0_WD_mux0000<0>21
    SLICE_X4Y23.F4       net (fanout=16)       1.831   pixel_buffer/N3
    SLICE_X4Y23.CLK      Tfck                  0.690   pixel_buffer/s0_WD<5>
                                                       pixel_buffer/s0_WD_mux0000<5>1
                                                       pixel_buffer/s0_WD_5
    -------------------------------------------------  ---------------------------
    Total                                      7.897ns (3.308ns logic, 4.589ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xipCAM_PCLK = PERIOD TIMEGRP "xipCAM_PCLK" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point pixel_buffer/r_data_buffer_19 (SLICE_X4Y28.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.825ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pixel_buffer/r_data_buffer_27 (FF)
  Destination:          pixel_buffer/r_data_buffer_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.825ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         pixel_clk rising at 40.000ns
  Destination Clock:    pixel_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: pixel_buffer/r_data_buffer_27 to pixel_buffer/r_data_buffer_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y28.XQ       Tcko                  0.576   pixel_buffer/r_data_buffer<27>
                                                       pixel_buffer/r_data_buffer_27
    SLICE_X4Y28.BX       net (fanout=2)        0.532   pixel_buffer/r_data_buffer<27>
    SLICE_X4Y28.CLK      Tckdi       (-Th)     0.283   pixel_buffer/r_data_buffer<19>
                                                       pixel_buffer/r_data_buffer_19
    -------------------------------------------------  ---------------------------
    Total                                      0.825ns (0.293ns logic, 0.532ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Paths for end point pixel_buffer/vsync_trigger/r_stage2 (SLICE_X22Y33.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.827ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pixel_buffer/vsync_trigger/r_stage1 (FF)
  Destination:          pixel_buffer/vsync_trigger/r_stage2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.827ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         pixel_clk rising at 40.000ns
  Destination Clock:    pixel_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: pixel_buffer/vsync_trigger/r_stage1 to pixel_buffer/vsync_trigger/r_stage2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y33.YQ      Tcko                  0.576   pixel_buffer/vsync_trigger/r_stage2
                                                       pixel_buffer/vsync_trigger/r_stage1
    SLICE_X22Y33.BX      net (fanout=2)        0.534   pixel_buffer/vsync_trigger/r_stage1
    SLICE_X22Y33.CLK     Tckdi       (-Th)     0.283   pixel_buffer/vsync_trigger/r_stage2
                                                       pixel_buffer/vsync_trigger/r_stage2
    -------------------------------------------------  ---------------------------
    Total                                      0.827ns (0.293ns logic, 0.534ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Paths for end point pixel_buffer/r_data_buffer_23 (SLICE_X6Y28.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.855ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pixel_buffer/r_data_buffer_31 (FF)
  Destination:          pixel_buffer/r_data_buffer_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.855ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         pixel_clk rising at 40.000ns
  Destination Clock:    pixel_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: pixel_buffer/r_data_buffer_31 to pixel_buffer/r_data_buffer_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y29.XQ       Tcko                  0.576   pixel_buffer/r_data_buffer<31>
                                                       pixel_buffer/r_data_buffer_31
    SLICE_X6Y28.BX       net (fanout=2)        0.562   pixel_buffer/r_data_buffer<31>
    SLICE_X6Y28.CLK      Tckdi       (-Th)     0.283   pixel_buffer/r_data_buffer<23>
                                                       pixel_buffer/r_data_buffer_23
    -------------------------------------------------  ---------------------------
    Total                                      0.855ns (0.293ns logic, 0.562ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xipCAM_PCLK = PERIOD TIMEGRP "xipCAM_PCLK" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.274ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.863ns (Trpw)
  Physical resource: pixel_buffer/vsync_cnt<0>/SR
  Logical resource: pixel_buffer/vsync_cnt_0/SR
  Location pin: SLICE_X36Y22.SR
  Clock network: clk_reset/i_reset_p/reset2_reg
--------------------------------------------------------------------------------
Slack: 38.274ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.863ns (Trpw)
  Physical resource: pixel_buffer/vsync_cnt<0>/SR
  Logical resource: pixel_buffer/vsync_cnt_0/SR
  Location pin: SLICE_X36Y22.SR
  Clock network: clk_reset/i_reset_p/reset2_reg
--------------------------------------------------------------------------------
Slack: 38.274ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.863ns (Trpw)
  Physical resource: pixel_buffer/vsync_cnt<0>/SR
  Logical resource: pixel_buffer/vsync_cnt_1/SR
  Location pin: SLICE_X36Y22.SR
  Clock network: clk_reset/i_reset_p/reset2_reg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "CAM_INPUTS" OFFSET = IN 30 ns BEFORE COMP 
"xipCAM_PCLK" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   2.253ns.
--------------------------------------------------------------------------------

Paths for end point pixel_buffer/r_VSYNC (SLICE_X31Y33.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     27.747ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               xipCAM_VSYNC (PAD)
  Destination:          pixel_buffer/r_VSYNC (FF)
  Destination Clock:    pixel_clk rising at 0.000ns
  Requirement:          30.000ns
  Data Path Delay:      4.665ns (Levels of Logic = 1)
  Clock Path Delay:     2.412ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: xipCAM_VSYNC to pixel_buffer/r_VSYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A13.I                Tiopi                 1.938   xipCAM_VSYNC
                                                       xipCAM_VSYNC
                                                       xipCAM_VSYNC_IBUF
    SLICE_X31Y33.BY      net (fanout=1)        2.466   xipCAM_VSYNC_IBUF
    SLICE_X31Y33.CLK     Tdick                 0.261   pixel_buffer/r_VSYNC
                                                       pixel_buffer/r_VSYNC
    -------------------------------------------------  ---------------------------
    Total                                      4.665ns (2.199ns logic, 2.466ns route)
                                                       (47.1% logic, 52.9% route)

  Minimum Clock Path: xipCAM_PCLK to pixel_buffer/r_VSYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D9.I                 Tiopi                 1.550   xipCAM_PCLK
                                                       xipCAM_PCLK
                                                       clk_reset/p_bufi
    BUFGMUX4.I0          net (fanout=1)        0.001   clk_reset/pclk_pre
    BUFGMUX4.O           Tgi0o                 0.001   clk_reset/p_buf
                                                       clk_reset/p_buf.GCLKMUX
                                                       clk_reset/p_buf
    SLICE_X31Y33.CLK     net (fanout=86)       0.860   pixel_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.412ns (1.551ns logic, 0.861ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Paths for end point pixel_buffer/r_DATA_pre_4 (SLICE_X16Y41.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.441ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               xipCAM_D<4> (PAD)
  Destination:          pixel_buffer/r_DATA_pre_4 (FF)
  Destination Clock:    pixel_clk rising at 0.000ns
  Requirement:          30.000ns
  Data Path Delay:      3.970ns (Levels of Logic = 1)
  Clock Path Delay:     2.411ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: xipCAM_D<4> to pixel_buffer/r_DATA_pre_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D10.I                Tiopi                 1.938   xipCAM_D<4>
                                                       xipCAM_D<4>
                                                       xipCAM_D_4_IBUF
    SLICE_X16Y41.BY      net (fanout=1)        1.771   xipCAM_D_4_IBUF
    SLICE_X16Y41.CLK     Tdick                 0.261   pixel_buffer/r_DATA_pre<5>
                                                       pixel_buffer/r_DATA_pre_4
    -------------------------------------------------  ---------------------------
    Total                                      3.970ns (2.199ns logic, 1.771ns route)
                                                       (55.4% logic, 44.6% route)

  Minimum Clock Path: xipCAM_PCLK to pixel_buffer/r_DATA_pre_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D9.I                 Tiopi                 1.550   xipCAM_PCLK
                                                       xipCAM_PCLK
                                                       clk_reset/p_bufi
    BUFGMUX4.I0          net (fanout=1)        0.001   clk_reset/pclk_pre
    BUFGMUX4.O           Tgi0o                 0.001   clk_reset/p_buf
                                                       clk_reset/p_buf.GCLKMUX
                                                       clk_reset/p_buf
    SLICE_X16Y41.CLK     net (fanout=86)       0.859   pixel_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.411ns (1.551ns logic, 0.860ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Paths for end point pixel_buffer/r_DATA_pre_0 (SLICE_X11Y41.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.685ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               xipCAM_D<0> (PAD)
  Destination:          pixel_buffer/r_DATA_pre_0 (FF)
  Destination Clock:    pixel_clk rising at 0.000ns
  Requirement:          30.000ns
  Data Path Delay:      3.726ns (Levels of Logic = 1)
  Clock Path Delay:     2.411ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: xipCAM_D<0> to pixel_buffer/r_DATA_pre_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A7.I                 Tiopi                 1.938   xipCAM_D<0>
                                                       xipCAM_D<0>
                                                       xipCAM_D_0_IBUF
    SLICE_X11Y41.BY      net (fanout=1)        1.527   xipCAM_D_0_IBUF
    SLICE_X11Y41.CLK     Tdick                 0.261   pixel_buffer/r_DATA_pre<1>
                                                       pixel_buffer/r_DATA_pre_0
    -------------------------------------------------  ---------------------------
    Total                                      3.726ns (2.199ns logic, 1.527ns route)
                                                       (59.0% logic, 41.0% route)

  Minimum Clock Path: xipCAM_PCLK to pixel_buffer/r_DATA_pre_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D9.I                 Tiopi                 1.550   xipCAM_PCLK
                                                       xipCAM_PCLK
                                                       clk_reset/p_bufi
    BUFGMUX4.I0          net (fanout=1)        0.001   clk_reset/pclk_pre
    BUFGMUX4.O           Tgi0o                 0.001   clk_reset/p_buf
                                                       clk_reset/p_buf.GCLKMUX
                                                       clk_reset/p_buf
    SLICE_X11Y41.CLK     net (fanout=86)       0.859   pixel_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.411ns (1.551ns logic, 0.860ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "CAM_INPUTS" OFFSET = IN 30 ns BEFORE COMP "xipCAM_PCLK" "RISING";
--------------------------------------------------------------------------------

Paths for end point pixel_buffer/r_DATA_pre_1 (SLICE_X11Y41.BX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -0.916ns (data path - clock path + uncertainty)
  Source:               xipCAM_D<1> (PAD)
  Destination:          pixel_buffer/r_DATA_pre_1 (FF)
  Destination Clock:    pixel_clk rising at 0.000ns
  Data Path Delay:      2.034ns (Levels of Logic = 1)
  Clock Path Delay:     2.950ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: xipCAM_D<1> to pixel_buffer/r_DATA_pre_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B6.I                 Tiopi                 1.550   xipCAM_D<1>
                                                       xipCAM_D<1>
                                                       xipCAM_D_1_IBUF
    SLICE_X11Y41.BX      net (fanout=1)        0.767   xipCAM_D_1_IBUF
    SLICE_X11Y41.CLK     Tckdi       (-Th)     0.283   pixel_buffer/r_DATA_pre<1>
                                                       pixel_buffer/r_DATA_pre_1
    -------------------------------------------------  ---------------------------
    Total                                      2.034ns (1.267ns logic, 0.767ns route)
                                                       (62.3% logic, 37.7% route)

  Maximum Clock Path: xipCAM_PCLK to pixel_buffer/r_DATA_pre_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D9.I                 Tiopi                 1.938   xipCAM_PCLK
                                                       xipCAM_PCLK
                                                       clk_reset/p_bufi
    BUFGMUX4.I0          net (fanout=1)        0.001   clk_reset/pclk_pre
    BUFGMUX4.O           Tgi0o                 0.001   clk_reset/p_buf
                                                       clk_reset/p_buf.GCLKMUX
                                                       clk_reset/p_buf
    SLICE_X11Y41.CLK     net (fanout=86)       1.010   pixel_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.950ns (1.939ns logic, 1.011ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------

Paths for end point pixel_buffer/r_DATA_pre_5 (SLICE_X16Y41.BX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -0.913ns (data path - clock path + uncertainty)
  Source:               xipCAM_D<5> (PAD)
  Destination:          pixel_buffer/r_DATA_pre_5 (FF)
  Destination Clock:    pixel_clk rising at 0.000ns
  Data Path Delay:      2.037ns (Levels of Logic = 1)
  Clock Path Delay:     2.950ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: xipCAM_D<5> to pixel_buffer/r_DATA_pre_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D8.I                 Tiopi                 1.550   xipCAM_D<5>
                                                       xipCAM_D<5>
                                                       xipCAM_D_5_IBUF
    SLICE_X16Y41.BX      net (fanout=1)        0.770   xipCAM_D_5_IBUF
    SLICE_X16Y41.CLK     Tckdi       (-Th)     0.283   pixel_buffer/r_DATA_pre<5>
                                                       pixel_buffer/r_DATA_pre_5
    -------------------------------------------------  ---------------------------
    Total                                      2.037ns (1.267ns logic, 0.770ns route)
                                                       (62.2% logic, 37.8% route)

  Maximum Clock Path: xipCAM_PCLK to pixel_buffer/r_DATA_pre_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D9.I                 Tiopi                 1.938   xipCAM_PCLK
                                                       xipCAM_PCLK
                                                       clk_reset/p_bufi
    BUFGMUX4.I0          net (fanout=1)        0.001   clk_reset/pclk_pre
    BUFGMUX4.O           Tgi0o                 0.001   clk_reset/p_buf
                                                       clk_reset/p_buf.GCLKMUX
                                                       clk_reset/p_buf
    SLICE_X16Y41.CLK     net (fanout=86)       1.010   pixel_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.950ns (1.939ns logic, 1.011ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------

Paths for end point pixel_buffer/r_DATA_pre_7 (SLICE_X10Y40.BX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -0.635ns (data path - clock path + uncertainty)
  Source:               xipCAM_D<7> (PAD)
  Destination:          pixel_buffer/r_DATA_pre_7 (FF)
  Destination Clock:    pixel_clk rising at 0.000ns
  Data Path Delay:      2.315ns (Levels of Logic = 1)
  Clock Path Delay:     2.950ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: xipCAM_D<7> to pixel_buffer/r_DATA_pre_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E7.I                 Tiopi                 1.550   xipCAM_D<7>
                                                       xipCAM_D<7>
                                                       xipCAM_D_7_IBUF
    SLICE_X10Y40.BX      net (fanout=1)        1.048   xipCAM_D_7_IBUF
    SLICE_X10Y40.CLK     Tckdi       (-Th)     0.283   pixel_buffer/r_DATA_pre<7>
                                                       pixel_buffer/r_DATA_pre_7
    -------------------------------------------------  ---------------------------
    Total                                      2.315ns (1.267ns logic, 1.048ns route)
                                                       (54.7% logic, 45.3% route)

  Maximum Clock Path: xipCAM_PCLK to pixel_buffer/r_DATA_pre_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D9.I                 Tiopi                 1.938   xipCAM_PCLK
                                                       xipCAM_PCLK
                                                       clk_reset/p_bufi
    BUFGMUX4.I0          net (fanout=1)        0.001   clk_reset/pclk_pre
    BUFGMUX4.O           Tgi0o                 0.001   clk_reset/p_buf
                                                       clk_reset/p_buf.GCLKMUX
                                                       clk_reset/p_buf
    SLICE_X10Y40.CLK     net (fanout=86)       1.010   pixel_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.950ns (1.939ns logic, 1.011ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock xipCAM_PCLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
xipCAM_D<0> |    1.315(R)|    0.415(R)|pixel_clk         |   0.000|
xipCAM_D<1> |    0.688(R)|    0.916(R)|pixel_clk         |   0.000|
xipCAM_D<2> |    1.268(R)|    0.453(R)|pixel_clk         |   0.000|
xipCAM_D<3> |    1.162(R)|    0.537(R)|pixel_clk         |   0.000|
xipCAM_D<4> |    1.559(R)|    0.220(R)|pixel_clk         |   0.000|
xipCAM_D<5> |    0.692(R)|    0.913(R)|pixel_clk         |   0.000|
xipCAM_D<6> |    1.213(R)|    0.497(R)|pixel_clk         |   0.000|
xipCAM_D<7> |    1.040(R)|    0.635(R)|pixel_clk         |   0.000|
xipCAM_HREF |    1.112(R)|    0.578(R)|pixel_clk         |   0.000|
xipCAM_VSYNC|    2.253(R)|   -0.334(R)|pixel_clk         |   0.000|
------------+------------+------------+------------------+--------+

Clock to Setup on destination clock xipCAM_PCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xipCAM_PCLK    |    8.713|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xipMCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xipMCLK        |    3.740|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7303 paths, 0 nets, and 2262 connections

Design statistics:
   Minimum period:  10.791ns{1}   (Maximum frequency:  92.670MHz)
   Minimum input required time before clock:   2.253ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed THU 21 MAR 0:34:2 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 161 MB



