Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Nov 16 18:22:36 2022
| Host         : DESKTOP-GRML running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Receptor_timing_summary_routed.rpt -pb Receptor_timing_summary_routed.pb -rpx Receptor_timing_summary_routed.rpx -warn_on_violation
| Design       : Receptor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.408        0.000                      0                   43        0.217        0.000                      0                   43        4.500        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.408        0.000                      0                   43        0.217        0.000                      0                   43        4.500        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.408ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.408ns  (required time - arrival time)
  Source:                 FSM_sequential_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contadorDatos_actual_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 1.061ns (29.757%)  route 2.505ns (70.243%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.609     5.130    clk_IBUF_BUFG
    SLICE_X63Y77         FDRE                                         r  FSM_sequential_estado_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.456     5.586 f  FSM_sequential_estado_actual_reg[0]/Q
                         net (fo=13, routed)          0.881     6.467    estado_actual[0]
    SLICE_X63Y78         LUT4 (Prop_lut4_I0_O)        0.154     6.621 f  FSM_sequential_estado_actual[1]_i_5/O
                         net (fo=2, routed)           0.825     7.446    FSM_sequential_estado_actual[1]_i_5_n_0
    SLICE_X63Y77         LUT6 (Prop_lut6_I0_O)        0.327     7.773 r  contadorDatos_actual[2]_i_2/O
                         net (fo=3, routed)           0.799     8.571    contadorDatos_siguiente
    SLICE_X63Y78         LUT4 (Prop_lut4_I1_O)        0.124     8.695 r  contadorDatos_actual[0]_i_1/O
                         net (fo=1, routed)           0.000     8.695    contadorDatos_actual[0]_i_1_n_0
    SLICE_X63Y78         FDRE                                         r  contadorDatos_actual_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.497    14.838    clk_IBUF_BUFG
    SLICE_X63Y78         FDRE                                         r  contadorDatos_actual_reg[0]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X63Y78         FDRE (Setup_fdre_C_D)        0.029    15.104    contadorDatos_actual_reg[0]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                  6.408    

Slack (MET) :             6.412ns  (required time - arrival time)
  Source:                 FSM_sequential_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contadorDatos_actual_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.564ns  (logic 1.061ns (29.773%)  route 2.503ns (70.227%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.609     5.130    clk_IBUF_BUFG
    SLICE_X63Y77         FDRE                                         r  FSM_sequential_estado_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.456     5.586 f  FSM_sequential_estado_actual_reg[0]/Q
                         net (fo=13, routed)          0.881     6.467    estado_actual[0]
    SLICE_X63Y78         LUT4 (Prop_lut4_I0_O)        0.154     6.621 f  FSM_sequential_estado_actual[1]_i_5/O
                         net (fo=2, routed)           0.825     7.446    FSM_sequential_estado_actual[1]_i_5_n_0
    SLICE_X63Y77         LUT6 (Prop_lut6_I0_O)        0.327     7.773 r  contadorDatos_actual[2]_i_2/O
                         net (fo=3, routed)           0.797     8.569    contadorDatos_siguiente
    SLICE_X63Y78         LUT6 (Prop_lut6_I1_O)        0.124     8.693 r  contadorDatos_actual[2]_i_1/O
                         net (fo=1, routed)           0.000     8.693    contadorDatos_actual[2]_i_1_n_0
    SLICE_X63Y78         FDRE                                         r  contadorDatos_actual_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.497    14.838    clk_IBUF_BUFG
    SLICE_X63Y78         FDRE                                         r  contadorDatos_actual_reg[2]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X63Y78         FDRE (Setup_fdre_C_D)        0.031    15.106    contadorDatos_actual_reg[2]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                                  6.412    

Slack (MET) :             6.428ns  (required time - arrival time)
  Source:                 FSM_sequential_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contadorDatos_actual_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 1.087ns (30.265%)  route 2.505ns (69.735%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.609     5.130    clk_IBUF_BUFG
    SLICE_X63Y77         FDRE                                         r  FSM_sequential_estado_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.456     5.586 f  FSM_sequential_estado_actual_reg[0]/Q
                         net (fo=13, routed)          0.881     6.467    estado_actual[0]
    SLICE_X63Y78         LUT4 (Prop_lut4_I0_O)        0.154     6.621 f  FSM_sequential_estado_actual[1]_i_5/O
                         net (fo=2, routed)           0.825     7.446    FSM_sequential_estado_actual[1]_i_5_n_0
    SLICE_X63Y77         LUT6 (Prop_lut6_I0_O)        0.327     7.773 r  contadorDatos_actual[2]_i_2/O
                         net (fo=3, routed)           0.799     8.571    contadorDatos_siguiente
    SLICE_X63Y78         LUT5 (Prop_lut5_I1_O)        0.150     8.721 r  contadorDatos_actual[1]_i_1/O
                         net (fo=1, routed)           0.000     8.721    contadorDatos_actual[1]_i_1_n_0
    SLICE_X63Y78         FDRE                                         r  contadorDatos_actual_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.497    14.838    clk_IBUF_BUFG
    SLICE_X63Y78         FDRE                                         r  contadorDatos_actual_reg[1]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X63Y78         FDRE (Setup_fdre_C_D)        0.075    15.150    contadorDatos_actual_reg[1]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -8.721    
  -------------------------------------------------------------------
                         slack                                  6.428    

Slack (MET) :             6.658ns  (required time - arrival time)
  Source:                 contadorTicks_actual_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contadorTicks_actual_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 0.704ns (22.701%)  route 2.397ns (77.299%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.609     5.130    clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  contadorTicks_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.456     5.586 f  contadorTicks_actual_reg[0]/Q
                         net (fo=6, routed)           1.190     6.776    contadorTicks_actual[0]
    SLICE_X62Y77         LUT3 (Prop_lut3_I1_O)        0.124     6.900 r  contadorTicks_actual[3]_i_3/O
                         net (fo=3, routed)           0.816     7.716    contadorTicks_actual[3]_i_3_n_0
    SLICE_X62Y77         LUT5 (Prop_lut5_I3_O)        0.124     7.840 r  contadorTicks_actual[3]_i_1/O
                         net (fo=4, routed)           0.391     8.231    contadorTicks_siguiente
    SLICE_X62Y77         FDRE                                         r  contadorTicks_actual_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.495    14.836    clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  contadorTicks_actual_reg[0]/C
                         clock pessimism              0.294    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X62Y77         FDRE (Setup_fdre_C_CE)      -0.205    14.890    contadorTicks_actual_reg[0]
  -------------------------------------------------------------------
                         required time                         14.890    
                         arrival time                          -8.231    
  -------------------------------------------------------------------
                         slack                                  6.658    

Slack (MET) :             6.658ns  (required time - arrival time)
  Source:                 contadorTicks_actual_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contadorTicks_actual_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 0.704ns (22.701%)  route 2.397ns (77.299%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.609     5.130    clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  contadorTicks_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.456     5.586 f  contadorTicks_actual_reg[0]/Q
                         net (fo=6, routed)           1.190     6.776    contadorTicks_actual[0]
    SLICE_X62Y77         LUT3 (Prop_lut3_I1_O)        0.124     6.900 r  contadorTicks_actual[3]_i_3/O
                         net (fo=3, routed)           0.816     7.716    contadorTicks_actual[3]_i_3_n_0
    SLICE_X62Y77         LUT5 (Prop_lut5_I3_O)        0.124     7.840 r  contadorTicks_actual[3]_i_1/O
                         net (fo=4, routed)           0.391     8.231    contadorTicks_siguiente
    SLICE_X62Y77         FDRE                                         r  contadorTicks_actual_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.495    14.836    clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  contadorTicks_actual_reg[3]/C
                         clock pessimism              0.294    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X62Y77         FDRE (Setup_fdre_C_CE)      -0.205    14.890    contadorTicks_actual_reg[3]
  -------------------------------------------------------------------
                         required time                         14.890    
                         arrival time                          -8.231    
  -------------------------------------------------------------------
                         slack                                  6.658    

Slack (MET) :             6.688ns  (required time - arrival time)
  Source:                 contadorTicks_actual_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contadorTicks_actual_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.052ns  (logic 0.704ns (23.068%)  route 2.348ns (76.932%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.609     5.130    clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  contadorTicks_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.456     5.586 f  contadorTicks_actual_reg[0]/Q
                         net (fo=6, routed)           1.190     6.776    contadorTicks_actual[0]
    SLICE_X62Y77         LUT3 (Prop_lut3_I1_O)        0.124     6.900 r  contadorTicks_actual[3]_i_3/O
                         net (fo=3, routed)           0.816     7.716    contadorTicks_actual[3]_i_3_n_0
    SLICE_X62Y77         LUT5 (Prop_lut5_I3_O)        0.124     7.840 r  contadorTicks_actual[3]_i_1/O
                         net (fo=4, routed)           0.342     8.182    contadorTicks_siguiente
    SLICE_X62Y78         FDRE                                         r  contadorTicks_actual_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.497    14.838    clk_IBUF_BUFG
    SLICE_X62Y78         FDRE                                         r  contadorTicks_actual_reg[1]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X62Y78         FDRE (Setup_fdre_C_CE)      -0.205    14.870    contadorTicks_actual_reg[1]
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                          -8.182    
  -------------------------------------------------------------------
                         slack                                  6.688    

Slack (MET) :             6.688ns  (required time - arrival time)
  Source:                 contadorTicks_actual_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contadorTicks_actual_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.052ns  (logic 0.704ns (23.068%)  route 2.348ns (76.932%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.609     5.130    clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  contadorTicks_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.456     5.586 f  contadorTicks_actual_reg[0]/Q
                         net (fo=6, routed)           1.190     6.776    contadorTicks_actual[0]
    SLICE_X62Y77         LUT3 (Prop_lut3_I1_O)        0.124     6.900 r  contadorTicks_actual[3]_i_3/O
                         net (fo=3, routed)           0.816     7.716    contadorTicks_actual[3]_i_3_n_0
    SLICE_X62Y77         LUT5 (Prop_lut5_I3_O)        0.124     7.840 r  contadorTicks_actual[3]_i_1/O
                         net (fo=4, routed)           0.342     8.182    contadorTicks_siguiente
    SLICE_X62Y78         FDRE                                         r  contadorTicks_actual_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.497    14.838    clk_IBUF_BUFG
    SLICE_X62Y78         FDRE                                         r  contadorTicks_actual_reg[2]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X62Y78         FDRE (Setup_fdre_C_CE)      -0.205    14.870    contadorTicks_actual_reg[2]
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                          -8.182    
  -------------------------------------------------------------------
                         slack                                  6.688    

Slack (MET) :             6.762ns  (required time - arrival time)
  Source:                 FSM_sequential_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_estado_actual_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 1.061ns (32.836%)  route 2.170ns (67.164%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.609     5.130    clk_IBUF_BUFG
    SLICE_X63Y77         FDRE                                         r  FSM_sequential_estado_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  FSM_sequential_estado_actual_reg[0]/Q
                         net (fo=13, routed)          0.881     6.467    estado_actual[0]
    SLICE_X63Y78         LUT4 (Prop_lut4_I0_O)        0.154     6.621 r  FSM_sequential_estado_actual[1]_i_5/O
                         net (fo=2, routed)           0.820     7.441    FSM_sequential_estado_actual[1]_i_5_n_0
    SLICE_X63Y77         LUT6 (Prop_lut6_I4_O)        0.327     7.768 r  FSM_sequential_estado_actual[1]_i_2/O
                         net (fo=2, routed)           0.469     8.237    FSM_sequential_estado_actual[1]_i_2_n_0
    SLICE_X63Y77         LUT3 (Prop_lut3_I1_O)        0.124     8.361 r  FSM_sequential_estado_actual[0]_i_1/O
                         net (fo=1, routed)           0.000     8.361    FSM_sequential_estado_actual[0]_i_1_n_0
    SLICE_X63Y77         FDRE                                         r  FSM_sequential_estado_actual_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.495    14.836    clk_IBUF_BUFG
    SLICE_X63Y77         FDRE                                         r  FSM_sequential_estado_actual_reg[0]/C
                         clock pessimism              0.294    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X63Y77         FDRE (Setup_fdre_C_D)        0.029    15.124    FSM_sequential_estado_actual_reg[0]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -8.361    
  -------------------------------------------------------------------
                         slack                                  6.762    

Slack (MET) :             6.814ns  (required time - arrival time)
  Source:                 FSM_sequential_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_estado_actual_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 1.055ns (32.711%)  route 2.170ns (67.289%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.609     5.130    clk_IBUF_BUFG
    SLICE_X63Y77         FDRE                                         r  FSM_sequential_estado_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  FSM_sequential_estado_actual_reg[0]/Q
                         net (fo=13, routed)          0.881     6.467    estado_actual[0]
    SLICE_X63Y78         LUT4 (Prop_lut4_I0_O)        0.154     6.621 r  FSM_sequential_estado_actual[1]_i_5/O
                         net (fo=2, routed)           0.820     7.441    FSM_sequential_estado_actual[1]_i_5_n_0
    SLICE_X63Y77         LUT6 (Prop_lut6_I4_O)        0.327     7.768 r  FSM_sequential_estado_actual[1]_i_2/O
                         net (fo=2, routed)           0.469     8.237    FSM_sequential_estado_actual[1]_i_2_n_0
    SLICE_X63Y77         LUT4 (Prop_lut4_I1_O)        0.118     8.355 r  FSM_sequential_estado_actual[1]_i_1/O
                         net (fo=1, routed)           0.000     8.355    FSM_sequential_estado_actual[1]_i_1_n_0
    SLICE_X63Y77         FDRE                                         r  FSM_sequential_estado_actual_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.495    14.836    clk_IBUF_BUFG
    SLICE_X63Y77         FDRE                                         r  FSM_sequential_estado_actual_reg[1]/C
                         clock pessimism              0.294    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X63Y77         FDRE (Setup_fdre_C_D)        0.075    15.170    FSM_sequential_estado_actual_reg[1]
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                  6.814    

Slack (MET) :             7.130ns  (required time - arrival time)
  Source:                 FSM_sequential_estado_actual_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            registroDatos_actual_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.563ns  (logic 0.744ns (29.024%)  route 1.819ns (70.976%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.609     5.130    clk_IBUF_BUFG
    SLICE_X63Y77         FDRE                                         r  FSM_sequential_estado_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.419     5.549 r  FSM_sequential_estado_actual_reg[1]/Q
                         net (fo=22, routed)          0.964     6.513    estado_actual[1]
    SLICE_X64Y80         LUT2 (Prop_lut2_I0_O)        0.325     6.838 r  registroDatos_actual[7]_i_2/O
                         net (fo=2, routed)           0.856     7.693    registroDatos_actual[7]_i_2_n_0
    SLICE_X64Y80         FDRE                                         r  registroDatos_actual_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.498    14.839    clk_IBUF_BUFG
    SLICE_X64Y80         FDRE                                         r  registroDatos_actual_reg[7]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X64Y80         FDRE (Setup_fdre_C_D)       -0.252    14.824    registroDatos_actual_reg[7]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                          -7.693    
  -------------------------------------------------------------------
                         slack                                  7.130    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 contadorDatos_actual_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contadorDatos_actual_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X63Y78         FDRE                                         r  contadorDatos_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.128     1.594 r  contadorDatos_actual_reg[1]/Q
                         net (fo=3, routed)           0.082     1.676    contadorDatos_actual[1]
    SLICE_X63Y78         LUT6 (Prop_lut6_I3_O)        0.099     1.775 r  contadorDatos_actual[2]_i_1/O
                         net (fo=1, routed)           0.000     1.775    contadorDatos_actual[2]_i_1_n_0
    SLICE_X63Y78         FDRE                                         r  contadorDatos_actual_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.851     1.979    clk_IBUF_BUFG
    SLICE_X63Y78         FDRE                                         r  contadorDatos_actual_reg[2]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X63Y78         FDRE (Hold_fdre_C_D)         0.092     1.558    contadorDatos_actual_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 FSM_sequential_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contadorTicks_actual_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.189ns (55.229%)  route 0.153ns (44.771%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X63Y77         FDRE                                         r  FSM_sequential_estado_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  FSM_sequential_estado_actual_reg[0]/Q
                         net (fo=13, routed)          0.153     1.760    estado_actual[0]
    SLICE_X62Y77         LUT3 (Prop_lut3_I1_O)        0.048     1.808 r  contadorTicks_actual[0]_i_1/O
                         net (fo=1, routed)           0.000     1.808    contadorTicks_actual[0]_i_1_n_0
    SLICE_X62Y77         FDRE                                         r  contadorTicks_actual_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.850     1.978    clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  contadorTicks_actual_reg[0]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X62Y77         FDRE (Hold_fdre_C_D)         0.105     1.584    contadorTicks_actual_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 FSM_sequential_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contadorTicks_actual_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.672%)  route 0.154ns (45.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X63Y77         FDRE                                         r  FSM_sequential_estado_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  FSM_sequential_estado_actual_reg[0]/Q
                         net (fo=13, routed)          0.154     1.761    estado_actual[0]
    SLICE_X62Y77         LUT6 (Prop_lut6_I0_O)        0.045     1.806 r  contadorTicks_actual[3]_i_2/O
                         net (fo=1, routed)           0.000     1.806    contadorTicks_actual[3]_i_2_n_0
    SLICE_X62Y77         FDRE                                         r  contadorTicks_actual_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.850     1.978    clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  contadorTicks_actual_reg[3]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X62Y77         FDRE (Hold_fdre_C_D)         0.092     1.571    contadorTicks_actual_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 contadorDatos_actual_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contadorDatos_actual_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X63Y78         FDRE                                         r  contadorDatos_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  contadorDatos_actual_reg[0]/Q
                         net (fo=4, routed)           0.179     1.787    contadorDatos_actual[0]
    SLICE_X63Y78         LUT5 (Prop_lut5_I2_O)        0.042     1.829 r  contadorDatos_actual[1]_i_1/O
                         net (fo=1, routed)           0.000     1.829    contadorDatos_actual[1]_i_1_n_0
    SLICE_X63Y78         FDRE                                         r  contadorDatos_actual_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.851     1.979    clk_IBUF_BUFG
    SLICE_X63Y78         FDRE                                         r  contadorDatos_actual_reg[1]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X63Y78         FDRE (Hold_fdre_C_D)         0.107     1.573    contadorDatos_actual_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 contadorDatos_actual_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contadorDatos_actual_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X63Y78         FDRE                                         r  contadorDatos_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  contadorDatos_actual_reg[0]/Q
                         net (fo=4, routed)           0.179     1.787    contadorDatos_actual[0]
    SLICE_X63Y78         LUT4 (Prop_lut4_I0_O)        0.045     1.832 r  contadorDatos_actual[0]_i_1/O
                         net (fo=1, routed)           0.000     1.832    contadorDatos_actual[0]_i_1_n_0
    SLICE_X63Y78         FDRE                                         r  contadorDatos_actual_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.851     1.979    clk_IBUF_BUFG
    SLICE_X63Y78         FDRE                                         r  contadorDatos_actual_reg[0]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X63Y78         FDRE (Hold_fdre_C_D)         0.091     1.557    contadorDatos_actual_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 FSM_sequential_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_estado_actual_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.183ns (46.277%)  route 0.212ns (53.723%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X63Y77         FDRE                                         r  FSM_sequential_estado_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  FSM_sequential_estado_actual_reg[0]/Q
                         net (fo=13, routed)          0.212     1.820    estado_actual[0]
    SLICE_X63Y77         LUT4 (Prop_lut4_I2_O)        0.042     1.862 r  FSM_sequential_estado_actual[1]_i_1/O
                         net (fo=1, routed)           0.000     1.862    FSM_sequential_estado_actual[1]_i_1_n_0
    SLICE_X63Y77         FDRE                                         r  FSM_sequential_estado_actual_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.850     1.978    clk_IBUF_BUFG
    SLICE_X63Y77         FDRE                                         r  FSM_sequential_estado_actual_reg[1]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y77         FDRE (Hold_fdre_C_D)         0.107     1.573    FSM_sequential_estado_actual_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 registroDatos_actual_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            registroDatos_actual_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.209ns (48.812%)  route 0.219ns (51.188%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.584     1.467    clk_IBUF_BUFG
    SLICE_X64Y79         FDRE                                         r  registroDatos_actual_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  registroDatos_actual_reg[3]/Q
                         net (fo=1, routed)           0.219     1.850    salida_receptor_OBUF[3]
    SLICE_X64Y79         LUT2 (Prop_lut2_I1_O)        0.045     1.895 r  registroDatos_actual[2]_i_1/O
                         net (fo=2, routed)           0.000     1.895    registroDatos_actual[2]_i_1_n_0
    SLICE_X64Y79         FDRE                                         r  registroDatos_actual_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.852     1.980    clk_IBUF_BUFG
    SLICE_X64Y79         FDRE                                         r  registroDatos_actual_reg[2]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X64Y79         FDRE (Hold_fdre_C_D)         0.121     1.588    registroDatos_actual_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 FSM_sequential_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_estado_actual_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.681%)  route 0.212ns (53.319%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X63Y77         FDRE                                         r  FSM_sequential_estado_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  FSM_sequential_estado_actual_reg[0]/Q
                         net (fo=13, routed)          0.212     1.820    estado_actual[0]
    SLICE_X63Y77         LUT3 (Prop_lut3_I0_O)        0.045     1.865 r  FSM_sequential_estado_actual[0]_i_1/O
                         net (fo=1, routed)           0.000     1.865    FSM_sequential_estado_actual[0]_i_1_n_0
    SLICE_X63Y77         FDRE                                         r  FSM_sequential_estado_actual_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.850     1.978    clk_IBUF_BUFG
    SLICE_X63Y77         FDRE                                         r  FSM_sequential_estado_actual_reg[0]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y77         FDRE (Hold_fdre_C_D)         0.091     1.557    FSM_sequential_estado_actual_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 registroDatos_actual_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            registroDatos_actual_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.368%)  route 0.223ns (51.632%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X64Y80         FDRE                                         r  registroDatos_actual_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  registroDatos_actual_reg[5]/Q
                         net (fo=1, routed)           0.223     1.855    salida_receptor_OBUF[5]
    SLICE_X64Y80         LUT2 (Prop_lut2_I1_O)        0.045     1.900 r  registroDatos_actual[4]_i_1/O
                         net (fo=2, routed)           0.000     1.900    registroDatos_actual[4]_i_1_n_0
    SLICE_X64Y80         FDRE                                         r  registroDatos_actual_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.853     1.981    clk_IBUF_BUFG
    SLICE_X64Y80         FDRE                                         r  registroDatos_actual_reg[4]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y80         FDRE (Hold_fdre_C_D)         0.120     1.588    registroDatos_actual_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 registroDatos_actual_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            registroDatos_actual_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.368%)  route 0.223ns (51.632%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.584     1.467    clk_IBUF_BUFG
    SLICE_X64Y79         FDRE                                         r  registroDatos_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  registroDatos_actual_reg[2]/Q
                         net (fo=1, routed)           0.223     1.854    salida_receptor_OBUF[2]
    SLICE_X64Y79         LUT2 (Prop_lut2_I1_O)        0.045     1.899 r  registroDatos_actual[1]_i_1/O
                         net (fo=2, routed)           0.000     1.899    registroDatos_actual[1]_i_1_n_0
    SLICE_X64Y79         FDRE                                         r  registroDatos_actual_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.852     1.980    clk_IBUF_BUFG
    SLICE_X64Y79         FDRE                                         r  registroDatos_actual_reg[1]_lopt_replica/C
                         clock pessimism             -0.513     1.467    
    SLICE_X64Y79         FDRE (Hold_fdre_C_D)         0.120     1.587    registroDatos_actual_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.312    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y77   FSM_sequential_estado_actual_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y77   FSM_sequential_estado_actual_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y78   contadorDatos_actual_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y78   contadorDatos_actual_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y78   contadorDatos_actual_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y77   contadorTicks_actual_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y78   contadorTicks_actual_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y78   contadorTicks_actual_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y77   contadorTicks_actual_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y77   FSM_sequential_estado_actual_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y77   FSM_sequential_estado_actual_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y77   FSM_sequential_estado_actual_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y77   FSM_sequential_estado_actual_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y78   contadorDatos_actual_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y78   contadorDatos_actual_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y78   contadorDatos_actual_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y78   contadorDatos_actual_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y78   contadorDatos_actual_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y78   contadorDatos_actual_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y77   FSM_sequential_estado_actual_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y77   FSM_sequential_estado_actual_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y77   FSM_sequential_estado_actual_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y77   FSM_sequential_estado_actual_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y78   contadorDatos_actual_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y78   contadorDatos_actual_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y78   contadorDatos_actual_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y78   contadorDatos_actual_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y78   contadorDatos_actual_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y78   contadorDatos_actual_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 senial_generadorTick
                            (input port)
  Destination:            senial_ticks_completos
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.984ns  (logic 3.793ns (47.503%)  route 4.191ns (52.497%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P3                                                0.000     0.000 r  senial_generadorTick (IN)
                         net (fo=0)                   0.000     0.000    senial_generadorTick
    P3                   IBUF (Prop_ibuf_I_O)         0.948     0.948 r  senial_generadorTick_IBUF_inst/O
                         net (fo=4, routed)           1.457     2.405    senial_generadorTick_IBUF
    SLICE_X62Y77         LUT6 (Prop_lut6_I0_O)        0.124     2.529 r  senial_ticks_completos_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.821     3.350    senial_ticks_completos_OBUF_inst_i_2_n_0
    SLICE_X63Y78         LUT2 (Prop_lut2_I0_O)        0.124     3.474 r  senial_ticks_completos_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.913     5.388    senial_ticks_completos_OBUF
    J3                   OBUF (Prop_obuf_I_O)         2.596     7.984 r  senial_ticks_completos_OBUF_inst/O
                         net (fo=0)                   0.000     7.984    senial_ticks_completos
    J3                                                                r  senial_ticks_completos (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 senial_generadorTick
                            (input port)
  Destination:            senial_ticks_completos
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.709ns  (logic 1.381ns (50.969%)  route 1.328ns (49.031%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P3                                                0.000     0.000 r  senial_generadorTick (IN)
                         net (fo=0)                   0.000     0.000    senial_generadorTick
    P3                   IBUF (Prop_ibuf_I_O)         0.177     0.177 r  senial_generadorTick_IBUF_inst/O
                         net (fo=4, routed)           0.586     0.763    senial_generadorTick_IBUF
    SLICE_X62Y77         LUT6 (Prop_lut6_I0_O)        0.045     0.808 r  senial_ticks_completos_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.300     1.108    senial_ticks_completos_OBUF_inst_i_2_n_0
    SLICE_X63Y78         LUT2 (Prop_lut2_I0_O)        0.045     1.153 r  senial_ticks_completos_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.442     1.596    senial_ticks_completos_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.114     2.709 r  senial_ticks_completos_OBUF_inst/O
                         net (fo=0)                   0.000     2.709    senial_ticks_completos
    J3                                                                r  senial_ticks_completos (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_estado_actual_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            senial_ticks_completos
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.884ns  (logic 3.438ns (49.949%)  route 3.445ns (50.051%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.609     5.130    clk_IBUF_BUFG
    SLICE_X63Y77         FDRE                                         r  FSM_sequential_estado_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.419     5.549 r  FSM_sequential_estado_actual_reg[1]/Q
                         net (fo=22, routed)          0.711     6.260    estado_actual[1]
    SLICE_X62Y77         LUT6 (Prop_lut6_I5_O)        0.299     6.559 r  senial_ticks_completos_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.821     7.380    senial_ticks_completos_OBUF_inst_i_2_n_0
    SLICE_X63Y78         LUT2 (Prop_lut2_I0_O)        0.124     7.504 r  senial_ticks_completos_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.913     9.417    senial_ticks_completos_OBUF
    J3                   OBUF (Prop_obuf_I_O)         2.596    12.014 r  senial_ticks_completos_OBUF_inst/O
                         net (fo=0)                   0.000    12.014    senial_ticks_completos
    J3                                                                r  senial_ticks_completos (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registroDatos_actual_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salida_receptor[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.953ns  (logic 3.052ns (61.628%)  route 1.900ns (38.372%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.614     5.135    clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  registroDatos_actual_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  registroDatos_actual_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.900     7.491    registroDatos_actual_reg[6]_lopt_replica_1
    L3                   OBUF (Prop_obuf_I_O)         2.596    10.088 r  salida_receptor_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.088    salida_receptor[6]
    L3                                                                r  salida_receptor[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registroDatos_actual_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salida_receptor[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.914ns  (logic 3.197ns (65.063%)  route 1.717ns (34.937%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.614     5.135    clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  registroDatos_actual_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.419     5.554 r  registroDatos_actual_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.717     7.271    registroDatos_actual_reg[7]_lopt_replica_1
    K3                   OBUF (Prop_obuf_I_O)         2.778    10.049 r  salida_receptor_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.049    salida_receptor[7]
    K3                                                                r  salida_receptor[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registroDatos_actual_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salida_receptor[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.869ns  (logic 3.056ns (62.769%)  route 1.813ns (37.231%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.613     5.134    clk_IBUF_BUFG
    SLICE_X65Y79         FDRE                                         r  registroDatos_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.456     5.590 r  registroDatos_actual_reg[0]/Q
                         net (fo=1, routed)           1.813     7.403    salida_receptor_OBUF[0]
    N3                   OBUF (Prop_obuf_I_O)         2.600    10.003 r  salida_receptor_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.003    salida_receptor[0]
    N3                                                                r  salida_receptor[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registroDatos_actual_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salida_receptor[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.865ns  (logic 3.061ns (62.922%)  route 1.804ns (37.078%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.614     5.135    clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  registroDatos_actual_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  registroDatos_actual_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.804     7.395    registroDatos_actual_reg[5]_lopt_replica_1
    M3                   OBUF (Prop_obuf_I_O)         2.605    10.000 r  salida_receptor_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.000    salida_receptor[5]
    M3                                                                r  salida_receptor[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registroDatos_actual_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salida_receptor[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.790ns  (logic 3.120ns (65.133%)  route 1.670ns (34.867%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.613     5.134    clk_IBUF_BUFG
    SLICE_X64Y79         FDRE                                         r  registroDatos_actual_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.518     5.652 r  registroDatos_actual_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.670     7.322    registroDatos_actual_reg[2]_lopt_replica_1
    N2                   OBUF (Prop_obuf_I_O)         2.602     9.924 r  salida_receptor_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.924    salida_receptor[2]
    N2                                                                r  salida_receptor[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registroDatos_actual_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salida_receptor[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.786ns  (logic 3.121ns (65.205%)  route 1.665ns (34.795%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.613     5.134    clk_IBUF_BUFG
    SLICE_X64Y79         FDRE                                         r  registroDatos_actual_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.518     5.652 r  registroDatos_actual_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.665     7.317    registroDatos_actual_reg[1]_lopt_replica_1
    N1                   OBUF (Prop_obuf_I_O)         2.603     9.920 r  salida_receptor_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.920    salida_receptor[1]
    N1                                                                r  salida_receptor[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registroDatos_actual_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salida_receptor[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.733ns  (logic 3.060ns (64.654%)  route 1.673ns (35.346%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.614     5.135    clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  registroDatos_actual_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  registroDatos_actual_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.673     7.264    registroDatos_actual_reg[3]_lopt_replica_1
    M1                   OBUF (Prop_obuf_I_O)         2.604     9.868 r  salida_receptor_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.868    salida_receptor[3]
    M1                                                                r  salida_receptor[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registroDatos_actual_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salida_receptor[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.728ns  (logic 3.060ns (64.724%)  route 1.668ns (35.276%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.614     5.135    clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  registroDatos_actual_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  registroDatos_actual_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.668     7.259    registroDatos_actual_reg[4]_lopt_replica_1
    M2                   OBUF (Prop_obuf_I_O)         2.604     9.863 r  salida_receptor_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.863    salida_receptor[4]
    M2                                                                r  salida_receptor[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 registroDatos_actual_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salida_receptor[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.590ns  (logic 1.262ns (79.374%)  route 0.328ns (20.626%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  registroDatos_actual_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  registroDatos_actual_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.328     1.937    registroDatos_actual_reg[3]_lopt_replica_1
    M1                   OBUF (Prop_obuf_I_O)         1.121     3.059 r  salida_receptor_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.059    salida_receptor[3]
    M1                                                                r  salida_receptor[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registroDatos_actual_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salida_receptor[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.603ns  (logic 1.262ns (78.733%)  route 0.341ns (21.267%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  registroDatos_actual_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  registroDatos_actual_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.341     1.950    registroDatos_actual_reg[4]_lopt_replica_1
    M2                   OBUF (Prop_obuf_I_O)         1.121     3.072 r  salida_receptor_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.072    salida_receptor[4]
    M2                                                                r  salida_receptor[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registroDatos_actual_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salida_receptor[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.607ns  (logic 1.283ns (79.828%)  route 0.324ns (20.172%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.584     1.467    clk_IBUF_BUFG
    SLICE_X64Y79         FDRE                                         r  registroDatos_actual_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  registroDatos_actual_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.324     1.955    registroDatos_actual_reg[2]_lopt_replica_1
    N2                   OBUF (Prop_obuf_I_O)         1.119     3.075 r  salida_receptor_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.075    salida_receptor[2]
    N2                                                                r  salida_receptor[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registroDatos_actual_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salida_receptor[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.616ns  (logic 1.284ns (79.438%)  route 0.332ns (20.562%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.584     1.467    clk_IBUF_BUFG
    SLICE_X64Y79         FDRE                                         r  registroDatos_actual_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  registroDatos_actual_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.332     1.964    registroDatos_actual_reg[1]_lopt_replica_1
    N1                   OBUF (Prop_obuf_I_O)         1.120     3.083 r  salida_receptor_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.083    salida_receptor[1]
    N1                                                                r  salida_receptor[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registroDatos_actual_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salida_receptor[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.638ns  (logic 1.258ns (76.814%)  route 0.380ns (23.186%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.584     1.467    clk_IBUF_BUFG
    SLICE_X65Y79         FDRE                                         r  registroDatos_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  registroDatos_actual_reg[0]/Q
                         net (fo=1, routed)           0.380     1.988    salida_receptor_OBUF[0]
    N3                   OBUF (Prop_obuf_I_O)         1.117     3.106 r  salida_receptor_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.106    salida_receptor[0]
    N3                                                                r  salida_receptor[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registroDatos_actual_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salida_receptor[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.658ns  (logic 1.263ns (76.185%)  route 0.395ns (23.815%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  registroDatos_actual_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  registroDatos_actual_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.395     2.004    registroDatos_actual_reg[5]_lopt_replica_1
    M3                   OBUF (Prop_obuf_I_O)         1.122     3.126 r  salida_receptor_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.126    salida_receptor[5]
    M3                                                                r  salida_receptor[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registroDatos_actual_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salida_receptor[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.664ns  (logic 1.302ns (78.256%)  route 0.362ns (21.744%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  registroDatos_actual_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  registroDatos_actual_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.362     1.958    registroDatos_actual_reg[7]_lopt_replica_1
    K3                   OBUF (Prop_obuf_I_O)         1.174     3.133 r  salida_receptor_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.133    salida_receptor[7]
    K3                                                                r  salida_receptor[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registroDatos_actual_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salida_receptor[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.669ns  (logic 1.254ns (75.165%)  route 0.414ns (24.835%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  registroDatos_actual_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  registroDatos_actual_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.414     2.024    registroDatos_actual_reg[6]_lopt_replica_1
    L3                   OBUF (Prop_obuf_I_O)         1.113     3.137 r  salida_receptor_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.137    salida_receptor[6]
    L3                                                                r  salida_receptor[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            senial_ticks_completos
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.093ns  (logic 1.300ns (62.079%)  route 0.794ns (37.921%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X63Y77         FDRE                                         r  FSM_sequential_estado_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  FSM_sequential_estado_actual_reg[0]/Q
                         net (fo=13, routed)          0.351     1.959    estado_actual[0]
    SLICE_X63Y78         LUT2 (Prop_lut2_I1_O)        0.045     2.004 r  senial_ticks_completos_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.442     2.446    senial_ticks_completos_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.114     3.560 r  senial_ticks_completos_OBUF_inst/O
                         net (fo=0)                   0.000     3.560    senial_ticks_completos
    J3                                                                r  senial_ticks_completos (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            45 Endpoints
Min Delay            45 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            contadorDatos_actual_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.953ns  (logic 1.593ns (22.915%)  route 5.360ns (77.085%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=24, routed)          5.360     6.801    reset_IBUF
    SLICE_X63Y78         LUT5 (Prop_lut5_I4_O)        0.152     6.953 r  contadorDatos_actual[1]_i_1/O
                         net (fo=1, routed)           0.000     6.953    contadorDatos_actual[1]_i_1_n_0
    SLICE_X63Y78         FDRE                                         r  contadorDatos_actual_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.497     4.838    clk_IBUF_BUFG
    SLICE_X63Y78         FDRE                                         r  contadorDatos_actual_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            contadorDatos_actual_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.927ns  (logic 1.565ns (22.597%)  route 5.362ns (77.403%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=24, routed)          5.362     6.803    reset_IBUF
    SLICE_X63Y78         LUT6 (Prop_lut6_I5_O)        0.124     6.927 r  contadorDatos_actual[2]_i_1/O
                         net (fo=1, routed)           0.000     6.927    contadorDatos_actual[2]_i_1_n_0
    SLICE_X63Y78         FDRE                                         r  contadorDatos_actual_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.497     4.838    clk_IBUF_BUFG
    SLICE_X63Y78         FDRE                                         r  contadorDatos_actual_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            contadorDatos_actual_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.925ns  (logic 1.565ns (22.604%)  route 5.360ns (77.396%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=24, routed)          5.360     6.801    reset_IBUF
    SLICE_X63Y78         LUT4 (Prop_lut4_I3_O)        0.124     6.925 r  contadorDatos_actual[0]_i_1/O
                         net (fo=1, routed)           0.000     6.925    contadorDatos_actual[0]_i_1_n_0
    SLICE_X63Y78         FDRE                                         r  contadorDatos_actual_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.497     4.838    clk_IBUF_BUFG
    SLICE_X63Y78         FDRE                                         r  contadorDatos_actual_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            registroDatos_actual_reg[3]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.726ns  (logic 1.441ns (21.428%)  route 5.285ns (78.572%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=24, routed)          5.285     6.726    reset_IBUF
    SLICE_X65Y80         FDRE                                         r  registroDatos_actual_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.498     4.839    clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  registroDatos_actual_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            registroDatos_actual_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.726ns  (logic 1.441ns (21.428%)  route 5.285ns (78.572%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=24, routed)          5.285     6.726    reset_IBUF
    SLICE_X64Y80         FDRE                                         r  registroDatos_actual_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.498     4.839    clk_IBUF_BUFG
    SLICE_X64Y80         FDRE                                         r  registroDatos_actual_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            registroDatos_actual_reg[4]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.726ns  (logic 1.441ns (21.428%)  route 5.285ns (78.572%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=24, routed)          5.285     6.726    reset_IBUF
    SLICE_X65Y80         FDRE                                         r  registroDatos_actual_reg[4]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.498     4.839    clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  registroDatos_actual_reg[4]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            registroDatos_actual_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.726ns  (logic 1.441ns (21.428%)  route 5.285ns (78.572%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=24, routed)          5.285     6.726    reset_IBUF
    SLICE_X64Y80         FDRE                                         r  registroDatos_actual_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.498     4.839    clk_IBUF_BUFG
    SLICE_X64Y80         FDRE                                         r  registroDatos_actual_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            registroDatos_actual_reg[5]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.726ns  (logic 1.441ns (21.428%)  route 5.285ns (78.572%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=24, routed)          5.285     6.726    reset_IBUF
    SLICE_X65Y80         FDRE                                         r  registroDatos_actual_reg[5]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.498     4.839    clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  registroDatos_actual_reg[5]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            registroDatos_actual_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.726ns  (logic 1.441ns (21.428%)  route 5.285ns (78.572%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=24, routed)          5.285     6.726    reset_IBUF
    SLICE_X64Y80         FDRE                                         r  registroDatos_actual_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.498     4.839    clk_IBUF_BUFG
    SLICE_X64Y80         FDRE                                         r  registroDatos_actual_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            registroDatos_actual_reg[6]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.726ns  (logic 1.441ns (21.428%)  route 5.285ns (78.572%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=24, routed)          5.285     6.726    reset_IBUF
    SLICE_X65Y80         FDRE                                         r  registroDatos_actual_reg[6]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.498     4.839    clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  registroDatos_actual_reg[6]_lopt_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 senial_generadorTick
                            (input port)
  Destination:            contadorTicks_actual_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.926ns  (logic 0.222ns (24.005%)  route 0.704ns (75.995%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P3                                                0.000     0.000 r  senial_generadorTick (IN)
                         net (fo=0)                   0.000     0.000    senial_generadorTick
    P3                   IBUF (Prop_ibuf_I_O)         0.177     0.177 r  senial_generadorTick_IBUF_inst/O
                         net (fo=4, routed)           0.583     0.761    senial_generadorTick_IBUF
    SLICE_X62Y77         LUT5 (Prop_lut5_I1_O)        0.045     0.806 r  contadorTicks_actual[3]_i_1/O
                         net (fo=4, routed)           0.121     0.926    contadorTicks_siguiente
    SLICE_X62Y78         FDRE                                         r  contadorTicks_actual_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.851     1.979    clk_IBUF_BUFG
    SLICE_X62Y78         FDRE                                         r  contadorTicks_actual_reg[1]/C

Slack:                    inf
  Source:                 senial_generadorTick
                            (input port)
  Destination:            contadorTicks_actual_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.926ns  (logic 0.222ns (24.005%)  route 0.704ns (75.995%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P3                                                0.000     0.000 r  senial_generadorTick (IN)
                         net (fo=0)                   0.000     0.000    senial_generadorTick
    P3                   IBUF (Prop_ibuf_I_O)         0.177     0.177 r  senial_generadorTick_IBUF_inst/O
                         net (fo=4, routed)           0.583     0.761    senial_generadorTick_IBUF
    SLICE_X62Y77         LUT5 (Prop_lut5_I1_O)        0.045     0.806 r  contadorTicks_actual[3]_i_1/O
                         net (fo=4, routed)           0.121     0.926    contadorTicks_siguiente
    SLICE_X62Y78         FDRE                                         r  contadorTicks_actual_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.851     1.979    clk_IBUF_BUFG
    SLICE_X62Y78         FDRE                                         r  contadorTicks_actual_reg[2]/C

Slack:                    inf
  Source:                 senial_generadorTick
                            (input port)
  Destination:            contadorTicks_actual_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.933ns  (logic 0.222ns (23.815%)  route 0.711ns (76.185%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P3                                                0.000     0.000 r  senial_generadorTick (IN)
                         net (fo=0)                   0.000     0.000    senial_generadorTick
    P3                   IBUF (Prop_ibuf_I_O)         0.177     0.177 r  senial_generadorTick_IBUF_inst/O
                         net (fo=4, routed)           0.583     0.761    senial_generadorTick_IBUF
    SLICE_X62Y77         LUT5 (Prop_lut5_I1_O)        0.045     0.806 r  contadorTicks_actual[3]_i_1/O
                         net (fo=4, routed)           0.128     0.933    contadorTicks_siguiente
    SLICE_X62Y77         FDRE                                         r  contadorTicks_actual_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.850     1.978    clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  contadorTicks_actual_reg[0]/C

Slack:                    inf
  Source:                 senial_generadorTick
                            (input port)
  Destination:            contadorTicks_actual_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.933ns  (logic 0.222ns (23.815%)  route 0.711ns (76.185%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P3                                                0.000     0.000 r  senial_generadorTick (IN)
                         net (fo=0)                   0.000     0.000    senial_generadorTick
    P3                   IBUF (Prop_ibuf_I_O)         0.177     0.177 r  senial_generadorTick_IBUF_inst/O
                         net (fo=4, routed)           0.583     0.761    senial_generadorTick_IBUF
    SLICE_X62Y77         LUT5 (Prop_lut5_I1_O)        0.045     0.806 r  contadorTicks_actual[3]_i_1/O
                         net (fo=4, routed)           0.128     0.933    contadorTicks_siguiente
    SLICE_X62Y77         FDRE                                         r  contadorTicks_actual_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.850     1.978    clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  contadorTicks_actual_reg[3]/C

Slack:                    inf
  Source:                 senial_generadorTick
                            (input port)
  Destination:            contadorDatos_actual_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.097ns  (logic 0.267ns (24.366%)  route 0.830ns (75.634%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P3                                                0.000     0.000 r  senial_generadorTick (IN)
                         net (fo=0)                   0.000     0.000    senial_generadorTick
    P3                   IBUF (Prop_ibuf_I_O)         0.177     0.177 r  senial_generadorTick_IBUF_inst/O
                         net (fo=4, routed)           0.551     0.728    senial_generadorTick_IBUF
    SLICE_X63Y77         LUT6 (Prop_lut6_I3_O)        0.045     0.773 r  contadorDatos_actual[2]_i_2/O
                         net (fo=3, routed)           0.279     1.052    contadorDatos_siguiente
    SLICE_X63Y78         LUT4 (Prop_lut4_I1_O)        0.045     1.097 r  contadorDatos_actual[0]_i_1/O
                         net (fo=1, routed)           0.000     1.097    contadorDatos_actual[0]_i_1_n_0
    SLICE_X63Y78         FDRE                                         r  contadorDatos_actual_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.851     1.979    clk_IBUF_BUFG
    SLICE_X63Y78         FDRE                                         r  contadorDatos_actual_reg[0]/C

Slack:                    inf
  Source:                 senial_generadorTick
                            (input port)
  Destination:            contadorDatos_actual_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.097ns  (logic 0.267ns (24.366%)  route 0.830ns (75.634%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P3                                                0.000     0.000 r  senial_generadorTick (IN)
                         net (fo=0)                   0.000     0.000    senial_generadorTick
    P3                   IBUF (Prop_ibuf_I_O)         0.177     0.177 r  senial_generadorTick_IBUF_inst/O
                         net (fo=4, routed)           0.551     0.728    senial_generadorTick_IBUF
    SLICE_X63Y77         LUT6 (Prop_lut6_I3_O)        0.045     0.773 r  contadorDatos_actual[2]_i_2/O
                         net (fo=3, routed)           0.279     1.052    contadorDatos_siguiente
    SLICE_X63Y78         LUT6 (Prop_lut6_I1_O)        0.045     1.097 r  contadorDatos_actual[2]_i_1/O
                         net (fo=1, routed)           0.000     1.097    contadorDatos_actual[2]_i_1_n_0
    SLICE_X63Y78         FDRE                                         r  contadorDatos_actual_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.851     1.979    clk_IBUF_BUFG
    SLICE_X63Y78         FDRE                                         r  contadorDatos_actual_reg[2]/C

Slack:                    inf
  Source:                 senial_generadorTick
                            (input port)
  Destination:            contadorDatos_actual_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.098ns  (logic 0.268ns (24.435%)  route 0.830ns (75.565%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P3                                                0.000     0.000 r  senial_generadorTick (IN)
                         net (fo=0)                   0.000     0.000    senial_generadorTick
    P3                   IBUF (Prop_ibuf_I_O)         0.177     0.177 r  senial_generadorTick_IBUF_inst/O
                         net (fo=4, routed)           0.551     0.728    senial_generadorTick_IBUF
    SLICE_X63Y77         LUT6 (Prop_lut6_I3_O)        0.045     0.773 r  contadorDatos_actual[2]_i_2/O
                         net (fo=3, routed)           0.279     1.052    contadorDatos_siguiente
    SLICE_X63Y78         LUT5 (Prop_lut5_I1_O)        0.046     1.098 r  contadorDatos_actual[1]_i_1/O
                         net (fo=1, routed)           0.000     1.098    contadorDatos_actual[1]_i_1_n_0
    SLICE_X63Y78         FDRE                                         r  contadorDatos_actual_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.851     1.979    clk_IBUF_BUFG
    SLICE_X63Y78         FDRE                                         r  contadorDatos_actual_reg[1]/C

Slack:                    inf
  Source:                 senial_generadorTick
                            (input port)
  Destination:            FSM_sequential_estado_actual_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.150ns  (logic 0.312ns (27.168%)  route 0.837ns (72.832%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P3                                                0.000     0.000 r  senial_generadorTick (IN)
                         net (fo=0)                   0.000     0.000    senial_generadorTick
    P3                   IBUF (Prop_ibuf_I_O)         0.177     0.177 r  senial_generadorTick_IBUF_inst/O
                         net (fo=4, routed)           0.634     0.811    senial_generadorTick_IBUF
    SLICE_X63Y77         LUT4 (Prop_lut4_I1_O)        0.045     0.856 r  FSM_sequential_estado_actual[1]_i_4/O
                         net (fo=1, routed)           0.049     0.905    FSM_sequential_estado_actual[1]_i_4_n_0
    SLICE_X63Y77         LUT6 (Prop_lut6_I2_O)        0.045     0.950 r  FSM_sequential_estado_actual[1]_i_2/O
                         net (fo=2, routed)           0.154     1.105    FSM_sequential_estado_actual[1]_i_2_n_0
    SLICE_X63Y77         LUT3 (Prop_lut3_I1_O)        0.045     1.150 r  FSM_sequential_estado_actual[0]_i_1/O
                         net (fo=1, routed)           0.000     1.150    FSM_sequential_estado_actual[0]_i_1_n_0
    SLICE_X63Y77         FDRE                                         r  FSM_sequential_estado_actual_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.850     1.978    clk_IBUF_BUFG
    SLICE_X63Y77         FDRE                                         r  FSM_sequential_estado_actual_reg[0]/C

Slack:                    inf
  Source:                 senial_generadorTick
                            (input port)
  Destination:            FSM_sequential_estado_actual_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.153ns  (logic 0.315ns (27.357%)  route 0.837ns (72.643%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT6=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P3                                                0.000     0.000 r  senial_generadorTick (IN)
                         net (fo=0)                   0.000     0.000    senial_generadorTick
    P3                   IBUF (Prop_ibuf_I_O)         0.177     0.177 r  senial_generadorTick_IBUF_inst/O
                         net (fo=4, routed)           0.634     0.811    senial_generadorTick_IBUF
    SLICE_X63Y77         LUT4 (Prop_lut4_I1_O)        0.045     0.856 r  FSM_sequential_estado_actual[1]_i_4/O
                         net (fo=1, routed)           0.049     0.905    FSM_sequential_estado_actual[1]_i_4_n_0
    SLICE_X63Y77         LUT6 (Prop_lut6_I2_O)        0.045     0.950 r  FSM_sequential_estado_actual[1]_i_2/O
                         net (fo=2, routed)           0.154     1.105    FSM_sequential_estado_actual[1]_i_2_n_0
    SLICE_X63Y77         LUT4 (Prop_lut4_I1_O)        0.048     1.153 r  FSM_sequential_estado_actual[1]_i_1/O
                         net (fo=1, routed)           0.000     1.153    FSM_sequential_estado_actual[1]_i_1_n_0
    SLICE_X63Y77         FDRE                                         r  FSM_sequential_estado_actual_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.850     1.978    clk_IBUF_BUFG
    SLICE_X63Y77         FDRE                                         r  FSM_sequential_estado_actual_reg[1]/C

Slack:                    inf
  Source:                 senial_generadorTick
                            (input port)
  Destination:            registroDatos_actual_reg[3]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.161ns  (logic 0.267ns (23.021%)  route 0.894ns (76.979%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P3                                                0.000     0.000 r  senial_generadorTick (IN)
                         net (fo=0)                   0.000     0.000    senial_generadorTick
    P3                   IBUF (Prop_ibuf_I_O)         0.177     0.177 r  senial_generadorTick_IBUF_inst/O
                         net (fo=4, routed)           0.586     0.763    senial_generadorTick_IBUF
    SLICE_X62Y77         LUT6 (Prop_lut6_I0_O)        0.045     0.808 r  senial_ticks_completos_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.130     0.938    senial_ticks_completos_OBUF_inst_i_2_n_0
    SLICE_X63Y78         LUT3 (Prop_lut3_I0_O)        0.045     0.983 r  registroDatos_actual[7]_i_1/O
                         net (fo=15, routed)          0.178     1.161    registroDatos_siguiente
    SLICE_X65Y80         FDRE                                         r  registroDatos_actual_reg[3]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.853     1.981    clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  registroDatos_actual_reg[3]_lopt_replica/C





