|Datapath
btn_clk => btn_clk.IN1
clk => clk.IN1
reset => reset.IN1
processIn => processIn.IN1
keys[0] => keys[0].IN2
keys[1] => keys[1].IN2
keys[2] => keys[2].IN2
keys[3] => keys[3].IN2
keys[4] => keys[4].IN2
keys[5] => keys[5].IN2
outmuxPC[0] << outPC[0].DB_MAX_OUTPUT_PORT_TYPE
outmuxPC[1] << outPC[1].DB_MAX_OUTPUT_PORT_TYPE
outmuxPC[2] << outPC[2].DB_MAX_OUTPUT_PORT_TYPE
outmuxPC[3] << outPC[3].DB_MAX_OUTPUT_PORT_TYPE
outDisplayUnidade[0] << display7:instance2_display7.out
outDisplayUnidade[1] << display7:instance2_display7.out
outDisplayUnidade[2] << display7:instance2_display7.out
outDisplayUnidade[3] << display7:instance2_display7.out
outDisplayUnidade[4] << display7:instance2_display7.out
outDisplayUnidade[5] << display7:instance2_display7.out
outDisplayUnidade[6] << display7:instance2_display7.out
outDisplayDezena[0] << display7:instance1_display7.out
outDisplayDezena[1] << display7:instance1_display7.out
outDisplayDezena[2] << display7:instance1_display7.out
outDisplayDezena[3] << display7:instance1_display7.out
outDisplayDezena[4] << display7:instance1_display7.out
outDisplayDezena[5] << display7:instance1_display7.out
outDisplayDezena[6] << display7:instance1_display7.out
outDisplayUnidadeInput[0] << display7:instance5_display7.out
outDisplayUnidadeInput[1] << display7:instance5_display7.out
outDisplayUnidadeInput[2] << display7:instance5_display7.out
outDisplayUnidadeInput[3] << display7:instance5_display7.out
outDisplayUnidadeInput[4] << display7:instance5_display7.out
outDisplayUnidadeInput[5] << display7:instance5_display7.out
outDisplayUnidadeInput[6] << display7:instance5_display7.out
outDisplayDezenaInput[0] << display7:instance4_display7.out
outDisplayDezenaInput[1] << display7:instance4_display7.out
outDisplayDezenaInput[2] << display7:instance4_display7.out
outDisplayDezenaInput[3] << display7:instance4_display7.out
outDisplayDezenaInput[4] << display7:instance4_display7.out
outDisplayDezenaInput[5] << display7:instance4_display7.out
outDisplayDezenaInput[6] << display7:instance4_display7.out


|Datapath|invertSignal:instance_invertSignal
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|DeBounce:instance_DeBounce
clk => DB_out~reg0.CLK
clk => q_reg[0].CLK
clk => q_reg[1].CLK
clk => q_reg[2].CLK
clk => q_reg[3].CLK
clk => q_reg[4].CLK
clk => q_reg[5].CLK
clk => q_reg[6].CLK
clk => q_reg[7].CLK
clk => q_reg[8].CLK
clk => q_reg[9].CLK
clk => q_reg[10].CLK
clk => DFF2.CLK
clk => DFF1.CLK
n_reset => DFF1.OUTPUTSELECT
n_reset => DFF2.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
button_in => DFF1.DATAA
DB_out <= DB_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|PC:instance_PC
clock => outPC[0]~reg0.CLK
clock => outPC[1]~reg0.CLK
clock => outPC[2]~reg0.CLK
clock => outPC[3]~reg0.CLK
clock => outPC[4]~reg0.CLK
clock => outPC[5]~reg0.CLK
clock => outPC[6]~reg0.CLK
clock => outPC[7]~reg0.CLK
clock => outPC[8]~reg0.CLK
clock => outPC[9]~reg0.CLK
clock => outPC[10]~reg0.CLK
clock => outPC[11]~reg0.CLK
clock => outPC[12]~reg0.CLK
clock => outPC[13]~reg0.CLK
clock => outPC[14]~reg0.CLK
clock => outPC[15]~reg0.CLK
clock => outPC[16]~reg0.CLK
clock => outPC[17]~reg0.CLK
clock => outPC[18]~reg0.CLK
clock => outPC[19]~reg0.CLK
clock => outPC[20]~reg0.CLK
clock => outPC[21]~reg0.CLK
clock => outPC[22]~reg0.CLK
clock => outPC[23]~reg0.CLK
clock => outPC[24]~reg0.CLK
clock => outPC[25]~reg0.CLK
clock => outPC[26]~reg0.CLK
clock => outPC[27]~reg0.CLK
clock => outPC[28]~reg0.CLK
clock => outPC[29]~reg0.CLK
clock => outPC[30]~reg0.CLK
clock => outPC[31]~reg0.CLK
reset => outPC.OUTPUTSELECT
reset => outPC.OUTPUTSELECT
reset => outPC.OUTPUTSELECT
reset => outPC.OUTPUTSELECT
reset => outPC.OUTPUTSELECT
reset => outPC.OUTPUTSELECT
reset => outPC.OUTPUTSELECT
reset => outPC.OUTPUTSELECT
reset => outPC.OUTPUTSELECT
reset => outPC.OUTPUTSELECT
reset => outPC.OUTPUTSELECT
reset => outPC.OUTPUTSELECT
reset => outPC.OUTPUTSELECT
reset => outPC.OUTPUTSELECT
reset => outPC.OUTPUTSELECT
reset => outPC.OUTPUTSELECT
reset => outPC.OUTPUTSELECT
reset => outPC.OUTPUTSELECT
reset => outPC.OUTPUTSELECT
reset => outPC.OUTPUTSELECT
reset => outPC.OUTPUTSELECT
reset => outPC.OUTPUTSELECT
reset => outPC.OUTPUTSELECT
reset => outPC.OUTPUTSELECT
reset => outPC.OUTPUTSELECT
reset => outPC.OUTPUTSELECT
reset => outPC.OUTPUTSELECT
reset => outPC.OUTPUTSELECT
reset => outPC.OUTPUTSELECT
reset => outPC.OUTPUTSELECT
reset => outPC.OUTPUTSELECT
reset => outPC.OUTPUTSELECT
branch[0] => Equal0.IN0
branch[1] => Equal0.IN31
branch[2] => Equal0.IN30
branch[3] => Equal0.IN29
branch[4] => Equal0.IN28
branch[5] => Equal0.IN27
branch[6] => Equal0.IN26
branch[7] => Equal0.IN25
branch[8] => Equal0.IN24
branch[9] => Equal0.IN23
branch[10] => Equal0.IN22
branch[11] => Equal0.IN21
branch[12] => Equal0.IN20
branch[13] => Equal0.IN19
branch[14] => Equal0.IN18
branch[15] => Equal0.IN17
branch[16] => Equal0.IN16
branch[17] => Equal0.IN15
branch[18] => Equal0.IN14
branch[19] => Equal0.IN13
branch[20] => Equal0.IN12
branch[21] => Equal0.IN11
branch[22] => Equal0.IN10
branch[23] => Equal0.IN9
branch[24] => Equal0.IN8
branch[25] => Equal0.IN7
branch[26] => Equal0.IN6
branch[27] => Equal0.IN5
branch[28] => Equal0.IN4
branch[29] => Equal0.IN3
branch[30] => Equal0.IN2
branch[31] => Equal0.IN1
jump[0] => Mux31.IN3
jump[1] => Mux30.IN3
jump[2] => Mux29.IN3
jump[3] => Mux28.IN3
jump[4] => Mux27.IN3
jump[5] => Mux26.IN3
jump[6] => Mux25.IN3
jump[7] => Mux24.IN3
jump[8] => Mux23.IN3
jump[9] => Mux22.IN3
jump[10] => Mux21.IN3
jump[11] => Mux20.IN3
jump[12] => Mux19.IN3
jump[13] => Mux18.IN3
jump[14] => Mux17.IN3
jump[15] => Mux16.IN3
jump[16] => Mux15.IN3
jump[17] => Mux14.IN3
jump[18] => Mux13.IN3
jump[19] => Mux12.IN3
jump[20] => Mux11.IN3
jump[21] => Mux10.IN3
jump[22] => Mux9.IN3
jump[23] => Mux8.IN3
jump[24] => Mux7.IN3
jump[25] => Mux6.IN3
jump[26] => Mux5.IN3
jump[27] => Mux4.IN3
jump[28] => Mux3.IN3
jump[29] => Mux2.IN3
jump[30] => Mux1.IN3
jump[31] => Mux0.IN3
immediate11[0] => outPC.DATAB
immediate11[1] => outPC.DATAB
immediate11[2] => outPC.DATAB
immediate11[3] => outPC.DATAB
immediate11[4] => outPC.DATAB
immediate11[5] => outPC.DATAB
immediate11[6] => outPC.DATAB
immediate11[7] => outPC.DATAB
immediate11[8] => outPC.DATAB
immediate11[9] => outPC.DATAB
immediate11[10] => outPC.DATAB
muxPC[0] => Mux0.IN7
muxPC[0] => Mux1.IN7
muxPC[0] => Mux2.IN7
muxPC[0] => Mux3.IN7
muxPC[0] => Mux4.IN7
muxPC[0] => Mux5.IN7
muxPC[0] => Mux6.IN7
muxPC[0] => Mux7.IN7
muxPC[0] => Mux8.IN7
muxPC[0] => Mux9.IN7
muxPC[0] => Mux10.IN7
muxPC[0] => Mux11.IN7
muxPC[0] => Mux12.IN7
muxPC[0] => Mux13.IN7
muxPC[0] => Mux14.IN7
muxPC[0] => Mux15.IN7
muxPC[0] => Mux16.IN7
muxPC[0] => Mux17.IN7
muxPC[0] => Mux18.IN7
muxPC[0] => Mux19.IN7
muxPC[0] => Mux20.IN7
muxPC[0] => Mux21.IN7
muxPC[0] => Mux22.IN7
muxPC[0] => Mux23.IN7
muxPC[0] => Mux24.IN7
muxPC[0] => Mux25.IN7
muxPC[0] => Mux26.IN7
muxPC[0] => Mux27.IN7
muxPC[0] => Mux28.IN7
muxPC[0] => Mux29.IN7
muxPC[0] => Mux30.IN7
muxPC[0] => Mux31.IN7
muxPC[1] => Mux0.IN6
muxPC[1] => Mux1.IN6
muxPC[1] => Mux2.IN6
muxPC[1] => Mux3.IN6
muxPC[1] => Mux4.IN6
muxPC[1] => Mux5.IN6
muxPC[1] => Mux6.IN6
muxPC[1] => Mux7.IN6
muxPC[1] => Mux8.IN6
muxPC[1] => Mux9.IN6
muxPC[1] => Mux10.IN6
muxPC[1] => Mux11.IN6
muxPC[1] => Mux12.IN6
muxPC[1] => Mux13.IN6
muxPC[1] => Mux14.IN6
muxPC[1] => Mux15.IN6
muxPC[1] => Mux16.IN6
muxPC[1] => Mux17.IN6
muxPC[1] => Mux18.IN6
muxPC[1] => Mux19.IN6
muxPC[1] => Mux20.IN6
muxPC[1] => Mux21.IN6
muxPC[1] => Mux22.IN6
muxPC[1] => Mux23.IN6
muxPC[1] => Mux24.IN6
muxPC[1] => Mux25.IN6
muxPC[1] => Mux26.IN6
muxPC[1] => Mux27.IN6
muxPC[1] => Mux28.IN6
muxPC[1] => Mux29.IN6
muxPC[1] => Mux30.IN6
muxPC[1] => Mux31.IN6
muxPC[2] => Mux0.IN5
muxPC[2] => Mux1.IN5
muxPC[2] => Mux2.IN5
muxPC[2] => Mux3.IN5
muxPC[2] => Mux4.IN5
muxPC[2] => Mux5.IN5
muxPC[2] => Mux6.IN5
muxPC[2] => Mux7.IN5
muxPC[2] => Mux8.IN5
muxPC[2] => Mux9.IN5
muxPC[2] => Mux10.IN5
muxPC[2] => Mux11.IN5
muxPC[2] => Mux12.IN5
muxPC[2] => Mux13.IN5
muxPC[2] => Mux14.IN5
muxPC[2] => Mux15.IN5
muxPC[2] => Mux16.IN5
muxPC[2] => Mux17.IN5
muxPC[2] => Mux18.IN5
muxPC[2] => Mux19.IN5
muxPC[2] => Mux20.IN5
muxPC[2] => Mux21.IN5
muxPC[2] => Mux22.IN5
muxPC[2] => Mux23.IN5
muxPC[2] => Mux24.IN5
muxPC[2] => Mux25.IN5
muxPC[2] => Mux26.IN5
muxPC[2] => Mux27.IN5
muxPC[2] => Mux28.IN5
muxPC[2] => Mux29.IN5
muxPC[2] => Mux30.IN5
muxPC[2] => Mux31.IN5
muxPC[3] => Mux0.IN4
muxPC[3] => Mux1.IN4
muxPC[3] => Mux2.IN4
muxPC[3] => Mux3.IN4
muxPC[3] => Mux4.IN4
muxPC[3] => Mux5.IN4
muxPC[3] => Mux6.IN4
muxPC[3] => Mux7.IN4
muxPC[3] => Mux8.IN4
muxPC[3] => Mux9.IN4
muxPC[3] => Mux10.IN4
muxPC[3] => Mux11.IN4
muxPC[3] => Mux12.IN4
muxPC[3] => Mux13.IN4
muxPC[3] => Mux14.IN4
muxPC[3] => Mux15.IN4
muxPC[3] => Mux16.IN4
muxPC[3] => Mux17.IN4
muxPC[3] => Mux18.IN4
muxPC[3] => Mux19.IN4
muxPC[3] => Mux20.IN4
muxPC[3] => Mux21.IN4
muxPC[3] => Mux22.IN4
muxPC[3] => Mux23.IN4
muxPC[3] => Mux24.IN4
muxPC[3] => Mux25.IN4
muxPC[3] => Mux26.IN4
muxPC[3] => Mux27.IN4
muxPC[3] => Mux28.IN4
muxPC[3] => Mux29.IN4
muxPC[3] => Mux30.IN4
muxPC[3] => Mux31.IN4
processIn => Add1.IN32
outPC[0] <= outPC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[1] <= outPC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[2] <= outPC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[3] <= outPC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[4] <= outPC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[5] <= outPC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[6] <= outPC[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[7] <= outPC[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[8] <= outPC[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[9] <= outPC[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[10] <= outPC[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[11] <= outPC[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[12] <= outPC[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[13] <= outPC[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[14] <= outPC[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[15] <= outPC[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[16] <= outPC[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[17] <= outPC[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[18] <= outPC[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[19] <= outPC[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[20] <= outPC[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[21] <= outPC[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[22] <= outPC[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[23] <= outPC[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[24] <= outPC[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[25] <= outPC[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[26] <= outPC[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[27] <= outPC[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[28] <= outPC[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[29] <= outPC[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[30] <= outPC[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[31] <= outPC[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|InstructionMemory:instance_InstructionMemory
PCAddress[0] => InstrctionsMemory.RADDR
PCAddress[1] => InstrctionsMemory.RADDR1
PCAddress[2] => InstrctionsMemory.RADDR2
PCAddress[3] => InstrctionsMemory.RADDR3
PCAddress[4] => ~NO_FANOUT~
PCAddress[5] => ~NO_FANOUT~
PCAddress[6] => ~NO_FANOUT~
PCAddress[7] => ~NO_FANOUT~
PCAddress[8] => ~NO_FANOUT~
PCAddress[9] => ~NO_FANOUT~
PCAddress[10] => ~NO_FANOUT~
PCAddress[11] => ~NO_FANOUT~
PCAddress[12] => ~NO_FANOUT~
PCAddress[13] => ~NO_FANOUT~
PCAddress[14] => ~NO_FANOUT~
PCAddress[15] => ~NO_FANOUT~
PCAddress[16] => ~NO_FANOUT~
PCAddress[17] => ~NO_FANOUT~
PCAddress[18] => ~NO_FANOUT~
PCAddress[19] => ~NO_FANOUT~
PCAddress[20] => ~NO_FANOUT~
PCAddress[21] => ~NO_FANOUT~
PCAddress[22] => ~NO_FANOUT~
PCAddress[23] => ~NO_FANOUT~
PCAddress[24] => ~NO_FANOUT~
PCAddress[25] => ~NO_FANOUT~
PCAddress[26] => ~NO_FANOUT~
PCAddress[27] => ~NO_FANOUT~
PCAddress[28] => ~NO_FANOUT~
PCAddress[29] => ~NO_FANOUT~
PCAddress[30] => ~NO_FANOUT~
PCAddress[31] => ~NO_FANOUT~
rsAddress[0] <= InstrctionsMemory.DATAOUT16
rsAddress[1] <= InstrctionsMemory.DATAOUT17
rsAddress[2] <= InstrctionsMemory.DATAOUT18
rsAddress[3] <= InstrctionsMemory.DATAOUT19
rsAddress[4] <= InstrctionsMemory.DATAOUT20
rtAddress[0] <= InstrctionsMemory.DATAOUT11
rtAddress[1] <= InstrctionsMemory.DATAOUT12
rtAddress[2] <= InstrctionsMemory.DATAOUT13
rtAddress[3] <= InstrctionsMemory.DATAOUT14
rtAddress[4] <= InstrctionsMemory.DATAOUT15
rdAddress[0] <= InstrctionsMemory.DATAOUT21
rdAddress[1] <= InstrctionsMemory.DATAOUT22
rdAddress[2] <= InstrctionsMemory.DATAOUT23
rdAddress[3] <= InstrctionsMemory.DATAOUT24
rdAddress[4] <= InstrctionsMemory.DATAOUT25
immediate21[0] <= InstrctionsMemory.DATAOUT
immediate21[1] <= InstrctionsMemory.DATAOUT1
immediate21[2] <= InstrctionsMemory.DATAOUT2
immediate21[3] <= InstrctionsMemory.DATAOUT3
immediate21[4] <= InstrctionsMemory.DATAOUT4
immediate21[5] <= InstrctionsMemory.DATAOUT5
immediate21[6] <= InstrctionsMemory.DATAOUT6
immediate21[7] <= InstrctionsMemory.DATAOUT7
immediate21[8] <= InstrctionsMemory.DATAOUT8
immediate21[9] <= InstrctionsMemory.DATAOUT9
immediate21[10] <= InstrctionsMemory.DATAOUT10
immediate21[11] <= InstrctionsMemory.DATAOUT11
immediate21[12] <= InstrctionsMemory.DATAOUT12
immediate21[13] <= InstrctionsMemory.DATAOUT13
immediate21[14] <= InstrctionsMemory.DATAOUT14
immediate21[15] <= InstrctionsMemory.DATAOUT15
immediate21[16] <= InstrctionsMemory.DATAOUT16
immediate21[17] <= InstrctionsMemory.DATAOUT17
immediate21[18] <= InstrctionsMemory.DATAOUT18
immediate21[19] <= InstrctionsMemory.DATAOUT19
immediate21[20] <= InstrctionsMemory.DATAOUT20
immediate11[0] <= InstrctionsMemory.DATAOUT
immediate11[1] <= InstrctionsMemory.DATAOUT1
immediate11[2] <= InstrctionsMemory.DATAOUT2
immediate11[3] <= InstrctionsMemory.DATAOUT3
immediate11[4] <= InstrctionsMemory.DATAOUT4
immediate11[5] <= InstrctionsMemory.DATAOUT5
immediate11[6] <= InstrctionsMemory.DATAOUT6
immediate11[7] <= InstrctionsMemory.DATAOUT7
immediate11[8] <= InstrctionsMemory.DATAOUT8
immediate11[9] <= InstrctionsMemory.DATAOUT9
immediate11[10] <= InstrctionsMemory.DATAOUT10
opcode[0] <= InstrctionsMemory.DATAOUT26
opcode[1] <= InstrctionsMemory.DATAOUT27
opcode[2] <= InstrctionsMemory.DATAOUT28
opcode[3] <= InstrctionsMemory.DATAOUT29
opcode[4] <= InstrctionsMemory.DATAOUT30
opcode[5] <= InstrctionsMemory.DATAOUT31
outInstruction[0] <= InstrctionsMemory.DATAOUT
outInstruction[1] <= InstrctionsMemory.DATAOUT1
outInstruction[2] <= InstrctionsMemory.DATAOUT2
outInstruction[3] <= InstrctionsMemory.DATAOUT3
outInstruction[4] <= InstrctionsMemory.DATAOUT4
outInstruction[5] <= InstrctionsMemory.DATAOUT5
outInstruction[6] <= InstrctionsMemory.DATAOUT6
outInstruction[7] <= InstrctionsMemory.DATAOUT7
outInstruction[8] <= InstrctionsMemory.DATAOUT8
outInstruction[9] <= InstrctionsMemory.DATAOUT9
outInstruction[10] <= InstrctionsMemory.DATAOUT10
outInstruction[11] <= InstrctionsMemory.DATAOUT11
outInstruction[12] <= InstrctionsMemory.DATAOUT12
outInstruction[13] <= InstrctionsMemory.DATAOUT13
outInstruction[14] <= InstrctionsMemory.DATAOUT14
outInstruction[15] <= InstrctionsMemory.DATAOUT15
outInstruction[16] <= InstrctionsMemory.DATAOUT16
outInstruction[17] <= InstrctionsMemory.DATAOUT17
outInstruction[18] <= InstrctionsMemory.DATAOUT18
outInstruction[19] <= InstrctionsMemory.DATAOUT19
outInstruction[20] <= InstrctionsMemory.DATAOUT20
outInstruction[21] <= InstrctionsMemory.DATAOUT21
outInstruction[22] <= InstrctionsMemory.DATAOUT22
outInstruction[23] <= InstrctionsMemory.DATAOUT23
outInstruction[24] <= InstrctionsMemory.DATAOUT24
outInstruction[25] <= InstrctionsMemory.DATAOUT25
outInstruction[26] <= InstrctionsMemory.DATAOUT26
outInstruction[27] <= InstrctionsMemory.DATAOUT27
outInstruction[28] <= InstrctionsMemory.DATAOUT28
outInstruction[29] <= InstrctionsMemory.DATAOUT29
outInstruction[30] <= InstrctionsMemory.DATAOUT30
outInstruction[31] <= InstrctionsMemory.DATAOUT31


|Datapath|ControlUnit:instance_ControlUnit
controlALU[0] => Decoder0.IN5
controlALU[1] => Decoder0.IN4
controlALU[2] => Decoder0.IN3
controlALU[3] => Decoder0.IN2
controlALU[4] => Decoder0.IN1
controlALU[5] => Decoder0.IN0
muxPC[0] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
muxPC[1] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
muxPC[2] <= muxPC.DB_MAX_OUTPUT_PORT_TYPE
muxPC[3] <= <GND>
muxRegisterBank[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
muxRegisterBank[1] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
muxRegisterBank[2] <= <GND>
muxRegisterBank[3] <= <GND>
muxOperand[0] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
muxOperand[1] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
muxOperand[2] <= <GND>
muxOperand[3] <= <GND>
muxOperandOut[0] <= muxOperandOut.DB_MAX_OUTPUT_PORT_TYPE
muxOperandOut[1] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
muxOperandOut[2] <= <GND>
muxOperandOut[3] <= <GND>
writeEnableRegs <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
writeEnableData <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
readEnableData <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
ioOp[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
ioOp[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
ioOp[2] <= <GND>
ioOp[3] <= <GND>


|Datapath|RegisterBank:instance_RegisterBank
clock => registers.we_a.CLK
clock => registers.waddr_a[3].CLK
clock => registers.waddr_a[2].CLK
clock => registers.waddr_a[1].CLK
clock => registers.waddr_a[0].CLK
clock => registers.data_a[31].CLK
clock => registers.data_a[30].CLK
clock => registers.data_a[29].CLK
clock => registers.data_a[28].CLK
clock => registers.data_a[27].CLK
clock => registers.data_a[26].CLK
clock => registers.data_a[25].CLK
clock => registers.data_a[24].CLK
clock => registers.data_a[23].CLK
clock => registers.data_a[22].CLK
clock => registers.data_a[21].CLK
clock => registers.data_a[20].CLK
clock => registers.data_a[19].CLK
clock => registers.data_a[18].CLK
clock => registers.data_a[17].CLK
clock => registers.data_a[16].CLK
clock => registers.data_a[15].CLK
clock => registers.data_a[14].CLK
clock => registers.data_a[13].CLK
clock => registers.data_a[12].CLK
clock => registers.data_a[11].CLK
clock => registers.data_a[10].CLK
clock => registers.data_a[9].CLK
clock => registers.data_a[8].CLK
clock => registers.data_a[7].CLK
clock => registers.data_a[6].CLK
clock => registers.data_a[5].CLK
clock => registers.data_a[4].CLK
clock => registers.data_a[3].CLK
clock => registers.data_a[2].CLK
clock => registers.data_a[1].CLK
clock => registers.data_a[0].CLK
clock => registers.CLK0
rdAddress[0] => registers.waddr_a[0].DATAIN
rdAddress[0] => registers.WADDR
rdAddress[1] => registers.waddr_a[1].DATAIN
rdAddress[1] => registers.WADDR1
rdAddress[2] => registers.waddr_a[2].DATAIN
rdAddress[2] => registers.WADDR2
rdAddress[3] => registers.waddr_a[3].DATAIN
rdAddress[3] => registers.WADDR3
rdAddress[4] => ~NO_FANOUT~
rsAddress[0] => registers.RADDR
rsAddress[1] => registers.RADDR1
rsAddress[2] => registers.RADDR2
rsAddress[3] => registers.RADDR3
rsAddress[4] => ~NO_FANOUT~
rtAddress[0] => registers.PORTBRADDR
rtAddress[1] => registers.PORTBRADDR1
rtAddress[2] => registers.PORTBRADDR2
rtAddress[3] => registers.PORTBRADDR3
rtAddress[4] => ~NO_FANOUT~
data[0] => registers.data_a[0].DATAIN
data[0] => registers.DATAIN
data[1] => registers.data_a[1].DATAIN
data[1] => registers.DATAIN1
data[2] => registers.data_a[2].DATAIN
data[2] => registers.DATAIN2
data[3] => registers.data_a[3].DATAIN
data[3] => registers.DATAIN3
data[4] => registers.data_a[4].DATAIN
data[4] => registers.DATAIN4
data[5] => registers.data_a[5].DATAIN
data[5] => registers.DATAIN5
data[6] => registers.data_a[6].DATAIN
data[6] => registers.DATAIN6
data[7] => registers.data_a[7].DATAIN
data[7] => registers.DATAIN7
data[8] => registers.data_a[8].DATAIN
data[8] => registers.DATAIN8
data[9] => registers.data_a[9].DATAIN
data[9] => registers.DATAIN9
data[10] => registers.data_a[10].DATAIN
data[10] => registers.DATAIN10
data[11] => registers.data_a[11].DATAIN
data[11] => registers.DATAIN11
data[12] => registers.data_a[12].DATAIN
data[12] => registers.DATAIN12
data[13] => registers.data_a[13].DATAIN
data[13] => registers.DATAIN13
data[14] => registers.data_a[14].DATAIN
data[14] => registers.DATAIN14
data[15] => registers.data_a[15].DATAIN
data[15] => registers.DATAIN15
data[16] => registers.data_a[16].DATAIN
data[16] => registers.DATAIN16
data[17] => registers.data_a[17].DATAIN
data[17] => registers.DATAIN17
data[18] => registers.data_a[18].DATAIN
data[18] => registers.DATAIN18
data[19] => registers.data_a[19].DATAIN
data[19] => registers.DATAIN19
data[20] => registers.data_a[20].DATAIN
data[20] => registers.DATAIN20
data[21] => registers.data_a[21].DATAIN
data[21] => registers.DATAIN21
data[22] => registers.data_a[22].DATAIN
data[22] => registers.DATAIN22
data[23] => registers.data_a[23].DATAIN
data[23] => registers.DATAIN23
data[24] => registers.data_a[24].DATAIN
data[24] => registers.DATAIN24
data[25] => registers.data_a[25].DATAIN
data[25] => registers.DATAIN25
data[26] => registers.data_a[26].DATAIN
data[26] => registers.DATAIN26
data[27] => registers.data_a[27].DATAIN
data[27] => registers.DATAIN27
data[28] => registers.data_a[28].DATAIN
data[28] => registers.DATAIN28
data[29] => registers.data_a[29].DATAIN
data[29] => registers.DATAIN29
data[30] => registers.data_a[30].DATAIN
data[30] => registers.DATAIN30
data[31] => registers.data_a[31].DATAIN
data[31] => registers.DATAIN31
registerWrite => registers.we_a.DATAIN
registerWrite => registers.WE
outData1[0] <= registers.DATAOUT
outData1[1] <= registers.DATAOUT1
outData1[2] <= registers.DATAOUT2
outData1[3] <= registers.DATAOUT3
outData1[4] <= registers.DATAOUT4
outData1[5] <= registers.DATAOUT5
outData1[6] <= registers.DATAOUT6
outData1[7] <= registers.DATAOUT7
outData1[8] <= registers.DATAOUT8
outData1[9] <= registers.DATAOUT9
outData1[10] <= registers.DATAOUT10
outData1[11] <= registers.DATAOUT11
outData1[12] <= registers.DATAOUT12
outData1[13] <= registers.DATAOUT13
outData1[14] <= registers.DATAOUT14
outData1[15] <= registers.DATAOUT15
outData1[16] <= registers.DATAOUT16
outData1[17] <= registers.DATAOUT17
outData1[18] <= registers.DATAOUT18
outData1[19] <= registers.DATAOUT19
outData1[20] <= registers.DATAOUT20
outData1[21] <= registers.DATAOUT21
outData1[22] <= registers.DATAOUT22
outData1[23] <= registers.DATAOUT23
outData1[24] <= registers.DATAOUT24
outData1[25] <= registers.DATAOUT25
outData1[26] <= registers.DATAOUT26
outData1[27] <= registers.DATAOUT27
outData1[28] <= registers.DATAOUT28
outData1[29] <= registers.DATAOUT29
outData1[30] <= registers.DATAOUT30
outData1[31] <= registers.DATAOUT31
outData2[0] <= registers.PORTBDATAOUT
outData2[1] <= registers.PORTBDATAOUT1
outData2[2] <= registers.PORTBDATAOUT2
outData2[3] <= registers.PORTBDATAOUT3
outData2[4] <= registers.PORTBDATAOUT4
outData2[5] <= registers.PORTBDATAOUT5
outData2[6] <= registers.PORTBDATAOUT6
outData2[7] <= registers.PORTBDATAOUT7
outData2[8] <= registers.PORTBDATAOUT8
outData2[9] <= registers.PORTBDATAOUT9
outData2[10] <= registers.PORTBDATAOUT10
outData2[11] <= registers.PORTBDATAOUT11
outData2[12] <= registers.PORTBDATAOUT12
outData2[13] <= registers.PORTBDATAOUT13
outData2[14] <= registers.PORTBDATAOUT14
outData2[15] <= registers.PORTBDATAOUT15
outData2[16] <= registers.PORTBDATAOUT16
outData2[17] <= registers.PORTBDATAOUT17
outData2[18] <= registers.PORTBDATAOUT18
outData2[19] <= registers.PORTBDATAOUT19
outData2[20] <= registers.PORTBDATAOUT20
outData2[21] <= registers.PORTBDATAOUT21
outData2[22] <= registers.PORTBDATAOUT22
outData2[23] <= registers.PORTBDATAOUT23
outData2[24] <= registers.PORTBDATAOUT24
outData2[25] <= registers.PORTBDATAOUT25
outData2[26] <= registers.PORTBDATAOUT26
outData2[27] <= registers.PORTBDATAOUT27
outData2[28] <= registers.PORTBDATAOUT28
outData2[29] <= registers.PORTBDATAOUT29
outData2[30] <= registers.PORTBDATAOUT30
outData2[31] <= registers.PORTBDATAOUT31


|Datapath|Extender21Bits:instance_Extender21Bits
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[20] => out[31].DATAIN
in[20] => out[30].DATAIN
in[20] => out[29].DATAIN
in[20] => out[28].DATAIN
in[20] => out[27].DATAIN
in[20] => out[26].DATAIN
in[20] => out[25].DATAIN
in[20] => out[24].DATAIN
in[20] => out[23].DATAIN
in[20] => out[22].DATAIN
in[20] => out[21].DATAIN
out[0] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= in[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= in[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= in[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= in[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= in[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= in[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= in[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= in[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= in[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= in[20].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= in[20].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= in[20].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= in[20].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= in[20].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= in[20].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= in[20].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= in[20].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= in[20].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= in[20].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= in[20].DB_MAX_OUTPUT_PORT_TYPE


|Datapath|muxOperand2:instance_muxOperand2
mux[0] => Equal0.IN0
mux[0] => Equal1.IN3
mux[1] => Equal0.IN3
mux[1] => Equal1.IN0
mux[2] => Equal0.IN2
mux[2] => Equal1.IN2
mux[3] => Equal0.IN1
mux[3] => Equal1.IN1
rt[0] => out.DATAB
rt[1] => out.DATAB
rt[2] => out.DATAB
rt[3] => out.DATAB
rt[4] => out.DATAB
rt[5] => out.DATAB
rt[6] => out.DATAB
rt[7] => out.DATAB
rt[8] => out.DATAB
rt[9] => out.DATAB
rt[10] => out.DATAB
rt[11] => out.DATAB
rt[12] => out.DATAB
rt[13] => out.DATAB
rt[14] => out.DATAB
rt[15] => out.DATAB
rt[16] => out.DATAB
rt[17] => out.DATAB
rt[18] => out.DATAB
rt[19] => out.DATAB
rt[20] => out.DATAB
rt[21] => out.DATAB
rt[22] => out.DATAB
rt[23] => out.DATAB
rt[24] => out.DATAB
rt[25] => out.DATAB
rt[26] => out.DATAB
rt[27] => out.DATAB
rt[28] => out.DATAB
rt[29] => out.DATAB
rt[30] => out.DATAB
rt[31] => out.DATAB
immediate21Extended[0] => out.DATAB
immediate21Extended[1] => out.DATAB
immediate21Extended[2] => out.DATAB
immediate21Extended[3] => out.DATAB
immediate21Extended[4] => out.DATAB
immediate21Extended[5] => out.DATAB
immediate21Extended[6] => out.DATAB
immediate21Extended[7] => out.DATAB
immediate21Extended[8] => out.DATAB
immediate21Extended[9] => out.DATAB
immediate21Extended[10] => out.DATAB
immediate21Extended[11] => out.DATAB
immediate21Extended[12] => out.DATAB
immediate21Extended[13] => out.DATAB
immediate21Extended[14] => out.DATAB
immediate21Extended[15] => out.DATAB
immediate21Extended[16] => out.DATAB
immediate21Extended[17] => out.DATAB
immediate21Extended[18] => out.DATAB
immediate21Extended[19] => out.DATAB
immediate21Extended[20] => out.DATAB
immediate21Extended[21] => out.DATAB
immediate21Extended[22] => out.DATAB
immediate21Extended[23] => out.DATAB
immediate21Extended[24] => out.DATAB
immediate21Extended[25] => out.DATAB
immediate21Extended[26] => out.DATAB
immediate21Extended[27] => out.DATAB
immediate21Extended[28] => out.DATAB
immediate21Extended[29] => out.DATAB
immediate21Extended[30] => out.DATAB
immediate21Extended[31] => out.DATAB
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|ALU:instance_ALU
controlALU[0] => Equal0.IN0
controlALU[0] => Equal1.IN6
controlALU[0] => Equal2.IN1
controlALU[0] => Equal3.IN6
controlALU[0] => Equal4.IN1
controlALU[0] => Equal5.IN6
controlALU[0] => Equal6.IN2
controlALU[0] => Equal7.IN6
controlALU[0] => Equal8.IN1
controlALU[0] => Equal9.IN6
controlALU[0] => Equal10.IN2
controlALU[0] => Equal11.IN6
controlALU[0] => Equal12.IN2
controlALU[0] => Equal13.IN6
controlALU[0] => Equal14.IN3
controlALU[0] => Equal15.IN6
controlALU[0] => Equal16.IN2
controlALU[0] => Equal17.IN6
controlALU[0] => Equal18.IN3
controlALU[0] => Equal19.IN6
controlALU[0] => Equal20.IN2
controlALU[0] => Equal21.IN6
controlALU[0] => Equal23.IN3
controlALU[1] => Equal0.IN6
controlALU[1] => Equal1.IN0
controlALU[1] => Equal2.IN0
controlALU[1] => Equal3.IN5
controlALU[1] => Equal4.IN6
controlALU[1] => Equal5.IN1
controlALU[1] => Equal6.IN1
controlALU[1] => Equal7.IN5
controlALU[1] => Equal8.IN6
controlALU[1] => Equal9.IN1
controlALU[1] => Equal10.IN1
controlALU[1] => Equal11.IN5
controlALU[1] => Equal12.IN6
controlALU[1] => Equal13.IN2
controlALU[1] => Equal14.IN2
controlALU[1] => Equal15.IN5
controlALU[1] => Equal16.IN6
controlALU[1] => Equal17.IN2
controlALU[1] => Equal18.IN2
controlALU[1] => Equal19.IN5
controlALU[1] => Equal20.IN6
controlALU[1] => Equal21.IN2
controlALU[1] => Equal23.IN2
controlALU[2] => Equal0.IN5
controlALU[2] => Equal1.IN5
controlALU[2] => Equal2.IN6
controlALU[2] => Equal3.IN0
controlALU[2] => Equal4.IN0
controlALU[2] => Equal5.IN0
controlALU[2] => Equal6.IN0
controlALU[2] => Equal7.IN4
controlALU[2] => Equal8.IN5
controlALU[2] => Equal9.IN5
controlALU[2] => Equal10.IN6
controlALU[2] => Equal11.IN1
controlALU[2] => Equal12.IN1
controlALU[2] => Equal13.IN1
controlALU[2] => Equal14.IN1
controlALU[2] => Equal15.IN4
controlALU[2] => Equal16.IN1
controlALU[2] => Equal17.IN1
controlALU[2] => Equal18.IN1
controlALU[2] => Equal19.IN4
controlALU[2] => Equal20.IN5
controlALU[2] => Equal21.IN5
controlALU[2] => Equal23.IN6
controlALU[3] => Equal0.IN4
controlALU[3] => Equal1.IN4
controlALU[3] => Equal2.IN5
controlALU[3] => Equal3.IN4
controlALU[3] => Equal4.IN5
controlALU[3] => Equal5.IN5
controlALU[3] => Equal6.IN6
controlALU[3] => Equal7.IN0
controlALU[3] => Equal8.IN0
controlALU[3] => Equal9.IN0
controlALU[3] => Equal10.IN0
controlALU[3] => Equal11.IN0
controlALU[3] => Equal12.IN0
controlALU[3] => Equal13.IN0
controlALU[3] => Equal14.IN0
controlALU[3] => Equal15.IN3
controlALU[3] => Equal16.IN5
controlALU[3] => Equal17.IN5
controlALU[3] => Equal18.IN6
controlALU[3] => Equal19.IN1
controlALU[3] => Equal20.IN1
controlALU[3] => Equal21.IN1
controlALU[3] => Equal23.IN1
controlALU[4] => Equal0.IN3
controlALU[4] => Equal1.IN3
controlALU[4] => Equal2.IN4
controlALU[4] => Equal3.IN3
controlALU[4] => Equal4.IN4
controlALU[4] => Equal5.IN4
controlALU[4] => Equal6.IN5
controlALU[4] => Equal7.IN3
controlALU[4] => Equal8.IN4
controlALU[4] => Equal9.IN4
controlALU[4] => Equal10.IN5
controlALU[4] => Equal11.IN4
controlALU[4] => Equal12.IN5
controlALU[4] => Equal13.IN5
controlALU[4] => Equal14.IN6
controlALU[4] => Equal15.IN0
controlALU[4] => Equal16.IN0
controlALU[4] => Equal17.IN0
controlALU[4] => Equal18.IN0
controlALU[4] => Equal19.IN0
controlALU[4] => Equal20.IN0
controlALU[4] => Equal21.IN0
controlALU[4] => Equal23.IN0
controlALU[5] => Equal0.IN2
controlALU[5] => Equal1.IN2
controlALU[5] => Equal2.IN3
controlALU[5] => Equal3.IN2
controlALU[5] => Equal4.IN3
controlALU[5] => Equal5.IN3
controlALU[5] => Equal6.IN4
controlALU[5] => Equal7.IN2
controlALU[5] => Equal8.IN3
controlALU[5] => Equal9.IN3
controlALU[5] => Equal10.IN4
controlALU[5] => Equal11.IN3
controlALU[5] => Equal12.IN4
controlALU[5] => Equal13.IN4
controlALU[5] => Equal14.IN5
controlALU[5] => Equal15.IN2
controlALU[5] => Equal16.IN4
controlALU[5] => Equal17.IN4
controlALU[5] => Equal18.IN5
controlALU[5] => Equal19.IN3
controlALU[5] => Equal20.IN4
controlALU[5] => Equal21.IN4
controlALU[5] => Equal23.IN5
rs[0] => Add0.IN32
rs[0] => Add1.IN64
rs[0] => Mult0.IN31
rs[0] => Div0.IN31
rs[0] => Mod0.IN31
rs[0] => outALU.IN0
rs[0] => outALU.IN0
rs[0] => outALU.IN0
rs[0] => ShiftLeft0.IN32
rs[0] => ShiftRight0.IN32
rs[0] => LessThan0.IN32
rs[0] => LessThan1.IN32
rs[0] => LessThan2.IN32
rs[0] => LessThan3.IN32
rs[0] => Equal22.IN31
rs[0] => outALU.DATAB
rs[0] => outALU.DATAB
rs[1] => Add0.IN31
rs[1] => Add1.IN63
rs[1] => Mult0.IN30
rs[1] => Div0.IN30
rs[1] => Mod0.IN30
rs[1] => outALU.IN0
rs[1] => outALU.IN0
rs[1] => outALU.IN0
rs[1] => ShiftLeft0.IN31
rs[1] => ShiftRight0.IN31
rs[1] => LessThan0.IN31
rs[1] => LessThan1.IN31
rs[1] => LessThan2.IN31
rs[1] => LessThan3.IN31
rs[1] => Equal22.IN30
rs[1] => outALU.DATAB
rs[1] => outALU.DATAB
rs[2] => Add0.IN30
rs[2] => Add1.IN62
rs[2] => Mult0.IN29
rs[2] => Div0.IN29
rs[2] => Mod0.IN29
rs[2] => outALU.IN0
rs[2] => outALU.IN0
rs[2] => outALU.IN0
rs[2] => ShiftLeft0.IN30
rs[2] => ShiftRight0.IN30
rs[2] => LessThan0.IN30
rs[2] => LessThan1.IN30
rs[2] => LessThan2.IN30
rs[2] => LessThan3.IN30
rs[2] => Equal22.IN29
rs[2] => outALU.DATAB
rs[2] => outALU.DATAB
rs[3] => Add0.IN29
rs[3] => Add1.IN61
rs[3] => Mult0.IN28
rs[3] => Div0.IN28
rs[3] => Mod0.IN28
rs[3] => outALU.IN0
rs[3] => outALU.IN0
rs[3] => outALU.IN0
rs[3] => ShiftLeft0.IN29
rs[3] => ShiftRight0.IN29
rs[3] => LessThan0.IN29
rs[3] => LessThan1.IN29
rs[3] => LessThan2.IN29
rs[3] => LessThan3.IN29
rs[3] => Equal22.IN28
rs[3] => outALU.DATAB
rs[3] => outALU.DATAB
rs[4] => Add0.IN28
rs[4] => Add1.IN60
rs[4] => Mult0.IN27
rs[4] => Div0.IN27
rs[4] => Mod0.IN27
rs[4] => outALU.IN0
rs[4] => outALU.IN0
rs[4] => outALU.IN0
rs[4] => ShiftLeft0.IN28
rs[4] => ShiftRight0.IN28
rs[4] => LessThan0.IN28
rs[4] => LessThan1.IN28
rs[4] => LessThan2.IN28
rs[4] => LessThan3.IN28
rs[4] => Equal22.IN27
rs[4] => outALU.DATAB
rs[4] => outALU.DATAB
rs[5] => Add0.IN27
rs[5] => Add1.IN59
rs[5] => Mult0.IN26
rs[5] => Div0.IN26
rs[5] => Mod0.IN26
rs[5] => outALU.IN0
rs[5] => outALU.IN0
rs[5] => outALU.IN0
rs[5] => ShiftLeft0.IN27
rs[5] => ShiftRight0.IN27
rs[5] => LessThan0.IN27
rs[5] => LessThan1.IN27
rs[5] => LessThan2.IN27
rs[5] => LessThan3.IN27
rs[5] => Equal22.IN26
rs[5] => outALU.DATAB
rs[5] => outALU.DATAB
rs[6] => Add0.IN26
rs[6] => Add1.IN58
rs[6] => Mult0.IN25
rs[6] => Div0.IN25
rs[6] => Mod0.IN25
rs[6] => outALU.IN0
rs[6] => outALU.IN0
rs[6] => outALU.IN0
rs[6] => ShiftLeft0.IN26
rs[6] => ShiftRight0.IN26
rs[6] => LessThan0.IN26
rs[6] => LessThan1.IN26
rs[6] => LessThan2.IN26
rs[6] => LessThan3.IN26
rs[6] => Equal22.IN25
rs[6] => outALU.DATAB
rs[6] => outALU.DATAB
rs[7] => Add0.IN25
rs[7] => Add1.IN57
rs[7] => Mult0.IN24
rs[7] => Div0.IN24
rs[7] => Mod0.IN24
rs[7] => outALU.IN0
rs[7] => outALU.IN0
rs[7] => outALU.IN0
rs[7] => ShiftLeft0.IN25
rs[7] => ShiftRight0.IN25
rs[7] => LessThan0.IN25
rs[7] => LessThan1.IN25
rs[7] => LessThan2.IN25
rs[7] => LessThan3.IN25
rs[7] => Equal22.IN24
rs[7] => outALU.DATAB
rs[7] => outALU.DATAB
rs[8] => Add0.IN24
rs[8] => Add1.IN56
rs[8] => Mult0.IN23
rs[8] => Div0.IN23
rs[8] => Mod0.IN23
rs[8] => outALU.IN0
rs[8] => outALU.IN0
rs[8] => outALU.IN0
rs[8] => ShiftLeft0.IN24
rs[8] => ShiftRight0.IN24
rs[8] => LessThan0.IN24
rs[8] => LessThan1.IN24
rs[8] => LessThan2.IN24
rs[8] => LessThan3.IN24
rs[8] => Equal22.IN23
rs[8] => outALU.DATAB
rs[8] => outALU.DATAB
rs[9] => Add0.IN23
rs[9] => Add1.IN55
rs[9] => Mult0.IN22
rs[9] => Div0.IN22
rs[9] => Mod0.IN22
rs[9] => outALU.IN0
rs[9] => outALU.IN0
rs[9] => outALU.IN0
rs[9] => ShiftLeft0.IN23
rs[9] => ShiftRight0.IN23
rs[9] => LessThan0.IN23
rs[9] => LessThan1.IN23
rs[9] => LessThan2.IN23
rs[9] => LessThan3.IN23
rs[9] => Equal22.IN22
rs[9] => outALU.DATAB
rs[9] => outALU.DATAB
rs[10] => Add0.IN22
rs[10] => Add1.IN54
rs[10] => Mult0.IN21
rs[10] => Div0.IN21
rs[10] => Mod0.IN21
rs[10] => outALU.IN0
rs[10] => outALU.IN0
rs[10] => outALU.IN0
rs[10] => ShiftLeft0.IN22
rs[10] => ShiftRight0.IN22
rs[10] => LessThan0.IN22
rs[10] => LessThan1.IN22
rs[10] => LessThan2.IN22
rs[10] => LessThan3.IN22
rs[10] => Equal22.IN21
rs[10] => outALU.DATAB
rs[10] => outALU.DATAB
rs[11] => Add0.IN21
rs[11] => Add1.IN53
rs[11] => Mult0.IN20
rs[11] => Div0.IN20
rs[11] => Mod0.IN20
rs[11] => outALU.IN0
rs[11] => outALU.IN0
rs[11] => outALU.IN0
rs[11] => ShiftLeft0.IN21
rs[11] => ShiftRight0.IN21
rs[11] => LessThan0.IN21
rs[11] => LessThan1.IN21
rs[11] => LessThan2.IN21
rs[11] => LessThan3.IN21
rs[11] => Equal22.IN20
rs[11] => outALU.DATAB
rs[11] => outALU.DATAB
rs[12] => Add0.IN20
rs[12] => Add1.IN52
rs[12] => Mult0.IN19
rs[12] => Div0.IN19
rs[12] => Mod0.IN19
rs[12] => outALU.IN0
rs[12] => outALU.IN0
rs[12] => outALU.IN0
rs[12] => ShiftLeft0.IN20
rs[12] => ShiftRight0.IN20
rs[12] => LessThan0.IN20
rs[12] => LessThan1.IN20
rs[12] => LessThan2.IN20
rs[12] => LessThan3.IN20
rs[12] => Equal22.IN19
rs[12] => outALU.DATAB
rs[12] => outALU.DATAB
rs[13] => Add0.IN19
rs[13] => Add1.IN51
rs[13] => Mult0.IN18
rs[13] => Div0.IN18
rs[13] => Mod0.IN18
rs[13] => outALU.IN0
rs[13] => outALU.IN0
rs[13] => outALU.IN0
rs[13] => ShiftLeft0.IN19
rs[13] => ShiftRight0.IN19
rs[13] => LessThan0.IN19
rs[13] => LessThan1.IN19
rs[13] => LessThan2.IN19
rs[13] => LessThan3.IN19
rs[13] => Equal22.IN18
rs[13] => outALU.DATAB
rs[13] => outALU.DATAB
rs[14] => Add0.IN18
rs[14] => Add1.IN50
rs[14] => Mult0.IN17
rs[14] => Div0.IN17
rs[14] => Mod0.IN17
rs[14] => outALU.IN0
rs[14] => outALU.IN0
rs[14] => outALU.IN0
rs[14] => ShiftLeft0.IN18
rs[14] => ShiftRight0.IN18
rs[14] => LessThan0.IN18
rs[14] => LessThan1.IN18
rs[14] => LessThan2.IN18
rs[14] => LessThan3.IN18
rs[14] => Equal22.IN17
rs[14] => outALU.DATAB
rs[14] => outALU.DATAB
rs[15] => Add0.IN17
rs[15] => Add1.IN49
rs[15] => Mult0.IN16
rs[15] => Div0.IN16
rs[15] => Mod0.IN16
rs[15] => outALU.IN0
rs[15] => outALU.IN0
rs[15] => outALU.IN0
rs[15] => ShiftLeft0.IN17
rs[15] => ShiftRight0.IN17
rs[15] => LessThan0.IN17
rs[15] => LessThan1.IN17
rs[15] => LessThan2.IN17
rs[15] => LessThan3.IN17
rs[15] => Equal22.IN16
rs[15] => outALU.DATAB
rs[15] => outALU.DATAB
rs[16] => Add0.IN16
rs[16] => Add1.IN48
rs[16] => Mult0.IN15
rs[16] => Div0.IN15
rs[16] => Mod0.IN15
rs[16] => outALU.IN0
rs[16] => outALU.IN0
rs[16] => outALU.IN0
rs[16] => ShiftLeft0.IN16
rs[16] => ShiftRight0.IN16
rs[16] => LessThan0.IN16
rs[16] => LessThan1.IN16
rs[16] => LessThan2.IN16
rs[16] => LessThan3.IN16
rs[16] => Equal22.IN15
rs[16] => outALU.DATAB
rs[16] => outALU.DATAB
rs[17] => Add0.IN15
rs[17] => Add1.IN47
rs[17] => Mult0.IN14
rs[17] => Div0.IN14
rs[17] => Mod0.IN14
rs[17] => outALU.IN0
rs[17] => outALU.IN0
rs[17] => outALU.IN0
rs[17] => ShiftLeft0.IN15
rs[17] => ShiftRight0.IN15
rs[17] => LessThan0.IN15
rs[17] => LessThan1.IN15
rs[17] => LessThan2.IN15
rs[17] => LessThan3.IN15
rs[17] => Equal22.IN14
rs[17] => outALU.DATAB
rs[17] => outALU.DATAB
rs[18] => Add0.IN14
rs[18] => Add1.IN46
rs[18] => Mult0.IN13
rs[18] => Div0.IN13
rs[18] => Mod0.IN13
rs[18] => outALU.IN0
rs[18] => outALU.IN0
rs[18] => outALU.IN0
rs[18] => ShiftLeft0.IN14
rs[18] => ShiftRight0.IN14
rs[18] => LessThan0.IN14
rs[18] => LessThan1.IN14
rs[18] => LessThan2.IN14
rs[18] => LessThan3.IN14
rs[18] => Equal22.IN13
rs[18] => outALU.DATAB
rs[18] => outALU.DATAB
rs[19] => Add0.IN13
rs[19] => Add1.IN45
rs[19] => Mult0.IN12
rs[19] => Div0.IN12
rs[19] => Mod0.IN12
rs[19] => outALU.IN0
rs[19] => outALU.IN0
rs[19] => outALU.IN0
rs[19] => ShiftLeft0.IN13
rs[19] => ShiftRight0.IN13
rs[19] => LessThan0.IN13
rs[19] => LessThan1.IN13
rs[19] => LessThan2.IN13
rs[19] => LessThan3.IN13
rs[19] => Equal22.IN12
rs[19] => outALU.DATAB
rs[19] => outALU.DATAB
rs[20] => Add0.IN12
rs[20] => Add1.IN44
rs[20] => Mult0.IN11
rs[20] => Div0.IN11
rs[20] => Mod0.IN11
rs[20] => outALU.IN0
rs[20] => outALU.IN0
rs[20] => outALU.IN0
rs[20] => ShiftLeft0.IN12
rs[20] => ShiftRight0.IN12
rs[20] => LessThan0.IN12
rs[20] => LessThan1.IN12
rs[20] => LessThan2.IN12
rs[20] => LessThan3.IN12
rs[20] => Equal22.IN11
rs[20] => outALU.DATAB
rs[20] => outALU.DATAB
rs[21] => Add0.IN11
rs[21] => Add1.IN43
rs[21] => Mult0.IN10
rs[21] => Div0.IN10
rs[21] => Mod0.IN10
rs[21] => outALU.IN0
rs[21] => outALU.IN0
rs[21] => outALU.IN0
rs[21] => ShiftLeft0.IN11
rs[21] => ShiftRight0.IN11
rs[21] => LessThan0.IN11
rs[21] => LessThan1.IN11
rs[21] => LessThan2.IN11
rs[21] => LessThan3.IN11
rs[21] => Equal22.IN10
rs[21] => outALU.DATAB
rs[21] => outALU.DATAB
rs[22] => Add0.IN10
rs[22] => Add1.IN42
rs[22] => Mult0.IN9
rs[22] => Div0.IN9
rs[22] => Mod0.IN9
rs[22] => outALU.IN0
rs[22] => outALU.IN0
rs[22] => outALU.IN0
rs[22] => ShiftLeft0.IN10
rs[22] => ShiftRight0.IN10
rs[22] => LessThan0.IN10
rs[22] => LessThan1.IN10
rs[22] => LessThan2.IN10
rs[22] => LessThan3.IN10
rs[22] => Equal22.IN9
rs[22] => outALU.DATAB
rs[22] => outALU.DATAB
rs[23] => Add0.IN9
rs[23] => Add1.IN41
rs[23] => Mult0.IN8
rs[23] => Div0.IN8
rs[23] => Mod0.IN8
rs[23] => outALU.IN0
rs[23] => outALU.IN0
rs[23] => outALU.IN0
rs[23] => ShiftLeft0.IN9
rs[23] => ShiftRight0.IN9
rs[23] => LessThan0.IN9
rs[23] => LessThan1.IN9
rs[23] => LessThan2.IN9
rs[23] => LessThan3.IN9
rs[23] => Equal22.IN8
rs[23] => outALU.DATAB
rs[23] => outALU.DATAB
rs[24] => Add0.IN8
rs[24] => Add1.IN40
rs[24] => Mult0.IN7
rs[24] => Div0.IN7
rs[24] => Mod0.IN7
rs[24] => outALU.IN0
rs[24] => outALU.IN0
rs[24] => outALU.IN0
rs[24] => ShiftLeft0.IN8
rs[24] => ShiftRight0.IN8
rs[24] => LessThan0.IN8
rs[24] => LessThan1.IN8
rs[24] => LessThan2.IN8
rs[24] => LessThan3.IN8
rs[24] => Equal22.IN7
rs[24] => outALU.DATAB
rs[24] => outALU.DATAB
rs[25] => Add0.IN7
rs[25] => Add1.IN39
rs[25] => Mult0.IN6
rs[25] => Div0.IN6
rs[25] => Mod0.IN6
rs[25] => outALU.IN0
rs[25] => outALU.IN0
rs[25] => outALU.IN0
rs[25] => ShiftLeft0.IN7
rs[25] => ShiftRight0.IN7
rs[25] => LessThan0.IN7
rs[25] => LessThan1.IN7
rs[25] => LessThan2.IN7
rs[25] => LessThan3.IN7
rs[25] => Equal22.IN6
rs[25] => outALU.DATAB
rs[25] => outALU.DATAB
rs[26] => Add0.IN6
rs[26] => Add1.IN38
rs[26] => Mult0.IN5
rs[26] => Div0.IN5
rs[26] => Mod0.IN5
rs[26] => outALU.IN0
rs[26] => outALU.IN0
rs[26] => outALU.IN0
rs[26] => ShiftLeft0.IN6
rs[26] => ShiftRight0.IN6
rs[26] => LessThan0.IN6
rs[26] => LessThan1.IN6
rs[26] => LessThan2.IN6
rs[26] => LessThan3.IN6
rs[26] => Equal22.IN5
rs[26] => outALU.DATAB
rs[26] => outALU.DATAB
rs[27] => Add0.IN5
rs[27] => Add1.IN37
rs[27] => Mult0.IN4
rs[27] => Div0.IN4
rs[27] => Mod0.IN4
rs[27] => outALU.IN0
rs[27] => outALU.IN0
rs[27] => outALU.IN0
rs[27] => ShiftLeft0.IN5
rs[27] => ShiftRight0.IN5
rs[27] => LessThan0.IN5
rs[27] => LessThan1.IN5
rs[27] => LessThan2.IN5
rs[27] => LessThan3.IN5
rs[27] => Equal22.IN4
rs[27] => outALU.DATAB
rs[27] => outALU.DATAB
rs[28] => Add0.IN4
rs[28] => Add1.IN36
rs[28] => Mult0.IN3
rs[28] => Div0.IN3
rs[28] => Mod0.IN3
rs[28] => outALU.IN0
rs[28] => outALU.IN0
rs[28] => outALU.IN0
rs[28] => ShiftLeft0.IN4
rs[28] => ShiftRight0.IN4
rs[28] => LessThan0.IN4
rs[28] => LessThan1.IN4
rs[28] => LessThan2.IN4
rs[28] => LessThan3.IN4
rs[28] => Equal22.IN3
rs[28] => outALU.DATAB
rs[28] => outALU.DATAB
rs[29] => Add0.IN3
rs[29] => Add1.IN35
rs[29] => Mult0.IN2
rs[29] => Div0.IN2
rs[29] => Mod0.IN2
rs[29] => outALU.IN0
rs[29] => outALU.IN0
rs[29] => outALU.IN0
rs[29] => ShiftLeft0.IN3
rs[29] => ShiftRight0.IN3
rs[29] => LessThan0.IN3
rs[29] => LessThan1.IN3
rs[29] => LessThan2.IN3
rs[29] => LessThan3.IN3
rs[29] => Equal22.IN2
rs[29] => outALU.DATAB
rs[29] => outALU.DATAB
rs[30] => Add0.IN2
rs[30] => Add1.IN34
rs[30] => Mult0.IN1
rs[30] => Div0.IN1
rs[30] => Mod0.IN1
rs[30] => outALU.IN0
rs[30] => outALU.IN0
rs[30] => outALU.IN0
rs[30] => ShiftLeft0.IN2
rs[30] => ShiftRight0.IN2
rs[30] => LessThan0.IN2
rs[30] => LessThan1.IN2
rs[30] => LessThan2.IN2
rs[30] => LessThan3.IN2
rs[30] => Equal22.IN1
rs[30] => outALU.DATAB
rs[30] => outALU.DATAB
rs[31] => Add0.IN1
rs[31] => Add1.IN33
rs[31] => Mult0.IN0
rs[31] => Div0.IN0
rs[31] => Mod0.IN0
rs[31] => outALU.IN0
rs[31] => outALU.IN0
rs[31] => outALU.IN0
rs[31] => ShiftLeft0.IN1
rs[31] => ShiftRight0.IN1
rs[31] => LessThan0.IN1
rs[31] => LessThan1.IN1
rs[31] => LessThan2.IN1
rs[31] => LessThan3.IN1
rs[31] => Equal22.IN0
rs[31] => outALU.DATAB
rs[31] => outALU.DATAB
rt[0] => Add0.IN64
rt[0] => Mult0.IN63
rt[0] => Div0.IN63
rt[0] => Mod0.IN63
rt[0] => outALU.IN1
rt[0] => outALU.IN1
rt[0] => outALU.IN1
rt[0] => ShiftLeft0.IN64
rt[0] => ShiftRight0.IN64
rt[0] => LessThan0.IN64
rt[0] => LessThan1.IN64
rt[0] => LessThan2.IN64
rt[0] => LessThan3.IN64
rt[0] => Equal22.IN63
rt[0] => Add1.IN32
rt[1] => Add0.IN63
rt[1] => Mult0.IN62
rt[1] => Div0.IN62
rt[1] => Mod0.IN62
rt[1] => outALU.IN1
rt[1] => outALU.IN1
rt[1] => outALU.IN1
rt[1] => ShiftLeft0.IN63
rt[1] => ShiftRight0.IN63
rt[1] => LessThan0.IN63
rt[1] => LessThan1.IN63
rt[1] => LessThan2.IN63
rt[1] => LessThan3.IN63
rt[1] => Equal22.IN62
rt[1] => Add1.IN31
rt[2] => Add0.IN62
rt[2] => Mult0.IN61
rt[2] => Div0.IN61
rt[2] => Mod0.IN61
rt[2] => outALU.IN1
rt[2] => outALU.IN1
rt[2] => outALU.IN1
rt[2] => ShiftLeft0.IN62
rt[2] => ShiftRight0.IN62
rt[2] => LessThan0.IN62
rt[2] => LessThan1.IN62
rt[2] => LessThan2.IN62
rt[2] => LessThan3.IN62
rt[2] => Equal22.IN61
rt[2] => Add1.IN30
rt[3] => Add0.IN61
rt[3] => Mult0.IN60
rt[3] => Div0.IN60
rt[3] => Mod0.IN60
rt[3] => outALU.IN1
rt[3] => outALU.IN1
rt[3] => outALU.IN1
rt[3] => ShiftLeft0.IN61
rt[3] => ShiftRight0.IN61
rt[3] => LessThan0.IN61
rt[3] => LessThan1.IN61
rt[3] => LessThan2.IN61
rt[3] => LessThan3.IN61
rt[3] => Equal22.IN60
rt[3] => Add1.IN29
rt[4] => Add0.IN60
rt[4] => Mult0.IN59
rt[4] => Div0.IN59
rt[4] => Mod0.IN59
rt[4] => outALU.IN1
rt[4] => outALU.IN1
rt[4] => outALU.IN1
rt[4] => ShiftLeft0.IN60
rt[4] => ShiftRight0.IN60
rt[4] => LessThan0.IN60
rt[4] => LessThan1.IN60
rt[4] => LessThan2.IN60
rt[4] => LessThan3.IN60
rt[4] => Equal22.IN59
rt[4] => Add1.IN28
rt[5] => Add0.IN59
rt[5] => Mult0.IN58
rt[5] => Div0.IN58
rt[5] => Mod0.IN58
rt[5] => outALU.IN1
rt[5] => outALU.IN1
rt[5] => outALU.IN1
rt[5] => ShiftLeft0.IN59
rt[5] => ShiftRight0.IN59
rt[5] => LessThan0.IN59
rt[5] => LessThan1.IN59
rt[5] => LessThan2.IN59
rt[5] => LessThan3.IN59
rt[5] => Equal22.IN58
rt[5] => Add1.IN27
rt[6] => Add0.IN58
rt[6] => Mult0.IN57
rt[6] => Div0.IN57
rt[6] => Mod0.IN57
rt[6] => outALU.IN1
rt[6] => outALU.IN1
rt[6] => outALU.IN1
rt[6] => ShiftLeft0.IN58
rt[6] => ShiftRight0.IN58
rt[6] => LessThan0.IN58
rt[6] => LessThan1.IN58
rt[6] => LessThan2.IN58
rt[6] => LessThan3.IN58
rt[6] => Equal22.IN57
rt[6] => Add1.IN26
rt[7] => Add0.IN57
rt[7] => Mult0.IN56
rt[7] => Div0.IN56
rt[7] => Mod0.IN56
rt[7] => outALU.IN1
rt[7] => outALU.IN1
rt[7] => outALU.IN1
rt[7] => ShiftLeft0.IN57
rt[7] => ShiftRight0.IN57
rt[7] => LessThan0.IN57
rt[7] => LessThan1.IN57
rt[7] => LessThan2.IN57
rt[7] => LessThan3.IN57
rt[7] => Equal22.IN56
rt[7] => Add1.IN25
rt[8] => Add0.IN56
rt[8] => Mult0.IN55
rt[8] => Div0.IN55
rt[8] => Mod0.IN55
rt[8] => outALU.IN1
rt[8] => outALU.IN1
rt[8] => outALU.IN1
rt[8] => ShiftLeft0.IN56
rt[8] => ShiftRight0.IN56
rt[8] => LessThan0.IN56
rt[8] => LessThan1.IN56
rt[8] => LessThan2.IN56
rt[8] => LessThan3.IN56
rt[8] => Equal22.IN55
rt[8] => Add1.IN24
rt[9] => Add0.IN55
rt[9] => Mult0.IN54
rt[9] => Div0.IN54
rt[9] => Mod0.IN54
rt[9] => outALU.IN1
rt[9] => outALU.IN1
rt[9] => outALU.IN1
rt[9] => ShiftLeft0.IN55
rt[9] => ShiftRight0.IN55
rt[9] => LessThan0.IN55
rt[9] => LessThan1.IN55
rt[9] => LessThan2.IN55
rt[9] => LessThan3.IN55
rt[9] => Equal22.IN54
rt[9] => Add1.IN23
rt[10] => Add0.IN54
rt[10] => Mult0.IN53
rt[10] => Div0.IN53
rt[10] => Mod0.IN53
rt[10] => outALU.IN1
rt[10] => outALU.IN1
rt[10] => outALU.IN1
rt[10] => ShiftLeft0.IN54
rt[10] => ShiftRight0.IN54
rt[10] => LessThan0.IN54
rt[10] => LessThan1.IN54
rt[10] => LessThan2.IN54
rt[10] => LessThan3.IN54
rt[10] => Equal22.IN53
rt[10] => Add1.IN22
rt[11] => Add0.IN53
rt[11] => Mult0.IN52
rt[11] => Div0.IN52
rt[11] => Mod0.IN52
rt[11] => outALU.IN1
rt[11] => outALU.IN1
rt[11] => outALU.IN1
rt[11] => ShiftLeft0.IN53
rt[11] => ShiftRight0.IN53
rt[11] => LessThan0.IN53
rt[11] => LessThan1.IN53
rt[11] => LessThan2.IN53
rt[11] => LessThan3.IN53
rt[11] => Equal22.IN52
rt[11] => Add1.IN21
rt[12] => Add0.IN52
rt[12] => Mult0.IN51
rt[12] => Div0.IN51
rt[12] => Mod0.IN51
rt[12] => outALU.IN1
rt[12] => outALU.IN1
rt[12] => outALU.IN1
rt[12] => ShiftLeft0.IN52
rt[12] => ShiftRight0.IN52
rt[12] => LessThan0.IN52
rt[12] => LessThan1.IN52
rt[12] => LessThan2.IN52
rt[12] => LessThan3.IN52
rt[12] => Equal22.IN51
rt[12] => Add1.IN20
rt[13] => Add0.IN51
rt[13] => Mult0.IN50
rt[13] => Div0.IN50
rt[13] => Mod0.IN50
rt[13] => outALU.IN1
rt[13] => outALU.IN1
rt[13] => outALU.IN1
rt[13] => ShiftLeft0.IN51
rt[13] => ShiftRight0.IN51
rt[13] => LessThan0.IN51
rt[13] => LessThan1.IN51
rt[13] => LessThan2.IN51
rt[13] => LessThan3.IN51
rt[13] => Equal22.IN50
rt[13] => Add1.IN19
rt[14] => Add0.IN50
rt[14] => Mult0.IN49
rt[14] => Div0.IN49
rt[14] => Mod0.IN49
rt[14] => outALU.IN1
rt[14] => outALU.IN1
rt[14] => outALU.IN1
rt[14] => ShiftLeft0.IN50
rt[14] => ShiftRight0.IN50
rt[14] => LessThan0.IN50
rt[14] => LessThan1.IN50
rt[14] => LessThan2.IN50
rt[14] => LessThan3.IN50
rt[14] => Equal22.IN49
rt[14] => Add1.IN18
rt[15] => Add0.IN49
rt[15] => Mult0.IN48
rt[15] => Div0.IN48
rt[15] => Mod0.IN48
rt[15] => outALU.IN1
rt[15] => outALU.IN1
rt[15] => outALU.IN1
rt[15] => ShiftLeft0.IN49
rt[15] => ShiftRight0.IN49
rt[15] => LessThan0.IN49
rt[15] => LessThan1.IN49
rt[15] => LessThan2.IN49
rt[15] => LessThan3.IN49
rt[15] => Equal22.IN48
rt[15] => Add1.IN17
rt[16] => Add0.IN48
rt[16] => Mult0.IN47
rt[16] => Div0.IN47
rt[16] => Mod0.IN47
rt[16] => outALU.IN1
rt[16] => outALU.IN1
rt[16] => outALU.IN1
rt[16] => ShiftLeft0.IN48
rt[16] => ShiftRight0.IN48
rt[16] => LessThan0.IN48
rt[16] => LessThan1.IN48
rt[16] => LessThan2.IN48
rt[16] => LessThan3.IN48
rt[16] => Equal22.IN47
rt[16] => Add1.IN16
rt[17] => Add0.IN47
rt[17] => Mult0.IN46
rt[17] => Div0.IN46
rt[17] => Mod0.IN46
rt[17] => outALU.IN1
rt[17] => outALU.IN1
rt[17] => outALU.IN1
rt[17] => ShiftLeft0.IN47
rt[17] => ShiftRight0.IN47
rt[17] => LessThan0.IN47
rt[17] => LessThan1.IN47
rt[17] => LessThan2.IN47
rt[17] => LessThan3.IN47
rt[17] => Equal22.IN46
rt[17] => Add1.IN15
rt[18] => Add0.IN46
rt[18] => Mult0.IN45
rt[18] => Div0.IN45
rt[18] => Mod0.IN45
rt[18] => outALU.IN1
rt[18] => outALU.IN1
rt[18] => outALU.IN1
rt[18] => ShiftLeft0.IN46
rt[18] => ShiftRight0.IN46
rt[18] => LessThan0.IN46
rt[18] => LessThan1.IN46
rt[18] => LessThan2.IN46
rt[18] => LessThan3.IN46
rt[18] => Equal22.IN45
rt[18] => Add1.IN14
rt[19] => Add0.IN45
rt[19] => Mult0.IN44
rt[19] => Div0.IN44
rt[19] => Mod0.IN44
rt[19] => outALU.IN1
rt[19] => outALU.IN1
rt[19] => outALU.IN1
rt[19] => ShiftLeft0.IN45
rt[19] => ShiftRight0.IN45
rt[19] => LessThan0.IN45
rt[19] => LessThan1.IN45
rt[19] => LessThan2.IN45
rt[19] => LessThan3.IN45
rt[19] => Equal22.IN44
rt[19] => Add1.IN13
rt[20] => Add0.IN44
rt[20] => Mult0.IN43
rt[20] => Div0.IN43
rt[20] => Mod0.IN43
rt[20] => outALU.IN1
rt[20] => outALU.IN1
rt[20] => outALU.IN1
rt[20] => ShiftLeft0.IN44
rt[20] => ShiftRight0.IN44
rt[20] => LessThan0.IN44
rt[20] => LessThan1.IN44
rt[20] => LessThan2.IN44
rt[20] => LessThan3.IN44
rt[20] => Equal22.IN43
rt[20] => Add1.IN12
rt[21] => Add0.IN43
rt[21] => Mult0.IN42
rt[21] => Div0.IN42
rt[21] => Mod0.IN42
rt[21] => outALU.IN1
rt[21] => outALU.IN1
rt[21] => outALU.IN1
rt[21] => ShiftLeft0.IN43
rt[21] => ShiftRight0.IN43
rt[21] => LessThan0.IN43
rt[21] => LessThan1.IN43
rt[21] => LessThan2.IN43
rt[21] => LessThan3.IN43
rt[21] => Equal22.IN42
rt[21] => Add1.IN11
rt[22] => Add0.IN42
rt[22] => Mult0.IN41
rt[22] => Div0.IN41
rt[22] => Mod0.IN41
rt[22] => outALU.IN1
rt[22] => outALU.IN1
rt[22] => outALU.IN1
rt[22] => ShiftLeft0.IN42
rt[22] => ShiftRight0.IN42
rt[22] => LessThan0.IN42
rt[22] => LessThan1.IN42
rt[22] => LessThan2.IN42
rt[22] => LessThan3.IN42
rt[22] => Equal22.IN41
rt[22] => Add1.IN10
rt[23] => Add0.IN41
rt[23] => Mult0.IN40
rt[23] => Div0.IN40
rt[23] => Mod0.IN40
rt[23] => outALU.IN1
rt[23] => outALU.IN1
rt[23] => outALU.IN1
rt[23] => ShiftLeft0.IN41
rt[23] => ShiftRight0.IN41
rt[23] => LessThan0.IN41
rt[23] => LessThan1.IN41
rt[23] => LessThan2.IN41
rt[23] => LessThan3.IN41
rt[23] => Equal22.IN40
rt[23] => Add1.IN9
rt[24] => Add0.IN40
rt[24] => Mult0.IN39
rt[24] => Div0.IN39
rt[24] => Mod0.IN39
rt[24] => outALU.IN1
rt[24] => outALU.IN1
rt[24] => outALU.IN1
rt[24] => ShiftLeft0.IN40
rt[24] => ShiftRight0.IN40
rt[24] => LessThan0.IN40
rt[24] => LessThan1.IN40
rt[24] => LessThan2.IN40
rt[24] => LessThan3.IN40
rt[24] => Equal22.IN39
rt[24] => Add1.IN8
rt[25] => Add0.IN39
rt[25] => Mult0.IN38
rt[25] => Div0.IN38
rt[25] => Mod0.IN38
rt[25] => outALU.IN1
rt[25] => outALU.IN1
rt[25] => outALU.IN1
rt[25] => ShiftLeft0.IN39
rt[25] => ShiftRight0.IN39
rt[25] => LessThan0.IN39
rt[25] => LessThan1.IN39
rt[25] => LessThan2.IN39
rt[25] => LessThan3.IN39
rt[25] => Equal22.IN38
rt[25] => Add1.IN7
rt[26] => Add0.IN38
rt[26] => Mult0.IN37
rt[26] => Div0.IN37
rt[26] => Mod0.IN37
rt[26] => outALU.IN1
rt[26] => outALU.IN1
rt[26] => outALU.IN1
rt[26] => ShiftLeft0.IN38
rt[26] => ShiftRight0.IN38
rt[26] => LessThan0.IN38
rt[26] => LessThan1.IN38
rt[26] => LessThan2.IN38
rt[26] => LessThan3.IN38
rt[26] => Equal22.IN37
rt[26] => Add1.IN6
rt[27] => Add0.IN37
rt[27] => Mult0.IN36
rt[27] => Div0.IN36
rt[27] => Mod0.IN36
rt[27] => outALU.IN1
rt[27] => outALU.IN1
rt[27] => outALU.IN1
rt[27] => ShiftLeft0.IN37
rt[27] => ShiftRight0.IN37
rt[27] => LessThan0.IN37
rt[27] => LessThan1.IN37
rt[27] => LessThan2.IN37
rt[27] => LessThan3.IN37
rt[27] => Equal22.IN36
rt[27] => Add1.IN5
rt[28] => Add0.IN36
rt[28] => Mult0.IN35
rt[28] => Div0.IN35
rt[28] => Mod0.IN35
rt[28] => outALU.IN1
rt[28] => outALU.IN1
rt[28] => outALU.IN1
rt[28] => ShiftLeft0.IN36
rt[28] => ShiftRight0.IN36
rt[28] => LessThan0.IN36
rt[28] => LessThan1.IN36
rt[28] => LessThan2.IN36
rt[28] => LessThan3.IN36
rt[28] => Equal22.IN35
rt[28] => Add1.IN4
rt[29] => Add0.IN35
rt[29] => Mult0.IN34
rt[29] => Div0.IN34
rt[29] => Mod0.IN34
rt[29] => outALU.IN1
rt[29] => outALU.IN1
rt[29] => outALU.IN1
rt[29] => ShiftLeft0.IN35
rt[29] => ShiftRight0.IN35
rt[29] => LessThan0.IN35
rt[29] => LessThan1.IN35
rt[29] => LessThan2.IN35
rt[29] => LessThan3.IN35
rt[29] => Equal22.IN34
rt[29] => Add1.IN3
rt[30] => Add0.IN34
rt[30] => Mult0.IN33
rt[30] => Div0.IN33
rt[30] => Mod0.IN33
rt[30] => outALU.IN1
rt[30] => outALU.IN1
rt[30] => outALU.IN1
rt[30] => ShiftLeft0.IN34
rt[30] => ShiftRight0.IN34
rt[30] => LessThan0.IN34
rt[30] => LessThan1.IN34
rt[30] => LessThan2.IN34
rt[30] => LessThan3.IN34
rt[30] => Equal22.IN33
rt[30] => Add1.IN2
rt[31] => Add0.IN33
rt[31] => Mult0.IN32
rt[31] => Div0.IN32
rt[31] => Mod0.IN32
rt[31] => outALU.IN1
rt[31] => outALU.IN1
rt[31] => outALU.IN1
rt[31] => ShiftLeft0.IN33
rt[31] => ShiftRight0.IN33
rt[31] => LessThan0.IN33
rt[31] => LessThan1.IN33
rt[31] => LessThan2.IN33
rt[31] => LessThan3.IN33
rt[31] => Equal22.IN32
rt[31] => Add1.IN1
outALU[0] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[1] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[2] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[3] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[4] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[5] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[6] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[7] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[8] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[9] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[10] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[11] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[12] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[13] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[14] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[15] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[16] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[17] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[18] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[19] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[20] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[21] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[22] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[23] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[24] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[25] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[26] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[27] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[28] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[29] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[30] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[31] <= outALU.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|muxOperandOut:instance_muxOperandOut
mux[0] => Equal0.IN0
mux[0] => Equal1.IN3
mux[0] => Equal2.IN1
mux[1] => Equal0.IN3
mux[1] => Equal1.IN0
mux[1] => Equal2.IN0
mux[2] => Equal0.IN2
mux[2] => Equal1.IN2
mux[2] => Equal2.IN3
mux[3] => Equal0.IN1
mux[3] => Equal1.IN1
mux[3] => Equal2.IN2
resultALU[0] => out.DATAB
resultALU[1] => out.DATAB
resultALU[2] => out.DATAB
resultALU[3] => out.DATAB
resultALU[4] => out.DATAB
resultALU[5] => out.DATAB
resultALU[6] => out.DATAB
resultALU[7] => out.DATAB
resultALU[8] => out.DATAB
resultALU[9] => out.DATAB
resultALU[10] => out.DATAB
resultALU[11] => out.DATAB
resultALU[12] => out.DATAB
resultALU[13] => out.DATAB
resultALU[14] => out.DATAB
resultALU[15] => out.DATAB
resultALU[16] => out.DATAB
resultALU[17] => out.DATAB
resultALU[18] => out.DATAB
resultALU[19] => out.DATAB
resultALU[20] => out.DATAB
resultALU[21] => out.DATAB
resultALU[22] => out.DATAB
resultALU[23] => out.DATAB
resultALU[24] => out.DATAB
resultALU[25] => out.DATAB
resultALU[26] => out.DATAB
resultALU[27] => out.DATAB
resultALU[28] => out.DATAB
resultALU[29] => out.DATAB
resultALU[30] => out.DATAB
resultALU[31] => out.DATAB
immediate21Extend[0] => out.DATAB
immediate21Extend[1] => out.DATAB
immediate21Extend[2] => out.DATAB
immediate21Extend[3] => out.DATAB
immediate21Extend[4] => out.DATAB
immediate21Extend[5] => out.DATAB
immediate21Extend[6] => out.DATAB
immediate21Extend[7] => out.DATAB
immediate21Extend[8] => out.DATAB
immediate21Extend[9] => out.DATAB
immediate21Extend[10] => out.DATAB
immediate21Extend[11] => out.DATAB
immediate21Extend[12] => out.DATAB
immediate21Extend[13] => out.DATAB
immediate21Extend[14] => out.DATAB
immediate21Extend[15] => out.DATAB
immediate21Extend[16] => out.DATAB
immediate21Extend[17] => out.DATAB
immediate21Extend[18] => out.DATAB
immediate21Extend[19] => out.DATAB
immediate21Extend[20] => out.DATAB
immediate21Extend[21] => out.DATAB
immediate21Extend[22] => out.DATAB
immediate21Extend[23] => out.DATAB
immediate21Extend[24] => out.DATAB
immediate21Extend[25] => out.DATAB
immediate21Extend[26] => out.DATAB
immediate21Extend[27] => out.DATAB
immediate21Extend[28] => out.DATAB
immediate21Extend[29] => out.DATAB
immediate21Extend[30] => out.DATAB
immediate21Extend[31] => out.DATAB
rsValue[0] => out.DATAB
rsValue[1] => out.DATAB
rsValue[2] => out.DATAB
rsValue[3] => out.DATAB
rsValue[4] => out.DATAB
rsValue[5] => out.DATAB
rsValue[6] => out.DATAB
rsValue[7] => out.DATAB
rsValue[8] => out.DATAB
rsValue[9] => out.DATAB
rsValue[10] => out.DATAB
rsValue[11] => out.DATAB
rsValue[12] => out.DATAB
rsValue[13] => out.DATAB
rsValue[14] => out.DATAB
rsValue[15] => out.DATAB
rsValue[16] => out.DATAB
rsValue[17] => out.DATAB
rsValue[18] => out.DATAB
rsValue[19] => out.DATAB
rsValue[20] => out.DATAB
rsValue[21] => out.DATAB
rsValue[22] => out.DATAB
rsValue[23] => out.DATAB
rsValue[24] => out.DATAB
rsValue[25] => out.DATAB
rsValue[26] => out.DATAB
rsValue[27] => out.DATAB
rsValue[28] => out.DATAB
rsValue[29] => out.DATAB
rsValue[30] => out.DATAB
rsValue[31] => out.DATAB
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|muxRegisterBank:instance_muxRegisterBank
mux[0] => Equal0.IN0
mux[0] => Equal1.IN3
mux[0] => Equal2.IN1
mux[1] => Equal0.IN3
mux[1] => Equal1.IN0
mux[1] => Equal2.IN0
mux[2] => Equal0.IN2
mux[2] => Equal1.IN2
mux[2] => Equal2.IN3
mux[3] => Equal0.IN1
mux[3] => Equal1.IN1
mux[3] => Equal2.IN2
aluOut[0] => out.DATAB
aluOut[1] => out.DATAB
aluOut[2] => out.DATAB
aluOut[3] => out.DATAB
aluOut[4] => out.DATAB
aluOut[5] => out.DATAB
aluOut[6] => out.DATAB
aluOut[7] => out.DATAB
aluOut[8] => out.DATAB
aluOut[9] => out.DATAB
aluOut[10] => out.DATAB
aluOut[11] => out.DATAB
aluOut[12] => out.DATAB
aluOut[13] => out.DATAB
aluOut[14] => out.DATAB
aluOut[15] => out.DATAB
aluOut[16] => out.DATAB
aluOut[17] => out.DATAB
aluOut[18] => out.DATAB
aluOut[19] => out.DATAB
aluOut[20] => out.DATAB
aluOut[21] => out.DATAB
aluOut[22] => out.DATAB
aluOut[23] => out.DATAB
aluOut[24] => out.DATAB
aluOut[25] => out.DATAB
aluOut[26] => out.DATAB
aluOut[27] => out.DATAB
aluOut[28] => out.DATAB
aluOut[29] => out.DATAB
aluOut[30] => out.DATAB
aluOut[31] => out.DATAB
memOut[0] => out.DATAB
memOut[1] => out.DATAB
memOut[2] => out.DATAB
memOut[3] => out.DATAB
memOut[4] => out.DATAB
memOut[5] => out.DATAB
memOut[6] => out.DATAB
memOut[7] => out.DATAB
memOut[8] => out.DATAB
memOut[9] => out.DATAB
memOut[10] => out.DATAB
memOut[11] => out.DATAB
memOut[12] => out.DATAB
memOut[13] => out.DATAB
memOut[14] => out.DATAB
memOut[15] => out.DATAB
memOut[16] => out.DATAB
memOut[17] => out.DATAB
memOut[18] => out.DATAB
memOut[19] => out.DATAB
memOut[20] => out.DATAB
memOut[21] => out.DATAB
memOut[22] => out.DATAB
memOut[23] => out.DATAB
memOut[24] => out.DATAB
memOut[25] => out.DATAB
memOut[26] => out.DATAB
memOut[27] => out.DATAB
memOut[28] => out.DATAB
memOut[29] => out.DATAB
memOut[30] => out.DATAB
memOut[31] => out.DATAB
ioOut[0] => out.DATAB
ioOut[1] => out.DATAB
ioOut[2] => out.DATAB
ioOut[3] => out.DATAB
ioOut[4] => out.DATAB
ioOut[5] => out.DATAB
ioOut[6] => out.DATAB
ioOut[7] => out.DATAB
ioOut[8] => out.DATAB
ioOut[9] => out.DATAB
ioOut[10] => out.DATAB
ioOut[11] => out.DATAB
ioOut[12] => out.DATAB
ioOut[13] => out.DATAB
ioOut[14] => out.DATAB
ioOut[15] => out.DATAB
ioOut[16] => out.DATAB
ioOut[17] => out.DATAB
ioOut[18] => out.DATAB
ioOut[19] => out.DATAB
ioOut[20] => out.DATAB
ioOut[21] => out.DATAB
ioOut[22] => out.DATAB
ioOut[23] => out.DATAB
ioOut[24] => out.DATAB
ioOut[25] => out.DATAB
ioOut[26] => out.DATAB
ioOut[27] => out.DATAB
ioOut[28] => out.DATAB
ioOut[29] => out.DATAB
ioOut[30] => out.DATAB
ioOut[31] => out.DATAB
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|DataMemory:instance_DataMemory
clock => Ram.we_a.CLK
clock => Ram.waddr_a[4].CLK
clock => Ram.waddr_a[3].CLK
clock => Ram.waddr_a[2].CLK
clock => Ram.waddr_a[1].CLK
clock => Ram.waddr_a[0].CLK
clock => Ram.data_a[31].CLK
clock => Ram.data_a[30].CLK
clock => Ram.data_a[29].CLK
clock => Ram.data_a[28].CLK
clock => Ram.data_a[27].CLK
clock => Ram.data_a[26].CLK
clock => Ram.data_a[25].CLK
clock => Ram.data_a[24].CLK
clock => Ram.data_a[23].CLK
clock => Ram.data_a[22].CLK
clock => Ram.data_a[21].CLK
clock => Ram.data_a[20].CLK
clock => Ram.data_a[19].CLK
clock => Ram.data_a[18].CLK
clock => Ram.data_a[17].CLK
clock => Ram.data_a[16].CLK
clock => Ram.data_a[15].CLK
clock => Ram.data_a[14].CLK
clock => Ram.data_a[13].CLK
clock => Ram.data_a[12].CLK
clock => Ram.data_a[11].CLK
clock => Ram.data_a[10].CLK
clock => Ram.data_a[9].CLK
clock => Ram.data_a[8].CLK
clock => Ram.data_a[7].CLK
clock => Ram.data_a[6].CLK
clock => Ram.data_a[5].CLK
clock => Ram.data_a[4].CLK
clock => Ram.data_a[3].CLK
clock => Ram.data_a[2].CLK
clock => Ram.data_a[1].CLK
clock => Ram.data_a[0].CLK
clock => outRead[0]~reg0.CLK
clock => outRead[1]~reg0.CLK
clock => outRead[2]~reg0.CLK
clock => outRead[3]~reg0.CLK
clock => outRead[4]~reg0.CLK
clock => outRead[5]~reg0.CLK
clock => outRead[6]~reg0.CLK
clock => outRead[7]~reg0.CLK
clock => outRead[8]~reg0.CLK
clock => outRead[9]~reg0.CLK
clock => outRead[10]~reg0.CLK
clock => outRead[11]~reg0.CLK
clock => outRead[12]~reg0.CLK
clock => outRead[13]~reg0.CLK
clock => outRead[14]~reg0.CLK
clock => outRead[15]~reg0.CLK
clock => outRead[16]~reg0.CLK
clock => outRead[17]~reg0.CLK
clock => outRead[18]~reg0.CLK
clock => outRead[19]~reg0.CLK
clock => outRead[20]~reg0.CLK
clock => outRead[21]~reg0.CLK
clock => outRead[22]~reg0.CLK
clock => outRead[23]~reg0.CLK
clock => outRead[24]~reg0.CLK
clock => outRead[25]~reg0.CLK
clock => outRead[26]~reg0.CLK
clock => outRead[27]~reg0.CLK
clock => outRead[28]~reg0.CLK
clock => outRead[29]~reg0.CLK
clock => outRead[30]~reg0.CLK
clock => outRead[31]~reg0.CLK
clock => Ram.CLK0
writeEnable => Ram.we_a.DATAIN
writeEnable => Ram.WE
readEnable => outRead[8]~reg0.ENA
readEnable => outRead[7]~reg0.ENA
readEnable => outRead[6]~reg0.ENA
readEnable => outRead[5]~reg0.ENA
readEnable => outRead[4]~reg0.ENA
readEnable => outRead[3]~reg0.ENA
readEnable => outRead[2]~reg0.ENA
readEnable => outRead[1]~reg0.ENA
readEnable => outRead[0]~reg0.ENA
readEnable => outRead[9]~reg0.ENA
readEnable => outRead[10]~reg0.ENA
readEnable => outRead[11]~reg0.ENA
readEnable => outRead[12]~reg0.ENA
readEnable => outRead[13]~reg0.ENA
readEnable => outRead[14]~reg0.ENA
readEnable => outRead[15]~reg0.ENA
readEnable => outRead[16]~reg0.ENA
readEnable => outRead[17]~reg0.ENA
readEnable => outRead[18]~reg0.ENA
readEnable => outRead[19]~reg0.ENA
readEnable => outRead[20]~reg0.ENA
readEnable => outRead[21]~reg0.ENA
readEnable => outRead[22]~reg0.ENA
readEnable => outRead[23]~reg0.ENA
readEnable => outRead[24]~reg0.ENA
readEnable => outRead[25]~reg0.ENA
readEnable => outRead[26]~reg0.ENA
readEnable => outRead[27]~reg0.ENA
readEnable => outRead[28]~reg0.ENA
readEnable => outRead[29]~reg0.ENA
readEnable => outRead[30]~reg0.ENA
readEnable => outRead[31]~reg0.ENA
data[0] => Ram.data_a[0].DATAIN
data[0] => Ram.DATAIN
data[1] => Ram.data_a[1].DATAIN
data[1] => Ram.DATAIN1
data[2] => Ram.data_a[2].DATAIN
data[2] => Ram.DATAIN2
data[3] => Ram.data_a[3].DATAIN
data[3] => Ram.DATAIN3
data[4] => Ram.data_a[4].DATAIN
data[4] => Ram.DATAIN4
data[5] => Ram.data_a[5].DATAIN
data[5] => Ram.DATAIN5
data[6] => Ram.data_a[6].DATAIN
data[6] => Ram.DATAIN6
data[7] => Ram.data_a[7].DATAIN
data[7] => Ram.DATAIN7
data[8] => Ram.data_a[8].DATAIN
data[8] => Ram.DATAIN8
data[9] => Ram.data_a[9].DATAIN
data[9] => Ram.DATAIN9
data[10] => Ram.data_a[10].DATAIN
data[10] => Ram.DATAIN10
data[11] => Ram.data_a[11].DATAIN
data[11] => Ram.DATAIN11
data[12] => Ram.data_a[12].DATAIN
data[12] => Ram.DATAIN12
data[13] => Ram.data_a[13].DATAIN
data[13] => Ram.DATAIN13
data[14] => Ram.data_a[14].DATAIN
data[14] => Ram.DATAIN14
data[15] => Ram.data_a[15].DATAIN
data[15] => Ram.DATAIN15
data[16] => Ram.data_a[16].DATAIN
data[16] => Ram.DATAIN16
data[17] => Ram.data_a[17].DATAIN
data[17] => Ram.DATAIN17
data[18] => Ram.data_a[18].DATAIN
data[18] => Ram.DATAIN18
data[19] => Ram.data_a[19].DATAIN
data[19] => Ram.DATAIN19
data[20] => Ram.data_a[20].DATAIN
data[20] => Ram.DATAIN20
data[21] => Ram.data_a[21].DATAIN
data[21] => Ram.DATAIN21
data[22] => Ram.data_a[22].DATAIN
data[22] => Ram.DATAIN22
data[23] => Ram.data_a[23].DATAIN
data[23] => Ram.DATAIN23
data[24] => Ram.data_a[24].DATAIN
data[24] => Ram.DATAIN24
data[25] => Ram.data_a[25].DATAIN
data[25] => Ram.DATAIN25
data[26] => Ram.data_a[26].DATAIN
data[26] => Ram.DATAIN26
data[27] => Ram.data_a[27].DATAIN
data[27] => Ram.DATAIN27
data[28] => Ram.data_a[28].DATAIN
data[28] => Ram.DATAIN28
data[29] => Ram.data_a[29].DATAIN
data[29] => Ram.DATAIN29
data[30] => Ram.data_a[30].DATAIN
data[30] => Ram.DATAIN30
data[31] => Ram.data_a[31].DATAIN
data[31] => Ram.DATAIN31
rdAddress[0] => Ram.waddr_a[0].DATAIN
rdAddress[0] => Ram.WADDR
rdAddress[1] => Ram.waddr_a[1].DATAIN
rdAddress[1] => Ram.WADDR1
rdAddress[2] => Ram.waddr_a[2].DATAIN
rdAddress[2] => Ram.WADDR2
rdAddress[3] => Ram.waddr_a[3].DATAIN
rdAddress[3] => Ram.WADDR3
rdAddress[4] => Ram.waddr_a[4].DATAIN
rdAddress[4] => Ram.WADDR4
rsAddress[0] => Ram.RADDR
rsAddress[1] => Ram.RADDR1
rsAddress[2] => Ram.RADDR2
rsAddress[3] => Ram.RADDR3
rsAddress[4] => Ram.RADDR4
outRead[0] <= outRead[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead[1] <= outRead[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead[2] <= outRead[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead[3] <= outRead[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead[4] <= outRead[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead[5] <= outRead[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead[6] <= outRead[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead[7] <= outRead[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead[8] <= outRead[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead[9] <= outRead[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead[10] <= outRead[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead[11] <= outRead[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead[12] <= outRead[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead[13] <= outRead[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead[14] <= outRead[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead[15] <= outRead[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead[16] <= outRead[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead[17] <= outRead[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead[18] <= outRead[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead[19] <= outRead[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead[20] <= outRead[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead[21] <= outRead[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead[22] <= outRead[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead[23] <= outRead[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead[24] <= outRead[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead[25] <= outRead[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead[26] <= outRead[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead[27] <= outRead[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead[28] <= outRead[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead[29] <= outRead[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead[30] <= outRead[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead[31] <= outRead[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|IO:instance_IO
ioOp[0] => Equal0.IN0
ioOp[0] => Equal1.IN3
ioOp[1] => Equal0.IN3
ioOp[1] => Equal1.IN0
ioOp[2] => Equal0.IN2
ioOp[2] => Equal1.IN2
ioOp[3] => Equal0.IN1
ioOp[3] => Equal1.IN1
entrada[0] => out.DATAB
entrada[1] => out.DATAB
entrada[2] => out.DATAB
entrada[3] => out.DATAB
entrada[4] => out.DATAB
entrada[5] => out.DATAB
entrada[6] => out.DATAB
entrada[7] => out.DATAB
entrada[8] => out.DATAB
entrada[9] => out.DATAB
entrada[10] => out.DATAB
entrada[11] => out.DATAB
entrada[12] => out.DATAB
entrada[13] => out.DATAB
entrada[14] => out.DATAB
entrada[15] => out.DATAB
entrada[16] => out.DATAB
entrada[17] => out.DATAB
entrada[18] => out.DATAB
entrada[19] => out.DATAB
entrada[20] => out.DATAB
entrada[21] => out.DATAB
entrada[22] => out.DATAB
entrada[23] => out.DATAB
entrada[24] => out.DATAB
entrada[25] => out.DATAB
entrada[26] => out.DATAB
entrada[27] => out.DATAB
entrada[28] => out.DATAB
entrada[29] => out.DATAB
entrada[30] => out.DATAB
entrada[31] => out.DATAB
saida[0] => out.DATAB
saida[1] => out.DATAB
saida[2] => out.DATAB
saida[3] => out.DATAB
saida[4] => out.DATAB
saida[5] => out.DATAB
saida[6] => out.DATAB
saida[7] => out.DATAB
saida[8] => out.DATAB
saida[9] => out.DATAB
saida[10] => out.DATAB
saida[11] => out.DATAB
saida[12] => out.DATAB
saida[13] => out.DATAB
saida[14] => out.DATAB
saida[15] => out.DATAB
saida[16] => out.DATAB
saida[17] => out.DATAB
saida[18] => out.DATAB
saida[19] => out.DATAB
saida[20] => out.DATAB
saida[21] => out.DATAB
saida[22] => out.DATAB
saida[23] => out.DATAB
saida[24] => out.DATAB
saida[25] => out.DATAB
saida[26] => out.DATAB
saida[27] => out.DATAB
saida[28] => out.DATAB
saida[29] => out.DATAB
saida[30] => out.DATAB
saida[31] => out.DATAB
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|BinToBCD2:instance_BinToBCD2
binary[0] => Ones.DATAA
binary[0] => Equal0.IN6
binary[0] => Equal1.IN7
binary[1] => LessThan4.IN8
binary[1] => Add4.IN8
binary[1] => Ones.DATAA
binary[1] => Equal0.IN5
binary[1] => Equal1.IN5
binary[2] => LessThan2.IN8
binary[2] => Add2.IN8
binary[2] => Ones.DATAA
binary[2] => Equal0.IN4
binary[2] => Equal1.IN4
binary[3] => LessThan1.IN8
binary[3] => Add1.IN8
binary[3] => Ones.DATAA
binary[3] => Equal0.IN3
binary[3] => Equal1.IN3
binary[4] => LessThan0.IN6
binary[4] => Add0.IN6
binary[4] => Ones.DATAA
binary[4] => Equal0.IN2
binary[4] => Equal1.IN2
binary[5] => LessThan0.IN5
binary[5] => Add0.IN5
binary[5] => Ones.DATAA
binary[5] => Equal0.IN1
binary[5] => Equal1.IN1
binary[6] => LessThan0.IN4
binary[6] => Add0.IN4
binary[6] => Ones.DATAA
binary[6] => Equal0.IN0
binary[6] => Equal1.IN0
binary[7] => Equal0.IN7
binary[7] => Equal1.IN6
Tens[0] <= Tens.DB_MAX_OUTPUT_PORT_TYPE
Tens[1] <= Tens.DB_MAX_OUTPUT_PORT_TYPE
Tens[2] <= Tens.DB_MAX_OUTPUT_PORT_TYPE
Tens[3] <= Tens.DB_MAX_OUTPUT_PORT_TYPE
Ones[0] <= Ones.DB_MAX_OUTPUT_PORT_TYPE
Ones[1] <= Ones.DB_MAX_OUTPUT_PORT_TYPE
Ones[2] <= Ones.DB_MAX_OUTPUT_PORT_TYPE
Ones[3] <= Ones.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|display7:instance1_display7
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|display7:instance2_display7
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|BinToBCD2:instance3_BinToBCD2
binary[0] => Ones.DATAA
binary[0] => Equal0.IN6
binary[0] => Equal1.IN7
binary[1] => LessThan4.IN8
binary[1] => Add4.IN8
binary[1] => Ones.DATAA
binary[1] => Equal0.IN5
binary[1] => Equal1.IN5
binary[2] => LessThan2.IN8
binary[2] => Add2.IN8
binary[2] => Ones.DATAA
binary[2] => Equal0.IN4
binary[2] => Equal1.IN4
binary[3] => LessThan1.IN8
binary[3] => Add1.IN8
binary[3] => Ones.DATAA
binary[3] => Equal0.IN3
binary[3] => Equal1.IN3
binary[4] => LessThan0.IN6
binary[4] => Add0.IN6
binary[4] => Ones.DATAA
binary[4] => Equal0.IN2
binary[4] => Equal1.IN2
binary[5] => LessThan0.IN5
binary[5] => Add0.IN5
binary[5] => Ones.DATAA
binary[5] => Equal0.IN1
binary[5] => Equal1.IN1
binary[6] => LessThan0.IN4
binary[6] => Add0.IN4
binary[6] => Ones.DATAA
binary[6] => Equal0.IN0
binary[6] => Equal1.IN0
binary[7] => Equal0.IN7
binary[7] => Equal1.IN6
Tens[0] <= Tens.DB_MAX_OUTPUT_PORT_TYPE
Tens[1] <= Tens.DB_MAX_OUTPUT_PORT_TYPE
Tens[2] <= Tens.DB_MAX_OUTPUT_PORT_TYPE
Tens[3] <= Tens.DB_MAX_OUTPUT_PORT_TYPE
Ones[0] <= Ones.DB_MAX_OUTPUT_PORT_TYPE
Ones[1] <= Ones.DB_MAX_OUTPUT_PORT_TYPE
Ones[2] <= Ones.DB_MAX_OUTPUT_PORT_TYPE
Ones[3] <= Ones.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|display7:instance4_display7
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|display7:instance5_display7
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


