 
****************************************
check_design summary:
Version:     R-2020.09-SP3
Date:        Mon Nov  6 10:27:07 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    235
    Unconnected ports (LINT-28)                                   126
    Feedthrough (LINT-29)                                           2
    Shorted outputs (LINT-31)                                      64
    Constant outputs (LINT-52)                                     43

Cells                                                              59
    Cells do not drive (LINT-1)                                    16
    Connected to power or ground (LINT-32)                         37
    Nets connected to multiple pins on same cell (LINT-33)          6

Nets                                                                9
    Unloaded nets (LINT-2)                                          9
--------------------------------------------------------------------------------

Warning: In design 'vga_wb_master', cell 'B_36' does not drive any nets. (LINT-1)
Warning: In design 'vga_wb_master', cell 'C775' does not drive any nets. (LINT-1)
Warning: In design 'vga_wb_master', cell 'C816' does not drive any nets. (LINT-1)
Warning: In design 'vga_fifo_dc_AWIDTH7_DWIDTH24', cell 'C215' does not drive any nets. (LINT-1)
Warning: In design 'vga_fifo_dc_AWIDTH7_DWIDTH24', cell 'C230' does not drive any nets. (LINT-1)
Warning: In design 'vga_fifo_dc_AWIDTH7_DWIDTH24', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'vga_fifo_dc_AWIDTH7_DWIDTH24', cell 'C245' does not drive any nets. (LINT-1)
Warning: In design 'vga_fifo_dc_AWIDTH7_DWIDTH24', cell 'B_9' does not drive any nets. (LINT-1)
Warning: In design 'vga_fifo_dc_AWIDTH7_DWIDTH24', cell 'C267' does not drive any nets. (LINT-1)
Warning: In design 'vga_fifo_aw4_dw1', cell 'C303' does not drive any nets. (LINT-1)
Warning: In design 'vga_fifo_aw4_dw1', cell 'C307' does not drive any nets. (LINT-1)
Warning: In design 'vga_fifo_aw4_dw32', cell 'C1296' does not drive any nets. (LINT-1)
Warning: In design 'vga_fifo_aw4_dw32', cell 'C1300' does not drive any nets. (LINT-1)
Warning: In design 'vga_colproc', cell 'C1098' does not drive any nets. (LINT-1)
Warning: In design 'vga_fifo_aw4_dw24', cell 'C1040' does not drive any nets. (LINT-1)
Warning: In design 'vga_fifo_aw4_dw24', cell 'C1044' does not drive any nets. (LINT-1)
Warning: In design 'vga_enh_top', net 'wbm/fb_data_fifo_nword[0]' driven by pin 'wbm/data_fifo/nword[0]' has no loads. (LINT-2)
Warning: In design 'vga_enh_top', net 'wbm/fb_data_fifo_nword[1]' driven by pin 'wbm/data_fifo/nword[1]' has no loads. (LINT-2)
Warning: In design 'vga_enh_top', net 'wbm/fb_data_fifo_nword[2]' driven by pin 'wbm/data_fifo/nword[2]' has no loads. (LINT-2)
Warning: In design 'vga_enh_top', net 'pixel_generator/rgb_fifo_nword[0]' driven by pin 'pixel_generator/rgb_fifo/nword[0]' has no loads. (LINT-2)
Warning: In design 'vga_enh_top', net 'pixel_generator/rgb_fifo_nword[1]' driven by pin 'pixel_generator/rgb_fifo/nword[1]' has no loads. (LINT-2)
Warning: In design 'vga_enh_top', net 'pixel_generator/rgb_fifo_nword[2]' driven by pin 'pixel_generator/rgb_fifo/nword[2]' has no loads. (LINT-2)
Warning: In design 'vga_enh_top', net 'pixel_generator/rgb_fifo_nword[4]' driven by pin 'pixel_generator/rgb_fifo/nword[4]' has no loads. (LINT-2)
Warning: In design 'vga_enh_top', net 'pixel_generator/dvi_pclk_m_o' driven by pin 'pixel_generator/clk_gen/dvi_pclk_m_o' has no loads. (LINT-2)
Warning: In design 'vga_enh_top', net 'pixel_generator/dvi_pclk_p_o' driven by pin 'pixel_generator/clk_gen/dvi_pclk_p_o' has no loads. (LINT-2)
Warning: In design 'vga_enh_top', port 'wbs_adr_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_enh_top', port 'wbs_adr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_wb_slave', port 'cc0_adr_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_wb_slave', port 'cc0_adr_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_wb_slave', port 'cc0_adr_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_wb_slave', port 'cc0_adr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_wb_slave', port 'cc1_adr_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_wb_slave', port 'cc1_adr_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_wb_slave', port 'cc1_adr_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_wb_slave', port 'cc1_adr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'ctrl_dvi_odf[1]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'ctrl_dvi_odf[0]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor_adr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor_adr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor_adr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor_adr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor_adr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor_adr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor_adr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor_adr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor_adr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor0_en' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor0_res' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor0_xy[31]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor0_xy[30]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor0_xy[29]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor0_xy[28]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor0_xy[27]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor0_xy[26]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor0_xy[25]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor0_xy[24]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor0_xy[23]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor0_xy[22]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor0_xy[21]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor0_xy[20]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor0_xy[19]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor0_xy[18]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor0_xy[17]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor0_xy[16]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor0_xy[15]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor0_xy[14]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor0_xy[13]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor0_xy[12]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor0_xy[11]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor0_xy[10]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor0_xy[9]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor0_xy[8]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor0_xy[7]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor0_xy[6]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor0_xy[5]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor0_xy[4]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor0_xy[3]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor0_xy[2]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor0_xy[1]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor0_xy[0]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cc0_dat_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cc0_dat_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cc0_dat_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cc0_dat_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cc0_dat_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cc0_dat_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cc0_dat_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cc0_dat_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cc0_dat_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cc0_dat_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cc0_dat_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cc0_dat_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cc0_dat_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cc0_dat_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cc0_dat_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cc0_dat_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor1_en' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor1_res' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor1_xy[31]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor1_xy[30]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor1_xy[29]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor1_xy[28]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor1_xy[27]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor1_xy[26]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor1_xy[25]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor1_xy[24]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor1_xy[23]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor1_xy[22]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor1_xy[21]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor1_xy[20]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor1_xy[19]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor1_xy[18]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor1_xy[17]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor1_xy[16]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor1_xy[15]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor1_xy[14]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor1_xy[13]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor1_xy[12]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor1_xy[11]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor1_xy[10]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor1_xy[9]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor1_xy[8]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor1_xy[7]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor1_xy[6]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor1_xy[5]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor1_xy[4]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor1_xy[3]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor1_xy[2]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor1_xy[1]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cursor1_xy[0]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cc1_dat_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cc1_dat_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cc1_dat_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cc1_dat_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cc1_dat_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cc1_dat_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cc1_dat_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cc1_dat_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cc1_dat_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cc1_dat_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cc1_dat_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cc1_dat_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cc1_dat_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cc1_dat_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cc1_dat_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'vga_pgen', port 'cc1_dat_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'generic_spram_aw9_dw24', port 'rst' is not connected to any nets. (LINT-28)
Warning: In design 'generic_spram_aw9_dw24', port 'oe' is not connected to any nets. (LINT-28)
Warning: In design 'generic_dpram_aw7_dw24', port 'rrst' is not connected to any nets. (LINT-28)
Warning: In design 'generic_dpram_aw7_dw24', port 'oe' is not connected to any nets. (LINT-28)
Warning: In design 'generic_dpram_aw7_dw24', port 'wrst' is not connected to any nets. (LINT-28)
Warning: In design 'vga_wb_master', input port 'err_i' is connected directly to output port 'sint'. (LINT-29)
Warning: In design 'vga_clkgen', input port 'pclk_i' is connected directly to output port 'pclk_o'. (LINT-29)
Warning: In design 'vga_wb_slave', output port 'cc0_dat_o[15]' is connected directly to output port 'cc1_dat_o[0]'. (LINT-31)
Warning: In design 'vga_wb_slave', output port 'cc0_dat_o[15]' is connected directly to output port 'cc1_dat_o[1]'. (LINT-31)
Warning: In design 'vga_wb_slave', output port 'cc0_dat_o[15]' is connected directly to output port 'cc1_dat_o[2]'. (LINT-31)
Warning: In design 'vga_wb_slave', output port 'cc0_dat_o[15]' is connected directly to output port 'cc1_dat_o[3]'. (LINT-31)
Warning: In design 'vga_wb_slave', output port 'cc0_dat_o[15]' is connected directly to output port 'cc1_dat_o[4]'. (LINT-31)
Warning: In design 'vga_wb_slave', output port 'cc0_dat_o[15]' is connected directly to output port 'cc1_dat_o[5]'. (LINT-31)
Warning: In design 'vga_wb_slave', output port 'cc0_dat_o[15]' is connected directly to output port 'cc1_dat_o[6]'. (LINT-31)
Warning: In design 'vga_wb_slave', output port 'cc0_dat_o[15]' is connected directly to output port 'cc1_dat_o[7]'. (LINT-31)
Warning: In design 'vga_wb_slave', output port 'cc0_dat_o[15]' is connected directly to output port 'cc1_dat_o[8]'. (LINT-31)
Warning: In design 'vga_wb_slave', output port 'cc0_dat_o[15]' is connected directly to output port 'cc1_dat_o[9]'. (LINT-31)
Warning: In design 'vga_wb_slave', output port 'cc0_dat_o[15]' is connected directly to output port 'cc1_dat_o[10]'. (LINT-31)
Warning: In design 'vga_wb_slave', output port 'cc0_dat_o[15]' is connected directly to output port 'cc1_dat_o[11]'. (LINT-31)
Warning: In design 'vga_wb_slave', output port 'cc0_dat_o[15]' is connected directly to output port 'cc1_dat_o[12]'. (LINT-31)
Warning: In design 'vga_wb_slave', output port 'cc0_dat_o[15]' is connected directly to output port 'cc1_dat_o[13]'. (LINT-31)
Warning: In design 'vga_wb_slave', output port 'cc0_dat_o[15]' is connected directly to output port 'cc1_dat_o[14]'. (LINT-31)
Warning: In design 'vga_wb_slave', output port 'cc0_dat_o[15]' is connected directly to output port 'cc1_dat_o[15]'. (LINT-31)
Warning: In design 'vga_wb_slave', output port 'cc0_dat_o[15]' is connected directly to output port 'cc0_dat_o[0]'. (LINT-31)
Warning: In design 'vga_wb_slave', output port 'cc0_dat_o[15]' is connected directly to output port 'cc0_dat_o[1]'. (LINT-31)
Warning: In design 'vga_wb_slave', output port 'cc0_dat_o[15]' is connected directly to output port 'cc0_dat_o[2]'. (LINT-31)
Warning: In design 'vga_wb_slave', output port 'cc0_dat_o[15]' is connected directly to output port 'cc0_dat_o[3]'. (LINT-31)
Warning: In design 'vga_wb_slave', output port 'cc0_dat_o[15]' is connected directly to output port 'cc0_dat_o[4]'. (LINT-31)
Warning: In design 'vga_wb_slave', output port 'cc0_dat_o[15]' is connected directly to output port 'cc0_dat_o[5]'. (LINT-31)
Warning: In design 'vga_wb_slave', output port 'cc0_dat_o[15]' is connected directly to output port 'cc0_dat_o[6]'. (LINT-31)
Warning: In design 'vga_wb_slave', output port 'cc0_dat_o[15]' is connected directly to output port 'cc0_dat_o[7]'. (LINT-31)
Warning: In design 'vga_wb_slave', output port 'cc0_dat_o[15]' is connected directly to output port 'cc0_dat_o[8]'. (LINT-31)
Warning: In design 'vga_wb_slave', output port 'cc0_dat_o[15]' is connected directly to output port 'cc0_dat_o[9]'. (LINT-31)
Warning: In design 'vga_wb_slave', output port 'cc0_dat_o[15]' is connected directly to output port 'cc0_dat_o[10]'. (LINT-31)
Warning: In design 'vga_wb_slave', output port 'cc0_dat_o[15]' is connected directly to output port 'cc0_dat_o[11]'. (LINT-31)
Warning: In design 'vga_wb_slave', output port 'cc0_dat_o[15]' is connected directly to output port 'cc0_dat_o[12]'. (LINT-31)
Warning: In design 'vga_wb_slave', output port 'cc0_dat_o[15]' is connected directly to output port 'cc0_dat_o[13]'. (LINT-31)
Warning: In design 'vga_wb_slave', output port 'cc0_dat_o[15]' is connected directly to output port 'cc0_dat_o[14]'. (LINT-31)
Warning: In design 'vga_wb_master', output port 'adr_o[1]' is connected directly to output port 'adr_o[0]'. (LINT-31)
Warning: In design 'vga_csm_pb_DWIDTH24_AWIDTH9', output port 'dat0_o[23]' is connected directly to output port 'dat1_o[23]'. (LINT-31)
Warning: In design 'vga_csm_pb_DWIDTH24_AWIDTH9', output port 'dat0_o[22]' is connected directly to output port 'dat1_o[22]'. (LINT-31)
Warning: In design 'vga_csm_pb_DWIDTH24_AWIDTH9', output port 'dat0_o[21]' is connected directly to output port 'dat1_o[21]'. (LINT-31)
Warning: In design 'vga_csm_pb_DWIDTH24_AWIDTH9', output port 'dat0_o[20]' is connected directly to output port 'dat1_o[20]'. (LINT-31)
Warning: In design 'vga_csm_pb_DWIDTH24_AWIDTH9', output port 'dat0_o[19]' is connected directly to output port 'dat1_o[19]'. (LINT-31)
Warning: In design 'vga_csm_pb_DWIDTH24_AWIDTH9', output port 'dat0_o[18]' is connected directly to output port 'dat1_o[18]'. (LINT-31)
Warning: In design 'vga_csm_pb_DWIDTH24_AWIDTH9', output port 'dat0_o[17]' is connected directly to output port 'dat1_o[17]'. (LINT-31)
Warning: In design 'vga_csm_pb_DWIDTH24_AWIDTH9', output port 'dat0_o[16]' is connected directly to output port 'dat1_o[16]'. (LINT-31)
Warning: In design 'vga_csm_pb_DWIDTH24_AWIDTH9', output port 'dat0_o[15]' is connected directly to output port 'dat1_o[15]'. (LINT-31)
Warning: In design 'vga_csm_pb_DWIDTH24_AWIDTH9', output port 'dat0_o[14]' is connected directly to output port 'dat1_o[14]'. (LINT-31)
Warning: In design 'vga_csm_pb_DWIDTH24_AWIDTH9', output port 'dat0_o[13]' is connected directly to output port 'dat1_o[13]'. (LINT-31)
Warning: In design 'vga_csm_pb_DWIDTH24_AWIDTH9', output port 'dat0_o[12]' is connected directly to output port 'dat1_o[12]'. (LINT-31)
Warning: In design 'vga_csm_pb_DWIDTH24_AWIDTH9', output port 'dat0_o[11]' is connected directly to output port 'dat1_o[11]'. (LINT-31)
Warning: In design 'vga_csm_pb_DWIDTH24_AWIDTH9', output port 'dat0_o[10]' is connected directly to output port 'dat1_o[10]'. (LINT-31)
Warning: In design 'vga_csm_pb_DWIDTH24_AWIDTH9', output port 'dat0_o[9]' is connected directly to output port 'dat1_o[9]'. (LINT-31)
Warning: In design 'vga_csm_pb_DWIDTH24_AWIDTH9', output port 'dat0_o[8]' is connected directly to output port 'dat1_o[8]'. (LINT-31)
Warning: In design 'vga_csm_pb_DWIDTH24_AWIDTH9', output port 'dat0_o[7]' is connected directly to output port 'dat1_o[7]'. (LINT-31)
Warning: In design 'vga_csm_pb_DWIDTH24_AWIDTH9', output port 'dat0_o[6]' is connected directly to output port 'dat1_o[6]'. (LINT-31)
Warning: In design 'vga_csm_pb_DWIDTH24_AWIDTH9', output port 'dat0_o[5]' is connected directly to output port 'dat1_o[5]'. (LINT-31)
Warning: In design 'vga_csm_pb_DWIDTH24_AWIDTH9', output port 'dat0_o[4]' is connected directly to output port 'dat1_o[4]'. (LINT-31)
Warning: In design 'vga_csm_pb_DWIDTH24_AWIDTH9', output port 'dat0_o[3]' is connected directly to output port 'dat1_o[3]'. (LINT-31)
Warning: In design 'vga_csm_pb_DWIDTH24_AWIDTH9', output port 'dat0_o[2]' is connected directly to output port 'dat1_o[2]'. (LINT-31)
Warning: In design 'vga_csm_pb_DWIDTH24_AWIDTH9', output port 'dat0_o[1]' is connected directly to output port 'dat1_o[1]'. (LINT-31)
Warning: In design 'vga_csm_pb_DWIDTH24_AWIDTH9', output port 'dat0_o[0]' is connected directly to output port 'dat1_o[0]'. (LINT-31)
Warning: In design 'vga_pgen', output port 'stat_acmp' is connected directly to output port 'clut_adr[8]'. (LINT-31)
Warning: In design 'vga_pgen', output port 'cc0_adr_o[3]' is connected directly to output port 'cc0_adr_o[0]'. (LINT-31)
Warning: In design 'vga_pgen', output port 'cc0_adr_o[3]' is connected directly to output port 'cc0_adr_o[1]'. (LINT-31)
Warning: In design 'vga_pgen', output port 'cc0_adr_o[3]' is connected directly to output port 'cc0_adr_o[2]'. (LINT-31)
Warning: In design 'vga_pgen', output port 'cc0_adr_o[3]' is connected directly to output port 'cc1_adr_o[0]'. (LINT-31)
Warning: In design 'vga_pgen', output port 'cc0_adr_o[3]' is connected directly to output port 'cc1_adr_o[1]'. (LINT-31)
Warning: In design 'vga_pgen', output port 'cc0_adr_o[3]' is connected directly to output port 'cc1_adr_o[2]'. (LINT-31)
Warning: In design 'vga_pgen', output port 'cc0_adr_o[3]' is connected directly to output port 'cc1_adr_o[3]'. (LINT-31)
Warning: In design 'vga_enh_top', a pin on submodule 'clut_mem' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dat0_i[23]' is connected to logic 0. 
Warning: In design 'vga_enh_top', a pin on submodule 'clut_mem' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dat0_i[22]' is connected to logic 0. 
Warning: In design 'vga_enh_top', a pin on submodule 'clut_mem' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dat0_i[21]' is connected to logic 0. 
Warning: In design 'vga_enh_top', a pin on submodule 'clut_mem' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dat0_i[20]' is connected to logic 0. 
Warning: In design 'vga_enh_top', a pin on submodule 'clut_mem' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dat0_i[19]' is connected to logic 0. 
Warning: In design 'vga_enh_top', a pin on submodule 'clut_mem' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dat0_i[18]' is connected to logic 0. 
Warning: In design 'vga_enh_top', a pin on submodule 'clut_mem' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dat0_i[17]' is connected to logic 0. 
Warning: In design 'vga_enh_top', a pin on submodule 'clut_mem' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dat0_i[16]' is connected to logic 0. 
Warning: In design 'vga_enh_top', a pin on submodule 'clut_mem' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dat0_i[15]' is connected to logic 0. 
Warning: In design 'vga_enh_top', a pin on submodule 'clut_mem' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dat0_i[14]' is connected to logic 0. 
Warning: In design 'vga_enh_top', a pin on submodule 'clut_mem' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dat0_i[13]' is connected to logic 0. 
Warning: In design 'vga_enh_top', a pin on submodule 'clut_mem' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dat0_i[12]' is connected to logic 0. 
Warning: In design 'vga_enh_top', a pin on submodule 'clut_mem' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dat0_i[11]' is connected to logic 0. 
Warning: In design 'vga_enh_top', a pin on submodule 'clut_mem' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dat0_i[10]' is connected to logic 0. 
Warning: In design 'vga_enh_top', a pin on submodule 'clut_mem' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dat0_i[9]' is connected to logic 0. 
Warning: In design 'vga_enh_top', a pin on submodule 'clut_mem' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dat0_i[8]' is connected to logic 0. 
Warning: In design 'vga_enh_top', a pin on submodule 'clut_mem' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dat0_i[7]' is connected to logic 0. 
Warning: In design 'vga_enh_top', a pin on submodule 'clut_mem' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dat0_i[6]' is connected to logic 0. 
Warning: In design 'vga_enh_top', a pin on submodule 'clut_mem' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dat0_i[5]' is connected to logic 0. 
Warning: In design 'vga_enh_top', a pin on submodule 'clut_mem' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dat0_i[4]' is connected to logic 0. 
Warning: In design 'vga_enh_top', a pin on submodule 'clut_mem' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dat0_i[3]' is connected to logic 0. 
Warning: In design 'vga_enh_top', a pin on submodule 'clut_mem' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dat0_i[2]' is connected to logic 0. 
Warning: In design 'vga_enh_top', a pin on submodule 'clut_mem' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dat0_i[1]' is connected to logic 0. 
Warning: In design 'vga_enh_top', a pin on submodule 'clut_mem' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dat0_i[0]' is connected to logic 0. 
Warning: In design 'vga_enh_top', a pin on submodule 'clut_mem' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'we0_i' is connected to logic 0. 
Warning: In design 'vga_enh_top', a pin on submodule 'line_fifo' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rclr' is connected to logic 0. 
Warning: In design 'vga_wb_master', a pin on submodule 'clut_sw_fifo' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'aclr' is connected to logic 1. 
Warning: In design 'vga_wb_master', a pin on submodule 'data_fifo' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'aclr' is connected to logic 1. 
Warning: In design 'vga_csm_pb_DWIDTH24_AWIDTH9', a pin on submodule 'clut_mem' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rst' is connected to logic 0. 
Warning: In design 'vga_csm_pb_DWIDTH24_AWIDTH9', a pin on submodule 'clut_mem' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ce' is connected to logic 1. 
Warning: In design 'vga_csm_pb_DWIDTH24_AWIDTH9', a pin on submodule 'clut_mem' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'oe' is connected to logic 1. 
Warning: In design 'vga_pgen', a pin on submodule 'rgb_fifo' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'aclr' is connected to logic 1. 
Warning: In design 'vga_fifo_dc_AWIDTH7_DWIDTH24', a pin on submodule 'fifo_dc_mem' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rrst' is connected to logic 0. 
Warning: In design 'vga_fifo_dc_AWIDTH7_DWIDTH24', a pin on submodule 'fifo_dc_mem' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rce' is connected to logic 1. 
Warning: In design 'vga_fifo_dc_AWIDTH7_DWIDTH24', a pin on submodule 'fifo_dc_mem' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'oe' is connected to logic 1. 
Warning: In design 'vga_fifo_dc_AWIDTH7_DWIDTH24', a pin on submodule 'fifo_dc_mem' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wrst' is connected to logic 0. 
Warning: In design 'vga_fifo_dc_AWIDTH7_DWIDTH24', a pin on submodule 'fifo_dc_mem' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wce' is connected to logic 1. 
Warning: In design 'vga_enh_top', the same net is connected to more than one pin on submodule 'clut_mem'. (LINT-33)
   Net '*Logic0*' is connected to pins 'dat0_i[23]', 'dat0_i[22]'', 'dat0_i[21]', 'dat0_i[20]', 'dat0_i[19]', 'dat0_i[18]', 'dat0_i[17]', 'dat0_i[16]', 'dat0_i[15]', 'dat0_i[14]', 'dat0_i[13]', 'dat0_i[12]', 'dat0_i[11]', 'dat0_i[10]', 'dat0_i[9]', 'dat0_i[8]', 'dat0_i[7]', 'dat0_i[6]', 'dat0_i[5]', 'dat0_i[4]', 'dat0_i[3]', 'dat0_i[2]', 'dat0_i[1]', 'dat0_i[0]', 'we0_i'.
Warning: In design 'vga_enh_top', the same net is connected to more than one pin on submodule 'pixel_generator'. (LINT-33)
   Net 'MY_CLK' is connected to pins 'clk_i', 'pclk_i''.
Warning: In design 'vga_enh_top', the same net is connected to more than one pin on submodule 'line_fifo'. (LINT-33)
   Net 'MY_CLK' is connected to pins 'rclk', 'wclk''.
Warning: In design 'vga_csm_pb_DWIDTH24_AWIDTH9', the same net is connected to more than one pin on submodule 'clut_mem'. (LINT-33)
   Net '*Logic1*' is connected to pins 'ce', 'oe''.
Warning: In design 'vga_fifo_dc_AWIDTH7_DWIDTH24', the same net is connected to more than one pin on submodule 'fifo_dc_mem'. (LINT-33)
   Net '*Logic0*' is connected to pins 'rrst', 'wrst''.
Warning: In design 'vga_fifo_dc_AWIDTH7_DWIDTH24', the same net is connected to more than one pin on submodule 'fifo_dc_mem'. (LINT-33)
   Net '*Logic1*' is connected to pins 'rce', 'oe'', 'wce'.
Warning: In design 'vga_wb_slave', output port 'cc0_dat_o[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'vga_wb_slave', output port 'cc0_dat_o[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'vga_wb_slave', output port 'cc0_dat_o[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'vga_wb_slave', output port 'cc0_dat_o[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'vga_wb_slave', output port 'cc0_dat_o[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'vga_wb_slave', output port 'cc0_dat_o[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'vga_wb_slave', output port 'cc0_dat_o[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'vga_wb_slave', output port 'cc0_dat_o[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'vga_wb_slave', output port 'cc0_dat_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'vga_wb_slave', output port 'cc0_dat_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'vga_wb_slave', output port 'cc0_dat_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'vga_wb_slave', output port 'cc0_dat_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'vga_wb_slave', output port 'cc0_dat_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'vga_wb_slave', output port 'cc0_dat_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'vga_wb_slave', output port 'cc0_dat_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'vga_wb_slave', output port 'cc0_dat_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'vga_wb_slave', output port 'cc1_dat_o[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'vga_wb_slave', output port 'cc1_dat_o[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'vga_wb_slave', output port 'cc1_dat_o[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'vga_wb_slave', output port 'cc1_dat_o[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'vga_wb_slave', output port 'cc1_dat_o[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'vga_wb_slave', output port 'cc1_dat_o[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'vga_wb_slave', output port 'cc1_dat_o[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'vga_wb_slave', output port 'cc1_dat_o[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'vga_wb_slave', output port 'cc1_dat_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'vga_wb_slave', output port 'cc1_dat_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'vga_wb_slave', output port 'cc1_dat_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'vga_wb_slave', output port 'cc1_dat_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'vga_wb_slave', output port 'cc1_dat_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'vga_wb_slave', output port 'cc1_dat_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'vga_wb_slave', output port 'cc1_dat_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'vga_wb_slave', output port 'cc1_dat_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'vga_wb_master', output port 'adr_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'vga_wb_master', output port 'adr_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'vga_pgen', output port 'cc0_adr_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'vga_pgen', output port 'cc0_adr_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'vga_pgen', output port 'cc0_adr_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'vga_pgen', output port 'cc0_adr_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'vga_pgen', output port 'cc1_adr_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'vga_pgen', output port 'cc1_adr_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'vga_pgen', output port 'cc1_adr_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'vga_pgen', output port 'cc1_adr_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'vga_clkgen', output port 'pclk_ena_o' is connected directly to 'logic 1'. (LINT-52)
1
