<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>GT RoboCup SSL: /home/collin/documents/robojackets/mtrain-firmware/external/STM32F7xx_HAL_Drivers/Inc/stm32f7xx_hal_rcc_ex.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rj_logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">GT RoboCup SSL
   </div>
   <div id="projectbrief">mTrain device firmware</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('stm32f7xx__hal__rcc__ex_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">stm32f7xx_hal_rcc_ex.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Header file of RCC HAL Extension module.  
<a href="#details">More...</a></p>
<div class="textblock"><div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="closed.png" alt="+"/> Include dependency graph for stm32f7xx_hal_rcc_ex.h:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><img src="stm32f7xx__hal__rcc__ex_8h__incl.png" border="0" usemap="#_2home_2collin_2documents_2robojackets_2mtrain-firmware_2external_2_s_t_m32_f7xx___h_a_l___drivers_2_inc_2stm32f7xx__hal__rcc__ex_8h" alt=""/></div>
<map name="_2home_2collin_2documents_2robojackets_2mtrain-firmware_2external_2_s_t_m32_f7xx___h_a_l___drivers_2_inc_2stm32f7xx__hal__rcc__ex_8h" id="_2home_2collin_2documents_2robojackets_2mtrain-firmware_2external_2_s_t_m32_f7xx___h_a_l___drivers_2_inc_2stm32f7xx__hal__rcc__ex_8h">
<area shape="rect" id="node2" href="stm32f7xx__hal__def_8h.html" title="This file contains HAL common defines, enumeration, macros and structures definitions. " alt="" coords="145,124,288,151"/>
<area shape="rect" id="node3" href="stm32f7xx_8h.html" title="CMSIS STM32F7xx Device Peripheral Access Layer Header File. " alt="" coords="5,199,100,225"/>
<area shape="rect" id="node4" href="stm32__hal__legacy_8h.html" title="This file contains aliases definition for the STM32Cube HAL constants macros and functions maintained..." alt="" coords="125,199,309,225"/>
</map>
</div>
</div><div class="textblock"><div id="dynsection-1" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-1-trigger" src="closed.png" alt="+"/> This graph shows which files directly or indirectly include this file:</div>
<div id="dynsection-1-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-1-content" class="dyncontent" style="display:none;">
<div class="center"><img src="stm32f7xx__hal__rcc__ex_8h__dep__incl.png" border="0" usemap="#_2home_2collin_2documents_2robojackets_2mtrain-firmware_2external_2_s_t_m32_f7xx___h_a_l___drivers_2_inc_2stm32f7xx__hal__rcc__ex_8hdep" alt=""/></div>
<map name="_2home_2collin_2documents_2robojackets_2mtrain-firmware_2external_2_s_t_m32_f7xx___h_a_l___drivers_2_inc_2stm32f7xx__hal__rcc__ex_8hdep" id="_2home_2collin_2documents_2robojackets_2mtrain-firmware_2external_2_s_t_m32_f7xx___h_a_l___drivers_2_inc_2stm32f7xx__hal__rcc__ex_8hdep">
<area shape="rect" id="node2" href="stm32f7xx__hal__rcc_8h.html" title="Header file of RCC HAL module. " alt="" coords="5285,124,5515,195"/>
<area shape="rect" id="node3" href="stm32f7xx__hal__conf_8h.html" title="HAL configuration file. " alt="" coords="5189,243,5376,313"/>
<area shape="rect" id="node50" href="stm32f7xx__hal__conf__template_8h.html" title="HAL configuration template file. This file should be copied to the application folder and renamed to ..." alt="" coords="5401,243,5634,313"/>
<area shape="rect" id="node4" href="stm32f7xx__hal_8h.html" title="This file contains all the functions prototypes for the HAL module driver. " alt="" coords="5168,361,5397,432"/>
<area shape="rect" id="node5" href="pin__defs_8h.html" title="/home/collin/documents\l/robojackets/mtrain&#45;firmware\l/API/c/Inc/pin_defs.h" alt="" coords="5,487,192,543"/>
<area shape="rect" id="node6" href="delay_8c.html" title="/home/collin/documents\l/robojackets/mtrain&#45;firmware\l/API/c/Src/delay.c" alt="" coords="216,487,403,543"/>
<area shape="rect" id="node7" href="_pin_defs_8hpp.html" title="/home/collin/documents\l/robojackets/mtrain&#45;firmware\l/API/cpp/Inc/PinDefs.hpp" alt="" coords="427,487,613,543"/>
<area shape="rect" id="node8" href="usbd__conf_8h.html" title="/home/collin/documents\l/robojackets/mtrain&#45;firmware\l/BSP/config/usb/usbd_conf.h" alt="" coords="637,487,829,543"/>
<area shape="rect" id="node9" href="bsp_8h.html" title="/home/collin/documents\l/robojackets/mtrain&#45;firmware\l/BSP/Inc/bsp.h" alt="" coords="839,599,1025,655"/>
<area shape="rect" id="node10" href="qspi_8h.html" title="/home/collin/documents\l/robojackets/mtrain&#45;firmware\l/BSP/Inc/qspi.h" alt="" coords="904,487,1091,543"/>
<area shape="rect" id="node11" href="stm32f7xx__hal_8c.html" title="HAL module driver. This is the common part of the HAL initialization. " alt="" coords="1115,480,1344,551"/>
<area shape="rect" id="node12" href="stm32f7xx__hal__adc_8c.html" title="This file provides firmware functions to manage the following functionalities of the Analog to Digita..." alt="" coords="1368,480,1597,551"/>
<area shape="rect" id="node13" href="stm32f7xx__hal__adc__ex_8c.html" title="This file provides firmware functions to manage the following functionalities of the ADC extension pe..." alt="" coords="1621,480,1851,551"/>
<area shape="rect" id="node14" href="stm32f7xx__hal__can_8c.html" title="CAN HAL module driver. This file provides firmware functions to manage the following functionalities ..." alt="" coords="1875,480,2104,551"/>
<area shape="rect" id="node15" href="stm32f7xx__hal__cec_8c.html" title="CEC HAL module driver. This file provides firmware functions to manage the following functionalities ..." alt="" coords="2128,480,2357,551"/>
<area shape="rect" id="node16" href="stm32f7xx__hal__cortex_8c.html" title="CORTEX HAL module driver. This file provides firmware functions to manage the following functionaliti..." alt="" coords="2381,480,2611,551"/>
<area shape="rect" id="node17" href="stm32f7xx__hal__crc_8c.html" title="CRC HAL module driver. This file provides firmware functions to manage the following functionalities ..." alt="" coords="2635,480,2864,551"/>
<area shape="rect" id="node18" href="stm32f7xx__hal__crc__ex_8c.html" title="Extended CRC HAL module driver. " alt="" coords="2888,480,3117,551"/>
<area shape="rect" id="node19" href="stm32f7xx__hal__cryp_8c.html" title="CRYP HAL module driver. This file provides firmware functions to manage the following functionalities..." alt="" coords="3141,480,3371,551"/>
<area shape="rect" id="node20" href="stm32f7xx__hal__cryp__ex_8c.html" title="Extended CRYP HAL module driver This file provides firmware functions to manage the following functio..." alt="" coords="3395,480,3624,551"/>
<area shape="rect" id="node21" href="stm32f7xx__hal__dac_8c.html" title="DAC HAL module driver. This file provides firmware functions to manage the following functionalities ..." alt="" coords="3648,480,3877,551"/>
<area shape="rect" id="node22" href="stm32f7xx__hal__dac__ex_8c.html" title="Extended DAC HAL module driver. This file provides firmware functions to manage the following functio..." alt="" coords="3901,480,4131,551"/>
<area shape="rect" id="node23" href="stm32f7xx__hal__dcmi_8c.html" title="DCMI HAL module driver This file provides firmware functions to manage the following functionalities ..." alt="" coords="4155,480,4384,551"/>
<area shape="rect" id="node24" href="stm32f7xx__hal__dcmi__ex_8c.html" title="Empty file; This file is no longer used to handle the Black&amp;White feature. Its content is now moved to co..." alt="" coords="4408,480,4637,551"/>
<area shape="rect" id="node25" href="stm32f7xx__hal__dfsdm_8c.html" title="This file provides firmware functions to manage the following functionalities of the Digital Filter f..." alt="" coords="4661,480,4891,551"/>
<area shape="rect" id="node26" href="stm32f7xx__hal__dma_8c.html" title="DMA HAL module driver. " alt="" coords="4915,480,5144,551"/>
<area shape="rect" id="node27" href="stm32f7xx__hal__dma2d_8c.html" title="DMA2D HAL module driver. This file provides firmware functions to manage the following functionalitie..." alt="" coords="5168,480,5397,551"/>
<area shape="rect" id="node28" href="stm32f7xx__hal__dma__ex_8c.html" title="DMA Extension HAL module driver This file provides firmware functions to manage the following functio..." alt="" coords="5421,480,5651,551"/>
<area shape="rect" id="node29" href="stm32f7xx__hal__dsi_8c.html" title="DSI HAL module driver. This file provides firmware functions to manage the following functionalities ..." alt="" coords="5675,480,5904,551"/>
<area shape="rect" id="node30" href="stm32f7xx__hal__eth_8c.html" title="ETH HAL module driver. This file provides firmware functions to manage the following functionalities ..." alt="" coords="5928,480,6157,551"/>
<area shape="rect" id="node31" href="stm32f7xx__hal__flash_8c.html" title="FLASH HAL module driver. This file provides firmware functions to manage the following functionalitie..." alt="" coords="6181,480,6411,551"/>
<area shape="rect" id="node32" href="stm32f7xx__hal__flash__ex_8c.html" title="Extended FLASH HAL module driver. This file provides firmware functions to manage the following funct..." alt="" coords="6435,480,6664,551"/>
<area shape="rect" id="node33" href="stm32f7xx__hal__gpio_8c.html" title="GPIO HAL module driver. This file provides firmware functions to manage the following functionalities..." alt="" coords="6688,480,6917,551"/>
<area shape="rect" id="node34" href="stm32f7xx__hal__hash_8c.html" title="HASH HAL module driver. This file provides firmware functions to manage the following functionalities..." alt="" coords="6941,480,7171,551"/>
<area shape="rect" id="node35" href="stm32f7xx__hal__hash__ex_8c.html" title="HASH HAL Extension module driver. This file provides firmware functions to manage the following funct..." alt="" coords="7195,480,7424,551"/>
<area shape="rect" id="node36" href="stm32f7xx__hal__hcd_8c.html" title="HCD HAL module driver. This file provides firmware functions to manage the following functionalities ..." alt="" coords="7448,480,7677,551"/>
<area shape="rect" id="node37" href="stm32f7xx__hal__i2c_8c.html" title="I2C HAL module driver. This file provides firmware functions to manage the following functionalities ..." alt="" coords="7701,480,7931,551"/>
<area shape="rect" id="node38" href="stm32f7xx__hal__i2c__ex_8c.html" title="I2C Extended HAL module driver. This file provides firmware functions to manage the following functio..." alt="" coords="7955,480,8184,551"/>
<area shape="rect" id="node39" href="stm32f7xx__hal__i2s_8c.html" title="I2S HAL module driver. This file provides firmware functions to manage the following functionalities ..." alt="" coords="8208,480,8437,551"/>
<area shape="rect" id="node40" href="stm32f7xx__hal__irda_8c.html" title="IRDA HAL module driver. This file provides firmware functions to manage the following functionalities..." alt="" coords="8461,480,8691,551"/>
<area shape="rect" id="node41" href="stm32f7xx__hal__iwdg_8c.html" title="IWDG HAL module driver. This file provides firmware functions to manage the following functionalities..." alt="" coords="8715,480,8944,551"/>
<area shape="rect" id="node42" href="stm32f7xx__hal__jpeg_8c.html" title="JPEG HAL module driver. This file provides firmware functions to manage the following functionalities..." alt="" coords="8968,480,9197,551"/>
<area shape="rect" id="node43" href="stm32f7xx__hal__lptim_8c.html" title="LPTIM HAL module driver. This file provides firmware functions to manage the following functionalitie..." alt="" coords="9221,480,9451,551"/>
<area shape="rect" id="node44" href="stm32f7xx__hal__ltdc_8c.html" title="LTDC HAL module driver. This file provides firmware functions to manage the following functionalities..." alt="" coords="9475,480,9704,551"/>
<area shape="rect" id="node45" href="stm32f7xx__hal__ltdc__ex_8c.html" title="LTDC Extension HAL module driver. " alt="" coords="9728,480,9957,551"/>
<area shape="rect" id="node46" href="stm32f7xx__hal__mdios_8c.html" title="MDIOS HAL module driver. This file provides firmware functions to manage the following functionalitie..." alt="" coords="9981,480,10211,551"/>
<area shape="rect" id="node47" href="stm32f7xx__hal__mmc_8c.html" title="MMC card HAL module driver. This file provides firmware functions to manage the following functionali..." alt="" coords="10235,480,10464,551"/>
<area shape="rect" id="node48" href="stm32f7xx__hal__msp__template_8c.html" title="HAL MSP module. This file template is located in the HAL folder and should be copied to the user fold..." alt="" coords="10488,480,10723,551"/>
<area shape="rect" id="node49" href="stm32f7xx__hal__nand_8c.html" title="NAND HAL module driver. This file provides a generic firmware to drive NAND memories mounted as exter..." alt="" coords="10747,480,10976,551"/>
</map>
</div>
</div>
<p><a href="stm32f7xx__hal__rcc__ex_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___p_l_l_init_type_def.html">RCC_PLLInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC PLL configuration structure definition.  <a href="struct_r_c_c___p_l_l_init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___p_l_l_i2_s_init_type_def.html">RCC_PLLI2SInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLI2S Clock structure definition.  <a href="struct_r_c_c___p_l_l_i2_s_init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___p_l_l_s_a_i_init_type_def.html">RCC_PLLSAIInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLSAI Clock structure definition.  <a href="struct_r_c_c___p_l_l_s_a_i_init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___periph_c_l_k_init_type_def.html">RCC_PeriphCLKInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC extended clocks structure definition.  <a href="struct_r_c_c___periph_c_l_k_init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga9434a99ec49907a6d2ce7ee7e29deb75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___periph___clock___selection.html#ga9434a99ec49907a6d2ce7ee7e29deb75">RCC_PERIPHCLK_I2S</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga9434a99ec49907a6d2ce7ee7e29deb75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a377fb8665c389cb263cddbfa44bec6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___periph___clock___selection.html#ga6a377fb8665c389cb263cddbfa44bec6">RCC_PERIPHCLK_TIM</a>&#160;&#160;&#160;((uint32_t)0x00000010U)</td></tr>
<tr class="separator:ga6a377fb8665c389cb263cddbfa44bec6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaede03aaafb5319bb39767bf50182406f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___periph___clock___selection.html#gaede03aaafb5319bb39767bf50182406f">RCC_PERIPHCLK_RTC</a>&#160;&#160;&#160;((uint32_t)0x00000020U)</td></tr>
<tr class="separator:gaede03aaafb5319bb39767bf50182406f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45390869c206531ea6d98baefb2315ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___periph___clock___selection.html#ga45390869c206531ea6d98baefb2315ac">RCC_PERIPHCLK_USART1</a>&#160;&#160;&#160;((uint32_t)0x00000040U)</td></tr>
<tr class="separator:ga45390869c206531ea6d98baefb2315ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d259e3e1607db6e547d525043246387"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___periph___clock___selection.html#ga5d259e3e1607db6e547d525043246387">RCC_PERIPHCLK_USART2</a>&#160;&#160;&#160;((uint32_t)0x00000080U)</td></tr>
<tr class="separator:ga5d259e3e1607db6e547d525043246387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8640cec93bf5d59d0f1beddd3bd7ec21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___periph___clock___selection.html#ga8640cec93bf5d59d0f1beddd3bd7ec21">RCC_PERIPHCLK_USART3</a>&#160;&#160;&#160;((uint32_t)0x00000100U)</td></tr>
<tr class="separator:ga8640cec93bf5d59d0f1beddd3bd7ec21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14d9516d88f0e5a4726ca8d38efd8902"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___periph___clock___selection.html#ga14d9516d88f0e5a4726ca8d38efd8902">RCC_PERIPHCLK_UART4</a>&#160;&#160;&#160;((uint32_t)0x00000200U)</td></tr>
<tr class="separator:ga14d9516d88f0e5a4726ca8d38efd8902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad571f04faa1c97e8371741187c2275ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___periph___clock___selection.html#gad571f04faa1c97e8371741187c2275ed">RCC_PERIPHCLK_UART5</a>&#160;&#160;&#160;((uint32_t)0x00000400U)</td></tr>
<tr class="separator:gad571f04faa1c97e8371741187c2275ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f1256bcdac1f0b12fa934dfc989ec4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___periph___clock___selection.html#ga4f1256bcdac1f0b12fa934dfc989ec4a">RCC_PERIPHCLK_USART6</a>&#160;&#160;&#160;((uint32_t)0x00000800U)</td></tr>
<tr class="separator:ga4f1256bcdac1f0b12fa934dfc989ec4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4db7b92efb0cae82484c0ed97ee6766"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___periph___clock___selection.html#gaf4db7b92efb0cae82484c0ed97ee6766">RCC_PERIPHCLK_UART7</a>&#160;&#160;&#160;((uint32_t)0x00001000U)</td></tr>
<tr class="separator:gaf4db7b92efb0cae82484c0ed97ee6766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff1fa6d45f717fb7ce045eb08685766d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___periph___clock___selection.html#gaff1fa6d45f717fb7ce045eb08685766d">RCC_PERIPHCLK_UART8</a>&#160;&#160;&#160;((uint32_t)0x00002000U)</td></tr>
<tr class="separator:gaff1fa6d45f717fb7ce045eb08685766d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe21bb1cd8d7004373b236a8dd90fd92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___periph___clock___selection.html#gafe21bb1cd8d7004373b236a8dd90fd92">RCC_PERIPHCLK_I2C1</a>&#160;&#160;&#160;((uint32_t)0x00004000U)</td></tr>
<tr class="separator:gafe21bb1cd8d7004373b236a8dd90fd92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3ca02c3ca6c548484cd1302c8adbb53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___periph___clock___selection.html#gad3ca02c3ca6c548484cd1302c8adbb53">RCC_PERIPHCLK_I2C2</a>&#160;&#160;&#160;((uint32_t)0x00008000U)</td></tr>
<tr class="separator:gad3ca02c3ca6c548484cd1302c8adbb53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fa8ac7959aeb5b76fdd780fbc1754f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___periph___clock___selection.html#ga9fa8ac7959aeb5b76fdd780fbc1754f3">RCC_PERIPHCLK_I2C3</a>&#160;&#160;&#160;((uint32_t)0x00010000U)</td></tr>
<tr class="separator:ga9fa8ac7959aeb5b76fdd780fbc1754f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43446cae0c5716620fd3bb0ab129715b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___periph___clock___selection.html#ga43446cae0c5716620fd3bb0ab129715b">RCC_PERIPHCLK_I2C4</a>&#160;&#160;&#160;((uint32_t)0x00020000U)</td></tr>
<tr class="separator:ga43446cae0c5716620fd3bb0ab129715b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56ca7e8b3726ee68934795277eb0cbce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___periph___clock___selection.html#ga56ca7e8b3726ee68934795277eb0cbce">RCC_PERIPHCLK_LPTIM1</a>&#160;&#160;&#160;((uint32_t)0x00040000U)</td></tr>
<tr class="separator:ga56ca7e8b3726ee68934795277eb0cbce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b5a57e48c326c3b477b8361f6f246b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___periph___clock___selection.html#ga9b5a57e48c326c3b477b8361f6f246b8">RCC_PERIPHCLK_SAI1</a>&#160;&#160;&#160;((uint32_t)0x00080000U)</td></tr>
<tr class="separator:ga9b5a57e48c326c3b477b8361f6f246b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7030f1b97abf4c891da0506fbd5df96b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___periph___clock___selection.html#ga7030f1b97abf4c891da0506fbd5df96b">RCC_PERIPHCLK_SAI2</a>&#160;&#160;&#160;((uint32_t)0x00100000U)</td></tr>
<tr class="separator:ga7030f1b97abf4c891da0506fbd5df96b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab023056d0d10d8d3bd1013a88e0bebce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___periph___clock___selection.html#gab023056d0d10d8d3bd1013a88e0bebce">RCC_PERIPHCLK_CLK48</a>&#160;&#160;&#160;((uint32_t)0x00200000U)</td></tr>
<tr class="separator:gab023056d0d10d8d3bd1013a88e0bebce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7b08ed2b8df3517d5de1013e2f4ac8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___periph___clock___selection.html#gae7b08ed2b8df3517d5de1013e2f4ac8e">RCC_PERIPHCLK_CEC</a>&#160;&#160;&#160;((uint32_t)0x00400000U)</td></tr>
<tr class="separator:gae7b08ed2b8df3517d5de1013e2f4ac8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fc99091c35bb2c4d6de5f59647deced"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___periph___clock___selection.html#ga8fc99091c35bb2c4d6de5f59647deced">RCC_PERIPHCLK_SDMMC1</a>&#160;&#160;&#160;((uint32_t)0x00800000U)</td></tr>
<tr class="separator:ga8fc99091c35bb2c4d6de5f59647deced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae696b64cfe8a0c2ba96030c427fa77d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___periph___clock___selection.html#gae696b64cfe8a0c2ba96030c427fa77d5">RCC_PERIPHCLK_SPDIFRX</a>&#160;&#160;&#160;((uint32_t)0x01000000U)</td></tr>
<tr class="separator:gae696b64cfe8a0c2ba96030c427fa77d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31b35acf124831881c39c31f4bed5de2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___periph___clock___selection.html#ga31b35acf124831881c39c31f4bed5de2">RCC_PERIPHCLK_PLLI2S</a>&#160;&#160;&#160;((uint32_t)0x02000000U)</td></tr>
<tr class="separator:ga31b35acf124831881c39c31f4bed5de2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf32bded5c13110387b977fb25024d4cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___p_l_l_s_a_i_p___clock___divider.html#gaf32bded5c13110387b977fb25024d4cf">RCC_PLLSAIP_DIV2</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:gaf32bded5c13110387b977fb25024d4cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga176e48faeb322f27e6b9da22c8e2df1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___p_l_l_s_a_i_p___clock___divider.html#ga176e48faeb322f27e6b9da22c8e2df1f">RCC_PLLSAIP_DIV4</a>&#160;&#160;&#160;((uint32_t)0x00000001U)</td></tr>
<tr class="separator:ga176e48faeb322f27e6b9da22c8e2df1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4387724f1e8b5a239b0de3ad3f9beb38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___p_l_l_s_a_i_p___clock___divider.html#ga4387724f1e8b5a239b0de3ad3f9beb38">RCC_PLLSAIP_DIV6</a>&#160;&#160;&#160;((uint32_t)0x00000002U)</td></tr>
<tr class="separator:ga4387724f1e8b5a239b0de3ad3f9beb38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77e54744760b65a5422868294e45f302"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___p_l_l_s_a_i_p___clock___divider.html#ga77e54744760b65a5422868294e45f302">RCC_PLLSAIP_DIV8</a>&#160;&#160;&#160;((uint32_t)0x00000003U)</td></tr>
<tr class="separator:ga77e54744760b65a5422868294e45f302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa982ada83c0104fa63c18d07edc57e6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___p_l_l_s_a_i___d_i_v_r.html#gaa982ada83c0104fa63c18d07edc57e6a">RCC_PLLSAIDIVR_2</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:gaa982ada83c0104fa63c18d07edc57e6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31afbd678ec2b1bb3cc61971e59f4200"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___p_l_l_s_a_i___d_i_v_r.html#ga31afbd678ec2b1bb3cc61971e59f4200">RCC_PLLSAIDIVR_4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga10eaef9508e022ff9b250db25d6e9b02">RCC_DCKCFGR1_PLLSAIDIVR_0</a></td></tr>
<tr class="separator:ga31afbd678ec2b1bb3cc61971e59f4200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5744d352d7815517bbfe46b872497334"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___p_l_l_s_a_i___d_i_v_r.html#ga5744d352d7815517bbfe46b872497334">RCC_PLLSAIDIVR_8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0bdf0ff2b85ba11f7defc0c6710c2290">RCC_DCKCFGR1_PLLSAIDIVR_1</a></td></tr>
<tr class="separator:ga5744d352d7815517bbfe46b872497334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e4b0cae8d6c2f0257b161576d497c77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___p_l_l_s_a_i___d_i_v_r.html#ga5e4b0cae8d6c2f0257b161576d497c77">RCC_PLLSAIDIVR_16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga21068a929a8a6acc42fcb3da48b2afb5">RCC_DCKCFGR1_PLLSAIDIVR</a></td></tr>
<tr class="separator:ga5e4b0cae8d6c2f0257b161576d497c77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77d2d5726213f7452c87251cfddc9d6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i2_s___clock___source.html#ga77d2d5726213f7452c87251cfddc9d6a">RCC_I2SCLKSOURCE_PLLI2S</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:ga77d2d5726213f7452c87251cfddc9d6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf36ed164172cd329651775784798a3ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i2_s___clock___source.html#gaf36ed164172cd329651775784798a3ba">RCC_I2SCLKSOURCE_EXT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d43413fd6b17bd988ccae9e34296412">RCC_CFGR_I2SSRC</a></td></tr>
<tr class="separator:gaf36ed164172cd329651775784798a3ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dac6fab738e864e0ae930f7f853c223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___s_a_i1___clock___source.html#ga5dac6fab738e864e0ae930f7f853c223">RCC_SAI1CLKSOURCE_PLLSAI</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:ga5dac6fab738e864e0ae930f7f853c223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b1b38441bc359af567e8202e1b8480d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___s_a_i1___clock___source.html#ga0b1b38441bc359af567e8202e1b8480d">RCC_SAI1CLKSOURCE_PLLI2S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga48ece36510e9b2a797b0e62f35f3fe1b">RCC_DCKCFGR1_SAI1SEL_0</a></td></tr>
<tr class="separator:ga0b1b38441bc359af567e8202e1b8480d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29ce7333b6f1e3430d2ba46b58513ba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___s_a_i1___clock___source.html#ga29ce7333b6f1e3430d2ba46b58513ba9">RCC_SAI1CLKSOURCE_PIN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7bddf80c972ba78461b0650b6ee34cc5">RCC_DCKCFGR1_SAI1SEL_1</a></td></tr>
<tr class="separator:ga29ce7333b6f1e3430d2ba46b58513ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67bde078276b61538dfda6a109341baf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___s_a_i2___clock___source.html#ga67bde078276b61538dfda6a109341baf">RCC_SAI2CLKSOURCE_PLLSAI</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:ga67bde078276b61538dfda6a109341baf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad19397ddc9049869dc7b8f3eb7f3aa1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___s_a_i2___clock___source.html#gad19397ddc9049869dc7b8f3eb7f3aa1a">RCC_SAI2CLKSOURCE_PLLI2S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1697f41eb3f753004626e3deddc06f4e">RCC_DCKCFGR1_SAI2SEL_0</a></td></tr>
<tr class="separator:gad19397ddc9049869dc7b8f3eb7f3aa1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30c62785a27705f182090d04b147dc3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___s_a_i2___clock___source.html#ga30c62785a27705f182090d04b147dc3d">RCC_SAI2CLKSOURCE_PIN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97c29fe3af36d92cc0c96ea9fce0f71a">RCC_DCKCFGR1_SAI2SEL_1</a></td></tr>
<tr class="separator:ga30c62785a27705f182090d04b147dc3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ce76c7cbd6575550c7dc4d9397d934a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___c_e_c___clock___source.html#ga0ce76c7cbd6575550c7dc4d9397d934a">RCC_CECCLKSOURCE_LSE</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:ga0ce76c7cbd6575550c7dc4d9397d934a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b52eebb2bb87574a7cfba782e59b482"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___c_e_c___clock___source.html#ga0b52eebb2bb87574a7cfba782e59b482">RCC_CECCLKSOURCE_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d1d7c774ade5c92eab4c21d56871d66">RCC_DCKCFGR2_CECSEL</a> /* <a class="el" href="group___peripheral__declaration.html#ga7d03f4d873d59ff8bc76b6c9b576f3e3">CEC</a> clock is HSI/488*/</td></tr>
<tr class="separator:ga0b52eebb2bb87574a7cfba782e59b482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b28509687786167271f0eb84b80b124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___u_s_a_r_t1___clock___source.html#ga0b28509687786167271f0eb84b80b124">RCC_USART1CLKSOURCE_PCLK2</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:ga0b28509687786167271f0eb84b80b124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50441be9ccc8a7abbdba23cfd7f7286c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___u_s_a_r_t1___clock___source.html#ga50441be9ccc8a7abbdba23cfd7f7286c">RCC_USART1CLKSOURCE_SYSCLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae39e767cd8969e80d03a8bde9b3f5674">RCC_DCKCFGR2_USART1SEL_0</a></td></tr>
<tr class="separator:ga50441be9ccc8a7abbdba23cfd7f7286c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15818f4637d9721117cf6751ad79af28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___u_s_a_r_t1___clock___source.html#ga15818f4637d9721117cf6751ad79af28">RCC_USART1CLKSOURCE_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabdd7fec2787e17d8ab0a7825ed13961d">RCC_DCKCFGR2_USART1SEL_1</a></td></tr>
<tr class="separator:ga15818f4637d9721117cf6751ad79af28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2e82299a4295d0e5bf42950f99ddb39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___u_s_a_r_t1___clock___source.html#gac2e82299a4295d0e5bf42950f99ddb39">RCC_USART1CLKSOURCE_LSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga30b89ee6e5a276238c46be7622bc6621">RCC_DCKCFGR2_USART1SEL</a></td></tr>
<tr class="separator:gac2e82299a4295d0e5bf42950f99ddb39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab289cffbef2f41c7df1866d7da23e8ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#gab289cffbef2f41c7df1866d7da23e8ec">RCC_USART2CLKSOURCE_PCLK1</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:gab289cffbef2f41c7df1866d7da23e8ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab06c008b4b6015e3a13fbbdbfe8d0121"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#gab06c008b4b6015e3a13fbbdbfe8d0121">RCC_USART2CLKSOURCE_SYSCLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga035fad6759054c3c736f36364af7026b">RCC_DCKCFGR2_USART2SEL_0</a></td></tr>
<tr class="separator:gab06c008b4b6015e3a13fbbdbfe8d0121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2ca7c150d24aa19b3cdfff9859872fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#gae2ca7c150d24aa19b3cdfff9859872fc">RCC_USART2CLKSOURCE_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad25c640f5f8ddff851fc26c9bc4984a6">RCC_DCKCFGR2_USART2SEL_1</a></td></tr>
<tr class="separator:gae2ca7c150d24aa19b3cdfff9859872fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae95fa6fc4e888e6ea48d8f83ea4c0f4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#gae95fa6fc4e888e6ea48d8f83ea4c0f4b">RCC_USART2CLKSOURCE_LSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0f6dbd8b556cc7531450b793b0a517c6">RCC_DCKCFGR2_USART2SEL</a></td></tr>
<tr class="separator:gae95fa6fc4e888e6ea48d8f83ea4c0f4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62af493f9ff89147905aa00531380a91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___u_s_a_r_t3___clock___source.html#ga62af493f9ff89147905aa00531380a91">RCC_USART3CLKSOURCE_PCLK1</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:ga62af493f9ff89147905aa00531380a91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1275a7c4534a87c8892c5fc795316393"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___u_s_a_r_t3___clock___source.html#ga1275a7c4534a87c8892c5fc795316393">RCC_USART3CLKSOURCE_SYSCLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0b8e7124c0e66be05a5ee49fc7d6ee8d">RCC_DCKCFGR2_USART3SEL_0</a></td></tr>
<tr class="separator:ga1275a7c4534a87c8892c5fc795316393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30b33821af3544a53ec417077be17d5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___u_s_a_r_t3___clock___source.html#ga30b33821af3544a53ec417077be17d5a">RCC_USART3CLKSOURCE_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab5dce73eb2e7985080cc67f4b21e58ad">RCC_DCKCFGR2_USART3SEL_1</a></td></tr>
<tr class="separator:ga30b33821af3544a53ec417077be17d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga423ec12947162063f7f460798274793a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___u_s_a_r_t3___clock___source.html#ga423ec12947162063f7f460798274793a">RCC_USART3CLKSOURCE_LSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ad38d0c1a8d2e19d780991882f11ede">RCC_DCKCFGR2_USART3SEL</a></td></tr>
<tr class="separator:ga423ec12947162063f7f460798274793a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff82e747965b83222e9a26cd4ddba10d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___u_a_r_t4___clock___source.html#gaff82e747965b83222e9a26cd4ddba10d">RCC_UART4CLKSOURCE_PCLK1</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:gaff82e747965b83222e9a26cd4ddba10d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a5e6664b7443bb073f8bc56ee434ef8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___u_a_r_t4___clock___source.html#ga4a5e6664b7443bb073f8bc56ee434ef8">RCC_UART4CLKSOURCE_SYSCLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41a10b313c60e87a4549730848c3b81e">RCC_DCKCFGR2_UART4SEL_0</a></td></tr>
<tr class="separator:ga4a5e6664b7443bb073f8bc56ee434ef8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga784a4f3f93b632fc639af377fd22d209"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___u_a_r_t4___clock___source.html#ga784a4f3f93b632fc639af377fd22d209">RCC_UART4CLKSOURCE_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6082c41328b9042d6dd2b5633cbc4dcd">RCC_DCKCFGR2_UART4SEL_1</a></td></tr>
<tr class="separator:ga784a4f3f93b632fc639af377fd22d209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae30868211d2839e9975c496332c23fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___u_a_r_t4___clock___source.html#gaae30868211d2839e9975c496332c23fd">RCC_UART4CLKSOURCE_LSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafeab59ae0b2c4c068a00a97cc47cfa29">RCC_DCKCFGR2_UART4SEL</a></td></tr>
<tr class="separator:gaae30868211d2839e9975c496332c23fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11924edfaf7870ecf910ce751863254e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___u_a_r_t5___clock___source.html#ga11924edfaf7870ecf910ce751863254e">RCC_UART5CLKSOURCE_PCLK1</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:ga11924edfaf7870ecf910ce751863254e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf703f61ac42f329c33891e89ffe4e0bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___u_a_r_t5___clock___source.html#gaf703f61ac42f329c33891e89ffe4e0bc">RCC_UART5CLKSOURCE_SYSCLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0949f29b95ec27c43a348ee3d520debc">RCC_DCKCFGR2_UART5SEL_0</a></td></tr>
<tr class="separator:gaf703f61ac42f329c33891e89ffe4e0bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04b78012371f9aa8e9993fdcec09142c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___u_a_r_t5___clock___source.html#ga04b78012371f9aa8e9993fdcec09142c">RCC_UART5CLKSOURCE_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb032fc770134eab63af20399ad08aa2">RCC_DCKCFGR2_UART5SEL_1</a></td></tr>
<tr class="separator:ga04b78012371f9aa8e9993fdcec09142c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc9f986ea62a5adb4fa6777fd9d7219a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___u_a_r_t5___clock___source.html#gadc9f986ea62a5adb4fa6777fd9d7219a">RCC_UART5CLKSOURCE_LSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga135b1ea9734e9c98a4b4c46ae55892be">RCC_DCKCFGR2_UART5SEL</a></td></tr>
<tr class="separator:gadc9f986ea62a5adb4fa6777fd9d7219a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63551599c74fbf7b99590526121cdf45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___u_s_a_r_t6___clock___source.html#ga63551599c74fbf7b99590526121cdf45">RCC_USART6CLKSOURCE_PCLK2</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:ga63551599c74fbf7b99590526121cdf45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf442599bb922ccecc5bbca84f6395871"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___u_s_a_r_t6___clock___source.html#gaf442599bb922ccecc5bbca84f6395871">RCC_USART6CLKSOURCE_SYSCLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafba742338e89a08ea4e06fb378a092b5">RCC_DCKCFGR2_USART6SEL_0</a></td></tr>
<tr class="separator:gaf442599bb922ccecc5bbca84f6395871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23a3c393f53c54bfda6344a0105437e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___u_s_a_r_t6___clock___source.html#ga23a3c393f53c54bfda6344a0105437e0">RCC_USART6CLKSOURCE_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafe4f0c2a8bb6de3bed24b88bc68c8ea9">RCC_DCKCFGR2_USART6SEL_1</a></td></tr>
<tr class="separator:ga23a3c393f53c54bfda6344a0105437e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1c7cb7a9b496f577bc87bda61534313"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___u_s_a_r_t6___clock___source.html#gad1c7cb7a9b496f577bc87bda61534313">RCC_USART6CLKSOURCE_LSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga150008561051f3fa159f4d69dd0f2e54">RCC_DCKCFGR2_USART6SEL</a></td></tr>
<tr class="separator:gad1c7cb7a9b496f577bc87bda61534313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8a055b15806cead0eeb191a6d8f0e65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___u_a_r_t7___clock___source.html#gad8a055b15806cead0eeb191a6d8f0e65">RCC_UART7CLKSOURCE_PCLK1</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:gad8a055b15806cead0eeb191a6d8f0e65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ff9bf57f6f1fbb372ad9e20ceaae1e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___u_a_r_t7___clock___source.html#ga8ff9bf57f6f1fbb372ad9e20ceaae1e7">RCC_UART7CLKSOURCE_SYSCLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac704660db375be76cd9b833ddb7db4a0">RCC_DCKCFGR2_UART7SEL_0</a></td></tr>
<tr class="separator:ga8ff9bf57f6f1fbb372ad9e20ceaae1e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3111806bfc93535645e7097bfd446151"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___u_a_r_t7___clock___source.html#ga3111806bfc93535645e7097bfd446151">RCC_UART7CLKSOURCE_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c6f4a05c75c182028e3c4b6bfb92018">RCC_DCKCFGR2_UART7SEL_1</a></td></tr>
<tr class="separator:ga3111806bfc93535645e7097bfd446151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga391e0c8bbbb17d9c9d4776c8fedc374c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___u_a_r_t7___clock___source.html#ga391e0c8bbbb17d9c9d4776c8fedc374c">RCC_UART7CLKSOURCE_LSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf23e3960231ff117751346592a24a48b">RCC_DCKCFGR2_UART7SEL</a></td></tr>
<tr class="separator:ga391e0c8bbbb17d9c9d4776c8fedc374c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafde5f45b5bc2cc741f5dbf287db7fc96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___u_a_r_t8___clock___source.html#gafde5f45b5bc2cc741f5dbf287db7fc96">RCC_UART8CLKSOURCE_PCLK1</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:gafde5f45b5bc2cc741f5dbf287db7fc96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dd061fe7a540902326817dee097dc5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___u_a_r_t8___clock___source.html#ga4dd061fe7a540902326817dee097dc5a">RCC_UART8CLKSOURCE_SYSCLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga70475f572824a81deb8c374269b0a865">RCC_DCKCFGR2_UART8SEL_0</a></td></tr>
<tr class="separator:ga4dd061fe7a540902326817dee097dc5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76309a914b9bde64d471c5bc0c227d46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___u_a_r_t8___clock___source.html#ga76309a914b9bde64d471c5bc0c227d46">RCC_UART8CLKSOURCE_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3bf6a5631af6b4b67c3157a6ba08b991">RCC_DCKCFGR2_UART8SEL_1</a></td></tr>
<tr class="separator:ga76309a914b9bde64d471c5bc0c227d46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea73a8609e9c51acce01c6980623bfde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___u_a_r_t8___clock___source.html#gaea73a8609e9c51acce01c6980623bfde">RCC_UART8CLKSOURCE_LSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1377f96dd88df3089d6baf40fa6c679c">RCC_DCKCFGR2_UART8SEL</a></td></tr>
<tr class="separator:gaea73a8609e9c51acce01c6980623bfde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fc90800e3059c5e65977746386f651c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i2_c1___clock___source.html#ga2fc90800e3059c5e65977746386f651c">RCC_I2C1CLKSOURCE_PCLK1</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:ga2fc90800e3059c5e65977746386f651c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a04c52a4f4665188e40cd7f4018ea3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i2_c1___clock___source.html#ga1a04c52a4f4665188e40cd7f4018ea3f">RCC_I2C1CLKSOURCE_SYSCLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1df979e472c27a849daca7e0035d416d">RCC_DCKCFGR2_I2C1SEL_0</a></td></tr>
<tr class="separator:ga1a04c52a4f4665188e40cd7f4018ea3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5645524b292048cfe127da02ba9b3df7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i2_c1___clock___source.html#ga5645524b292048cfe127da02ba9b3df7">RCC_I2C1CLKSOURCE_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c667a74f28fff26ae4fe41020825d70">RCC_DCKCFGR2_I2C1SEL_1</a></td></tr>
<tr class="separator:ga5645524b292048cfe127da02ba9b3df7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8aad93752b3933f771ef44ad53afd6b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i2_c2___clock___source.html#ga8aad93752b3933f771ef44ad53afd6b7">RCC_I2C2CLKSOURCE_PCLK1</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:ga8aad93752b3933f771ef44ad53afd6b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c973611f0026e17e06e140f708168d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i2_c2___clock___source.html#ga6c973611f0026e17e06e140f708168d5">RCC_I2C2CLKSOURCE_SYSCLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4f2d189947980d23e9988c5d6c19964a">RCC_DCKCFGR2_I2C2SEL_0</a></td></tr>
<tr class="separator:ga6c973611f0026e17e06e140f708168d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2d1849bb1ec2df29cab79843441e3cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i2_c2___clock___source.html#gab2d1849bb1ec2df29cab79843441e3cc">RCC_I2C2CLKSOURCE_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0f520719b6182c432a98f3b4ee57cfcf">RCC_DCKCFGR2_I2C2SEL_1</a></td></tr>
<tr class="separator:gab2d1849bb1ec2df29cab79843441e3cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32cf2e3b0c2d7988833577547ba5ad76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i2_c3___clock___source.html#ga32cf2e3b0c2d7988833577547ba5ad76">RCC_I2C3CLKSOURCE_PCLK1</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:ga32cf2e3b0c2d7988833577547ba5ad76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d4bde7e23e661154eee079f3ef57c09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i2_c3___clock___source.html#ga3d4bde7e23e661154eee079f3ef57c09">RCC_I2C3CLKSOURCE_SYSCLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga912a2daeca1cfceb763c47dfc50ef59c">RCC_DCKCFGR2_I2C3SEL_0</a></td></tr>
<tr class="separator:ga3d4bde7e23e661154eee079f3ef57c09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15d4072c90a04b2393e49f05dc3c8fd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i2_c3___clock___source.html#ga15d4072c90a04b2393e49f05dc3c8fd2">RCC_I2C3CLKSOURCE_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadd360ba20bbfe973cd1df73641ecaf50">RCC_DCKCFGR2_I2C3SEL_1</a></td></tr>
<tr class="separator:ga15d4072c90a04b2393e49f05dc3c8fd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9b67501660628577dd542c187b58d29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i2_c4___clock___source.html#gaf9b67501660628577dd542c187b58d29">RCC_I2C4CLKSOURCE_PCLK1</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:gaf9b67501660628577dd542c187b58d29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b38b1dbd180a2e0c6a97a0c8a3f068c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i2_c4___clock___source.html#ga7b38b1dbd180a2e0c6a97a0c8a3f068c">RCC_I2C4CLKSOURCE_SYSCLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeac04983f30690a88c0a749d891b9c57">RCC_DCKCFGR2_I2C4SEL_0</a></td></tr>
<tr class="separator:ga7b38b1dbd180a2e0c6a97a0c8a3f068c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3544835d7916cd3316a12bd1d9a6f11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i2_c4___clock___source.html#gab3544835d7916cd3316a12bd1d9a6f11">RCC_I2C4CLKSOURCE_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad283649a19be23d8eaec12074b481988">RCC_DCKCFGR2_I2C4SEL_1</a></td></tr>
<tr class="separator:gab3544835d7916cd3316a12bd1d9a6f11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40cdb170aad26d4c4d0860ad5b35b455"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#ga40cdb170aad26d4c4d0860ad5b35b455">RCC_LPTIM1CLKSOURCE_PCLK1</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:ga40cdb170aad26d4c4d0860ad5b35b455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6dc141d42b90f46a14f6dc653856055"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#gac6dc141d42b90f46a14f6dc653856055">RCC_LPTIM1CLKSOURCE_LSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a2e6a583ba629648c1ac361c172a84a">RCC_DCKCFGR2_LPTIM1SEL_0</a></td></tr>
<tr class="separator:gac6dc141d42b90f46a14f6dc653856055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3194a321e6699246642dd78dcdefa7b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#ga3194a321e6699246642dd78dcdefa7b9">RCC_LPTIM1CLKSOURCE_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga961ad0ca54cc350e91030f49c2d51d2c">RCC_DCKCFGR2_LPTIM1SEL_1</a></td></tr>
<tr class="separator:ga3194a321e6699246642dd78dcdefa7b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f268c170b61a50711db963c02356874"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#ga6f268c170b61a50711db963c02356874">RCC_LPTIM1CLKSOURCE_LSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga475ba3a1e935e2ea57c2a8be8d76c035">RCC_DCKCFGR2_LPTIM1SEL</a></td></tr>
<tr class="separator:ga6f268c170b61a50711db963c02356874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4cf9f569dde5acd749d49e19f64796a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___c_l_k48___clock___source.html#gaf4cf9f569dde5acd749d49e19f64796a">RCC_CLK48SOURCE_PLL</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:gaf4cf9f569dde5acd749d49e19f64796a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e0b8965f1c67887486e9201c0384cbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___c_l_k48___clock___source.html#ga3e0b8965f1c67887486e9201c0384cbc">RCC_CLK48SOURCE_PLLSAIP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac5180ea88ae4019f4978db8f39052989">RCC_DCKCFGR2_CK48MSEL</a></td></tr>
<tr class="separator:ga3e0b8965f1c67887486e9201c0384cbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8151264a427f3eec6e6b641b8bbcbafa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___t_i_m___prescaler___selection.html#ga8151264a427f3eec6e6b641b8bbcbafa">RCC_TIMPRES_DESACTIVATED</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:ga8151264a427f3eec6e6b641b8bbcbafa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae93dc9065111c8aa0e44c30dacc38536"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___t_i_m___prescaler___selection.html#gae93dc9065111c8aa0e44c30dacc38536">RCC_TIMPRES_ACTIVATED</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga423027632ab6cdb73f6e17c72547aba1">RCC_DCKCFGR1_TIMPRE</a></td></tr>
<tr class="separator:gae93dc9065111c8aa0e44c30dacc38536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81222c2a958eb074fd79dce5650e5742"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___s_d_m_m_c1___clock___source.html#ga81222c2a958eb074fd79dce5650e5742">RCC_SDMMC1CLKSOURCE_CLK48</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:ga81222c2a958eb074fd79dce5650e5742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88caf00e619ba2e5dc55a346ff8dbccb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___s_d_m_m_c1___clock___source.html#ga88caf00e619ba2e5dc55a346ff8dbccb">RCC_SDMMC1CLKSOURCE_SYSCLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac425036a0d1c95abc942433675c7ef84">RCC_DCKCFGR2_SDMMC1SEL</a></td></tr>
<tr class="separator:ga88caf00e619ba2e5dc55a346ff8dbccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e00f0ad54ffe188998d9fa4dbc211f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga0e00f0ad54ffe188998d9fa4dbc211f2">__HAL_RCC_BKPSRAM_CLK_ENABLE</a>()</td></tr>
<tr class="memdesc:ga0e00f0ad54ffe188998d9fa4dbc211f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the AHB1 peripheral clock.  <a href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga0e00f0ad54ffe188998d9fa4dbc211f2">More...</a><br /></td></tr>
<tr class="separator:ga0e00f0ad54ffe188998d9fa4dbc211f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab78b8f70151109b2c5b1de20e5cb652b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gab78b8f70151109b2c5b1de20e5cb652b">__HAL_RCC_DTCMRAMEN_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gab78b8f70151109b2c5b1de20e5cb652b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b5c4bd52d8e7c70e105dd415a191afd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga1b5c4bd52d8e7c70e105dd415a191afd">__HAL_RCC_DMA2_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga1b5c4bd52d8e7c70e105dd415a191afd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cd90a27bee2a971a2d4db353eeef8bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga6cd90a27bee2a971a2d4db353eeef8bb">__HAL_RCC_USB_OTG_HS_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga6cd90a27bee2a971a2d4db353eeef8bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8405636136663e172da7d578d8e861b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga8405636136663e172da7d578d8e861b4">__HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga8405636136663e172da7d578d8e861b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fde58d775fd2458002df817a68f486e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga1fde58d775fd2458002df817a68f486e">__HAL_RCC_GPIOA_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga1fde58d775fd2458002df817a68f486e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ad43f3f4d8163d40f7d402ef75d27c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga5ad43f3f4d8163d40f7d402ef75d27c5">__HAL_RCC_GPIOB_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga5ad43f3f4d8163d40f7d402ef75d27c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ebfeb136612f370950f52306d29b6fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga5ebfeb136612f370950f52306d29b6fd">__HAL_RCC_GPIOC_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga5ebfeb136612f370950f52306d29b6fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74340ce0f556e370aafc2b8ecdf2dd31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga74340ce0f556e370aafc2b8ecdf2dd31">__HAL_RCC_GPIOD_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga74340ce0f556e370aafc2b8ecdf2dd31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cba7d47b6aee57d469f1d8972d442f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga2cba7d47b6aee57d469f1d8972d442f1">__HAL_RCC_GPIOE_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga2cba7d47b6aee57d469f1d8972d442f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84098c3c8735d401024a1fb762e9527f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga84098c3c8735d401024a1fb762e9527f">__HAL_RCC_GPIOF_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga84098c3c8735d401024a1fb762e9527f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0816a01f8153700ff758c8783e84e9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gaf0816a01f8153700ff758c8783e84e9e">__HAL_RCC_GPIOG_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gaf0816a01f8153700ff758c8783e84e9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga041e72359b94f19569e774030fc6ebff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga041e72359b94f19569e774030fc6ebff">__HAL_RCC_GPIOH_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga041e72359b94f19569e774030fc6ebff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ae57792f686037858b05cf7da84c909"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga9ae57792f686037858b05cf7da84c909">__HAL_RCC_GPIOI_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga9ae57792f686037858b05cf7da84c909"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99d6bde82e92bd4b7f45fde7fd0a6760"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga99d6bde82e92bd4b7f45fde7fd0a6760">__HAL_RCC_BKPSRAM_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gaee10e5e11a2043e4ff865c3d7b804233">RCC_AHB1ENR_BKPSRAMEN</a>))</td></tr>
<tr class="separator:ga99d6bde82e92bd4b7f45fde7fd0a6760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga513814e098695e070035414285a0eb39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga513814e098695e070035414285a0eb39">__HAL_RCC_DTCMRAMEN_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga160a2468b3403338891a8ae47be43a98">RCC_AHB1ENR_DTCMRAMEN</a>))</td></tr>
<tr class="separator:ga513814e098695e070035414285a0eb39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa97383d7ee14e9a638eb8c9ba35658f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gaa97383d7ee14e9a638eb8c9ba35658f0">__HAL_RCC_DMA2_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga664a5d572a39a0c084e4ee7c1cf7df0d">RCC_AHB1ENR_DMA2EN</a>))</td></tr>
<tr class="separator:gaa97383d7ee14e9a638eb8c9ba35658f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga222a9bad41499b041c5dbd0e64e78a2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga222a9bad41499b041c5dbd0e64e78a2d">__HAL_RCC_USB_OTG_HS_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gab18d15ea68876f7a42ee7350074b05f4">RCC_AHB1ENR_OTGHSEN</a>))</td></tr>
<tr class="separator:ga222a9bad41499b041c5dbd0e64e78a2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dab1b49a8c36801028f0d7dccd9aedd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga0dab1b49a8c36801028f0d7dccd9aedd">__HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga784be313f54862d3670723f2334fa51f">RCC_AHB1ENR_OTGHSULPIEN</a>))</td></tr>
<tr class="separator:ga0dab1b49a8c36801028f0d7dccd9aedd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7083e491e6a1e165d064d199304bd2f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga7083e491e6a1e165d064d199304bd2f0">__HAL_RCC_GPIOA_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ff46fb3b30fc6792e4fd18fcb0941b5">RCC_AHB1ENR_GPIOAEN</a>))</td></tr>
<tr class="separator:ga7083e491e6a1e165d064d199304bd2f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60be1be419b57dafbbb93df67d68a424"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga60be1be419b57dafbbb93df67d68a424">__HAL_RCC_GPIOB_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gad7f408f92e7fd49b0957b8cb4ff31ca5">RCC_AHB1ENR_GPIOBEN</a>))</td></tr>
<tr class="separator:ga60be1be419b57dafbbb93df67d68a424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fc90c25d35f9b5b5f66961505de1cd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga0fc90c25d35f9b5b5f66961505de1cd4">__HAL_RCC_GPIOC_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gae8a8b42e33aef2a7bc2d41ad9d231733">RCC_AHB1ENR_GPIOCEN</a>))</td></tr>
<tr class="separator:ga0fc90c25d35f9b5b5f66961505de1cd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaefe364dafdc0c22353969595421422"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gaeaefe364dafdc0c22353969595421422">__HAL_RCC_GPIOD_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gaebd8146e91c76f14af8dfe78a1c2d916">RCC_AHB1ENR_GPIODEN</a>))</td></tr>
<tr class="separator:gaeaefe364dafdc0c22353969595421422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8982750e98b22493ae0677b3021b01b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gad8982750e98b22493ae0677b3021b01b">__HAL_RCC_GPIOE_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga67a9094e0e464eaa8e25f854f90abfc6">RCC_AHB1ENR_GPIOEEN</a>))</td></tr>
<tr class="separator:gad8982750e98b22493ae0677b3021b01b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84c2248eab0a30bd8f4912233abbf34a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga84c2248eab0a30bd8f4912233abbf34a">__HAL_RCC_GPIOF_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gaefa8e0fbecedb4167a4d7ef51e2a48b5">RCC_AHB1ENR_GPIOFEN</a>))</td></tr>
<tr class="separator:ga84c2248eab0a30bd8f4912233abbf34a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d4578e9566823639e049fe69cbaba69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga9d4578e9566823639e049fe69cbaba69">__HAL_RCC_GPIOG_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5304e897036391c916ef82258919a08b">RCC_AHB1ENR_GPIOGEN</a>))</td></tr>
<tr class="separator:ga9d4578e9566823639e049fe69cbaba69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eb7dd0a520cef518fb624bf7117b7e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga1eb7dd0a520cef518fb624bf7117b7e1">__HAL_RCC_GPIOH_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gadb16afc550121895822ebb22108196b6">RCC_AHB1ENR_GPIOHEN</a>))</td></tr>
<tr class="separator:ga1eb7dd0a520cef518fb624bf7117b7e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd0be8e0abc7a66d55f5bb663df1098a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gacd0be8e0abc7a66d55f5bb663df1098a">__HAL_RCC_GPIOI_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gadee44347a6a62429ee74753fe1dea5d7">RCC_AHB1ENR_GPIOIEN</a>))</td></tr>
<tr class="separator:gacd0be8e0abc7a66d55f5bb663df1098a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01b37cc75f9a14a55b9e89e8ccfac8af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga01b37cc75f9a14a55b9e89e8ccfac8af">__HAL_RCC_RNG_CLK_ENABLE</a>()</td></tr>
<tr class="memdesc:ga01b37cc75f9a14a55b9e89e8ccfac8af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the AHB2 peripheral clock.  <a href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga01b37cc75f9a14a55b9e89e8ccfac8af">More...</a><br /></td></tr>
<tr class="separator:ga01b37cc75f9a14a55b9e89e8ccfac8af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade1fdadf89ca65cdaf8fc75de7a3aa1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gade1fdadf89ca65cdaf8fc75de7a3aa1e">__HAL_RCC_USB_OTG_FS_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gade1fdadf89ca65cdaf8fc75de7a3aa1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f885339c99130e538e4d7474933d470"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga8f885339c99130e538e4d7474933d470">__HAL_RCC_RNG_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gadea5123ece7df53e695697e3a7d11a6b">RCC_AHB2ENR_RNGEN</a>))</td></tr>
<tr class="separator:ga8f885339c99130e538e4d7474933d470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2564a1cc04e854a0aa895416f11e32a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga2564a1cc04e854a0aa895416f11e32a6">__HAL_RCC_USB_OTG_FS_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga22576caeba7c7a1e6afdd0b90394c76d">RCC_AHB2ENR_OTGFSEN</a>))</td></tr>
<tr class="separator:ga2564a1cc04e854a0aa895416f11e32a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f95da0bcb204e40ca556b27290a7541"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga4f95da0bcb204e40ca556b27290a7541">__HAL_RCC_FMC_CLK_ENABLE</a>()</td></tr>
<tr class="memdesc:ga4f95da0bcb204e40ca556b27290a7541"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the AHB3 peripheral clock.  <a href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga4f95da0bcb204e40ca556b27290a7541">More...</a><br /></td></tr>
<tr class="separator:ga4f95da0bcb204e40ca556b27290a7541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d05bd0bea3df92036c0195d5fb7f5ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga5d05bd0bea3df92036c0195d5fb7f5ef">__HAL_RCC_QSPI_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga5d05bd0bea3df92036c0195d5fb7f5ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96dffcf5a982b89e776d0011e2904c28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga96dffcf5a982b89e776d0011e2904c28">__HAL_RCC_FMC_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1fdd9380ad0ec9a3625ccd2383371da">RCC_AHB3ENR_FMCEN</a>))</td></tr>
<tr class="separator:ga96dffcf5a982b89e776d0011e2904c28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabea7af5741c00891980da84022e945c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gabea7af5741c00891980da84022e945c0">__HAL_RCC_QSPI_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga88f25e0d1a24e53f53405dd9b67b84c7">RCC_AHB3ENR_QSPIEN</a>))</td></tr>
<tr class="separator:gabea7af5741c00891980da84022e945c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e895257faa38376b9cdfcd756909a43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga2e895257faa38376b9cdfcd756909a43">__HAL_RCC_TIM2_CLK_ENABLE</a>()</td></tr>
<tr class="memdesc:ga2e895257faa38376b9cdfcd756909a43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the Low Speed APB (APB1) peripheral clock.  <a href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga2e895257faa38376b9cdfcd756909a43">More...</a><br /></td></tr>
<tr class="separator:ga2e895257faa38376b9cdfcd756909a43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf62d32fdde03df10072d856515692c8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gaf62d32fdde03df10072d856515692c8d">__HAL_RCC_TIM3_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gaf62d32fdde03df10072d856515692c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9b08205c361d1779b6c7a3afdb67e7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gaf9b08205c361d1779b6c7a3afdb67e7c">__HAL_RCC_TIM4_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gaf9b08205c361d1779b6c7a3afdb67e7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6669f7a9f892e39fb22b349c1afd78d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gab6669f7a9f892e39fb22b349c1afd78d">__HAL_RCC_TIM5_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gab6669f7a9f892e39fb22b349c1afd78d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga669982035ad2dd6cf095fd8b281f9dab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga669982035ad2dd6cf095fd8b281f9dab">__HAL_RCC_TIM6_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga669982035ad2dd6cf095fd8b281f9dab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92313068bbe6883497ca424b24f31d44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga92313068bbe6883497ca424b24f31d44">__HAL_RCC_TIM7_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga92313068bbe6883497ca424b24f31d44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72597483d0d6da14553329d2da3ad45e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga72597483d0d6da14553329d2da3ad45e">__HAL_RCC_TIM12_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga72597483d0d6da14553329d2da3ad45e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade7a5313eb8b50127a40c5c130c7f3e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gade7a5313eb8b50127a40c5c130c7f3e1">__HAL_RCC_TIM13_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gade7a5313eb8b50127a40c5c130c7f3e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28c0bd63fbc7500f9c209ef42c0931b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga28c0bd63fbc7500f9c209ef42c0931b6">__HAL_RCC_TIM14_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga28c0bd63fbc7500f9c209ef42c0931b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e1e013e28c2c8049e057d5f797ef077"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga7e1e013e28c2c8049e057d5f797ef077">__HAL_RCC_LPTIM1_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga7e1e013e28c2c8049e057d5f797ef077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12352adbb876f2b827d6ac3a04d94e26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga12352adbb876f2b827d6ac3a04d94e26">__HAL_RCC_SPI2_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga12352adbb876f2b827d6ac3a04d94e26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16612e19c1a7d4cd3c601bf2be916026"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga16612e19c1a7d4cd3c601bf2be916026">__HAL_RCC_SPI3_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga16612e19c1a7d4cd3c601bf2be916026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf50c7d2265d978fab8fbb68a518096d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gaaf50c7d2265d978fab8fbb68a518096d">__HAL_RCC_USART2_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gaaf50c7d2265d978fab8fbb68a518096d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34a7bf921d694c001b67dcd531c807a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga34a7bf921d694c001b67dcd531c807a3">__HAL_RCC_USART3_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga34a7bf921d694c001b67dcd531c807a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a09294d81a526606fb6e2a8bd8f2955"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga4a09294d81a526606fb6e2a8bd8f2955">__HAL_RCC_UART4_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga4a09294d81a526606fb6e2a8bd8f2955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga801a26037f0fd4fa1bad78fefe677f89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga801a26037f0fd4fa1bad78fefe677f89">__HAL_RCC_UART5_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga801a26037f0fd4fa1bad78fefe677f89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeae5b9e93721dd4e34274600996baeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gaaeae5b9e93721dd4e34274600996baeb">__HAL_RCC_I2C1_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gaaeae5b9e93721dd4e34274600996baeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7826848ae938c7f59984d12bc883a6f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga7826848ae938c7f59984d12bc883a6f0">__HAL_RCC_I2C2_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga7826848ae938c7f59984d12bc883a6f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c510498725fb0c1245edaae3d9b1e53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga1c510498725fb0c1245edaae3d9b1e53">__HAL_RCC_I2C3_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga1c510498725fb0c1245edaae3d9b1e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga886a8892d3ad60d020ccb1e0d2d6f06c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga886a8892d3ad60d020ccb1e0d2d6f06c">__HAL_RCC_CAN1_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga886a8892d3ad60d020ccb1e0d2d6f06c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf537ba2ca2f41342fdfb724b1f3f260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gabf537ba2ca2f41342fdfb724b1f3f260">__HAL_RCC_DAC_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gabf537ba2ca2f41342fdfb724b1f3f260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa03f5b5b0959fbd6989d04516dafa7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gaaa03f5b5b0959fbd6989d04516dafa7e">__HAL_RCC_UART7_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gaaa03f5b5b0959fbd6989d04516dafa7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac55d407e224e9aae78e7a8f8ae55fcbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gac55d407e224e9aae78e7a8f8ae55fcbf">__HAL_RCC_UART8_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gac55d407e224e9aae78e7a8f8ae55fcbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2def81b1df0e62cd322ab60b31ba59f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gad2def81b1df0e62cd322ab60b31ba59f">__HAL_RCC_TIM2_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gacd3966a4d6ae47f06b3c095eaf26a610">RCC_APB1ENR_TIM2EN</a>))</td></tr>
<tr class="separator:gad2def81b1df0e62cd322ab60b31ba59f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fb7035f007ec272b725e51018a36b23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga9fb7035f007ec272b725e51018a36b23">__HAL_RCC_TIM3_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7">RCC_APB1ENR_TIM3EN</a>))</td></tr>
<tr class="separator:ga9fb7035f007ec272b725e51018a36b23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8888dfd8a1e50f8019f581506ec776d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga8888dfd8a1e50f8019f581506ec776d8">__HAL_RCC_TIM4_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gad4fbbf6b1beeec92c7d80e9e05bd1461">RCC_APB1ENR_TIM4EN</a>))</td></tr>
<tr class="separator:ga8888dfd8a1e50f8019f581506ec776d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44f246a1407fadc350e416e4c3256f6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga44f246a1407fadc350e416e4c3256f6e">__HAL_RCC_TIM5_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga49abbbc8fd297c544df2d337b28f80e4">RCC_APB1ENR_TIM5EN</a>))</td></tr>
<tr class="separator:ga44f246a1407fadc350e416e4c3256f6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ee14a6e314a50eee7a1a09482a25abf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga1ee14a6e314a50eee7a1a09482a25abf">__HAL_RCC_TIM6_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gafb0279b1f0ff35c2df728d9653cabc0c">RCC_APB1ENR_TIM6EN</a>))</td></tr>
<tr class="separator:ga1ee14a6e314a50eee7a1a09482a25abf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga865f11c3f70a9b85ebc5f09baf60eec9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga865f11c3f70a9b85ebc5f09baf60eec9">__HAL_RCC_TIM7_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gab595fbaf4167297d8fe2825e41f41990">RCC_APB1ENR_TIM7EN</a>))</td></tr>
<tr class="separator:ga865f11c3f70a9b85ebc5f09baf60eec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40b70e57e0b7741e6f62d1f2a25b0a3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga40b70e57e0b7741e6f62d1f2a25b0a3e">__HAL_RCC_TIM12_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gaecd88b56485ee4ee3e406b1d6c062081">RCC_APB1ENR_TIM12EN</a>))</td></tr>
<tr class="separator:ga40b70e57e0b7741e6f62d1f2a25b0a3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga501dca0467cb5d6119144dbab79243f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga501dca0467cb5d6119144dbab79243f6">__HAL_RCC_TIM13_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a95079e68e7c76584ef0b3de371288a">RCC_APB1ENR_TIM13EN</a>))</td></tr>
<tr class="separator:ga501dca0467cb5d6119144dbab79243f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga492911cce1e54350519e7793c897102b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga492911cce1e54350519e7793c897102b">__HAL_RCC_TIM14_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gaca040bd66d4a54d4d9e9b261c8102799">RCC_APB1ENR_TIM14EN</a>))</td></tr>
<tr class="separator:ga492911cce1e54350519e7793c897102b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed03071c92bed23b141d05c8409893aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gaed03071c92bed23b141d05c8409893aa">__HAL_RCC_LPTIM1_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga96545470b7558c4d833f1811b683f5fd">RCC_APB1ENR_LPTIM1EN</a>))</td></tr>
<tr class="separator:gaed03071c92bed23b141d05c8409893aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb56a85a6424a60da8edc681f3a1c918"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gabb56a85a6424a60da8edc681f3a1c918">__HAL_RCC_SPI2_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gafdce64692c44bf95efbf2fed054e59be">RCC_APB1ENR_SPI2EN</a>))</td></tr>
<tr class="separator:gabb56a85a6424a60da8edc681f3a1c918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc6ab93c1c538a7f2ee24a85a6831274"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gadc6ab93c1c538a7f2ee24a85a6831274">__HAL_RCC_SPI3_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga8757f8d1e1ff1447e08e5abea4615083">RCC_APB1ENR_SPI3EN</a>))</td></tr>
<tr class="separator:gadc6ab93c1c538a7f2ee24a85a6831274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1edc6c83fbebf8b4265ef9500aa04b04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga1edc6c83fbebf8b4265ef9500aa04b04">__HAL_RCC_USART2_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</a>))</td></tr>
<tr class="separator:ga1edc6c83fbebf8b4265ef9500aa04b04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b0866dac14f73ddeafa6308ac447bec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga5b0866dac14f73ddeafa6308ac447bec">__HAL_RCC_USART3_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga8033e0312aea02ae7eb2d57da13e8298">RCC_APB1ENR_USART3EN</a>))</td></tr>
<tr class="separator:ga5b0866dac14f73ddeafa6308ac447bec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c7d9a072dd5ad3f28220667001bfc08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga0c7d9a072dd5ad3f28220667001bfc08">__HAL_RCC_UART4_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gae6b0fe571aa29ed30389f87bdbf37b46">RCC_APB1ENR_UART4EN</a>))</td></tr>
<tr class="separator:ga0c7d9a072dd5ad3f28220667001bfc08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a95ee8616f039fd0b00b0efa7297e6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga8a95ee8616f039fd0b00b0efa7297e6c">__HAL_RCC_UART5_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga24a9eea153892405f53007f521efee2e">RCC_APB1ENR_UART5EN</a>))</td></tr>
<tr class="separator:ga8a95ee8616f039fd0b00b0efa7297e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga490a853eae72da96aad5379a6e939dd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga490a853eae72da96aad5379a6e939dd8">__HAL_RCC_I2C1_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e">RCC_APB1ENR_I2C1EN</a>))</td></tr>
<tr class="separator:ga490a853eae72da96aad5379a6e939dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ebc5988bcf1e2965ed482fd76c67b22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga3ebc5988bcf1e2965ed482fd76c67b22">__HAL_RCC_I2C2_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gafd7d1c3c7dbe20aea87a694ae15840f6">RCC_APB1ENR_I2C2EN</a>))</td></tr>
<tr class="separator:ga3ebc5988bcf1e2965ed482fd76c67b22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab015d6340996f59fa36354ddcc10759d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gab015d6340996f59fa36354ddcc10759d">__HAL_RCC_I2C3_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga96621806b8fb96891efa9364e370f3f7">RCC_APB1ENR_I2C3EN</a>))</td></tr>
<tr class="separator:gab015d6340996f59fa36354ddcc10759d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8f3d2055731b09adc0e9588a1dce823"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gad8f3d2055731b09adc0e9588a1dce823">__HAL_RCC_CAN1_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga66b5172158cf0170d29091064ea63a29">RCC_APB1ENR_CAN1EN</a>))</td></tr>
<tr class="separator:gad8f3d2055731b09adc0e9588a1dce823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6817d8397756e235e5d29e980c7dbb47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga6817d8397756e235e5d29e980c7dbb47">__HAL_RCC_DAC_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga087968e2786321fb8645c46b22eea132">RCC_APB1ENR_DACEN</a>))</td></tr>
<tr class="separator:ga6817d8397756e235e5d29e980c7dbb47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9938ea115b1c865b757f54673ca8c97b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga9938ea115b1c865b757f54673ca8c97b">__HAL_RCC_UART7_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga0b7a022fda0cc030a4450f16243711eb">RCC_APB1ENR_UART7EN</a>))</td></tr>
<tr class="separator:ga9938ea115b1c865b757f54673ca8c97b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga741b1908bd8c5ba1822dd87d507510a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga741b1908bd8c5ba1822dd87d507510a7">__HAL_RCC_UART8_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c2f21176461a0d7c96fc6d80bee4b02">RCC_APB1ENR_UART8EN</a>))</td></tr>
<tr class="separator:ga741b1908bd8c5ba1822dd87d507510a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad693d7300ed7134b60bb1a645e762358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gad693d7300ed7134b60bb1a645e762358">__HAL_RCC_TIM1_CLK_ENABLE</a>()</td></tr>
<tr class="memdesc:gad693d7300ed7134b60bb1a645e762358"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the High Speed APB (APB2) peripheral clock.  <a href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gad693d7300ed7134b60bb1a645e762358">More...</a><br /></td></tr>
<tr class="separator:gad693d7300ed7134b60bb1a645e762358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa5393a02b936b1d6de896a6c09103a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gaaa5393a02b936b1d6de896a6c09103a4">__HAL_RCC_TIM8_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gaaa5393a02b936b1d6de896a6c09103a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga932afe7cea6c567ad63e0f83308b9d3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga932afe7cea6c567ad63e0f83308b9d3e">__HAL_RCC_USART1_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga932afe7cea6c567ad63e0f83308b9d3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga840be8a915492c85d968faec688c73ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga840be8a915492c85d968faec688c73ea">__HAL_RCC_USART6_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga840be8a915492c85d968faec688c73ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa28c08d39ba2ec206a131f0861d7c1a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gaa28c08d39ba2ec206a131f0861d7c1a1">__HAL_RCC_ADC1_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gaa28c08d39ba2ec206a131f0861d7c1a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39066209e4e4386d4924bb8ee31ff761"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga39066209e4e4386d4924bb8ee31ff761">__HAL_RCC_ADC2_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga39066209e4e4386d4924bb8ee31ff761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeceb46d7b24fd1147ce660ba21a8c9c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gaeceb46d7b24fd1147ce660ba21a8c9c6">__HAL_RCC_ADC3_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gaeceb46d7b24fd1147ce660ba21a8c9c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6608439910ba24a3f1ca91223fef67f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga6608439910ba24a3f1ca91223fef67f2">__HAL_RCC_SDMMC1_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga6608439910ba24a3f1ca91223fef67f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga856c7460aa481976644736c703c6702d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga856c7460aa481976644736c703c6702d">__HAL_RCC_SPI1_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga856c7460aa481976644736c703c6702d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ad5daf60ee8a66825b91afa3eb7f75c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga2ad5daf60ee8a66825b91afa3eb7f75c">__HAL_RCC_SPI4_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga2ad5daf60ee8a66825b91afa3eb7f75c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4af6c3c30271fa16eb113e5c0a89d953"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga4af6c3c30271fa16eb113e5c0a89d953">__HAL_RCC_TIM9_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga4af6c3c30271fa16eb113e5c0a89d953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e340e8887d84210e36db6903643ea27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga4e340e8887d84210e36db6903643ea27">__HAL_RCC_TIM10_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga4e340e8887d84210e36db6903643ea27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab13c6974274c609546b93847b8bf42ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gab13c6974274c609546b93847b8bf42ae">__HAL_RCC_TIM11_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gab13c6974274c609546b93847b8bf42ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a70c26339bbcffc2ecd3d7b61066b2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga7a70c26339bbcffc2ecd3d7b61066b2c">__HAL_RCC_SPI5_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga7a70c26339bbcffc2ecd3d7b61066b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf2662a3a1baa7261e1bfa1aae10b90f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gabf2662a3a1baa7261e1bfa1aae10b90f">__HAL_RCC_SPI6_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gabf2662a3a1baa7261e1bfa1aae10b90f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf00544b52c47b22490cd0bdf32c8ccfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gaf00544b52c47b22490cd0bdf32c8ccfb">__HAL_RCC_SAI1_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gaf00544b52c47b22490cd0bdf32c8ccfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06606a3cfe265f742a918426385a17fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga06606a3cfe265f742a918426385a17fc">__HAL_RCC_SAI2_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga06606a3cfe265f742a918426385a17fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9eacfb8ee244074ec63dae0b9f621c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gaa9eacfb8ee244074ec63dae0b9f621c2">__HAL_RCC_TIM1_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga25852ad4ebc09edc724814de967816bc">RCC_APB2ENR_TIM1EN</a>))</td></tr>
<tr class="separator:gaa9eacfb8ee244074ec63dae0b9f621c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb93b1527822da05736d8fcae78597c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gabb93b1527822da05736d8fcae78597c9">__HAL_RCC_TIM8_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga3669393b3538bc4543184d4bccd0b292">RCC_APB2ENR_TIM8EN</a>))</td></tr>
<tr class="separator:gabb93b1527822da05736d8fcae78597c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0050944298552e9f02f56ec8634f5a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gae0050944298552e9f02f56ec8634f5a6">__HAL_RCC_USART1_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</a>))</td></tr>
<tr class="separator:gae0050944298552e9f02f56ec8634f5a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4b142412ef1e3dab8dcf5d5f7ca4d92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gac4b142412ef1e3dab8dcf5d5f7ca4d92">__HAL_RCC_USART6_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga0569d91f3b18ae130b7a09e0100c4459">RCC_APB2ENR_USART6EN</a>))</td></tr>
<tr class="separator:gac4b142412ef1e3dab8dcf5d5f7ca4d92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80a9e4852bac07d3d9cc6390a361302a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga80a9e4852bac07d3d9cc6390a361302a">__HAL_RCC_ADC1_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</a>))</td></tr>
<tr class="separator:ga80a9e4852bac07d3d9cc6390a361302a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab85790f59a2033b43e7b58e2bfd91aa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gab85790f59a2033b43e7b58e2bfd91aa7">__HAL_RCC_ADC2_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga11a9732e1cef24f107e815caecdbb445">RCC_APB2ENR_ADC2EN</a>))</td></tr>
<tr class="separator:gab85790f59a2033b43e7b58e2bfd91aa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf239c6212b26796bb449f240bcc1045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gaaf239c6212b26796bb449f240bcc1045">__HAL_RCC_ADC3_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5df23f931ddad97274ce7e2050b90a5a">RCC_APB2ENR_ADC3EN</a>))</td></tr>
<tr class="separator:gaaf239c6212b26796bb449f240bcc1045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab94e29d67ee313b4fbdbb491114a412e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gab94e29d67ee313b4fbdbb491114a412e">__HAL_RCC_SDMMC1_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf5931f3fbc74823e1071fb07ef1ae6">RCC_APB2ENR_SDMMC1EN</a>))</td></tr>
<tr class="separator:gab94e29d67ee313b4fbdbb491114a412e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2ccb5c6b63a60deb6463cbc629c10fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gaf2ccb5c6b63a60deb6463cbc629c10fe">__HAL_RCC_SPI1_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</a>))</td></tr>
<tr class="separator:gaf2ccb5c6b63a60deb6463cbc629c10fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85678767f2c727a545b1095d9ef69a67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga85678767f2c727a545b1095d9ef69a67">__HAL_RCC_SPI4_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gac9b531ccde79f9f1c5b7b63169016e16">RCC_APB2ENR_SPI4EN</a>))</td></tr>
<tr class="separator:ga85678767f2c727a545b1095d9ef69a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c858a3c7df429051fe4459a8a22da43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga6c858a3c7df429051fe4459a8a22da43">__HAL_RCC_TIM9_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga987ebd8255dc8f9c09127e1d608d1065">RCC_APB2ENR_TIM9EN</a>))</td></tr>
<tr class="separator:ga6c858a3c7df429051fe4459a8a22da43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33f3e5d6b2c337d84ae550b701e37455"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga33f3e5d6b2c337d84ae550b701e37455">__HAL_RCC_TIM10_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gaa98e28e157787e24b93af95273ab3055">RCC_APB2ENR_TIM10EN</a>))</td></tr>
<tr class="separator:ga33f3e5d6b2c337d84ae550b701e37455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ea675ace35a7a536c9f4cec522f28bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga2ea675ace35a7a536c9f4cec522f28bc">__HAL_RCC_TIM11_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gab1d2aeebc8ccf4e2ee18f4d924a35188">RCC_APB2ENR_TIM11EN</a>))</td></tr>
<tr class="separator:ga2ea675ace35a7a536c9f4cec522f28bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68c2a52fef447801cb641586a57d15e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga68c2a52fef447801cb641586a57d15e5">__HAL_RCC_SPI5_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gaa03ceeb67bbc312dedb16ca516e0d1ea">RCC_APB2ENR_SPI5EN</a>))</td></tr>
<tr class="separator:ga68c2a52fef447801cb641586a57d15e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabab1133742baef14e8d76e1b6cba9926"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gabab1133742baef14e8d76e1b6cba9926">__HAL_RCC_SPI6_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3a69871fe2c246de87d6330085f8fb2">RCC_APB2ENR_SPI6EN</a>))</td></tr>
<tr class="separator:gabab1133742baef14e8d76e1b6cba9926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f8e5c20350d611721053981830bbb12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga1f8e5c20350d611721053981830bbb12">__HAL_RCC_SAI1_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga31543bbdce9d1385c43dedde182f6aa9">RCC_APB2ENR_SAI1EN</a>))</td></tr>
<tr class="separator:ga1f8e5c20350d611721053981830bbb12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86941cfe8c189143837806bd4f486da5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga86941cfe8c189143837806bd4f486da5">__HAL_RCC_SAI2_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7796959448ad30aa9f02a49a24a20c59">RCC_APB2ENR_SAI2EN</a>))</td></tr>
<tr class="separator:ga86941cfe8c189143837806bd4f486da5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71189681029c9b592e24f61de213ff29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga71189681029c9b592e24f61de213ff29">__HAL_RCC_BKPSRAM_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaee10e5e11a2043e4ff865c3d7b804233">RCC_AHB1ENR_BKPSRAMEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="memdesc:ga71189681029c9b592e24f61de213ff29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the enable or disable status of the AHB1 peripheral clock.  <a href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga71189681029c9b592e24f61de213ff29">More...</a><br /></td></tr>
<tr class="separator:ga71189681029c9b592e24f61de213ff29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb9b2ee99a11b3e0c4ef39bcf1d07600"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gacb9b2ee99a11b3e0c4ef39bcf1d07600">__HAL_RCC_DTCMRAMEN_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga160a2468b3403338891a8ae47be43a98">RCC_AHB1ENR_DTCMRAMEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gacb9b2ee99a11b3e0c4ef39bcf1d07600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0ccdaf669ea327e80c455db4dc36177"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gad0ccdaf669ea327e80c455db4dc36177">__HAL_RCC_DMA2_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga664a5d572a39a0c084e4ee7c1cf7df0d">RCC_AHB1ENR_DMA2EN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gad0ccdaf669ea327e80c455db4dc36177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdd0ec36a385956cd1985a6595e366d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gafdd0ec36a385956cd1985a6595e366d8">__HAL_RCC_USB_OTG_HS_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gab18d15ea68876f7a42ee7350074b05f4">RCC_AHB1ENR_OTGHSEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gafdd0ec36a385956cd1985a6595e366d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga512dfe593947d251c924b586c9fc59fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga512dfe593947d251c924b586c9fc59fb">__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga784be313f54862d3670723f2334fa51f">RCC_AHB1ENR_OTGHSULPIEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga512dfe593947d251c924b586c9fc59fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1edbd9407c814110f04c1a609a214e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gad1edbd9407c814110f04c1a609a214e4">__HAL_RCC_GPIOA_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ff46fb3b30fc6792e4fd18fcb0941b5">RCC_AHB1ENR_GPIOAEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gad1edbd9407c814110f04c1a609a214e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fc8f9dc5f5b64c14c325c45ee301b4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga2fc8f9dc5f5b64c14c325c45ee301b4f">__HAL_RCC_GPIOB_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gad7f408f92e7fd49b0957b8cb4ff31ca5">RCC_AHB1ENR_GPIOBEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga2fc8f9dc5f5b64c14c325c45ee301b4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga528029c120a0154dfd7cfd6159e8debe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga528029c120a0154dfd7cfd6159e8debe">__HAL_RCC_GPIOC_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gae8a8b42e33aef2a7bc2d41ad9d231733">RCC_AHB1ENR_GPIOCEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga528029c120a0154dfd7cfd6159e8debe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a8a0e334d69163b25692f0450dc569a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga7a8a0e334d69163b25692f0450dc569a">__HAL_RCC_GPIOD_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaebd8146e91c76f14af8dfe78a1c2d916">RCC_AHB1ENR_GPIODEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga7a8a0e334d69163b25692f0450dc569a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c0dd8ae5cf2026dab691c05f55fa384"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga2c0dd8ae5cf2026dab691c05f55fa384">__HAL_RCC_GPIOE_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga67a9094e0e464eaa8e25f854f90abfc6">RCC_AHB1ENR_GPIOEEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga2c0dd8ae5cf2026dab691c05f55fa384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c997b15dc4bc3fd8e5b43193e4b1a2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga5c997b15dc4bc3fd8e5b43193e4b1a2d">__HAL_RCC_GPIOF_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaefa8e0fbecedb4167a4d7ef51e2a48b5">RCC_AHB1ENR_GPIOFEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga5c997b15dc4bc3fd8e5b43193e4b1a2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3770796716f63a656285dcfedf8c0651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga3770796716f63a656285dcfedf8c0651">__HAL_RCC_GPIOG_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5304e897036391c916ef82258919a08b">RCC_AHB1ENR_GPIOGEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga3770796716f63a656285dcfedf8c0651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e182ed43301e2586bc198a729b50436"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga8e182ed43301e2586bc198a729b50436">__HAL_RCC_GPIOH_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gadb16afc550121895822ebb22108196b6">RCC_AHB1ENR_GPIOHEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga8e182ed43301e2586bc198a729b50436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00e483b835f0fb709a98aefa63bf5b44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga00e483b835f0fb709a98aefa63bf5b44">__HAL_RCC_GPIOI_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gadee44347a6a62429ee74753fe1dea5d7">RCC_AHB1ENR_GPIOIEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga00e483b835f0fb709a98aefa63bf5b44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87b77dc5cf8c1ead0609710cdd07e1b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga87b77dc5cf8c1ead0609710cdd07e1b4">__HAL_RCC_BKPSRAM_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaee10e5e11a2043e4ff865c3d7b804233">RCC_AHB1ENR_BKPSRAMEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga87b77dc5cf8c1ead0609710cdd07e1b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga176be7a655dcbdc84be1155758ce8e3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga176be7a655dcbdc84be1155758ce8e3a">__HAL_RCC_DTCMRAMEN_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga160a2468b3403338891a8ae47be43a98">RCC_AHB1ENR_DTCMRAMEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga176be7a655dcbdc84be1155758ce8e3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga725d2a38d8519867922438d48a5885cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga725d2a38d8519867922438d48a5885cf">__HAL_RCC_DMA2_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga664a5d572a39a0c084e4ee7c1cf7df0d">RCC_AHB1ENR_DMA2EN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga725d2a38d8519867922438d48a5885cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f60d9108d0ac35b86d18119f3370bcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga5f60d9108d0ac35b86d18119f3370bcd">__HAL_RCC_USB_OTG_HS_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gab18d15ea68876f7a42ee7350074b05f4">RCC_AHB1ENR_OTGHSEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga5f60d9108d0ac35b86d18119f3370bcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22ba871dc6c91cf2f44de1ac4d2727eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga22ba871dc6c91cf2f44de1ac4d2727eb">__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga784be313f54862d3670723f2334fa51f">RCC_AHB1ENR_OTGHSULPIEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga22ba871dc6c91cf2f44de1ac4d2727eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d73b007700fe1576c7965ce677148bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga2d73b007700fe1576c7965ce677148bd">__HAL_RCC_GPIOA_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ff46fb3b30fc6792e4fd18fcb0941b5">RCC_AHB1ENR_GPIOAEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga2d73b007700fe1576c7965ce677148bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b9353035473ac5f144f6e5385c4bebb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga9b9353035473ac5f144f6e5385c4bebb">__HAL_RCC_GPIOB_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gad7f408f92e7fd49b0957b8cb4ff31ca5">RCC_AHB1ENR_GPIOBEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga9b9353035473ac5f144f6e5385c4bebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e939d98ecca025c028bd1d837b84c81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga5e939d98ecca025c028bd1d837b84c81">__HAL_RCC_GPIOC_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gae8a8b42e33aef2a7bc2d41ad9d231733">RCC_AHB1ENR_GPIOCEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga5e939d98ecca025c028bd1d837b84c81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01c2b4166bbcf59a529cd3c5f8b93d76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga01c2b4166bbcf59a529cd3c5f8b93d76">__HAL_RCC_GPIOD_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaebd8146e91c76f14af8dfe78a1c2d916">RCC_AHB1ENR_GPIODEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga01c2b4166bbcf59a529cd3c5f8b93d76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04deb9fe7c5fad8f1644682c1114613f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga04deb9fe7c5fad8f1644682c1114613f">__HAL_RCC_GPIOE_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga67a9094e0e464eaa8e25f854f90abfc6">RCC_AHB1ENR_GPIOEEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga04deb9fe7c5fad8f1644682c1114613f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga843a7fcc2441b978cadacbea548dff93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga843a7fcc2441b978cadacbea548dff93">__HAL_RCC_GPIOF_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaefa8e0fbecedb4167a4d7ef51e2a48b5">RCC_AHB1ENR_GPIOFEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga843a7fcc2441b978cadacbea548dff93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56838183bdecd8b53c8b23bfcad5b28f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga56838183bdecd8b53c8b23bfcad5b28f">__HAL_RCC_GPIOG_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5304e897036391c916ef82258919a08b">RCC_AHB1ENR_GPIOGEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga56838183bdecd8b53c8b23bfcad5b28f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c405e3a8e5219c98d0262e18bd0eed9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga9c405e3a8e5219c98d0262e18bd0eed9">__HAL_RCC_GPIOH_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gadb16afc550121895822ebb22108196b6">RCC_AHB1ENR_GPIOHEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga9c405e3a8e5219c98d0262e18bd0eed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46d368ee1021d0e9e3939bc714fc5c2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga46d368ee1021d0e9e3939bc714fc5c2b">__HAL_RCC_GPIOI_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gadee44347a6a62429ee74753fe1dea5d7">RCC_AHB1ENR_GPIOIEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga46d368ee1021d0e9e3939bc714fc5c2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb083459b7bbd56c9b89db59bb75fdc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gabb083459b7bbd56c9b89db59bb75fdc2">__HAL_RCC_RNG_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gadea5123ece7df53e695697e3a7d11a6b">RCC_AHB2ENR_RNGEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="memdesc:gabb083459b7bbd56c9b89db59bb75fdc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the enable or disable status of the AHB2 peripheral clock.  <a href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gabb083459b7bbd56c9b89db59bb75fdc2">More...</a><br /></td></tr>
<tr class="separator:gabb083459b7bbd56c9b89db59bb75fdc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4b2148406841d5459e86a25c277e0a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gaa4b2148406841d5459e86a25c277e0a3">__HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga22576caeba7c7a1e6afdd0b90394c76d">RCC_AHB2ENR_OTGFSEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gaa4b2148406841d5459e86a25c277e0a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b17b31dc3e560ead96b7d8a74c8c679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga9b17b31dc3e560ead96b7d8a74c8c679">__HAL_RCC_RNG_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gadea5123ece7df53e695697e3a7d11a6b">RCC_AHB2ENR_RNGEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga9b17b31dc3e560ead96b7d8a74c8c679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba93147e1e153d37a4a82e979de6d53e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gaba93147e1e153d37a4a82e979de6d53e">__HAL_RCC_USB_IS_OTG_FS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga22576caeba7c7a1e6afdd0b90394c76d">RCC_AHB2ENR_OTGFSEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gaba93147e1e153d37a4a82e979de6d53e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93863872b8bedab2b9714ad82f672f3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga93863872b8bedab2b9714ad82f672f3d">__HAL_RCC_FMC_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1fdd9380ad0ec9a3625ccd2383371da">RCC_AHB3ENR_FMCEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="memdesc:ga93863872b8bedab2b9714ad82f672f3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the enable or disable status of the AHB3 peripheral clock.  <a href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga93863872b8bedab2b9714ad82f672f3d">More...</a><br /></td></tr>
<tr class="separator:ga93863872b8bedab2b9714ad82f672f3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga041cb673a0d3d614577723362110f81b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga041cb673a0d3d614577723362110f81b">__HAL_RCC_QSPI_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga88f25e0d1a24e53f53405dd9b67b84c7">RCC_AHB3ENR_QSPIEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga041cb673a0d3d614577723362110f81b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa10a685a46de1822cc3004073ff47f65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gaa10a685a46de1822cc3004073ff47f65">__HAL_RCC_FMC_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1fdd9380ad0ec9a3625ccd2383371da">RCC_AHB3ENR_FMCEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gaa10a685a46de1822cc3004073ff47f65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b55c72b44466fa1ddcd9681b6cbd61f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga8b55c72b44466fa1ddcd9681b6cbd61f">__HAL_RCC_QSPI_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga88f25e0d1a24e53f53405dd9b67b84c7">RCC_AHB3ENR_QSPIEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga8b55c72b44466fa1ddcd9681b6cbd61f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadee5016adb1c8b62a5bb05f055859de0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gadee5016adb1c8b62a5bb05f055859de0">__HAL_RCC_TIM2_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gacd3966a4d6ae47f06b3c095eaf26a610">RCC_APB1ENR_TIM2EN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="memdesc:gadee5016adb1c8b62a5bb05f055859de0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the enable or disable status of the APB1 peripheral clock.  <a href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gadee5016adb1c8b62a5bb05f055859de0">More...</a><br /></td></tr>
<tr class="separator:gadee5016adb1c8b62a5bb05f055859de0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6090239db6a8a6917b3f3accea15ed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gaf6090239db6a8a6917b3f3accea15ed0">__HAL_RCC_TIM3_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7">RCC_APB1ENR_TIM3EN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gaf6090239db6a8a6917b3f3accea15ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62bee605d886067f86f890ee3af68eb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga62bee605d886067f86f890ee3af68eb5">__HAL_RCC_TIM4_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gad4fbbf6b1beeec92c7d80e9e05bd1461">RCC_APB1ENR_TIM4EN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga62bee605d886067f86f890ee3af68eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76f0a16fed0812fbab8bf15621939c8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga76f0a16fed0812fbab8bf15621939c8b">__HAL_RCC_TIM5_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga49abbbc8fd297c544df2d337b28f80e4">RCC_APB1ENR_TIM5EN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga76f0a16fed0812fbab8bf15621939c8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb273361eaae66c857b5db26b639ff45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gabb273361eaae66c857b5db26b639ff45">__HAL_RCC_TIM6_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gafb0279b1f0ff35c2df728d9653cabc0c">RCC_APB1ENR_TIM6EN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gabb273361eaae66c857b5db26b639ff45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5642c4226ce18792efeca9d39cb0c5e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga5642c4226ce18792efeca9d39cb0c5e0">__HAL_RCC_TIM7_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gab595fbaf4167297d8fe2825e41f41990">RCC_APB1ENR_TIM7EN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga5642c4226ce18792efeca9d39cb0c5e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7afed5bd30e0175ae5e46e78173b112f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga7afed5bd30e0175ae5e46e78173b112f">__HAL_RCC_TIM12_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaecd88b56485ee4ee3e406b1d6c062081">RCC_APB1ENR_TIM12EN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga7afed5bd30e0175ae5e46e78173b112f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb7cf0d708375a807c690fbb070298dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gaeb7cf0d708375a807c690fbb070298dd">__HAL_RCC_TIM13_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a95079e68e7c76584ef0b3de371288a">RCC_APB1ENR_TIM13EN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gaeb7cf0d708375a807c690fbb070298dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf40a1f6a134b09aaa211ad159e613d1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gaf40a1f6a134b09aaa211ad159e613d1a">__HAL_RCC_TIM14_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaca040bd66d4a54d4d9e9b261c8102799">RCC_APB1ENR_TIM14EN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gaf40a1f6a134b09aaa211ad159e613d1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c3c0f83528521d1122fe9436271ec70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga9c3c0f83528521d1122fe9436271ec70">__HAL_RCC_LPTIM1_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga96545470b7558c4d833f1811b683f5fd">RCC_APB1ENR_LPTIM1EN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga9c3c0f83528521d1122fe9436271ec70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga282522dda9557cf715be3ee13c031a5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga282522dda9557cf715be3ee13c031a5b">__HAL_RCC_SPI2_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gafdce64692c44bf95efbf2fed054e59be">RCC_APB1ENR_SPI2EN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga282522dda9557cf715be3ee13c031a5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3de049f8b2ad6c2d4561863021f9e2f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga3de049f8b2ad6c2d4561863021f9e2f9">__HAL_RCC_SPI3_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga8757f8d1e1ff1447e08e5abea4615083">RCC_APB1ENR_SPI3EN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga3de049f8b2ad6c2d4561863021f9e2f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3bbe0639658ed2cc56f8328b26373ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gad3bbe0639658ed2cc56f8328b26373ea">__HAL_RCC_USART2_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gad3bbe0639658ed2cc56f8328b26373ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5addec8b6604857d81c1386cad21c391"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga5addec8b6604857d81c1386cad21c391">__HAL_RCC_USART3_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga8033e0312aea02ae7eb2d57da13e8298">RCC_APB1ENR_USART3EN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga5addec8b6604857d81c1386cad21c391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76b47e85a8669651c01256ec11ebdc3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga76b47e85a8669651c01256ec11ebdc3f">__HAL_RCC_UART4_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gae6b0fe571aa29ed30389f87bdbf37b46">RCC_APB1ENR_UART4EN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga76b47e85a8669651c01256ec11ebdc3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb2b7e20045558372779949fb841ae00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gabb2b7e20045558372779949fb841ae00">__HAL_RCC_UART5_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga24a9eea153892405f53007f521efee2e">RCC_APB1ENR_UART5EN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gabb2b7e20045558372779949fb841ae00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7570e5654fd61b44dabe0546e524c906"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga7570e5654fd61b44dabe0546e524c906">__HAL_RCC_I2C1_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e">RCC_APB1ENR_I2C1EN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga7570e5654fd61b44dabe0546e524c906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ae540056d72f4230da38c082b6c34c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga2ae540056d72f4230da38c082b6c34c1">__HAL_RCC_I2C2_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gafd7d1c3c7dbe20aea87a694ae15840f6">RCC_APB1ENR_I2C2EN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga2ae540056d72f4230da38c082b6c34c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae291bd8b020dff7ea7f52fec61aa3f9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gae291bd8b020dff7ea7f52fec61aa3f9d">__HAL_RCC_I2C3_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga96621806b8fb96891efa9364e370f3f7">RCC_APB1ENR_I2C3EN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gae291bd8b020dff7ea7f52fec61aa3f9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33330d380c0f0c7b3122e86aa3a1ae2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga33330d380c0f0c7b3122e86aa3a1ae2c">__HAL_RCC_CAN1_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga66b5172158cf0170d29091064ea63a29">RCC_APB1ENR_CAN1EN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga33330d380c0f0c7b3122e86aa3a1ae2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22c9af6855a6f9f9c947497908adcc9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga22c9af6855a6f9f9c947497908adcc9f">__HAL_RCC_DAC_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga087968e2786321fb8645c46b22eea132">RCC_APB1ENR_DACEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga22c9af6855a6f9f9c947497908adcc9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6beaa399462e32b4052ff3428f17710"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gaf6beaa399462e32b4052ff3428f17710">__HAL_RCC_UART7_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga0b7a022fda0cc030a4450f16243711eb">RCC_APB1ENR_UART7EN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gaf6beaa399462e32b4052ff3428f17710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3b6d673061453f062ba13bf6a28742a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gab3b6d673061453f062ba13bf6a28742a">__HAL_RCC_UART8_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c2f21176461a0d7c96fc6d80bee4b02">RCC_APB1ENR_UART8EN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gab3b6d673061453f062ba13bf6a28742a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaaa75c78c8ef4cf85f30fb20d522054"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gacaaa75c78c8ef4cf85f30fb20d522054">__HAL_RCC_TIM2_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gacd3966a4d6ae47f06b3c095eaf26a610">RCC_APB1ENR_TIM2EN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gacaaa75c78c8ef4cf85f30fb20d522054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50f8e043a42eaf534c1efa2477078c0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga50f8e043a42eaf534c1efa2477078c0a">__HAL_RCC_TIM3_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7">RCC_APB1ENR_TIM3EN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga50f8e043a42eaf534c1efa2477078c0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30913be6e4b95cf2ebdf79647af18f34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga30913be6e4b95cf2ebdf79647af18f34">__HAL_RCC_TIM4_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gad4fbbf6b1beeec92c7d80e9e05bd1461">RCC_APB1ENR_TIM4EN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga30913be6e4b95cf2ebdf79647af18f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbe7ae446991adf3d9d6102549a3faac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gacbe7ae446991adf3d9d6102549a3faac">__HAL_RCC_TIM5_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga49abbbc8fd297c544df2d337b28f80e4">RCC_APB1ENR_TIM5EN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gacbe7ae446991adf3d9d6102549a3faac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70e84a0b11a0dab64a048f8dd6bbafb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga70e84a0b11a0dab64a048f8dd6bbafb2">__HAL_RCC_TIM6_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gafb0279b1f0ff35c2df728d9653cabc0c">RCC_APB1ENR_TIM6EN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga70e84a0b11a0dab64a048f8dd6bbafb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac230813514cd9ee769f8f46b83d83f23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gac230813514cd9ee769f8f46b83d83f23">__HAL_RCC_TIM7_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gab595fbaf4167297d8fe2825e41f41990">RCC_APB1ENR_TIM7EN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gac230813514cd9ee769f8f46b83d83f23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga211c8274b7043802f9c746ac4f18e0fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga211c8274b7043802f9c746ac4f18e0fd">__HAL_RCC_TIM12_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaecd88b56485ee4ee3e406b1d6c062081">RCC_APB1ENR_TIM12EN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga211c8274b7043802f9c746ac4f18e0fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b40e8e614be95d4a667a3f924ac1bb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga3b40e8e614be95d4a667a3f924ac1bb7">__HAL_RCC_TIM13_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a95079e68e7c76584ef0b3de371288a">RCC_APB1ENR_TIM13EN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga3b40e8e614be95d4a667a3f924ac1bb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89072bbdf8efacb3d243c50711f60766"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga89072bbdf8efacb3d243c50711f60766">__HAL_RCC_TIM14_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaca040bd66d4a54d4d9e9b261c8102799">RCC_APB1ENR_TIM14EN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga89072bbdf8efacb3d243c50711f60766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82602c2897dd670f007aea02f3a36dc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga82602c2897dd670f007aea02f3a36dc8">__HAL_RCC_LPTIM1_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga96545470b7558c4d833f1811b683f5fd">RCC_APB1ENR_LPTIM1EN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga82602c2897dd670f007aea02f3a36dc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab213cf8807d6e7e8b3867ffb404d763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gaab213cf8807d6e7e8b3867ffb404d763">__HAL_RCC_SPI2_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gafdce64692c44bf95efbf2fed054e59be">RCC_APB1ENR_SPI2EN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gaab213cf8807d6e7e8b3867ffb404d763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga625e04cf32d6c74d418ba29368f680d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga625e04cf32d6c74d418ba29368f680d4">__HAL_RCC_SPI3_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga8757f8d1e1ff1447e08e5abea4615083">RCC_APB1ENR_SPI3EN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga625e04cf32d6c74d418ba29368f680d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61e4b1f3e82831cdc7508d4c38312eab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga61e4b1f3e82831cdc7508d4c38312eab">__HAL_RCC_USART2_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga61e4b1f3e82831cdc7508d4c38312eab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c6b66352f998564a6492d3e5d6aa536"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga9c6b66352f998564a6492d3e5d6aa536">__HAL_RCC_USART3_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga8033e0312aea02ae7eb2d57da13e8298">RCC_APB1ENR_USART3EN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga9c6b66352f998564a6492d3e5d6aa536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1384af5e720a24c083a2154c22e60391"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga1384af5e720a24c083a2154c22e60391">__HAL_RCC_UART4_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gae6b0fe571aa29ed30389f87bdbf37b46">RCC_APB1ENR_UART4EN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga1384af5e720a24c083a2154c22e60391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e5611011911ef745b5e9d2c8d3160f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga1e5611011911ef745b5e9d2c8d3160f6">__HAL_RCC_UART5_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga24a9eea153892405f53007f521efee2e">RCC_APB1ENR_UART5EN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga1e5611011911ef745b5e9d2c8d3160f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8868ab331b4bb14a1d5cc55c9133e4de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga8868ab331b4bb14a1d5cc55c9133e4de">__HAL_RCC_I2C1_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e">RCC_APB1ENR_I2C1EN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga8868ab331b4bb14a1d5cc55c9133e4de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae051ecb26de5c5b44f1827923c9837a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gae051ecb26de5c5b44f1827923c9837a5">__HAL_RCC_I2C2_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gafd7d1c3c7dbe20aea87a694ae15840f6">RCC_APB1ENR_I2C2EN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gae051ecb26de5c5b44f1827923c9837a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b791b360bab639782613994e9ef0aa6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga8b791b360bab639782613994e9ef0aa6">__HAL_RCC_I2C3_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga96621806b8fb96891efa9364e370f3f7">RCC_APB1ENR_I2C3EN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga8b791b360bab639782613994e9ef0aa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga817f67e1c99ce380a0e399efd8d32db0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga817f67e1c99ce380a0e399efd8d32db0">__HAL_RCC_CAN1_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga66b5172158cf0170d29091064ea63a29">RCC_APB1ENR_CAN1EN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga817f67e1c99ce380a0e399efd8d32db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb2c1ec9bfcc21993094506a39e08f33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gadb2c1ec9bfcc21993094506a39e08f33">__HAL_RCC_DAC_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga087968e2786321fb8645c46b22eea132">RCC_APB1ENR_DACEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gadb2c1ec9bfcc21993094506a39e08f33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga347b2b22378634cdeeef11daa132aa84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga347b2b22378634cdeeef11daa132aa84">__HAL_RCC_UART7_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga0b7a022fda0cc030a4450f16243711eb">RCC_APB1ENR_UART7EN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga347b2b22378634cdeeef11daa132aa84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3db2e9bae86ff5f5e376ce47599673c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga3db2e9bae86ff5f5e376ce47599673c7">__HAL_RCC_UART8_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c2f21176461a0d7c96fc6d80bee4b02">RCC_APB1ENR_UART8EN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga3db2e9bae86ff5f5e376ce47599673c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2b7c3a381d791c4ee728e303935832a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gad2b7c3a381d791c4ee728e303935832a">__HAL_RCC_TIM1_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga25852ad4ebc09edc724814de967816bc">RCC_APB2ENR_TIM1EN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="memdesc:gad2b7c3a381d791c4ee728e303935832a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the enable or disable status of the APB2 peripheral clock.  <a href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gad2b7c3a381d791c4ee728e303935832a">More...</a><br /></td></tr>
<tr class="separator:gad2b7c3a381d791c4ee728e303935832a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbc388ef3676e37b227320df83e9d1f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gadbc388ef3676e37b227320df83e9d1f2">__HAL_RCC_TIM8_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga3669393b3538bc4543184d4bccd0b292">RCC_APB2ENR_TIM8EN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gadbc388ef3676e37b227320df83e9d1f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59bd3cd20df76f885695fcdad1edce27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga59bd3cd20df76f885695fcdad1edce27">__HAL_RCC_USART1_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga59bd3cd20df76f885695fcdad1edce27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga639ccb1e63662b309fc875bc608aa7e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga639ccb1e63662b309fc875bc608aa7e6">__HAL_RCC_USART6_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga0569d91f3b18ae130b7a09e0100c4459">RCC_APB2ENR_USART6EN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga639ccb1e63662b309fc875bc608aa7e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66eb89f7d856d9107e814efc751e8996"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga66eb89f7d856d9107e814efc751e8996">__HAL_RCC_ADC1_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga66eb89f7d856d9107e814efc751e8996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15b3a60ca51c76fa9da900d5cbcd4234"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga15b3a60ca51c76fa9da900d5cbcd4234">__HAL_RCC_ADC2_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga11a9732e1cef24f107e815caecdbb445">RCC_APB2ENR_ADC2EN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga15b3a60ca51c76fa9da900d5cbcd4234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57679c13a42654a4c1d73fb3ec347d13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga57679c13a42654a4c1d73fb3ec347d13">__HAL_RCC_ADC3_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5df23f931ddad97274ce7e2050b90a5a">RCC_APB2ENR_ADC3EN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga57679c13a42654a4c1d73fb3ec347d13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga146964bf211aad404f4fd87b1a1efd60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga146964bf211aad404f4fd87b1a1efd60">__HAL_RCC_SDMMC1_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf5931f3fbc74823e1071fb07ef1ae6">RCC_APB2ENR_SDMMC1EN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga146964bf211aad404f4fd87b1a1efd60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1787d7cdf591c099b8d96848aee835e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gab1787d7cdf591c099b8d96848aee835e">__HAL_RCC_SPI1_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gab1787d7cdf591c099b8d96848aee835e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga875c081e76f456494d5e06dae3581281"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga875c081e76f456494d5e06dae3581281">__HAL_RCC_SPI4_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gac9b531ccde79f9f1c5b7b63169016e16">RCC_APB2ENR_SPI4EN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga875c081e76f456494d5e06dae3581281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafab635405d33757b42a3df0d89416e8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gafab635405d33757b42a3df0d89416e8a">__HAL_RCC_TIM9_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga987ebd8255dc8f9c09127e1d608d1065">RCC_APB2ENR_TIM9EN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gafab635405d33757b42a3df0d89416e8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a4890d9368f8ea8c87c64d48f09686d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga7a4890d9368f8ea8c87c64d48f09686d">__HAL_RCC_TIM10_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaa98e28e157787e24b93af95273ab3055">RCC_APB2ENR_TIM10EN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga7a4890d9368f8ea8c87c64d48f09686d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7db5f2ab1e44c7ebd59a56d3bdd2a517"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga7db5f2ab1e44c7ebd59a56d3bdd2a517">__HAL_RCC_TIM11_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gab1d2aeebc8ccf4e2ee18f4d924a35188">RCC_APB2ENR_TIM11EN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga7db5f2ab1e44c7ebd59a56d3bdd2a517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a762d7f473a98f820faa57284626b28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga8a762d7f473a98f820faa57284626b28">__HAL_RCC_SPI5_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaa03ceeb67bbc312dedb16ca516e0d1ea">RCC_APB2ENR_SPI5EN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga8a762d7f473a98f820faa57284626b28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac972718836d2c4e0d3bc477ee2c8a6fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gac972718836d2c4e0d3bc477ee2c8a6fc">__HAL_RCC_SPI6_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3a69871fe2c246de87d6330085f8fb2">RCC_APB2ENR_SPI6EN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gac972718836d2c4e0d3bc477ee2c8a6fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64dcc05f8484e6a139d0f6f4e1531fff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga64dcc05f8484e6a139d0f6f4e1531fff">__HAL_RCC_SAI1_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga31543bbdce9d1385c43dedde182f6aa9">RCC_APB2ENR_SAI1EN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga64dcc05f8484e6a139d0f6f4e1531fff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaadbe8243cce3a024b50c710314af58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gadaadbe8243cce3a024b50c710314af58">__HAL_RCC_SAI2_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga7796959448ad30aa9f02a49a24a20c59">RCC_APB2ENR_SAI2EN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gadaadbe8243cce3a024b50c710314af58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7116893adbb7fc144102af49de55350b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga7116893adbb7fc144102af49de55350b">__HAL_RCC_TIM1_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga25852ad4ebc09edc724814de967816bc">RCC_APB2ENR_TIM1EN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga7116893adbb7fc144102af49de55350b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8d9acd515c3fa3a3607c4d527d431c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gae8d9acd515c3fa3a3607c4d527d431c5">__HAL_RCC_TIM8_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga3669393b3538bc4543184d4bccd0b292">RCC_APB2ENR_TIM8EN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gae8d9acd515c3fa3a3607c4d527d431c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22c9d59ac6062298a71eed0d6a4a9afd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga22c9d59ac6062298a71eed0d6a4a9afd">__HAL_RCC_USART1_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga22c9d59ac6062298a71eed0d6a4a9afd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c3fd42d5fb38243e195ed04d7390672"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga0c3fd42d5fb38243e195ed04d7390672">__HAL_RCC_USART6_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga0569d91f3b18ae130b7a09e0100c4459">RCC_APB2ENR_USART6EN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga0c3fd42d5fb38243e195ed04d7390672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9f006a3c1b75c06270f0ae5a2c3ed07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gac9f006a3c1b75c06270f0ae5a2c3ed07">__HAL_RCC_ADC1_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gac9f006a3c1b75c06270f0ae5a2c3ed07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0768b7e93fe5c5d335e4da3cac2218b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga0768b7e93fe5c5d335e4da3cac2218b6">__HAL_RCC_ADC2_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga11a9732e1cef24f107e815caecdbb445">RCC_APB2ENR_ADC2EN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga0768b7e93fe5c5d335e4da3cac2218b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga671297f1622638efa2acc4951639a95b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga671297f1622638efa2acc4951639a95b">__HAL_RCC_ADC3_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5df23f931ddad97274ce7e2050b90a5a">RCC_APB2ENR_ADC3EN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga671297f1622638efa2acc4951639a95b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f1420c6464c2c914b150c52ce7e551d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga4f1420c6464c2c914b150c52ce7e551d">__HAL_RCC_SDMMC1_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf5931f3fbc74823e1071fb07ef1ae6">RCC_APB2ENR_SDMMC1EN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga4f1420c6464c2c914b150c52ce7e551d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd506be27916f029d2214e88bc48f6df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gabd506be27916f029d2214e88bc48f6df">__HAL_RCC_SPI1_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gabd506be27916f029d2214e88bc48f6df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac16a7c0d1778ba7cee83c45143f81c9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gac16a7c0d1778ba7cee83c45143f81c9b">__HAL_RCC_SPI4_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gac9b531ccde79f9f1c5b7b63169016e16">RCC_APB2ENR_SPI4EN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gac16a7c0d1778ba7cee83c45143f81c9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83b7ae4eea41d7c7914716157b4072f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga83b7ae4eea41d7c7914716157b4072f4">__HAL_RCC_TIM9_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga987ebd8255dc8f9c09127e1d608d1065">RCC_APB2ENR_TIM9EN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga83b7ae4eea41d7c7914716157b4072f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9ec8a421c88ea172a5f3cb13c220672"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gaf9ec8a421c88ea172a5f3cb13c220672">__HAL_RCC_TIM10_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaa98e28e157787e24b93af95273ab3055">RCC_APB2ENR_TIM10EN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gaf9ec8a421c88ea172a5f3cb13c220672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacee7220c840db84ec10d0b89ab20fa1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gacee7220c840db84ec10d0b89ab20fa1e">__HAL_RCC_TIM11_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gab1d2aeebc8ccf4e2ee18f4d924a35188">RCC_APB2ENR_TIM11EN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gacee7220c840db84ec10d0b89ab20fa1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01d92a5d361dde16cf9b69e93d93f94c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga01d92a5d361dde16cf9b69e93d93f94c">__HAL_RCC_SPI5_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaa03ceeb67bbc312dedb16ca516e0d1ea">RCC_APB2ENR_SPI5EN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga01d92a5d361dde16cf9b69e93d93f94c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1478d44aef81f3e94f06eb3790cb94c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gaf1478d44aef81f3e94f06eb3790cb94c">__HAL_RCC_SPI6_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3a69871fe2c246de87d6330085f8fb2">RCC_APB2ENR_SPI6EN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gaf1478d44aef81f3e94f06eb3790cb94c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ab9ff98419017940fdd2c608e2f4db0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga6ab9ff98419017940fdd2c608e2f4db0">__HAL_RCC_SAI1_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga31543bbdce9d1385c43dedde182f6aa9">RCC_APB2ENR_SAI1EN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga6ab9ff98419017940fdd2c608e2f4db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac15c475c402488b4244e0cb18814708f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gac15c475c402488b4244e0cb18814708f">__HAL_RCC_SAI2_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga7796959448ad30aa9f02a49a24a20c59">RCC_APB2ENR_SAI2EN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gac15c475c402488b4244e0cb18814708f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0be736e6cdebf31eeded223acc25613"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#gaf0be736e6cdebf31eeded223acc25613">__HAL_RCC_DMA2_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga827aea44c35a0c3eb815a5d7d8546c7b">RCC_AHB1RSTR_DMA2RST</a>))</td></tr>
<tr class="memdesc:gaf0be736e6cdebf31eeded223acc25613"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force or release AHB1 peripheral reset.  <a href="group___r_c_c_ex___force___release___peripheral___reset.html#gaf0be736e6cdebf31eeded223acc25613">More...</a><br /></td></tr>
<tr class="separator:gaf0be736e6cdebf31eeded223acc25613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabae5d5cc27063a2a963a69c131b426c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#gabae5d5cc27063a2a963a69c131b426c5">__HAL_RCC_USB_OTG_HS_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga236682929d2641e851f175ab3aa1f520">RCC_AHB1RSTR_OTGHRST</a>))</td></tr>
<tr class="separator:gabae5d5cc27063a2a963a69c131b426c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab329bd497cccffd979bcca9fd42bbc79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#gab329bd497cccffd979bcca9fd42bbc79">__HAL_RCC_GPIOA_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c171937e46c2b9a58f16ee82010509e">RCC_AHB1RSTR_GPIOARST</a>))</td></tr>
<tr class="separator:gab329bd497cccffd979bcca9fd42bbc79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b89be9638638ffce3ebd4f08a3b64cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga3b89be9638638ffce3ebd4f08a3b64cf">__HAL_RCC_GPIOB_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e60d32cb67768339fc47a2ba11b7a97">RCC_AHB1RSTR_GPIOBRST</a>))</td></tr>
<tr class="separator:ga3b89be9638638ffce3ebd4f08a3b64cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e6a20fa8e0d7b3ebfdce26f6b1a1ed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga6e6a20fa8e0d7b3ebfdce26f6b1a1ed0">__HAL_RCC_GPIOC_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d02a09e1dafda744c7b27dca99fa3ef">RCC_AHB1RSTR_GPIOCRST</a>))</td></tr>
<tr class="separator:ga6e6a20fa8e0d7b3ebfdce26f6b1a1ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0f7c49787fc94edeea74aa4218aeaf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#gaf0f7c49787fc94edeea74aa4218aeaf6">__HAL_RCC_GPIOD_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gad16f3ce75bba03d8de4f5bc89c561337">RCC_AHB1RSTR_GPIODRST</a>))</td></tr>
<tr class="separator:gaf0f7c49787fc94edeea74aa4218aeaf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00bf47b2dc642a42de9c96477db2a2c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga00bf47b2dc642a42de9c96477db2a2c3">__HAL_RCC_GPIOE_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gad9baeb0fd247300501274a9259a4b184">RCC_AHB1RSTR_GPIOERST</a>))</td></tr>
<tr class="separator:ga00bf47b2dc642a42de9c96477db2a2c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddfca42e493e7c163e9decf0462183df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#gaddfca42e493e7c163e9decf0462183df">__HAL_RCC_GPIOF_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gab00b21dc4408295d374a4970ea5ae751">RCC_AHB1RSTR_GPIOFRST</a>))</td></tr>
<tr class="separator:gaddfca42e493e7c163e9decf0462183df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9d186d1ede1071931d87645bddb07d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#gaf9d186d1ede1071931d87645bddb07d0">__HAL_RCC_GPIOG_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga50322b0db25b2204aa114c4c29847051">RCC_AHB1RSTR_GPIOGRST</a>))</td></tr>
<tr class="separator:gaf9d186d1ede1071931d87645bddb07d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f05c575d762edf40a6d17f88671b68d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga4f05c575d762edf40a6d17f88671b68d">__HAL_RCC_GPIOH_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga587e3e32701cbd127d2afb19b9bff5fd">RCC_AHB1RSTR_GPIOHRST</a>))</td></tr>
<tr class="separator:ga4f05c575d762edf40a6d17f88671b68d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9570ddd4e5237c67654ffa3ef32a1a3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga9570ddd4e5237c67654ffa3ef32a1a3a">__HAL_RCC_GPIOI_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gab5180658a02a87b501ab3f250593905b">RCC_AHB1RSTR_GPIOIRST</a>))</td></tr>
<tr class="separator:ga9570ddd4e5237c67654ffa3ef32a1a3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7d22b3d82cd2616c8e3fa930e437757"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#gab7d22b3d82cd2616c8e3fa930e437757">__HAL_RCC_DMA2_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga827aea44c35a0c3eb815a5d7d8546c7b">RCC_AHB1RSTR_DMA2RST</a>))</td></tr>
<tr class="separator:gab7d22b3d82cd2616c8e3fa930e437757"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a66bffab4f38d4ee9dfd9271209b32d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga3a66bffab4f38d4ee9dfd9271209b32d">__HAL_RCC_USB_OTG_HS_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga236682929d2641e851f175ab3aa1f520">RCC_AHB1RSTR_OTGHRST</a>))</td></tr>
<tr class="separator:ga3a66bffab4f38d4ee9dfd9271209b32d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad56e47c2eacd972491f94296053d0cc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#gad56e47c2eacd972491f94296053d0cc3">__HAL_RCC_GPIOA_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c171937e46c2b9a58f16ee82010509e">RCC_AHB1RSTR_GPIOARST</a>))</td></tr>
<tr class="separator:gad56e47c2eacd972491f94296053d0cc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf03da3b36478071844fbd77df618a686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#gaf03da3b36478071844fbd77df618a686">__HAL_RCC_GPIOB_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e60d32cb67768339fc47a2ba11b7a97">RCC_AHB1RSTR_GPIOBRST</a>))</td></tr>
<tr class="separator:gaf03da3b36478071844fbd77df618a686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1df0e3536d3450435bdccdbe9c878736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga1df0e3536d3450435bdccdbe9c878736">__HAL_RCC_GPIOC_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d02a09e1dafda744c7b27dca99fa3ef">RCC_AHB1RSTR_GPIOCRST</a>))</td></tr>
<tr class="separator:ga1df0e3536d3450435bdccdbe9c878736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29fbf71f71ea27ffa38e7283b6dce03d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga29fbf71f71ea27ffa38e7283b6dce03d">__HAL_RCC_GPIOD_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gad16f3ce75bba03d8de4f5bc89c561337">RCC_AHB1RSTR_GPIODRST</a>))</td></tr>
<tr class="separator:ga29fbf71f71ea27ffa38e7283b6dce03d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38fcc37f656d6f5e5698d9eb01d4c552"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga38fcc37f656d6f5e5698d9eb01d4c552">__HAL_RCC_GPIOE_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gad9baeb0fd247300501274a9259a4b184">RCC_AHB1RSTR_GPIOERST</a>))</td></tr>
<tr class="separator:ga38fcc37f656d6f5e5698d9eb01d4c552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f9a67f57c0ca219d0cf0c2e07114f27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga9f9a67f57c0ca219d0cf0c2e07114f27">__HAL_RCC_GPIOF_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gab00b21dc4408295d374a4970ea5ae751">RCC_AHB1RSTR_GPIOFRST</a>))</td></tr>
<tr class="separator:ga9f9a67f57c0ca219d0cf0c2e07114f27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5e39d5fdc6dee36bba521d096ca320d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#gae5e39d5fdc6dee36bba521d096ca320d">__HAL_RCC_GPIOG_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga50322b0db25b2204aa114c4c29847051">RCC_AHB1RSTR_GPIOGRST</a>))</td></tr>
<tr class="separator:gae5e39d5fdc6dee36bba521d096ca320d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf11aa8bacb98c4e567bbaa58635acec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#gaaf11aa8bacb98c4e567bbaa58635acec">__HAL_RCC_GPIOH_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga587e3e32701cbd127d2afb19b9bff5fd">RCC_AHB1RSTR_GPIOHRST</a>))</td></tr>
<tr class="separator:gaaf11aa8bacb98c4e567bbaa58635acec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a6122d3d983a29c94568dd6229d897a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga7a6122d3d983a29c94568dd6229d897a">__HAL_RCC_GPIOI_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gab5180658a02a87b501ab3f250593905b">RCC_AHB1RSTR_GPIOIRST</a>))</td></tr>
<tr class="separator:ga7a6122d3d983a29c94568dd6229d897a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae82cd541f933be46ec8d6c3ea50d402c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#gae82cd541f933be46ec8d6c3ea50d402c">__HAL_RCC_AHB2_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2RSTR = 0xFFFFFFFFU)</td></tr>
<tr class="memdesc:gae82cd541f933be46ec8d6c3ea50d402c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force or release AHB2 peripheral reset.  <a href="group___r_c_c_ex___force___release___peripheral___reset.html#gae82cd541f933be46ec8d6c3ea50d402c">More...</a><br /></td></tr>
<tr class="separator:gae82cd541f933be46ec8d6c3ea50d402c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5f1fa1feca39e3aaa09aee9a14015b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#gad5f1fa1feca39e3aaa09aee9a14015b9">__HAL_RCC_RNG_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gace46c6461c8b4ddd78510bc2c529c91b">RCC_AHB2RSTR_RNGRST</a>))</td></tr>
<tr class="separator:gad5f1fa1feca39e3aaa09aee9a14015b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa1c3a6f5933e1a0c7335a20b34b6f4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#gaaa1c3a6f5933e1a0c7335a20b34b6f4d">__HAL_RCC_USB_OTG_FS_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gae1b8b894a2f1ea24b4799c7a30abbb5a">RCC_AHB2RSTR_OTGFSRST</a>))</td></tr>
<tr class="separator:gaaa1c3a6f5933e1a0c7335a20b34b6f4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5bd400860d81b996fafa310df1f2eec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#gae5bd400860d81b996fafa310df1f2eec">__HAL_RCC_AHB2_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2RSTR = 0x00U)</td></tr>
<tr class="separator:gae5bd400860d81b996fafa310df1f2eec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdd1350e70f9c77e25ea67c9929003e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#gabdd1350e70f9c77e25ea67c9929003e8">__HAL_RCC_RNG_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gace46c6461c8b4ddd78510bc2c529c91b">RCC_AHB2RSTR_RNGRST</a>))</td></tr>
<tr class="separator:gabdd1350e70f9c77e25ea67c9929003e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6020376afc45814f682e039aa1248e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#gaa6020376afc45814f682e039aa1248e7">__HAL_RCC_USB_OTG_FS_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gae1b8b894a2f1ea24b4799c7a30abbb5a">RCC_AHB2RSTR_OTGFSRST</a>))</td></tr>
<tr class="separator:gaa6020376afc45814f682e039aa1248e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga230a57ed6c129076b4fd17bdb07d79f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga230a57ed6c129076b4fd17bdb07d79f6">__HAL_RCC_AHB3_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3RSTR = 0xFFFFFFFFU)</td></tr>
<tr class="memdesc:ga230a57ed6c129076b4fd17bdb07d79f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force or release AHB3 peripheral reset.  <a href="group___r_c_c_ex___force___release___peripheral___reset.html#ga230a57ed6c129076b4fd17bdb07d79f6">More...</a><br /></td></tr>
<tr class="separator:ga230a57ed6c129076b4fd17bdb07d79f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc5e9454e3e387166d5caf94e91dfdf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#gacc5e9454e3e387166d5caf94e91dfdf2">__HAL_RCC_FMC_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5cb6a1a0d4de22b92621b759af3febd">RCC_AHB3RSTR_FMCRST</a>))</td></tr>
<tr class="separator:gacc5e9454e3e387166d5caf94e91dfdf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74a4afc21ca89d872351c19d2dee2f4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga74a4afc21ca89d872351c19d2dee2f4d">__HAL_RCC_QSPI_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga234abc40ffa9bdac10d20e46feedb697">RCC_AHB3RSTR_QSPIRST</a>))</td></tr>
<tr class="separator:ga74a4afc21ca89d872351c19d2dee2f4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga200c904f6644fc13da81eed085bc6850"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga200c904f6644fc13da81eed085bc6850">__HAL_RCC_AHB3_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3RSTR = 0x00U)</td></tr>
<tr class="separator:ga200c904f6644fc13da81eed085bc6850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga191d8277915b05918cc1d9a79269f025"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga191d8277915b05918cc1d9a79269f025">__HAL_RCC_FMC_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5cb6a1a0d4de22b92621b759af3febd">RCC_AHB3RSTR_FMCRST</a>))</td></tr>
<tr class="separator:ga191d8277915b05918cc1d9a79269f025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba6a441e1c8f8ae009f51d7d9fa8233d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#gaba6a441e1c8f8ae009f51d7d9fa8233d">__HAL_RCC_QSPI_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga234abc40ffa9bdac10d20e46feedb697">RCC_AHB3RSTR_QSPIRST</a>))</td></tr>
<tr class="separator:gaba6a441e1c8f8ae009f51d7d9fa8233d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1010b7c4a9122449860babb341f01d7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga1010b7c4a9122449860babb341f01d7b">__HAL_RCC_TIM2_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga51ca4659706d0e00333d4abff049dc0d">RCC_APB1RSTR_TIM2RST</a>))</td></tr>
<tr class="memdesc:ga1010b7c4a9122449860babb341f01d7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force or release APB1 peripheral reset.  <a href="group___r_c_c_ex___force___release___peripheral___reset.html#ga1010b7c4a9122449860babb341f01d7b">More...</a><br /></td></tr>
<tr class="separator:ga1010b7c4a9122449860babb341f01d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80ff127f3c25bde58ee5c1f224e2dca4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga80ff127f3c25bde58ee5c1f224e2dca4">__HAL_RCC_TIM3_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga8680c562fd372b494a160594525d7ce9">RCC_APB1RSTR_TIM3RST</a>))</td></tr>
<tr class="separator:ga80ff127f3c25bde58ee5c1f224e2dca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16ff4de009e6cf02e8bfff068866837a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga16ff4de009e6cf02e8bfff068866837a">__HAL_RCC_TIM4_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a720364de988965b6d2f91ed6519570">RCC_APB1RSTR_TIM4RST</a>))</td></tr>
<tr class="separator:ga16ff4de009e6cf02e8bfff068866837a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20ca12317dd14485d79902863aad063b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga20ca12317dd14485d79902863aad063b">__HAL_RCC_TIM5_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d1233dd5266ba55d9951e3b1a334552">RCC_APB1RSTR_TIM5RST</a>))</td></tr>
<tr class="separator:ga20ca12317dd14485d79902863aad063b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3446c3ea4d5e101b591fcb0222d0fb10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga3446c3ea4d5e101b591fcb0222d0fb10">__HAL_RCC_TIM6_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d64bd82cf47a209afebc7d663e28383">RCC_APB1RSTR_TIM6RST</a>))</td></tr>
<tr class="separator:ga3446c3ea4d5e101b591fcb0222d0fb10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga350e60b0e21e094ff1624e1da9855e65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga350e60b0e21e094ff1624e1da9855e65">__HAL_RCC_TIM7_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga40b1d355ee76ad9a044ad37f1629e760">RCC_APB1RSTR_TIM7RST</a>))</td></tr>
<tr class="separator:ga350e60b0e21e094ff1624e1da9855e65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c4fa1efafbaad1e9ac513412df04f21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga1c4fa1efafbaad1e9ac513412df04f21">__HAL_RCC_TIM12_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga067deb756dd4100c901c6b25229678e4">RCC_APB1RSTR_TIM12RST</a>))</td></tr>
<tr class="separator:ga1c4fa1efafbaad1e9ac513412df04f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3ec3222d8441040695cb64a7be91026"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#gac3ec3222d8441040695cb64a7be91026">__HAL_RCC_TIM13_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gad59f66b35bdc0953428eb8c345397a7f">RCC_APB1RSTR_TIM13RST</a>))</td></tr>
<tr class="separator:gac3ec3222d8441040695cb64a7be91026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee5b3b45c9e419c7dc2815fea8ca131f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#gaee5b3b45c9e419c7dc2815fea8ca131f">__HAL_RCC_TIM14_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga773e6d5b419eb2d4b6291c862e04b002">RCC_APB1RSTR_TIM14RST</a>))</td></tr>
<tr class="separator:gaee5b3b45c9e419c7dc2815fea8ca131f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76cc40a6695938f9b0fb602a68a4ac31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga76cc40a6695938f9b0fb602a68a4ac31">__HAL_RCC_LPTIM1_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gac7b977a38a14a40073d7855a5439af69">RCC_APB1RSTR_LPTIM1RST</a>))</td></tr>
<tr class="separator:ga76cc40a6695938f9b0fb602a68a4ac31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga869e4f5c1132e3dfce084099cf454c51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga869e4f5c1132e3dfce084099cf454c51">__HAL_RCC_SPI2_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a6289a35547cf0d5300706f9baa18ea">RCC_APB1RSTR_SPI2RST</a>))</td></tr>
<tr class="separator:ga869e4f5c1132e3dfce084099cf454c51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb0c679992eba330a2d47ac722a5c143"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#gafb0c679992eba330a2d47ac722a5c143">__HAL_RCC_SPI3_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga261e0f1b39cd1cab41ec6bf40c21867b">RCC_APB1RSTR_SPI3RST</a>))</td></tr>
<tr class="separator:gafb0c679992eba330a2d47ac722a5c143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4de80173ffa0e599baab0e76d562cc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#gab4de80173ffa0e599baab0e76d562cc3">__HAL_RCC_USART2_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga195c39f08384ca1fa13b53a31d65d0a5">RCC_APB1RSTR_USART2RST</a>))</td></tr>
<tr class="separator:gab4de80173ffa0e599baab0e76d562cc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8902e16d49b4335d213b6a115c19127b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga8902e16d49b4335d213b6a115c19127b">__HAL_RCC_USART3_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga766478ebdcbb647eb3f32962543bd194">RCC_APB1RSTR_USART3RST</a>))</td></tr>
<tr class="separator:ga8902e16d49b4335d213b6a115c19127b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga462f7bbb84307a5841556d43d7932d83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga462f7bbb84307a5841556d43d7932d83">__HAL_RCC_UART4_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga0802e99fa9eb9388393af3135ca2cb2b">RCC_APB1RSTR_UART4RST</a>))</td></tr>
<tr class="separator:ga462f7bbb84307a5841556d43d7932d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga326264be9dae134e1bdccdd0161b23d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga326264be9dae134e1bdccdd0161b23d1">__HAL_RCC_UART5_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e4d54359192c58725e5ece2b539f8ee">RCC_APB1RSTR_UART5RST</a>))</td></tr>
<tr class="separator:ga326264be9dae134e1bdccdd0161b23d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga551c171f88af86ca985db634ac9e3275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga551c171f88af86ca985db634ac9e3275">__HAL_RCC_I2C1_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gadcd25346a7d7b0009090adfbca899b93">RCC_APB1RSTR_I2C1RST</a>))</td></tr>
<tr class="separator:ga551c171f88af86ca985db634ac9e3275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed404dfdc9bc032cf718b7ed17f664f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#gaed404dfdc9bc032cf718b7ed17f664f0">__HAL_RCC_I2C2_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3">RCC_APB1RSTR_I2C2RST</a>))</td></tr>
<tr class="separator:gaed404dfdc9bc032cf718b7ed17f664f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0d824c0c76161daaefa6fd7ba2c0302"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#gaf0d824c0c76161daaefa6fd7ba2c0302">__HAL_RCC_I2C3_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gab8dd6bd89cdf6b6b7affee5594bda87f">RCC_APB1RSTR_I2C3RST</a>))</td></tr>
<tr class="separator:gaf0d824c0c76161daaefa6fd7ba2c0302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cadd1984daacca632f99a6f77677c28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga9cadd1984daacca632f99a6f77677c28">__HAL_RCC_CAN1_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga23f9a8bfc02baedd992d13e489234242">RCC_APB1RSTR_CAN1RST</a>))</td></tr>
<tr class="separator:ga9cadd1984daacca632f99a6f77677c28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8ea14ca039a7298fecf64b829dc6384"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#gad8ea14ca039a7298fecf64b829dc6384">__HAL_RCC_DAC_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga7fb9c125237cfe5b6436ca795e7f3564">RCC_APB1RSTR_DACRST</a>))</td></tr>
<tr class="separator:gad8ea14ca039a7298fecf64b829dc6384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01ea883740306b58beb1a7413bc41109"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga01ea883740306b58beb1a7413bc41109">__HAL_RCC_UART7_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gae8082ea21d27919bf78784f4f5be8734">RCC_APB1RSTR_UART7RST</a>))</td></tr>
<tr class="separator:ga01ea883740306b58beb1a7413bc41109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9bb36a0223b0dedf911cfb6fe4aeef1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#gac9bb36a0223b0dedf911cfb6fe4aeef1">__HAL_RCC_UART8_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6667dd4c4cd43641139966d6d455d71f">RCC_APB1RSTR_UART8RST</a>))</td></tr>
<tr class="separator:gac9bb36a0223b0dedf911cfb6fe4aeef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b1b3b45c95788edb29ccd2bf6994826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga4b1b3b45c95788edb29ccd2bf6994826">__HAL_RCC_TIM2_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga51ca4659706d0e00333d4abff049dc0d">RCC_APB1RSTR_TIM2RST</a>))</td></tr>
<tr class="separator:ga4b1b3b45c95788edb29ccd2bf6994826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27cf9c39217fff6ae9bce2285d9aff8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga27cf9c39217fff6ae9bce2285d9aff8c">__HAL_RCC_TIM3_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga8680c562fd372b494a160594525d7ce9">RCC_APB1RSTR_TIM3RST</a>))</td></tr>
<tr class="separator:ga27cf9c39217fff6ae9bce2285d9aff8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab43d37f4682740d15c4b1fadb908d51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#gaab43d37f4682740d15c4b1fadb908d51">__HAL_RCC_TIM4_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a720364de988965b6d2f91ed6519570">RCC_APB1RSTR_TIM4RST</a>))</td></tr>
<tr class="separator:gaab43d37f4682740d15c4b1fadb908d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7e0cde5ea8f6425d87ebf2d91e8b360"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#gaf7e0cde5ea8f6425d87ebf2d91e8b360">__HAL_RCC_TIM5_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d1233dd5266ba55d9951e3b1a334552">RCC_APB1RSTR_TIM5RST</a>))</td></tr>
<tr class="separator:gaf7e0cde5ea8f6425d87ebf2d91e8b360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eba1763b83169bc7cec3e10bfbccf20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga7eba1763b83169bc7cec3e10bfbccf20">__HAL_RCC_TIM6_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d64bd82cf47a209afebc7d663e28383">RCC_APB1RSTR_TIM6RST</a>))</td></tr>
<tr class="separator:ga7eba1763b83169bc7cec3e10bfbccf20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4451d9cbc82223d913fae1f6b8187996"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga4451d9cbc82223d913fae1f6b8187996">__HAL_RCC_TIM7_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga40b1d355ee76ad9a044ad37f1629e760">RCC_APB1RSTR_TIM7RST</a>))</td></tr>
<tr class="separator:ga4451d9cbc82223d913fae1f6b8187996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab26147981205dd120cfc129d3031459c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#gab26147981205dd120cfc129d3031459c">__HAL_RCC_TIM12_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga067deb756dd4100c901c6b25229678e4">RCC_APB1RSTR_TIM12RST</a>))</td></tr>
<tr class="separator:gab26147981205dd120cfc129d3031459c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad95dc322d87913d9bee93a1f41ff5403"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#gad95dc322d87913d9bee93a1f41ff5403">__HAL_RCC_TIM13_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gad59f66b35bdc0953428eb8c345397a7f">RCC_APB1RSTR_TIM13RST</a>))</td></tr>
<tr class="separator:gad95dc322d87913d9bee93a1f41ff5403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga241bf274a6fba46a49b50aedaf1e08d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga241bf274a6fba46a49b50aedaf1e08d3">__HAL_RCC_TIM14_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga773e6d5b419eb2d4b6291c862e04b002">RCC_APB1RSTR_TIM14RST</a>))</td></tr>
<tr class="separator:ga241bf274a6fba46a49b50aedaf1e08d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70b1086ae23902e74a5a2a596a848430"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga70b1086ae23902e74a5a2a596a848430">__HAL_RCC_LPTIM1_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gac7b977a38a14a40073d7855a5439af69">RCC_APB1RSTR_LPTIM1RST</a>))</td></tr>
<tr class="separator:ga70b1086ae23902e74a5a2a596a848430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb910fd0c3c5a27d020ef3df20fce4c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#gacb910fd0c3c5a27d020ef3df20fce4c7">__HAL_RCC_SPI2_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a6289a35547cf0d5300706f9baa18ea">RCC_APB1RSTR_SPI2RST</a>))</td></tr>
<tr class="separator:gacb910fd0c3c5a27d020ef3df20fce4c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fb7a5367cfed25545058af0eb4f55f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga1fb7a5367cfed25545058af0eb4f55f1">__HAL_RCC_SPI3_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga261e0f1b39cd1cab41ec6bf40c21867b">RCC_APB1RSTR_SPI3RST</a>))</td></tr>
<tr class="separator:ga1fb7a5367cfed25545058af0eb4f55f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8baebf28a2739de5f3c5ef72519b9499"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga8baebf28a2739de5f3c5ef72519b9499">__HAL_RCC_USART2_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195c39f08384ca1fa13b53a31d65d0a5">RCC_APB1RSTR_USART2RST</a>))</td></tr>
<tr class="separator:ga8baebf28a2739de5f3c5ef72519b9499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25b71d0f7fb3b9455fb360fcb780c492"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga25b71d0f7fb3b9455fb360fcb780c492">__HAL_RCC_USART3_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga766478ebdcbb647eb3f32962543bd194">RCC_APB1RSTR_USART3RST</a>))</td></tr>
<tr class="separator:ga25b71d0f7fb3b9455fb360fcb780c492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbfb393dffbb0652bbd581302f4de609"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#gabbfb393dffbb0652bbd581302f4de609">__HAL_RCC_UART4_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga0802e99fa9eb9388393af3135ca2cb2b">RCC_APB1RSTR_UART4RST</a>))</td></tr>
<tr class="separator:gabbfb393dffbb0652bbd581302f4de609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7009cc550412874444d1d519b0b56b07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga7009cc550412874444d1d519b0b56b07">__HAL_RCC_UART5_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e4d54359192c58725e5ece2b539f8ee">RCC_APB1RSTR_UART5RST</a>))</td></tr>
<tr class="separator:ga7009cc550412874444d1d519b0b56b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87cc8c2107c1d0820cc1f7e2aeb1aeb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga87cc8c2107c1d0820cc1f7e2aeb1aeb9">__HAL_RCC_I2C1_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gadcd25346a7d7b0009090adfbca899b93">RCC_APB1RSTR_I2C1RST</a>))</td></tr>
<tr class="separator:ga87cc8c2107c1d0820cc1f7e2aeb1aeb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fa8cc909b285813af86c253ec110356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga2fa8cc909b285813af86c253ec110356">__HAL_RCC_I2C2_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3">RCC_APB1RSTR_I2C2RST</a>))</td></tr>
<tr class="separator:ga2fa8cc909b285813af86c253ec110356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga383f01978613c3b08659efab5153b4b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga383f01978613c3b08659efab5153b4b9">__HAL_RCC_I2C3_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gab8dd6bd89cdf6b6b7affee5594bda87f">RCC_APB1RSTR_I2C3RST</a>))</td></tr>
<tr class="separator:ga383f01978613c3b08659efab5153b4b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b2e677ba2e3a39f1c8f0c074ce50664"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga4b2e677ba2e3a39f1c8f0c074ce50664">__HAL_RCC_CAN1_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga23f9a8bfc02baedd992d13e489234242">RCC_APB1RSTR_CAN1RST</a>))</td></tr>
<tr class="separator:ga4b2e677ba2e3a39f1c8f0c074ce50664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ac476b29c9395378bc16a7c4df08c7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga1ac476b29c9395378bc16a7c4df08c7c">__HAL_RCC_DAC_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7fb9c125237cfe5b6436ca795e7f3564">RCC_APB1RSTR_DACRST</a>))</td></tr>
<tr class="separator:ga1ac476b29c9395378bc16a7c4df08c7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeee4f925c087fe23254850891330c5b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#gaeee4f925c087fe23254850891330c5b5">__HAL_RCC_UART7_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gae8082ea21d27919bf78784f4f5be8734">RCC_APB1RSTR_UART7RST</a>))</td></tr>
<tr class="separator:gaeee4f925c087fe23254850891330c5b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb419c2b0ac65b965ccdba4645ef9ff5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#gabb419c2b0ac65b965ccdba4645ef9ff5">__HAL_RCC_UART8_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga6667dd4c4cd43641139966d6d455d71f">RCC_APB1RSTR_UART8RST</a>))</td></tr>
<tr class="separator:gabb419c2b0ac65b965ccdba4645ef9ff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac423d6a52fa42423119844e4a7d68c7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#gac423d6a52fa42423119844e4a7d68c7b">__HAL_RCC_TIM1_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5bd060cbefaef05487963bbd6c48d7c6">RCC_APB2RSTR_TIM1RST</a>))</td></tr>
<tr class="memdesc:gac423d6a52fa42423119844e4a7d68c7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force or release APB2 peripheral reset.  <a href="group___r_c_c_ex___force___release___peripheral___reset.html#gac423d6a52fa42423119844e4a7d68c7b">More...</a><br /></td></tr>
<tr class="separator:gac423d6a52fa42423119844e4a7d68c7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabec722f05fbf534feb64a767b1bac1ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#gabec722f05fbf534feb64a767b1bac1ba">__HAL_RCC_TIM8_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaa129b34dbaf6c5301f751410ab4668ca">RCC_APB2RSTR_TIM8RST</a>))</td></tr>
<tr class="separator:gabec722f05fbf534feb64a767b1bac1ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5db01cf30bf3c5c7fc0b42220f4c70ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga5db01cf30bf3c5c7fc0b42220f4c70ad">__HAL_RCC_USART1_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41">RCC_APB2RSTR_USART1RST</a>))</td></tr>
<tr class="separator:ga5db01cf30bf3c5c7fc0b42220f4c70ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36242e7bdc7abbbdc33c06e72c4b45c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga36242e7bdc7abbbdc33c06e72c4b45c7">__HAL_RCC_USART6_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gada1df682293e15ed44b081d626220178">RCC_APB2RSTR_USART6RST</a>))</td></tr>
<tr class="separator:ga36242e7bdc7abbbdc33c06e72c4b45c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga915c2f73eef5fc0e95d76219280ef6c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga915c2f73eef5fc0e95d76219280ef6c0">__HAL_RCC_ADC_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga1374d6eae8e7d02d1ad457b65f374a67">RCC_APB2RSTR_ADCRST</a>))</td></tr>
<tr class="separator:ga915c2f73eef5fc0e95d76219280ef6c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb5820aecbb63af340610bab9370c544"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#gadb5820aecbb63af340610bab9370c544">__HAL_RCC_SDMMC1_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gacd0d2fa9b8f4d501d20db3f0cbc6a5a7">RCC_APB2RSTR_SDMMC1RST</a>))</td></tr>
<tr class="separator:gadb5820aecbb63af340610bab9370c544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87e6bc588fa1d5ce3928d2fd2a3156a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga87e6bc588fa1d5ce3928d2fd2a3156a4">__HAL_RCC_SPI1_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</a>))</td></tr>
<tr class="separator:ga87e6bc588fa1d5ce3928d2fd2a3156a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79eef5116f30b60d64a7ef5bce8fca05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga79eef5116f30b60d64a7ef5bce8fca05">__HAL_RCC_SPI4_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6029eb5c0288f48ef8de5f88ca7c7e08">RCC_APB2RSTR_SPI4RST</a>))</td></tr>
<tr class="separator:ga79eef5116f30b60d64a7ef5bce8fca05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a62b264dec3df075dc7207993a9650e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga9a62b264dec3df075dc7207993a9650e">__HAL_RCC_TIM9_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gab3aa588d4814a289d939e111492724af">RCC_APB2RSTR_TIM9RST</a>))</td></tr>
<tr class="separator:ga9a62b264dec3df075dc7207993a9650e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa40d4e3fd1261bb0cd239575a433e8e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#gaa40d4e3fd1261bb0cd239575a433e8e8">__HAL_RCC_TIM10_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gac76155acdc99c8c6502ba3beba818f42">RCC_APB2RSTR_TIM10RST</a>))</td></tr>
<tr class="separator:gaa40d4e3fd1261bb0cd239575a433e8e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaf6b459cfeb85e2e098b78825e476f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#gaeaf6b459cfeb85e2e098b78825e476f2">__HAL_RCC_TIM11_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga9651c8201d42ba03bb1bf89d9d39e60c">RCC_APB2RSTR_TIM11RST</a>))</td></tr>
<tr class="separator:gaeaf6b459cfeb85e2e098b78825e476f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac704a83b1296914d004b6c915758eaeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#gac704a83b1296914d004b6c915758eaeb">__HAL_RCC_SPI5_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a739f8154dffb6b14aa3338de8d2cfe">RCC_APB2RSTR_SPI5RST</a>))</td></tr>
<tr class="separator:gac704a83b1296914d004b6c915758eaeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c63279f892ce515d74ee8facfee1345"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga3c63279f892ce515d74ee8facfee1345">__HAL_RCC_SPI6_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e554201b98c7594e5e59e93a6dff4b8">RCC_APB2RSTR_SPI6RST</a>))</td></tr>
<tr class="separator:ga3c63279f892ce515d74ee8facfee1345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08adabe36014364464e61606606e184d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga08adabe36014364464e61606606e184d">__HAL_RCC_SAI1_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gad9d8a170e7d5198bcb82b35af0e38395">RCC_APB2RSTR_SAI1RST</a>))</td></tr>
<tr class="separator:ga08adabe36014364464e61606606e184d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae126c8da64cf14a57e439731fe8393b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#gae126c8da64cf14a57e439731fe8393b2">__HAL_RCC_SAI2_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ecf115a2f640fa631c550d529a7e524">RCC_APB2RSTR_SAI2RST</a>))</td></tr>
<tr class="separator:gae126c8da64cf14a57e439731fe8393b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1857f223177c9548ce1bae9753e0a7b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga1857f223177c9548ce1bae9753e0a7b4">__HAL_RCC_TIM1_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5bd060cbefaef05487963bbd6c48d7c6">RCC_APB2RSTR_TIM1RST</a>))</td></tr>
<tr class="separator:ga1857f223177c9548ce1bae9753e0a7b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eb65ddc0b32886b140d71e252dc4727"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga1eb65ddc0b32886b140d71e252dc4727">__HAL_RCC_TIM8_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gaa129b34dbaf6c5301f751410ab4668ca">RCC_APB2RSTR_TIM8RST</a>))</td></tr>
<tr class="separator:ga1eb65ddc0b32886b140d71e252dc4727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga243061674e38d05d222697046d43813a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga243061674e38d05d222697046d43813a">__HAL_RCC_USART1_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41">RCC_APB2RSTR_USART1RST</a>))</td></tr>
<tr class="separator:ga243061674e38d05d222697046d43813a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b60ae1fd712732bea57de27f79a20d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga6b60ae1fd712732bea57de27f79a20d3">__HAL_RCC_USART6_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gada1df682293e15ed44b081d626220178">RCC_APB2RSTR_USART6RST</a>))</td></tr>
<tr class="separator:ga6b60ae1fd712732bea57de27f79a20d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06411259bd987c32186d5851815cbd59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga06411259bd987c32186d5851815cbd59">__HAL_RCC_ADC_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga1374d6eae8e7d02d1ad457b65f374a67">RCC_APB2RSTR_ADCRST</a>))</td></tr>
<tr class="separator:ga06411259bd987c32186d5851815cbd59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ace3308265d0972961560ac0bb6c320"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga5ace3308265d0972961560ac0bb6c320">__HAL_RCC_SDMMC1_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gacd0d2fa9b8f4d501d20db3f0cbc6a5a7">RCC_APB2RSTR_SDMMC1RST</a>))</td></tr>
<tr class="separator:ga5ace3308265d0972961560ac0bb6c320"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7b4bc8c8a9146529a175c45eecf25e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#gad7b4bc8c8a9146529a175c45eecf25e5">__HAL_RCC_SPI1_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</a>))</td></tr>
<tr class="separator:gad7b4bc8c8a9146529a175c45eecf25e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ac40732e63db2fff9e31d57b841c633"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga8ac40732e63db2fff9e31d57b841c633">__HAL_RCC_SPI4_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga6029eb5c0288f48ef8de5f88ca7c7e08">RCC_APB2RSTR_SPI4RST</a>))</td></tr>
<tr class="separator:ga8ac40732e63db2fff9e31d57b841c633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71fee37e3aff2c5040e2e9f4e153f4ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga71fee37e3aff2c5040e2e9f4e153f4ff">__HAL_RCC_TIM9_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gab3aa588d4814a289d939e111492724af">RCC_APB2RSTR_TIM9RST</a>))</td></tr>
<tr class="separator:ga71fee37e3aff2c5040e2e9f4e153f4ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga704b80ff2f733e161d30e4138f90614d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga704b80ff2f733e161d30e4138f90614d">__HAL_RCC_TIM10_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gac76155acdc99c8c6502ba3beba818f42">RCC_APB2RSTR_TIM10RST</a>))</td></tr>
<tr class="separator:ga704b80ff2f733e161d30e4138f90614d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab66378d2b26c2c47522f268e129b6709"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#gab66378d2b26c2c47522f268e129b6709">__HAL_RCC_TIM11_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9651c8201d42ba03bb1bf89d9d39e60c">RCC_APB2RSTR_TIM11RST</a>))</td></tr>
<tr class="separator:gab66378d2b26c2c47522f268e129b6709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffa4ac19e4880063de6fe38ec07ef993"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#gaffa4ac19e4880063de6fe38ec07ef993">__HAL_RCC_SPI5_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a739f8154dffb6b14aa3338de8d2cfe">RCC_APB2RSTR_SPI5RST</a>))</td></tr>
<tr class="separator:gaffa4ac19e4880063de6fe38ec07ef993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc8c017d7fa2e91725be59bd017ae940"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#gadc8c017d7fa2e91725be59bd017ae940">__HAL_RCC_SPI6_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e554201b98c7594e5e59e93a6dff4b8">RCC_APB2RSTR_SPI6RST</a>))</td></tr>
<tr class="separator:gadc8c017d7fa2e91725be59bd017ae940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f43cdb59c0bf2f5315ff8a576db05ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga6f43cdb59c0bf2f5315ff8a576db05ef">__HAL_RCC_SAI1_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gad9d8a170e7d5198bcb82b35af0e38395">RCC_APB2RSTR_SAI1RST</a>))</td></tr>
<tr class="separator:ga6f43cdb59c0bf2f5315ff8a576db05ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f4ac1e4ce92656c91279b64c8aae985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga7f4ac1e4ce92656c91279b64c8aae985">__HAL_RCC_SAI2_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ecf115a2f640fa631c550d529a7e524">RCC_APB2RSTR_SAI2RST</a>))</td></tr>
<tr class="separator:ga7f4ac1e4ce92656c91279b64c8aae985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13e370f94b39c72876a321cdc5b31915"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga13e370f94b39c72876a321cdc5b31915">__HAL_RCC_FLITF_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga378f6e2ad9fef59f28db829d2074e796">RCC_AHB1LPENR_FLITFLPEN</a>))</td></tr>
<tr class="memdesc:ga13e370f94b39c72876a321cdc5b31915"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the AHB1 peripheral clock during Low Power (Sleep) mode.  <a href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga13e370f94b39c72876a321cdc5b31915">More...</a><br /></td></tr>
<tr class="separator:ga13e370f94b39c72876a321cdc5b31915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f8081c628233d5adef1f81c19eb4d62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga6f8081c628233d5adef1f81c19eb4d62">__HAL_RCC_AXI_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b844a2264697793856c637cd6931f37">RCC_AHB1LPENR_AXILPEN</a>))</td></tr>
<tr class="separator:ga6f8081c628233d5adef1f81c19eb4d62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94b6e96c9d5058f9bf0e0c1aaf19ab37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga94b6e96c9d5058f9bf0e0c1aaf19ab37">__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga4cd1fbd9113809a6a3c904617647219c">RCC_AHB1LPENR_SRAM1LPEN</a>))</td></tr>
<tr class="separator:ga94b6e96c9d5058f9bf0e0c1aaf19ab37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga485ced56558657be69e01a48e5d62f6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga485ced56558657be69e01a48e5d62f6d">__HAL_RCC_SRAM2_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf7a4c822fa3073035a04487c4cca320">RCC_AHB1LPENR_SRAM2LPEN</a>))</td></tr>
<tr class="separator:ga485ced56558657be69e01a48e5d62f6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa68382ab65f37deee2b43712fd819ace"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gaa68382ab65f37deee2b43712fd819ace">__HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga777dc76d2a216f8b51b360e8054342e4">RCC_AHB1LPENR_BKPSRAMLPEN</a>))</td></tr>
<tr class="separator:gaa68382ab65f37deee2b43712fd819ace"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50a59244cf0d43211057b36b2138fadc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga50a59244cf0d43211057b36b2138fadc">__HAL_RCC_DTCM_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga128288d28764549562747b707cd2428e">RCC_AHB1LPENR_DTCMLPEN</a>))</td></tr>
<tr class="separator:ga50a59244cf0d43211057b36b2138fadc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16c048816a705de87bb5fd3ce4003a82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga16c048816a705de87bb5fd3ce4003a82">__HAL_RCC_DMA2_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e2d376f6c7db4266a5b039a3aa6c207">RCC_AHB1LPENR_DMA2LPEN</a>))</td></tr>
<tr class="separator:ga16c048816a705de87bb5fd3ce4003a82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb43476c09deccb66a55a2fbdc2176cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gabb43476c09deccb66a55a2fbdc2176cd">__HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga934a7c19bd6f6b34941058c5c3552b91">RCC_AHB1LPENR_OTGHSLPEN</a>))</td></tr>
<tr class="separator:gabb43476c09deccb66a55a2fbdc2176cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac62a3a9510d500e6ed32dc925f7ef028"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gac62a3a9510d500e6ed32dc925f7ef028">__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gab9567cabb8058c53bae64ed4b77c05dd">RCC_AHB1LPENR_OTGHSULPILPEN</a>))</td></tr>
<tr class="separator:gac62a3a9510d500e6ed32dc925f7ef028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff8820b47bd3764e7cded76b9368460b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gaff8820b47bd3764e7cded76b9368460b">__HAL_RCC_GPIOA_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf1076b0644c026ab480efdb6aa8c74fb">RCC_AHB1LPENR_GPIOALPEN</a>))</td></tr>
<tr class="separator:gaff8820b47bd3764e7cded76b9368460b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e718efc965ab07752cd865c3f33551a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga0e718efc965ab07752cd865c3f33551a">__HAL_RCC_GPIOB_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga55f6ff35a37c4b9106c9e8aa18ab4545">RCC_AHB1LPENR_GPIOBLPEN</a>))</td></tr>
<tr class="separator:ga0e718efc965ab07752cd865c3f33551a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac62505cc695d985fcf18ca1fd2f1a421"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gac62505cc695d985fcf18ca1fd2f1a421">__HAL_RCC_GPIOC_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gac86ad592684edae0ba2cafd22a4f04d1">RCC_AHB1LPENR_GPIOCLPEN</a>))</td></tr>
<tr class="separator:gac62505cc695d985fcf18ca1fd2f1a421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f04963ee5709230888d50574008372f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga5f04963ee5709230888d50574008372f">__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga89002894839d323b05c4b3f674b54470">RCC_AHB1LPENR_GPIODLPEN</a>))</td></tr>
<tr class="separator:ga5f04963ee5709230888d50574008372f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18d20464a11db42973a0cc6df21b0e22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga18d20464a11db42973a0cc6df21b0e22">__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga2980a6e02550369d05e121ff6f16505c">RCC_AHB1LPENR_GPIOELPEN</a>))</td></tr>
<tr class="separator:ga18d20464a11db42973a0cc6df21b0e22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac520a0043affccd819818a11b19523a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gac520a0043affccd819818a11b19523a2">__HAL_RCC_GPIOF_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaa7a50c0506b1014d89224933c6c42e6f">RCC_AHB1LPENR_GPIOFLPEN</a>))</td></tr>
<tr class="separator:gac520a0043affccd819818a11b19523a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1d4773e76bae0871b8dace747971fc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gab1d4773e76bae0871b8dace747971fc4">__HAL_RCC_GPIOG_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gab1dc004ecb0a2950100a062cda47586f">RCC_AHB1LPENR_GPIOGLPEN</a>))</td></tr>
<tr class="separator:gab1d4773e76bae0871b8dace747971fc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e9419b44e83ed1e6951801c390a69ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga3e9419b44e83ed1e6951801c390a69ad">__HAL_RCC_GPIOH_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga197be77b89e9eae127a536bd2601ded9">RCC_AHB1LPENR_GPIOHLPEN</a>))</td></tr>
<tr class="separator:ga3e9419b44e83ed1e6951801c390a69ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga303d0d577afc9d9c30883f9559e3ad1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga303d0d577afc9d9c30883f9559e3ad1b">__HAL_RCC_GPIOI_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga70d927cfb1d110133bd64989b216a375">RCC_AHB1LPENR_GPIOILPEN</a>))</td></tr>
<tr class="separator:ga303d0d577afc9d9c30883f9559e3ad1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d776af7d892a32ea3c68edf7891e4f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga3d776af7d892a32ea3c68edf7891e4f5">__HAL_RCC_FLITF_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga378f6e2ad9fef59f28db829d2074e796">RCC_AHB1LPENR_FLITFLPEN</a>))</td></tr>
<tr class="separator:ga3d776af7d892a32ea3c68edf7891e4f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f10eb651d6a25c8b9182aca04b86eeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga1f10eb651d6a25c8b9182aca04b86eeb">__HAL_RCC_AXI_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b844a2264697793856c637cd6931f37">RCC_AHB1LPENR_AXILPEN</a>))</td></tr>
<tr class="separator:ga1f10eb651d6a25c8b9182aca04b86eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga725f14ee455c726c2a99be4714180dac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga725f14ee455c726c2a99be4714180dac">__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga4cd1fbd9113809a6a3c904617647219c">RCC_AHB1LPENR_SRAM1LPEN</a>))</td></tr>
<tr class="separator:ga725f14ee455c726c2a99be4714180dac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6313cca024215b6681c273ea588e2ecf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga6313cca024215b6681c273ea588e2ecf">__HAL_RCC_SRAM2_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf7a4c822fa3073035a04487c4cca320">RCC_AHB1LPENR_SRAM2LPEN</a>))</td></tr>
<tr class="separator:ga6313cca024215b6681c273ea588e2ecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4138d3bc751d640d5841655554acb574"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga4138d3bc751d640d5841655554acb574">__HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga777dc76d2a216f8b51b360e8054342e4">RCC_AHB1LPENR_BKPSRAMLPEN</a>))</td></tr>
<tr class="separator:ga4138d3bc751d640d5841655554acb574"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga019f911e3c1d4cd92ad8059a816ddcfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga019f911e3c1d4cd92ad8059a816ddcfb">__HAL_RCC_DTCM_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga128288d28764549562747b707cd2428e">RCC_AHB1LPENR_DTCMLPEN</a>))</td></tr>
<tr class="separator:ga019f911e3c1d4cd92ad8059a816ddcfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6af5c50e1a578bcc17c9514c5ab976c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga6af5c50e1a578bcc17c9514c5ab976c9">__HAL_RCC_DMA2_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e2d376f6c7db4266a5b039a3aa6c207">RCC_AHB1LPENR_DMA2LPEN</a>))</td></tr>
<tr class="separator:ga6af5c50e1a578bcc17c9514c5ab976c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga340ec5b29760feb901ae6b7ed86c243e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga340ec5b29760feb901ae6b7ed86c243e">__HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga934a7c19bd6f6b34941058c5c3552b91">RCC_AHB1LPENR_OTGHSLPEN</a>))</td></tr>
<tr class="separator:ga340ec5b29760feb901ae6b7ed86c243e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf24f1f20b4159bafb67e7d7d3dc0fe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gacf24f1f20b4159bafb67e7d7d3dc0fe0">__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gab9567cabb8058c53bae64ed4b77c05dd">RCC_AHB1LPENR_OTGHSULPILPEN</a>))</td></tr>
<tr class="separator:gacf24f1f20b4159bafb67e7d7d3dc0fe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6753edbd9047eeac39ae4f234642942"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gad6753edbd9047eeac39ae4f234642942">__HAL_RCC_GPIOA_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf1076b0644c026ab480efdb6aa8c74fb">RCC_AHB1LPENR_GPIOALPEN</a>))</td></tr>
<tr class="separator:gad6753edbd9047eeac39ae4f234642942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a20ad851a2ef9e1ccdbf280dcd1dc44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga0a20ad851a2ef9e1ccdbf280dcd1dc44">__HAL_RCC_GPIOB_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga55f6ff35a37c4b9106c9e8aa18ab4545">RCC_AHB1LPENR_GPIOBLPEN</a>))</td></tr>
<tr class="separator:ga0a20ad851a2ef9e1ccdbf280dcd1dc44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga293f9870ba631d23f8011bad12420f83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga293f9870ba631d23f8011bad12420f83">__HAL_RCC_GPIOC_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gac86ad592684edae0ba2cafd22a4f04d1">RCC_AHB1LPENR_GPIOCLPEN</a>))</td></tr>
<tr class="separator:ga293f9870ba631d23f8011bad12420f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8520028c77aa2ecdd497c313665fa381"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga8520028c77aa2ecdd497c313665fa381">__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga89002894839d323b05c4b3f674b54470">RCC_AHB1LPENR_GPIODLPEN</a>))</td></tr>
<tr class="separator:ga8520028c77aa2ecdd497c313665fa381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2204e5cccaf75bc541f901fd2beb7381"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga2204e5cccaf75bc541f901fd2beb7381">__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga2980a6e02550369d05e121ff6f16505c">RCC_AHB1LPENR_GPIOELPEN</a>))</td></tr>
<tr class="separator:ga2204e5cccaf75bc541f901fd2beb7381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga035d018d1c3984de9cc06dcb661fff60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga035d018d1c3984de9cc06dcb661fff60">__HAL_RCC_GPIOF_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gaa7a50c0506b1014d89224933c6c42e6f">RCC_AHB1LPENR_GPIOFLPEN</a>))</td></tr>
<tr class="separator:ga035d018d1c3984de9cc06dcb661fff60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga296c8414e577cab553cc903752315a88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga296c8414e577cab553cc903752315a88">__HAL_RCC_GPIOG_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gab1dc004ecb0a2950100a062cda47586f">RCC_AHB1LPENR_GPIOGLPEN</a>))</td></tr>
<tr class="separator:ga296c8414e577cab553cc903752315a88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3150a9552cca2ec7e0f00d799fc52adb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga3150a9552cca2ec7e0f00d799fc52adb">__HAL_RCC_GPIOH_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga197be77b89e9eae127a536bd2601ded9">RCC_AHB1LPENR_GPIOHLPEN</a>))</td></tr>
<tr class="separator:ga3150a9552cca2ec7e0f00d799fc52adb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cbe09217a8512d6a29763cb3e387607"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga5cbe09217a8512d6a29763cb3e387607">__HAL_RCC_GPIOI_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga70d927cfb1d110133bd64989b216a375">RCC_AHB1LPENR_GPIOILPEN</a>))</td></tr>
<tr class="separator:ga5cbe09217a8512d6a29763cb3e387607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03ec704e7309312630b3a572fb6f8856"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga03ec704e7309312630b3a572fb6f8856">__HAL_RCC_RNG_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaab54623c517f1450a7fde279c2cae864">RCC_AHB2LPENR_RNGLPEN</a>))</td></tr>
<tr class="memdesc:ga03ec704e7309312630b3a572fb6f8856"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the AHB2 peripheral clock during Low Power (Sleep) mode.  <a href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga03ec704e7309312630b3a572fb6f8856">More...</a><br /></td></tr>
<tr class="separator:ga03ec704e7309312630b3a572fb6f8856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae85e4ea41a2b365ee27c459ddcb9a3a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gae85e4ea41a2b365ee27c459ddcb9a3a1">__HAL_RCC_RNG_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gaab54623c517f1450a7fde279c2cae864">RCC_AHB2LPENR_RNGLPEN</a>))</td></tr>
<tr class="separator:gae85e4ea41a2b365ee27c459ddcb9a3a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga043ce43b32ec91f2b032f746509079cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga043ce43b32ec91f2b032f746509079cd">__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gac0fd858d073b14216ae0d716ba4f1dd3">RCC_AHB2LPENR_OTGFSLPEN</a>))</td></tr>
<tr class="separator:ga043ce43b32ec91f2b032f746509079cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d8498985e2b924e443065da8a2890b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga4d8498985e2b924e443065da8a2890b2">__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gac0fd858d073b14216ae0d716ba4f1dd3">RCC_AHB2LPENR_OTGFSLPEN</a>))</td></tr>
<tr class="separator:ga4d8498985e2b924e443065da8a2890b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga387cf373f0b77ef8d434a3a6f93bbd11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga387cf373f0b77ef8d434a3a6f93bbd11">__HAL_RCC_FMC_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf1ad4387b2e45aa706f817544721a6e2">RCC_AHB3LPENR_FMCLPEN</a>))</td></tr>
<tr class="memdesc:ga387cf373f0b77ef8d434a3a6f93bbd11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the AHB3 peripheral clock during Low Power (Sleep) mode.  <a href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga387cf373f0b77ef8d434a3a6f93bbd11">More...</a><br /></td></tr>
<tr class="separator:ga387cf373f0b77ef8d434a3a6f93bbd11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b5acf19e24d90165eb5bd6bee84f5be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga6b5acf19e24d90165eb5bd6bee84f5be">__HAL_RCC_FMC_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf1ad4387b2e45aa706f817544721a6e2">RCC_AHB3LPENR_FMCLPEN</a>))</td></tr>
<tr class="separator:ga6b5acf19e24d90165eb5bd6bee84f5be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa7ac6f21ab0318d7fa79968ddfbff78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gaaa7ac6f21ab0318d7fa79968ddfbff78">__HAL_RCC_QSPI_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga76aaaa1c617dd27ca243aa76d447d9d1">RCC_AHB3LPENR_QSPILPEN</a>))</td></tr>
<tr class="separator:gaaa7ac6f21ab0318d7fa79968ddfbff78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89f565eece1302ef852333fb1ccf063d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga89f565eece1302ef852333fb1ccf063d">__HAL_RCC_QSPI_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga76aaaa1c617dd27ca243aa76d447d9d1">RCC_AHB3LPENR_QSPILPEN</a>))</td></tr>
<tr class="separator:ga89f565eece1302ef852333fb1ccf063d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga975142c90b4e1baf21b361524518235d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga975142c90b4e1baf21b361524518235d">__HAL_RCC_TIM2_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f561f8bfc556b52335ec2a32ba81c44">RCC_APB1LPENR_TIM2LPEN</a>))</td></tr>
<tr class="memdesc:ga975142c90b4e1baf21b361524518235d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the APB1 peripheral clock during Low Power (Sleep) mode.  <a href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga975142c90b4e1baf21b361524518235d">More...</a><br /></td></tr>
<tr class="separator:ga975142c90b4e1baf21b361524518235d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e165dd342f4ab6ea9b2edab08723cf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga2e165dd342f4ab6ea9b2edab08723cf8">__HAL_RCC_TIM3_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga9391d99885a0a6fbaf3447117ac0f7aa">RCC_APB1LPENR_TIM3LPEN</a>))</td></tr>
<tr class="separator:ga2e165dd342f4ab6ea9b2edab08723cf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7911836a0e66ab2e4719b298f74b783b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga7911836a0e66ab2e4719b298f74b783b">__HAL_RCC_TIM4_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f04aff278b72fbf6acbe0ad947b06ae">RCC_APB1LPENR_TIM4LPEN</a>))</td></tr>
<tr class="separator:ga7911836a0e66ab2e4719b298f74b783b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae99e46f9e40655dc9b5c07b03fdc4a4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gae99e46f9e40655dc9b5c07b03fdc4a4e">__HAL_RCC_TIM5_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5741a6c45b9de1d0c927beb87f399dd9">RCC_APB1LPENR_TIM5LPEN</a>))</td></tr>
<tr class="separator:gae99e46f9e40655dc9b5c07b03fdc4a4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga906c45719dcf2113473f2c3281926368"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga906c45719dcf2113473f2c3281926368">__HAL_RCC_TIM6_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga439a5998fd60c3375411c7db2129ac89">RCC_APB1LPENR_TIM6LPEN</a>))</td></tr>
<tr class="separator:ga906c45719dcf2113473f2c3281926368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a1c22a18251e0dac7f77ba8398af543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga2a1c22a18251e0dac7f77ba8398af543">__HAL_RCC_TIM7_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gab7867dc2695855fa9084a13d06a4299f">RCC_APB1LPENR_TIM7LPEN</a>))</td></tr>
<tr class="separator:ga2a1c22a18251e0dac7f77ba8398af543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8b3e0a9f9cb30a02d3c3e5070a9ee29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gad8b3e0a9f9cb30a02d3c3e5070a9ee29">__HAL_RCC_TIM12_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b47fde44967a5a600a042398a9cf3c6">RCC_APB1LPENR_TIM12LPEN</a>))</td></tr>
<tr class="separator:gad8b3e0a9f9cb30a02d3c3e5070a9ee29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae00ec905f6763aaaa93e6ed69afbd48c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gae00ec905f6763aaaa93e6ed69afbd48c">__HAL_RCC_TIM13_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga9897d5f0033623a05997ca222d3a132b">RCC_APB1LPENR_TIM13LPEN</a>))</td></tr>
<tr class="separator:gae00ec905f6763aaaa93e6ed69afbd48c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabdcae7edf493254fee3064775ab5023"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gaabdcae7edf493254fee3064775ab5023">__HAL_RCC_TIM14_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gacd1af8912fedadb9edead5b31167a310">RCC_APB1LPENR_TIM14LPEN</a>))</td></tr>
<tr class="separator:gaabdcae7edf493254fee3064775ab5023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4782a5ec14457be65b7329655014ef7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gae4782a5ec14457be65b7329655014ef7">__HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gafe553b52172fc5c5423f5d5e11a145f0">RCC_APB1LPENR_LPTIM1LPEN</a>))</td></tr>
<tr class="separator:gae4782a5ec14457be65b7329655014ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a281ca72aff1c9fa87755c3854cc316"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga8a281ca72aff1c9fa87755c3854cc316">__HAL_RCC_SPI2_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga41dcbf845448cbb1b75c0ad7e83b77cb">RCC_APB1LPENR_SPI2LPEN</a>))</td></tr>
<tr class="separator:ga8a281ca72aff1c9fa87755c3854cc316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6fb9249362d38de5191ea0bf8bb1922"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gae6fb9249362d38de5191ea0bf8bb1922">__HAL_RCC_SPI3_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gae8acbff235a15b58d1be0f065cdb5472">RCC_APB1LPENR_SPI3LPEN</a>))</td></tr>
<tr class="separator:gae6fb9249362d38de5191ea0bf8bb1922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12132da4a7f5c62f32cd9d91b1c99495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga12132da4a7f5c62f32cd9d91b1c99495">__HAL_RCC_USART2_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6055c39af369463e14d6ff2017043671">RCC_APB1LPENR_USART2LPEN</a>))</td></tr>
<tr class="separator:ga12132da4a7f5c62f32cd9d91b1c99495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a18798b0e216c3ccc3caa76e741a689"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga2a18798b0e216c3ccc3caa76e741a689">__HAL_RCC_USART3_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gae11baa29f4e6d122dabdd54c6b4be052">RCC_APB1LPENR_USART3LPEN</a>))</td></tr>
<tr class="separator:ga2a18798b0e216c3ccc3caa76e741a689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2ea0bded521d6ef463f543719ac6bc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gac2ea0bded521d6ef463f543719ac6bc2">__HAL_RCC_UART4_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga88fe1e9cf93caa4e02de35e92e55834d">RCC_APB1LPENR_UART4LPEN</a>))</td></tr>
<tr class="separator:gac2ea0bded521d6ef463f543719ac6bc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81daeac46390e57328957a5b2d020b1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga81daeac46390e57328957a5b2d020b1b">__HAL_RCC_UART5_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga3de908135d9c9e74c598f7bf1e88fb34">RCC_APB1LPENR_UART5LPEN</a>))</td></tr>
<tr class="separator:ga81daeac46390e57328957a5b2d020b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga894dbeada170b01faef303d35de84917"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga894dbeada170b01faef303d35de84917">__HAL_RCC_I2C1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga33286469d0a9b9fedbc2b60aa6cd7da7">RCC_APB1LPENR_I2C1LPEN</a>))</td></tr>
<tr class="separator:ga894dbeada170b01faef303d35de84917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0167c77fa1c00add900bb1cf788e68c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gac0167c77fa1c00add900bb1cf788e68c">__HAL_RCC_I2C2_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6a53d37df11a56412ae06f73626f637">RCC_APB1LPENR_I2C2LPEN</a>))</td></tr>
<tr class="separator:gac0167c77fa1c00add900bb1cf788e68c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga989121c3284e586d4fb14549d15dc0db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga989121c3284e586d4fb14549d15dc0db">__HAL_RCC_I2C3_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5abf01e4149d71e8427eefcd2e429fe9">RCC_APB1LPENR_I2C3LPEN</a>))</td></tr>
<tr class="separator:ga989121c3284e586d4fb14549d15dc0db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60947e98578d8436243e286349cbbd4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga60947e98578d8436243e286349cbbd4c">__HAL_RCC_CAN1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gafb93b42a94b988f4a03bed9ea78b4519">RCC_APB1LPENR_CAN1LPEN</a>))</td></tr>
<tr class="separator:ga60947e98578d8436243e286349cbbd4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad50feef6d1bdd1d254d96ce2786a502b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gad50feef6d1bdd1d254d96ce2786a502b">__HAL_RCC_DAC_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf36a11e89644548702385d548f3f9ec4">RCC_APB1LPENR_DACLPEN</a>))</td></tr>
<tr class="separator:gad50feef6d1bdd1d254d96ce2786a502b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga619f901afe8c514f0782a0ab22465519"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga619f901afe8c514f0782a0ab22465519">__HAL_RCC_UART7_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga880ef558dbbf424fb90c409b04c48226">RCC_APB1LPENR_UART7LPEN</a>))</td></tr>
<tr class="separator:ga619f901afe8c514f0782a0ab22465519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga649a26c04fcad09ba3597c8829f8e9eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga649a26c04fcad09ba3597c8829f8e9eb">__HAL_RCC_UART8_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga97752f7c9da5bfb81da7f1724b5e3192">RCC_APB1LPENR_UART8LPEN</a>))</td></tr>
<tr class="separator:ga649a26c04fcad09ba3597c8829f8e9eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65aef0935a6eb3e1ee17e9d19ec6ee8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga65aef0935a6eb3e1ee17e9d19ec6ee8e">__HAL_RCC_TIM2_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f561f8bfc556b52335ec2a32ba81c44">RCC_APB1LPENR_TIM2LPEN</a>))</td></tr>
<tr class="separator:ga65aef0935a6eb3e1ee17e9d19ec6ee8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf380a14a537b7a6e1c0e20fea72d65aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gaf380a14a537b7a6e1c0e20fea72d65aa">__HAL_RCC_TIM3_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9391d99885a0a6fbaf3447117ac0f7aa">RCC_APB1LPENR_TIM3LPEN</a>))</td></tr>
<tr class="separator:gaf380a14a537b7a6e1c0e20fea72d65aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d1fd6d4f7375b4abf93bd2ec4948d1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga6d1fd6d4f7375b4abf93bd2ec4948d1d">__HAL_RCC_TIM4_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f04aff278b72fbf6acbe0ad947b06ae">RCC_APB1LPENR_TIM4LPEN</a>))</td></tr>
<tr class="separator:ga6d1fd6d4f7375b4abf93bd2ec4948d1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac91e3596950c8d33760debce6b0e416"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gaac91e3596950c8d33760debce6b0e416">__HAL_RCC_TIM5_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5741a6c45b9de1d0c927beb87f399dd9">RCC_APB1LPENR_TIM5LPEN</a>))</td></tr>
<tr class="separator:gaac91e3596950c8d33760debce6b0e416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dd5073cae99e103545801e21f6e25fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga3dd5073cae99e103545801e21f6e25fb">__HAL_RCC_TIM6_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga439a5998fd60c3375411c7db2129ac89">RCC_APB1LPENR_TIM6LPEN</a>))</td></tr>
<tr class="separator:ga3dd5073cae99e103545801e21f6e25fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65016901a197f433425aca0a206b0c77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga65016901a197f433425aca0a206b0c77">__HAL_RCC_TIM7_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gab7867dc2695855fa9084a13d06a4299f">RCC_APB1LPENR_TIM7LPEN</a>))</td></tr>
<tr class="separator:ga65016901a197f433425aca0a206b0c77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga505a2a0607d8b7993e365d169aa9b53a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga505a2a0607d8b7993e365d169aa9b53a">__HAL_RCC_TIM12_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b47fde44967a5a600a042398a9cf3c6">RCC_APB1LPENR_TIM12LPEN</a>))</td></tr>
<tr class="separator:ga505a2a0607d8b7993e365d169aa9b53a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga329e7011f85631cd41cfaa2dc7467934"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga329e7011f85631cd41cfaa2dc7467934">__HAL_RCC_TIM13_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9897d5f0033623a05997ca222d3a132b">RCC_APB1LPENR_TIM13LPEN</a>))</td></tr>
<tr class="separator:ga329e7011f85631cd41cfaa2dc7467934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f7d650bc39949c0612a553fecd46fa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga7f7d650bc39949c0612a553fecd46fa7">__HAL_RCC_TIM14_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gacd1af8912fedadb9edead5b31167a310">RCC_APB1LPENR_TIM14LPEN</a>))</td></tr>
<tr class="separator:ga7f7d650bc39949c0612a553fecd46fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f05fa1cd35c33e8c10ee13eca75e304"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga5f05fa1cd35c33e8c10ee13eca75e304">__HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gafe553b52172fc5c5423f5d5e11a145f0">RCC_APB1LPENR_LPTIM1LPEN</a>))</td></tr>
<tr class="separator:ga5f05fa1cd35c33e8c10ee13eca75e304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fff9b3416d2940cac20962e6d5655ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga4fff9b3416d2940cac20962e6d5655ec">__HAL_RCC_SPI2_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga41dcbf845448cbb1b75c0ad7e83b77cb">RCC_APB1LPENR_SPI2LPEN</a>))</td></tr>
<tr class="separator:ga4fff9b3416d2940cac20962e6d5655ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf53bea66d100b5039d4db0140a9948bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gaf53bea66d100b5039d4db0140a9948bf">__HAL_RCC_SPI3_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gae8acbff235a15b58d1be0f065cdb5472">RCC_APB1LPENR_SPI3LPEN</a>))</td></tr>
<tr class="separator:gaf53bea66d100b5039d4db0140a9948bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ad038000c76cee2e7ca00d56ba64c17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga3ad038000c76cee2e7ca00d56ba64c17">__HAL_RCC_USART2_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga6055c39af369463e14d6ff2017043671">RCC_APB1LPENR_USART2LPEN</a>))</td></tr>
<tr class="separator:ga3ad038000c76cee2e7ca00d56ba64c17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa395d9d235caf02cac62e5dfb1d0c957"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gaa395d9d235caf02cac62e5dfb1d0c957">__HAL_RCC_USART3_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gae11baa29f4e6d122dabdd54c6b4be052">RCC_APB1LPENR_USART3LPEN</a>))</td></tr>
<tr class="separator:gaa395d9d235caf02cac62e5dfb1d0c957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad07183bab161bd0524036c2dcce2ab9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gad07183bab161bd0524036c2dcce2ab9c">__HAL_RCC_UART4_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga88fe1e9cf93caa4e02de35e92e55834d">RCC_APB1LPENR_UART4LPEN</a>))</td></tr>
<tr class="separator:gad07183bab161bd0524036c2dcce2ab9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6425e05b7e3d30a060b075575740a9bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga6425e05b7e3d30a060b075575740a9bb">__HAL_RCC_UART5_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga3de908135d9c9e74c598f7bf1e88fb34">RCC_APB1LPENR_UART5LPEN</a>))</td></tr>
<tr class="separator:ga6425e05b7e3d30a060b075575740a9bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7dc1c5239cd70bee94eefa3d91cdd7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gac7dc1c5239cd70bee94eefa3d91cdd7a">__HAL_RCC_I2C1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga33286469d0a9b9fedbc2b60aa6cd7da7">RCC_APB1LPENR_I2C1LPEN</a>))</td></tr>
<tr class="separator:gac7dc1c5239cd70bee94eefa3d91cdd7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46fe2d4331320cfe49b751b5488fc0cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga46fe2d4331320cfe49b751b5488fc0cd">__HAL_RCC_I2C2_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6a53d37df11a56412ae06f73626f637">RCC_APB1LPENR_I2C2LPEN</a>))</td></tr>
<tr class="separator:ga46fe2d4331320cfe49b751b5488fc0cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bd3af59e8a11e3321a41bc29ba51f18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga6bd3af59e8a11e3321a41bc29ba51f18">__HAL_RCC_I2C3_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5abf01e4149d71e8427eefcd2e429fe9">RCC_APB1LPENR_I2C3LPEN</a>))</td></tr>
<tr class="separator:ga6bd3af59e8a11e3321a41bc29ba51f18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4222e958047e126f69e2ee362196a16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gaa4222e958047e126f69e2ee362196a16">__HAL_RCC_CAN1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gafb93b42a94b988f4a03bed9ea78b4519">RCC_APB1LPENR_CAN1LPEN</a>))</td></tr>
<tr class="separator:gaa4222e958047e126f69e2ee362196a16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab24893ba4a827492272e611d2756d928"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gab24893ba4a827492272e611d2756d928">__HAL_RCC_DAC_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf36a11e89644548702385d548f3f9ec4">RCC_APB1LPENR_DACLPEN</a>))</td></tr>
<tr class="separator:gab24893ba4a827492272e611d2756d928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee0e23b484918cc87d4f7f902b737dae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gaee0e23b484918cc87d4f7f902b737dae">__HAL_RCC_UART7_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga880ef558dbbf424fb90c409b04c48226">RCC_APB1LPENR_UART7LPEN</a>))</td></tr>
<tr class="separator:gaee0e23b484918cc87d4f7f902b737dae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10a9bf8a3752536b50ebda7a812b63f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga10a9bf8a3752536b50ebda7a812b63f6">__HAL_RCC_UART8_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga97752f7c9da5bfb81da7f1724b5e3192">RCC_APB1LPENR_UART8LPEN</a>))</td></tr>
<tr class="separator:ga10a9bf8a3752536b50ebda7a812b63f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ce02f1b2689c664010bebc2363d1db4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga6ce02f1b2689c664010bebc2363d1db4">__HAL_RCC_TIM1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga82580245686c32761e8354fb174ba5dd">RCC_APB2LPENR_TIM1LPEN</a>))</td></tr>
<tr class="memdesc:ga6ce02f1b2689c664010bebc2363d1db4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the APB2 peripheral clock during Low Power (Sleep) mode.  <a href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga6ce02f1b2689c664010bebc2363d1db4">More...</a><br /></td></tr>
<tr class="separator:ga6ce02f1b2689c664010bebc2363d1db4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b7b3e090b53ddcf951239d450c5d23e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga0b7b3e090b53ddcf951239d450c5d23e">__HAL_RCC_TIM8_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a1a808f511ff563f05f32ad3ae6d7c1">RCC_APB2LPENR_TIM8LPEN</a>))</td></tr>
<tr class="separator:ga0b7b3e090b53ddcf951239d450c5d23e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga454514918be60a95069da332eb212712"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga454514918be60a95069da332eb212712">__HAL_RCC_USART1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gab8b429bc8d52abd1ba3818a82542bb98">RCC_APB2LPENR_USART1LPEN</a>))</td></tr>
<tr class="separator:ga454514918be60a95069da332eb212712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47fc15bdbf943a0b7164d888f1811184"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga47fc15bdbf943a0b7164d888f1811184">__HAL_RCC_USART6_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b82eb1986da9ed32e6701d01fffe55d">RCC_APB2LPENR_USART6LPEN</a>))</td></tr>
<tr class="separator:ga47fc15bdbf943a0b7164d888f1811184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37931819af9a7b1a05385e0ae6c984b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga37931819af9a7b1a05385e0ae6c984b6">__HAL_RCC_ADC1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga126a8791f77cecc599e32d2c882a4dab">RCC_APB2LPENR_ADC1LPEN</a>))</td></tr>
<tr class="separator:ga37931819af9a7b1a05385e0ae6c984b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbb316ea37b8d92f7260c2bba7e47e3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gafbb316ea37b8d92f7260c2bba7e47e3a">__HAL_RCC_ADC2_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gab7d578d9d9a12e3f0b4246e196040c13">RCC_APB2LPENR_ADC2LPEN</a>))</td></tr>
<tr class="separator:gafbb316ea37b8d92f7260c2bba7e47e3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0063ad56c493dee710421f620332db05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga0063ad56c493dee710421f620332db05">__HAL_RCC_ADC3_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga12c8300ba9b1ce9b14fc8e0f3ec4c127">RCC_APB2LPENR_ADC3LPEN</a>))</td></tr>
<tr class="separator:ga0063ad56c493dee710421f620332db05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga864140e8659290a56eea3230bbb2ecc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga864140e8659290a56eea3230bbb2ecc2">__HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga84a2135f7b49965052891f8b9741512d">RCC_APB2LPENR_SDMMC1LPEN</a>))</td></tr>
<tr class="separator:ga864140e8659290a56eea3230bbb2ecc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41997855b2cc7563c8ed0c9873d32daf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga41997855b2cc7563c8ed0c9873d32daf">__HAL_RCC_SPI1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c6729058e54f4b8f8ae01d5b3586aaa">RCC_APB2LPENR_SPI1LPEN</a>))</td></tr>
<tr class="separator:ga41997855b2cc7563c8ed0c9873d32daf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf66efe83b28ede4592f8bc8c4e10b8d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gaf66efe83b28ede4592f8bc8c4e10b8d3">__HAL_RCC_SPI4_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gac3abbbc5e7b28b72c8a9f0a0358d0b13">RCC_APB2LPENR_SPI4LPEN</a>))</td></tr>
<tr class="separator:gaf66efe83b28ede4592f8bc8c4e10b8d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fb59f888889fc998d1f7e64e370c9d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga8fb59f888889fc998d1f7e64e370c9d1">__HAL_RCC_TIM9_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga91b882f3dc2b939a53ed3f4caa537de1">RCC_APB2LPENR_TIM9LPEN</a>))</td></tr>
<tr class="separator:ga8fb59f888889fc998d1f7e64e370c9d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1215603b81a7d52b7225ec8f628e51d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gac1215603b81a7d52b7225ec8f628e51d">__HAL_RCC_TIM10_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gae7999e2ebeb1300d0cf6a59ad92c41b6">RCC_APB2LPENR_TIM10LPEN</a>))</td></tr>
<tr class="separator:gac1215603b81a7d52b7225ec8f628e51d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d808a429ceb72c79908770e79ff3cfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga2d808a429ceb72c79908770e79ff3cfa">__HAL_RCC_TIM11_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gad43fcaa4f4d6fb2b590a6ffee31f8c94">RCC_APB2LPENR_TIM11LPEN</a>))</td></tr>
<tr class="separator:ga2d808a429ceb72c79908770e79ff3cfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0183ac6107344a8dcc43e1ab795644b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gaf0183ac6107344a8dcc43e1ab795644b">__HAL_RCC_SPI5_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga328b8ccda77ab9f0ce965888646df17c">RCC_APB2LPENR_SPI5LPEN</a>))</td></tr>
<tr class="separator:gaf0183ac6107344a8dcc43e1ab795644b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb86a4570fd6d66626d25d45b7e9d86e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gaeb86a4570fd6d66626d25d45b7e9d86e">__HAL_RCC_SAI1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga35b57d8d3404e6e7e2beed66a201e8fd">RCC_APB2LPENR_SAI1LPEN</a>))</td></tr>
<tr class="separator:gaeb86a4570fd6d66626d25d45b7e9d86e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga367f58b538b321e6b931b0157e116873"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga367f58b538b321e6b931b0157e116873">__HAL_RCC_SAI2_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gab37909b8909e53eed6f336545e2b06a7">RCC_APB2LPENR_SAI2LPEN</a>))</td></tr>
<tr class="separator:ga367f58b538b321e6b931b0157e116873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga990bf7664ac6c430c239eab292ec7ed5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga990bf7664ac6c430c239eab292ec7ed5">__HAL_RCC_TIM1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga82580245686c32761e8354fb174ba5dd">RCC_APB2LPENR_TIM1LPEN</a>))</td></tr>
<tr class="separator:ga990bf7664ac6c430c239eab292ec7ed5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95ea11d39c41c23f619668ce078d4d8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga95ea11d39c41c23f619668ce078d4d8d">__HAL_RCC_TIM8_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a1a808f511ff563f05f32ad3ae6d7c1">RCC_APB2LPENR_TIM8LPEN</a>))</td></tr>
<tr class="separator:ga95ea11d39c41c23f619668ce078d4d8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75ec6abe2e15eaa24893a8cc83f4cb50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga75ec6abe2e15eaa24893a8cc83f4cb50">__HAL_RCC_USART1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gab8b429bc8d52abd1ba3818a82542bb98">RCC_APB2LPENR_USART1LPEN</a>))</td></tr>
<tr class="separator:ga75ec6abe2e15eaa24893a8cc83f4cb50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7df7a1b0a2e5d8b9318cf68de7665b3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga7df7a1b0a2e5d8b9318cf68de7665b3b">__HAL_RCC_USART6_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b82eb1986da9ed32e6701d01fffe55d">RCC_APB2LPENR_USART6LPEN</a>))</td></tr>
<tr class="separator:ga7df7a1b0a2e5d8b9318cf68de7665b3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9534ddc24145ef6335d76b35632b7fe2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga9534ddc24145ef6335d76b35632b7fe2">__HAL_RCC_ADC1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga126a8791f77cecc599e32d2c882a4dab">RCC_APB2LPENR_ADC1LPEN</a>))</td></tr>
<tr class="separator:ga9534ddc24145ef6335d76b35632b7fe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ab85836860965c7c7292e9e5f930faf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga2ab85836860965c7c7292e9e5f930faf">__HAL_RCC_ADC2_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gab7d578d9d9a12e3f0b4246e196040c13">RCC_APB2LPENR_ADC2LPEN</a>))</td></tr>
<tr class="separator:ga2ab85836860965c7c7292e9e5f930faf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05450a8b04c1d2cdd122af78eeaad99a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga05450a8b04c1d2cdd122af78eeaad99a">__HAL_RCC_ADC3_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga12c8300ba9b1ce9b14fc8e0f3ec4c127">RCC_APB2LPENR_ADC3LPEN</a>))</td></tr>
<tr class="separator:ga05450a8b04c1d2cdd122af78eeaad99a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe72608d1927f58cffdec6c56c51f002"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gabe72608d1927f58cffdec6c56c51f002">__HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga84a2135f7b49965052891f8b9741512d">RCC_APB2LPENR_SDMMC1LPEN</a>))</td></tr>
<tr class="separator:gabe72608d1927f58cffdec6c56c51f002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2abe90eeb15890f45e28e8926bf70838"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga2abe90eeb15890f45e28e8926bf70838">__HAL_RCC_SPI1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c6729058e54f4b8f8ae01d5b3586aaa">RCC_APB2LPENR_SPI1LPEN</a>))</td></tr>
<tr class="separator:ga2abe90eeb15890f45e28e8926bf70838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6953cffe3f6f2c92414df6c3ff07bb95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga6953cffe3f6f2c92414df6c3ff07bb95">__HAL_RCC_SPI4_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gac3abbbc5e7b28b72c8a9f0a0358d0b13">RCC_APB2LPENR_SPI4LPEN</a>))</td></tr>
<tr class="separator:ga6953cffe3f6f2c92414df6c3ff07bb95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga531cefe824de1fa7461b34030d30d75f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga531cefe824de1fa7461b34030d30d75f">__HAL_RCC_TIM9_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga91b882f3dc2b939a53ed3f4caa537de1">RCC_APB2LPENR_TIM9LPEN</a>))</td></tr>
<tr class="separator:ga531cefe824de1fa7461b34030d30d75f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga884747bf8ec12a16a37c512c6979fb4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga884747bf8ec12a16a37c512c6979fb4d">__HAL_RCC_TIM10_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gae7999e2ebeb1300d0cf6a59ad92c41b6">RCC_APB2LPENR_TIM10LPEN</a>))</td></tr>
<tr class="separator:ga884747bf8ec12a16a37c512c6979fb4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9c48fd8cd99db0e44d5427afe10c383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gaf9c48fd8cd99db0e44d5427afe10c383">__HAL_RCC_TIM11_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gad43fcaa4f4d6fb2b590a6ffee31f8c94">RCC_APB2LPENR_TIM11LPEN</a>))</td></tr>
<tr class="separator:gaf9c48fd8cd99db0e44d5427afe10c383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga282b97b01275b2926059e1a9469c3aef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga282b97b01275b2926059e1a9469c3aef">__HAL_RCC_SPI5_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga328b8ccda77ab9f0ce965888646df17c">RCC_APB2LPENR_SPI5LPEN</a>))</td></tr>
<tr class="separator:ga282b97b01275b2926059e1a9469c3aef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga443ab84b0451a65d63416c0b8750a238"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga443ab84b0451a65d63416c0b8750a238">__HAL_RCC_SAI1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga35b57d8d3404e6e7e2beed66a201e8fd">RCC_APB2LPENR_SAI1LPEN</a>))</td></tr>
<tr class="separator:ga443ab84b0451a65d63416c0b8750a238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e39d751b1846122c50ff1058f93737c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga5e39d751b1846122c50ff1058f93737c">__HAL_RCC_SAI2_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gab37909b8909e53eed6f336545e2b06a7">RCC_APB2LPENR_SAI2LPEN</a>))</td></tr>
<tr class="separator:ga5e39d751b1846122c50ff1058f93737c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga968fb378568454a2913e11a238131ae4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga968fb378568454a2913e11a238131ae4">__HAL_RCC_FLITF_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga378f6e2ad9fef59f28db829d2074e796">RCC_AHB1LPENR_FLITFLPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="memdesc:ga968fb378568454a2913e11a238131ae4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the enable or disable status of the AHB1 peripheral clock during Low Power (Sleep) mode.  <a href="group___r_c_c___clock___sleep___enable___disable___status.html#ga968fb378568454a2913e11a238131ae4">More...</a><br /></td></tr>
<tr class="separator:ga968fb378568454a2913e11a238131ae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefc08586153c9d0366dfdf1e93f2c5b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#gaefc08586153c9d0366dfdf1e93f2c5b7">__HAL_RCC_AXI_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b844a2264697793856c637cd6931f37">RCC_AHB1LPENR_AXILPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gaefc08586153c9d0366dfdf1e93f2c5b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2efc49cf2ff318aa9ce6300b77b01a6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga2efc49cf2ff318aa9ce6300b77b01a6c">__HAL_RCC_SRAM1_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga4cd1fbd9113809a6a3c904617647219c">RCC_AHB1LPENR_SRAM1LPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga2efc49cf2ff318aa9ce6300b77b01a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39511ffeafa47299604652cb2603e519"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga39511ffeafa47299604652cb2603e519">__HAL_RCC_SRAM2_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf7a4c822fa3073035a04487c4cca320">RCC_AHB1LPENR_SRAM2LPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga39511ffeafa47299604652cb2603e519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65777dbcb6c89e0cc94790283c904915"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga65777dbcb6c89e0cc94790283c904915">__HAL_RCC_BKPSRAM_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga777dc76d2a216f8b51b360e8054342e4">RCC_AHB1LPENR_BKPSRAMLPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga65777dbcb6c89e0cc94790283c904915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga027c46509182e700d0dd1251ad22c3b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga027c46509182e700d0dd1251ad22c3b9">__HAL_RCC_DTCM_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga128288d28764549562747b707cd2428e">RCC_AHB1LPENR_DTCMLPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga027c46509182e700d0dd1251ad22c3b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffd54b2e17f88a7dbf9f3d30c728d8f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#gaffd54b2e17f88a7dbf9f3d30c728d8f1">__HAL_RCC_DMA2_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e2d376f6c7db4266a5b039a3aa6c207">RCC_AHB1LPENR_DMA2LPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gaffd54b2e17f88a7dbf9f3d30c728d8f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d69e2d620f4a3ec7123068d5bf4bc53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga8d69e2d620f4a3ec7123068d5bf4bc53">__HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga934a7c19bd6f6b34941058c5c3552b91">RCC_AHB1LPENR_OTGHSLPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga8d69e2d620f4a3ec7123068d5bf4bc53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga279241e2312097f8ca4030331cbc45aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga279241e2312097f8ca4030331cbc45aa">__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gab9567cabb8058c53bae64ed4b77c05dd">RCC_AHB1LPENR_OTGHSULPILPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga279241e2312097f8ca4030331cbc45aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfca340e2266b35f9eb8bda9f24fb272"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#gabfca340e2266b35f9eb8bda9f24fb272">__HAL_RCC_GPIOA_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf1076b0644c026ab480efdb6aa8c74fb">RCC_AHB1LPENR_GPIOALPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gabfca340e2266b35f9eb8bda9f24fb272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5f9c8d570ca5ce52bd3d1766ad96265"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#gae5f9c8d570ca5ce52bd3d1766ad96265">__HAL_RCC_GPIOB_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga55f6ff35a37c4b9106c9e8aa18ab4545">RCC_AHB1LPENR_GPIOBLPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gae5f9c8d570ca5ce52bd3d1766ad96265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91d9bb261e4eb51ae5c83276ca94ba9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga91d9bb261e4eb51ae5c83276ca94ba9e">__HAL_RCC_GPIOC_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gac86ad592684edae0ba2cafd22a4f04d1">RCC_AHB1LPENR_GPIOCLPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga91d9bb261e4eb51ae5c83276ca94ba9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9be4e7cb3610f3242eedb2c38f05cafe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga9be4e7cb3610f3242eedb2c38f05cafe">__HAL_RCC_GPIOD_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga89002894839d323b05c4b3f674b54470">RCC_AHB1LPENR_GPIODLPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga9be4e7cb3610f3242eedb2c38f05cafe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaf7c0b082ec2d976c4ac33c4f1fd461"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#gaaaf7c0b082ec2d976c4ac33c4f1fd461">__HAL_RCC_GPIOE_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga2980a6e02550369d05e121ff6f16505c">RCC_AHB1LPENR_GPIOELPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gaaaf7c0b082ec2d976c4ac33c4f1fd461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2fca3cfeeeb50539e2c5702cff4d719"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#gab2fca3cfeeeb50539e2c5702cff4d719">__HAL_RCC_GPIOF_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaa7a50c0506b1014d89224933c6c42e6f">RCC_AHB1LPENR_GPIOFLPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gab2fca3cfeeeb50539e2c5702cff4d719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6696a0a055bb4707b05e237c8a10334b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga6696a0a055bb4707b05e237c8a10334b">__HAL_RCC_GPIOG_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gab1dc004ecb0a2950100a062cda47586f">RCC_AHB1LPENR_GPIOGLPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga6696a0a055bb4707b05e237c8a10334b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac60e430f28a40aecfc376ad9c00e94f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#gac60e430f28a40aecfc376ad9c00e94f5">__HAL_RCC_GPIOH_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga197be77b89e9eae127a536bd2601ded9">RCC_AHB1LPENR_GPIOHLPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gac60e430f28a40aecfc376ad9c00e94f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9342ae94bf90d2c966e75214755c2a20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga9342ae94bf90d2c966e75214755c2a20">__HAL_RCC_GPIOI_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga70d927cfb1d110133bd64989b216a375">RCC_AHB1LPENR_GPIOILPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga9342ae94bf90d2c966e75214755c2a20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06858d9e8310f1d9d2763472d37e9d9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga06858d9e8310f1d9d2763472d37e9d9c">__HAL_RCC_FLITF_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga378f6e2ad9fef59f28db829d2074e796">RCC_AHB1LPENR_FLITFLPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga06858d9e8310f1d9d2763472d37e9d9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf8d2f4a34aa0308700e92acc535e992"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#gacf8d2f4a34aa0308700e92acc535e992">__HAL_RCC_AXI_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b844a2264697793856c637cd6931f37">RCC_AHB1LPENR_AXILPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gacf8d2f4a34aa0308700e92acc535e992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80892166d5a107df14d2420859bbd4e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga80892166d5a107df14d2420859bbd4e0">__HAL_RCC_SRAM1_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga4cd1fbd9113809a6a3c904617647219c">RCC_AHB1LPENR_SRAM1LPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga80892166d5a107df14d2420859bbd4e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78941ee33c71aa732c6e865048574d37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga78941ee33c71aa732c6e865048574d37">__HAL_RCC_SRAM2_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf7a4c822fa3073035a04487c4cca320">RCC_AHB1LPENR_SRAM2LPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga78941ee33c71aa732c6e865048574d37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdd24f8df73719bdebf692b490e57cd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#gabdd24f8df73719bdebf692b490e57cd3">__HAL_RCC_BKPSRAM_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga777dc76d2a216f8b51b360e8054342e4">RCC_AHB1LPENR_BKPSRAMLPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gabdd24f8df73719bdebf692b490e57cd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96f30a32ec59f6043743e8cf692ec0e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga96f30a32ec59f6043743e8cf692ec0e9">__HAL_RCC_DTCM_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga128288d28764549562747b707cd2428e">RCC_AHB1LPENR_DTCMLPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga96f30a32ec59f6043743e8cf692ec0e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef7e3ef7b34fec8e351c0d35a0c0b914"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#gaef7e3ef7b34fec8e351c0d35a0c0b914">__HAL_RCC_DMA2_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e2d376f6c7db4266a5b039a3aa6c207">RCC_AHB1LPENR_DMA2LPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gaef7e3ef7b34fec8e351c0d35a0c0b914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbf2bdc7f1694ec4d193c0a3d729dd3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#gafbf2bdc7f1694ec4d193c0a3d729dd3c">__HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga934a7c19bd6f6b34941058c5c3552b91">RCC_AHB1LPENR_OTGHSLPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gafbf2bdc7f1694ec4d193c0a3d729dd3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a248f5fa1b10b3bae1f840395d52812"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga5a248f5fa1b10b3bae1f840395d52812">__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gab9567cabb8058c53bae64ed4b77c05dd">RCC_AHB1LPENR_OTGHSULPILPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga5a248f5fa1b10b3bae1f840395d52812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb90a4c788e0b1e1dee61e462ada7f17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#gafb90a4c788e0b1e1dee61e462ada7f17">__HAL_RCC_GPIOA_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf1076b0644c026ab480efdb6aa8c74fb">RCC_AHB1LPENR_GPIOALPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gafb90a4c788e0b1e1dee61e462ada7f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eac033c5d40d9e6eda85985322ece6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga2eac033c5d40d9e6eda85985322ece6f">__HAL_RCC_GPIOB_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga55f6ff35a37c4b9106c9e8aa18ab4545">RCC_AHB1LPENR_GPIOBLPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga2eac033c5d40d9e6eda85985322ece6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dd6a13690da372d5ea52476d0f972c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga4dd6a13690da372d5ea52476d0f972c8">__HAL_RCC_GPIOC_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gac86ad592684edae0ba2cafd22a4f04d1">RCC_AHB1LPENR_GPIOCLPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga4dd6a13690da372d5ea52476d0f972c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdc54fb0d223358257ea5c9f2d9c2db6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#gafdc54fb0d223358257ea5c9f2d9c2db6">__HAL_RCC_GPIOD_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga89002894839d323b05c4b3f674b54470">RCC_AHB1LPENR_GPIODLPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gafdc54fb0d223358257ea5c9f2d9c2db6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8ff1048471b8b380eed743946d73b73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#gaf8ff1048471b8b380eed743946d73b73">__HAL_RCC_GPIOE_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga2980a6e02550369d05e121ff6f16505c">RCC_AHB1LPENR_GPIOELPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gaf8ff1048471b8b380eed743946d73b73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1d248974d2d16be159c52beb41bb648"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#gac1d248974d2d16be159c52beb41bb648">__HAL_RCC_GPIOF_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaa7a50c0506b1014d89224933c6c42e6f">RCC_AHB1LPENR_GPIOFLPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gac1d248974d2d16be159c52beb41bb648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga965ed6d910633d0f9006e287f96bbc68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga965ed6d910633d0f9006e287f96bbc68">__HAL_RCC_GPIOG_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gab1dc004ecb0a2950100a062cda47586f">RCC_AHB1LPENR_GPIOGLPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga965ed6d910633d0f9006e287f96bbc68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae53e66bfd35d315af80f7d33a811de7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#gae53e66bfd35d315af80f7d33a811de7c">__HAL_RCC_GPIOH_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga197be77b89e9eae127a536bd2601ded9">RCC_AHB1LPENR_GPIOHLPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gae53e66bfd35d315af80f7d33a811de7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa36c8ec6073b3e4c1f6ddf5c21bd66da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#gaa36c8ec6073b3e4c1f6ddf5c21bd66da">__HAL_RCC_GPIOI_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga70d927cfb1d110133bd64989b216a375">RCC_AHB1LPENR_GPIOILPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gaa36c8ec6073b3e4c1f6ddf5c21bd66da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga536dc31ed0e24ad8b82f5b8c2a920b42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga536dc31ed0e24ad8b82f5b8c2a920b42">__HAL_RCC_RNG_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaab54623c517f1450a7fde279c2cae864">RCC_AHB2LPENR_RNGLPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="memdesc:ga536dc31ed0e24ad8b82f5b8c2a920b42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the enable or disable status of the AHB2 peripheral clock during Low Power (Sleep) mode.  <a href="group___r_c_c___clock___sleep___enable___disable___status.html#ga536dc31ed0e24ad8b82f5b8c2a920b42">More...</a><br /></td></tr>
<tr class="separator:ga536dc31ed0e24ad8b82f5b8c2a920b42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7b5c1c60774ca2af36591d897eb352b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#gac7b5c1c60774ca2af36591d897eb352b">__HAL_RCC_RNG_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaab54623c517f1450a7fde279c2cae864">RCC_AHB2LPENR_RNGLPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gac7b5c1c60774ca2af36591d897eb352b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae909235d04d1d7f80c39ce1f1f7c1ca9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#gae909235d04d1d7f80c39ce1f1f7c1ca9">__HAL_RCC_USB_OTG_FS_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gac0fd858d073b14216ae0d716ba4f1dd3">RCC_AHB2LPENR_OTGFSLPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gae909235d04d1d7f80c39ce1f1f7c1ca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga024f17028026c6c954378beeb1deca10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga024f17028026c6c954378beeb1deca10">__HAL_RCC_USB_OTG_FS_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gac0fd858d073b14216ae0d716ba4f1dd3">RCC_AHB2LPENR_OTGFSLPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga024f17028026c6c954378beeb1deca10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48c04810c9a18c1a80f14361b3c421c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga48c04810c9a18c1a80f14361b3c421c6">__HAL_RCC_FMC_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf1ad4387b2e45aa706f817544721a6e2">RCC_AHB3LPENR_FMCLPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="memdesc:ga48c04810c9a18c1a80f14361b3c421c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the enable or disable status of the AHB3 peripheral clock during Low Power (Sleep) mode.  <a href="group___r_c_c___clock___sleep___enable___disable___status.html#ga48c04810c9a18c1a80f14361b3c421c6">More...</a><br /></td></tr>
<tr class="separator:ga48c04810c9a18c1a80f14361b3c421c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0219202590eeb28176221cfdfdb0a36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#gab0219202590eeb28176221cfdfdb0a36">__HAL_RCC_FMC_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf1ad4387b2e45aa706f817544721a6e2">RCC_AHB3LPENR_FMCLPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gab0219202590eeb28176221cfdfdb0a36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6045813cfc84282f250adc5fbc24e394"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga6045813cfc84282f250adc5fbc24e394">__HAL_RCC_QSPI_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga76aaaa1c617dd27ca243aa76d447d9d1">RCC_AHB3LPENR_QSPILPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga6045813cfc84282f250adc5fbc24e394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54b93ecc117368deda75a46dd019df49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga54b93ecc117368deda75a46dd019df49">__HAL_RCC_QSPI_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga76aaaa1c617dd27ca243aa76d447d9d1">RCC_AHB3LPENR_QSPILPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga54b93ecc117368deda75a46dd019df49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf38181befdeecf6a61c03885d3645bf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#gaf38181befdeecf6a61c03885d3645bf1">__HAL_RCC_TIM2_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f561f8bfc556b52335ec2a32ba81c44">RCC_APB1LPENR_TIM2LPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="memdesc:gaf38181befdeecf6a61c03885d3645bf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the enable or disable status of the APB1 peripheral clock during Low Power (Sleep) mode.  <a href="group___r_c_c___clock___sleep___enable___disable___status.html#gaf38181befdeecf6a61c03885d3645bf1">More...</a><br /></td></tr>
<tr class="separator:gaf38181befdeecf6a61c03885d3645bf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe8c0a343d9bb288dae09aadbab028a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#gabe8c0a343d9bb288dae09aadbab028a6">__HAL_RCC_TIM3_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga9391d99885a0a6fbaf3447117ac0f7aa">RCC_APB1LPENR_TIM3LPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gabe8c0a343d9bb288dae09aadbab028a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57a6fc55a53a8c9d8cc0303ec5d7177e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga57a6fc55a53a8c9d8cc0303ec5d7177e">__HAL_RCC_TIM4_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f04aff278b72fbf6acbe0ad947b06ae">RCC_APB1LPENR_TIM4LPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga57a6fc55a53a8c9d8cc0303ec5d7177e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa32ba6dea54de9af4f8f9eaadbd90df8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#gaa32ba6dea54de9af4f8f9eaadbd90df8">__HAL_RCC_TIM5_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5741a6c45b9de1d0c927beb87f399dd9">RCC_APB1LPENR_TIM5LPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gaa32ba6dea54de9af4f8f9eaadbd90df8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d5d8a349946a4c0698d754ee107c3cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga8d5d8a349946a4c0698d754ee107c3cf">__HAL_RCC_TIM6_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga439a5998fd60c3375411c7db2129ac89">RCC_APB1LPENR_TIM6LPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga8d5d8a349946a4c0698d754ee107c3cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1c825aefb8ae4ab199150ce061e7a8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#gab1c825aefb8ae4ab199150ce061e7a8e">__HAL_RCC_TIM7_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gab7867dc2695855fa9084a13d06a4299f">RCC_APB1LPENR_TIM7LPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gab1c825aefb8ae4ab199150ce061e7a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4317d5e98fb245f87ecea642732c7fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#gac4317d5e98fb245f87ecea642732c7fd">__HAL_RCC_TIM12_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b47fde44967a5a600a042398a9cf3c6">RCC_APB1LPENR_TIM12LPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gac4317d5e98fb245f87ecea642732c7fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga800d326a63101506b52340cc38990f8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga800d326a63101506b52340cc38990f8c">__HAL_RCC_TIM13_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga9897d5f0033623a05997ca222d3a132b">RCC_APB1LPENR_TIM13LPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga800d326a63101506b52340cc38990f8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa280dfb85ebcc1d58d93cb9ced93a86f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#gaa280dfb85ebcc1d58d93cb9ced93a86f">__HAL_RCC_TIM14_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gacd1af8912fedadb9edead5b31167a310">RCC_APB1LPENR_TIM14LPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gaa280dfb85ebcc1d58d93cb9ced93a86f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffbc4ed076ab667f6d48b734a8d2220e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#gaffbc4ed076ab667f6d48b734a8d2220e">__HAL_RCC_LPTIM1_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gafe553b52172fc5c5423f5d5e11a145f0">RCC_APB1LPENR_LPTIM1LPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gaffbc4ed076ab667f6d48b734a8d2220e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6ee3d390b2b2748575725f5b0c42cfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#gad6ee3d390b2b2748575725f5b0c42cfc">__HAL_RCC_SPI2_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga41dcbf845448cbb1b75c0ad7e83b77cb">RCC_APB1LPENR_SPI2LPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gad6ee3d390b2b2748575725f5b0c42cfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga817817bac995cdace960abeeea6a26b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga817817bac995cdace960abeeea6a26b6">__HAL_RCC_SPI3_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gae8acbff235a15b58d1be0f065cdb5472">RCC_APB1LPENR_SPI3LPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga817817bac995cdace960abeeea6a26b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91dc6d0fdf5c1c70158336df3bf5e097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga91dc6d0fdf5c1c70158336df3bf5e097">__HAL_RCC_USART2_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6055c39af369463e14d6ff2017043671">RCC_APB1LPENR_USART2LPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga91dc6d0fdf5c1c70158336df3bf5e097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga998cffc84c7d5866a7e4cfae1f764327"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga998cffc84c7d5866a7e4cfae1f764327">__HAL_RCC_USART3_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gae11baa29f4e6d122dabdd54c6b4be052">RCC_APB1LPENR_USART3LPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga998cffc84c7d5866a7e4cfae1f764327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5504a1aef7fbc81176238cc55e180e61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga5504a1aef7fbc81176238cc55e180e61">__HAL_RCC_UART4_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga88fe1e9cf93caa4e02de35e92e55834d">RCC_APB1LPENR_UART4LPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga5504a1aef7fbc81176238cc55e180e61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02d346b69a45b942d0e7eeb5e31d597b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga02d346b69a45b942d0e7eeb5e31d597b">__HAL_RCC_UART5_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga3de908135d9c9e74c598f7bf1e88fb34">RCC_APB1LPENR_UART5LPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga02d346b69a45b942d0e7eeb5e31d597b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39a3efabea0fb3cffae7be7726dd668e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga39a3efabea0fb3cffae7be7726dd668e">__HAL_RCC_I2C1_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga33286469d0a9b9fedbc2b60aa6cd7da7">RCC_APB1LPENR_I2C1LPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga39a3efabea0fb3cffae7be7726dd668e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffe9902aa539eca59920b6b165bd1c71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#gaffe9902aa539eca59920b6b165bd1c71">__HAL_RCC_I2C2_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6a53d37df11a56412ae06f73626f637">RCC_APB1LPENR_I2C2LPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gaffe9902aa539eca59920b6b165bd1c71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae09cbe8d45bdf89178a4adfed223f4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#gaae09cbe8d45bdf89178a4adfed223f4b">__HAL_RCC_I2C3_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5abf01e4149d71e8427eefcd2e429fe9">RCC_APB1LPENR_I2C3LPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gaae09cbe8d45bdf89178a4adfed223f4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga505f485ab0cbc82525211be50fc4b9af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga505f485ab0cbc82525211be50fc4b9af">__HAL_RCC_CAN1_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gafb93b42a94b988f4a03bed9ea78b4519">RCC_APB1LPENR_CAN1LPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga505f485ab0cbc82525211be50fc4b9af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad97aab0cffdef7edd52e48e0e5bef9dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#gad97aab0cffdef7edd52e48e0e5bef9dc">__HAL_RCC_DAC_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf36a11e89644548702385d548f3f9ec4">RCC_APB1LPENR_DACLPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gad97aab0cffdef7edd52e48e0e5bef9dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50fe316bea792eb1ae49c13445496193"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga50fe316bea792eb1ae49c13445496193">__HAL_RCC_UART7_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga880ef558dbbf424fb90c409b04c48226">RCC_APB1LPENR_UART7LPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga50fe316bea792eb1ae49c13445496193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ae6d306df3dcdc37c26446506f948c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga2ae6d306df3dcdc37c26446506f948c2">__HAL_RCC_UART8_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga97752f7c9da5bfb81da7f1724b5e3192">RCC_APB1LPENR_UART8LPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga2ae6d306df3dcdc37c26446506f948c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a89c97a19d5057d710e475ff24b71ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga0a89c97a19d5057d710e475ff24b71ec">__HAL_RCC_TIM2_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f561f8bfc556b52335ec2a32ba81c44">RCC_APB1LPENR_TIM2LPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga0a89c97a19d5057d710e475ff24b71ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade73c47dc34e5841b826a0e641220801"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#gade73c47dc34e5841b826a0e641220801">__HAL_RCC_TIM3_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga9391d99885a0a6fbaf3447117ac0f7aa">RCC_APB1LPENR_TIM3LPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gade73c47dc34e5841b826a0e641220801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa138ce5c7fcfcfd42726b03e7de02c41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#gaa138ce5c7fcfcfd42726b03e7de02c41">__HAL_RCC_TIM4_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f04aff278b72fbf6acbe0ad947b06ae">RCC_APB1LPENR_TIM4LPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gaa138ce5c7fcfcfd42726b03e7de02c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae1f723dc4b64657e58112c53514e8bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#gaae1f723dc4b64657e58112c53514e8bc">__HAL_RCC_TIM5_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5741a6c45b9de1d0c927beb87f399dd9">RCC_APB1LPENR_TIM5LPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gaae1f723dc4b64657e58112c53514e8bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafa07cf3cfeac5be4071e52201dfcc7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#gaafa07cf3cfeac5be4071e52201dfcc7d">__HAL_RCC_TIM6_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga439a5998fd60c3375411c7db2129ac89">RCC_APB1LPENR_TIM6LPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gaafa07cf3cfeac5be4071e52201dfcc7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64c55482f4bb2cdb236796b18c28d786"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga64c55482f4bb2cdb236796b18c28d786">__HAL_RCC_TIM7_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gab7867dc2695855fa9084a13d06a4299f">RCC_APB1LPENR_TIM7LPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga64c55482f4bb2cdb236796b18c28d786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cc99570c53f54e236d951d4e00525ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga5cc99570c53f54e236d951d4e00525ee">__HAL_RCC_TIM12_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b47fde44967a5a600a042398a9cf3c6">RCC_APB1LPENR_TIM12LPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga5cc99570c53f54e236d951d4e00525ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab81e27646b973bb95acac933c79c4522"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#gab81e27646b973bb95acac933c79c4522">__HAL_RCC_TIM13_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga9897d5f0033623a05997ca222d3a132b">RCC_APB1LPENR_TIM13LPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gab81e27646b973bb95acac933c79c4522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad93c4faee8e545c41c29bdf53aa866a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#gad93c4faee8e545c41c29bdf53aa866a6">__HAL_RCC_TIM14_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gacd1af8912fedadb9edead5b31167a310">RCC_APB1LPENR_TIM14LPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gad93c4faee8e545c41c29bdf53aa866a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b5d0c823a0efc995389abaa7e8bef4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga4b5d0c823a0efc995389abaa7e8bef4a">__HAL_RCC_LPTIM1_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gafe553b52172fc5c5423f5d5e11a145f0">RCC_APB1LPENR_LPTIM1LPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga4b5d0c823a0efc995389abaa7e8bef4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38ba0cbb661739ca615881f2ecfcd1c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga38ba0cbb661739ca615881f2ecfcd1c4">__HAL_RCC_SPI2_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga41dcbf845448cbb1b75c0ad7e83b77cb">RCC_APB1LPENR_SPI2LPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga38ba0cbb661739ca615881f2ecfcd1c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cb97681bfd048c5adda494d33b18392"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga1cb97681bfd048c5adda494d33b18392">__HAL_RCC_SPI3_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gae8acbff235a15b58d1be0f065cdb5472">RCC_APB1LPENR_SPI3LPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga1cb97681bfd048c5adda494d33b18392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad83f4e02928278fc0d9373020a82f4e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#gad83f4e02928278fc0d9373020a82f4e0">__HAL_RCC_USART2_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6055c39af369463e14d6ff2017043671">RCC_APB1LPENR_USART2LPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gad83f4e02928278fc0d9373020a82f4e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5c5c2cf7612ea68ae679de26f0bc26e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#gad5c5c2cf7612ea68ae679de26f0bc26e">__HAL_RCC_USART3_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gae11baa29f4e6d122dabdd54c6b4be052">RCC_APB1LPENR_USART3LPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gad5c5c2cf7612ea68ae679de26f0bc26e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8226e0579e9204a426d86d21e6c1ee0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#gaf8226e0579e9204a426d86d21e6c1ee0">__HAL_RCC_UART4_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga88fe1e9cf93caa4e02de35e92e55834d">RCC_APB1LPENR_UART4LPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gaf8226e0579e9204a426d86d21e6c1ee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5d9590d92d52ff1aaa141bc565c6f84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#gab5d9590d92d52ff1aaa141bc565c6f84">__HAL_RCC_UART5_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga3de908135d9c9e74c598f7bf1e88fb34">RCC_APB1LPENR_UART5LPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gab5d9590d92d52ff1aaa141bc565c6f84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga133208873edc0be1774bf4f3c224a2ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga133208873edc0be1774bf4f3c224a2ac">__HAL_RCC_I2C1_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga33286469d0a9b9fedbc2b60aa6cd7da7">RCC_APB1LPENR_I2C1LPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga133208873edc0be1774bf4f3c224a2ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga901cecc03cce495d9f01a7228a3bce1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga901cecc03cce495d9f01a7228a3bce1c">__HAL_RCC_I2C2_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6a53d37df11a56412ae06f73626f637">RCC_APB1LPENR_I2C2LPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga901cecc03cce495d9f01a7228a3bce1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06401c2fc03285cb8a484569d0ec2f3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga06401c2fc03285cb8a484569d0ec2f3a">__HAL_RCC_I2C3_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5abf01e4149d71e8427eefcd2e429fe9">RCC_APB1LPENR_I2C3LPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga06401c2fc03285cb8a484569d0ec2f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeee7db1bdbc5961b955b9530a15e0545"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#gaeee7db1bdbc5961b955b9530a15e0545">__HAL_RCC_CAN1_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gafb93b42a94b988f4a03bed9ea78b4519">RCC_APB1LPENR_CAN1LPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gaeee7db1bdbc5961b955b9530a15e0545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12790e0adb572f2cd2c1b643906aa377"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga12790e0adb572f2cd2c1b643906aa377">__HAL_RCC_DAC_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf36a11e89644548702385d548f3f9ec4">RCC_APB1LPENR_DACLPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga12790e0adb572f2cd2c1b643906aa377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b97aa0da40ed7519b3ddeb8267cccd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga0b97aa0da40ed7519b3ddeb8267cccd8">__HAL_RCC_UART7_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga880ef558dbbf424fb90c409b04c48226">RCC_APB1LPENR_UART7LPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga0b97aa0da40ed7519b3ddeb8267cccd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2de27f622cf9f740a925dcf1b533bdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#gaf2de27f622cf9f740a925dcf1b533bdd">__HAL_RCC_UART8_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga97752f7c9da5bfb81da7f1724b5e3192">RCC_APB1LPENR_UART8LPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gaf2de27f622cf9f740a925dcf1b533bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b265851c7557da6b372ff462819caa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga0b265851c7557da6b372ff462819caa9">__HAL_RCC_TIM1_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga82580245686c32761e8354fb174ba5dd">RCC_APB2LPENR_TIM1LPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="memdesc:ga0b265851c7557da6b372ff462819caa9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the enable or disable status of the APB2 peripheral clock during Low Power (Sleep) mode.  <a href="group___r_c_c___clock___sleep___enable___disable___status.html#ga0b265851c7557da6b372ff462819caa9">More...</a><br /></td></tr>
<tr class="separator:ga0b265851c7557da6b372ff462819caa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a9f2ce9884285efd81f5fa66242cc9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga9a9f2ce9884285efd81f5fa66242cc9f">__HAL_RCC_TIM8_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a1a808f511ff563f05f32ad3ae6d7c1">RCC_APB2LPENR_TIM8LPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga9a9f2ce9884285efd81f5fa66242cc9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1059a391a514543547809a524b4cdf0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga1059a391a514543547809a524b4cdf0d">__HAL_RCC_USART1_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gab8b429bc8d52abd1ba3818a82542bb98">RCC_APB2LPENR_USART1LPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga1059a391a514543547809a524b4cdf0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7699273dbae6749ce8debf9971c72ffc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga7699273dbae6749ce8debf9971c72ffc">__HAL_RCC_USART6_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b82eb1986da9ed32e6701d01fffe55d">RCC_APB2LPENR_USART6LPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga7699273dbae6749ce8debf9971c72ffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf477ab254684bdedec1dd28ddd7585ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#gaf477ab254684bdedec1dd28ddd7585ed">__HAL_RCC_ADC1_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga126a8791f77cecc599e32d2c882a4dab">RCC_APB2LPENR_ADC1LPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gaf477ab254684bdedec1dd28ddd7585ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga095fae973278057aca5c989eb325ac61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga095fae973278057aca5c989eb325ac61">__HAL_RCC_ADC2_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gab7d578d9d9a12e3f0b4246e196040c13">RCC_APB2LPENR_ADC2LPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga095fae973278057aca5c989eb325ac61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbde7fb4a644ed42f33f415902711d6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#gadbde7fb4a644ed42f33f415902711d6b">__HAL_RCC_ADC3_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga12c8300ba9b1ce9b14fc8e0f3ec4c127">RCC_APB2LPENR_ADC3LPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gadbde7fb4a644ed42f33f415902711d6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8669fae9cd9180844501db82f72f3b4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga8669fae9cd9180844501db82f72f3b4f">__HAL_RCC_SDMMC1_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga84a2135f7b49965052891f8b9741512d">RCC_APB2LPENR_SDMMC1LPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga8669fae9cd9180844501db82f72f3b4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2db4e1edb831584a39e791c16edfea28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga2db4e1edb831584a39e791c16edfea28">__HAL_RCC_SPI1_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c6729058e54f4b8f8ae01d5b3586aaa">RCC_APB2LPENR_SPI1LPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga2db4e1edb831584a39e791c16edfea28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56ffeb3ac3595705bd1e8be895242943"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga56ffeb3ac3595705bd1e8be895242943">__HAL_RCC_SPI4_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gac3abbbc5e7b28b72c8a9f0a0358d0b13">RCC_APB2LPENR_SPI4LPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga56ffeb3ac3595705bd1e8be895242943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga255709a840c9a7e6f894df4f40ee6e64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga255709a840c9a7e6f894df4f40ee6e64">__HAL_RCC_TIM9_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga91b882f3dc2b939a53ed3f4caa537de1">RCC_APB2LPENR_TIM9LPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga255709a840c9a7e6f894df4f40ee6e64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga420cca0cf8e74d769361540b398154ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga420cca0cf8e74d769361540b398154ea">__HAL_RCC_TIM10_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gae7999e2ebeb1300d0cf6a59ad92c41b6">RCC_APB2LPENR_TIM10LPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga420cca0cf8e74d769361540b398154ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4eb8d9a7dcfdba9b830f54c0f19c87c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga4eb8d9a7dcfdba9b830f54c0f19c87c4">__HAL_RCC_TIM11_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gad43fcaa4f4d6fb2b590a6ffee31f8c94">RCC_APB2LPENR_TIM11LPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga4eb8d9a7dcfdba9b830f54c0f19c87c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25d02f053a40bef81c45562486cbaf8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga25d02f053a40bef81c45562486cbaf8d">__HAL_RCC_SPI5_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga328b8ccda77ab9f0ce965888646df17c">RCC_APB2LPENR_SPI5LPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga25d02f053a40bef81c45562486cbaf8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9104ce5c4edc990dbea591e10e221d76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga9104ce5c4edc990dbea591e10e221d76">__HAL_RCC_SAI1_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga35b57d8d3404e6e7e2beed66a201e8fd">RCC_APB2LPENR_SAI1LPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga9104ce5c4edc990dbea591e10e221d76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00caa3045e1ac7a34706a44ba4a1c65b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga00caa3045e1ac7a34706a44ba4a1c65b">__HAL_RCC_SAI2_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gab37909b8909e53eed6f336545e2b06a7">RCC_APB2LPENR_SAI2LPEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga00caa3045e1ac7a34706a44ba4a1c65b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78a957797ebffd3e539bb4c833c29a3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga78a957797ebffd3e539bb4c833c29a3d">__HAL_RCC_TIM1_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga82580245686c32761e8354fb174ba5dd">RCC_APB2LPENR_TIM1LPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga78a957797ebffd3e539bb4c833c29a3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga605970ce7bf7802eba14e5edf27973f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga605970ce7bf7802eba14e5edf27973f6">__HAL_RCC_TIM8_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a1a808f511ff563f05f32ad3ae6d7c1">RCC_APB2LPENR_TIM8LPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga605970ce7bf7802eba14e5edf27973f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2123ed8a27c8cf060899c1e7a923b8c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga2123ed8a27c8cf060899c1e7a923b8c8">__HAL_RCC_USART1_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gab8b429bc8d52abd1ba3818a82542bb98">RCC_APB2LPENR_USART1LPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga2123ed8a27c8cf060899c1e7a923b8c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fe070ff84207cc0827889954947815d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga3fe070ff84207cc0827889954947815d">__HAL_RCC_USART6_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b82eb1986da9ed32e6701d01fffe55d">RCC_APB2LPENR_USART6LPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga3fe070ff84207cc0827889954947815d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b3baade56bc0603ac5b3ae3bf3b7da9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga5b3baade56bc0603ac5b3ae3bf3b7da9">__HAL_RCC_ADC1_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga126a8791f77cecc599e32d2c882a4dab">RCC_APB2LPENR_ADC1LPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga5b3baade56bc0603ac5b3ae3bf3b7da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac440620a8ec2cbeb45fc57ff74901d4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#gac440620a8ec2cbeb45fc57ff74901d4f">__HAL_RCC_ADC2_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gab7d578d9d9a12e3f0b4246e196040c13">RCC_APB2LPENR_ADC2LPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gac440620a8ec2cbeb45fc57ff74901d4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga443125428852ea38a7e59eabd07b9b6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga443125428852ea38a7e59eabd07b9b6b">__HAL_RCC_ADC3_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga12c8300ba9b1ce9b14fc8e0f3ec4c127">RCC_APB2LPENR_ADC3LPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga443125428852ea38a7e59eabd07b9b6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b41f06ce1b40fd1e0481be7e364e6f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga8b41f06ce1b40fd1e0481be7e364e6f6">__HAL_RCC_SDMMC1_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga84a2135f7b49965052891f8b9741512d">RCC_APB2LPENR_SDMMC1LPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga8b41f06ce1b40fd1e0481be7e364e6f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9a82b96c7950398956ee6f58c3d5dda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#gab9a82b96c7950398956ee6f58c3d5dda">__HAL_RCC_SPI1_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c6729058e54f4b8f8ae01d5b3586aaa">RCC_APB2LPENR_SPI1LPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gab9a82b96c7950398956ee6f58c3d5dda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaac663897775c9d6c6ed2f8dadafcf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#gafaac663897775c9d6c6ed2f8dadafcf8">__HAL_RCC_SPI4_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gac3abbbc5e7b28b72c8a9f0a0358d0b13">RCC_APB2LPENR_SPI4LPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gafaac663897775c9d6c6ed2f8dadafcf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b043bd22bd1c6aa4617d37e5565f8c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga8b043bd22bd1c6aa4617d37e5565f8c6">__HAL_RCC_TIM9_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga91b882f3dc2b939a53ed3f4caa537de1">RCC_APB2LPENR_TIM9LPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga8b043bd22bd1c6aa4617d37e5565f8c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fe0d52321bc2c97d649ddcc335bffc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga6fe0d52321bc2c97d649ddcc335bffc4">__HAL_RCC_TIM10_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gae7999e2ebeb1300d0cf6a59ad92c41b6">RCC_APB2LPENR_TIM10LPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga6fe0d52321bc2c97d649ddcc335bffc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf2f10634fa4a6a8b4957e46611d2824"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#gabf2f10634fa4a6a8b4957e46611d2824">__HAL_RCC_TIM11_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gad43fcaa4f4d6fb2b590a6ffee31f8c94">RCC_APB2LPENR_TIM11LPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gabf2f10634fa4a6a8b4957e46611d2824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87122c894f691156d000537b3e963e5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga87122c894f691156d000537b3e963e5d">__HAL_RCC_SPI5_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga328b8ccda77ab9f0ce965888646df17c">RCC_APB2LPENR_SPI5LPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga87122c894f691156d000537b3e963e5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga260939535e89c796b23f9c79a23967e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga260939535e89c796b23f9c79a23967e6">__HAL_RCC_SAI1_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga35b57d8d3404e6e7e2beed66a201e8fd">RCC_APB2LPENR_SAI1LPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga260939535e89c796b23f9c79a23967e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22103da2b2c092a0be896cce875d5da7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga22103da2b2c092a0be896cce875d5da7">__HAL_RCC_SAI2_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gab37909b8909e53eed6f336545e2b06a7">RCC_APB2LPENR_SAI2LPEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga22103da2b2c092a0be896cce875d5da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56d9ad48b28e7aa4ad3aadca5b4fd431"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga56d9ad48b28e7aa4ad3aadca5b4fd431">__HAL_RCC_PLL_CONFIG</a>(__RCC_PLLSource__,  __PLLM__,  __PLLN__,  __PLLP__,  __PLLQ__)</td></tr>
<tr class="memdesc:ga56d9ad48b28e7aa4ad3aadca5b4fd431"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the main PLL clock source, multiplication and division factors.  <a href="group___r_c_c_ex___exported___macros.html#ga56d9ad48b28e7aa4ad3aadca5b4fd431">More...</a><br /></td></tr>
<tr class="separator:ga56d9ad48b28e7aa4ad3aadca5b4fd431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga292ca7c84f192778314125ed6d7c8333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga292ca7c84f192778314125ed6d7c8333">__HAL_RCC_TIMCLKPRESCALER</a>(__PRESC__)</td></tr>
<tr class="memdesc:ga292ca7c84f192778314125ed6d7c8333"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the Timers clocks prescalers.  <a href="group___r_c_c_ex___exported___macros.html#ga292ca7c84f192778314125ed6d7c8333">More...</a><br /></td></tr>
<tr class="separator:ga292ca7c84f192778314125ed6d7c8333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga829deb86fa0bf2b9303599f25143bb83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga829deb86fa0bf2b9303599f25143bb83">__HAL_RCC_PLLSAI_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gafe6e58efc5730641fd3282ba749e4d1b">RCC_CR_PLLSAION</a>))</td></tr>
<tr class="memdesc:ga829deb86fa0bf2b9303599f25143bb83"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to Enable or Disable the PLLISAI.  <a href="group___r_c_c_ex___exported___macros.html#ga829deb86fa0bf2b9303599f25143bb83">More...</a><br /></td></tr>
<tr class="separator:ga829deb86fa0bf2b9303599f25143bb83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ec70b1740682f5145ac93c17eb87ce8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga8ec70b1740682f5145ac93c17eb87ce8">__HAL_RCC_PLLSAI_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gafe6e58efc5730641fd3282ba749e4d1b">RCC_CR_PLLSAION</a>))</td></tr>
<tr class="separator:ga8ec70b1740682f5145ac93c17eb87ce8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceef24f97e3781b61c14681fb7cc7346"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gaceef24f97e3781b61c14681fb7cc7346">__HAL_RCC_PLLSAI_CONFIG</a>(__PLLSAIN__,  __PLLSAIP__,  __PLLSAIQ__,  __PLLSAIR__)</td></tr>
<tr class="memdesc:gaceef24f97e3781b61c14681fb7cc7346"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the PLLSAI clock multiplication and division factors.  <a href="group___r_c_c_ex___exported___macros.html#gaceef24f97e3781b61c14681fb7cc7346">More...</a><br /></td></tr>
<tr class="separator:gaceef24f97e3781b61c14681fb7cc7346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9aafdab89de4a330a682731e28e535eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga9aafdab89de4a330a682731e28e535eb">__HAL_RCC_PLLI2S_CONFIG</a>(__PLLI2SN__,  __PLLI2SP__,  __PLLI2SQ__,  __PLLI2SR__)</td></tr>
<tr class="memdesc:ga9aafdab89de4a330a682731e28e535eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the PLLI2S clock multiplication and division factors.  <a href="group___r_c_c_ex___exported___macros.html#ga9aafdab89de4a330a682731e28e535eb">More...</a><br /></td></tr>
<tr class="separator:ga9aafdab89de4a330a682731e28e535eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc7cf4dd4c7859bcefe0d46cc56426bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gafc7cf4dd4c7859bcefe0d46cc56426bb">__HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG</a>(__PLLI2SDivQ__)&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga9619c2dc93910c8fc0695a7a8d4c0122">RCC_DCKCFGR1_PLLI2SDIVQ</a>, (__PLLI2SDivQ__)-1))</td></tr>
<tr class="memdesc:gafc7cf4dd4c7859bcefe0d46cc56426bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the SAI clock Divider coming from PLLI2S.  <a href="group___r_c_c_ex___exported___macros.html#gafc7cf4dd4c7859bcefe0d46cc56426bb">More...</a><br /></td></tr>
<tr class="separator:gafc7cf4dd4c7859bcefe0d46cc56426bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4fc19bc8f6c50dca02f9d0b14fc41fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gad4fc19bc8f6c50dca02f9d0b14fc41fd">__HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG</a>(__PLLSAIDivQ__)&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR1, <a class="el" href="group___peripheral___registers___bits___definition.html#gafd983d14b4cebb74fceca3398da68f6e">RCC_DCKCFGR1_PLLSAIDIVQ</a>, ((__PLLSAIDivQ__)-1)&lt;&lt;8))</td></tr>
<tr class="memdesc:gad4fc19bc8f6c50dca02f9d0b14fc41fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the SAI clock Divider coming from PLLSAI.  <a href="group___r_c_c_ex___exported___macros.html#gad4fc19bc8f6c50dca02f9d0b14fc41fd">More...</a><br /></td></tr>
<tr class="separator:gad4fc19bc8f6c50dca02f9d0b14fc41fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57c7909a2eb8ee312705c224607d00c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga57c7909a2eb8ee312705c224607d00c6">__HAL_RCC_SAI1_CONFIG</a>(__SOURCE__)&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga39267c47746b6cc3581086f9cfc6685c">RCC_DCKCFGR1_SAI1SEL</a>, (uint32_t)(__SOURCE__))</td></tr>
<tr class="memdesc:ga57c7909a2eb8ee312705c224607d00c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure SAI1 clock source selection.  <a href="group___r_c_c_ex___exported___macros.html#ga57c7909a2eb8ee312705c224607d00c6">More...</a><br /></td></tr>
<tr class="separator:ga57c7909a2eb8ee312705c224607d00c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9af45dae7c2f2f1c8848be68d7bded7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga9af45dae7c2f2f1c8848be68d7bded7e">__HAL_RCC_GET_SAI1_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga39267c47746b6cc3581086f9cfc6685c">RCC_DCKCFGR1_SAI1SEL</a>)))</td></tr>
<tr class="memdesc:ga9af45dae7c2f2f1c8848be68d7bded7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the SAI1 clock source.  <a href="group___r_c_c_ex___exported___macros.html#ga9af45dae7c2f2f1c8848be68d7bded7e">More...</a><br /></td></tr>
<tr class="separator:ga9af45dae7c2f2f1c8848be68d7bded7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18ab74d31998863f042a39d50f27c163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga18ab74d31998863f042a39d50f27c163">__HAL_RCC_SAI2_CONFIG</a>(__SOURCE__)&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga2db7491ac00761981765d7db2eac72a9">RCC_DCKCFGR1_SAI2SEL</a>, (uint32_t)(__SOURCE__))</td></tr>
<tr class="memdesc:ga18ab74d31998863f042a39d50f27c163"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure SAI2 clock source selection.  <a href="group___r_c_c_ex___exported___macros.html#ga18ab74d31998863f042a39d50f27c163">More...</a><br /></td></tr>
<tr class="separator:ga18ab74d31998863f042a39d50f27c163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac12f70a6d677938196f8d8a64d0c743e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gac12f70a6d677938196f8d8a64d0c743e">__HAL_RCC_GET_SAI2_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga2db7491ac00761981765d7db2eac72a9">RCC_DCKCFGR1_SAI2SEL</a>)))</td></tr>
<tr class="memdesc:gac12f70a6d677938196f8d8a64d0c743e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the SAI2 clock source.  <a href="group___r_c_c_ex___exported___macros.html#gac12f70a6d677938196f8d8a64d0c743e">More...</a><br /></td></tr>
<tr class="separator:gac12f70a6d677938196f8d8a64d0c743e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8948d01638a1ff52529310a1eba70caa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga8948d01638a1ff52529310a1eba70caa">__HAL_RCC_PLLSAI_ENABLE_IT</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaea7017a347f40972bc457594991a5470">RCC_CIR_PLLSAIRDYIE</a>))</td></tr>
<tr class="memdesc:ga8948d01638a1ff52529310a1eba70caa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PLLSAI_RDY interrupt.  <a href="group___r_c_c_ex___exported___macros.html#ga8948d01638a1ff52529310a1eba70caa">More...</a><br /></td></tr>
<tr class="separator:ga8948d01638a1ff52529310a1eba70caa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90647b25667347150cdf62a0f580736e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga90647b25667347150cdf62a0f580736e">__HAL_RCC_PLLSAI_DISABLE_IT</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gaea7017a347f40972bc457594991a5470">RCC_CIR_PLLSAIRDYIE</a>))</td></tr>
<tr class="memdesc:ga90647b25667347150cdf62a0f580736e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PLLSAI_RDY interrupt.  <a href="group___r_c_c_ex___exported___macros.html#ga90647b25667347150cdf62a0f580736e">More...</a><br /></td></tr>
<tr class="separator:ga90647b25667347150cdf62a0f580736e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e755ee880ecfa4142683029c601a296"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga9e755ee880ecfa4142683029c601a296">__HAL_RCC_PLLSAI_CLEAR_IT</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga33085822ed319bf2549742043e56f55f">RCC_CIR_PLLSAIRDYF</a>))</td></tr>
<tr class="memdesc:ga9e755ee880ecfa4142683029c601a296"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the PLLSAI RDY interrupt pending bits.  <a href="group___r_c_c_ex___exported___macros.html#ga9e755ee880ecfa4142683029c601a296">More...</a><br /></td></tr>
<tr class="separator:ga9e755ee880ecfa4142683029c601a296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga478a4064faa2f2f1fa7320fe6b60b5ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga478a4064faa2f2f1fa7320fe6b60b5ba">__HAL_RCC_PLLSAI_GET_IT</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaea7017a347f40972bc457594991a5470">RCC_CIR_PLLSAIRDYIE</a>)) == (<a class="el" href="group___peripheral___registers___bits___definition.html#gaea7017a347f40972bc457594991a5470">RCC_CIR_PLLSAIRDYIE</a>))</td></tr>
<tr class="memdesc:ga478a4064faa2f2f1fa7320fe6b60b5ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check the PLLSAI RDY interrupt has occurred or not.  <a href="group___r_c_c_ex___exported___macros.html#ga478a4064faa2f2f1fa7320fe6b60b5ba">More...</a><br /></td></tr>
<tr class="separator:ga478a4064faa2f2f1fa7320fe6b60b5ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga573e020db1ec841ff9c9d36da2b82a6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga573e020db1ec841ff9c9d36da2b82a6b">__HAL_RCC_PLLSAI_GET_FLAG</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gab57d64642fb17fa0f3d90db47c7fb95d">RCC_CR_PLLSAIRDY</a>)) == (<a class="el" href="group___peripheral___registers___bits___definition.html#gab57d64642fb17fa0f3d90db47c7fb95d">RCC_CR_PLLSAIRDY</a>))</td></tr>
<tr class="memdesc:ga573e020db1ec841ff9c9d36da2b82a6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check PLLSAI RDY flag is set or not.  <a href="group___r_c_c_ex___exported___macros.html#ga573e020db1ec841ff9c9d36da2b82a6b">More...</a><br /></td></tr>
<tr class="separator:ga573e020db1ec841ff9c9d36da2b82a6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a027bee91b86bd6c280265c43624fc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga4a027bee91b86bd6c280265c43624fc6">__HAL_RCC_GET_I2SCLKSOURCE</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga5d43413fd6b17bd988ccae9e34296412">RCC_CFGR_I2SSRC</a>))</td></tr>
<tr class="memdesc:ga4a027bee91b86bd6c280265c43624fc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to Get I2S clock source selection.  <a href="group___r_c_c_ex___exported___macros.html#ga4a027bee91b86bd6c280265c43624fc6">More...</a><br /></td></tr>
<tr class="separator:ga4a027bee91b86bd6c280265c43624fc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90e36ab9a2478f1c6066432e230845a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga90e36ab9a2478f1c6066432e230845a2">__HAL_RCC_I2C1_CONFIG</a>(__I2C1_CLKSOURCE__)&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, <a class="el" href="group___peripheral___registers___bits___definition.html#gae763b3390d07477e2bbd9879785ce3ba">RCC_DCKCFGR2_I2C1SEL</a>, (uint32_t)(__I2C1_CLKSOURCE__))</td></tr>
<tr class="memdesc:ga90e36ab9a2478f1c6066432e230845a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the I2C1 clock (I2C1CLK).  <a href="group___r_c_c_ex___exported___macros.html#ga90e36ab9a2478f1c6066432e230845a2">More...</a><br /></td></tr>
<tr class="separator:ga90e36ab9a2478f1c6066432e230845a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9372aa811e622a602d2b3657790c8e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gab9372aa811e622a602d2b3657790c8e7">__HAL_RCC_GET_I2C1_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, <a class="el" href="group___peripheral___registers___bits___definition.html#gae763b3390d07477e2bbd9879785ce3ba">RCC_DCKCFGR2_I2C1SEL</a>)))</td></tr>
<tr class="memdesc:gab9372aa811e622a602d2b3657790c8e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the I2C1 clock source.  <a href="group___r_c_c_ex___exported___macros.html#gab9372aa811e622a602d2b3657790c8e7">More...</a><br /></td></tr>
<tr class="separator:gab9372aa811e622a602d2b3657790c8e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49280a374f55802d8063a083350572ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga49280a374f55802d8063a083350572ab">__HAL_RCC_I2C2_CONFIG</a>(__I2C2_CLKSOURCE__)&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, <a class="el" href="group___peripheral___registers___bits___definition.html#gac413ab74d6faf96664f17d4ab2bcc977">RCC_DCKCFGR2_I2C2SEL</a>, (uint32_t)(__I2C2_CLKSOURCE__))</td></tr>
<tr class="memdesc:ga49280a374f55802d8063a083350572ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the I2C2 clock (I2C2CLK).  <a href="group___r_c_c_ex___exported___macros.html#ga49280a374f55802d8063a083350572ab">More...</a><br /></td></tr>
<tr class="separator:ga49280a374f55802d8063a083350572ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga374d6807df83720c548fdea1d86d3852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga374d6807df83720c548fdea1d86d3852">__HAL_RCC_GET_I2C2_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, <a class="el" href="group___peripheral___registers___bits___definition.html#gac413ab74d6faf96664f17d4ab2bcc977">RCC_DCKCFGR2_I2C2SEL</a>)))</td></tr>
<tr class="memdesc:ga374d6807df83720c548fdea1d86d3852"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the I2C2 clock source.  <a href="group___r_c_c_ex___exported___macros.html#ga374d6807df83720c548fdea1d86d3852">More...</a><br /></td></tr>
<tr class="separator:ga374d6807df83720c548fdea1d86d3852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ca9240d0a7d79ca5f72b298255e73ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga2ca9240d0a7d79ca5f72b298255e73ee">__HAL_RCC_I2C3_CONFIG</a>(__I2C3_CLKSOURCE__)&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, <a class="el" href="group___peripheral___registers___bits___definition.html#gac29195373a877da87b5bf0bbe23e6925">RCC_DCKCFGR2_I2C3SEL</a>, (uint32_t)(__I2C3_CLKSOURCE__))</td></tr>
<tr class="memdesc:ga2ca9240d0a7d79ca5f72b298255e73ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the I2C3 clock (I2C3CLK).  <a href="group___r_c_c_ex___exported___macros.html#ga2ca9240d0a7d79ca5f72b298255e73ee">More...</a><br /></td></tr>
<tr class="separator:ga2ca9240d0a7d79ca5f72b298255e73ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1a897c77611227b305f8dde521c0d9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gac1a897c77611227b305f8dde521c0d9e">__HAL_RCC_GET_I2C3_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, <a class="el" href="group___peripheral___registers___bits___definition.html#gac29195373a877da87b5bf0bbe23e6925">RCC_DCKCFGR2_I2C3SEL</a>)))</td></tr>
<tr class="memdesc:gac1a897c77611227b305f8dde521c0d9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">macro to get the I2C3 clock source.  <a href="group___r_c_c_ex___exported___macros.html#gac1a897c77611227b305f8dde521c0d9e">More...</a><br /></td></tr>
<tr class="separator:gac1a897c77611227b305f8dde521c0d9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ef626e39760793f37dd107f633c1404"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga5ef626e39760793f37dd107f633c1404">__HAL_RCC_I2C4_CONFIG</a>(__I2C4_CLKSOURCE__)&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga972c5a616153a090ffaddd284838295e">RCC_DCKCFGR2_I2C4SEL</a>, (uint32_t)(__I2C4_CLKSOURCE__))</td></tr>
<tr class="memdesc:ga5ef626e39760793f37dd107f633c1404"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the I2C4 clock (I2C4CLK).  <a href="group___r_c_c_ex___exported___macros.html#ga5ef626e39760793f37dd107f633c1404">More...</a><br /></td></tr>
<tr class="separator:ga5ef626e39760793f37dd107f633c1404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6632a1fbc809f6f6dedde0d36cbaa3c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga6632a1fbc809f6f6dedde0d36cbaa3c9">__HAL_RCC_GET_I2C4_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga972c5a616153a090ffaddd284838295e">RCC_DCKCFGR2_I2C4SEL</a>)))</td></tr>
<tr class="memdesc:ga6632a1fbc809f6f6dedde0d36cbaa3c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">macro to get the I2C4 clock source.  <a href="group___r_c_c_ex___exported___macros.html#ga6632a1fbc809f6f6dedde0d36cbaa3c9">More...</a><br /></td></tr>
<tr class="separator:ga6632a1fbc809f6f6dedde0d36cbaa3c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a383ccb3cc3caaea1f4226e3e61f3e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga4a383ccb3cc3caaea1f4226e3e61f3e0">__HAL_RCC_USART1_CONFIG</a>(__USART1_CLKSOURCE__)&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga30b89ee6e5a276238c46be7622bc6621">RCC_DCKCFGR2_USART1SEL</a>, (uint32_t)(__USART1_CLKSOURCE__))</td></tr>
<tr class="memdesc:ga4a383ccb3cc3caaea1f4226e3e61f3e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the USART1 clock (USART1CLK).  <a href="group___r_c_c_ex___exported___macros.html#ga4a383ccb3cc3caaea1f4226e3e61f3e0">More...</a><br /></td></tr>
<tr class="separator:ga4a383ccb3cc3caaea1f4226e3e61f3e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ff545446befd6af48cd5108e8fbc2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gaf6ff545446befd6af48cd5108e8fbc2e">__HAL_RCC_GET_USART1_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga30b89ee6e5a276238c46be7622bc6621">RCC_DCKCFGR2_USART1SEL</a>)))</td></tr>
<tr class="memdesc:gaf6ff545446befd6af48cd5108e8fbc2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">macro to get the USART1 clock source.  <a href="group___r_c_c_ex___exported___macros.html#gaf6ff545446befd6af48cd5108e8fbc2e">More...</a><br /></td></tr>
<tr class="separator:gaf6ff545446befd6af48cd5108e8fbc2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa413643f4a106ca54111e8ff510290ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gaa413643f4a106ca54111e8ff510290ca">__HAL_RCC_USART2_CONFIG</a>(__USART2_CLKSOURCE__)&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga0f6dbd8b556cc7531450b793b0a517c6">RCC_DCKCFGR2_USART2SEL</a>, (uint32_t)(__USART2_CLKSOURCE__))</td></tr>
<tr class="memdesc:gaa413643f4a106ca54111e8ff510290ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the USART2 clock (USART2CLK).  <a href="group___r_c_c_ex___exported___macros.html#gaa413643f4a106ca54111e8ff510290ca">More...</a><br /></td></tr>
<tr class="separator:gaa413643f4a106ca54111e8ff510290ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f2fecdd9f75bb71677602f9b2c22dd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga7f2fecdd9f75bb71677602f9b2c22dd7">__HAL_RCC_GET_USART2_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga0f6dbd8b556cc7531450b793b0a517c6">RCC_DCKCFGR2_USART2SEL</a>)))</td></tr>
<tr class="memdesc:ga7f2fecdd9f75bb71677602f9b2c22dd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">macro to get the USART2 clock source.  <a href="group___r_c_c_ex___exported___macros.html#ga7f2fecdd9f75bb71677602f9b2c22dd7">More...</a><br /></td></tr>
<tr class="separator:ga7f2fecdd9f75bb71677602f9b2c22dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga732383844537c59f16d5882a8fa1670d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga732383844537c59f16d5882a8fa1670d">__HAL_RCC_USART3_CONFIG</a>(__USART3_CLKSOURCE__)&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga7ad38d0c1a8d2e19d780991882f11ede">RCC_DCKCFGR2_USART3SEL</a>, (uint32_t)(__USART3_CLKSOURCE__))</td></tr>
<tr class="memdesc:ga732383844537c59f16d5882a8fa1670d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the USART3 clock (USART3CLK).  <a href="group___r_c_c_ex___exported___macros.html#ga732383844537c59f16d5882a8fa1670d">More...</a><br /></td></tr>
<tr class="separator:ga732383844537c59f16d5882a8fa1670d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab52c0cea73126e6f71f7ea7cb9d37378"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gab52c0cea73126e6f71f7ea7cb9d37378">__HAL_RCC_GET_USART3_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga7ad38d0c1a8d2e19d780991882f11ede">RCC_DCKCFGR2_USART3SEL</a>)))</td></tr>
<tr class="memdesc:gab52c0cea73126e6f71f7ea7cb9d37378"><td class="mdescLeft">&#160;</td><td class="mdescRight">macro to get the USART3 clock source.  <a href="group___r_c_c_ex___exported___macros.html#gab52c0cea73126e6f71f7ea7cb9d37378">More...</a><br /></td></tr>
<tr class="separator:gab52c0cea73126e6f71f7ea7cb9d37378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9ffca069f4dfc371811e084170998c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gab9ffca069f4dfc371811e084170998c5">__HAL_RCC_UART4_CONFIG</a>(__UART4_CLKSOURCE__)&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, <a class="el" href="group___peripheral___registers___bits___definition.html#gafeab59ae0b2c4c068a00a97cc47cfa29">RCC_DCKCFGR2_UART4SEL</a>, (uint32_t)(__UART4_CLKSOURCE__))</td></tr>
<tr class="memdesc:gab9ffca069f4dfc371811e084170998c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the UART4 clock (UART4CLK).  <a href="group___r_c_c_ex___exported___macros.html#gab9ffca069f4dfc371811e084170998c5">More...</a><br /></td></tr>
<tr class="separator:gab9ffca069f4dfc371811e084170998c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91d2925bf5e1d3dad19e77d620591ae0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga91d2925bf5e1d3dad19e77d620591ae0">__HAL_RCC_GET_UART4_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, <a class="el" href="group___peripheral___registers___bits___definition.html#gafeab59ae0b2c4c068a00a97cc47cfa29">RCC_DCKCFGR2_UART4SEL</a>)))</td></tr>
<tr class="memdesc:ga91d2925bf5e1d3dad19e77d620591ae0"><td class="mdescLeft">&#160;</td><td class="mdescRight">macro to get the UART4 clock source.  <a href="group___r_c_c_ex___exported___macros.html#ga91d2925bf5e1d3dad19e77d620591ae0">More...</a><br /></td></tr>
<tr class="separator:ga91d2925bf5e1d3dad19e77d620591ae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3115ed733d8be4b363e3324a024479b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga3115ed733d8be4b363e3324a024479b5">__HAL_RCC_UART5_CONFIG</a>(__UART5_CLKSOURCE__)&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga135b1ea9734e9c98a4b4c46ae55892be">RCC_DCKCFGR2_UART5SEL</a>, (uint32_t)(__UART5_CLKSOURCE__))</td></tr>
<tr class="memdesc:ga3115ed733d8be4b363e3324a024479b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the UART5 clock (UART5CLK).  <a href="group___r_c_c_ex___exported___macros.html#ga3115ed733d8be4b363e3324a024479b5">More...</a><br /></td></tr>
<tr class="separator:ga3115ed733d8be4b363e3324a024479b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c0fc64b4ab3fbb914788d1f5731f28e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga8c0fc64b4ab3fbb914788d1f5731f28e">__HAL_RCC_GET_UART5_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga135b1ea9734e9c98a4b4c46ae55892be">RCC_DCKCFGR2_UART5SEL</a>)))</td></tr>
<tr class="memdesc:ga8c0fc64b4ab3fbb914788d1f5731f28e"><td class="mdescLeft">&#160;</td><td class="mdescRight">macro to get the UART5 clock source.  <a href="group___r_c_c_ex___exported___macros.html#ga8c0fc64b4ab3fbb914788d1f5731f28e">More...</a><br /></td></tr>
<tr class="separator:ga8c0fc64b4ab3fbb914788d1f5731f28e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43e1d7400af3a191b3fc89d461799f3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga43e1d7400af3a191b3fc89d461799f3d">__HAL_RCC_USART6_CONFIG</a>(__USART6_CLKSOURCE__)&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga150008561051f3fa159f4d69dd0f2e54">RCC_DCKCFGR2_USART6SEL</a>, (uint32_t)(__USART6_CLKSOURCE__))</td></tr>
<tr class="memdesc:ga43e1d7400af3a191b3fc89d461799f3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the USART6 clock (USART6CLK).  <a href="group___r_c_c_ex___exported___macros.html#ga43e1d7400af3a191b3fc89d461799f3d">More...</a><br /></td></tr>
<tr class="separator:ga43e1d7400af3a191b3fc89d461799f3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga544fa1b282526a1e12562e35bea55d13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga544fa1b282526a1e12562e35bea55d13">__HAL_RCC_GET_USART6_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga150008561051f3fa159f4d69dd0f2e54">RCC_DCKCFGR2_USART6SEL</a>)))</td></tr>
<tr class="memdesc:ga544fa1b282526a1e12562e35bea55d13"><td class="mdescLeft">&#160;</td><td class="mdescRight">macro to get the USART6 clock source.  <a href="group___r_c_c_ex___exported___macros.html#ga544fa1b282526a1e12562e35bea55d13">More...</a><br /></td></tr>
<tr class="separator:ga544fa1b282526a1e12562e35bea55d13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccf73dcde838afb32d15e578e2097607"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gaccf73dcde838afb32d15e578e2097607">__HAL_RCC_UART7_CONFIG</a>(__UART7_CLKSOURCE__)&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf23e3960231ff117751346592a24a48b">RCC_DCKCFGR2_UART7SEL</a>, (uint32_t)(__UART7_CLKSOURCE__))</td></tr>
<tr class="memdesc:gaccf73dcde838afb32d15e578e2097607"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the UART7 clock (UART7CLK).  <a href="group___r_c_c_ex___exported___macros.html#gaccf73dcde838afb32d15e578e2097607">More...</a><br /></td></tr>
<tr class="separator:gaccf73dcde838afb32d15e578e2097607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50e3e434918cccde0b2a78df2c25ffed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga50e3e434918cccde0b2a78df2c25ffed">__HAL_RCC_GET_UART7_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf23e3960231ff117751346592a24a48b">RCC_DCKCFGR2_UART7SEL</a>)))</td></tr>
<tr class="memdesc:ga50e3e434918cccde0b2a78df2c25ffed"><td class="mdescLeft">&#160;</td><td class="mdescRight">macro to get the UART7 clock source.  <a href="group___r_c_c_ex___exported___macros.html#ga50e3e434918cccde0b2a78df2c25ffed">More...</a><br /></td></tr>
<tr class="separator:ga50e3e434918cccde0b2a78df2c25ffed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d9185e53c66b1b79d117988487093a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga2d9185e53c66b1b79d117988487093a2">__HAL_RCC_UART8_CONFIG</a>(__UART8_CLKSOURCE__)&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga1377f96dd88df3089d6baf40fa6c679c">RCC_DCKCFGR2_UART8SEL</a>, (uint32_t)(__UART8_CLKSOURCE__))</td></tr>
<tr class="memdesc:ga2d9185e53c66b1b79d117988487093a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the UART8 clock (UART8CLK).  <a href="group___r_c_c_ex___exported___macros.html#ga2d9185e53c66b1b79d117988487093a2">More...</a><br /></td></tr>
<tr class="separator:ga2d9185e53c66b1b79d117988487093a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace745b2a77de9c74e19d6d029869fe5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gace745b2a77de9c74e19d6d029869fe5b">__HAL_RCC_GET_UART8_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga1377f96dd88df3089d6baf40fa6c679c">RCC_DCKCFGR2_UART8SEL</a>)))</td></tr>
<tr class="memdesc:gace745b2a77de9c74e19d6d029869fe5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">macro to get the UART8 clock source.  <a href="group___r_c_c_ex___exported___macros.html#gace745b2a77de9c74e19d6d029869fe5b">More...</a><br /></td></tr>
<tr class="separator:gace745b2a77de9c74e19d6d029869fe5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a59d733248c7e8f36c2c6abd1dd2bb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga2a59d733248c7e8f36c2c6abd1dd2bb4">__HAL_RCC_LPTIM1_CONFIG</a>(__LPTIM1_CLKSOURCE__)&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga475ba3a1e935e2ea57c2a8be8d76c035">RCC_DCKCFGR2_LPTIM1SEL</a>, (uint32_t)(__LPTIM1_CLKSOURCE__))</td></tr>
<tr class="memdesc:ga2a59d733248c7e8f36c2c6abd1dd2bb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the LPTIM1 clock (LPTIM1CLK).  <a href="group___r_c_c_ex___exported___macros.html#ga2a59d733248c7e8f36c2c6abd1dd2bb4">More...</a><br /></td></tr>
<tr class="separator:ga2a59d733248c7e8f36c2c6abd1dd2bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6688c07a2a8c314df547de8caf378bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gad6688c07a2a8c314df547de8caf378bb">__HAL_RCC_GET_LPTIM1_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga475ba3a1e935e2ea57c2a8be8d76c035">RCC_DCKCFGR2_LPTIM1SEL</a>)))</td></tr>
<tr class="memdesc:gad6688c07a2a8c314df547de8caf378bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">macro to get the LPTIM1 clock source.  <a href="group___r_c_c_ex___exported___macros.html#gad6688c07a2a8c314df547de8caf378bb">More...</a><br /></td></tr>
<tr class="separator:gad6688c07a2a8c314df547de8caf378bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e0aa37c13e7e0751abf5c271ff0affb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga9e0aa37c13e7e0751abf5c271ff0affb">__HAL_RCC_CEC_CONFIG</a>(__CEC_CLKSOURCE__)&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga4d1d7c774ade5c92eab4c21d56871d66">RCC_DCKCFGR2_CECSEL</a>, (uint32_t)(__CEC_CLKSOURCE__))</td></tr>
<tr class="memdesc:ga9e0aa37c13e7e0751abf5c271ff0affb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the CEC clock (CECCLK).  <a href="group___r_c_c_ex___exported___macros.html#ga9e0aa37c13e7e0751abf5c271ff0affb">More...</a><br /></td></tr>
<tr class="separator:ga9e0aa37c13e7e0751abf5c271ff0affb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a636a5c50887bba7270924c3eb6ef2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga7a636a5c50887bba7270924c3eb6ef2f">__HAL_RCC_GET_CEC_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga4d1d7c774ade5c92eab4c21d56871d66">RCC_DCKCFGR2_CECSEL</a>)))</td></tr>
<tr class="memdesc:ga7a636a5c50887bba7270924c3eb6ef2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">macro to get the CEC clock source.  <a href="group___r_c_c_ex___exported___macros.html#ga7a636a5c50887bba7270924c3eb6ef2f">More...</a><br /></td></tr>
<tr class="separator:ga7a636a5c50887bba7270924c3eb6ef2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24e95e53683115f1e978ad1bff021a77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga24e95e53683115f1e978ad1bff021a77">__HAL_RCC_CLK48_CONFIG</a>(__CLK48_SOURCE__)&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, <a class="el" href="group___peripheral___registers___bits___definition.html#gac5180ea88ae4019f4978db8f39052989">RCC_DCKCFGR2_CK48MSEL</a>, (uint32_t)(__CLK48_SOURCE__))</td></tr>
<tr class="memdesc:ga24e95e53683115f1e978ad1bff021a77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the CLK48 source (CLK48CLK).  <a href="group___r_c_c_ex___exported___macros.html#ga24e95e53683115f1e978ad1bff021a77">More...</a><br /></td></tr>
<tr class="separator:ga24e95e53683115f1e978ad1bff021a77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b3a77cb4bb659160407d3dcf96b6915"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga9b3a77cb4bb659160407d3dcf96b6915">__HAL_RCC_GET_CLK48_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, <a class="el" href="group___peripheral___registers___bits___definition.html#gac5180ea88ae4019f4978db8f39052989">RCC_DCKCFGR2_CK48MSEL</a>)))</td></tr>
<tr class="memdesc:ga9b3a77cb4bb659160407d3dcf96b6915"><td class="mdescLeft">&#160;</td><td class="mdescRight">macro to get the CLK48 source.  <a href="group___r_c_c_ex___exported___macros.html#ga9b3a77cb4bb659160407d3dcf96b6915">More...</a><br /></td></tr>
<tr class="separator:ga9b3a77cb4bb659160407d3dcf96b6915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0f67736ba0c44c47e38b83ceedd3c17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gab0f67736ba0c44c47e38b83ceedd3c17">__HAL_RCC_SDMMC1_CONFIG</a>(__SDMMC1_CLKSOURCE__)&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, <a class="el" href="group___peripheral___registers___bits___definition.html#gac425036a0d1c95abc942433675c7ef84">RCC_DCKCFGR2_SDMMC1SEL</a>, (uint32_t)(__SDMMC1_CLKSOURCE__))</td></tr>
<tr class="memdesc:gab0f67736ba0c44c47e38b83ceedd3c17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the SDMMC1 clock (SDMMC1CLK).  <a href="group___r_c_c_ex___exported___macros.html#gab0f67736ba0c44c47e38b83ceedd3c17">More...</a><br /></td></tr>
<tr class="separator:gab0f67736ba0c44c47e38b83ceedd3c17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec0b9b20a99feaf35a2b072485b82b83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gaec0b9b20a99feaf35a2b072485b82b83">__HAL_RCC_GET_SDMMC1_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, <a class="el" href="group___peripheral___registers___bits___definition.html#gac425036a0d1c95abc942433675c7ef84">RCC_DCKCFGR2_SDMMC1SEL</a>)))</td></tr>
<tr class="memdesc:gaec0b9b20a99feaf35a2b072485b82b83"><td class="mdescLeft">&#160;</td><td class="mdescRight">macro to get the SDMMC1 clock source.  <a href="group___r_c_c_ex___exported___macros.html#gaec0b9b20a99feaf35a2b072485b82b83">More...</a><br /></td></tr>
<tr class="separator:gaec0b9b20a99feaf35a2b072485b82b83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac30fb7f6fe9f22a7d6c5585909db5c3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#gac30fb7f6fe9f22a7d6c5585909db5c3c">IS_RCC_PLLI2SN_VALUE</a>(VALUE)&#160;&#160;&#160;((50 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 432))</td></tr>
<tr class="separator:gac30fb7f6fe9f22a7d6c5585909db5c3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafedb34faed940069eb7485776e5875c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#gafedb34faed940069eb7485776e5875c5">IS_RCC_PLLI2SQ_VALUE</a>(VALUE)&#160;&#160;&#160;((2 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 15))</td></tr>
<tr class="separator:gafedb34faed940069eb7485776e5875c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2fece4b24f6219b423e1b092b7705c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#gaa2fece4b24f6219b423e1b092b7705c8">IS_RCC_PLLI2SR_VALUE</a>(VALUE)&#160;&#160;&#160;((2 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 7))</td></tr>
<tr class="separator:gaa2fece4b24f6219b423e1b092b7705c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga400e5231409376eba690f252db7b2a19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga400e5231409376eba690f252db7b2a19">IS_RCC_PLLSAIN_VALUE</a>(VALUE)&#160;&#160;&#160;((50 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 432))</td></tr>
<tr class="separator:ga400e5231409376eba690f252db7b2a19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga791ec63459670d689176cdd9b70a9661"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga791ec63459670d689176cdd9b70a9661">IS_RCC_PLLSAIP_VALUE</a>(VALUE)</td></tr>
<tr class="separator:ga791ec63459670d689176cdd9b70a9661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga505ad7125d7fbf79e8520912e4bbd761"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga505ad7125d7fbf79e8520912e4bbd761">IS_RCC_PLLSAIQ_VALUE</a>(VALUE)&#160;&#160;&#160;((2 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 15))</td></tr>
<tr class="separator:ga505ad7125d7fbf79e8520912e4bbd761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62ec96fd175b9eaa54709bf76f5a344b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga62ec96fd175b9eaa54709bf76f5a344b">IS_RCC_PLLSAIR_VALUE</a>(VALUE)&#160;&#160;&#160;((2 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 7))</td></tr>
<tr class="separator:ga62ec96fd175b9eaa54709bf76f5a344b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade1d727f609c44d4b13a57261edffaf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#gade1d727f609c44d4b13a57261edffaf9">IS_RCC_PLLSAI_DIVQ_VALUE</a>(VALUE)&#160;&#160;&#160;((1 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 32))</td></tr>
<tr class="separator:gade1d727f609c44d4b13a57261edffaf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5c5714485768563fbfc6aafaf1084b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#gac5c5714485768563fbfc6aafaf1084b7">IS_RCC_PLLI2S_DIVQ_VALUE</a>(VALUE)&#160;&#160;&#160;((1 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 32))</td></tr>
<tr class="separator:gac5c5714485768563fbfc6aafaf1084b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6e3736031b122076e3831cc57da4efe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#gac6e3736031b122076e3831cc57da4efe">IS_RCC_PLLSAI_DIVR_VALUE</a>(VALUE)</td></tr>
<tr class="separator:gac6e3736031b122076e3831cc57da4efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7295b3452c4055afd3928a588d5ed9de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga7295b3452c4055afd3928a588d5ed9de">IS_RCC_I2SCLKSOURCE</a>(SOURCE)</td></tr>
<tr class="separator:ga7295b3452c4055afd3928a588d5ed9de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88ebd64a677165d98835aaa07f5c4ae7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga88ebd64a677165d98835aaa07f5c4ae7">IS_RCC_SDMMC1CLKSOURCE</a>(SOURCE)</td></tr>
<tr class="separator:ga88ebd64a677165d98835aaa07f5c4ae7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga007960aa04439c47fd14e2d2226681a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga007960aa04439c47fd14e2d2226681a5">IS_RCC_CECCLKSOURCE</a>(SOURCE)</td></tr>
<tr class="separator:ga007960aa04439c47fd14e2d2226681a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga828f9258a850973f6ee939e325e239c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga828f9258a850973f6ee939e325e239c3">IS_RCC_USART1CLKSOURCE</a>(SOURCE)</td></tr>
<tr class="separator:ga828f9258a850973f6ee939e325e239c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36b5ab7748dc62f1f8dc5f82359d04ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga36b5ab7748dc62f1f8dc5f82359d04ff">IS_RCC_USART2CLKSOURCE</a>(SOURCE)</td></tr>
<tr class="separator:ga36b5ab7748dc62f1f8dc5f82359d04ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe38dcde09511137c21b6f71ac2ae66f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#gabe38dcde09511137c21b6f71ac2ae66f">IS_RCC_USART3CLKSOURCE</a>(SOURCE)</td></tr>
<tr class="separator:gabe38dcde09511137c21b6f71ac2ae66f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea7135b652e0031769de0fbeed229e34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#gaea7135b652e0031769de0fbeed229e34">IS_RCC_UART4CLKSOURCE</a>(SOURCE)</td></tr>
<tr class="separator:gaea7135b652e0031769de0fbeed229e34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga524a449fc0038d8d8cb5d6ece08bbecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga524a449fc0038d8d8cb5d6ece08bbecc">IS_RCC_UART5CLKSOURCE</a>(SOURCE)</td></tr>
<tr class="separator:ga524a449fc0038d8d8cb5d6ece08bbecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace2db76eeea59d1b23ed270cf20d9cf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#gace2db76eeea59d1b23ed270cf20d9cf2">IS_RCC_USART6CLKSOURCE</a>(SOURCE)</td></tr>
<tr class="separator:gace2db76eeea59d1b23ed270cf20d9cf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08c6ce993835bf5a345efcf8ef2d6bc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga08c6ce993835bf5a345efcf8ef2d6bc5">IS_RCC_UART7CLKSOURCE</a>(SOURCE)</td></tr>
<tr class="separator:ga08c6ce993835bf5a345efcf8ef2d6bc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2196e372f374632181f3842f8490d1d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga2196e372f374632181f3842f8490d1d9">IS_RCC_UART8CLKSOURCE</a>(SOURCE)</td></tr>
<tr class="separator:ga2196e372f374632181f3842f8490d1d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8820aaf1685a3ad72352035de333e959"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga8820aaf1685a3ad72352035de333e959">IS_RCC_I2C1CLKSOURCE</a>(SOURCE)</td></tr>
<tr class="separator:ga8820aaf1685a3ad72352035de333e959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe6e7fc531ad84703bdd51cfe1ade549"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#gafe6e7fc531ad84703bdd51cfe1ade549">IS_RCC_I2C2CLKSOURCE</a>(SOURCE)</td></tr>
<tr class="separator:gafe6e7fc531ad84703bdd51cfe1ade549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e8e2558d03c4f1411649e4bea4de5fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga9e8e2558d03c4f1411649e4bea4de5fd">IS_RCC_I2C3CLKSOURCE</a>(SOURCE)</td></tr>
<tr class="separator:ga9e8e2558d03c4f1411649e4bea4de5fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae09979039363e6d3dd27cf28b73f3aa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#gae09979039363e6d3dd27cf28b73f3aa3">IS_RCC_I2C4CLKSOURCE</a>(SOURCE)</td></tr>
<tr class="separator:gae09979039363e6d3dd27cf28b73f3aa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbfe812d791edf4a04afcd155b504691"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#gabbfe812d791edf4a04afcd155b504691">IS_RCC_LPTIM1CLK</a>(SOURCE)</td></tr>
<tr class="separator:gabbfe812d791edf4a04afcd155b504691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3acaaa5c04c6161735068861f999f5c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga3acaaa5c04c6161735068861f999f5c5">IS_RCC_CLK48SOURCE</a>(SOURCE)</td></tr>
<tr class="separator:ga3acaaa5c04c6161735068861f999f5c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae39160e663f013f1c34faafdae884388"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#gae39160e663f013f1c34faafdae884388">IS_RCC_TIMPRES</a>(VALUE)</td></tr>
<tr class="separator:gae39160e663f013f1c34faafdae884388"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga0c0f61a1e2f47cc81bc43d83ba3e0d95"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___functions___group1.html#ga0c0f61a1e2f47cc81bc43d83ba3e0d95">HAL_RCCEx_PeriphCLKConfig</a> (<a class="el" href="struct_r_c_c___periph_c_l_k_init_type_def.html">RCC_PeriphCLKInitTypeDef</a> *PeriphClkInit)</td></tr>
<tr class="separator:ga0c0f61a1e2f47cc81bc43d83ba3e0d95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga754fc5136c63ad52b7c459aafc8a3927"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___functions___group1.html#ga754fc5136c63ad52b7c459aafc8a3927">HAL_RCCEx_GetPeriphCLKConfig</a> (<a class="el" href="struct_r_c_c___periph_c_l_k_init_type_def.html">RCC_PeriphCLKInitTypeDef</a> *PeriphClkInit)</td></tr>
<tr class="separator:ga754fc5136c63ad52b7c459aafc8a3927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14acaeb88163a6bb0839470b753ba1bd"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___functions___group1.html#ga14acaeb88163a6bb0839470b753ba1bd">HAL_RCCEx_GetPeriphCLKFreq</a> (uint32_t PeriphClk)</td></tr>
<tr class="separator:ga14acaeb88163a6bb0839470b753ba1bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Header file of RCC HAL Extension module. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team </dd></dl>
<dl class="section version"><dt>Version</dt><dd>V1.2.0 </dd></dl>
<dl class="section date"><dt>Date</dt><dd>30-December-2016 </dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
<p>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p><ol type="1">
<li>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</li>
<li>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</li>
<li>Neither the name of STMicroelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</li>
</ol>
<p>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_397d9aeee4af8edecac90968d93b57df.html">external</a></li><li class="navelem"><a class="el" href="dir_d44dc8085d5faa6a792c35ee8daf1893.html">STM32F7xx_HAL_Drivers</a></li><li class="navelem"><a class="el" href="dir_ad8ec080499984a8e3c23a7affdafd94.html">Inc</a></li><li class="navelem"><a class="el" href="stm32f7xx__hal__rcc__ex_8h.html">stm32f7xx_hal_rcc_ex.h</a></li>
    <li class="footer">Generated on Sun May 17 2020 18:39:52 for GT RoboCup SSL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
