V3 22
FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/FIFO.vhd 2015/03/01.10:16:47 P.28xd
EN SPI/FIFO 1426443336 FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/FIFO.vhd \
      PB ieee/std_logic_1164 1341906176 PB ieee/NUMERIC_STD 1341906182
AR SPI/FIFO/Behavioral 1426443337 \
      FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/FIFO.vhd EN SPI/FIFO 1426443336
FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/mod_m_counter.vhd 2015/01/31.21:35:41 P.28xd
EN SPI/mod_m_counter 1426207468 \
      FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/mod_m_counter.vhd \
      PB ieee/std_logic_1164 1341906176 PB ieee/NUMERIC_STD 1341906182
AR SPI/mod_m_counter/Behavioral 1426207469 \
      FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/mod_m_counter.vhd \
      EN SPI/mod_m_counter 1426207468
FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SCLK_CE_GEN.vhd 2015/03/14.12:44:35 P.28xd
EN SPI/SCLK_CE_GEN 1426443332 \
      FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SCLK_CE_GEN.vhd \
      PB ieee/std_logic_1164 1341906176 PB ieee/NUMERIC_STD 1341906182
AR SPI/SCLK_CE_GEN/Behavioral 1426443333 \
      FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SCLK_CE_GEN.vhd \
      EN SPI/SCLK_CE_GEN 1426443332
FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_MODULE.vhd 2015/03/14.12:44:35 P.28xd
EN SPI/SPI_MASTER_MODULE 1426443352 \
      FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_MODULE.vhd \
      PB ieee/std_logic_1164 1341906176 PB ieee/NUMERIC_STD 1341906182
AR SPI/SPI_MASTER_MODULE/Behavioral 1426443353 \
      FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_MODULE.vhd \
      EN SPI/SPI_MASTER_MODULE 1426443352 CP SCLK_CE_GEN CP SPI_MASTER_TX CP FIFO \
      CP SPI_MASTER_RX
FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_RX.vhd 2015/03/08.14:16:42 P.28xd
EN SPI/SPI_MASTER_RX 1426443338 \
      FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_RX.vhd \
      PB ieee/std_logic_1164 1341906176 PB ieee/NUMERIC_STD 1341906182
AR SPI/SPI_MASTER_RX/Behavioral 1426443339 \
      FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_RX.vhd \
      EN SPI/SPI_MASTER_RX 1426443338
FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_TX.vhd 2015/02/08.21:32:52 P.28xd
EN SPI/SPI_MASTER_TX 1426443334 \
      FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_TX.vhd \
      PB ieee/std_logic_1164 1341906176 PB ieee/NUMERIC_STD 1341906182
AR SPI/SPI_MASTER_TX/Behavioral 1426443335 \
      FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_TX.vhd \
      EN SPI/SPI_MASTER_TX 1426443334
