#! 
:ivl_version "13.0 (devel)" "(s20221226-533-g676b36e45-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "d:\Senior_Project_Local\oss-cad-suite\lib\ivl\system.vpi";
:vpi_module "d:\Senior_Project_Local\oss-cad-suite\lib\ivl\vhdl_sys.vpi";
:vpi_module "d:\Senior_Project_Local\oss-cad-suite\lib\ivl\vhdl_textio.vpi";
:vpi_module "d:\Senior_Project_Local\oss-cad-suite\lib\ivl\v2005_math.vpi";
:vpi_module "d:\Senior_Project_Local\oss-cad-suite\lib\ivl\va_math.vpi";
S_000001b9bee5d810 .scope module, "test" "test" 2 1;
 .timescale 0 0;
v000001b9beec9920_0 .var "baud_division", 7 0;
v000001b9beec9d80_0 .var "clock", 0 0;
v000001b9beeca3c0_0 .var "reset_n", 0 0;
v000001b9beec9e20_0 .var "tx_data", 7 0;
v000001b9beeca780_0 .var "tx_start", 0 0;
v000001b9beeca460_0 .net "uart_tx", 0 0, v000001b9beec9ba0_0;  1 drivers
S_000001b9bee5d9a0 .scope module, "dut" "uart" 2 35, 3 5 0, S_000001b9bee5d810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset_n";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 8 "tx_data";
    .port_info 3 /INPUT 8 "baud_division";
    .port_info 4 /INPUT 1 "tx_start";
    .port_info 5 /OUTPUT 1 "uart_tx";
P_000001b9bed4da10 .param/l "DATA_TX" 1 3 20, C4<010>;
P_000001b9bed4da48 .param/l "IDLE" 1 3 18, C4<000>;
P_000001b9bed4da80 .param/l "PARITY" 1 3 21, C4<011>;
P_000001b9bed4dab8 .param/l "PAUSE" 1 3 24, C4<110>;
P_000001b9bed4daf0 .param/l "START" 1 3 19, C4<001>;
P_000001b9bed4db28 .param/l "STOP1" 1 3 22, C4<100>;
P_000001b9bed4db60 .param/l "STOP2" 1 3 23, C4<101>;
v000001b9bed4dba0_0 .var "baud_counter", 7 0;
v000001b9bed4ca80_0 .net "baud_division", 7 0, v000001b9beec9920_0;  1 drivers
v000001b9beeca000_0 .var "bit_count", 2 0;
v000001b9beec9a60_0 .net "clock", 0 0, v000001b9beec9d80_0;  1 drivers
v000001b9beeca1e0_0 .var "ns", 2 0;
v000001b9beec9c40_0 .var "ps", 2 0;
v000001b9beeca6e0_0 .net "reset_n", 0 0, v000001b9beeca3c0_0;  1 drivers
v000001b9beec9ce0_0 .net "tx_data", 7 0, v000001b9beec9e20_0;  1 drivers
v000001b9beeca280_0 .var "tx_shadow_reg", 7 0;
v000001b9beec9b00_0 .net "tx_start", 0 0, v000001b9beeca780_0;  1 drivers
v000001b9beeca0a0_0 .var "uart_clk", 0 0;
v000001b9beec9ba0_0 .var "uart_tx", 0 0;
v000001b9beeca320_0 .var "wait_count", 2 0;
E_000001b9bee60570 .event anyedge, v000001b9beec9c40_0, v000001b9beec9b00_0, v000001b9beeca000_0, v000001b9beeca320_0;
E_000001b9bee5fab0/0 .event negedge, v000001b9beeca6e0_0;
E_000001b9bee5fab0/1 .event posedge, v000001b9beeca0a0_0;
E_000001b9bee5fab0 .event/or E_000001b9bee5fab0/0, E_000001b9bee5fab0/1;
E_000001b9bee5fcf0/0 .event negedge, v000001b9beeca6e0_0;
E_000001b9bee5fcf0/1 .event posedge, v000001b9beec9a60_0;
E_000001b9bee5fcf0 .event/or E_000001b9bee5fcf0/0, E_000001b9bee5fcf0/1;
    .scope S_000001b9bee5d9a0;
T_0 ;
    %wait E_000001b9bee5fcf0;
    %load/vec4 v000001b9beeca6e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b9bed4dba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b9beeca0a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001b9bed4dba0_0;
    %load/vec4 v000001b9bed4ca80_0;
    %cmp/e;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v000001b9beeca0a0_0;
    %inv;
    %assign/vec4 v000001b9beeca0a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b9bed4dba0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001b9bed4dba0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001b9bed4dba0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001b9bee5d9a0;
T_1 ;
    %wait E_000001b9bee5fab0;
    %load/vec4 v000001b9beeca6e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001b9beec9c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b9beec9ba0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b9beeca280_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001b9beeca000_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001b9beeca320_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001b9beeca1e0_0;
    %assign/vec4 v000001b9beec9c40_0, 0;
    %load/vec4 v000001b9beec9c40_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v000001b9beec9ce0_0;
    %assign/vec4 v000001b9beeca280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b9beec9ba0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000001b9beec9c40_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v000001b9beeca280_0;
    %load/vec4 v000001b9beeca000_0;
    %part/u 1;
    %assign/vec4 v000001b9beec9ba0_0, 0;
    %load/vec4 v000001b9beeca000_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001b9beeca000_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v000001b9beec9c40_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_1.6, 4;
    %load/vec4 v000001b9beeca280_0;
    %parti/s 7, 0, 2;
    %xor/r;
    %assign/vec4 v000001b9beec9ba0_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v000001b9beec9c40_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_1.8, 4;
    %load/vec4 v000001b9beeca320_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001b9beeca320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b9beec9ba0_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001b9beeca000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b9beec9ba0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001b9beeca320_0, 0;
T_1.9 ;
T_1.7 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001b9bee5d9a0;
T_2 ;
    %wait E_000001b9bee60570;
    %load/vec4 v000001b9beec9c40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001b9beeca1e0_0, 0, 3;
    %jmp T_2.8;
T_2.0 ;
    %load/vec4 v000001b9beec9b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001b9beeca1e0_0, 0, 3;
    %jmp T_2.10;
T_2.9 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001b9beeca1e0_0, 0, 3;
T_2.10 ;
    %jmp T_2.8;
T_2.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001b9beeca1e0_0, 0, 3;
    %jmp T_2.8;
T_2.2 ;
    %load/vec4 v000001b9beeca000_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_2.11, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001b9beeca1e0_0, 0, 3;
    %jmp T_2.12;
T_2.11 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001b9beeca1e0_0, 0, 3;
T_2.12 ;
    %jmp T_2.8;
T_2.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001b9beeca1e0_0, 0, 3;
    %jmp T_2.8;
T_2.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001b9beeca1e0_0, 0, 3;
    %jmp T_2.8;
T_2.5 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001b9beeca1e0_0, 0, 3;
    %jmp T_2.8;
T_2.6 ;
    %load/vec4 v000001b9beeca320_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_2.13, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001b9beeca1e0_0, 0, 3;
    %jmp T_2.14;
T_2.13 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001b9beeca1e0_0, 0, 3;
T_2.14 ;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001b9bee5d810;
T_3 ;
    %delay 1, 0;
    %load/vec4 v000001b9beec9d80_0;
    %inv;
    %store/vec4 v000001b9beec9d80_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000001b9bee5d810;
T_4 ;
    %vpi_call 2 15 "$display", "Starting UART test" {0 0 0};
    %vpi_call 2 17 "$display", "Setting reset" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9beeca3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9beec9d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9beeca780_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9beeca3c0_0, 0, 1;
    %vpi_call 2 23 "$display", "---------------------------------" {0 0 0};
    %vpi_call 2 24 "$display", "--------- Sending Data ----------" {0 0 0};
    %vpi_call 2 25 "$display", "---------------------------------" {0 0 0};
    %pushi/vec4 166, 0, 8;
    %store/vec4 v000001b9beec9e20_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000001b9beec9920_0, 0, 8;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9beeca780_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 2 32 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001b9bee5d810;
T_5 ;
    %vpi_call 2 45 "$dumpfile", "uart.vcd" {0 0 0};
    %vpi_call 2 46 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001b9bee5d810 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "d:\Senior_Project_Local\Senior_Project\fpga\uart\uart_tb.v";
    "d:\Senior_Project_Local\Senior_Project\fpga\uart\uart.v";
