

================================================================
== Synthesis Summary Report of 'array_io'
================================================================
+ General Information: 
    * Date:           Sat Mar 18 17:17:25 2023
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        array_io_prj
    * Solution:       RollDualPort (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu9p-flgb2104-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------+------+------+---------+---------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |   Modules   | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |    |          |           |     |
    |   & Loops   | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT    | URAM|
    +-------------+------+------+---------+---------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |+ array_io   |     -|  0.32|       35|  140.000|         -|       36|     -|        no|     -|   -|  94 (~0%)|  140 (~0%)|    -|
    | o For_Loop  |     -|  2.92|       33|  132.000|         3|        1|    32|       yes|     -|   -|         -|          -|    -|
    +-------------+------+------+---------+---------+----------+---------+------+----------+------+----+----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_FIFO
+-----------+------------+
| Interface | Data Width |
+-----------+------------+
| d_o       | 16         |
+-----------+------------+

* AP_MEMORY
+--------------+----------+
| Interface    | Bitwidth |
+--------------+----------+
| d_i_address0 | 5        |
| d_i_q0       | 16       |
+--------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| d_o      | out       | short*   |
| d_i      | in        | short*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+-----------+----------+
| Argument | HW Interface | HW Type   | HW Usage |
+----------+--------------+-----------+----------+
| d_o      | d_o          | interface |          |
| d_i      | d_i_address0 | port      | offset   |
| d_i      | d_i_ce0      | port      |          |
| d_i      | d_i_q0       | port      |          |
+----------+--------------+-----------+----------+


================================================================
== Bind Op Report
================================================================
+----------------------+-----+--------+----------+-----+--------+---------+
| Name                 | DSP | Pragma | Variable | Op  | Impl   | Latency |
+----------------------+-----+--------+----------+-----+--------+---------+
| + array_io           | 0   |        |          |     |        |         |
|   add_ln65_fu_103_p2 | -   |        | add_ln65 | add | fabric | 0       |
|   acc_d0             | -   |        | temp     | add | fabric | 0       |
|   add_ln69_fu_143_p2 | -   |        | add_ln69 | add | fabric | 0       |
+----------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+------------+------+------+--------+----------+---------+------+---------+
| Name       | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+------------+------+------+--------+----------+---------+------+---------+
| + array_io | 0    | 0    |        |          |         |      |         |
|   acc_U    | -    | -    |        | acc      | ram_s2p | auto | 1       |
+------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Pragmas with Warnings
+--------------+------------------------------------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
| Type         | Options                            | Location                                                    | Messages                                                                                                                         |
+--------------+------------------------------------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
| bind_storage | variable=d_i type=ram_2p impl=bram | array_io_prj/RollDualPort/directives.tcl:7 in array_io, d_i | The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead |
+--------------+------------------------------------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+

* Valid Pragma Syntax
+-----------+------------------+-------------------------------------------------------------+
| Type      | Options          | Location                                                    |
+-----------+------------------+-------------------------------------------------------------+
| interface | ap_fifo port=d_o | array_io_prj/RollDualPort/directives.tcl:8 in array_io, d_o |
+-----------+------------------+-------------------------------------------------------------+


