vhdl work "C:\Xilinx\Projects\DLP-FPGA\lab2\heartbeat\low_dcm.vhd"
vhdl work "C:\Xilinx\Projects\DLP-FPGA\lab2\heartbeat\heartbeat.vhd"
vhdl work "C:\Xilinx\Projects\DLP-FPGA\lab2\heartbeat\top.vhd"
