{"cells":[{"cell_type":"markdown","id":"dc7ee97b","metadata":{"id":"dc7ee97b"},"source":["# Your First HDL Prompt: AND + OR + NOT Gate Module"]},{"cell_type":"markdown","id":"46b2b017","metadata":{"id":"46b2b017"},"source":["<details open>\n","<summary><strong>üìå Introduction</strong></summary>\n","\n","This is your first hands-on activity in AI-powered HDL generation.\n","\n","In this lecture, you will:\n","- Generate an HDL module that implements **AND**, **OR**, and **NOT** logic\n","- Use **both Verilog and VHDL**\n","- Simulate each using **open-source tools**\n","- Download and review waveform outputs using **offline GTKWave**\n","- Learn to guide AI using clear and structured prompts\n","\n","No prior coding or HDL experience is required.\n","\n","</details>"]},{"cell_type":"markdown","id":"554499cb","metadata":{"id":"554499cb"},"source":["<details open>\n","<summary><strong>üõ†Ô∏è Tool of the Day</strong></summary>\n","\n","We will use:\n","\n","| Tool              | Role                                                  |\n","|-------------------|--------------------------------------------------------|\n","| **Gemini in Colab** | Generates HDL modules, testbenches, markdown content  |\n","| **Google Colab**  | Runs bash commands, Python code, and formats notebook |\n","| **GHDL**          | Simulates VHDL modules                                 |\n","| **Icarus Verilog**| Simulates Verilog modules                              |\n","| **GTKWave (Offline)** | View waveform `.vcd` files (download and view locally)  |\n","\n","</details>"]},{"cell_type":"markdown","id":"50cff2fd","metadata":{"id":"50cff2fd"},"source":["<details open>\n","<summary><strong>üîπ AI Prompt 1 ‚Äì Generate a Markdown Plan for This Lecture</strong></summary>\n","\n","üß† **Prompt:**\n","\n","</details>"]},{"cell_type":"code","execution_count":null,"id":"354e342a","metadata":{"id":"354e342a"},"outputs":[],"source":["\"üí¨ Try this in Gemini in Colab\"\n","\n","Act as a tutor preparing a markdown text cell for a beginner-friendly digital design Colab notebook.\n","\n","Goal: Document a step-by-step plan to generate and simulate a logic module that combines AND, OR, and NOT gates using both Verilog and VHDL.\n","\n","Instructions:\n","\n","1. Format the response as one clean markdown text cell (no code blocks)\n","2. Cover:\n","\n","   * What the module will do\n","   * Why both HDL languages are used\n","   * Which tools are used (GHDL, Icarus Verilog, Python)\n","   * How simulation outputs are generated\n","   * How AI assists each step\n","3. Do NOT suggest any commands or code\n","4. Do NOT tell the user to run anything\n","5. Write this as a **plan for learners**, not for AI agents\n","6. The result should be pasted directly into a markdown cell in Colab"]},{"cell_type":"markdown","id":"19a8d5e6","metadata":{"id":"19a8d5e6"},"source":["<details open>\n","<summary><strong>üîπ AI Prompt 2 ‚Äì Install All HDL Tools (Standalone Setup)</strong></summary>\n","\n","üß† **Prompt:**\n","\n","</details>"]},{"cell_type":"code","execution_count":null,"id":"d0251f33","metadata":{"id":"d0251f33"},"outputs":[],"source":["\"üí¨ Try this in Gemini in Colab\"\n","\n","Please generate a **code cell for Google Colab** that installs the following HDL tools:\n","\n","1. GHDL\n","2. Icarus Verilog (iverilog)\n","3. Yosys\n","\n","Instructions:\n","\n","- Use only `apt-get` and `wget` commands (no pip or conda)\n","- Add shell-style comments (`# comment`) to explain each step clearly\n","- Make sure to **include `%%bash` as the very first line** in the code block\n","  (This is required in Colab to avoid Python syntax errors when running shell commands)\n","- Add a final echo line: `echo ‚úÖ HDL tools installed`\n","- Do **not** include any Python in this cell\n","- This output should be used as-is in a Colab notebook to run the installation\""]},{"cell_type":"markdown","id":"c8b06348","metadata":{"id":"c8b06348"},"source":["<details open>\n","<summary><strong>üîπ AI Prompt 3 ‚Äì Generate HDL Modules with File Save</strong></summary>\n","\n","üß† **Prompt:**\n","\n","</details>"]},{"cell_type":"code","execution_count":null,"id":"5f9c3c00","metadata":{"id":"5f9c3c00"},"outputs":[],"source":["\"üí¨ Try this in Gemini in Colab\"\n","\n","Please generate HDL modules that implement a logic circuit combining:\n","\n","- `out_and = a AND b`\n","- `out_or = a OR b`\n","- `out_not = NOT a`\n","\n","Instructions:\n","\n","1. Provide **two versions**:\n","   - One in **Verilog**\n","   - One in **VHDL**\n","\n","2. Before each code block:\n","   - Add a short markdown explanation of what the module does in simple language\n","   - Label the section using a markdown heading:\n","     - `### üîπ Verilog Version`\n","     - `### üîπ VHDL Version`\n","\n","3. For each HDL version:\n","   - Use `%%writefile` as the **first line of the code cell**\n","     - Save Verilog as: `and_or_not.v`\n","     - Save VHDL as: `and_or_not.vhdl`\n","   - Declare two 1-bit inputs: `a` and `b`\n","   - Declare three 1-bit outputs: `out_and`, `out_or`, `out_not`\n","   - Use **explicit logic** for each gate inside the architecture/module\n","   - Include inline comments explaining the purpose of each line\n","\n","4. The final output must be ready to paste into a Google Colab notebook.\n","   - Do not include simulation or testbench in this prompt"]},{"cell_type":"markdown","id":"9cfee42e","metadata":{"id":"9cfee42e"},"source":["<details open>\n","<summary><strong>üîπ AI Prompt 4 ‚Äì Generate Testbenches and Save as Files</strong></summary>\n","\n","üß† **Prompt:**\n","\n","</details>"]},{"cell_type":"code","execution_count":null,"id":"b06cff04","metadata":{"id":"b06cff04"},"outputs":[],"source":["\"üí¨ Try this in Gemini in Colab\"\n","\n","Please generate testbenches for the previously written HDL module that includes AND, OR, and NOT logic.\n","\n","Instructions:\n","\n","1. Provide **two testbenches**:\n","   - One in **Verilog** (save as `and_or_not_tb.v`)\n","   - One in **VHDL** (save as `and_or_not_tb.vhdl`)\n","\n","2. For each testbench:\n","   - Add a markdown heading above:\n","     - `### üîπ Verilog Testbench`\n","     - `### üîπ VHDL Testbench`\n","   - Before the code block, add a short markdown **description** of what the testbench does (in simple terms)\n","   - Use `%%writefile` as the **first line** of the code cell\n","   - Include all four input combinations for `a` and `b`: (0,0), (0,1), (1,0), (1,1)\n","   - Include proper delay/timing between each input pattern\n","   - Add commands to generate `.vcd` files (e.g., `$dumpfile` in Verilog, `waveform.vcd` in VHDL)\n","   - Include inline comments throughout the code to explain each part\n","\n","3. Ensure each testbench is self-contained and works with the corresponding HDL module written earlier.\n","\n","4. Do not include simulation commands or bash cells in this prompt ‚Äî only the testbenches written to file.\""]},{"cell_type":"markdown","id":"5dff3830","metadata":{"id":"5dff3830"},"source":["<details open>\n","<summary><strong>üîπ AI Prompt 5 ‚Äì Simulate Verilog + VHDL with Proper Shell Syntax</strong></summary>\n","\n","üß† **Prompt:**\n","\n","</details>"]},{"cell_type":"code","execution_count":null,"id":"6d6d6c34","metadata":{"id":"6d6d6c34"},"outputs":[],"source":["\"üí¨ Try this in Gemini in Colab\"\n","\n","Please generate **simulation blocks for both Verilog and VHDL** versions of the AND-OR-NOT logic module.\n","\n","Instructions:\n","\n","1. For each simulation:\n","   - Begin with a markdown heading:\n","     - `### üî∏ Verilog Simulation`\n","     - `### üî∏ VHDL Simulation`\n","   - Below each heading, include a short markdown explanation of what the simulation block will do\n","\n","2. Then provide a code cell that:\n","   - Starts with `%%bash` at the very top (to avoid Python errors)\n","   - Runs the full simulation workflow\n","\n","3. Verilog simulation must include:\n","   - Compile: `iverilog -o and_or_not_vvp and_or_not.v and_or_not_tb.v`\n","   - Simulate: `vvp and_or_not_vvp`\n","   - Output: `verilog_output.vcd`\n","   - Store all generated files in a new folder: `verilog_outputs/`\n","   - Use `mkdir -p verilog_outputs` and `mv` commands to organize output\n","\n","4. VHDL simulation must include:\n","   - Analyze: `ghdl -a and_or_not.vhdl and_or_not_tb.vhdl`\n","   - Elaborate: `ghdl -e and_or_not_tb`\n","   - Run: `ghdl -r and_or_not_tb --vcd=vhdl_output.vcd`\n","   - Store all generated files in a new folder: `vhdl_outputs/`\n","   - Use `mkdir -p vhdl_outputs` and `mv` commands to organize output\n","\n","5. Each code block must be runnable directly in Google Colab with no Python code\n","\n","6. Clearly separate the two simulations using headings and spacing\""]},{"cell_type":"markdown","id":"3ad37272","metadata":{"id":"3ad37272"},"source":["<details open>\n","<summary><strong>üìÇ How to View Waveforms Offline Using GTKWave</strong></summary>\n","\n","Once you‚Äôve downloaded the `.vcd` files, use **GTKWave** to view them on your PC:\n","\n","</details>"]},{"cell_type":"markdown","id":"14135d5c","metadata":{"id":"14135d5c"},"source":["<details open>\n","<summary><strong>üîπ Steps:</strong></summary>\n","\n","1. Install GTKWave (Windows/Linux/Mac)\n","   - [https://gtkwave.sourceforge.net](https://gtkwave.sourceforge.net)\n","2. Open the application\n","3. Load `verilog_output.vcd` or `vhdl_output.vcd`\n","4. Add signals from the left panel to the waveform viewer\n","5. Zoom and scroll to inspect transitions\n","\n","This allows full waveform analysis even without GTKWave installed in Colab.\n","\n","</details>"]},{"cell_type":"markdown","id":"852d97c7","metadata":{"id":"852d97c7"},"source":["<details open>\n","<summary><strong>üîπ AI Prompt 6 ‚Äì Zip and Download Simulation Results</strong></summary>\n","\n","üß† **Prompt:**\n","\n","</details>"]},{"cell_type":"code","execution_count":null,"id":"88684186","metadata":{"id":"88684186"},"outputs":[],"source":["\"üí¨ Try this in Gemini in Colab\"\n","\n","Please generate a Python cell that:\n","\n","1. Zips the simulation result folders:\n","\n","   * `verilog_outputs/`\n","   * `vhdl_outputs/`\n","2. Creates a file named `hdl_outputs.zip`\n","3. Provides a download link\n","\n","Ensure this is a single Python block that runs in Colab.\""]},{"cell_type":"markdown","id":"f663544c","metadata":{"id":"f663544c"},"source":["<details open>\n","<summary><strong>üîπ AI Prompt 7 ‚Äì Generate a Complete `.ipynb` Notebook (JSON Format)</strong></summary>\n","\n","üß† **Prompt:**\n","\n","</details>"]},{"cell_type":"code","execution_count":null,"id":"c39b391a","metadata":{"id":"c39b391a"},"outputs":[],"source":["\"üí¨ Try this in GitHub Copilot\"\n","\n","Generate a full `.ipynb` Colab notebook in JSON format.\n","\n","Contents:\n","\n","1. Markdown title: \"AND, OR, NOT Logic ‚Äì Verilog and VHDL Simulation\"\n","2. Plan markdown text cell (from earlier prompt)\n","3. Tool installation bash cell\n","4. HDL module creation with `%%writefile` (Verilog + VHDL)\n","5. Testbenches with `%%writefile`\n","6. Simulations with `%%bash`\n","7. Python block to zip and download output folders\n","8. Markdown instructions to use GTKWave offline\n","9. A conclusion markdown cell (use Prompt 8 below)\""]},{"cell_type":"markdown","id":"2401b2ce","metadata":{"id":"2401b2ce"},"source":["<details open>\n","<summary><strong>üîπ AI Prompt 8 ‚Äì Generate Conclusion Section</strong></summary>\n","\n","üß† **Prompt:**\n","\n","</details>"]},{"cell_type":"code","execution_count":null,"id":"38fff64a","metadata":{"id":"38fff64a"},"outputs":[],"source":["\"üí¨ Try this in Gemini in Colab\"\n","\n","Please generate a final markdown cell summarizing this Colab notebook session.\n","\n","Structure the conclusion as:\n","\n","1. What we did in this session\n","2. Why it matters for HDL learning\n","3. What the learner can explore next\n","4. Encourage the learner to save and document their work\n","\n","Write in a warm, beginner-friendly tone.\n","Do NOT include any commands or code.\""]},{"cell_type":"markdown","id":"755c91c5","metadata":{"id":"755c91c5"},"source":["<details open>\n","<summary><strong>‚úÖ Completion Checklist</strong></summary>\n","\n","| ‚úÖ Task                                                       | Status |\n","|---------------------------------------------------------------|--------|\n","| Tools installed with proper shell comments                    | ‚¨ú     |\n","| HDL modules generated and saved to file (Verilog + VHDL)      | ‚¨ú     |\n","| Testbenches created and saved correctly                       | ‚¨ú     |\n","| Simulations executed using `%%bash` with `.vcd` outputs       | ‚¨ú     |\n","| All results zipped and downloaded                             | ‚¨ú     |\n","| Waveform viewing guide provided                               | ‚¨ú     |\n","| Notebook saved and optionally pushed to GitHub                | ‚¨ú     |\n","| Reflection and documentation created                          | ‚¨ú     |\n","\n","</details>"]},{"cell_type":"markdown","id":"b3716b9b","metadata":{"id":"b3716b9b"},"source":["<details open>\n","<summary><strong>üôè Thank You + What‚Äôs Next</strong></summary>\n","\n","Great job! You have now:\n","\n","- Installed a full HDL toolchain inside Colab\n","- Generated AND/OR/NOT logic in both HDL languages\n","- Simulated and viewed waveform outputs\n","- Created a complete AI-guided HDL design notebook\n","\n","Next time, we‚Äôll ask AI to **explain HDL syntax and architecture line by line** so you don‚Äôt just simulate ‚Äî you understand.\n","\n","</details>"]}],"metadata":{"kernelspec":{"display_name":"Python 3","language":"python","name":"python3"},"language_info":{"name":"python","version":"3.10"},"colab":{"provenance":[]}},"nbformat":4,"nbformat_minor":5}