
-- ABDIEL VICENCIO ANTONIO

library IEEE;
use IEEE.std_logic_1164.all;

entity MAS1_800 is 
    port ( A : in std_logic_vector (99 downto 0);
           Z : out std_logic_vector(99 downto 0));
end MAS1_800;

architecture arc of MAS1_800 is 

    component MAS1_100 is 
        port ( A : in std_logic_vector (99 downto 0);
               Z : out std_logic_vector(99 downto 0));
    end component;

    Component HA is
        port (  A, B : IN std_logic;
                S, Cout: out std_logic);
    end component;
    
    signal C : std_logic_vector(99 downto 0);

Begin 
    M0 : MAS1_100 port map (A, C);
    H1 : HA port map (A(1), '1', Z(0), C(0));
    H2 : HA port map (A(2), '1', Z(1), C(1));
	 
END ARC;
