

================================================================
== Vivado HLS Report for 'Adder2'
================================================================
* Date:           Sat Dec 22 00:04:26 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        MotionDetector2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.217|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    5|  8371204|    5|  8371204|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+---------+----------+-----------+-----------+-------------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |     Trip    |          |
        | Loop Name| min |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +----------+-----+---------+----------+-----------+-----------+-------------+----------+
        |- read_A  |    3|  8371202|         3|          1|          1| 1 ~ 8371200 |    yes   |
        +----------+-----+---------+----------+-----------+-----------+-------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    273|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|     302|    488|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    438|
|Register         |        -|      -|     499|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     801|   1199|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+--------------------------+---------+-------+-----+-----+
    |          Instance          |          Module          | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------+--------------------------+---------+-------+-----+-----+
    |Adder2_CONTROL_BUS_s_axi_U  |Adder2_CONTROL_BUS_s_axi  |        0|      0|  302|  488|
    +----------------------------+--------------------------+---------+-------+-----+-----+
    |Total                       |                          |        0|      0|  302|  488|
    +----------------------------+--------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |              Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |differentBytes_2_fu_278_p2               |     +    |      0|  0|  39|          32|          32|
    |in1Count_3_fu_244_p2                     |     +    |      0|  0|  30|          23|           1|
    |INPUT_STREAM_V_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |INPUT_STREAM_V_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |INPUT_STREAM_V_dest_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |INPUT_STREAM_V_dest_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |INPUT_STREAM_V_id_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |INPUT_STREAM_V_id_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |INPUT_STREAM_V_keep_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |INPUT_STREAM_V_keep_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |INPUT_STREAM_V_last_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |INPUT_STREAM_V_last_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |INPUT_STREAM_V_strb_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |INPUT_STREAM_V_strb_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |INPUT_STREAM_V_user_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |INPUT_STREAM_V_user_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |OUTPUT_STREAM_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |OUTPUT_STREAM_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |OUTPUT_STREAM_V_dest_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |OUTPUT_STREAM_V_dest_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |OUTPUT_STREAM_V_id_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |OUTPUT_STREAM_V_id_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |OUTPUT_STREAM_V_keep_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |OUTPUT_STREAM_V_keep_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |OUTPUT_STREAM_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |OUTPUT_STREAM_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |OUTPUT_STREAM_V_strb_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |OUTPUT_STREAM_V_strb_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |OUTPUT_STREAM_V_user_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |OUTPUT_STREAM_V_user_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_io                       |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io                       |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1149                        |    and   |      0|  0|   2|           1|           1|
    |INPUT_STREAM_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |INPUT_STREAM_V_dest_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |INPUT_STREAM_V_id_V_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |INPUT_STREAM_V_keep_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |INPUT_STREAM_V_last_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |INPUT_STREAM_V_strb_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |INPUT_STREAM_V_user_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |OUTPUT_STREAM_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |OUTPUT_STREAM_V_dest_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |OUTPUT_STREAM_V_id_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |OUTPUT_STREAM_V_keep_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |OUTPUT_STREAM_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |OUTPUT_STREAM_V_strb_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |OUTPUT_STREAM_V_user_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_fu_238_p2                            |   icmp   |      0|  0|  18|          23|          16|
    |ap_block_pp0_stage0_11001                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5                          |    or    |      0|  0|   2|           1|           1|
    |ap_predicate_tran4to5_state2             |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                            |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                    |          |      0|  0| 273|         143|         101|
    +-----------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |INPUT_STREAM_TDATA_blk_n                 |   9|          2|    1|          2|
    |INPUT_STREAM_V_data_V_0_data_out         |   9|          2|   32|         64|
    |INPUT_STREAM_V_data_V_0_state            |  15|          3|    2|          6|
    |INPUT_STREAM_V_dest_V_0_data_out         |   9|          2|    6|         12|
    |INPUT_STREAM_V_dest_V_0_state            |  15|          3|    2|          6|
    |INPUT_STREAM_V_id_V_0_data_out           |   9|          2|    5|         10|
    |INPUT_STREAM_V_id_V_0_state              |  15|          3|    2|          6|
    |INPUT_STREAM_V_keep_V_0_data_out         |   9|          2|    4|          8|
    |INPUT_STREAM_V_keep_V_0_state            |  15|          3|    2|          6|
    |INPUT_STREAM_V_last_V_0_data_out         |   9|          2|    1|          2|
    |INPUT_STREAM_V_last_V_0_state            |  15|          3|    2|          6|
    |INPUT_STREAM_V_strb_V_0_data_out         |   9|          2|    4|          8|
    |INPUT_STREAM_V_strb_V_0_state            |  15|          3|    2|          6|
    |INPUT_STREAM_V_user_V_0_data_out         |   9|          2|    2|          4|
    |INPUT_STREAM_V_user_V_0_state            |  15|          3|    2|          6|
    |OUTPUT_STREAM_TDATA_blk_n                |   9|          2|    1|          2|
    |OUTPUT_STREAM_V_data_V_1_data_out        |   9|          2|   32|         64|
    |OUTPUT_STREAM_V_data_V_1_state           |  15|          3|    2|          6|
    |OUTPUT_STREAM_V_dest_V_1_data_out        |   9|          2|    6|         12|
    |OUTPUT_STREAM_V_dest_V_1_state           |  15|          3|    2|          6|
    |OUTPUT_STREAM_V_id_V_1_data_out          |   9|          2|    5|         10|
    |OUTPUT_STREAM_V_id_V_1_state             |  15|          3|    2|          6|
    |OUTPUT_STREAM_V_keep_V_1_data_out        |   9|          2|    4|          8|
    |OUTPUT_STREAM_V_keep_V_1_state           |  15|          3|    2|          6|
    |OUTPUT_STREAM_V_last_V_1_data_out        |   9|          2|    1|          2|
    |OUTPUT_STREAM_V_last_V_1_state           |  15|          3|    2|          6|
    |OUTPUT_STREAM_V_strb_V_1_data_out        |   9|          2|    4|          8|
    |OUTPUT_STREAM_V_strb_V_1_state           |  15|          3|    2|          6|
    |OUTPUT_STREAM_V_user_V_1_data_out        |   9|          2|    2|          4|
    |OUTPUT_STREAM_V_user_V_1_state           |  15|          3|    2|          6|
    |ap_NS_fsm                                |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter2                  |   9|          2|    1|          2|
    |ap_phi_mux_differentBytes_phi_fu_197_p4  |   9|          2|   32|         64|
    |ap_phi_mux_in1Count_phi_fu_209_p4        |   9|          2|   23|         46|
    |differentBytes_1_reg_217                 |   9|          2|   32|         64|
    |differentBytes_reg_193                   |   9|          2|   32|         64|
    |in1Count_1_reg_228                       |   9|          2|   23|         46|
    |in1Count_reg_205                         |   9|          2|   23|         46|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 438|         92|  305|        640|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |INPUT_STREAM_V_data_V_0_payload_A   |  32|   0|   32|          0|
    |INPUT_STREAM_V_data_V_0_payload_B   |  32|   0|   32|          0|
    |INPUT_STREAM_V_data_V_0_sel_rd      |   1|   0|    1|          0|
    |INPUT_STREAM_V_data_V_0_sel_wr      |   1|   0|    1|          0|
    |INPUT_STREAM_V_data_V_0_state       |   2|   0|    2|          0|
    |INPUT_STREAM_V_dest_V_0_payload_A   |   6|   0|    6|          0|
    |INPUT_STREAM_V_dest_V_0_payload_B   |   6|   0|    6|          0|
    |INPUT_STREAM_V_dest_V_0_sel_rd      |   1|   0|    1|          0|
    |INPUT_STREAM_V_dest_V_0_sel_wr      |   1|   0|    1|          0|
    |INPUT_STREAM_V_dest_V_0_state       |   2|   0|    2|          0|
    |INPUT_STREAM_V_id_V_0_payload_A     |   5|   0|    5|          0|
    |INPUT_STREAM_V_id_V_0_payload_B     |   5|   0|    5|          0|
    |INPUT_STREAM_V_id_V_0_sel_rd        |   1|   0|    1|          0|
    |INPUT_STREAM_V_id_V_0_sel_wr        |   1|   0|    1|          0|
    |INPUT_STREAM_V_id_V_0_state         |   2|   0|    2|          0|
    |INPUT_STREAM_V_keep_V_0_payload_A   |   4|   0|    4|          0|
    |INPUT_STREAM_V_keep_V_0_payload_B   |   4|   0|    4|          0|
    |INPUT_STREAM_V_keep_V_0_sel_rd      |   1|   0|    1|          0|
    |INPUT_STREAM_V_keep_V_0_sel_wr      |   1|   0|    1|          0|
    |INPUT_STREAM_V_keep_V_0_state       |   2|   0|    2|          0|
    |INPUT_STREAM_V_last_V_0_payload_A   |   1|   0|    1|          0|
    |INPUT_STREAM_V_last_V_0_payload_B   |   1|   0|    1|          0|
    |INPUT_STREAM_V_last_V_0_sel_rd      |   1|   0|    1|          0|
    |INPUT_STREAM_V_last_V_0_sel_wr      |   1|   0|    1|          0|
    |INPUT_STREAM_V_last_V_0_state       |   2|   0|    2|          0|
    |INPUT_STREAM_V_strb_V_0_payload_A   |   4|   0|    4|          0|
    |INPUT_STREAM_V_strb_V_0_payload_B   |   4|   0|    4|          0|
    |INPUT_STREAM_V_strb_V_0_sel_rd      |   1|   0|    1|          0|
    |INPUT_STREAM_V_strb_V_0_sel_wr      |   1|   0|    1|          0|
    |INPUT_STREAM_V_strb_V_0_state       |   2|   0|    2|          0|
    |INPUT_STREAM_V_user_V_0_payload_A   |   2|   0|    2|          0|
    |INPUT_STREAM_V_user_V_0_payload_B   |   2|   0|    2|          0|
    |INPUT_STREAM_V_user_V_0_sel_rd      |   1|   0|    1|          0|
    |INPUT_STREAM_V_user_V_0_sel_wr      |   1|   0|    1|          0|
    |INPUT_STREAM_V_user_V_0_state       |   2|   0|    2|          0|
    |OUTPUT_STREAM_V_data_V_1_payload_A  |  32|   0|   32|          0|
    |OUTPUT_STREAM_V_data_V_1_payload_B  |  32|   0|   32|          0|
    |OUTPUT_STREAM_V_data_V_1_sel_rd     |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_data_V_1_sel_wr     |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_data_V_1_state      |   2|   0|    2|          0|
    |OUTPUT_STREAM_V_dest_V_1_payload_A  |   6|   0|    6|          0|
    |OUTPUT_STREAM_V_dest_V_1_payload_B  |   6|   0|    6|          0|
    |OUTPUT_STREAM_V_dest_V_1_sel_rd     |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_dest_V_1_sel_wr     |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_dest_V_1_state      |   2|   0|    2|          0|
    |OUTPUT_STREAM_V_id_V_1_payload_A    |   5|   0|    5|          0|
    |OUTPUT_STREAM_V_id_V_1_payload_B    |   5|   0|    5|          0|
    |OUTPUT_STREAM_V_id_V_1_sel_rd       |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_id_V_1_sel_wr       |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_id_V_1_state        |   2|   0|    2|          0|
    |OUTPUT_STREAM_V_keep_V_1_payload_A  |   4|   0|    4|          0|
    |OUTPUT_STREAM_V_keep_V_1_payload_B  |   4|   0|    4|          0|
    |OUTPUT_STREAM_V_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_keep_V_1_sel_wr     |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_keep_V_1_state      |   2|   0|    2|          0|
    |OUTPUT_STREAM_V_last_V_1_payload_A  |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_last_V_1_payload_B  |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_last_V_1_sel_rd     |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_last_V_1_sel_wr     |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_last_V_1_state      |   2|   0|    2|          0|
    |OUTPUT_STREAM_V_strb_V_1_payload_A  |   4|   0|    4|          0|
    |OUTPUT_STREAM_V_strb_V_1_payload_B  |   4|   0|    4|          0|
    |OUTPUT_STREAM_V_strb_V_1_sel_rd     |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_strb_V_1_sel_wr     |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_strb_V_1_state      |   2|   0|    2|          0|
    |OUTPUT_STREAM_V_user_V_1_payload_A  |   2|   0|    2|          0|
    |OUTPUT_STREAM_V_user_V_1_payload_B  |   2|   0|    2|          0|
    |OUTPUT_STREAM_V_user_V_1_sel_rd     |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_user_V_1_sel_wr     |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_user_V_1_state      |   2|   0|    2|          0|
    |ap_CS_fsm                           |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |differentBytes_1_reg_217            |  32|   0|   32|          0|
    |differentBytes_2_reg_334            |  32|   0|   32|          0|
    |differentBytes_reg_193              |  32|   0|   32|          0|
    |in1Count_1_reg_228                  |  23|   0|   23|          0|
    |in1Count_3_reg_293                  |  23|   0|   23|          0|
    |in1Count_reg_205                    |  23|   0|   23|          0|
    |tmp_data_V_reg_299                  |  32|   0|   32|          0|
    |tmp_dest_V_reg_329                  |   6|   0|    6|          0|
    |tmp_id_V_reg_324                    |   5|   0|    5|          0|
    |tmp_keep_V_reg_304                  |   4|   0|    4|          0|
    |tmp_last_V_reg_319                  |   1|   0|    1|          0|
    |tmp_reg_289                         |   1|   0|    1|          0|
    |tmp_reg_289_pp0_iter1_reg           |   1|   0|    1|          0|
    |tmp_strb_V_reg_309                  |   4|   0|    4|          0|
    |tmp_user_V_reg_314                  |   2|   0|    2|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 499|   0|  499|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------+-----+-----+------------+------------------------+--------------+
|s_axi_CONTROL_BUS_AWVALID  |  in |    1|    s_axi   |       CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_AWREADY  | out |    1|    s_axi   |       CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_AWADDR   |  in |    7|    s_axi   |       CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_WVALID   |  in |    1|    s_axi   |       CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_WREADY   | out |    1|    s_axi   |       CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_WDATA    |  in |   32|    s_axi   |       CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_WSTRB    |  in |    4|    s_axi   |       CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_ARVALID  |  in |    1|    s_axi   |       CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_ARREADY  | out |    1|    s_axi   |       CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_ARADDR   |  in |    7|    s_axi   |       CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_RVALID   | out |    1|    s_axi   |       CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_RREADY   |  in |    1|    s_axi   |       CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_RDATA    | out |   32|    s_axi   |       CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_RRESP    | out |    2|    s_axi   |       CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_BVALID   | out |    1|    s_axi   |       CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_BREADY   |  in |    1|    s_axi   |       CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_BRESP    | out |    2|    s_axi   |       CONTROL_BUS      |    scalar    |
|ap_clk                     |  in |    1| ap_ctrl_hs |         Adder2         | return value |
|ap_rst_n                   |  in |    1| ap_ctrl_hs |         Adder2         | return value |
|interrupt                  | out |    1| ap_ctrl_hs |         Adder2         | return value |
|INPUT_STREAM_TDATA         |  in |   32|    axis    |  INPUT_STREAM_V_data_V |    pointer   |
|INPUT_STREAM_TVALID        |  in |    1|    axis    |  INPUT_STREAM_V_dest_V |    pointer   |
|INPUT_STREAM_TREADY        | out |    1|    axis    |  INPUT_STREAM_V_dest_V |    pointer   |
|INPUT_STREAM_TDEST         |  in |    6|    axis    |  INPUT_STREAM_V_dest_V |    pointer   |
|INPUT_STREAM_TKEEP         |  in |    4|    axis    |  INPUT_STREAM_V_keep_V |    pointer   |
|INPUT_STREAM_TSTRB         |  in |    4|    axis    |  INPUT_STREAM_V_strb_V |    pointer   |
|INPUT_STREAM_TUSER         |  in |    2|    axis    |  INPUT_STREAM_V_user_V |    pointer   |
|INPUT_STREAM_TLAST         |  in |    1|    axis    |  INPUT_STREAM_V_last_V |    pointer   |
|INPUT_STREAM_TID           |  in |    5|    axis    |   INPUT_STREAM_V_id_V  |    pointer   |
|OUTPUT_STREAM_TDATA        | out |   32|    axis    | OUTPUT_STREAM_V_data_V |    pointer   |
|OUTPUT_STREAM_TVALID       | out |    1|    axis    | OUTPUT_STREAM_V_dest_V |    pointer   |
|OUTPUT_STREAM_TREADY       |  in |    1|    axis    | OUTPUT_STREAM_V_dest_V |    pointer   |
|OUTPUT_STREAM_TDEST        | out |    6|    axis    | OUTPUT_STREAM_V_dest_V |    pointer   |
|OUTPUT_STREAM_TKEEP        | out |    4|    axis    | OUTPUT_STREAM_V_keep_V |    pointer   |
|OUTPUT_STREAM_TSTRB        | out |    4|    axis    | OUTPUT_STREAM_V_strb_V |    pointer   |
|OUTPUT_STREAM_TUSER        | out |    2|    axis    | OUTPUT_STREAM_V_user_V |    pointer   |
|OUTPUT_STREAM_TLAST        | out |    1|    axis    | OUTPUT_STREAM_V_last_V |    pointer   |
|OUTPUT_STREAM_TID          | out |    5|    axis    |  OUTPUT_STREAM_V_id_V  |    pointer   |
+---------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / (!tmp) | (tmp & tmp_last_V)
	2  / (tmp & !tmp_last_V)
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %agg_result_a), !map !68"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %agg_result_b), !map !72"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %agg_result_c), !map !76"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %agg_result_d), !map !80"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %agg_result_e), !map !84"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %agg_result_f), !map !88"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %INPUT_STREAM_V_data_V), !map !92"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %INPUT_STREAM_V_keep_V), !map !96"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %INPUT_STREAM_V_strb_V), !map !100"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %INPUT_STREAM_V_user_V), !map !104"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_last_V), !map !108"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %INPUT_STREAM_V_id_V), !map !112"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %INPUT_STREAM_V_dest_V), !map !116"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %OUTPUT_STREAM_V_data_V), !map !120"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %OUTPUT_STREAM_V_keep_V), !map !124"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %OUTPUT_STREAM_V_strb_V), !map !128"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %OUTPUT_STREAM_V_user_V), !map !132"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_last_V), !map !136"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %OUTPUT_STREAM_V_id_V), !map !140"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %OUTPUT_STREAM_V_dest_V), !map !144"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %searched), !map !148"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @Adder2_str) nounwind"   --->   Operation 27 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %searched, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [MotionDetector2/main.cpp:28]   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [MotionDetector2/main.cpp:29]   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %agg_result_a, i32* %agg_result_b, i32* %agg_result_c, i32* %agg_result_d, i32* %agg_result_e, i32* %agg_result_f, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [MotionDetector2/main.cpp:29]   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %INPUT_STREAM_V_data_V, i4* %INPUT_STREAM_V_keep_V, i4* %INPUT_STREAM_V_strb_V, i2* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i5* %INPUT_STREAM_V_id_V, i6* %INPUT_STREAM_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [13 x i8]* @p_str5, [1 x i8]* @p_str1) nounwind" [MotionDetector2/main.cpp:31]   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %OUTPUT_STREAM_V_data_V, i4* %OUTPUT_STREAM_V_keep_V, i4* %OUTPUT_STREAM_V_strb_V, i2* %OUTPUT_STREAM_V_user_V, i1* %OUTPUT_STREAM_V_last_V, i5* %OUTPUT_STREAM_V_id_V, i6* %OUTPUT_STREAM_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [14 x i8]* @p_str6, [1 x i8]* @p_str1) nounwind" [MotionDetector2/main.cpp:32]   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.76ns)   --->   "br label %0" [MotionDetector2/main.cpp:47]   --->   Operation 33 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.21>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%differentBytes = phi i32 [ 0, %arrayctor.loop1.preheader ], [ %differentBytes_2, %1 ]"   --->   Operation 34 'phi' 'differentBytes' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%in1Count = phi i23 [ 0, %arrayctor.loop1.preheader ], [ %in1Count_3, %1 ]"   --->   Operation 35 'phi' 'in1Count' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (2.44ns)   --->   "%tmp = icmp ult i23 %in1Count, -17408" [MotionDetector2/main.cpp:47]   --->   Operation 36 'icmp' 'tmp' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 8371200, i64 4185600)"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (2.28ns)   --->   "%in1Count_3 = add i23 %in1Count, 1" [MotionDetector2/main.cpp:59]   --->   Operation 38 'add' 'in1Count_3' <Predicate = true> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.76ns)   --->   "br i1 %tmp, label %._crit_edge, label %.loopexit" [MotionDetector2/main.cpp:47]   --->   Operation 39 'br' <Predicate = true> <Delay = 1.76>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%empty_9 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %INPUT_STREAM_V_data_V, i4* %INPUT_STREAM_V_keep_V, i4* %INPUT_STREAM_V_strb_V, i2* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i5* %INPUT_STREAM_V_id_V, i6* %INPUT_STREAM_V_dest_V)" [MotionDetector2/main.cpp:49]   --->   Operation 40 'read' 'empty_9' <Predicate = (tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_9, 0" [MotionDetector2/main.cpp:49]   --->   Operation 41 'extractvalue' 'tmp_data_V' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_9, 1" [MotionDetector2/main.cpp:49]   --->   Operation 42 'extractvalue' 'tmp_keep_V' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_9, 2" [MotionDetector2/main.cpp:49]   --->   Operation 43 'extractvalue' 'tmp_strb_V' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_9, 3" [MotionDetector2/main.cpp:49]   --->   Operation 44 'extractvalue' 'tmp_user_V' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_9, 4" [MotionDetector2/main.cpp:49]   --->   Operation 45 'extractvalue' 'tmp_last_V' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_9, 5" [MotionDetector2/main.cpp:49]   --->   Operation 46 'extractvalue' 'tmp_id_V' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_9, 6" [MotionDetector2/main.cpp:49]   --->   Operation 47 'extractvalue' 'tmp_dest_V' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (2.55ns)   --->   "%differentBytes_2 = add i32 %tmp_data_V, %differentBytes" [MotionDetector2/main.cpp:51]   --->   Operation 48 'add' 'differentBytes_2' <Predicate = (tmp)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 49 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %OUTPUT_STREAM_V_data_V, i4* %OUTPUT_STREAM_V_keep_V, i4* %OUTPUT_STREAM_V_strb_V, i2* %OUTPUT_STREAM_V_user_V, i1* %OUTPUT_STREAM_V_last_V, i5* %OUTPUT_STREAM_V_id_V, i6* %OUTPUT_STREAM_V_dest_V, i32 %tmp_data_V, i4 %tmp_keep_V, i4 %tmp_strb_V, i2 %tmp_user_V, i1 %tmp_last_V, i5 %tmp_id_V, i6 %tmp_dest_V)" [MotionDetector2/main.cpp:64]   --->   Operation 49 'write' <Predicate = (tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 50 [1/1] (1.76ns)   --->   "br i1 %tmp_last_V, label %.loopexit, label %1" [MotionDetector2/main.cpp:66]   --->   Operation 50 'br' <Predicate = (tmp)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str7) nounwind" [MotionDetector2/main.cpp:47]   --->   Operation 51 'specloopname' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [MotionDetector2/main.cpp:47]   --->   Operation 52 'specregionbegin' 'tmp_1' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [MotionDetector2/main.cpp:48]   --->   Operation 53 'specpipeline' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 54 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %OUTPUT_STREAM_V_data_V, i4* %OUTPUT_STREAM_V_keep_V, i4* %OUTPUT_STREAM_V_strb_V, i2* %OUTPUT_STREAM_V_user_V, i1* %OUTPUT_STREAM_V_last_V, i5* %OUTPUT_STREAM_V_id_V, i6* %OUTPUT_STREAM_V_dest_V, i32 %tmp_data_V, i4 %tmp_keep_V, i4 %tmp_strb_V, i2 %tmp_user_V, i1 %tmp_last_V, i5 %tmp_id_V, i6 %tmp_dest_V)" [MotionDetector2/main.cpp:64]   --->   Operation 54 'write' <Predicate = (tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_1)" [MotionDetector2/main.cpp:72]   --->   Operation 55 'specregionend' 'empty_10' <Predicate = (tmp & !tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "br label %0" [MotionDetector2/main.cpp:47]   --->   Operation 56 'br' <Predicate = (tmp & !tmp_last_V)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%differentBytes_1 = phi i32 [ %differentBytes, %0 ], [ %differentBytes_2, %._crit_edge ]"   --->   Operation 57 'phi' 'differentBytes_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%in1Count_1 = phi i23 [ %in1Count, %0 ], [ %in1Count_3, %._crit_edge ]"   --->   Operation 58 'phi' 'in1Count_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%in1Count_1_cast = zext i23 %in1Count_1 to i32" [MotionDetector2/main.cpp:75]   --->   Operation 59 'zext' 'in1Count_1_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %agg_result_a, i32 %differentBytes_1)" [MotionDetector2/main.cpp:76]   --->   Operation 60 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 61 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %agg_result_b, i32 %in1Count_1_cast)" [MotionDetector2/main.cpp:77]   --->   Operation 61 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 62 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %agg_result_c, i32 2748)" [MotionDetector2/main.cpp:78]   --->   Operation 62 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 63 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %agg_result_d, i32 0)" [MotionDetector2/main.cpp:79]   --->   Operation 63 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 64 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %agg_result_e, i32 0)" [MotionDetector2/main.cpp:80]   --->   Operation 64 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 65 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %agg_result_f, i32 1936)" [MotionDetector2/main.cpp:81]   --->   Operation 65 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "ret void" [MotionDetector2/main.cpp:82]   --->   Operation 66 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ agg_result_a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ agg_result_b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ agg_result_c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ agg_result_d]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ agg_result_e]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ agg_result_f]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ INPUT_STREAM_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ searched]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6       (specbitsmap      ) [ 000000]
StgValue_7       (specbitsmap      ) [ 000000]
StgValue_8       (specbitsmap      ) [ 000000]
StgValue_9       (specbitsmap      ) [ 000000]
StgValue_10      (specbitsmap      ) [ 000000]
StgValue_11      (specbitsmap      ) [ 000000]
StgValue_12      (specbitsmap      ) [ 000000]
StgValue_13      (specbitsmap      ) [ 000000]
StgValue_14      (specbitsmap      ) [ 000000]
StgValue_15      (specbitsmap      ) [ 000000]
StgValue_16      (specbitsmap      ) [ 000000]
StgValue_17      (specbitsmap      ) [ 000000]
StgValue_18      (specbitsmap      ) [ 000000]
StgValue_19      (specbitsmap      ) [ 000000]
StgValue_20      (specbitsmap      ) [ 000000]
StgValue_21      (specbitsmap      ) [ 000000]
StgValue_22      (specbitsmap      ) [ 000000]
StgValue_23      (specbitsmap      ) [ 000000]
StgValue_24      (specbitsmap      ) [ 000000]
StgValue_25      (specbitsmap      ) [ 000000]
StgValue_26      (specbitsmap      ) [ 000000]
StgValue_27      (spectopmodule    ) [ 000000]
StgValue_28      (specinterface    ) [ 000000]
StgValue_29      (specinterface    ) [ 000000]
StgValue_30      (specinterface    ) [ 000000]
StgValue_31      (specinterface    ) [ 000000]
StgValue_32      (specinterface    ) [ 000000]
StgValue_33      (br               ) [ 011110]
differentBytes   (phi              ) [ 001101]
in1Count         (phi              ) [ 001101]
tmp              (icmp             ) [ 001110]
empty            (speclooptripcount) [ 000000]
in1Count_3       (add              ) [ 011111]
StgValue_39      (br               ) [ 001111]
empty_9          (read             ) [ 000000]
tmp_data_V       (extractvalue     ) [ 001110]
tmp_keep_V       (extractvalue     ) [ 001110]
tmp_strb_V       (extractvalue     ) [ 001110]
tmp_user_V       (extractvalue     ) [ 001110]
tmp_last_V       (extractvalue     ) [ 001110]
tmp_id_V         (extractvalue     ) [ 001110]
tmp_dest_V       (extractvalue     ) [ 001110]
differentBytes_2 (add              ) [ 011111]
StgValue_50      (br               ) [ 001111]
StgValue_51      (specloopname     ) [ 000000]
tmp_1            (specregionbegin  ) [ 000000]
StgValue_53      (specpipeline     ) [ 000000]
StgValue_54      (write            ) [ 000000]
empty_10         (specregionend    ) [ 000000]
StgValue_56      (br               ) [ 011110]
differentBytes_1 (phi              ) [ 000001]
in1Count_1       (phi              ) [ 000001]
in1Count_1_cast  (zext             ) [ 000000]
StgValue_60      (write            ) [ 000000]
StgValue_61      (write            ) [ 000000]
StgValue_62      (write            ) [ 000000]
StgValue_63      (write            ) [ 000000]
StgValue_64      (write            ) [ 000000]
StgValue_65      (write            ) [ 000000]
StgValue_66      (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="agg_result_a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="agg_result_b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_b"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="agg_result_c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_c"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="agg_result_d">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_d"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="agg_result_e">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_e"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="agg_result_f">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_f"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="INPUT_STREAM_V_data_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="INPUT_STREAM_V_keep_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="INPUT_STREAM_V_strb_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="INPUT_STREAM_V_user_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="INPUT_STREAM_V_last_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="INPUT_STREAM_V_id_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="INPUT_STREAM_V_dest_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="OUTPUT_STREAM_V_data_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="OUTPUT_STREAM_V_keep_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="OUTPUT_STREAM_V_strb_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="OUTPUT_STREAM_V_user_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="OUTPUT_STREAM_V_last_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="OUTPUT_STREAM_V_id_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="OUTPUT_STREAM_V_dest_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="searched">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="searched"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Adder2_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="empty_9_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="54" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="4" slack="0"/>
<pin id="108" dir="0" index="3" bw="4" slack="0"/>
<pin id="109" dir="0" index="4" bw="2" slack="0"/>
<pin id="110" dir="0" index="5" bw="1" slack="0"/>
<pin id="111" dir="0" index="6" bw="5" slack="0"/>
<pin id="112" dir="0" index="7" bw="6" slack="0"/>
<pin id="113" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_9/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="0" index="2" bw="4" slack="0"/>
<pin id="126" dir="0" index="3" bw="4" slack="0"/>
<pin id="127" dir="0" index="4" bw="2" slack="0"/>
<pin id="128" dir="0" index="5" bw="1" slack="0"/>
<pin id="129" dir="0" index="6" bw="5" slack="0"/>
<pin id="130" dir="0" index="7" bw="6" slack="0"/>
<pin id="131" dir="0" index="8" bw="32" slack="1"/>
<pin id="132" dir="0" index="9" bw="4" slack="1"/>
<pin id="133" dir="0" index="10" bw="4" slack="1"/>
<pin id="134" dir="0" index="11" bw="2" slack="1"/>
<pin id="135" dir="0" index="12" bw="1" slack="1"/>
<pin id="136" dir="0" index="13" bw="5" slack="1"/>
<pin id="137" dir="0" index="14" bw="6" slack="1"/>
<pin id="138" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_49/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="StgValue_60_write_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="0" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="0"/>
<pin id="150" dir="0" index="2" bw="32" slack="0"/>
<pin id="151" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_60/5 "/>
</bind>
</comp>

<comp id="154" class="1004" name="StgValue_61_write_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="0" index="2" bw="23" slack="0"/>
<pin id="158" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_61/5 "/>
</bind>
</comp>

<comp id="161" class="1004" name="StgValue_62_write_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="0" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="0" index="2" bw="13" slack="0"/>
<pin id="165" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_62/5 "/>
</bind>
</comp>

<comp id="169" class="1004" name="StgValue_63_write_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="0" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="0"/>
<pin id="172" dir="0" index="2" bw="1" slack="0"/>
<pin id="173" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_63/5 "/>
</bind>
</comp>

<comp id="177" class="1004" name="StgValue_64_write_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="0" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="0" index="2" bw="1" slack="0"/>
<pin id="181" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_64/5 "/>
</bind>
</comp>

<comp id="185" class="1004" name="StgValue_65_write_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="0" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="0" index="2" bw="12" slack="0"/>
<pin id="189" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_65/5 "/>
</bind>
</comp>

<comp id="193" class="1005" name="differentBytes_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="1"/>
<pin id="195" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="differentBytes (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="differentBytes_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="1"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="32" slack="0"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="differentBytes/2 "/>
</bind>
</comp>

<comp id="205" class="1005" name="in1Count_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="23" slack="1"/>
<pin id="207" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="in1Count (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="in1Count_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="23" slack="0"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in1Count/2 "/>
</bind>
</comp>

<comp id="217" class="1005" name="differentBytes_1_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="219" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="differentBytes_1 (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="differentBytes_1_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="3"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="32" slack="3"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="differentBytes_1/5 "/>
</bind>
</comp>

<comp id="228" class="1005" name="in1Count_1_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="23" slack="2147483647"/>
<pin id="230" dir="1" index="1" bw="23" slack="2147483647"/>
</pin_list>
<bind>
<opset="in1Count_1 (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="in1Count_1_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="23" slack="3"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="23" slack="3"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in1Count_1/5 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="23" slack="0"/>
<pin id="240" dir="0" index="1" bw="23" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="in1Count_3_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="23" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in1Count_3/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_data_V_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="54" slack="0"/>
<pin id="252" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_keep_V_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="54" slack="0"/>
<pin id="256" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_strb_V_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="54" slack="0"/>
<pin id="260" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_user_V_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="54" slack="0"/>
<pin id="264" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_last_V_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="54" slack="0"/>
<pin id="268" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_id_V_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="54" slack="0"/>
<pin id="272" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_dest_V_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="54" slack="0"/>
<pin id="276" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="differentBytes_2_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="differentBytes_2/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="in1Count_1_cast_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="23" slack="0"/>
<pin id="286" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="in1Count_1_cast/5 "/>
</bind>
</comp>

<comp id="289" class="1005" name="tmp_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="1"/>
<pin id="291" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="293" class="1005" name="in1Count_3_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="23" slack="0"/>
<pin id="295" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opset="in1Count_3 "/>
</bind>
</comp>

<comp id="299" class="1005" name="tmp_data_V_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="304" class="1005" name="tmp_keep_V_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="4" slack="1"/>
<pin id="306" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="309" class="1005" name="tmp_strb_V_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="1"/>
<pin id="311" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="314" class="1005" name="tmp_user_V_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="2" slack="1"/>
<pin id="316" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="319" class="1005" name="tmp_last_V_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="1"/>
<pin id="321" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="324" class="1005" name="tmp_id_V_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="5" slack="1"/>
<pin id="326" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="329" class="1005" name="tmp_dest_V_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="6" slack="1"/>
<pin id="331" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="334" class="1005" name="differentBytes_2_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="differentBytes_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="114"><net_src comp="82" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="14" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="117"><net_src comp="16" pin="0"/><net_sink comp="104" pin=3"/></net>

<net id="118"><net_src comp="18" pin="0"/><net_sink comp="104" pin=4"/></net>

<net id="119"><net_src comp="20" pin="0"/><net_sink comp="104" pin=5"/></net>

<net id="120"><net_src comp="22" pin="0"/><net_sink comp="104" pin=6"/></net>

<net id="121"><net_src comp="24" pin="0"/><net_sink comp="104" pin=7"/></net>

<net id="139"><net_src comp="84" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="140"><net_src comp="26" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="141"><net_src comp="28" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="142"><net_src comp="30" pin="0"/><net_sink comp="122" pin=3"/></net>

<net id="143"><net_src comp="32" pin="0"/><net_sink comp="122" pin=4"/></net>

<net id="144"><net_src comp="34" pin="0"/><net_sink comp="122" pin=5"/></net>

<net id="145"><net_src comp="36" pin="0"/><net_sink comp="122" pin=6"/></net>

<net id="146"><net_src comp="38" pin="0"/><net_sink comp="122" pin=7"/></net>

<net id="152"><net_src comp="98" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="0" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="98" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="2" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="98" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="4" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="100" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="174"><net_src comp="98" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="6" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="52" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="182"><net_src comp="98" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="8" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="52" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="190"><net_src comp="98" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="10" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="102" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="196"><net_src comp="52" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="193" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="197" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="208"><net_src comp="68" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="209" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="226"><net_src comp="193" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="220" pin="4"/><net_sink comp="147" pin=2"/></net>

<net id="237"><net_src comp="205" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="242"><net_src comp="209" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="70" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="209" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="80" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="253"><net_src comp="104" pin="8"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="104" pin="8"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="104" pin="8"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="104" pin="8"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="104" pin="8"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="104" pin="8"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="104" pin="8"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="250" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="197" pin="4"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="231" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="292"><net_src comp="238" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="244" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="298"><net_src comp="293" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="302"><net_src comp="250" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="122" pin=8"/></net>

<net id="307"><net_src comp="254" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="122" pin=9"/></net>

<net id="312"><net_src comp="258" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="122" pin=10"/></net>

<net id="317"><net_src comp="262" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="122" pin=11"/></net>

<net id="322"><net_src comp="266" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="122" pin=12"/></net>

<net id="327"><net_src comp="270" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="122" pin=13"/></net>

<net id="332"><net_src comp="274" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="122" pin=14"/></net>

<net id="337"><net_src comp="278" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="339"><net_src comp="334" pin="1"/><net_sink comp="220" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: agg_result_a | {5 }
	Port: agg_result_b | {5 }
	Port: agg_result_c | {5 }
	Port: agg_result_d | {5 }
	Port: agg_result_e | {5 }
	Port: agg_result_f | {5 }
	Port: OUTPUT_STREAM_V_data_V | {4 }
	Port: OUTPUT_STREAM_V_keep_V | {4 }
	Port: OUTPUT_STREAM_V_strb_V | {4 }
	Port: OUTPUT_STREAM_V_user_V | {4 }
	Port: OUTPUT_STREAM_V_last_V | {4 }
	Port: OUTPUT_STREAM_V_id_V | {4 }
	Port: OUTPUT_STREAM_V_dest_V | {4 }
 - Input state : 
	Port: Adder2 : INPUT_STREAM_V_data_V | {2 }
	Port: Adder2 : INPUT_STREAM_V_keep_V | {2 }
	Port: Adder2 : INPUT_STREAM_V_strb_V | {2 }
	Port: Adder2 : INPUT_STREAM_V_user_V | {2 }
	Port: Adder2 : INPUT_STREAM_V_last_V | {2 }
	Port: Adder2 : INPUT_STREAM_V_id_V | {2 }
	Port: Adder2 : INPUT_STREAM_V_dest_V | {2 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		in1Count_3 : 1
		StgValue_39 : 2
		differentBytes_2 : 1
	State 3
	State 4
		empty_10 : 1
	State 5
		in1Count_1_cast : 1
		StgValue_60 : 1
		StgValue_61 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|    add   |     in1Count_3_fu_244    |    0    |    30   |
|          |  differentBytes_2_fu_278 |    0    |    39   |
|----------|--------------------------|---------|---------|
|   icmp   |        tmp_fu_238        |    0    |    18   |
|----------|--------------------------|---------|---------|
|   read   |    empty_9_read_fu_104   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     grp_write_fu_122     |    0    |    0    |
|          | StgValue_60_write_fu_147 |    0    |    0    |
|          | StgValue_61_write_fu_154 |    0    |    0    |
|   write  | StgValue_62_write_fu_161 |    0    |    0    |
|          | StgValue_63_write_fu_169 |    0    |    0    |
|          | StgValue_64_write_fu_177 |    0    |    0    |
|          | StgValue_65_write_fu_185 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     tmp_data_V_fu_250    |    0    |    0    |
|          |     tmp_keep_V_fu_254    |    0    |    0    |
|          |     tmp_strb_V_fu_258    |    0    |    0    |
|extractvalue|     tmp_user_V_fu_262    |    0    |    0    |
|          |     tmp_last_V_fu_266    |    0    |    0    |
|          |      tmp_id_V_fu_270     |    0    |    0    |
|          |     tmp_dest_V_fu_274    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |  in1Count_1_cast_fu_284  |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    87   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|differentBytes_1_reg_217|   32   |
|differentBytes_2_reg_334|   32   |
| differentBytes_reg_193 |   32   |
|   in1Count_1_reg_228   |   23   |
|   in1Count_3_reg_293   |   23   |
|    in1Count_reg_205    |   23   |
|   tmp_data_V_reg_299   |   32   |
|   tmp_dest_V_reg_329   |    6   |
|    tmp_id_V_reg_324    |    5   |
|   tmp_keep_V_reg_304   |    4   |
|   tmp_last_V_reg_319   |    1   |
|       tmp_reg_289      |    1   |
|   tmp_strb_V_reg_309   |    4   |
|   tmp_user_V_reg_314   |    2   |
+------------------------+--------+
|          Total         |   220  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
| differentBytes_reg_193 |  p0  |   2  |  32  |   64   ||    9    |
|    in1Count_reg_205    |  p0  |   2  |  23  |   46   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   110  ||  3.538  ||    18   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   87   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   220  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   220  |   105  |
+-----------+--------+--------+--------+
