Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr 10 16:01:00 2024
| Host         : StevenKlaus running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file addsub_4bit_timing_summary_routed.rpt -pb addsub_4bit_timing_summary_routed.pb -rpx addsub_4bit_timing_summary_routed.rpx -warn_on_violation
| Design       : addsub_4bit
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ctrl
                            (input port)
  Destination:            s[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.904ns  (logic 5.312ns (48.714%)  route 5.592ns (51.286%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U3                                                0.000     0.000 r  ctrl (IN)
                         net (fo=0)                   0.000     0.000    ctrl
    U3                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  ctrl_IBUF_inst/O
                         net (fo=5, routed)           1.865     3.383    ctrl_IBUF
    SLICE_X65Y23         LUT5 (Prop_lut5_I2_O)        0.124     3.507 r  s_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.691     4.197    co1
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     4.321 r  s_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.037     7.358    s_OBUF[2]
    G4                   OBUF (Prop_obuf_I_O)         3.546    10.904 r  s_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.904    s[2]
    G4                                                                r  s[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl
                            (input port)
  Destination:            s[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.893ns  (logic 5.301ns (48.666%)  route 5.592ns (51.334%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U3                                                0.000     0.000 r  ctrl (IN)
                         net (fo=0)                   0.000     0.000    ctrl
    U3                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  ctrl_IBUF_inst/O
                         net (fo=5, routed)           1.865     3.383    ctrl_IBUF
    SLICE_X65Y23         LUT5 (Prop_lut5_I2_O)        0.124     3.507 r  s_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.686     4.192    co1
    SLICE_X65Y23         LUT6 (Prop_lut6_I4_O)        0.124     4.316 r  s_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.041     7.358    s_OBUF[3]
    F6                   OBUF (Prop_obuf_I_O)         3.535    10.893 r  s_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.893    s[3]
    F6                                                                r  s[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl
                            (input port)
  Destination:            co
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.267ns  (logic 5.296ns (51.586%)  route 4.970ns (48.414%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U3                                                0.000     0.000 r  ctrl (IN)
                         net (fo=0)                   0.000     0.000    ctrl
    U3                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  ctrl_IBUF_inst/O
                         net (fo=5, routed)           1.865     3.383    ctrl_IBUF
    SLICE_X65Y23         LUT5 (Prop_lut5_I2_O)        0.124     3.507 r  s_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.285     3.791    co1
    SLICE_X65Y23         LUT6 (Prop_lut6_I3_O)        0.124     3.915 r  co_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.821     6.736    co_OBUF
    H4                   OBUF (Prop_obuf_I_O)         3.530    10.267 r  co_OBUF_inst/O
                         net (fo=0)                   0.000    10.267    co
    H4                                                                r  co (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl
                            (input port)
  Destination:            s[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.178ns  (logic 5.413ns (53.184%)  route 4.765ns (46.816%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U3                                                0.000     0.000 r  ctrl (IN)
                         net (fo=0)                   0.000     0.000    ctrl
    U3                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  ctrl_IBUF_inst/O
                         net (fo=5, routed)           1.865     3.383    ctrl_IBUF
    SLICE_X65Y23         LUT5 (Prop_lut5_I3_O)        0.152     3.535 r  s_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.900     6.435    s_OBUF[1]
    G3                   OBUF (Prop_obuf_I_O)         3.743    10.178 r  s_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.178    s[1]
    G3                                                                r  s[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            s[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.202ns  (logic 5.121ns (55.656%)  route 4.080ns (44.344%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P2                                                0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    P2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           1.421     2.890    a_IBUF[0]
    SLICE_X64Y23         LUT2 (Prop_lut2_I1_O)        0.124     3.014 r  s_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.659     5.673    s_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         3.528     9.202 r  s_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.202    s[0]
    J4                                                                r  s[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            co
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.704ns  (logic 1.502ns (55.558%)  route 1.202ns (44.442%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P5                                                0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    P5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  a_IBUF[3]_inst/O
                         net (fo=2, routed)           0.349     0.574    a_IBUF[3]
    SLICE_X65Y23         LUT6 (Prop_lut6_I0_O)        0.045     0.619 r  co_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.853     1.472    co_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.231     2.704 r  co_OBUF_inst/O
                         net (fo=0)                   0.000     2.704    co
    H4                                                                r  co (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            s[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.778ns  (logic 1.509ns (54.302%)  route 1.270ns (45.698%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R1                                                0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    R1                   IBUF (Prop_ibuf_I_O)         0.234     0.234 r  b_IBUF[0]_inst/O
                         net (fo=3, routed)           0.519     0.754    b_IBUF[0]
    SLICE_X64Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.799 r  s_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.750     1.549    s_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.229     2.778 r  s_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.778    s[0]
    J4                                                                r  s[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            s[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.805ns  (logic 1.516ns (54.038%)  route 1.289ns (45.962%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P4                                                0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    P4                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  a_IBUF[2]_inst/O
                         net (fo=3, routed)           0.352     0.587    a_IBUF[2]
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.045     0.632 r  s_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.937     1.569    s_OBUF[3]
    F6                   OBUF (Prop_obuf_I_O)         1.236     2.805 r  s_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.805    s[3]
    F6                                                                r  s[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            s[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.806ns  (logic 1.526ns (54.393%)  route 1.280ns (45.607%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P4                                                0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    P4                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  a_IBUF[2]_inst/O
                         net (fo=3, routed)           0.355     0.590    a_IBUF[2]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.045     0.635 r  s_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.925     1.559    s_OBUF[2]
    G4                   OBUF (Prop_obuf_I_O)         1.247     2.806 r  s_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.806    s[2]
    G4                                                                r  s[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            s[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.870ns  (logic 1.589ns (55.358%)  route 1.281ns (44.642%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P2                                                0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    P2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           0.406     0.643    a_IBUF[0]
    SLICE_X65Y23         LUT5 (Prop_lut5_I4_O)        0.048     0.691 r  s_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.875     1.566    s_OBUF[1]
    G3                   OBUF (Prop_obuf_I_O)         1.304     2.870 r  s_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.870    s[1]
    G3                                                                r  s[1] (OUT)
  -------------------------------------------------------------------    -------------------





