I 000051 55 1567          1480880044618 behavioral
(_unit VHDL (ram 0 8(behavioral 0 18))
	(_version vc6)
	(_time 1480880044619 2016.12.04 14:34:04)
	(_source (\./../src/DataMemory.vhd\))
	(_parameters tan)
	(_code e6e3b2b5e1b1e6f1e6e2f7bce3e1e4e0e7e0b2e1e4)
	(_ent
		(_time 1480879967167)
	)
	(_object
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_port (_int WE -1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int address 0 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13(_array -1 ((_dto i 15 i 0)))))
		(_port (_int DataIn 1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~124 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int DataOut 2 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ram_type 0 20(_array 3 ((_to i 0 i 255)))))
		(_sig (_int memory 4 0 21(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 22(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int read_address 5 0 22(_arch(_uni))))
		(_prcs
			(RamProc(_arch 0 0 26(_prcs (_trgt(5)(6))(_sens(0)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__36(_arch 1 0 36(_assignment (_trgt(4))(_sens(5)(6))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 2 -1)
)
I 000051 55 1001          1481063059114 Structural
(_unit VHDL (multiplexer_2to1 0 34(structural 0 42))
	(_version vc6)
	(_time 1481063059115 2016.12.06 17:24:19)
	(_source (\./../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code 6f3d6f6e3c3868786a6b76343e693c696a6867696a)
	(_ent
		(_time 1481063059111)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2}~12 0 36(_array -1 ((_to i 0 i 2)))))
		(_port (_int S 0 0 36(_ent(_in))))
		(_port (_int MemRead -1 0 37(_ent(_out))))
		(_port (_int MemToReg -1 0 37(_ent(_out))))
		(_port (_int MemWrite -1 0 37(_ent(_out))))
		(_port (_int ALUsource -1 0 37(_ent(_out))))
		(_port (_int RegWrite -1 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 38(_array -1 ((_dto i 2 i 0)))))
		(_port (_int ALUop 1 0 38(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment (_trgt(6(2)))(_sens(0(2))(0(1))(0(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 1 -1)
)
V 000051 55 1573          1481063843747 Structural
(_unit VHDL (multiplexer_2to1 0 34(structural 0 42))
	(_version vc6)
	(_time 1481063843748 2016.12.06 17:37:23)
	(_source (\./../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code 60323261653767776532793b316633666567686665)
	(_ent
		(_time 1481063059110)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2}~12 0 36(_array -1 ((_to i 0 i 2)))))
		(_port (_int S 0 0 36(_ent(_in))))
		(_port (_int MemRead -1 0 37(_ent(_out))))
		(_port (_int MemToReg -1 0 37(_ent(_out))))
		(_port (_int MemWrite -1 0 37(_ent(_out))))
		(_port (_int ALUsource -1 0 37(_ent(_out))))
		(_port (_int RegWrite -1 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 38(_array -1 ((_dto i 2 i 0)))))
		(_port (_int ALUop 1 0 38(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment (_trgt(6(2)))(_sens(0(2))(0(1))(0(0))))))
			(line__46(_arch 1 0 46(_assignment (_trgt(6(1)))(_sens(0(2))(0(0))(0(1))))))
			(line__47(_arch 2 0 47(_assignment (_trgt(6(0)))(_sens(0(1))(0(2))))))
			(line__49(_arch 3 0 49(_assignment (_trgt(4))(_sens(0(2))(0(0))(0(1))))))
			(line__51(_arch 4 0 51(_assignment (_trgt(5))(_sens(0(2))(0(1))))))
			(line__53(_arch 5 0 53(_assignment (_alias((MemRead)(S(2))))(_simpleassign BUF)(_trgt(1))(_sens(0(2))))))
			(line__55(_arch 6 0 55(_assignment (_trgt(2))(_sens(0(2))(0(1))(0(0))))))
			(line__57(_arch 7 0 57(_assignment (_trgt(3))(_sens(0(2))(0(1))(0(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 8 -1)
)
I 000051 55 1568          1481063982477 Structural
(_unit VHDL (controlunit 0 34(structural 0 42))
	(_version vc6)
	(_time 1481063982478 2016.12.06 17:39:42)
	(_source (\./../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code 4f1f484d4f184e584a1c5d1548491c484a491a4946)
	(_ent
		(_time 1481063982474)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2}~12 0 36(_array -1 ((_to i 0 i 2)))))
		(_port (_int S 0 0 36(_ent(_in))))
		(_port (_int MemRead -1 0 37(_ent(_out))))
		(_port (_int MemToReg -1 0 37(_ent(_out))))
		(_port (_int MemWrite -1 0 37(_ent(_out))))
		(_port (_int ALUsource -1 0 37(_ent(_out))))
		(_port (_int RegWrite -1 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 38(_array -1 ((_dto i 2 i 0)))))
		(_port (_int ALUop 1 0 38(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment (_trgt(6(2)))(_sens(0(2))(0(1))(0(0))))))
			(line__46(_arch 1 0 46(_assignment (_trgt(6(1)))(_sens(0(2))(0(0))(0(1))))))
			(line__47(_arch 2 0 47(_assignment (_trgt(6(0)))(_sens(0(1))(0(2))))))
			(line__49(_arch 3 0 49(_assignment (_trgt(4))(_sens(0(2))(0(0))(0(1))))))
			(line__51(_arch 4 0 51(_assignment (_trgt(5))(_sens(0(2))(0(1))))))
			(line__53(_arch 5 0 53(_assignment (_alias((MemRead)(S(2))))(_simpleassign BUF)(_trgt(1))(_sens(0(2))))))
			(line__55(_arch 6 0 55(_assignment (_trgt(2))(_sens(0(2))(0(1))(0(0))))))
			(line__57(_arch 7 0 57(_assignment (_trgt(3))(_sens(0(2))(0(1))(0(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 8 -1)
)
V 000051 55 1568          1481064274982 Structural
(_unit VHDL (controlunit 0 34(structural 0 42))
	(_version vc6)
	(_time 1481064274983 2016.12.06 17:44:34)
	(_source (\./../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code e3e3b1b0b6b4e2f4e6b0f1b9e4e5b0e4e6e5b6e5ea)
	(_ent
		(_time 1481063982473)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2}~12 0 36(_array -1 ((_to i 0 i 2)))))
		(_port (_int S 0 0 36(_ent(_in))))
		(_port (_int MemRead -1 0 37(_ent(_out))))
		(_port (_int MemToReg -1 0 37(_ent(_out))))
		(_port (_int MemWrite -1 0 37(_ent(_out))))
		(_port (_int ALUsource -1 0 37(_ent(_out))))
		(_port (_int RegWrite -1 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 38(_array -1 ((_dto i 2 i 0)))))
		(_port (_int ALUop 1 0 38(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment (_trgt(6(2)))(_sens(0(2))(0(1))(0(0))))))
			(line__46(_arch 1 0 46(_assignment (_trgt(6(1)))(_sens(0(2))(0(0))(0(1))))))
			(line__47(_arch 2 0 47(_assignment (_trgt(6(0)))(_sens(0(1))(0(2))))))
			(line__49(_arch 3 0 49(_assignment (_trgt(4))(_sens(0(2))(0(0))(0(1))))))
			(line__51(_arch 4 0 51(_assignment (_trgt(5))(_sens(0(2))(0(1))))))
			(line__53(_arch 5 0 53(_assignment (_alias((MemRead)(S(2))))(_simpleassign BUF)(_trgt(1))(_sens(0(2))))))
			(line__55(_arch 6 0 55(_assignment (_trgt(2))(_sens(0(2))(0(1))(0(0))))))
			(line__57(_arch 7 0 57(_assignment (_trgt(3))(_sens(0(2))(0(1))(0(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 8 -1)
)
I 000051 55 1568          1481065064293 Structural
(_unit VHDL (controlunit 0 34(structural 0 42))
	(_version vc6)
	(_time 1481065064294 2016.12.06 17:57:44)
	(_source (\./../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code 23222627767422342670317924257024262576252a)
	(_ent
		(_time 1481063982473)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2}~12 0 36(_array -1 ((_to i 0 i 2)))))
		(_port (_int S 0 0 36(_ent(_in))))
		(_port (_int MemRead -1 0 37(_ent(_out))))
		(_port (_int MemToReg -1 0 37(_ent(_out))))
		(_port (_int MemWrite -1 0 37(_ent(_out))))
		(_port (_int ALUsource -1 0 37(_ent(_out))))
		(_port (_int RegWrite -1 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 38(_array -1 ((_dto i 2 i 0)))))
		(_port (_int ALUop 1 0 38(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment (_trgt(6(2)))(_sens(0(2))(0(1))(0(0))))))
			(line__46(_arch 1 0 46(_assignment (_trgt(6(1)))(_sens(0(2))(0(0))(0(1))))))
			(line__47(_arch 2 0 47(_assignment (_trgt(6(0)))(_sens(0(1))(0(2))))))
			(line__49(_arch 3 0 49(_assignment (_trgt(4))(_sens(0(2))(0(0))(0(1))))))
			(line__51(_arch 4 0 51(_assignment (_trgt(5))(_sens(0(2))(0(1))))))
			(line__53(_arch 5 0 53(_assignment (_alias((MemRead)(S(2))))(_simpleassign BUF)(_trgt(1))(_sens(0(2))))))
			(line__55(_arch 6 0 55(_assignment (_trgt(2))(_sens(0(2))(0(1))(0(0))))))
			(line__57(_arch 7 0 57(_assignment (_trgt(3))(_sens(0(2))(0(1))(0(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 8 -1)
)
I 000050 55 1701          1481066048666 structure
(_unit VHDL (processor 0 5(structure 0 9))
	(_version vc6)
	(_time 1481066048667 2016.12.06 18:14:08)
	(_source (\./../src/Processor.vhd\))
	(_parameters tan)
	(_code 5a5a0858090d584c5b5e4f01085d595c0c5d585d5a)
	(_ent
		(_time 1481066017541)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 15(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 16(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 20(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int readReg1 3 0 20(_arch(_uni))))
		(_sig (_int readReg2 3 0 20(_arch(_uni))))
		(_sig (_int dataIn 3 0 20(_arch(_uni))))
		(_sig (_int instr 3 0 20(_arch(_uni))))
		(_type (_int ~UNSIGNED{2~downto~0}~13 0 22(_array -1 ((_dto i 2 i 0)))))
		(_sig (_alias opcode 4 0 22(_arch(4(d_14_12)))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 25(_array -1 ((_dto i 3 i 0)))))
		(_sig (_alias c 5 0 25(_arch(4(d_11_8)))))
		(_type (_int ~UNSIGNED{3~downto~0}~135 0 26(_array -1 ((_dto i 3 i 0)))))
		(_sig (_alias a 6 0 26(_arch(4(d_7_4)))))
		(_type (_int ~UNSIGNED{3~downto~0}~137 0 27(_array -1 ((_dto i 3 i 0)))))
		(_sig (_alias b 7 0 27(_arch(4(d_3_0)))))
		(_type (_int ~UNSIGNED{3~downto~0}~1310 0 30(_array -1 ((_dto i 3 i 0)))))
		(_sig (_alias d 8 0 30(_arch(4(d_11_8)))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_alias value 9 0 31(_arch(4(d_7_0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 1564          1481066186101 behavioral
(_unit VHDL (reg 0 5(behavioral 0 13))
	(_version vc6)
	(_time 1481066186102 2016.12.06 18:16:26)
	(_source (\./../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 38363e3d356f6b2f3b6c2d626e3f3a3e3d3e3f3f3a)
	(_ent
		(_time 1481066115926)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_port (_int regWrite -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1 ((_dto i 15 i 0)))))
		(_port (_int dataIN 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int dr 1 0 8(_ent(_in))))
		(_port (_int sr1 1 0 8(_ent(_in))))
		(_port (_int sr2 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int readReg1 2 0 9(_ent(_out))))
		(_port (_int readReg2 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ram 0 14(_array 3 ((_to i 0 i 7)))))
		(_sig (_int regs 4 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_trgt(8))(_sens(0)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__26(_arch 1 0 26(_assignment (_trgt(6))(_sens(4)(8))(_mon))))
			(line__27(_arch 2 0 27(_assignment (_trgt(7))(_sens(5)(8))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 3 -1)
)
I 000051 55 1580          1481066340617 behavioral
(_unit VHDL (reg 0 5(behavioral 0 13))
	(_version vc6)
	(_time 1481066340618 2016.12.06 18:19:00)
	(_source (\./../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code cb999f9e9c9c98dcc89fde919dccc9cdcecdccccc9)
	(_ent
		(_time 1481066340615)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_port (_int regWrite -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1 ((_dto i 15 i 0)))))
		(_port (_int WriteData 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int WriteRegister 1 0 8(_ent(_in))))
		(_port (_int Reg1 1 0 8(_ent(_in))))
		(_port (_int Reg2 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Reg1Data 2 0 9(_ent(_out))))
		(_port (_int Reg2Data 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ram 0 14(_array 3 ((_to i 0 i 7)))))
		(_sig (_int regs 4 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_trgt(8))(_sens(0)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__26(_arch 1 0 26(_assignment (_trgt(6))(_sens(4)(8))(_mon))))
			(line__27(_arch 2 0 27(_assignment (_trgt(7))(_sens(5)(8))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 3 -1)
)
I 000050 55 1866          1481066632661 structure
(_unit VHDL (processor 0 5(structure 0 9))
	(_version vc6)
	(_time 1481066632662 2016.12.06 18:23:52)
	(_source (\./../src/Processor.vhd\))
	(_parameters tan)
	(_code 9a9b9e94c9cd988c9d9e8fc1c89d999ccc9d989d9a)
	(_ent
		(_time 1481066017541)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2}~13 0 23(_array -1 ((_to i 0 i 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 25(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 32(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int readReg1 5 0 32(_arch(_uni))))
		(_sig (_int readReg2 5 0 32(_arch(_uni))))
		(_sig (_int dataIn 5 0 32(_arch(_uni))))
		(_sig (_int instr 5 0 32(_arch(_uni))))
		(_type (_int ~UNSIGNED{2~downto~0}~13 0 37(_array -1 ((_dto i 2 i 0)))))
		(_sig (_alias opcode 6 0 37(_arch(4(d_14_12)))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 40(_array -1 ((_dto i 3 i 0)))))
		(_sig (_alias c 7 0 40(_arch(4(d_11_8)))))
		(_type (_int ~UNSIGNED{3~downto~0}~136 0 41(_array -1 ((_dto i 3 i 0)))))
		(_sig (_alias a 8 0 41(_arch(4(d_7_4)))))
		(_type (_int ~UNSIGNED{3~downto~0}~138 0 42(_array -1 ((_dto i 3 i 0)))))
		(_sig (_alias b 9 0 42(_arch(4(d_3_0)))))
		(_type (_int ~UNSIGNED{3~downto~0}~1311 0 45(_array -1 ((_dto i 3 i 0)))))
		(_sig (_alias d 10 0 45(_arch(4(d_11_8)))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 46(_array -1 ((_dto i 7 i 0)))))
		(_sig (_alias value 11 0 46(_arch(4(d_7_0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 1433          1481066707450 Structural
(_unit VHDL (multiplexer_2to1_by16 0 8(structural 0 16))
	(_version vc6)
	(_time 1481066707451 2016.12.06 18:25:07)
	(_source (\./../src/Multiplexer_2to1_by16.vhd\))
	(_parameters tan)
	(_code b7b9ebe2b5e0b0a0b2e2aeece6b1e4b1b2b0bfb1b2)
	(_ent
		(_time 1481066707447)
	)
	(_comp
		(Multiplexer_2to1
			(_object
				(_port (_int D0 -1 0 20(_ent (_in))))
				(_port (_int D1 -1 0 20(_ent (_in))))
				(_port (_int Control -1 0 21(_ent (_in))))
				(_port (_int F -1 0 22(_ent (_out))))
			)
		)
	)
	(_generate muxGen 0 28(_for 2 )
		(_inst mux 0 29(_comp Multiplexer_2to1)
			(_port
				((D0)(D0(_object 0)))
				((D1)(D1(_object 0)))
				((Control)(Control))
				((F)(F(_object 0)))
			)
			(_use (_implicit)
				(_port
					((D0)(D0))
					((D1)(D1))
					((Control)(Control))
					((F)(F))
				)
			)
		)
		(_object
			(_cnst (_int I 2 0 28(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int D0 0 0 10(_ent(_in))))
		(_port (_int D1 0 0 10(_ent(_in))))
		(_port (_int Control -1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12(_array -1 ((_dto i 3 i 0)))))
		(_port (_int F 1 0 12(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 28(_scalar (_to i 0 i 15))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1437          1481066756634 Structural
(_unit VHDL (multiplexer_2to1_by16 0 8(structural 0 16))
	(_version vc6)
	(_time 1481066756635 2016.12.06 18:25:56)
	(_source (\./../src/Multiplexer_2to1_by16.vhd\))
	(_parameters tan)
	(_code dbd987888c8cdcccde8ec2808add88dddedcd3ddde)
	(_ent
		(_time 1481066756632)
	)
	(_comp
		(Multiplexer_2to1
			(_object
				(_port (_int D0 -1 0 20(_ent (_in))))
				(_port (_int D1 -1 0 20(_ent (_in))))
				(_port (_int Control -1 0 21(_ent (_in))))
				(_port (_int F -1 0 22(_ent (_out))))
			)
		)
	)
	(_generate muxGen 0 28(_for 2 )
		(_inst mux 0 29(_comp Multiplexer_2to1)
			(_port
				((D0)(D0(_object 0)))
				((D1)(D1(_object 0)))
				((Control)(Control))
				((F)(F(_object 0)))
			)
			(_use (_implicit)
				(_port
					((D0)(D0))
					((D1)(D1))
					((Control)(Control))
					((F)(F))
				)
			)
		)
		(_object
			(_cnst (_int I 2 0 28(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int D0 0 0 10(_ent(_in))))
		(_port (_int D1 0 0 10(_ent(_in))))
		(_port (_int Control -1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int F 1 0 12(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 28(_scalar (_to i 0 i 15))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000051 55 677           1481066833194 Structural
(_unit VHDL (multiplexer_2to1 0 6(structural 0 14))
	(_version vc6)
	(_time 1481066833195 2016.12.06 18:27:13)
	(_source (\./../src/Multiplexer_2to1.vhd\))
	(_parameters tan)
	(_code edecbabfbcbaeafae8eaf4b6bcebbeebe8eae5ebe8)
	(_ent
		(_time 1481066833192)
	)
	(_object
		(_port (_int D0 -1 0 8(_ent(_in))))
		(_port (_int D1 -1 0 8(_ent(_in))))
		(_port (_int Contrtol -1 0 9(_ent(_in))))
		(_port (_int F -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 1 -1)
)
I 000051 55 1437          1481066836649 Structural
(_unit VHDL (multiplexer_2to1_by16 0 8(structural 0 16))
	(_version vc6)
	(_time 1481066836650 2016.12.06 18:27:16)
	(_source (\./../src/Multiplexer_2to1_by16.vhd\))
	(_parameters tan)
	(_code 6b653e6a3c3c6c7c6e3e72303a6d386d6e6c636d6e)
	(_ent
		(_time 1481066756631)
	)
	(_comp
		(Multiplexer_2to1
			(_object
				(_port (_int D0 -1 0 20(_ent (_in))))
				(_port (_int D1 -1 0 20(_ent (_in))))
				(_port (_int Control -1 0 21(_ent (_in))))
				(_port (_int F -1 0 22(_ent (_out))))
			)
		)
	)
	(_generate muxGen 0 28(_for 2 )
		(_inst mux 0 29(_comp Multiplexer_2to1)
			(_port
				((D0)(D0(_object 0)))
				((D1)(D1(_object 0)))
				((Control)(Control))
				((F)(F(_object 0)))
			)
			(_use (_implicit)
				(_port
					((D0)(D0))
					((D1)(D1))
					((Control)(Control))
					((F)(F))
				)
			)
		)
		(_object
			(_cnst (_int I 2 0 28(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int D0 0 0 10(_ent(_in))))
		(_port (_int D1 0 0 10(_ent(_in))))
		(_port (_int Control -1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int F 1 0 12(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 28(_scalar (_to i 0 i 15))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000051 55 676           1481066871194 Structural
(_unit VHDL (multiplexer_2to1 0 6(structural 0 14))
	(_version vc6)
	(_time 1481066871195 2016.12.06 18:27:51)
	(_source (\./../src/Multiplexer_2to1.vhd\))
	(_parameters tan)
	(_code 5d5b015f0c0a5a4a585a44060c5b0e5b585a555b58)
	(_ent
		(_time 1481066863525)
	)
	(_object
		(_port (_int D0 -1 0 8(_ent(_in))))
		(_port (_int D1 -1 0 8(_ent(_in))))
		(_port (_int Control -1 0 9(_ent(_in))))
		(_port (_int F -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 1 -1)
)
I 000051 55 1356          1481066874772 Structural
(_unit VHDL (multiplexer_2to1_by16 0 8(structural 0 16))
	(_version vc6)
	(_time 1481066874773 2016.12.06 18:27:54)
	(_source (\./../src/Multiplexer_2to1_by16.vhd\))
	(_parameters tan)
	(_code 585f0a5a550f5f4f5d0d4103095e0b5e5d5f505e5d)
	(_ent
		(_time 1481066756631)
	)
	(_comp
		(Multiplexer_2to1
			(_object
				(_port (_int D0 -1 0 20(_ent (_in))))
				(_port (_int D1 -1 0 20(_ent (_in))))
				(_port (_int Control -1 0 21(_ent (_in))))
				(_port (_int F -1 0 22(_ent (_out))))
			)
		)
	)
	(_generate muxGen 0 28(_for 2 )
		(_inst mux 0 29(_comp Multiplexer_2to1)
			(_port
				((D0)(D0(_object 0)))
				((D1)(D1(_object 0)))
				((Control)(Control))
				((F)(F(_object 0)))
			)
			(_use (_ent . Multiplexer_2to1)
			)
		)
		(_object
			(_cnst (_int I 2 0 28(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int D0 0 0 10(_ent(_in))))
		(_port (_int D1 0 0 10(_ent(_in))))
		(_port (_int Control -1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int F 1 0 12(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 28(_scalar (_to i 0 i 15))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000050 55 3122          1481067177495 structure
(_unit VHDL (processor 0 5(structure 0 9))
	(_version vc6)
	(_time 1481067177496 2016.12.06 18:32:57)
	(_source (\./../src/Processor.vhd\))
	(_parameters tan)
	(_code d683d285d281d4c0d184c38d84d1d5d080d1d4d1d6)
	(_ent
		(_time 1481066017541)
	)
	(_comp
		(ControlUnit
			(_object
				(_port (_int S 3 0 23(_ent (_in))))
				(_port (_int MemRead -1 0 24(_ent (_out))))
				(_port (_int MemToReg -1 0 24(_ent (_out))))
				(_port (_int MemWrite -1 0 24(_ent (_out))))
				(_port (_int ALUsource -1 0 24(_ent (_out))))
				(_port (_int RegWrite -1 0 24(_ent (_out))))
				(_port (_int ALUop 4 0 25(_ent (_out))))
			)
		)
	)
	(_inst CU 0 65(_comp ControlUnit)
		(_port
			((S)(opcode))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemWrite)(MemWrite))
			((ALUsource)(ALUsource))
			((RegWrite)(RegWrite))
			((ALUop)(ALUop))
		)
		(_use (_ent . ControlUnit)
		)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2}~13 0 23(_array -1 ((_to i 0 i 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 25(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 31(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 33(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 40(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int readReg1 7 0 40(_arch(_uni))))
		(_sig (_int readReg2 7 0 40(_arch(_uni))))
		(_sig (_int dataIn 7 0 40(_arch(_uni))))
		(_sig (_int instr 7 0 40(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 42(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ALUop 8 0 42(_arch(_uni))))
		(_sig (_int MemRead -1 0 43(_arch(_uni))))
		(_sig (_int MemToReg -1 0 43(_arch(_uni))))
		(_sig (_int MemWrite -1 0 43(_arch(_uni))))
		(_sig (_int ALUsource -1 0 43(_arch(_uni))))
		(_sig (_int RegWrite -1 0 43(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 48(_array -1 ((_dto i 2 i 0)))))
		(_sig (_alias opcode 9 0 48(_arch(4(d_14_12)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51(_array -1 ((_dto i 3 i 0)))))
		(_sig (_alias c 10 0 51(_arch(4(d_11_8)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 52(_array -1 ((_dto i 3 i 0)))))
		(_sig (_alias a 11 0 52(_arch(4(d_7_4)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 53(_array -1 ((_dto i 3 i 0)))))
		(_sig (_alias b 12 0 53(_arch(4(d_3_0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1319 0 56(_array -1 ((_dto i 3 i 0)))))
		(_sig (_alias d 13 0 56(_arch(4(d_11_8)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 57(_array -1 ((_dto i 7 i 0)))))
		(_sig (_alias value 14 0 57(_arch(4(d_7_0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 801           1481067528373 Structural
(_unit VHDL (signextend 0 6(structural 0 13))
	(_version vc6)
	(_time 1481067528374 2016.12.06 18:38:48)
	(_source (\./../src/SignExtend.vhd\))
	(_parameters tan)
	(_code 71762470792622672421642a287675777477247775)
	(_ent
		(_time 1481067528371)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int input 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int output 1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_alias((output(d_7_0))(input(d_7_0))))(_trgt(1(d_7_0)))(_sens(0(d_7_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 1 -1)
)
I 000051 55 1613          1481067572605 Structural
(_unit VHDL (signextend 0 6(structural 0 13))
	(_version vc6)
	(_time 1481067572606 2016.12.06 18:39:32)
	(_source (\./../src/SignExtend.vhd\))
	(_parameters tan)
	(_code 3c696c39666b6f2a683d2967653b383a393a693a38)
	(_ent
		(_time 1481067528370)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int input 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int output 1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_alias((output(d_7_0))(input(d_7_0))))(_trgt(1(d_7_0)))(_sens(0(d_7_0))))))
			(line__16(_arch 1 0 16(_assignment (_alias((output(8))(input(7))))(_trgt(1(8)))(_sens(0(7))))))
			(line__17(_arch 2 0 17(_assignment (_alias((output(9))(input(7))))(_trgt(1(9)))(_sens(0(7))))))
			(line__18(_arch 3 0 18(_assignment (_alias((output(10))(input(7))))(_trgt(1(10)))(_sens(0(7))))))
			(line__19(_arch 4 0 19(_assignment (_alias((output(11))(input(7))))(_trgt(1(11)))(_sens(0(7))))))
			(line__20(_arch 5 0 20(_assignment (_alias((output(12))(input(7))))(_trgt(1(12)))(_sens(0(7))))))
			(line__21(_arch 6 0 21(_assignment (_alias((output(13))(input(7))))(_trgt(1(13)))(_sens(0(7))))))
			(line__22(_arch 7 0 22(_assignment (_alias((output(14))(input(7))))(_trgt(1(14)))(_sens(0(7))))))
			(line__23(_arch 8 0 23(_assignment (_alias((output(15))(input(7))))(_trgt(1(15)))(_sens(0(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 9 -1)
)
I 000051 55 717           1481295217183 Structural
(_unit VHDL (halfadder 0 6(structural 0 13))
	(_version vc6)
	(_time 1481295217184 2016.12.09 09:53:37)
	(_source (\./../src/HalfAdder.vhd\))
	(_parameters tan)
	(_code 1a1d161d4a4d1d0c1d1d0b404f1c1e1c1f1d181c12)
	(_ent
		(_time 1481295217178)
	)
	(_object
		(_port (_int A -1 0 8(_ent(_in))))
		(_port (_int B -1 0 8(_ent(_in))))
		(_port (_int S -1 0 9(_ent(_out))))
		(_port (_int C -1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(2))(_sens(0)(1)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 2 -1)
)
I 000051 55 1343          1481295217270 Structural
(_unit VHDL (fulladder 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295217271 2016.12.09 09:53:37)
	(_source (\./../src/FullAdder.vhd\))
	(_parameters tan)
	(_code 686f6a69653f6f7e3a3d79323d6e6c6e6d6f6a6e6e)
	(_ent
		(_time 1481295217267)
	)
	(_comp
		(HalfAdder
			(_object
				(_port (_int A -1 0 19(_ent (_in))))
				(_port (_int B -1 0 19(_ent (_in))))
				(_port (_int S -1 0 20(_ent (_out))))
				(_port (_int C -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst HA1 0 26(_comp HalfAdder)
		(_port
			((A)(A))
			((B)(B))
			((S)(s1))
			((C)(c1))
		)
		(_use (_ent . HalfAdder)
		)
	)
	(_inst HA2 0 27(_comp HalfAdder)
		(_port
			((A)(Cin))
			((B)(s1))
			((S)(S))
			((C)(c2))
		)
		(_use (_ent . HalfAdder)
		)
	)
	(_object
		(_port (_int A -1 0 8(_ent(_in))))
		(_port (_int B -1 0 8(_ent(_in))))
		(_port (_int Cin -1 0 8(_ent(_in))))
		(_port (_int S -1 0 9(_ent(_out))))
		(_port (_int Cout -1 0 9(_ent(_out))))
		(_sig (_int s1 -1 0 15(_arch(_uni((i 2))))))
		(_sig (_int c1 -1 0 15(_arch(_uni((i 2))))))
		(_sig (_int c2 -1 0 15(_arch(_uni((i 2))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment (_trgt(4))(_sens(6)(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 1 -1)
)
I 000051 55 2184          1481295217300 Structural
(_unit VHDL (adder_16 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295217301 2016.12.09 09:53:37)
	(_source (\./../src/Adder_16.vhd\))
	(_parameters tan)
	(_code 8780828984d0d79180d395de808486848181868183)
	(_ent
		(_time 1481295217297)
	)
	(_comp
		(HalfAdder
			(_object
				(_port (_int A -1 0 18(_ent (_in))))
				(_port (_int B -1 0 18(_ent (_in))))
				(_port (_int S -1 0 19(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_out))))
			)
		)
		(FullAdder
			(_object
				(_port (_int A -1 0 25(_ent (_in))))
				(_port (_int B -1 0 25(_ent (_in))))
				(_port (_int Cin -1 0 25(_ent (_in))))
				(_port (_int S -1 0 26(_ent (_out))))
				(_port (_int Cout -1 0 26(_ent (_out))))
			)
		)
	)
	(_generate AdderGenerate 0 34(_for 3 )
		(_generate HA 0 35(_if 1)
			(_inst LowerBit 0 36(_comp HalfAdder)
				(_port
					((A)(A(_object 0)))
					((B)(B(_object 0)))
					((S)(S(_object 0)))
					((C)(CarryBit(_object 0)))
				)
				(_use (_ent . HalfAdder)
				)
			)
		)
		(_generate FA 0 38(_if 2)
			(_inst UpperBit 0 39(_comp FullAdder)
				(_port
					((A)(A(_object 0)))
					((B)(B(_object 0)))
					((Cin)(CarryBit(_index 3)))
					((S)(S(_object 0)))
					((Cout)(CarryBit(_object 0)))
				)
				(_use (_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst (_int I 3 0 34(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int S 1 0 9(_ent(_out))))
		(_port (_int Cout -1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CarryBit 2 0 30(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 34(_scalar (_to i 0 i 15))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment (_alias((Cout)(CarryBit(15))))(_simpleassign BUF)(_trgt(3))(_sens(4(15))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 4 -1)
)
I 000051 55 2186          1481295217331 Structural
(_unit VHDL (subtractor_16 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295217332 2016.12.09 09:53:37)
	(_source (\./../src/Subtractor_16.vhd\))
	(_parameters tan)
	(_code a6a0a1f0a5f1f0b1a0a9b4fcf6a0a5a1a2a0f0a1a4)
	(_ent
		(_time 1481295217329)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int A -1 0 18(_ent (_in))))
				(_port (_int B -1 0 18(_ent (_in))))
				(_port (_int Cin -1 0 18(_ent (_in))))
				(_port (_int S -1 0 19(_ent (_out))))
				(_port (_int Cout -1 0 19(_ent (_out))))
			)
		)
	)
	(_generate AdderGenerate 0 30(_for 3 )
		(_generate ZA 0 31(_if 2)
			(_inst LowerBit 0 32(_comp FullAdder)
				(_port
					((A)(A(_object 0)))
					((B)(notB(_object 0)))
					((Cin)((i 3)))
					((S)(S(_object 0)))
					((Cout)(CarryBit(_object 0)))
				)
				(_use (_ent . FullAdder)
					(_port
						((A)(A))
						((B)(B))
						((Cin)(Cin))
						((S)(S))
						((Cout)(Cout))
					)
				)
			)
		)
		(_generate FA 0 34(_if 3)
			(_inst UpperBit 0 35(_comp FullAdder)
				(_port
					((A)(A(_object 0)))
					((B)(notB(_object 0)))
					((Cin)(CarryBit(_index 4)))
					((S)(S(_object 0)))
					((Cout)(CarryBit(_object 0)))
				)
				(_use (_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst (_int I 3 0 30(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int S 1 0 9(_ent(_out))))
		(_port (_int SignBit -1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CarryBit 2 0 23(_arch(_uni))))
		(_sig (_int notB 2 0 23(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 30(_scalar (_to i 0 i 15))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment (_trgt(5))(_sens(1)))))
			(line__40(_arch 1 0 40(_assignment (_trgt(3))(_sens(4(15))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 5 -1)
)
I 000051 55 1384          1481295217380 Behavioral
(_unit VHDL (multiplier_16 0 7(behavioral 0 15))
	(_version vc6)
	(_time 1481295217381 2016.12.09 09:53:37)
	(_source (\./../src/Multiplier_16.vhd\))
	(_parameters tan)
	(_code d5d28586d582d2c2d087cc8e84d386d3dcd3d0d2d7)
	(_ent
		(_time 1481295217378)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 9(_ent(_in))))
		(_port (_int B 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int S 1 0 10(_ent(_out))))
		(_port (_int overflow -1 0 11(_ent(_out((i 2))))))
		(_type (_int ~SIGNED{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int product 2 0 17(_arch(_uni))))
		(_sig (_int TooBig 2 0 18(_arch(_uni(_string \"00000000000000010000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment (_trgt(4))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment (_trgt(3))(_sens(4)(5))(_mon))))
			(line__29(_arch 2 0 29(_assignment (_alias((S)(product(d_15_0))))(_trgt(2))(_sens(4(d_15_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (1 SIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1009          1481295217412 Structural
(_unit VHDL (multiplexer_8to1 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295217413 2016.12.09 09:53:37)
	(_source (\./../src/Multiplexer_8to1.vhd\))
	(_parameters tan)
	(_code f5f2a5a4f5a2f2e2f0f4ecaea4f3a6f3f0f2fdf3f0)
	(_ent
		(_time 1481295217409)
	)
	(_object
		(_port (_int D0 -1 0 8(_ent(_in))))
		(_port (_int D1 -1 0 8(_ent(_in))))
		(_port (_int D2 -1 0 8(_ent(_in))))
		(_port (_int D3 -1 0 8(_ent(_in))))
		(_port (_int D4 -1 0 8(_ent(_in))))
		(_port (_int D5 -1 0 8(_ent(_in))))
		(_port (_int D6 -1 0 8(_ent(_in))))
		(_port (_int D7 -1 0 8(_ent(_in))))
		(_port (_int S0 -1 0 9(_ent(_in))))
		(_port (_int S1 -1 0 9(_ent(_in))))
		(_port (_int S2 -1 0 9(_ent(_in))))
		(_port (_int F -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(11))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 1 -1)
)
I 000051 55 2176          1481295217446 Structural
(_unit VHDL (multiplexer_8to1_by16 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295217447 2016.12.09 09:53:37)
	(_source (\./../src/Multiplexer_8to1_by16.vhd\))
	(_parameters tan)
	(_code 232472262574243426763a787225702526242b2526)
	(_ent
		(_time 1481295217443)
	)
	(_comp
		(Multiplexer_8to1
			(_object
				(_port (_int D0 -1 0 18(_ent (_in))))
				(_port (_int D1 -1 0 18(_ent (_in))))
				(_port (_int D2 -1 0 18(_ent (_in))))
				(_port (_int D3 -1 0 18(_ent (_in))))
				(_port (_int D4 -1 0 18(_ent (_in))))
				(_port (_int D5 -1 0 18(_ent (_in))))
				(_port (_int D6 -1 0 18(_ent (_in))))
				(_port (_int D7 -1 0 18(_ent (_in))))
				(_port (_int S0 -1 0 19(_ent (_in))))
				(_port (_int S1 -1 0 19(_ent (_in))))
				(_port (_int S2 -1 0 19(_ent (_in))))
				(_port (_int F -1 0 20(_ent (_out))))
			)
		)
	)
	(_generate muxGen 0 26(_for 2 )
		(_inst mux 0 27(_comp Multiplexer_8to1)
			(_port
				((D0)(D0(_object 0)))
				((D1)(D1(_object 0)))
				((D2)(D2(_object 0)))
				((D3)(D3(_object 0)))
				((D4)(D4(_object 0)))
				((D5)(D5(_object 0)))
				((D6)(D6(_object 0)))
				((D7)(D7(_object 0)))
				((S0)(S0))
				((S1)(S1))
				((S2)(S2))
				((F)(F(_object 0)))
			)
			(_use (_ent . Multiplexer_8to1)
			)
		)
		(_object
			(_cnst (_int I 2 0 26(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int D0 0 0 8(_ent(_in))))
		(_port (_int D1 0 0 8(_ent(_in))))
		(_port (_int D2 0 0 8(_ent(_in))))
		(_port (_int D3 0 0 8(_ent(_in))))
		(_port (_int D4 0 0 8(_ent(_in))))
		(_port (_int D5 0 0 8(_ent(_in))))
		(_port (_int D6 0 0 8(_ent(_in))))
		(_port (_int D7 0 0 8(_ent(_in))))
		(_port (_int S0 -1 0 9(_ent(_in))))
		(_port (_int S1 -1 0 9(_ent(_in))))
		(_port (_int S2 -1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int F 1 0 10(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 26(_scalar (_to i 0 i 15))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000051 55 5038          1481295217456 Structural
(_unit VHDL (alu_16 0 6(structural 0 15))
	(_version vc6)
	(_time 1481295217457 2016.12.09 09:53:37)
	(_source (\./../src/ALU_16.vhd\))
	(_parameters tan)
	(_code 23242727737572367126327c742522257024262675)
	(_ent
		(_time 1481295217453)
	)
	(_comp
		(Adder_16
			(_object
				(_port (_int A 3 0 19(_ent (_in))))
				(_port (_int B 3 0 19(_ent (_in))))
				(_port (_int S 4 0 20(_ent (_out))))
				(_port (_int Cout -1 0 21(_ent (_out))))
			)
		)
		(Subtractor_16
			(_object
				(_port (_int A 5 0 27(_ent (_in))))
				(_port (_int B 5 0 27(_ent (_in))))
				(_port (_int S 6 0 28(_ent (_out))))
				(_port (_int SignBit -1 0 29(_ent (_out))))
			)
		)
		(Multiplier_16
			(_object
				(_port (_int A 7 0 35(_ent (_in))))
				(_port (_int B 7 0 35(_ent (_in))))
				(_port (_int S 8 0 36(_ent (_out))))
				(_port (_int overflow -1 0 37(_ent (_out))))
			)
		)
		(Multiplexer_8to1_by16
			(_object
				(_port (_int D0 9 0 43(_ent (_in))))
				(_port (_int D1 9 0 43(_ent (_in))))
				(_port (_int D2 9 0 43(_ent (_in))))
				(_port (_int D3 9 0 43(_ent (_in))))
				(_port (_int D4 9 0 43(_ent (_in))))
				(_port (_int D5 9 0 43(_ent (_in))))
				(_port (_int D6 9 0 43(_ent (_in))))
				(_port (_int D7 9 0 43(_ent (_in))))
				(_port (_int S0 -1 0 44(_ent (_in))))
				(_port (_int S1 -1 0 44(_ent (_in))))
				(_port (_int S2 -1 0 44(_ent (_in))))
				(_port (_int F 10 0 45(_ent (_out))))
			)
		)
	)
	(_inst adder 0 55(_comp Adder_16)
		(_port
			((A)(A))
			((B)(B))
			((S)(AdderResult))
			((Cout)(overflowAdd))
		)
		(_use (_ent . Adder_16)
		)
	)
	(_inst subtract 0 57(_comp Subtractor_16)
		(_port
			((A)(A))
			((B)(B))
			((S)(SubtractorResult))
			((SignBit)(negativeSub))
		)
		(_use (_ent . Subtractor_16)
		)
	)
	(_inst multiply 0 59(_comp Multiplier_16)
		(_port
			((A)(A))
			((B)(B))
			((S)(MultiplierResult))
			((overflow)(overflowMult))
		)
		(_use (_ent . Multiplier_16)
		)
	)
	(_inst mux 0 61(_comp Multiplexer_8to1_by16)
		(_port
			((D0)(AdderResult))
			((D1)(MultiplierResult))
			((D2)(A))
			((D3)(B))
			((D4)(SubtractorResult))
			((D5)(_string \"0000000000000000"\))
			((D6)(_string \"0000000000000000"\))
			((D7)(_string \"0000000000000000"\))
			((S0)(S0))
			((S1)(S1))
			((S2)(S2))
			((F)(Result))
		)
		(_use (_ent . Multiplexer_8to1_by16)
			(_port
				((D0)(D0))
				((D1)(D1))
				((D2)(D2))
				((D3)(D3))
				((D4)(D4))
				((D5)(D5))
				((D6)(D6))
				((D7)(D7))
				((S0)(S0))
				((S1)(S1))
				((S2)(S2))
				((F)(F))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int R 1 0 9(_ent(_out))))
		(_port (_int S0 -1 0 10(_ent(_in))))
		(_port (_int S1 -1 0 10(_ent(_in))))
		(_port (_int S2 -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Status 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 27(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 28(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 35(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 36(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 43(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 45(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 49(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int AdderResult 11 0 49(_arch(_uni))))
		(_sig (_int SubtractorResult 11 0 49(_arch(_uni))))
		(_sig (_int MultiplierResult 11 0 49(_arch(_uni))))
		(_sig (_int Result 11 0 49(_arch(_uni))))
		(_sig (_int overflowAdd -1 0 50(_arch(_uni))))
		(_sig (_int overflowMult -1 0 50(_arch(_uni))))
		(_sig (_int negativeSub -1 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 51(_array -1 ((_dto i 15 i 0)))))
		(_cnst (_int zeros 12 0 51(_arch(_string \"0000000000000000"\))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment (_trgt(6(0)))(_sens(3)(4)(5)(10(15))(13)))))
			(line__65(_arch 1 0 65(_assignment (_trgt(6(1)))(_sens(10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))(10(8))(10(9))(10(10))(10(11))(10(12))(10(13))(10(14))(10(15))))))
			(line__67(_arch 2 0 67(_assignment (_trgt(6(2)))(_sens(3)(4)(5)(11)(12)))))
			(line__69(_arch 3 0 69(_assignment (_alias((R)(Result)))(_trgt(2))(_sens(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 4 -1)
)
I 000051 55 676           1481295217488 Structural
(_unit VHDL (multiplexer_2to1 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295217489 2016.12.09 09:53:37)
	(_source (\./../src/Multiplexer_2to1.vhd\))
	(_parameters tan)
	(_code 434412404514445446445a181245104546444b4546)
	(_ent
		(_time 1481066863525)
	)
	(_object
		(_port (_int D0 -1 0 8(_ent(_in))))
		(_port (_int D1 -1 0 8(_ent(_in))))
		(_port (_int Control -1 0 9(_ent(_in))))
		(_port (_int F -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 1 -1)
)
I 000051 55 1356          1481295217517 Structural
(_unit VHDL (multiplexer_2to1_by16 0 8(structural 0 16))
	(_version vc6)
	(_time 1481295217518 2016.12.09 09:53:37)
	(_source (\./../src/Multiplexer_2to1_by16.vhd\))
	(_parameters tan)
	(_code 626533636535657567377b393364316467656a6467)
	(_ent
		(_time 1481066756631)
	)
	(_comp
		(Multiplexer_2to1
			(_object
				(_port (_int D0 -1 0 20(_ent (_in))))
				(_port (_int D1 -1 0 20(_ent (_in))))
				(_port (_int Control -1 0 21(_ent (_in))))
				(_port (_int F -1 0 22(_ent (_out))))
			)
		)
	)
	(_generate muxGen 0 28(_for 2 )
		(_inst mux 0 29(_comp Multiplexer_2to1)
			(_port
				((D0)(D0(_object 0)))
				((D1)(D1(_object 0)))
				((Control)(Control))
				((F)(F(_object 0)))
			)
			(_use (_ent . Multiplexer_2to1)
			)
		)
		(_object
			(_cnst (_int I 2 0 28(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int D0 0 0 10(_ent(_in))))
		(_port (_int D1 0 0 10(_ent(_in))))
		(_port (_int Control -1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int F 1 0 12(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 28(_scalar (_to i 0 i 15))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1580          1481295217527 behavioral
(_unit VHDL (reg 0 5(behavioral 0 13))
	(_version vc6)
	(_time 1481295217528 2016.12.09 09:53:37)
	(_source (\./../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 727475737525216571266728247570747774757570)
	(_ent
		(_time 1481066340614)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_port (_int regWrite -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1 ((_dto i 15 i 0)))))
		(_port (_int WriteData 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int WriteRegister 1 0 8(_ent(_in))))
		(_port (_int Reg1 1 0 8(_ent(_in))))
		(_port (_int Reg2 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Reg1Data 2 0 9(_ent(_out))))
		(_port (_int Reg2Data 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ram 0 14(_array 3 ((_to i 0 i 7)))))
		(_sig (_int regs 4 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_trgt(8))(_sens(0)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__26(_arch 1 0 26(_assignment (_trgt(6))(_sens(4)(8))(_mon))))
			(line__27(_arch 2 0 27(_assignment (_trgt(7))(_sens(5)(8))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 3 -1)
)
I 000051 55 1570          1481295217563 Behavioral
(_unit VHDL (instructionmemory 0 10(behavioral 0 18))
	(_version vc6)
	(_time 1481295217564 2016.12.09 09:53:37)
	(_source (\./../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 91969d9ec5c7c686979e83cac597929695979897c7)
	(_ent
		(_time 1481295217560)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1 ((_dto i 4 i 0)))))
		(_port (_int PC 0 0 12(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Data 1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int t_MemArray 0 21(_array 2 ((_dto i 14 i 0)))))
		(_cnst (_int Mem 3 0 23(_prcs 0(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_simple)(_trgt(2))(_sens(1))(_mon)(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1567          1481295217597 behavioral
(_unit VHDL (ram 0 8(behavioral 0 18))
	(_version vc6)
	(_time 1481295217598 2016.12.09 09:53:37)
	(_source (\./../src/DataMemory.vhd\))
	(_parameters tan)
	(_code b0b6b7e4b1e7b0a7b0b4a1eab5b7b2b6b1b6e4b7b2)
	(_ent
		(_time 1480879967167)
	)
	(_object
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_port (_int WE -1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int address 0 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13(_array -1 ((_dto i 15 i 0)))))
		(_port (_int DataIn 1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~124 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int DataOut 2 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ram_type 0 20(_array 3 ((_to i 0 i 255)))))
		(_sig (_int memory 4 0 21(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 22(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int read_address 5 0 22(_arch(_uni))))
		(_prcs
			(RamProc(_arch 0 0 26(_prcs (_trgt(5)(6))(_sens(0)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__36(_arch 1 0 36(_assignment (_trgt(4))(_sens(5)(6))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 2 -1)
)
I 000051 55 1568          1481295217630 Structural
(_unit VHDL (controlunit 0 34(structural 0 42))
	(_version vc6)
	(_time 1481295217631 2016.12.09 09:53:37)
	(_source (\./../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code cfc8c99acf98ced8ca9cdd95c8c99cc8cac99ac9c6)
	(_ent
		(_time 1481063982473)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2}~12 0 36(_array -1 ((_to i 0 i 2)))))
		(_port (_int S 0 0 36(_ent(_in))))
		(_port (_int MemRead -1 0 37(_ent(_out))))
		(_port (_int MemToReg -1 0 37(_ent(_out))))
		(_port (_int MemWrite -1 0 37(_ent(_out))))
		(_port (_int ALUsource -1 0 37(_ent(_out))))
		(_port (_int RegWrite -1 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 38(_array -1 ((_dto i 2 i 0)))))
		(_port (_int ALUop 1 0 38(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment (_trgt(6(2)))(_sens(0(2))(0(1))(0(0))))))
			(line__46(_arch 1 0 46(_assignment (_trgt(6(1)))(_sens(0(2))(0(0))(0(1))))))
			(line__47(_arch 2 0 47(_assignment (_trgt(6(0)))(_sens(0(1))(0(2))))))
			(line__49(_arch 3 0 49(_assignment (_trgt(4))(_sens(0(2))(0(0))(0(1))))))
			(line__51(_arch 4 0 51(_assignment (_trgt(5))(_sens(0(2))(0(1))))))
			(line__53(_arch 5 0 53(_assignment (_alias((MemRead)(S(2))))(_simpleassign BUF)(_trgt(1))(_sens(0(2))))))
			(line__55(_arch 6 0 55(_assignment (_trgt(2))(_sens(0(2))(0(1))(0(0))))))
			(line__57(_arch 7 0 57(_assignment (_trgt(3))(_sens(0(2))(0(1))(0(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 8 -1)
)
I 000051 55 1613          1481295217664 Structural
(_unit VHDL (signextend 0 6(structural 0 13))
	(_version vc6)
	(_time 1481295217665 2016.12.09 09:53:37)
	(_source (\./../src/SignExtend.vhd\))
	(_parameters tan)
	(_code fef8f8aea2a9ade8aaffeba5a7f9faf8fbf8abf8fa)
	(_ent
		(_time 1481067528370)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int input 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int output 1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_alias((output(d_7_0))(input(d_7_0))))(_trgt(1(d_7_0)))(_sens(0(d_7_0))))))
			(line__16(_arch 1 0 16(_assignment (_alias((output(8))(input(7))))(_trgt(1(8)))(_sens(0(7))))))
			(line__17(_arch 2 0 17(_assignment (_alias((output(9))(input(7))))(_trgt(1(9)))(_sens(0(7))))))
			(line__18(_arch 3 0 18(_assignment (_alias((output(10))(input(7))))(_trgt(1(10)))(_sens(0(7))))))
			(line__19(_arch 4 0 19(_assignment (_alias((output(11))(input(7))))(_trgt(1(11)))(_sens(0(7))))))
			(line__20(_arch 5 0 20(_assignment (_alias((output(12))(input(7))))(_trgt(1(12)))(_sens(0(7))))))
			(line__21(_arch 6 0 21(_assignment (_alias((output(13))(input(7))))(_trgt(1(13)))(_sens(0(7))))))
			(line__22(_arch 7 0 22(_assignment (_alias((output(14))(input(7))))(_trgt(1(14)))(_sens(0(7))))))
			(line__23(_arch 8 0 23(_assignment (_alias((output(15))(input(7))))(_trgt(1(15)))(_sens(0(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 9 -1)
)
I 000051 55 717           1481295226238 Structural
(_unit VHDL (halfadder 0 6(structural 0 13))
	(_version vc6)
	(_time 1481295226239 2016.12.09 09:53:46)
	(_source (\./../src/HalfAdder.vhd\))
	(_parameters tan)
	(_code 71747e70712676677676602b247775777476737779)
	(_ent
		(_time 1481295217177)
	)
	(_object
		(_port (_int A -1 0 8(_ent(_in))))
		(_port (_int B -1 0 8(_ent(_in))))
		(_port (_int S -1 0 9(_ent(_out))))
		(_port (_int C -1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(2))(_sens(0)(1)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 2 -1)
)
I 000051 55 1343          1481295226257 Structural
(_unit VHDL (fulladder 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295226258 2016.12.09 09:53:46)
	(_source (\./../src/FullAdder.vhd\))
	(_parameters tan)
	(_code 8085818f85d78796d2d591dad58684868587828686)
	(_ent
		(_time 1481295217266)
	)
	(_comp
		(HalfAdder
			(_object
				(_port (_int A -1 0 19(_ent (_in))))
				(_port (_int B -1 0 19(_ent (_in))))
				(_port (_int S -1 0 20(_ent (_out))))
				(_port (_int C -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst HA1 0 26(_comp HalfAdder)
		(_port
			((A)(A))
			((B)(B))
			((S)(s1))
			((C)(c1))
		)
		(_use (_ent . HalfAdder)
		)
	)
	(_inst HA2 0 27(_comp HalfAdder)
		(_port
			((A)(Cin))
			((B)(s1))
			((S)(S))
			((C)(c2))
		)
		(_use (_ent . HalfAdder)
		)
	)
	(_object
		(_port (_int A -1 0 8(_ent(_in))))
		(_port (_int B -1 0 8(_ent(_in))))
		(_port (_int Cin -1 0 8(_ent(_in))))
		(_port (_int S -1 0 9(_ent(_out))))
		(_port (_int Cout -1 0 9(_ent(_out))))
		(_sig (_int s1 -1 0 15(_arch(_uni((i 2))))))
		(_sig (_int c1 -1 0 15(_arch(_uni((i 2))))))
		(_sig (_int c2 -1 0 15(_arch(_uni((i 2))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment (_trgt(4))(_sens(6)(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 1 -1)
)
I 000051 55 2184          1481295226277 Structural
(_unit VHDL (adder_16 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295226278 2016.12.09 09:53:46)
	(_source (\./../src/Adder_16.vhd\))
	(_parameters tan)
	(_code a0a5a6f7a4f7f0b6a7f4b2f9a7a3a1a3a6a6a1a6a4)
	(_ent
		(_time 1481295217296)
	)
	(_comp
		(HalfAdder
			(_object
				(_port (_int A -1 0 18(_ent (_in))))
				(_port (_int B -1 0 18(_ent (_in))))
				(_port (_int S -1 0 19(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_out))))
			)
		)
		(FullAdder
			(_object
				(_port (_int A -1 0 25(_ent (_in))))
				(_port (_int B -1 0 25(_ent (_in))))
				(_port (_int Cin -1 0 25(_ent (_in))))
				(_port (_int S -1 0 26(_ent (_out))))
				(_port (_int Cout -1 0 26(_ent (_out))))
			)
		)
	)
	(_generate AdderGenerate 0 34(_for 3 )
		(_generate HA 0 35(_if 1)
			(_inst LowerBit 0 36(_comp HalfAdder)
				(_port
					((A)(A(_object 0)))
					((B)(B(_object 0)))
					((S)(S(_object 0)))
					((C)(CarryBit(_object 0)))
				)
				(_use (_ent . HalfAdder)
				)
			)
		)
		(_generate FA 0 38(_if 2)
			(_inst UpperBit 0 39(_comp FullAdder)
				(_port
					((A)(A(_object 0)))
					((B)(B(_object 0)))
					((Cin)(CarryBit(_index 3)))
					((S)(S(_object 0)))
					((Cout)(CarryBit(_object 0)))
				)
				(_use (_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst (_int I 3 0 34(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int S 1 0 9(_ent(_out))))
		(_port (_int Cout -1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CarryBit 2 0 30(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 34(_scalar (_to i 0 i 15))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment (_alias((Cout)(CarryBit(15))))(_simpleassign BUF)(_trgt(3))(_sens(4(15))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 4 -1)
)
I 000051 55 2186          1481295226299 Structural
(_unit VHDL (subtractor_16 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295226300 2016.12.09 09:53:46)
	(_source (\./../src/Subtractor_16.vhd\))
	(_parameters tan)
	(_code afababf9fcf8f9b8a9a0bdf5ffa9aca8aba9f9a8ad)
	(_ent
		(_time 1481295217328)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int A -1 0 18(_ent (_in))))
				(_port (_int B -1 0 18(_ent (_in))))
				(_port (_int Cin -1 0 18(_ent (_in))))
				(_port (_int S -1 0 19(_ent (_out))))
				(_port (_int Cout -1 0 19(_ent (_out))))
			)
		)
	)
	(_generate AdderGenerate 0 30(_for 3 )
		(_generate ZA 0 31(_if 2)
			(_inst LowerBit 0 32(_comp FullAdder)
				(_port
					((A)(A(_object 0)))
					((B)(notB(_object 0)))
					((Cin)((i 3)))
					((S)(S(_object 0)))
					((Cout)(CarryBit(_object 0)))
				)
				(_use (_ent . FullAdder)
					(_port
						((A)(A))
						((B)(B))
						((Cin)(Cin))
						((S)(S))
						((Cout)(Cout))
					)
				)
			)
		)
		(_generate FA 0 34(_if 3)
			(_inst UpperBit 0 35(_comp FullAdder)
				(_port
					((A)(A(_object 0)))
					((B)(notB(_object 0)))
					((Cin)(CarryBit(_index 4)))
					((S)(S(_object 0)))
					((Cout)(CarryBit(_object 0)))
				)
				(_use (_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst (_int I 3 0 30(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int S 1 0 9(_ent(_out))))
		(_port (_int SignBit -1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CarryBit 2 0 23(_arch(_uni))))
		(_sig (_int notB 2 0 23(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 30(_scalar (_to i 0 i 15))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment (_trgt(5))(_sens(1)))))
			(line__40(_arch 1 0 40(_assignment (_trgt(3))(_sens(4(15))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 5 -1)
)
I 000051 55 1384          1481295226322 Behavioral
(_unit VHDL (multiplier_16 0 7(behavioral 0 15))
	(_version vc6)
	(_time 1481295226323 2016.12.09 09:53:46)
	(_source (\./../src/Multiplier_16.vhd\))
	(_parameters tan)
	(_code cecb9d9a9e99c9d9cb9cd7959fc89dc8c7c8cbc9cc)
	(_ent
		(_time 1481295217377)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 9(_ent(_in))))
		(_port (_int B 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int S 1 0 10(_ent(_out))))
		(_port (_int overflow -1 0 11(_ent(_out((i 2))))))
		(_type (_int ~SIGNED{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int product 2 0 17(_arch(_uni))))
		(_sig (_int TooBig 2 0 18(_arch(_uni(_string \"00000000000000010000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment (_trgt(4))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment (_trgt(3))(_sens(4)(5))(_mon))))
			(line__29(_arch 2 0 29(_assignment (_alias((S)(product(d_15_0))))(_trgt(2))(_sens(4(d_15_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (1 SIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1009          1481295226348 Structural
(_unit VHDL (multiplexer_8to1 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295226349 2016.12.09 09:53:46)
	(_source (\./../src/Multiplexer_8to1.vhd\))
	(_parameters tan)
	(_code dedb8d8d8e89d9c9dbdfc7858fd88dd8dbd9d6d8db)
	(_ent
		(_time 1481295217408)
	)
	(_object
		(_port (_int D0 -1 0 8(_ent(_in))))
		(_port (_int D1 -1 0 8(_ent(_in))))
		(_port (_int D2 -1 0 8(_ent(_in))))
		(_port (_int D3 -1 0 8(_ent(_in))))
		(_port (_int D4 -1 0 8(_ent(_in))))
		(_port (_int D5 -1 0 8(_ent(_in))))
		(_port (_int D6 -1 0 8(_ent(_in))))
		(_port (_int D7 -1 0 8(_ent(_in))))
		(_port (_int S0 -1 0 9(_ent(_in))))
		(_port (_int S1 -1 0 9(_ent(_in))))
		(_port (_int S2 -1 0 9(_ent(_in))))
		(_port (_int F -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(11))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 1 -1)
)
I 000051 55 2176          1481295226368 Structural
(_unit VHDL (multiplexer_8to1_by16 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295226369 2016.12.09 09:53:46)
	(_source (\./../src/Multiplexer_8to1_by16.vhd\))
	(_parameters tan)
	(_code fdf8aeacacaafaeaf8a8e4a6acfbaefbf8faf5fbf8)
	(_ent
		(_time 1481295217442)
	)
	(_comp
		(Multiplexer_8to1
			(_object
				(_port (_int D0 -1 0 18(_ent (_in))))
				(_port (_int D1 -1 0 18(_ent (_in))))
				(_port (_int D2 -1 0 18(_ent (_in))))
				(_port (_int D3 -1 0 18(_ent (_in))))
				(_port (_int D4 -1 0 18(_ent (_in))))
				(_port (_int D5 -1 0 18(_ent (_in))))
				(_port (_int D6 -1 0 18(_ent (_in))))
				(_port (_int D7 -1 0 18(_ent (_in))))
				(_port (_int S0 -1 0 19(_ent (_in))))
				(_port (_int S1 -1 0 19(_ent (_in))))
				(_port (_int S2 -1 0 19(_ent (_in))))
				(_port (_int F -1 0 20(_ent (_out))))
			)
		)
	)
	(_generate muxGen 0 26(_for 2 )
		(_inst mux 0 27(_comp Multiplexer_8to1)
			(_port
				((D0)(D0(_object 0)))
				((D1)(D1(_object 0)))
				((D2)(D2(_object 0)))
				((D3)(D3(_object 0)))
				((D4)(D4(_object 0)))
				((D5)(D5(_object 0)))
				((D6)(D6(_object 0)))
				((D7)(D7(_object 0)))
				((S0)(S0))
				((S1)(S1))
				((S2)(S2))
				((F)(F(_object 0)))
			)
			(_use (_ent . Multiplexer_8to1)
			)
		)
		(_object
			(_cnst (_int I 2 0 26(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int D0 0 0 8(_ent(_in))))
		(_port (_int D1 0 0 8(_ent(_in))))
		(_port (_int D2 0 0 8(_ent(_in))))
		(_port (_int D3 0 0 8(_ent(_in))))
		(_port (_int D4 0 0 8(_ent(_in))))
		(_port (_int D5 0 0 8(_ent(_in))))
		(_port (_int D6 0 0 8(_ent(_in))))
		(_port (_int D7 0 0 8(_ent(_in))))
		(_port (_int S0 -1 0 9(_ent(_in))))
		(_port (_int S1 -1 0 9(_ent(_in))))
		(_port (_int S2 -1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int F 1 0 10(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 26(_scalar (_to i 0 i 15))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000051 55 5038          1481295226374 Structural
(_unit VHDL (alu_16 0 6(structural 0 15))
	(_version vc6)
	(_time 1481295226375 2016.12.09 09:53:46)
	(_source (\./../src/ALU_16.vhd\))
	(_parameters tan)
	(_code fdf8fbadfaabace8aff8eca2aafbfcfbaefaf8f8ab)
	(_ent
		(_time 1481295217452)
	)
	(_comp
		(Adder_16
			(_object
				(_port (_int A 3 0 19(_ent (_in))))
				(_port (_int B 3 0 19(_ent (_in))))
				(_port (_int S 4 0 20(_ent (_out))))
				(_port (_int Cout -1 0 21(_ent (_out))))
			)
		)
		(Subtractor_16
			(_object
				(_port (_int A 5 0 27(_ent (_in))))
				(_port (_int B 5 0 27(_ent (_in))))
				(_port (_int S 6 0 28(_ent (_out))))
				(_port (_int SignBit -1 0 29(_ent (_out))))
			)
		)
		(Multiplier_16
			(_object
				(_port (_int A 7 0 35(_ent (_in))))
				(_port (_int B 7 0 35(_ent (_in))))
				(_port (_int S 8 0 36(_ent (_out))))
				(_port (_int overflow -1 0 37(_ent (_out))))
			)
		)
		(Multiplexer_8to1_by16
			(_object
				(_port (_int D0 9 0 43(_ent (_in))))
				(_port (_int D1 9 0 43(_ent (_in))))
				(_port (_int D2 9 0 43(_ent (_in))))
				(_port (_int D3 9 0 43(_ent (_in))))
				(_port (_int D4 9 0 43(_ent (_in))))
				(_port (_int D5 9 0 43(_ent (_in))))
				(_port (_int D6 9 0 43(_ent (_in))))
				(_port (_int D7 9 0 43(_ent (_in))))
				(_port (_int S0 -1 0 44(_ent (_in))))
				(_port (_int S1 -1 0 44(_ent (_in))))
				(_port (_int S2 -1 0 44(_ent (_in))))
				(_port (_int F 10 0 45(_ent (_out))))
			)
		)
	)
	(_inst adder 0 55(_comp Adder_16)
		(_port
			((A)(A))
			((B)(B))
			((S)(AdderResult))
			((Cout)(overflowAdd))
		)
		(_use (_ent . Adder_16)
		)
	)
	(_inst subtract 0 57(_comp Subtractor_16)
		(_port
			((A)(A))
			((B)(B))
			((S)(SubtractorResult))
			((SignBit)(negativeSub))
		)
		(_use (_ent . Subtractor_16)
		)
	)
	(_inst multiply 0 59(_comp Multiplier_16)
		(_port
			((A)(A))
			((B)(B))
			((S)(MultiplierResult))
			((overflow)(overflowMult))
		)
		(_use (_ent . Multiplier_16)
		)
	)
	(_inst mux 0 61(_comp Multiplexer_8to1_by16)
		(_port
			((D0)(AdderResult))
			((D1)(MultiplierResult))
			((D2)(A))
			((D3)(B))
			((D4)(SubtractorResult))
			((D5)(_string \"0000000000000000"\))
			((D6)(_string \"0000000000000000"\))
			((D7)(_string \"0000000000000000"\))
			((S0)(S0))
			((S1)(S1))
			((S2)(S2))
			((F)(Result))
		)
		(_use (_ent . Multiplexer_8to1_by16)
			(_port
				((D0)(D0))
				((D1)(D1))
				((D2)(D2))
				((D3)(D3))
				((D4)(D4))
				((D5)(D5))
				((D6)(D6))
				((D7)(D7))
				((S0)(S0))
				((S1)(S1))
				((S2)(S2))
				((F)(F))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int R 1 0 9(_ent(_out))))
		(_port (_int S0 -1 0 10(_ent(_in))))
		(_port (_int S1 -1 0 10(_ent(_in))))
		(_port (_int S2 -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Status 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 27(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 28(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 35(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 36(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 43(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 45(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 49(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int AdderResult 11 0 49(_arch(_uni))))
		(_sig (_int SubtractorResult 11 0 49(_arch(_uni))))
		(_sig (_int MultiplierResult 11 0 49(_arch(_uni))))
		(_sig (_int Result 11 0 49(_arch(_uni))))
		(_sig (_int overflowAdd -1 0 50(_arch(_uni))))
		(_sig (_int overflowMult -1 0 50(_arch(_uni))))
		(_sig (_int negativeSub -1 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 51(_array -1 ((_dto i 15 i 0)))))
		(_cnst (_int zeros 12 0 51(_arch(_string \"0000000000000000"\))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment (_trgt(6(0)))(_sens(3)(4)(5)(10(15))(13)))))
			(line__65(_arch 1 0 65(_assignment (_trgt(6(1)))(_sens(10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))(10(8))(10(9))(10(10))(10(11))(10(12))(10(13))(10(14))(10(15))))))
			(line__67(_arch 2 0 67(_assignment (_trgt(6(2)))(_sens(3)(4)(5)(11)(12)))))
			(line__69(_arch 3 0 69(_assignment (_alias((R)(Result)))(_trgt(2))(_sens(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 4 -1)
)
I 000051 55 676           1481295226395 Structural
(_unit VHDL (multiplexer_2to1 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295226396 2016.12.09 09:53:46)
	(_source (\./../src/Multiplexer_2to1.vhd\))
	(_parameters tan)
	(_code 0d08510a5c5a0a1a080a14565c0b5e0b080a050b08)
	(_ent
		(_time 1481066863525)
	)
	(_object
		(_port (_int D0 -1 0 8(_ent(_in))))
		(_port (_int D1 -1 0 8(_ent(_in))))
		(_port (_int Control -1 0 9(_ent(_in))))
		(_port (_int F -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 1 -1)
)
I 000051 55 1356          1481295226416 Structural
(_unit VHDL (multiplexer_2to1_by16 0 8(structural 0 16))
	(_version vc6)
	(_time 1481295226417 2016.12.09 09:53:46)
	(_source (\./../src/Multiplexer_2to1_by16.vhd\))
	(_parameters tan)
	(_code 2c2970297a7b2b3b297935777d2a7f2a292b242a29)
	(_ent
		(_time 1481066756631)
	)
	(_comp
		(Multiplexer_2to1
			(_object
				(_port (_int D0 -1 0 20(_ent (_in))))
				(_port (_int D1 -1 0 20(_ent (_in))))
				(_port (_int Control -1 0 21(_ent (_in))))
				(_port (_int F -1 0 22(_ent (_out))))
			)
		)
	)
	(_generate muxGen 0 28(_for 2 )
		(_inst mux 0 29(_comp Multiplexer_2to1)
			(_port
				((D0)(D0(_object 0)))
				((D1)(D1(_object 0)))
				((Control)(Control))
				((F)(F(_object 0)))
			)
			(_use (_ent . Multiplexer_2to1)
			)
		)
		(_object
			(_cnst (_int I 2 0 28(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int D0 0 0 10(_ent(_in))))
		(_port (_int D1 0 0 10(_ent(_in))))
		(_port (_int Control -1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int F 1 0 12(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 28(_scalar (_to i 0 i 15))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1580          1481295226425 behavioral
(_unit VHDL (reg 0 5(behavioral 0 13))
	(_version vc6)
	(_time 1481295226426 2016.12.09 09:53:46)
	(_source (\./../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 2c2826287a7b7f3b2f7839767a2b2e2a292a2b2b2e)
	(_ent
		(_time 1481066340614)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_port (_int regWrite -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1 ((_dto i 15 i 0)))))
		(_port (_int WriteData 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int WriteRegister 1 0 8(_ent(_in))))
		(_port (_int Reg1 1 0 8(_ent(_in))))
		(_port (_int Reg2 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Reg1Data 2 0 9(_ent(_out))))
		(_port (_int Reg2Data 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ram 0 14(_array 3 ((_to i 0 i 7)))))
		(_sig (_int regs 4 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_trgt(8))(_sens(0)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__26(_arch 1 0 26(_assignment (_trgt(6))(_sens(4)(8))(_mon))))
			(line__27(_arch 2 0 27(_assignment (_trgt(7))(_sens(5)(8))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 3 -1)
)
I 000051 55 1570          1481295226450 Behavioral
(_unit VHDL (instructionmemory 0 10(behavioral 0 18))
	(_version vc6)
	(_time 1481295226451 2016.12.09 09:53:46)
	(_source (\./../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 4b4e4a494c1d1c5c4d4459101f4d484c4f4d424d1d)
	(_ent
		(_time 1481295217559)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1 ((_dto i 4 i 0)))))
		(_port (_int PC 0 0 12(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Data 1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int t_MemArray 0 21(_array 2 ((_dto i 14 i 0)))))
		(_cnst (_int Mem 3 0 23(_prcs 0(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_simple)(_trgt(2))(_sens(1))(_mon)(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1567          1481295226472 behavioral
(_unit VHDL (ram 0 8(behavioral 0 18))
	(_version vc6)
	(_time 1481295226473 2016.12.09 09:53:46)
	(_source (\./../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 5b5f5158080c5b4c5b5f4a015e5c595d5a5d0f5c59)
	(_ent
		(_time 1480879967167)
	)
	(_object
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_port (_int WE -1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int address 0 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13(_array -1 ((_dto i 15 i 0)))))
		(_port (_int DataIn 1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~124 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int DataOut 2 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ram_type 0 20(_array 3 ((_to i 0 i 255)))))
		(_sig (_int memory 4 0 21(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 22(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int read_address 5 0 22(_arch(_uni))))
		(_prcs
			(RamProc(_arch 0 0 26(_prcs (_trgt(5)(6))(_sens(0)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__36(_arch 1 0 36(_assignment (_trgt(4))(_sens(5)(6))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 2 -1)
)
I 000051 55 1568          1481295226492 Structural
(_unit VHDL (controlunit 0 34(structural 0 42))
	(_version vc6)
	(_time 1481295226493 2016.12.09 09:53:46)
	(_source (\./../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code 7a7f717b7d2d7b6d7f2968207d7c297d7f7c2f7c73)
	(_ent
		(_time 1481063982473)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2}~12 0 36(_array -1 ((_to i 0 i 2)))))
		(_port (_int S 0 0 36(_ent(_in))))
		(_port (_int MemRead -1 0 37(_ent(_out))))
		(_port (_int MemToReg -1 0 37(_ent(_out))))
		(_port (_int MemWrite -1 0 37(_ent(_out))))
		(_port (_int ALUsource -1 0 37(_ent(_out))))
		(_port (_int RegWrite -1 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 38(_array -1 ((_dto i 2 i 0)))))
		(_port (_int ALUop 1 0 38(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment (_trgt(6(2)))(_sens(0(2))(0(1))(0(0))))))
			(line__46(_arch 1 0 46(_assignment (_trgt(6(1)))(_sens(0(2))(0(0))(0(1))))))
			(line__47(_arch 2 0 47(_assignment (_trgt(6(0)))(_sens(0(1))(0(2))))))
			(line__49(_arch 3 0 49(_assignment (_trgt(4))(_sens(0(2))(0(0))(0(1))))))
			(line__51(_arch 4 0 51(_assignment (_trgt(5))(_sens(0(2))(0(1))))))
			(line__53(_arch 5 0 53(_assignment (_alias((MemRead)(S(2))))(_simpleassign BUF)(_trgt(1))(_sens(0(2))))))
			(line__55(_arch 6 0 55(_assignment (_trgt(2))(_sens(0(2))(0(1))(0(0))))))
			(line__57(_arch 7 0 57(_assignment (_trgt(3))(_sens(0(2))(0(1))(0(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 8 -1)
)
I 000051 55 1613          1481295226515 Structural
(_unit VHDL (signextend 0 6(structural 0 13))
	(_version vc6)
	(_time 1481295226516 2016.12.09 09:53:46)
	(_source (\./../src/SignExtend.vhd\))
	(_parameters tan)
	(_code 8a8e8184d2ddd99cde8b9fd1d38d8e8c8f8cdf8c8e)
	(_ent
		(_time 1481067528370)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int input 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int output 1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_alias((output(d_7_0))(input(d_7_0))))(_trgt(1(d_7_0)))(_sens(0(d_7_0))))))
			(line__16(_arch 1 0 16(_assignment (_alias((output(8))(input(7))))(_trgt(1(8)))(_sens(0(7))))))
			(line__17(_arch 2 0 17(_assignment (_alias((output(9))(input(7))))(_trgt(1(9)))(_sens(0(7))))))
			(line__18(_arch 3 0 18(_assignment (_alias((output(10))(input(7))))(_trgt(1(10)))(_sens(0(7))))))
			(line__19(_arch 4 0 19(_assignment (_alias((output(11))(input(7))))(_trgt(1(11)))(_sens(0(7))))))
			(line__20(_arch 5 0 20(_assignment (_alias((output(12))(input(7))))(_trgt(1(12)))(_sens(0(7))))))
			(line__21(_arch 6 0 21(_assignment (_alias((output(13))(input(7))))(_trgt(1(13)))(_sens(0(7))))))
			(line__22(_arch 7 0 22(_assignment (_alias((output(14))(input(7))))(_trgt(1(14)))(_sens(0(7))))))
			(line__23(_arch 8 0 23(_assignment (_alias((output(15))(input(7))))(_trgt(1(15)))(_sens(0(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 9 -1)
)
I 000051 55 717           1481295280398 Structural
(_unit VHDL (halfadder 0 6(structural 0 13))
	(_version vc6)
	(_time 1481295280399 2016.12.09 09:54:40)
	(_source (\./../src/HalfAdder.vhd\))
	(_parameters tan)
	(_code 0d0b570b585a0a1b0a0a1c57580b090b080a0f0b05)
	(_ent
		(_time 1481295217177)
	)
	(_object
		(_port (_int A -1 0 8(_ent(_in))))
		(_port (_int B -1 0 8(_ent(_in))))
		(_port (_int S -1 0 9(_ent(_out))))
		(_port (_int C -1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(2))(_sens(0)(1)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 2 -1)
)
I 000051 55 1343          1481295280419 Structural
(_unit VHDL (fulladder 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295280420 2016.12.09 09:54:40)
	(_source (\./../src/FullAdder.vhd\))
	(_parameters tan)
	(_code 1c1a481a4a4b1b0a4e490d46491a181a191b1e1a1a)
	(_ent
		(_time 1481295217266)
	)
	(_comp
		(HalfAdder
			(_object
				(_port (_int A -1 0 19(_ent (_in))))
				(_port (_int B -1 0 19(_ent (_in))))
				(_port (_int S -1 0 20(_ent (_out))))
				(_port (_int C -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst HA1 0 26(_comp HalfAdder)
		(_port
			((A)(A))
			((B)(B))
			((S)(s1))
			((C)(c1))
		)
		(_use (_ent . HalfAdder)
		)
	)
	(_inst HA2 0 27(_comp HalfAdder)
		(_port
			((A)(Cin))
			((B)(s1))
			((S)(S))
			((C)(c2))
		)
		(_use (_ent . HalfAdder)
		)
	)
	(_object
		(_port (_int A -1 0 8(_ent(_in))))
		(_port (_int B -1 0 8(_ent(_in))))
		(_port (_int Cin -1 0 8(_ent(_in))))
		(_port (_int S -1 0 9(_ent(_out))))
		(_port (_int Cout -1 0 9(_ent(_out))))
		(_sig (_int s1 -1 0 15(_arch(_uni((i 2))))))
		(_sig (_int c1 -1 0 15(_arch(_uni((i 2))))))
		(_sig (_int c2 -1 0 15(_arch(_uni((i 2))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment (_trgt(4))(_sens(6)(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 1 -1)
)
I 000051 55 2184          1481295280438 Structural
(_unit VHDL (adder_16 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295280439 2016.12.09 09:54:40)
	(_source (\./../src/Adder_16.vhd\))
	(_parameters tan)
	(_code 2c2a7f287b7b7c3a2b783e752b2f2d2f2a2a2d2a28)
	(_ent
		(_time 1481295217296)
	)
	(_comp
		(HalfAdder
			(_object
				(_port (_int A -1 0 18(_ent (_in))))
				(_port (_int B -1 0 18(_ent (_in))))
				(_port (_int S -1 0 19(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_out))))
			)
		)
		(FullAdder
			(_object
				(_port (_int A -1 0 25(_ent (_in))))
				(_port (_int B -1 0 25(_ent (_in))))
				(_port (_int Cin -1 0 25(_ent (_in))))
				(_port (_int S -1 0 26(_ent (_out))))
				(_port (_int Cout -1 0 26(_ent (_out))))
			)
		)
	)
	(_generate AdderGenerate 0 34(_for 3 )
		(_generate HA 0 35(_if 1)
			(_inst LowerBit 0 36(_comp HalfAdder)
				(_port
					((A)(A(_object 0)))
					((B)(B(_object 0)))
					((S)(S(_object 0)))
					((C)(CarryBit(_object 0)))
				)
				(_use (_ent . HalfAdder)
				)
			)
		)
		(_generate FA 0 38(_if 2)
			(_inst UpperBit 0 39(_comp FullAdder)
				(_port
					((A)(A(_object 0)))
					((B)(B(_object 0)))
					((Cin)(CarryBit(_index 3)))
					((S)(S(_object 0)))
					((Cout)(CarryBit(_object 0)))
				)
				(_use (_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst (_int I 3 0 34(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int S 1 0 9(_ent(_out))))
		(_port (_int Cout -1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CarryBit 2 0 30(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 34(_scalar (_to i 0 i 15))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment (_alias((Cout)(CarryBit(15))))(_simpleassign BUF)(_trgt(3))(_sens(4(15))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 4 -1)
)
I 000051 55 2186          1481295280456 Structural
(_unit VHDL (subtractor_16 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295280457 2016.12.09 09:54:40)
	(_source (\./../src/Subtractor_16.vhd\))
	(_parameters tan)
	(_code 3b3c6a3f6c6c6d2c3d3429616b3d383c3f3d6d3c39)
	(_ent
		(_time 1481295217328)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int A -1 0 18(_ent (_in))))
				(_port (_int B -1 0 18(_ent (_in))))
				(_port (_int Cin -1 0 18(_ent (_in))))
				(_port (_int S -1 0 19(_ent (_out))))
				(_port (_int Cout -1 0 19(_ent (_out))))
			)
		)
	)
	(_generate AdderGenerate 0 30(_for 3 )
		(_generate ZA 0 31(_if 2)
			(_inst LowerBit 0 32(_comp FullAdder)
				(_port
					((A)(A(_object 0)))
					((B)(notB(_object 0)))
					((Cin)((i 3)))
					((S)(S(_object 0)))
					((Cout)(CarryBit(_object 0)))
				)
				(_use (_ent . FullAdder)
					(_port
						((A)(A))
						((B)(B))
						((Cin)(Cin))
						((S)(S))
						((Cout)(Cout))
					)
				)
			)
		)
		(_generate FA 0 34(_if 3)
			(_inst UpperBit 0 35(_comp FullAdder)
				(_port
					((A)(A(_object 0)))
					((B)(notB(_object 0)))
					((Cin)(CarryBit(_index 4)))
					((S)(S(_object 0)))
					((Cout)(CarryBit(_object 0)))
				)
				(_use (_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst (_int I 3 0 30(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int S 1 0 9(_ent(_out))))
		(_port (_int SignBit -1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CarryBit 2 0 23(_arch(_uni))))
		(_sig (_int notB 2 0 23(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 30(_scalar (_to i 0 i 15))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment (_trgt(5))(_sens(1)))))
			(line__40(_arch 1 0 40(_assignment (_trgt(3))(_sens(4(15))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 5 -1)
)
I 000051 55 1384          1481295280475 Behavioral
(_unit VHDL (multiplier_16 0 7(behavioral 0 15))
	(_version vc6)
	(_time 1481295280476 2016.12.09 09:54:40)
	(_source (\./../src/Multiplier_16.vhd\))
	(_parameters tan)
	(_code 4b4d4d481c1c4c5c4e1952101a4d184d424d4e4c49)
	(_ent
		(_time 1481295217377)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 9(_ent(_in))))
		(_port (_int B 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int S 1 0 10(_ent(_out))))
		(_port (_int overflow -1 0 11(_ent(_out((i 2))))))
		(_type (_int ~SIGNED{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int product 2 0 17(_arch(_uni))))
		(_sig (_int TooBig 2 0 18(_arch(_uni(_string \"00000000000000010000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment (_trgt(4))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment (_trgt(3))(_sens(4)(5))(_mon))))
			(line__29(_arch 2 0 29(_assignment (_alias((S)(product(d_15_0))))(_trgt(2))(_sens(4(d_15_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (1 SIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1009          1481295280496 Structural
(_unit VHDL (multiplexer_8to1 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295280497 2016.12.09 09:54:40)
	(_source (\./../src/Multiplexer_8to1.vhd\))
	(_parameters tan)
	(_code 6a6c6c6b3e3d6d7d6f6b73313b6c396c6f6d626c6f)
	(_ent
		(_time 1481295217408)
	)
	(_object
		(_port (_int D0 -1 0 8(_ent(_in))))
		(_port (_int D1 -1 0 8(_ent(_in))))
		(_port (_int D2 -1 0 8(_ent(_in))))
		(_port (_int D3 -1 0 8(_ent(_in))))
		(_port (_int D4 -1 0 8(_ent(_in))))
		(_port (_int D5 -1 0 8(_ent(_in))))
		(_port (_int D6 -1 0 8(_ent(_in))))
		(_port (_int D7 -1 0 8(_ent(_in))))
		(_port (_int S0 -1 0 9(_ent(_in))))
		(_port (_int S1 -1 0 9(_ent(_in))))
		(_port (_int S2 -1 0 9(_ent(_in))))
		(_port (_int F -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(11))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 1 -1)
)
I 000051 55 2176          1481295280516 Structural
(_unit VHDL (multiplexer_8to1_by16 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295280517 2016.12.09 09:54:40)
	(_source (\./../src/Multiplexer_8to1_by16.vhd\))
	(_parameters tan)
	(_code 7a7c7c7a2e2d7d6d7f2f63212b7c297c7f7d727c7f)
	(_ent
		(_time 1481295217442)
	)
	(_comp
		(Multiplexer_8to1
			(_object
				(_port (_int D0 -1 0 18(_ent (_in))))
				(_port (_int D1 -1 0 18(_ent (_in))))
				(_port (_int D2 -1 0 18(_ent (_in))))
				(_port (_int D3 -1 0 18(_ent (_in))))
				(_port (_int D4 -1 0 18(_ent (_in))))
				(_port (_int D5 -1 0 18(_ent (_in))))
				(_port (_int D6 -1 0 18(_ent (_in))))
				(_port (_int D7 -1 0 18(_ent (_in))))
				(_port (_int S0 -1 0 19(_ent (_in))))
				(_port (_int S1 -1 0 19(_ent (_in))))
				(_port (_int S2 -1 0 19(_ent (_in))))
				(_port (_int F -1 0 20(_ent (_out))))
			)
		)
	)
	(_generate muxGen 0 26(_for 2 )
		(_inst mux 0 27(_comp Multiplexer_8to1)
			(_port
				((D0)(D0(_object 0)))
				((D1)(D1(_object 0)))
				((D2)(D2(_object 0)))
				((D3)(D3(_object 0)))
				((D4)(D4(_object 0)))
				((D5)(D5(_object 0)))
				((D6)(D6(_object 0)))
				((D7)(D7(_object 0)))
				((S0)(S0))
				((S1)(S1))
				((S2)(S2))
				((F)(F(_object 0)))
			)
			(_use (_ent . Multiplexer_8to1)
			)
		)
		(_object
			(_cnst (_int I 2 0 26(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int D0 0 0 8(_ent(_in))))
		(_port (_int D1 0 0 8(_ent(_in))))
		(_port (_int D2 0 0 8(_ent(_in))))
		(_port (_int D3 0 0 8(_ent(_in))))
		(_port (_int D4 0 0 8(_ent(_in))))
		(_port (_int D5 0 0 8(_ent(_in))))
		(_port (_int D6 0 0 8(_ent(_in))))
		(_port (_int D7 0 0 8(_ent(_in))))
		(_port (_int S0 -1 0 9(_ent(_in))))
		(_port (_int S1 -1 0 9(_ent(_in))))
		(_port (_int S2 -1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int F 1 0 10(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 26(_scalar (_to i 0 i 15))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000051 55 5038          1481295280522 Structural
(_unit VHDL (alu_16 0 6(structural 0 15))
	(_version vc6)
	(_time 1481295280523 2016.12.09 09:54:40)
	(_source (\./../src/ALU_16.vhd\))
	(_parameters tan)
	(_code 7a7c297b782c2b6f287f6b252d7c7b7c297d7f7f2c)
	(_ent
		(_time 1481295217452)
	)
	(_comp
		(Adder_16
			(_object
				(_port (_int A 3 0 19(_ent (_in))))
				(_port (_int B 3 0 19(_ent (_in))))
				(_port (_int S 4 0 20(_ent (_out))))
				(_port (_int Cout -1 0 21(_ent (_out))))
			)
		)
		(Subtractor_16
			(_object
				(_port (_int A 5 0 27(_ent (_in))))
				(_port (_int B 5 0 27(_ent (_in))))
				(_port (_int S 6 0 28(_ent (_out))))
				(_port (_int SignBit -1 0 29(_ent (_out))))
			)
		)
		(Multiplier_16
			(_object
				(_port (_int A 7 0 35(_ent (_in))))
				(_port (_int B 7 0 35(_ent (_in))))
				(_port (_int S 8 0 36(_ent (_out))))
				(_port (_int overflow -1 0 37(_ent (_out))))
			)
		)
		(Multiplexer_8to1_by16
			(_object
				(_port (_int D0 9 0 43(_ent (_in))))
				(_port (_int D1 9 0 43(_ent (_in))))
				(_port (_int D2 9 0 43(_ent (_in))))
				(_port (_int D3 9 0 43(_ent (_in))))
				(_port (_int D4 9 0 43(_ent (_in))))
				(_port (_int D5 9 0 43(_ent (_in))))
				(_port (_int D6 9 0 43(_ent (_in))))
				(_port (_int D7 9 0 43(_ent (_in))))
				(_port (_int S0 -1 0 44(_ent (_in))))
				(_port (_int S1 -1 0 44(_ent (_in))))
				(_port (_int S2 -1 0 44(_ent (_in))))
				(_port (_int F 10 0 45(_ent (_out))))
			)
		)
	)
	(_inst adder 0 55(_comp Adder_16)
		(_port
			((A)(A))
			((B)(B))
			((S)(AdderResult))
			((Cout)(overflowAdd))
		)
		(_use (_ent . Adder_16)
		)
	)
	(_inst subtract 0 57(_comp Subtractor_16)
		(_port
			((A)(A))
			((B)(B))
			((S)(SubtractorResult))
			((SignBit)(negativeSub))
		)
		(_use (_ent . Subtractor_16)
		)
	)
	(_inst multiply 0 59(_comp Multiplier_16)
		(_port
			((A)(A))
			((B)(B))
			((S)(MultiplierResult))
			((overflow)(overflowMult))
		)
		(_use (_ent . Multiplier_16)
		)
	)
	(_inst mux 0 61(_comp Multiplexer_8to1_by16)
		(_port
			((D0)(AdderResult))
			((D1)(MultiplierResult))
			((D2)(A))
			((D3)(B))
			((D4)(SubtractorResult))
			((D5)(_string \"0000000000000000"\))
			((D6)(_string \"0000000000000000"\))
			((D7)(_string \"0000000000000000"\))
			((S0)(S0))
			((S1)(S1))
			((S2)(S2))
			((F)(Result))
		)
		(_use (_ent . Multiplexer_8to1_by16)
			(_port
				((D0)(D0))
				((D1)(D1))
				((D2)(D2))
				((D3)(D3))
				((D4)(D4))
				((D5)(D5))
				((D6)(D6))
				((D7)(D7))
				((S0)(S0))
				((S1)(S1))
				((S2)(S2))
				((F)(F))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int R 1 0 9(_ent(_out))))
		(_port (_int S0 -1 0 10(_ent(_in))))
		(_port (_int S1 -1 0 10(_ent(_in))))
		(_port (_int S2 -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Status 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 27(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 28(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 35(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 36(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 43(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 45(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 49(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int AdderResult 11 0 49(_arch(_uni))))
		(_sig (_int SubtractorResult 11 0 49(_arch(_uni))))
		(_sig (_int MultiplierResult 11 0 49(_arch(_uni))))
		(_sig (_int Result 11 0 49(_arch(_uni))))
		(_sig (_int overflowAdd -1 0 50(_arch(_uni))))
		(_sig (_int overflowMult -1 0 50(_arch(_uni))))
		(_sig (_int negativeSub -1 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 51(_array -1 ((_dto i 15 i 0)))))
		(_cnst (_int zeros 12 0 51(_arch(_string \"0000000000000000"\))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment (_trgt(6(0)))(_sens(10(15))(13)(3)(4)(5)))))
			(line__65(_arch 1 0 65(_assignment (_trgt(6(1)))(_sens(10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))(10(8))(10(9))(10(10))(10(11))(10(12))(10(13))(10(14))(10(15))))))
			(line__67(_arch 2 0 67(_assignment (_trgt(6(2)))(_sens(11)(12)(3)(4)(5)))))
			(line__69(_arch 3 0 69(_assignment (_alias((R)(Result)))(_trgt(2))(_sens(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 4 -1)
)
I 000051 55 676           1481295280538 Structural
(_unit VHDL (multiplexer_2to1 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295280539 2016.12.09 09:54:40)
	(_source (\./../src/Multiplexer_2to1.vhd\))
	(_parameters tan)
	(_code 8a8c8c85dedd8d9d8f8d93d1db8cd98c8f8d828c8f)
	(_ent
		(_time 1481066863525)
	)
	(_object
		(_port (_int D0 -1 0 8(_ent(_in))))
		(_port (_int D1 -1 0 8(_ent(_in))))
		(_port (_int Control -1 0 9(_ent(_in))))
		(_port (_int F -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 1 -1)
)
I 000051 55 1356          1481295280556 Structural
(_unit VHDL (multiplexer_2to1_by16 0 8(structural 0 16))
	(_version vc6)
	(_time 1481295280557 2016.12.09 09:54:40)
	(_source (\./../src/Multiplexer_2to1_by16.vhd\))
	(_parameters tan)
	(_code a9afafffa5feaebeacfcb0f2f8affaafacaea1afac)
	(_ent
		(_time 1481066756631)
	)
	(_comp
		(Multiplexer_2to1
			(_object
				(_port (_int D0 -1 0 20(_ent (_in))))
				(_port (_int D1 -1 0 20(_ent (_in))))
				(_port (_int Control -1 0 21(_ent (_in))))
				(_port (_int F -1 0 22(_ent (_out))))
			)
		)
	)
	(_generate muxGen 0 28(_for 2 )
		(_inst mux 0 29(_comp Multiplexer_2to1)
			(_port
				((D0)(D0(_object 0)))
				((D1)(D1(_object 0)))
				((Control)(Control))
				((F)(F(_object 0)))
			)
			(_use (_ent . Multiplexer_2to1)
			)
		)
		(_object
			(_cnst (_int I 2 0 28(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int D0 0 0 10(_ent(_in))))
		(_port (_int D1 0 0 10(_ent(_in))))
		(_port (_int Control -1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int F 1 0 12(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 28(_scalar (_to i 0 i 15))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1580          1481295280562 behavioral
(_unit VHDL (reg 0 5(behavioral 0 13))
	(_version vc6)
	(_time 1481295280563 2016.12.09 09:54:40)
	(_source (\./../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code a9aef9fea5fefabeaafdbcf3ffaeabafacafaeaeab)
	(_ent
		(_time 1481066340614)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_port (_int regWrite -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1 ((_dto i 15 i 0)))))
		(_port (_int WriteData 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int WriteRegister 1 0 8(_ent(_in))))
		(_port (_int Reg1 1 0 8(_ent(_in))))
		(_port (_int Reg2 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Reg1Data 2 0 9(_ent(_out))))
		(_port (_int Reg2Data 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ram 0 14(_array 3 ((_to i 0 i 7)))))
		(_sig (_int regs 4 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_trgt(8))(_sens(0)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__26(_arch 1 0 26(_assignment (_trgt(6))(_sens(4)(8))(_mon))))
			(line__27(_arch 2 0 27(_assignment (_trgt(7))(_sens(5)(8))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 3 -1)
)
I 000051 55 1570          1481295280583 Behavioral
(_unit VHDL (instructionmemory 0 10(behavioral 0 18))
	(_version vc6)
	(_time 1481295280584 2016.12.09 09:54:40)
	(_source (\./../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code b8bee3ece5eeefafbeb7aae3ecbebbbfbcbeb1beee)
	(_ent
		(_time 1481295217559)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1 ((_dto i 4 i 0)))))
		(_port (_int PC 0 0 12(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Data 1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int t_MemArray 0 21(_array 2 ((_dto i 14 i 0)))))
		(_cnst (_int Mem 3 0 23(_prcs 0(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_simple)(_trgt(2))(_sens(1))(_mon)(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1567          1481295280603 behavioral
(_unit VHDL (ram 0 8(behavioral 0 18))
	(_version vc6)
	(_time 1481295280604 2016.12.09 09:54:40)
	(_source (\./../src/DataMemory.vhd\))
	(_parameters tan)
	(_code d8df888ad18fd8cfd8dcc982dddfdaded9de8cdfda)
	(_ent
		(_time 1480879967167)
	)
	(_object
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_port (_int WE -1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int address 0 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13(_array -1 ((_dto i 15 i 0)))))
		(_port (_int DataIn 1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~124 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int DataOut 2 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ram_type 0 20(_array 3 ((_to i 0 i 255)))))
		(_sig (_int memory 4 0 21(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 22(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int read_address 5 0 22(_arch(_uni))))
		(_prcs
			(RamProc(_arch 0 0 26(_prcs (_trgt(5)(6))(_sens(0)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__36(_arch 1 0 36(_assignment (_trgt(4))(_sens(5)(6))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 2 -1)
)
I 000051 55 1568          1481295280623 Structural
(_unit VHDL (controlunit 0 34(structural 0 42))
	(_version vc6)
	(_time 1481295280624 2016.12.09 09:54:40)
	(_source (\./../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code e7e1b6b4b6b0e6f0e2b4f5bde0e1b4e0e2e1b2e1ee)
	(_ent
		(_time 1481063982473)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2}~12 0 36(_array -1 ((_to i 0 i 2)))))
		(_port (_int S 0 0 36(_ent(_in))))
		(_port (_int MemRead -1 0 37(_ent(_out))))
		(_port (_int MemToReg -1 0 37(_ent(_out))))
		(_port (_int MemWrite -1 0 37(_ent(_out))))
		(_port (_int ALUsource -1 0 37(_ent(_out))))
		(_port (_int RegWrite -1 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 38(_array -1 ((_dto i 2 i 0)))))
		(_port (_int ALUop 1 0 38(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment (_trgt(6(2)))(_sens(0(2))(0(1))(0(0))))))
			(line__46(_arch 1 0 46(_assignment (_trgt(6(1)))(_sens(0(2))(0(0))(0(1))))))
			(line__47(_arch 2 0 47(_assignment (_trgt(6(0)))(_sens(0(1))(0(2))))))
			(line__49(_arch 3 0 49(_assignment (_trgt(4))(_sens(0(2))(0(0))(0(1))))))
			(line__51(_arch 4 0 51(_assignment (_trgt(5))(_sens(0(2))(0(1))))))
			(line__53(_arch 5 0 53(_assignment (_alias((MemRead)(S(2))))(_simpleassign BUF)(_trgt(1))(_sens(0(2))))))
			(line__55(_arch 6 0 55(_assignment (_trgt(2))(_sens(0(2))(0(1))(0(0))))))
			(line__57(_arch 7 0 57(_assignment (_trgt(3))(_sens(0(2))(0(1))(0(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 8 -1)
)
I 000051 55 1613          1481295280642 Structural
(_unit VHDL (signextend 0 6(structural 0 13))
	(_version vc6)
	(_time 1481295280643 2016.12.09 09:54:40)
	(_source (\./../src/SignExtend.vhd\))
	(_parameters tan)
	(_code f7f0a6a7f9a0a4e1a3f6e2acaef0f3f1f2f1a2f1f3)
	(_ent
		(_time 1481067528370)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int input 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int output 1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_alias((output(d_7_0))(input(d_7_0))))(_trgt(1(d_7_0)))(_sens(0(d_7_0))))))
			(line__16(_arch 1 0 16(_assignment (_alias((output(8))(input(7))))(_trgt(1(8)))(_sens(0(7))))))
			(line__17(_arch 2 0 17(_assignment (_alias((output(9))(input(7))))(_trgt(1(9)))(_sens(0(7))))))
			(line__18(_arch 3 0 18(_assignment (_alias((output(10))(input(7))))(_trgt(1(10)))(_sens(0(7))))))
			(line__19(_arch 4 0 19(_assignment (_alias((output(11))(input(7))))(_trgt(1(11)))(_sens(0(7))))))
			(line__20(_arch 5 0 20(_assignment (_alias((output(12))(input(7))))(_trgt(1(12)))(_sens(0(7))))))
			(line__21(_arch 6 0 21(_assignment (_alias((output(13))(input(7))))(_trgt(1(13)))(_sens(0(7))))))
			(line__22(_arch 7 0 22(_assignment (_alias((output(14))(input(7))))(_trgt(1(14)))(_sens(0(7))))))
			(line__23(_arch 8 0 23(_assignment (_alias((output(15))(input(7))))(_trgt(1(15)))(_sens(0(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 9 -1)
)
I 000051 55 717           1481295287875 Structural
(_unit VHDL (halfadder 0 6(structural 0 13))
	(_version vc6)
	(_time 1481295287876 2016.12.09 09:54:47)
	(_source (\./../src/HalfAdder.vhd\))
	(_parameters tan)
	(_code 393d393c316e3e2f3e3e28636c3f3d3f3c3e3b3f31)
	(_ent
		(_time 1481295217177)
	)
	(_object
		(_port (_int A -1 0 8(_ent(_in))))
		(_port (_int B -1 0 8(_ent(_in))))
		(_port (_int S -1 0 9(_ent(_out))))
		(_port (_int C -1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(2))(_sens(0)(1)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 2 -1)
)
I 000051 55 1343          1481295287894 Structural
(_unit VHDL (fulladder 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295287895 2016.12.09 09:54:47)
	(_source (\./../src/FullAdder.vhd\))
	(_parameters tan)
	(_code 494d474a451e4e5f1b1c58131c4f4d4f4c4e4b4f4f)
	(_ent
		(_time 1481295217266)
	)
	(_comp
		(HalfAdder
			(_object
				(_port (_int A -1 0 19(_ent (_in))))
				(_port (_int B -1 0 19(_ent (_in))))
				(_port (_int S -1 0 20(_ent (_out))))
				(_port (_int C -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst HA1 0 26(_comp HalfAdder)
		(_port
			((A)(A))
			((B)(B))
			((S)(s1))
			((C)(c1))
		)
		(_use (_ent . HalfAdder)
		)
	)
	(_inst HA2 0 27(_comp HalfAdder)
		(_port
			((A)(Cin))
			((B)(s1))
			((S)(S))
			((C)(c2))
		)
		(_use (_ent . HalfAdder)
		)
	)
	(_object
		(_port (_int A -1 0 8(_ent(_in))))
		(_port (_int B -1 0 8(_ent(_in))))
		(_port (_int Cin -1 0 8(_ent(_in))))
		(_port (_int S -1 0 9(_ent(_out))))
		(_port (_int Cout -1 0 9(_ent(_out))))
		(_sig (_int s1 -1 0 15(_arch(_uni((i 2))))))
		(_sig (_int c1 -1 0 15(_arch(_uni((i 2))))))
		(_sig (_int c2 -1 0 15(_arch(_uni((i 2))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment (_trgt(4))(_sens(6)(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 1 -1)
)
I 000051 55 2184          1481295287911 Structural
(_unit VHDL (adder_16 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295287912 2016.12.09 09:54:47)
	(_source (\./../src/Adder_16.vhd\))
	(_parameters tan)
	(_code 595d505a540e094f5e0d4b005e5a585a5f5f585f5d)
	(_ent
		(_time 1481295217296)
	)
	(_comp
		(HalfAdder
			(_object
				(_port (_int A -1 0 18(_ent (_in))))
				(_port (_int B -1 0 18(_ent (_in))))
				(_port (_int S -1 0 19(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_out))))
			)
		)
		(FullAdder
			(_object
				(_port (_int A -1 0 25(_ent (_in))))
				(_port (_int B -1 0 25(_ent (_in))))
				(_port (_int Cin -1 0 25(_ent (_in))))
				(_port (_int S -1 0 26(_ent (_out))))
				(_port (_int Cout -1 0 26(_ent (_out))))
			)
		)
	)
	(_generate AdderGenerate 0 34(_for 3 )
		(_generate HA 0 35(_if 1)
			(_inst LowerBit 0 36(_comp HalfAdder)
				(_port
					((A)(A(_object 0)))
					((B)(B(_object 0)))
					((S)(S(_object 0)))
					((C)(CarryBit(_object 0)))
				)
				(_use (_ent . HalfAdder)
				)
			)
		)
		(_generate FA 0 38(_if 2)
			(_inst UpperBit 0 39(_comp FullAdder)
				(_port
					((A)(A(_object 0)))
					((B)(B(_object 0)))
					((Cin)(CarryBit(_index 3)))
					((S)(S(_object 0)))
					((Cout)(CarryBit(_object 0)))
				)
				(_use (_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst (_int I 3 0 34(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int S 1 0 9(_ent(_out))))
		(_port (_int Cout -1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CarryBit 2 0 30(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 34(_scalar (_to i 0 i 15))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment (_alias((Cout)(CarryBit(15))))(_simpleassign BUF)(_trgt(3))(_sens(4(15))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 4 -1)
)
I 000051 55 2186          1481295287932 Structural
(_unit VHDL (subtractor_16 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295287933 2016.12.09 09:54:47)
	(_source (\./../src/Subtractor_16.vhd\))
	(_parameters tan)
	(_code 787d7378752f2e6f7e776a22287e7b7f7c7e2e7f7a)
	(_ent
		(_time 1481295217328)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int A -1 0 18(_ent (_in))))
				(_port (_int B -1 0 18(_ent (_in))))
				(_port (_int Cin -1 0 18(_ent (_in))))
				(_port (_int S -1 0 19(_ent (_out))))
				(_port (_int Cout -1 0 19(_ent (_out))))
			)
		)
	)
	(_generate AdderGenerate 0 30(_for 3 )
		(_generate ZA 0 31(_if 2)
			(_inst LowerBit 0 32(_comp FullAdder)
				(_port
					((A)(A(_object 0)))
					((B)(notB(_object 0)))
					((Cin)((i 3)))
					((S)(S(_object 0)))
					((Cout)(CarryBit(_object 0)))
				)
				(_use (_ent . FullAdder)
					(_port
						((A)(A))
						((B)(B))
						((Cin)(Cin))
						((S)(S))
						((Cout)(Cout))
					)
				)
			)
		)
		(_generate FA 0 34(_if 3)
			(_inst UpperBit 0 35(_comp FullAdder)
				(_port
					((A)(A(_object 0)))
					((B)(notB(_object 0)))
					((Cin)(CarryBit(_index 4)))
					((S)(S(_object 0)))
					((Cout)(CarryBit(_object 0)))
				)
				(_use (_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst (_int I 3 0 30(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int S 1 0 9(_ent(_out))))
		(_port (_int SignBit -1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CarryBit 2 0 23(_arch(_uni))))
		(_sig (_int notB 2 0 23(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 30(_scalar (_to i 0 i 15))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment (_trgt(5))(_sens(1)))))
			(line__40(_arch 1 0 40(_assignment (_trgt(3))(_sens(4(15))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 5 -1)
)
I 000051 55 1384          1481295287951 Behavioral
(_unit VHDL (multiplier_16 0 7(behavioral 0 15))
	(_version vc6)
	(_time 1481295287952 2016.12.09 09:54:47)
	(_source (\./../src/Multiplier_16.vhd\))
	(_parameters tan)
	(_code 8783db8885d0809082d59edcd681d4818e81828085)
	(_ent
		(_time 1481295217377)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 9(_ent(_in))))
		(_port (_int B 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int S 1 0 10(_ent(_out))))
		(_port (_int overflow -1 0 11(_ent(_out((i 2))))))
		(_type (_int ~SIGNED{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int product 2 0 17(_arch(_uni))))
		(_sig (_int TooBig 2 0 18(_arch(_uni(_string \"00000000000000010000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment (_trgt(4))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment (_trgt(3))(_sens(4)(5))(_mon))))
			(line__29(_arch 2 0 29(_assignment (_alias((S)(product(d_15_0))))(_trgt(2))(_sens(4(d_15_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (1 SIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1009          1481295287972 Structural
(_unit VHDL (multiplexer_8to1 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295287973 2016.12.09 09:54:47)
	(_source (\./../src/Multiplexer_8to1.vhd\))
	(_parameters tan)
	(_code 9793cb9995c0908092968eccc691c49192909f9192)
	(_ent
		(_time 1481295217408)
	)
	(_object
		(_port (_int D0 -1 0 8(_ent(_in))))
		(_port (_int D1 -1 0 8(_ent(_in))))
		(_port (_int D2 -1 0 8(_ent(_in))))
		(_port (_int D3 -1 0 8(_ent(_in))))
		(_port (_int D4 -1 0 8(_ent(_in))))
		(_port (_int D5 -1 0 8(_ent(_in))))
		(_port (_int D6 -1 0 8(_ent(_in))))
		(_port (_int D7 -1 0 8(_ent(_in))))
		(_port (_int S0 -1 0 9(_ent(_in))))
		(_port (_int S1 -1 0 9(_ent(_in))))
		(_port (_int S2 -1 0 9(_ent(_in))))
		(_port (_int F -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(11))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 1 -1)
)
I 000051 55 2176          1481295287990 Structural
(_unit VHDL (multiplexer_8to1_by16 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295287991 2016.12.09 09:54:47)
	(_source (\./../src/Multiplexer_8to1_by16.vhd\))
	(_parameters tan)
	(_code a7a3fbf1a5f0a0b0a2f2befcf6a1f4a1a2a0afa1a2)
	(_ent
		(_time 1481295217442)
	)
	(_comp
		(Multiplexer_8to1
			(_object
				(_port (_int D0 -1 0 18(_ent (_in))))
				(_port (_int D1 -1 0 18(_ent (_in))))
				(_port (_int D2 -1 0 18(_ent (_in))))
				(_port (_int D3 -1 0 18(_ent (_in))))
				(_port (_int D4 -1 0 18(_ent (_in))))
				(_port (_int D5 -1 0 18(_ent (_in))))
				(_port (_int D6 -1 0 18(_ent (_in))))
				(_port (_int D7 -1 0 18(_ent (_in))))
				(_port (_int S0 -1 0 19(_ent (_in))))
				(_port (_int S1 -1 0 19(_ent (_in))))
				(_port (_int S2 -1 0 19(_ent (_in))))
				(_port (_int F -1 0 20(_ent (_out))))
			)
		)
	)
	(_generate muxGen 0 26(_for 2 )
		(_inst mux 0 27(_comp Multiplexer_8to1)
			(_port
				((D0)(D0(_object 0)))
				((D1)(D1(_object 0)))
				((D2)(D2(_object 0)))
				((D3)(D3(_object 0)))
				((D4)(D4(_object 0)))
				((D5)(D5(_object 0)))
				((D6)(D6(_object 0)))
				((D7)(D7(_object 0)))
				((S0)(S0))
				((S1)(S1))
				((S2)(S2))
				((F)(F(_object 0)))
			)
			(_use (_ent . Multiplexer_8to1)
			)
		)
		(_object
			(_cnst (_int I 2 0 26(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int D0 0 0 8(_ent(_in))))
		(_port (_int D1 0 0 8(_ent(_in))))
		(_port (_int D2 0 0 8(_ent(_in))))
		(_port (_int D3 0 0 8(_ent(_in))))
		(_port (_int D4 0 0 8(_ent(_in))))
		(_port (_int D5 0 0 8(_ent(_in))))
		(_port (_int D6 0 0 8(_ent(_in))))
		(_port (_int D7 0 0 8(_ent(_in))))
		(_port (_int S0 -1 0 9(_ent(_in))))
		(_port (_int S1 -1 0 9(_ent(_in))))
		(_port (_int S2 -1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int F 1 0 10(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 26(_scalar (_to i 0 i 15))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000051 55 5038          1481295287996 Structural
(_unit VHDL (alu_16 0 6(structural 0 15))
	(_version vc6)
	(_time 1481295287997 2016.12.09 09:54:47)
	(_source (\./../src/ALU_16.vhd\))
	(_parameters tan)
	(_code b6b2bfe2e3e0e7a3e4b3a7e9e1b0b7b0e5b1b3b3e0)
	(_ent
		(_time 1481295217452)
	)
	(_comp
		(Adder_16
			(_object
				(_port (_int A 3 0 19(_ent (_in))))
				(_port (_int B 3 0 19(_ent (_in))))
				(_port (_int S 4 0 20(_ent (_out))))
				(_port (_int Cout -1 0 21(_ent (_out))))
			)
		)
		(Subtractor_16
			(_object
				(_port (_int A 5 0 27(_ent (_in))))
				(_port (_int B 5 0 27(_ent (_in))))
				(_port (_int S 6 0 28(_ent (_out))))
				(_port (_int SignBit -1 0 29(_ent (_out))))
			)
		)
		(Multiplier_16
			(_object
				(_port (_int A 7 0 35(_ent (_in))))
				(_port (_int B 7 0 35(_ent (_in))))
				(_port (_int S 8 0 36(_ent (_out))))
				(_port (_int overflow -1 0 37(_ent (_out))))
			)
		)
		(Multiplexer_8to1_by16
			(_object
				(_port (_int D0 9 0 43(_ent (_in))))
				(_port (_int D1 9 0 43(_ent (_in))))
				(_port (_int D2 9 0 43(_ent (_in))))
				(_port (_int D3 9 0 43(_ent (_in))))
				(_port (_int D4 9 0 43(_ent (_in))))
				(_port (_int D5 9 0 43(_ent (_in))))
				(_port (_int D6 9 0 43(_ent (_in))))
				(_port (_int D7 9 0 43(_ent (_in))))
				(_port (_int S0 -1 0 44(_ent (_in))))
				(_port (_int S1 -1 0 44(_ent (_in))))
				(_port (_int S2 -1 0 44(_ent (_in))))
				(_port (_int F 10 0 45(_ent (_out))))
			)
		)
	)
	(_inst adder 0 55(_comp Adder_16)
		(_port
			((A)(A))
			((B)(B))
			((S)(AdderResult))
			((Cout)(overflowAdd))
		)
		(_use (_ent . Adder_16)
		)
	)
	(_inst subtract 0 57(_comp Subtractor_16)
		(_port
			((A)(A))
			((B)(B))
			((S)(SubtractorResult))
			((SignBit)(negativeSub))
		)
		(_use (_ent . Subtractor_16)
		)
	)
	(_inst multiply 0 59(_comp Multiplier_16)
		(_port
			((A)(A))
			((B)(B))
			((S)(MultiplierResult))
			((overflow)(overflowMult))
		)
		(_use (_ent . Multiplier_16)
		)
	)
	(_inst mux 0 61(_comp Multiplexer_8to1_by16)
		(_port
			((D0)(AdderResult))
			((D1)(MultiplierResult))
			((D2)(A))
			((D3)(B))
			((D4)(SubtractorResult))
			((D5)(_string \"0000000000000000"\))
			((D6)(_string \"0000000000000000"\))
			((D7)(_string \"0000000000000000"\))
			((S0)(S0))
			((S1)(S1))
			((S2)(S2))
			((F)(Result))
		)
		(_use (_ent . Multiplexer_8to1_by16)
			(_port
				((D0)(D0))
				((D1)(D1))
				((D2)(D2))
				((D3)(D3))
				((D4)(D4))
				((D5)(D5))
				((D6)(D6))
				((D7)(D7))
				((S0)(S0))
				((S1)(S1))
				((S2)(S2))
				((F)(F))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int R 1 0 9(_ent(_out))))
		(_port (_int S0 -1 0 10(_ent(_in))))
		(_port (_int S1 -1 0 10(_ent(_in))))
		(_port (_int S2 -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Status 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 27(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 28(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 35(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 36(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 43(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 45(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 49(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int AdderResult 11 0 49(_arch(_uni))))
		(_sig (_int SubtractorResult 11 0 49(_arch(_uni))))
		(_sig (_int MultiplierResult 11 0 49(_arch(_uni))))
		(_sig (_int Result 11 0 49(_arch(_uni))))
		(_sig (_int overflowAdd -1 0 50(_arch(_uni))))
		(_sig (_int overflowMult -1 0 50(_arch(_uni))))
		(_sig (_int negativeSub -1 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 51(_array -1 ((_dto i 15 i 0)))))
		(_cnst (_int zeros 12 0 51(_arch(_string \"0000000000000000"\))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment (_trgt(6(0)))(_sens(3)(4)(5)(10(15))(13)))))
			(line__65(_arch 1 0 65(_assignment (_trgt(6(1)))(_sens(10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))(10(8))(10(9))(10(10))(10(11))(10(12))(10(13))(10(14))(10(15))))))
			(line__67(_arch 2 0 67(_assignment (_trgt(6(2)))(_sens(3)(4)(5)(11)(12)))))
			(line__69(_arch 3 0 69(_assignment (_alias((R)(Result)))(_trgt(2))(_sens(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 4 -1)
)
I 000051 55 676           1481295288012 Structural
(_unit VHDL (multiplexer_2to1 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295288013 2016.12.09 09:54:48)
	(_source (\./../src/Multiplexer_2to1.vhd\))
	(_parameters tan)
	(_code c6c29a92c591c1d1c3c1df9d97c095c0c3c1cec0c3)
	(_ent
		(_time 1481066863525)
	)
	(_object
		(_port (_int D0 -1 0 8(_ent(_in))))
		(_port (_int D1 -1 0 8(_ent(_in))))
		(_port (_int Control -1 0 9(_ent(_in))))
		(_port (_int F -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 1 -1)
)
I 000051 55 1356          1481295288031 Structural
(_unit VHDL (multiplexer_2to1_by16 0 8(structural 0 16))
	(_version vc6)
	(_time 1481295288032 2016.12.09 09:54:48)
	(_source (\./../src/Multiplexer_2to1_by16.vhd\))
	(_parameters tan)
	(_code d6d28a85d581d1c1d383cf8d87d085d0d3d1ded0d3)
	(_ent
		(_time 1481066756631)
	)
	(_comp
		(Multiplexer_2to1
			(_object
				(_port (_int D0 -1 0 20(_ent (_in))))
				(_port (_int D1 -1 0 20(_ent (_in))))
				(_port (_int Control -1 0 21(_ent (_in))))
				(_port (_int F -1 0 22(_ent (_out))))
			)
		)
	)
	(_generate muxGen 0 28(_for 2 )
		(_inst mux 0 29(_comp Multiplexer_2to1)
			(_port
				((D0)(D0(_object 0)))
				((D1)(D1(_object 0)))
				((Control)(Control))
				((F)(F(_object 0)))
			)
			(_use (_ent . Multiplexer_2to1)
			)
		)
		(_object
			(_cnst (_int I 2 0 28(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int D0 0 0 10(_ent(_in))))
		(_port (_int D1 0 0 10(_ent(_in))))
		(_port (_int Control -1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int F 1 0 12(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 28(_scalar (_to i 0 i 15))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1580          1481295288037 behavioral
(_unit VHDL (reg 0 5(behavioral 0 13))
	(_version vc6)
	(_time 1481295288038 2016.12.09 09:54:48)
	(_source (\./../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code d6d3dc84d58185c1d582c38c80d1d4d0d3d0d1d1d4)
	(_ent
		(_time 1481066340614)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_port (_int regWrite -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1 ((_dto i 15 i 0)))))
		(_port (_int WriteData 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int WriteRegister 1 0 8(_ent(_in))))
		(_port (_int Reg1 1 0 8(_ent(_in))))
		(_port (_int Reg2 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Reg1Data 2 0 9(_ent(_out))))
		(_port (_int Reg2Data 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ram 0 14(_array 3 ((_to i 0 i 7)))))
		(_sig (_int regs 4 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_trgt(8))(_sens(0)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__26(_arch 1 0 26(_assignment (_trgt(6))(_sens(4)(8))(_mon))))
			(line__27(_arch 2 0 27(_assignment (_trgt(7))(_sens(5)(8))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 3 -1)
)
I 000051 55 1570          1481295288056 Behavioral
(_unit VHDL (instructionmemory 0 10(behavioral 0 18))
	(_version vc6)
	(_time 1481295288057 2016.12.09 09:54:48)
	(_source (\./../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code f5f1f4a5a5a3a2e2f3fae7aea1f3f6f2f1f3fcf3a3)
	(_ent
		(_time 1481295217559)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1 ((_dto i 4 i 0)))))
		(_port (_int PC 0 0 12(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Data 1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int t_MemArray 0 21(_array 2 ((_dto i 14 i 0)))))
		(_cnst (_int Mem 3 0 23(_prcs 0(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_simple)(_trgt(2))(_sens(1))(_mon)(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1567          1481295288076 behavioral
(_unit VHDL (ram 0 8(behavioral 0 18))
	(_version vc6)
	(_time 1481295288077 2016.12.09 09:54:48)
	(_source (\./../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 04010f02015304130400155e010306020502500306)
	(_ent
		(_time 1480879967167)
	)
	(_object
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_port (_int WE -1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int address 0 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13(_array -1 ((_dto i 15 i 0)))))
		(_port (_int DataIn 1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~124 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int DataOut 2 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ram_type 0 20(_array 3 ((_to i 0 i 255)))))
		(_sig (_int memory 4 0 21(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 22(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int read_address 5 0 22(_arch(_uni))))
		(_prcs
			(RamProc(_arch 0 0 26(_prcs (_trgt(5)(6))(_sens(0)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__36(_arch 1 0 36(_assignment (_trgt(4))(_sens(5)(6))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 2 -1)
)
I 000051 55 1568          1481295288096 Structural
(_unit VHDL (controlunit 0 34(structural 0 42))
	(_version vc6)
	(_time 1481295288097 2016.12.09 09:54:48)
	(_source (\./../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code 14101e13464315031147064e13124713111241121d)
	(_ent
		(_time 1481063982473)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2}~12 0 36(_array -1 ((_to i 0 i 2)))))
		(_port (_int S 0 0 36(_ent(_in))))
		(_port (_int MemRead -1 0 37(_ent(_out))))
		(_port (_int MemToReg -1 0 37(_ent(_out))))
		(_port (_int MemWrite -1 0 37(_ent(_out))))
		(_port (_int ALUsource -1 0 37(_ent(_out))))
		(_port (_int RegWrite -1 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 38(_array -1 ((_dto i 2 i 0)))))
		(_port (_int ALUop 1 0 38(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment (_trgt(6(2)))(_sens(0(2))(0(1))(0(0))))))
			(line__46(_arch 1 0 46(_assignment (_trgt(6(1)))(_sens(0(2))(0(0))(0(1))))))
			(line__47(_arch 2 0 47(_assignment (_trgt(6(0)))(_sens(0(1))(0(2))))))
			(line__49(_arch 3 0 49(_assignment (_trgt(4))(_sens(0(2))(0(0))(0(1))))))
			(line__51(_arch 4 0 51(_assignment (_trgt(5))(_sens(0(2))(0(1))))))
			(line__53(_arch 5 0 53(_assignment (_alias((MemRead)(S(2))))(_simpleassign BUF)(_trgt(1))(_sens(0(2))))))
			(line__55(_arch 6 0 55(_assignment (_trgt(2))(_sens(0(2))(0(1))(0(0))))))
			(line__57(_arch 7 0 57(_assignment (_trgt(3))(_sens(0(2))(0(1))(0(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 8 -1)
)
I 000051 55 1613          1481295288116 Structural
(_unit VHDL (signextend 0 6(structural 0 13))
	(_version vc6)
	(_time 1481295288117 2016.12.09 09:54:48)
	(_source (\./../src/SignExtend.vhd\))
	(_parameters tan)
	(_code 24212e20297377327025317f7d2320222122712220)
	(_ent
		(_time 1481067528370)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int input 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int output 1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_alias((output(d_7_0))(input(d_7_0))))(_trgt(1(d_7_0)))(_sens(0(d_7_0))))))
			(line__16(_arch 1 0 16(_assignment (_alias((output(8))(input(7))))(_trgt(1(8)))(_sens(0(7))))))
			(line__17(_arch 2 0 17(_assignment (_alias((output(9))(input(7))))(_trgt(1(9)))(_sens(0(7))))))
			(line__18(_arch 3 0 18(_assignment (_alias((output(10))(input(7))))(_trgt(1(10)))(_sens(0(7))))))
			(line__19(_arch 4 0 19(_assignment (_alias((output(11))(input(7))))(_trgt(1(11)))(_sens(0(7))))))
			(line__20(_arch 5 0 20(_assignment (_alias((output(12))(input(7))))(_trgt(1(12)))(_sens(0(7))))))
			(line__21(_arch 6 0 21(_assignment (_alias((output(13))(input(7))))(_trgt(1(13)))(_sens(0(7))))))
			(line__22(_arch 7 0 22(_assignment (_alias((output(14))(input(7))))(_trgt(1(14)))(_sens(0(7))))))
			(line__23(_arch 8 0 23(_assignment (_alias((output(15))(input(7))))(_trgt(1(15)))(_sens(0(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 9 -1)
)
I 000051 55 717           1481295316029 Structural
(_unit VHDL (halfadder 0 6(structural 0 13))
	(_version vc6)
	(_time 1481295316030 2016.12.09 09:55:16)
	(_source (\./../src/HalfAdder.vhd\))
	(_parameters tan)
	(_code 36393833316131203131276c63303230333134303e)
	(_ent
		(_time 1481295217177)
	)
	(_object
		(_port (_int A -1 0 8(_ent(_in))))
		(_port (_int B -1 0 8(_ent(_in))))
		(_port (_int S -1 0 9(_ent(_out))))
		(_port (_int C -1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(2))(_sens(0)(1)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 2 -1)
)
I 000051 55 1343          1481295316048 Structural
(_unit VHDL (fulladder 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295316049 2016.12.09 09:55:16)
	(_source (\./../src/FullAdder.vhd\))
	(_parameters tan)
	(_code 454a4546451242531710541f104341434042474343)
	(_ent
		(_time 1481295217266)
	)
	(_comp
		(HalfAdder
			(_object
				(_port (_int A -1 0 19(_ent (_in))))
				(_port (_int B -1 0 19(_ent (_in))))
				(_port (_int S -1 0 20(_ent (_out))))
				(_port (_int C -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst HA1 0 26(_comp HalfAdder)
		(_port
			((A)(A))
			((B)(B))
			((S)(s1))
			((C)(c1))
		)
		(_use (_ent . HalfAdder)
		)
	)
	(_inst HA2 0 27(_comp HalfAdder)
		(_port
			((A)(Cin))
			((B)(s1))
			((S)(S))
			((C)(c2))
		)
		(_use (_ent . HalfAdder)
		)
	)
	(_object
		(_port (_int A -1 0 8(_ent(_in))))
		(_port (_int B -1 0 8(_ent(_in))))
		(_port (_int Cin -1 0 8(_ent(_in))))
		(_port (_int S -1 0 9(_ent(_out))))
		(_port (_int Cout -1 0 9(_ent(_out))))
		(_sig (_int s1 -1 0 15(_arch(_uni((i 2))))))
		(_sig (_int c1 -1 0 15(_arch(_uni((i 2))))))
		(_sig (_int c2 -1 0 15(_arch(_uni((i 2))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment (_trgt(4))(_sens(6)(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 1 -1)
)
I 000051 55 2184          1481295316072 Structural
(_unit VHDL (adder_16 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295316073 2016.12.09 09:55:16)
	(_source (\./../src/Adder_16.vhd\))
	(_parameters tan)
	(_code 646b6364643334726330763d636765676262656260)
	(_ent
		(_time 1481295217296)
	)
	(_comp
		(HalfAdder
			(_object
				(_port (_int A -1 0 18(_ent (_in))))
				(_port (_int B -1 0 18(_ent (_in))))
				(_port (_int S -1 0 19(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_out))))
			)
		)
		(FullAdder
			(_object
				(_port (_int A -1 0 25(_ent (_in))))
				(_port (_int B -1 0 25(_ent (_in))))
				(_port (_int Cin -1 0 25(_ent (_in))))
				(_port (_int S -1 0 26(_ent (_out))))
				(_port (_int Cout -1 0 26(_ent (_out))))
			)
		)
	)
	(_generate AdderGenerate 0 34(_for 3 )
		(_generate HA 0 35(_if 1)
			(_inst LowerBit 0 36(_comp HalfAdder)
				(_port
					((A)(A(_object 0)))
					((B)(B(_object 0)))
					((S)(S(_object 0)))
					((C)(CarryBit(_object 0)))
				)
				(_use (_ent . HalfAdder)
				)
			)
		)
		(_generate FA 0 38(_if 2)
			(_inst UpperBit 0 39(_comp FullAdder)
				(_port
					((A)(A(_object 0)))
					((B)(B(_object 0)))
					((Cin)(CarryBit(_index 3)))
					((S)(S(_object 0)))
					((Cout)(CarryBit(_object 0)))
				)
				(_use (_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst (_int I 3 0 34(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int S 1 0 9(_ent(_out))))
		(_port (_int Cout -1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CarryBit 2 0 30(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 34(_scalar (_to i 0 i 15))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment (_alias((Cout)(CarryBit(15))))(_simpleassign BUF)(_trgt(3))(_sens(4(15))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 4 -1)
)
I 000051 55 2186          1481295316090 Structural
(_unit VHDL (subtractor_16 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295316091 2016.12.09 09:55:16)
	(_source (\./../src/Subtractor_16.vhd\))
	(_parameters tan)
	(_code 747a717475232263727b662e247277737072227376)
	(_ent
		(_time 1481295217328)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int A -1 0 18(_ent (_in))))
				(_port (_int B -1 0 18(_ent (_in))))
				(_port (_int Cin -1 0 18(_ent (_in))))
				(_port (_int S -1 0 19(_ent (_out))))
				(_port (_int Cout -1 0 19(_ent (_out))))
			)
		)
	)
	(_generate AdderGenerate 0 30(_for 3 )
		(_generate ZA 0 31(_if 2)
			(_inst LowerBit 0 32(_comp FullAdder)
				(_port
					((A)(A(_object 0)))
					((B)(notB(_object 0)))
					((Cin)((i 3)))
					((S)(S(_object 0)))
					((Cout)(CarryBit(_object 0)))
				)
				(_use (_ent . FullAdder)
					(_port
						((A)(A))
						((B)(B))
						((Cin)(Cin))
						((S)(S))
						((Cout)(Cout))
					)
				)
			)
		)
		(_generate FA 0 34(_if 3)
			(_inst UpperBit 0 35(_comp FullAdder)
				(_port
					((A)(A(_object 0)))
					((B)(notB(_object 0)))
					((Cin)(CarryBit(_index 4)))
					((S)(S(_object 0)))
					((Cout)(CarryBit(_object 0)))
				)
				(_use (_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst (_int I 3 0 30(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int S 1 0 9(_ent(_out))))
		(_port (_int SignBit -1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CarryBit 2 0 23(_arch(_uni))))
		(_sig (_int notB 2 0 23(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 30(_scalar (_to i 0 i 15))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment (_trgt(5))(_sens(1)))))
			(line__40(_arch 1 0 40(_assignment (_trgt(3))(_sens(4(15))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 5 -1)
)
I 000051 55 1384          1481295316112 Behavioral
(_unit VHDL (multiplier_16 0 7(behavioral 0 15))
	(_version vc6)
	(_time 1481295316113 2016.12.09 09:55:16)
	(_source (\./../src/Multiplier_16.vhd\))
	(_parameters tan)
	(_code 848bd68b85d3839381d69ddfd582d7828d82818386)
	(_ent
		(_time 1481295217377)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 9(_ent(_in))))
		(_port (_int B 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int S 1 0 10(_ent(_out))))
		(_port (_int overflow -1 0 11(_ent(_out((i 2))))))
		(_type (_int ~SIGNED{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int product 2 0 17(_arch(_uni))))
		(_sig (_int TooBig 2 0 18(_arch(_uni(_string \"00000000000000010000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment (_trgt(4))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment (_trgt(3))(_sens(4)(5))(_mon))))
			(line__29(_arch 2 0 29(_assignment (_alias((S)(product(d_15_0))))(_trgt(2))(_sens(4(d_15_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (1 SIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1009          1481295316134 Structural
(_unit VHDL (multiplexer_8to1 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295316135 2016.12.09 09:55:16)
	(_source (\./../src/Multiplexer_8to1.vhd\))
	(_parameters tan)
	(_code a3acf1f5a5f4a4b4a6a2baf8f2a5f0a5a6a4aba5a6)
	(_ent
		(_time 1481295217408)
	)
	(_object
		(_port (_int D0 -1 0 8(_ent(_in))))
		(_port (_int D1 -1 0 8(_ent(_in))))
		(_port (_int D2 -1 0 8(_ent(_in))))
		(_port (_int D3 -1 0 8(_ent(_in))))
		(_port (_int D4 -1 0 8(_ent(_in))))
		(_port (_int D5 -1 0 8(_ent(_in))))
		(_port (_int D6 -1 0 8(_ent(_in))))
		(_port (_int D7 -1 0 8(_ent(_in))))
		(_port (_int S0 -1 0 9(_ent(_in))))
		(_port (_int S1 -1 0 9(_ent(_in))))
		(_port (_int S2 -1 0 9(_ent(_in))))
		(_port (_int F -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(11))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 1 -1)
)
I 000051 55 2176          1481295316154 Structural
(_unit VHDL (multiplexer_8to1_by16 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295316155 2016.12.09 09:55:16)
	(_source (\./../src/Multiplexer_8to1_by16.vhd\))
	(_parameters tan)
	(_code b3bce1e6b5e4b4a4b6e6aae8e2b5e0b5b6b4bbb5b6)
	(_ent
		(_time 1481295217442)
	)
	(_comp
		(Multiplexer_8to1
			(_object
				(_port (_int D0 -1 0 18(_ent (_in))))
				(_port (_int D1 -1 0 18(_ent (_in))))
				(_port (_int D2 -1 0 18(_ent (_in))))
				(_port (_int D3 -1 0 18(_ent (_in))))
				(_port (_int D4 -1 0 18(_ent (_in))))
				(_port (_int D5 -1 0 18(_ent (_in))))
				(_port (_int D6 -1 0 18(_ent (_in))))
				(_port (_int D7 -1 0 18(_ent (_in))))
				(_port (_int S0 -1 0 19(_ent (_in))))
				(_port (_int S1 -1 0 19(_ent (_in))))
				(_port (_int S2 -1 0 19(_ent (_in))))
				(_port (_int F -1 0 20(_ent (_out))))
			)
		)
	)
	(_generate muxGen 0 26(_for 2 )
		(_inst mux 0 27(_comp Multiplexer_8to1)
			(_port
				((D0)(D0(_object 0)))
				((D1)(D1(_object 0)))
				((D2)(D2(_object 0)))
				((D3)(D3(_object 0)))
				((D4)(D4(_object 0)))
				((D5)(D5(_object 0)))
				((D6)(D6(_object 0)))
				((D7)(D7(_object 0)))
				((S0)(S0))
				((S1)(S1))
				((S2)(S2))
				((F)(F(_object 0)))
			)
			(_use (_ent . Multiplexer_8to1)
			)
		)
		(_object
			(_cnst (_int I 2 0 26(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int D0 0 0 8(_ent(_in))))
		(_port (_int D1 0 0 8(_ent(_in))))
		(_port (_int D2 0 0 8(_ent(_in))))
		(_port (_int D3 0 0 8(_ent(_in))))
		(_port (_int D4 0 0 8(_ent(_in))))
		(_port (_int D5 0 0 8(_ent(_in))))
		(_port (_int D6 0 0 8(_ent(_in))))
		(_port (_int D7 0 0 8(_ent(_in))))
		(_port (_int S0 -1 0 9(_ent(_in))))
		(_port (_int S1 -1 0 9(_ent(_in))))
		(_port (_int S2 -1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int F 1 0 10(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 26(_scalar (_to i 0 i 15))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000051 55 5038          1481295316160 Structural
(_unit VHDL (alu_16 0 6(structural 0 15))
	(_version vc6)
	(_time 1481295316161 2016.12.09 09:55:16)
	(_source (\./../src/ALU_16.vhd\))
	(_parameters tan)
	(_code b3bcb4e7e3e5e2a6e1b6a2ece4b5b2b5e0b4b6b6e5)
	(_ent
		(_time 1481295217452)
	)
	(_comp
		(Adder_16
			(_object
				(_port (_int A 3 0 19(_ent (_in))))
				(_port (_int B 3 0 19(_ent (_in))))
				(_port (_int S 4 0 20(_ent (_out))))
				(_port (_int Cout -1 0 21(_ent (_out))))
			)
		)
		(Subtractor_16
			(_object
				(_port (_int A 5 0 27(_ent (_in))))
				(_port (_int B 5 0 27(_ent (_in))))
				(_port (_int S 6 0 28(_ent (_out))))
				(_port (_int SignBit -1 0 29(_ent (_out))))
			)
		)
		(Multiplier_16
			(_object
				(_port (_int A 7 0 35(_ent (_in))))
				(_port (_int B 7 0 35(_ent (_in))))
				(_port (_int S 8 0 36(_ent (_out))))
				(_port (_int overflow -1 0 37(_ent (_out))))
			)
		)
		(Multiplexer_8to1_by16
			(_object
				(_port (_int D0 9 0 43(_ent (_in))))
				(_port (_int D1 9 0 43(_ent (_in))))
				(_port (_int D2 9 0 43(_ent (_in))))
				(_port (_int D3 9 0 43(_ent (_in))))
				(_port (_int D4 9 0 43(_ent (_in))))
				(_port (_int D5 9 0 43(_ent (_in))))
				(_port (_int D6 9 0 43(_ent (_in))))
				(_port (_int D7 9 0 43(_ent (_in))))
				(_port (_int S0 -1 0 44(_ent (_in))))
				(_port (_int S1 -1 0 44(_ent (_in))))
				(_port (_int S2 -1 0 44(_ent (_in))))
				(_port (_int F 10 0 45(_ent (_out))))
			)
		)
	)
	(_inst adder 0 55(_comp Adder_16)
		(_port
			((A)(A))
			((B)(B))
			((S)(AdderResult))
			((Cout)(overflowAdd))
		)
		(_use (_ent . Adder_16)
		)
	)
	(_inst subtract 0 57(_comp Subtractor_16)
		(_port
			((A)(A))
			((B)(B))
			((S)(SubtractorResult))
			((SignBit)(negativeSub))
		)
		(_use (_ent . Subtractor_16)
		)
	)
	(_inst multiply 0 59(_comp Multiplier_16)
		(_port
			((A)(A))
			((B)(B))
			((S)(MultiplierResult))
			((overflow)(overflowMult))
		)
		(_use (_ent . Multiplier_16)
		)
	)
	(_inst mux 0 61(_comp Multiplexer_8to1_by16)
		(_port
			((D0)(AdderResult))
			((D1)(MultiplierResult))
			((D2)(A))
			((D3)(B))
			((D4)(SubtractorResult))
			((D5)(_string \"0000000000000000"\))
			((D6)(_string \"0000000000000000"\))
			((D7)(_string \"0000000000000000"\))
			((S0)(S0))
			((S1)(S1))
			((S2)(S2))
			((F)(Result))
		)
		(_use (_ent . Multiplexer_8to1_by16)
			(_port
				((D0)(D0))
				((D1)(D1))
				((D2)(D2))
				((D3)(D3))
				((D4)(D4))
				((D5)(D5))
				((D6)(D6))
				((D7)(D7))
				((S0)(S0))
				((S1)(S1))
				((S2)(S2))
				((F)(F))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int R 1 0 9(_ent(_out))))
		(_port (_int S0 -1 0 10(_ent(_in))))
		(_port (_int S1 -1 0 10(_ent(_in))))
		(_port (_int S2 -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Status 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 27(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 28(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 35(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 36(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 43(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 45(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 49(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int AdderResult 11 0 49(_arch(_uni))))
		(_sig (_int SubtractorResult 11 0 49(_arch(_uni))))
		(_sig (_int MultiplierResult 11 0 49(_arch(_uni))))
		(_sig (_int Result 11 0 49(_arch(_uni))))
		(_sig (_int overflowAdd -1 0 50(_arch(_uni))))
		(_sig (_int overflowMult -1 0 50(_arch(_uni))))
		(_sig (_int negativeSub -1 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 51(_array -1 ((_dto i 15 i 0)))))
		(_cnst (_int zeros 12 0 51(_arch(_string \"0000000000000000"\))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment (_trgt(6(0)))(_sens(3)(4)(5)(10(15))(13)))))
			(line__65(_arch 1 0 65(_assignment (_trgt(6(1)))(_sens(10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))(10(8))(10(9))(10(10))(10(11))(10(12))(10(13))(10(14))(10(15))))))
			(line__67(_arch 2 0 67(_assignment (_trgt(6(2)))(_sens(3)(4)(5)(11)(12)))))
			(line__69(_arch 3 0 69(_assignment (_alias((R)(Result)))(_trgt(2))(_sens(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 4 -1)
)
I 000051 55 676           1481295316176 Structural
(_unit VHDL (multiplexer_2to1 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295316177 2016.12.09 09:55:16)
	(_source (\./../src/Multiplexer_2to1.vhd\))
	(_parameters tan)
	(_code c2cd9096c595c5d5c7c5db9993c491c4c7c5cac4c7)
	(_ent
		(_time 1481066863525)
	)
	(_object
		(_port (_int D0 -1 0 8(_ent(_in))))
		(_port (_int D1 -1 0 8(_ent(_in))))
		(_port (_int Control -1 0 9(_ent(_in))))
		(_port (_int F -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 1 -1)
)
I 000051 55 1356          1481295316197 Structural
(_unit VHDL (multiplexer_2to1_by16 0 8(structural 0 16))
	(_version vc6)
	(_time 1481295316198 2016.12.09 09:55:16)
	(_source (\./../src/Multiplexer_2to1_by16.vhd\))
	(_parameters tan)
	(_code e1eeb3b3e5b6e6f6e4b4f8bab0e7b2e7e4e6e9e7e4)
	(_ent
		(_time 1481066756631)
	)
	(_comp
		(Multiplexer_2to1
			(_object
				(_port (_int D0 -1 0 20(_ent (_in))))
				(_port (_int D1 -1 0 20(_ent (_in))))
				(_port (_int Control -1 0 21(_ent (_in))))
				(_port (_int F -1 0 22(_ent (_out))))
			)
		)
	)
	(_generate muxGen 0 28(_for 2 )
		(_inst mux 0 29(_comp Multiplexer_2to1)
			(_port
				((D0)(D0(_object 0)))
				((D1)(D1(_object 0)))
				((Control)(Control))
				((F)(F(_object 0)))
			)
			(_use (_ent . Multiplexer_2to1)
			)
		)
		(_object
			(_cnst (_int I 2 0 28(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int D0 0 0 10(_ent(_in))))
		(_port (_int D1 0 0 10(_ent(_in))))
		(_port (_int Control -1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int F 1 0 12(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 28(_scalar (_to i 0 i 15))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1580          1481295316203 behavioral
(_unit VHDL (reg 0 5(behavioral 0 13))
	(_version vc6)
	(_time 1481295316204 2016.12.09 09:55:16)
	(_source (\./../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code e1efe5b2e5b6b2f6e2b5f4bbb7e6e3e7e4e7e6e6e3)
	(_ent
		(_time 1481066340614)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_port (_int regWrite -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1 ((_dto i 15 i 0)))))
		(_port (_int WriteData 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int WriteRegister 1 0 8(_ent(_in))))
		(_port (_int Reg1 1 0 8(_ent(_in))))
		(_port (_int Reg2 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Reg1Data 2 0 9(_ent(_out))))
		(_port (_int Reg2Data 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ram 0 14(_array 3 ((_to i 0 i 7)))))
		(_sig (_int regs 4 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_trgt(8))(_sens(0)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__26(_arch 1 0 26(_assignment (_trgt(6))(_sens(4)(8))(_mon))))
			(line__27(_arch 2 0 27(_assignment (_trgt(7))(_sens(5)(8))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 3 -1)
)
I 000051 55 1570          1481295316222 Behavioral
(_unit VHDL (instructionmemory 0 10(behavioral 0 18))
	(_version vc6)
	(_time 1481295316223 2016.12.09 09:55:16)
	(_source (\./../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code f1fefea1a5a7a6e6f7fee3aaa5f7f2f6f5f7f8f7a7)
	(_ent
		(_time 1481295217559)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1 ((_dto i 4 i 0)))))
		(_port (_int PC 0 0 12(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Data 1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int t_MemArray 0 21(_array 2 ((_dto i 14 i 0)))))
		(_cnst (_int Mem 3 0 23(_prcs 0(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_simple)(_trgt(2))(_sens(1))(_mon)(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1567          1481295316241 behavioral
(_unit VHDL (ram 0 8(behavioral 0 18))
	(_version vc6)
	(_time 1481295316242 2016.12.09 09:55:16)
	(_source (\./../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 010f0407015601160105105b040603070007550603)
	(_ent
		(_time 1480879967167)
	)
	(_object
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_port (_int WE -1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int address 0 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13(_array -1 ((_dto i 15 i 0)))))
		(_port (_int DataIn 1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~124 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int DataOut 2 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ram_type 0 20(_array 3 ((_to i 0 i 255)))))
		(_sig (_int memory 4 0 21(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 22(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int read_address 5 0 22(_arch(_uni))))
		(_prcs
			(RamProc(_arch 0 0 26(_prcs (_trgt(5)(6))(_sens(0)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__36(_arch 1 0 36(_assignment (_trgt(4))(_sens(5)(6))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 2 -1)
)
I 000051 55 1568          1481295316261 Structural
(_unit VHDL (controlunit 0 34(structural 0 42))
	(_version vc6)
	(_time 1481295316262 2016.12.09 09:55:16)
	(_source (\./../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code 202f2424767721372573327a272673272526752629)
	(_ent
		(_time 1481063982473)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2}~12 0 36(_array -1 ((_to i 0 i 2)))))
		(_port (_int S 0 0 36(_ent(_in))))
		(_port (_int MemRead -1 0 37(_ent(_out))))
		(_port (_int MemToReg -1 0 37(_ent(_out))))
		(_port (_int MemWrite -1 0 37(_ent(_out))))
		(_port (_int ALUsource -1 0 37(_ent(_out))))
		(_port (_int RegWrite -1 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 38(_array -1 ((_dto i 2 i 0)))))
		(_port (_int ALUop 1 0 38(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment (_trgt(6(2)))(_sens(0(2))(0(1))(0(0))))))
			(line__46(_arch 1 0 46(_assignment (_trgt(6(1)))(_sens(0(2))(0(0))(0(1))))))
			(line__47(_arch 2 0 47(_assignment (_trgt(6(0)))(_sens(0(1))(0(2))))))
			(line__49(_arch 3 0 49(_assignment (_trgt(4))(_sens(0(2))(0(0))(0(1))))))
			(line__51(_arch 4 0 51(_assignment (_trgt(5))(_sens(0(2))(0(1))))))
			(line__53(_arch 5 0 53(_assignment (_alias((MemRead)(S(2))))(_simpleassign BUF)(_trgt(1))(_sens(0(2))))))
			(line__55(_arch 6 0 55(_assignment (_trgt(2))(_sens(0(2))(0(1))(0(0))))))
			(line__57(_arch 7 0 57(_assignment (_trgt(3))(_sens(0(2))(0(1))(0(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 8 -1)
)
I 000051 55 1613          1481295316281 Structural
(_unit VHDL (signextend 0 6(structural 0 13))
	(_version vc6)
	(_time 1481295316282 2016.12.09 09:55:16)
	(_source (\./../src/SignExtend.vhd\))
	(_parameters tan)
	(_code 303e3435396763266431256b693734363536653634)
	(_ent
		(_time 1481067528370)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int input 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int output 1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_alias((output(d_7_0))(input(d_7_0))))(_trgt(1(d_7_0)))(_sens(0(d_7_0))))))
			(line__16(_arch 1 0 16(_assignment (_alias((output(8))(input(7))))(_trgt(1(8)))(_sens(0(7))))))
			(line__17(_arch 2 0 17(_assignment (_alias((output(9))(input(7))))(_trgt(1(9)))(_sens(0(7))))))
			(line__18(_arch 3 0 18(_assignment (_alias((output(10))(input(7))))(_trgt(1(10)))(_sens(0(7))))))
			(line__19(_arch 4 0 19(_assignment (_alias((output(11))(input(7))))(_trgt(1(11)))(_sens(0(7))))))
			(line__20(_arch 5 0 20(_assignment (_alias((output(12))(input(7))))(_trgt(1(12)))(_sens(0(7))))))
			(line__21(_arch 6 0 21(_assignment (_alias((output(13))(input(7))))(_trgt(1(13)))(_sens(0(7))))))
			(line__22(_arch 7 0 22(_assignment (_alias((output(14))(input(7))))(_trgt(1(14)))(_sens(0(7))))))
			(line__23(_arch 8 0 23(_assignment (_alias((output(15))(input(7))))(_trgt(1(15)))(_sens(0(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 9 -1)
)
I 000051 55 1580          1481295373736 behavioral
(_unit VHDL (reg 0 5(behavioral 0 13))
	(_version vc6)
	(_time 1481295373737 2016.12.09 09:56:13)
	(_source (\./../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 9d9d9892cccace8a9ec988c7cb9a9f9b989b9a9a9f)
	(_ent
		(_time 1481295373733)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_port (_int regWrite -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1 ((_dto i 15 i 0)))))
		(_port (_int WriteData 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int WriteRegister 1 0 8(_ent(_in))))
		(_port (_int Reg1 1 0 8(_ent(_in))))
		(_port (_int Reg2 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Reg1Data 2 0 9(_ent(_out))))
		(_port (_int Reg2Data 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ram 0 14(_array 3 ((_to i 0 i 7)))))
		(_sig (_int regs 4 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_trgt(8))(_sens(0)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__26(_arch 1 0 26(_assignment (_trgt(6))(_sens(4)(8))(_mon))))
			(line__27(_arch 2 0 27(_assignment (_trgt(7))(_sens(5)(8))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 3 -1)
)
I 000051 55 717           1481295374959 Structural
(_unit VHDL (halfadder 0 6(structural 0 13))
	(_version vc6)
	(_time 1481295374960 2016.12.09 09:56:14)
	(_source (\./../src/HalfAdder.vhd\))
	(_parameters tan)
	(_code 5f5e045c0808584958584e050a595b595a585d5957)
	(_ent
		(_time 1481295217177)
	)
	(_object
		(_port (_int A -1 0 8(_ent(_in))))
		(_port (_int B -1 0 8(_ent(_in))))
		(_port (_int S -1 0 9(_ent(_out))))
		(_port (_int C -1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(2))(_sens(0)(1)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 2 -1)
)
I 000051 55 1343          1481295374978 Structural
(_unit VHDL (fulladder 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295374979 2016.12.09 09:56:14)
	(_source (\./../src/FullAdder.vhd\))
	(_parameters tan)
	(_code 7f7e2a7f2c2878692d2a6e252a797b797a787d7979)
	(_ent
		(_time 1481295217266)
	)
	(_comp
		(HalfAdder
			(_object
				(_port (_int A -1 0 19(_ent (_in))))
				(_port (_int B -1 0 19(_ent (_in))))
				(_port (_int S -1 0 20(_ent (_out))))
				(_port (_int C -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst HA1 0 26(_comp HalfAdder)
		(_port
			((A)(A))
			((B)(B))
			((S)(s1))
			((C)(c1))
		)
		(_use (_ent . HalfAdder)
		)
	)
	(_inst HA2 0 27(_comp HalfAdder)
		(_port
			((A)(Cin))
			((B)(s1))
			((S)(S))
			((C)(c2))
		)
		(_use (_ent . HalfAdder)
		)
	)
	(_object
		(_port (_int A -1 0 8(_ent(_in))))
		(_port (_int B -1 0 8(_ent(_in))))
		(_port (_int Cin -1 0 8(_ent(_in))))
		(_port (_int S -1 0 9(_ent(_out))))
		(_port (_int Cout -1 0 9(_ent(_out))))
		(_sig (_int s1 -1 0 15(_arch(_uni((i 2))))))
		(_sig (_int c1 -1 0 15(_arch(_uni((i 2))))))
		(_sig (_int c2 -1 0 15(_arch(_uni((i 2))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment (_trgt(4))(_sens(6)(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 1 -1)
)
I 000051 55 2184          1481295374998 Structural
(_unit VHDL (adder_16 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295374999 2016.12.09 09:56:14)
	(_source (\./../src/Adder_16.vhd\))
	(_parameters tan)
	(_code 8e8fdc80dfd9de9889da9cd7898d8f8d88888f888a)
	(_ent
		(_time 1481295217296)
	)
	(_comp
		(HalfAdder
			(_object
				(_port (_int A -1 0 18(_ent (_in))))
				(_port (_int B -1 0 18(_ent (_in))))
				(_port (_int S -1 0 19(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_out))))
			)
		)
		(FullAdder
			(_object
				(_port (_int A -1 0 25(_ent (_in))))
				(_port (_int B -1 0 25(_ent (_in))))
				(_port (_int Cin -1 0 25(_ent (_in))))
				(_port (_int S -1 0 26(_ent (_out))))
				(_port (_int Cout -1 0 26(_ent (_out))))
			)
		)
	)
	(_generate AdderGenerate 0 34(_for 3 )
		(_generate HA 0 35(_if 1)
			(_inst LowerBit 0 36(_comp HalfAdder)
				(_port
					((A)(A(_object 0)))
					((B)(B(_object 0)))
					((S)(S(_object 0)))
					((C)(CarryBit(_object 0)))
				)
				(_use (_ent . HalfAdder)
				)
			)
		)
		(_generate FA 0 38(_if 2)
			(_inst UpperBit 0 39(_comp FullAdder)
				(_port
					((A)(A(_object 0)))
					((B)(B(_object 0)))
					((Cin)(CarryBit(_index 3)))
					((S)(S(_object 0)))
					((Cout)(CarryBit(_object 0)))
				)
				(_use (_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst (_int I 3 0 34(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int S 1 0 9(_ent(_out))))
		(_port (_int Cout -1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CarryBit 2 0 30(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 34(_scalar (_to i 0 i 15))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment (_alias((Cout)(CarryBit(15))))(_simpleassign BUF)(_trgt(3))(_sens(4(15))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 4 -1)
)
I 000051 55 2186          1481295375017 Structural
(_unit VHDL (subtractor_16 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295375018 2016.12.09 09:56:15)
	(_source (\./../src/Subtractor_16.vhd\))
	(_parameters tan)
	(_code 9e9ece90cec9c88998918cc4ce989d999a98c8999c)
	(_ent
		(_time 1481295217328)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int A -1 0 18(_ent (_in))))
				(_port (_int B -1 0 18(_ent (_in))))
				(_port (_int Cin -1 0 18(_ent (_in))))
				(_port (_int S -1 0 19(_ent (_out))))
				(_port (_int Cout -1 0 19(_ent (_out))))
			)
		)
	)
	(_generate AdderGenerate 0 30(_for 3 )
		(_generate ZA 0 31(_if 2)
			(_inst LowerBit 0 32(_comp FullAdder)
				(_port
					((A)(A(_object 0)))
					((B)(notB(_object 0)))
					((Cin)((i 3)))
					((S)(S(_object 0)))
					((Cout)(CarryBit(_object 0)))
				)
				(_use (_ent . FullAdder)
					(_port
						((A)(A))
						((B)(B))
						((Cin)(Cin))
						((S)(S))
						((Cout)(Cout))
					)
				)
			)
		)
		(_generate FA 0 34(_if 3)
			(_inst UpperBit 0 35(_comp FullAdder)
				(_port
					((A)(A(_object 0)))
					((B)(notB(_object 0)))
					((Cin)(CarryBit(_index 4)))
					((S)(S(_object 0)))
					((Cout)(CarryBit(_object 0)))
				)
				(_use (_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst (_int I 3 0 30(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int S 1 0 9(_ent(_out))))
		(_port (_int SignBit -1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CarryBit 2 0 23(_arch(_uni))))
		(_sig (_int notB 2 0 23(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 30(_scalar (_to i 0 i 15))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment (_trgt(5))(_sens(1)))))
			(line__40(_arch 1 0 40(_assignment (_trgt(3))(_sens(4(15))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 5 -1)
)
I 000051 55 1384          1481295375041 Behavioral
(_unit VHDL (multiplier_16 0 7(behavioral 0 15))
	(_version vc6)
	(_time 1481295375042 2016.12.09 09:56:15)
	(_source (\./../src/Multiplier_16.vhd\))
	(_parameters tan)
	(_code bdbcbae8eceabaaab8efa4e6ecbbeebbb4bbb8babf)
	(_ent
		(_time 1481295217377)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 9(_ent(_in))))
		(_port (_int B 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int S 1 0 10(_ent(_out))))
		(_port (_int overflow -1 0 11(_ent(_out((i 2))))))
		(_type (_int ~SIGNED{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int product 2 0 17(_arch(_uni))))
		(_sig (_int TooBig 2 0 18(_arch(_uni(_string \"00000000000000010000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment (_trgt(4))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment (_trgt(3))(_sens(4)(5))(_mon))))
			(line__29(_arch 2 0 29(_assignment (_alias((S)(product(d_15_0))))(_trgt(2))(_sens(4(d_15_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (1 SIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1009          1481295375062 Structural
(_unit VHDL (multiplexer_8to1 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295375063 2016.12.09 09:56:15)
	(_source (\./../src/Multiplexer_8to1.vhd\))
	(_parameters tan)
	(_code cdccca999c9acadac8ccd4969ccb9ecbc8cac5cbc8)
	(_ent
		(_time 1481295217408)
	)
	(_object
		(_port (_int D0 -1 0 8(_ent(_in))))
		(_port (_int D1 -1 0 8(_ent(_in))))
		(_port (_int D2 -1 0 8(_ent(_in))))
		(_port (_int D3 -1 0 8(_ent(_in))))
		(_port (_int D4 -1 0 8(_ent(_in))))
		(_port (_int D5 -1 0 8(_ent(_in))))
		(_port (_int D6 -1 0 8(_ent(_in))))
		(_port (_int D7 -1 0 8(_ent(_in))))
		(_port (_int S0 -1 0 9(_ent(_in))))
		(_port (_int S1 -1 0 9(_ent(_in))))
		(_port (_int S2 -1 0 9(_ent(_in))))
		(_port (_int F -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(11))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 1 -1)
)
I 000051 55 2176          1481295375081 Structural
(_unit VHDL (multiplexer_8to1_by16 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295375082 2016.12.09 09:56:15)
	(_source (\./../src/Multiplexer_8to1_by16.vhd\))
	(_parameters tan)
	(_code dcdddb8f8a8bdbcbd989c5878dda8fdad9dbd4dad9)
	(_ent
		(_time 1481295217442)
	)
	(_comp
		(Multiplexer_8to1
			(_object
				(_port (_int D0 -1 0 18(_ent (_in))))
				(_port (_int D1 -1 0 18(_ent (_in))))
				(_port (_int D2 -1 0 18(_ent (_in))))
				(_port (_int D3 -1 0 18(_ent (_in))))
				(_port (_int D4 -1 0 18(_ent (_in))))
				(_port (_int D5 -1 0 18(_ent (_in))))
				(_port (_int D6 -1 0 18(_ent (_in))))
				(_port (_int D7 -1 0 18(_ent (_in))))
				(_port (_int S0 -1 0 19(_ent (_in))))
				(_port (_int S1 -1 0 19(_ent (_in))))
				(_port (_int S2 -1 0 19(_ent (_in))))
				(_port (_int F -1 0 20(_ent (_out))))
			)
		)
	)
	(_generate muxGen 0 26(_for 2 )
		(_inst mux 0 27(_comp Multiplexer_8to1)
			(_port
				((D0)(D0(_object 0)))
				((D1)(D1(_object 0)))
				((D2)(D2(_object 0)))
				((D3)(D3(_object 0)))
				((D4)(D4(_object 0)))
				((D5)(D5(_object 0)))
				((D6)(D6(_object 0)))
				((D7)(D7(_object 0)))
				((S0)(S0))
				((S1)(S1))
				((S2)(S2))
				((F)(F(_object 0)))
			)
			(_use (_ent . Multiplexer_8to1)
			)
		)
		(_object
			(_cnst (_int I 2 0 26(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int D0 0 0 8(_ent(_in))))
		(_port (_int D1 0 0 8(_ent(_in))))
		(_port (_int D2 0 0 8(_ent(_in))))
		(_port (_int D3 0 0 8(_ent(_in))))
		(_port (_int D4 0 0 8(_ent(_in))))
		(_port (_int D5 0 0 8(_ent(_in))))
		(_port (_int D6 0 0 8(_ent(_in))))
		(_port (_int D7 0 0 8(_ent(_in))))
		(_port (_int S0 -1 0 9(_ent(_in))))
		(_port (_int S1 -1 0 9(_ent(_in))))
		(_port (_int S2 -1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int F 1 0 10(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 26(_scalar (_to i 0 i 15))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000051 55 5038          1481295375087 Structural
(_unit VHDL (alu_16 0 6(structural 0 15))
	(_version vc6)
	(_time 1481295375088 2016.12.09 09:56:15)
	(_source (\./../src/ALU_16.vhd\))
	(_parameters tan)
	(_code dcdd8e8edc8a8dc98ed9cd838bdaddda8fdbd9d98a)
	(_ent
		(_time 1481295217452)
	)
	(_comp
		(Adder_16
			(_object
				(_port (_int A 3 0 19(_ent (_in))))
				(_port (_int B 3 0 19(_ent (_in))))
				(_port (_int S 4 0 20(_ent (_out))))
				(_port (_int Cout -1 0 21(_ent (_out))))
			)
		)
		(Subtractor_16
			(_object
				(_port (_int A 5 0 27(_ent (_in))))
				(_port (_int B 5 0 27(_ent (_in))))
				(_port (_int S 6 0 28(_ent (_out))))
				(_port (_int SignBit -1 0 29(_ent (_out))))
			)
		)
		(Multiplier_16
			(_object
				(_port (_int A 7 0 35(_ent (_in))))
				(_port (_int B 7 0 35(_ent (_in))))
				(_port (_int S 8 0 36(_ent (_out))))
				(_port (_int overflow -1 0 37(_ent (_out))))
			)
		)
		(Multiplexer_8to1_by16
			(_object
				(_port (_int D0 9 0 43(_ent (_in))))
				(_port (_int D1 9 0 43(_ent (_in))))
				(_port (_int D2 9 0 43(_ent (_in))))
				(_port (_int D3 9 0 43(_ent (_in))))
				(_port (_int D4 9 0 43(_ent (_in))))
				(_port (_int D5 9 0 43(_ent (_in))))
				(_port (_int D6 9 0 43(_ent (_in))))
				(_port (_int D7 9 0 43(_ent (_in))))
				(_port (_int S0 -1 0 44(_ent (_in))))
				(_port (_int S1 -1 0 44(_ent (_in))))
				(_port (_int S2 -1 0 44(_ent (_in))))
				(_port (_int F 10 0 45(_ent (_out))))
			)
		)
	)
	(_inst adder 0 55(_comp Adder_16)
		(_port
			((A)(A))
			((B)(B))
			((S)(AdderResult))
			((Cout)(overflowAdd))
		)
		(_use (_ent . Adder_16)
		)
	)
	(_inst subtract 0 57(_comp Subtractor_16)
		(_port
			((A)(A))
			((B)(B))
			((S)(SubtractorResult))
			((SignBit)(negativeSub))
		)
		(_use (_ent . Subtractor_16)
		)
	)
	(_inst multiply 0 59(_comp Multiplier_16)
		(_port
			((A)(A))
			((B)(B))
			((S)(MultiplierResult))
			((overflow)(overflowMult))
		)
		(_use (_ent . Multiplier_16)
		)
	)
	(_inst mux 0 61(_comp Multiplexer_8to1_by16)
		(_port
			((D0)(AdderResult))
			((D1)(MultiplierResult))
			((D2)(A))
			((D3)(B))
			((D4)(SubtractorResult))
			((D5)(_string \"0000000000000000"\))
			((D6)(_string \"0000000000000000"\))
			((D7)(_string \"0000000000000000"\))
			((S0)(S0))
			((S1)(S1))
			((S2)(S2))
			((F)(Result))
		)
		(_use (_ent . Multiplexer_8to1_by16)
			(_port
				((D0)(D0))
				((D1)(D1))
				((D2)(D2))
				((D3)(D3))
				((D4)(D4))
				((D5)(D5))
				((D6)(D6))
				((D7)(D7))
				((S0)(S0))
				((S1)(S1))
				((S2)(S2))
				((F)(F))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int R 1 0 9(_ent(_out))))
		(_port (_int S0 -1 0 10(_ent(_in))))
		(_port (_int S1 -1 0 10(_ent(_in))))
		(_port (_int S2 -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Status 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 27(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 28(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 35(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 36(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 43(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 45(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 49(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int AdderResult 11 0 49(_arch(_uni))))
		(_sig (_int SubtractorResult 11 0 49(_arch(_uni))))
		(_sig (_int MultiplierResult 11 0 49(_arch(_uni))))
		(_sig (_int Result 11 0 49(_arch(_uni))))
		(_sig (_int overflowAdd -1 0 50(_arch(_uni))))
		(_sig (_int overflowMult -1 0 50(_arch(_uni))))
		(_sig (_int negativeSub -1 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 51(_array -1 ((_dto i 15 i 0)))))
		(_cnst (_int zeros 12 0 51(_arch(_string \"0000000000000000"\))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment (_trgt(6(0)))(_sens(3)(4)(5)(10(15))(13)))))
			(line__65(_arch 1 0 65(_assignment (_trgt(6(1)))(_sens(10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))(10(8))(10(9))(10(10))(10(11))(10(12))(10(13))(10(14))(10(15))))))
			(line__67(_arch 2 0 67(_assignment (_trgt(6(2)))(_sens(3)(4)(5)(11)(12)))))
			(line__69(_arch 3 0 69(_assignment (_alias((R)(Result)))(_trgt(2))(_sens(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 4 -1)
)
I 000051 55 676           1481295375105 Structural
(_unit VHDL (multiplexer_2to1 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295375106 2016.12.09 09:56:15)
	(_source (\./../src/Multiplexer_2to1.vhd\))
	(_parameters tan)
	(_code fcfdfbadaaabfbebf9fbe5a7adfaaffaf9fbf4faf9)
	(_ent
		(_time 1481066863525)
	)
	(_object
		(_port (_int D0 -1 0 8(_ent(_in))))
		(_port (_int D1 -1 0 8(_ent(_in))))
		(_port (_int Control -1 0 9(_ent(_in))))
		(_port (_int F -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 1 -1)
)
I 000051 55 1356          1481295375126 Structural
(_unit VHDL (multiplexer_2to1_by16 0 8(structural 0 16))
	(_version vc6)
	(_time 1481295375127 2016.12.09 09:56:15)
	(_source (\./../src/Multiplexer_2to1_by16.vhd\))
	(_parameters tan)
	(_code 0b0a0b0c5c5c0c1c0e5e12505a0d580d0e0c030d0e)
	(_ent
		(_time 1481066756631)
	)
	(_comp
		(Multiplexer_2to1
			(_object
				(_port (_int D0 -1 0 20(_ent (_in))))
				(_port (_int D1 -1 0 20(_ent (_in))))
				(_port (_int Control -1 0 21(_ent (_in))))
				(_port (_int F -1 0 22(_ent (_out))))
			)
		)
	)
	(_generate muxGen 0 28(_for 2 )
		(_inst mux 0 29(_comp Multiplexer_2to1)
			(_port
				((D0)(D0(_object 0)))
				((D1)(D1(_object 0)))
				((Control)(Control))
				((F)(F(_object 0)))
			)
			(_use (_ent . Multiplexer_2to1)
			)
		)
		(_object
			(_cnst (_int I 2 0 28(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int D0 0 0 10(_ent(_in))))
		(_port (_int D1 0 0 10(_ent(_in))))
		(_port (_int Control -1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int F 1 0 12(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 28(_scalar (_to i 0 i 15))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1580          1481295375133 behavioral
(_unit VHDL (reg 0 5(behavioral 0 13))
	(_version vc6)
	(_time 1481295375134 2016.12.09 09:56:15)
	(_source (\./../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 1b1b4d1c4c4c480c184f0e414d1c191d1e1d1c1c19)
	(_ent
		(_time 1481295373732)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_port (_int regWrite -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1 ((_dto i 15 i 0)))))
		(_port (_int WriteData 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int WriteRegister 1 0 8(_ent(_in))))
		(_port (_int Reg1 1 0 8(_ent(_in))))
		(_port (_int Reg2 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Reg1Data 2 0 9(_ent(_out))))
		(_port (_int Reg2Data 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ram 0 14(_array 3 ((_to i 0 i 7)))))
		(_sig (_int regs 4 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_trgt(8))(_sens(0)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__26(_arch 1 0 26(_assignment (_trgt(6))(_sens(4)(8))(_mon))))
			(line__27(_arch 2 0 27(_assignment (_trgt(7))(_sens(5)(8))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 3 -1)
)
I 000051 55 1570          1481295375156 Behavioral
(_unit VHDL (instructionmemory 0 10(behavioral 0 18))
	(_version vc6)
	(_time 1481295375157 2016.12.09 09:56:15)
	(_source (\./../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 2b2a762f2c7d7c3c2d2439707f2d282c2f2d222d7d)
	(_ent
		(_time 1481295217559)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1 ((_dto i 4 i 0)))))
		(_port (_int PC 0 0 12(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Data 1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int t_MemArray 0 21(_array 2 ((_dto i 14 i 0)))))
		(_cnst (_int Mem 3 0 23(_prcs 0(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_simple)(_trgt(2))(_sens(1))(_mon)(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1567          1481295375175 behavioral
(_unit VHDL (ram 0 8(behavioral 0 18))
	(_version vc6)
	(_time 1481295375176 2016.12.09 09:56:15)
	(_source (\./../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 3a3a6c3f6a6d3a2d3a3e2b603f3d383c3b3c6e3d38)
	(_ent
		(_time 1480879967167)
	)
	(_object
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_port (_int WE -1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int address 0 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13(_array -1 ((_dto i 15 i 0)))))
		(_port (_int DataIn 1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~124 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int DataOut 2 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ram_type 0 20(_array 3 ((_to i 0 i 255)))))
		(_sig (_int memory 4 0 21(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 22(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int read_address 5 0 22(_arch(_uni))))
		(_prcs
			(RamProc(_arch 0 0 26(_prcs (_trgt(5)(6))(_sens(0)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__36(_arch 1 0 36(_assignment (_trgt(4))(_sens(5)(6))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 2 -1)
)
I 000051 55 1568          1481295375198 Structural
(_unit VHDL (controlunit 0 34(structural 0 42))
	(_version vc6)
	(_time 1481295375199 2016.12.09 09:56:15)
	(_source (\./../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code 59580e5a060e584e5c0a4b035e5f0a5e5c5f0c5f50)
	(_ent
		(_time 1481063982473)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2}~12 0 36(_array -1 ((_to i 0 i 2)))))
		(_port (_int S 0 0 36(_ent(_in))))
		(_port (_int MemRead -1 0 37(_ent(_out))))
		(_port (_int MemToReg -1 0 37(_ent(_out))))
		(_port (_int MemWrite -1 0 37(_ent(_out))))
		(_port (_int ALUsource -1 0 37(_ent(_out))))
		(_port (_int RegWrite -1 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 38(_array -1 ((_dto i 2 i 0)))))
		(_port (_int ALUop 1 0 38(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment (_trgt(6(2)))(_sens(0(2))(0(1))(0(0))))))
			(line__46(_arch 1 0 46(_assignment (_trgt(6(1)))(_sens(0(2))(0(0))(0(1))))))
			(line__47(_arch 2 0 47(_assignment (_trgt(6(0)))(_sens(0(1))(0(2))))))
			(line__49(_arch 3 0 49(_assignment (_trgt(4))(_sens(0(2))(0(0))(0(1))))))
			(line__51(_arch 4 0 51(_assignment (_trgt(5))(_sens(0(2))(0(1))))))
			(line__53(_arch 5 0 53(_assignment (_alias((MemRead)(S(2))))(_simpleassign BUF)(_trgt(1))(_sens(0(2))))))
			(line__55(_arch 6 0 55(_assignment (_trgt(2))(_sens(0(2))(0(1))(0(0))))))
			(line__57(_arch 7 0 57(_assignment (_trgt(3))(_sens(0(2))(0(1))(0(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 8 -1)
)
I 000051 55 1613          1481295375222 Structural
(_unit VHDL (signextend 0 6(structural 0 13))
	(_version vc6)
	(_time 1481295375223 2016.12.09 09:56:15)
	(_source (\./../src/SignExtend.vhd\))
	(_parameters tan)
	(_code 69693e69693e3a7f3d687c32306e6d6f6c6f3c6f6d)
	(_ent
		(_time 1481067528370)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int input 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int output 1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_alias((output(d_7_0))(input(d_7_0))))(_trgt(1(d_7_0)))(_sens(0(d_7_0))))))
			(line__16(_arch 1 0 16(_assignment (_alias((output(8))(input(7))))(_trgt(1(8)))(_sens(0(7))))))
			(line__17(_arch 2 0 17(_assignment (_alias((output(9))(input(7))))(_trgt(1(9)))(_sens(0(7))))))
			(line__18(_arch 3 0 18(_assignment (_alias((output(10))(input(7))))(_trgt(1(10)))(_sens(0(7))))))
			(line__19(_arch 4 0 19(_assignment (_alias((output(11))(input(7))))(_trgt(1(11)))(_sens(0(7))))))
			(line__20(_arch 5 0 20(_assignment (_alias((output(12))(input(7))))(_trgt(1(12)))(_sens(0(7))))))
			(line__21(_arch 6 0 21(_assignment (_alias((output(13))(input(7))))(_trgt(1(13)))(_sens(0(7))))))
			(line__22(_arch 7 0 22(_assignment (_alias((output(14))(input(7))))(_trgt(1(14)))(_sens(0(7))))))
			(line__23(_arch 8 0 23(_assignment (_alias((output(15))(input(7))))(_trgt(1(15)))(_sens(0(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 9 -1)
)
I 000051 55 717           1481295441896 Structural
(_unit VHDL (halfadder 0 6(structural 0 13))
	(_version vc6)
	(_time 1481295441897 2016.12.09 09:57:21)
	(_source (\./../src/HalfAdder.vhd\))
	(_parameters tan)
	(_code e9e7e0bae1beeeffeeeef8b3bcefedefeceeebefe1)
	(_ent
		(_time 1481295217177)
	)
	(_object
		(_port (_int A -1 0 8(_ent(_in))))
		(_port (_int B -1 0 8(_ent(_in))))
		(_port (_int S -1 0 9(_ent(_out))))
		(_port (_int C -1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(2))(_sens(0)(1)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 2 -1)
)
I 000051 55 1343          1481295441916 Structural
(_unit VHDL (fulladder 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295441917 2016.12.09 09:57:21)
	(_source (\./../src/FullAdder.vhd\))
	(_parameters tan)
	(_code f8f6ffa9f5afffeeaaade9a2adfefcfefdfffafefe)
	(_ent
		(_time 1481295217266)
	)
	(_comp
		(HalfAdder
			(_object
				(_port (_int A -1 0 19(_ent (_in))))
				(_port (_int B -1 0 19(_ent (_in))))
				(_port (_int S -1 0 20(_ent (_out))))
				(_port (_int C -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst HA1 0 26(_comp HalfAdder)
		(_port
			((A)(A))
			((B)(B))
			((S)(s1))
			((C)(c1))
		)
		(_use (_ent . HalfAdder)
		)
	)
	(_inst HA2 0 27(_comp HalfAdder)
		(_port
			((A)(Cin))
			((B)(s1))
			((S)(S))
			((C)(c2))
		)
		(_use (_ent . HalfAdder)
		)
	)
	(_object
		(_port (_int A -1 0 8(_ent(_in))))
		(_port (_int B -1 0 8(_ent(_in))))
		(_port (_int Cin -1 0 8(_ent(_in))))
		(_port (_int S -1 0 9(_ent(_out))))
		(_port (_int Cout -1 0 9(_ent(_out))))
		(_sig (_int s1 -1 0 15(_arch(_uni((i 2))))))
		(_sig (_int c1 -1 0 15(_arch(_uni((i 2))))))
		(_sig (_int c2 -1 0 15(_arch(_uni((i 2))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment (_trgt(4))(_sens(6)(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 1 -1)
)
I 000051 55 2184          1481295441935 Structural
(_unit VHDL (adder_16 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295441936 2016.12.09 09:57:21)
	(_source (\./../src/Adder_16.vhd\))
	(_parameters tan)
	(_code 08060b0e045f581e0f5c1a510f0b090b0e0e090e0c)
	(_ent
		(_time 1481295217296)
	)
	(_comp
		(HalfAdder
			(_object
				(_port (_int A -1 0 18(_ent (_in))))
				(_port (_int B -1 0 18(_ent (_in))))
				(_port (_int S -1 0 19(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_out))))
			)
		)
		(FullAdder
			(_object
				(_port (_int A -1 0 25(_ent (_in))))
				(_port (_int B -1 0 25(_ent (_in))))
				(_port (_int Cin -1 0 25(_ent (_in))))
				(_port (_int S -1 0 26(_ent (_out))))
				(_port (_int Cout -1 0 26(_ent (_out))))
			)
		)
	)
	(_generate AdderGenerate 0 34(_for 3 )
		(_generate HA 0 35(_if 1)
			(_inst LowerBit 0 36(_comp HalfAdder)
				(_port
					((A)(A(_object 0)))
					((B)(B(_object 0)))
					((S)(S(_object 0)))
					((C)(CarryBit(_object 0)))
				)
				(_use (_ent . HalfAdder)
				)
			)
		)
		(_generate FA 0 38(_if 2)
			(_inst UpperBit 0 39(_comp FullAdder)
				(_port
					((A)(A(_object 0)))
					((B)(B(_object 0)))
					((Cin)(CarryBit(_index 3)))
					((S)(S(_object 0)))
					((Cout)(CarryBit(_object 0)))
				)
				(_use (_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst (_int I 3 0 34(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int S 1 0 9(_ent(_out))))
		(_port (_int Cout -1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CarryBit 2 0 30(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 34(_scalar (_to i 0 i 15))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment (_alias((Cout)(CarryBit(15))))(_simpleassign BUF)(_trgt(3))(_sens(4(15))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 4 -1)
)
I 000051 55 2186          1481295441953 Structural
(_unit VHDL (subtractor_16 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295441954 2016.12.09 09:57:21)
	(_source (\./../src/Subtractor_16.vhd\))
	(_parameters tan)
	(_code 17181611154041001118054d471114101311411015)
	(_ent
		(_time 1481295217328)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int A -1 0 18(_ent (_in))))
				(_port (_int B -1 0 18(_ent (_in))))
				(_port (_int Cin -1 0 18(_ent (_in))))
				(_port (_int S -1 0 19(_ent (_out))))
				(_port (_int Cout -1 0 19(_ent (_out))))
			)
		)
	)
	(_generate AdderGenerate 0 30(_for 3 )
		(_generate ZA 0 31(_if 2)
			(_inst LowerBit 0 32(_comp FullAdder)
				(_port
					((A)(A(_object 0)))
					((B)(notB(_object 0)))
					((Cin)((i 3)))
					((S)(S(_object 0)))
					((Cout)(CarryBit(_object 0)))
				)
				(_use (_ent . FullAdder)
					(_port
						((A)(A))
						((B)(B))
						((Cin)(Cin))
						((S)(S))
						((Cout)(Cout))
					)
				)
			)
		)
		(_generate FA 0 34(_if 3)
			(_inst UpperBit 0 35(_comp FullAdder)
				(_port
					((A)(A(_object 0)))
					((B)(notB(_object 0)))
					((Cin)(CarryBit(_index 4)))
					((S)(S(_object 0)))
					((Cout)(CarryBit(_object 0)))
				)
				(_use (_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst (_int I 3 0 30(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int S 1 0 9(_ent(_out))))
		(_port (_int SignBit -1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CarryBit 2 0 23(_arch(_uni))))
		(_sig (_int notB 2 0 23(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 30(_scalar (_to i 0 i 15))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment (_trgt(5))(_sens(1)))))
			(line__40(_arch 1 0 40(_assignment (_trgt(3))(_sens(4(15))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 5 -1)
)
I 000051 55 1384          1481295441974 Behavioral
(_unit VHDL (multiplier_16 0 7(behavioral 0 15))
	(_version vc6)
	(_time 1481295441975 2016.12.09 09:57:21)
	(_source (\./../src/Multiplier_16.vhd\))
	(_parameters tan)
	(_code 272971222570203022753e7c762174212e21222025)
	(_ent
		(_time 1481295217377)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 9(_ent(_in))))
		(_port (_int B 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int S 1 0 10(_ent(_out))))
		(_port (_int overflow -1 0 11(_ent(_out((i 2))))))
		(_type (_int ~SIGNED{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int product 2 0 17(_arch(_uni))))
		(_sig (_int TooBig 2 0 18(_arch(_uni(_string \"00000000000000010000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment (_trgt(4))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment (_trgt(3))(_sens(4)(5))(_mon))))
			(line__29(_arch 2 0 29(_assignment (_alias((S)(product(d_15_0))))(_trgt(2))(_sens(4(d_15_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (1 SIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1009          1481295441994 Structural
(_unit VHDL (multiplexer_8to1 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295441995 2016.12.09 09:57:21)
	(_source (\./../src/Multiplexer_8to1.vhd\))
	(_parameters tan)
	(_code 464810454511415143475f1d1740154043414e4043)
	(_ent
		(_time 1481295217408)
	)
	(_object
		(_port (_int D0 -1 0 8(_ent(_in))))
		(_port (_int D1 -1 0 8(_ent(_in))))
		(_port (_int D2 -1 0 8(_ent(_in))))
		(_port (_int D3 -1 0 8(_ent(_in))))
		(_port (_int D4 -1 0 8(_ent(_in))))
		(_port (_int D5 -1 0 8(_ent(_in))))
		(_port (_int D6 -1 0 8(_ent(_in))))
		(_port (_int D7 -1 0 8(_ent(_in))))
		(_port (_int S0 -1 0 9(_ent(_in))))
		(_port (_int S1 -1 0 9(_ent(_in))))
		(_port (_int S2 -1 0 9(_ent(_in))))
		(_port (_int F -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(11))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 1 -1)
)
I 000051 55 2176          1481295442012 Structural
(_unit VHDL (multiplexer_8to1_by16 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295442013 2016.12.09 09:57:22)
	(_source (\./../src/Multiplexer_8to1_by16.vhd\))
	(_parameters tan)
	(_code 565800545501514153034f0d0750055053515e5053)
	(_ent
		(_time 1481295217442)
	)
	(_comp
		(Multiplexer_8to1
			(_object
				(_port (_int D0 -1 0 18(_ent (_in))))
				(_port (_int D1 -1 0 18(_ent (_in))))
				(_port (_int D2 -1 0 18(_ent (_in))))
				(_port (_int D3 -1 0 18(_ent (_in))))
				(_port (_int D4 -1 0 18(_ent (_in))))
				(_port (_int D5 -1 0 18(_ent (_in))))
				(_port (_int D6 -1 0 18(_ent (_in))))
				(_port (_int D7 -1 0 18(_ent (_in))))
				(_port (_int S0 -1 0 19(_ent (_in))))
				(_port (_int S1 -1 0 19(_ent (_in))))
				(_port (_int S2 -1 0 19(_ent (_in))))
				(_port (_int F -1 0 20(_ent (_out))))
			)
		)
	)
	(_generate muxGen 0 26(_for 2 )
		(_inst mux 0 27(_comp Multiplexer_8to1)
			(_port
				((D0)(D0(_object 0)))
				((D1)(D1(_object 0)))
				((D2)(D2(_object 0)))
				((D3)(D3(_object 0)))
				((D4)(D4(_object 0)))
				((D5)(D5(_object 0)))
				((D6)(D6(_object 0)))
				((D7)(D7(_object 0)))
				((S0)(S0))
				((S1)(S1))
				((S2)(S2))
				((F)(F(_object 0)))
			)
			(_use (_ent . Multiplexer_8to1)
			)
		)
		(_object
			(_cnst (_int I 2 0 26(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int D0 0 0 8(_ent(_in))))
		(_port (_int D1 0 0 8(_ent(_in))))
		(_port (_int D2 0 0 8(_ent(_in))))
		(_port (_int D3 0 0 8(_ent(_in))))
		(_port (_int D4 0 0 8(_ent(_in))))
		(_port (_int D5 0 0 8(_ent(_in))))
		(_port (_int D6 0 0 8(_ent(_in))))
		(_port (_int D7 0 0 8(_ent(_in))))
		(_port (_int S0 -1 0 9(_ent(_in))))
		(_port (_int S1 -1 0 9(_ent(_in))))
		(_port (_int S2 -1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int F 1 0 10(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 26(_scalar (_to i 0 i 15))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000051 55 5038          1481295442018 Structural
(_unit VHDL (alu_16 0 6(structural 0 15))
	(_version vc6)
	(_time 1481295442019 2016.12.09 09:57:22)
	(_source (\./../src/ALU_16.vhd\))
	(_parameters tan)
	(_code 565855550300074304534709015057500551535300)
	(_ent
		(_time 1481295217452)
	)
	(_comp
		(Adder_16
			(_object
				(_port (_int A 3 0 19(_ent (_in))))
				(_port (_int B 3 0 19(_ent (_in))))
				(_port (_int S 4 0 20(_ent (_out))))
				(_port (_int Cout -1 0 21(_ent (_out))))
			)
		)
		(Subtractor_16
			(_object
				(_port (_int A 5 0 27(_ent (_in))))
				(_port (_int B 5 0 27(_ent (_in))))
				(_port (_int S 6 0 28(_ent (_out))))
				(_port (_int SignBit -1 0 29(_ent (_out))))
			)
		)
		(Multiplier_16
			(_object
				(_port (_int A 7 0 35(_ent (_in))))
				(_port (_int B 7 0 35(_ent (_in))))
				(_port (_int S 8 0 36(_ent (_out))))
				(_port (_int overflow -1 0 37(_ent (_out))))
			)
		)
		(Multiplexer_8to1_by16
			(_object
				(_port (_int D0 9 0 43(_ent (_in))))
				(_port (_int D1 9 0 43(_ent (_in))))
				(_port (_int D2 9 0 43(_ent (_in))))
				(_port (_int D3 9 0 43(_ent (_in))))
				(_port (_int D4 9 0 43(_ent (_in))))
				(_port (_int D5 9 0 43(_ent (_in))))
				(_port (_int D6 9 0 43(_ent (_in))))
				(_port (_int D7 9 0 43(_ent (_in))))
				(_port (_int S0 -1 0 44(_ent (_in))))
				(_port (_int S1 -1 0 44(_ent (_in))))
				(_port (_int S2 -1 0 44(_ent (_in))))
				(_port (_int F 10 0 45(_ent (_out))))
			)
		)
	)
	(_inst adder 0 55(_comp Adder_16)
		(_port
			((A)(A))
			((B)(B))
			((S)(AdderResult))
			((Cout)(overflowAdd))
		)
		(_use (_ent . Adder_16)
		)
	)
	(_inst subtract 0 57(_comp Subtractor_16)
		(_port
			((A)(A))
			((B)(B))
			((S)(SubtractorResult))
			((SignBit)(negativeSub))
		)
		(_use (_ent . Subtractor_16)
		)
	)
	(_inst multiply 0 59(_comp Multiplier_16)
		(_port
			((A)(A))
			((B)(B))
			((S)(MultiplierResult))
			((overflow)(overflowMult))
		)
		(_use (_ent . Multiplier_16)
		)
	)
	(_inst mux 0 61(_comp Multiplexer_8to1_by16)
		(_port
			((D0)(AdderResult))
			((D1)(MultiplierResult))
			((D2)(A))
			((D3)(B))
			((D4)(SubtractorResult))
			((D5)(_string \"0000000000000000"\))
			((D6)(_string \"0000000000000000"\))
			((D7)(_string \"0000000000000000"\))
			((S0)(S0))
			((S1)(S1))
			((S2)(S2))
			((F)(Result))
		)
		(_use (_ent . Multiplexer_8to1_by16)
			(_port
				((D0)(D0))
				((D1)(D1))
				((D2)(D2))
				((D3)(D3))
				((D4)(D4))
				((D5)(D5))
				((D6)(D6))
				((D7)(D7))
				((S0)(S0))
				((S1)(S1))
				((S2)(S2))
				((F)(F))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int R 1 0 9(_ent(_out))))
		(_port (_int S0 -1 0 10(_ent(_in))))
		(_port (_int S1 -1 0 10(_ent(_in))))
		(_port (_int S2 -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Status 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 27(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 28(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 35(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 36(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 43(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 45(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 49(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int AdderResult 11 0 49(_arch(_uni))))
		(_sig (_int SubtractorResult 11 0 49(_arch(_uni))))
		(_sig (_int MultiplierResult 11 0 49(_arch(_uni))))
		(_sig (_int Result 11 0 49(_arch(_uni))))
		(_sig (_int overflowAdd -1 0 50(_arch(_uni))))
		(_sig (_int overflowMult -1 0 50(_arch(_uni))))
		(_sig (_int negativeSub -1 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 51(_array -1 ((_dto i 15 i 0)))))
		(_cnst (_int zeros 12 0 51(_arch(_string \"0000000000000000"\))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment (_trgt(6(0)))(_sens(3)(4)(5)(10(15))(13)))))
			(line__65(_arch 1 0 65(_assignment (_trgt(6(1)))(_sens(10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))(10(8))(10(9))(10(10))(10(11))(10(12))(10(13))(10(14))(10(15))))))
			(line__67(_arch 2 0 67(_assignment (_trgt(6(2)))(_sens(3)(4)(5)(11)(12)))))
			(line__69(_arch 3 0 69(_assignment (_alias((R)(Result)))(_trgt(2))(_sens(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 4 -1)
)
I 000051 55 676           1481295442034 Structural
(_unit VHDL (multiplexer_2to1 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295442035 2016.12.09 09:57:22)
	(_source (\./../src/Multiplexer_2to1.vhd\))
	(_parameters tan)
	(_code 666830676531617163617f3d3760356063616e6063)
	(_ent
		(_time 1481066863525)
	)
	(_object
		(_port (_int D0 -1 0 8(_ent(_in))))
		(_port (_int D1 -1 0 8(_ent(_in))))
		(_port (_int Control -1 0 9(_ent(_in))))
		(_port (_int F -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 1 -1)
)
I 000051 55 1356          1481295442053 Structural
(_unit VHDL (multiplexer_2to1_by16 0 8(structural 0 16))
	(_version vc6)
	(_time 1481295442054 2016.12.09 09:57:22)
	(_source (\./../src/Multiplexer_2to1_by16.vhd\))
	(_parameters tan)
	(_code 858bd38a85d2829280d09cded483d68380828d8380)
	(_ent
		(_time 1481066756631)
	)
	(_comp
		(Multiplexer_2to1
			(_object
				(_port (_int D0 -1 0 20(_ent (_in))))
				(_port (_int D1 -1 0 20(_ent (_in))))
				(_port (_int Control -1 0 21(_ent (_in))))
				(_port (_int F -1 0 22(_ent (_out))))
			)
		)
	)
	(_generate muxGen 0 28(_for 2 )
		(_inst mux 0 29(_comp Multiplexer_2to1)
			(_port
				((D0)(D0(_object 0)))
				((D1)(D1(_object 0)))
				((Control)(Control))
				((F)(F(_object 0)))
			)
			(_use (_ent . Multiplexer_2to1)
			)
		)
		(_object
			(_cnst (_int I 2 0 28(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int D0 0 0 10(_ent(_in))))
		(_port (_int D1 0 0 10(_ent(_in))))
		(_port (_int Control -1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int F 1 0 12(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 28(_scalar (_to i 0 i 15))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1580          1481295442059 behavioral
(_unit VHDL (reg 0 5(behavioral 0 13))
	(_version vc6)
	(_time 1481295442060 2016.12.09 09:57:22)
	(_source (\./../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 858a858b85d2d69286d190dfd38287838083828287)
	(_ent
		(_time 1481295373732)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_port (_int regWrite -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1 ((_dto i 15 i 0)))))
		(_port (_int WriteData 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int WriteRegister 1 0 8(_ent(_in))))
		(_port (_int Reg1 1 0 8(_ent(_in))))
		(_port (_int Reg2 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Reg1Data 2 0 9(_ent(_out))))
		(_port (_int Reg2Data 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ram 0 14(_array 3 ((_to i 0 i 7)))))
		(_sig (_int regs 4 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_trgt(8))(_sens(0)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__26(_arch 1 0 26(_assignment (_trgt(6))(_sens(4)(8))(_mon))))
			(line__27(_arch 2 0 27(_assignment (_trgt(7))(_sens(5)(8))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 3 -1)
)
I 000051 55 1570          1481295442076 Behavioral
(_unit VHDL (instructionmemory 0 10(behavioral 0 18))
	(_version vc6)
	(_time 1481295442077 2016.12.09 09:57:22)
	(_source (\./../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 949a9f9bc5c2c383929b86cfc092979390929d92c2)
	(_ent
		(_time 1481295217559)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1 ((_dto i 4 i 0)))))
		(_port (_int PC 0 0 12(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Data 1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int t_MemArray 0 21(_array 2 ((_dto i 14 i 0)))))
		(_cnst (_int Mem 3 0 23(_prcs 0(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_simple)(_trgt(2))(_sens(1))(_mon)(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1567          1481295442094 behavioral
(_unit VHDL (ram 0 8(behavioral 0 18))
	(_version vc6)
	(_time 1481295442095 2016.12.09 09:57:22)
	(_source (\./../src/DataMemory.vhd\))
	(_parameters tan)
	(_code a4aba4f3a1f3a4b3a4a0b5fea1a3a6a2a5a2f0a3a6)
	(_ent
		(_time 1480879967167)
	)
	(_object
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_port (_int WE -1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int address 0 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13(_array -1 ((_dto i 15 i 0)))))
		(_port (_int DataIn 1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~124 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int DataOut 2 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ram_type 0 20(_array 3 ((_to i 0 i 255)))))
		(_sig (_int memory 4 0 21(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 22(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int read_address 5 0 22(_arch(_uni))))
		(_prcs
			(RamProc(_arch 0 0 26(_prcs (_trgt(5)(6))(_sens(0)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__36(_arch 1 0 36(_assignment (_trgt(4))(_sens(5)(6))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 2 -1)
)
I 000051 55 1568          1481295442114 Structural
(_unit VHDL (controlunit 0 34(structural 0 42))
	(_version vc6)
	(_time 1481295442115 2016.12.09 09:57:22)
	(_source (\./../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code b4bab5e0e6e3b5a3b1e7a6eeb3b2e7b3b1b2e1b2bd)
	(_ent
		(_time 1481063982473)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2}~12 0 36(_array -1 ((_to i 0 i 2)))))
		(_port (_int S 0 0 36(_ent(_in))))
		(_port (_int MemRead -1 0 37(_ent(_out))))
		(_port (_int MemToReg -1 0 37(_ent(_out))))
		(_port (_int MemWrite -1 0 37(_ent(_out))))
		(_port (_int ALUsource -1 0 37(_ent(_out))))
		(_port (_int RegWrite -1 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 38(_array -1 ((_dto i 2 i 0)))))
		(_port (_int ALUop 1 0 38(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment (_trgt(6(2)))(_sens(0(2))(0(1))(0(0))))))
			(line__46(_arch 1 0 46(_assignment (_trgt(6(1)))(_sens(0(2))(0(0))(0(1))))))
			(line__47(_arch 2 0 47(_assignment (_trgt(6(0)))(_sens(0(1))(0(2))))))
			(line__49(_arch 3 0 49(_assignment (_trgt(4))(_sens(0(2))(0(0))(0(1))))))
			(line__51(_arch 4 0 51(_assignment (_trgt(5))(_sens(0(2))(0(1))))))
			(line__53(_arch 5 0 53(_assignment (_alias((MemRead)(S(2))))(_simpleassign BUF)(_trgt(1))(_sens(0(2))))))
			(line__55(_arch 6 0 55(_assignment (_trgt(2))(_sens(0(2))(0(1))(0(0))))))
			(line__57(_arch 7 0 57(_assignment (_trgt(3))(_sens(0(2))(0(1))(0(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 8 -1)
)
I 000051 55 1613          1481295442136 Structural
(_unit VHDL (signextend 0 6(structural 0 13))
	(_version vc6)
	(_time 1481295442137 2016.12.09 09:57:22)
	(_source (\./../src/SignExtend.vhd\))
	(_parameters tan)
	(_code d3dcd281d98480c587d2c6888ad4d7d5d6d586d5d7)
	(_ent
		(_time 1481067528370)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int input 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int output 1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_alias((output(d_7_0))(input(d_7_0))))(_trgt(1(d_7_0)))(_sens(0(d_7_0))))))
			(line__16(_arch 1 0 16(_assignment (_alias((output(8))(input(7))))(_trgt(1(8)))(_sens(0(7))))))
			(line__17(_arch 2 0 17(_assignment (_alias((output(9))(input(7))))(_trgt(1(9)))(_sens(0(7))))))
			(line__18(_arch 3 0 18(_assignment (_alias((output(10))(input(7))))(_trgt(1(10)))(_sens(0(7))))))
			(line__19(_arch 4 0 19(_assignment (_alias((output(11))(input(7))))(_trgt(1(11)))(_sens(0(7))))))
			(line__20(_arch 5 0 20(_assignment (_alias((output(12))(input(7))))(_trgt(1(12)))(_sens(0(7))))))
			(line__21(_arch 6 0 21(_assignment (_alias((output(13))(input(7))))(_trgt(1(13)))(_sens(0(7))))))
			(line__22(_arch 7 0 22(_assignment (_alias((output(14))(input(7))))(_trgt(1(14)))(_sens(0(7))))))
			(line__23(_arch 8 0 23(_assignment (_alias((output(15))(input(7))))(_trgt(1(15)))(_sens(0(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 9 -1)
)
I 000051 55 717           1481295462750 Structural
(_unit VHDL (halfadder 0 6(structural 0 13))
	(_version vc6)
	(_time 1481295462751 2016.12.09 09:57:42)
	(_source (\./../src/HalfAdder.vhd\))
	(_parameters tan)
	(_code 54065f57510353425353450e01525052515356525c)
	(_ent
		(_time 1481295217177)
	)
	(_object
		(_port (_int A -1 0 8(_ent(_in))))
		(_port (_int B -1 0 8(_ent(_in))))
		(_port (_int S -1 0 9(_ent(_out))))
		(_port (_int C -1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(2))(_sens(0)(1)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 2 -1)
)
I 000051 55 1343          1481295462769 Structural
(_unit VHDL (fulladder 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295462770 2016.12.09 09:57:42)
	(_source (\./../src/FullAdder.vhd\))
	(_parameters tan)
	(_code 64366165653363723631753e316260626163666262)
	(_ent
		(_time 1481295217266)
	)
	(_comp
		(HalfAdder
			(_object
				(_port (_int A -1 0 19(_ent (_in))))
				(_port (_int B -1 0 19(_ent (_in))))
				(_port (_int S -1 0 20(_ent (_out))))
				(_port (_int C -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst HA1 0 26(_comp HalfAdder)
		(_port
			((A)(A))
			((B)(B))
			((S)(s1))
			((C)(c1))
		)
		(_use (_ent . HalfAdder)
		)
	)
	(_inst HA2 0 27(_comp HalfAdder)
		(_port
			((A)(Cin))
			((B)(s1))
			((S)(S))
			((C)(c2))
		)
		(_use (_ent . HalfAdder)
		)
	)
	(_object
		(_port (_int A -1 0 8(_ent(_in))))
		(_port (_int B -1 0 8(_ent(_in))))
		(_port (_int Cin -1 0 8(_ent(_in))))
		(_port (_int S -1 0 9(_ent(_out))))
		(_port (_int Cout -1 0 9(_ent(_out))))
		(_sig (_int s1 -1 0 15(_arch(_uni((i 2))))))
		(_sig (_int c1 -1 0 15(_arch(_uni((i 2))))))
		(_sig (_int c2 -1 0 15(_arch(_uni((i 2))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment (_trgt(4))(_sens(6)(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 1 -1)
)
I 000051 55 2184          1481295462787 Structural
(_unit VHDL (adder_16 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295462788 2016.12.09 09:57:42)
	(_source (\./../src/Adder_16.vhd\))
	(_parameters tan)
	(_code 74267675742324627320662d737775777272757270)
	(_ent
		(_time 1481295217296)
	)
	(_comp
		(HalfAdder
			(_object
				(_port (_int A -1 0 18(_ent (_in))))
				(_port (_int B -1 0 18(_ent (_in))))
				(_port (_int S -1 0 19(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_out))))
			)
		)
		(FullAdder
			(_object
				(_port (_int A -1 0 25(_ent (_in))))
				(_port (_int B -1 0 25(_ent (_in))))
				(_port (_int Cin -1 0 25(_ent (_in))))
				(_port (_int S -1 0 26(_ent (_out))))
				(_port (_int Cout -1 0 26(_ent (_out))))
			)
		)
	)
	(_generate AdderGenerate 0 34(_for 3 )
		(_generate HA 0 35(_if 1)
			(_inst LowerBit 0 36(_comp HalfAdder)
				(_port
					((A)(A(_object 0)))
					((B)(B(_object 0)))
					((S)(S(_object 0)))
					((C)(CarryBit(_object 0)))
				)
				(_use (_ent . HalfAdder)
				)
			)
		)
		(_generate FA 0 38(_if 2)
			(_inst UpperBit 0 39(_comp FullAdder)
				(_port
					((A)(A(_object 0)))
					((B)(B(_object 0)))
					((Cin)(CarryBit(_index 3)))
					((S)(S(_object 0)))
					((Cout)(CarryBit(_object 0)))
				)
				(_use (_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst (_int I 3 0 34(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int S 1 0 9(_ent(_out))))
		(_port (_int Cout -1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CarryBit 2 0 30(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 34(_scalar (_to i 0 i 15))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment (_alias((Cout)(CarryBit(15))))(_simpleassign BUF)(_trgt(3))(_sens(4(15))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 4 -1)
)
I 000051 55 2186          1481295462805 Structural
(_unit VHDL (subtractor_16 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295462806 2016.12.09 09:57:42)
	(_source (\./../src/Subtractor_16.vhd\))
	(_parameters tan)
	(_code 93c0939d95c4c584959c81c9c39590949795c59491)
	(_ent
		(_time 1481295217328)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int A -1 0 18(_ent (_in))))
				(_port (_int B -1 0 18(_ent (_in))))
				(_port (_int Cin -1 0 18(_ent (_in))))
				(_port (_int S -1 0 19(_ent (_out))))
				(_port (_int Cout -1 0 19(_ent (_out))))
			)
		)
	)
	(_generate AdderGenerate 0 30(_for 3 )
		(_generate ZA 0 31(_if 2)
			(_inst LowerBit 0 32(_comp FullAdder)
				(_port
					((A)(A(_object 0)))
					((B)(notB(_object 0)))
					((Cin)((i 3)))
					((S)(S(_object 0)))
					((Cout)(CarryBit(_object 0)))
				)
				(_use (_ent . FullAdder)
					(_port
						((A)(A))
						((B)(B))
						((Cin)(Cin))
						((S)(S))
						((Cout)(Cout))
					)
				)
			)
		)
		(_generate FA 0 34(_if 3)
			(_inst UpperBit 0 35(_comp FullAdder)
				(_port
					((A)(A(_object 0)))
					((B)(notB(_object 0)))
					((Cin)(CarryBit(_index 4)))
					((S)(S(_object 0)))
					((Cout)(CarryBit(_object 0)))
				)
				(_use (_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst (_int I 3 0 30(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int S 1 0 9(_ent(_out))))
		(_port (_int SignBit -1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CarryBit 2 0 23(_arch(_uni))))
		(_sig (_int notB 2 0 23(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 30(_scalar (_to i 0 i 15))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment (_trgt(5))(_sens(1)))))
			(line__40(_arch 1 0 40(_assignment (_trgt(3))(_sens(4(15))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 5 -1)
)
I 000051 55 1384          1481295462824 Behavioral
(_unit VHDL (multiplier_16 0 7(behavioral 0 15))
	(_version vc6)
	(_time 1481295462825 2016.12.09 09:57:42)
	(_source (\./../src/Multiplier_16.vhd\))
	(_parameters tan)
	(_code a2f0f5f4a5f5a5b5a7f0bbf9f3a4f1a4aba4a7a5a0)
	(_ent
		(_time 1481295217377)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 9(_ent(_in))))
		(_port (_int B 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int S 1 0 10(_ent(_out))))
		(_port (_int overflow -1 0 11(_ent(_out((i 2))))))
		(_type (_int ~SIGNED{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int product 2 0 17(_arch(_uni))))
		(_sig (_int TooBig 2 0 18(_arch(_uni(_string \"00000000000000010000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment (_trgt(4))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment (_trgt(3))(_sens(4)(5))(_mon))))
			(line__29(_arch 2 0 29(_assignment (_alias((S)(product(d_15_0))))(_trgt(2))(_sens(4(d_15_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (1 SIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1009          1481295462847 Structural
(_unit VHDL (multiplexer_8to1 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295462848 2016.12.09 09:57:42)
	(_source (\./../src/Multiplexer_8to1.vhd\))
	(_parameters tan)
	(_code b2e0e5e7b5e5b5a5b7b3abe9e3b4e1b4b7b5bab4b7)
	(_ent
		(_time 1481295217408)
	)
	(_object
		(_port (_int D0 -1 0 8(_ent(_in))))
		(_port (_int D1 -1 0 8(_ent(_in))))
		(_port (_int D2 -1 0 8(_ent(_in))))
		(_port (_int D3 -1 0 8(_ent(_in))))
		(_port (_int D4 -1 0 8(_ent(_in))))
		(_port (_int D5 -1 0 8(_ent(_in))))
		(_port (_int D6 -1 0 8(_ent(_in))))
		(_port (_int D7 -1 0 8(_ent(_in))))
		(_port (_int S0 -1 0 9(_ent(_in))))
		(_port (_int S1 -1 0 9(_ent(_in))))
		(_port (_int S2 -1 0 9(_ent(_in))))
		(_port (_int F -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(11))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 1 -1)
)
I 000051 55 2176          1481295462867 Structural
(_unit VHDL (multiplexer_8to1_by16 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295462868 2016.12.09 09:57:42)
	(_source (\./../src/Multiplexer_8to1_by16.vhd\))
	(_parameters tan)
	(_code d1838682d586d6c6d484c88a80d782d7d4d6d9d7d4)
	(_ent
		(_time 1481295217442)
	)
	(_comp
		(Multiplexer_8to1
			(_object
				(_port (_int D0 -1 0 18(_ent (_in))))
				(_port (_int D1 -1 0 18(_ent (_in))))
				(_port (_int D2 -1 0 18(_ent (_in))))
				(_port (_int D3 -1 0 18(_ent (_in))))
				(_port (_int D4 -1 0 18(_ent (_in))))
				(_port (_int D5 -1 0 18(_ent (_in))))
				(_port (_int D6 -1 0 18(_ent (_in))))
				(_port (_int D7 -1 0 18(_ent (_in))))
				(_port (_int S0 -1 0 19(_ent (_in))))
				(_port (_int S1 -1 0 19(_ent (_in))))
				(_port (_int S2 -1 0 19(_ent (_in))))
				(_port (_int F -1 0 20(_ent (_out))))
			)
		)
	)
	(_generate muxGen 0 26(_for 2 )
		(_inst mux 0 27(_comp Multiplexer_8to1)
			(_port
				((D0)(D0(_object 0)))
				((D1)(D1(_object 0)))
				((D2)(D2(_object 0)))
				((D3)(D3(_object 0)))
				((D4)(D4(_object 0)))
				((D5)(D5(_object 0)))
				((D6)(D6(_object 0)))
				((D7)(D7(_object 0)))
				((S0)(S0))
				((S1)(S1))
				((S2)(S2))
				((F)(F(_object 0)))
			)
			(_use (_ent . Multiplexer_8to1)
			)
		)
		(_object
			(_cnst (_int I 2 0 26(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int D0 0 0 8(_ent(_in))))
		(_port (_int D1 0 0 8(_ent(_in))))
		(_port (_int D2 0 0 8(_ent(_in))))
		(_port (_int D3 0 0 8(_ent(_in))))
		(_port (_int D4 0 0 8(_ent(_in))))
		(_port (_int D5 0 0 8(_ent(_in))))
		(_port (_int D6 0 0 8(_ent(_in))))
		(_port (_int D7 0 0 8(_ent(_in))))
		(_port (_int S0 -1 0 9(_ent(_in))))
		(_port (_int S1 -1 0 9(_ent(_in))))
		(_port (_int S2 -1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int F 1 0 10(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 26(_scalar (_to i 0 i 15))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000051 55 5038          1481295462873 Structural
(_unit VHDL (alu_16 0 6(structural 0 15))
	(_version vc6)
	(_time 1481295462874 2016.12.09 09:57:42)
	(_source (\./../src/ALU_16.vhd\))
	(_parameters tan)
	(_code d183d383838780c483d4c08e86d7d0d782d6d4d487)
	(_ent
		(_time 1481295217452)
	)
	(_comp
		(Adder_16
			(_object
				(_port (_int A 3 0 19(_ent (_in))))
				(_port (_int B 3 0 19(_ent (_in))))
				(_port (_int S 4 0 20(_ent (_out))))
				(_port (_int Cout -1 0 21(_ent (_out))))
			)
		)
		(Subtractor_16
			(_object
				(_port (_int A 5 0 27(_ent (_in))))
				(_port (_int B 5 0 27(_ent (_in))))
				(_port (_int S 6 0 28(_ent (_out))))
				(_port (_int SignBit -1 0 29(_ent (_out))))
			)
		)
		(Multiplier_16
			(_object
				(_port (_int A 7 0 35(_ent (_in))))
				(_port (_int B 7 0 35(_ent (_in))))
				(_port (_int S 8 0 36(_ent (_out))))
				(_port (_int overflow -1 0 37(_ent (_out))))
			)
		)
		(Multiplexer_8to1_by16
			(_object
				(_port (_int D0 9 0 43(_ent (_in))))
				(_port (_int D1 9 0 43(_ent (_in))))
				(_port (_int D2 9 0 43(_ent (_in))))
				(_port (_int D3 9 0 43(_ent (_in))))
				(_port (_int D4 9 0 43(_ent (_in))))
				(_port (_int D5 9 0 43(_ent (_in))))
				(_port (_int D6 9 0 43(_ent (_in))))
				(_port (_int D7 9 0 43(_ent (_in))))
				(_port (_int S0 -1 0 44(_ent (_in))))
				(_port (_int S1 -1 0 44(_ent (_in))))
				(_port (_int S2 -1 0 44(_ent (_in))))
				(_port (_int F 10 0 45(_ent (_out))))
			)
		)
	)
	(_inst adder 0 55(_comp Adder_16)
		(_port
			((A)(A))
			((B)(B))
			((S)(AdderResult))
			((Cout)(overflowAdd))
		)
		(_use (_ent . Adder_16)
		)
	)
	(_inst subtract 0 57(_comp Subtractor_16)
		(_port
			((A)(A))
			((B)(B))
			((S)(SubtractorResult))
			((SignBit)(negativeSub))
		)
		(_use (_ent . Subtractor_16)
		)
	)
	(_inst multiply 0 59(_comp Multiplier_16)
		(_port
			((A)(A))
			((B)(B))
			((S)(MultiplierResult))
			((overflow)(overflowMult))
		)
		(_use (_ent . Multiplier_16)
		)
	)
	(_inst mux 0 61(_comp Multiplexer_8to1_by16)
		(_port
			((D0)(AdderResult))
			((D1)(MultiplierResult))
			((D2)(A))
			((D3)(B))
			((D4)(SubtractorResult))
			((D5)(_string \"0000000000000000"\))
			((D6)(_string \"0000000000000000"\))
			((D7)(_string \"0000000000000000"\))
			((S0)(S0))
			((S1)(S1))
			((S2)(S2))
			((F)(Result))
		)
		(_use (_ent . Multiplexer_8to1_by16)
			(_port
				((D0)(D0))
				((D1)(D1))
				((D2)(D2))
				((D3)(D3))
				((D4)(D4))
				((D5)(D5))
				((D6)(D6))
				((D7)(D7))
				((S0)(S0))
				((S1)(S1))
				((S2)(S2))
				((F)(F))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int R 1 0 9(_ent(_out))))
		(_port (_int S0 -1 0 10(_ent(_in))))
		(_port (_int S1 -1 0 10(_ent(_in))))
		(_port (_int S2 -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Status 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 27(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 28(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 35(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 36(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 43(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 45(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 49(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int AdderResult 11 0 49(_arch(_uni))))
		(_sig (_int SubtractorResult 11 0 49(_arch(_uni))))
		(_sig (_int MultiplierResult 11 0 49(_arch(_uni))))
		(_sig (_int Result 11 0 49(_arch(_uni))))
		(_sig (_int overflowAdd -1 0 50(_arch(_uni))))
		(_sig (_int overflowMult -1 0 50(_arch(_uni))))
		(_sig (_int negativeSub -1 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 51(_array -1 ((_dto i 15 i 0)))))
		(_cnst (_int zeros 12 0 51(_arch(_string \"0000000000000000"\))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment (_trgt(6(0)))(_sens(10(15))(13)(3)(4)(5)))))
			(line__65(_arch 1 0 65(_assignment (_trgt(6(1)))(_sens(10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))(10(8))(10(9))(10(10))(10(11))(10(12))(10(13))(10(14))(10(15))))))
			(line__67(_arch 2 0 67(_assignment (_trgt(6(2)))(_sens(11)(12)(3)(4)(5)))))
			(line__69(_arch 3 0 69(_assignment (_alias((R)(Result)))(_trgt(2))(_sens(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 4 -1)
)
I 000051 55 676           1481295462888 Structural
(_unit VHDL (multiplexer_2to1 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295462889 2016.12.09 09:57:42)
	(_source (\./../src/Multiplexer_2to1.vhd\))
	(_parameters tan)
	(_code e1b3b6b3e5b6e6f6e4e6f8bab0e7b2e7e4e6e9e7e4)
	(_ent
		(_time 1481066863525)
	)
	(_object
		(_port (_int D0 -1 0 8(_ent(_in))))
		(_port (_int D1 -1 0 8(_ent(_in))))
		(_port (_int Control -1 0 9(_ent(_in))))
		(_port (_int F -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 1 -1)
)
I 000051 55 1356          1481295462908 Structural
(_unit VHDL (multiplexer_2to1_by16 0 8(structural 0 16))
	(_version vc6)
	(_time 1481295462909 2016.12.09 09:57:42)
	(_source (\./../src/Multiplexer_2to1_by16.vhd\))
	(_parameters tan)
	(_code f1a3a6a0f5a6f6e6f4a4e8aaa0f7a2f7f4f6f9f7f4)
	(_ent
		(_time 1481066756631)
	)
	(_comp
		(Multiplexer_2to1
			(_object
				(_port (_int D0 -1 0 20(_ent (_in))))
				(_port (_int D1 -1 0 20(_ent (_in))))
				(_port (_int Control -1 0 21(_ent (_in))))
				(_port (_int F -1 0 22(_ent (_out))))
			)
		)
	)
	(_generate muxGen 0 28(_for 2 )
		(_inst mux 0 29(_comp Multiplexer_2to1)
			(_port
				((D0)(D0(_object 0)))
				((D1)(D1(_object 0)))
				((Control)(Control))
				((F)(F(_object 0)))
			)
			(_use (_ent . Multiplexer_2to1)
			)
		)
		(_object
			(_cnst (_int I 2 0 28(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int D0 0 0 10(_ent(_in))))
		(_port (_int D1 0 0 10(_ent(_in))))
		(_port (_int Control -1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int F 1 0 12(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 28(_scalar (_to i 0 i 15))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1580          1481295462914 behavioral
(_unit VHDL (reg 0 5(behavioral 0 13))
	(_version vc6)
	(_time 1481295462915 2016.12.09 09:57:42)
	(_source (\./../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code f1a2f0a1f5a6a2e6f2a5e4aba7f6f3f7f4f7f6f6f3)
	(_ent
		(_time 1481295373732)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_port (_int regWrite -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1 ((_dto i 15 i 0)))))
		(_port (_int WriteData 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int WriteRegister 1 0 8(_ent(_in))))
		(_port (_int Reg1 1 0 8(_ent(_in))))
		(_port (_int Reg2 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Reg1Data 2 0 9(_ent(_out))))
		(_port (_int Reg2Data 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ram 0 14(_array 3 ((_to i 0 i 7)))))
		(_sig (_int regs 4 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_trgt(8))(_sens(0)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__26(_arch 1 0 26(_assignment (_trgt(6))(_sens(8)(4))(_mon))))
			(line__27(_arch 2 0 27(_assignment (_trgt(7))(_sens(8)(5))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 3 -1)
)
I 000051 55 1570          1481295462934 Behavioral
(_unit VHDL (instructionmemory 0 10(behavioral 0 18))
	(_version vc6)
	(_time 1481295462935 2016.12.09 09:57:42)
	(_source (\./../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 10421d1745464707161f024b441613171416191646)
	(_ent
		(_time 1481295217559)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1 ((_dto i 4 i 0)))))
		(_port (_int PC 0 0 12(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Data 1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int t_MemArray 0 21(_array 2 ((_dto i 14 i 0)))))
		(_cnst (_int Mem 3 0 23(_prcs 0(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_simple)(_trgt(2))(_sens(1))(_mon)(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1567          1481295462951 behavioral
(_unit VHDL (ram 0 8(behavioral 0 18))
	(_version vc6)
	(_time 1481295462952 2016.12.09 09:57:42)
	(_source (\./../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 1f4c191848481f081f1b0e451a181d191e194b181d)
	(_ent
		(_time 1480879967167)
	)
	(_object
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_port (_int WE -1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int address 0 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13(_array -1 ((_dto i 15 i 0)))))
		(_port (_int DataIn 1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~124 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int DataOut 2 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ram_type 0 20(_array 3 ((_to i 0 i 255)))))
		(_sig (_int memory 4 0 21(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 22(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int read_address 5 0 22(_arch(_uni))))
		(_prcs
			(RamProc(_arch 0 0 26(_prcs (_trgt(5)(6))(_sens(0)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__36(_arch 1 0 36(_assignment (_trgt(4))(_sens(5)(6))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 2 -1)
)
I 000051 55 1568          1481295462970 Structural
(_unit VHDL (controlunit 0 34(structural 0 42))
	(_version vc6)
	(_time 1481295462971 2016.12.09 09:57:42)
	(_source (\./../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code 2f7d282b2f782e382a7c3d7528297c282a297a2926)
	(_ent
		(_time 1481063982473)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2}~12 0 36(_array -1 ((_to i 0 i 2)))))
		(_port (_int S 0 0 36(_ent(_in))))
		(_port (_int MemRead -1 0 37(_ent(_out))))
		(_port (_int MemToReg -1 0 37(_ent(_out))))
		(_port (_int MemWrite -1 0 37(_ent(_out))))
		(_port (_int ALUsource -1 0 37(_ent(_out))))
		(_port (_int RegWrite -1 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 38(_array -1 ((_dto i 2 i 0)))))
		(_port (_int ALUop 1 0 38(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment (_trgt(6(2)))(_sens(0(2))(0(1))(0(0))))))
			(line__46(_arch 1 0 46(_assignment (_trgt(6(1)))(_sens(0(2))(0(0))(0(1))))))
			(line__47(_arch 2 0 47(_assignment (_trgt(6(0)))(_sens(0(1))(0(2))))))
			(line__49(_arch 3 0 49(_assignment (_trgt(4))(_sens(0(2))(0(0))(0(1))))))
			(line__51(_arch 4 0 51(_assignment (_trgt(5))(_sens(0(2))(0(1))))))
			(line__53(_arch 5 0 53(_assignment (_alias((MemRead)(S(2))))(_simpleassign BUF)(_trgt(1))(_sens(0(2))))))
			(line__55(_arch 6 0 55(_assignment (_trgt(2))(_sens(0(2))(0(1))(0(0))))))
			(line__57(_arch 7 0 57(_assignment (_trgt(3))(_sens(0(2))(0(1))(0(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 8 -1)
)
I 000051 55 1613          1481295462989 Structural
(_unit VHDL (signextend 0 6(structural 0 13))
	(_version vc6)
	(_time 1481295462990 2016.12.09 09:57:42)
	(_source (\./../src/SignExtend.vhd\))
	(_parameters tan)
	(_code 3f6c383a60686c296b3e2a6466383b393a396a393b)
	(_ent
		(_time 1481067528370)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int input 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int output 1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_alias((output(d_7_0))(input(d_7_0))))(_trgt(1(d_7_0)))(_sens(0(d_7_0))))))
			(line__16(_arch 1 0 16(_assignment (_alias((output(8))(input(7))))(_trgt(1(8)))(_sens(0(7))))))
			(line__17(_arch 2 0 17(_assignment (_alias((output(9))(input(7))))(_trgt(1(9)))(_sens(0(7))))))
			(line__18(_arch 3 0 18(_assignment (_alias((output(10))(input(7))))(_trgt(1(10)))(_sens(0(7))))))
			(line__19(_arch 4 0 19(_assignment (_alias((output(11))(input(7))))(_trgt(1(11)))(_sens(0(7))))))
			(line__20(_arch 5 0 20(_assignment (_alias((output(12))(input(7))))(_trgt(1(12)))(_sens(0(7))))))
			(line__21(_arch 6 0 21(_assignment (_alias((output(13))(input(7))))(_trgt(1(13)))(_sens(0(7))))))
			(line__22(_arch 7 0 22(_assignment (_alias((output(14))(input(7))))(_trgt(1(14)))(_sens(0(7))))))
			(line__23(_arch 8 0 23(_assignment (_alias((output(15))(input(7))))(_trgt(1(15)))(_sens(0(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 9 -1)
)
I 000050 55 7677          1481295463009 structure
(_unit VHDL (processor 0 5(structure 0 9))
	(_version vc6)
	(_time 1481295463010 2016.12.09 09:57:43)
	(_source (\./../src/Processor.vhd\))
	(_parameters tan)
	(_code 5e0d5a5c09095c485a504b050c595d5808595c595e)
	(_ent
		(_time 1481066017541)
	)
	(_comp
		(PC
			(_object
				(_port (_int clk -1 0 15(_ent (_in))))
				(_port (_int PC_next 0 0 16(_ent (_in))))
				(_port (_int PC 1 0 17(_ent (_out))))
			)
		)
		(PC_increment
			(_object
				(_port (_int PC 2 0 23(_ent (_in))))
				(_port (_int PC_next 3 0 24(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port (_int PC 16 0 70(_ent (_in))))
				(_port (_int clk -1 0 71(_ent (_in))))
				(_port (_int Data 17 0 72(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port (_int S 7 0 38(_ent (_in))))
				(_port (_int MemRead -1 0 39(_ent (_out))))
				(_port (_int MemToReg -1 0 39(_ent (_out))))
				(_port (_int MemWrite -1 0 39(_ent (_out))))
				(_port (_int ALUsource -1 0 39(_ent (_out))))
				(_port (_int RegWrite -1 0 39(_ent (_out))))
				(_port (_int ALUop 8 0 40(_ent (_out))))
			)
		)
		(reg
			(_object
				(_port (_int clk -1 0 29(_ent (_in))))
				(_port (_int regWrite -1 0 29(_ent (_in))))
				(_port (_int WriteData 4 0 30(_ent (_in))))
				(_port (_int WriteRegister 5 0 31(_ent (_in))))
				(_port (_int Reg1 5 0 31(_ent (_in))))
				(_port (_int Reg2 5 0 31(_ent (_in))))
				(_port (_int Reg1Data 6 0 32(_ent (_out))))
				(_port (_int Reg2Data 6 0 32(_ent (_out))))
			)
		)
		(SignExtend
			(_object
				(_port (_int input 11 0 54(_ent (_in))))
				(_port (_int output 12 0 55(_ent (_out))))
			)
		)
		(Multiplexer_2to1_by16
			(_object
				(_port (_int D0 9 0 46(_ent (_in))))
				(_port (_int D1 9 0 46(_ent (_in))))
				(_port (_int Control -1 0 47(_ent (_in))))
				(_port (_int F 10 0 48(_ent (_out))))
			)
		)
		(ALU_16
			(_object
				(_port (_int A 13 0 61(_ent (_in))))
				(_port (_int B 13 0 61(_ent (_in))))
				(_port (_int R 14 0 62(_ent (_out))))
				(_port (_int S0 -1 0 63(_ent (_in))))
				(_port (_int S1 -1 0 63(_ent (_in))))
				(_port (_int S2 -1 0 63(_ent (_in))))
				(_port (_int Status 15 0 64(_ent (_out))))
			)
		)
	)
	(_inst PCount 0 102(_comp PC)
		(_port
			((clk)(clk))
			((PC_next)(PC_next))
			((PC)(ProgramCounter))
		)
		(_use (_implicit)
			(_port
				((clk)(clk))
				((PC_next)(PC_next))
				((PC)(PC))
			)
		)
	)
	(_inst PCI 0 104(_comp PC_increment)
		(_port
			((PC)(ProgramCounter))
			((PC_next)(PC_next))
		)
		(_use (_implicit)
			(_port
				((PC)(PC))
				((PC_next)(PC_next))
			)
		)
	)
	(_inst IM 0 106(_comp InstructionMemory)
		(_port
			((PC)(ProgramCounter))
			((clk)(clk))
			((Data)(instr))
		)
		(_use (_ent . InstructionMemory)
		)
	)
	(_inst CU 0 108(_comp ControlUnit)
		(_port
			((S)(opcode))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemWrite)(MemWrite))
			((ALUsource)(ALUsource))
			((RegWrite)(RegWrite))
			((ALUop)(ALUop))
		)
		(_use (_ent . ControlUnit)
		)
	)
	(_inst RF 0 110(_comp reg)
		(_port
			((clk)(clk))
			((regWrite)(RegWrite))
			((WriteData)(RegWriteData))
			((WriteRegister)(b))
			((Reg1)(c))
			((Reg2)(a))
			((Reg1Data)(regFileDataOut1))
			((Reg2Data)(regFileDataOut2))
		)
		(_use (_ent . reg)
		)
	)
	(_inst SE 0 112(_comp SignExtend)
		(_port
			((input)(value))
			((output)(SignExtendedValue))
		)
		(_use (_ent . SignExtend)
		)
	)
	(_inst ALUSM 0 114(_comp Multiplexer_2to1_by16)
		(_port
			((D0)(regFileDataOut2))
			((D1)(SignExtendedValue))
			((Control)(ALUsource))
			((F)(ALUinputB))
		)
		(_use (_ent . Multiplexer_2to1_by16)
		)
	)
	(_inst ALU 0 116(_comp ALU_16)
		(_port
			((A)(regFileDataOut1))
			((B)(ALUinputB))
			((R)(ALUresult))
			((S0)(ALUop(0)))
			((S1)(ALUop(1)))
			((S2)(ALUop(2)))
			((Status)(ALUstatus))
		)
		(_use (_ent . ALU_16)
		)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 17(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 23(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 24(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 32(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2}~13 0 38(_array -1 ((_to i 0 i 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 46(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 48(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 55(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 61(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 62(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 64(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 70(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 72(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 79(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int readReg1 18 0 79(_arch(_uni))))
		(_sig (_int readReg2 18 0 79(_arch(_uni))))
		(_sig (_int dataIn 18 0 79(_arch(_uni))))
		(_sig (_int instr 18 0 79(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 81(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ALUop 19 0 81(_arch(_uni))))
		(_sig (_int ALUstatus 19 0 81(_arch(_uni))))
		(_sig (_int MemRead -1 0 82(_arch(_uni))))
		(_sig (_int MemToReg -1 0 82(_arch(_uni))))
		(_sig (_int MemWrite -1 0 82(_arch(_uni))))
		(_sig (_int ALUsource -1 0 82(_arch(_uni))))
		(_sig (_int RegWrite -1 0 82(_arch(_uni))))
		(_sig (_int SignExtendedValue 18 0 83(_arch(_uni))))
		(_sig (_int regFileDataOut1 18 0 83(_arch(_uni))))
		(_sig (_int regFileDataOut2 18 0 83(_arch(_uni))))
		(_sig (_int ALUinputB 18 0 83(_arch(_uni))))
		(_sig (_int RegWriteData 18 0 83(_arch(_uni))))
		(_sig (_int ALUresult 18 0 83(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1330 0 84(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int ProgramCounter 20 0 84(_arch(_uni))))
		(_sig (_int PC_next 20 0 84(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 89(_array -1 ((_dto i 2 i 0)))))
		(_sig (_alias opcode 21 0 89(_arch(4(d_14_12)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 92(_array -1 ((_dto i 3 i 0)))))
		(_sig (_alias c 22 0 92(_arch(4(d_11_8)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 93(_array -1 ((_dto i 3 i 0)))))
		(_sig (_alias a 23 0 93(_arch(4(d_7_4)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 94(_array -1 ((_dto i 3 i 0)))))
		(_sig (_alias b 24 0 94(_arch(4(d_3_0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1341 0 97(_array -1 ((_dto i 3 i 0)))))
		(_sig (_alias d 25 0 97(_arch(4(d_11_8)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 98(_array -1 ((_dto i 7 i 0)))))
		(_sig (_alias value 26 0 98(_arch(4(d_7_0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000050 55 7677          1481295504153 structure
(_unit VHDL (processor 0 5(structure 0 9))
	(_version vc6)
	(_time 1481295504154 2016.12.09 09:58:24)
	(_source (\./../src/Processor.vhd\))
	(_parameters tan)
	(_code 1313161512441105171d0648411410154514111413)
	(_ent
		(_time 1481066017541)
	)
	(_comp
		(PC
			(_object
				(_port (_int clk -1 0 15(_ent (_in))))
				(_port (_int PC_next 0 0 16(_ent (_in))))
				(_port (_int PC 1 0 17(_ent (_out))))
			)
		)
		(PC_increment
			(_object
				(_port (_int PC 2 0 23(_ent (_in))))
				(_port (_int PC_next 3 0 24(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port (_int PC 16 0 70(_ent (_in))))
				(_port (_int clk -1 0 71(_ent (_in))))
				(_port (_int Data 17 0 72(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port (_int S 7 0 38(_ent (_in))))
				(_port (_int MemRead -1 0 39(_ent (_out))))
				(_port (_int MemToReg -1 0 39(_ent (_out))))
				(_port (_int MemWrite -1 0 39(_ent (_out))))
				(_port (_int ALUsource -1 0 39(_ent (_out))))
				(_port (_int RegWrite -1 0 39(_ent (_out))))
				(_port (_int ALUop 8 0 40(_ent (_out))))
			)
		)
		(reg
			(_object
				(_port (_int clk -1 0 29(_ent (_in))))
				(_port (_int regWrite -1 0 29(_ent (_in))))
				(_port (_int WriteData 4 0 30(_ent (_in))))
				(_port (_int WriteRegister 5 0 31(_ent (_in))))
				(_port (_int Reg1 5 0 31(_ent (_in))))
				(_port (_int Reg2 5 0 31(_ent (_in))))
				(_port (_int Reg1Data 6 0 32(_ent (_out))))
				(_port (_int Reg2Data 6 0 32(_ent (_out))))
			)
		)
		(SignExtend
			(_object
				(_port (_int input 11 0 54(_ent (_in))))
				(_port (_int output 12 0 55(_ent (_out))))
			)
		)
		(Multiplexer_2to1_by16
			(_object
				(_port (_int D0 9 0 46(_ent (_in))))
				(_port (_int D1 9 0 46(_ent (_in))))
				(_port (_int Control -1 0 47(_ent (_in))))
				(_port (_int F 10 0 48(_ent (_out))))
			)
		)
		(ALU_16
			(_object
				(_port (_int A 13 0 61(_ent (_in))))
				(_port (_int B 13 0 61(_ent (_in))))
				(_port (_int R 14 0 62(_ent (_out))))
				(_port (_int S0 -1 0 63(_ent (_in))))
				(_port (_int S1 -1 0 63(_ent (_in))))
				(_port (_int S2 -1 0 63(_ent (_in))))
				(_port (_int Status 15 0 64(_ent (_out))))
			)
		)
	)
	(_inst PCount 0 102(_comp PC)
		(_port
			((clk)(clk))
			((PC_next)(PC_next))
			((PC)(ProgramCounter))
		)
		(_use (_implicit)
			(_port
				((clk)(clk))
				((PC_next)(PC_next))
				((PC)(PC))
			)
		)
	)
	(_inst PCI 0 104(_comp PC_increment)
		(_port
			((PC)(ProgramCounter))
			((PC_next)(PC_next))
		)
		(_use (_implicit)
			(_port
				((PC)(PC))
				((PC_next)(PC_next))
			)
		)
	)
	(_inst IM 0 106(_comp InstructionMemory)
		(_port
			((PC)(ProgramCounter))
			((clk)(clk))
			((Data)(instr))
		)
		(_use (_ent . InstructionMemory)
		)
	)
	(_inst CU 0 108(_comp ControlUnit)
		(_port
			((S)(opcode))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemWrite)(MemWrite))
			((ALUsource)(ALUsource))
			((RegWrite)(RegWrite))
			((ALUop)(ALUop))
		)
		(_use (_ent . ControlUnit)
		)
	)
	(_inst RF 0 110(_comp reg)
		(_port
			((clk)(clk))
			((regWrite)(RegWrite))
			((WriteData)(RegWriteData))
			((WriteRegister)(b))
			((Reg1)(c))
			((Reg2)(a))
			((Reg1Data)(regFileDataOut1))
			((Reg2Data)(regFileDataOut2))
		)
		(_use (_ent . reg)
		)
	)
	(_inst SE 0 112(_comp SignExtend)
		(_port
			((input)(value))
			((output)(SignExtendedValue))
		)
		(_use (_ent . SignExtend)
		)
	)
	(_inst ALUSM 0 114(_comp Multiplexer_2to1_by16)
		(_port
			((D0)(regFileDataOut2))
			((D1)(SignExtendedValue))
			((Control)(ALUsource))
			((F)(ALUinputB))
		)
		(_use (_ent . Multiplexer_2to1_by16)
		)
	)
	(_inst ALU 0 116(_comp ALU_16)
		(_port
			((A)(regFileDataOut1))
			((B)(ALUinputB))
			((R)(ALUresult))
			((S0)(ALUop(0)))
			((S1)(ALUop(1)))
			((S2)(ALUop(2)))
			((Status)(ALUstatus))
		)
		(_use (_ent . ALU_16)
		)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 17(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 23(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 24(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 32(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2}~13 0 38(_array -1 ((_to i 0 i 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 46(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 48(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 55(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 61(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 62(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 64(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 70(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 72(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 79(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int readReg1 18 0 79(_arch(_uni))))
		(_sig (_int readReg2 18 0 79(_arch(_uni))))
		(_sig (_int dataIn 18 0 79(_arch(_uni))))
		(_sig (_int instr 18 0 79(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 81(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ALUop 19 0 81(_arch(_uni))))
		(_sig (_int ALUstatus 19 0 81(_arch(_uni))))
		(_sig (_int MemRead -1 0 82(_arch(_uni))))
		(_sig (_int MemToReg -1 0 82(_arch(_uni))))
		(_sig (_int MemWrite -1 0 82(_arch(_uni))))
		(_sig (_int ALUsource -1 0 82(_arch(_uni))))
		(_sig (_int RegWrite -1 0 82(_arch(_uni))))
		(_sig (_int SignExtendedValue 18 0 83(_arch(_uni))))
		(_sig (_int regFileDataOut1 18 0 83(_arch(_uni))))
		(_sig (_int regFileDataOut2 18 0 83(_arch(_uni))))
		(_sig (_int ALUinputB 18 0 83(_arch(_uni))))
		(_sig (_int RegWriteData 18 0 83(_arch(_uni))))
		(_sig (_int ALUresult 18 0 83(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1330 0 84(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int ProgramCounter 20 0 84(_arch(_uni))))
		(_sig (_int PC_next 20 0 84(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 89(_array -1 ((_dto i 2 i 0)))))
		(_sig (_alias opcode 21 0 89(_arch(4(d_14_12)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 92(_array -1 ((_dto i 3 i 0)))))
		(_sig (_alias c 22 0 92(_arch(4(d_11_8)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 93(_array -1 ((_dto i 3 i 0)))))
		(_sig (_alias a 23 0 93(_arch(4(d_7_4)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 94(_array -1 ((_dto i 3 i 0)))))
		(_sig (_alias b 24 0 94(_arch(4(d_3_0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1341 0 97(_array -1 ((_dto i 3 i 0)))))
		(_sig (_alias d 25 0 97(_arch(4(d_11_8)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 98(_array -1 ((_dto i 7 i 0)))))
		(_sig (_alias value 26 0 98(_arch(4(d_7_0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 717           1481295507526 Structural
(_unit VHDL (halfadder 0 6(structural 0 13))
	(_version vc6)
	(_time 1481295507527 2016.12.09 09:58:27)
	(_source (\./../src/HalfAdder.vhd\))
	(_parameters tan)
	(_code 424c4840411545544545531817444644474540444a)
	(_ent
		(_time 1481295217177)
	)
	(_object
		(_port (_int A -1 0 8(_ent(_in))))
		(_port (_int B -1 0 8(_ent(_in))))
		(_port (_int S -1 0 9(_ent(_out))))
		(_port (_int C -1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(2))(_sens(0)(1)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 2 -1)
)
I 000051 55 1343          1481295507546 Structural
(_unit VHDL (fulladder 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295507547 2016.12.09 09:58:27)
	(_source (\./../src/FullAdder.vhd\))
	(_parameters tan)
	(_code 515f5553550656470304400b045755575456535757)
	(_ent
		(_time 1481295217266)
	)
	(_comp
		(HalfAdder
			(_object
				(_port (_int A -1 0 19(_ent (_in))))
				(_port (_int B -1 0 19(_ent (_in))))
				(_port (_int S -1 0 20(_ent (_out))))
				(_port (_int C -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst HA1 0 26(_comp HalfAdder)
		(_port
			((A)(A))
			((B)(B))
			((S)(s1))
			((C)(c1))
		)
		(_use (_ent . HalfAdder)
		)
	)
	(_inst HA2 0 27(_comp HalfAdder)
		(_port
			((A)(Cin))
			((B)(s1))
			((S)(S))
			((C)(c2))
		)
		(_use (_ent . HalfAdder)
		)
	)
	(_object
		(_port (_int A -1 0 8(_ent(_in))))
		(_port (_int B -1 0 8(_ent(_in))))
		(_port (_int Cin -1 0 8(_ent(_in))))
		(_port (_int S -1 0 9(_ent(_out))))
		(_port (_int Cout -1 0 9(_ent(_out))))
		(_sig (_int s1 -1 0 15(_arch(_uni((i 2))))))
		(_sig (_int c1 -1 0 15(_arch(_uni((i 2))))))
		(_sig (_int c2 -1 0 15(_arch(_uni((i 2))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment (_trgt(4))(_sens(6)(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 1 -1)
)
I 000051 55 2184          1481295507566 Structural
(_unit VHDL (adder_16 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295507567 2016.12.09 09:58:27)
	(_source (\./../src/Adder_16.vhd\))
	(_parameters tan)
	(_code 616f62616436317766357338666260626767606765)
	(_ent
		(_time 1481295217296)
	)
	(_comp
		(HalfAdder
			(_object
				(_port (_int A -1 0 18(_ent (_in))))
				(_port (_int B -1 0 18(_ent (_in))))
				(_port (_int S -1 0 19(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_out))))
			)
		)
		(FullAdder
			(_object
				(_port (_int A -1 0 25(_ent (_in))))
				(_port (_int B -1 0 25(_ent (_in))))
				(_port (_int Cin -1 0 25(_ent (_in))))
				(_port (_int S -1 0 26(_ent (_out))))
				(_port (_int Cout -1 0 26(_ent (_out))))
			)
		)
	)
	(_generate AdderGenerate 0 34(_for 3 )
		(_generate HA 0 35(_if 1)
			(_inst LowerBit 0 36(_comp HalfAdder)
				(_port
					((A)(A(_object 0)))
					((B)(B(_object 0)))
					((S)(S(_object 0)))
					((C)(CarryBit(_object 0)))
				)
				(_use (_ent . HalfAdder)
				)
			)
		)
		(_generate FA 0 38(_if 2)
			(_inst UpperBit 0 39(_comp FullAdder)
				(_port
					((A)(A(_object 0)))
					((B)(B(_object 0)))
					((Cin)(CarryBit(_index 3)))
					((S)(S(_object 0)))
					((Cout)(CarryBit(_object 0)))
				)
				(_use (_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst (_int I 3 0 34(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int S 1 0 9(_ent(_out))))
		(_port (_int Cout -1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CarryBit 2 0 30(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 34(_scalar (_to i 0 i 15))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment (_alias((Cout)(CarryBit(15))))(_simpleassign BUF)(_trgt(3))(_sens(4(15))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 4 -1)
)
I 000051 55 2186          1481295507585 Structural
(_unit VHDL (subtractor_16 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295507586 2016.12.09 09:58:27)
	(_source (\./../src/Subtractor_16.vhd\))
	(_parameters tan)
	(_code 707f717075272667767f622a207673777476267772)
	(_ent
		(_time 1481295217328)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int A -1 0 18(_ent (_in))))
				(_port (_int B -1 0 18(_ent (_in))))
				(_port (_int Cin -1 0 18(_ent (_in))))
				(_port (_int S -1 0 19(_ent (_out))))
				(_port (_int Cout -1 0 19(_ent (_out))))
			)
		)
	)
	(_generate AdderGenerate 0 30(_for 3 )
		(_generate ZA 0 31(_if 2)
			(_inst LowerBit 0 32(_comp FullAdder)
				(_port
					((A)(A(_object 0)))
					((B)(notB(_object 0)))
					((Cin)((i 3)))
					((S)(S(_object 0)))
					((Cout)(CarryBit(_object 0)))
				)
				(_use (_ent . FullAdder)
					(_port
						((A)(A))
						((B)(B))
						((Cin)(Cin))
						((S)(S))
						((Cout)(Cout))
					)
				)
			)
		)
		(_generate FA 0 34(_if 3)
			(_inst UpperBit 0 35(_comp FullAdder)
				(_port
					((A)(A(_object 0)))
					((B)(notB(_object 0)))
					((Cin)(CarryBit(_index 4)))
					((S)(S(_object 0)))
					((Cout)(CarryBit(_object 0)))
				)
				(_use (_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst (_int I 3 0 30(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int S 1 0 9(_ent(_out))))
		(_port (_int SignBit -1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CarryBit 2 0 23(_arch(_uni))))
		(_sig (_int notB 2 0 23(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 30(_scalar (_to i 0 i 15))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment (_trgt(5))(_sens(1)))))
			(line__40(_arch 1 0 40(_assignment (_trgt(3))(_sens(4(15))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 5 -1)
)
I 000051 55 1384          1481295507614 Behavioral
(_unit VHDL (multiplier_16 0 7(behavioral 0 15))
	(_version vc6)
	(_time 1481295507615 2016.12.09 09:58:27)
	(_source (\./../src/Multiplier_16.vhd\))
	(_parameters tan)
	(_code 909ec69e95c7978795c289cbc196c3969996959792)
	(_ent
		(_time 1481295217377)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 9(_ent(_in))))
		(_port (_int B 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int S 1 0 10(_ent(_out))))
		(_port (_int overflow -1 0 11(_ent(_out((i 2))))))
		(_type (_int ~SIGNED{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int product 2 0 17(_arch(_uni))))
		(_sig (_int TooBig 2 0 18(_arch(_uni(_string \"00000000000000010000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment (_trgt(4))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment (_trgt(3))(_sens(4)(5))(_mon))))
			(line__29(_arch 2 0 29(_assignment (_alias((S)(product(d_15_0))))(_trgt(2))(_sens(4(d_15_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (1 SIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1009          1481295507633 Structural
(_unit VHDL (multiplexer_8to1 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295507634 2016.12.09 09:58:27)
	(_source (\./../src/Multiplexer_8to1.vhd\))
	(_parameters tan)
	(_code afa1f9f9fcf8a8b8aaaeb6f4fea9fca9aaa8a7a9aa)
	(_ent
		(_time 1481295217408)
	)
	(_object
		(_port (_int D0 -1 0 8(_ent(_in))))
		(_port (_int D1 -1 0 8(_ent(_in))))
		(_port (_int D2 -1 0 8(_ent(_in))))
		(_port (_int D3 -1 0 8(_ent(_in))))
		(_port (_int D4 -1 0 8(_ent(_in))))
		(_port (_int D5 -1 0 8(_ent(_in))))
		(_port (_int D6 -1 0 8(_ent(_in))))
		(_port (_int D7 -1 0 8(_ent(_in))))
		(_port (_int S0 -1 0 9(_ent(_in))))
		(_port (_int S1 -1 0 9(_ent(_in))))
		(_port (_int S2 -1 0 9(_ent(_in))))
		(_port (_int F -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(11))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 1 -1)
)
I 000051 55 2176          1481295507652 Structural
(_unit VHDL (multiplexer_8to1_by16 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295507653 2016.12.09 09:58:27)
	(_source (\./../src/Multiplexer_8to1_by16.vhd\))
	(_parameters tan)
	(_code bfb1e9eaece8b8a8baeaa6e4eeb9ecb9bab8b7b9ba)
	(_ent
		(_time 1481295217442)
	)
	(_comp
		(Multiplexer_8to1
			(_object
				(_port (_int D0 -1 0 18(_ent (_in))))
				(_port (_int D1 -1 0 18(_ent (_in))))
				(_port (_int D2 -1 0 18(_ent (_in))))
				(_port (_int D3 -1 0 18(_ent (_in))))
				(_port (_int D4 -1 0 18(_ent (_in))))
				(_port (_int D5 -1 0 18(_ent (_in))))
				(_port (_int D6 -1 0 18(_ent (_in))))
				(_port (_int D7 -1 0 18(_ent (_in))))
				(_port (_int S0 -1 0 19(_ent (_in))))
				(_port (_int S1 -1 0 19(_ent (_in))))
				(_port (_int S2 -1 0 19(_ent (_in))))
				(_port (_int F -1 0 20(_ent (_out))))
			)
		)
	)
	(_generate muxGen 0 26(_for 2 )
		(_inst mux 0 27(_comp Multiplexer_8to1)
			(_port
				((D0)(D0(_object 0)))
				((D1)(D1(_object 0)))
				((D2)(D2(_object 0)))
				((D3)(D3(_object 0)))
				((D4)(D4(_object 0)))
				((D5)(D5(_object 0)))
				((D6)(D6(_object 0)))
				((D7)(D7(_object 0)))
				((S0)(S0))
				((S1)(S1))
				((S2)(S2))
				((F)(F(_object 0)))
			)
			(_use (_ent . Multiplexer_8to1)
			)
		)
		(_object
			(_cnst (_int I 2 0 26(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int D0 0 0 8(_ent(_in))))
		(_port (_int D1 0 0 8(_ent(_in))))
		(_port (_int D2 0 0 8(_ent(_in))))
		(_port (_int D3 0 0 8(_ent(_in))))
		(_port (_int D4 0 0 8(_ent(_in))))
		(_port (_int D5 0 0 8(_ent(_in))))
		(_port (_int D6 0 0 8(_ent(_in))))
		(_port (_int D7 0 0 8(_ent(_in))))
		(_port (_int S0 -1 0 9(_ent(_in))))
		(_port (_int S1 -1 0 9(_ent(_in))))
		(_port (_int S2 -1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int F 1 0 10(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 26(_scalar (_to i 0 i 15))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000051 55 5038          1481295507658 Structural
(_unit VHDL (alu_16 0 6(structural 0 15))
	(_version vc6)
	(_time 1481295507659 2016.12.09 09:58:27)
	(_source (\./../src/ALU_16.vhd\))
	(_parameters tan)
	(_code bfb1bcebbae9eeaaedbaaee0e8b9beb9ecb8babae9)
	(_ent
		(_time 1481295217452)
	)
	(_comp
		(Adder_16
			(_object
				(_port (_int A 3 0 19(_ent (_in))))
				(_port (_int B 3 0 19(_ent (_in))))
				(_port (_int S 4 0 20(_ent (_out))))
				(_port (_int Cout -1 0 21(_ent (_out))))
			)
		)
		(Subtractor_16
			(_object
				(_port (_int A 5 0 27(_ent (_in))))
				(_port (_int B 5 0 27(_ent (_in))))
				(_port (_int S 6 0 28(_ent (_out))))
				(_port (_int SignBit -1 0 29(_ent (_out))))
			)
		)
		(Multiplier_16
			(_object
				(_port (_int A 7 0 35(_ent (_in))))
				(_port (_int B 7 0 35(_ent (_in))))
				(_port (_int S 8 0 36(_ent (_out))))
				(_port (_int overflow -1 0 37(_ent (_out))))
			)
		)
		(Multiplexer_8to1_by16
			(_object
				(_port (_int D0 9 0 43(_ent (_in))))
				(_port (_int D1 9 0 43(_ent (_in))))
				(_port (_int D2 9 0 43(_ent (_in))))
				(_port (_int D3 9 0 43(_ent (_in))))
				(_port (_int D4 9 0 43(_ent (_in))))
				(_port (_int D5 9 0 43(_ent (_in))))
				(_port (_int D6 9 0 43(_ent (_in))))
				(_port (_int D7 9 0 43(_ent (_in))))
				(_port (_int S0 -1 0 44(_ent (_in))))
				(_port (_int S1 -1 0 44(_ent (_in))))
				(_port (_int S2 -1 0 44(_ent (_in))))
				(_port (_int F 10 0 45(_ent (_out))))
			)
		)
	)
	(_inst adder 0 55(_comp Adder_16)
		(_port
			((A)(A))
			((B)(B))
			((S)(AdderResult))
			((Cout)(overflowAdd))
		)
		(_use (_ent . Adder_16)
		)
	)
	(_inst subtract 0 57(_comp Subtractor_16)
		(_port
			((A)(A))
			((B)(B))
			((S)(SubtractorResult))
			((SignBit)(negativeSub))
		)
		(_use (_ent . Subtractor_16)
		)
	)
	(_inst multiply 0 59(_comp Multiplier_16)
		(_port
			((A)(A))
			((B)(B))
			((S)(MultiplierResult))
			((overflow)(overflowMult))
		)
		(_use (_ent . Multiplier_16)
		)
	)
	(_inst mux 0 61(_comp Multiplexer_8to1_by16)
		(_port
			((D0)(AdderResult))
			((D1)(MultiplierResult))
			((D2)(A))
			((D3)(B))
			((D4)(SubtractorResult))
			((D5)(_string \"0000000000000000"\))
			((D6)(_string \"0000000000000000"\))
			((D7)(_string \"0000000000000000"\))
			((S0)(S0))
			((S1)(S1))
			((S2)(S2))
			((F)(Result))
		)
		(_use (_ent . Multiplexer_8to1_by16)
			(_port
				((D0)(D0))
				((D1)(D1))
				((D2)(D2))
				((D3)(D3))
				((D4)(D4))
				((D5)(D5))
				((D6)(D6))
				((D7)(D7))
				((S0)(S0))
				((S1)(S1))
				((S2)(S2))
				((F)(F))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int R 1 0 9(_ent(_out))))
		(_port (_int S0 -1 0 10(_ent(_in))))
		(_port (_int S1 -1 0 10(_ent(_in))))
		(_port (_int S2 -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Status 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 27(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 28(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 35(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 36(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 43(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 45(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 49(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int AdderResult 11 0 49(_arch(_uni))))
		(_sig (_int SubtractorResult 11 0 49(_arch(_uni))))
		(_sig (_int MultiplierResult 11 0 49(_arch(_uni))))
		(_sig (_int Result 11 0 49(_arch(_uni))))
		(_sig (_int overflowAdd -1 0 50(_arch(_uni))))
		(_sig (_int overflowMult -1 0 50(_arch(_uni))))
		(_sig (_int negativeSub -1 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 51(_array -1 ((_dto i 15 i 0)))))
		(_cnst (_int zeros 12 0 51(_arch(_string \"0000000000000000"\))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment (_trgt(6(0)))(_sens(10(15))(13)(3)(4)(5)))))
			(line__65(_arch 1 0 65(_assignment (_trgt(6(1)))(_sens(10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))(10(8))(10(9))(10(10))(10(11))(10(12))(10(13))(10(14))(10(15))))))
			(line__67(_arch 2 0 67(_assignment (_trgt(6(2)))(_sens(11)(12)(3)(4)(5)))))
			(line__69(_arch 3 0 69(_assignment (_alias((R)(Result)))(_trgt(2))(_sens(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 4 -1)
)
I 000051 55 676           1481295507674 Structural
(_unit VHDL (multiplexer_2to1 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295507675 2016.12.09 09:58:27)
	(_source (\./../src/Multiplexer_2to1.vhd\))
	(_parameters tan)
	(_code cec0989a9e99c9d9cbc9d7959fc89dc8cbc9c6c8cb)
	(_ent
		(_time 1481066863525)
	)
	(_object
		(_port (_int D0 -1 0 8(_ent(_in))))
		(_port (_int D1 -1 0 8(_ent(_in))))
		(_port (_int Control -1 0 9(_ent(_in))))
		(_port (_int F -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 1 -1)
)
I 000051 55 1356          1481295507693 Structural
(_unit VHDL (multiplexer_2to1_by16 0 8(structural 0 16))
	(_version vc6)
	(_time 1481295507694 2016.12.09 09:58:27)
	(_source (\./../src/Multiplexer_2to1_by16.vhd\))
	(_parameters tan)
	(_code ded0888d8e89d9c9db8bc7858fd88dd8dbd9d6d8db)
	(_ent
		(_time 1481066756631)
	)
	(_comp
		(Multiplexer_2to1
			(_object
				(_port (_int D0 -1 0 20(_ent (_in))))
				(_port (_int D1 -1 0 20(_ent (_in))))
				(_port (_int Control -1 0 21(_ent (_in))))
				(_port (_int F -1 0 22(_ent (_out))))
			)
		)
	)
	(_generate muxGen 0 28(_for 2 )
		(_inst mux 0 29(_comp Multiplexer_2to1)
			(_port
				((D0)(D0(_object 0)))
				((D1)(D1(_object 0)))
				((Control)(Control))
				((F)(F(_object 0)))
			)
			(_use (_ent . Multiplexer_2to1)
			)
		)
		(_object
			(_cnst (_int I 2 0 28(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int D0 0 0 10(_ent(_in))))
		(_port (_int D1 0 0 10(_ent(_in))))
		(_port (_int Control -1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int F 1 0 12(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 28(_scalar (_to i 0 i 15))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1580          1481295507699 behavioral
(_unit VHDL (reg 0 5(behavioral 0 13))
	(_version vc6)
	(_time 1481295507700 2016.12.09 09:58:27)
	(_source (\./../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code ede2edbebcbabefaeeb9f8b7bbeaefebe8ebeaeaef)
	(_ent
		(_time 1481295373732)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_port (_int regWrite -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1 ((_dto i 15 i 0)))))
		(_port (_int WriteData 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int WriteRegister 1 0 8(_ent(_in))))
		(_port (_int Reg1 1 0 8(_ent(_in))))
		(_port (_int Reg2 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Reg1Data 2 0 9(_ent(_out))))
		(_port (_int Reg2Data 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ram 0 14(_array 3 ((_to i 0 i 7)))))
		(_sig (_int regs 4 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_trgt(8))(_sens(0)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__26(_arch 1 0 26(_assignment (_trgt(6))(_sens(4)(8))(_mon))))
			(line__27(_arch 2 0 27(_assignment (_trgt(7))(_sens(5)(8))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 3 -1)
)
I 000051 55 1570          1481295507717 Behavioral
(_unit VHDL (instructionmemory 0 10(behavioral 0 18))
	(_version vc6)
	(_time 1481295507718 2016.12.09 09:58:27)
	(_source (\./../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code fdf3f6adfcabaaeafbf2efa6a9fbfefaf9fbf4fbab)
	(_ent
		(_time 1481295217559)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1 ((_dto i 4 i 0)))))
		(_port (_int PC 0 0 12(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Data 1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int t_MemArray 0 21(_array 2 ((_dto i 14 i 0)))))
		(_cnst (_int Mem 3 0 23(_prcs 0(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_simple)(_trgt(2))(_sens(1))(_mon)(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1567          1481295507736 behavioral
(_unit VHDL (ram 0 8(behavioral 0 18))
	(_version vc6)
	(_time 1481295507737 2016.12.09 09:58:27)
	(_source (\./../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 0d020c0b585a0d1a0d091c57080a0f0b0c0b590a0f)
	(_ent
		(_time 1480879967167)
	)
	(_object
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_port (_int WE -1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int address 0 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13(_array -1 ((_dto i 15 i 0)))))
		(_port (_int DataIn 1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~124 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int DataOut 2 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ram_type 0 20(_array 3 ((_to i 0 i 255)))))
		(_sig (_int memory 4 0 21(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 22(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int read_address 5 0 22(_arch(_uni))))
		(_prcs
			(RamProc(_arch 0 0 26(_prcs (_trgt(5)(6))(_sens(0)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__36(_arch 1 0 36(_assignment (_trgt(4))(_sens(5)(6))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 2 -1)
)
I 000051 55 1568          1481295507756 Structural
(_unit VHDL (controlunit 0 34(structural 0 42))
	(_version vc6)
	(_time 1481295507757 2016.12.09 09:58:27)
	(_source (\./../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code 2c222c28297b2d3b297f3e762b2a7f2b292a792a25)
	(_ent
		(_time 1481063982473)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2}~12 0 36(_array -1 ((_to i 0 i 2)))))
		(_port (_int S 0 0 36(_ent(_in))))
		(_port (_int MemRead -1 0 37(_ent(_out))))
		(_port (_int MemToReg -1 0 37(_ent(_out))))
		(_port (_int MemWrite -1 0 37(_ent(_out))))
		(_port (_int ALUsource -1 0 37(_ent(_out))))
		(_port (_int RegWrite -1 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 38(_array -1 ((_dto i 2 i 0)))))
		(_port (_int ALUop 1 0 38(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment (_trgt(6(2)))(_sens(0(2))(0(1))(0(0))))))
			(line__46(_arch 1 0 46(_assignment (_trgt(6(1)))(_sens(0(2))(0(0))(0(1))))))
			(line__47(_arch 2 0 47(_assignment (_trgt(6(0)))(_sens(0(1))(0(2))))))
			(line__49(_arch 3 0 49(_assignment (_trgt(4))(_sens(0(2))(0(0))(0(1))))))
			(line__51(_arch 4 0 51(_assignment (_trgt(5))(_sens(0(2))(0(1))))))
			(line__53(_arch 5 0 53(_assignment (_alias((MemRead)(S(2))))(_simpleassign BUF)(_trgt(1))(_sens(0(2))))))
			(line__55(_arch 6 0 55(_assignment (_trgt(2))(_sens(0(2))(0(1))(0(0))))))
			(line__57(_arch 7 0 57(_assignment (_trgt(3))(_sens(0(2))(0(1))(0(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 8 -1)
)
I 000051 55 1613          1481295507776 Structural
(_unit VHDL (signextend 0 6(structural 0 13))
	(_version vc6)
	(_time 1481295507777 2016.12.09 09:58:27)
	(_source (\./../src/SignExtend.vhd\))
	(_parameters tan)
	(_code 3c333c39666b6f2a683d2967653b383a393a693a38)
	(_ent
		(_time 1481067528370)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int input 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int output 1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_alias((output(d_7_0))(input(d_7_0))))(_trgt(1(d_7_0)))(_sens(0(d_7_0))))))
			(line__16(_arch 1 0 16(_assignment (_alias((output(8))(input(7))))(_trgt(1(8)))(_sens(0(7))))))
			(line__17(_arch 2 0 17(_assignment (_alias((output(9))(input(7))))(_trgt(1(9)))(_sens(0(7))))))
			(line__18(_arch 3 0 18(_assignment (_alias((output(10))(input(7))))(_trgt(1(10)))(_sens(0(7))))))
			(line__19(_arch 4 0 19(_assignment (_alias((output(11))(input(7))))(_trgt(1(11)))(_sens(0(7))))))
			(line__20(_arch 5 0 20(_assignment (_alias((output(12))(input(7))))(_trgt(1(12)))(_sens(0(7))))))
			(line__21(_arch 6 0 21(_assignment (_alias((output(13))(input(7))))(_trgt(1(13)))(_sens(0(7))))))
			(line__22(_arch 7 0 22(_assignment (_alias((output(14))(input(7))))(_trgt(1(14)))(_sens(0(7))))))
			(line__23(_arch 8 0 23(_assignment (_alias((output(15))(input(7))))(_trgt(1(15)))(_sens(0(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 9 -1)
)
I 000051 55 1027          1481295507801 Behavioral
(_unit VHDL (pc_increment 0 7(behavioral 0 14))
	(_version vc6)
	(_time 1481295507802 2016.12.09 09:58:27)
	(_source (\./../src/PC_increment.vhd\))
	(_parameters tan)
	(_code 4b4448491a1f495d434d0e11194c494d4e4d1f4d4e)
	(_ent
		(_time 1481295507798)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1 ((_dto i 4 i 0)))))
		(_port (_int PC 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~122 0 10(_array -1 ((_dto i 4 i 0)))))
		(_port (_int PC_next 1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(1))(_sens(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
I 000051 55 877           1481295507833 Behavioral
(_unit VHDL (pc 0 6(behavioral 0 14))
	(_version vc6)
	(_time 1481295507834 2016.12.09 09:58:27)
	(_source (\./../src/ProgramCounter.vhd\))
	(_parameters tan)
	(_code 6a65696a383c3e7c68687a30386d6a6c696d6a6c69)
	(_ent
		(_time 1481295507830)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1 ((_dto i 4 i 0)))))
		(_port (_int PC_next 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~122 0 10(_array -1 ((_dto i 4 i 0)))))
		(_port (_int PC 1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs (_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000050 55 7551          1481295507867 structure
(_unit VHDL (processor 0 5(structure 0 9))
	(_version vc6)
	(_time 1481295507868 2016.12.09 09:58:27)
	(_source (\./../src/Processor.vhd\))
	(_parameters tan)
	(_code 99969a9792ce9b8f9d978cc2cb9e9a9fcf9e9b9e99)
	(_ent
		(_time 1481066017541)
	)
	(_comp
		(PC
			(_object
				(_port (_int clk -1 0 15(_ent (_in))))
				(_port (_int PC_next 0 0 16(_ent (_in))))
				(_port (_int PC 1 0 17(_ent (_out))))
			)
		)
		(PC_increment
			(_object
				(_port (_int PC 2 0 23(_ent (_in))))
				(_port (_int PC_next 3 0 24(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port (_int PC 16 0 70(_ent (_in))))
				(_port (_int clk -1 0 71(_ent (_in))))
				(_port (_int Data 17 0 72(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port (_int S 7 0 38(_ent (_in))))
				(_port (_int MemRead -1 0 39(_ent (_out))))
				(_port (_int MemToReg -1 0 39(_ent (_out))))
				(_port (_int MemWrite -1 0 39(_ent (_out))))
				(_port (_int ALUsource -1 0 39(_ent (_out))))
				(_port (_int RegWrite -1 0 39(_ent (_out))))
				(_port (_int ALUop 8 0 40(_ent (_out))))
			)
		)
		(reg
			(_object
				(_port (_int clk -1 0 29(_ent (_in))))
				(_port (_int regWrite -1 0 29(_ent (_in))))
				(_port (_int WriteData 4 0 30(_ent (_in))))
				(_port (_int WriteRegister 5 0 31(_ent (_in))))
				(_port (_int Reg1 5 0 31(_ent (_in))))
				(_port (_int Reg2 5 0 31(_ent (_in))))
				(_port (_int Reg1Data 6 0 32(_ent (_out))))
				(_port (_int Reg2Data 6 0 32(_ent (_out))))
			)
		)
		(SignExtend
			(_object
				(_port (_int input 11 0 54(_ent (_in))))
				(_port (_int output 12 0 55(_ent (_out))))
			)
		)
		(Multiplexer_2to1_by16
			(_object
				(_port (_int D0 9 0 46(_ent (_in))))
				(_port (_int D1 9 0 46(_ent (_in))))
				(_port (_int Control -1 0 47(_ent (_in))))
				(_port (_int F 10 0 48(_ent (_out))))
			)
		)
		(ALU_16
			(_object
				(_port (_int A 13 0 61(_ent (_in))))
				(_port (_int B 13 0 61(_ent (_in))))
				(_port (_int R 14 0 62(_ent (_out))))
				(_port (_int S0 -1 0 63(_ent (_in))))
				(_port (_int S1 -1 0 63(_ent (_in))))
				(_port (_int S2 -1 0 63(_ent (_in))))
				(_port (_int Status 15 0 64(_ent (_out))))
			)
		)
	)
	(_inst PCount 0 102(_comp PC)
		(_port
			((clk)(clk))
			((PC_next)(PC_next))
			((PC)(ProgramCounter))
		)
		(_use (_ent . PC)
		)
	)
	(_inst PCI 0 104(_comp PC_increment)
		(_port
			((PC)(ProgramCounter))
			((PC_next)(PC_next))
		)
		(_use (_ent . PC_increment)
		)
	)
	(_inst IM 0 106(_comp InstructionMemory)
		(_port
			((PC)(ProgramCounter))
			((clk)(clk))
			((Data)(instr))
		)
		(_use (_ent . InstructionMemory)
		)
	)
	(_inst CU 0 108(_comp ControlUnit)
		(_port
			((S)(opcode))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemWrite)(MemWrite))
			((ALUsource)(ALUsource))
			((RegWrite)(RegWrite))
			((ALUop)(ALUop))
		)
		(_use (_ent . ControlUnit)
		)
	)
	(_inst RF 0 110(_comp reg)
		(_port
			((clk)(clk))
			((regWrite)(RegWrite))
			((WriteData)(RegWriteData))
			((WriteRegister)(b))
			((Reg1)(c))
			((Reg2)(a))
			((Reg1Data)(regFileDataOut1))
			((Reg2Data)(regFileDataOut2))
		)
		(_use (_ent . reg)
		)
	)
	(_inst SE 0 112(_comp SignExtend)
		(_port
			((input)(value))
			((output)(SignExtendedValue))
		)
		(_use (_ent . SignExtend)
		)
	)
	(_inst ALUSM 0 114(_comp Multiplexer_2to1_by16)
		(_port
			((D0)(regFileDataOut2))
			((D1)(SignExtendedValue))
			((Control)(ALUsource))
			((F)(ALUinputB))
		)
		(_use (_ent . Multiplexer_2to1_by16)
		)
	)
	(_inst ALU 0 116(_comp ALU_16)
		(_port
			((A)(regFileDataOut1))
			((B)(ALUinputB))
			((R)(ALUresult))
			((S0)(ALUop(0)))
			((S1)(ALUop(1)))
			((S2)(ALUop(2)))
			((Status)(ALUstatus))
		)
		(_use (_ent . ALU_16)
		)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 17(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 23(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 24(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 32(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2}~13 0 38(_array -1 ((_to i 0 i 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 46(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 48(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 55(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 61(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 62(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 64(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 70(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 72(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 79(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int readReg1 18 0 79(_arch(_uni))))
		(_sig (_int readReg2 18 0 79(_arch(_uni))))
		(_sig (_int dataIn 18 0 79(_arch(_uni))))
		(_sig (_int instr 18 0 79(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 81(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ALUop 19 0 81(_arch(_uni))))
		(_sig (_int ALUstatus 19 0 81(_arch(_uni))))
		(_sig (_int MemRead -1 0 82(_arch(_uni))))
		(_sig (_int MemToReg -1 0 82(_arch(_uni))))
		(_sig (_int MemWrite -1 0 82(_arch(_uni))))
		(_sig (_int ALUsource -1 0 82(_arch(_uni))))
		(_sig (_int RegWrite -1 0 82(_arch(_uni))))
		(_sig (_int SignExtendedValue 18 0 83(_arch(_uni))))
		(_sig (_int regFileDataOut1 18 0 83(_arch(_uni))))
		(_sig (_int regFileDataOut2 18 0 83(_arch(_uni))))
		(_sig (_int ALUinputB 18 0 83(_arch(_uni))))
		(_sig (_int RegWriteData 18 0 83(_arch(_uni))))
		(_sig (_int ALUresult 18 0 83(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1330 0 84(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int ProgramCounter 20 0 84(_arch(_uni))))
		(_sig (_int PC_next 20 0 84(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 89(_array -1 ((_dto i 2 i 0)))))
		(_sig (_alias opcode 21 0 89(_arch(4(d_14_12)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 92(_array -1 ((_dto i 3 i 0)))))
		(_sig (_alias c 22 0 92(_arch(4(d_11_8)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 93(_array -1 ((_dto i 3 i 0)))))
		(_sig (_alias a 23 0 93(_arch(4(d_7_4)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 94(_array -1 ((_dto i 3 i 0)))))
		(_sig (_alias b 24 0 94(_arch(4(d_3_0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1341 0 97(_array -1 ((_dto i 3 i 0)))))
		(_sig (_alias d 25 0 97(_arch(4(d_11_8)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 98(_array -1 ((_dto i 7 i 0)))))
		(_sig (_alias value 26 0 98(_arch(4(d_7_0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
V 000051 55 717           1481295935149 Structural
(_unit VHDL (halfadder 0 6(structural 0 13))
	(_version vc6)
	(_time 1481295935150 2016.12.09 10:05:35)
	(_source (\./../src/HalfAdder.vhd\))
	(_parameters tan)
	(_code abadabfcf8fcacbdacacbaf1feadafadaeaca9ada3)
	(_ent
		(_time 1481295217177)
	)
	(_object
		(_port (_int A -1 0 8(_ent(_in))))
		(_port (_int B -1 0 8(_ent(_in))))
		(_port (_int S -1 0 9(_ent(_out))))
		(_port (_int C -1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(2))(_sens(0)(1)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 2 -1)
)
V 000051 55 1343          1481295935193 Structural
(_unit VHDL (fulladder 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295935194 2016.12.09 10:05:35)
	(_source (\./../src/FullAdder.vhd\))
	(_parameters tan)
	(_code caccc49e9e9dcddc989fdb909fcccecccfcdc8cccc)
	(_ent
		(_time 1481295217266)
	)
	(_comp
		(HalfAdder
			(_object
				(_port (_int A -1 0 19(_ent (_in))))
				(_port (_int B -1 0 19(_ent (_in))))
				(_port (_int S -1 0 20(_ent (_out))))
				(_port (_int C -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst HA1 0 26(_comp HalfAdder)
		(_port
			((A)(A))
			((B)(B))
			((S)(s1))
			((C)(c1))
		)
		(_use (_ent . HalfAdder)
		)
	)
	(_inst HA2 0 27(_comp HalfAdder)
		(_port
			((A)(Cin))
			((B)(s1))
			((S)(S))
			((C)(c2))
		)
		(_use (_ent . HalfAdder)
		)
	)
	(_object
		(_port (_int A -1 0 8(_ent(_in))))
		(_port (_int B -1 0 8(_ent(_in))))
		(_port (_int Cin -1 0 8(_ent(_in))))
		(_port (_int S -1 0 9(_ent(_out))))
		(_port (_int Cout -1 0 9(_ent(_out))))
		(_sig (_int s1 -1 0 15(_arch(_uni((i 2))))))
		(_sig (_int c1 -1 0 15(_arch(_uni((i 2))))))
		(_sig (_int c2 -1 0 15(_arch(_uni((i 2))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment (_trgt(4))(_sens(6)(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 1 -1)
)
V 000051 55 2184          1481295935224 Structural
(_unit VHDL (adder_16 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295935225 2016.12.09 10:05:35)
	(_source (\./../src/Adder_16.vhd\))
	(_parameters tan)
	(_code e9efe0bae4beb9ffeebdfbb0eeeae8eaefefe8efed)
	(_ent
		(_time 1481295217296)
	)
	(_comp
		(HalfAdder
			(_object
				(_port (_int A -1 0 18(_ent (_in))))
				(_port (_int B -1 0 18(_ent (_in))))
				(_port (_int S -1 0 19(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_out))))
			)
		)
		(FullAdder
			(_object
				(_port (_int A -1 0 25(_ent (_in))))
				(_port (_int B -1 0 25(_ent (_in))))
				(_port (_int Cin -1 0 25(_ent (_in))))
				(_port (_int S -1 0 26(_ent (_out))))
				(_port (_int Cout -1 0 26(_ent (_out))))
			)
		)
	)
	(_generate AdderGenerate 0 34(_for 3 )
		(_generate HA 0 35(_if 1)
			(_inst LowerBit 0 36(_comp HalfAdder)
				(_port
					((A)(A(_object 0)))
					((B)(B(_object 0)))
					((S)(S(_object 0)))
					((C)(CarryBit(_object 0)))
				)
				(_use (_ent . HalfAdder)
				)
			)
		)
		(_generate FA 0 38(_if 2)
			(_inst UpperBit 0 39(_comp FullAdder)
				(_port
					((A)(A(_object 0)))
					((B)(B(_object 0)))
					((Cin)(CarryBit(_index 3)))
					((S)(S(_object 0)))
					((Cout)(CarryBit(_object 0)))
				)
				(_use (_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst (_int I 3 0 34(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int S 1 0 9(_ent(_out))))
		(_port (_int Cout -1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CarryBit 2 0 30(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 34(_scalar (_to i 0 i 15))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment (_alias((Cout)(CarryBit(15))))(_simpleassign BUF)(_trgt(3))(_sens(4(15))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 4 -1)
)
V 000051 55 2186          1481295935254 Structural
(_unit VHDL (subtractor_16 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295935255 2016.12.09 10:05:35)
	(_source (\./../src/Subtractor_16.vhd\))
	(_parameters tan)
	(_code 080f020f055f5e1f0e071a52580e0b0f0c0e5e0f0a)
	(_ent
		(_time 1481295217328)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int A -1 0 18(_ent (_in))))
				(_port (_int B -1 0 18(_ent (_in))))
				(_port (_int Cin -1 0 18(_ent (_in))))
				(_port (_int S -1 0 19(_ent (_out))))
				(_port (_int Cout -1 0 19(_ent (_out))))
			)
		)
	)
	(_generate AdderGenerate 0 30(_for 3 )
		(_generate ZA 0 31(_if 2)
			(_inst LowerBit 0 32(_comp FullAdder)
				(_port
					((A)(A(_object 0)))
					((B)(notB(_object 0)))
					((Cin)((i 3)))
					((S)(S(_object 0)))
					((Cout)(CarryBit(_object 0)))
				)
				(_use (_ent . FullAdder)
					(_port
						((A)(A))
						((B)(B))
						((Cin)(Cin))
						((S)(S))
						((Cout)(Cout))
					)
				)
			)
		)
		(_generate FA 0 34(_if 3)
			(_inst UpperBit 0 35(_comp FullAdder)
				(_port
					((A)(A(_object 0)))
					((B)(notB(_object 0)))
					((Cin)(CarryBit(_index 4)))
					((S)(S(_object 0)))
					((Cout)(CarryBit(_object 0)))
				)
				(_use (_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst (_int I 3 0 30(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int S 1 0 9(_ent(_out))))
		(_port (_int SignBit -1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CarryBit 2 0 23(_arch(_uni))))
		(_sig (_int notB 2 0 23(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 30(_scalar (_to i 0 i 15))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment (_trgt(5))(_sens(1)))))
			(line__40(_arch 1 0 40(_assignment (_trgt(3))(_sens(4(15))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 5 -1)
)
V 000051 55 1384          1481295935286 Behavioral
(_unit VHDL (multiplier_16 0 7(behavioral 0 15))
	(_version vc6)
	(_time 1481295935287 2016.12.09 10:05:35)
	(_source (\./../src/Multiplier_16.vhd\))
	(_parameters tan)
	(_code 282e752d257f2f3f2d7a3173792e7b2e212e2d2f2a)
	(_ent
		(_time 1481295217377)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 9(_ent(_in))))
		(_port (_int B 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int S 1 0 10(_ent(_out))))
		(_port (_int overflow -1 0 11(_ent(_out((i 2))))))
		(_type (_int ~SIGNED{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int product 2 0 17(_arch(_uni))))
		(_sig (_int TooBig 2 0 18(_arch(_uni(_string \"00000000000000010000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment (_trgt(4))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment (_trgt(3))(_sens(4)(5))(_mon))))
			(line__29(_arch 2 0 29(_assignment (_alias((S)(product(d_15_0))))(_trgt(2))(_sens(4(d_15_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (1 SIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
V 000051 55 1009          1481295935317 Structural
(_unit VHDL (multiplexer_8to1 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295935318 2016.12.09 10:05:35)
	(_source (\./../src/Multiplexer_8to1.vhd\))
	(_parameters tan)
	(_code 47411a444510405042465e1c1641144142404f4142)
	(_ent
		(_time 1481295217408)
	)
	(_object
		(_port (_int D0 -1 0 8(_ent(_in))))
		(_port (_int D1 -1 0 8(_ent(_in))))
		(_port (_int D2 -1 0 8(_ent(_in))))
		(_port (_int D3 -1 0 8(_ent(_in))))
		(_port (_int D4 -1 0 8(_ent(_in))))
		(_port (_int D5 -1 0 8(_ent(_in))))
		(_port (_int D6 -1 0 8(_ent(_in))))
		(_port (_int D7 -1 0 8(_ent(_in))))
		(_port (_int S0 -1 0 9(_ent(_in))))
		(_port (_int S1 -1 0 9(_ent(_in))))
		(_port (_int S2 -1 0 9(_ent(_in))))
		(_port (_int F -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(11))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 1 -1)
)
V 000051 55 2176          1481295935349 Structural
(_unit VHDL (multiplexer_8to1_by16 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295935350 2016.12.09 10:05:35)
	(_source (\./../src/Multiplexer_8to1_by16.vhd\))
	(_parameters tan)
	(_code 66603b676531617163337f3d3760356063616e6063)
	(_ent
		(_time 1481295217442)
	)
	(_comp
		(Multiplexer_8to1
			(_object
				(_port (_int D0 -1 0 18(_ent (_in))))
				(_port (_int D1 -1 0 18(_ent (_in))))
				(_port (_int D2 -1 0 18(_ent (_in))))
				(_port (_int D3 -1 0 18(_ent (_in))))
				(_port (_int D4 -1 0 18(_ent (_in))))
				(_port (_int D5 -1 0 18(_ent (_in))))
				(_port (_int D6 -1 0 18(_ent (_in))))
				(_port (_int D7 -1 0 18(_ent (_in))))
				(_port (_int S0 -1 0 19(_ent (_in))))
				(_port (_int S1 -1 0 19(_ent (_in))))
				(_port (_int S2 -1 0 19(_ent (_in))))
				(_port (_int F -1 0 20(_ent (_out))))
			)
		)
	)
	(_generate muxGen 0 26(_for 2 )
		(_inst mux 0 27(_comp Multiplexer_8to1)
			(_port
				((D0)(D0(_object 0)))
				((D1)(D1(_object 0)))
				((D2)(D2(_object 0)))
				((D3)(D3(_object 0)))
				((D4)(D4(_object 0)))
				((D5)(D5(_object 0)))
				((D6)(D6(_object 0)))
				((D7)(D7(_object 0)))
				((S0)(S0))
				((S1)(S1))
				((S2)(S2))
				((F)(F(_object 0)))
			)
			(_use (_ent . Multiplexer_8to1)
			)
		)
		(_object
			(_cnst (_int I 2 0 26(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int D0 0 0 8(_ent(_in))))
		(_port (_int D1 0 0 8(_ent(_in))))
		(_port (_int D2 0 0 8(_ent(_in))))
		(_port (_int D3 0 0 8(_ent(_in))))
		(_port (_int D4 0 0 8(_ent(_in))))
		(_port (_int D5 0 0 8(_ent(_in))))
		(_port (_int D6 0 0 8(_ent(_in))))
		(_port (_int D7 0 0 8(_ent(_in))))
		(_port (_int S0 -1 0 9(_ent(_in))))
		(_port (_int S1 -1 0 9(_ent(_in))))
		(_port (_int S2 -1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int F 1 0 10(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 26(_scalar (_to i 0 i 15))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
V 000051 55 5038          1481295935359 Structural
(_unit VHDL (alu_16 0 6(structural 0 15))
	(_version vc6)
	(_time 1481295935360 2016.12.09 10:05:35)
	(_source (\./../src/ALU_16.vhd\))
	(_parameters tan)
	(_code 76707e772320276324736729217077702571737320)
	(_ent
		(_time 1481295217452)
	)
	(_comp
		(Adder_16
			(_object
				(_port (_int A 3 0 19(_ent (_in))))
				(_port (_int B 3 0 19(_ent (_in))))
				(_port (_int S 4 0 20(_ent (_out))))
				(_port (_int Cout -1 0 21(_ent (_out))))
			)
		)
		(Subtractor_16
			(_object
				(_port (_int A 5 0 27(_ent (_in))))
				(_port (_int B 5 0 27(_ent (_in))))
				(_port (_int S 6 0 28(_ent (_out))))
				(_port (_int SignBit -1 0 29(_ent (_out))))
			)
		)
		(Multiplier_16
			(_object
				(_port (_int A 7 0 35(_ent (_in))))
				(_port (_int B 7 0 35(_ent (_in))))
				(_port (_int S 8 0 36(_ent (_out))))
				(_port (_int overflow -1 0 37(_ent (_out))))
			)
		)
		(Multiplexer_8to1_by16
			(_object
				(_port (_int D0 9 0 43(_ent (_in))))
				(_port (_int D1 9 0 43(_ent (_in))))
				(_port (_int D2 9 0 43(_ent (_in))))
				(_port (_int D3 9 0 43(_ent (_in))))
				(_port (_int D4 9 0 43(_ent (_in))))
				(_port (_int D5 9 0 43(_ent (_in))))
				(_port (_int D6 9 0 43(_ent (_in))))
				(_port (_int D7 9 0 43(_ent (_in))))
				(_port (_int S0 -1 0 44(_ent (_in))))
				(_port (_int S1 -1 0 44(_ent (_in))))
				(_port (_int S2 -1 0 44(_ent (_in))))
				(_port (_int F 10 0 45(_ent (_out))))
			)
		)
	)
	(_inst adder 0 55(_comp Adder_16)
		(_port
			((A)(A))
			((B)(B))
			((S)(AdderResult))
			((Cout)(overflowAdd))
		)
		(_use (_ent . Adder_16)
		)
	)
	(_inst subtract 0 57(_comp Subtractor_16)
		(_port
			((A)(A))
			((B)(B))
			((S)(SubtractorResult))
			((SignBit)(negativeSub))
		)
		(_use (_ent . Subtractor_16)
		)
	)
	(_inst multiply 0 59(_comp Multiplier_16)
		(_port
			((A)(A))
			((B)(B))
			((S)(MultiplierResult))
			((overflow)(overflowMult))
		)
		(_use (_ent . Multiplier_16)
		)
	)
	(_inst mux 0 61(_comp Multiplexer_8to1_by16)
		(_port
			((D0)(AdderResult))
			((D1)(MultiplierResult))
			((D2)(A))
			((D3)(B))
			((D4)(SubtractorResult))
			((D5)(_string \"0000000000000000"\))
			((D6)(_string \"0000000000000000"\))
			((D7)(_string \"0000000000000000"\))
			((S0)(S0))
			((S1)(S1))
			((S2)(S2))
			((F)(Result))
		)
		(_use (_ent . Multiplexer_8to1_by16)
			(_port
				((D0)(D0))
				((D1)(D1))
				((D2)(D2))
				((D3)(D3))
				((D4)(D4))
				((D5)(D5))
				((D6)(D6))
				((D7)(D7))
				((S0)(S0))
				((S1)(S1))
				((S2)(S2))
				((F)(F))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int R 1 0 9(_ent(_out))))
		(_port (_int S0 -1 0 10(_ent(_in))))
		(_port (_int S1 -1 0 10(_ent(_in))))
		(_port (_int S2 -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Status 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 27(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 28(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 35(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 36(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 43(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 45(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 49(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int AdderResult 11 0 49(_arch(_uni))))
		(_sig (_int SubtractorResult 11 0 49(_arch(_uni))))
		(_sig (_int MultiplierResult 11 0 49(_arch(_uni))))
		(_sig (_int Result 11 0 49(_arch(_uni))))
		(_sig (_int overflowAdd -1 0 50(_arch(_uni))))
		(_sig (_int overflowMult -1 0 50(_arch(_uni))))
		(_sig (_int negativeSub -1 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 51(_array -1 ((_dto i 15 i 0)))))
		(_cnst (_int zeros 12 0 51(_arch(_string \"0000000000000000"\))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment (_trgt(6(0)))(_sens(3)(4)(5)(10(15))(13)))))
			(line__65(_arch 1 0 65(_assignment (_trgt(6(1)))(_sens(10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))(10(8))(10(9))(10(10))(10(11))(10(12))(10(13))(10(14))(10(15))))))
			(line__67(_arch 2 0 67(_assignment (_trgt(6(2)))(_sens(3)(4)(5)(11)(12)))))
			(line__69(_arch 3 0 69(_assignment (_alias((R)(Result)))(_trgt(2))(_sens(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 4 -1)
)
V 000051 55 676           1481295935391 Structural
(_unit VHDL (multiplexer_2to1 0 6(structural 0 14))
	(_version vc6)
	(_time 1481295935392 2016.12.09 10:05:35)
	(_source (\./../src/Multiplexer_2to1.vhd\))
	(_parameters tan)
	(_code 9593c89b95c2928290928ccec493c69390929d9390)
	(_ent
		(_time 1481066863525)
	)
	(_object
		(_port (_int D0 -1 0 8(_ent(_in))))
		(_port (_int D1 -1 0 8(_ent(_in))))
		(_port (_int Control -1 0 9(_ent(_in))))
		(_port (_int F -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 1 -1)
)
V 000051 55 1356          1481295935421 Structural
(_unit VHDL (multiplexer_2to1_by16 0 8(structural 0 16))
	(_version vc6)
	(_time 1481295935422 2016.12.09 10:05:35)
	(_source (\./../src/Multiplexer_2to1_by16.vhd\))
	(_parameters tan)
	(_code b4b2e9e1b5e3b3a3b1e1adefe5b2e7b2b1b3bcb2b1)
	(_ent
		(_time 1481066756631)
	)
	(_comp
		(Multiplexer_2to1
			(_object
				(_port (_int D0 -1 0 20(_ent (_in))))
				(_port (_int D1 -1 0 20(_ent (_in))))
				(_port (_int Control -1 0 21(_ent (_in))))
				(_port (_int F -1 0 22(_ent (_out))))
			)
		)
	)
	(_generate muxGen 0 28(_for 2 )
		(_inst mux 0 29(_comp Multiplexer_2to1)
			(_port
				((D0)(D0(_object 0)))
				((D1)(D1(_object 0)))
				((Control)(Control))
				((F)(F(_object 0)))
			)
			(_use (_ent . Multiplexer_2to1)
			)
		)
		(_object
			(_cnst (_int I 2 0 28(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int D0 0 0 10(_ent(_in))))
		(_port (_int D1 0 0 10(_ent(_in))))
		(_port (_int Control -1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int F 1 0 12(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 28(_scalar (_to i 0 i 15))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
V 000051 55 1580          1481295935430 behavioral
(_unit VHDL (reg 0 5(behavioral 0 13))
	(_version vc6)
	(_time 1481295935431 2016.12.09 10:05:35)
	(_source (\./../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code c4c3cf91c59397d3c790d19e92c3c6c2c1c2c3c3c6)
	(_ent
		(_time 1481295373732)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_port (_int regWrite -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1 ((_dto i 15 i 0)))))
		(_port (_int WriteData 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int WriteRegister 1 0 8(_ent(_in))))
		(_port (_int Reg1 1 0 8(_ent(_in))))
		(_port (_int Reg2 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Reg1Data 2 0 9(_ent(_out))))
		(_port (_int Reg2Data 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ram 0 14(_array 3 ((_to i 0 i 7)))))
		(_sig (_int regs 4 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_trgt(8))(_sens(0)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__26(_arch 1 0 26(_assignment (_trgt(6))(_sens(8)(4))(_mon))))
			(line__27(_arch 2 0 27(_assignment (_trgt(7))(_sens(8)(5))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 3 -1)
)
V 000051 55 1570          1481295935463 Behavioral
(_unit VHDL (instructionmemory 0 10(behavioral 0 18))
	(_version vc6)
	(_time 1481295935464 2016.12.09 10:05:35)
	(_source (\./../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code e3e5e3b0b5b5b4f4e5ecf1b8b7e5e0e4e7e5eae5b5)
	(_ent
		(_time 1481295217559)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1 ((_dto i 4 i 0)))))
		(_port (_int PC 0 0 12(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Data 1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int t_MemArray 0 21(_array 2 ((_dto i 14 i 0)))))
		(_cnst (_int Mem 3 0 23(_prcs 0(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_simple)(_trgt(2))(_sens(1))(_mon)(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
V 000051 55 1567          1481295935494 behavioral
(_unit VHDL (ram 0 8(behavioral 0 18))
	(_version vc6)
	(_time 1481295935495 2016.12.09 10:05:35)
	(_source (\./../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 020551040155021502061358070500040304560500)
	(_ent
		(_time 1480879967167)
	)
	(_object
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_port (_int WE -1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int address 0 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13(_array -1 ((_dto i 15 i 0)))))
		(_port (_int DataIn 1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~124 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int DataOut 2 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ram_type 0 20(_array 3 ((_to i 0 i 255)))))
		(_sig (_int memory 4 0 21(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 22(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int read_address 5 0 22(_arch(_uni))))
		(_prcs
			(RamProc(_arch 0 0 26(_prcs (_trgt(5)(6))(_sens(0)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__36(_arch 1 0 36(_assignment (_trgt(4))(_sens(5)(6))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 2 -1)
)
V 000051 55 1568          1481295935527 Structural
(_unit VHDL (controlunit 0 34(structural 0 42))
	(_version vc6)
	(_time 1481295935528 2016.12.09 10:05:35)
	(_source (\./../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code 22247026767523352771307825247125272477242b)
	(_ent
		(_time 1481063982473)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2}~12 0 36(_array -1 ((_to i 0 i 2)))))
		(_port (_int S 0 0 36(_ent(_in))))
		(_port (_int MemRead -1 0 37(_ent(_out))))
		(_port (_int MemToReg -1 0 37(_ent(_out))))
		(_port (_int MemWrite -1 0 37(_ent(_out))))
		(_port (_int ALUsource -1 0 37(_ent(_out))))
		(_port (_int RegWrite -1 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 38(_array -1 ((_dto i 2 i 0)))))
		(_port (_int ALUop 1 0 38(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment (_trgt(6(2)))(_sens(0(2))(0(1))(0(0))))))
			(line__46(_arch 1 0 46(_assignment (_trgt(6(1)))(_sens(0(2))(0(0))(0(1))))))
			(line__47(_arch 2 0 47(_assignment (_trgt(6(0)))(_sens(0(1))(0(2))))))
			(line__49(_arch 3 0 49(_assignment (_trgt(4))(_sens(0(2))(0(0))(0(1))))))
			(line__51(_arch 4 0 51(_assignment (_trgt(5))(_sens(0(2))(0(1))))))
			(line__53(_arch 5 0 53(_assignment (_alias((MemRead)(S(2))))(_simpleassign BUF)(_trgt(1))(_sens(0(2))))))
			(line__55(_arch 6 0 55(_assignment (_trgt(2))(_sens(0(2))(0(1))(0(0))))))
			(line__57(_arch 7 0 57(_assignment (_trgt(3))(_sens(0(2))(0(1))(0(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 8 -1)
)
V 000051 55 1613          1481295935560 Structural
(_unit VHDL (signextend 0 6(structural 0 13))
	(_version vc6)
	(_time 1481295935561 2016.12.09 10:05:35)
	(_source (\./../src/SignExtend.vhd\))
	(_parameters tan)
	(_code 41461343491612571540541a184645474447144745)
	(_ent
		(_time 1481067528370)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int input 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int output 1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_alias((output(d_7_0))(input(d_7_0))))(_trgt(1(d_7_0)))(_sens(0(d_7_0))))))
			(line__16(_arch 1 0 16(_assignment (_alias((output(8))(input(7))))(_trgt(1(8)))(_sens(0(7))))))
			(line__17(_arch 2 0 17(_assignment (_alias((output(9))(input(7))))(_trgt(1(9)))(_sens(0(7))))))
			(line__18(_arch 3 0 18(_assignment (_alias((output(10))(input(7))))(_trgt(1(10)))(_sens(0(7))))))
			(line__19(_arch 4 0 19(_assignment (_alias((output(11))(input(7))))(_trgt(1(11)))(_sens(0(7))))))
			(line__20(_arch 5 0 20(_assignment (_alias((output(12))(input(7))))(_trgt(1(12)))(_sens(0(7))))))
			(line__21(_arch 6 0 21(_assignment (_alias((output(13))(input(7))))(_trgt(1(13)))(_sens(0(7))))))
			(line__22(_arch 7 0 22(_assignment (_alias((output(14))(input(7))))(_trgt(1(14)))(_sens(0(7))))))
			(line__23(_arch 8 0 23(_assignment (_alias((output(15))(input(7))))(_trgt(1(15)))(_sens(0(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 9 -1)
)
V 000051 55 1027          1481295935591 Behavioral
(_unit VHDL (pc_increment 0 7(behavioral 0 14))
	(_version vc6)
	(_time 1481295935592 2016.12.09 10:05:35)
	(_source (\./../src/PC_increment.vhd\))
	(_parameters tan)
	(_code 60673160633462766866253a326762666566346665)
	(_ent
		(_time 1481295507797)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1 ((_dto i 4 i 0)))))
		(_port (_int PC 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~122 0 10(_array -1 ((_dto i 4 i 0)))))
		(_port (_int PC_next 1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(1))(_sens(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
V 000051 55 877           1481295935621 Behavioral
(_unit VHDL (pc 0 6(behavioral 0 14))
	(_version vc6)
	(_time 1481295935622 2016.12.09 10:05:35)
	(_source (\./../src/ProgramCounter.vhd\))
	(_parameters tan)
	(_code 7f782e7e2a292b697d7d6f252d787f797c787f797c)
	(_ent
		(_time 1481295507829)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1 ((_dto i 4 i 0)))))
		(_port (_int PC_next 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~122 0 10(_array -1 ((_dto i 4 i 0)))))
		(_port (_int PC 1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs (_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
V 000050 55 8539          1481295935653 structure
(_unit VHDL (processor 0 5(structure 0 9))
	(_version vc6)
	(_time 1481295935654 2016.12.09 10:05:35)
	(_source (\./../src/Processor.vhd\))
	(_parameters tan)
	(_code 9f98ce91cbc89d89949b8ac4cd989c99c9989d989f)
	(_ent
		(_time 1481066017541)
	)
	(_comp
		(PC
			(_object
				(_port (_int clk -1 0 15(_ent (_in))))
				(_port (_int PC_next 0 0 16(_ent (_in))))
				(_port (_int PC 1 0 17(_ent (_out))))
			)
		)
		(PC_increment
			(_object
				(_port (_int PC 2 0 23(_ent (_in))))
				(_port (_int PC_next 3 0 24(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port (_int PC 16 0 70(_ent (_in))))
				(_port (_int clk -1 0 71(_ent (_in))))
				(_port (_int Data 17 0 72(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port (_int S 7 0 38(_ent (_in))))
				(_port (_int MemRead -1 0 39(_ent (_out))))
				(_port (_int MemToReg -1 0 39(_ent (_out))))
				(_port (_int MemWrite -1 0 39(_ent (_out))))
				(_port (_int ALUsource -1 0 39(_ent (_out))))
				(_port (_int RegWrite -1 0 39(_ent (_out))))
				(_port (_int ALUop 8 0 40(_ent (_out))))
			)
		)
		(reg
			(_object
				(_port (_int clk -1 0 29(_ent (_in))))
				(_port (_int regWrite -1 0 29(_ent (_in))))
				(_port (_int WriteData 4 0 30(_ent (_in))))
				(_port (_int WriteRegister 5 0 31(_ent (_in))))
				(_port (_int Reg1 5 0 31(_ent (_in))))
				(_port (_int Reg2 5 0 31(_ent (_in))))
				(_port (_int Reg1Data 6 0 32(_ent (_out))))
				(_port (_int Reg2Data 6 0 32(_ent (_out))))
			)
		)
		(SignExtend
			(_object
				(_port (_int input 11 0 54(_ent (_in))))
				(_port (_int output 12 0 55(_ent (_out))))
			)
		)
		(Multiplexer_2to1_by16
			(_object
				(_port (_int D0 9 0 46(_ent (_in))))
				(_port (_int D1 9 0 46(_ent (_in))))
				(_port (_int Control -1 0 47(_ent (_in))))
				(_port (_int F 10 0 48(_ent (_out))))
			)
		)
		(ALU_16
			(_object
				(_port (_int A 13 0 61(_ent (_in))))
				(_port (_int B 13 0 61(_ent (_in))))
				(_port (_int R 14 0 62(_ent (_out))))
				(_port (_int S0 -1 0 63(_ent (_in))))
				(_port (_int S1 -1 0 63(_ent (_in))))
				(_port (_int S2 -1 0 63(_ent (_in))))
				(_port (_int Status 15 0 64(_ent (_out))))
			)
		)
		(RAM
			(_object
				(_port (_int clk -1 0 78(_ent (_in))))
				(_port (_int WE -1 0 79(_ent (_in))))
				(_port (_int address 18 0 80(_ent (_in))))
				(_port (_int DataIn 19 0 81(_ent (_in))))
				(_port (_int DataOut 20 0 82(_ent (_out))))
			)
		)
	)
	(_inst PCount 0 112(_comp PC)
		(_port
			((clk)(clk))
			((PC_next)(PC_next))
			((PC)(ProgramCounter))
		)
		(_use (_ent . PC)
		)
	)
	(_inst PCI 0 114(_comp PC_increment)
		(_port
			((PC)(ProgramCounter))
			((PC_next)(PC_next))
		)
		(_use (_ent . PC_increment)
		)
	)
	(_inst IM 0 116(_comp InstructionMemory)
		(_port
			((PC)(ProgramCounter))
			((clk)(clk))
			((Data)(instr))
		)
		(_use (_ent . InstructionMemory)
		)
	)
	(_inst CU 0 118(_comp ControlUnit)
		(_port
			((S)(opcode))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemWrite)(MemWrite))
			((ALUsource)(ALUsource))
			((RegWrite)(RegWrite))
			((ALUop)(ALUop))
		)
		(_use (_ent . ControlUnit)
		)
	)
	(_inst RF 0 120(_comp reg)
		(_port
			((clk)(clk))
			((regWrite)(RegWrite))
			((WriteData)(RegWriteData))
			((WriteRegister)(b))
			((Reg1)(c))
			((Reg2)(a))
			((Reg1Data)(regFileDataOut1))
			((Reg2Data)(regFileDataOut2))
		)
		(_use (_ent . reg)
		)
	)
	(_inst SE 0 122(_comp SignExtend)
		(_port
			((input)(value))
			((output)(SignExtendedValue))
		)
		(_use (_ent . SignExtend)
		)
	)
	(_inst ALUSM 0 124(_comp Multiplexer_2to1_by16)
		(_port
			((D0)(regFileDataOut2))
			((D1)(SignExtendedValue))
			((Control)(ALUsource))
			((F)(ALUinputB))
		)
		(_use (_ent . Multiplexer_2to1_by16)
		)
	)
	(_inst ALU 0 126(_comp ALU_16)
		(_port
			((A)(regFileDataOut1))
			((B)(ALUinputB))
			((R)(ALUresult))
			((S0)(ALUop(0)))
			((S1)(ALUop(1)))
			((S2)(ALUop(2)))
			((Status)(ALUstatus))
		)
		(_use (_ent . ALU_16)
		)
	)
	(_inst DM 0 128(_comp RAM)
		(_port
			((clk)(clk))
			((WE)(RegWrite))
			((address)(ALUresult))
			((DataIn)(regFileDataOut2))
			((DataOut)(DMresult))
		)
		(_use (_ent . RAM)
		)
	)
	(_inst MtRM 0 130(_comp Multiplexer_2to1_by16)
		(_port
			((D0)(ALUresult))
			((D1)(DMresult))
			((Control)(MemToReg))
			((F)(RegWriteData))
		)
		(_use (_ent . Multiplexer_2to1_by16)
		)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 17(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 23(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 24(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 32(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2}~13 0 38(_array -1 ((_to i 0 i 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 46(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 48(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 55(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 61(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 62(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 64(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 70(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 72(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 80(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 81(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 82(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 89(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int readReg1 21 0 89(_arch(_uni))))
		(_sig (_int readReg2 21 0 89(_arch(_uni))))
		(_sig (_int dataIn 21 0 89(_arch(_uni))))
		(_sig (_int instr 21 0 89(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 91(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ALUop 22 0 91(_arch(_uni))))
		(_sig (_int ALUstatus 22 0 91(_arch(_uni))))
		(_sig (_int MemRead -1 0 92(_arch(_uni))))
		(_sig (_int MemToReg -1 0 92(_arch(_uni))))
		(_sig (_int MemWrite -1 0 92(_arch(_uni))))
		(_sig (_int ALUsource -1 0 92(_arch(_uni))))
		(_sig (_int RegWrite -1 0 92(_arch(_uni))))
		(_sig (_int SignExtendedValue 21 0 93(_arch(_uni))))
		(_sig (_int regFileDataOut1 21 0 93(_arch(_uni))))
		(_sig (_int regFileDataOut2 21 0 93(_arch(_uni))))
		(_sig (_int ALUinputB 21 0 93(_arch(_uni))))
		(_sig (_int RegWriteData 21 0 93(_arch(_uni))))
		(_sig (_int ALUresult 21 0 93(_arch(_uni))))
		(_sig (_int DMresult 21 0 93(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 94(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int ProgramCounter 23 0 94(_arch(_uni))))
		(_sig (_int PC_next 23 0 94(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 99(_array -1 ((_dto i 2 i 0)))))
		(_sig (_alias opcode 24 0 99(_arch(4(d_14_12)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1340 0 102(_array -1 ((_dto i 3 i 0)))))
		(_sig (_alias c 25 0 102(_arch(4(d_11_8)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 103(_array -1 ((_dto i 3 i 0)))))
		(_sig (_alias a 26 0 103(_arch(4(d_7_4)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 104(_array -1 ((_dto i 3 i 0)))))
		(_sig (_alias b 27 0 104(_arch(4(d_3_0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1347 0 107(_array -1 ((_dto i 3 i 0)))))
		(_sig (_alias d 28 0 107(_arch(4(d_11_8)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1350 0 108(_array -1 ((_dto i 7 i 0)))))
		(_sig (_alias value 29 0 108(_arch(4(d_7_0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 717           1481296480773 Structural
(_unit VHDL (halfadder 0 6(structural 0 13))
	(_version vc6)
	(_time 1481296480774 2016.12.09 10:14:40)
	(_source (\./../src/HalfAdder.vhd\))
	(_parameters tan)
	(_code 04075f02015303120303155e51020002010306020c)
	(_ent
		(_time 1481295217177)
	)
	(_object
		(_port (_int A -1 0 8(_ent(_in))))
		(_port (_int B -1 0 8(_ent(_in))))
		(_port (_int S -1 0 9(_ent(_out))))
		(_port (_int C -1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(2))(_sens(0)(1)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 2 -1)
)
I 000051 55 1343          1481296480800 Structural
(_unit VHDL (fulladder 0 6(structural 0 14))
	(_version vc6)
	(_time 1481296480801 2016.12.09 10:14:40)
	(_source (\./../src/FullAdder.vhd\))
	(_parameters tan)
	(_code 131046151544140541460249461517151614111515)
	(_ent
		(_time 1481295217266)
	)
	(_comp
		(HalfAdder
			(_object
				(_port (_int A -1 0 19(_ent (_in))))
				(_port (_int B -1 0 19(_ent (_in))))
				(_port (_int S -1 0 20(_ent (_out))))
				(_port (_int C -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst HA1 0 26(_comp HalfAdder)
		(_port
			((A)(A))
			((B)(B))
			((S)(s1))
			((C)(c1))
		)
		(_use (_ent . HalfAdder)
		)
	)
	(_inst HA2 0 27(_comp HalfAdder)
		(_port
			((A)(Cin))
			((B)(s1))
			((S)(S))
			((C)(c2))
		)
		(_use (_ent . HalfAdder)
		)
	)
	(_object
		(_port (_int A -1 0 8(_ent(_in))))
		(_port (_int B -1 0 8(_ent(_in))))
		(_port (_int Cin -1 0 8(_ent(_in))))
		(_port (_int S -1 0 9(_ent(_out))))
		(_port (_int Cout -1 0 9(_ent(_out))))
		(_sig (_int s1 -1 0 15(_arch(_uni((i 2))))))
		(_sig (_int c1 -1 0 15(_arch(_uni((i 2))))))
		(_sig (_int c2 -1 0 15(_arch(_uni((i 2))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment (_trgt(4))(_sens(6)(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 1 -1)
)
I 000051 55 2184          1481296480821 Structural
(_unit VHDL (adder_16 0 6(structural 0 14))
	(_version vc6)
	(_time 1481296480822 2016.12.09 10:14:40)
	(_source (\./../src/Adder_16.vhd\))
	(_parameters tan)
	(_code 32316037346562243566206b353133313434333436)
	(_ent
		(_time 1481295217296)
	)
	(_comp
		(HalfAdder
			(_object
				(_port (_int A -1 0 18(_ent (_in))))
				(_port (_int B -1 0 18(_ent (_in))))
				(_port (_int S -1 0 19(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_out))))
			)
		)
		(FullAdder
			(_object
				(_port (_int A -1 0 25(_ent (_in))))
				(_port (_int B -1 0 25(_ent (_in))))
				(_port (_int Cin -1 0 25(_ent (_in))))
				(_port (_int S -1 0 26(_ent (_out))))
				(_port (_int Cout -1 0 26(_ent (_out))))
			)
		)
	)
	(_generate AdderGenerate 0 34(_for 3 )
		(_generate HA 0 35(_if 1)
			(_inst LowerBit 0 36(_comp HalfAdder)
				(_port
					((A)(A(_object 0)))
					((B)(B(_object 0)))
					((S)(S(_object 0)))
					((C)(CarryBit(_object 0)))
				)
				(_use (_ent . HalfAdder)
				)
			)
		)
		(_generate FA 0 38(_if 2)
			(_inst UpperBit 0 39(_comp FullAdder)
				(_port
					((A)(A(_object 0)))
					((B)(B(_object 0)))
					((Cin)(CarryBit(_index 3)))
					((S)(S(_object 0)))
					((Cout)(CarryBit(_object 0)))
				)
				(_use (_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst (_int I 3 0 34(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int S 1 0 9(_ent(_out))))
		(_port (_int Cout -1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CarryBit 2 0 30(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 34(_scalar (_to i 0 i 15))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment (_alias((Cout)(CarryBit(15))))(_simpleassign BUF)(_trgt(3))(_sens(4(15))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 4 -1)
)
I 000051 55 2186          1481296480849 Structural
(_unit VHDL (subtractor_16 0 6(structural 0 14))
	(_version vc6)
	(_time 1481296480850 2016.12.09 10:14:40)
	(_source (\./../src/Subtractor_16.vhd\))
	(_parameters tan)
	(_code 4240124145151455444d5018124441454644144540)
	(_ent
		(_time 1481295217328)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int A -1 0 18(_ent (_in))))
				(_port (_int B -1 0 18(_ent (_in))))
				(_port (_int Cin -1 0 18(_ent (_in))))
				(_port (_int S -1 0 19(_ent (_out))))
				(_port (_int Cout -1 0 19(_ent (_out))))
			)
		)
	)
	(_generate AdderGenerate 0 30(_for 3 )
		(_generate ZA 0 31(_if 2)
			(_inst LowerBit 0 32(_comp FullAdder)
				(_port
					((A)(A(_object 0)))
					((B)(notB(_object 0)))
					((Cin)((i 3)))
					((S)(S(_object 0)))
					((Cout)(CarryBit(_object 0)))
				)
				(_use (_ent . FullAdder)
					(_port
						((A)(A))
						((B)(B))
						((Cin)(Cin))
						((S)(S))
						((Cout)(Cout))
					)
				)
			)
		)
		(_generate FA 0 34(_if 3)
			(_inst UpperBit 0 35(_comp FullAdder)
				(_port
					((A)(A(_object 0)))
					((B)(notB(_object 0)))
					((Cin)(CarryBit(_index 4)))
					((S)(S(_object 0)))
					((Cout)(CarryBit(_object 0)))
				)
				(_use (_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst (_int I 3 0 30(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int S 1 0 9(_ent(_out))))
		(_port (_int SignBit -1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CarryBit 2 0 23(_arch(_uni))))
		(_sig (_int notB 2 0 23(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 30(_scalar (_to i 0 i 15))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment (_trgt(5))(_sens(1)))))
			(line__40(_arch 1 0 40(_assignment (_trgt(3))(_sens(4(15))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 5 -1)
)
I 000051 55 1384          1481296480879 Behavioral
(_unit VHDL (multiplier_16 0 7(behavioral 0 15))
	(_version vc6)
	(_time 1481296480880 2016.12.09 10:14:40)
	(_source (\./../src/Multiplier_16.vhd\))
	(_parameters tan)
	(_code 61626660653666766433783a306732676867646663)
	(_ent
		(_time 1481295217377)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 9(_ent(_in))))
		(_port (_int B 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int S 1 0 10(_ent(_out))))
		(_port (_int overflow -1 0 11(_ent(_out((i 2))))))
		(_type (_int ~SIGNED{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int product 2 0 17(_arch(_uni))))
		(_sig (_int TooBig 2 0 18(_arch(_uni(_string \"00000000000000010000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment (_trgt(4))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment (_trgt(3))(_sens(4)(5))(_mon))))
			(line__29(_arch 2 0 29(_assignment (_alias((S)(product(d_15_0))))(_trgt(2))(_sens(4(d_15_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (1 SIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1009          1481296480907 Structural
(_unit VHDL (multiplexer_8to1 0 6(structural 0 14))
	(_version vc6)
	(_time 1481296480908 2016.12.09 10:14:40)
	(_source (\./../src/Multiplexer_8to1.vhd\))
	(_parameters tan)
	(_code 8182868e85d68696848098dad087d2878486898784)
	(_ent
		(_time 1481295217408)
	)
	(_object
		(_port (_int D0 -1 0 8(_ent(_in))))
		(_port (_int D1 -1 0 8(_ent(_in))))
		(_port (_int D2 -1 0 8(_ent(_in))))
		(_port (_int D3 -1 0 8(_ent(_in))))
		(_port (_int D4 -1 0 8(_ent(_in))))
		(_port (_int D5 -1 0 8(_ent(_in))))
		(_port (_int D6 -1 0 8(_ent(_in))))
		(_port (_int D7 -1 0 8(_ent(_in))))
		(_port (_int S0 -1 0 9(_ent(_in))))
		(_port (_int S1 -1 0 9(_ent(_in))))
		(_port (_int S2 -1 0 9(_ent(_in))))
		(_port (_int F -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(11))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 1 -1)
)
I 000051 55 2176          1481296480931 Structural
(_unit VHDL (multiplexer_8to1_by16 0 6(structural 0 14))
	(_version vc6)
	(_time 1481296480932 2016.12.09 10:14:40)
	(_source (\./../src/Multiplexer_8to1_by16.vhd\))
	(_parameters tan)
	(_code a0a3a7f6a5f7a7b7a5f5b9fbf1a6f3a6a5a7a8a6a5)
	(_ent
		(_time 1481295217442)
	)
	(_comp
		(Multiplexer_8to1
			(_object
				(_port (_int D0 -1 0 18(_ent (_in))))
				(_port (_int D1 -1 0 18(_ent (_in))))
				(_port (_int D2 -1 0 18(_ent (_in))))
				(_port (_int D3 -1 0 18(_ent (_in))))
				(_port (_int D4 -1 0 18(_ent (_in))))
				(_port (_int D5 -1 0 18(_ent (_in))))
				(_port (_int D6 -1 0 18(_ent (_in))))
				(_port (_int D7 -1 0 18(_ent (_in))))
				(_port (_int S0 -1 0 19(_ent (_in))))
				(_port (_int S1 -1 0 19(_ent (_in))))
				(_port (_int S2 -1 0 19(_ent (_in))))
				(_port (_int F -1 0 20(_ent (_out))))
			)
		)
	)
	(_generate muxGen 0 26(_for 2 )
		(_inst mux 0 27(_comp Multiplexer_8to1)
			(_port
				((D0)(D0(_object 0)))
				((D1)(D1(_object 0)))
				((D2)(D2(_object 0)))
				((D3)(D3(_object 0)))
				((D4)(D4(_object 0)))
				((D5)(D5(_object 0)))
				((D6)(D6(_object 0)))
				((D7)(D7(_object 0)))
				((S0)(S0))
				((S1)(S1))
				((S2)(S2))
				((F)(F(_object 0)))
			)
			(_use (_ent . Multiplexer_8to1)
			)
		)
		(_object
			(_cnst (_int I 2 0 26(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int D0 0 0 8(_ent(_in))))
		(_port (_int D1 0 0 8(_ent(_in))))
		(_port (_int D2 0 0 8(_ent(_in))))
		(_port (_int D3 0 0 8(_ent(_in))))
		(_port (_int D4 0 0 8(_ent(_in))))
		(_port (_int D5 0 0 8(_ent(_in))))
		(_port (_int D6 0 0 8(_ent(_in))))
		(_port (_int D7 0 0 8(_ent(_in))))
		(_port (_int S0 -1 0 9(_ent(_in))))
		(_port (_int S1 -1 0 9(_ent(_in))))
		(_port (_int S2 -1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int F 1 0 10(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 26(_scalar (_to i 0 i 15))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000051 55 5038          1481296480937 Structural
(_unit VHDL (alu_16 0 6(structural 0 15))
	(_version vc6)
	(_time 1481296480938 2016.12.09 10:14:40)
	(_source (\./../src/ALU_16.vhd\))
	(_parameters tan)
	(_code a0a3f2f7f3f6f1b5f2a5b1fff7a6a1a6f3a7a5a5f6)
	(_ent
		(_time 1481295217452)
	)
	(_comp
		(Adder_16
			(_object
				(_port (_int A 3 0 19(_ent (_in))))
				(_port (_int B 3 0 19(_ent (_in))))
				(_port (_int S 4 0 20(_ent (_out))))
				(_port (_int Cout -1 0 21(_ent (_out))))
			)
		)
		(Subtractor_16
			(_object
				(_port (_int A 5 0 27(_ent (_in))))
				(_port (_int B 5 0 27(_ent (_in))))
				(_port (_int S 6 0 28(_ent (_out))))
				(_port (_int SignBit -1 0 29(_ent (_out))))
			)
		)
		(Multiplier_16
			(_object
				(_port (_int A 7 0 35(_ent (_in))))
				(_port (_int B 7 0 35(_ent (_in))))
				(_port (_int S 8 0 36(_ent (_out))))
				(_port (_int overflow -1 0 37(_ent (_out))))
			)
		)
		(Multiplexer_8to1_by16
			(_object
				(_port (_int D0 9 0 43(_ent (_in))))
				(_port (_int D1 9 0 43(_ent (_in))))
				(_port (_int D2 9 0 43(_ent (_in))))
				(_port (_int D3 9 0 43(_ent (_in))))
				(_port (_int D4 9 0 43(_ent (_in))))
				(_port (_int D5 9 0 43(_ent (_in))))
				(_port (_int D6 9 0 43(_ent (_in))))
				(_port (_int D7 9 0 43(_ent (_in))))
				(_port (_int S0 -1 0 44(_ent (_in))))
				(_port (_int S1 -1 0 44(_ent (_in))))
				(_port (_int S2 -1 0 44(_ent (_in))))
				(_port (_int F 10 0 45(_ent (_out))))
			)
		)
	)
	(_inst adder 0 55(_comp Adder_16)
		(_port
			((A)(A))
			((B)(B))
			((S)(AdderResult))
			((Cout)(overflowAdd))
		)
		(_use (_ent . Adder_16)
		)
	)
	(_inst subtract 0 57(_comp Subtractor_16)
		(_port
			((A)(A))
			((B)(B))
			((S)(SubtractorResult))
			((SignBit)(negativeSub))
		)
		(_use (_ent . Subtractor_16)
		)
	)
	(_inst multiply 0 59(_comp Multiplier_16)
		(_port
			((A)(A))
			((B)(B))
			((S)(MultiplierResult))
			((overflow)(overflowMult))
		)
		(_use (_ent . Multiplier_16)
		)
	)
	(_inst mux 0 61(_comp Multiplexer_8to1_by16)
		(_port
			((D0)(AdderResult))
			((D1)(MultiplierResult))
			((D2)(A))
			((D3)(B))
			((D4)(SubtractorResult))
			((D5)(_string \"0000000000000000"\))
			((D6)(_string \"0000000000000000"\))
			((D7)(_string \"0000000000000000"\))
			((S0)(S0))
			((S1)(S1))
			((S2)(S2))
			((F)(Result))
		)
		(_use (_ent . Multiplexer_8to1_by16)
			(_port
				((D0)(D0))
				((D1)(D1))
				((D2)(D2))
				((D3)(D3))
				((D4)(D4))
				((D5)(D5))
				((D6)(D6))
				((D7)(D7))
				((S0)(S0))
				((S1)(S1))
				((S2)(S2))
				((F)(F))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int R 1 0 9(_ent(_out))))
		(_port (_int S0 -1 0 10(_ent(_in))))
		(_port (_int S1 -1 0 10(_ent(_in))))
		(_port (_int S2 -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Status 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 27(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 28(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 35(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 36(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 43(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 45(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 49(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int AdderResult 11 0 49(_arch(_uni))))
		(_sig (_int SubtractorResult 11 0 49(_arch(_uni))))
		(_sig (_int MultiplierResult 11 0 49(_arch(_uni))))
		(_sig (_int Result 11 0 49(_arch(_uni))))
		(_sig (_int overflowAdd -1 0 50(_arch(_uni))))
		(_sig (_int overflowMult -1 0 50(_arch(_uni))))
		(_sig (_int negativeSub -1 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 51(_array -1 ((_dto i 15 i 0)))))
		(_cnst (_int zeros 12 0 51(_arch(_string \"0000000000000000"\))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment (_trgt(6(0)))(_sens(10(15))(13)(3)(4)(5)))))
			(line__65(_arch 1 0 65(_assignment (_trgt(6(1)))(_sens(10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))(10(8))(10(9))(10(10))(10(11))(10(12))(10(13))(10(14))(10(15))))))
			(line__67(_arch 2 0 67(_assignment (_trgt(6(2)))(_sens(11)(12)(3)(4)(5)))))
			(line__69(_arch 3 0 69(_assignment (_alias((R)(Result)))(_trgt(2))(_sens(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 4 -1)
)
I 000051 55 676           1481296480958 Structural
(_unit VHDL (multiplexer_2to1 0 6(structural 0 14))
	(_version vc6)
	(_time 1481296480959 2016.12.09 10:14:40)
	(_source (\./../src/Multiplexer_2to1.vhd\))
	(_parameters tan)
	(_code afaca8f9fcf8a8b8aaa8b6f4fea9fca9aaa8a7a9aa)
	(_ent
		(_time 1481066863525)
	)
	(_object
		(_port (_int D0 -1 0 8(_ent(_in))))
		(_port (_int D1 -1 0 8(_ent(_in))))
		(_port (_int Control -1 0 9(_ent(_in))))
		(_port (_int F -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 1 -1)
)
I 000051 55 1356          1481296480983 Structural
(_unit VHDL (multiplexer_2to1_by16 0 8(structural 0 16))
	(_version vc6)
	(_time 1481296480984 2016.12.09 10:14:40)
	(_source (\./../src/Multiplexer_2to1_by16.vhd\))
	(_parameters tan)
	(_code cfccc89b9c98c8d8ca9ad6949ec99cc9cac8c7c9ca)
	(_ent
		(_time 1481066756631)
	)
	(_comp
		(Multiplexer_2to1
			(_object
				(_port (_int D0 -1 0 20(_ent (_in))))
				(_port (_int D1 -1 0 20(_ent (_in))))
				(_port (_int Control -1 0 21(_ent (_in))))
				(_port (_int F -1 0 22(_ent (_out))))
			)
		)
	)
	(_generate muxGen 0 28(_for 2 )
		(_inst mux 0 29(_comp Multiplexer_2to1)
			(_port
				((D0)(D0(_object 0)))
				((D1)(D1(_object 0)))
				((Control)(Control))
				((F)(F(_object 0)))
			)
			(_use (_ent . Multiplexer_2to1)
			)
		)
		(_object
			(_cnst (_int I 2 0 28(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int D0 0 0 10(_ent(_in))))
		(_port (_int D1 0 0 10(_ent(_in))))
		(_port (_int Control -1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int F 1 0 12(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 28(_scalar (_to i 0 i 15))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1580          1481296480990 behavioral
(_unit VHDL (reg 0 5(behavioral 0 13))
	(_version vc6)
	(_time 1481296480991 2016.12.09 10:14:40)
	(_source (\./../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code cfcd9e9a9c989cd8cc9bda9599c8cdc9cac9c8c8cd)
	(_ent
		(_time 1481295373732)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_port (_int regWrite -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1 ((_dto i 15 i 0)))))
		(_port (_int WriteData 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int WriteRegister 1 0 8(_ent(_in))))
		(_port (_int Reg1 1 0 8(_ent(_in))))
		(_port (_int Reg2 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Reg1Data 2 0 9(_ent(_out))))
		(_port (_int Reg2Data 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ram 0 14(_array 3 ((_to i 0 i 7)))))
		(_sig (_int regs 4 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_trgt(8))(_sens(0)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__26(_arch 1 0 26(_assignment (_trgt(6))(_sens(4)(8))(_mon))))
			(line__27(_arch 2 0 27(_assignment (_trgt(7))(_sens(5)(8))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 3 -1)
)
I 000051 55 1570          1481296481016 Behavioral
(_unit VHDL (instructionmemory 0 10(behavioral 0 18))
	(_version vc6)
	(_time 1481296481017 2016.12.09 10:14:41)
	(_source (\./../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code eeedb4bdeeb8b9f9e8e1fcb5bae8ede9eae8e7e8b8)
	(_ent
		(_time 1481295217559)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1 ((_dto i 4 i 0)))))
		(_port (_int PC 0 0 12(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Data 1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int t_MemArray 0 21(_array 2 ((_dto i 14 i 0)))))
		(_cnst (_int Mem 3 0 23(_prcs 0(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_simple)(_trgt(2))(_sens(1))(_mon)(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1567          1481296481038 behavioral
(_unit VHDL (ram 0 8(behavioral 0 18))
	(_version vc6)
	(_time 1481296481039 2016.12.09 10:14:41)
	(_source (\./../src/DataMemory.vhd\))
	(_parameters tan)
	(_code fefcafaeaaa9fee9fefaefa4fbf9fcf8fff8aaf9fc)
	(_ent
		(_time 1480879967167)
	)
	(_object
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_port (_int WE -1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int address 0 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13(_array -1 ((_dto i 15 i 0)))))
		(_port (_int DataIn 1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~124 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int DataOut 2 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ram_type 0 20(_array 3 ((_to i 0 i 255)))))
		(_sig (_int memory 4 0 21(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 22(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int read_address 5 0 22(_arch(_uni))))
		(_prcs
			(RamProc(_arch 0 0 26(_prcs (_trgt(5)(6))(_sens(0)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__36(_arch 1 0 36(_assignment (_trgt(4))(_sens(5)(6))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 2 -1)
)
I 000051 55 1568          1481296481062 Structural
(_unit VHDL (controlunit 0 34(structural 0 42))
	(_version vc6)
	(_time 1481296481063 2016.12.09 10:14:41)
	(_source (\./../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code 1d1e4a1a1f4a1c0a184e0f471a1b4e1a181b481b14)
	(_ent
		(_time 1481063982473)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2}~12 0 36(_array -1 ((_to i 0 i 2)))))
		(_port (_int S 0 0 36(_ent(_in))))
		(_port (_int MemRead -1 0 37(_ent(_out))))
		(_port (_int MemToReg -1 0 37(_ent(_out))))
		(_port (_int MemWrite -1 0 37(_ent(_out))))
		(_port (_int ALUsource -1 0 37(_ent(_out))))
		(_port (_int RegWrite -1 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 38(_array -1 ((_dto i 2 i 0)))))
		(_port (_int ALUop 1 0 38(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment (_trgt(6(2)))(_sens(0(2))(0(1))(0(0))))))
			(line__46(_arch 1 0 46(_assignment (_trgt(6(1)))(_sens(0(2))(0(0))(0(1))))))
			(line__47(_arch 2 0 47(_assignment (_trgt(6(0)))(_sens(0(1))(0(2))))))
			(line__49(_arch 3 0 49(_assignment (_trgt(4))(_sens(0(2))(0(0))(0(1))))))
			(line__51(_arch 4 0 51(_assignment (_trgt(5))(_sens(0(2))(0(1))))))
			(line__53(_arch 5 0 53(_assignment (_alias((MemRead)(S(2))))(_simpleassign BUF)(_trgt(1))(_sens(0(2))))))
			(line__55(_arch 6 0 55(_assignment (_trgt(2))(_sens(0(2))(0(1))(0(0))))))
			(line__57(_arch 7 0 57(_assignment (_trgt(3))(_sens(0(2))(0(1))(0(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 8 -1)
)
I 000051 55 1613          1481296481087 Structural
(_unit VHDL (signextend 0 6(structural 0 13))
	(_version vc6)
	(_time 1481296481088 2016.12.09 10:14:41)
	(_source (\./../src/SignExtend.vhd\))
	(_parameters tan)
	(_code 3c3e6b39666b6f2a683d2967653b383a393a693a38)
	(_ent
		(_time 1481067528370)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int input 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int output 1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_alias((output(d_7_0))(input(d_7_0))))(_trgt(1(d_7_0)))(_sens(0(d_7_0))))))
			(line__16(_arch 1 0 16(_assignment (_alias((output(8))(input(7))))(_trgt(1(8)))(_sens(0(7))))))
			(line__17(_arch 2 0 17(_assignment (_alias((output(9))(input(7))))(_trgt(1(9)))(_sens(0(7))))))
			(line__18(_arch 3 0 18(_assignment (_alias((output(10))(input(7))))(_trgt(1(10)))(_sens(0(7))))))
			(line__19(_arch 4 0 19(_assignment (_alias((output(11))(input(7))))(_trgt(1(11)))(_sens(0(7))))))
			(line__20(_arch 5 0 20(_assignment (_alias((output(12))(input(7))))(_trgt(1(12)))(_sens(0(7))))))
			(line__21(_arch 6 0 21(_assignment (_alias((output(13))(input(7))))(_trgt(1(13)))(_sens(0(7))))))
			(line__22(_arch 7 0 22(_assignment (_alias((output(14))(input(7))))(_trgt(1(14)))(_sens(0(7))))))
			(line__23(_arch 8 0 23(_assignment (_alias((output(15))(input(7))))(_trgt(1(15)))(_sens(0(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 9 -1)
)
I 000051 55 1027          1481296481111 Behavioral
(_unit VHDL (pc_increment 0 7(behavioral 0 14))
	(_version vc6)
	(_time 1481296481112 2016.12.09 10:14:41)
	(_source (\./../src/PC_increment.vhd\))
	(_parameters tan)
	(_code 4c4e184e1c184e5a444a09161e4b4e4a494a184a49)
	(_ent
		(_time 1481295507797)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1 ((_dto i 4 i 0)))))
		(_port (_int PC 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~122 0 10(_array -1 ((_dto i 4 i 0)))))
		(_port (_int PC_next 1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(1))(_sens(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
I 000051 55 877           1481296481136 Behavioral
(_unit VHDL (pc 0 6(behavioral 0 14))
	(_version vc6)
	(_time 1481296481137 2016.12.09 10:14:41)
	(_source (\./../src/ProgramCounter.vhd\))
	(_parameters tan)
	(_code 6b693f6b3a3d3f7d69697b31396c6b6d686c6b6d68)
	(_ent
		(_time 1481295507829)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1 ((_dto i 4 i 0)))))
		(_port (_int PC_next 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~122 0 10(_array -1 ((_dto i 4 i 0)))))
		(_port (_int PC 1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs (_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000050 55 8539          1481296481157 structure
(_unit VHDL (processor 0 5(structure 0 9))
	(_version vc6)
	(_time 1481296481158 2016.12.09 10:14:41)
	(_source (\./../src/Processor.vhd\))
	(_parameters tan)
	(_code 7b792f7b2b2c796d707f6e20297c787d2d7c797c7b)
	(_ent
		(_time 1481066017541)
	)
	(_comp
		(PC
			(_object
				(_port (_int clk -1 0 15(_ent (_in))))
				(_port (_int PC_next 0 0 16(_ent (_in))))
				(_port (_int PC 1 0 17(_ent (_out))))
			)
		)
		(PC_increment
			(_object
				(_port (_int PC 2 0 23(_ent (_in))))
				(_port (_int PC_next 3 0 24(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port (_int PC 16 0 70(_ent (_in))))
				(_port (_int clk -1 0 71(_ent (_in))))
				(_port (_int Data 17 0 72(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port (_int S 7 0 38(_ent (_in))))
				(_port (_int MemRead -1 0 39(_ent (_out))))
				(_port (_int MemToReg -1 0 39(_ent (_out))))
				(_port (_int MemWrite -1 0 39(_ent (_out))))
				(_port (_int ALUsource -1 0 39(_ent (_out))))
				(_port (_int RegWrite -1 0 39(_ent (_out))))
				(_port (_int ALUop 8 0 40(_ent (_out))))
			)
		)
		(reg
			(_object
				(_port (_int clk -1 0 29(_ent (_in))))
				(_port (_int regWrite -1 0 29(_ent (_in))))
				(_port (_int WriteData 4 0 30(_ent (_in))))
				(_port (_int WriteRegister 5 0 31(_ent (_in))))
				(_port (_int Reg1 5 0 31(_ent (_in))))
				(_port (_int Reg2 5 0 31(_ent (_in))))
				(_port (_int Reg1Data 6 0 32(_ent (_out))))
				(_port (_int Reg2Data 6 0 32(_ent (_out))))
			)
		)
		(SignExtend
			(_object
				(_port (_int input 11 0 54(_ent (_in))))
				(_port (_int output 12 0 55(_ent (_out))))
			)
		)
		(Multiplexer_2to1_by16
			(_object
				(_port (_int D0 9 0 46(_ent (_in))))
				(_port (_int D1 9 0 46(_ent (_in))))
				(_port (_int Control -1 0 47(_ent (_in))))
				(_port (_int F 10 0 48(_ent (_out))))
			)
		)
		(ALU_16
			(_object
				(_port (_int A 13 0 61(_ent (_in))))
				(_port (_int B 13 0 61(_ent (_in))))
				(_port (_int R 14 0 62(_ent (_out))))
				(_port (_int S0 -1 0 63(_ent (_in))))
				(_port (_int S1 -1 0 63(_ent (_in))))
				(_port (_int S2 -1 0 63(_ent (_in))))
				(_port (_int Status 15 0 64(_ent (_out))))
			)
		)
		(RAM
			(_object
				(_port (_int clk -1 0 78(_ent (_in))))
				(_port (_int WE -1 0 79(_ent (_in))))
				(_port (_int address 18 0 80(_ent (_in))))
				(_port (_int DataIn 19 0 81(_ent (_in))))
				(_port (_int DataOut 20 0 82(_ent (_out))))
			)
		)
	)
	(_inst PCount 0 112(_comp PC)
		(_port
			((clk)(clk))
			((PC_next)(PC_next))
			((PC)(ProgramCounter))
		)
		(_use (_ent . PC)
		)
	)
	(_inst PCI 0 114(_comp PC_increment)
		(_port
			((PC)(ProgramCounter))
			((PC_next)(PC_next))
		)
		(_use (_ent . PC_increment)
		)
	)
	(_inst IM 0 116(_comp InstructionMemory)
		(_port
			((PC)(ProgramCounter))
			((clk)(clk))
			((Data)(instr))
		)
		(_use (_ent . InstructionMemory)
		)
	)
	(_inst CU 0 118(_comp ControlUnit)
		(_port
			((S)(opcode))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemWrite)(MemWrite))
			((ALUsource)(ALUsource))
			((RegWrite)(RegWrite))
			((ALUop)(ALUop))
		)
		(_use (_ent . ControlUnit)
		)
	)
	(_inst RF 0 120(_comp reg)
		(_port
			((clk)(clk))
			((regWrite)(RegWrite))
			((WriteData)(RegWriteData))
			((WriteRegister)(b))
			((Reg1)(c))
			((Reg2)(a))
			((Reg1Data)(regFileDataOut1))
			((Reg2Data)(regFileDataOut2))
		)
		(_use (_ent . reg)
		)
	)
	(_inst SE 0 122(_comp SignExtend)
		(_port
			((input)(value))
			((output)(SignExtendedValue))
		)
		(_use (_ent . SignExtend)
		)
	)
	(_inst ALUSM 0 124(_comp Multiplexer_2to1_by16)
		(_port
			((D0)(regFileDataOut2))
			((D1)(SignExtendedValue))
			((Control)(ALUsource))
			((F)(ALUinputB))
		)
		(_use (_ent . Multiplexer_2to1_by16)
		)
	)
	(_inst ALU 0 126(_comp ALU_16)
		(_port
			((A)(regFileDataOut1))
			((B)(ALUinputB))
			((R)(ALUresult))
			((S0)(ALUop(0)))
			((S1)(ALUop(1)))
			((S2)(ALUop(2)))
			((Status)(ALUstatus))
		)
		(_use (_ent . ALU_16)
		)
	)
	(_inst DM 0 128(_comp RAM)
		(_port
			((clk)(clk))
			((WE)(RegWrite))
			((address)(ALUresult))
			((DataIn)(regFileDataOut2))
			((DataOut)(DMresult))
		)
		(_use (_ent . RAM)
		)
	)
	(_inst MtRM 0 130(_comp Multiplexer_2to1_by16)
		(_port
			((D0)(ALUresult))
			((D1)(DMresult))
			((Control)(MemToReg))
			((F)(RegWriteData))
		)
		(_use (_ent . Multiplexer_2to1_by16)
		)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 17(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 23(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 24(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 32(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2}~13 0 38(_array -1 ((_to i 0 i 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 46(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 48(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 55(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 61(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 62(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 64(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 70(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 72(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 80(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 81(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 82(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 89(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int readReg1 21 0 89(_arch(_uni))))
		(_sig (_int readReg2 21 0 89(_arch(_uni))))
		(_sig (_int dataIn 21 0 89(_arch(_uni))))
		(_sig (_int instr 21 0 89(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 91(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ALUop 22 0 91(_arch(_uni))))
		(_sig (_int ALUstatus 22 0 91(_arch(_uni))))
		(_sig (_int MemRead -1 0 92(_arch(_uni))))
		(_sig (_int MemToReg -1 0 92(_arch(_uni))))
		(_sig (_int MemWrite -1 0 92(_arch(_uni))))
		(_sig (_int ALUsource -1 0 92(_arch(_uni))))
		(_sig (_int RegWrite -1 0 92(_arch(_uni))))
		(_sig (_int SignExtendedValue 21 0 93(_arch(_uni))))
		(_sig (_int regFileDataOut1 21 0 93(_arch(_uni))))
		(_sig (_int regFileDataOut2 21 0 93(_arch(_uni))))
		(_sig (_int ALUinputB 21 0 93(_arch(_uni))))
		(_sig (_int RegWriteData 21 0 93(_arch(_uni))))
		(_sig (_int ALUresult 21 0 93(_arch(_uni))))
		(_sig (_int DMresult 21 0 93(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 94(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int ProgramCounter 23 0 94(_arch(_uni))))
		(_sig (_int PC_next 23 0 94(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 99(_array -1 ((_dto i 2 i 0)))))
		(_sig (_alias opcode 24 0 99(_arch(4(d_14_12)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1340 0 102(_array -1 ((_dto i 3 i 0)))))
		(_sig (_alias c 25 0 102(_arch(4(d_11_8)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 103(_array -1 ((_dto i 3 i 0)))))
		(_sig (_alias a 26 0 103(_arch(4(d_7_4)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 104(_array -1 ((_dto i 3 i 0)))))
		(_sig (_alias b 27 0 104(_arch(4(d_3_0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1347 0 107(_array -1 ((_dto i 3 i 0)))))
		(_sig (_alias d 28 0 107(_arch(4(d_11_8)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1350 0 108(_array -1 ((_dto i 7 i 0)))))
		(_sig (_alias value 29 0 108(_arch(4(d_7_0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 2146          1481297436909 TB_ARCHITECTURE
(_unit VHDL (ram_tb 0 7(tb_architecture 0 10))
	(_version vc6)
	(_time 1481297436910 2016.12.09 10:30:36)
	(_source (\./../src/TestBench/ram_TB.vhd\))
	(_parameters tan)
	(_code e1b0e1b2e1b6e1f4b3e1f5bbb2e6e3e7e0e7b5e4b7)
	(_ent
		(_time 1481297428169)
	)
	(_comp
		(RAM
			(_object
				(_port (_int clk -1 0 31(_ent (_in))))
				(_port (_int WE -1 0 32(_ent (_in))))
				(_port (_int address 0 0 33(_ent (_in))))
				(_port (_int DataIn 1 0 34(_ent (_in))))
				(_port (_int DataOut 2 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp RAM)
		(_port
			((clk)(clk))
			((WE)(WE))
			((address)(address))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_ent . RAM)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 33(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 35(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int clk -1 0 39(_arch(_uni((i 2)))(_event)(_param_out))))
		(_sig (_int WE -1 0 40(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int address 3 0 41(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataIn 3 0 42(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataOut 3 0 44(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__50(_arch 0 0 50(_procedure_call (_trgt(0))(_mon))))
			(line__53(_arch 1 0 53(_prcs (_simple))))
		)
		(_subprogram
			(_int clk_gen 2 0 12(_arch(_proc)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.REAL (1 REAL)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1600875619 1767992432 1210071662 543713129 1701669236 544434464 1869768058 1769218107 1914725741 1819243365 1869182069 1869881454 1918987296 1713399143 1713402479 1970365810 2036559461)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 386 0 testbench_for_ram
(_configuration VHDL (testbench_for_ram 0 74 (ram_tb))
	(_version vc6)
	(_time 1481297436915 2016.12.09 10:30:36)
	(_source (\./../src/TestBench/ram_TB.vhd\))
	(_parameters tan)
	(_code f0a1f6a0f5a6a7e7f4f1e2aaa4f6a5f6f3f6f8f5a6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . RAM behavioral
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2441          1481297717064 TB_ARCHITECTURE
(_unit VHDL (ram_tb 0 7(tb_architecture 0 10))
	(_version vc6)
	(_time 1481297717065 2016.12.09 10:35:17)
	(_source (\./../src/TestBench/ram_TB.vhd\))
	(_parameters tan)
	(_code 3d393638686a3d286f3329676e3a3f3b3c3b69386b)
	(_ent
		(_time 1481297428169)
	)
	(_comp
		(RAM
			(_object
				(_port (_int clk -1 0 31(_ent (_in))))
				(_port (_int WE -1 0 32(_ent (_in))))
				(_port (_int address 0 0 33(_ent (_in))))
				(_port (_int DataIn 1 0 34(_ent (_in))))
				(_port (_int DataOut 2 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 63(_comp RAM)
		(_port
			((clk)(clk))
			((WE)(WE))
			((address)(address))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_ent . RAM)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 33(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 35(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int clk -1 0 39(_arch(_uni((i 2)))(_event)(_param_out))))
		(_sig (_int WE -1 0 40(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int address 3 0 41(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataIn 3 0 42(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataOut 3 0 44(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__50(_arch 0 0 50(_procedure_call (_trgt(0))(_mon))))
			(line__53(_arch 1 0 53(_prcs (_trgt(1)(2))(_sens(0)(2))(_dssslsensitivity 1)(_mon))))
		)
		(_subprogram
			(_int clk_gen 2 0 12(_arch(_proc)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.REAL (1 REAL)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1600875619 1767992432 1210071662 543713129 1701669236 544434464 1869768058 1769218107 1914725741 1819243365 1869182069 1869881454 1918987296 1713399143 1713402479 1970365810 2036559461)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 386 0 testbench_for_ram
(_configuration VHDL (testbench_for_ram 0 76 (ram_tb))
	(_version vc6)
	(_time 1481297717069 2016.12.09 10:35:17)
	(_source (\./../src/TestBench/ram_TB.vhd\))
	(_parameters tan)
	(_code 4c48414e1a1a1b5b484d5e16184a194a4f4a44491a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . RAM behavioral
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2447          1481297803866 TB_ARCHITECTURE
(_unit VHDL (ram_tb 0 7(tb_architecture 0 10))
	(_version vc6)
	(_time 1481297803867 2016.12.09 10:36:43)
	(_source (\./../src/TestBench/ram_TB.vhd\))
	(_parameters tan)
	(_code 5956085a510e594c0b0f4d030a5e5b5f585f0d5c0f)
	(_ent
		(_time 1481297428169)
	)
	(_comp
		(RAM
			(_object
				(_port (_int clk -1 0 31(_ent (_in))))
				(_port (_int WE -1 0 32(_ent (_in))))
				(_port (_int address 0 0 33(_ent (_in))))
				(_port (_int DataIn 1 0 34(_ent (_in))))
				(_port (_int DataOut 2 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 64(_comp RAM)
		(_port
			((clk)(clk))
			((WE)(WE))
			((address)(address))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_ent . RAM)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 33(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 35(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int clk -1 0 39(_arch(_uni((i 2)))(_event)(_param_out))))
		(_sig (_int WE -1 0 40(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int address 3 0 41(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataIn 3 0 42(_arch(_uni(_string \"1000000000000000"\)))))
		(_sig (_int DataOut 3 0 44(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__50(_arch 0 0 50(_procedure_call (_trgt(0))(_mon))))
			(line__53(_arch 1 0 53(_prcs (_trgt(1)(2)(3))(_sens(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_subprogram
			(_int clk_gen 2 0 12(_arch(_proc)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.REAL (1 REAL)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1600875619 1767992432 1210071662 543713129 1701669236 544434464 1869768058 1769218107 1914725741 1819243365 1869182069 1869881454 1918987296 1713399143 1713402479 1970365810 2036559461)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 386 0 testbench_for_ram
(_configuration VHDL (testbench_for_ram 0 77 (ram_tb))
	(_version vc6)
	(_time 1481297803872 2016.12.09 10:36:43)
	(_source (\./../src/TestBench/ram_TB.vhd\))
	(_parameters tan)
	(_code 59560e5a550f0e4e5d584b030d5f0c5f5a5f515c0f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . RAM behavioral
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 717           1481297974655 Structural
(_unit VHDL (halfadder 0 6(structural 0 13))
	(_version vc6)
	(_time 1481297974656 2016.12.09 10:39:34)
	(_source (\./../src/HalfAdder.vhd\))
	(_parameters tan)
	(_code 77737876712070617070662d22717371727075717f)
	(_ent
		(_time 1481295217177)
	)
	(_object
		(_port (_int A -1 0 8(_ent(_in))))
		(_port (_int B -1 0 8(_ent(_in))))
		(_port (_int S -1 0 9(_ent(_out))))
		(_port (_int C -1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(2))(_sens(0)(1)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 2 -1)
)
I 000051 55 1343          1481297974681 Structural
(_unit VHDL (fulladder 0 6(structural 0 14))
	(_version vc6)
	(_time 1481297974682 2016.12.09 10:39:34)
	(_source (\./../src/FullAdder.vhd\))
	(_parameters tan)
	(_code 9692979895c19180c4c387ccc39092909391949090)
	(_ent
		(_time 1481295217266)
	)
	(_comp
		(HalfAdder
			(_object
				(_port (_int A -1 0 19(_ent (_in))))
				(_port (_int B -1 0 19(_ent (_in))))
				(_port (_int S -1 0 20(_ent (_out))))
				(_port (_int C -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst HA1 0 26(_comp HalfAdder)
		(_port
			((A)(A))
			((B)(B))
			((S)(s1))
			((C)(c1))
		)
		(_use (_ent . HalfAdder)
		)
	)
	(_inst HA2 0 27(_comp HalfAdder)
		(_port
			((A)(Cin))
			((B)(s1))
			((S)(S))
			((C)(c2))
		)
		(_use (_ent . HalfAdder)
		)
	)
	(_object
		(_port (_int A -1 0 8(_ent(_in))))
		(_port (_int B -1 0 8(_ent(_in))))
		(_port (_int Cin -1 0 8(_ent(_in))))
		(_port (_int S -1 0 9(_ent(_out))))
		(_port (_int Cout -1 0 9(_ent(_out))))
		(_sig (_int s1 -1 0 15(_arch(_uni((i 2))))))
		(_sig (_int c1 -1 0 15(_arch(_uni((i 2))))))
		(_sig (_int c2 -1 0 15(_arch(_uni((i 2))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment (_trgt(4))(_sens(6)(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 1 -1)
)
I 000051 55 2184          1481297974703 Structural
(_unit VHDL (adder_16 0 6(structural 0 14))
	(_version vc6)
	(_time 1481297974704 2016.12.09 10:39:34)
	(_source (\./../src/Adder_16.vhd\))
	(_parameters tan)
	(_code a5a1a3f2a4f2f5b3a2f1b7fca2a6a4a6a3a3a4a3a1)
	(_ent
		(_time 1481295217296)
	)
	(_comp
		(HalfAdder
			(_object
				(_port (_int A -1 0 18(_ent (_in))))
				(_port (_int B -1 0 18(_ent (_in))))
				(_port (_int S -1 0 19(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_out))))
			)
		)
		(FullAdder
			(_object
				(_port (_int A -1 0 25(_ent (_in))))
				(_port (_int B -1 0 25(_ent (_in))))
				(_port (_int Cin -1 0 25(_ent (_in))))
				(_port (_int S -1 0 26(_ent (_out))))
				(_port (_int Cout -1 0 26(_ent (_out))))
			)
		)
	)
	(_generate AdderGenerate 0 34(_for 3 )
		(_generate HA 0 35(_if 1)
			(_inst LowerBit 0 36(_comp HalfAdder)
				(_port
					((A)(A(_object 0)))
					((B)(B(_object 0)))
					((S)(S(_object 0)))
					((C)(CarryBit(_object 0)))
				)
				(_use (_ent . HalfAdder)
				)
			)
		)
		(_generate FA 0 38(_if 2)
			(_inst UpperBit 0 39(_comp FullAdder)
				(_port
					((A)(A(_object 0)))
					((B)(B(_object 0)))
					((Cin)(CarryBit(_index 3)))
					((S)(S(_object 0)))
					((Cout)(CarryBit(_object 0)))
				)
				(_use (_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst (_int I 3 0 34(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int S 1 0 9(_ent(_out))))
		(_port (_int Cout -1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CarryBit 2 0 30(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 34(_scalar (_to i 0 i 15))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment (_alias((Cout)(CarryBit(15))))(_simpleassign BUF)(_trgt(3))(_sens(4(15))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 4 -1)
)
I 000051 55 2186          1481297974727 Structural
(_unit VHDL (subtractor_16 0 6(structural 0 14))
	(_version vc6)
	(_time 1481297974728 2016.12.09 10:39:34)
	(_source (\./../src/Subtractor_16.vhd\))
	(_parameters tan)
	(_code c5c0c191c59293d2c3cad79f95c3c6c2c1c393c2c7)
	(_ent
		(_time 1481295217328)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int A -1 0 18(_ent (_in))))
				(_port (_int B -1 0 18(_ent (_in))))
				(_port (_int Cin -1 0 18(_ent (_in))))
				(_port (_int S -1 0 19(_ent (_out))))
				(_port (_int Cout -1 0 19(_ent (_out))))
			)
		)
	)
	(_generate AdderGenerate 0 30(_for 3 )
		(_generate ZA 0 31(_if 2)
			(_inst LowerBit 0 32(_comp FullAdder)
				(_port
					((A)(A(_object 0)))
					((B)(notB(_object 0)))
					((Cin)((i 3)))
					((S)(S(_object 0)))
					((Cout)(CarryBit(_object 0)))
				)
				(_use (_ent . FullAdder)
					(_port
						((A)(A))
						((B)(B))
						((Cin)(Cin))
						((S)(S))
						((Cout)(Cout))
					)
				)
			)
		)
		(_generate FA 0 34(_if 3)
			(_inst UpperBit 0 35(_comp FullAdder)
				(_port
					((A)(A(_object 0)))
					((B)(notB(_object 0)))
					((Cin)(CarryBit(_index 4)))
					((S)(S(_object 0)))
					((Cout)(CarryBit(_object 0)))
				)
				(_use (_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst (_int I 3 0 30(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int S 1 0 9(_ent(_out))))
		(_port (_int SignBit -1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CarryBit 2 0 23(_arch(_uni))))
		(_sig (_int notB 2 0 23(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 30(_scalar (_to i 0 i 15))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment (_trgt(5))(_sens(1)))))
			(line__40(_arch 1 0 40(_assignment (_trgt(3))(_sens(4(15))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 5 -1)
)
I 000051 55 1384          1481297974749 Behavioral
(_unit VHDL (multiplier_16 0 7(behavioral 0 15))
	(_version vc6)
	(_time 1481297974750 2016.12.09 10:39:34)
	(_source (\./../src/Multiplier_16.vhd\))
	(_parameters tan)
	(_code d4d08787d583d3c3d186cd8f85d287d2ddd2d1d3d6)
	(_ent
		(_time 1481295217377)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 9(_ent(_in))))
		(_port (_int B 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int S 1 0 10(_ent(_out))))
		(_port (_int overflow -1 0 11(_ent(_out((i 2))))))
		(_type (_int ~SIGNED{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int product 2 0 17(_arch(_uni))))
		(_sig (_int TooBig 2 0 18(_arch(_uni(_string \"00000000000000010000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment (_trgt(4))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment (_trgt(3))(_sens(4)(5))(_mon))))
			(line__29(_arch 2 0 29(_assignment (_alias((S)(product(d_15_0))))(_trgt(2))(_sens(4(d_15_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (1 SIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1009          1481297974771 Structural
(_unit VHDL (multiplexer_8to1 0 6(structural 0 14))
	(_version vc6)
	(_time 1481297974772 2016.12.09 10:39:34)
	(_source (\./../src/Multiplexer_8to1.vhd\))
	(_parameters tan)
	(_code e4e0b7b6e5b3e3f3e1e5fdbfb5e2b7e2e1e3ece2e1)
	(_ent
		(_time 1481295217408)
	)
	(_object
		(_port (_int D0 -1 0 8(_ent(_in))))
		(_port (_int D1 -1 0 8(_ent(_in))))
		(_port (_int D2 -1 0 8(_ent(_in))))
		(_port (_int D3 -1 0 8(_ent(_in))))
		(_port (_int D4 -1 0 8(_ent(_in))))
		(_port (_int D5 -1 0 8(_ent(_in))))
		(_port (_int D6 -1 0 8(_ent(_in))))
		(_port (_int D7 -1 0 8(_ent(_in))))
		(_port (_int S0 -1 0 9(_ent(_in))))
		(_port (_int S1 -1 0 9(_ent(_in))))
		(_port (_int S2 -1 0 9(_ent(_in))))
		(_port (_int F -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(11))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 1 -1)
)
I 000051 55 2176          1481297974792 Structural
(_unit VHDL (multiplexer_8to1_by16 0 6(structural 0 14))
	(_version vc6)
	(_time 1481297974793 2016.12.09 10:39:34)
	(_source (\./../src/Multiplexer_8to1_by16.vhd\))
	(_parameters tan)
	(_code 03075f040554041406561a585205500506040b0506)
	(_ent
		(_time 1481295217442)
	)
	(_comp
		(Multiplexer_8to1
			(_object
				(_port (_int D0 -1 0 18(_ent (_in))))
				(_port (_int D1 -1 0 18(_ent (_in))))
				(_port (_int D2 -1 0 18(_ent (_in))))
				(_port (_int D3 -1 0 18(_ent (_in))))
				(_port (_int D4 -1 0 18(_ent (_in))))
				(_port (_int D5 -1 0 18(_ent (_in))))
				(_port (_int D6 -1 0 18(_ent (_in))))
				(_port (_int D7 -1 0 18(_ent (_in))))
				(_port (_int S0 -1 0 19(_ent (_in))))
				(_port (_int S1 -1 0 19(_ent (_in))))
				(_port (_int S2 -1 0 19(_ent (_in))))
				(_port (_int F -1 0 20(_ent (_out))))
			)
		)
	)
	(_generate muxGen 0 26(_for 2 )
		(_inst mux 0 27(_comp Multiplexer_8to1)
			(_port
				((D0)(D0(_object 0)))
				((D1)(D1(_object 0)))
				((D2)(D2(_object 0)))
				((D3)(D3(_object 0)))
				((D4)(D4(_object 0)))
				((D5)(D5(_object 0)))
				((D6)(D6(_object 0)))
				((D7)(D7(_object 0)))
				((S0)(S0))
				((S1)(S1))
				((S2)(S2))
				((F)(F(_object 0)))
			)
			(_use (_ent . Multiplexer_8to1)
			)
		)
		(_object
			(_cnst (_int I 2 0 26(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int D0 0 0 8(_ent(_in))))
		(_port (_int D1 0 0 8(_ent(_in))))
		(_port (_int D2 0 0 8(_ent(_in))))
		(_port (_int D3 0 0 8(_ent(_in))))
		(_port (_int D4 0 0 8(_ent(_in))))
		(_port (_int D5 0 0 8(_ent(_in))))
		(_port (_int D6 0 0 8(_ent(_in))))
		(_port (_int D7 0 0 8(_ent(_in))))
		(_port (_int S0 -1 0 9(_ent(_in))))
		(_port (_int S1 -1 0 9(_ent(_in))))
		(_port (_int S2 -1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int F 1 0 10(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 26(_scalar (_to i 0 i 15))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000051 55 5038          1481297974798 Structural
(_unit VHDL (alu_16 0 6(structural 0 15))
	(_version vc6)
	(_time 1481297974799 2016.12.09 10:39:34)
	(_source (\./../src/ALU_16.vhd\))
	(_parameters tan)
	(_code 03070a05535552165106125c540502055004060655)
	(_ent
		(_time 1481295217452)
	)
	(_comp
		(Adder_16
			(_object
				(_port (_int A 3 0 19(_ent (_in))))
				(_port (_int B 3 0 19(_ent (_in))))
				(_port (_int S 4 0 20(_ent (_out))))
				(_port (_int Cout -1 0 21(_ent (_out))))
			)
		)
		(Subtractor_16
			(_object
				(_port (_int A 5 0 27(_ent (_in))))
				(_port (_int B 5 0 27(_ent (_in))))
				(_port (_int S 6 0 28(_ent (_out))))
				(_port (_int SignBit -1 0 29(_ent (_out))))
			)
		)
		(Multiplier_16
			(_object
				(_port (_int A 7 0 35(_ent (_in))))
				(_port (_int B 7 0 35(_ent (_in))))
				(_port (_int S 8 0 36(_ent (_out))))
				(_port (_int overflow -1 0 37(_ent (_out))))
			)
		)
		(Multiplexer_8to1_by16
			(_object
				(_port (_int D0 9 0 43(_ent (_in))))
				(_port (_int D1 9 0 43(_ent (_in))))
				(_port (_int D2 9 0 43(_ent (_in))))
				(_port (_int D3 9 0 43(_ent (_in))))
				(_port (_int D4 9 0 43(_ent (_in))))
				(_port (_int D5 9 0 43(_ent (_in))))
				(_port (_int D6 9 0 43(_ent (_in))))
				(_port (_int D7 9 0 43(_ent (_in))))
				(_port (_int S0 -1 0 44(_ent (_in))))
				(_port (_int S1 -1 0 44(_ent (_in))))
				(_port (_int S2 -1 0 44(_ent (_in))))
				(_port (_int F 10 0 45(_ent (_out))))
			)
		)
	)
	(_inst adder 0 55(_comp Adder_16)
		(_port
			((A)(A))
			((B)(B))
			((S)(AdderResult))
			((Cout)(overflowAdd))
		)
		(_use (_ent . Adder_16)
		)
	)
	(_inst subtract 0 57(_comp Subtractor_16)
		(_port
			((A)(A))
			((B)(B))
			((S)(SubtractorResult))
			((SignBit)(negativeSub))
		)
		(_use (_ent . Subtractor_16)
		)
	)
	(_inst multiply 0 59(_comp Multiplier_16)
		(_port
			((A)(A))
			((B)(B))
			((S)(MultiplierResult))
			((overflow)(overflowMult))
		)
		(_use (_ent . Multiplier_16)
		)
	)
	(_inst mux 0 61(_comp Multiplexer_8to1_by16)
		(_port
			((D0)(AdderResult))
			((D1)(MultiplierResult))
			((D2)(A))
			((D3)(B))
			((D4)(SubtractorResult))
			((D5)(_string \"0000000000000000"\))
			((D6)(_string \"0000000000000000"\))
			((D7)(_string \"0000000000000000"\))
			((S0)(S0))
			((S1)(S1))
			((S2)(S2))
			((F)(Result))
		)
		(_use (_ent . Multiplexer_8to1_by16)
			(_port
				((D0)(D0))
				((D1)(D1))
				((D2)(D2))
				((D3)(D3))
				((D4)(D4))
				((D5)(D5))
				((D6)(D6))
				((D7)(D7))
				((S0)(S0))
				((S1)(S1))
				((S2)(S2))
				((F)(F))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int R 1 0 9(_ent(_out))))
		(_port (_int S0 -1 0 10(_ent(_in))))
		(_port (_int S1 -1 0 10(_ent(_in))))
		(_port (_int S2 -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Status 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 27(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 28(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 35(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 36(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 43(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 45(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 49(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int AdderResult 11 0 49(_arch(_uni))))
		(_sig (_int SubtractorResult 11 0 49(_arch(_uni))))
		(_sig (_int MultiplierResult 11 0 49(_arch(_uni))))
		(_sig (_int Result 11 0 49(_arch(_uni))))
		(_sig (_int overflowAdd -1 0 50(_arch(_uni))))
		(_sig (_int overflowMult -1 0 50(_arch(_uni))))
		(_sig (_int negativeSub -1 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 51(_array -1 ((_dto i 15 i 0)))))
		(_cnst (_int zeros 12 0 51(_arch(_string \"0000000000000000"\))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment (_trgt(6(0)))(_sens(3)(4)(5)(10(15))(13)))))
			(line__65(_arch 1 0 65(_assignment (_trgt(6(1)))(_sens(10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))(10(8))(10(9))(10(10))(10(11))(10(12))(10(13))(10(14))(10(15))))))
			(line__67(_arch 2 0 67(_assignment (_trgt(6(2)))(_sens(3)(4)(5)(11)(12)))))
			(line__69(_arch 3 0 69(_assignment (_alias((R)(Result)))(_trgt(2))(_sens(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 4 -1)
)
I 000051 55 676           1481297974820 Structural
(_unit VHDL (multiplexer_2to1 0 6(structural 0 14))
	(_version vc6)
	(_time 1481297974821 2016.12.09 10:39:34)
	(_source (\./../src/Multiplexer_2to1.vhd\))
	(_parameters tan)
	(_code 22267e272575253527253b797324712427252a2427)
	(_ent
		(_time 1481066863525)
	)
	(_object
		(_port (_int D0 -1 0 8(_ent(_in))))
		(_port (_int D1 -1 0 8(_ent(_in))))
		(_port (_int Control -1 0 9(_ent(_in))))
		(_port (_int F -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 1 -1)
)
I 000051 55 1356          1481297974844 Structural
(_unit VHDL (multiplexer_2to1_by16 0 8(structural 0 16))
	(_version vc6)
	(_time 1481297974845 2016.12.09 10:39:34)
	(_source (\./../src/Multiplexer_2to1_by16.vhd\))
	(_parameters tan)
	(_code 32366e363565352537672b696334613437353a3437)
	(_ent
		(_time 1481066756631)
	)
	(_comp
		(Multiplexer_2to1
			(_object
				(_port (_int D0 -1 0 20(_ent (_in))))
				(_port (_int D1 -1 0 20(_ent (_in))))
				(_port (_int Control -1 0 21(_ent (_in))))
				(_port (_int F -1 0 22(_ent (_out))))
			)
		)
	)
	(_generate muxGen 0 28(_for 2 )
		(_inst mux 0 29(_comp Multiplexer_2to1)
			(_port
				((D0)(D0(_object 0)))
				((D1)(D1(_object 0)))
				((Control)(Control))
				((F)(F(_object 0)))
			)
			(_use (_ent . Multiplexer_2to1)
			)
		)
		(_object
			(_cnst (_int I 2 0 28(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int D0 0 0 10(_ent(_in))))
		(_port (_int D1 0 0 10(_ent(_in))))
		(_port (_int Control -1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int F 1 0 12(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 28(_scalar (_to i 0 i 15))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1580          1481297974871 behavioral
(_unit VHDL (reg 0 5(behavioral 0 13))
	(_version vc6)
	(_time 1481297974872 2016.12.09 10:39:34)
	(_source (\./../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 51545b52550602465205440b075653575457565653)
	(_ent
		(_time 1481295373732)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_port (_int regWrite -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1 ((_dto i 15 i 0)))))
		(_port (_int WriteData 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int WriteRegister 1 0 8(_ent(_in))))
		(_port (_int Reg1 1 0 8(_ent(_in))))
		(_port (_int Reg2 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Reg1Data 2 0 9(_ent(_out))))
		(_port (_int Reg2Data 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ram 0 14(_array 3 ((_to i 0 i 7)))))
		(_sig (_int regs 4 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_trgt(8))(_sens(0)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__26(_arch 1 0 26(_assignment (_trgt(6))(_sens(8)(4))(_mon))))
			(line__27(_arch 2 0 27(_assignment (_trgt(7))(_sens(8)(5))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 3 -1)
)
I 000051 55 1570          1481297974895 Behavioral
(_unit VHDL (instructionmemory 0 10(behavioral 0 18))
	(_version vc6)
	(_time 1481297974896 2016.12.09 10:39:34)
	(_source (\./../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 6165606135373676676e733a356762666567686737)
	(_ent
		(_time 1481295217559)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1 ((_dto i 4 i 0)))))
		(_port (_int PC 0 0 12(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Data 1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int t_MemArray 0 21(_array 2 ((_dto i 14 i 0)))))
		(_cnst (_int Mem 3 0 23(_prcs 0(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_simple)(_trgt(2))(_sens(1))(_mon)(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1567          1481297974915 behavioral
(_unit VHDL (ram 0 8(behavioral 0 18))
	(_version vc6)
	(_time 1481297974916 2016.12.09 10:39:34)
	(_source (\./../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 80858a8e81d78097808491da858782868186d48782)
	(_ent
		(_time 1480879967167)
	)
	(_object
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_port (_int WE -1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int address 0 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13(_array -1 ((_dto i 15 i 0)))))
		(_port (_int DataIn 1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~124 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int DataOut 2 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ram_type 0 20(_array 3 ((_to i 0 i 255)))))
		(_sig (_int memory 4 0 21(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 22(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int read_address 5 0 22(_arch(_uni))))
		(_prcs
			(RamProc(_arch 0 0 26(_prcs (_trgt(5)(6))(_sens(0)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__36(_arch 1 0 36(_assignment (_trgt(4))(_sens(5)(6))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 2 -1)
)
I 000051 55 1568          1481297974937 Structural
(_unit VHDL (controlunit 0 34(structural 0 42))
	(_version vc6)
	(_time 1481297974938 2016.12.09 10:39:34)
	(_source (\./../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code 90949b9fc6c7918795c382ca9796c3979596c59699)
	(_ent
		(_time 1481063982473)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2}~12 0 36(_array -1 ((_to i 0 i 2)))))
		(_port (_int S 0 0 36(_ent(_in))))
		(_port (_int MemRead -1 0 37(_ent(_out))))
		(_port (_int MemToReg -1 0 37(_ent(_out))))
		(_port (_int MemWrite -1 0 37(_ent(_out))))
		(_port (_int ALUsource -1 0 37(_ent(_out))))
		(_port (_int RegWrite -1 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 38(_array -1 ((_dto i 2 i 0)))))
		(_port (_int ALUop 1 0 38(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment (_trgt(6(2)))(_sens(0(2))(0(1))(0(0))))))
			(line__46(_arch 1 0 46(_assignment (_trgt(6(1)))(_sens(0(2))(0(0))(0(1))))))
			(line__47(_arch 2 0 47(_assignment (_trgt(6(0)))(_sens(0(1))(0(2))))))
			(line__49(_arch 3 0 49(_assignment (_trgt(4))(_sens(0(2))(0(0))(0(1))))))
			(line__51(_arch 4 0 51(_assignment (_trgt(5))(_sens(0(2))(0(1))))))
			(line__53(_arch 5 0 53(_assignment (_alias((MemRead)(S(2))))(_simpleassign BUF)(_trgt(1))(_sens(0(2))))))
			(line__55(_arch 6 0 55(_assignment (_trgt(2))(_sens(0(2))(0(1))(0(0))))))
			(line__57(_arch 7 0 57(_assignment (_trgt(3))(_sens(0(2))(0(1))(0(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 8 -1)
)
I 000051 55 1613          1481297974959 Structural
(_unit VHDL (signextend 0 6(structural 0 13))
	(_version vc6)
	(_time 1481297974960 2016.12.09 10:39:34)
	(_source (\./../src/SignExtend.vhd\))
	(_parameters tan)
	(_code 9f9a9490c0c8cc89cb9e8ac4c6989b999a99ca999b)
	(_ent
		(_time 1481067528370)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int input 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int output 1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_alias((output(d_7_0))(input(d_7_0))))(_trgt(1(d_7_0)))(_sens(0(d_7_0))))))
			(line__16(_arch 1 0 16(_assignment (_alias((output(8))(input(7))))(_trgt(1(8)))(_sens(0(7))))))
			(line__17(_arch 2 0 17(_assignment (_alias((output(9))(input(7))))(_trgt(1(9)))(_sens(0(7))))))
			(line__18(_arch 3 0 18(_assignment (_alias((output(10))(input(7))))(_trgt(1(10)))(_sens(0(7))))))
			(line__19(_arch 4 0 19(_assignment (_alias((output(11))(input(7))))(_trgt(1(11)))(_sens(0(7))))))
			(line__20(_arch 5 0 20(_assignment (_alias((output(12))(input(7))))(_trgt(1(12)))(_sens(0(7))))))
			(line__21(_arch 6 0 21(_assignment (_alias((output(13))(input(7))))(_trgt(1(13)))(_sens(0(7))))))
			(line__22(_arch 7 0 22(_assignment (_alias((output(14))(input(7))))(_trgt(1(14)))(_sens(0(7))))))
			(line__23(_arch 8 0 23(_assignment (_alias((output(15))(input(7))))(_trgt(1(15)))(_sens(0(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 9 -1)
)
I 000051 55 1027          1481297974980 Behavioral
(_unit VHDL (pc_increment 0 7(behavioral 0 14))
	(_version vc6)
	(_time 1481297974981 2016.12.09 10:39:34)
	(_source (\./../src/PC_increment.vhd\))
	(_parameters tan)
	(_code bfbab7ebeaebbda9b7b9fae5edb8bdb9bab9ebb9ba)
	(_ent
		(_time 1481295507797)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1 ((_dto i 4 i 0)))))
		(_port (_int PC 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~122 0 10(_array -1 ((_dto i 4 i 0)))))
		(_port (_int PC_next 1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(1))(_sens(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
I 000051 55 877           1481297975000 Behavioral
(_unit VHDL (pc 0 6(behavioral 0 14))
	(_version vc6)
	(_time 1481297975001 2016.12.09 10:39:34)
	(_source (\./../src/ProgramCounter.vhd\))
	(_parameters tan)
	(_code cecbc69b98989ad8ccccde949cc9cec8cdc9cec8cd)
	(_ent
		(_time 1481295507829)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1 ((_dto i 4 i 0)))))
		(_port (_int PC_next 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~122 0 10(_array -1 ((_dto i 4 i 0)))))
		(_port (_int PC 1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs (_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000050 55 8539          1481297975022 structure
(_unit VHDL (processor 0 5(structure 0 9))
	(_version vc6)
	(_time 1481297975023 2016.12.09 10:39:35)
	(_source (\./../src/Processor.vhd\))
	(_parameters tan)
	(_code eeebe6bcb9b9ecf8e5eafbb5bce9ede8b8e9ece9ee)
	(_ent
		(_time 1481066017541)
	)
	(_comp
		(PC
			(_object
				(_port (_int clk -1 0 15(_ent (_in))))
				(_port (_int PC_next 0 0 16(_ent (_in))))
				(_port (_int PC 1 0 17(_ent (_out))))
			)
		)
		(PC_increment
			(_object
				(_port (_int PC 2 0 23(_ent (_in))))
				(_port (_int PC_next 3 0 24(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port (_int PC 16 0 70(_ent (_in))))
				(_port (_int clk -1 0 71(_ent (_in))))
				(_port (_int Data 17 0 72(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port (_int S 7 0 38(_ent (_in))))
				(_port (_int MemRead -1 0 39(_ent (_out))))
				(_port (_int MemToReg -1 0 39(_ent (_out))))
				(_port (_int MemWrite -1 0 39(_ent (_out))))
				(_port (_int ALUsource -1 0 39(_ent (_out))))
				(_port (_int RegWrite -1 0 39(_ent (_out))))
				(_port (_int ALUop 8 0 40(_ent (_out))))
			)
		)
		(reg
			(_object
				(_port (_int clk -1 0 29(_ent (_in))))
				(_port (_int regWrite -1 0 29(_ent (_in))))
				(_port (_int WriteData 4 0 30(_ent (_in))))
				(_port (_int WriteRegister 5 0 31(_ent (_in))))
				(_port (_int Reg1 5 0 31(_ent (_in))))
				(_port (_int Reg2 5 0 31(_ent (_in))))
				(_port (_int Reg1Data 6 0 32(_ent (_out))))
				(_port (_int Reg2Data 6 0 32(_ent (_out))))
			)
		)
		(SignExtend
			(_object
				(_port (_int input 11 0 54(_ent (_in))))
				(_port (_int output 12 0 55(_ent (_out))))
			)
		)
		(Multiplexer_2to1_by16
			(_object
				(_port (_int D0 9 0 46(_ent (_in))))
				(_port (_int D1 9 0 46(_ent (_in))))
				(_port (_int Control -1 0 47(_ent (_in))))
				(_port (_int F 10 0 48(_ent (_out))))
			)
		)
		(ALU_16
			(_object
				(_port (_int A 13 0 61(_ent (_in))))
				(_port (_int B 13 0 61(_ent (_in))))
				(_port (_int R 14 0 62(_ent (_out))))
				(_port (_int S0 -1 0 63(_ent (_in))))
				(_port (_int S1 -1 0 63(_ent (_in))))
				(_port (_int S2 -1 0 63(_ent (_in))))
				(_port (_int Status 15 0 64(_ent (_out))))
			)
		)
		(RAM
			(_object
				(_port (_int clk -1 0 78(_ent (_in))))
				(_port (_int WE -1 0 79(_ent (_in))))
				(_port (_int address 18 0 80(_ent (_in))))
				(_port (_int DataIn 19 0 81(_ent (_in))))
				(_port (_int DataOut 20 0 82(_ent (_out))))
			)
		)
	)
	(_inst PCount 0 112(_comp PC)
		(_port
			((clk)(clk))
			((PC_next)(PC_next))
			((PC)(ProgramCounter))
		)
		(_use (_ent . PC)
		)
	)
	(_inst PCI 0 114(_comp PC_increment)
		(_port
			((PC)(ProgramCounter))
			((PC_next)(PC_next))
		)
		(_use (_ent . PC_increment)
		)
	)
	(_inst IM 0 116(_comp InstructionMemory)
		(_port
			((PC)(ProgramCounter))
			((clk)(clk))
			((Data)(instr))
		)
		(_use (_ent . InstructionMemory)
		)
	)
	(_inst CU 0 118(_comp ControlUnit)
		(_port
			((S)(opcode))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemWrite)(MemWrite))
			((ALUsource)(ALUsource))
			((RegWrite)(RegWrite))
			((ALUop)(ALUop))
		)
		(_use (_ent . ControlUnit)
		)
	)
	(_inst RF 0 120(_comp reg)
		(_port
			((clk)(clk))
			((regWrite)(RegWrite))
			((WriteData)(RegWriteData))
			((WriteRegister)(b))
			((Reg1)(c))
			((Reg2)(a))
			((Reg1Data)(regFileDataOut1))
			((Reg2Data)(regFileDataOut2))
		)
		(_use (_ent . reg)
		)
	)
	(_inst SE 0 122(_comp SignExtend)
		(_port
			((input)(value))
			((output)(SignExtendedValue))
		)
		(_use (_ent . SignExtend)
		)
	)
	(_inst ALUSM 0 124(_comp Multiplexer_2to1_by16)
		(_port
			((D0)(regFileDataOut2))
			((D1)(SignExtendedValue))
			((Control)(ALUsource))
			((F)(ALUinputB))
		)
		(_use (_ent . Multiplexer_2to1_by16)
		)
	)
	(_inst ALU 0 126(_comp ALU_16)
		(_port
			((A)(regFileDataOut1))
			((B)(ALUinputB))
			((R)(ALUresult))
			((S0)(ALUop(0)))
			((S1)(ALUop(1)))
			((S2)(ALUop(2)))
			((Status)(ALUstatus))
		)
		(_use (_ent . ALU_16)
		)
	)
	(_inst DM 0 128(_comp RAM)
		(_port
			((clk)(clk))
			((WE)(RegWrite))
			((address)(ALUresult))
			((DataIn)(regFileDataOut2))
			((DataOut)(DMresult))
		)
		(_use (_ent . RAM)
		)
	)
	(_inst MtRM 0 130(_comp Multiplexer_2to1_by16)
		(_port
			((D0)(ALUresult))
			((D1)(DMresult))
			((Control)(MemToReg))
			((F)(RegWriteData))
		)
		(_use (_ent . Multiplexer_2to1_by16)
		)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 17(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 23(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 24(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 32(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2}~13 0 38(_array -1 ((_to i 0 i 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 46(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 48(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 55(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 61(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 62(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 64(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 70(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 72(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 80(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 81(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 82(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 89(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int readReg1 21 0 89(_arch(_uni))))
		(_sig (_int readReg2 21 0 89(_arch(_uni))))
		(_sig (_int dataIn 21 0 89(_arch(_uni))))
		(_sig (_int instr 21 0 89(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 91(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ALUop 22 0 91(_arch(_uni))))
		(_sig (_int ALUstatus 22 0 91(_arch(_uni))))
		(_sig (_int MemRead -1 0 92(_arch(_uni))))
		(_sig (_int MemToReg -1 0 92(_arch(_uni))))
		(_sig (_int MemWrite -1 0 92(_arch(_uni))))
		(_sig (_int ALUsource -1 0 92(_arch(_uni))))
		(_sig (_int RegWrite -1 0 92(_arch(_uni))))
		(_sig (_int SignExtendedValue 21 0 93(_arch(_uni))))
		(_sig (_int regFileDataOut1 21 0 93(_arch(_uni))))
		(_sig (_int regFileDataOut2 21 0 93(_arch(_uni))))
		(_sig (_int ALUinputB 21 0 93(_arch(_uni))))
		(_sig (_int RegWriteData 21 0 93(_arch(_uni))))
		(_sig (_int ALUresult 21 0 93(_arch(_uni))))
		(_sig (_int DMresult 21 0 93(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 94(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int ProgramCounter 23 0 94(_arch(_uni))))
		(_sig (_int PC_next 23 0 94(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 99(_array -1 ((_dto i 2 i 0)))))
		(_sig (_alias opcode 24 0 99(_arch(4(d_14_12)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1340 0 102(_array -1 ((_dto i 3 i 0)))))
		(_sig (_alias c 25 0 102(_arch(4(d_11_8)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 103(_array -1 ((_dto i 3 i 0)))))
		(_sig (_alias a 26 0 103(_arch(4(d_7_4)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 104(_array -1 ((_dto i 3 i 0)))))
		(_sig (_alias b 27 0 104(_arch(4(d_3_0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1347 0 107(_array -1 ((_dto i 3 i 0)))))
		(_sig (_alias d 28 0 107(_arch(4(d_11_8)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1350 0 108(_array -1 ((_dto i 7 i 0)))))
		(_sig (_alias value 29 0 108(_arch(4(d_7_0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 2519          1481297975032 TB_ARCHITECTURE
(_unit VHDL (ram_tb 0 7(tb_architecture 0 10))
	(_version vc6)
	(_time 1481297975033 2016.12.09 10:39:35)
	(_source (\./../src/TestBench/ram_TB.vhd\))
	(_parameters tan)
	(_code eeebe4bdbab9eefbbcb8fab4bde9ece8efe8baebb8)
	(_ent
		(_time 1481297428169)
	)
	(_comp
		(RAM
			(_object
				(_port (_int clk -1 0 31(_ent (_in))))
				(_port (_int WE -1 0 32(_ent (_in))))
				(_port (_int address 0 0 33(_ent (_in))))
				(_port (_int DataIn 1 0 34(_ent (_in))))
				(_port (_int DataOut 2 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 64(_comp RAM)
		(_port
			((clk)(clk))
			((WE)(WE))
			((address)(address))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_ent . RAM)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 33(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 35(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int clk -1 0 39(_arch(_uni((i 2)))(_event)(_param_out))))
		(_sig (_int WE -1 0 40(_arch(_uni((i 2)))(_param_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int address 3 0 41(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataIn 3 0 42(_arch(_uni(_string \"1000000000000000"\)))))
		(_sig (_int DataOut 3 0 44(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__50(_arch 0 0 50(_procedure_call (_trgt(0))(_mon))))
			(line__51(_arch 1 0 51(_procedure_call (_trgt(1))(_mon))))
			(line__54(_arch 2 0 54(_prcs (_trgt(2)(3))(_sens(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_subprogram
			(_int clk_gen 3 0 12(_arch(_proc)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.REAL (1 REAL)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1600875619 1767992432 1210071662 543713129 1701669236 544434464 1869768058 1769218107 1914725741 1819243365 1869182069 1869881454 1918987296 1713399143 1713402479 1970365810 2036559461)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000036 55 386 0 testbench_for_ram
(_configuration VHDL (testbench_for_ram 0 77 (ram_tb))
	(_version vc6)
	(_time 1481297975040 2016.12.09 10:39:35)
	(_source (\./../src/TestBench/ram_TB.vhd\))
	(_parameters tan)
	(_code fdf8f1adacabaaeaf9fcefa7a9fba8fbfefbf5f8ab)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . RAM behavioral
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1592          1481298097038 behavioral
(_unit VHDL (ram 0 8(behavioral 0 18))
	(_version vc6)
	(_time 1481298097039 2016.12.09 10:41:37)
	(_source (\./../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 8d8a8a83d8da8d9a8d899cd7888a8f8b8c8bd98a8f)
	(_ent
		(_time 1480879967167)
	)
	(_object
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_port (_int WE -1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int address 0 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13(_array -1 ((_dto i 15 i 0)))))
		(_port (_int DataIn 1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~124 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int DataOut 2 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ram_type 0 20(_array 3 ((_to i 0 i 255)))))
		(_sig (_int memory 4 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 22(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int read_address 5 0 22(_arch(_uni))))
		(_prcs
			(RamProc(_arch 0 0 26(_prcs (_trgt(5)(6))(_sens(0)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__36(_arch 1 0 36(_assignment (_trgt(4))(_sens(5)(6))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 2 -1)
)
I 000056 55 1651          1481298457218 TB_ARCHITECTURE
(_unit VHDL (instructionmemory_tb 0 7(tb_architecture 0 10))
	(_version vc6)
	(_time 1481298457219 2016.12.09 10:47:37)
	(_source (\./../src/TestBench/instructionmemory_TB.vhd\))
	(_parameters tan)
	(_code 79777478252f2e6e7e796b222d7f7a7e7d7f707f2f)
	(_ent
		(_time 1481298457215)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port (_int PC 0 0 31(_ent (_in))))
				(_port (_int clk -1 0 32(_ent (_in))))
				(_port (_int Data 1 0 33(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 47(_comp InstructionMemory)
		(_port
			((PC)(PC))
			((clk)(clk))
			((Data)(Data))
		)
		(_use (_ent . InstructionMemory)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 33(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 37(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int PC 2 0 37(_arch(_uni))))
		(_sig (_int clk -1 0 38(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Data 3 0 40(_arch(_uni))))
		(_subprogram
			(_int clk_gen 0 0 12(_arch(_proc)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.REAL (1 REAL)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1600875619 1767992432 1210071662 543713129 1701669236 544434464 1869768058 1769218107 1914725741 1819243365 1869182069 1869881454 1918987296 1713399143 1713402479 1970365810 2036559461)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 442 0 testbench_for_instructionmemory
(_configuration VHDL (testbench_for_instructionmemory 0 58 (instructionmemory_tb))
	(_version vc6)
	(_time 1481298457225 2016.12.09 10:47:37)
	(_source (\./../src/TestBench/instructionmemory_TB.vhd\))
	(_parameters tan)
	(_code 8986898785dfde9e8d889bd3dd8fdc8f8a8f818cdf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . InstructionMemory behavioral
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2181          1481298628055 TB_ARCHITECTURE
(_unit VHDL (instructionmemory_tb 0 7(tb_architecture 0 10))
	(_version vc6)
	(_time 1481298628056 2016.12.09 10:50:28)
	(_source (\./../src/TestBench/instructionmemory_TB.vhd\))
	(_parameters tan)
	(_code d5d28a87858382c2d5d0c78e81d3d6d2d1d3dcd383)
	(_ent
		(_time 1481298457214)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port (_int PC 0 0 31(_ent (_in))))
				(_port (_int clk -1 0 32(_ent (_in))))
				(_port (_int Data 1 0 33(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 58(_comp InstructionMemory)
		(_port
			((PC)(PC))
			((clk)(clk))
			((Data)(Data))
		)
		(_use (_ent . InstructionMemory)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 33(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 37(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int PC 2 0 37(_arch(_uni(_string \"00000"\)))))
		(_sig (_int clk -1 0 38(_arch(_uni((i 2)))(_event)(_param_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Data 3 0 40(_arch(_uni))))
		(_prcs
			(line__46(_arch 0 0 46(_procedure_call (_trgt(1))(_mon))))
			(line__49(_arch 1 0 49(_prcs (_trgt(0))(_sens(1)(0))(_dssslsensitivity 1)(_mon))))
		)
		(_subprogram
			(_int clk_gen 2 0 12(_arch(_proc)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.REAL (1 REAL)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1600875619 1767992432 1210071662 543713129 1701669236 544434464 1869768058 1769218107 1914725741 1819243365 1869182069 1869881454 1918987296 1713399143 1713402479 1970365810 2036559461)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000050 55 442 0 testbench_for_instructionmemory
(_configuration VHDL (testbench_for_instructionmemory 0 69 (instructionmemory_tb))
	(_version vc6)
	(_time 1481298628061 2016.12.09 10:50:28)
	(_source (\./../src/TestBench/instructionmemory_TB.vhd\))
	(_parameters tan)
	(_code d5d38787d58382c2d1d4c78f81d380d3d6d3ddd083)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . InstructionMemory behavioral
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1569          1481298862285 Behavioral
(_unit VHDL (instructionmemory 0 10(behavioral 0 18))
	(_version vc6)
	(_time 1481298862286 2016.12.09 10:54:22)
	(_source (\./../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code c094cb95959697d7c6cfd29b94c6c3c7c4c6c9c696)
	(_ent
		(_time 1481295217559)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1 ((_dto i 4 i 0)))))
		(_port (_int PC 0 0 12(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Data 1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int t_MemArray 0 21(_array 2 ((_to i 0 i 14)))))
		(_cnst (_int Mem 3 0 23(_prcs 0(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_simple)(_trgt(2))(_sens(1))(_mon)(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000056 55 2290          1481299882660 TB_ARCHITECTURE
(_unit VHDL (controlunit_tb 0 6(tb_architecture 0 9))
	(_version vc6)
	(_time 1481299882661 2016.12.09 11:11:22)
	(_source (\./../src/TestBench/controlunit_TB.vhd\))
	(_parameters tan)
	(_code 2c2e7a28297b2d3b2b7a3e762b2a7f2b292a792a25)
	(_ent
		(_time 1481299777976)
	)
	(_comp
		(ControlUnit
			(_object
				(_port (_int S 0 0 13(_ent (_in))))
				(_port (_int MemRead -1 0 14(_ent (_out))))
				(_port (_int MemToReg -1 0 15(_ent (_out))))
				(_port (_int MemWrite -1 0 16(_ent (_out))))
				(_port (_int ALUsource -1 0 17(_ent (_out))))
				(_port (_int RegWrite -1 0 18(_ent (_out))))
				(_port (_int ALUop 1 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 46(_comp ControlUnit)
		(_port
			((S)(S))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemWrite)(MemWrite))
			((ALUsource)(ALUsource))
			((RegWrite)(RegWrite))
			((ALUop)(ALUop))
		)
		(_use (_ent . ControlUnit)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2}~13 0 13(_array -1 ((_to i 0 i 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2}~132 0 23(_array -1 ((_to i 0 i 2)))))
		(_sig (_int S 2 0 23(_arch(_uni))))
		(_sig (_int MemRead -1 0 25(_arch(_uni))))
		(_sig (_int MemToReg -1 0 26(_arch(_uni))))
		(_sig (_int MemWrite -1 0 27(_arch(_uni))))
		(_sig (_int ALUsource -1 0 28(_arch(_uni))))
		(_sig (_int RegWrite -1 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 30(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ALUop 3 0 30(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment (_trgt(0)))))
			(line__37(_arch 1 0 37(_assignment (_trgt(0)))))
			(line__38(_arch 2 0 38(_assignment (_trgt(0)))))
			(line__39(_arch 3 0 39(_assignment (_trgt(0)))))
			(line__40(_arch 4 0 40(_assignment (_trgt(0)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(0)))))
			(line__42(_arch 6 0 42(_assignment (_trgt(0)))))
			(line__43(_arch 7 0 43(_assignment (_trgt(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
	)
	(_model . TB_ARCHITECTURE 8 -1)
)
I 000044 55 399 0 testbench_for_controlunit
(_configuration VHDL (testbench_for_controlunit 0 61 (controlunit_tb))
	(_version vc6)
	(_time 1481299882665 2016.12.09 11:11:22)
	(_source (\./../src/TestBench/controlunit_TB.vhd\))
	(_parameters tan)
	(_code 3b386a3e6c6d6c2c3f3a29616f3d6e3d383d333e6d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ControlUnit structural
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164)))
)
I 000056 55 2290          1481299930269 TB_ARCHITECTURE
(_unit VHDL (controlunit_tb 0 6(tb_architecture 0 9))
	(_version vc6)
	(_time 1481299930270 2016.12.09 11:12:10)
	(_source (\./../src/TestBench/controlunit_TB.vhd\))
	(_parameters tan)
	(_code 25232e21767224322273377f22237622202370232c)
	(_ent
		(_time 1481299777976)
	)
	(_comp
		(ControlUnit
			(_object
				(_port (_int S 0 0 13(_ent (_in))))
				(_port (_int MemRead -1 0 14(_ent (_out))))
				(_port (_int MemToReg -1 0 15(_ent (_out))))
				(_port (_int MemWrite -1 0 16(_ent (_out))))
				(_port (_int ALUsource -1 0 17(_ent (_out))))
				(_port (_int RegWrite -1 0 18(_ent (_out))))
				(_port (_int ALUop 1 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 46(_comp ControlUnit)
		(_port
			((S)(S))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemWrite)(MemWrite))
			((ALUsource)(ALUsource))
			((RegWrite)(RegWrite))
			((ALUop)(ALUop))
		)
		(_use (_ent . ControlUnit)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2}~13 0 13(_array -1 ((_to i 0 i 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2}~132 0 23(_array -1 ((_to i 0 i 2)))))
		(_sig (_int S 2 0 23(_arch(_uni))))
		(_sig (_int MemRead -1 0 25(_arch(_uni))))
		(_sig (_int MemToReg -1 0 26(_arch(_uni))))
		(_sig (_int MemWrite -1 0 27(_arch(_uni))))
		(_sig (_int ALUsource -1 0 28(_arch(_uni))))
		(_sig (_int RegWrite -1 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 30(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ALUop 3 0 30(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment (_trgt(0)))))
			(line__37(_arch 1 0 37(_assignment (_trgt(0)))))
			(line__38(_arch 2 0 38(_assignment (_trgt(0)))))
			(line__39(_arch 3 0 39(_assignment (_trgt(0)))))
			(line__40(_arch 4 0 40(_assignment (_trgt(0)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(0)))))
			(line__42(_arch 6 0 42(_assignment (_trgt(0)))))
			(line__43(_arch 7 0 43(_assignment (_trgt(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
	)
	(_model . TB_ARCHITECTURE 8 -1)
)
I 000044 55 399 0 testbench_for_controlunit
(_configuration VHDL (testbench_for_controlunit 0 61 (controlunit_tb))
	(_version vc6)
	(_time 1481299930273 2016.12.09 11:12:10)
	(_source (\./../src/TestBench/controlunit_TB.vhd\))
	(_parameters tan)
	(_code 25222921257372322124377f7123702326232d2073)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ControlUnit structural
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164)))
)
I 000056 55 2290          1481300014231 TB_ARCHITECTURE
(_unit VHDL (controlunit_tb 0 6(tb_architecture 0 9))
	(_version vc6)
	(_time 1481300014232 2016.12.09 11:13:34)
	(_source (\./../src/TestBench/controlunit_TB.vhd\))
	(_parameters tan)
	(_code 26252522767127312170347c21207521232073202f)
	(_ent
		(_time 1481299777976)
	)
	(_comp
		(ControlUnit
			(_object
				(_port (_int S 0 0 13(_ent (_in))))
				(_port (_int MemRead -1 0 14(_ent (_out))))
				(_port (_int MemToReg -1 0 15(_ent (_out))))
				(_port (_int MemWrite -1 0 16(_ent (_out))))
				(_port (_int ALUsource -1 0 17(_ent (_out))))
				(_port (_int RegWrite -1 0 18(_ent (_out))))
				(_port (_int ALUop 1 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 46(_comp ControlUnit)
		(_port
			((S)(S))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemWrite)(MemWrite))
			((ALUsource)(ALUsource))
			((RegWrite)(RegWrite))
			((ALUop)(ALUop))
		)
		(_use (_ent . ControlUnit)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2}~13 0 13(_array -1 ((_to i 0 i 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2}~132 0 23(_array -1 ((_to i 0 i 2)))))
		(_sig (_int S 2 0 23(_arch(_uni))))
		(_sig (_int MemRead -1 0 25(_arch(_uni))))
		(_sig (_int MemToReg -1 0 26(_arch(_uni))))
		(_sig (_int MemWrite -1 0 27(_arch(_uni))))
		(_sig (_int ALUsource -1 0 28(_arch(_uni))))
		(_sig (_int RegWrite -1 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 30(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ALUop 3 0 30(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment (_trgt(0)))))
			(line__37(_arch 1 0 37(_assignment (_trgt(0)))))
			(line__38(_arch 2 0 38(_assignment (_trgt(0)))))
			(line__39(_arch 3 0 39(_assignment (_trgt(0)))))
			(line__40(_arch 4 0 40(_assignment (_trgt(0)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(0)))))
			(line__42(_arch 6 0 42(_assignment (_trgt(0)))))
			(line__43(_arch 7 0 43(_assignment (_trgt(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
	)
	(_model . TB_ARCHITECTURE 8 -1)
)
I 000044 55 399 0 testbench_for_controlunit
(_configuration VHDL (testbench_for_controlunit 0 61 (controlunit_tb))
	(_version vc6)
	(_time 1481300014235 2016.12.09 11:13:34)
	(_source (\./../src/TestBench/controlunit_TB.vhd\))
	(_parameters tan)
	(_code 26242222257071312227347c7220732025202e2370)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ControlUnit structural
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164)))
)
I 000056 55 2307          1481300121513 TB_ARCHITECTURE
(_unit VHDL (controlunit_tb 0 6(tb_architecture 0 9))
	(_version vc6)
	(_time 1481300121514 2016.12.09 11:15:21)
	(_source (\./../src/TestBench/controlunit_TB.vhd\))
	(_parameters tan)
	(_code 37673732666036203061256d30316430323162313e)
	(_ent
		(_time 1481299777976)
	)
	(_comp
		(ControlUnit
			(_object
				(_port (_int S 0 0 13(_ent (_in))))
				(_port (_int MemRead -1 0 14(_ent (_out))))
				(_port (_int MemToReg -1 0 15(_ent (_out))))
				(_port (_int MemWrite -1 0 16(_ent (_out))))
				(_port (_int ALUsource -1 0 17(_ent (_out))))
				(_port (_int RegWrite -1 0 18(_ent (_out))))
				(_port (_int ALUop 1 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 46(_comp ControlUnit)
		(_port
			((S)(S))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemWrite)(MemWrite))
			((ALUsource)(ALUsource))
			((RegWrite)(RegWrite))
			((ALUop)(ALUop))
		)
		(_use (_ent . ControlUnit)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2}~13 0 13(_array -1 ((_to i 0 i 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2}~132 0 23(_array -1 ((_to i 0 i 2)))))
		(_sig (_int S 2 0 23(_arch(_uni(_string \"000"\)))))
		(_sig (_int MemRead -1 0 25(_arch(_uni))))
		(_sig (_int MemToReg -1 0 26(_arch(_uni))))
		(_sig (_int MemWrite -1 0 27(_arch(_uni))))
		(_sig (_int ALUsource -1 0 28(_arch(_uni))))
		(_sig (_int RegWrite -1 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 30(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ALUop 3 0 30(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment (_trgt(0)))))
			(line__37(_arch 1 0 37(_assignment (_trgt(0)))))
			(line__38(_arch 2 0 38(_assignment (_trgt(0)))))
			(line__39(_arch 3 0 39(_assignment (_trgt(0)))))
			(line__40(_arch 4 0 40(_assignment (_trgt(0)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(0)))))
			(line__42(_arch 6 0 42(_assignment (_trgt(0)))))
			(line__43(_arch 7 0 43(_assignment (_trgt(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
	)
	(_model . TB_ARCHITECTURE 8 -1)
)
I 000044 55 399 0 testbench_for_controlunit
(_configuration VHDL (testbench_for_controlunit 0 61 (controlunit_tb))
	(_version vc6)
	(_time 1481300121517 2016.12.09 11:15:21)
	(_source (\./../src/TestBench/controlunit_TB.vhd\))
	(_parameters tan)
	(_code 37663032356160203336256d6331623134313f3261)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ControlUnit structural
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164)))
)
I 000051 55 717           1481300334038 Structural
(_unit VHDL (halfadder 0 6(structural 0 13))
	(_version vc6)
	(_time 1481300334039 2016.12.09 11:18:54)
	(_source (\./../src/HalfAdder.vhd\))
	(_parameters tan)
	(_code 6a6f636a3a3d6d7c6d6d7b303f6c6e6c6f6d686c62)
	(_ent
		(_time 1481295217177)
	)
	(_object
		(_port (_int A -1 0 8(_ent(_in))))
		(_port (_int B -1 0 8(_ent(_in))))
		(_port (_int S -1 0 9(_ent(_out))))
		(_port (_int C -1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(2))(_sens(0)(1)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 2 -1)
)
I 000051 55 1343          1481300334069 Structural
(_unit VHDL (fulladder 0 6(structural 0 14))
	(_version vc6)
	(_time 1481300334070 2016.12.09 11:18:54)
	(_source (\./../src/FullAdder.vhd\))
	(_parameters tan)
	(_code 7a7f7d7a2e2d7d6c282f6b202f7c7e7c7f7d787c7c)
	(_ent
		(_time 1481295217266)
	)
	(_comp
		(HalfAdder
			(_object
				(_port (_int A -1 0 19(_ent (_in))))
				(_port (_int B -1 0 19(_ent (_in))))
				(_port (_int S -1 0 20(_ent (_out))))
				(_port (_int C -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst HA1 0 26(_comp HalfAdder)
		(_port
			((A)(A))
			((B)(B))
			((S)(s1))
			((C)(c1))
		)
		(_use (_ent . HalfAdder)
		)
	)
	(_inst HA2 0 27(_comp HalfAdder)
		(_port
			((A)(Cin))
			((B)(s1))
			((S)(S))
			((C)(c2))
		)
		(_use (_ent . HalfAdder)
		)
	)
	(_object
		(_port (_int A -1 0 8(_ent(_in))))
		(_port (_int B -1 0 8(_ent(_in))))
		(_port (_int Cin -1 0 8(_ent(_in))))
		(_port (_int S -1 0 9(_ent(_out))))
		(_port (_int Cout -1 0 9(_ent(_out))))
		(_sig (_int s1 -1 0 15(_arch(_uni((i 2))))))
		(_sig (_int c1 -1 0 15(_arch(_uni((i 2))))))
		(_sig (_int c2 -1 0 15(_arch(_uni((i 2))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment (_trgt(4))(_sens(6)(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 1 -1)
)
I 000051 55 2184          1481300334096 Structural
(_unit VHDL (adder_16 0 6(structural 0 14))
	(_version vc6)
	(_time 1481300334097 2016.12.09 11:18:54)
	(_source (\./../src/Adder_16.vhd\))
	(_parameters tan)
	(_code 999c999694cec98f9ecd8bc09e9a989a9f9f989f9d)
	(_ent
		(_time 1481295217296)
	)
	(_comp
		(HalfAdder
			(_object
				(_port (_int A -1 0 18(_ent (_in))))
				(_port (_int B -1 0 18(_ent (_in))))
				(_port (_int S -1 0 19(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_out))))
			)
		)
		(FullAdder
			(_object
				(_port (_int A -1 0 25(_ent (_in))))
				(_port (_int B -1 0 25(_ent (_in))))
				(_port (_int Cin -1 0 25(_ent (_in))))
				(_port (_int S -1 0 26(_ent (_out))))
				(_port (_int Cout -1 0 26(_ent (_out))))
			)
		)
	)
	(_generate AdderGenerate 0 34(_for 3 )
		(_generate HA 0 35(_if 1)
			(_inst LowerBit 0 36(_comp HalfAdder)
				(_port
					((A)(A(_object 0)))
					((B)(B(_object 0)))
					((S)(S(_object 0)))
					((C)(CarryBit(_object 0)))
				)
				(_use (_ent . HalfAdder)
				)
			)
		)
		(_generate FA 0 38(_if 2)
			(_inst UpperBit 0 39(_comp FullAdder)
				(_port
					((A)(A(_object 0)))
					((B)(B(_object 0)))
					((Cin)(CarryBit(_index 3)))
					((S)(S(_object 0)))
					((Cout)(CarryBit(_object 0)))
				)
				(_use (_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst (_int I 3 0 34(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int S 1 0 9(_ent(_out))))
		(_port (_int Cout -1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CarryBit 2 0 30(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 34(_scalar (_to i 0 i 15))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment (_alias((Cout)(CarryBit(15))))(_simpleassign BUF)(_trgt(3))(_sens(4(15))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 4 -1)
)
I 000051 55 2186          1481300334121 Structural
(_unit VHDL (subtractor_16 0 6(structural 0 14))
	(_version vc6)
	(_time 1481300334122 2016.12.09 11:18:54)
	(_source (\./../src/Subtractor_16.vhd\))
	(_parameters tan)
	(_code b8bcbaedb5efeeafbeb7aae2e8bebbbfbcbeeebfba)
	(_ent
		(_time 1481295217328)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int A -1 0 18(_ent (_in))))
				(_port (_int B -1 0 18(_ent (_in))))
				(_port (_int Cin -1 0 18(_ent (_in))))
				(_port (_int S -1 0 19(_ent (_out))))
				(_port (_int Cout -1 0 19(_ent (_out))))
			)
		)
	)
	(_generate AdderGenerate 0 30(_for 3 )
		(_generate ZA 0 31(_if 2)
			(_inst LowerBit 0 32(_comp FullAdder)
				(_port
					((A)(A(_object 0)))
					((B)(notB(_object 0)))
					((Cin)((i 3)))
					((S)(S(_object 0)))
					((Cout)(CarryBit(_object 0)))
				)
				(_use (_ent . FullAdder)
					(_port
						((A)(A))
						((B)(B))
						((Cin)(Cin))
						((S)(S))
						((Cout)(Cout))
					)
				)
			)
		)
		(_generate FA 0 34(_if 3)
			(_inst UpperBit 0 35(_comp FullAdder)
				(_port
					((A)(A(_object 0)))
					((B)(notB(_object 0)))
					((Cin)(CarryBit(_index 4)))
					((S)(S(_object 0)))
					((Cout)(CarryBit(_object 0)))
				)
				(_use (_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst (_int I 3 0 30(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int S 1 0 9(_ent(_out))))
		(_port (_int SignBit -1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CarryBit 2 0 23(_arch(_uni))))
		(_sig (_int notB 2 0 23(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 30(_scalar (_to i 0 i 15))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment (_trgt(5))(_sens(1)))))
			(line__40(_arch 1 0 40(_assignment (_trgt(3))(_sens(4(15))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 5 -1)
)
I 000051 55 1384          1481300334146 Behavioral
(_unit VHDL (multiplier_16 0 7(behavioral 0 15))
	(_version vc6)
	(_time 1481300334147 2016.12.09 11:18:54)
	(_source (\./../src/Multiplier_16.vhd\))
	(_parameters tan)
	(_code c8cd9d9cc59fcfdfcd9ad19399ce9bcec1cecdcfca)
	(_ent
		(_time 1481295217377)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 9(_ent(_in))))
		(_port (_int B 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int S 1 0 10(_ent(_out))))
		(_port (_int overflow -1 0 11(_ent(_out((i 2))))))
		(_type (_int ~SIGNED{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int product 2 0 17(_arch(_uni))))
		(_sig (_int TooBig 2 0 18(_arch(_uni(_string \"00000000000000010000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment (_trgt(4))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment (_trgt(3))(_sens(4)(5))(_mon))))
			(line__29(_arch 2 0 29(_assignment (_alias((S)(product(d_15_0))))(_trgt(2))(_sens(4(d_15_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (1 SIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1009          1481300334168 Structural
(_unit VHDL (multiplexer_8to1 0 6(structural 0 14))
	(_version vc6)
	(_time 1481300334169 2016.12.09 11:18:54)
	(_source (\./../src/Multiplexer_8to1.vhd\))
	(_parameters tan)
	(_code e7e2b2b5e5b0e0f0e2e6febcb6e1b4e1e2e0efe1e2)
	(_ent
		(_time 1481295217408)
	)
	(_object
		(_port (_int D0 -1 0 8(_ent(_in))))
		(_port (_int D1 -1 0 8(_ent(_in))))
		(_port (_int D2 -1 0 8(_ent(_in))))
		(_port (_int D3 -1 0 8(_ent(_in))))
		(_port (_int D4 -1 0 8(_ent(_in))))
		(_port (_int D5 -1 0 8(_ent(_in))))
		(_port (_int D6 -1 0 8(_ent(_in))))
		(_port (_int D7 -1 0 8(_ent(_in))))
		(_port (_int S0 -1 0 9(_ent(_in))))
		(_port (_int S1 -1 0 9(_ent(_in))))
		(_port (_int S2 -1 0 9(_ent(_in))))
		(_port (_int F -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(11))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 1 -1)
)
I 000051 55 2176          1481300334192 Structural
(_unit VHDL (multiplexer_8to1_by16 0 6(structural 0 14))
	(_version vc6)
	(_time 1481300334193 2016.12.09 11:18:54)
	(_source (\./../src/Multiplexer_8to1_by16.vhd\))
	(_parameters tan)
	(_code f7f2a2a6f5a0f0e0f2a2eeaca6f1a4f1f2f0fff1f2)
	(_ent
		(_time 1481295217442)
	)
	(_comp
		(Multiplexer_8to1
			(_object
				(_port (_int D0 -1 0 18(_ent (_in))))
				(_port (_int D1 -1 0 18(_ent (_in))))
				(_port (_int D2 -1 0 18(_ent (_in))))
				(_port (_int D3 -1 0 18(_ent (_in))))
				(_port (_int D4 -1 0 18(_ent (_in))))
				(_port (_int D5 -1 0 18(_ent (_in))))
				(_port (_int D6 -1 0 18(_ent (_in))))
				(_port (_int D7 -1 0 18(_ent (_in))))
				(_port (_int S0 -1 0 19(_ent (_in))))
				(_port (_int S1 -1 0 19(_ent (_in))))
				(_port (_int S2 -1 0 19(_ent (_in))))
				(_port (_int F -1 0 20(_ent (_out))))
			)
		)
	)
	(_generate muxGen 0 26(_for 2 )
		(_inst mux 0 27(_comp Multiplexer_8to1)
			(_port
				((D0)(D0(_object 0)))
				((D1)(D1(_object 0)))
				((D2)(D2(_object 0)))
				((D3)(D3(_object 0)))
				((D4)(D4(_object 0)))
				((D5)(D5(_object 0)))
				((D6)(D6(_object 0)))
				((D7)(D7(_object 0)))
				((S0)(S0))
				((S1)(S1))
				((S2)(S2))
				((F)(F(_object 0)))
			)
			(_use (_ent . Multiplexer_8to1)
			)
		)
		(_object
			(_cnst (_int I 2 0 26(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int D0 0 0 8(_ent(_in))))
		(_port (_int D1 0 0 8(_ent(_in))))
		(_port (_int D2 0 0 8(_ent(_in))))
		(_port (_int D3 0 0 8(_ent(_in))))
		(_port (_int D4 0 0 8(_ent(_in))))
		(_port (_int D5 0 0 8(_ent(_in))))
		(_port (_int D6 0 0 8(_ent(_in))))
		(_port (_int D7 0 0 8(_ent(_in))))
		(_port (_int S0 -1 0 9(_ent(_in))))
		(_port (_int S1 -1 0 9(_ent(_in))))
		(_port (_int S2 -1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int F 1 0 10(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 26(_scalar (_to i 0 i 15))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000051 55 5038          1481300334199 Structural
(_unit VHDL (alu_16 0 6(structural 0 15))
	(_version vc6)
	(_time 1481300334200 2016.12.09 11:18:54)
	(_source (\./../src/ALU_16.vhd\))
	(_parameters tan)
	(_code 070204015351561255021658500106015400020251)
	(_ent
		(_time 1481295217452)
	)
	(_comp
		(Adder_16
			(_object
				(_port (_int A 3 0 19(_ent (_in))))
				(_port (_int B 3 0 19(_ent (_in))))
				(_port (_int S 4 0 20(_ent (_out))))
				(_port (_int Cout -1 0 21(_ent (_out))))
			)
		)
		(Subtractor_16
			(_object
				(_port (_int A 5 0 27(_ent (_in))))
				(_port (_int B 5 0 27(_ent (_in))))
				(_port (_int S 6 0 28(_ent (_out))))
				(_port (_int SignBit -1 0 29(_ent (_out))))
			)
		)
		(Multiplier_16
			(_object
				(_port (_int A 7 0 35(_ent (_in))))
				(_port (_int B 7 0 35(_ent (_in))))
				(_port (_int S 8 0 36(_ent (_out))))
				(_port (_int overflow -1 0 37(_ent (_out))))
			)
		)
		(Multiplexer_8to1_by16
			(_object
				(_port (_int D0 9 0 43(_ent (_in))))
				(_port (_int D1 9 0 43(_ent (_in))))
				(_port (_int D2 9 0 43(_ent (_in))))
				(_port (_int D3 9 0 43(_ent (_in))))
				(_port (_int D4 9 0 43(_ent (_in))))
				(_port (_int D5 9 0 43(_ent (_in))))
				(_port (_int D6 9 0 43(_ent (_in))))
				(_port (_int D7 9 0 43(_ent (_in))))
				(_port (_int S0 -1 0 44(_ent (_in))))
				(_port (_int S1 -1 0 44(_ent (_in))))
				(_port (_int S2 -1 0 44(_ent (_in))))
				(_port (_int F 10 0 45(_ent (_out))))
			)
		)
	)
	(_inst adder 0 55(_comp Adder_16)
		(_port
			((A)(A))
			((B)(B))
			((S)(AdderResult))
			((Cout)(overflowAdd))
		)
		(_use (_ent . Adder_16)
		)
	)
	(_inst subtract 0 57(_comp Subtractor_16)
		(_port
			((A)(A))
			((B)(B))
			((S)(SubtractorResult))
			((SignBit)(negativeSub))
		)
		(_use (_ent . Subtractor_16)
		)
	)
	(_inst multiply 0 59(_comp Multiplier_16)
		(_port
			((A)(A))
			((B)(B))
			((S)(MultiplierResult))
			((overflow)(overflowMult))
		)
		(_use (_ent . Multiplier_16)
		)
	)
	(_inst mux 0 61(_comp Multiplexer_8to1_by16)
		(_port
			((D0)(AdderResult))
			((D1)(MultiplierResult))
			((D2)(A))
			((D3)(B))
			((D4)(SubtractorResult))
			((D5)(_string \"0000000000000000"\))
			((D6)(_string \"0000000000000000"\))
			((D7)(_string \"0000000000000000"\))
			((S0)(S0))
			((S1)(S1))
			((S2)(S2))
			((F)(Result))
		)
		(_use (_ent . Multiplexer_8to1_by16)
			(_port
				((D0)(D0))
				((D1)(D1))
				((D2)(D2))
				((D3)(D3))
				((D4)(D4))
				((D5)(D5))
				((D6)(D6))
				((D7)(D7))
				((S0)(S0))
				((S1)(S1))
				((S2)(S2))
				((F)(F))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int R 1 0 9(_ent(_out))))
		(_port (_int S0 -1 0 10(_ent(_in))))
		(_port (_int S1 -1 0 10(_ent(_in))))
		(_port (_int S2 -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Status 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 27(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 28(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 35(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 36(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 43(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 45(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 49(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int AdderResult 11 0 49(_arch(_uni))))
		(_sig (_int SubtractorResult 11 0 49(_arch(_uni))))
		(_sig (_int MultiplierResult 11 0 49(_arch(_uni))))
		(_sig (_int Result 11 0 49(_arch(_uni))))
		(_sig (_int overflowAdd -1 0 50(_arch(_uni))))
		(_sig (_int overflowMult -1 0 50(_arch(_uni))))
		(_sig (_int negativeSub -1 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 51(_array -1 ((_dto i 15 i 0)))))
		(_cnst (_int zeros 12 0 51(_arch(_string \"0000000000000000"\))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment (_trgt(6(0)))(_sens(3)(4)(5)(10(15))(13)))))
			(line__65(_arch 1 0 65(_assignment (_trgt(6(1)))(_sens(10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))(10(8))(10(9))(10(10))(10(11))(10(12))(10(13))(10(14))(10(15))))))
			(line__67(_arch 2 0 67(_assignment (_trgt(6(2)))(_sens(3)(4)(5)(11)(12)))))
			(line__69(_arch 3 0 69(_assignment (_alias((R)(Result)))(_trgt(2))(_sens(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 4 -1)
)
I 000051 55 676           1481300334221 Structural
(_unit VHDL (multiplexer_2to1 0 6(structural 0 14))
	(_version vc6)
	(_time 1481300334222 2016.12.09 11:18:54)
	(_source (\./../src/Multiplexer_2to1.vhd\))
	(_parameters tan)
	(_code 161340101541110113110f4d4710451013111e1013)
	(_ent
		(_time 1481066863525)
	)
	(_object
		(_port (_int D0 -1 0 8(_ent(_in))))
		(_port (_int D1 -1 0 8(_ent(_in))))
		(_port (_int Control -1 0 9(_ent(_in))))
		(_port (_int F -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 1 -1)
)
I 000051 55 1356          1481300334244 Structural
(_unit VHDL (multiplexer_2to1_by16 0 8(structural 0 16))
	(_version vc6)
	(_time 1481300334245 2016.12.09 11:18:54)
	(_source (\./../src/Multiplexer_2to1_by16.vhd\))
	(_parameters tan)
	(_code 353063313562322230602c6e6433663330323d3330)
	(_ent
		(_time 1481066756631)
	)
	(_comp
		(Multiplexer_2to1
			(_object
				(_port (_int D0 -1 0 20(_ent (_in))))
				(_port (_int D1 -1 0 20(_ent (_in))))
				(_port (_int Control -1 0 21(_ent (_in))))
				(_port (_int F -1 0 22(_ent (_out))))
			)
		)
	)
	(_generate muxGen 0 28(_for 2 )
		(_inst mux 0 29(_comp Multiplexer_2to1)
			(_port
				((D0)(D0(_object 0)))
				((D1)(D1(_object 0)))
				((Control)(Control))
				((F)(F(_object 0)))
			)
			(_use (_ent . Multiplexer_2to1)
			)
		)
		(_object
			(_cnst (_int I 2 0 28(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int D0 0 0 10(_ent(_in))))
		(_port (_int D1 0 0 10(_ent(_in))))
		(_port (_int Control -1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int F 1 0 12(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 28(_scalar (_to i 0 i 15))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1580          1481300334251 behavioral
(_unit VHDL (reg 0 5(behavioral 0 13))
	(_version vc6)
	(_time 1481300334252 2016.12.09 11:18:54)
	(_source (\./../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 35313530356266223661206f633237333033323237)
	(_ent
		(_time 1481295373732)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_port (_int regWrite -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1 ((_dto i 15 i 0)))))
		(_port (_int WriteData 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int WriteRegister 1 0 8(_ent(_in))))
		(_port (_int Reg1 1 0 8(_ent(_in))))
		(_port (_int Reg2 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Reg1Data 2 0 9(_ent(_out))))
		(_port (_int Reg2Data 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ram 0 14(_array 3 ((_to i 0 i 7)))))
		(_sig (_int regs 4 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_trgt(8))(_sens(0)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__26(_arch 1 0 26(_assignment (_trgt(6))(_sens(4)(8))(_mon))))
			(line__27(_arch 2 0 27(_assignment (_trgt(7))(_sens(5)(8))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 3 -1)
)
I 000051 55 1569          1481300334280 Behavioral
(_unit VHDL (instructionmemory 0 10(behavioral 0 18))
	(_version vc6)
	(_time 1481300334281 2016.12.09 11:18:54)
	(_source (\./../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 55505e5605030242535a470e0153565251535c5303)
	(_ent
		(_time 1481295217559)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1 ((_dto i 4 i 0)))))
		(_port (_int PC 0 0 12(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Data 1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int t_MemArray 0 21(_array 2 ((_to i 0 i 14)))))
		(_cnst (_int Mem 3 0 23(_prcs 0(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_simple)(_trgt(2))(_sens(1))(_mon)(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1592          1481300334306 behavioral
(_unit VHDL (ram 0 8(behavioral 0 18))
	(_version vc6)
	(_time 1481300334307 2016.12.09 11:18:54)
	(_source (\./../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 74707475712374637470652e717376727572207376)
	(_ent
		(_time 1480879967167)
	)
	(_object
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_port (_int WE -1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int address 0 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13(_array -1 ((_dto i 15 i 0)))))
		(_port (_int DataIn 1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~124 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int DataOut 2 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ram_type 0 20(_array 3 ((_to i 0 i 255)))))
		(_sig (_int memory 4 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 22(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int read_address 5 0 22(_arch(_uni))))
		(_prcs
			(RamProc(_arch 0 0 26(_prcs (_trgt(5)(6))(_sens(0)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__36(_arch 1 0 36(_assignment (_trgt(4))(_sens(5)(6))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 2 -1)
)
I 000051 55 1568          1481300334328 Structural
(_unit VHDL (controlunit 0 34(structural 0 42))
	(_version vc6)
	(_time 1481300334329 2016.12.09 11:18:54)
	(_source (\./../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code 8481858ad6d3859381d796de8382d7838182d1828d)
	(_ent
		(_time 1481063982473)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2}~12 0 36(_array -1 ((_to i 0 i 2)))))
		(_port (_int S 0 0 36(_ent(_in))))
		(_port (_int MemRead -1 0 37(_ent(_out))))
		(_port (_int MemToReg -1 0 37(_ent(_out))))
		(_port (_int MemWrite -1 0 37(_ent(_out))))
		(_port (_int ALUsource -1 0 37(_ent(_out))))
		(_port (_int RegWrite -1 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 38(_array -1 ((_dto i 2 i 0)))))
		(_port (_int ALUop 1 0 38(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment (_trgt(6(2)))(_sens(0(2))(0(1))(0(0))))))
			(line__46(_arch 1 0 46(_assignment (_trgt(6(1)))(_sens(0(2))(0(0))(0(1))))))
			(line__47(_arch 2 0 47(_assignment (_trgt(6(0)))(_sens(0(1))(0(2))))))
			(line__49(_arch 3 0 49(_assignment (_trgt(4))(_sens(0(2))(0(0))(0(1))))))
			(line__51(_arch 4 0 51(_assignment (_trgt(5))(_sens(0(2))(0(1))))))
			(line__53(_arch 5 0 53(_assignment (_alias((MemRead)(S(2))))(_simpleassign BUF)(_trgt(1))(_sens(0(2))))))
			(line__55(_arch 6 0 55(_assignment (_trgt(2))(_sens(0(2))(0(1))(0(0))))))
			(line__57(_arch 7 0 57(_assignment (_trgt(3))(_sens(0(2))(0(1))(0(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 8 -1)
)
I 000051 55 1613          1481300334352 Structural
(_unit VHDL (signextend 0 6(structural 0 13))
	(_version vc6)
	(_time 1481300334353 2016.12.09 11:18:54)
	(_source (\./../src/SignExtend.vhd\))
	(_parameters tan)
	(_code a3a7a2f4a9f4f0b5f7a2b6f8faa4a7a5a6a5f6a5a7)
	(_ent
		(_time 1481067528370)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int input 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int output 1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_alias((output(d_7_0))(input(d_7_0))))(_trgt(1(d_7_0)))(_sens(0(d_7_0))))))
			(line__16(_arch 1 0 16(_assignment (_alias((output(8))(input(7))))(_trgt(1(8)))(_sens(0(7))))))
			(line__17(_arch 2 0 17(_assignment (_alias((output(9))(input(7))))(_trgt(1(9)))(_sens(0(7))))))
			(line__18(_arch 3 0 18(_assignment (_alias((output(10))(input(7))))(_trgt(1(10)))(_sens(0(7))))))
			(line__19(_arch 4 0 19(_assignment (_alias((output(11))(input(7))))(_trgt(1(11)))(_sens(0(7))))))
			(line__20(_arch 5 0 20(_assignment (_alias((output(12))(input(7))))(_trgt(1(12)))(_sens(0(7))))))
			(line__21(_arch 6 0 21(_assignment (_alias((output(13))(input(7))))(_trgt(1(13)))(_sens(0(7))))))
			(line__22(_arch 7 0 22(_assignment (_alias((output(14))(input(7))))(_trgt(1(14)))(_sens(0(7))))))
			(line__23(_arch 8 0 23(_assignment (_alias((output(15))(input(7))))(_trgt(1(15)))(_sens(0(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 9 -1)
)
I 000051 55 1027          1481300334375 Behavioral
(_unit VHDL (pc_increment 0 7(behavioral 0 14))
	(_version vc6)
	(_time 1481300334376 2016.12.09 11:18:54)
	(_source (\./../src/PC_increment.vhd\))
	(_parameters tan)
	(_code b2b6b0e6b3e6b0a4bab4f7e8e0b5b0b4b7b4e6b4b7)
	(_ent
		(_time 1481295507797)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1 ((_dto i 4 i 0)))))
		(_port (_int PC 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~122 0 10(_array -1 ((_dto i 4 i 0)))))
		(_port (_int PC_next 1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(1))(_sens(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
I 000051 55 877           1481300334397 Behavioral
(_unit VHDL (pc 0 6(behavioral 0 14))
	(_version vc6)
	(_time 1481300334398 2016.12.09 11:18:54)
	(_source (\./../src/ProgramCounter.vhd\))
	(_parameters tan)
	(_code c2c6c097c39496d4c0c0d29890c5c2c4c1c5c2c4c1)
	(_ent
		(_time 1481295507829)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1 ((_dto i 4 i 0)))))
		(_port (_int PC_next 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~122 0 10(_array -1 ((_dto i 4 i 0)))))
		(_port (_int PC 1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs (_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000050 55 8539          1481300334425 structure
(_unit VHDL (processor 0 5(structure 0 9))
	(_version vc6)
	(_time 1481300334426 2016.12.09 11:18:54)
	(_source (\./../src/Processor.vhd\))
	(_parameters tan)
	(_code e1e5e3b3e2b6e3f7eae5f4bab3e6e2e7b7e6e3e6e1)
	(_ent
		(_time 1481066017541)
	)
	(_comp
		(PC
			(_object
				(_port (_int clk -1 0 15(_ent (_in))))
				(_port (_int PC_next 0 0 16(_ent (_in))))
				(_port (_int PC 1 0 17(_ent (_out))))
			)
		)
		(PC_increment
			(_object
				(_port (_int PC 2 0 23(_ent (_in))))
				(_port (_int PC_next 3 0 24(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port (_int PC 16 0 70(_ent (_in))))
				(_port (_int clk -1 0 71(_ent (_in))))
				(_port (_int Data 17 0 72(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port (_int S 7 0 38(_ent (_in))))
				(_port (_int MemRead -1 0 39(_ent (_out))))
				(_port (_int MemToReg -1 0 39(_ent (_out))))
				(_port (_int MemWrite -1 0 39(_ent (_out))))
				(_port (_int ALUsource -1 0 39(_ent (_out))))
				(_port (_int RegWrite -1 0 39(_ent (_out))))
				(_port (_int ALUop 8 0 40(_ent (_out))))
			)
		)
		(reg
			(_object
				(_port (_int clk -1 0 29(_ent (_in))))
				(_port (_int regWrite -1 0 29(_ent (_in))))
				(_port (_int WriteData 4 0 30(_ent (_in))))
				(_port (_int WriteRegister 5 0 31(_ent (_in))))
				(_port (_int Reg1 5 0 31(_ent (_in))))
				(_port (_int Reg2 5 0 31(_ent (_in))))
				(_port (_int Reg1Data 6 0 32(_ent (_out))))
				(_port (_int Reg2Data 6 0 32(_ent (_out))))
			)
		)
		(SignExtend
			(_object
				(_port (_int input 11 0 54(_ent (_in))))
				(_port (_int output 12 0 55(_ent (_out))))
			)
		)
		(Multiplexer_2to1_by16
			(_object
				(_port (_int D0 9 0 46(_ent (_in))))
				(_port (_int D1 9 0 46(_ent (_in))))
				(_port (_int Control -1 0 47(_ent (_in))))
				(_port (_int F 10 0 48(_ent (_out))))
			)
		)
		(ALU_16
			(_object
				(_port (_int A 13 0 61(_ent (_in))))
				(_port (_int B 13 0 61(_ent (_in))))
				(_port (_int R 14 0 62(_ent (_out))))
				(_port (_int S0 -1 0 63(_ent (_in))))
				(_port (_int S1 -1 0 63(_ent (_in))))
				(_port (_int S2 -1 0 63(_ent (_in))))
				(_port (_int Status 15 0 64(_ent (_out))))
			)
		)
		(RAM
			(_object
				(_port (_int clk -1 0 78(_ent (_in))))
				(_port (_int WE -1 0 79(_ent (_in))))
				(_port (_int address 18 0 80(_ent (_in))))
				(_port (_int DataIn 19 0 81(_ent (_in))))
				(_port (_int DataOut 20 0 82(_ent (_out))))
			)
		)
	)
	(_inst PCount 0 112(_comp PC)
		(_port
			((clk)(clk))
			((PC_next)(PC_next))
			((PC)(ProgramCounter))
		)
		(_use (_ent . PC)
		)
	)
	(_inst PCI 0 114(_comp PC_increment)
		(_port
			((PC)(ProgramCounter))
			((PC_next)(PC_next))
		)
		(_use (_ent . PC_increment)
		)
	)
	(_inst IM 0 116(_comp InstructionMemory)
		(_port
			((PC)(ProgramCounter))
			((clk)(clk))
			((Data)(instr))
		)
		(_use (_ent . InstructionMemory)
		)
	)
	(_inst CU 0 118(_comp ControlUnit)
		(_port
			((S)(opcode))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemWrite)(MemWrite))
			((ALUsource)(ALUsource))
			((RegWrite)(RegWrite))
			((ALUop)(ALUop))
		)
		(_use (_ent . ControlUnit)
		)
	)
	(_inst RF 0 120(_comp reg)
		(_port
			((clk)(clk))
			((regWrite)(RegWrite))
			((WriteData)(RegWriteData))
			((WriteRegister)(b))
			((Reg1)(c))
			((Reg2)(a))
			((Reg1Data)(regFileDataOut1))
			((Reg2Data)(regFileDataOut2))
		)
		(_use (_ent . reg)
		)
	)
	(_inst SE 0 122(_comp SignExtend)
		(_port
			((input)(value))
			((output)(SignExtendedValue))
		)
		(_use (_ent . SignExtend)
		)
	)
	(_inst ALUSM 0 124(_comp Multiplexer_2to1_by16)
		(_port
			((D0)(regFileDataOut2))
			((D1)(SignExtendedValue))
			((Control)(ALUsource))
			((F)(ALUinputB))
		)
		(_use (_ent . Multiplexer_2to1_by16)
		)
	)
	(_inst ALU 0 126(_comp ALU_16)
		(_port
			((A)(regFileDataOut1))
			((B)(ALUinputB))
			((R)(ALUresult))
			((S0)(ALUop(0)))
			((S1)(ALUop(1)))
			((S2)(ALUop(2)))
			((Status)(ALUstatus))
		)
		(_use (_ent . ALU_16)
		)
	)
	(_inst DM 0 128(_comp RAM)
		(_port
			((clk)(clk))
			((WE)(RegWrite))
			((address)(ALUresult))
			((DataIn)(regFileDataOut2))
			((DataOut)(DMresult))
		)
		(_use (_ent . RAM)
		)
	)
	(_inst MtRM 0 130(_comp Multiplexer_2to1_by16)
		(_port
			((D0)(ALUresult))
			((D1)(DMresult))
			((Control)(MemToReg))
			((F)(RegWriteData))
		)
		(_use (_ent . Multiplexer_2to1_by16)
		)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 17(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 23(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 24(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 32(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2}~13 0 38(_array -1 ((_to i 0 i 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 46(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 48(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 55(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 61(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 62(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 64(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 70(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 72(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 80(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 81(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 82(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 89(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int readReg1 21 0 89(_arch(_uni))))
		(_sig (_int readReg2 21 0 89(_arch(_uni))))
		(_sig (_int dataIn 21 0 89(_arch(_uni))))
		(_sig (_int instr 21 0 89(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 91(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ALUop 22 0 91(_arch(_uni))))
		(_sig (_int ALUstatus 22 0 91(_arch(_uni))))
		(_sig (_int MemRead -1 0 92(_arch(_uni))))
		(_sig (_int MemToReg -1 0 92(_arch(_uni))))
		(_sig (_int MemWrite -1 0 92(_arch(_uni))))
		(_sig (_int ALUsource -1 0 92(_arch(_uni))))
		(_sig (_int RegWrite -1 0 92(_arch(_uni))))
		(_sig (_int SignExtendedValue 21 0 93(_arch(_uni))))
		(_sig (_int regFileDataOut1 21 0 93(_arch(_uni))))
		(_sig (_int regFileDataOut2 21 0 93(_arch(_uni))))
		(_sig (_int ALUinputB 21 0 93(_arch(_uni))))
		(_sig (_int RegWriteData 21 0 93(_arch(_uni))))
		(_sig (_int ALUresult 21 0 93(_arch(_uni))))
		(_sig (_int DMresult 21 0 93(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 94(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int ProgramCounter 23 0 94(_arch(_uni))))
		(_sig (_int PC_next 23 0 94(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 99(_array -1 ((_dto i 2 i 0)))))
		(_sig (_alias opcode 24 0 99(_arch(4(d_14_12)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1340 0 102(_array -1 ((_dto i 3 i 0)))))
		(_sig (_alias c 25 0 102(_arch(4(d_11_8)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 103(_array -1 ((_dto i 3 i 0)))))
		(_sig (_alias a 26 0 103(_arch(4(d_7_4)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 104(_array -1 ((_dto i 3 i 0)))))
		(_sig (_alias b 27 0 104(_arch(4(d_3_0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1347 0 107(_array -1 ((_dto i 3 i 0)))))
		(_sig (_alias d 28 0 107(_arch(4(d_11_8)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1350 0 108(_array -1 ((_dto i 7 i 0)))))
		(_sig (_alias value 29 0 108(_arch(4(d_7_0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 2519          1481300334433 TB_ARCHITECTURE
(_unit VHDL (ram_tb 0 7(tb_architecture 0 10))
	(_version vc6)
	(_time 1481300334434 2016.12.09 11:18:54)
	(_source (\./../src/TestBench/ram_TB.vhd\))
	(_parameters tan)
	(_code f1f5f1a1f1a6f1e4a3a7e5aba2f6f3f7f0f7a5f4a7)
	(_ent
		(_time 1481297428169)
	)
	(_comp
		(RAM
			(_object
				(_port (_int clk -1 0 31(_ent (_in))))
				(_port (_int WE -1 0 32(_ent (_in))))
				(_port (_int address 0 0 33(_ent (_in))))
				(_port (_int DataIn 1 0 34(_ent (_in))))
				(_port (_int DataOut 2 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 64(_comp RAM)
		(_port
			((clk)(clk))
			((WE)(WE))
			((address)(address))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_ent . RAM)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 33(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 35(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int clk -1 0 39(_arch(_uni((i 2)))(_event)(_param_out))))
		(_sig (_int WE -1 0 40(_arch(_uni((i 2)))(_param_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int address 3 0 41(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataIn 3 0 42(_arch(_uni(_string \"1000000000000000"\)))))
		(_sig (_int DataOut 3 0 44(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__50(_arch 0 0 50(_procedure_call (_trgt(0))(_mon))))
			(line__51(_arch 1 0 51(_procedure_call (_trgt(1))(_mon))))
			(line__54(_arch 2 0 54(_prcs (_trgt(2)(3))(_sens(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_subprogram
			(_int clk_gen 3 0 12(_arch(_proc)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.REAL (1 REAL)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1600875619 1767992432 1210071662 543713129 1701669236 544434464 1869768058 1769218107 1914725741 1819243365 1869182069 1869881454 1918987296 1713399143 1713402479 1970365810 2036559461)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000036 55 386 0 testbench_for_ram
(_configuration VHDL (testbench_for_ram 0 77 (ram_tb))
	(_version vc6)
	(_time 1481300334438 2016.12.09 11:18:54)
	(_source (\./../src/TestBench/ram_TB.vhd\))
	(_parameters tan)
	(_code f1f5f7a1f5a7a6e6f5f0e3aba5f7a4f7f2f7f9f4a7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . RAM behavioral
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2181          1481300334466 TB_ARCHITECTURE
(_unit VHDL (instructionmemory_tb 0 7(tb_architecture 0 10))
	(_version vc6)
	(_time 1481300334467 2016.12.09 11:18:54)
	(_source (\./../src/TestBench/instructionmemory_TB.vhd\))
	(_parameters tan)
	(_code 10151a17454647071015024b441613171416191646)
	(_ent
		(_time 1481298457214)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port (_int PC 0 0 31(_ent (_in))))
				(_port (_int clk -1 0 32(_ent (_in))))
				(_port (_int Data 1 0 33(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 58(_comp InstructionMemory)
		(_port
			((PC)(PC))
			((clk)(clk))
			((Data)(Data))
		)
		(_use (_ent . InstructionMemory)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 33(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 37(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int PC 2 0 37(_arch(_uni(_string \"00000"\)))))
		(_sig (_int clk -1 0 38(_arch(_uni((i 2)))(_event)(_param_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Data 3 0 40(_arch(_uni))))
		(_prcs
			(line__46(_arch 0 0 46(_procedure_call (_trgt(1))(_mon))))
			(line__49(_arch 1 0 49(_prcs (_trgt(0))(_sens(1)(0))(_dssslsensitivity 1)(_mon))))
		)
		(_subprogram
			(_int clk_gen 2 0 12(_arch(_proc)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.REAL (1 REAL)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1600875619 1767992432 1210071662 543713129 1701669236 544434464 1869768058 1769218107 1914725741 1819243365 1869182069 1869881454 1918987296 1713399143 1713402479 1970365810 2036559461)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000050 55 442 0 testbench_for_instructionmemory
(_configuration VHDL (testbench_for_instructionmemory 0 69 (instructionmemory_tb))
	(_version vc6)
	(_time 1481300334473 2016.12.09 11:18:54)
	(_source (\./../src/TestBench/instructionmemory_TB.vhd\))
	(_parameters tan)
	(_code 10141717154647071411024a441645161316181546)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . InstructionMemory behavioral
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1939          1481300334500 TB_ARCHITECTURE
(_unit VHDL (controlunit_tb 0 6(tb_architecture 0 9))
	(_version vc6)
	(_time 1481300334501 2016.12.09 11:18:54)
	(_source (\./../src/TestBench/controlunit_TB.vhd\))
	(_parameters tan)
	(_code 2f2a2f2b2f782e38287b3d7528297c282a297a2926)
	(_ent
		(_time 1481299777976)
	)
	(_comp
		(ControlUnit
			(_object
				(_port (_int S 0 0 13(_ent (_in))))
				(_port (_int MemRead -1 0 14(_ent (_out))))
				(_port (_int MemToReg -1 0 15(_ent (_out))))
				(_port (_int MemWrite -1 0 16(_ent (_out))))
				(_port (_int ALUsource -1 0 17(_ent (_out))))
				(_port (_int RegWrite -1 0 18(_ent (_out))))
				(_port (_int ALUop 1 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 48(_comp ControlUnit)
		(_port
			((S)(S))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemWrite)(MemWrite))
			((ALUsource)(ALUsource))
			((RegWrite)(RegWrite))
			((ALUop)(ALUop))
		)
		(_use (_ent . ControlUnit)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2}~13 0 13(_array -1 ((_to i 0 i 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2}~132 0 23(_array -1 ((_to i 0 i 2)))))
		(_sig (_int S 2 0 23(_arch(_uni(_string \"000"\)))))
		(_sig (_int MemRead -1 0 25(_arch(_uni))))
		(_sig (_int MemToReg -1 0 26(_arch(_uni))))
		(_sig (_int MemWrite -1 0 27(_arch(_uni))))
		(_sig (_int ALUsource -1 0 28(_arch(_uni))))
		(_sig (_int RegWrite -1 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 30(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ALUop 3 0 30(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs (_simple)(_trgt(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000044 55 399 0 testbench_for_controlunit
(_configuration VHDL (testbench_for_controlunit 0 63 (controlunit_tb))
	(_version vc6)
	(_time 1481300334510 2016.12.09 11:18:54)
	(_source (\./../src/TestBench/controlunit_TB.vhd\))
	(_parameters tan)
	(_code 3f3b383a6c6968283b3e2d656b396a393c39373a69)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ControlUnit structural
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1939          1481300357046 TB_ARCHITECTURE
(_unit VHDL (controlunit_tb 0 6(tb_architecture 0 9))
	(_version vc6)
	(_time 1481300357047 2016.12.09 11:19:17)
	(_source (\./../src/TestBench/controlunit_TB.vhd\))
	(_parameters tan)
	(_code 424c1340161543554516501845441145474417444b)
	(_ent
		(_time 1481299777976)
	)
	(_comp
		(ControlUnit
			(_object
				(_port (_int S 0 0 13(_ent (_in))))
				(_port (_int MemRead -1 0 14(_ent (_out))))
				(_port (_int MemToReg -1 0 15(_ent (_out))))
				(_port (_int MemWrite -1 0 16(_ent (_out))))
				(_port (_int ALUsource -1 0 17(_ent (_out))))
				(_port (_int RegWrite -1 0 18(_ent (_out))))
				(_port (_int ALUop 1 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 48(_comp ControlUnit)
		(_port
			((S)(S))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemWrite)(MemWrite))
			((ALUsource)(ALUsource))
			((RegWrite)(RegWrite))
			((ALUop)(ALUop))
		)
		(_use (_ent . ControlUnit)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2}~13 0 13(_array -1 ((_to i 0 i 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2}~132 0 23(_array -1 ((_to i 0 i 2)))))
		(_sig (_int S 2 0 23(_arch(_uni(_string \"000"\)))))
		(_sig (_int MemRead -1 0 25(_arch(_uni))))
		(_sig (_int MemToReg -1 0 26(_arch(_uni))))
		(_sig (_int MemWrite -1 0 27(_arch(_uni))))
		(_sig (_int ALUsource -1 0 28(_arch(_uni))))
		(_sig (_int RegWrite -1 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 30(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ALUop 3 0 30(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs (_simple)(_trgt(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000044 55 399 0 testbench_for_controlunit
(_configuration VHDL (testbench_for_controlunit 0 63 (controlunit_tb))
	(_version vc6)
	(_time 1481300357052 2016.12.09 11:19:17)
	(_source (\./../src/TestBench/controlunit_TB.vhd\))
	(_parameters tan)
	(_code 424d144045141555464350181644174441444a4714)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ControlUnit structural
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1939          1481300551633 TB_ARCHITECTURE
(_unit VHDL (controlunit_tb 0 6(tb_architecture 0 9))
	(_version vc6)
	(_time 1481300551634 2016.12.09 11:22:31)
	(_source (\./../src/TestBench/controlunit_TB.vhd\))
	(_parameters tan)
	(_code 545a5457060355435300460e53520753515201525d)
	(_ent
		(_time 1481299777976)
	)
	(_comp
		(ControlUnit
			(_object
				(_port (_int S 0 0 13(_ent (_in))))
				(_port (_int MemRead -1 0 14(_ent (_out))))
				(_port (_int MemToReg -1 0 15(_ent (_out))))
				(_port (_int MemWrite -1 0 16(_ent (_out))))
				(_port (_int ALUsource -1 0 17(_ent (_out))))
				(_port (_int RegWrite -1 0 18(_ent (_out))))
				(_port (_int ALUop 1 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 48(_comp ControlUnit)
		(_port
			((S)(S))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemWrite)(MemWrite))
			((ALUsource)(ALUsource))
			((RegWrite)(RegWrite))
			((ALUop)(ALUop))
		)
		(_use (_ent . ControlUnit)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2}~13 0 13(_array -1 ((_to i 0 i 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2}~132 0 23(_array -1 ((_to i 0 i 2)))))
		(_sig (_int S 2 0 23(_arch(_uni(_string \"000"\)))))
		(_sig (_int MemRead -1 0 25(_arch(_uni))))
		(_sig (_int MemToReg -1 0 26(_arch(_uni))))
		(_sig (_int MemWrite -1 0 27(_arch(_uni))))
		(_sig (_int ALUsource -1 0 28(_arch(_uni))))
		(_sig (_int RegWrite -1 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 30(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ALUop 3 0 30(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs (_simple)(_trgt(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000044 55 399 0 testbench_for_controlunit
(_configuration VHDL (testbench_for_controlunit 0 63 (controlunit_tb))
	(_version vc6)
	(_time 1481300551637 2016.12.09 11:22:31)
	(_source (\./../src/TestBench/controlunit_TB.vhd\))
	(_parameters tan)
	(_code 646b6364653233736065763e3062316267626c6132)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ControlUnit structural
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164)))
)
I 000056 55 2307          1481300610848 TB_ARCHITECTURE
(_unit VHDL (controlunit_tb 0 6(tb_architecture 0 9))
	(_version vc6)
	(_time 1481300610849 2016.12.09 11:23:30)
	(_source (\./../src/TestBench/controlunit_TB.vhd\))
	(_parameters tan)
	(_code a7a7f5f0f6f0a6b0a0f2b5fda0a1f4a0a2a1f2a1ae)
	(_ent
		(_time 1481299777976)
	)
	(_comp
		(ControlUnit
			(_object
				(_port (_int S 0 0 13(_ent (_in))))
				(_port (_int MemRead -1 0 14(_ent (_out))))
				(_port (_int MemToReg -1 0 15(_ent (_out))))
				(_port (_int MemWrite -1 0 16(_ent (_out))))
				(_port (_int ALUsource -1 0 17(_ent (_out))))
				(_port (_int RegWrite -1 0 18(_ent (_out))))
				(_port (_int ALUop 1 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 47(_comp ControlUnit)
		(_port
			((S)(S))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemWrite)(MemWrite))
			((ALUsource)(ALUsource))
			((RegWrite)(RegWrite))
			((ALUop)(ALUop))
		)
		(_use (_ent . ControlUnit)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2}~13 0 13(_array -1 ((_to i 0 i 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2}~132 0 23(_array -1 ((_to i 0 i 2)))))
		(_sig (_int S 2 0 23(_arch(_uni(_string \"000"\)))))
		(_sig (_int MemRead -1 0 25(_arch(_uni))))
		(_sig (_int MemToReg -1 0 26(_arch(_uni))))
		(_sig (_int MemWrite -1 0 27(_arch(_uni))))
		(_sig (_int ALUsource -1 0 28(_arch(_uni))))
		(_sig (_int RegWrite -1 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 30(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ALUop 3 0 30(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment (_trgt(0)))))
			(line__38(_arch 1 0 38(_assignment (_trgt(0)))))
			(line__39(_arch 2 0 39(_assignment (_trgt(0)))))
			(line__40(_arch 3 0 40(_assignment (_trgt(0)))))
			(line__41(_arch 4 0 41(_assignment (_trgt(0)))))
			(line__42(_arch 5 0 42(_assignment (_trgt(0)))))
			(line__43(_arch 6 0 43(_assignment (_trgt(0)))))
			(line__44(_arch 7 0 44(_assignment (_trgt(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
	)
	(_model . TB_ARCHITECTURE 8 -1)
)
I 000044 55 399 0 testbench_for_controlunit
(_configuration VHDL (testbench_for_controlunit 0 62 (controlunit_tb))
	(_version vc6)
	(_time 1481300610852 2016.12.09 11:23:30)
	(_source (\./../src/TestBench/controlunit_TB.vhd\))
	(_parameters tan)
	(_code b7b6e2e3b5e1e0a0b3b6a5ede3b1e2b1b4b1bfb2e1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ControlUnit structural
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164)))
)
I 000056 55 2307          1481300834553 TB_ARCHITECTURE
(_unit VHDL (controlunit_tb 0 6(tb_architecture 0 9))
	(_version vc6)
	(_time 1481300834554 2016.12.09 11:27:14)
	(_source (\./../src/TestBench/controlunit_TB.vhd\))
	(_parameters tan)
	(_code 693d3f69363e687e6e3c7b336e6f3a6e6c6f3c6f60)
	(_ent
		(_time 1481299777976)
	)
	(_comp
		(ControlUnit
			(_object
				(_port (_int S 0 0 13(_ent (_in))))
				(_port (_int MemRead -1 0 14(_ent (_out))))
				(_port (_int MemToReg -1 0 15(_ent (_out))))
				(_port (_int MemWrite -1 0 16(_ent (_out))))
				(_port (_int ALUsource -1 0 17(_ent (_out))))
				(_port (_int RegWrite -1 0 18(_ent (_out))))
				(_port (_int ALUop 1 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 47(_comp ControlUnit)
		(_port
			((S)(S))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemWrite)(MemWrite))
			((ALUsource)(ALUsource))
			((RegWrite)(RegWrite))
			((ALUop)(ALUop))
		)
		(_use (_ent . ControlUnit)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2}~13 0 13(_array -1 ((_to i 0 i 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2}~132 0 23(_array -1 ((_to i 0 i 2)))))
		(_sig (_int S 2 0 23(_arch(_uni(_string \"000"\)))))
		(_sig (_int MemRead -1 0 25(_arch(_uni))))
		(_sig (_int MemToReg -1 0 26(_arch(_uni))))
		(_sig (_int MemWrite -1 0 27(_arch(_uni))))
		(_sig (_int ALUsource -1 0 28(_arch(_uni))))
		(_sig (_int RegWrite -1 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 30(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ALUop 3 0 30(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment (_trgt(0)))))
			(line__38(_arch 1 0 38(_assignment (_trgt(0)))))
			(line__39(_arch 2 0 39(_assignment (_trgt(0)))))
			(line__40(_arch 3 0 40(_assignment (_trgt(0)))))
			(line__41(_arch 4 0 41(_assignment (_trgt(0)))))
			(line__42(_arch 5 0 42(_assignment (_trgt(0)))))
			(line__43(_arch 6 0 43(_assignment (_trgt(0)))))
			(line__44(_arch 7 0 44(_assignment (_trgt(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
	)
	(_model . TB_ARCHITECTURE 8 -1)
)
I 000044 55 399 0 testbench_for_controlunit
(_configuration VHDL (testbench_for_controlunit 0 80 (controlunit_tb))
	(_version vc6)
	(_time 1481301025772 2016.12.09 11:30:25)
	(_source (\./../src/TestBench/controlunit_TB.vhd\))
	(_parameters tan)
	(_code 5c0a515f0a0a0b4b585d4e06085a095a5f5a54590a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ControlUnit structural
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164)))
)
I 000056 55 2687          1481301064532 TB_ARCHITECTURE
(_unit VHDL (controlunit_tb 0 7(tb_architecture 0 10))
	(_version vc6)
	(_time 1481301064533 2016.12.09 11:31:04)
	(_source (\./../src/TestBench/controlunit_TB.vhd\))
	(_parameters tan)
	(_code bab8b9eebdedbbadbae8a8e0bdbce9bdbfbcefbcb3)
	(_ent
		(_time 1481301064530)
	)
	(_comp
		(ControlUnit
			(_object
				(_port (_int S 0 0 31(_ent (_in))))
				(_port (_int MemRead -1 0 32(_ent (_out))))
				(_port (_int MemToReg -1 0 33(_ent (_out))))
				(_port (_int MemWrite -1 0 34(_ent (_out))))
				(_port (_int ALUsource -1 0 35(_ent (_out))))
				(_port (_int RegWrite -1 0 36(_ent (_out))))
				(_port (_int ALUop 1 0 37(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 66(_comp ControlUnit)
		(_port
			((S)(S))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemWrite)(MemWrite))
			((ALUsource)(ALUsource))
			((RegWrite)(RegWrite))
			((ALUop)(ALUop))
		)
		(_use (_ent . ControlUnit)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2}~13 0 31(_array -1 ((_to i 0 i 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2}~132 0 41(_array -1 ((_to i 0 i 2)))))
		(_sig (_int S 2 0 41(_arch(_uni(_string \"000"\)))))
		(_sig (_int MemRead -1 0 43(_arch(_uni))))
		(_sig (_int MemToReg -1 0 44(_arch(_uni))))
		(_sig (_int MemWrite -1 0 45(_arch(_uni))))
		(_sig (_int ALUsource -1 0 46(_arch(_uni))))
		(_sig (_int RegWrite -1 0 47(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 48(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ALUop 3 0 48(_arch(_uni))))
		(_sig (_int clk -1 0 51(_arch(_uni)(_event)(_param_out))))
		(_prcs
			(line__54(_arch 0 0 54(_procedure_call (_trgt(7))(_mon))))
			(line__57(_arch 1 0 57(_prcs (_trgt(0))(_sens(7)(0))(_dssslsensitivity 1)(_mon))))
		)
		(_subprogram
			(_int clk_gen 2 0 12(_arch(_proc)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.REAL (1 REAL)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1600875619 1767992432 1210071662 543713129 1701669236 544434464 1869768058 1769218107 1914725741 1819243365 1869182069 1869881454 1918987296 1713399143 1713402479 1970365810 2036559461)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000044 55 418 0 testbench_for_controlunit
(_configuration VHDL (testbench_for_controlunit 0 81 (controlunit_tb))
	(_version vc6)
	(_time 1481301064540 2016.12.09 11:31:04)
	(_source (\./../src/TestBench/controlunit_TB.vhd\))
	(_parameters tan)
	(_code c9cacd9cc59f9edecdc8db939dcf9ccfcacfc1cc9f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ControlUnit structural
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
V 000051 55 717           1481301522857 Structural
(_unit VHDL (halfadder 0 6(structural 0 13))
	(_version vc6)
	(_time 1481301522858 2016.12.09 11:38:42)
	(_source (\./../src/HalfAdder.vhd\))
	(_parameters tan)
	(_code 12174c15114515041515034847141614171510141a)
	(_ent
		(_time 1481295217177)
	)
	(_object
		(_port (_int A -1 0 8(_ent(_in))))
		(_port (_int B -1 0 8(_ent(_in))))
		(_port (_int S -1 0 9(_ent(_out))))
		(_port (_int C -1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(2))(_sens(0)(1)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 2 -1)
)
V 000051 55 1343          1481301522904 Structural
(_unit VHDL (fulladder 0 6(structural 0 14))
	(_version vc6)
	(_time 1481301522905 2016.12.09 11:38:42)
	(_source (\./../src/FullAdder.vhd\))
	(_parameters tan)
	(_code 41441142451646571314501b144745474446434747)
	(_ent
		(_time 1481295217266)
	)
	(_comp
		(HalfAdder
			(_object
				(_port (_int A -1 0 19(_ent (_in))))
				(_port (_int B -1 0 19(_ent (_in))))
				(_port (_int S -1 0 20(_ent (_out))))
				(_port (_int C -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst HA1 0 26(_comp HalfAdder)
		(_port
			((A)(A))
			((B)(B))
			((S)(s1))
			((C)(c1))
		)
		(_use (_ent . HalfAdder)
		)
	)
	(_inst HA2 0 27(_comp HalfAdder)
		(_port
			((A)(Cin))
			((B)(s1))
			((S)(S))
			((C)(c2))
		)
		(_use (_ent . HalfAdder)
		)
	)
	(_object
		(_port (_int A -1 0 8(_ent(_in))))
		(_port (_int B -1 0 8(_ent(_in))))
		(_port (_int Cin -1 0 8(_ent(_in))))
		(_port (_int S -1 0 9(_ent(_out))))
		(_port (_int Cout -1 0 9(_ent(_out))))
		(_sig (_int s1 -1 0 15(_arch(_uni((i 2))))))
		(_sig (_int c1 -1 0 15(_arch(_uni((i 2))))))
		(_sig (_int c2 -1 0 15(_arch(_uni((i 2))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment (_trgt(4))(_sens(6)(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 1 -1)
)
V 000051 55 2184          1481301522937 Structural
(_unit VHDL (adder_16 0 6(structural 0 14))
	(_version vc6)
	(_time 1481301522938 2016.12.09 11:38:42)
	(_source (\./../src/Adder_16.vhd\))
	(_parameters tan)
	(_code 606537606437307667347239676361636666616664)
	(_ent
		(_time 1481295217296)
	)
	(_comp
		(HalfAdder
			(_object
				(_port (_int A -1 0 18(_ent (_in))))
				(_port (_int B -1 0 18(_ent (_in))))
				(_port (_int S -1 0 19(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_out))))
			)
		)
		(FullAdder
			(_object
				(_port (_int A -1 0 25(_ent (_in))))
				(_port (_int B -1 0 25(_ent (_in))))
				(_port (_int Cin -1 0 25(_ent (_in))))
				(_port (_int S -1 0 26(_ent (_out))))
				(_port (_int Cout -1 0 26(_ent (_out))))
			)
		)
	)
	(_generate AdderGenerate 0 34(_for 3 )
		(_generate HA 0 35(_if 1)
			(_inst LowerBit 0 36(_comp HalfAdder)
				(_port
					((A)(A(_object 0)))
					((B)(B(_object 0)))
					((S)(S(_object 0)))
					((C)(CarryBit(_object 0)))
				)
				(_use (_ent . HalfAdder)
				)
			)
		)
		(_generate FA 0 38(_if 2)
			(_inst UpperBit 0 39(_comp FullAdder)
				(_port
					((A)(A(_object 0)))
					((B)(B(_object 0)))
					((Cin)(CarryBit(_index 3)))
					((S)(S(_object 0)))
					((Cout)(CarryBit(_object 0)))
				)
				(_use (_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst (_int I 3 0 34(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int S 1 0 9(_ent(_out))))
		(_port (_int Cout -1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CarryBit 2 0 30(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 34(_scalar (_to i 0 i 15))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment (_alias((Cout)(CarryBit(15))))(_simpleassign BUF)(_trgt(3))(_sens(4(15))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 4 -1)
)
V 000051 55 2186          1481301522988 Structural
(_unit VHDL (subtractor_16 0 6(structural 0 14))
	(_version vc6)
	(_time 1481301522989 2016.12.09 11:38:42)
	(_source (\./../src/Subtractor_16.vhd\))
	(_parameters tan)
	(_code 8f8bda80dcd8d99889809dd5df898c888b89d9888d)
	(_ent
		(_time 1481295217328)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int A -1 0 18(_ent (_in))))
				(_port (_int B -1 0 18(_ent (_in))))
				(_port (_int Cin -1 0 18(_ent (_in))))
				(_port (_int S -1 0 19(_ent (_out))))
				(_port (_int Cout -1 0 19(_ent (_out))))
			)
		)
	)
	(_generate AdderGenerate 0 30(_for 3 )
		(_generate ZA 0 31(_if 2)
			(_inst LowerBit 0 32(_comp FullAdder)
				(_port
					((A)(A(_object 0)))
					((B)(notB(_object 0)))
					((Cin)((i 3)))
					((S)(S(_object 0)))
					((Cout)(CarryBit(_object 0)))
				)
				(_use (_ent . FullAdder)
					(_port
						((A)(A))
						((B)(B))
						((Cin)(Cin))
						((S)(S))
						((Cout)(Cout))
					)
				)
			)
		)
		(_generate FA 0 34(_if 3)
			(_inst UpperBit 0 35(_comp FullAdder)
				(_port
					((A)(A(_object 0)))
					((B)(notB(_object 0)))
					((Cin)(CarryBit(_index 4)))
					((S)(S(_object 0)))
					((Cout)(CarryBit(_object 0)))
				)
				(_use (_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst (_int I 3 0 30(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int S 1 0 9(_ent(_out))))
		(_port (_int SignBit -1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CarryBit 2 0 23(_arch(_uni))))
		(_sig (_int notB 2 0 23(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 30(_scalar (_to i 0 i 15))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment (_trgt(5))(_sens(1)))))
			(line__40(_arch 1 0 40(_assignment (_trgt(3))(_sens(4(15))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 5 -1)
)
V 000051 55 1384          1481301523022 Behavioral
(_unit VHDL (multiplier_16 0 7(behavioral 0 15))
	(_version vc6)
	(_time 1481301523023 2016.12.09 11:38:43)
	(_source (\./../src/Multiplier_16.vhd\))
	(_parameters tan)
	(_code aeabacf8fef9a9b9abfcb7f5ffa8fda8a7a8aba9ac)
	(_ent
		(_time 1481295217377)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 9(_ent(_in))))
		(_port (_int B 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int S 1 0 10(_ent(_out))))
		(_port (_int overflow -1 0 11(_ent(_out((i 2))))))
		(_type (_int ~SIGNED{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int product 2 0 17(_arch(_uni))))
		(_sig (_int TooBig 2 0 18(_arch(_uni(_string \"00000000000000010000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment (_trgt(4))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment (_trgt(3))(_sens(4)(5))(_mon))))
			(line__29(_arch 2 0 29(_assignment (_alias((S)(product(d_15_0))))(_trgt(2))(_sens(4(d_15_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (1 SIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
V 000051 55 1009          1481301523054 Structural
(_unit VHDL (multiplexer_8to1 0 6(structural 0 14))
	(_version vc6)
	(_time 1481301523055 2016.12.09 11:38:43)
	(_source (\./../src/Multiplexer_8to1.vhd\))
	(_parameters tan)
	(_code ddd8df8e8c8adacad8dcc4868cdb8edbd8dad5dbd8)
	(_ent
		(_time 1481295217408)
	)
	(_object
		(_port (_int D0 -1 0 8(_ent(_in))))
		(_port (_int D1 -1 0 8(_ent(_in))))
		(_port (_int D2 -1 0 8(_ent(_in))))
		(_port (_int D3 -1 0 8(_ent(_in))))
		(_port (_int D4 -1 0 8(_ent(_in))))
		(_port (_int D5 -1 0 8(_ent(_in))))
		(_port (_int D6 -1 0 8(_ent(_in))))
		(_port (_int D7 -1 0 8(_ent(_in))))
		(_port (_int S0 -1 0 9(_ent(_in))))
		(_port (_int S1 -1 0 9(_ent(_in))))
		(_port (_int S2 -1 0 9(_ent(_in))))
		(_port (_int F -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(11))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 1 -1)
)
V 000051 55 2176          1481301523085 Structural
(_unit VHDL (multiplexer_8to1_by16 0 6(structural 0 14))
	(_version vc6)
	(_time 1481301523086 2016.12.09 11:38:43)
	(_source (\./../src/Multiplexer_8to1_by16.vhd\))
	(_parameters tan)
	(_code fcf9feadaaabfbebf9a9e5a7adfaaffaf9fbf4faf9)
	(_ent
		(_time 1481295217442)
	)
	(_comp
		(Multiplexer_8to1
			(_object
				(_port (_int D0 -1 0 18(_ent (_in))))
				(_port (_int D1 -1 0 18(_ent (_in))))
				(_port (_int D2 -1 0 18(_ent (_in))))
				(_port (_int D3 -1 0 18(_ent (_in))))
				(_port (_int D4 -1 0 18(_ent (_in))))
				(_port (_int D5 -1 0 18(_ent (_in))))
				(_port (_int D6 -1 0 18(_ent (_in))))
				(_port (_int D7 -1 0 18(_ent (_in))))
				(_port (_int S0 -1 0 19(_ent (_in))))
				(_port (_int S1 -1 0 19(_ent (_in))))
				(_port (_int S2 -1 0 19(_ent (_in))))
				(_port (_int F -1 0 20(_ent (_out))))
			)
		)
	)
	(_generate muxGen 0 26(_for 2 )
		(_inst mux 0 27(_comp Multiplexer_8to1)
			(_port
				((D0)(D0(_object 0)))
				((D1)(D1(_object 0)))
				((D2)(D2(_object 0)))
				((D3)(D3(_object 0)))
				((D4)(D4(_object 0)))
				((D5)(D5(_object 0)))
				((D6)(D6(_object 0)))
				((D7)(D7(_object 0)))
				((S0)(S0))
				((S1)(S1))
				((S2)(S2))
				((F)(F(_object 0)))
			)
			(_use (_ent . Multiplexer_8to1)
			)
		)
		(_object
			(_cnst (_int I 2 0 26(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int D0 0 0 8(_ent(_in))))
		(_port (_int D1 0 0 8(_ent(_in))))
		(_port (_int D2 0 0 8(_ent(_in))))
		(_port (_int D3 0 0 8(_ent(_in))))
		(_port (_int D4 0 0 8(_ent(_in))))
		(_port (_int D5 0 0 8(_ent(_in))))
		(_port (_int D6 0 0 8(_ent(_in))))
		(_port (_int D7 0 0 8(_ent(_in))))
		(_port (_int S0 -1 0 9(_ent(_in))))
		(_port (_int S1 -1 0 9(_ent(_in))))
		(_port (_int S2 -1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int F 1 0 10(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 26(_scalar (_to i 0 i 15))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
V 000051 55 5038          1481301523095 Structural
(_unit VHDL (alu_16 0 6(structural 0 15))
	(_version vc6)
	(_time 1481301523096 2016.12.09 11:38:43)
	(_source (\./../src/ALU_16.vhd\))
	(_parameters tan)
	(_code fcf9abacfcaaade9aef9eda3abfafdfaaffbf9f9aa)
	(_ent
		(_time 1481295217452)
	)
	(_comp
		(Adder_16
			(_object
				(_port (_int A 3 0 19(_ent (_in))))
				(_port (_int B 3 0 19(_ent (_in))))
				(_port (_int S 4 0 20(_ent (_out))))
				(_port (_int Cout -1 0 21(_ent (_out))))
			)
		)
		(Subtractor_16
			(_object
				(_port (_int A 5 0 27(_ent (_in))))
				(_port (_int B 5 0 27(_ent (_in))))
				(_port (_int S 6 0 28(_ent (_out))))
				(_port (_int SignBit -1 0 29(_ent (_out))))
			)
		)
		(Multiplier_16
			(_object
				(_port (_int A 7 0 35(_ent (_in))))
				(_port (_int B 7 0 35(_ent (_in))))
				(_port (_int S 8 0 36(_ent (_out))))
				(_port (_int overflow -1 0 37(_ent (_out))))
			)
		)
		(Multiplexer_8to1_by16
			(_object
				(_port (_int D0 9 0 43(_ent (_in))))
				(_port (_int D1 9 0 43(_ent (_in))))
				(_port (_int D2 9 0 43(_ent (_in))))
				(_port (_int D3 9 0 43(_ent (_in))))
				(_port (_int D4 9 0 43(_ent (_in))))
				(_port (_int D5 9 0 43(_ent (_in))))
				(_port (_int D6 9 0 43(_ent (_in))))
				(_port (_int D7 9 0 43(_ent (_in))))
				(_port (_int S0 -1 0 44(_ent (_in))))
				(_port (_int S1 -1 0 44(_ent (_in))))
				(_port (_int S2 -1 0 44(_ent (_in))))
				(_port (_int F 10 0 45(_ent (_out))))
			)
		)
	)
	(_inst adder 0 55(_comp Adder_16)
		(_port
			((A)(A))
			((B)(B))
			((S)(AdderResult))
			((Cout)(overflowAdd))
		)
		(_use (_ent . Adder_16)
		)
	)
	(_inst subtract 0 57(_comp Subtractor_16)
		(_port
			((A)(A))
			((B)(B))
			((S)(SubtractorResult))
			((SignBit)(negativeSub))
		)
		(_use (_ent . Subtractor_16)
		)
	)
	(_inst multiply 0 59(_comp Multiplier_16)
		(_port
			((A)(A))
			((B)(B))
			((S)(MultiplierResult))
			((overflow)(overflowMult))
		)
		(_use (_ent . Multiplier_16)
		)
	)
	(_inst mux 0 61(_comp Multiplexer_8to1_by16)
		(_port
			((D0)(AdderResult))
			((D1)(MultiplierResult))
			((D2)(A))
			((D3)(B))
			((D4)(SubtractorResult))
			((D5)(_string \"0000000000000000"\))
			((D6)(_string \"0000000000000000"\))
			((D7)(_string \"0000000000000000"\))
			((S0)(S0))
			((S1)(S1))
			((S2)(S2))
			((F)(Result))
		)
		(_use (_ent . Multiplexer_8to1_by16)
			(_port
				((D0)(D0))
				((D1)(D1))
				((D2)(D2))
				((D3)(D3))
				((D4)(D4))
				((D5)(D5))
				((D6)(D6))
				((D7)(D7))
				((S0)(S0))
				((S1)(S1))
				((S2)(S2))
				((F)(F))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int R 1 0 9(_ent(_out))))
		(_port (_int S0 -1 0 10(_ent(_in))))
		(_port (_int S1 -1 0 10(_ent(_in))))
		(_port (_int S2 -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Status 2 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 27(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 28(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 35(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 36(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 43(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 45(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 49(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int AdderResult 11 0 49(_arch(_uni))))
		(_sig (_int SubtractorResult 11 0 49(_arch(_uni))))
		(_sig (_int MultiplierResult 11 0 49(_arch(_uni))))
		(_sig (_int Result 11 0 49(_arch(_uni))))
		(_sig (_int overflowAdd -1 0 50(_arch(_uni))))
		(_sig (_int overflowMult -1 0 50(_arch(_uni))))
		(_sig (_int negativeSub -1 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 51(_array -1 ((_dto i 15 i 0)))))
		(_cnst (_int zeros 12 0 51(_arch(_string \"0000000000000000"\))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment (_trgt(6(0)))(_sens(3)(4)(5)(10(15))(13)))))
			(line__65(_arch 1 0 65(_assignment (_trgt(6(1)))(_sens(10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))(10(8))(10(9))(10(10))(10(11))(10(12))(10(13))(10(14))(10(15))))))
			(line__67(_arch 2 0 67(_assignment (_trgt(6(2)))(_sens(3)(4)(5)(11)(12)))))
			(line__69(_arch 3 0 69(_assignment (_alias((R)(Result)))(_trgt(2))(_sens(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 4 -1)
)
V 000051 55 676           1481301523130 Structural
(_unit VHDL (multiplexer_2to1 0 6(structural 0 14))
	(_version vc6)
	(_time 1481301523131 2016.12.09 11:38:43)
	(_source (\./../src/Multiplexer_2to1.vhd\))
	(_parameters tan)
	(_code 1b194f1d4c4c1c0c1e1c02404a1d481d1e1c131d1e)
	(_ent
		(_time 1481066863525)
	)
	(_object
		(_port (_int D0 -1 0 8(_ent(_in))))
		(_port (_int D1 -1 0 8(_ent(_in))))
		(_port (_int Control -1 0 9(_ent(_in))))
		(_port (_int F -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 1 -1)
)
V 000051 55 1356          1481301523160 Structural
(_unit VHDL (multiplexer_2to1_by16 0 8(structural 0 16))
	(_version vc6)
	(_time 1481301523161 2016.12.09 11:38:43)
	(_source (\./../src/Multiplexer_2to1_by16.vhd\))
	(_parameters tan)
	(_code 3b396f3f6c6c3c2c3e6e22606a3d683d3e3c333d3e)
	(_ent
		(_time 1481066756631)
	)
	(_comp
		(Multiplexer_2to1
			(_object
				(_port (_int D0 -1 0 20(_ent (_in))))
				(_port (_int D1 -1 0 20(_ent (_in))))
				(_port (_int Control -1 0 21(_ent (_in))))
				(_port (_int F -1 0 22(_ent (_out))))
			)
		)
	)
	(_generate muxGen 0 28(_for 2 )
		(_inst mux 0 29(_comp Multiplexer_2to1)
			(_port
				((D0)(D0(_object 0)))
				((D1)(D1(_object 0)))
				((Control)(Control))
				((F)(F(_object 0)))
			)
			(_use (_ent . Multiplexer_2to1)
			)
		)
		(_object
			(_cnst (_int I 2 0 28(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int D0 0 0 10(_ent(_in))))
		(_port (_int D1 0 0 10(_ent(_in))))
		(_port (_int Control -1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int F 1 0 12(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 28(_scalar (_to i 0 i 15))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1580          1481301523170 behavioral
(_unit VHDL (reg 0 5(behavioral 0 13))
	(_version vc6)
	(_time 1481301523171 2016.12.09 11:38:43)
	(_source (\./../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 4a4948481e1d195d491e5f101c4d484c4f4c4d4d48)
	(_ent
		(_time 1481295373732)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_port (_int regWrite -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1 ((_dto i 15 i 0)))))
		(_port (_int WriteData 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int WriteRegister 1 0 8(_ent(_in))))
		(_port (_int Reg1 1 0 8(_ent(_in))))
		(_port (_int Reg2 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Reg1Data 2 0 9(_ent(_out))))
		(_port (_int Reg2Data 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ram 0 14(_array 3 ((_to i 0 i 7)))))
		(_sig (_int regs 4 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_trgt(8))(_sens(0)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__26(_arch 1 0 26(_assignment (_trgt(6))(_sens(4)(8))(_mon))))
			(line__27(_arch 2 0 27(_assignment (_trgt(7))(_sens(5)(8))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 3 -1)
)
V 000051 55 1569          1481301523203 Behavioral
(_unit VHDL (instructionmemory 0 10(behavioral 0 18))
	(_version vc6)
	(_time 1481301523204 2016.12.09 11:38:43)
	(_source (\./../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 696b6069353f3e7e6f667b323d6f6a6e6d6f606f3f)
	(_ent
		(_time 1481295217559)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1 ((_dto i 4 i 0)))))
		(_port (_int PC 0 0 12(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Data 1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int t_MemArray 0 21(_array 2 ((_to i 0 i 14)))))
		(_cnst (_int Mem 3 0 23(_prcs 0(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_simple)(_trgt(2))(_sens(1))(_mon)(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
V 000051 55 1592          1481301523234 behavioral
(_unit VHDL (ram 0 8(behavioral 0 18))
	(_version vc6)
	(_time 1481301523235 2016.12.09 11:38:43)
	(_source (\./../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 898a8b8781de899e898d98d38c8e8b8f888fdd8e8b)
	(_ent
		(_time 1480879967167)
	)
	(_object
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_port (_int WE -1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int address 0 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13(_array -1 ((_dto i 15 i 0)))))
		(_port (_int DataIn 1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~124 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int DataOut 2 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ram_type 0 20(_array 3 ((_to i 0 i 255)))))
		(_sig (_int memory 4 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 22(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int read_address 5 0 22(_arch(_uni))))
		(_prcs
			(RamProc(_arch 0 0 26(_prcs (_trgt(5)(6))(_sens(0)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__36(_arch 1 0 36(_assignment (_trgt(4))(_sens(5)(6))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 2 -1)
)
V 000051 55 1568          1481301523266 Structural
(_unit VHDL (controlunit 0 34(structural 0 42))
	(_version vc6)
	(_time 1481301523267 2016.12.09 11:38:43)
	(_source (\./../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code a8aaabfff6ffa9bfadfbbaf2afaefbafadaefdaea1)
	(_ent
		(_time 1481063982473)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2}~12 0 36(_array -1 ((_to i 0 i 2)))))
		(_port (_int S 0 0 36(_ent(_in))))
		(_port (_int MemRead -1 0 37(_ent(_out))))
		(_port (_int MemToReg -1 0 37(_ent(_out))))
		(_port (_int MemWrite -1 0 37(_ent(_out))))
		(_port (_int ALUsource -1 0 37(_ent(_out))))
		(_port (_int RegWrite -1 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 38(_array -1 ((_dto i 2 i 0)))))
		(_port (_int ALUop 1 0 38(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment (_trgt(6(2)))(_sens(0(2))(0(1))(0(0))))))
			(line__46(_arch 1 0 46(_assignment (_trgt(6(1)))(_sens(0(2))(0(0))(0(1))))))
			(line__47(_arch 2 0 47(_assignment (_trgt(6(0)))(_sens(0(1))(0(2))))))
			(line__49(_arch 3 0 49(_assignment (_trgt(4))(_sens(0(2))(0(0))(0(1))))))
			(line__51(_arch 4 0 51(_assignment (_trgt(5))(_sens(0(2))(0(1))))))
			(line__53(_arch 5 0 53(_assignment (_alias((MemRead)(S(2))))(_simpleassign BUF)(_trgt(1))(_sens(0(2))))))
			(line__55(_arch 6 0 55(_assignment (_trgt(2))(_sens(0(2))(0(1))(0(0))))))
			(line__57(_arch 7 0 57(_assignment (_trgt(3))(_sens(0(2))(0(1))(0(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 8 -1)
)
V 000051 55 1613          1481301523298 Structural
(_unit VHDL (signextend 0 6(structural 0 13))
	(_version vc6)
	(_time 1481301523299 2016.12.09 11:38:43)
	(_source (\./../src/SignExtend.vhd\))
	(_parameters tan)
	(_code c7c4c492c99094d193c6d29c9ec0c3c1c2c192c1c3)
	(_ent
		(_time 1481067528370)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int input 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int output 1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_alias((output(d_7_0))(input(d_7_0))))(_trgt(1(d_7_0)))(_sens(0(d_7_0))))))
			(line__16(_arch 1 0 16(_assignment (_alias((output(8))(input(7))))(_trgt(1(8)))(_sens(0(7))))))
			(line__17(_arch 2 0 17(_assignment (_alias((output(9))(input(7))))(_trgt(1(9)))(_sens(0(7))))))
			(line__18(_arch 3 0 18(_assignment (_alias((output(10))(input(7))))(_trgt(1(10)))(_sens(0(7))))))
			(line__19(_arch 4 0 19(_assignment (_alias((output(11))(input(7))))(_trgt(1(11)))(_sens(0(7))))))
			(line__20(_arch 5 0 20(_assignment (_alias((output(12))(input(7))))(_trgt(1(12)))(_sens(0(7))))))
			(line__21(_arch 6 0 21(_assignment (_alias((output(13))(input(7))))(_trgt(1(13)))(_sens(0(7))))))
			(line__22(_arch 7 0 22(_assignment (_alias((output(14))(input(7))))(_trgt(1(14)))(_sens(0(7))))))
			(line__23(_arch 8 0 23(_assignment (_alias((output(15))(input(7))))(_trgt(1(15)))(_sens(0(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Structural 9 -1)
)
V 000051 55 1027          1481301523330 Behavioral
(_unit VHDL (pc_increment 0 7(behavioral 0 14))
	(_version vc6)
	(_time 1481301523331 2016.12.09 11:38:43)
	(_source (\./../src/PC_increment.vhd\))
	(_parameters tan)
	(_code e6e5e6b5e3b2e4f0eee0a3bcb4e1e4e0e3e0b2e0e3)
	(_ent
		(_time 1481295507797)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1 ((_dto i 4 i 0)))))
		(_port (_int PC 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~122 0 10(_array -1 ((_dto i 4 i 0)))))
		(_port (_int PC_next 1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(1))(_sens(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
V 000051 55 877           1481301523361 Behavioral
(_unit VHDL (pc 0 6(behavioral 0 14))
	(_version vc6)
	(_time 1481301523362 2016.12.09 11:38:43)
	(_source (\./../src/ProgramCounter.vhd\))
	(_parameters tan)
	(_code 06050700035052100404165c540106000501060005)
	(_ent
		(_time 1481295507829)
	)
	(_object
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1 ((_dto i 4 i 0)))))
		(_port (_int PC_next 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~122 0 10(_array -1 ((_dto i 4 i 0)))))
		(_port (_int PC 1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs (_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000050 55 8539          1481301523394 structure
(_unit VHDL (processor 0 5(structure 0 9))
	(_version vc6)
	(_time 1481301523395 2016.12.09 11:38:43)
	(_source (\./../src/Processor.vhd\))
	(_parameters tan)
	(_code 25262420227227332e21307e772226237322272225)
	(_ent
		(_time 1481066017541)
	)
	(_comp
		(PC
			(_object
				(_port (_int clk -1 0 15(_ent (_in))))
				(_port (_int PC_next 0 0 16(_ent (_in))))
				(_port (_int PC 1 0 17(_ent (_out))))
			)
		)
		(PC_increment
			(_object
				(_port (_int PC 2 0 23(_ent (_in))))
				(_port (_int PC_next 3 0 24(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port (_int PC 16 0 70(_ent (_in))))
				(_port (_int clk -1 0 71(_ent (_in))))
				(_port (_int Data 17 0 72(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port (_int S 7 0 38(_ent (_in))))
				(_port (_int MemRead -1 0 39(_ent (_out))))
				(_port (_int MemToReg -1 0 39(_ent (_out))))
				(_port (_int MemWrite -1 0 39(_ent (_out))))
				(_port (_int ALUsource -1 0 39(_ent (_out))))
				(_port (_int RegWrite -1 0 39(_ent (_out))))
				(_port (_int ALUop 8 0 40(_ent (_out))))
			)
		)
		(reg
			(_object
				(_port (_int clk -1 0 29(_ent (_in))))
				(_port (_int regWrite -1 0 29(_ent (_in))))
				(_port (_int WriteData 4 0 30(_ent (_in))))
				(_port (_int WriteRegister 5 0 31(_ent (_in))))
				(_port (_int Reg1 5 0 31(_ent (_in))))
				(_port (_int Reg2 5 0 31(_ent (_in))))
				(_port (_int Reg1Data 6 0 32(_ent (_out))))
				(_port (_int Reg2Data 6 0 32(_ent (_out))))
			)
		)
		(SignExtend
			(_object
				(_port (_int input 11 0 54(_ent (_in))))
				(_port (_int output 12 0 55(_ent (_out))))
			)
		)
		(Multiplexer_2to1_by16
			(_object
				(_port (_int D0 9 0 46(_ent (_in))))
				(_port (_int D1 9 0 46(_ent (_in))))
				(_port (_int Control -1 0 47(_ent (_in))))
				(_port (_int F 10 0 48(_ent (_out))))
			)
		)
		(ALU_16
			(_object
				(_port (_int A 13 0 61(_ent (_in))))
				(_port (_int B 13 0 61(_ent (_in))))
				(_port (_int R 14 0 62(_ent (_out))))
				(_port (_int S0 -1 0 63(_ent (_in))))
				(_port (_int S1 -1 0 63(_ent (_in))))
				(_port (_int S2 -1 0 63(_ent (_in))))
				(_port (_int Status 15 0 64(_ent (_out))))
			)
		)
		(RAM
			(_object
				(_port (_int clk -1 0 78(_ent (_in))))
				(_port (_int WE -1 0 79(_ent (_in))))
				(_port (_int address 18 0 80(_ent (_in))))
				(_port (_int DataIn 19 0 81(_ent (_in))))
				(_port (_int DataOut 20 0 82(_ent (_out))))
			)
		)
	)
	(_inst PCount 0 112(_comp PC)
		(_port
			((clk)(clk))
			((PC_next)(PC_next))
			((PC)(ProgramCounter))
		)
		(_use (_ent . PC)
		)
	)
	(_inst PCI 0 114(_comp PC_increment)
		(_port
			((PC)(ProgramCounter))
			((PC_next)(PC_next))
		)
		(_use (_ent . PC_increment)
		)
	)
	(_inst IM 0 116(_comp InstructionMemory)
		(_port
			((PC)(ProgramCounter))
			((clk)(clk))
			((Data)(instr))
		)
		(_use (_ent . InstructionMemory)
		)
	)
	(_inst CU 0 118(_comp ControlUnit)
		(_port
			((S)(opcode))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemWrite)(MemWrite))
			((ALUsource)(ALUsource))
			((RegWrite)(RegWrite))
			((ALUop)(ALUop))
		)
		(_use (_ent . ControlUnit)
		)
	)
	(_inst RF 0 120(_comp reg)
		(_port
			((clk)(clk))
			((regWrite)(RegWrite))
			((WriteData)(RegWriteData))
			((WriteRegister)(b))
			((Reg1)(c))
			((Reg2)(a))
			((Reg1Data)(regFileDataOut1))
			((Reg2Data)(regFileDataOut2))
		)
		(_use (_ent . reg)
		)
	)
	(_inst SE 0 122(_comp SignExtend)
		(_port
			((input)(value))
			((output)(SignExtendedValue))
		)
		(_use (_ent . SignExtend)
		)
	)
	(_inst ALUSM 0 124(_comp Multiplexer_2to1_by16)
		(_port
			((D0)(regFileDataOut2))
			((D1)(SignExtendedValue))
			((Control)(ALUsource))
			((F)(ALUinputB))
		)
		(_use (_ent . Multiplexer_2to1_by16)
		)
	)
	(_inst ALU 0 126(_comp ALU_16)
		(_port
			((A)(regFileDataOut1))
			((B)(ALUinputB))
			((R)(ALUresult))
			((S0)(ALUop(0)))
			((S1)(ALUop(1)))
			((S2)(ALUop(2)))
			((Status)(ALUstatus))
		)
		(_use (_ent . ALU_16)
		)
	)
	(_inst DM 0 128(_comp RAM)
		(_port
			((clk)(clk))
			((WE)(RegWrite))
			((address)(ALUresult))
			((DataIn)(regFileDataOut2))
			((DataOut)(DMresult))
		)
		(_use (_ent . RAM)
		)
	)
	(_inst MtRM 0 130(_comp Multiplexer_2to1_by16)
		(_port
			((D0)(ALUresult))
			((D1)(DMresult))
			((Control)(MemToReg))
			((F)(RegWriteData))
		)
		(_use (_ent . Multiplexer_2to1_by16)
		)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 17(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 23(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 24(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 32(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2}~13 0 38(_array -1 ((_to i 0 i 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 46(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 48(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 55(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 61(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 62(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 64(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 70(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 72(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 80(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 81(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 82(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 89(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int readReg1 21 0 89(_arch(_uni))))
		(_sig (_int readReg2 21 0 89(_arch(_uni))))
		(_sig (_int dataIn 21 0 89(_arch(_uni))))
		(_sig (_int instr 21 0 89(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 91(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ALUop 22 0 91(_arch(_uni))))
		(_sig (_int ALUstatus 22 0 91(_arch(_uni))))
		(_sig (_int MemRead -1 0 92(_arch(_uni))))
		(_sig (_int MemToReg -1 0 92(_arch(_uni))))
		(_sig (_int MemWrite -1 0 92(_arch(_uni))))
		(_sig (_int ALUsource -1 0 92(_arch(_uni))))
		(_sig (_int RegWrite -1 0 92(_arch(_uni))))
		(_sig (_int SignExtendedValue 21 0 93(_arch(_uni))))
		(_sig (_int regFileDataOut1 21 0 93(_arch(_uni))))
		(_sig (_int regFileDataOut2 21 0 93(_arch(_uni))))
		(_sig (_int ALUinputB 21 0 93(_arch(_uni))))
		(_sig (_int RegWriteData 21 0 93(_arch(_uni))))
		(_sig (_int ALUresult 21 0 93(_arch(_uni))))
		(_sig (_int DMresult 21 0 93(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 94(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int ProgramCounter 23 0 94(_arch(_uni))))
		(_sig (_int PC_next 23 0 94(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 99(_array -1 ((_dto i 2 i 0)))))
		(_sig (_alias opcode 24 0 99(_arch(4(d_14_12)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1340 0 102(_array -1 ((_dto i 3 i 0)))))
		(_sig (_alias c 25 0 102(_arch(4(d_11_8)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 103(_array -1 ((_dto i 3 i 0)))))
		(_sig (_alias a 26 0 103(_arch(4(d_7_4)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 104(_array -1 ((_dto i 3 i 0)))))
		(_sig (_alias b 27 0 104(_arch(4(d_3_0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1347 0 107(_array -1 ((_dto i 3 i 0)))))
		(_sig (_alias d 28 0 107(_arch(4(d_11_8)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1350 0 108(_array -1 ((_dto i 7 i 0)))))
		(_sig (_alias value 29 0 108(_arch(4(d_7_0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
V 000056 55 2519          1481301523404 TB_ARCHITECTURE
(_unit VHDL (ram_tb 0 7(tb_architecture 0 10))
	(_version vc6)
	(_time 1481301523405 2016.12.09 11:38:43)
	(_source (\./../src/TestBench/ram_TB.vhd\))
	(_parameters tan)
	(_code 35363630316235206763216f663237333433613063)
	(_ent
		(_time 1481297428169)
	)
	(_comp
		(RAM
			(_object
				(_port (_int clk -1 0 31(_ent (_in))))
				(_port (_int WE -1 0 32(_ent (_in))))
				(_port (_int address 0 0 33(_ent (_in))))
				(_port (_int DataIn 1 0 34(_ent (_in))))
				(_port (_int DataOut 2 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 64(_comp RAM)
		(_port
			((clk)(clk))
			((WE)(WE))
			((address)(address))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_ent . RAM)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 33(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 35(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int clk -1 0 39(_arch(_uni((i 2)))(_event)(_param_out))))
		(_sig (_int WE -1 0 40(_arch(_uni((i 2)))(_param_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 41(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int address 3 0 41(_arch(_uni(_string \"0000000000000000"\)))))
		(_sig (_int DataIn 3 0 42(_arch(_uni(_string \"1000000000000000"\)))))
		(_sig (_int DataOut 3 0 44(_arch(_uni(_string \"0000000000000000"\)))))
		(_prcs
			(line__50(_arch 0 0 50(_procedure_call (_trgt(0))(_mon))))
			(line__51(_arch 1 0 51(_procedure_call (_trgt(1))(_mon))))
			(line__54(_arch 2 0 54(_prcs (_trgt(2)(3))(_sens(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_subprogram
			(_int clk_gen 3 0 12(_arch(_proc)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.REAL (1 REAL)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1600875619 1767992432 1210071662 543713129 1701669236 544434464 1869768058 1769218107 1914725741 1819243365 1869182069 1869881454 1918987296 1713399143 1713402479 1970365810 2036559461)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
V 000036 55 386 0 testbench_for_ram
(_configuration VHDL (testbench_for_ram 0 77 (ram_tb))
	(_version vc6)
	(_time 1481301523411 2016.12.09 11:38:43)
	(_source (\./../src/TestBench/ram_TB.vhd\))
	(_parameters tan)
	(_code 35363030356362223134276f6133603336333d3063)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . RAM behavioral
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
V 000056 55 2181          1481301523441 TB_ARCHITECTURE
(_unit VHDL (instructionmemory_tb 0 7(tb_architecture 0 10))
	(_version vc6)
	(_time 1481301523442 2016.12.09 11:38:43)
	(_source (\./../src/TestBench/instructionmemory_TB.vhd\))
	(_parameters tan)
	(_code 54565c57050203435451460f0052575350525d5202)
	(_ent
		(_time 1481298457214)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port (_int PC 0 0 31(_ent (_in))))
				(_port (_int clk -1 0 32(_ent (_in))))
				(_port (_int Data 1 0 33(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 58(_comp InstructionMemory)
		(_port
			((PC)(PC))
			((clk)(clk))
			((Data)(Data))
		)
		(_use (_ent . InstructionMemory)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 33(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 37(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int PC 2 0 37(_arch(_uni(_string \"00000"\)))))
		(_sig (_int clk -1 0 38(_arch(_uni((i 2)))(_event)(_param_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 40(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Data 3 0 40(_arch(_uni))))
		(_prcs
			(line__46(_arch 0 0 46(_procedure_call (_trgt(1))(_mon))))
			(line__49(_arch 1 0 49(_prcs (_trgt(0))(_sens(1)(0))(_dssslsensitivity 1)(_mon))))
		)
		(_subprogram
			(_int clk_gen 2 0 12(_arch(_proc)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.REAL (1 REAL)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1600875619 1767992432 1210071662 543713129 1701669236 544434464 1869768058 1769218107 1914725741 1819243365 1869182069 1869881454 1918987296 1713399143 1713402479 1970365810 2036559461)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000050 55 442 0 testbench_for_instructionmemory
(_configuration VHDL (testbench_for_instructionmemory 0 69 (instructionmemory_tb))
	(_version vc6)
	(_time 1481301523448 2016.12.09 11:38:43)
	(_source (\./../src/TestBench/instructionmemory_TB.vhd\))
	(_parameters tan)
	(_code 6360666365353474676271393765366560656b6635)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . InstructionMemory behavioral
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
V 000056 55 2687          1481301523483 TB_ARCHITECTURE
(_unit VHDL (controlunit_tb 0 7(tb_architecture 0 10))
	(_version vc6)
	(_time 1481301523484 2016.12.09 11:38:43)
	(_source (\./../src/TestBench/controlunit_TB.vhd\))
	(_parameters tan)
	(_code 8381818dd6d4829483d191d98485d0848685d6858a)
	(_ent
		(_time 1481301064529)
	)
	(_comp
		(ControlUnit
			(_object
				(_port (_int S 0 0 31(_ent (_in))))
				(_port (_int MemRead -1 0 32(_ent (_out))))
				(_port (_int MemToReg -1 0 33(_ent (_out))))
				(_port (_int MemWrite -1 0 34(_ent (_out))))
				(_port (_int ALUsource -1 0 35(_ent (_out))))
				(_port (_int RegWrite -1 0 36(_ent (_out))))
				(_port (_int ALUop 1 0 37(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 66(_comp ControlUnit)
		(_port
			((S)(S))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemWrite)(MemWrite))
			((ALUsource)(ALUsource))
			((RegWrite)(RegWrite))
			((ALUop)(ALUop))
		)
		(_use (_ent . ControlUnit)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2}~13 0 31(_array -1 ((_to i 0 i 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2}~132 0 41(_array -1 ((_to i 0 i 2)))))
		(_sig (_int S 2 0 41(_arch(_uni(_string \"000"\)))))
		(_sig (_int MemRead -1 0 43(_arch(_uni))))
		(_sig (_int MemToReg -1 0 44(_arch(_uni))))
		(_sig (_int MemWrite -1 0 45(_arch(_uni))))
		(_sig (_int ALUsource -1 0 46(_arch(_uni))))
		(_sig (_int RegWrite -1 0 47(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 48(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ALUop 3 0 48(_arch(_uni))))
		(_sig (_int clk -1 0 51(_arch(_uni)(_event)(_param_out))))
		(_prcs
			(line__54(_arch 0 0 54(_procedure_call (_trgt(7))(_mon))))
			(line__57(_arch 1 0 57(_prcs (_trgt(0))(_sens(7)(0))(_dssslsensitivity 1)(_mon))))
		)
		(_subprogram
			(_int clk_gen 2 0 12(_arch(_proc)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.REAL (1 REAL)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1600875619 1767992432 1210071662 543713129 1701669236 544434464 1869768058 1769218107 1914725741 1819243365 1869182069 1869881454 1918987296 1713399143 1713402479 1970365810 2036559461)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000044 55 418 0 testbench_for_controlunit
(_configuration VHDL (testbench_for_controlunit 0 81 (controlunit_tb))
	(_version vc6)
	(_time 1481301523490 2016.12.09 11:38:43)
	(_source (\./../src/TestBench/controlunit_TB.vhd\))
	(_parameters tan)
	(_code 9291979d95c4c585969380c8c694c79491949a97c4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ControlUnit structural
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1156          1481301523519 TB_ARCHITECTURE
(_unit VHDL (processor_tb 0 7(tb_architecture 0 10))
	(_version vc6)
	(_time 1481301523520 2016.12.09 11:38:43)
	(_source (\./../src/TestBench/processor_TB.vhd\))
	(_parameters tan)
	(_code a2a1a3f4a2f5a0b4a2a7b7f9f0a5a1a4f4a5a0a7f4)
	(_ent
		(_time 1481301523516)
	)
	(_comp
		(Processor
			(_object
				(_port (_int clk -1 0 31(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 45(_comp Processor)
		(_port
			((clk)(clk))
		)
		(_use (_ent . Processor)
		)
	)
	(_object
		(_sig (_int clk -1 0 35(_arch(_uni)(_param_out))))
		(_prcs
			(line__42(_arch 0 0 42(_procedure_call (_trgt(0))(_mon))))
		)
		(_subprogram
			(_int clk_gen 1 0 12(_arch(_proc)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.REAL (1 REAL)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1600875619 1767992432 1210071662 543713129 1701669236 544434464 1869768058 1769218107 1914725741 1819243365 1869182069 1869881454 1918987296 1713399143 1713402479 1970365810 2036559461)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 409 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 54 (processor_tb))
	(_version vc6)
	(_time 1481301523525 2016.12.09 11:38:43)
	(_source (\./../src/TestBench/processor_TB.vhd\))
	(_parameters tan)
	(_code b2b1b7e6b5e4e5a5b6b3a0e8e6b4e7b4b1b4bab7e4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structure
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000050 55 8539          1481302076965 structure
(_unit VHDL (processor 0 5(structure 0 9))
	(_version vc6)
	(_time 1481302076966 2016.12.09 11:47:56)
	(_source (\./../src/Processor.vhd\))
	(_parameters tan)
	(_code 8fda8c80dbd88d99848b9ad4dd888c89d9888d888f)
	(_ent
		(_time 1481066017541)
	)
	(_comp
		(PC
			(_object
				(_port (_int clk -1 0 15(_ent (_in))))
				(_port (_int PC_next 0 0 16(_ent (_in))))
				(_port (_int PC 1 0 17(_ent (_out))))
			)
		)
		(PC_increment
			(_object
				(_port (_int PC 2 0 23(_ent (_in))))
				(_port (_int PC_next 3 0 24(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port (_int PC 16 0 70(_ent (_in))))
				(_port (_int clk -1 0 71(_ent (_in))))
				(_port (_int Data 17 0 72(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port (_int S 7 0 38(_ent (_in))))
				(_port (_int MemRead -1 0 39(_ent (_out))))
				(_port (_int MemToReg -1 0 39(_ent (_out))))
				(_port (_int MemWrite -1 0 39(_ent (_out))))
				(_port (_int ALUsource -1 0 39(_ent (_out))))
				(_port (_int RegWrite -1 0 39(_ent (_out))))
				(_port (_int ALUop 8 0 40(_ent (_out))))
			)
		)
		(reg
			(_object
				(_port (_int clk -1 0 29(_ent (_in))))
				(_port (_int regWrite -1 0 29(_ent (_in))))
				(_port (_int WriteData 4 0 30(_ent (_in))))
				(_port (_int WriteRegister 5 0 31(_ent (_in))))
				(_port (_int Reg1 5 0 31(_ent (_in))))
				(_port (_int Reg2 5 0 31(_ent (_in))))
				(_port (_int Reg1Data 6 0 32(_ent (_out))))
				(_port (_int Reg2Data 6 0 32(_ent (_out))))
			)
		)
		(SignExtend
			(_object
				(_port (_int input 11 0 54(_ent (_in))))
				(_port (_int output 12 0 55(_ent (_out))))
			)
		)
		(Multiplexer_2to1_by16
			(_object
				(_port (_int D0 9 0 46(_ent (_in))))
				(_port (_int D1 9 0 46(_ent (_in))))
				(_port (_int Control -1 0 47(_ent (_in))))
				(_port (_int F 10 0 48(_ent (_out))))
			)
		)
		(ALU_16
			(_object
				(_port (_int A 13 0 61(_ent (_in))))
				(_port (_int B 13 0 61(_ent (_in))))
				(_port (_int R 14 0 62(_ent (_out))))
				(_port (_int S0 -1 0 63(_ent (_in))))
				(_port (_int S1 -1 0 63(_ent (_in))))
				(_port (_int S2 -1 0 63(_ent (_in))))
				(_port (_int Status 15 0 64(_ent (_out))))
			)
		)
		(RAM
			(_object
				(_port (_int clk -1 0 78(_ent (_in))))
				(_port (_int WE -1 0 79(_ent (_in))))
				(_port (_int address 18 0 80(_ent (_in))))
				(_port (_int DataIn 19 0 81(_ent (_in))))
				(_port (_int DataOut 20 0 82(_ent (_out))))
			)
		)
	)
	(_inst PCount 0 112(_comp PC)
		(_port
			((clk)(clk))
			((PC_next)(PC_next))
			((PC)(ProgramCounter))
		)
		(_use (_ent . PC)
		)
	)
	(_inst PCI 0 114(_comp PC_increment)
		(_port
			((PC)(ProgramCounter))
			((PC_next)(PC_next))
		)
		(_use (_ent . PC_increment)
		)
	)
	(_inst IM 0 116(_comp InstructionMemory)
		(_port
			((PC)(ProgramCounter))
			((clk)(clk))
			((Data)(instr))
		)
		(_use (_ent . InstructionMemory)
		)
	)
	(_inst CU 0 118(_comp ControlUnit)
		(_port
			((S)(opcode))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemWrite)(MemWrite))
			((ALUsource)(ALUsource))
			((RegWrite)(RegWrite))
			((ALUop)(ALUop))
		)
		(_use (_ent . ControlUnit)
		)
	)
	(_inst RF 0 120(_comp reg)
		(_port
			((clk)(clk))
			((regWrite)(RegWrite))
			((WriteData)(RegWriteData))
			((WriteRegister)(c))
			((Reg1)(a))
			((Reg2)(b))
			((Reg1Data)(regFileDataOut1))
			((Reg2Data)(regFileDataOut2))
		)
		(_use (_ent . reg)
		)
	)
	(_inst SE 0 122(_comp SignExtend)
		(_port
			((input)(value))
			((output)(SignExtendedValue))
		)
		(_use (_ent . SignExtend)
		)
	)
	(_inst ALUSM 0 124(_comp Multiplexer_2to1_by16)
		(_port
			((D0)(regFileDataOut2))
			((D1)(SignExtendedValue))
			((Control)(ALUsource))
			((F)(ALUinputB))
		)
		(_use (_ent . Multiplexer_2to1_by16)
		)
	)
	(_inst ALU 0 126(_comp ALU_16)
		(_port
			((A)(regFileDataOut1))
			((B)(ALUinputB))
			((R)(ALUresult))
			((S0)(ALUop(0)))
			((S1)(ALUop(1)))
			((S2)(ALUop(2)))
			((Status)(ALUstatus))
		)
		(_use (_ent . ALU_16)
		)
	)
	(_inst DM 0 128(_comp RAM)
		(_port
			((clk)(clk))
			((WE)(RegWrite))
			((address)(ALUresult))
			((DataIn)(regFileDataOut2))
			((DataOut)(DMresult))
		)
		(_use (_ent . RAM)
		)
	)
	(_inst MtRM 0 130(_comp Multiplexer_2to1_by16)
		(_port
			((D0)(ALUresult))
			((D1)(DMresult))
			((Control)(MemToReg))
			((F)(RegWriteData))
		)
		(_use (_ent . Multiplexer_2to1_by16)
		)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 17(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 23(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 24(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 32(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2}~13 0 38(_array -1 ((_to i 0 i 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 46(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 48(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 55(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 61(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 62(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 64(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 70(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 72(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 80(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 81(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 82(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 89(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int readReg1 21 0 89(_arch(_uni))))
		(_sig (_int readReg2 21 0 89(_arch(_uni))))
		(_sig (_int dataIn 21 0 89(_arch(_uni))))
		(_sig (_int instr 21 0 89(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 91(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ALUop 22 0 91(_arch(_uni))))
		(_sig (_int ALUstatus 22 0 91(_arch(_uni))))
		(_sig (_int MemRead -1 0 92(_arch(_uni))))
		(_sig (_int MemToReg -1 0 92(_arch(_uni))))
		(_sig (_int MemWrite -1 0 92(_arch(_uni))))
		(_sig (_int ALUsource -1 0 92(_arch(_uni))))
		(_sig (_int RegWrite -1 0 92(_arch(_uni))))
		(_sig (_int SignExtendedValue 21 0 93(_arch(_uni))))
		(_sig (_int regFileDataOut1 21 0 93(_arch(_uni))))
		(_sig (_int regFileDataOut2 21 0 93(_arch(_uni))))
		(_sig (_int ALUinputB 21 0 93(_arch(_uni))))
		(_sig (_int RegWriteData 21 0 93(_arch(_uni))))
		(_sig (_int ALUresult 21 0 93(_arch(_uni))))
		(_sig (_int DMresult 21 0 93(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 94(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int ProgramCounter 23 0 94(_arch(_uni))))
		(_sig (_int PC_next 23 0 94(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 99(_array -1 ((_dto i 2 i 0)))))
		(_sig (_alias opcode 24 0 99(_arch(4(d_14_12)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1340 0 102(_array -1 ((_dto i 3 i 0)))))
		(_sig (_alias c 25 0 102(_arch(4(d_11_8)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 103(_array -1 ((_dto i 3 i 0)))))
		(_sig (_alias a 26 0 103(_arch(4(d_7_4)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 104(_array -1 ((_dto i 3 i 0)))))
		(_sig (_alias b 27 0 104(_arch(4(d_3_0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1347 0 107(_array -1 ((_dto i 3 i 0)))))
		(_sig (_alias d 28 0 107(_arch(4(d_11_8)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1350 0 108(_array -1 ((_dto i 7 i 0)))))
		(_sig (_alias value 29 0 108(_arch(4(d_7_0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
V 000056 55 1156          1481302109266 TB_ARCHITECTURE
(_unit VHDL (processor_tb 0 7(tb_architecture 0 10))
	(_version vc6)
	(_time 1481302109267 2016.12.09 11:48:29)
	(_source (\./../src/TestBench/processor_TB.vhd\))
	(_parameters tan)
	(_code b8bcb9edb2efbaaeb8bdade3eabfbbbeeebfbabdee)
	(_ent
		(_time 1481301523515)
	)
	(_comp
		(Processor
			(_object
				(_port (_int clk -1 0 31(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 45(_comp Processor)
		(_port
			((clk)(clk))
		)
		(_use (_ent . Processor)
		)
	)
	(_object
		(_sig (_int clk -1 0 35(_arch(_uni)(_param_out))))
		(_prcs
			(line__42(_arch 0 0 42(_procedure_call (_trgt(0))(_mon))))
		)
		(_subprogram
			(_int clk_gen 1 0 12(_arch(_proc)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.REAL (1 REAL)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1600875619 1767992432 1210071662 543713129 1701669236 544434464 1869768058 1769218107 1914725741 1819243365 1869182069 1869881454 1918987296 1713399143 1713402479 1970365810 2036559461)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
V 000042 55 409 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 54 (processor_tb))
	(_version vc6)
	(_time 1481302109273 2016.12.09 11:48:29)
	(_source (\./../src/TestBench/processor_TB.vhd\))
	(_parameters tan)
	(_code c8cccd9dc59e9fdfccc9da929cce9dcecbcec0cd9e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor structure
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
V 000050 55 8539          1481302112563 structure
(_unit VHDL (processor 0 5(structure 0 9))
	(_version vc6)
	(_time 1481302112564 2016.12.09 11:48:32)
	(_source (\./../src/Processor.vhd\))
	(_parameters tan)
	(_code 999dcc9792ce9b8f929d8cc2cb9e9a9fcf9e9b9e99)
	(_ent
		(_time 1481066017541)
	)
	(_comp
		(PC
			(_object
				(_port (_int clk -1 0 15(_ent (_in))))
				(_port (_int PC_next 0 0 16(_ent (_in))))
				(_port (_int PC 1 0 17(_ent (_out))))
			)
		)
		(PC_increment
			(_object
				(_port (_int PC 2 0 23(_ent (_in))))
				(_port (_int PC_next 3 0 24(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port (_int PC 16 0 70(_ent (_in))))
				(_port (_int clk -1 0 71(_ent (_in))))
				(_port (_int Data 17 0 72(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port (_int S 7 0 38(_ent (_in))))
				(_port (_int MemRead -1 0 39(_ent (_out))))
				(_port (_int MemToReg -1 0 39(_ent (_out))))
				(_port (_int MemWrite -1 0 39(_ent (_out))))
				(_port (_int ALUsource -1 0 39(_ent (_out))))
				(_port (_int RegWrite -1 0 39(_ent (_out))))
				(_port (_int ALUop 8 0 40(_ent (_out))))
			)
		)
		(reg
			(_object
				(_port (_int clk -1 0 29(_ent (_in))))
				(_port (_int regWrite -1 0 29(_ent (_in))))
				(_port (_int WriteData 4 0 30(_ent (_in))))
				(_port (_int WriteRegister 5 0 31(_ent (_in))))
				(_port (_int Reg1 5 0 31(_ent (_in))))
				(_port (_int Reg2 5 0 31(_ent (_in))))
				(_port (_int Reg1Data 6 0 32(_ent (_out))))
				(_port (_int Reg2Data 6 0 32(_ent (_out))))
			)
		)
		(SignExtend
			(_object
				(_port (_int input 11 0 54(_ent (_in))))
				(_port (_int output 12 0 55(_ent (_out))))
			)
		)
		(Multiplexer_2to1_by16
			(_object
				(_port (_int D0 9 0 46(_ent (_in))))
				(_port (_int D1 9 0 46(_ent (_in))))
				(_port (_int Control -1 0 47(_ent (_in))))
				(_port (_int F 10 0 48(_ent (_out))))
			)
		)
		(ALU_16
			(_object
				(_port (_int A 13 0 61(_ent (_in))))
				(_port (_int B 13 0 61(_ent (_in))))
				(_port (_int R 14 0 62(_ent (_out))))
				(_port (_int S0 -1 0 63(_ent (_in))))
				(_port (_int S1 -1 0 63(_ent (_in))))
				(_port (_int S2 -1 0 63(_ent (_in))))
				(_port (_int Status 15 0 64(_ent (_out))))
			)
		)
		(RAM
			(_object
				(_port (_int clk -1 0 78(_ent (_in))))
				(_port (_int WE -1 0 79(_ent (_in))))
				(_port (_int address 18 0 80(_ent (_in))))
				(_port (_int DataIn 19 0 81(_ent (_in))))
				(_port (_int DataOut 20 0 82(_ent (_out))))
			)
		)
	)
	(_inst PCount 0 112(_comp PC)
		(_port
			((clk)(clk))
			((PC_next)(PC_next))
			((PC)(ProgramCounter))
		)
		(_use (_ent . PC)
		)
	)
	(_inst PCI 0 114(_comp PC_increment)
		(_port
			((PC)(ProgramCounter))
			((PC_next)(PC_next))
		)
		(_use (_ent . PC_increment)
		)
	)
	(_inst IM 0 116(_comp InstructionMemory)
		(_port
			((PC)(ProgramCounter))
			((clk)(clk))
			((Data)(instr))
		)
		(_use (_ent . InstructionMemory)
		)
	)
	(_inst CU 0 118(_comp ControlUnit)
		(_port
			((S)(opcode))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemWrite)(MemWrite))
			((ALUsource)(ALUsource))
			((RegWrite)(RegWrite))
			((ALUop)(ALUop))
		)
		(_use (_ent . ControlUnit)
		)
	)
	(_inst RF 0 120(_comp reg)
		(_port
			((clk)(clk))
			((regWrite)(RegWrite))
			((WriteData)(RegWriteData))
			((WriteRegister)(c))
			((Reg1)(a))
			((Reg2)(b))
			((Reg1Data)(regFileDataOut1))
			((Reg2Data)(regFileDataOut2))
		)
		(_use (_ent . reg)
		)
	)
	(_inst SE 0 122(_comp SignExtend)
		(_port
			((input)(value))
			((output)(SignExtendedValue))
		)
		(_use (_ent . SignExtend)
		)
	)
	(_inst ALUSM 0 124(_comp Multiplexer_2to1_by16)
		(_port
			((D0)(regFileDataOut2))
			((D1)(SignExtendedValue))
			((Control)(ALUsource))
			((F)(ALUinputB))
		)
		(_use (_ent . Multiplexer_2to1_by16)
		)
	)
	(_inst ALU 0 126(_comp ALU_16)
		(_port
			((A)(regFileDataOut1))
			((B)(ALUinputB))
			((R)(ALUresult))
			((S0)(ALUop(0)))
			((S1)(ALUop(1)))
			((S2)(ALUop(2)))
			((Status)(ALUstatus))
		)
		(_use (_ent . ALU_16)
		)
	)
	(_inst DM 0 128(_comp RAM)
		(_port
			((clk)(clk))
			((WE)(RegWrite))
			((address)(ALUresult))
			((DataIn)(regFileDataOut2))
			((DataOut)(DMresult))
		)
		(_use (_ent . RAM)
		)
	)
	(_inst MtRM 0 130(_comp Multiplexer_2to1_by16)
		(_port
			((D0)(ALUresult))
			((D1)(DMresult))
			((Control)(MemToReg))
			((F)(RegWriteData))
		)
		(_use (_ent . Multiplexer_2to1_by16)
		)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 17(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 23(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 24(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 32(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2}~13 0 38(_array -1 ((_to i 0 i 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 46(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 48(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 55(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 61(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 62(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 64(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 70(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 72(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 80(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 81(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 82(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 89(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int readReg1 21 0 89(_arch(_uni))))
		(_sig (_int readReg2 21 0 89(_arch(_uni))))
		(_sig (_int dataIn 21 0 89(_arch(_uni))))
		(_sig (_int instr 21 0 89(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 91(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ALUop 22 0 91(_arch(_uni))))
		(_sig (_int ALUstatus 22 0 91(_arch(_uni))))
		(_sig (_int MemRead -1 0 92(_arch(_uni))))
		(_sig (_int MemToReg -1 0 92(_arch(_uni))))
		(_sig (_int MemWrite -1 0 92(_arch(_uni))))
		(_sig (_int ALUsource -1 0 92(_arch(_uni))))
		(_sig (_int RegWrite -1 0 92(_arch(_uni))))
		(_sig (_int SignExtendedValue 21 0 93(_arch(_uni))))
		(_sig (_int regFileDataOut1 21 0 93(_arch(_uni))))
		(_sig (_int regFileDataOut2 21 0 93(_arch(_uni))))
		(_sig (_int ALUinputB 21 0 93(_arch(_uni))))
		(_sig (_int RegWriteData 21 0 93(_arch(_uni))))
		(_sig (_int ALUresult 21 0 93(_arch(_uni))))
		(_sig (_int DMresult 21 0 93(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 94(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int ProgramCounter 23 0 94(_arch(_uni))))
		(_sig (_int PC_next 23 0 94(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 99(_array -1 ((_dto i 2 i 0)))))
		(_sig (_alias opcode 24 0 99(_arch(4(d_14_12)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1340 0 102(_array -1 ((_dto i 3 i 0)))))
		(_sig (_alias c 25 0 102(_arch(4(d_11_8)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 103(_array -1 ((_dto i 3 i 0)))))
		(_sig (_alias a 26 0 103(_arch(4(d_7_4)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 104(_array -1 ((_dto i 3 i 0)))))
		(_sig (_alias b 27 0 104(_arch(4(d_3_0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1347 0 107(_array -1 ((_dto i 3 i 0)))))
		(_sig (_alias d 28 0 107(_arch(4(d_11_8)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1350 0 108(_array -1 ((_dto i 7 i 0)))))
		(_sig (_alias value 29 0 108(_arch(4(d_7_0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
V 000051 55 1581          1481302229454 behavioral
(_unit VHDL (reg 0 5(behavioral 0 13))
	(_version vc6)
	(_time 1481302229455 2016.12.09 11:50:29)
	(_source (\./../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 333436363564602430672669653431353635343431)
	(_ent
		(_time 1481295373732)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_port (_int regWrite -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1 ((_dto i 15 i 0)))))
		(_port (_int WriteData 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int WriteRegister 1 0 8(_ent(_in))))
		(_port (_int Reg1 1 0 8(_ent(_in))))
		(_port (_int Reg2 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Reg1Data 2 0 9(_ent(_out))))
		(_port (_int Reg2Data 2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ram 0 14(_array 3 ((_to i 0 i 15)))))
		(_sig (_int regs 4 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_trgt(8))(_sens(0)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__26(_arch 1 0 26(_assignment (_trgt(6))(_sens(4)(8))(_mon))))
			(line__27(_arch 2 0 27(_assignment (_trgt(7))(_sens(5)(8))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 3 -1)
)
