// Seed: 2561057617
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  supply1 id_4 = 1;
  assign id_2 = id_4 ? 1 : id_3 ? 1 : id_3;
  uwire id_5 = id_4;
  assign module_1.type_33 = 0;
  assign id_2 = id_3#(
      .id_4(1),
      .id_3(1'b0),
      .id_3(1)
  ) - id_5;
endmodule
module module_1 (
    output uwire id_0,
    output wand id_1,
    input wand id_2,
    output supply1 id_3,
    input wand id_4,
    output wand id_5,
    input supply0 id_6,
    output tri1 id_7,
    input tri id_8,
    output tri0 id_9,
    output wire id_10
    , id_47,
    output wor id_11,
    output wor id_12,
    output tri1 id_13,
    input tri0 id_14,
    input supply1 id_15,
    input wand id_16,
    input tri1 id_17,
    output wire id_18,
    input wor id_19,
    output wire id_20,
    input tri0 id_21,
    input wire id_22,
    input tri0 id_23,
    input tri1 id_24,
    input wor id_25,
    input tri0 id_26,
    output uwire id_27,
    input supply1 id_28,
    output tri id_29,
    input tri0 id_30,
    output tri id_31,
    output wor id_32,
    input tri0 id_33,
    output tri0 id_34,
    input tri0 id_35,
    input wand id_36,
    output tri0 id_37,
    output tri1 id_38,
    output tri0 id_39,
    output tri id_40,
    input uwire id_41,
    output wand id_42,
    input uwire id_43,
    input wand id_44,
    output tri1 id_45
);
  assign id_45 = 1;
  module_0 modCall_1 (
      id_47,
      id_47,
      id_47
  );
endmodule
