Analysis & Synthesis report for KursinisCalc
Thu Nov 22 01:01:14 2018
Quartus II Version 10.1 Build 153 11/29/2010 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |KursinisCalc|Binary_to_BCD:G5|r_SM_Main
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: Binary_to_BCD:G5
 15. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1
 16. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 17. lpm_mult Parameter Settings by Entity Instance
 18. Port Connectivity Checks: "Binary_to_BCD:G5"
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov 22 01:01:14 2018    ;
; Quartus II Version                 ; 10.1 Build 153 11/29/2010 SJ Web Edition ;
; Revision Name                      ; KursinisCalc                             ;
; Top-level Entity Name              ; KursinisCalc                             ;
; Family                             ; Cyclone III                              ;
; Total logic elements               ; 251                                      ;
;     Total combinational functions  ; 216                                      ;
;     Dedicated logic registers      ; 157                                      ;
; Total registers                    ; 157                                      ;
; Total pins                         ; 56                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 0                                        ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; KursinisCalc       ; KursinisCalc       ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Synchronization Register Chain Length                                      ; 2                  ; 3                  ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                               ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------+
; KursinisCalc.vhd                 ; yes             ; User VHDL File               ; E:/Program Files (x86)/altera/13.1/KursinisCalc/KursinisCalc.vhd ;
; seg7.vhd                         ; yes             ; User VHDL File               ; E:/Program Files (x86)/altera/13.1/KursinisCalc/seg7.vhd         ;
; bin2bcd.vhd                      ; yes             ; User VHDL File               ; E:/Program Files (x86)/altera/13.1/KursinisCalc/bin2bcd.vhd      ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; e:/altera/10.1/quartus/libraries/megafunctions/lpm_mult.tdf      ;
; multcore.tdf                     ; yes             ; Megafunction                 ; e:/altera/10.1/quartus/libraries/megafunctions/multcore.tdf      ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; e:/altera/10.1/quartus/libraries/megafunctions/mpar_add.tdf      ;
; altshift.tdf                     ; yes             ; Megafunction                 ; e:/altera/10.1/quartus/libraries/megafunctions/altshift.tdf      ;
; db/mult_l8t.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Program Files (x86)/altera/13.1/KursinisCalc/db/mult_l8t.tdf  ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 251            ;
;                                             ;                ;
; Total combinational functions               ; 216            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 95             ;
;     -- 3 input functions                    ; 58             ;
;     -- <=2 input functions                  ; 63             ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 166            ;
;     -- arithmetic mode                      ; 50             ;
;                                             ;                ;
; Total registers                             ; 157            ;
;     -- Dedicated logic registers            ; 157            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 56             ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 157            ;
; Total fan-out                               ; 1141           ;
; Average fan-out                             ; 2.35           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                               ;
+---------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------+--------------+
; Compilation Hierarchy Node      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                  ; Library Name ;
+---------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------+--------------+
; |KursinisCalc                   ; 216 (83)          ; 157 (113)    ; 0           ; 0            ; 0       ; 0         ; 56   ; 0            ; |KursinisCalc                                        ;              ;
;    |Binary_to_BCD:G5|           ; 57 (57)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KursinisCalc|Binary_to_BCD:G5                       ;              ;
;    |lpm_mult:Mult0|             ; 40 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KursinisCalc|lpm_mult:Mult0                         ;              ;
;       |mult_l8t:auto_generated| ; 40 (40)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KursinisCalc|lpm_mult:Mult0|mult_l8t:auto_generated ;              ;
;    |lpm_mult:Mult1|             ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KursinisCalc|lpm_mult:Mult1                         ;              ;
;       |multcore:mult_core|      ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KursinisCalc|lpm_mult:Mult1|multcore:mult_core      ;              ;
;    |to_7seg:G1|                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KursinisCalc|to_7seg:G1                             ;              ;
;    |to_7seg:G2|                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KursinisCalc|to_7seg:G2                             ;              ;
;    |to_7seg:G3|                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KursinisCalc|to_7seg:G3                             ;              ;
;    |to_7seg:G4|                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KursinisCalc|to_7seg:G4                             ;              ;
+---------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |KursinisCalc|Binary_to_BCD:G5|r_SM_Main                                                                                                                      ;
+-------------------------------+----------------------+-------------------------------+-----------------+-------------------------------+-------------------+------------------+
; Name                          ; r_SM_Main.s_BCD_DONE ; r_SM_Main.s_CHECK_DIGIT_INDEX ; r_SM_Main.s_ADD ; r_SM_Main.s_CHECK_SHIFT_INDEX ; r_SM_Main.s_SHIFT ; r_SM_Main.s_IDLE ;
+-------------------------------+----------------------+-------------------------------+-----------------+-------------------------------+-------------------+------------------+
; r_SM_Main.s_IDLE              ; 0                    ; 0                             ; 0               ; 0                             ; 0                 ; 0                ;
; r_SM_Main.s_SHIFT             ; 0                    ; 0                             ; 0               ; 0                             ; 1                 ; 1                ;
; r_SM_Main.s_CHECK_SHIFT_INDEX ; 0                    ; 0                             ; 0               ; 1                             ; 0                 ; 1                ;
; r_SM_Main.s_ADD               ; 0                    ; 0                             ; 1               ; 0                             ; 0                 ; 1                ;
; r_SM_Main.s_CHECK_DIGIT_INDEX ; 0                    ; 1                             ; 0               ; 0                             ; 0                 ; 1                ;
; r_SM_Main.s_BCD_DONE          ; 1                    ; 0                             ; 0               ; 0                             ; 0                 ; 1                ;
+-------------------------------+----------------------+-------------------------------+-----------------+-------------------------------+-------------------+------------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; HEX0_D[7]~reg0                         ; Stuck at VCC due to stuck port data_in ;
; HEX1_D[7]~reg0                         ; Stuck at VCC due to stuck port data_in ;
; HEX2_D[7]~reg0                         ; Stuck at VCC due to stuck port data_in ;
; HEX3_D[7]~reg0                         ; Stuck at VCC due to stuck port data_in ;
; REZBIN[12..15]                         ; Stuck at GND due to stuck port data_in ;
; dbnc                                   ; Stuck at GND due to stuck port data_in ;
; speed[1..5,8..10]                      ; Merged with speed[0]                   ;
; speed[6,16,18,24]                      ; Merged with speed[11]                  ;
; speed[7,17,23,25]                      ; Merged with speed[15]                  ;
; speed[13..14,19..22]                   ; Merged with speed[12]                  ;
; speed[0]                               ; Stuck at GND due to stuck port data_in ;
; REZ[1]                                 ; Merged with REZ[0]                     ;
; REZBIN[1]                              ; Merged with REZBIN[0]                  ;
; speed[12]                              ; Stuck at VCC due to stuck port data_in ;
; Total Number of Removed Registers = 35 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                        ;
+---------------+---------------------------+----------------------------------------+
; Register name ; Reason for Removal        ; Registers Removed due to This Register ;
+---------------+---------------------------+----------------------------------------+
; dbnc          ; Stuck at GND              ; speed[0], speed[12]                    ;
;               ; due to stuck port data_in ;                                        ;
+---------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 157   ;
; Number of registers using Synchronous Clear  ; 26    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 35    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; HEX0_D[0]~reg0                          ; 1       ;
; HEX0_D[3]~reg0                          ; 1       ;
; HEX0_D[4]~reg0                          ; 1       ;
; HEX0_D[5]~reg0                          ; 1       ;
; HEX0_D[6]~reg0                          ; 1       ;
; HEX1_D[4]~reg0                          ; 1       ;
; HEX1_D[5]~reg0                          ; 1       ;
; HEX2_D[0]~reg0                          ; 1       ;
; HEX2_D[3]~reg0                          ; 1       ;
; HEX2_D[4]~reg0                          ; 1       ;
; HEX3_D[1]~reg0                          ; 1       ;
; HEX3_D[4]~reg0                          ; 1       ;
; SK2[0]                                  ; 15      ;
; SK1[0]                                  ; 24      ;
; speed[15]                               ; 4       ;
; Total number of inverted registers = 15 ;         ;
+-----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |KursinisCalc|cnt[23]                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |KursinisCalc|flag[0]                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |KursinisCalc|Binary_to_BCD:G5|r_BCD[1]    ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |KursinisCalc|Binary_to_BCD:G5|r_Binary[9] ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |KursinisCalc|Binary_to_BCD:G5|r_BCD[13]   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |KursinisCalc|speed[12]                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |KursinisCalc|SK1[3]                       ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |KursinisCalc|SK2[3]                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Binary_to_BCD:G5 ;
+------------------+-------+------------------------------------+
; Parameter Name   ; Value ; Type                               ;
+------------------+-------+------------------------------------+
; g_INPUT_WIDTH    ; 16    ; Signed Integer                     ;
; g_DECIMAL_DIGITS ; 4     ; Signed Integer                     ;
+------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1                    ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 9           ; Untyped             ;
; LPM_WIDTHB                                     ; 4           ; Untyped             ;
; LPM_WIDTHP                                     ; 13          ; Untyped             ;
; LPM_WIDTHR                                     ; 13          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                    ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 6           ; Untyped             ;
; LPM_WIDTHB                                     ; 4           ; Untyped             ;
; LPM_WIDTHP                                     ; 10          ; Untyped             ;
; LPM_WIDTHR                                     ; 10          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_l8t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance         ;
+---------------------------------------+----------------+
; Name                                  ; Value          ;
+---------------------------------------+----------------+
; Number of entity instances            ; 2              ;
; Entity Instance                       ; lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 9              ;
;     -- LPM_WIDTHB                     ; 4              ;
;     -- LPM_WIDTHP                     ; 13             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; YES            ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 6              ;
;     -- LPM_WIDTHB                     ; 4              ;
;     -- LPM_WIDTHP                     ; 10             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
+---------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Binary_to_BCD:G5"                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; o_dv ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 10.1 Build 153 11/29/2010 SJ Web Edition
    Info: Processing started: Thu Nov 22 01:01:10 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off KursinisCalc -c KursinisCalc
Info: Found 2 design units, including 1 entities, in source file kursiniscalc.vhd
    Info: Found design unit 1: KursinisCalc-main
    Info: Found entity 1: KursinisCalc
Info: Found 2 design units, including 1 entities, in source file seg7.vhd
    Info: Found design unit 1: to_7seg-Behavioral
    Info: Found entity 1: to_7seg
Info: Found 2 design units, including 1 entities, in source file bintobcd.vhd
    Info: Found design unit 1: bcd-Behavioral
    Info: Found entity 1: bcd
Info: Found 2 design units, including 1 entities, in source file bin2bcd.vhd
    Info: Found design unit 1: Binary_to_BCD-rtl
    Info: Found entity 1: Binary_to_BCD
Info: Elaborating entity "KursinisCalc" for the top level hierarchy
Warning (10873): Using initial value X (don't care) for net "LEDG[5..4]" at KursinisCalc.vhd(10)
Info: Elaborating entity "to_7seg" for hierarchy "to_7seg:G1"
Info: Elaborating entity "Binary_to_BCD" for hierarchy "Binary_to_BCD:G5"
Warning (10036): Verilog HDL or VHDL warning at bin2bcd.vhd(42): object "v_Upper" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at bin2bcd.vhd(43): object "v_Lower" assigned a value but never read
Info: Inferred 2 megafunctions from design logic
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult1"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0"
Info: Elaborated megafunction instantiation "lpm_mult:Mult1"
Info: Instantiated megafunction "lpm_mult:Mult1" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "9"
    Info: Parameter "LPM_WIDTHB" = "4"
    Info: Parameter "LPM_WIDTHP" = "13"
    Info: Parameter "LPM_WIDTHR" = "13"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Elaborated megafunction instantiation "lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult1"
Info: Elaborated megafunction instantiation "lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult1"
Info: Elaborated megafunction instantiation "lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult1"
Info: Elaborated megafunction instantiation "lpm_mult:Mult0"
Info: Instantiated megafunction "lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "6"
    Info: Parameter "LPM_WIDTHB" = "4"
    Info: Parameter "LPM_WIDTHP" = "10"
    Info: Parameter "LPM_WIDTHR" = "10"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf
    Info: Found entity 1: mult_l8t
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "lpm_mult:Mult0|mult_l8t:auto_generated|le5a[6]"
Info: Ignored 58 buffer(s)
    Info: Ignored 4 CARRY_SUM buffer(s)
    Info: Ignored 54 SOFT buffer(s)
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "HEX0_D[7]" is stuck at VCC
    Warning (13410): Pin "HEX1_D[7]" is stuck at VCC
    Warning (13410): Pin "HEX2_D[7]" is stuck at VCC
    Warning (13410): Pin "HEX3_D[7]" is stuck at VCC
Info: Timing-Driven Synthesis is running
Info: Found the following redundant logic cells in design
    Info (17048): Logic cell "lpm_mult:Mult0|mult_l8t:auto_generated|le3a[7]"
Info: Generating hard_block partition "hard_block:auto_generated_inst"
Warning: Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
Info: Implemented 309 device resources after synthesis - the final resource count might be different
    Info: Implemented 14 input pins
    Info: Implemented 42 output pins
    Info: Implemented 253 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 300 megabytes
    Info: Processing ended: Thu Nov 22 01:01:14 2018
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


