Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Feb 18 21:23:25 2022
| Host         : DESKTOP-2D4IHUT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab04_control_sets_placed.rpt
| Design       : lab04
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    97 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |    13 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            5 |
| No           | No                    | Yes                    |               4 |            4 |
| No           | Yes                   | No                     |              66 |           20 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               4 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+---------------+----------------------+------------------+----------------+--------------+
|      Clock Signal     | Enable Signal |   Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+---------------+----------------------+------------------+----------------+--------------+
|  u4/pulse_reg_0       |               |                      |                1 |              1 |         1.00 |
|  s_reg[3]_LDC_i_1_n_0 |               | s_reg[3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  s_reg[1]_LDC_i_1_n_0 |               | s_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  s_reg[2]_LDC_i_1_n_0 |               | s_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  s_reg[0]_LDC_i_1_n_0 |               | s_reg[0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  u1/pulse             |               | s_reg[0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  u1/pulse             |               | s_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  u1/pulse             |               | s_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  u1/pulse             |               | s_reg[3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  u1/pulse             | p_2_in        | s_reg[3]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  u1/pulse             | p_2_in        | s_reg[1]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  u1/pulse             | p_2_in        | s_reg[2]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  u1/pulse             | p_2_in        | s_reg[0]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG        |               |                      |                4 |              4 |         1.00 |
|  clk_IBUF_BUFG        |               | u4/pulse             |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG        |               | u1/pulse_0           |                8 |             31 |         3.88 |
+-----------------------+---------------+----------------------+------------------+----------------+--------------+


