@W: BN132 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Removing sequential instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.w.s.ef because it is equivalent to instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.w.s.ec. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Removing sequential instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.w.s.ec because it is equivalent to instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.a.divstart. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Removing sequential instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.x.ctrl.itovr because it is equivalent to instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.d.rexen. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Removing sequential instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r_chkp.x.ctrl.itovr because it is equivalent to instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r_chkp.d.rexen. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Removing sequential instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r_chkp.w.s.ef because it is equivalent to instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r_chkp.w.s.ec. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Removing sequential instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r_chkp.w.s.ec because it is equivalent to instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r_chkp.a.divstart. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Removing sequential instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.a.mulstart because it is equivalent to instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.a.divstart. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Removing sequential instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r_chkp.d.rexen because it is equivalent to instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r_chkp.a.decill. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Removing sequential instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r_chkp.a.mulstart because it is equivalent to instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r_chkp.a.divstart. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4716:4:4716:5|Removing sequential instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.a.decill because it is equivalent to instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.d.rexen. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[7] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[8] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[9] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[10] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[11] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[15] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[16] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[17] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[18] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[19] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[20] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[21] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[22] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[23] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[25] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[26] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[27] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[28] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[29] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[30] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[31] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatas[29] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatas[27] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatas[26] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatas[25] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatas[23] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatas[22] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatas[21] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatas[20] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatas[19] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatas[18] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatas[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatas[0] is reduced to a combinational gate by constant propagation.
@W: MO160 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\ahbram.vhd":259:4:259:5|Register bit ocram\.ahbram0.r\.size[2] (in view view:work.leon3mp(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM l3\.cpu\.0\.u0.leon3x0.vhdl\.tbmem_gen\.tbmem_1p\.tbmem0.mem32\.1\.ram0.nopar\.nos64\.x0.inf\.x0.memarr_tile[17:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM l3\.cpu\.0\.u0.leon3x0.vhdl\.tbmem_gen\.tbmem_1p\.tbmem0.mem32\.1\.ram0.nopar\.nos64\.x0.inf\.x0.memarr_tile_0[17:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM l3\.cpu\.0\.u0.leon3x0.vhdl\.tbmem_gen\.tbmem_1p\.tbmem0.mem32\.1\.ram0.nopar\.nos64\.x1.inf\.x0.memarr_tile[17:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM l3\.cpu\.0\.u0.leon3x0.vhdl\.tbmem_gen\.tbmem_1p\.tbmem0.mem32\.1\.ram0.nopar\.nos64\.x1.inf\.x0.memarr_tile_0[17:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM l3\.cpu\.0\.u0.leon3x0.vhdl\.tbmem_gen\.tbmem_1p\.tbmem0.mem32\.0\.ram0.nopar\.nos64\.x0.inf\.x0.memarr_tile[17:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM l3\.cpu\.0\.u0.leon3x0.vhdl\.tbmem_gen\.tbmem_1p\.tbmem0.mem32\.0\.ram0.nopar\.nos64\.x0.inf\.x0.memarr_tile_0[17:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM l3\.cpu\.0\.u0.leon3x0.vhdl\.tbmem_gen\.tbmem_1p\.tbmem0.mem32\.0\.ram0.nopar\.nos64\.x1.inf\.x0.memarr_tile[17:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM l3\.cpu\.0\.u0.leon3x0.vhdl\.tbmem_gen\.tbmem_1p\.tbmem0.mem32\.0\.ram0.nopar\.nos64\.x1.inf\.x0.memarr_tile_0[17:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.1\.x0.inf\.x0.memarr_tile[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.1\.x0.inf\.x0.memarr_tile_0[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.1\.x0.inf\.x0.memarr_tile_1[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.1\.x0.inf\.x0.memarr_tile_2[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.1\.x0.inf\.x0.memarr_tile_3[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.1\.x0.inf\.x0.memarr_tile_4[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.1\.x0.inf\.x0.memarr_tile_5[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.1\.x0.inf\.x0.memarr_tile_6[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.0\.x0.inf\.x0.memarr_tile[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.0\.x0.inf\.x0.memarr_tile_0[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.0\.x0.inf\.x0.memarr_tile_1[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.0\.x0.inf\.x0.memarr_tile_2[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.0\.x0.inf\.x0.memarr_tile_3[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.0\.x0.inf\.x0.memarr_tile_4[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.0\.x0.inf\.x0.memarr_tile_5[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.0\.x0.inf\.x0.memarr_tile_6[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.3\.x0.inf\.x0.memarr_tile[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.3\.x0.inf\.x0.memarr_tile_0[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.3\.x0.inf\.x0.memarr_tile_1[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.3\.x0.inf\.x0.memarr_tile_2[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.3\.x0.inf\.x0.memarr_tile_3[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.3\.x0.inf\.x0.memarr_tile_4[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.3\.x0.inf\.x0.memarr_tile_5[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.3\.x0.inf\.x0.memarr_tile_6[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.2\.x0.inf\.x0.memarr_tile[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.2\.x0.inf\.x0.memarr_tile_0[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.2\.x0.inf\.x0.memarr_tile_1[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.2\.x0.inf\.x0.memarr_tile_2[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.2\.x0.inf\.x0.memarr_tile_3[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.2\.x0.inf\.x0.memarr_tile_4[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.2\.x0.inf\.x0.memarr_tile_5[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM ocram\.ahbram0.aram.nosbw\.rx\.2\.x0.inf\.x0.memarr_tile_6[8:0] (in view: work.leon3mp(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":352:9:352:14|RAM memarr_tile[17:0] (in view: techmap.generic_regfile_4p(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":352:9:352:14|RAM memarr_tile_0[17:0] (in view: techmap.generic_regfile_4p(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":352:9:352:14|RAM memarr_1_tile[17:0] (in view: techmap.generic_regfile_4p(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":352:9:352:14|RAM memarr_1_tile_0[17:0] (in view: techmap.generic_regfile_4p(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":352:9:352:14|RAM memarr_2_tile[17:0] (in view: techmap.generic_regfile_4p(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":352:9:352:14|RAM memarr_2_tile_0[17:0] (in view: techmap.generic_regfile_4p(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd":1031:4:1031:5|Sequential instance l3.dsugen.dsu0.x0.r.dsuen[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd":1031:4:1031:5|Sequential instance l3.dsugen.dsu0.x0.r.dsuen[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd":1031:4:1031:5|Sequential instance l3.dsugen.dsu0.x0.r.dsuen[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd":1031:4:1031:5|Sequential instance l3.dsugen.dsu0.x0.r.en[0] is reduced to a combinational gate by constant propagation.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM tb0\.mem0.mem32\.1\.ram0.nopar\.nos64\.x0.inf\.x0.memarr_tile[17:0] (in view: gaisler.dsu3x(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM tb0\.mem0.mem32\.1\.ram0.nopar\.nos64\.x0.inf\.x0.memarr_tile_0[17:0] (in view: gaisler.dsu3x(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM tb0\.mem0.mem32\.1\.ram0.nopar\.nos64\.x1.inf\.x0.memarr_tile[17:0] (in view: gaisler.dsu3x(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM tb0\.mem0.mem32\.1\.ram0.nopar\.nos64\.x1.inf\.x0.memarr_tile_0[17:0] (in view: gaisler.dsu3x(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM tb0\.mem0.mem32\.0\.ram0.nopar\.nos64\.x0.inf\.x0.memarr_tile[17:0] (in view: gaisler.dsu3x(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM tb0\.mem0.mem32\.0\.ram0.nopar\.nos64\.x0.inf\.x0.memarr_tile_0[17:0] (in view: gaisler.dsu3x(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM tb0\.mem0.mem32\.0\.ram0.nopar\.nos64\.x1.inf\.x0.memarr_tile[17:0] (in view: gaisler.dsu3x(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|RAM tb0\.mem0.mem32\.0\.ram0.nopar\.nos64\.x1.inf\.x0.memarr_tile_0[17:0] (in view: gaisler.dsu3x(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO129 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\apbuart.vhd":560:4:560:5|Sequential instance ua1.uart1.r.ctsn[0] is reduced to a combinational gate by constant propagation.
@W: FP157 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":225:2:225:8|Found instantiated global clock buffer in clock path for net clk_div.clk_divider[1]. Cannot promote clock net with multiple global clock buffers in series.
@W: BN169 |Cyclic dependency detected among libraries: 
@W: BN170 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":73:7:73:13|Cyclic dependencies among libraries found.
@W: BN169 |Cyclic dependency detected among libraries: 
@W: BN170 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":73:7:73:13|Cyclic dependencies among libraries found.
@W: BN169 |Cyclic dependency detected among libraries: 
@W: BN170 :"c:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":73:7:73:13|Cyclic dependencies among libraries found.
@W: MT420 |Found inferred clock leon3mp|clk with period 10.00ns. Please declare a user-defined clock on object "p:clk"
@W: MT420 |Found inferred clock chk_control|CS_inferred_clock[1] with period 10.00ns. Please declare a user-defined clock on object "n:l3\.cpu\.0\.u0.leon3x0.vhdl\.chkp0.CS[1]"
@W: MT420 |Found inferred clock clk_div4|clk_divider_inferred_clock[1] with period 10.00ns. Please declare a user-defined clock on object "n:clk_div.clk_divider[1]"
