{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573302320776 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573302320791 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 09 17:55:20 2019 " "Processing started: Sat Nov 09 17:55:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573302320791 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573302320791 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Dadda_Multiplier -c Dadda_Multiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off Dadda_Multiplier -c Dadda_Multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573302320791 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573302321977 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573302321977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_Adder-ha " "Found design unit 1: full_Adder-ha" {  } { { "full_Adder.vhd" "" { Text "D:/IITB Files/Sem I/VLSI Design/Assignment_3/VHDL/full_Adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573302336434 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_Adder " "Found entity 1: full_Adder" {  } { { "full_Adder.vhd" "" { Text "D:/IITB Files/Sem I/VLSI Design/Assignment_3/VHDL/full_Adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573302336434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573302336434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_Adder-ha " "Found design unit 1: half_Adder-ha" {  } { { "half_Adder.vhd" "" { Text "D:/IITB Files/Sem I/VLSI Design/Assignment_3/VHDL/half_Adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573302336434 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_Adder " "Found entity 1: half_Adder" {  } { { "half_Adder.vhd" "" { Text "D:/IITB Files/Sem I/VLSI Design/Assignment_3/VHDL/half_Adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573302336434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573302336434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pp_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pp_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pp_Generator-A1 " "Found design unit 1: pp_Generator-A1" {  } { { "pp_Generator.vhd" "" { Text "D:/IITB Files/Sem I/VLSI Design/Assignment_3/VHDL/pp_Generator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573302336450 ""} { "Info" "ISGN_ENTITY_NAME" "1 pp_Generator " "Found entity 1: pp_Generator" {  } { { "pp_Generator.vhd" "" { Text "D:/IITB Files/Sem I/VLSI Design/Assignment_3/VHDL/pp_Generator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573302336450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573302336450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nand_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand_gate-nand_delay " "Found design unit 1: nand_gate-nand_delay" {  } { { "nand_gate.vhd" "" { Text "D:/IITB Files/Sem I/VLSI Design/Assignment_3/VHDL/nand_gate.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573302336450 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand_gate " "Found entity 1: nand_gate" {  } { { "nand_gate.vhd" "" { Text "D:/IITB Files/Sem I/VLSI Design/Assignment_3/VHDL/nand_gate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573302336450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573302336450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file not_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not_gate-not_delay " "Found design unit 1: not_gate-not_delay" {  } { { "not_gate.vhd" "" { Text "D:/IITB Files/Sem I/VLSI Design/Assignment_3/VHDL/not_gate.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573302336450 ""} { "Info" "ISGN_ENTITY_NAME" "1 not_gate " "Found entity 1: not_gate" {  } { { "not_gate.vhd" "" { Text "D:/IITB Files/Sem I/VLSI Design/Assignment_3/VHDL/not_gate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573302336450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573302336450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_gate-and_delay " "Found design unit 1: and_gate-and_delay" {  } { { "and_gate.vhd" "" { Text "D:/IITB Files/Sem I/VLSI Design/Assignment_3/VHDL/and_gate.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573302336466 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "and_gate.vhd" "" { Text "D:/IITB Files/Sem I/VLSI Design/Assignment_3/VHDL/and_gate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573302336466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573302336466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dadda_multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dadda_multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dadda_Multiplier-sixteen_bit " "Found design unit 1: Dadda_Multiplier-sixteen_bit" {  } { { "Dadda_Multiplier.vhd" "" { Text "D:/IITB Files/Sem I/VLSI Design/Assignment_3/VHDL/Dadda_Multiplier.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573302336466 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dadda_Multiplier " "Found entity 1: Dadda_Multiplier" {  } { { "Dadda_Multiplier.vhd" "" { Text "D:/IITB Files/Sem I/VLSI Design/Assignment_3/VHDL/Dadda_Multiplier.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573302336466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573302336466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dadda_multiplier_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dadda_multiplier_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dadda_Multiplier_tb-tb " "Found design unit 1: Dadda_Multiplier_tb-tb" {  } { { "Dadda_Multiplier_tb.vhd" "" { Text "D:/IITB Files/Sem I/VLSI Design/Assignment_3/VHDL/Dadda_Multiplier_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573302336466 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dadda_Multiplier_tb " "Found entity 1: Dadda_Multiplier_tb" {  } { { "Dadda_Multiplier_tb.vhd" "" { Text "D:/IITB Files/Sem I/VLSI Design/Assignment_3/VHDL/Dadda_Multiplier_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573302336466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573302336466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pass.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pass.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pass-a1 " "Found design unit 1: Pass-a1" {  } { { "Pass.vhd" "" { Text "D:/IITB Files/Sem I/VLSI Design/Assignment_3/VHDL/Pass.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573302336466 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pass " "Found entity 1: Pass" {  } { { "Pass.vhd" "" { Text "D:/IITB Files/Sem I/VLSI Design/Assignment_3/VHDL/Pass.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573302336466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573302336466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nor_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nor_gate-nor_delay " "Found design unit 1: nor_gate-nor_delay" {  } { { "nor_gate.vhd" "" { Text "D:/IITB Files/Sem I/VLSI Design/Assignment_3/VHDL/nor_gate.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573302336481 ""} { "Info" "ISGN_ENTITY_NAME" "1 nor_gate " "Found entity 1: nor_gate" {  } { { "nor_gate.vhd" "" { Text "D:/IITB Files/Sem I/VLSI Design/Assignment_3/VHDL/nor_gate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573302336481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573302336481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_gate-xor_delay " "Found design unit 1: xor_gate-xor_delay" {  } { { "xor_gate.vhd" "" { Text "D:/IITB Files/Sem I/VLSI Design/Assignment_3/VHDL/xor_gate.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573302336481 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_gate " "Found entity 1: xor_gate" {  } { { "xor_gate.vhd" "" { Text "D:/IITB Files/Sem I/VLSI Design/Assignment_3/VHDL/xor_gate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573302336481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573302336481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gp-gp_arch " "Found design unit 1: gp-gp_arch" {  } { { "gp.vhd" "" { Text "D:/IITB Files/Sem I/VLSI Design/Assignment_3/VHDL/gp.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573302336481 ""} { "Info" "ISGN_ENTITY_NAME" "1 gp " "Found entity 1: gp" {  } { { "gp.vhd" "" { Text "D:/IITB Files/Sem I/VLSI Design/Assignment_3/VHDL/gp.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573302336481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573302336481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic-logic_delay " "Found design unit 1: logic-logic_delay" {  } { { "logic.vhd" "" { Text "D:/IITB Files/Sem I/VLSI Design/Assignment_3/VHDL/logic.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573302336481 ""} { "Info" "ISGN_ENTITY_NAME" "1 logic " "Found entity 1: logic" {  } { { "logic.vhd" "" { Text "D:/IITB Files/Sem I/VLSI Design/Assignment_3/VHDL/logic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573302336481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573302336481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "black_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file black_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 black_block-black_block_arch " "Found design unit 1: black_block-black_block_arch" {  } { { "black_block.vhd" "" { Text "D:/IITB Files/Sem I/VLSI Design/Assignment_3/VHDL/black_block.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573302336497 ""} { "Info" "ISGN_ENTITY_NAME" "1 black_block " "Found entity 1: black_block" {  } { { "black_block.vhd" "" { Text "D:/IITB Files/Sem I/VLSI Design/Assignment_3/VHDL/black_block.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573302336497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573302336497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gray_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gray_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gray_block-gray_block_arch " "Found design unit 1: gray_block-gray_block_arch" {  } { { "gray_block.vhd" "" { Text "D:/IITB Files/Sem I/VLSI Design/Assignment_3/VHDL/gray_block.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573302336497 ""} { "Info" "ISGN_ENTITY_NAME" "1 gray_block " "Found entity 1: gray_block" {  } { { "gray_block.vhd" "" { Text "D:/IITB Files/Sem I/VLSI Design/Assignment_3/VHDL/gray_block.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573302336497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573302336497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brent_kung_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file brent_kung_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Brent_Kung_Adder-thirtytwo_bit " "Found design unit 1: Brent_Kung_Adder-thirtytwo_bit" {  } { { "Brent_Kung_Adder.vhd" "" { Text "D:/IITB Files/Sem I/VLSI Design/Assignment_3/VHDL/Brent_Kung_Adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573302336497 ""} { "Info" "ISGN_ENTITY_NAME" "1 Brent_Kung_Adder " "Found entity 1: Brent_Kung_Adder" {  } { { "Brent_Kung_Adder.vhd" "" { Text "D:/IITB Files/Sem I/VLSI Design/Assignment_3/VHDL/Brent_Kung_Adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573302336497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573302336497 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Stage0_generator.vhd " "Can't analyze file -- file Stage0_generator.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1573302336512 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Stage1_generator.vhd " "Can't analyze file -- file Stage1_generator.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1573302336528 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Stage2_generator.vhd " "Can't analyze file -- file Stage2_generator.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1573302336528 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Stage3_generator.vhd " "Can't analyze file -- file Stage3_generator.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1573302336544 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Stage4_generator.vhd " "Can't analyze file -- file Stage4_generator.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1573302336544 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Stage5_generator.vhd " "Can't analyze file -- file Stage5_generator.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1573302336559 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Stage6_generator.vhd " "Can't analyze file -- file Stage6_generator.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1573302336575 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Dadda_Multiplier " "Elaborating entity \"Dadda_Multiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573302336731 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o_carry Dadda_Multiplier.vhd(47) " "Verilog HDL or VHDL warning at Dadda_Multiplier.vhd(47): object \"o_carry\" assigned a value but never read" {  } { { "Dadda_Multiplier.vhd" "" { Text "D:/IITB Files/Sem I/VLSI Design/Assignment_3/VHDL/Dadda_Multiplier.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573302336809 "|Dadda_Multiplier"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate and_gate:\\gen_0:0:gen_0_1:0:uut_0 " "Elaborating entity \"and_gate\" for hierarchy \"and_gate:\\gen_0:0:gen_0_1:0:uut_0\"" {  } { { "Dadda_Multiplier.vhd" "\\gen_0:0:gen_0_1:0:uut_0" { Text "D:/IITB Files/Sem I/VLSI Design/Assignment_3/VHDL/Dadda_Multiplier.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573302336809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pass Pass:\\gen_s0_R1:0:gen_s0_R1_1:0:uut_s0_R1 " "Elaborating entity \"Pass\" for hierarchy \"Pass:\\gen_s0_R1:0:gen_s0_R1_1:0:uut_s0_R1\"" {  } { { "Dadda_Multiplier.vhd" "\\gen_s0_R1:0:gen_s0_R1_1:0:uut_s0_R1" { Text "D:/IITB Files/Sem I/VLSI Design/Assignment_3/VHDL/Dadda_Multiplier.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573302336950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_Adder half_Adder:s0_c13_HA0 " "Elaborating entity \"half_Adder\" for hierarchy \"half_Adder:s0_c13_HA0\"" {  } { { "Dadda_Multiplier.vhd" "s0_c13_HA0" { Text "D:/IITB Files/Sem I/VLSI Design/Assignment_3/VHDL/Dadda_Multiplier.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573302337028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_Adder full_Adder:s0_c14_FA0 " "Elaborating entity \"full_Adder\" for hierarchy \"full_Adder:s0_c14_FA0\"" {  } { { "Dadda_Multiplier.vhd" "s0_c14_FA0" { Text "D:/IITB Files/Sem I/VLSI Design/Assignment_3/VHDL/Dadda_Multiplier.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573302337059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Brent_Kung_Adder Brent_Kung_Adder:bkadder " "Elaborating entity \"Brent_Kung_Adder\" for hierarchy \"Brent_Kung_Adder:bkadder\"" {  } { { "Dadda_Multiplier.vhd" "bkadder" { Text "D:/IITB Files/Sem I/VLSI Design/Assignment_3/VHDL/Dadda_Multiplier.vhd" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573302337247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gp Brent_Kung_Adder:bkadder\|gp:\\gen_0:0:uut_1 " "Elaborating entity \"gp\" for hierarchy \"Brent_Kung_Adder:bkadder\|gp:\\gen_0:0:uut_1\"" {  } { { "Brent_Kung_Adder.vhd" "\\gen_0:0:uut_1" { Text "D:/IITB Files/Sem I/VLSI Design/Assignment_3/VHDL/Brent_Kung_Adder.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573302337372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand_gate Brent_Kung_Adder:bkadder\|gp:\\gen_0:0:uut_1\|nand_gate:uut_1 " "Elaborating entity \"nand_gate\" for hierarchy \"Brent_Kung_Adder:bkadder\|gp:\\gen_0:0:uut_1\|nand_gate:uut_1\"" {  } { { "gp.vhd" "uut_1" { Text "D:/IITB Files/Sem I/VLSI Design/Assignment_3/VHDL/gp.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573302337388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_gate Brent_Kung_Adder:bkadder\|gp:\\gen_0:0:uut_1\|not_gate:uut_2 " "Elaborating entity \"not_gate\" for hierarchy \"Brent_Kung_Adder:bkadder\|gp:\\gen_0:0:uut_1\|not_gate:uut_2\"" {  } { { "gp.vhd" "uut_2" { Text "D:/IITB Files/Sem I/VLSI Design/Assignment_3/VHDL/gp.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573302337403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_gate Brent_Kung_Adder:bkadder\|gp:\\gen_0:0:uut_1\|xor_gate:uut_3 " "Elaborating entity \"xor_gate\" for hierarchy \"Brent_Kung_Adder:bkadder\|gp:\\gen_0:0:uut_1\|xor_gate:uut_3\"" {  } { { "gp.vhd" "uut_3" { Text "D:/IITB Files/Sem I/VLSI Design/Assignment_3/VHDL/gp.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573302337419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gray_block Brent_Kung_Adder:bkadder\|gray_block:\\gen_1:0:gray:uut_1 " "Elaborating entity \"gray_block\" for hierarchy \"Brent_Kung_Adder:bkadder\|gray_block:\\gen_1:0:gray:uut_1\"" {  } { { "Brent_Kung_Adder.vhd" "\\gen_1:0:gray:uut_1" { Text "D:/IITB Files/Sem I/VLSI Design/Assignment_3/VHDL/Brent_Kung_Adder.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573302337528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic Brent_Kung_Adder:bkadder\|gray_block:\\gen_1:0:gray:uut_1\|logic:uut_1 " "Elaborating entity \"logic\" for hierarchy \"Brent_Kung_Adder:bkadder\|gray_block:\\gen_1:0:gray:uut_1\|logic:uut_1\"" {  } { { "gray_block.vhd" "uut_1" { Text "D:/IITB Files/Sem I/VLSI Design/Assignment_3/VHDL/gray_block.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573302337544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "black_block Brent_Kung_Adder:bkadder\|black_block:\\gen_1:1:black:uut_1 " "Elaborating entity \"black_block\" for hierarchy \"Brent_Kung_Adder:bkadder\|black_block:\\gen_1:1:black:uut_1\"" {  } { { "Brent_Kung_Adder.vhd" "\\gen_1:1:black:uut_1" { Text "D:/IITB Files/Sem I/VLSI Design/Assignment_3/VHDL/Brent_Kung_Adder.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573302337575 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1573302341795 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1573302344343 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573302344343 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "543 " "Implemented 543 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1573302344609 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1573302344609 ""} { "Info" "ICUT_CUT_TM_LCELLS" "479 " "Implemented 479 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1573302344609 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1573302344609 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4878 " "Peak virtual memory: 4878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573302344687 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 09 17:55:44 2019 " "Processing ended: Sat Nov 09 17:55:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573302344687 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573302344687 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573302344687 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573302344687 ""}
