Analysis & Synthesis report for RISC
Tue May 10 21:26:02 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: datapath:add_instance|pipe_reg:PC
 15. Parameter Settings for User Entity Instance: datapath:add_instance|sel_sign_extender:sign_extender
 16. Parameter Settings for User Entity Instance: datapath:add_instance|alu:main_alu
 17. Parameter Settings for User Entity Instance: datapath:add_instance|registerFile:RF
 18. Parameter Settings for User Entity Instance: datapath:add_instance|pipe_IFD:IF_ID_pipe|pipe_reg:pc_reg
 19. Parameter Settings for User Entity Instance: datapath:add_instance|pipe_IFD:IF_ID_pipe|pipe_reg:inst_reg
 20. Parameter Settings for User Entity Instance: datapath:add_instance|pipe_IFD:IF_ID_pipe|pipe_reg:pc_2_reg
 21. Parameter Settings for User Entity Instance: datapath:add_instance|pipe_IFD:IF_ID_pipe|pipe_bit:valid_reg
 22. Parameter Settings for User Entity Instance: datapath:add_instance|pipe_IDRR:ID_RR_pipe|pipe_reg:pc_reg
 23. Parameter Settings for User Entity Instance: datapath:add_instance|pipe_IDRR:ID_RR_pipe|pipe_reg:inst_reg
 24. Parameter Settings for User Entity Instance: datapath:add_instance|pipe_IDRR:ID_RR_pipe|pipe_reg:pc_2_reg
 25. Parameter Settings for User Entity Instance: datapath:add_instance|pipe_IDRR:ID_RR_pipe|pipe_bit:valid_reg
 26. Parameter Settings for User Entity Instance: datapath:add_instance|pipe_IDRR:ID_RR_pipe|pipe_reg:AD1_reg
 27. Parameter Settings for User Entity Instance: datapath:add_instance|pipe_IDRR:ID_RR_pipe|pipe_reg:AD2_reg
 28. Parameter Settings for User Entity Instance: datapath:add_instance|pipe_IDRR:ID_RR_pipe|pipe_reg:AD3_reg
 29. Parameter Settings for User Entity Instance: datapath:add_instance|pipe_IDRR:ID_RR_pipe|pipe_reg:cond_reg
 30. Parameter Settings for User Entity Instance: datapath:add_instance|pipe_IDRR:ID_RR_pipe|pipe_reg:immd_reg
 31. Parameter Settings for User Entity Instance: datapath:add_instance|pipe_RREX:RR_EXE_pipe
 32. Parameter Settings for User Entity Instance: datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_reg
 33. Parameter Settings for User Entity Instance: datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:inst_reg
 34. Parameter Settings for User Entity Instance: datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg
 35. Parameter Settings for User Entity Instance: datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_bit:valid_reg
 36. Parameter Settings for User Entity Instance: datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:AD1_reg
 37. Parameter Settings for User Entity Instance: datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:AD2_reg
 38. Parameter Settings for User Entity Instance: datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:AD3_reg
 39. Parameter Settings for User Entity Instance: datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:cond_reg
 40. Parameter Settings for User Entity Instance: datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:D1_reg
 41. Parameter Settings for User Entity Instance: datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:D2_reg
 42. Parameter Settings for User Entity Instance: datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:immd_reg
 43. Parameter Settings for User Entity Instance: datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_reg:pc_reg
 44. Parameter Settings for User Entity Instance: datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_reg:inst_reg
 45. Parameter Settings for User Entity Instance: datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_reg:pc_2_reg
 46. Parameter Settings for User Entity Instance: datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_bit:valid_reg
 47. Parameter Settings for User Entity Instance: datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_reg:AD3_reg
 48. Parameter Settings for User Entity Instance: datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_reg:cond_reg
 49. Parameter Settings for User Entity Instance: datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_reg:D1_reg
 50. Parameter Settings for User Entity Instance: datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_reg:D3_reg
 51. Parameter Settings for User Entity Instance: datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_reg:immd_reg
 52. Parameter Settings for User Entity Instance: datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_bit:C_reg
 53. Parameter Settings for User Entity Instance: datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_bit:Z_reg
 54. Parameter Settings for User Entity Instance: datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_bit:wb_cont
 55. Parameter Settings for User Entity Instance: datapath:add_instance|pipe_MEMWB:p_mem_wb|pipe_reg:pc_reg
 56. Parameter Settings for User Entity Instance: datapath:add_instance|pipe_MEMWB:p_mem_wb|pipe_reg:inst_reg
 57. Parameter Settings for User Entity Instance: datapath:add_instance|pipe_MEMWB:p_mem_wb|pipe_reg:pc_2_reg
 58. Parameter Settings for User Entity Instance: datapath:add_instance|pipe_MEMWB:p_mem_wb|pipe_bit:valid_reg
 59. Parameter Settings for User Entity Instance: datapath:add_instance|pipe_MEMWB:p_mem_wb|pipe_reg:AD3_reg
 60. Parameter Settings for User Entity Instance: datapath:add_instance|pipe_MEMWB:p_mem_wb|pipe_reg:cond_reg
 61. Parameter Settings for User Entity Instance: datapath:add_instance|pipe_MEMWB:p_mem_wb|pipe_reg:D3_reg
 62. Parameter Settings for User Entity Instance: datapath:add_instance|pipe_MEMWB:p_mem_wb|pipe_reg:immd_reg
 63. Parameter Settings for User Entity Instance: datapath:add_instance|pipe_MEMWB:p_mem_wb|pipe_bit:C_reg
 64. Parameter Settings for User Entity Instance: datapath:add_instance|pipe_MEMWB:p_mem_wb|pipe_bit:Z_reg
 65. Parameter Settings for User Entity Instance: datapath:add_instance|pipe_MEMWB:p_mem_wb|pipe_bit:wb_cont
 66. Port Connectivity Checks: "datapath:add_instance|pipe_MEMWB:p_mem_wb|pipe_bit:valid_reg"
 67. Port Connectivity Checks: "datapath:add_instance|pipe_MEMWB:p_mem_wb"
 68. Port Connectivity Checks: "datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_bit:valid_reg"
 69. Port Connectivity Checks: "datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe"
 70. Port Connectivity Checks: "datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_bit:valid_reg"
 71. Port Connectivity Checks: "datapath:add_instance|pipe_RREX:RR_EXE_pipe"
 72. Port Connectivity Checks: "datapath:add_instance|pipe_IDRR:ID_RR_pipe|pipe_bit:valid_reg"
 73. Port Connectivity Checks: "datapath:add_instance|pipe_IDRR:ID_RR_pipe"
 74. Port Connectivity Checks: "datapath:add_instance|pipe_IFD:IF_ID_pipe|pipe_bit:valid_reg"
 75. Port Connectivity Checks: "datapath:add_instance|pipe_IFD:IF_ID_pipe"
 76. Port Connectivity Checks: "datapath:add_instance|pipe_reg:PC"
 77. Port Connectivity Checks: "datapath:add_instance"
 78. Post-Synthesis Netlist Statistics for Top Partition
 79. Elapsed Time Per Partition
 80. Analysis & Synthesis Messages
 81. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue May 10 21:26:02 2022       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; RISC                                        ;
; Top-level Entity Name           ; DUT                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 776                                         ;
; Total pins                      ; 82                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; DUT                ; RISC               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                    ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                             ; Library ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------------------------------------------+---------+
; Testbench.vhdl                   ; yes             ; User VHDL File  ; D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/Testbench.vhdl        ;         ;
; DUT.vhdl                         ; yes             ; User VHDL File  ; D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl              ;         ;
; Alu_1.vhdl                       ; yes             ; User VHDL File  ; D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/Alu_1.vhdl            ;         ;
; datapath.vhdl                    ; yes             ; User VHDL File  ; D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl         ;         ;
; elem.vhdl                        ; yes             ; User VHDL File  ; D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/elem.vhdl             ;         ;
; registerFile.vhdl                ; yes             ; User VHDL File  ; D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl     ;         ;
; ram_mem.vhdl                     ; yes             ; User VHDL File  ; D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl          ;         ;
; mem_interfacer.vhdl              ; yes             ; User VHDL File  ; D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl   ;         ;
; data_mem.vhdl                    ; yes             ; User VHDL File  ; D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl         ;         ;
; alu.vhdl                         ; yes             ; User VHDL File  ; D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl              ;         ;
; staller.vhd                      ; yes             ; User VHDL File  ; D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/staller.vhd           ;         ;
; inst_dec.vhdl                    ; yes             ; User VHDL File  ; D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl         ;         ;
; priority_mux.vhdl                ; yes             ; User VHDL File  ; D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/priority_mux.vhdl     ;         ;
; LUT.vhdl                         ; yes             ; User VHDL File  ; D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl              ;         ;
; ALU_Oper_Sel.vhdl                ; yes             ; User VHDL File  ; D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oper_Sel.vhdl     ;         ;
; write_enable.vhd                 ; yes             ; User VHDL File  ; D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/write_enable.vhd      ;         ;
; sel_sign_extender.vhd            ; yes             ; User VHDL File  ; D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/sel_sign_extender.vhd ;         ;
; pipeline_register.vhd            ; yes             ; User VHDL File  ; D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd ;         ;
; pc_pred.vhd                      ; yes             ; User VHDL File  ; D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pc_pred.vhd           ;         ;
; cond_left_shift.vhd              ; yes             ; User VHDL File  ; D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/cond_left_shift.vhd   ;         ;
; BEQ_jcheck.vhd                   ; yes             ; User VHDL File  ; D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/BEQ_jcheck.vhd        ;         ;
; ALU_Oprd_Sel.vhd                 ; yes             ; User VHDL File  ; D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oprd_Sel.vhd      ;         ;
; Addr_cmp.vhd                     ; yes             ; User VHDL File  ; D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/Addr_cmp.vhd          ;         ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                         ;
+---------------------------------------------+-----------------------+
; Resource                                    ; Usage                 ;
+---------------------------------------------+-----------------------+
; Estimate of Logic utilization (ALMs needed) ; 948                   ;
;                                             ;                       ;
; Combinational ALUT usage for logic          ; 1413                  ;
;     -- 7 input functions                    ; 0                     ;
;     -- 6 input functions                    ; 400                   ;
;     -- 5 input functions                    ; 286                   ;
;     -- 4 input functions                    ; 241                   ;
;     -- <=3 input functions                  ; 486                   ;
;                                             ;                       ;
; Dedicated logic registers                   ; 776                   ;
;                                             ;                       ;
; I/O pins                                    ; 82                    ;
;                                             ;                       ;
; Total DSP Blocks                            ; 0                     ;
;                                             ;                       ;
; Maximum fan-out node                        ; input_vector[0]~input ;
; Maximum fan-out                             ; 776                   ;
; Total fan-out                               ; 8920                  ;
; Average fan-out                             ; 3.79                  ;
+---------------------------------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                 ;
+------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node         ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                  ; Entity Name     ; Library Name ;
+------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------+-----------------+--------------+
; |DUT                               ; 1413 (0)            ; 776 (0)                   ; 0                 ; 0          ; 82   ; 0            ; |DUT                                                                 ; DUT             ; work         ;
;    |datapath:add_instance|         ; 1413 (24)           ; 776 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DUT|datapath:add_instance                                           ; datapath        ; work         ;
;       |ALU_1:main_alu_1|           ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DUT|datapath:add_instance|ALU_1:main_alu_1                          ; ALU_1           ; work         ;
;       |ALU_Oper_Sel:alu_oper_sel1| ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DUT|datapath:add_instance|ALU_Oper_Sel:alu_oper_sel1                ; ALU_Oper_Sel    ; work         ;
;       |ALU_Oprd_Sel:Alu_Oprd_sel1| ; 37 (37)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DUT|datapath:add_instance|ALU_Oprd_Sel:Alu_Oprd_sel1                ; ALU_Oprd_Sel    ; work         ;
;       |Addr_cmp:Addr_cmp_3|        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DUT|datapath:add_instance|Addr_cmp:Addr_cmp_3                       ; Addr_cmp        ; work         ;
;       |Addr_cmp:Addr_cmp_4|        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DUT|datapath:add_instance|Addr_cmp:Addr_cmp_4                       ; Addr_cmp        ; work         ;
;       |LUT:LUT_FLUSH|              ; 518 (518)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DUT|datapath:add_instance|LUT:LUT_FLUSH                             ; LUT             ; work         ;
;       |alu:main_alu|               ; 130 (130)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DUT|datapath:add_instance|alu:main_alu                              ; alu             ; work         ;
;       |cond_left_shift:cls|        ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DUT|datapath:add_instance|cond_left_shift:cls                       ; cond_left_shift ; work         ;
;       |data_mem:data_mem1|         ; 70 (70)             ; 512 (512)                 ; 0                 ; 0          ; 0    ; 0            ; |DUT|datapath:add_instance|data_mem:data_mem1                        ; data_mem        ; work         ;
;       |inst_dec:id|                ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DUT|datapath:add_instance|inst_dec:id                               ; inst_dec        ; work         ;
;       |mem_interfacer:mi|          ; 215 (215)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DUT|datapath:add_instance|mem_interfacer:mi                         ; mem_interfacer  ; work         ;
;       |pc_pred:pc_predictor|       ; 50 (50)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DUT|datapath:add_instance|pc_pred:pc_predictor                      ; pc_pred         ; work         ;
;       |pipe_EXMEM:EXE_MEM_pipe|    ; 0 (0)               ; 56 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DUT|datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe                   ; pipe_EXMEM      ; work         ;
;          |pipe_bit:wb_cont|        ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DUT|datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_bit:wb_cont  ; pipe_bit        ; work         ;
;          |pipe_reg:AD3_reg|        ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DUT|datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_reg:AD3_reg  ; pipe_reg        ; work         ;
;          |pipe_reg:D1_reg|         ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DUT|datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_reg:D1_reg   ; pipe_reg        ; work         ;
;          |pipe_reg:D3_reg|         ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DUT|datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_reg:D3_reg   ; pipe_reg        ; work         ;
;          |pipe_reg:inst_reg|       ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DUT|datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_reg:inst_reg ; pipe_reg        ; work         ;
;          |pipe_reg:pc_reg|         ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DUT|datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_reg:pc_reg   ; pipe_reg        ; work         ;
;       |pipe_IDRR:ID_RR_pipe|       ; 2 (0)               ; 46 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DUT|datapath:add_instance|pipe_IDRR:ID_RR_pipe                      ; pipe_IDRR       ; work         ;
;          |pipe_bit:valid_reg|      ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DUT|datapath:add_instance|pipe_IDRR:ID_RR_pipe|pipe_bit:valid_reg   ; pipe_bit        ; work         ;
;          |pipe_reg:AD1_reg|        ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DUT|datapath:add_instance|pipe_IDRR:ID_RR_pipe|pipe_reg:AD1_reg     ; pipe_reg        ; work         ;
;          |pipe_reg:AD2_reg|        ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DUT|datapath:add_instance|pipe_IDRR:ID_RR_pipe|pipe_reg:AD2_reg     ; pipe_reg        ; work         ;
;          |pipe_reg:AD3_reg|        ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DUT|datapath:add_instance|pipe_IDRR:ID_RR_pipe|pipe_reg:AD3_reg     ; pipe_reg        ; work         ;
;          |pipe_reg:cond_reg|       ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DUT|datapath:add_instance|pipe_IDRR:ID_RR_pipe|pipe_reg:cond_reg    ; pipe_reg        ; work         ;
;          |pipe_reg:inst_reg|       ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DUT|datapath:add_instance|pipe_IDRR:ID_RR_pipe|pipe_reg:inst_reg    ; pipe_reg        ; work         ;
;          |pipe_reg:pc_2_reg|       ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DUT|datapath:add_instance|pipe_IDRR:ID_RR_pipe|pipe_reg:pc_2_reg    ; pipe_reg        ; work         ;
;          |pipe_reg:pc_reg|         ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DUT|datapath:add_instance|pipe_IDRR:ID_RR_pipe|pipe_reg:pc_reg      ; pipe_reg        ; work         ;
;       |pipe_IFD:IF_ID_pipe|        ; 1 (0)               ; 43 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DUT|datapath:add_instance|pipe_IFD:IF_ID_pipe                       ; pipe_IFD        ; work         ;
;          |pipe_bit:valid_reg|      ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DUT|datapath:add_instance|pipe_IFD:IF_ID_pipe|pipe_bit:valid_reg    ; pipe_bit        ; work         ;
;          |pipe_reg:inst_reg|       ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DUT|datapath:add_instance|pipe_IFD:IF_ID_pipe|pipe_reg:inst_reg     ; pipe_reg        ; work         ;
;          |pipe_reg:pc_2_reg|       ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DUT|datapath:add_instance|pipe_IFD:IF_ID_pipe|pipe_reg:pc_2_reg     ; pipe_reg        ; work         ;
;          |pipe_reg:pc_reg|         ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DUT|datapath:add_instance|pipe_IFD:IF_ID_pipe|pipe_reg:pc_reg       ; pipe_reg        ; work         ;
;       |pipe_MEMWB:p_mem_wb|        ; 0 (0)               ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DUT|datapath:add_instance|pipe_MEMWB:p_mem_wb                       ; pipe_MEMWB      ; work         ;
;          |pipe_bit:wb_cont|        ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DUT|datapath:add_instance|pipe_MEMWB:p_mem_wb|pipe_bit:wb_cont      ; pipe_bit        ; work         ;
;          |pipe_reg:AD3_reg|        ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DUT|datapath:add_instance|pipe_MEMWB:p_mem_wb|pipe_reg:AD3_reg      ; pipe_reg        ; work         ;
;          |pipe_reg:D3_reg|         ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DUT|datapath:add_instance|pipe_MEMWB:p_mem_wb|pipe_reg:D3_reg       ; pipe_reg        ; work         ;
;          |pipe_reg:inst_reg|       ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DUT|datapath:add_instance|pipe_MEMWB:p_mem_wb|pipe_reg:inst_reg     ; pipe_reg        ; work         ;
;       |pipe_RREX:RR_EXE_pipe|      ; 64 (0)              ; 78 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DUT|datapath:add_instance|pipe_RREX:RR_EXE_pipe                     ; pipe_RREX       ; work         ;
;          |pipe_bit:valid_reg|      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DUT|datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_bit:valid_reg  ; pipe_bit        ; work         ;
;          |pipe_reg:AD1_reg|        ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DUT|datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:AD1_reg    ; pipe_reg        ; work         ;
;          |pipe_reg:AD2_reg|        ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DUT|datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:AD2_reg    ; pipe_reg        ; work         ;
;          |pipe_reg:AD3_reg|        ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DUT|datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:AD3_reg    ; pipe_reg        ; work         ;
;          |pipe_reg:D1_reg|         ; 16 (16)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DUT|datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:D1_reg     ; pipe_reg        ; work         ;
;          |pipe_reg:D2_reg|         ; 48 (48)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DUT|datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:D2_reg     ; pipe_reg        ; work         ;
;          |pipe_reg:cond_reg|       ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DUT|datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:cond_reg   ; pipe_reg        ; work         ;
;          |pipe_reg:inst_reg|       ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DUT|datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:inst_reg   ; pipe_reg        ; work         ;
;          |pipe_reg:pc_2_reg|       ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DUT|datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg   ; pipe_reg        ; work         ;
;          |pipe_reg:pc_reg|         ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DUT|datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_reg     ; pipe_reg        ; work         ;
;       |pipe_reg:PC|                ; 52 (52)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DUT|datapath:add_instance|pipe_reg:PC                               ; pipe_reg        ; work         ;
;       |priority_mux:Prio_mux_1|    ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DUT|datapath:add_instance|priority_mux:Prio_mux_1                   ; priority_mux    ; work         ;
;       |priority_mux:Prio_mux_2|    ; 19 (19)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DUT|datapath:add_instance|priority_mux:Prio_mux_2                   ; priority_mux    ; work         ;
;       |ram_mem:code_mem|           ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DUT|datapath:add_instance|ram_mem:code_mem                          ; ram_mem         ; work         ;
;       |registerFile:RF|            ; 136 (136)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DUT|datapath:add_instance|registerFile:RF                           ; registerFile    ; work         ;
;       |staller:stl|                ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DUT|datapath:add_instance|staller:stl                               ; staller         ; work         ;
+------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                              ;
+--------------------------------------------------------+------------------------------------------------+------------------------+
; Latch Name                                             ; Latch Enable Signal                            ; Free of Timing Hazards ;
+--------------------------------------------------------+------------------------------------------------+------------------------+
; datapath:add_instance|registerFile:RF|registers[0][0]  ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[0][1]  ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[0][2]  ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[0][3]  ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[0][4]  ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[0][5]  ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[0][6]  ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[0][7]  ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[0][8]  ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[0][9]  ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[0][10] ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[0][11] ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[0][12] ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[0][13] ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[0][14] ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[0][15] ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[1][0]  ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[1][1]  ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[1][2]  ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[1][3]  ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[1][4]  ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[1][5]  ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[1][6]  ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[1][7]  ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[1][8]  ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[1][9]  ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[1][10] ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[1][11] ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[1][12] ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[1][13] ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[1][14] ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[1][15] ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[2][0]  ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[2][1]  ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[2][2]  ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[2][3]  ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[2][4]  ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[2][5]  ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[2][6]  ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[2][7]  ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[2][8]  ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[2][9]  ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[2][10] ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[2][11] ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[2][12] ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[2][13] ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[2][14] ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[2][15] ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[3][0]  ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[3][1]  ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[3][2]  ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[3][3]  ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[3][4]  ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[3][5]  ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[3][6]  ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[3][7]  ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[3][8]  ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[3][9]  ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[3][10] ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[3][11] ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[3][12] ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[3][13] ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[3][14] ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[3][15] ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[7][0]  ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[7][1]  ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[7][2]  ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[7][3]  ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[7][4]  ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[7][5]  ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[7][6]  ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[7][7]  ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[7][8]  ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[7][9]  ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[7][10] ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[7][11] ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[7][12] ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[7][13] ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[7][14] ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|registerFile:RF|registers[7][15] ; datapath:add_instance|registerFile:RF|Decoder0 ; yes                    ;
; datapath:add_instance|mem_interfacer:mi|WB_d3[0]       ; datapath:add_instance|mem_interfacer:mi|Mux33  ; yes                    ;
; datapath:add_instance|mem_interfacer:mi|WB_d3[1]       ; datapath:add_instance|mem_interfacer:mi|Mux33  ; yes                    ;
; datapath:add_instance|mem_interfacer:mi|WB_d3[2]       ; datapath:add_instance|mem_interfacer:mi|Mux33  ; yes                    ;
; datapath:add_instance|mem_interfacer:mi|WB_d3[3]       ; datapath:add_instance|mem_interfacer:mi|Mux33  ; yes                    ;
; datapath:add_instance|mem_interfacer:mi|WB_d3[4]       ; datapath:add_instance|mem_interfacer:mi|Mux33  ; yes                    ;
; datapath:add_instance|mem_interfacer:mi|WB_d3[5]       ; datapath:add_instance|mem_interfacer:mi|Mux33  ; yes                    ;
; datapath:add_instance|mem_interfacer:mi|WB_d3[6]       ; datapath:add_instance|mem_interfacer:mi|Mux33  ; yes                    ;
; datapath:add_instance|mem_interfacer:mi|WB_d3[7]       ; datapath:add_instance|mem_interfacer:mi|Mux33  ; yes                    ;
; datapath:add_instance|mem_interfacer:mi|WB_d3[8]       ; datapath:add_instance|mem_interfacer:mi|Mux33  ; yes                    ;
; datapath:add_instance|mem_interfacer:mi|WB_d3[9]       ; datapath:add_instance|mem_interfacer:mi|Mux33  ; yes                    ;
; datapath:add_instance|mem_interfacer:mi|WB_d3[10]      ; datapath:add_instance|mem_interfacer:mi|Mux33  ; yes                    ;
; datapath:add_instance|mem_interfacer:mi|WB_d3[11]      ; datapath:add_instance|mem_interfacer:mi|Mux33  ; yes                    ;
; datapath:add_instance|mem_interfacer:mi|WB_d3[12]      ; datapath:add_instance|mem_interfacer:mi|Mux33  ; yes                    ;
; datapath:add_instance|mem_interfacer:mi|WB_d3[13]      ; datapath:add_instance|mem_interfacer:mi|Mux33  ; yes                    ;
; datapath:add_instance|mem_interfacer:mi|WB_d3[14]      ; datapath:add_instance|mem_interfacer:mi|Mux33  ; yes                    ;
; datapath:add_instance|mem_interfacer:mi|WB_d3[15]      ; datapath:add_instance|mem_interfacer:mi|Mux33  ; yes                    ;
; datapath:add_instance|mem_interfacer:mi|Mem_addr[0]    ; datapath:add_instance|mem_interfacer:mi|Mux50  ; yes                    ;
; datapath:add_instance|mem_interfacer:mi|Mem_addr[1]    ; datapath:add_instance|mem_interfacer:mi|Mux50  ; yes                    ;
; datapath:add_instance|mem_interfacer:mi|Mem_addr[2]    ; datapath:add_instance|mem_interfacer:mi|Mux50  ; yes                    ;
; datapath:add_instance|mem_interfacer:mi|Mem_addr[3]    ; datapath:add_instance|mem_interfacer:mi|Mux50  ; yes                    ;
; Number of user-specified and inferred latches = 474    ;                                                ;                        ;
+--------------------------------------------------------+------------------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                            ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; Register name                                                              ; Reason for Removal                                                               ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:immd_reg|Dout[0..9]   ; Stuck at GND due to stuck port data_in                                           ;
; datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_reg:immd_reg|Dout[0..8] ; Stuck at GND due to stuck port data_in                                           ;
; datapath:add_instance|pipe_MEMWB:p_mem_wb|pipe_reg:immd_reg|Dout[0..8]     ; Stuck at GND due to stuck port data_in                                           ;
; datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:AD1_reg|Dout[1]       ; Merged with datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:AD1_reg|Dout[0] ;
; datapath:add_instance|pipe_IDRR:ID_RR_pipe|pipe_reg:AD1_reg|Dout[1]        ; Merged with datapath:add_instance|pipe_IDRR:ID_RR_pipe|pipe_reg:AD1_reg|Dout[0]  ;
; datapath:add_instance|pipe_IFD:IF_ID_pipe|pipe_reg:inst_reg|Dout[5]        ; Merged with datapath:add_instance|pipe_IFD:IF_ID_pipe|pipe_reg:inst_reg|Dout[11] ;
; datapath:add_instance|pipe_IFD:IF_ID_pipe|pipe_reg:inst_reg|Dout[9]        ; Merged with datapath:add_instance|pipe_IFD:IF_ID_pipe|pipe_reg:inst_reg|Dout[10] ;
; datapath:add_instance|pipe_IFD:IF_ID_pipe|pipe_reg:inst_reg|Dout[4,8]      ; Merged with datapath:add_instance|pipe_IFD:IF_ID_pipe|pipe_reg:inst_reg|Dout[3]  ;
; datapath:add_instance|pipe_IFD:IF_ID_pipe|pipe_reg:inst_reg|Dout[11]       ; Stuck at GND due to stuck port data_in                                           ;
; datapath:add_instance|pipe_IDRR:ID_RR_pipe|pipe_reg:AD1_reg|Dout[2]        ; Stuck at GND due to stuck port data_in                                           ;
; datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:AD1_reg|Dout[2]       ; Stuck at GND due to stuck port data_in                                           ;
; Total Number of Removed Registers = 37                                     ;                                                                                  ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                  ;
+-----------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------+
; Register name                                                         ; Reason for Removal        ; Registers Removed due to This Register                                   ;
+-----------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------+
; datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:immd_reg|Dout[0] ; Stuck at GND              ; datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_reg:immd_reg|Dout[0], ;
;                                                                       ; due to stuck port data_in ; datapath:add_instance|pipe_MEMWB:p_mem_wb|pipe_reg:immd_reg|Dout[0]      ;
; datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:immd_reg|Dout[1] ; Stuck at GND              ; datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_reg:immd_reg|Dout[1], ;
;                                                                       ; due to stuck port data_in ; datapath:add_instance|pipe_MEMWB:p_mem_wb|pipe_reg:immd_reg|Dout[1]      ;
; datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:immd_reg|Dout[2] ; Stuck at GND              ; datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_reg:immd_reg|Dout[2], ;
;                                                                       ; due to stuck port data_in ; datapath:add_instance|pipe_MEMWB:p_mem_wb|pipe_reg:immd_reg|Dout[2]      ;
; datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:immd_reg|Dout[3] ; Stuck at GND              ; datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_reg:immd_reg|Dout[3], ;
;                                                                       ; due to stuck port data_in ; datapath:add_instance|pipe_MEMWB:p_mem_wb|pipe_reg:immd_reg|Dout[3]      ;
; datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:immd_reg|Dout[4] ; Stuck at GND              ; datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_reg:immd_reg|Dout[4], ;
;                                                                       ; due to stuck port data_in ; datapath:add_instance|pipe_MEMWB:p_mem_wb|pipe_reg:immd_reg|Dout[4]      ;
; datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:immd_reg|Dout[5] ; Stuck at GND              ; datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_reg:immd_reg|Dout[5], ;
;                                                                       ; due to stuck port data_in ; datapath:add_instance|pipe_MEMWB:p_mem_wb|pipe_reg:immd_reg|Dout[5]      ;
; datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:immd_reg|Dout[6] ; Stuck at GND              ; datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_reg:immd_reg|Dout[6], ;
;                                                                       ; due to stuck port data_in ; datapath:add_instance|pipe_MEMWB:p_mem_wb|pipe_reg:immd_reg|Dout[6]      ;
; datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:immd_reg|Dout[7] ; Stuck at GND              ; datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_reg:immd_reg|Dout[7], ;
;                                                                       ; due to stuck port data_in ; datapath:add_instance|pipe_MEMWB:p_mem_wb|pipe_reg:immd_reg|Dout[7]      ;
; datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:immd_reg|Dout[8] ; Stuck at GND              ; datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_reg:immd_reg|Dout[8], ;
;                                                                       ; due to stuck port data_in ; datapath:add_instance|pipe_MEMWB:p_mem_wb|pipe_reg:immd_reg|Dout[8]      ;
; datapath:add_instance|pipe_IFD:IF_ID_pipe|pipe_reg:inst_reg|Dout[11]  ; Stuck at GND              ; datapath:add_instance|pipe_IDRR:ID_RR_pipe|pipe_reg:AD1_reg|Dout[2],     ;
;                                                                       ; due to stuck port data_in ; datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:AD1_reg|Dout[2]     ;
+-----------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 776   ;
; Number of registers using Synchronous Clear  ; 262   ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 160   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 599   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------+
; Inverted Register Statistics                                         ;
+------------------------------------------------------------+---------+
; Inverted Register                                          ; Fan out ;
+------------------------------------------------------------+---------+
; datapath:add_instance|data_mem:data_mem1|ram_block[0][0]   ; 1       ;
; datapath:add_instance|data_mem:data_mem1|ram_block[2][0]   ; 1       ;
; datapath:add_instance|data_mem:data_mem1|ram_block[3][0]   ; 1       ;
; datapath:add_instance|data_mem:data_mem1|ram_block[5][0]   ; 1       ;
; datapath:add_instance|data_mem:data_mem1|ram_block[13][0]  ; 1       ;
; datapath:add_instance|data_mem:data_mem1|ram_block[0][1]   ; 1       ;
; datapath:add_instance|data_mem:data_mem1|ram_block[2][1]   ; 1       ;
; datapath:add_instance|data_mem:data_mem1|ram_block[5][1]   ; 1       ;
; datapath:add_instance|data_mem:data_mem1|ram_block[13][1]  ; 1       ;
; datapath:add_instance|data_mem:data_mem1|ram_block[4][2]   ; 1       ;
; datapath:add_instance|data_mem:data_mem1|ram_block[5][2]   ; 1       ;
; datapath:add_instance|data_mem:data_mem1|ram_block[3][3]   ; 1       ;
; datapath:add_instance|data_mem:data_mem1|ram_block[3][4]   ; 1       ;
; datapath:add_instance|data_mem:data_mem1|ram_block[0][6]   ; 1       ;
; datapath:add_instance|data_mem:data_mem1|ram_block[1][6]   ; 1       ;
; datapath:add_instance|data_mem:data_mem1|ram_block[4][6]   ; 1       ;
; datapath:add_instance|data_mem:data_mem1|ram_block[12][6]  ; 1       ;
; datapath:add_instance|data_mem:data_mem1|ram_block[2][7]   ; 1       ;
; datapath:add_instance|data_mem:data_mem1|ram_block[3][7]   ; 1       ;
; datapath:add_instance|data_mem:data_mem1|ram_block[3][8]   ; 1       ;
; datapath:add_instance|data_mem:data_mem1|ram_block[0][9]   ; 1       ;
; datapath:add_instance|data_mem:data_mem1|ram_block[1][9]   ; 1       ;
; datapath:add_instance|data_mem:data_mem1|ram_block[0][10]  ; 1       ;
; datapath:add_instance|data_mem:data_mem1|ram_block[1][10]  ; 1       ;
; datapath:add_instance|data_mem:data_mem1|ram_block[0][12]  ; 1       ;
; datapath:add_instance|data_mem:data_mem1|ram_block[1][12]  ; 1       ;
; datapath:add_instance|data_mem:data_mem1|ram_block[2][12]  ; 1       ;
; datapath:add_instance|data_mem:data_mem1|ram_block[5][12]  ; 1       ;
; datapath:add_instance|data_mem:data_mem1|ram_block[0][13]  ; 1       ;
; datapath:add_instance|data_mem:data_mem1|ram_block[12][13] ; 1       ;
; datapath:add_instance|data_mem:data_mem1|ram_block[0][14]  ; 1       ;
; datapath:add_instance|data_mem:data_mem1|ram_block[2][14]  ; 1       ;
; datapath:add_instance|data_mem:data_mem1|ram_block[3][14]  ; 1       ;
; datapath:add_instance|data_mem:data_mem1|ram_block[13][14] ; 1       ;
; datapath:add_instance|data_mem:data_mem1|ram_block[4][15]  ; 1       ;
; datapath:add_instance|data_mem:data_mem1|ram_block[5][15]  ; 1       ;
; datapath:add_instance|data_mem:data_mem1|ram_block[12][15] ; 1       ;
; datapath:add_instance|data_mem:data_mem1|ram_block[13][15] ; 1       ;
; Total number of inverted registers = 38                    ;         ;
+------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DUT|datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_reg:D3_reg|Dout[12] ;
; 3:1                ; 87 bits   ; 174 LEs       ; 0 LEs                ; 174 LEs                ; Yes        ; |DUT|datapath:add_instance|pipe_IDRR:ID_RR_pipe|pipe_reg:pc_reg|Dout[1]     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DUT|datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:D1_reg|Dout[1]    ;
; 10:1               ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |DUT|datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:D2_reg|Dout[3]    ;
; 13:1               ; 16 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |DUT|datapath:add_instance|pipe_reg:PC|Dout[3]                              ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |DUT|datapath:add_instance|alu:main_alu|dest[12]                            ;
; 1:1                ; 16 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |DUT|datapath:add_instance|mem_interfacer:mi|Mux4                           ;
; 12:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; No         ; |DUT|datapath:add_instance|inst_dec:id|Mux16                                ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DUT|datapath:add_instance|ALU_Oprd_Sel:Alu_Oprd_sel1|Mux14                 ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; No         ; |DUT|datapath:add_instance|pc_pred:pc_predictor|Mux2                        ;
; 1:1                ; 5 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |DUT|datapath:add_instance|mem_interfacer:mi|Mux34                          ;
; 7:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DUT|datapath:add_instance|ALU_Oprd_Sel:Alu_Oprd_sel1|Mux25                 ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DUT|datapath:add_instance|inst_dec:id|Mux15                                ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |DUT|datapath:add_instance|inst_dec:id|Mux11                                ;
; 46:1               ; 11 bits   ; 330 LEs       ; 242 LEs              ; 88 LEs                 ; No         ; |DUT|datapath:add_instance|mem_interfacer:mi|Mux30                          ;
; 36:1               ; 5 bits    ; 120 LEs       ; 110 LEs              ; 10 LEs                 ; No         ; |DUT|datapath:add_instance|mem_interfacer:mi|Mux21                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|pipe_reg:PC ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|sel_sign_extender:sign_extender ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; inp_width      ; 10    ; Signed Integer                                                            ;
; outp_width     ; 16    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|alu:main_alu ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; operand_width  ; 16    ; Signed Integer                                         ;
; sel_line       ; 2     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|registerFile:RF ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; datasize       ; 16    ; Signed Integer                                            ;
; numregs        ; 8     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|pipe_IFD:IF_ID_pipe|pipe_reg:pc_reg ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|pipe_IFD:IF_ID_pipe|pipe_reg:inst_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|pipe_IFD:IF_ID_pipe|pipe_reg:pc_2_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|pipe_IFD:IF_ID_pipe|pipe_bit:valid_reg ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; data_width     ; 1     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|pipe_IDRR:ID_RR_pipe|pipe_reg:pc_reg ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|pipe_IDRR:ID_RR_pipe|pipe_reg:inst_reg ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|pipe_IDRR:ID_RR_pipe|pipe_reg:pc_2_reg ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|pipe_IDRR:ID_RR_pipe|pipe_bit:valid_reg ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; data_width     ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|pipe_IDRR:ID_RR_pipe|pipe_reg:AD1_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; data_width     ; 3     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|pipe_IDRR:ID_RR_pipe|pipe_reg:AD2_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; data_width     ; 3     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|pipe_IDRR:ID_RR_pipe|pipe_reg:AD3_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; data_width     ; 3     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|pipe_IDRR:ID_RR_pipe|pipe_reg:cond_reg ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; data_width     ; 2     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|pipe_IDRR:ID_RR_pipe|pipe_reg:immd_reg ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; data_width     ; 10    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|pipe_RREX:RR_EXE_pipe ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; control_length ; 12    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:inst_reg ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_bit:valid_reg ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; data_width     ; 1     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:AD1_reg ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; data_width     ; 3     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:AD2_reg ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; data_width     ; 3     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:AD3_reg ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; data_width     ; 3     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:cond_reg ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; data_width     ; 2     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:D1_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:D2_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:immd_reg ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; data_width     ; 10    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_reg:pc_reg ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_reg:inst_reg ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_reg:pc_2_reg ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_bit:valid_reg ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; data_width     ; 1     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_reg:AD3_reg ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; data_width     ; 3     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_reg:cond_reg ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; data_width     ; 2     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_reg:D1_reg ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_reg:D3_reg ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_reg:immd_reg ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; data_width     ; 10    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_bit:C_reg ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; data_width     ; 1     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_bit:Z_reg ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; data_width     ; 1     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_bit:wb_cont ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; data_width     ; 1     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|pipe_MEMWB:p_mem_wb|pipe_reg:pc_reg ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|pipe_MEMWB:p_mem_wb|pipe_reg:inst_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|pipe_MEMWB:p_mem_wb|pipe_reg:pc_2_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|pipe_MEMWB:p_mem_wb|pipe_bit:valid_reg ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; data_width     ; 1     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|pipe_MEMWB:p_mem_wb|pipe_reg:AD3_reg ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; data_width     ; 3     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|pipe_MEMWB:p_mem_wb|pipe_reg:cond_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; data_width     ; 2     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|pipe_MEMWB:p_mem_wb|pipe_reg:D3_reg ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|pipe_MEMWB:p_mem_wb|pipe_reg:immd_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; data_width     ; 10    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|pipe_MEMWB:p_mem_wb|pipe_bit:C_reg ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; data_width     ; 1     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|pipe_MEMWB:p_mem_wb|pipe_bit:Z_reg ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; data_width     ; 1     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:add_instance|pipe_MEMWB:p_mem_wb|pipe_bit:wb_cont ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; data_width     ; 1     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:add_instance|pipe_MEMWB:p_mem_wb|pipe_bit:valid_reg" ;
+-----------+-------+----------+-----------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                   ;
+-----------+-------+----------+-----------------------------------------------------------+
; wr_enable ; Input ; Info     ; Stuck at VCC                                              ;
+-----------+-------+----------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:add_instance|pipe_MEMWB:p_mem_wb"                                                     ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; write_enable    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; valid_out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c_out           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; z_out           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cond_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; immd_out[9]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pc_out          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pc_2_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inst_out[11..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_bit:valid_reg" ;
+-----------+-------+----------+---------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                       ;
+-----------+-------+----------+---------------------------------------------------------------+
; wr_enable ; Input ; Info     ; Stuck at VCC                                                  ;
+-----------+-------+----------+---------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe" ;
+--------------+-------+----------+-----------------------------------------+
; Port         ; Type  ; Severity ; Details                                 ;
+--------------+-------+----------+-----------------------------------------+
; write_enable ; Input ; Info     ; Stuck at VCC                            ;
+--------------+-------+----------+-----------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_bit:valid_reg" ;
+-----------+-------+----------+-------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                     ;
+-----------+-------+----------+-------------------------------------------------------------+
; wr_enable ; Input ; Info     ; Stuck at VCC                                                ;
+-----------+-------+----------+-------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:add_instance|pipe_RREX:RR_EXE_pipe" ;
+--------------+-------+----------+---------------------------------------+
; Port         ; Type  ; Severity ; Details                               ;
+--------------+-------+----------+---------------------------------------+
; immd         ; Input ; Info     ; Stuck at GND                          ;
; write_enable ; Input ; Info     ; Stuck at VCC                          ;
+--------------+-------+----------+---------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:add_instance|pipe_IDRR:ID_RR_pipe|pipe_bit:valid_reg" ;
+-----------+-------+----------+------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                    ;
+-----------+-------+----------+------------------------------------------------------------+
; wr_enable ; Input ; Info     ; Stuck at VCC                                               ;
+-----------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:add_instance|pipe_IDRR:ID_RR_pipe"                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; immd_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:add_instance|pipe_IFD:IF_ID_pipe|pipe_bit:valid_reg" ;
+-----------+-------+----------+-----------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                   ;
+-----------+-------+----------+-----------------------------------------------------------+
; wr_enable ; Input ; Info     ; Stuck at VCC                                              ;
+-----------+-------+----------+-----------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:add_instance|pipe_IFD:IF_ID_pipe" ;
+-------+-------+----------+--------------------------------------------+
; Port  ; Type  ; Severity ; Details                                    ;
+-------+-------+----------+--------------------------------------------+
; valid ; Input ; Info     ; Stuck at VCC                               ;
+-------+-------+----------+--------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "datapath:add_instance|pipe_reg:PC" ;
+-----------+-------+----------+--------------------------------+
; Port      ; Type  ; Severity ; Details                        ;
+-----------+-------+----------+--------------------------------+
; wr_enable ; Input ; Info     ; Stuck at VCC                   ;
+-----------+-------+----------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:add_instance"                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; output_bank[4..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 776                         ;
;     ENA               ; 352                         ;
;     ENA CLR           ; 160                         ;
;     ENA SCLR          ; 87                          ;
;     SCLR              ; 159                         ;
;     SCLR SLD          ; 16                          ;
;     plain             ; 2                           ;
; arriav_lcell_comb     ; 1413                        ;
;     arith             ; 32                          ;
;         3 data inputs ; 16                          ;
;         5 data inputs ; 16                          ;
;     normal            ; 1381                        ;
;         1 data inputs ; 39                          ;
;         2 data inputs ; 51                          ;
;         3 data inputs ; 380                         ;
;         4 data inputs ; 241                         ;
;         5 data inputs ; 270                         ;
;         6 data inputs ; 400                         ;
; boundary_port         ; 82                          ;
;                       ;                             ;
; Max LUT depth         ; 14.00                       ;
; Average LUT depth     ; 5.97                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue May 10 21:25:50 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISC -c RISC
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file testbench.vhdl
    Info (12022): Found design unit 1: Testbench-Behave File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/Testbench.vhdl Line: 9
    Info (12023): Found entity 1: Testbench File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/Testbench.vhdl Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file dut.vhdl
    Info (12022): Found design unit 1: DUT-DutWrap File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl Line: 14
    Info (12023): Found entity 1: DUT File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file alu_1.vhdl
    Info (12022): Found design unit 1: ALU_1-str File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/Alu_1.vhdl Line: 11
    Info (12023): Found entity 1: ALU_1 File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/Alu_1.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhdl
    Info (12022): Found design unit 1: datapath-flow File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl Line: 25
    Info (12023): Found entity 1: datapath File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file elem.vhdl
    Info (12022): Found design unit 1: elem File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/elem.vhdl Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file registerfile.vhdl
    Info (12022): Found design unit 1: registerFile-beh File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 24
    Info (12023): Found entity 1: registerFile File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file ram_mem.vhdl
    Info (12022): Found design unit 1: ram_mem-beh File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 19
    Info (12023): Found entity 1: ram_mem File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file mem_interfacer.vhdl
    Info (12022): Found design unit 1: mem_interfacer-interface File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 18
    Info (12023): Found entity 1: mem_interfacer File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file data_mem.vhdl
    Info (12022): Found design unit 1: data_mem-beh File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl Line: 21
    Info (12023): Found entity 1: data_mem File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhdl
    Info (12022): Found design unit 1: alu-beh File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl Line: 29
    Info (12023): Found entity 1: alu File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file staller.vhd
    Info (12022): Found design unit 1: staller-write_enable File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/staller.vhd Line: 19
    Info (12023): Found entity 1: staller File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/staller.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file inst_dec.vhdl
    Info (12022): Found design unit 1: inst_dec-decode File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl Line: 14
    Info (12023): Found entity 1: inst_dec File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file priority_mux.vhdl
    Info (12022): Found design unit 1: priority_mux-beh File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/priority_mux.vhdl Line: 15
    Info (12023): Found entity 1: priority_mux File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/priority_mux.vhdl Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file lut.vhdl
    Info (12022): Found design unit 1: LUT-arch File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 15
    Info (12023): Found entity 1: LUT File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file alu_oper_sel.vhdl
    Info (12022): Found design unit 1: ALU_Oper_Sel-beh File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oper_Sel.vhdl Line: 16
    Info (12023): Found entity 1: ALU_Oper_Sel File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oper_Sel.vhdl Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file write_enable.vhd
    Info (12022): Found design unit 1: write_enable-WB_enable_contol File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/write_enable.vhd Line: 21
    Info (12023): Found entity 1: write_enable File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/write_enable.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file sel_sign_extender.vhd
    Info (12022): Found design unit 1: sel_sign_extender-conditon File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/sel_sign_extender.vhd Line: 18
    Info (12023): Found entity 1: sel_sign_extender File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/sel_sign_extender.vhd Line: 5
Info (12021): Found 15 design units, including 7 entities, in source file pipeline_register.vhd
    Info (12022): Found design unit 1: pipe_reg-behave File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 16
    Info (12022): Found design unit 2: pipe_bit-behave File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 45
    Info (12022): Found design unit 3: pipeline_register File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 67
    Info (12022): Found design unit 4: pipe_IFD-reg_1_2 File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 196
    Info (12022): Found design unit 5: pipe_IDRR-reg_2_3 File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 263
    Info (12022): Found design unit 6: pipe_RREX-reg_3_4 File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 349
    Info (12022): Found design unit 7: pipe_EXMEM-reg_4_5 File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 442
    Info (12022): Found design unit 8: pipe_MEMWB-reg_5_6 File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 538
    Info (12023): Found entity 1: pipe_reg File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 6
    Info (12023): Found entity 2: pipe_bit File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 37
    Info (12023): Found entity 3: pipe_IFD File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 175
    Info (12023): Found entity 4: pipe_IDRR File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 242
    Info (12023): Found entity 5: pipe_RREX File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 325
    Info (12023): Found entity 6: pipe_EXMEM File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 418
    Info (12023): Found entity 7: pipe_MEMWB File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 514
Info (12021): Found 2 design units, including 1 entities, in source file pc_pred.vhd
    Info (12022): Found design unit 1: pc_pred-prediction File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pc_pred.vhd Line: 21
    Info (12023): Found entity 1: pc_pred File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pc_pred.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file cond_left_shift.vhd
    Info (12022): Found design unit 1: cond_left_shift-cond_shifter File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/cond_left_shift.vhd Line: 21
    Info (12023): Found entity 1: cond_left_shift File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/cond_left_shift.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file beq_jcheck.vhd
    Info (12022): Found design unit 1: BEQ_jcheck-jump_controller File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/BEQ_jcheck.vhd Line: 22
    Info (12023): Found entity 1: BEQ_jcheck File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/BEQ_jcheck.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file alu_oprd_sel.vhd
    Info (12022): Found design unit 1: ALU_Oprd_Sel-controller File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oprd_Sel.vhd Line: 24
    Info (12023): Found entity 1: ALU_Oprd_Sel File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oprd_Sel.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file addr_cmp.vhd
    Info (12022): Found design unit 1: Addr_cmp-comparator File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/Addr_cmp.vhd Line: 22
    Info (12023): Found entity 1: Addr_cmp File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/Addr_cmp.vhd Line: 9
Info (12127): Elaborating entity "DUT" for the top level hierarchy
Critical Warning (10920): VHDL Incomplete Partial Association warning at DUT.vhdl(26): port or argument "output_bank" has 48/128 unassociated elements File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl Line: 26
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:add_instance" File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl Line: 26
Warning (10036): Verilog HDL or VHDL warning at datapath.vhdl(182): object "valid_out_MEM" assigned a value but never read File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl Line: 182
Warning (10036): Verilog HDL or VHDL warning at datapath.vhdl(182): object "C_out_MEM" assigned a value but never read File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl Line: 182
Warning (10036): Verilog HDL or VHDL warning at datapath.vhdl(182): object "Z_out_MEM" assigned a value but never read File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl Line: 182
Warning (10036): Verilog HDL or VHDL warning at datapath.vhdl(187): object "pc_out_MEM" assigned a value but never read File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl Line: 187
Warning (10036): Verilog HDL or VHDL warning at datapath.vhdl(187): object "pc_2_out_MEM" assigned a value but never read File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl Line: 187
Warning (10036): Verilog HDL or VHDL warning at datapath.vhdl(190): object "cond_out_MEM" assigned a value but never read File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl Line: 190
Warning (10540): VHDL Signal Declaration warning at datapath.vhdl(193): used explicit default value for signal "immd_out_ID" because signal was never assigned a value File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl Line: 193
Info (12128): Elaborating entity "LUT" for hierarchy "datapath:add_instance|LUT:LUT_FLUSH" File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl Line: 197
Warning (10631): VHDL Process Statement warning at LUT.vhdl(23): inferring latch(es) for signal or variable "BA", which holds its previous value in one or more paths through the process File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Warning (10631): VHDL Process Statement warning at LUT.vhdl(23): inferring latch(es) for signal or variable "CA", which holds its previous value in one or more paths through the process File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Warning (10631): VHDL Process Statement warning at LUT.vhdl(23): inferring latch(es) for signal or variable "v", which holds its previous value in one or more paths through the process File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "v[7]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "v[6]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "v[5]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "v[4]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "v[3]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "v[2]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "v[1]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "v[0]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[7][0]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[7][1]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[7][2]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[7][3]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[7][4]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[7][5]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[7][6]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[7][7]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[7][8]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[7][9]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[7][10]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[7][11]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[7][12]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[7][13]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[7][14]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[7][15]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[6][0]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[6][1]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[6][2]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[6][3]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[6][4]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[6][5]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[6][6]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[6][7]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[6][8]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[6][9]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[6][10]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[6][11]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[6][12]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[6][13]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[6][14]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[6][15]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[5][0]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[5][1]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[5][2]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[5][3]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[5][4]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[5][5]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[5][6]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[5][7]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[5][8]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[5][9]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[5][10]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[5][11]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[5][12]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[5][13]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[5][14]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[5][15]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[4][0]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[4][1]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[4][2]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[4][3]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[4][4]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[4][5]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[4][6]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[4][7]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[4][8]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[4][9]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[4][10]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[4][11]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[4][12]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[4][13]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[4][14]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[4][15]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[3][0]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[3][1]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[3][2]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[3][3]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[3][4]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[3][5]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[3][6]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[3][7]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[3][8]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[3][9]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[3][10]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[3][11]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[3][12]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[3][13]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[3][14]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[3][15]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[2][0]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[2][1]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[2][2]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[2][3]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[2][4]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[2][5]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[2][6]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[2][7]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[2][8]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[2][9]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[2][10]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[2][11]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[2][12]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[2][13]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[2][14]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[2][15]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[1][0]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[1][1]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[1][2]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[1][3]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[1][4]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[1][5]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[1][6]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[1][7]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[1][8]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[1][9]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[1][10]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[1][11]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[1][12]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[1][13]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[1][14]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[1][15]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[0][0]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[0][1]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[0][2]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[0][3]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[0][4]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[0][5]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[0][6]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[0][7]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[0][8]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[0][9]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[0][10]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[0][11]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[0][12]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[0][13]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[0][14]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "CA[0][15]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[7][0]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[7][1]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[7][2]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[7][3]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[7][4]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[7][5]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[7][6]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[7][7]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[7][8]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[7][9]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[7][10]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[7][11]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[7][12]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[7][13]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[7][14]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[7][15]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[6][0]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[6][1]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[6][2]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[6][3]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[6][4]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[6][5]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[6][6]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[6][7]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[6][8]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[6][9]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[6][10]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[6][11]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[6][12]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[6][13]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[6][14]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[6][15]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[5][0]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[5][1]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[5][2]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[5][3]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[5][4]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[5][5]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[5][6]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[5][7]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[5][8]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[5][9]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[5][10]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[5][11]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[5][12]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[5][13]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[5][14]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[5][15]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[4][0]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[4][1]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[4][2]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[4][3]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[4][4]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[4][5]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[4][6]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[4][7]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[4][8]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[4][9]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[4][10]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[4][11]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[4][12]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[4][13]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[4][14]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[4][15]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[3][0]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[3][1]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[3][2]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[3][3]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[3][4]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[3][5]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[3][6]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[3][7]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[3][8]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[3][9]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[3][10]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[3][11]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[3][12]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[3][13]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[3][14]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[3][15]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[2][0]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[2][1]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[2][2]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[2][3]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[2][4]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[2][5]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[2][6]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[2][7]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[2][8]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[2][9]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[2][10]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[2][11]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[2][12]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[2][13]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[2][14]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[2][15]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[1][0]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[1][1]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[1][2]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[1][3]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[1][4]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[1][5]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[1][6]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[1][7]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[1][8]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[1][9]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[1][10]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[1][11]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[1][12]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[1][13]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[1][14]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[1][15]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[0][0]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[0][1]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[0][2]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[0][3]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[0][4]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[0][5]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[0][6]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[0][7]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[0][8]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[0][9]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[0][10]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[0][11]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[0][12]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[0][13]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[0][14]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (10041): Inferred latch for "BA[0][15]" at LUT.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
Info (12128): Elaborating entity "pipe_reg" for hierarchy "datapath:add_instance|pipe_reg:PC" File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl Line: 200
Info (12128): Elaborating entity "ALU_1" for hierarchy "datapath:add_instance|ALU_1:main_alu_1" File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl Line: 203
Info (12128): Elaborating entity "ram_mem" for hierarchy "datapath:add_instance|ram_mem:code_mem" File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl Line: 209
Warning (10631): VHDL Process Statement warning at ram_mem.vhdl(23): inferring latch(es) for signal or variable "ram_block", which holds its previous value in one or more paths through the process File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[13][0]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[13][1]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[13][2]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[13][3]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[13][4]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[13][5]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[13][6]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[13][7]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[13][8]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[13][9]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[13][10]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[13][11]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[13][12]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[13][13]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[13][14]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[13][15]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[12][0]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[12][1]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[12][2]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[12][3]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[12][4]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[12][5]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[12][6]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[12][7]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[12][8]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[12][9]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[12][10]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[12][11]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[12][12]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[12][13]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[12][14]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[12][15]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[7][0]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[7][1]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[7][2]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[7][3]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[7][4]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[7][5]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[7][6]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[7][7]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[7][8]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[7][9]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[7][10]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[7][11]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[7][12]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[7][13]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[7][14]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[7][15]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[6][0]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[6][1]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[6][2]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[6][3]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[6][4]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[6][5]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[6][6]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[6][7]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[6][8]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[6][9]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[6][10]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[6][11]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[6][12]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[6][13]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[6][14]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[6][15]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[5][0]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[5][1]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[5][2]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[5][3]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[5][4]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[5][5]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[5][6]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[5][7]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[5][8]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[5][9]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[5][10]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[5][11]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[5][12]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[5][13]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[5][14]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[5][15]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[4][0]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[4][1]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[4][2]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[4][3]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[4][4]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[4][5]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[4][6]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[4][7]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[4][8]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[4][9]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[4][10]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[4][11]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[4][12]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[4][13]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[4][14]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[4][15]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[3][0]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[3][1]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[3][2]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[3][3]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[3][4]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[3][5]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[3][6]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[3][7]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[3][8]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[3][9]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[3][10]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[3][11]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[3][12]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[3][13]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[3][14]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[3][15]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[2][0]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[2][1]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[2][2]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[2][3]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[2][4]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[2][5]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[2][6]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[2][7]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[2][8]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[2][9]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[2][10]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[2][11]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[2][12]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[2][13]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[2][14]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[2][15]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[1][0]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[1][1]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[1][2]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[1][3]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[1][4]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[1][5]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[1][6]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[1][7]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[1][8]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[1][9]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[1][10]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[1][11]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[1][12]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[1][13]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[1][14]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[1][15]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[0][0]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[0][1]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[0][2]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[0][3]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[0][4]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[0][5]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[0][6]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[0][7]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[0][8]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[0][9]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[0][10]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[0][11]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[0][12]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[0][13]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[0][14]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (10041): Inferred latch for "ram_block[0][15]" at ram_mem.vhdl(23) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl Line: 23
Info (12128): Elaborating entity "sel_sign_extender" for hierarchy "datapath:add_instance|sel_sign_extender:sign_extender" File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl Line: 211
Info (12128): Elaborating entity "ALU_Oprd_Sel" for hierarchy "datapath:add_instance|ALU_Oprd_Sel:Alu_Oprd_sel1" File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl Line: 213
Info (12128): Elaborating entity "priority_mux" for hierarchy "datapath:add_instance|priority_mux:Prio_mux_1" File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl Line: 217
Info (12128): Elaborating entity "Addr_cmp" for hierarchy "datapath:add_instance|Addr_cmp:Addr_cmp_1" File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl Line: 219
Info (12128): Elaborating entity "ALU_Oper_Sel" for hierarchy "datapath:add_instance|ALU_Oper_Sel:alu_oper_sel1" File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl Line: 248
Warning (10631): VHDL Process Statement warning at ALU_Oper_Sel.vhdl(18): inferring latch(es) for signal or variable "alu_op", which holds its previous value in one or more paths through the process File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oper_Sel.vhdl Line: 18
Warning (10631): VHDL Process Statement warning at ALU_Oper_Sel.vhdl(18): inferring latch(es) for signal or variable "alu_en", which holds its previous value in one or more paths through the process File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oper_Sel.vhdl Line: 18
Info (10041): Inferred latch for "alu_en" at ALU_Oper_Sel.vhdl(18) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oper_Sel.vhdl Line: 18
Info (10041): Inferred latch for "alu_op[0]" at ALU_Oper_Sel.vhdl(18) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oper_Sel.vhdl Line: 18
Info (10041): Inferred latch for "alu_op[1]" at ALU_Oper_Sel.vhdl(18) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oper_Sel.vhdl Line: 18
Info (12128): Elaborating entity "write_enable" for hierarchy "datapath:add_instance|write_enable:WB_WR_EN" File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl Line: 251
Info (12128): Elaborating entity "alu" for hierarchy "datapath:add_instance|alu:main_alu" File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl Line: 253
Warning (10631): VHDL Process Statement warning at alu.vhdl(72): inferring latch(es) for signal or variable "dest", which holds its previous value in one or more paths through the process File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl Line: 72
Warning (10631): VHDL Process Statement warning at alu.vhdl(72): inferring latch(es) for signal or variable "dest_temp", which holds its previous value in one or more paths through the process File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl Line: 72
Warning (10631): VHDL Process Statement warning at alu.vhdl(72): inferring latch(es) for signal or variable "C", which holds its previous value in one or more paths through the process File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl Line: 72
Warning (10631): VHDL Process Statement warning at alu.vhdl(72): inferring latch(es) for signal or variable "Z", which holds its previous value in one or more paths through the process File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl Line: 72
Info (10041): Inferred latch for "Z" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl Line: 72
Info (10041): Inferred latch for "C" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest_temp[0]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest_temp[1]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest_temp[2]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest_temp[3]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest_temp[4]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest_temp[5]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest_temp[6]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest_temp[7]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest_temp[8]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest_temp[9]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest_temp[10]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest_temp[11]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest_temp[12]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest_temp[13]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest_temp[14]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest_temp[15]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest[0]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest[1]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest[2]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest[3]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest[4]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest[5]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest[6]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest[7]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest[8]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest[9]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest[10]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest[11]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest[12]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest[13]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest[14]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest[15]" at alu.vhdl(72) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl Line: 72
Info (12128): Elaborating entity "pc_pred" for hierarchy "datapath:add_instance|pc_pred:pc_predictor" File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl Line: 255
Info (12128): Elaborating entity "BEQ_jcheck" for hierarchy "datapath:add_instance|BEQ_jcheck:BEQ_JCHECK1" File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl Line: 258
Info (12128): Elaborating entity "data_mem" for hierarchy "datapath:add_instance|data_mem:data_mem1" File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl Line: 261
Info (12128): Elaborating entity "staller" for hierarchy "datapath:add_instance|staller:stl" File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl Line: 269
Info (12128): Elaborating entity "registerFile" for hierarchy "datapath:add_instance|registerFile:RF" File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl Line: 273
Warning (10631): VHDL Process Statement warning at registerFile.vhdl(30): inferring latch(es) for signal or variable "registers", which holds its previous value in one or more paths through the process File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[7][0]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[7][1]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[7][2]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[7][3]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[7][4]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[7][5]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[7][6]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[7][7]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[7][8]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[7][9]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[7][10]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[7][11]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[7][12]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[7][13]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[7][14]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[7][15]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[6][0]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[6][1]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[6][2]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[6][3]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[6][4]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[6][5]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[6][6]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[6][7]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[6][8]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[6][9]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[6][10]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[6][11]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[6][12]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[6][13]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[6][14]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[6][15]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[5][0]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[5][1]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[5][2]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[5][3]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[5][4]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[5][5]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[5][6]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[5][7]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[5][8]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[5][9]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[5][10]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[5][11]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[5][12]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[5][13]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[5][14]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[5][15]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[4][0]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[4][1]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[4][2]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[4][3]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[4][4]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[4][5]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[4][6]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[4][7]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[4][8]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[4][9]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[4][10]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[4][11]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[4][12]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[4][13]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[4][14]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[4][15]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[3][0]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[3][1]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[3][2]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[3][3]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[3][4]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[3][5]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[3][6]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[3][7]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[3][8]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[3][9]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[3][10]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[3][11]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[3][12]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[3][13]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[3][14]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[3][15]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[2][0]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[2][1]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[2][2]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[2][3]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[2][4]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[2][5]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[2][6]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[2][7]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[2][8]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[2][9]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[2][10]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[2][11]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[2][12]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[2][13]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[2][14]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[2][15]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[1][0]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[1][1]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[1][2]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[1][3]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[1][4]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[1][5]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[1][6]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[1][7]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[1][8]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[1][9]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[1][10]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[1][11]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[1][12]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[1][13]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[1][14]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[1][15]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[0][0]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[0][1]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[0][2]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[0][3]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[0][4]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[0][5]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[0][6]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[0][7]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[0][8]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[0][9]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[0][10]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[0][11]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[0][12]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[0][13]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[0][14]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[0][15]" at registerFile.vhdl(30) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl Line: 30
Info (12128): Elaborating entity "pipe_IFD" for hierarchy "datapath:add_instance|pipe_IFD:IF_ID_pipe" File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl Line: 278
Info (12128): Elaborating entity "pipe_bit" for hierarchy "datapath:add_instance|pipe_IFD:IF_ID_pipe|pipe_bit:valid_reg" File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 228
Info (12128): Elaborating entity "pipe_IDRR" for hierarchy "datapath:add_instance|pipe_IDRR:ID_RR_pipe" File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl Line: 281
Info (12128): Elaborating entity "pipe_reg" for hierarchy "datapath:add_instance|pipe_IDRR:ID_RR_pipe|pipe_reg:AD1_reg" File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 296
Info (12128): Elaborating entity "pipe_reg" for hierarchy "datapath:add_instance|pipe_IDRR:ID_RR_pipe|pipe_reg:cond_reg" File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 308
Info (12128): Elaborating entity "pipe_reg" for hierarchy "datapath:add_instance|pipe_IDRR:ID_RR_pipe|pipe_reg:immd_reg" File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 311
Info (12128): Elaborating entity "pipe_RREX" for hierarchy "datapath:add_instance|pipe_RREX:RR_EXE_pipe" File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl Line: 286
Info (12128): Elaborating entity "pipe_EXMEM" for hierarchy "datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe" File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl Line: 293
Info (12128): Elaborating entity "pipe_MEMWB" for hierarchy "datapath:add_instance|pipe_MEMWB:p_mem_wb" File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl Line: 299
Info (12128): Elaborating entity "mem_interfacer" for hierarchy "datapath:add_instance|mem_interfacer:mi" File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl Line: 304
Warning (10631): VHDL Process Statement warning at mem_interfacer.vhdl(22): inferring latch(es) for signal or variable "Mem_addr", which holds its previous value in one or more paths through the process File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
Warning (10631): VHDL Process Statement warning at mem_interfacer.vhdl(22): inferring latch(es) for signal or variable "WB_d3", which holds its previous value in one or more paths through the process File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
Warning (10631): VHDL Process Statement warning at mem_interfacer.vhdl(22): inferring latch(es) for signal or variable "Mem_in", which holds its previous value in one or more paths through the process File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
Info (10041): Inferred latch for "Mem_in[0]" at mem_interfacer.vhdl(22) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
Info (10041): Inferred latch for "Mem_in[1]" at mem_interfacer.vhdl(22) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
Info (10041): Inferred latch for "Mem_in[2]" at mem_interfacer.vhdl(22) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
Info (10041): Inferred latch for "Mem_in[3]" at mem_interfacer.vhdl(22) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
Info (10041): Inferred latch for "Mem_in[4]" at mem_interfacer.vhdl(22) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
Info (10041): Inferred latch for "Mem_in[5]" at mem_interfacer.vhdl(22) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
Info (10041): Inferred latch for "Mem_in[6]" at mem_interfacer.vhdl(22) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
Info (10041): Inferred latch for "Mem_in[7]" at mem_interfacer.vhdl(22) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
Info (10041): Inferred latch for "Mem_in[8]" at mem_interfacer.vhdl(22) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
Info (10041): Inferred latch for "Mem_in[9]" at mem_interfacer.vhdl(22) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
Info (10041): Inferred latch for "Mem_in[10]" at mem_interfacer.vhdl(22) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
Info (10041): Inferred latch for "Mem_in[11]" at mem_interfacer.vhdl(22) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
Info (10041): Inferred latch for "Mem_in[12]" at mem_interfacer.vhdl(22) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
Info (10041): Inferred latch for "Mem_in[13]" at mem_interfacer.vhdl(22) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
Info (10041): Inferred latch for "Mem_in[14]" at mem_interfacer.vhdl(22) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
Info (10041): Inferred latch for "Mem_in[15]" at mem_interfacer.vhdl(22) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
Info (10041): Inferred latch for "WB_d3[0]" at mem_interfacer.vhdl(22) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
Info (10041): Inferred latch for "WB_d3[1]" at mem_interfacer.vhdl(22) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
Info (10041): Inferred latch for "WB_d3[2]" at mem_interfacer.vhdl(22) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
Info (10041): Inferred latch for "WB_d3[3]" at mem_interfacer.vhdl(22) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
Info (10041): Inferred latch for "WB_d3[4]" at mem_interfacer.vhdl(22) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
Info (10041): Inferred latch for "WB_d3[5]" at mem_interfacer.vhdl(22) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
Info (10041): Inferred latch for "WB_d3[6]" at mem_interfacer.vhdl(22) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
Info (10041): Inferred latch for "WB_d3[7]" at mem_interfacer.vhdl(22) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
Info (10041): Inferred latch for "WB_d3[8]" at mem_interfacer.vhdl(22) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
Info (10041): Inferred latch for "WB_d3[9]" at mem_interfacer.vhdl(22) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
Info (10041): Inferred latch for "WB_d3[10]" at mem_interfacer.vhdl(22) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
Info (10041): Inferred latch for "WB_d3[11]" at mem_interfacer.vhdl(22) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
Info (10041): Inferred latch for "WB_d3[12]" at mem_interfacer.vhdl(22) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
Info (10041): Inferred latch for "WB_d3[13]" at mem_interfacer.vhdl(22) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
Info (10041): Inferred latch for "WB_d3[14]" at mem_interfacer.vhdl(22) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
Info (10041): Inferred latch for "WB_d3[15]" at mem_interfacer.vhdl(22) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
Info (10041): Inferred latch for "Mem_addr[0]" at mem_interfacer.vhdl(22) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
Info (10041): Inferred latch for "Mem_addr[1]" at mem_interfacer.vhdl(22) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
Info (10041): Inferred latch for "Mem_addr[2]" at mem_interfacer.vhdl(22) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
Info (10041): Inferred latch for "Mem_addr[3]" at mem_interfacer.vhdl(22) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
Info (10041): Inferred latch for "Mem_addr[4]" at mem_interfacer.vhdl(22) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
Info (10041): Inferred latch for "Mem_addr[5]" at mem_interfacer.vhdl(22) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
Info (10041): Inferred latch for "Mem_addr[6]" at mem_interfacer.vhdl(22) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
Info (10041): Inferred latch for "Mem_addr[7]" at mem_interfacer.vhdl(22) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
Info (10041): Inferred latch for "Mem_addr[8]" at mem_interfacer.vhdl(22) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
Info (10041): Inferred latch for "Mem_addr[9]" at mem_interfacer.vhdl(22) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
Info (10041): Inferred latch for "Mem_addr[10]" at mem_interfacer.vhdl(22) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
Info (10041): Inferred latch for "Mem_addr[11]" at mem_interfacer.vhdl(22) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
Info (10041): Inferred latch for "Mem_addr[12]" at mem_interfacer.vhdl(22) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
Info (10041): Inferred latch for "Mem_addr[13]" at mem_interfacer.vhdl(22) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
Info (10041): Inferred latch for "Mem_addr[14]" at mem_interfacer.vhdl(22) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
Info (10041): Inferred latch for "Mem_addr[15]" at mem_interfacer.vhdl(22) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
Info (12128): Elaborating entity "inst_dec" for hierarchy "datapath:add_instance|inst_dec:id" File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl Line: 308
Warning (10631): VHDL Process Statement warning at inst_dec.vhdl(29): inferring latch(es) for signal or variable "CZ", which holds its previous value in one or more paths through the process File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl Line: 29
Warning (10631): VHDL Process Statement warning at inst_dec.vhdl(29): inferring latch(es) for signal or variable "AD2", which holds its previous value in one or more paths through the process File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl Line: 29
Warning (10631): VHDL Process Statement warning at inst_dec.vhdl(29): inferring latch(es) for signal or variable "AD3", which holds its previous value in one or more paths through the process File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl Line: 29
Warning (10631): VHDL Process Statement warning at inst_dec.vhdl(29): inferring latch(es) for signal or variable "immediate", which holds its previous value in one or more paths through the process File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl Line: 29
Info (10041): Inferred latch for "immediate[0]" at inst_dec.vhdl(29) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl Line: 29
Info (10041): Inferred latch for "immediate[1]" at inst_dec.vhdl(29) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl Line: 29
Info (10041): Inferred latch for "immediate[2]" at inst_dec.vhdl(29) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl Line: 29
Info (10041): Inferred latch for "immediate[3]" at inst_dec.vhdl(29) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl Line: 29
Info (10041): Inferred latch for "immediate[4]" at inst_dec.vhdl(29) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl Line: 29
Info (10041): Inferred latch for "immediate[5]" at inst_dec.vhdl(29) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl Line: 29
Info (10041): Inferred latch for "immediate[6]" at inst_dec.vhdl(29) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl Line: 29
Info (10041): Inferred latch for "immediate[7]" at inst_dec.vhdl(29) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl Line: 29
Info (10041): Inferred latch for "immediate[8]" at inst_dec.vhdl(29) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl Line: 29
Info (10041): Inferred latch for "immediate[9]" at inst_dec.vhdl(29) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl Line: 29
Info (10041): Inferred latch for "AD3[0]" at inst_dec.vhdl(29) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl Line: 29
Info (10041): Inferred latch for "AD3[1]" at inst_dec.vhdl(29) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl Line: 29
Info (10041): Inferred latch for "AD3[2]" at inst_dec.vhdl(29) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl Line: 29
Info (10041): Inferred latch for "AD2[0]" at inst_dec.vhdl(29) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl Line: 29
Info (10041): Inferred latch for "AD2[1]" at inst_dec.vhdl(29) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl Line: 29
Info (10041): Inferred latch for "AD2[2]" at inst_dec.vhdl(29) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl Line: 29
Info (10041): Inferred latch for "CZ[0]" at inst_dec.vhdl(29) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl Line: 29
Info (10041): Inferred latch for "CZ[1]" at inst_dec.vhdl(29) File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl Line: 29
Info (12128): Elaborating entity "cond_left_shift" for hierarchy "datapath:add_instance|cond_left_shift:cls" File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl Line: 310
Warning (13012): Latch datapath:add_instance|mem_interfacer:mi|WB_d3[0] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_reg:inst_reg|Dout[12] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|mem_interfacer:mi|WB_d3[1] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_reg:inst_reg|Dout[12] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|mem_interfacer:mi|WB_d3[2] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_reg:inst_reg|Dout[12] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|mem_interfacer:mi|WB_d3[3] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_reg:inst_reg|Dout[12] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|mem_interfacer:mi|WB_d3[4] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_reg:inst_reg|Dout[12] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|mem_interfacer:mi|WB_d3[5] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_reg:inst_reg|Dout[12] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|mem_interfacer:mi|WB_d3[6] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_reg:inst_reg|Dout[12] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|mem_interfacer:mi|WB_d3[7] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_reg:inst_reg|Dout[12] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|mem_interfacer:mi|WB_d3[8] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_reg:inst_reg|Dout[12] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|mem_interfacer:mi|WB_d3[9] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_reg:inst_reg|Dout[12] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|mem_interfacer:mi|WB_d3[10] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_reg:inst_reg|Dout[12] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|mem_interfacer:mi|WB_d3[11] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_reg:inst_reg|Dout[12] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|mem_interfacer:mi|WB_d3[12] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_reg:inst_reg|Dout[12] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|mem_interfacer:mi|WB_d3[13] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_reg:inst_reg|Dout[12] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|mem_interfacer:mi|WB_d3[14] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_reg:inst_reg|Dout[12] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|mem_interfacer:mi|WB_d3[15] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_EXMEM:EXE_MEM_pipe|pipe_reg:inst_reg|Dout[12] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|alu:main_alu|C has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|ALU_Oper_Sel:alu_oper_sel1|alu_op[1] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oper_Sel.vhdl Line: 18
Warning (13012): Latch datapath:add_instance|ALU_Oper_Sel:alu_oper_sel1|alu_en has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oper_Sel.vhdl Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:inst_reg|Dout[15] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:inst_reg|Dout[12] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|ALU_Oper_Sel:alu_oper_sel1|alu_op[0] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oper_Sel.vhdl Line: 18
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:inst_reg|Dout[12] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:inst_reg|Dout[12] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|ALU_Oper_Sel:alu_oper_sel1|alu_op[1] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oper_Sel.vhdl Line: 18
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:inst_reg|Dout[12] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:inst_reg|Dout[12] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|inst_dec:id|AD3[2] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl Line: 29
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_IFD:IF_ID_pipe|pipe_reg:inst_reg|Dout[15] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|inst_dec:id|AD3[1] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl Line: 29
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_IFD:IF_ID_pipe|pipe_reg:inst_reg|Dout[12] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|inst_dec:id|AD3[0] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl Line: 29
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_IFD:IF_ID_pipe|pipe_reg:inst_reg|Dout[12] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|inst_dec:id|CZ[1] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl Line: 29
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_IFD:IF_ID_pipe|pipe_reg:inst_reg|Dout[15] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|inst_dec:id|CZ[0] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl Line: 29
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_IFD:IF_ID_pipe|pipe_reg:inst_reg|Dout[15] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|inst_dec:id|AD2[0] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl Line: 29
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_IFD:IF_ID_pipe|pipe_reg:inst_reg|Dout[15] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|inst_dec:id|AD2[1] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl Line: 29
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_IFD:IF_ID_pipe|pipe_reg:inst_reg|Dout[15] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|inst_dec:id|AD2[2] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl Line: 29
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_IFD:IF_ID_pipe|pipe_reg:inst_reg|Dout[15] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[6][4] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[4] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[5][4] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[4] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[3][4] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[4] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[2][4] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[4] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[0][4] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[4] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[1][4] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[4] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[4][4] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[4] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[7][4] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[4] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[6][0] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[0] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[5][0] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[0] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[3][0] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[0] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[2][0] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[0] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[0][0] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[0] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[1][0] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[0] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[4][0] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[0] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[7][0] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[0] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[6][1] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[1] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[5][1] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[1] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[3][1] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[1] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[2][1] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[1] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[0][1] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[1] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[1][1] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[1] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[4][1] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[1] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[7][1] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[1] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[6][2] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[2] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[5][2] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[2] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[3][2] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[2] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[2][2] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[2] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[0][2] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[2] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[1][2] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[2] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[4][2] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[2] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[7][2] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[2] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[6][3] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[3] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[5][3] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[3] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[3][3] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[3] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[2][3] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[3] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[0][3] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[3] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[1][3] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[3] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[4][3] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[3] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[7][3] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[3] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[6][5] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[5] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[5][5] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[5] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[3][5] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[5] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[2][5] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[5] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[0][5] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[5] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[1][5] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[5] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[4][5] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[5] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[7][5] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[5] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[6][6] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[6] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[5][6] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[6] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[3][6] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[6] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[2][6] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[6] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[0][6] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[6] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[1][6] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[6] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[4][6] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[6] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[7][6] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[6] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[6][7] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[7] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[5][7] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[7] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[3][7] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[7] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[2][7] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[7] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[0][7] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[7] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[1][7] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[7] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[4][7] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[7] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[7][7] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[7] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[6][8] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[8] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[5][8] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[8] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[3][8] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[8] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[2][8] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[8] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[0][8] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[8] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[1][8] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[8] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[4][8] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[8] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[7][8] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[8] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[6][9] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[9] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[5][9] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[9] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[3][9] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[9] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[2][9] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[9] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[0][9] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[9] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[1][9] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[9] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[4][9] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[9] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[7][9] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[9] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[6][10] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[10] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[5][10] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[10] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[3][10] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[10] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[2][10] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[10] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[0][10] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[10] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[1][10] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[10] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[4][10] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[10] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[7][10] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[10] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[6][11] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[11] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[5][11] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[11] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[3][11] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[11] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[2][11] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[11] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[0][11] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[11] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[1][11] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[11] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[4][11] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[11] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[7][11] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[11] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[6][12] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[12] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[5][12] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[12] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[3][12] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[12] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[2][12] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[12] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[0][12] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[12] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[1][12] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[12] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[4][12] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[12] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[7][12] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[12] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[6][13] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[13] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[5][13] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[13] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[3][13] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[13] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[2][13] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[13] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[0][13] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[13] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[1][13] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[13] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[4][13] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[13] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[7][13] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[13] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[6][14] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[14] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[5][14] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[14] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[3][14] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[14] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[2][14] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[14] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[0][14] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[14] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[1][14] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[14] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[4][14] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[14] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[7][14] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[14] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[6][15] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[15] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[5][15] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[15] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[3][15] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[15] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[2][15] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[15] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[0][15] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[15] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[1][15] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[15] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[4][15] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[15] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Warning (13012): Latch datapath:add_instance|LUT:LUT_FLUSH|BA[7][15] has unsafe behavior File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:add_instance|pipe_RREX:RR_EXE_pipe|pipe_reg:pc_2_reg|Dout[15] File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 20
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register datapath:add_instance|data_mem:data_mem1|ram_block[0][0] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl Line: 27
    Critical Warning (18010): Register datapath:add_instance|data_mem:data_mem1|ram_block[2][0] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl Line: 27
    Critical Warning (18010): Register datapath:add_instance|data_mem:data_mem1|ram_block[3][0] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl Line: 27
    Critical Warning (18010): Register datapath:add_instance|data_mem:data_mem1|ram_block[5][0] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl Line: 27
    Critical Warning (18010): Register datapath:add_instance|data_mem:data_mem1|ram_block[13][0] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl Line: 27
    Critical Warning (18010): Register datapath:add_instance|data_mem:data_mem1|ram_block[0][1] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl Line: 27
    Critical Warning (18010): Register datapath:add_instance|data_mem:data_mem1|ram_block[2][1] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl Line: 27
    Critical Warning (18010): Register datapath:add_instance|data_mem:data_mem1|ram_block[5][1] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl Line: 27
    Critical Warning (18010): Register datapath:add_instance|data_mem:data_mem1|ram_block[13][1] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl Line: 27
    Critical Warning (18010): Register datapath:add_instance|data_mem:data_mem1|ram_block[4][2] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl Line: 27
    Critical Warning (18010): Register datapath:add_instance|data_mem:data_mem1|ram_block[5][2] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl Line: 27
    Critical Warning (18010): Register datapath:add_instance|data_mem:data_mem1|ram_block[3][3] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl Line: 27
    Critical Warning (18010): Register datapath:add_instance|data_mem:data_mem1|ram_block[3][4] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl Line: 27
    Critical Warning (18010): Register datapath:add_instance|data_mem:data_mem1|ram_block[0][6] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl Line: 27
    Critical Warning (18010): Register datapath:add_instance|data_mem:data_mem1|ram_block[1][6] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl Line: 27
    Critical Warning (18010): Register datapath:add_instance|data_mem:data_mem1|ram_block[4][6] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl Line: 27
    Critical Warning (18010): Register datapath:add_instance|data_mem:data_mem1|ram_block[12][6] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl Line: 27
    Critical Warning (18010): Register datapath:add_instance|data_mem:data_mem1|ram_block[2][7] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl Line: 27
    Critical Warning (18010): Register datapath:add_instance|data_mem:data_mem1|ram_block[3][7] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl Line: 27
    Critical Warning (18010): Register datapath:add_instance|data_mem:data_mem1|ram_block[3][8] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl Line: 27
    Critical Warning (18010): Register datapath:add_instance|data_mem:data_mem1|ram_block[0][9] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl Line: 27
    Critical Warning (18010): Register datapath:add_instance|data_mem:data_mem1|ram_block[1][9] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl Line: 27
    Critical Warning (18010): Register datapath:add_instance|data_mem:data_mem1|ram_block[0][10] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl Line: 27
    Critical Warning (18010): Register datapath:add_instance|data_mem:data_mem1|ram_block[1][10] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl Line: 27
    Critical Warning (18010): Register datapath:add_instance|data_mem:data_mem1|ram_block[0][12] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl Line: 27
    Critical Warning (18010): Register datapath:add_instance|data_mem:data_mem1|ram_block[1][12] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl Line: 27
    Critical Warning (18010): Register datapath:add_instance|data_mem:data_mem1|ram_block[2][12] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl Line: 27
    Critical Warning (18010): Register datapath:add_instance|data_mem:data_mem1|ram_block[5][12] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl Line: 27
    Critical Warning (18010): Register datapath:add_instance|data_mem:data_mem1|ram_block[0][13] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl Line: 27
    Critical Warning (18010): Register datapath:add_instance|data_mem:data_mem1|ram_block[12][13] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl Line: 27
    Critical Warning (18010): Register datapath:add_instance|data_mem:data_mem1|ram_block[0][14] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl Line: 27
    Critical Warning (18010): Register datapath:add_instance|data_mem:data_mem1|ram_block[2][14] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl Line: 27
    Critical Warning (18010): Register datapath:add_instance|data_mem:data_mem1|ram_block[3][14] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl Line: 27
    Critical Warning (18010): Register datapath:add_instance|data_mem:data_mem1|ram_block[13][14] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl Line: 27
    Critical Warning (18010): Register datapath:add_instance|data_mem:data_mem1|ram_block[4][15] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl Line: 27
    Critical Warning (18010): Register datapath:add_instance|data_mem:data_mem1|ram_block[5][15] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl Line: 27
    Critical Warning (18010): Register datapath:add_instance|data_mem:data_mem1|ram_block[12][15] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl Line: 27
    Critical Warning (18010): Register datapath:add_instance|data_mem:data_mem1|ram_block[13][15] will power up to High File: D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl Line: 27
Info (144001): Generated suppressed messages file D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/output_files/RISC.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2163 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 80 output pins
    Info (21061): Implemented 2081 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 380 warnings
    Info: Peak virtual memory: 4879 megabytes
    Info: Processing ended: Tue May 10 21:26:02 2022
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:25


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/output_files/RISC.map.smsg.


