cocci_test_suite() {
	long cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_cmd_encoder.c 45 */;
	struct mdp5_encoder *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_cmd_encoder.c 22 */;
	int cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_cmd_encoder.c 22 */;
	void cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_cmd_encoder.c 22 */;
	u32 cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_cmd_encoder.c 182 */;
	struct device *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_cmd_encoder.c 180 */;
	struct mdp5_pipeline *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_cmd_encoder.c 139 */;
	struct mdp5_interface *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_cmd_encoder.c 138 */;
	struct mdp5_ctl *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_cmd_encoder.c 137 */;
	struct msm_drm_private *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_cmd_encoder.c 13 */;
	struct drm_display_mode *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_cmd_encoder.c 124 */;
	struct mdp5_hw_mixer *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_cmd_encoder.c 116 */;
	struct mdp5_kms *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_cmd_encoder.c 11 */;
	struct drm_encoder *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_cmd_encoder.c 11 */;
}
