
*** Running vivado
    with args -log cordic_test_rst_ps7_0_100M_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cordic_test_rst_ps7_0_100M_0.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source cordic_test_rst_ps7_0_100M_0.tcl -notrace
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2122.355 ; gain = 120.023 ; free physical = 1334 ; free virtual = 2647
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gvaldez/microarquitecturas_softcore/laboratorio3/contador_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/ip_cordic'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:05 . Memory (MB): peak = 2148.168 ; gain = 21.812 ; free physical = 1282 ; free virtual = 2604
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cordic_test_rst_ps7_0_100M_0
Command: synth_design -top cordic_test_rst_ps7_0_100M_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 45967
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 2881.312 ; gain = 375.801 ; free physical = 112 ; free virtual = 649
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'cordic_test_rst_ps7_0_100M_0' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/sintesis/testing_coordic_alg/testing_coordic_alg.gen/sources_1/bd/cordic_test/ip/cordic_test_rst_ps7_0_100M_0/synth/cordic_test_rst_ps7_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/sintesis/testing_coordic_alg/testing_coordic_alg.gen/sources_1/bd/cordic_test/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/sintesis/testing_coordic_alg/testing_coordic_alg.gen/sources_1/bd/cordic_test/ip/cordic_test_rst_ps7_0_100M_0/synth/cordic_test_rst_ps7_0_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/sintesis/testing_coordic_alg/testing_coordic_alg.gen/sources_1/bd/cordic_test/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/sintesis/testing_coordic_alg/testing_coordic_alg.gen/sources_1/bd/cordic_test/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/sintesis/testing_coordic_alg/testing_coordic_alg.gen/sources_1/bd/cordic_test/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/sintesis/testing_coordic_alg/testing_coordic_alg.gen/sources_1/bd/cordic_test/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/sintesis/testing_coordic_alg/testing_coordic_alg.gen/sources_1/bd/cordic_test/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/sintesis/testing_coordic_alg/testing_coordic_alg.gen/sources_1/bd/cordic_test/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/sintesis/testing_coordic_alg/testing_coordic_alg.gen/sources_1/bd/cordic_test/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at '/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:132157' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/sintesis/testing_coordic_alg/testing_coordic_alg.gen/sources_1/bd/cordic_test/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:132157]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:132157]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/sintesis/testing_coordic_alg/testing_coordic_alg.gen/sources_1/bd/cordic_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/sintesis/testing_coordic_alg/testing_coordic_alg.gen/sources_1/bd/cordic_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/sintesis/testing_coordic_alg/testing_coordic_alg.gen/sources_1/bd/cordic_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/sintesis/testing_coordic_alg/testing_coordic_alg.gen/sources_1/bd/cordic_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/sintesis/testing_coordic_alg/testing_coordic_alg.gen/sources_1/bd/cordic_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/sintesis/testing_coordic_alg/testing_coordic_alg.gen/sources_1/bd/cordic_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/sintesis/testing_coordic_alg/testing_coordic_alg.gen/sources_1/bd/cordic_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/sintesis/testing_coordic_alg/testing_coordic_alg.gen/sources_1/bd/cordic_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/sintesis/testing_coordic_alg/testing_coordic_alg.gen/sources_1/bd/cordic_test/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/sintesis/testing_coordic_alg/testing_coordic_alg.gen/sources_1/bd/cordic_test/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/sintesis/testing_coordic_alg/testing_coordic_alg.gen/sources_1/bd/cordic_test/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/sintesis/testing_coordic_alg/testing_coordic_alg.gen/sources_1/bd/cordic_test/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/sintesis/testing_coordic_alg/testing_coordic_alg.gen/sources_1/bd/cordic_test/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/sintesis/testing_coordic_alg/testing_coordic_alg.gen/sources_1/bd/cordic_test/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'cordic_test_rst_ps7_0_100M_0' (0#1) [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/sintesis/testing_coordic_alg/testing_coordic_alg.gen/sources_1/bd/cordic_test/ip/cordic_test_rst_ps7_0_100M_0/synth/cordic_test_rst_ps7_0_100M_0.vhd:74]
WARNING: [Synth 8-7129] Port prmry_aclk in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_resetn in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[1] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[0] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port scndry_resetn in module cdc_sync is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 2951.250 ; gain = 445.738 ; free physical = 115 ; free virtual = 535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 2966.094 ; gain = 460.582 ; free physical = 124 ; free virtual = 533
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 2966.094 ; gain = 460.582 ; free physical = 124 ; free virtual = 533
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2972.031 ; gain = 0.000 ; free physical = 116 ; free virtual = 524
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/sintesis/testing_coordic_alg/testing_coordic_alg.gen/sources_1/bd/cordic_test/ip/cordic_test_rst_ps7_0_100M_0/cordic_test_rst_ps7_0_100M_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/sintesis/testing_coordic_alg/testing_coordic_alg.gen/sources_1/bd/cordic_test/ip/cordic_test_rst_ps7_0_100M_0/cordic_test_rst_ps7_0_100M_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/sintesis/testing_coordic_alg/testing_coordic_alg.gen/sources_1/bd/cordic_test/ip/cordic_test_rst_ps7_0_100M_0/cordic_test_rst_ps7_0_100M_0_board.xdc] for cell 'U0'
Finished Parsing XDC File [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/sintesis/testing_coordic_alg/testing_coordic_alg.gen/sources_1/bd/cordic_test/ip/cordic_test_rst_ps7_0_100M_0/cordic_test_rst_ps7_0_100M_0_board.xdc] for cell 'U0'
Parsing XDC File [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/sintesis/testing_coordic_alg/testing_coordic_alg.gen/sources_1/bd/cordic_test/ip/cordic_test_rst_ps7_0_100M_0/cordic_test_rst_ps7_0_100M_0.xdc] for cell 'U0'
Finished Parsing XDC File [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/sintesis/testing_coordic_alg/testing_coordic_alg.gen/sources_1/bd/cordic_test/ip/cordic_test_rst_ps7_0_100M_0/cordic_test_rst_ps7_0_100M_0.xdc] for cell 'U0'
Parsing XDC File [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/sintesis/testing_coordic_alg/testing_coordic_alg.runs/cordic_test_rst_ps7_0_100M_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/sintesis/testing_coordic_alg/testing_coordic_alg.runs/cordic_test_rst_ps7_0_100M_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3082.828 ; gain = 0.000 ; free physical = 122 ; free virtual = 367
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:01 . Memory (MB): peak = 3082.828 ; gain = 0.000 ; free physical = 132 ; free virtual = 338
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:43 . Memory (MB): peak = 3082.828 ; gain = 577.316 ; free physical = 121 ; free virtual = 211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:44 . Memory (MB): peak = 3082.828 ; gain = 577.316 ; free physical = 122 ; free virtual = 209
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/sintesis/testing_coordic_alg/testing_coordic_alg.runs/cordic_test_rst_ps7_0_100M_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:44 . Memory (MB): peak = 3082.828 ; gain = 577.316 ; free physical = 120 ; free virtual = 192
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:01:12 . Memory (MB): peak = 3082.828 ; gain = 577.316 ; free physical = 119 ; free virtual = 166
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
