
# Messages from "go new"

Creating project directory '\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\ColourDetection'. (PRJ-1)

# Messages from "go analyze"

Front End called with arguments: -- {\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\shift_class.h} {\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.h} {\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.cpp} (CIN-69)
Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
Pragma 'hls_design<top>' detected on routine 'mean_vga' (CIN-6)
Source file analysis completed (CIN-68)
Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
Completed transformation 'analyze' on solution 'solution.v1': elapsed time 1.59 seconds, memory usage 144228kB, peak memory usage 218860kB (SOL-9)
$PROJECT_HOME/shift_class.h(54): last line of file ends without a newline (CRD-1)
$PROJECT_HOME/blur.h(45): last line of file ends without a newline (CRD-1)
          detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.h"
$PROJECT_HOME/blur.h(45): last line of file ends without a newline (CRD-1)
          detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.cpp"
$PROJECT_HOME/shift_class.h(54): last line of file ends without a newline (CRD-1)
          detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.cpp"
$PROJECT_HOME/blur.cpp(109): last line of file ends without a newline (CRD-1)
          detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.cpp"

# Messages from "go compile"

Reading component library '$MGC_HOME\pkgs\siflibs\mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
Reading component library '$MGC_HOME\pkgs\siflibs\stdops.lib' [STDOPS]... (LIB-49)
Reading component library '$MGC_HOME\pkgs\siflibs\mgc_ioport.lib' [mgc_ioport]... (LIB-49)
Reading component library '$MGC_HOME\pkgs\ccs_altera\Altera_accel_CycloneIII.lib' [Altera_accel_CycloneIII]... (LIB-49)
Reading component library '$MGC_HOME\pkgs\siflibs\psr2010a_up2\mgc_Altera-Cyclone-III-6_beh_psr.lib' [mgc_Altera-Cyclone-III-6_beh_psr]... (LIB-49)
Starting transformation 'compile' on solution 'solution.v1' (SOL-8)
Generating synthesis internal form... (CIN-3)
Found top design routine 'mean_vga' specified by directive (CIN-52)
Synthesizing routine 'mean_vga' (CIN-13)
Inlining routine 'mean_vga' (CIN-14)
Inlining member function 'shift_class<ac_int<150, false>, 5>::shift_class' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<150, false>, 5>::operator<<' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
Optimizing block '/mean_vga' ... (CIN-4)
Inout port 'vin' is only used as an input. (OPT-10)
Inout port 'vout' is only used as an output. (OPT-11)
Loop '/mean_vga/core/RESET' iterated at most 5 times. (LOOP-2)
Loop '/mean_vga/core/SHIFT' iterated at most 5 times. (LOOP-2)
Loop '/mean_vga/core/ACC1' iterated at most 5 times. (LOOP-2)
Loop '/mean_vga/core/ACC2' iterated at most 5 times. (LOOP-2)
Loop '/mean_vga/core/FRAME' iterated at most 1 times. (LOOP-2)
Detected constant initialization of array 'r', optimizing loop 'RESET' (LOOP-12)
Detected constant initialization of array 'g', optimizing loop 'RESET' (LOOP-12)
Detected constant initialization of array 'b', optimizing loop 'RESET' (LOOP-12)
Design 'mean_vga' was read (SOL-1)
Optimizing partition '/mean_vga': (Total ops = 421, Real ops = 80, Vars = 101) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 421, Real ops = 80, Vars = 99) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 421, Real ops = 80, Vars = 99) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 421, Real ops = 80, Vars = 101) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 421, Real ops = 80, Vars = 101) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 421, Real ops = 80, Vars = 99) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 378, Real ops = 77, Vars = 80) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 355, Real ops = 77, Vars = 79) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 355, Real ops = 77, Vars = 79) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 355, Real ops = 77, Vars = 81) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 355, Real ops = 77, Vars = 81) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 340, Real ops = 77, Vars = 115) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 353, Real ops = 74, Vars = 18) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 353, Real ops = 74, Vars = 20) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 353, Real ops = 74, Vars = 18) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 353, Real ops = 74, Vars = 20) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 353, Real ops = 74, Vars = 20) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 353, Real ops = 74, Vars = 18) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 338, Real ops = 71, Vars = 17) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 312, Real ops = 67, Vars = 16) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 312, Real ops = 67, Vars = 18) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 308, Real ops = 67, Vars = 19) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 308, Real ops = 67, Vars = 16) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 308, Real ops = 67, Vars = 18) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 308, Real ops = 67, Vars = 16) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 308, Real ops = 67, Vars = 18) (SOL-10)
Completed transformation 'compile' on solution 'mean_vga.v1': elapsed time 1.00 seconds, memory usage 158312kB, peak memory usage 218860kB (SOL-9)
Branching solution 'mean_vga.v2' at state 'compile' (PRJ-2)
