
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/InternalsBlock/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/InternalsBlock
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/InternalsBlock.v
# synth_design -part xc7z020clg484-3 -top InternalsBlock -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top InternalsBlock -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 42797 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.531 ; gain = 25.895 ; free physical = 246369 ; free virtual = 314722
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'InternalsBlock' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/InternalsBlock.v:54]
INFO: [Synth 8-6155] done synthesizing module 'InternalsBlock' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/InternalsBlock.v:54]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.297 ; gain = 71.660 ; free physical = 245961 ; free virtual = 314314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.297 ; gain = 71.660 ; free physical = 245953 ; free virtual = 314306
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.293 ; gain = 79.656 ; free physical = 245950 ; free virtual = 314304
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.297 ; gain = 87.660 ; free physical = 245921 ; free virtual = 314275
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module InternalsBlock 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1664.871 ; gain = 190.234 ; free physical = 245065 ; free virtual = 313445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1664.871 ; gain = 190.234 ; free physical = 245019 ; free virtual = 313400
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1674.879 ; gain = 200.242 ; free physical = 244993 ; free virtual = 313374
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1674.883 ; gain = 200.246 ; free physical = 244887 ; free virtual = 313269
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1674.883 ; gain = 200.246 ; free physical = 244886 ; free virtual = 313268
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1674.883 ; gain = 200.246 ; free physical = 244883 ; free virtual = 313265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1674.883 ; gain = 200.246 ; free physical = 244884 ; free virtual = 313266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1674.883 ; gain = 200.246 ; free physical = 244882 ; free virtual = 313264
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1674.883 ; gain = 200.246 ; free physical = 244882 ; free virtual = 313264
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |FDRE |   832|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   832|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1674.883 ; gain = 200.246 ; free physical = 244882 ; free virtual = 313264
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1674.883 ; gain = 200.246 ; free physical = 244879 ; free virtual = 313261
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1674.887 ; gain = 200.246 ; free physical = 244879 ; free virtual = 313261
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1772.047 ; gain = 0.000 ; free physical = 244109 ; free virtual = 312472
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1772.047 ; gain = 297.508 ; free physical = 244169 ; free virtual = 312531
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2321.676 ; gain = 549.629 ; free physical = 243121 ; free virtual = 311492
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clock]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2321.676 ; gain = 0.000 ; free physical = 243119 ; free virtual = 311489
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2345.688 ; gain = 0.000 ; free physical = 243099 ; free virtual = 311471
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/InternalsBlock/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/InternalsBlock/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2407.734 ; gain = 0.000 ; free physical = 242762 ; free virtual = 311133

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 15baf752

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2407.734 ; gain = 0.000 ; free physical = 242767 ; free virtual = 311137

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15baf752

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2427.715 ; gain = 0.004 ; free physical = 242693 ; free virtual = 311064
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 15baf752

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2427.715 ; gain = 0.004 ; free physical = 242702 ; free virtual = 311073
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15baf752

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2427.715 ; gain = 0.004 ; free physical = 242708 ; free virtual = 311079
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 15baf752

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2427.715 ; gain = 0.004 ; free physical = 242709 ; free virtual = 311080
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 15baf752

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2427.715 ; gain = 0.004 ; free physical = 242717 ; free virtual = 311087
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 15baf752

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2427.715 ; gain = 0.004 ; free physical = 242716 ; free virtual = 311087
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2427.715 ; gain = 0.000 ; free physical = 242715 ; free virtual = 311085
Ending Logic Optimization Task | Checksum: 15baf752

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2427.715 ; gain = 0.004 ; free physical = 242714 ; free virtual = 311085

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 15baf752

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2427.715 ; gain = 0.000 ; free physical = 242702 ; free virtual = 311073

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 15baf752

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2427.715 ; gain = 0.000 ; free physical = 242702 ; free virtual = 311073

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2427.715 ; gain = 0.000 ; free physical = 242702 ; free virtual = 311073
Ending Netlist Obfuscation Task | Checksum: 15baf752

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2427.715 ; gain = 0.000 ; free physical = 242702 ; free virtual = 311073
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2427.715 ; gain = 19.980 ; free physical = 242710 ; free virtual = 311081
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 15baf752
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module InternalsBlock ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2491.715 ; gain = 0.000 ; free physical = 242679 ; free virtual = 311049
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2495.715 ; gain = 4.000 ; free physical = 242654 ; free virtual = 311025
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2496.715 ; gain = 5.000 ; free physical = 242629 ; free virtual = 311000
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2608.766 ; gain = 113.051 ; free physical = 242617 ; free virtual = 310988
Power optimization passes: Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2608.766 ; gain = 117.051 ; free physical = 242616 ; free virtual = 310987

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2608.766 ; gain = 0.000 ; free physical = 242620 ; free virtual = 310991


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design InternalsBlock ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 832
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 15baf752

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2608.766 ; gain = 0.000 ; free physical = 242618 ; free virtual = 310989
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 15baf752
Power optimization: Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2608.766 ; gain = 181.051 ; free physical = 242610 ; free virtual = 310980
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 27829568 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15baf752

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2608.766 ; gain = 0.000 ; free physical = 242644 ; free virtual = 311015
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 15baf752

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2608.766 ; gain = 0.000 ; free physical = 242644 ; free virtual = 311014
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 15baf752

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2608.766 ; gain = 0.000 ; free physical = 242643 ; free virtual = 311014
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 15baf752

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2608.766 ; gain = 0.000 ; free physical = 242642 ; free virtual = 311013
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 15baf752

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2608.766 ; gain = 0.000 ; free physical = 242642 ; free virtual = 311013

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2608.766 ; gain = 0.000 ; free physical = 242642 ; free virtual = 311013
Ending Netlist Obfuscation Task | Checksum: 15baf752

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2608.766 ; gain = 0.000 ; free physical = 242642 ; free virtual = 311013
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2608.766 ; gain = 0.000 ; free physical = 243698 ; free virtual = 312054
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 00000000

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2608.766 ; gain = 0.000 ; free physical = 243699 ; free virtual = 312055
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2608.766 ; gain = 0.000 ; free physical = 243701 ; free virtual = 312057

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 00000000

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2608.766 ; gain = 0.000 ; free physical = 243705 ; free virtual = 312061

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: d6d364a7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2608.766 ; gain = 0.000 ; free physical = 243699 ; free virtual = 312055

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: d6d364a7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2608.766 ; gain = 0.000 ; free physical = 243699 ; free virtual = 312055
Phase 1 Placer Initialization | Checksum: d6d364a7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2608.766 ; gain = 0.000 ; free physical = 243699 ; free virtual = 312055

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: d6d364a7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2608.766 ; gain = 0.000 ; free physical = 243697 ; free virtual = 312053
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 4ca5d0ee

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2608.766 ; gain = 0.000 ; free physical = 243702 ; free virtual = 312058

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 4ca5d0ee

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2608.766 ; gain = 0.000 ; free physical = 243702 ; free virtual = 312058

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 7c0a6301

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2608.766 ; gain = 0.000 ; free physical = 243702 ; free virtual = 312058

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 8fea2cf5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2608.766 ; gain = 0.000 ; free physical = 243702 ; free virtual = 312058

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 8fea2cf5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2608.766 ; gain = 0.000 ; free physical = 243702 ; free virtual = 312058

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: f94f7787

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2608.766 ; gain = 0.000 ; free physical = 243689 ; free virtual = 312044

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: f94f7787

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2608.766 ; gain = 0.000 ; free physical = 243689 ; free virtual = 312044

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: f94f7787

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2608.766 ; gain = 0.000 ; free physical = 243689 ; free virtual = 312044
Phase 3 Detail Placement | Checksum: f94f7787

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2608.766 ; gain = 0.000 ; free physical = 243689 ; free virtual = 312044

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: f94f7787

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2608.766 ; gain = 0.000 ; free physical = 243689 ; free virtual = 312045

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f94f7787

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2608.766 ; gain = 0.000 ; free physical = 243688 ; free virtual = 312044

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: f94f7787

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2608.766 ; gain = 0.000 ; free physical = 243681 ; free virtual = 312037

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2608.766 ; gain = 0.000 ; free physical = 243678 ; free virtual = 312034
Phase 4.4 Final Placement Cleanup | Checksum: f94f7787

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2608.766 ; gain = 0.000 ; free physical = 243680 ; free virtual = 312036
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f94f7787

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2608.766 ; gain = 0.000 ; free physical = 243683 ; free virtual = 312039
Ending Placer Task | Checksum: 06ddf71d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2608.766 ; gain = 0.000 ; free physical = 243699 ; free virtual = 312055
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2608.766 ; gain = 0.000 ; free physical = 243702 ; free virtual = 312058
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2608.766 ; gain = 0.000 ; free physical = 243694 ; free virtual = 312050
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2608.766 ; gain = 0.000 ; free physical = 243670 ; free virtual = 312028
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/InternalsBlock/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 6ddf71d ConstDB: 0 ShapeSum: 0 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clock" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "enable" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "enable". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uxUzSintCosp[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uxUzSintCosp[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uxUzSintCosp[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uxUzSintCosp[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uxUz[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uxUz[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uxUz[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uxUz[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_cosp[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_cosp[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_cost[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_cost[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uxUzSintCosp[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uxUzSintCosp[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uxUzSintCosp[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uxUzSintCosp[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uxUz[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uxUz[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uxUz[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uxUz[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uxUzSintCosp[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uxUzSintCosp[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uxUzSintCosp[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uxUzSintCosp[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uxUzSintCosp[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uxUzSintCosp[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uxUzSintCosp[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uxUzSintCosp[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uxUzSintCosp[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uxUzSintCosp[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uxUz[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uxUz[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uyNumerator[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uyNumerator[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uyQuotient[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uyQuotient[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uxUz[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uxUz[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uxUz[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uxUz[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uyNumerator[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uyNumerator[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uyQuotient[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uyQuotient[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uxUzSintCosp[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uxUzSintCosp[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uxUzSintCosp[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uxUzSintCosp[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uxUzSintCosp[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uxUzSintCosp[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uyNumerator[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uyNumerator[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uyNumerator[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uyNumerator[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uyNumerator[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uyNumerator[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uyNumerator[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uyNumerator[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uyNumerator[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uyNumerator[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_sintCosp[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_sintCosp[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_sintCosp[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_sintCosp[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uxUzSintCosp[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uxUzSintCosp[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uxUzSintCosp[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uxUzSintCosp[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_sintCospSqrtOneMinusUz2[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_sintCospSqrtOneMinusUz2[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_sintCospSqrtOneMinusUz2[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_sintCospSqrtOneMinusUz2[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_sintCospSqrtOneMinusUz2[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_sintCospSqrtOneMinusUz2[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_sintCospSqrtOneMinusUz2[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_sintCospSqrtOneMinusUz2[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_sintCospSqrtOneMinusUz2[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_sintCospSqrtOneMinusUz2[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_sintCospSqrtOneMinusUz2[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_sintCospSqrtOneMinusUz2[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_sintCospSqrtOneMinusUz2[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_sintCospSqrtOneMinusUz2[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_sintCospSqrtOneMinusUz2[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_sintCospSqrtOneMinusUz2[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_cost[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_cost[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_cost[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_cost[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_cost[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_cost[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_cost[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_cost[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_oneMinusUz2[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_oneMinusUz2[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_oneMinusUz2[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_oneMinusUz2[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_oneMinusUz2[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_oneMinusUz2[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_oneMinusUz2[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_oneMinusUz2[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_oneMinusUz2[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_oneMinusUz2[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_sintCospSqrtOneMinusUz2[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_sintCospSqrtOneMinusUz2[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uxSintSinp[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uxSintSinp[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uxUzSintCosp[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uxUzSintCosp[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uxUzSintCosp[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uxUzSintCosp[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uyNumerator[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uyNumerator[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uyNumerator[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uyNumerator[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uyNumerator[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uyNumerator[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uyNumerator[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uyNumerator[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uyQuotient[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uyQuotient[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uyQuotient[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uyQuotient[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uyQuotient[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uyQuotient[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uyQuotient[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uyQuotient[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uxUzSintCosp[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uxUzSintCosp[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uxUzSintCosp[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uxUzSintCosp[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uxUzSintCosp[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uxUzSintCosp[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uyQuotient[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uyQuotient[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_sintCosp[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_sintCosp[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_sintCosp[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_sintCosp[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_sintCosp[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_sintCosp[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uxSintSinp[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uxSintSinp[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_cost[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_cost[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_cost[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_cost[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_sinp[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_sinp[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_sintCospSqrtOneMinusUz2[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_sintCospSqrtOneMinusUz2[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_sinp[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_sinp[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_sinp[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_sinp[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_sintCospSqrtOneMinusUz2[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_sintCospSqrtOneMinusUz2[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_sintCospSqrtOneMinusUz2[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_sintCospSqrtOneMinusUz2[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_cost[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_cost[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_cost[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_cost[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_cost[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_cost[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_cost[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_cost[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_cost[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_cost[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_cost[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_cost[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_oneMinusUz2[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_oneMinusUz2[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_oneMinusUz2[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_oneMinusUz2[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_cost[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_cost[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_cost[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_cost[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_cost[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_cost[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_oneMinusUz2[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_oneMinusUz2[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uxUzSintCosp[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uxUzSintCosp[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uxUz[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uxUz[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uyNumerator[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uyNumerator[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uyNumerator[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uyNumerator[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uxSintSinp[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uxSintSinp[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_uyNumerator[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_uyNumerator[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_sintCosp[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_sintCosp[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 13b2e7fcc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2608.766 ; gain = 0.000 ; free physical = 242592 ; free virtual = 310952
Post Restoration Checksum: NetGraph: f1628043 NumContArr: 49cbff89 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13b2e7fcc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2608.766 ; gain = 0.000 ; free physical = 242554 ; free virtual = 310915

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 13b2e7fcc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2608.766 ; gain = 0.000 ; free physical = 242531 ; free virtual = 310892

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 13b2e7fcc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2608.766 ; gain = 0.000 ; free physical = 242529 ; free virtual = 310890

Phase 2.4 Timing Verification

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 13b2e7fcc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2608.766 ; gain = 0.000 ; free physical = 242543 ; free virtual = 310907
Phase 2.4 Timing Verification | Checksum: 13b2e7fcc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2608.766 ; gain = 0.000 ; free physical = 242542 ; free virtual = 310906
INFO: [Route 35-61] The design met the timing requirement.

Phase 2.5 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2.5 Route finalize | Checksum: 13b2e7fcc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2608.766 ; gain = 0.000 ; free physical = 242541 ; free virtual = 310905

Phase 2.6 Verifying routed nets

 Verification completed successfully
Phase 2.6 Verifying routed nets | Checksum: 13b2e7fcc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2608.766 ; gain = 0.000 ; free physical = 242540 ; free virtual = 310904

Phase 2.7 Depositing Routes
Phase 2.7 Depositing Routes | Checksum: 13b2e7fcc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2608.766 ; gain = 0.000 ; free physical = 242539 ; free virtual = 310903
Phase 2 Router Initialization | Checksum: 13b2e7fcc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2608.766 ; gain = 0.000 ; free physical = 242539 ; free virtual = 310903

Phase 3 Post Router Timing

Phase 3.1 Update Timing
Phase 3.1 Update Timing | Checksum: 13b2e7fcc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2608.766 ; gain = 0.000 ; free physical = 242555 ; free virtual = 310919
Phase 3 Post Router Timing | Checksum: 13b2e7fcc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2608.766 ; gain = 0.000 ; free physical = 242553 ; free virtual = 310917
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2608.766 ; gain = 0.000 ; free physical = 242582 ; free virtual = 310946

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2608.766 ; gain = 0.000 ; free physical = 242577 ; free virtual = 310941
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2608.766 ; gain = 0.000 ; free physical = 242573 ; free virtual = 310937
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2608.766 ; gain = 0.000 ; free physical = 242573 ; free virtual = 310938
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2608.766 ; gain = 0.000 ; free physical = 242566 ; free virtual = 310930
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/InternalsBlock/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/InternalsBlock/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/InternalsBlock/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/InternalsBlock/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2702.188 ; gain = 49.023 ; free physical = 242252 ; free virtual = 310602
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 16:53:25 2022...
