git clone --depth 1 --no-tags https://github.com/geet2392/gp_proj_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769675269
git clone --depth 1 --no-tags https://github.com/dpks2003/UART_IP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770027808
git clone --depth 1 --no-tags https://github.com/soohyuncha/rtl_modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770164538
git clone --depth 1 --no-tags https://github.com/MicroTransactionsMatterToo/FPGA_CCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770741040
git clone --depth 1 --no-tags https://github.com/cuongdp2k2/AXI_BUS_VIP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770864450
git clone --depth 1 --no-tags https://github.com/Gorruy/converter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768209636
git clone --depth 1 --no-tags https://github.com/kelbor-khal/MIPS_Harris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774464232
git clone --depth 1 --no-tags https://github.com/Mahjabeen632/lab_6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774001452
git clone --depth 1 --no-tags https://github.com/Arunvaishnav7435/fork-join.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774252539
git clone --depth 1 --no-tags https://github.com/DanielMontoyaR/Tareas.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772340833
git clone --depth 1 --no-tags https://github.com/Bugian/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776178544
git clone --depth 1 --no-tags https://github.com/kelvinshi04/RISC-V-OTTER_wHazardProtect.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768387428
git clone --depth 1 --no-tags https://github.com/kelvinshi04/otterMCUpipInstrCache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778004835
git clone --depth 1 --no-tags https://github.com/AlaaTaha32/Memory-RTL-Design-and-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780010559
git clone --depth 1 --no-tags https://github.com/Stork1323/Risc-V-CA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768486570
git clone --depth 1 --no-tags https://github.com/weiber2002/DClab_2024.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781000981
git clone --depth 1 --no-tags https://github.com/huynguyendinhhcmut/prelab3_FloatingPoint.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781558627
git clone --depth 1 --no-tags https://github.com/samed12pqr/bitirme24.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781975369
git clone --depth 1 --no-tags https://github.com/nekrasov-d/digital-filters.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780039638
git clone --depth 1 --no-tags https://github.com/victorhug97/nes_xcellium_quartus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785662933
git clone --depth 1 --no-tags https://github.com/Abinash200200/System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785981474
git clone --depth 1 --no-tags https://github.com/AlexCrownshaw/madgwick_rvfpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/786113872
git clone --depth 1 --no-tags https://github.com/Blinerator/SystemVerilog-ECE324.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767824299
git clone --depth 1 --no-tags https://github.com/sumanthbs17/AXI_FIFO_BFM_S.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768529674
git clone --depth 1 --no-tags https://github.com/chenpeijun256/riscv-5s.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768948030
git clone --depth 1 --no-tags https://github.com/Navneet-Singh20/UART_SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768984540
git clone --depth 1 --no-tags https://github.com/vanngo411/MultiCycle_CPU_RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771268038
git clone --depth 1 --no-tags https://github.com/Mohsannaeem/ahb_uvc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772768228
git clone --depth 1 --no-tags https://github.com/Arunvaishnav7435/Blocking-assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772881984
git clone --depth 1 --no-tags https://github.com/InternalCakeEngine/fpga_textmode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773081668
git clone --depth 1 --no-tags https://github.com/MrinalKDN1/ALU_Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772150401
git clone --depth 1 --no-tags https://github.com/wfhcv/uvm-uart-clock-generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774725426
git clone --depth 1 --no-tags https://github.com/Euchupi/Mossbauer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768355749
git clone --depth 1 --no-tags https://github.com/JPflat/de10lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777290282
git clone --depth 1 --no-tags https://github.com/gunnchOS3k/ece6443-asap-simv-cmds.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777857103
git clone --depth 1 --no-tags https://github.com/Deepak-1159/DFF_VERIFICATION.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778056167
git clone --depth 1 --no-tags https://github.com/solderneer/ELEC0028.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780278522
git clone --depth 1 --no-tags https://github.com/robmarano/computer_design_template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781117548
git clone --depth 1 --no-tags https://github.com/ConnerCrowl/DLD_FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780524681
git clone --depth 1 --no-tags https://github.com/Shankeydev/SPI_MEMORY_DV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781916861
git clone --depth 1 --no-tags https://github.com/AjinkyaMore07/System_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781910000
git clone --depth 1 --no-tags https://github.com/amrkhalid-star902/zypo-ethernet-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775621709
git clone --depth 1 --no-tags https://github.com/All0Mi/ALU-in-U2---SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783429109
git clone --depth 1 --no-tags https://github.com/lmadem/4X4-Router.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782830244
git clone --depth 1 --no-tags https://github.com/Astarojth/ECE385_UIUC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781363168
git clone --depth 1 --no-tags https://github.com/kxtieb/Final-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780517947
git clone --depth 1 --no-tags https://github.com/yash-patne/ALU_verification_with_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784860781
git clone --depth 1 --no-tags https://github.com/jchen147/140Group.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778869153
git clone --depth 1 --no-tags https://github.com/vladislavaSS/new_one.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783525769
git clone --depth 1 --no-tags https://github.com/Shapirogilad/100DaysOfRTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784616704
git clone --depth 1 --no-tags https://github.com/Tbthanh/Digital_Equalization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781358531
git clone --depth 1 --no-tags https://github.com/Mohan-KGM/ALU_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785999647
git clone --depth 1 --no-tags https://github.com/Arunvaishnav7435/max_value_in_dynamic_array.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767914346
git clone --depth 1 --no-tags https://github.com/Arunvaishnav7435/reversing-unpacked-array.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768995149
git clone --depth 1 --no-tags https://github.com/sorukohi/simple-riscv-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772024665
git clone --depth 1 --no-tags https://github.com/Arunvaishnav7435/sv-event.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772703439
git clone --depth 1 --no-tags https://github.com/max-kudinov/sv_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772763115
git clone --depth 1 --no-tags https://github.com/CanvCan/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773929607
git clone --depth 1 --no-tags https://github.com/felloryz/add_sub_ialu_testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776826365
git clone --depth 1 --no-tags https://github.com/Henrywwg/video.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776039439
git clone --depth 1 --no-tags https://github.com/alex39998/FPGA-2-Player-Tetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776088300
git clone --depth 1 --no-tags https://github.com/SaiAnurag18/Finalproject1asic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776198993
git clone --depth 1 --no-tags https://github.com/ShahidShann/RAL_APB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776313283
git clone --depth 1 --no-tags https://github.com/ayumiohno/cpuex_core_public.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777568022
git clone --depth 1 --no-tags https://github.com/RohithRajesh/memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777396215
git clone --depth 1 --no-tags https://github.com/asinghani/ulx3s-vga-example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776643097
git clone --depth 1 --no-tags https://github.com/ErmolaevDmitrii/prob_tasks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774376925
git clone --depth 1 --no-tags https://github.com/sohilaakram/ALU_SV_Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769720498
git clone --depth 1 --no-tags https://github.com/YanbingXiao/YanbingXiao.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772384698
git clone --depth 1 --no-tags https://github.com/ZayaV/DE1-SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779309403
git clone --depth 1 --no-tags https://github.com/a-zinoch/CRC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781056873
git clone --depth 1 --no-tags https://github.com/Yacann/verilog-logisim-stack.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781629798
git clone --depth 1 --no-tags https://github.com/manojlopekovic/generic_flash_bus_VIP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773860485
git clone --depth 1 --no-tags https://github.com/memory-of-star/avmm_memory_sim_module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780406276
git clone --depth 1 --no-tags https://github.com/HassanKhaled11/SFR_UVM_RAL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782821247
git clone --depth 1 --no-tags https://github.com/Zelmoghazy/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775756054
git clone --depth 1 --no-tags https://github.com/mcquerol/direct-digital-frequency-synthesis-systemverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773097952
git clone --depth 1 --no-tags https://github.com/Ken0221/DCS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772019150
git clone --depth 1 --no-tags https://github.com/zidhartha/Quartus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779232799
git clone --depth 1 --no-tags https://github.com/Nalla118827/Mod_12_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784079076
git clone --depth 1 --no-tags https://github.com/grahampfeifer1/Project-pt.-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785351173
git clone --depth 1 --no-tags https://github.com/drgarbi/async_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778554697
git clone --depth 1 --no-tags https://github.com/KhoaPham12092002/SYSTEMVERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784319863
git clone --depth 1 --no-tags https://github.com/nithin2911/DDR4MemoryController.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784049792
git clone --depth 1 --no-tags https://github.com/florianhirner/dsd_ku_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771628808
git clone --depth 1 --no-tags https://github.com/tornupnegatives/alu4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778931806
git clone --depth 1 --no-tags https://github.com/geanjrii/Contador_esteira.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785966762
git clone --depth 1 --no-tags https://github.com/Pennylandia12/FInal-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785800361
git clone --depth 1 --no-tags https://github.com/Rerecich/CPEN211-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768914289
git clone --depth 1 --no-tags https://github.com/Navneet-Singh20/APB_Protocol_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768460620
git clone --depth 1 --no-tags https://github.com/Navneet-Singh20/Assertions_Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769028104
git clone --depth 1 --no-tags https://github.com/rohith2h2/Syncrhonous_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768363426
git clone --depth 1 --no-tags https://github.com/tsengs0/UART_RTL_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770142330
git clone --depth 1 --no-tags https://github.com/Priyanjana95/Neuromorphic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770926118
git clone --depth 1 --no-tags https://github.com/GaalElbaz/3-bitcounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772070273
git clone --depth 1 --no-tags https://github.com/gekapakos/Kapakos_Georgios_03165_XTEA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771169627
