library ieee;
use ieee.std_logic_1164.all;

entity Hex_To_7Seg is
port (
	7seg		: out std_logic_vector(6 downto 0);
	hex		: in std_logic_vector(3 downt to 0));
end entity;

architecture rtl of Hex_To_7Seg is

signal 7seg : std_logic_vector(6 downto 0);

begin
	7seg <= not 7seg;
	
	decode_process : process(hex)
	begin
		case when hex is
			when x"0" => 7seg <= "0111111";
			when x"1" => 7seg <= "0000110";
			when x"2" => 7seg <= "1011011";
			when x"3" => 7seg <= "1001111";
			when x"4" => 7seg <= "1100110";
			when x"5" => 7seg <= "1101101";
			when x"6" => 7seg <= "1111101";
			when x"7" => 7seg <= "0000111";
			when x"8" => 7seg <= "1111111";
			when x"9" => 7seg <= "1101111";
			when x"A" => 7seg <= "1110111";
			when x"B" => 7seg <= "1111100";
			when x"C" => 7seg <= "0111001";
			when x"D" => 7seg <= "1011110";
			when x"E" => 7seg <= "1111001";
			when x"F" => 7seg <= "1110001";
			when others =>
				7seg <= (others => 'X');
		end case;
	end process;
end rtl;