// Seed: 1285036904
module module_0;
  bit [-1 : 1] id_1 = id_1;
  always_comb @(posedge 1) if (1) id_1 <= -1;
  wire id_2;
endmodule
module module_1 #(
    parameter id_15 = 32'd0
) (
    input tri1 id_0,
    input wire id_1,
    input supply1 id_2,
    input tri1 id_3,
    input wire id_4,
    input tri id_5,
    input supply0 id_6,
    output tri id_7,
    input tri0 id_8,
    input wor id_9,
    input supply0 id_10,
    output supply0 id_11,
    input tri1 id_12,
    output tri1 id_13
);
  localparam id_15 = -1;
  logic id_16;
  module_0 modCall_1 ();
  wire id_17;
  wire id_18;
  wire id_19, id_20, id_21, id_22, id_23, id_24, id_25, id_26, id_27, id_28;
  logic [(  -1  ) : ""] id_29;
  defparam id_15.id_15 = 1, id_15.id_15 = "" && (id_15) && -1, id_15.id_15 = 1, id_15.id_15 = id_15,
      id_15.id_15 = id_15 - id_15, id_15.id_15 = "", id_15.id_15 = id_15 == -1, id_15.id_15 = -1'b0;
endmodule
