$date
	Wed Nov 22 10:51:48 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module l8a1_tb $end
$var wire 2 ! w [1:0] $end
$var reg 1 " clk $end
$var reg 1 # e $end
$var reg 1 $ reset $end
$var reg 1 % x $end
$scope module uut $end
$var wire 1 & clk $end
$var wire 1 ' e $end
$var wire 1 ( reset $end
$var wire 2 ) w [1:0] $end
$var wire 1 * x $end
$scope module stg0 $end
$var wire 1 & clk $end
$var wire 1 + j $end
$var wire 1 , k $end
$var wire 1 ( reset $end
$var reg 1 - q $end
$upscope $end
$scope module stg1 $end
$var wire 1 & clk $end
$var wire 1 ' j $end
$var wire 1 ' k $end
$var wire 1 ( reset $end
$var reg 1 . q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0.
0-
0,
0+
0*
b0 )
1(
0'
0&
0%
1$
0#
0"
b0 !
$end
#10
1"
1&
#20
0"
0&
0$
0(
#30
1"
1&
#40
0"
0&
1%
1*
#50
1"
1&
#60
0"
0&
1#
1'
#70
1+
1,
1.
b1 !
b1 )
1"
1&
#80
0"
0&
#90
0+
0,
0.
1-
b10 !
b10 )
1"
1&
#100
0"
0&
0%
0*
0#
0'
#110
1"
1&
#120
0"
0&
1%
1*
#130
1"
1&
#140
0"
0&
