

================================================================
== Vitis HLS Report for 'v_csc_core_Pipeline_VITIS_LOOP_136_2'
================================================================
* Date:           Mon May  6 14:33:49 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.74 ns|  4.300 ns|     1.82 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        2|     4101|  13.474 ns|  27.628 us|    2|  4101|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_136_2  |        0|     4099|         6|          1|          1|  0 ~ 4095|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     3|       -|       -|    -|
|Expression       |        -|     -|       0|    1077|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     6|       0|      36|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|     479|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     9|     479|    1199|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |mul_12ns_16s_28_1_1_U93  |mul_12ns_16s_28_1_1  |        0|   1|  0|   6|    0|
    |mul_12ns_16s_28_1_1_U95  |mul_12ns_16s_28_1_1  |        0|   1|  0|   6|    0|
    |mul_12ns_16s_28_1_1_U97  |mul_12ns_16s_28_1_1  |        0|   1|  0|   6|    0|
    |mul_16s_12ns_28_1_1_U92  |mul_16s_12ns_28_1_1  |        0|   1|  0|   6|    0|
    |mul_16s_12ns_28_1_1_U94  |mul_16s_12ns_28_1_1  |        0|   1|  0|   6|    0|
    |mul_16s_12ns_28_1_1_U96  |mul_16s_12ns_28_1_1  |        0|   1|  0|   6|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |Total                    |                     |        0|   6|  0|  36|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    +-------------------------------------+--------------------------------+--------------+
    |               Instance              |             Module             |  Expression  |
    +-------------------------------------+--------------------------------+--------------+
    |mac_muladd_12ns_16s_26s_29_4_1_U98   |mac_muladd_12ns_16s_26s_29_4_1  |  i0 * i1 + i2|
    |mac_muladd_12ns_16s_26s_29_4_1_U99   |mac_muladd_12ns_16s_26s_29_4_1  |  i0 * i1 + i2|
    |mac_muladd_12ns_16s_26s_29_4_1_U100  |mac_muladd_12ns_16s_26s_29_4_1  |  i0 * i1 + i2|
    +-------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln192_2_fu_714_p2      |         +|   0|  0|  37|          30|          30|
    |add_ln192_3_fu_858_p2      |         +|   0|  0|  31|          24|          24|
    |add_ln192_4_fu_690_p2      |         +|   0|  0|  35|          28|          28|
    |add_ln192_fu_694_p2        |         +|   0|  0|  36|          29|          29|
    |add_ln194_2_fu_760_p2      |         +|   0|  0|  37|          30|          30|
    |add_ln194_3_fu_862_p2      |         +|   0|  0|  31|          24|          24|
    |add_ln194_4_fu_736_p2      |         +|   0|  0|  35|          28|          28|
    |add_ln194_fu_740_p2        |         +|   0|  0|  36|          29|          29|
    |add_ln196_2_fu_806_p2      |         +|   0|  0|  37|          30|          30|
    |add_ln196_3_fu_866_p2      |         +|   0|  0|  31|          24|          24|
    |add_ln196_4_fu_782_p2      |         +|   0|  0|  35|          28|          28|
    |add_ln196_fu_786_p2        |         +|   0|  0|  36|          29|          29|
    |x_3_fu_435_p2              |         +|   0|  0|  20|          13|           1|
    |and_ln149_fu_399_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln150_fu_417_p2        |       and|   0|  0|   2|           1|           1|
    |icmp_ln136_fu_359_p2       |      icmp|   0|  0|  20|          13|          13|
    |icmp_ln148_1_fu_375_p2     |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln148_fu_369_p2       |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln149_1_fu_393_p2     |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln149_fu_387_p2       |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln198_1_fu_828_p2     |      icmp|   0|  0|  25|          18|          18|
    |icmp_ln198_fu_822_p2       |      icmp|   0|  0|  25|          18|          18|
    |icmp_ln199_1_fu_840_p2     |      icmp|   0|  0|  25|          18|          18|
    |icmp_ln199_fu_834_p2       |      icmp|   0|  0|  25|          18|          18|
    |icmp_ln200_1_fu_852_p2     |      icmp|   0|  0|  25|          18|          18|
    |icmp_ln200_fu_846_p2       |      icmp|   0|  0|  25|          18|          18|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |or_ln148_fu_381_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln150_1_fu_423_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln150_2_fu_429_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln150_fu_405_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln192_fu_600_p2         |        or|   0|  0|  26|          26|          12|
    |or_ln194_fu_622_p2         |        or|   0|  0|  26|          26|          12|
    |or_ln196_fu_644_p2         |        or|   0|  0|  26|          26|          12|
    |coef11_fu_501_p3           |    select|   0|  0|  16|           1|          16|
    |coef12_fu_506_p3           |    select|   0|  0|  16|           1|          16|
    |coef13_fu_460_p3           |    select|   0|  0|  16|           1|          16|
    |coef21_fu_511_p3           |    select|   0|  0|  16|           1|          16|
    |coef22_fu_516_p3           |    select|   0|  0|  16|           1|          16|
    |coef23_fu_465_p3           |    select|   0|  0|  16|           1|          16|
    |coef31_fu_521_p3           |    select|   0|  0|  16|           1|          16|
    |coef32_fu_526_p3           |    select|   0|  0|  16|           1|          16|
    |coef33_fu_470_p3           |    select|   0|  0|  16|           1|          16|
    |max_val_fu_666_p3          |    select|   0|  0|  12|           1|          12|
    |min_val_fu_671_p3          |    select|   0|  0|  12|           1|          12|
    |select_ln150_11_fu_531_p3  |    select|   0|  0|  14|           1|          14|
    |select_ln150_12_fu_544_p3  |    select|   0|  0|  14|           1|          14|
    |select_ln150_13_fu_557_p3  |    select|   0|  0|  14|           1|          14|
    |select_ln198_1_fu_886_p3   |    select|   0|  0|  12|           1|          12|
    |select_ln198_fu_880_p3     |    select|   0|  0|  12|           1|          12|
    |select_ln199_1_fu_930_p3   |    select|   0|  0|  12|           1|          12|
    |select_ln199_fu_924_p3     |    select|   0|  0|  12|           1|          12|
    |select_ln200_1_fu_918_p3   |    select|   0|  0|  12|           1|          12|
    |select_ln200_fu_912_p3     |    select|   0|  0|  12|           1|          12|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln150_fu_411_p2        |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|1077|         638|         848|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_x_2     |   9|          2|   13|         26|
    |stream_csc_blk_n         |   9|          2|    1|          2|
    |stream_in_blk_n          |   9|          2|    1|          2|
    |x_fu_136                 |   9|          2|   13|         26|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   30|         60|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |Gpix_reg_1151                     |  12|   0|   12|          0|
    |Gpix_reg_1151_pp0_iter2_reg       |  12|   0|   12|          0|
    |Rpix_reg_1146                     |  12|   0|   12|          0|
    |Rpix_reg_1146_pp0_iter2_reg       |  12|   0|   12|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |icmp_ln198_1_reg_1278             |   1|   0|    1|          0|
    |icmp_ln198_reg_1273               |   1|   0|    1|          0|
    |icmp_ln199_1_reg_1288             |   1|   0|    1|          0|
    |icmp_ln199_reg_1283               |   1|   0|    1|          0|
    |icmp_ln200_1_reg_1298             |   1|   0|    1|          0|
    |icmp_ln200_reg_1293               |   1|   0|    1|          0|
    |max_val_reg_1229                  |  12|   0|   12|          0|
    |min_val_reg_1236                  |  12|   0|   12|          0|
    |mul_ln192_1_reg_1189              |  28|   0|   28|          0|
    |mul_ln192_reg_1183                |  28|   0|   28|          0|
    |mul_ln194_1_reg_1206              |  28|   0|   28|          0|
    |mul_ln194_reg_1200                |  28|   0|   28|          0|
    |mul_ln196_1_reg_1223              |  28|   0|   28|          0|
    |mul_ln196_reg_1217                |  28|   0|   28|          0|
    |or_ln150_2_reg_1128               |   1|   0|    1|          0|
    |trunc_ln192_1_reg_1248            |  24|   0|   24|          0|
    |trunc_ln192_reg_1243              |  24|   0|   24|          0|
    |trunc_ln194_1_reg_1258            |  24|   0|   24|          0|
    |trunc_ln194_reg_1253              |  24|   0|   24|          0|
    |trunc_ln196_1_reg_1268            |  24|   0|   24|          0|
    |trunc_ln196_reg_1263              |  24|   0|   24|          0|
    |x_fu_136                          |  13|   0|   13|          0|
    |or_ln150_2_reg_1128               |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 479|  32|  416|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+---------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  v_csc_core_Pipeline_VITIS_LOOP_136_2|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  v_csc_core_Pipeline_VITIS_LOOP_136_2|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  v_csc_core_Pipeline_VITIS_LOOP_136_2|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  v_csc_core_Pipeline_VITIS_LOOP_136_2|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  v_csc_core_Pipeline_VITIS_LOOP_136_2|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  v_csc_core_Pipeline_VITIS_LOOP_136_2|  return value|
|stream_in_dout             |   in|   36|     ap_fifo|                             stream_in|       pointer|
|stream_in_num_data_valid   |   in|    5|     ap_fifo|                             stream_in|       pointer|
|stream_in_fifo_cap         |   in|    5|     ap_fifo|                             stream_in|       pointer|
|stream_in_empty_n          |   in|    1|     ap_fifo|                             stream_in|       pointer|
|stream_in_read             |  out|    1|     ap_fifo|                             stream_in|       pointer|
|stream_csc_din             |  out|   36|     ap_fifo|                            stream_csc|       pointer|
|stream_csc_num_data_valid  |   in|    5|     ap_fifo|                            stream_csc|       pointer|
|stream_csc_fifo_cap        |   in|    5|     ap_fifo|                            stream_csc|       pointer|
|stream_csc_full_n          |   in|    1|     ap_fifo|                            stream_csc|       pointer|
|stream_csc_write           |  out|    1|     ap_fifo|                            stream_csc|       pointer|
|add_ln134                  |   in|   13|     ap_none|                             add_ln134|        scalar|
|ColStart_read              |   in|   16|     ap_none|                         ColStart_read|        scalar|
|ColEnd_read                |   in|   16|     ap_none|                           ColEnd_read|        scalar|
|cmp20_not                  |   in|    1|     ap_none|                             cmp20_not|        scalar|
|cmp17_not                  |   in|    1|     ap_none|                             cmp17_not|        scalar|
|K11_read                   |   in|   16|     ap_none|                              K11_read|        scalar|
|K11_2_read                 |   in|   16|     ap_none|                            K11_2_read|        scalar|
|K12_read                   |   in|   16|     ap_none|                              K12_read|        scalar|
|K12_2_read                 |   in|   16|     ap_none|                            K12_2_read|        scalar|
|K13_read                   |   in|   16|     ap_none|                              K13_read|        scalar|
|K13_2_read                 |   in|   16|     ap_none|                            K13_2_read|        scalar|
|K21_read                   |   in|   16|     ap_none|                              K21_read|        scalar|
|K21_2_read                 |   in|   16|     ap_none|                            K21_2_read|        scalar|
|K22_read                   |   in|   16|     ap_none|                              K22_read|        scalar|
|K22_2_read                 |   in|   16|     ap_none|                            K22_2_read|        scalar|
|K23_read                   |   in|   16|     ap_none|                              K23_read|        scalar|
|K23_2_read                 |   in|   16|     ap_none|                            K23_2_read|        scalar|
|K31_read                   |   in|   16|     ap_none|                              K31_read|        scalar|
|K31_2_read                 |   in|   16|     ap_none|                            K31_2_read|        scalar|
|K32_read                   |   in|   16|     ap_none|                              K32_read|        scalar|
|K32_2_read                 |   in|   16|     ap_none|                            K32_2_read|        scalar|
|K33_read                   |   in|   16|     ap_none|                              K33_read|        scalar|
|K33_2_read                 |   in|   16|     ap_none|                            K33_2_read|        scalar|
|ClipMax_read               |   in|   12|     ap_none|                          ClipMax_read|        scalar|
|ClipMax_2_read             |   in|   12|     ap_none|                        ClipMax_2_read|        scalar|
|ClampMin_read              |   in|   12|     ap_none|                         ClampMin_read|        scalar|
|ClampMin_2_read            |   in|   12|     ap_none|                       ClampMin_2_read|        scalar|
|BOffset_read               |   in|   14|     ap_none|                          BOffset_read|        scalar|
|BOffset_2_read             |   in|   14|     ap_none|                        BOffset_2_read|        scalar|
|GOffset_read               |   in|   14|     ap_none|                          GOffset_read|        scalar|
|GOffset_2_read             |   in|   14|     ap_none|                        GOffset_2_read|        scalar|
|ROffset_read               |   in|   14|     ap_none|                          ROffset_read|        scalar|
|ROffset_2_read             |   in|   14|     ap_none|                        ROffset_2_read|        scalar|
+---------------------------+-----+-----+------------+--------------------------------------+--------------+

