âš¡ VLSI & Digital Design Projects

Welcome to my repository of VLSI and Digital Design projects.
This repo contains a collection of RTL designs, verification testbenches, and simulations done using Verilog/SystemVerilog and industry-standard tools like Synopsys VCS.

ğŸ“Œ Contents

**1.** Synchronous FIFO (Verilog + VCS)

**2.** 8-bit ALU with Pipelining (Verilog)

**3.** 16-bit Multiplier with Assertions & Coverage (SystemVerilog + QuestaSim)

ğŸ› ï¸ Tools & Skills

HDLs: Verilog, SystemVerilog

Simulation Tools: Synopsys VCS, QuestaSim

Verification: Assertions, Functional Coverage, Directed & Random Testing

Concepts: Pipelining, FIFO, Arithmetic Circuits, Testbench Development

ğŸŒŸ Highlights

âœ… RTL coding + complete testbenches

âœ… Functional & corner-case verification

âœ… 100% functional coverage achieved for some designs

âœ… Organized project structure for easy navigation

ğŸš€ Future Work

I will keep adding more digital design + verification projects here, covering:

Protocol-based designs (UART, I2C, etc.)

UVM-based verification environments
