{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686534053575 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686534053585 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 11 18:40:53 2023 " "Processing started: Sun Jun 11 18:40:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686534053585 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686534053585 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shared_access_to_one_state_machine -c shared_access_to_one_state_machine " "Command: quartus_map --read_settings_files=on --write_settings_files=off shared_access_to_one_state_machine -c shared_access_to_one_state_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686534053585 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686534053944 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686534053944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shared_access_to_one_state_machine.sv 1 1 " "Found 1 design units, including 1 entities, in source file shared_access_to_one_state_machine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shared_access_to_one_state_machine " "Found entity 1: shared_access_to_one_state_machine" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "D:/cpen311/H3/shared_access_to_one_state_machine/shared_access_to_one_state_machine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686534063403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686534063403 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "shared_access_to_one_state_machine shared_access_to_one_state_machine.sv(29) " "Verilog HDL Parameter Declaration warning at shared_access_to_one_state_machine.sv(29): Parameter Declaration in module \"shared_access_to_one_state_machine\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "D:/cpen311/H3/shared_access_to_one_state_machine/shared_access_to_one_state_machine.sv" 29 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1686534063403 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "shared_access_to_one_state_machine shared_access_to_one_state_machine.sv(30) " "Verilog HDL Parameter Declaration warning at shared_access_to_one_state_machine.sv(30): Parameter Declaration in module \"shared_access_to_one_state_machine\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "D:/cpen311/H3/shared_access_to_one_state_machine/shared_access_to_one_state_machine.sv" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1686534063403 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "shared_access_to_one_state_machine shared_access_to_one_state_machine.sv(31) " "Verilog HDL Parameter Declaration warning at shared_access_to_one_state_machine.sv(31): Parameter Declaration in module \"shared_access_to_one_state_machine\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "D:/cpen311/H3/shared_access_to_one_state_machine/shared_access_to_one_state_machine.sv" 31 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1686534063403 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "shared_access_to_one_state_machine shared_access_to_one_state_machine.sv(32) " "Verilog HDL Parameter Declaration warning at shared_access_to_one_state_machine.sv(32): Parameter Declaration in module \"shared_access_to_one_state_machine\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "D:/cpen311/H3/shared_access_to_one_state_machine/shared_access_to_one_state_machine.sv" 32 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1686534063403 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "shared_access_to_one_state_machine shared_access_to_one_state_machine.sv(33) " "Verilog HDL Parameter Declaration warning at shared_access_to_one_state_machine.sv(33): Parameter Declaration in module \"shared_access_to_one_state_machine\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "D:/cpen311/H3/shared_access_to_one_state_machine/shared_access_to_one_state_machine.sv" 33 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1686534063403 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "shared_access_to_one_state_machine shared_access_to_one_state_machine.sv(35) " "Verilog HDL Parameter Declaration warning at shared_access_to_one_state_machine.sv(35): Parameter Declaration in module \"shared_access_to_one_state_machine\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "D:/cpen311/H3/shared_access_to_one_state_machine/shared_access_to_one_state_machine.sv" 35 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1686534063403 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "shared_access_to_one_state_machine shared_access_to_one_state_machine.sv(36) " "Verilog HDL Parameter Declaration warning at shared_access_to_one_state_machine.sv(36): Parameter Declaration in module \"shared_access_to_one_state_machine\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "D:/cpen311/H3/shared_access_to_one_state_machine/shared_access_to_one_state_machine.sv" 36 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1686534063403 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "shared_access_to_one_state_machine shared_access_to_one_state_machine.sv(37) " "Verilog HDL Parameter Declaration warning at shared_access_to_one_state_machine.sv(37): Parameter Declaration in module \"shared_access_to_one_state_machine\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "D:/cpen311/H3/shared_access_to_one_state_machine/shared_access_to_one_state_machine.sv" 37 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1686534063403 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "shared_access_to_one_state_machine shared_access_to_one_state_machine.sv(38) " "Verilog HDL Parameter Declaration warning at shared_access_to_one_state_machine.sv(38): Parameter Declaration in module \"shared_access_to_one_state_machine\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "D:/cpen311/H3/shared_access_to_one_state_machine/shared_access_to_one_state_machine.sv" 38 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1686534063403 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "shared_access_to_one_state_machine shared_access_to_one_state_machine.sv(39) " "Verilog HDL Parameter Declaration warning at shared_access_to_one_state_machine.sv(39): Parameter Declaration in module \"shared_access_to_one_state_machine\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "shared_access_to_one_state_machine.sv" "" { Text "D:/cpen311/H3/shared_access_to_one_state_machine/shared_access_to_one_state_machine.sv" 39 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1686534063403 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "check_state_a shared_access_to_one_state_machine.sv(64) " "Verilog HDL error at shared_access_to_one_state_machine.sv(64): object \"check_state_a\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "shared_access_to_one_state_machine.sv" "" { Text "D:/cpen311/H3/shared_access_to_one_state_machine/shared_access_to_one_state_machine.sv" 64 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1686534063403 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "check_state_b shared_access_to_one_state_machine.sv(84) " "Verilog HDL error at shared_access_to_one_state_machine.sv(84): object \"check_state_b\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "shared_access_to_one_state_machine.sv" "" { Text "D:/cpen311/H3/shared_access_to_one_state_machine/shared_access_to_one_state_machine.sv" 84 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1686534063403 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "check_state_b shared_access_to_one_state_machine.sv(86) " "Verilog HDL error at shared_access_to_one_state_machine.sv(86): object \"check_state_b\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "shared_access_to_one_state_machine.sv" "" { Text "D:/cpen311/H3/shared_access_to_one_state_machine/shared_access_to_one_state_machine.sv" 86 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1686534063405 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "check_state_a shared_access_to_one_state_machine.sv(87) " "Verilog HDL error at shared_access_to_one_state_machine.sv(87): object \"check_state_a\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "shared_access_to_one_state_machine.sv" "" { Text "D:/cpen311/H3/shared_access_to_one_state_machine/shared_access_to_one_state_machine.sv" 87 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1686534063405 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "check_state_b shared_access_to_one_state_machine.sv(89) " "Verilog HDL error at shared_access_to_one_state_machine.sv(89): object \"check_state_b\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "shared_access_to_one_state_machine.sv" "" { Text "D:/cpen311/H3/shared_access_to_one_state_machine/shared_access_to_one_state_machine.sv" 89 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1686534063405 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686534063487 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun 11 18:41:03 2023 " "Processing ended: Sun Jun 11 18:41:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686534063487 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686534063487 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686534063487 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686534063487 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 11 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 11 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686534064172 ""}
