{"params": {"action": "query", "list": "search", "srsearch": "chiplet packaging UCIe integration 2025", "srlimit": 4, "srnamespace": "0", "format": "json", "utf8": "1"}, "data": {"batchcomplete": "", "query": {"searchinfo": {"totalhits": 2}, "search": [{"ns": 0, "title": "Chiplet", "pageid": 59038260, "size": 5419, "wordcount": 521, "snippet": "module, hybrid IC, 2.5D IC, or an advanced <span class=\"searchmatch\">package</span>. <span class=\"searchmatch\">Chiplets</span> may be connected with standards such as <span class=\"searchmatch\">UCIe</span>, bunch of wires (BoW), AIB (Advanced Interface", "timestamp": "2025-12-24T11:17:35Z"}, {"ns": 0, "title": "2.5D integrated circuit", "pageid": 64611466, "size": 25169, "wordcount": 2172, "snippet": "<span class=\"searchmatch\">integration</span> technologies. The Universal <span class=\"searchmatch\">Chiplet</span> Interconnect Express (<span class=\"searchmatch\">UCIe</span>) is a standardized communication protocol that simplifies the <span class=\"searchmatch\">integration</span> of", "timestamp": "2026-01-16T03:23:09Z"}]}}, "fetched_at": "2026-01-31T14:57:54.506680"}