<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="1">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="64"/>
      </probeOptions>
      <nets>
        <net name="fbtest/fbctl/input_linebuf_din[63]"/>
        <net name="fbtest/fbctl/input_linebuf_din[62]"/>
        <net name="fbtest/fbctl/input_linebuf_din[61]"/>
        <net name="fbtest/fbctl/input_linebuf_din[60]"/>
        <net name="fbtest/fbctl/input_linebuf_din[59]"/>
        <net name="fbtest/fbctl/input_linebuf_din[58]"/>
        <net name="fbtest/fbctl/input_linebuf_din[57]"/>
        <net name="fbtest/fbctl/input_linebuf_din[56]"/>
        <net name="fbtest/fbctl/input_linebuf_din[55]"/>
        <net name="fbtest/fbctl/input_linebuf_din[54]"/>
        <net name="fbtest/fbctl/input_linebuf_din[53]"/>
        <net name="fbtest/fbctl/input_linebuf_din[52]"/>
        <net name="fbtest/fbctl/input_linebuf_din[51]"/>
        <net name="fbtest/fbctl/input_linebuf_din[50]"/>
        <net name="fbtest/fbctl/input_linebuf_din[49]"/>
        <net name="fbtest/fbctl/input_linebuf_din[48]"/>
        <net name="fbtest/fbctl/input_linebuf_din[47]"/>
        <net name="fbtest/fbctl/input_linebuf_din[46]"/>
        <net name="fbtest/fbctl/input_linebuf_din[45]"/>
        <net name="fbtest/fbctl/input_linebuf_din[44]"/>
        <net name="fbtest/fbctl/input_linebuf_din[43]"/>
        <net name="fbtest/fbctl/input_linebuf_din[42]"/>
        <net name="fbtest/fbctl/input_linebuf_din[41]"/>
        <net name="fbtest/fbctl/input_linebuf_din[40]"/>
        <net name="fbtest/fbctl/input_linebuf_din[39]"/>
        <net name="fbtest/fbctl/input_linebuf_din[38]"/>
        <net name="fbtest/fbctl/input_linebuf_din[37]"/>
        <net name="fbtest/fbctl/input_linebuf_din[36]"/>
        <net name="fbtest/fbctl/input_linebuf_din[35]"/>
        <net name="fbtest/fbctl/input_linebuf_din[34]"/>
        <net name="fbtest/fbctl/input_linebuf_din[33]"/>
        <net name="fbtest/fbctl/input_linebuf_din[32]"/>
        <net name="fbtest/fbctl/input_linebuf_din[31]"/>
        <net name="fbtest/fbctl/input_linebuf_din[30]"/>
        <net name="fbtest/fbctl/input_linebuf_din[29]"/>
        <net name="fbtest/fbctl/input_linebuf_din[28]"/>
        <net name="fbtest/fbctl/input_linebuf_din[27]"/>
        <net name="fbtest/fbctl/input_linebuf_din[26]"/>
        <net name="fbtest/fbctl/input_linebuf_din[25]"/>
        <net name="fbtest/fbctl/input_linebuf_din[24]"/>
        <net name="fbtest/fbctl/input_linebuf_din[23]"/>
        <net name="fbtest/fbctl/input_linebuf_din[22]"/>
        <net name="fbtest/fbctl/input_linebuf_din[21]"/>
        <net name="fbtest/fbctl/input_linebuf_din[20]"/>
        <net name="fbtest/fbctl/input_linebuf_din[19]"/>
        <net name="fbtest/fbctl/input_linebuf_din[18]"/>
        <net name="fbtest/fbctl/input_linebuf_din[17]"/>
        <net name="fbtest/fbctl/input_linebuf_din[16]"/>
        <net name="fbtest/fbctl/input_linebuf_din[15]"/>
        <net name="fbtest/fbctl/input_linebuf_din[14]"/>
        <net name="fbtest/fbctl/input_linebuf_din[13]"/>
        <net name="fbtest/fbctl/input_linebuf_din[12]"/>
        <net name="fbtest/fbctl/input_linebuf_din[11]"/>
        <net name="fbtest/fbctl/input_linebuf_din[10]"/>
        <net name="fbtest/fbctl/input_linebuf_din[9]"/>
        <net name="fbtest/fbctl/input_linebuf_din[8]"/>
        <net name="fbtest/fbctl/input_linebuf_din[7]"/>
        <net name="fbtest/fbctl/input_linebuf_din[6]"/>
        <net name="fbtest/fbctl/input_linebuf_din[5]"/>
        <net name="fbtest/fbctl/input_linebuf_din[4]"/>
        <net name="fbtest/fbctl/input_linebuf_din[3]"/>
        <net name="fbtest/fbctl/input_linebuf_din[2]"/>
        <net name="fbtest/fbctl/input_linebuf_din[1]"/>
        <net name="fbtest/fbctl/input_linebuf_din[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="11"/>
      </probeOptions>
      <nets>
        <net name="fbtest/fbctl/input_linebuf_write_addr[10]"/>
        <net name="fbtest/fbctl/input_linebuf_write_addr[9]"/>
        <net name="fbtest/fbctl/input_linebuf_write_addr[8]"/>
        <net name="fbtest/fbctl/input_linebuf_write_addr[7]"/>
        <net name="fbtest/fbctl/input_linebuf_write_addr[6]"/>
        <net name="fbtest/fbctl/input_linebuf_write_addr[5]"/>
        <net name="fbtest/fbctl/input_linebuf_write_addr[4]"/>
        <net name="fbtest/fbctl/input_linebuf_write_addr[3]"/>
        <net name="fbtest/fbctl/input_linebuf_write_addr[2]"/>
        <net name="fbtest/fbctl/input_linebuf_write_addr[1]"/>
        <net name="fbtest/fbctl/input_linebuf_write_addr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="20"/>
      </probeOptions>
      <nets>
        <net name="csi_rx/vout/output_data[19]"/>
        <net name="csi_rx/vout/output_data[18]"/>
        <net name="csi_rx/vout/output_data[17]"/>
        <net name="csi_rx/vout/output_data[16]"/>
        <net name="csi_rx/vout/output_data[15]"/>
        <net name="csi_rx/vout/output_data[14]"/>
        <net name="csi_rx/vout/output_data[13]"/>
        <net name="csi_rx/vout/output_data[12]"/>
        <net name="csi_rx/vout/output_data[11]"/>
        <net name="csi_rx/vout/output_data[10]"/>
        <net name="csi_rx/vout/output_data[9]"/>
        <net name="csi_rx/vout/output_data[8]"/>
        <net name="csi_rx/vout/output_data[7]"/>
        <net name="csi_rx/vout/output_data[6]"/>
        <net name="csi_rx/vout/output_data[5]"/>
        <net name="csi_rx/vout/output_data[4]"/>
        <net name="csi_rx/vout/output_data[3]"/>
        <net name="csi_rx/vout/output_data[2]"/>
        <net name="csi_rx/vout/output_data[1]"/>
        <net name="csi_rx/vout/output_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="cam_ctl/i2c_done"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="cam_ctl/i2c_en"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="cam_ctl/i2c_start"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="fbin_den"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="csi_rx/vout/output_den"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="csi_rx/vout/output_line_start"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="csi_rx/vout/output_odd_line"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="cam_ctl/i2c_if/sck_int"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="cam_ctl/i2c_if/sda_int"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="12"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="csi_rx/word_clock"/>
      </nets>
    </probe>
  </probeset>
</probeData>
