# Digital-Design-Synthesis
Lab projects that were worked on in verilog coding
