Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Oct 30 12:07:57 2025
| Host         : LAPTOP-6I567M9C running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Block_Diagram_uSD_wrapper_control_sets_placed.rpt
| Design       : Block_Diagram_uSD_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   218 |
|    Minimum number of control sets                        |   218 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   862 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   218 |
| >= 0 to < 4        |    93 |
| >= 4 to < 6        |    29 |
| >= 6 to < 8        |    14 |
| >= 8 to < 10       |    25 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |    10 |
| >= 14 to < 16      |     2 |
| >= 16              |    40 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             580 |          187 |
| No           | No                    | Yes                    |             158 |           51 |
| No           | Yes                   | No                     |             603 |          246 |
| Yes          | No                    | No                     |             336 |           98 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |            1030 |          329 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                             Clock Signal                            |                                                                                                                              Enable Signal                                                                                                                             |                                                                                                                                  Set/Reset Signal                                                                                                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  Block_Diagram_uSD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | Block_Diagram_uSD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                         | Block_Diagram_uSD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Block_Diagram_uSD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | Block_Diagram_uSD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                           | Block_Diagram_uSD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                           |                1 |              1 |         1.00 |
|  Block_Diagram_uSD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | Block_Diagram_uSD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                           | Block_Diagram_uSD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                                                              |                1 |              1 |         1.00 |
|  Block_Diagram_uSD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | Block_Diagram_uSD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                           | Block_Diagram_uSD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_0                                                                                                                             |                1 |              1 |         1.00 |
|  Block_Diagram_uSD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | Block_Diagram_uSD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                           | Block_Diagram_uSD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Functional_Reset                                                                                                                                                    |                1 |              1 |         1.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out2                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_1_n_0                                                                                                                      |                1 |              1 |         1.00 |
| ~Block_Diagram_uSD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | Block_Diagram_uSD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                             | Block_Diagram_uSD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                                           |                1 |              1 |         1.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                                           |                1 |              1 |         1.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/m04_nodes/m04_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/m04_nodes/m04_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/m04_nodes/m04_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/m04_nodes/m04_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                                                                                                                                           |                1 |              1 |         1.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/m04_nodes/m04_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                               |                1 |              1 |         1.00 |
| ~Block_Diagram_uSD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Block_Diagram_uSD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | Block_Diagram_uSD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                           | Block_Diagram_uSD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                   |                1 |              2 |         2.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                          |                1 |              3 |         3.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                          |                1 |              3 |         3.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                          |                1 |              3 |         3.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                           |                1 |              3 |         3.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                           |                1 |              3 |         3.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                           |                1 |              3 |         3.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                          |                1 |              3 |         3.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                          |                1 |              3 |         3.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                          |                1 |              3 |         3.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                           |                1 |              3 |         3.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                           |                1 |              3 |         3.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                          |                1 |              3 |         3.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                          |                1 |              3 |         3.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                          |                1 |              3 |         3.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                           |                1 |              3 |         3.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/m04_nodes/m04_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                           |                1 |              3 |         3.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                           |                1 |              3 |         3.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                           |                1 |              3 |         3.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/m04_nodes/m04_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                          |                1 |              3 |         3.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                          |                1 |              3 |         3.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                          |                1 |              3 |         3.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                          |                1 |              3 |         3.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                           |                1 |              3 |         3.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                           |                1 |              3 |         3.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                           |                1 |              3 |         3.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                          |                1 |              3 |         3.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/m04_nodes/m04_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                           |                1 |              3 |         3.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/m04_nodes/m04_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                          |                1 |              3 |         3.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/m04_nodes/m04_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                           |                1 |              3 |         3.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                           |                1 |              3 |         3.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                          |                1 |              3 |         3.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                 |                1 |              3 |         3.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                        |                1 |              3 |         3.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                          |                1 |              3 |         3.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                          |                1 |              3 |         3.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                           |                1 |              3 |         3.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                           |                1 |              3 |         3.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                           |                1 |              3 |         3.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                 |                1 |              3 |         3.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                 |                1 |              3 |         3.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                  |                1 |              3 |         3.00 |
|  Block_Diagram_uSD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                  |                1 |              3 |         3.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                  |                1 |              3 |         3.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                     | Block_Diagram_uSD_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                            | Block_Diagram_uSD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  Block_Diagram_uSD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | Block_Diagram_uSD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                                                                        | Block_Diagram_uSD_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                             | Block_Diagram_uSD_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/LOGIC_GENERATION_CDC.spiXfer_done_d3_reg                                            |                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  Block_Diagram_uSD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | Block_Diagram_uSD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                                                                             | Block_Diagram_uSD_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                          | Block_Diagram_uSD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out2                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                       |                3 |              4 |         1.33 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                               | Block_Diagram_uSD_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                           |                2 |              4 |         2.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                        | Block_Diagram_uSD_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1069]_i_1__0_n_0                                                                                                                                                      | Block_Diagram_uSD_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[4]_i_1__0_n_0                                                                                                                                                                    |                2 |              4 |         2.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/wroute_vacancy                                                                                                                                                                                 | Block_Diagram_uSD_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_i[4]_i_1_n_0                                                                                                                                                                        |                1 |              4 |         4.00 |
| ~Block_Diagram_uSD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |         2.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/E[0]                                                                                                | Block_Diagram_uSD_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                               |                2 |              5 |         2.50 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer                                                                                                           | Block_Diagram_uSD_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/is_zero_r_reg_1[0]                                                                                             |                2 |              5 |         2.50 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer                                                                                                           | Block_Diagram_uSD_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/is_zero_r_reg_1[0]                                                                                             |                2 |              5 |         2.50 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/is_zero_r_reg_1[0]                                                                                  | Block_Diagram_uSD_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                               |                2 |              5 |         2.50 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out2                        | Block_Diagram_uSD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                     | Block_Diagram_uSD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                |                1 |              5 |         5.00 |
|  Block_Diagram_uSD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | Block_Diagram_uSD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                           |                                                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                  |                2 |              5 |         2.50 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out2                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                1 |              5 |         5.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_reg_2                                                                                                                                                                   | Block_Diagram_uSD_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                     |                3 |              6 |         2.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                    | Block_Diagram_uSD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                               | Block_Diagram_uSD_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                                        |                2 |              6 |         3.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                     |                2 |              6 |         3.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                             | Block_Diagram_uSD_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                     | Block_Diagram_uSD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                2 |              6 |         3.00 |
|  Block_Diagram_uSD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | Block_Diagram_uSD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  Block_Diagram_uSD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | Block_Diagram_uSD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_3                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  Block_Diagram_uSD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | Block_Diagram_uSD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                   |                2 |              6 |         3.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                               | Block_Diagram_uSD_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                             |                3 |              7 |         2.33 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                          | Block_Diagram_uSD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                                     |                1 |              7 |         7.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                     | Block_Diagram_uSD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              7 |         7.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out2                        | Block_Diagram_uSD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                 |                                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out2                        | Block_Diagram_uSD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_01100                                                                                                    | Block_Diagram_uSD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                2 |              8 |         4.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1069]_i_1__0_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Block_Diagram_uSD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | Block_Diagram_uSD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                          | Block_Diagram_uSD_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                             | Block_Diagram_uSD_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                           |                2 |              8 |         4.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                 | Block_Diagram_uSD_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                       |                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out2                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |              8 |         4.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                        | Block_Diagram_uSD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                1 |              8 |         8.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                                                                                                   |                2 |              8 |         4.00 |
| ~Block_Diagram_uSD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | Block_Diagram_uSD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out2                        | Block_Diagram_uSD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_00110                                                                                                    | Block_Diagram_uSD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                1 |              8 |         8.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out2                        | Block_Diagram_uSD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] |                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out2                        | Block_Diagram_uSD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                  | Block_Diagram_uSD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                1 |              8 |         8.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                | Block_Diagram_uSD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                2 |              8 |         4.00 |
|  Block_Diagram_uSD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | Block_Diagram_uSD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out2                        | Block_Diagram_uSD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                 | Block_Diagram_uSD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                2 |              8 |         4.00 |
|  Block_Diagram_uSD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | Block_Diagram_uSD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                                    |                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                             | Block_Diagram_uSD_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                           |                4 |              9 |         2.25 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[1]                                                                                                                 | Block_Diagram_uSD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                2 |              9 |         4.50 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                       | Block_Diagram_uSD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                2 |              9 |         4.50 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out2                        | Block_Diagram_uSD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | Block_Diagram_uSD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                3 |              9 |         3.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                      |                4 |             10 |         2.50 |
|  Block_Diagram_uSD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | Block_Diagram_uSD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                                                                             |                                                                                                                                                                                                                                                                                   |                4 |             10 |         2.50 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                             |                4 |             11 |         2.75 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                5 |             11 |         2.20 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                | Block_Diagram_uSD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                3 |             11 |         3.67 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                2 |             12 |         6.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1069]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                5 |             12 |         2.40 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  |                                                                                                                                                                                                                                                                                   |                2 |             12 |         6.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_valid                                                                                                 |                                                                                                                                                                                                                                                                                   |                4 |             12 |         3.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_valid                                                                                                 |                                                                                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                           |                3 |             12 |         4.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out2                        | Block_Diagram_uSD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        |                                                                                                                                                                                                                                                                                   |                2 |             12 |         6.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/axi_intc_0/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                                               |                5 |             12 |         2.40 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                4 |             13 |         3.25 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                               |                5 |             15 |         3.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                               |                6 |             15 |         2.50 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native_34[0]                                                                                                   | Block_Diagram_uSD_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |                6 |             16 |         2.67 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                4 |             16 |         4.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out2                        | Block_Diagram_uSD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        | Block_Diagram_uSD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                4 |             17 |         4.25 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | Block_Diagram_uSD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                4 |             17 |         4.25 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                    |               10 |             18 |         1.80 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                            | Block_Diagram_uSD_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                4 |             19 |         4.75 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out2                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                8 |             20 |         2.50 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                            | Block_Diagram_uSD_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |                7 |             21 |         3.00 |
|  Block_Diagram_uSD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_4                                                                                                                                                                                                                    |                5 |             23 |         4.60 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                8 |             24 |         3.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                           |                9 |             27 |         3.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                          | Block_Diagram_uSD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                           |                7 |             28 |         4.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                7 |             30 |         4.29 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                                                                                                                     | Block_Diagram_uSD_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                           |                5 |             32 |         6.40 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                        | Block_Diagram_uSD_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                           |               10 |             32 |         3.20 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                      | Block_Diagram_uSD_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                           |                9 |             32 |         3.56 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                                                                                                                                                   |               11 |             32 |         2.91 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                        | Block_Diagram_uSD_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                             |               32 |             32 |         1.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                             | Block_Diagram_uSD_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |                6 |             32 |         5.33 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                       | Block_Diagram_uSD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                     |                8 |             32 |         4.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/s_axi_rvalid                                                                                                                                                    | Block_Diagram_uSD_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |                6 |             32 |         5.33 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                   | Block_Diagram_uSD_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |               13 |             32 |         2.46 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                            |                                                                                                                                                                                                                                                                                   |                6 |             32 |         5.33 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                              | Block_Diagram_uSD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                            | Block_Diagram_uSD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                                                                                           | Block_Diagram_uSD_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                           |                5 |             32 |         6.40 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_1[0]                                                                                                           | Block_Diagram_uSD_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  Block_Diagram_uSD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | Block_Diagram_uSD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                                                                        |                                                                                                                                                                                                                                                                                   |               14 |             32 |         2.29 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/E[0]                                                                                                                |                                                                                                                                                                                                                                                                                   |               18 |             33 |         1.83 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_valid                                                                                                  |                                                                                                                                                                                                                                                                                   |                7 |             37 |         5.29 |
|  Block_Diagram_uSD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | Block_Diagram_uSD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |               11 |             47 |         4.27 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |               17 |             63 |         3.71 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7/Performance_Debug_Control.dbg_freeze_nohalt_reg                                                                         |                                                                                                                                                                                                                                                                                   |               10 |             75 |         7.50 |
|  Block_Diagram_uSD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |               26 |             80 |         3.08 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                              | Block_Diagram_uSD_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |               31 |             80 |         2.58 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out2                        |                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |               27 |             97 |         3.59 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_GPR_Wr                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |               16 |            128 |         8.00 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        | Block_Diagram_uSD_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |               68 |            155 |         2.28 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        | Block_Diagram_uSD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                             | Block_Diagram_uSD_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |               82 |            221 |         2.70 |
|  Block_Diagram_uSD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |              137 |            418 |         3.05 |
+---------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


