#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000117ecb0 .scope module, "JK_FlipFlop" "JK_FlipFlop" 2 21;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "J";
    .port_info 1 /INPUT 1 "K";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /OUTPUT 1 "Q";
    .port_info 4 /OUTPUT 1 "Qn";
o00000000011817c8 .functor BUFZ 1, C4<z>; HiZ drive
L_000000000117af20 .functor AND 1, o00000000011817c8, L_000000000117b5b0, C4<1>, C4<1>;
o00000000011817f8 .functor BUFZ 1, C4<z>; HiZ drive
L_000000000117b540 .functor NOT 1, o00000000011817f8, C4<0>, C4<0>, C4<0>;
L_000000000117b3f0 .functor AND 1, L_000000000117b540, L_000000000117ae40, C4<1>, C4<1>;
L_000000000117ad60 .functor OR 1, L_000000000117af20, L_000000000117b3f0, C4<0>, C4<0>;
o0000000001181228 .functor BUFZ 1, C4<z>; HiZ drive
v000000000117c6c0_0 .net "C", 0 0, o0000000001181228;  0 drivers
v000000000117cc60_0 .net "D", 0 0, L_000000000117ad60;  1 drivers
v000000000117c760_0 .net "J", 0 0, o00000000011817c8;  0 drivers
v000000000117cd00_0 .net "K", 0 0, o00000000011817f8;  0 drivers
v000000000117cee0_0 .net "Q", 0 0, L_000000000117ae40;  1 drivers
v000000000117d020_0 .net "Qn", 0 0, L_000000000117b5b0;  1 drivers
v000000000117d160_0 .net *"_s0", 0 0, L_000000000117af20;  1 drivers
v000000000117d200_0 .net *"_s2", 0 0, L_000000000117b540;  1 drivers
v000000000117d2a0_0 .net *"_s4", 0 0, L_000000000117b3f0;  1 drivers
S_000000000122e5f0 .scope module, "L1" "D_FlipFlop" 2 27, 2 11 0, S_000000000117ecb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_000000000117a9e0 .functor NOT 1, o0000000001181228, C4<0>, C4<0>, C4<0>;
v000000000117c4e0_0 .net "C", 0 0, o0000000001181228;  alias, 0 drivers
v000000000117c580_0 .net "Cn", 0 0, L_000000000117a9e0;  1 drivers
v000000000117b7c0_0 .net "D", 0 0, L_000000000117ad60;  alias, 1 drivers
v000000000117cb20_0 .net "P", 0 0, L_000000000117aba0;  1 drivers
v000000000117cbc0_0 .net "Pn", 0 0, L_000000000117ac10;  1 drivers
v000000000117ca80_0 .net "Q", 0 0, L_000000000117ae40;  alias, 1 drivers
v000000000117b860_0 .net "Qn", 0 0, L_000000000117b5b0;  alias, 1 drivers
S_000000000122e780 .scope module, "L1" "D_Latch" 2 17, 3 19 0, S_000000000122e5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_000000000117b2a0 .functor NOT 1, L_000000000117ad60, C4<0>, C4<0>, C4<0>;
v000000000117b9a0_0 .net "C", 0 0, o0000000001181228;  alias, 0 drivers
v000000000117bae0_0 .net "D", 0 0, L_000000000117ad60;  alias, 1 drivers
v000000000117c3a0_0 .net "Dn", 0 0, L_000000000117b2a0;  1 drivers
v000000000117c1c0_0 .net "Q", 0 0, L_000000000117aba0;  alias, 1 drivers
v000000000117c080_0 .net "Qn", 0 0, L_000000000117ac10;  alias, 1 drivers
S_0000000001169520 .scope module, "L1" "CSR_Latch" 3 25, 3 9 0, S_000000000122e780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /OUTPUT 1 "Q";
    .port_info 4 /OUTPUT 1 "Qn";
L_000000000117aac0 .functor NAND 1, L_000000000117ad60, o0000000001181228, C4<1>, C4<1>;
L_000000000117ab30 .functor NAND 1, L_000000000117b2a0, o0000000001181228, C4<1>, C4<1>;
L_000000000117aba0 .functor NAND 1, L_000000000117aac0, L_000000000117ac10, C4<1>, C4<1>;
L_000000000117ac10 .functor NAND 1, L_000000000117ab30, L_000000000117aba0, C4<1>, C4<1>;
v000000000117b900_0 .net "C", 0 0, o0000000001181228;  alias, 0 drivers
v000000000117c940_0 .net "Q", 0 0, L_000000000117aba0;  alias, 1 drivers
v000000000117bf40_0 .net "Qn", 0 0, L_000000000117ac10;  alias, 1 drivers
v000000000117bfe0_0 .net "R", 0 0, L_000000000117b2a0;  alias, 1 drivers
v000000000117d520_0 .net "R1", 0 0, L_000000000117ab30;  1 drivers
v000000000117c300_0 .net "S", 0 0, L_000000000117ad60;  alias, 1 drivers
v000000000117bc20_0 .net "S1", 0 0, L_000000000117aac0;  1 drivers
S_00000000011696b0 .scope module, "L2" "CSR_Latch" 2 18, 3 9 0, S_000000000122e5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /OUTPUT 1 "Q";
    .port_info 4 /OUTPUT 1 "Qn";
L_000000000117add0 .functor NAND 1, L_000000000117aba0, L_000000000117a9e0, C4<1>, C4<1>;
L_000000000117b460 .functor NAND 1, L_000000000117ac10, L_000000000117a9e0, C4<1>, C4<1>;
L_000000000117ae40 .functor NAND 1, L_000000000117add0, L_000000000117b5b0, C4<1>, C4<1>;
L_000000000117b5b0 .functor NAND 1, L_000000000117b460, L_000000000117ae40, C4<1>, C4<1>;
v000000000117c120_0 .net "C", 0 0, L_000000000117a9e0;  alias, 1 drivers
v000000000117ce40_0 .net "Q", 0 0, L_000000000117ae40;  alias, 1 drivers
v000000000117d5c0_0 .net "Qn", 0 0, L_000000000117b5b0;  alias, 1 drivers
v000000000117c440_0 .net "R", 0 0, L_000000000117ac10;  alias, 1 drivers
v000000000117ba40_0 .net "R1", 0 0, L_000000000117b460;  1 drivers
v000000000117c9e0_0 .net "S", 0 0, L_000000000117aba0;  alias, 1 drivers
v000000000117c800_0 .net "S1", 0 0, L_000000000117add0;  1 drivers
S_0000000001170150 .scope module, "SR_FlipFlop" "SR_FlipFlop" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /OUTPUT 1 "Q";
    .port_info 4 /OUTPUT 1 "Qn";
o00000000011819a8 .functor BUFZ 1, C4<z>; HiZ drive
L_000000000117b620 .functor NOT 1, o00000000011819a8, C4<0>, C4<0>, C4<0>;
v00000000011d6060_0 .net "C", 0 0, o00000000011819a8;  0 drivers
v00000000011d5200_0 .net "Cn", 0 0, L_000000000117b620;  1 drivers
v00000000011d5980_0 .net "P", 0 0, L_000000000117b690;  1 drivers
v00000000011d4da0_0 .net "Pn", 0 0, L_000000000117a7b0;  1 drivers
v00000000011d5700_0 .net "Q", 0 0, L_00000000011dc4b0;  1 drivers
v00000000011d5d40_0 .net "Qn", 0 0, L_00000000011dc050;  1 drivers
o0000000001181a38 .functor BUFZ 1, C4<z>; HiZ drive
v00000000011d6100_0 .net "R", 0 0, o0000000001181a38;  0 drivers
o0000000001181a98 .functor BUFZ 1, C4<z>; HiZ drive
v00000000011d58e0_0 .net "S", 0 0, o0000000001181a98;  0 drivers
S_0000000001167fe0 .scope module, "L1" "CSR_Latch" 2 7, 3 9 0, S_0000000001170150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /OUTPUT 1 "Q";
    .port_info 4 /OUTPUT 1 "Qn";
L_000000000117b0e0 .functor NAND 1, o0000000001181a98, o00000000011819a8, C4<1>, C4<1>;
L_000000000117b150 .functor NAND 1, o0000000001181a38, o00000000011819a8, C4<1>, C4<1>;
L_000000000117b690 .functor NAND 1, L_000000000117b0e0, L_000000000117a7b0, C4<1>, C4<1>;
L_000000000117a7b0 .functor NAND 1, L_000000000117b150, L_000000000117b690, C4<1>, C4<1>;
v000000000117d3e0_0 .net "C", 0 0, o00000000011819a8;  alias, 0 drivers
v000000000117d660_0 .net "Q", 0 0, L_000000000117b690;  alias, 1 drivers
v00000000011d5f20_0 .net "Qn", 0 0, L_000000000117a7b0;  alias, 1 drivers
v00000000011d69c0_0 .net "R", 0 0, o0000000001181a38;  alias, 0 drivers
v00000000011d52a0_0 .net "R1", 0 0, L_000000000117b150;  1 drivers
v00000000011d67e0_0 .net "S", 0 0, o0000000001181a98;  alias, 0 drivers
v00000000011d5340_0 .net "S1", 0 0, L_000000000117b0e0;  1 drivers
S_0000000001168170 .scope module, "L2" "CSR_Latch" 2 8, 3 9 0, S_0000000001170150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /OUTPUT 1 "Q";
    .port_info 4 /OUTPUT 1 "Qn";
L_00000000011dcec0 .functor NAND 1, L_000000000117b690, L_000000000117b620, C4<1>, C4<1>;
L_00000000011dc830 .functor NAND 1, L_000000000117a7b0, L_000000000117b620, C4<1>, C4<1>;
L_00000000011dc4b0 .functor NAND 1, L_00000000011dcec0, L_00000000011dc050, C4<1>, C4<1>;
L_00000000011dc050 .functor NAND 1, L_00000000011dc830, L_00000000011dc4b0, C4<1>, C4<1>;
v00000000011d4f80_0 .net "C", 0 0, L_000000000117b620;  alias, 1 drivers
v00000000011d5e80_0 .net "Q", 0 0, L_00000000011dc4b0;  alias, 1 drivers
v00000000011d62e0_0 .net "Qn", 0 0, L_00000000011dc050;  alias, 1 drivers
v00000000011d55c0_0 .net "R", 0 0, L_000000000117a7b0;  alias, 1 drivers
v00000000011d50c0_0 .net "R1", 0 0, L_00000000011dc830;  1 drivers
v00000000011d5020_0 .net "S", 0 0, L_000000000117b690;  alias, 1 drivers
v00000000011d6560_0 .net "S1", 0 0, L_00000000011dcec0;  1 drivers
S_00000000011702e0 .scope module, "SR_Latch" "SR_Latch" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
o0000000001181f48 .functor BUFZ 1, C4<z>; HiZ drive
L_00000000011dc0c0 .functor NAND 1, o0000000001181f48, L_00000000011dc980, C4<1>, C4<1>;
o0000000001181f18 .functor BUFZ 1, C4<z>; HiZ drive
L_00000000011dc980 .functor NAND 1, o0000000001181f18, L_00000000011dc0c0, C4<1>, C4<1>;
v00000000011d5840_0 .net "Q", 0 0, L_00000000011dc0c0;  1 drivers
v00000000011d61a0_0 .net "Qn", 0 0, L_00000000011dc980;  1 drivers
v00000000011d5c00_0 .net "R", 0 0, o0000000001181f18;  0 drivers
v00000000011d5ca0_0 .net "S", 0 0, o0000000001181f48;  0 drivers
S_000000000116e390 .scope module, "T_FlipFlop" "T_FlipFlop" 2 30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "T";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
o0000000001182638 .functor BUFZ 1, C4<z>; HiZ drive
L_00000000011dc6e0 .functor XOR 1, L_00000000011dc910, o0000000001182638, C4<0>, C4<0>;
L_00000000011dc910 .functor AND 1, L_00000000011dc440, v00000000011d8d60_0, C4<1>, C4<1>;
L_00000000011dcde0 .functor NOT 1, v00000000011d8d60_0, C4<0>, C4<0>, C4<0>;
L_00000000011dc210 .functor OR 1, L_00000000011dc360, L_00000000011dcde0, C4<0>, C4<0>;
o0000000001182038 .functor BUFZ 1, C4<z>; HiZ drive
v00000000011d7e60_0 .net "C", 0 0, o0000000001182038;  0 drivers
v00000000011d8ea0_0 .net "D", 0 0, L_00000000011dc6e0;  1 drivers
v00000000011d93a0_0 .net "P", 0 0, L_00000000011dc910;  1 drivers
v00000000011d9260_0 .net "Pn", 0 0, L_00000000011dc210;  1 drivers
v00000000011d9440_0 .net "Q", 0 0, L_00000000011dc440;  1 drivers
v00000000011d8360_0 .net "Qn", 0 0, L_00000000011dc360;  1 drivers
v00000000011d99e0_0 .net "T", 0 0, o0000000001182638;  0 drivers
v00000000011d9a80_0 .net *"_s4", 0 0, L_00000000011dcde0;  1 drivers
v00000000011d8d60_0 .var "reset", 0 0;
E_0000000001177490 .event posedge, v00000000011d4c60_0;
S_0000000001164e70 .scope module, "L1" "D_FlipFlop" 2 47, 2 11 0, S_000000000116e390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000000011dc750 .functor NOT 1, o0000000001182038, C4<0>, C4<0>, C4<0>;
v00000000011d5480_0 .net "C", 0 0, o0000000001182038;  alias, 0 drivers
v00000000011d5660_0 .net "Cn", 0 0, L_00000000011dc750;  1 drivers
v00000000011d5b60_0 .net "D", 0 0, L_00000000011dc6e0;  alias, 1 drivers
v00000000011d4ee0_0 .net "P", 0 0, L_00000000011dca60;  1 drivers
v00000000011d6740_0 .net "Pn", 0 0, L_00000000011dcd00;  1 drivers
v00000000011d5520_0 .net "Q", 0 0, L_00000000011dc440;  alias, 1 drivers
v00000000011d57a0_0 .net "Qn", 0 0, L_00000000011dc360;  alias, 1 drivers
S_0000000001165000 .scope module, "L1" "D_Latch" 2 17, 3 19 0, S_0000000001164e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000000011dc130 .functor NOT 1, L_00000000011dc6e0, C4<0>, C4<0>, C4<0>;
v00000000011d6920_0 .net "C", 0 0, o0000000001182038;  alias, 0 drivers
v00000000011d5fc0_0 .net "D", 0 0, L_00000000011dc6e0;  alias, 1 drivers
v00000000011d6420_0 .net "Dn", 0 0, L_00000000011dc130;  1 drivers
v00000000011d4bc0_0 .net "Q", 0 0, L_00000000011dca60;  alias, 1 drivers
v00000000011d64c0_0 .net "Qn", 0 0, L_00000000011dcd00;  alias, 1 drivers
S_0000000001226960 .scope module, "L1" "CSR_Latch" 3 25, 3 9 0, S_0000000001165000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /OUTPUT 1 "Q";
    .port_info 4 /OUTPUT 1 "Qn";
L_00000000011dc7c0 .functor NAND 1, L_00000000011dc6e0, o0000000001182038, C4<1>, C4<1>;
L_00000000011dce50 .functor NAND 1, L_00000000011dc130, o0000000001182038, C4<1>, C4<1>;
L_00000000011dca60 .functor NAND 1, L_00000000011dc7c0, L_00000000011dcd00, C4<1>, C4<1>;
L_00000000011dcd00 .functor NAND 1, L_00000000011dce50, L_00000000011dca60, C4<1>, C4<1>;
v00000000011d6240_0 .net "C", 0 0, o0000000001182038;  alias, 0 drivers
v00000000011d6880_0 .net "Q", 0 0, L_00000000011dca60;  alias, 1 drivers
v00000000011d5160_0 .net "Qn", 0 0, L_00000000011dcd00;  alias, 1 drivers
v00000000011d53e0_0 .net "R", 0 0, L_00000000011dc130;  alias, 1 drivers
v00000000011d6a60_0 .net "R1", 0 0, L_00000000011dce50;  1 drivers
v00000000011d6380_0 .net "S", 0 0, L_00000000011dc6e0;  alias, 1 drivers
v00000000011d5de0_0 .net "S1", 0 0, L_00000000011dc7c0;  1 drivers
S_0000000001226af0 .scope module, "L2" "CSR_Latch" 2 18, 3 9 0, S_0000000001164e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /OUTPUT 1 "Q";
    .port_info 4 /OUTPUT 1 "Qn";
L_00000000011dc520 .functor NAND 1, L_00000000011dca60, L_00000000011dc750, C4<1>, C4<1>;
L_00000000011dc280 .functor NAND 1, L_00000000011dcd00, L_00000000011dc750, C4<1>, C4<1>;
L_00000000011dc440 .functor NAND 1, L_00000000011dc520, L_00000000011dc360, C4<1>, C4<1>;
L_00000000011dc360 .functor NAND 1, L_00000000011dc280, L_00000000011dc440, C4<1>, C4<1>;
v00000000011d6600_0 .net "C", 0 0, L_00000000011dc750;  alias, 1 drivers
v00000000011d4c60_0 .net "Q", 0 0, L_00000000011dc440;  alias, 1 drivers
v00000000011d5ac0_0 .net "Qn", 0 0, L_00000000011dc360;  alias, 1 drivers
v00000000011d66a0_0 .net "R", 0 0, L_00000000011dcd00;  alias, 1 drivers
v00000000011d4e40_0 .net "R1", 0 0, L_00000000011dc280;  1 drivers
v00000000011d4d00_0 .net "S", 0 0, L_00000000011dca60;  alias, 1 drivers
v00000000011d5a20_0 .net "S1", 0 0, L_00000000011dc520;  1 drivers
S_000000000116e520 .scope module, "tb_Latch" "tb_Latch" 4 2;
 .timescale -9 -9;
v00000000011d84a0_0 .var "C", 0 0;
v00000000011d9580_0 .var "D", 0 0;
v00000000011d89a0_0 .net "Q", 0 0, L_00000000011dc2f0;  1 drivers
v00000000011d82c0_0 .net "Qn", 0 0, L_00000000011dcd70;  1 drivers
v00000000011d8a40_0 .var "R", 0 0;
v00000000011d8400_0 .var "S", 0 0;
v00000000011d98a0_0 .var "clk", 0 0;
E_0000000001176d90 .event posedge, v00000000011d98a0_0;
S_00000000011d9ba0 .scope module, "UUT" "D_FlipFlop" 4 31, 2 11 0, S_000000000116e520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000000011dc8a0 .functor NOT 1, v00000000011d84a0_0, C4<0>, C4<0>, C4<0>;
v00000000011d87c0_0 .net "C", 0 0, v00000000011d84a0_0;  1 drivers
v00000000011d9800_0 .net "Cn", 0 0, L_00000000011dc8a0;  1 drivers
v00000000011d9300_0 .net "D", 0 0, v00000000011d9580_0;  1 drivers
v00000000011d8c20_0 .net "P", 0 0, L_00000000011dcad0;  1 drivers
v00000000011d9620_0 .net "Pn", 0 0, L_00000000011dc670;  1 drivers
v00000000011d94e0_0 .net "Q", 0 0, L_00000000011dc2f0;  alias, 1 drivers
v00000000011d8900_0 .net "Qn", 0 0, L_00000000011dcd70;  alias, 1 drivers
S_00000000011d9d30 .scope module, "L1" "D_Latch" 2 17, 3 19 0, S_00000000011d9ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000000011dc3d0 .functor NOT 1, v00000000011d9580_0, C4<0>, C4<0>, C4<0>;
v00000000011d7f00_0 .net "C", 0 0, v00000000011d84a0_0;  alias, 1 drivers
v00000000011d7c80_0 .net "D", 0 0, v00000000011d9580_0;  alias, 1 drivers
v00000000011d8fe0_0 .net "Dn", 0 0, L_00000000011dc3d0;  1 drivers
v00000000011d8f40_0 .net "Q", 0 0, L_00000000011dcad0;  alias, 1 drivers
v00000000011d7d20_0 .net "Qn", 0 0, L_00000000011dc670;  alias, 1 drivers
S_00000000011da870 .scope module, "L1" "CSR_Latch" 3 25, 3 9 0, S_00000000011d9d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /OUTPUT 1 "Q";
    .port_info 4 /OUTPUT 1 "Qn";
L_00000000011dc9f0 .functor NAND 1, v00000000011d9580_0, v00000000011d84a0_0, C4<1>, C4<1>;
L_00000000011dcf30 .functor NAND 1, L_00000000011dc3d0, v00000000011d84a0_0, C4<1>, C4<1>;
L_00000000011dcad0 .functor NAND 1, L_00000000011dc9f0, L_00000000011dc670, C4<1>, C4<1>;
L_00000000011dc670 .functor NAND 1, L_00000000011dcf30, L_00000000011dcad0, C4<1>, C4<1>;
v00000000011d8040_0 .net "C", 0 0, v00000000011d84a0_0;  alias, 1 drivers
v00000000011d7be0_0 .net "Q", 0 0, L_00000000011dcad0;  alias, 1 drivers
v00000000011d8860_0 .net "Qn", 0 0, L_00000000011dc670;  alias, 1 drivers
v00000000011d8180_0 .net "R", 0 0, L_00000000011dc3d0;  alias, 1 drivers
v00000000011d8e00_0 .net "R1", 0 0, L_00000000011dcf30;  1 drivers
v00000000011d9120_0 .net "S", 0 0, v00000000011d9580_0;  alias, 1 drivers
v00000000011d9940_0 .net "S1", 0 0, L_00000000011dc9f0;  1 drivers
S_00000000011daa00 .scope module, "L2" "CSR_Latch" 2 18, 3 9 0, S_00000000011d9ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /OUTPUT 1 "Q";
    .port_info 4 /OUTPUT 1 "Qn";
L_00000000011dcb40 .functor NAND 1, L_00000000011dcad0, L_00000000011dc8a0, C4<1>, C4<1>;
L_00000000011dc1a0 .functor NAND 1, L_00000000011dc670, L_00000000011dc8a0, C4<1>, C4<1>;
L_00000000011dc2f0 .functor NAND 1, L_00000000011dcb40, L_00000000011dcd70, C4<1>, C4<1>;
L_00000000011dcd70 .functor NAND 1, L_00000000011dc1a0, L_00000000011dc2f0, C4<1>, C4<1>;
v00000000011d7dc0_0 .net "C", 0 0, L_00000000011dc8a0;  alias, 1 drivers
v00000000011d7fa0_0 .net "Q", 0 0, L_00000000011dc2f0;  alias, 1 drivers
v00000000011d9080_0 .net "Qn", 0 0, L_00000000011dcd70;  alias, 1 drivers
v00000000011d91c0_0 .net "R", 0 0, L_00000000011dc670;  alias, 1 drivers
v00000000011d8720_0 .net "R1", 0 0, L_00000000011dc1a0;  1 drivers
v00000000011d80e0_0 .net "S", 0 0, L_00000000011dcad0;  alias, 1 drivers
v00000000011d8220_0 .net "S1", 0 0, L_00000000011dcb40;  1 drivers
    .scope S_000000000116e390;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011d8d60_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000000000116e390;
T_1 ;
    %wait E_0000000001177490;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011d8d60_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000116e520;
T_2 ;
    %delay 50, 0;
    %load/vec4 v00000000011d98a0_0;
    %inv;
    %store/vec4 v00000000011d98a0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000000000116e520;
T_3 ;
    %delay 500, 0;
    %load/vec4 v00000000011d84a0_0;
    %inv;
    %store/vec4 v00000000011d84a0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000000000116e520;
T_4 ;
    %vpi_call 4 17 "$dumpfile", "./build/Dflipflop.vcd" {0 0 0};
    %vpi_call 4 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_000000000116e520 {0 0 0};
    %delay 90000, 0;
    %vpi_call 4 19 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_000000000116e520;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011d98a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011d9580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011d8400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011d8a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011d84a0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_000000000116e520;
T_6 ;
    %wait E_0000000001176d90;
    %delay 1, 0;
    %vpi_func 4 36 "$random" 32 {0 0 0};
    %pad/u 1;
    %store/vec4 v00000000011d9580_0, 0, 1;
    %delay 3, 0;
    %vpi_func 4 37 "$random" 32 {0 0 0};
    %pad/u 1;
    %store/vec4 v00000000011d8400_0, 0, 1;
    %delay 3, 0;
    %vpi_func 4 38 "$random" 32 {0 0 0};
    %pad/u 1;
    %store/vec4 v00000000011d8a40_0, 0, 1;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./src/FlipFlop.v";
    "./src/Latch.v";
    "./src/testbench.v";
