
CS4405Project.elf:     file format elf32-littlenios2
CS4405Project.elf
architecture: nios2, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x000001b8

Program Header:
    LOAD off    0x00001000 vaddr 0x00000000 paddr 0x00000000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00000020 paddr 0x00000020 align 2**12
         filesz 0x000048b4 memsz 0x000048b4 flags r-x
    LOAD off    0x000058d4 vaddr 0x000048d4 paddr 0x000062c0 align 2**12
         filesz 0x000019ec memsz 0x000019ec flags rw-
    LOAD off    0x00007cac vaddr 0x00007cac paddr 0x00007cac align 2**12
         filesz 0x00000000 memsz 0x0000036c flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00000000  00000000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000198  00000020  00000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00004564  000001b8  000001b8  000011b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       000001b8  0000471c  0000471c  0000571c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       000019ec  000048d4  000062c0  000058d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          0000036c  00007cac  00007cac  00007cac  2**2
                  ALLOC, SMALL_DATA
  6 .comment      00000026  00000000  00000000  000072c0  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 00000678  00000000  00000000  000072e8  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_pubnames 000010d0  00000000  00000000  00007960  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   0000e0b0  00000000  00000000  00008a30  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002ec8  00000000  00000000  00016ae0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00008ec9  00000000  00000000  000199a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  0000119c  00000000  00000000  00022874  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00000de3  00000000  00000000  00023a10  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00001b1b  00000000  00000000  000247f3  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000050  00000000  00000000  00026310  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000090  00000000  00000000  00026360  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  00028e95  2**0
                  CONTENTS, READONLY
 18 .cpu          00000003  00000000  00000000  00028e98  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  00028e9b  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  00028e9c  2**0
                  CONTENTS, READONLY
 21 .sysid_hash   00000004  00000000  00000000  00028e9d  2**0
                  CONTENTS, READONLY
 22 .sysid_base   00000004  00000000  00000000  00028ea1  2**0
                  CONTENTS, READONLY
 23 .sysid_time   00000004  00000000  00000000  00028ea5  2**0
                  CONTENTS, READONLY
 24 .stderr_dev   00000009  00000000  00000000  00028ea9  2**0
                  CONTENTS, READONLY
 25 .stdin_dev    00000009  00000000  00000000  00028eb2  2**0
                  CONTENTS, READONLY
 26 .stdout_dev   00000009  00000000  00000000  00028ebb  2**0
                  CONTENTS, READONLY
 27 .sopc_system_name 0000000b  00000000  00000000  00028ec4  2**0
                  CONTENTS, READONLY
 28 .quartus_project_dir 00000069  00000000  00000000  00028ecf  2**0
                  CONTENTS, READONLY
 29 .jdi          00004aa3  00000000  00000000  00028f38  2**0
                  CONTENTS, READONLY
 30 .sopcinfo     00108489  00000000  00000000  0002d9db  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00000000 l    d  .entry	00000000 .entry
00000020 l    d  .exceptions	00000000 .exceptions
000001b8 l    d  .text	00000000 .text
0000471c l    d  .rodata	00000000 .rodata
000048d4 l    d  .rwdata	00000000 .rwdata
00007cac l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_pubnames	00000000 .debug_pubnames
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
000001f0 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 os.c
00000000 l    df *ABS*	00000000 alt_load.c
00000530 l     F .text	0000006c alt_load_section
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
000048d4 l     O .rwdata	00001060 JTAG_UART
00005934 l     O .rwdata	00000030 AV_Config
00005964 l     O .rwdata	00000030 Audio
00005994 l     O .rwdata	0000002c Char_LCD_16x2
000059c0 l     O .rwdata	0000003c Ethernet
000059fc l     O .rwdata	0000002c IrDA_UART
00005a28 l     O .rwdata	0000002c Expansion_JP1
00005a54 l     O .rwdata	0000002c Expansion_JP2
00005a80 l     O .rwdata	0000002c Green_LEDs
00005aac l     O .rwdata	0000002c HEX3_HEX0
00005ad8 l     O .rwdata	0000002c HEX7_HEX4
00005b04 l     O .rwdata	0000002c Pushbuttons
00005b30 l     O .rwdata	0000002c Red_LEDs
00005b5c l     O .rwdata	0000002c Slider_Switches
00005b88 l     O .rwdata	00000038 PS2_Port
00005bc0 l     O .rwdata	0000002c Serial_Port
00005bec l     O .rwdata	00000034 USB
00005c20 l     O .rwdata	00000048 VGA_Char_Buffer
00005c68 l     O .rwdata	00000054 VGA_Pixel_Buffer
00005cbc l     O .rwdata	0000002c SD_Card
00000a3c l     F .text	00000038 alt_dev_reg
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
00000c74 l     F .text	0000022c altera_avalon_jtag_uart_irq
00000ea0 l     F .text	000000b0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
0000151c l     F .text	00000074 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_up_avalon_character_lcd.c
00000000 l    df *ABS*	00000000 altera_up_avalon_ethernet.c
00000000 l    df *ABS*	00000000 altera_up_avalon_ethernet_low_level_driver.c
00000000 l    df *ABS*	00000000 altera_up_avalon_irda.c
00000000 l    df *ABS*	00000000 altera_up_avalon_ps2.c
00000000 l    df *ABS*	00000000 altera_up_avalon_rs232.c
00000000 l    df *ABS*	00000000 altera_up_avalon_video_character_buffer_with_dma.c
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_close.c
00003250 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
000032cc l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
000033ac l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
00003598 l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_irq_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_open.c
00003894 l     F .text	000000dc alt_file_locked
00003af8 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 altera_nios2_qsys_irq.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 alt_icache_flush.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 impure.c
00005e90 l     O .rwdata	00000400 impure_data
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00004504 l     F .text	00000004 register_fini
00000000 l    df *ABS*	00000000 alt_exit.c
000046b8 l     F .text	00000040 alt_sim_halt
0000059c g     F .text	0000006c alt_main
00007d88 g     O .bss	00000100 alt_irq
000024b0 g     F .text	00000058 alt_up_ps2_disable_read_interrupt
000062c0 g       *ABS*	00000000 __flash_rwdata_start
00001694 g     F .text	00000034 alt_up_character_lcd_send_cmd
00002e90 g     F .text	00000114 alt_up_char_buffer_string
000022c8 g     F .text	00000034 read_CE_bit
0000265c g     F .text	000000b0 alt_up_ps2_read_data_byte_timeout
00002b98 g     F .text	00000090 alt_up_rs232_read_fd
00002dc0 g     F .text	000000d0 alt_up_char_buffer_draw
000003a0 g     F .text	00000040 OS_InitSem
00000318 g     F .text	00000030 OS_Create
00000000  w      *UND*	00000000 __errno
00001618 g     F .text	0000007c get_DDRAM_addr
00000000 g     F .entry	0000001c __reset
00000210 g     F .text	00000024 OS_Write
00000020 g       *ABS*	00000000 __flash_exceptions_start
00007cc4 g     O .bss	00000004 errno
00007cb0 g     O .bss	00000004 alt_argv
00006290 g     O .rwdata	00000004 running
0000e290 g       *ABS*	00000000 _gp
00003d5c g     F .text	00000030 usleep
00005d10 g     O .rwdata	00000180 alt_fd_list
000034d4 g     F .text	00000094 alt_find_dev
00004200 g     F .text	000000a0 memcpy
0000182c g     F .text	0000004c alt_up_character_lcd_write_fd
00002fa4 g     F .text	0000005c alt_up_char_buffer_clear
0000365c g     F .text	00000078 alt_io_redirect
0000471c g       *ABS*	00000000 __DTOR_END__
00002194 g     F .text	00000090 alt_up_irda_write_fd
00002b24 g     F .text	00000074 alt_up_rs232_read_data
00001f7c g     F .text	0000003c alt_up_irda_get_used_space_in_read_FIFO
000010b8 g     F .text	00000224 altera_avalon_jtag_uart_read
00000000  w      *UND*	00000000 malloc
00001cd4 g     F .text	00000044 alt_up_ethernet_reg_write
000001f4 g     F .text	0000001c OS_InitFiFo
00001f24 g     F .text	00000058 alt_up_irda_disable_read_interrupt
000040b0 g     F .text	00000090 alt_icache_flush
000062a4 g     O .rwdata	00000004 alt_max_fd
00002a8c g     F .text	00000050 alt_up_rs232_check_parity
00001b48 g     F .text	00000110 alt_up_ethernet_init
000022fc g     F .text	00000034 read_num_bytes_available
000036d4 g     F .text	000001c0 alt_irq_register
00002264 g     F .text	00000034 read_RI_bit
000062bc g     O .rwdata	00000004 _global_impure_ptr
00008018 g       *ABS*	00000000 __bss_end
00003c50 g     F .text	0000010c alt_tick
00000380 g     F .text	00000020 OS_GetParam
0c000000 g       *ABS*	00000000 __alt_mem_Flash_flash_data
00002364 g     F .text	0000002c read_data_byte
00003bb8 g     F .text	00000098 alt_alarm_stop
00000364 g     F .text	0000001c OS_Yield
000002bc g     F .text	0000001c OS_InitMemory
00002298 g     F .text	00000030 read_RE_bit
00007cb8 g     O .bss	00000004 alt_irq_active
00001fb8 g     F .text	00000040 alt_up_irda_get_available_space_in_write_FIFO
000000ec g     F .exceptions	000000cc alt_irq_handler
00005ce8 g     O .rwdata	00000028 alt_dev_null
00001b14 g     F .text	00000034 alt_up_character_lcd_cursor_blink_on
00002508 g     F .text	00000078 alt_up_ps2_write_data_byte
000032b0 g     F .text	0000001c alt_dcache_flush_all
000062c0 g       *ABS*	00000000 __ram_rwdata_end
0000629c g     O .rwdata	00000008 alt_dev_list
000048d4 g       *ABS*	00000000 __ram_rodata_end
00002c28 g     F .text	00000094 alt_up_rs232_write_fd
00000000 g       *ABS*	00000000 __alt_mem_SDRAM
00008018 g       *ABS*	00000000 end
0000287c g     F .text	000000a8 alt_up_ps2_write_fd
00001ff8 g     F .text	00000050 alt_up_irda_check_parity
00002cfc g     F .text	00000084 alt_up_char_buffer_init
00000bbc g     F .text	000000b8 altera_avalon_jtag_uart_init
00004718 g       *ABS*	00000000 __CTOR_LIST__
00800000 g       *ABS*	00000000 __alt_stack_pointer
00001590 g     F .text	00000088 alt_avalon_timer_sc_init
000012dc g     F .text	00000240 altera_avalon_jtag_uart_write
0000173c g     F .text	00000078 alt_up_character_lcd_write
00004508 g     F .text	000001b0 __call_exitprocs
000001b8 g     F .text	0000003c _start
00007cbc g     O .bss	00000004 _alt_tick_rate
00007cc0 g     O .bss	00000004 _alt_nticks
0000063c g     F .text	00000400 alt_sys_init
000019a0 g     F .text	000000b0 alt_up_character_lcd_shift_display
000043d0 g     F .text	00000134 __register_exitproc
00002788 g     F .text	00000058 alt_up_ps2_clear_fifo
00002a4c g     F .text	00000040 alt_up_rs232_get_available_space_in_write_FIFO
00001a50 g     F .text	00000090 alt_up_character_lcd_erase_pos
00000f50 g     F .text	00000074 altera_avalon_jtag_uart_close
000048d4 g       *ABS*	00000000 __ram_rwdata_start
0000471c g       *ABS*	00000000 __ram_rodata_start
00000a74 g     F .text	00000058 altera_avalon_jtag_uart_read_fd
00003ff8 g     F .text	000000b8 alt_get_fd
00000348 g     F .text	0000001c OS_Terminate
00000258 g     F .text	0000001c OS_Init
00003dac g     F .text	0000012c alt_busy_sleep
0000418c g     F .text	00000074 memcmp
00000b24 g     F .text	00000048 altera_avalon_jtag_uart_close_fd
00008018 g       *ABS*	00000000 __alt_stack_base
00000b6c g     F .text	00000050 altera_avalon_jtag_uart_ioctl_fd
00001ed0 g     F .text	00000054 alt_up_irda_enable_read_interrupt
000029b8 g     F .text	00000058 alt_up_rs232_disable_read_interrupt
00003ed8 g     F .text	00000120 alt_find_file
000032f8 g     F .text	000000b4 alt_dev_llist_insert
00007cac g       *ABS*	00000000 __bss_start
00000480 g     F .text	00000030 main
00007cb4 g     O .bss	00000004 alt_envp
00002d80 g     F .text	00000040 alt_up_char_buffer_open_dev
00000acc g     F .text	00000058 altera_avalon_jtag_uart_write_fd
000003e0 g     F .text	00000050 OS_Wait
000018f0 g     F .text	000000b0 alt_up_character_lcd_shift_cursor
0000270c g     F .text	0000007c alt_up_ps2_read_data_byte
00007e88 g     O .bss	00000190 _atexit0
000062a8 g     O .rwdata	00000004 alt_errno
00002048 g     F .text	00000048 alt_up_irda_write_data
00002924 g     F .text	00000040 alt_up_ps2_open_dev
000016fc g     F .text	00000040 alt_up_character_lcd_open_dev
0000245c g     F .text	00000054 alt_up_ps2_enable_read_interrupt
0000471c g       *ABS*	00000000 __CTOR_END__
000016c8 g     F .text	00000034 alt_up_character_lcd_init
000042a0 g     F .text	000000bc strcmp
0000471c g       *ABS*	00000000 __flash_rodata_start
0000471c g       *ABS*	00000000 __DTOR_LIST__
00002cbc g     F .text	00000040 alt_up_rs232_open_dev
00000608 g     F .text	00000034 alt_irq_init
00003b58 g     F .text	00000060 alt_release_fd
00002330 g     F .text	00000034 read_data_valid
00001ae0 g     F .text	00000034 alt_up_character_lcd_cursor_off
000025f0 g     F .text	0000006c alt_up_ps2_write_data_byte_with_ack
00004140 g     F .text	00000014 atexit
000062b8 g     O .rwdata	00000004 _impure_ptr
00007cac g     O .bss	00000004 alt_argc
00003470 g     F .text	00000064 _do_dtors
00000020 g       .exceptions	00000000 alt_irq_entry
00006294 g     O .rwdata	00000008 alt_fs_list
00002964 g     F .text	00000054 alt_up_rs232_enable_read_interrupt
000002f8 g     F .text	00000020 OS_Free
00002adc g     F .text	00000048 alt_up_rs232_write_data
00001d18 g     F .text	000000e0 alt_up_ethernet_phy_reg_read
00000020 g       *ABS*	00000000 __ram_exceptions_start
000002d8 g     F .text	00000020 OS_Malloc
00000234 g     F .text	00000024 OS_Read
000062c0 g       *ABS*	00000000 _edata
00008018 g       *ABS*	00000000 _end
000001b8 g       *ABS*	00000000 __ram_exceptions_end
00000fc4 g     F .text	000000f4 altera_avalon_jtag_uart_ioctl
0000029c g     F .text	00000020 OS_Abort
00003d8c g     F .text	00000020 altera_nios2_qsys_irq_init
00004154 g     F .text	00000038 exit
00002090 g     F .text	00000074 alt_up_irda_read_data
00002390 g     F .text	000000cc alt_up_ps2_init
00800000 g       *ABS*	00000000 __alt_data_end
00000020 g     F .exceptions	00000000 alt_exception
000017b4 g     F .text	00000078 alt_up_character_lcd_string
00002224 g     F .text	00000040 alt_up_irda_open_dev
000046f8 g     F .text	00000020 _exit
00003000 g     F .text	00000154 alt_alarm_start
00002580 g     F .text	00000070 alt_up_ps2_wait_for_ack
0000435c g     F .text	00000074 strlen
00001c58 g     F .text	00000040 alt_up_ethernet_open_dev
00003970 g     F .text	00000188 open
00000430 g     F .text	00000050 OS_Signal
00003568 g     F .text	00000030 alt_icache_flush_all
00001df8 g     F .text	000000d8 alt_up_ethernet_phy_reg_write
00001878 g     F .text	00000078 alt_up_character_lcd_set_cursor_pos
000062ac g     O .rwdata	00000004 alt_priority_mask
00007cc8 g     O .bss	000000c0 semaphore_Array
000027e0 g     F .text	0000009c alt_up_ps2_read_fd
00002104 g     F .text	00000090 alt_up_irda_read_fd
000062b0 g     O .rwdata	00000008 alt_alarm_list
0000340c g     F .text	00000064 _do_ctors
00002a10 g     F .text	0000003c alt_up_rs232_get_used_space_in_read_FIFO
00003154 g     F .text	000000fc close
000004b0 g     F .text	00000080 alt_load
00001c98 g     F .text	0000003c alt_up_ethernet_reg_read
00000274 g     F .text	00000028 OS_Start
00000000  w      *UND*	00000000 free



Disassembly of section .entry:

00000000 <__reset>:
#if NIOS2_ICACHE_SIZE > 0 && defined(ALT_ALLOW_CODE_AT_RESET) && !defined(ALT_SIM_OPTIMIZE)
    /* Assume the instruction cache size is always a power of two. */
#if NIOS2_ICACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_ICACHE_SIZE)
#else
    movui r2, NIOS2_ICACHE_SIZE
   0:	00840014 	movui	r2,4096
#endif

0:
    initi r2
   4:	1001483a 	initi	r2
    addi r2, r2, -NIOS2_ICACHE_LINE_SIZE
   8:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
   c:	00bffd16 	blt	zero,r2,4 <__reset+0x4>
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
  10:	00400034 	movhi	at,0
    ori r1, r1, %lo(_start)
  14:	08406e14 	ori	at,at,440
    jmp r1
  18:	0800683a 	jmp	at
  1c:	00000000 	call	0 <__reset>

Disassembly of section .exceptions:

00000020 <alt_exception>:
         * Process an exception.  For all exceptions we must preserve all
         * caller saved registers on the stack (See the Nios2 ABI
         * documentation for details).
         */

        addi  sp, sp, -76
  20:	deffed04 	addi	sp,sp,-76

#endif

#endif

        stw   ra,  0(sp)
  24:	dfc00015 	stw	ra,0(sp)
        /*
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */

        stw   r1,   8(sp)
  28:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
  2c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
  30:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
  34:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
  38:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
  3c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
  40:	d9c00815 	stw	r7,32(sp)

        rdctl r5, estatus
  44:	000b307a 	rdctl	r5,estatus

        stw   r8,  36(sp)
  48:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
  4c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
  50:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
  54:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
  58:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
  5c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
  60:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
  64:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
  68:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
  6c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
  70:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
  74:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
  78:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
  7c:	10000326 	beq	r2,zero,8c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
  80:	20000226 	beq	r4,zero,8c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
  84:	00000ec0 	call	ec <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
  88:	00000306 	br	98 <alt_exception+0x78>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw   ea,  72(sp)  /* Don't re-issue */
  8c:	df401215 	stw	ea,72(sp)
        ldw   r2, -4(ea)   /* Instruction that caused exception */
  90:	e8bfff17 	ldw	r2,-4(ea)
#ifdef NIOS2_HAS_DEBUG_STUB
       /*
        *  Either tell the user now (if there is a debugger attached) or go into
        *  the debug monitor which will loop until a debugger is attached.
        */
        break
  94:	003da03a 	break	0
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
  98:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
  9c:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
  a0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
  a4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
  a8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
  ac:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
  b0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
  b4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
  b8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
  bc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
  c0:	d9c00817 	ldw	r7,32(sp)
#ifdef ALT_STACK_CHECK
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif
#endif

        ldw   r8,  36(sp)
  c4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
  c8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
  cc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
  d0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
  d4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
  d8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
  dc:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
  e0:	dbc01017 	ldw	r15,64(sp)
#endif

        ldw   sp,  76(sp)

#else
        addi  sp, sp, 76
  e4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
  e8:	ef80083a 	eret

000000ec <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
  ec:	defff904 	addi	sp,sp,-28
  f0:	dfc00615 	stw	ra,24(sp)
  f4:	df000515 	stw	fp,20(sp)
  f8:	df000504 	addi	fp,sp,20
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
  fc:	0005313a 	rdctl	r2,ipending
 100:	e0bffc15 	stw	r2,-16(fp)

  return active;
 104:	e0bffc17 	ldw	r2,-16(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 108:	e0bfff15 	stw	r2,-4(fp)

  do
  {
    i = 0;
 10c:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 110:	00800044 	movi	r2,1
 114:	e0bffe15 	stw	r2,-8(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 118:	e0ffff17 	ldw	r3,-4(fp)
 11c:	e0bffe17 	ldw	r2,-8(fp)
 120:	1884703a 	and	r2,r3,r2
 124:	1005003a 	cmpeq	r2,r2,zero
 128:	1000171e 	bne	r2,zero,188 <alt_irq_handler+0x9c>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
 12c:	e0bffd17 	ldw	r2,-12(fp)
 130:	00c00034 	movhi	r3,0
 134:	18df6204 	addi	r3,r3,32136
 138:	100490fa 	slli	r2,r2,3
 13c:	10c5883a 	add	r2,r2,r3
 140:	11800017 	ldw	r6,0(r2)
 144:	e0bffd17 	ldw	r2,-12(fp)
 148:	00c00034 	movhi	r3,0
 14c:	18df6204 	addi	r3,r3,32136
 150:	100490fa 	slli	r2,r2,3
 154:	10c5883a 	add	r2,r2,r3
 158:	10800104 	addi	r2,r2,4
 15c:	11000017 	ldw	r4,0(r2)
 160:	e17ffd17 	ldw	r5,-12(fp)
 164:	303ee83a 	callr	r6
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 168:	0005313a 	rdctl	r2,ipending
 16c:	e0bffb15 	stw	r2,-20(fp)

  return active;
 170:	e0bffb17 	ldw	r2,-20(fp)
      mask <<= 1;
      i++;

    } while (1);

    active = alt_irq_pending ();
 174:	e0bfff15 	stw	r2,-4(fp)
    
  } while (active);
 178:	e0bfff17 	ldw	r2,-4(fp)
 17c:	1004c03a 	cmpne	r2,r2,zero
 180:	103fe21e 	bne	r2,zero,10c <alt_irq_handler+0x20>
 184:	00000706 	br	1a4 <alt_irq_handler+0xb8>
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
 188:	e0bffe17 	ldw	r2,-8(fp)
 18c:	1085883a 	add	r2,r2,r2
 190:	e0bffe15 	stw	r2,-8(fp)
      i++;
 194:	e0bffd17 	ldw	r2,-12(fp)
 198:	10800044 	addi	r2,r2,1
 19c:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 1a0:	003fdd06 	br	118 <alt_irq_handler+0x2c>
  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
}
 1a4:	e037883a 	mov	sp,fp
 1a8:	dfc00117 	ldw	ra,4(sp)
 1ac:	df000017 	ldw	fp,0(sp)
 1b0:	dec00204 	addi	sp,sp,8
 1b4:	f800283a 	ret

Disassembly of section .text:

000001b8 <_start>:
#if (NIOS2_NUM_OF_SHADOW_REG_SETS == 0)    
    /*
     * Now that the caches are initialized, set up the stack pointer.
     * The value provided by the linker is assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
     1b8:	06c02034 	movhi	sp,128
    ori sp, sp, %lo(__alt_stack_pointer)
     1bc:	dec00014 	ori	sp,sp,0

    /* Set up the global pointer. */
    movhi gp, %hi(_gp)
     1c0:	06800034 	movhi	gp,0
    ori gp, gp, %lo(_gp)
     1c4:	d6b8a414 	ori	gp,gp,58000
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
     1c8:	00800034 	movhi	r2,0
    ori r2, r2, %lo(__bss_start)
     1cc:	109f2b14 	ori	r2,r2,31916

    movhi r3, %hi(__bss_end)
     1d0:	00c00034 	movhi	r3,0
    ori r3, r3, %lo(__bss_end)
     1d4:	18e00614 	ori	r3,r3,32792

    beq r2, r3, 1f
     1d8:	10c00326 	beq	r2,r3,1e8 <_start+0x30>

0:
    stw zero, (r2)
     1dc:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
     1e0:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
     1e4:	10fffd36 	bltu	r2,r3,1dc <_start+0x24>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
     1e8:	00004b00 	call	4b0 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
     1ec:	000059c0 	call	59c <alt_main>

000001f0 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
     1f0:	003fff06 	br	1f0 <alt_after_alt_main>

000001f4 <OS_InitFiFo>:
#ifndef OS_FIFO_H_
#define OS_FIFO_H_

#include "os.h"

FIFO  OS_InitFiFo(){
     1f4:	deffff04 	addi	sp,sp,-4
     1f8:	df000015 	stw	fp,0(sp)
     1fc:	d839883a 	mov	fp,sp
	//TODO
}
     200:	e037883a 	mov	sp,fp
     204:	df000017 	ldw	fp,0(sp)
     208:	dec00104 	addi	sp,sp,4
     20c:	f800283a 	ret

00000210 <OS_Write>:
void  OS_Write( FIFO f, int val ){
     210:	defffd04 	addi	sp,sp,-12
     214:	df000215 	stw	fp,8(sp)
     218:	df000204 	addi	fp,sp,8
     21c:	e13ffe15 	stw	r4,-8(fp)
     220:	e17fff15 	stw	r5,-4(fp)
	//TODO
}
     224:	e037883a 	mov	sp,fp
     228:	df000017 	ldw	fp,0(sp)
     22c:	dec00104 	addi	sp,sp,4
     230:	f800283a 	ret

00000234 <OS_Read>:
BOOL  OS_Read( FIFO f, int *val ){
     234:	defffd04 	addi	sp,sp,-12
     238:	df000215 	stw	fp,8(sp)
     23c:	df000204 	addi	fp,sp,8
     240:	e13ffe15 	stw	r4,-8(fp)
     244:	e17fff15 	stw	r5,-4(fp)
	//TODO
}
     248:	e037883a 	mov	sp,fp
     24c:	df000017 	ldw	fp,0(sp)
     250:	dec00104 	addi	sp,sp,4
     254:	f800283a 	ret

00000258 <OS_Init>:

#include "os.h"

int running = TRUE;

void OS_Init(){
     258:	deffff04 	addi	sp,sp,-4
     25c:	df000015 	stw	fp,0(sp)
     260:	d839883a 	mov	fp,sp
	/* Initialize idle process */
	//TODO
	/* init the process queues (only sporadic for dev1)*/
	//TODO

} // end of init();
     264:	e037883a 	mov	sp,fp
     268:	df000017 	ldw	fp,0(sp)
     26c:	dec00104 	addi	sp,sp,4
     270:	f800283a 	ret

00000274 <OS_Start>:

void OS_Start(){
     274:	deffff04 	addi	sp,sp,-4
     278:	df000015 	stw	fp,0(sp)
     27c:	d839883a 	mov	fp,sp

	while (running){
     280:	d0a00017 	ldw	r2,-32768(gp)
     284:	1004c03a 	cmpne	r2,r2,zero
     288:	103ffd1e 	bne	r2,zero,280 <OS_Start+0xc>
		//OS is running do os stuff here.
	}
}
     28c:	e037883a 	mov	sp,fp
     290:	df000017 	ldw	fp,0(sp)
     294:	dec00104 	addi	sp,sp,4
     298:	f800283a 	ret

0000029c <OS_Abort>:

void OS_Abort(){
     29c:	deffff04 	addi	sp,sp,-4
     2a0:	df000015 	stw	fp,0(sp)
     2a4:	d839883a 	mov	fp,sp
	//will make the OS exit.
	running = FALSE;
     2a8:	d0200015 	stw	zero,-32768(gp)
}
     2ac:	e037883a 	mov	sp,fp
     2b0:	df000017 	ldw	fp,0(sp)
     2b4:	dec00104 	addi	sp,sp,4
     2b8:	f800283a 	ret

000002bc <OS_InitMemory>:


#include "os.h"


void   OS_InitMemory(){
     2bc:	deffff04 	addi	sp,sp,-4
     2c0:	df000015 	stw	fp,0(sp)
     2c4:	d839883a 	mov	fp,sp
	//TODO
}
     2c8:	e037883a 	mov	sp,fp
     2cc:	df000017 	ldw	fp,0(sp)
     2d0:	dec00104 	addi	sp,sp,4
     2d4:	f800283a 	ret

000002d8 <OS_Malloc>:
MEMORY OS_Malloc( int val ){
     2d8:	defffe04 	addi	sp,sp,-8
     2dc:	df000115 	stw	fp,4(sp)
     2e0:	df000104 	addi	fp,sp,4
     2e4:	e13fff15 	stw	r4,-4(fp)
	//TODO
}
     2e8:	e037883a 	mov	sp,fp
     2ec:	df000017 	ldw	fp,0(sp)
     2f0:	dec00104 	addi	sp,sp,4
     2f4:	f800283a 	ret

000002f8 <OS_Free>:
BOOL   OS_Free( MEMORY m ){
     2f8:	defffe04 	addi	sp,sp,-8
     2fc:	df000115 	stw	fp,4(sp)
     300:	df000104 	addi	fp,sp,4
     304:	e13fff15 	stw	r4,-4(fp)
	//TODO
}
     308:	e037883a 	mov	sp,fp
     30c:	df000017 	ldw	fp,0(sp)
     310:	dec00104 	addi	sp,sp,4
     314:	f800283a 	ret

00000318 <OS_Create>:
	PID pid;
	int n;
};


PID  OS_Create(void (*f)(void), int arg, unsigned int level, unsigned int n){
     318:	defffb04 	addi	sp,sp,-20
     31c:	df000415 	stw	fp,16(sp)
     320:	df000404 	addi	fp,sp,16
     324:	e13ffc15 	stw	r4,-16(fp)
     328:	e17ffd15 	stw	r5,-12(fp)
     32c:	e1bffe15 	stw	r6,-8(fp)
     330:	e1ffff15 	stw	r7,-4(fp)
	return 0;
     334:	0005883a 	mov	r2,zero
}
     338:	e037883a 	mov	sp,fp
     33c:	df000017 	ldw	fp,0(sp)
     340:	dec00104 	addi	sp,sp,4
     344:	f800283a 	ret

00000348 <OS_Terminate>:
void OS_Terminate(void){}
     348:	deffff04 	addi	sp,sp,-4
     34c:	df000015 	stw	fp,0(sp)
     350:	d839883a 	mov	fp,sp
     354:	e037883a 	mov	sp,fp
     358:	df000017 	ldw	fp,0(sp)
     35c:	dec00104 	addi	sp,sp,4
     360:	f800283a 	ret

00000364 <OS_Yield>:
void OS_Yield(void){}
     364:	deffff04 	addi	sp,sp,-4
     368:	df000015 	stw	fp,0(sp)
     36c:	d839883a 	mov	fp,sp
     370:	e037883a 	mov	sp,fp
     374:	df000017 	ldw	fp,0(sp)
     378:	dec00104 	addi	sp,sp,4
     37c:	f800283a 	ret

00000380 <OS_GetParam>:

int  OS_GetParam(void){
     380:	deffff04 	addi	sp,sp,-4
     384:	df000015 	stw	fp,0(sp)
     388:	d839883a 	mov	fp,sp
	return 0;
     38c:	0005883a 	mov	r2,zero
}
     390:	e037883a 	mov	sp,fp
     394:	df000017 	ldw	fp,0(sp)
     398:	dec00104 	addi	sp,sp,4
     39c:	f800283a 	ret

000003a0 <OS_InitSem>:
  int   processCount;
  struct process *list;
}semaphore;

semaphore semaphore_Array[MAXSEM];
void OS_InitSem(int s, int n){
     3a0:	defffd04 	addi	sp,sp,-12
     3a4:	df000215 	stw	fp,8(sp)
     3a8:	df000204 	addi	fp,sp,8
     3ac:	e13ffe15 	stw	r4,-8(fp)
     3b0:	e17fff15 	stw	r5,-4(fp)
  semaphore_Array[s].value = n; //set semaphore value to resource available
     3b4:	e0bffe17 	ldw	r2,-8(fp)
     3b8:	00c00034 	movhi	r3,0
     3bc:	18df3204 	addi	r3,r3,31944
     3c0:	10800324 	muli	r2,r2,12
     3c4:	10c7883a 	add	r3,r2,r3
     3c8:	e0bfff17 	ldw	r2,-4(fp)
     3cc:	18800015 	stw	r2,0(r3)
}
     3d0:	e037883a 	mov	sp,fp
     3d4:	df000017 	ldw	fp,0(sp)
     3d8:	dec00104 	addi	sp,sp,4
     3dc:	f800283a 	ret

000003e0 <OS_Wait>:
void OS_Wait(int s){
     3e0:	defffe04 	addi	sp,sp,-8
     3e4:	df000115 	stw	fp,4(sp)
     3e8:	df000104 	addi	fp,sp,4
     3ec:	e13fff15 	stw	r4,-4(fp)
  //need to disable interrupt
  semaphore_Array[s].value--;
     3f0:	e13fff17 	ldw	r4,-4(fp)
     3f4:	00c00034 	movhi	r3,0
     3f8:	18df3204 	addi	r3,r3,31944
     3fc:	20800324 	muli	r2,r4,12
     400:	10c5883a 	add	r2,r2,r3
     404:	10800017 	ldw	r2,0(r2)
     408:	117fffc4 	addi	r5,r2,-1
     40c:	00c00034 	movhi	r3,0
     410:	18df3204 	addi	r3,r3,31944
     414:	20800324 	muli	r2,r4,12
     418:	10c5883a 	add	r2,r2,r3
     41c:	11400015 	stw	r5,0(r2)
        if (semaphore_Array[s].value < 0)
        {
           //add process to list
        }
  //enable Interrupt
}
     420:	e037883a 	mov	sp,fp
     424:	df000017 	ldw	fp,0(sp)
     428:	dec00104 	addi	sp,sp,4
     42c:	f800283a 	ret

00000430 <OS_Signal>:
void OS_Signal(int s){
     430:	defffe04 	addi	sp,sp,-8
     434:	df000115 	stw	fp,4(sp)
     438:	df000104 	addi	fp,sp,4
     43c:	e13fff15 	stw	r4,-4(fp)
  //Disable Interrupt
  semaphore_Array[s].value++;
     440:	e13fff17 	ldw	r4,-4(fp)
     444:	00c00034 	movhi	r3,0
     448:	18df3204 	addi	r3,r3,31944
     44c:	20800324 	muli	r2,r4,12
     450:	10c5883a 	add	r2,r2,r3
     454:	10800017 	ldw	r2,0(r2)
     458:	11400044 	addi	r5,r2,1
     45c:	00c00034 	movhi	r3,0
     460:	18df3204 	addi	r3,r3,31944
     464:	20800324 	muli	r2,r4,12
     468:	10c5883a 	add	r2,r2,r3
     46c:	11400015 	stw	r5,0(r2)
       {
        //remove process from list
       }

  //enable interrupt
}
     470:	e037883a 	mov	sp,fp
     474:	df000017 	ldw	fp,0(sp)
     478:	dec00104 	addi	sp,sp,4
     47c:	f800283a 	ret

00000480 <main>:




int main()
{
     480:	defffe04 	addi	sp,sp,-8
     484:	dfc00115 	stw	ra,4(sp)
     488:	df000015 	stw	fp,0(sp)
     48c:	d839883a 	mov	fp,sp
	// called first to init the OS...
	OS_Init();
     490:	00002580 	call	258 <OS_Init>

	// here we can only call OS_Create(), OS_InitSem(), and OS_InitFiFo()
	//TODO

	// Boot the OS
	OS_Start();
     494:	00002740 	call	274 <OS_Start>

	return 0;
     498:	0005883a 	mov	r2,zero
}
     49c:	e037883a 	mov	sp,fp
     4a0:	dfc00117 	ldw	ra,4(sp)
     4a4:	df000017 	ldw	fp,0(sp)
     4a8:	dec00204 	addi	sp,sp,8
     4ac:	f800283a 	ret

000004b0 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
     4b0:	defffe04 	addi	sp,sp,-8
     4b4:	dfc00115 	stw	ra,4(sp)
     4b8:	df000015 	stw	fp,0(sp)
     4bc:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
     4c0:	01000034 	movhi	r4,0
     4c4:	2118b004 	addi	r4,r4,25280
     4c8:	01400034 	movhi	r5,0
     4cc:	29523504 	addi	r5,r5,18644
     4d0:	01800034 	movhi	r6,0
     4d4:	3198b004 	addi	r6,r6,25280
     4d8:	00005300 	call	530 <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
     4dc:	01000034 	movhi	r4,0
     4e0:	21000804 	addi	r4,r4,32
     4e4:	01400034 	movhi	r5,0
     4e8:	29400804 	addi	r5,r5,32
     4ec:	01800034 	movhi	r6,0
     4f0:	31806e04 	addi	r6,r6,440
     4f4:	00005300 	call	530 <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
     4f8:	01000034 	movhi	r4,0
     4fc:	2111c704 	addi	r4,r4,18204
     500:	01400034 	movhi	r5,0
     504:	2951c704 	addi	r5,r5,18204
     508:	01800034 	movhi	r6,0
     50c:	31923504 	addi	r6,r6,18644
     510:	00005300 	call	530 <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
     514:	00032b00 	call	32b0 <alt_dcache_flush_all>
  alt_icache_flush_all();
     518:	00035680 	call	3568 <alt_icache_flush_all>
}
     51c:	e037883a 	mov	sp,fp
     520:	dfc00117 	ldw	ra,4(sp)
     524:	df000017 	ldw	fp,0(sp)
     528:	dec00204 	addi	sp,sp,8
     52c:	f800283a 	ret

00000530 <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
     530:	defffc04 	addi	sp,sp,-16
     534:	df000315 	stw	fp,12(sp)
     538:	df000304 	addi	fp,sp,12
     53c:	e13ffd15 	stw	r4,-12(fp)
     540:	e17ffe15 	stw	r5,-8(fp)
     544:	e1bfff15 	stw	r6,-4(fp)
  if (to != from)
     548:	e0fffe17 	ldw	r3,-8(fp)
     54c:	e0bffd17 	ldw	r2,-12(fp)
     550:	18800e26 	beq	r3,r2,58c <alt_load_section+0x5c>
  {
    while( to != end )
     554:	00000a06 	br	580 <alt_load_section+0x50>
    {
      *to++ = *from++;
     558:	e0bffd17 	ldw	r2,-12(fp)
     55c:	10c00017 	ldw	r3,0(r2)
     560:	e0bffe17 	ldw	r2,-8(fp)
     564:	10c00015 	stw	r3,0(r2)
     568:	e0bffe17 	ldw	r2,-8(fp)
     56c:	10800104 	addi	r2,r2,4
     570:	e0bffe15 	stw	r2,-8(fp)
     574:	e0bffd17 	ldw	r2,-12(fp)
     578:	10800104 	addi	r2,r2,4
     57c:	e0bffd15 	stw	r2,-12(fp)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
     580:	e0fffe17 	ldw	r3,-8(fp)
     584:	e0bfff17 	ldw	r2,-4(fp)
     588:	18bff31e 	bne	r3,r2,558 <alt_load_section+0x28>
    {
      *to++ = *from++;
    }
  }
}
     58c:	e037883a 	mov	sp,fp
     590:	df000017 	ldw	fp,0(sp)
     594:	dec00104 	addi	sp,sp,4
     598:	f800283a 	ret

0000059c <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
     59c:	defffd04 	addi	sp,sp,-12
     5a0:	dfc00215 	stw	ra,8(sp)
     5a4:	df000115 	stw	fp,4(sp)
     5a8:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
     5ac:	0009883a 	mov	r4,zero
     5b0:	00006080 	call	608 <alt_irq_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
     5b4:	000063c0 	call	63c <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
     5b8:	01000034 	movhi	r4,0
     5bc:	2111c704 	addi	r4,r4,18204
     5c0:	01400034 	movhi	r5,0
     5c4:	2951c704 	addi	r5,r5,18204
     5c8:	01800034 	movhi	r6,0
     5cc:	3191c704 	addi	r6,r6,18204
     5d0:	000365c0 	call	365c <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
     5d4:	000340c0 	call	340c <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
     5d8:	01000034 	movhi	r4,0
     5dc:	210d1c04 	addi	r4,r4,13424
     5e0:	00041400 	call	4140 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
     5e4:	d1268717 	ldw	r4,-26084(gp)
     5e8:	d1668817 	ldw	r5,-26080(gp)
     5ec:	d1a68917 	ldw	r6,-26076(gp)
     5f0:	00004800 	call	480 <main>
     5f4:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
     5f8:	01000044 	movi	r4,1
     5fc:	00031540 	call	3154 <close>
  exit (result);
     600:	e13fff17 	ldw	r4,-4(fp)
     604:	00041540 	call	4154 <exit>

00000608 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
     608:	defffd04 	addi	sp,sp,-12
     60c:	dfc00215 	stw	ra,8(sp)
     610:	df000115 	stw	fp,4(sp)
     614:	df000104 	addi	fp,sp,4
     618:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_QSYS_IRQ_INIT ( CPU, CPU);
     61c:	0003d8c0 	call	3d8c <altera_nios2_qsys_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts ()
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
     620:	00800044 	movi	r2,1
     624:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
     628:	e037883a 	mov	sp,fp
     62c:	dfc00117 	ldw	ra,4(sp)
     630:	df000017 	ldw	fp,0(sp)
     634:	dec00204 	addi	sp,sp,8
     638:	f800283a 	ret

0000063c <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
     63c:	defffd04 	addi	sp,sp,-12
     640:	dfc00215 	stw	ra,8(sp)
     644:	df000115 	stw	fp,4(sp)
     648:	df000104 	addi	fp,sp,4
    ALTERA_AVALON_TIMER_INIT ( INTERVAL_TIMER, Interval_Timer);
     64c:	01040034 	movhi	r4,4096
     650:	21080004 	addi	r4,r4,8192
     654:	000b883a 	mov	r5,zero
     658:	000d883a 	mov	r6,zero
     65c:	01c00204 	movi	r7,8
     660:	00015900 	call	1590 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, JTAG_UART);
     664:	01000034 	movhi	r4,0
     668:	21123f04 	addi	r4,r4,18684
     66c:	000b883a 	mov	r5,zero
     670:	01800204 	movi	r6,8
     674:	0000bbc0 	call	bbc <altera_avalon_jtag_uart_init>
     678:	01000034 	movhi	r4,0
     67c:	21123504 	addi	r4,r4,18644
     680:	0000a3c0 	call	a3c <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID, sysid);
    ALTERA_UP_AVALON_AUDIO_AND_VIDEO_CONFIG_INIT ( AV_CONFIG, AV_Config);
     684:	01000034 	movhi	r4,0
     688:	21164d04 	addi	r4,r4,22836
     68c:	0000a3c0 	call	a3c <alt_dev_reg>
    ALTERA_UP_AVALON_AUDIO_INIT ( AUDIO, Audio);
     690:	01000034 	movhi	r4,0
     694:	21165904 	addi	r4,r4,22884
     698:	0000a3c0 	call	a3c <alt_dev_reg>
    ALTERA_UP_AVALON_CHARACTER_LCD_INIT ( CHAR_LCD_16X2, Char_LCD_16x2);
     69c:	01000034 	movhi	r4,0
     6a0:	21166504 	addi	r4,r4,22932
     6a4:	00016c80 	call	16c8 <alt_up_character_lcd_init>
     6a8:	01000034 	movhi	r4,0
     6ac:	21166504 	addi	r4,r4,22932
     6b0:	0000a3c0 	call	a3c <alt_dev_reg>
    ALTERA_UP_AVALON_ETHERNET_INIT ( ETHERNET, Ethernet);
     6b4:	01000034 	movhi	r4,0
     6b8:	21167004 	addi	r4,r4,22976
     6bc:	0001b480 	call	1b48 <alt_up_ethernet_init>
     6c0:	01000034 	movhi	r4,0
     6c4:	21167004 	addi	r4,r4,22976
     6c8:	0000a3c0 	call	a3c <alt_dev_reg>
    ALTERA_UP_AVALON_IRDA_INIT ( IRDA_UART, IrDA_UART);
     6cc:	01000034 	movhi	r4,0
     6d0:	21167f04 	addi	r4,r4,23036
     6d4:	0000a3c0 	call	a3c <alt_dev_reg>
    ALTERA_UP_AVALON_PARALLEL_PORT_INIT ( EXPANSION_JP1, Expansion_JP1);
     6d8:	01000034 	movhi	r4,0
     6dc:	21168a04 	addi	r4,r4,23080
     6e0:	0000a3c0 	call	a3c <alt_dev_reg>
    ALTERA_UP_AVALON_PARALLEL_PORT_INIT ( EXPANSION_JP2, Expansion_JP2);
     6e4:	01000034 	movhi	r4,0
     6e8:	21169504 	addi	r4,r4,23124
     6ec:	0000a3c0 	call	a3c <alt_dev_reg>
    ALTERA_UP_AVALON_PARALLEL_PORT_INIT ( GREEN_LEDS, Green_LEDs);
     6f0:	01000034 	movhi	r4,0
     6f4:	2116a004 	addi	r4,r4,23168
     6f8:	0000a3c0 	call	a3c <alt_dev_reg>
    ALTERA_UP_AVALON_PARALLEL_PORT_INIT ( HEX3_HEX0, HEX3_HEX0);
     6fc:	01000034 	movhi	r4,0
     700:	2116ab04 	addi	r4,r4,23212
     704:	0000a3c0 	call	a3c <alt_dev_reg>
    ALTERA_UP_AVALON_PARALLEL_PORT_INIT ( HEX7_HEX4, HEX7_HEX4);
     708:	01000034 	movhi	r4,0
     70c:	2116b604 	addi	r4,r4,23256
     710:	0000a3c0 	call	a3c <alt_dev_reg>
    ALTERA_UP_AVALON_PARALLEL_PORT_INIT ( PUSHBUTTONS, Pushbuttons);
     714:	01000034 	movhi	r4,0
     718:	2116c104 	addi	r4,r4,23300
     71c:	0000a3c0 	call	a3c <alt_dev_reg>
    ALTERA_UP_AVALON_PARALLEL_PORT_INIT ( RED_LEDS, Red_LEDs);
     720:	01000034 	movhi	r4,0
     724:	2116cc04 	addi	r4,r4,23344
     728:	0000a3c0 	call	a3c <alt_dev_reg>
    ALTERA_UP_AVALON_PARALLEL_PORT_INIT ( SLIDER_SWITCHES, Slider_Switches);
     72c:	01000034 	movhi	r4,0
     730:	2116d704 	addi	r4,r4,23388
     734:	0000a3c0 	call	a3c <alt_dev_reg>
    ALTERA_UP_AVALON_PS2_INIT ( PS2_PORT, PS2_Port);
     738:	01000034 	movhi	r4,0
     73c:	2116e204 	addi	r4,r4,23432
     740:	00023900 	call	2390 <alt_up_ps2_init>
     744:	01000034 	movhi	r4,0
     748:	2116e204 	addi	r4,r4,23432
     74c:	0000a3c0 	call	a3c <alt_dev_reg>
    ALTERA_UP_AVALON_RS232_INIT ( SERIAL_PORT, Serial_Port);
     750:	01000034 	movhi	r4,0
     754:	2116f004 	addi	r4,r4,23488
     758:	0000a3c0 	call	a3c <alt_dev_reg>
    ALTERA_UP_AVALON_USB_INIT ( USB, USB);
     75c:	01000034 	movhi	r4,0
     760:	2116fb04 	addi	r4,r4,23532
     764:	0000a3c0 	call	a3c <alt_dev_reg>
    ALTERA_UP_AVALON_VIDEO_CHARACTER_BUFFER_WITH_DMA_INIT ( VGA_CHAR_BUFFER, VGA_Char_Buffer);
     768:	00800034 	movhi	r2,0
     76c:	10970804 	addi	r2,r2,23584
     770:	10800a17 	ldw	r2,40(r2)
     774:	10800104 	addi	r2,r2,4
     778:	10800017 	ldw	r2,0(r2)
     77c:	10ffffcc 	andi	r3,r2,65535
     780:	00800034 	movhi	r2,0
     784:	10970804 	addi	r2,r2,23584
     788:	10c00c15 	stw	r3,48(r2)
     78c:	00800034 	movhi	r2,0
     790:	10970804 	addi	r2,r2,23584
     794:	10800a17 	ldw	r2,40(r2)
     798:	10800104 	addi	r2,r2,4
     79c:	10800017 	ldw	r2,0(r2)
     7a0:	1005d43a 	srai	r2,r2,16
     7a4:	10ffffcc 	andi	r3,r2,65535
     7a8:	00800034 	movhi	r2,0
     7ac:	10970804 	addi	r2,r2,23584
     7b0:	10c00d15 	stw	r3,52(r2)
     7b4:	00800034 	movhi	r2,0
     7b8:	10970804 	addi	r2,r2,23584
     7bc:	10800c17 	ldw	r2,48(r2)
     7c0:	10801068 	cmpgeui	r2,r2,65
     7c4:	1000081e 	bne	r2,zero,7e8 <alt_sys_init+0x1ac>
     7c8:	00c00034 	movhi	r3,0
     7cc:	18d70804 	addi	r3,r3,23584
     7d0:	00800fc4 	movi	r2,63
     7d4:	18800f15 	stw	r2,60(r3)
     7d8:	00c00034 	movhi	r3,0
     7dc:	18d70804 	addi	r3,r3,23584
     7e0:	00800184 	movi	r2,6
     7e4:	18801015 	stw	r2,64(r3)
     7e8:	00800034 	movhi	r2,0
     7ec:	10970804 	addi	r2,r2,23584
     7f0:	10800d17 	ldw	r2,52(r2)
     7f4:	10800868 	cmpgeui	r2,r2,33
     7f8:	1000041e 	bne	r2,zero,80c <alt_sys_init+0x1d0>
     7fc:	00c00034 	movhi	r3,0
     800:	18d70804 	addi	r3,r3,23584
     804:	008007c4 	movi	r2,31
     808:	18801115 	stw	r2,68(r3)
     80c:	01000034 	movhi	r4,0
     810:	21170804 	addi	r4,r4,23584
     814:	0002cfc0 	call	2cfc <alt_up_char_buffer_init>
     818:	01000034 	movhi	r4,0
     81c:	21170804 	addi	r4,r4,23584
     820:	0000a3c0 	call	a3c <alt_dev_reg>
    ALTERA_UP_AVALON_VIDEO_PIXEL_BUFFER_DMA_INIT ( VGA_PIXEL_BUFFER, VGA_Pixel_Buffer);
     824:	00800034 	movhi	r2,0
     828:	10971a04 	addi	r2,r2,23656
     82c:	10800a17 	ldw	r2,40(r2)
     830:	10800017 	ldw	r2,0(r2)
     834:	1007883a 	mov	r3,r2
     838:	00800034 	movhi	r2,0
     83c:	10971a04 	addi	r2,r2,23656
     840:	10c00b15 	stw	r3,44(r2)
     844:	00800034 	movhi	r2,0
     848:	10971a04 	addi	r2,r2,23656
     84c:	10800a17 	ldw	r2,40(r2)
     850:	10800104 	addi	r2,r2,4
     854:	10800017 	ldw	r2,0(r2)
     858:	1007883a 	mov	r3,r2
     85c:	00800034 	movhi	r2,0
     860:	10971a04 	addi	r2,r2,23656
     864:	10c00c15 	stw	r3,48(r2)
     868:	00800034 	movhi	r2,0
     86c:	10971a04 	addi	r2,r2,23656
     870:	10800a17 	ldw	r2,40(r2)
     874:	10800204 	addi	r2,r2,8
     878:	10800017 	ldw	r2,0(r2)
     87c:	10ffffcc 	andi	r3,r2,65535
     880:	00800034 	movhi	r2,0
     884:	10971a04 	addi	r2,r2,23656
     888:	10c00f15 	stw	r3,60(r2)
     88c:	00800034 	movhi	r2,0
     890:	10971a04 	addi	r2,r2,23656
     894:	10800a17 	ldw	r2,40(r2)
     898:	10800204 	addi	r2,r2,8
     89c:	10800017 	ldw	r2,0(r2)
     8a0:	1005d43a 	srai	r2,r2,16
     8a4:	10ffffcc 	andi	r3,r2,65535
     8a8:	00800034 	movhi	r2,0
     8ac:	10971a04 	addi	r2,r2,23656
     8b0:	10c01015 	stw	r3,64(r2)
     8b4:	00800034 	movhi	r2,0
     8b8:	10971a04 	addi	r2,r2,23656
     8bc:	10800a17 	ldw	r2,40(r2)
     8c0:	10800304 	addi	r2,r2,12
     8c4:	10800017 	ldw	r2,0(r2)
     8c8:	1005d07a 	srai	r2,r2,1
     8cc:	10c0004c 	andi	r3,r2,1
     8d0:	00800034 	movhi	r2,0
     8d4:	10971a04 	addi	r2,r2,23656
     8d8:	10c00d15 	stw	r3,52(r2)
     8dc:	00800034 	movhi	r2,0
     8e0:	10971a04 	addi	r2,r2,23656
     8e4:	10800a17 	ldw	r2,40(r2)
     8e8:	10800304 	addi	r2,r2,12
     8ec:	10800017 	ldw	r2,0(r2)
     8f0:	1005d13a 	srai	r2,r2,4
     8f4:	10c003cc 	andi	r3,r2,15
     8f8:	00800034 	movhi	r2,0
     8fc:	10971a04 	addi	r2,r2,23656
     900:	10c00e15 	stw	r3,56(r2)
     904:	00800034 	movhi	r2,0
     908:	10971a04 	addi	r2,r2,23656
     90c:	10800a17 	ldw	r2,40(r2)
     910:	10800304 	addi	r2,r2,12
     914:	10800017 	ldw	r2,0(r2)
     918:	1005d43a 	srai	r2,r2,16
     91c:	1007883a 	mov	r3,r2
     920:	00bfffc4 	movi	r2,-1
     924:	1884703a 	and	r2,r3,r2
     928:	e0bfff45 	stb	r2,-3(fp)
     92c:	00800034 	movhi	r2,0
     930:	10971a04 	addi	r2,r2,23656
     934:	10800a17 	ldw	r2,40(r2)
     938:	10800304 	addi	r2,r2,12
     93c:	10800017 	ldw	r2,0(r2)
     940:	1005d63a 	srai	r2,r2,24
     944:	1007883a 	mov	r3,r2
     948:	00bfffc4 	movi	r2,-1
     94c:	1884703a 	and	r2,r3,r2
     950:	e0bfff05 	stb	r2,-4(fp)
     954:	00800034 	movhi	r2,0
     958:	10971a04 	addi	r2,r2,23656
     95c:	10800e17 	ldw	r2,56(r2)
     960:	10800058 	cmpnei	r2,r2,1
     964:	1000041e 	bne	r2,zero,978 <alt_sys_init+0x33c>
     968:	00800034 	movhi	r2,0
     96c:	10971a04 	addi	r2,r2,23656
     970:	10001115 	stw	zero,68(r2)
     974:	00000e06 	br	9b0 <alt_sys_init+0x374>
     978:	00800034 	movhi	r2,0
     97c:	10971a04 	addi	r2,r2,23656
     980:	10800e17 	ldw	r2,56(r2)
     984:	10800098 	cmpnei	r2,r2,2
     988:	1000051e 	bne	r2,zero,9a0 <alt_sys_init+0x364>
     98c:	00c00034 	movhi	r3,0
     990:	18d71a04 	addi	r3,r3,23656
     994:	00800044 	movi	r2,1
     998:	18801115 	stw	r2,68(r3)
     99c:	00000406 	br	9b0 <alt_sys_init+0x374>
     9a0:	00c00034 	movhi	r3,0
     9a4:	18d71a04 	addi	r3,r3,23656
     9a8:	00800084 	movi	r2,2
     9ac:	18801115 	stw	r2,68(r3)
     9b0:	e0ffff43 	ldbu	r3,-3(fp)
     9b4:	00800804 	movi	r2,32
     9b8:	10c7c83a 	sub	r3,r2,r3
     9bc:	00bfffc4 	movi	r2,-1
     9c0:	10c6d83a 	srl	r3,r2,r3
     9c4:	00800034 	movhi	r2,0
     9c8:	10971a04 	addi	r2,r2,23656
     9cc:	10c01215 	stw	r3,72(r2)
     9d0:	e0ffff43 	ldbu	r3,-3(fp)
     9d4:	00800034 	movhi	r2,0
     9d8:	10971a04 	addi	r2,r2,23656
     9dc:	10801117 	ldw	r2,68(r2)
     9e0:	1887883a 	add	r3,r3,r2
     9e4:	00800034 	movhi	r2,0
     9e8:	10971a04 	addi	r2,r2,23656
     9ec:	10c01315 	stw	r3,76(r2)
     9f0:	e0ffff03 	ldbu	r3,-4(fp)
     9f4:	00800804 	movi	r2,32
     9f8:	10c7c83a 	sub	r3,r2,r3
     9fc:	00bfffc4 	movi	r2,-1
     a00:	10c6d83a 	srl	r3,r2,r3
     a04:	00800034 	movhi	r2,0
     a08:	10971a04 	addi	r2,r2,23656
     a0c:	10c01415 	stw	r3,80(r2)
     a10:	01000034 	movhi	r4,0
     a14:	21171a04 	addi	r4,r4,23656
     a18:	0000a3c0 	call	a3c <alt_dev_reg>
    ALTERA_UP_SD_CARD_AVALON_INTERFACE_INIT ( SD_CARD, SD_Card);
     a1c:	01000034 	movhi	r4,0
     a20:	21172f04 	addi	r4,r4,23740
     a24:	0000a3c0 	call	a3c <alt_dev_reg>
}
     a28:	e037883a 	mov	sp,fp
     a2c:	dfc00117 	ldw	ra,4(sp)
     a30:	df000017 	ldw	fp,0(sp)
     a34:	dec00204 	addi	sp,sp,8
     a38:	f800283a 	ret

00000a3c <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
     a3c:	defffd04 	addi	sp,sp,-12
     a40:	dfc00215 	stw	ra,8(sp)
     a44:	df000115 	stw	fp,4(sp)
     a48:	df000104 	addi	fp,sp,4
     a4c:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
     a50:	e13fff17 	ldw	r4,-4(fp)
     a54:	01400034 	movhi	r5,0
     a58:	2958a704 	addi	r5,r5,25244
     a5c:	00032f80 	call	32f8 <alt_dev_llist_insert>
}
     a60:	e037883a 	mov	sp,fp
     a64:	dfc00117 	ldw	ra,4(sp)
     a68:	df000017 	ldw	fp,0(sp)
     a6c:	dec00204 	addi	sp,sp,8
     a70:	f800283a 	ret

00000a74 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
     a74:	defffa04 	addi	sp,sp,-24
     a78:	dfc00515 	stw	ra,20(sp)
     a7c:	df000415 	stw	fp,16(sp)
     a80:	df000404 	addi	fp,sp,16
     a84:	e13ffd15 	stw	r4,-12(fp)
     a88:	e17ffe15 	stw	r5,-8(fp)
     a8c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
     a90:	e0bffd17 	ldw	r2,-12(fp)
     a94:	10800017 	ldw	r2,0(r2)
     a98:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
     a9c:	e0bffc17 	ldw	r2,-16(fp)
     aa0:	11000a04 	addi	r4,r2,40
     aa4:	e0bffd17 	ldw	r2,-12(fp)
     aa8:	11c00217 	ldw	r7,8(r2)
     aac:	e17ffe17 	ldw	r5,-8(fp)
     ab0:	e1bfff17 	ldw	r6,-4(fp)
     ab4:	00010b80 	call	10b8 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
     ab8:	e037883a 	mov	sp,fp
     abc:	dfc00117 	ldw	ra,4(sp)
     ac0:	df000017 	ldw	fp,0(sp)
     ac4:	dec00204 	addi	sp,sp,8
     ac8:	f800283a 	ret

00000acc <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
     acc:	defffa04 	addi	sp,sp,-24
     ad0:	dfc00515 	stw	ra,20(sp)
     ad4:	df000415 	stw	fp,16(sp)
     ad8:	df000404 	addi	fp,sp,16
     adc:	e13ffd15 	stw	r4,-12(fp)
     ae0:	e17ffe15 	stw	r5,-8(fp)
     ae4:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
     ae8:	e0bffd17 	ldw	r2,-12(fp)
     aec:	10800017 	ldw	r2,0(r2)
     af0:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
     af4:	e0bffc17 	ldw	r2,-16(fp)
     af8:	11000a04 	addi	r4,r2,40
     afc:	e0bffd17 	ldw	r2,-12(fp)
     b00:	11c00217 	ldw	r7,8(r2)
     b04:	e17ffe17 	ldw	r5,-8(fp)
     b08:	e1bfff17 	ldw	r6,-4(fp)
     b0c:	00012dc0 	call	12dc <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
     b10:	e037883a 	mov	sp,fp
     b14:	dfc00117 	ldw	ra,4(sp)
     b18:	df000017 	ldw	fp,0(sp)
     b1c:	dec00204 	addi	sp,sp,8
     b20:	f800283a 	ret

00000b24 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
     b24:	defffc04 	addi	sp,sp,-16
     b28:	dfc00315 	stw	ra,12(sp)
     b2c:	df000215 	stw	fp,8(sp)
     b30:	df000204 	addi	fp,sp,8
     b34:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
     b38:	e0bfff17 	ldw	r2,-4(fp)
     b3c:	10800017 	ldw	r2,0(r2)
     b40:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
     b44:	e0bffe17 	ldw	r2,-8(fp)
     b48:	11000a04 	addi	r4,r2,40
     b4c:	e0bfff17 	ldw	r2,-4(fp)
     b50:	11400217 	ldw	r5,8(r2)
     b54:	0000f500 	call	f50 <altera_avalon_jtag_uart_close>
}
     b58:	e037883a 	mov	sp,fp
     b5c:	dfc00117 	ldw	ra,4(sp)
     b60:	df000017 	ldw	fp,0(sp)
     b64:	dec00204 	addi	sp,sp,8
     b68:	f800283a 	ret

00000b6c <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
     b6c:	defffa04 	addi	sp,sp,-24
     b70:	dfc00515 	stw	ra,20(sp)
     b74:	df000415 	stw	fp,16(sp)
     b78:	df000404 	addi	fp,sp,16
     b7c:	e13ffd15 	stw	r4,-12(fp)
     b80:	e17ffe15 	stw	r5,-8(fp)
     b84:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
     b88:	e0bffd17 	ldw	r2,-12(fp)
     b8c:	10800017 	ldw	r2,0(r2)
     b90:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
     b94:	e0bffc17 	ldw	r2,-16(fp)
     b98:	11000a04 	addi	r4,r2,40
     b9c:	e17ffe17 	ldw	r5,-8(fp)
     ba0:	e1bfff17 	ldw	r6,-4(fp)
     ba4:	0000fc40 	call	fc4 <altera_avalon_jtag_uart_ioctl>
}
     ba8:	e037883a 	mov	sp,fp
     bac:	dfc00117 	ldw	ra,4(sp)
     bb0:	df000017 	ldw	fp,0(sp)
     bb4:	dec00204 	addi	sp,sp,8
     bb8:	f800283a 	ret

00000bbc <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
     bbc:	defffb04 	addi	sp,sp,-20
     bc0:	dfc00415 	stw	ra,16(sp)
     bc4:	df000315 	stw	fp,12(sp)
     bc8:	df000304 	addi	fp,sp,12
     bcc:	e13ffd15 	stw	r4,-12(fp)
     bd0:	e17ffe15 	stw	r5,-8(fp)
     bd4:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
     bd8:	e0fffd17 	ldw	r3,-12(fp)
     bdc:	00800044 	movi	r2,1
     be0:	18800815 	stw	r2,32(r3)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
     be4:	e0bffd17 	ldw	r2,-12(fp)
     be8:	10800017 	ldw	r2,0(r2)
     bec:	11000104 	addi	r4,r2,4
     bf0:	e0bffd17 	ldw	r2,-12(fp)
     bf4:	10800817 	ldw	r2,32(r2)
     bf8:	1007883a 	mov	r3,r2
     bfc:	2005883a 	mov	r2,r4
     c00:	10c00035 	stwio	r3,0(r2)
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
                      sp, NULL);
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
     c04:	e13fff17 	ldw	r4,-4(fp)
     c08:	e17ffd17 	ldw	r5,-12(fp)
     c0c:	01800034 	movhi	r6,0
     c10:	31831d04 	addi	r6,r6,3188
     c14:	00036d40 	call	36d4 <alt_irq_register>
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
     c18:	e0bffd17 	ldw	r2,-12(fp)
     c1c:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
     c20:	e0bffd17 	ldw	r2,-12(fp)
     c24:	11000204 	addi	r4,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
     c28:	00800034 	movhi	r2,0
     c2c:	109f2f04 	addi	r2,r2,31932
     c30:	10800017 	ldw	r2,0(r2)
     c34:	100b883a 	mov	r5,r2
     c38:	01800034 	movhi	r6,0
     c3c:	3183a804 	addi	r6,r6,3744
     c40:	e1fffd17 	ldw	r7,-12(fp)
     c44:	00030000 	call	3000 <alt_alarm_start>
     c48:	1004403a 	cmpge	r2,r2,zero
     c4c:	1000041e 	bne	r2,zero,c60 <altera_avalon_jtag_uart_init+0xa4>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
     c50:	e0fffd17 	ldw	r3,-12(fp)
     c54:	00a00034 	movhi	r2,32768
     c58:	10bfffc4 	addi	r2,r2,-1
     c5c:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
     c60:	e037883a 	mov	sp,fp
     c64:	dfc00117 	ldw	ra,4(sp)
     c68:	df000017 	ldw	fp,0(sp)
     c6c:	dec00204 	addi	sp,sp,8
     c70:	f800283a 	ret

00000c74 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
     c74:	defff704 	addi	sp,sp,-36
     c78:	df000815 	stw	fp,32(sp)
     c7c:	df000804 	addi	fp,sp,32
     c80:	e13ffe15 	stw	r4,-8(fp)
     c84:	e17fff15 	stw	r5,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
     c88:	e0bffe17 	ldw	r2,-8(fp)
     c8c:	e0bffd15 	stw	r2,-12(fp)
  unsigned int base = sp->base;
     c90:	e0bffd17 	ldw	r2,-12(fp)
     c94:	10800017 	ldw	r2,0(r2)
     c98:	e0bffc15 	stw	r2,-16(fp)
     c9c:	00000006 	br	ca0 <altera_avalon_jtag_uart_irq+0x2c>
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
     ca0:	e0bffc17 	ldw	r2,-16(fp)
     ca4:	10800104 	addi	r2,r2,4
     ca8:	10800037 	ldwio	r2,0(r2)
     cac:	e0bffb15 	stw	r2,-20(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
     cb0:	e0bffb17 	ldw	r2,-20(fp)
     cb4:	1080c00c 	andi	r2,r2,768
     cb8:	1005003a 	cmpeq	r2,r2,zero
     cbc:	1000741e 	bne	r2,zero,e90 <altera_avalon_jtag_uart_irq+0x21c>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
     cc0:	e0bffb17 	ldw	r2,-20(fp)
     cc4:	1080400c 	andi	r2,r2,256
     cc8:	1005003a 	cmpeq	r2,r2,zero
     ccc:	1000351e 	bne	r2,zero,da4 <altera_avalon_jtag_uart_irq+0x130>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
     cd0:	00800074 	movhi	r2,1
     cd4:	e0bffa15 	stw	r2,-24(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
     cd8:	e0bffd17 	ldw	r2,-12(fp)
     cdc:	10800a17 	ldw	r2,40(r2)
     ce0:	10800044 	addi	r2,r2,1
     ce4:	1081ffcc 	andi	r2,r2,2047
     ce8:	e0bff915 	stw	r2,-28(fp)
        if (next == sp->rx_out)
     cec:	e0bffd17 	ldw	r2,-12(fp)
     cf0:	10c00b17 	ldw	r3,44(r2)
     cf4:	e0bff917 	ldw	r2,-28(fp)
     cf8:	18801626 	beq	r3,r2,d54 <altera_avalon_jtag_uart_irq+0xe0>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
     cfc:	e0bffc17 	ldw	r2,-16(fp)
     d00:	10800037 	ldwio	r2,0(r2)
     d04:	e0bffa15 	stw	r2,-24(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
     d08:	e0bffa17 	ldw	r2,-24(fp)
     d0c:	10a0000c 	andi	r2,r2,32768
     d10:	1005003a 	cmpeq	r2,r2,zero
     d14:	10000f1e 	bne	r2,zero,d54 <altera_avalon_jtag_uart_irq+0xe0>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
     d18:	e0bffd17 	ldw	r2,-12(fp)
     d1c:	10c00a17 	ldw	r3,40(r2)
     d20:	e0bffa17 	ldw	r2,-24(fp)
     d24:	1009883a 	mov	r4,r2
     d28:	e0bffd17 	ldw	r2,-12(fp)
     d2c:	1885883a 	add	r2,r3,r2
     d30:	10800e04 	addi	r2,r2,56
     d34:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
     d38:	e0bffd17 	ldw	r2,-12(fp)
     d3c:	10800a17 	ldw	r2,40(r2)
     d40:	10800044 	addi	r2,r2,1
     d44:	10c1ffcc 	andi	r3,r2,2047
     d48:	e0bffd17 	ldw	r2,-12(fp)
     d4c:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
     d50:	003fe106 	br	cd8 <altera_avalon_jtag_uart_irq+0x64>

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
     d54:	e0bffa17 	ldw	r2,-24(fp)
     d58:	10bfffec 	andhi	r2,r2,65535
     d5c:	1005003a 	cmpeq	r2,r2,zero
     d60:	1000101e 	bne	r2,zero,da4 <altera_avalon_jtag_uart_irq+0x130>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
     d64:	e0bffd17 	ldw	r2,-12(fp)
     d68:	10c00817 	ldw	r3,32(r2)
     d6c:	00bfff84 	movi	r2,-2
     d70:	1886703a 	and	r3,r3,r2
     d74:	e0bffd17 	ldw	r2,-12(fp)
     d78:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
     d7c:	e0bffc17 	ldw	r2,-16(fp)
     d80:	11000104 	addi	r4,r2,4
     d84:	e0bffd17 	ldw	r2,-12(fp)
     d88:	10800817 	ldw	r2,32(r2)
     d8c:	1007883a 	mov	r3,r2
     d90:	2005883a 	mov	r2,r4
     d94:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
     d98:	e0bffc17 	ldw	r2,-16(fp)
     d9c:	10800104 	addi	r2,r2,4
     da0:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
     da4:	e0bffb17 	ldw	r2,-20(fp)
     da8:	1080800c 	andi	r2,r2,512
     dac:	1005003a 	cmpeq	r2,r2,zero
     db0:	103fbb1e 	bne	r2,zero,ca0 <altera_avalon_jtag_uart_irq+0x2c>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
     db4:	e0bffb17 	ldw	r2,-20(fp)
     db8:	10bfffec 	andhi	r2,r2,65535
     dbc:	1004d43a 	srli	r2,r2,16
     dc0:	e0bff815 	stw	r2,-32(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
     dc4:	00001506 	br	e1c <altera_avalon_jtag_uart_irq+0x1a8>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
     dc8:	e13ffc17 	ldw	r4,-16(fp)
     dcc:	e0bffd17 	ldw	r2,-12(fp)
     dd0:	10c00d17 	ldw	r3,52(r2)
     dd4:	e0bffd17 	ldw	r2,-12(fp)
     dd8:	1885883a 	add	r2,r3,r2
     ddc:	10820e04 	addi	r2,r2,2104
     de0:	10800003 	ldbu	r2,0(r2)
     de4:	10c03fcc 	andi	r3,r2,255
     de8:	18c0201c 	xori	r3,r3,128
     dec:	18ffe004 	addi	r3,r3,-128
     df0:	2005883a 	mov	r2,r4
     df4:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
     df8:	e0bffd17 	ldw	r2,-12(fp)
     dfc:	10800d17 	ldw	r2,52(r2)
     e00:	10800044 	addi	r2,r2,1
     e04:	10c1ffcc 	andi	r3,r2,2047
     e08:	e0bffd17 	ldw	r2,-12(fp)
     e0c:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
     e10:	e0bff817 	ldw	r2,-32(fp)
     e14:	10bfffc4 	addi	r2,r2,-1
     e18:	e0bff815 	stw	r2,-32(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
     e1c:	e0bff817 	ldw	r2,-32(fp)
     e20:	1005003a 	cmpeq	r2,r2,zero
     e24:	1000051e 	bne	r2,zero,e3c <altera_avalon_jtag_uart_irq+0x1c8>
     e28:	e0bffd17 	ldw	r2,-12(fp)
     e2c:	10c00d17 	ldw	r3,52(r2)
     e30:	e0bffd17 	ldw	r2,-12(fp)
     e34:	10800c17 	ldw	r2,48(r2)
     e38:	18bfe31e 	bne	r3,r2,dc8 <altera_avalon_jtag_uart_irq+0x154>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
     e3c:	e0bff817 	ldw	r2,-32(fp)
     e40:	1005003a 	cmpeq	r2,r2,zero
     e44:	103f961e 	bne	r2,zero,ca0 <altera_avalon_jtag_uart_irq+0x2c>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
     e48:	e0bffd17 	ldw	r2,-12(fp)
     e4c:	10c00817 	ldw	r3,32(r2)
     e50:	00bfff44 	movi	r2,-3
     e54:	1886703a 	and	r3,r3,r2
     e58:	e0bffd17 	ldw	r2,-12(fp)
     e5c:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
     e60:	e0bffd17 	ldw	r2,-12(fp)
     e64:	10800017 	ldw	r2,0(r2)
     e68:	11000104 	addi	r4,r2,4
     e6c:	e0bffd17 	ldw	r2,-12(fp)
     e70:	10800817 	ldw	r2,32(r2)
     e74:	1007883a 	mov	r3,r2
     e78:	2005883a 	mov	r2,r4
     e7c:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
     e80:	e0bffc17 	ldw	r2,-16(fp)
     e84:	10800104 	addi	r2,r2,4
     e88:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
     e8c:	003f8406 	br	ca0 <altera_avalon_jtag_uart_irq+0x2c>
}
     e90:	e037883a 	mov	sp,fp
     e94:	df000017 	ldw	fp,0(sp)
     e98:	dec00104 	addi	sp,sp,4
     e9c:	f800283a 	ret

00000ea0 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
     ea0:	defffc04 	addi	sp,sp,-16
     ea4:	df000315 	stw	fp,12(sp)
     ea8:	df000304 	addi	fp,sp,12
     eac:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
     eb0:	e0bfff17 	ldw	r2,-4(fp)
     eb4:	e0bffe15 	stw	r2,-8(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
     eb8:	e0bffe17 	ldw	r2,-8(fp)
     ebc:	10800017 	ldw	r2,0(r2)
     ec0:	10800104 	addi	r2,r2,4
     ec4:	10800037 	ldwio	r2,0(r2)
     ec8:	e0bffd15 	stw	r2,-12(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
     ecc:	e0bffd17 	ldw	r2,-12(fp)
     ed0:	1081000c 	andi	r2,r2,1024
     ed4:	1005003a 	cmpeq	r2,r2,zero
     ed8:	10000c1e 	bne	r2,zero,f0c <altera_avalon_jtag_uart_timeout+0x6c>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
     edc:	e0bffe17 	ldw	r2,-8(fp)
     ee0:	10800017 	ldw	r2,0(r2)
     ee4:	11000104 	addi	r4,r2,4
     ee8:	e0bffe17 	ldw	r2,-8(fp)
     eec:	10800817 	ldw	r2,32(r2)
     ef0:	10810014 	ori	r2,r2,1024
     ef4:	1007883a 	mov	r3,r2
     ef8:	2005883a 	mov	r2,r4
     efc:	10c00035 	stwio	r3,0(r2)
    sp->host_inactive = 0;
     f00:	e0bffe17 	ldw	r2,-8(fp)
     f04:	10000915 	stw	zero,36(r2)
     f08:	00000a06 	br	f34 <altera_avalon_jtag_uart_timeout+0x94>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
     f0c:	e0bffe17 	ldw	r2,-8(fp)
     f10:	10c00917 	ldw	r3,36(r2)
     f14:	00a00034 	movhi	r2,32768
     f18:	10bfff04 	addi	r2,r2,-4
     f1c:	10c00536 	bltu	r2,r3,f34 <altera_avalon_jtag_uart_timeout+0x94>
    sp->host_inactive++;
     f20:	e0bffe17 	ldw	r2,-8(fp)
     f24:	10800917 	ldw	r2,36(r2)
     f28:	10c00044 	addi	r3,r2,1
     f2c:	e0bffe17 	ldw	r2,-8(fp)
     f30:	10c00915 	stw	r3,36(r2)
     f34:	00800034 	movhi	r2,0
     f38:	109f2f04 	addi	r2,r2,31932
     f3c:	10800017 	ldw	r2,0(r2)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
     f40:	e037883a 	mov	sp,fp
     f44:	df000017 	ldw	fp,0(sp)
     f48:	dec00104 	addi	sp,sp,4
     f4c:	f800283a 	ret

00000f50 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
     f50:	defffc04 	addi	sp,sp,-16
     f54:	df000315 	stw	fp,12(sp)
     f58:	df000304 	addi	fp,sp,12
     f5c:	e13ffd15 	stw	r4,-12(fp)
     f60:	e17ffe15 	stw	r5,-8(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
     f64:	00000706 	br	f84 <altera_avalon_jtag_uart_close+0x34>
    if (flags & O_NONBLOCK) {
     f68:	e0bffe17 	ldw	r2,-8(fp)
     f6c:	1090000c 	andi	r2,r2,16384
     f70:	1005003a 	cmpeq	r2,r2,zero
     f74:	1000031e 	bne	r2,zero,f84 <altera_avalon_jtag_uart_close+0x34>
      return -EWOULDBLOCK; 
     f78:	00bffd44 	movi	r2,-11
     f7c:	e0bfff15 	stw	r2,-4(fp)
     f80:	00000b06 	br	fb0 <altera_avalon_jtag_uart_close+0x60>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
     f84:	e0bffd17 	ldw	r2,-12(fp)
     f88:	10c00d17 	ldw	r3,52(r2)
     f8c:	e0bffd17 	ldw	r2,-12(fp)
     f90:	10800c17 	ldw	r2,48(r2)
     f94:	18800526 	beq	r3,r2,fac <altera_avalon_jtag_uart_close+0x5c>
     f98:	e0bffd17 	ldw	r2,-12(fp)
     f9c:	10c00917 	ldw	r3,36(r2)
     fa0:	e0bffd17 	ldw	r2,-12(fp)
     fa4:	10800117 	ldw	r2,4(r2)
     fa8:	18bfef36 	bltu	r3,r2,f68 <altera_avalon_jtag_uart_close+0x18>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
     fac:	e03fff15 	stw	zero,-4(fp)
     fb0:	e0bfff17 	ldw	r2,-4(fp)
}
     fb4:	e037883a 	mov	sp,fp
     fb8:	df000017 	ldw	fp,0(sp)
     fbc:	dec00104 	addi	sp,sp,4
     fc0:	f800283a 	ret

00000fc4 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
     fc4:	defff804 	addi	sp,sp,-32
     fc8:	df000715 	stw	fp,28(sp)
     fcc:	df000704 	addi	fp,sp,28
     fd0:	e13ffb15 	stw	r4,-20(fp)
     fd4:	e17ffc15 	stw	r5,-16(fp)
     fd8:	e1bffd15 	stw	r6,-12(fp)
  int rc = -ENOTTY;
     fdc:	00bff9c4 	movi	r2,-25
     fe0:	e0bffa15 	stw	r2,-24(fp)

  switch (req)
     fe4:	e0bffc17 	ldw	r2,-16(fp)
     fe8:	e0bfff15 	stw	r2,-4(fp)
     fec:	e0ffff17 	ldw	r3,-4(fp)
     ff0:	189a8060 	cmpeqi	r2,r3,27137
     ff4:	1000041e 	bne	r2,zero,1008 <altera_avalon_jtag_uart_ioctl+0x44>
     ff8:	e0ffff17 	ldw	r3,-4(fp)
     ffc:	189a80a0 	cmpeqi	r2,r3,27138
    1000:	10001b1e 	bne	r2,zero,1070 <altera_avalon_jtag_uart_ioctl+0xac>
    1004:	00002706 	br	10a4 <altera_avalon_jtag_uart_ioctl+0xe0>
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
    1008:	e0bffb17 	ldw	r2,-20(fp)
    100c:	10c00117 	ldw	r3,4(r2)
    1010:	00a00034 	movhi	r2,32768
    1014:	10bfffc4 	addi	r2,r2,-1
    1018:	18802226 	beq	r3,r2,10a4 <altera_avalon_jtag_uart_ioctl+0xe0>
    {
      int timeout = *((int *)arg);
    101c:	e0bffd17 	ldw	r2,-12(fp)
    1020:	10800017 	ldw	r2,0(r2)
    1024:	e0bff915 	stw	r2,-28(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
    1028:	e0bff917 	ldw	r2,-28(fp)
    102c:	10800090 	cmplti	r2,r2,2
    1030:	1000071e 	bne	r2,zero,1050 <altera_avalon_jtag_uart_ioctl+0x8c>
    1034:	e0fff917 	ldw	r3,-28(fp)
    1038:	00a00034 	movhi	r2,32768
    103c:	10bfffc4 	addi	r2,r2,-1
    1040:	18800326 	beq	r3,r2,1050 <altera_avalon_jtag_uart_ioctl+0x8c>
    1044:	e0bff917 	ldw	r2,-28(fp)
    1048:	e0bffe15 	stw	r2,-8(fp)
    104c:	00000306 	br	105c <altera_avalon_jtag_uart_ioctl+0x98>
    1050:	00e00034 	movhi	r3,32768
    1054:	18ffff84 	addi	r3,r3,-2
    1058:	e0fffe15 	stw	r3,-8(fp)
    105c:	e0bffb17 	ldw	r2,-20(fp)
    1060:	e0fffe17 	ldw	r3,-8(fp)
    1064:	10c00115 	stw	r3,4(r2)
      rc = 0;
    1068:	e03ffa15 	stw	zero,-24(fp)
    }
    break;
    106c:	00000d06 	br	10a4 <altera_avalon_jtag_uart_ioctl+0xe0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
    1070:	e0bffb17 	ldw	r2,-20(fp)
    1074:	10c00117 	ldw	r3,4(r2)
    1078:	00a00034 	movhi	r2,32768
    107c:	10bfffc4 	addi	r2,r2,-1
    1080:	18800826 	beq	r3,r2,10a4 <altera_avalon_jtag_uart_ioctl+0xe0>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
    1084:	e13ffd17 	ldw	r4,-12(fp)
    1088:	e0bffb17 	ldw	r2,-20(fp)
    108c:	10c00917 	ldw	r3,36(r2)
    1090:	e0bffb17 	ldw	r2,-20(fp)
    1094:	10800117 	ldw	r2,4(r2)
    1098:	1885803a 	cmpltu	r2,r3,r2
    109c:	20800015 	stw	r2,0(r4)
      rc = 0;
    10a0:	e03ffa15 	stw	zero,-24(fp)

  default:
    break;
  }

  return rc;
    10a4:	e0bffa17 	ldw	r2,-24(fp)
}
    10a8:	e037883a 	mov	sp,fp
    10ac:	df000017 	ldw	fp,0(sp)
    10b0:	dec00104 	addi	sp,sp,4
    10b4:	f800283a 	ret

000010b8 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
    10b8:	defff204 	addi	sp,sp,-56
    10bc:	dfc00d15 	stw	ra,52(sp)
    10c0:	df000c15 	stw	fp,48(sp)
    10c4:	df000c04 	addi	fp,sp,48
    10c8:	e13ffb15 	stw	r4,-20(fp)
    10cc:	e17ffc15 	stw	r5,-16(fp)
    10d0:	e1bffd15 	stw	r6,-12(fp)
    10d4:	e1fffe15 	stw	r7,-8(fp)
  char * ptr = buffer;
    10d8:	e0bffc17 	ldw	r2,-16(fp)
    10dc:	e0bffa15 	stw	r2,-24(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
    10e0:	00004806 	br	1204 <altera_avalon_jtag_uart_read+0x14c>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
    10e4:	e0bffb17 	ldw	r2,-20(fp)
    10e8:	10800a17 	ldw	r2,40(r2)
    10ec:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
    10f0:	e0bffb17 	ldw	r2,-20(fp)
    10f4:	10800b17 	ldw	r2,44(r2)
    10f8:	e0bff615 	stw	r2,-40(fp)

      if (in >= out)
    10fc:	e0fff717 	ldw	r3,-36(fp)
    1100:	e0bff617 	ldw	r2,-40(fp)
    1104:	18800536 	bltu	r3,r2,111c <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
    1108:	e0bff717 	ldw	r2,-36(fp)
    110c:	e0fff617 	ldw	r3,-40(fp)
    1110:	10c5c83a 	sub	r2,r2,r3
    1114:	e0bff815 	stw	r2,-32(fp)
    1118:	00000406 	br	112c <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
    111c:	00820004 	movi	r2,2048
    1120:	e0fff617 	ldw	r3,-40(fp)
    1124:	10c5c83a 	sub	r2,r2,r3
    1128:	e0bff815 	stw	r2,-32(fp)

      if (n == 0)
    112c:	e0bff817 	ldw	r2,-32(fp)
    1130:	1005003a 	cmpeq	r2,r2,zero
    1134:	10001f1e 	bne	r2,zero,11b4 <altera_avalon_jtag_uart_read+0xfc>
        break; /* No more data available */

      if (n > space)
    1138:	e0fffd17 	ldw	r3,-12(fp)
    113c:	e0bff817 	ldw	r2,-32(fp)
    1140:	1880022e 	bgeu	r3,r2,114c <altera_avalon_jtag_uart_read+0x94>
        n = space;
    1144:	e0bffd17 	ldw	r2,-12(fp)
    1148:	e0bff815 	stw	r2,-32(fp)

      memcpy(ptr, sp->rx_buf + out, n);
    114c:	e0bffb17 	ldw	r2,-20(fp)
    1150:	10c00e04 	addi	r3,r2,56
    1154:	e0bff617 	ldw	r2,-40(fp)
    1158:	1887883a 	add	r3,r3,r2
    115c:	e0bffa17 	ldw	r2,-24(fp)
    1160:	1009883a 	mov	r4,r2
    1164:	180b883a 	mov	r5,r3
    1168:	e1bff817 	ldw	r6,-32(fp)
    116c:	00042000 	call	4200 <memcpy>
      ptr   += n;
    1170:	e0fff817 	ldw	r3,-32(fp)
    1174:	e0bffa17 	ldw	r2,-24(fp)
    1178:	10c5883a 	add	r2,r2,r3
    117c:	e0bffa15 	stw	r2,-24(fp)
      space -= n;
    1180:	e0fffd17 	ldw	r3,-12(fp)
    1184:	e0bff817 	ldw	r2,-32(fp)
    1188:	1885c83a 	sub	r2,r3,r2
    118c:	e0bffd15 	stw	r2,-12(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    1190:	e0fff617 	ldw	r3,-40(fp)
    1194:	e0bff817 	ldw	r2,-32(fp)
    1198:	1885883a 	add	r2,r3,r2
    119c:	10c1ffcc 	andi	r3,r2,2047
    11a0:	e0bffb17 	ldw	r2,-20(fp)
    11a4:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
    11a8:	e0bffd17 	ldw	r2,-12(fp)
    11ac:	10800048 	cmpgei	r2,r2,1
    11b0:	103fcc1e 	bne	r2,zero,10e4 <altera_avalon_jtag_uart_read+0x2c>

    /* If we read any data then return it */
    if (ptr != buffer)
    11b4:	e0fffa17 	ldw	r3,-24(fp)
    11b8:	e0bffc17 	ldw	r2,-16(fp)
    11bc:	1880141e 	bne	r3,r2,1210 <altera_avalon_jtag_uart_read+0x158>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
    11c0:	e0bffe17 	ldw	r2,-8(fp)
    11c4:	1090000c 	andi	r2,r2,16384
    11c8:	1004c03a 	cmpne	r2,r2,zero
    11cc:	1000101e 	bne	r2,zero,1210 <altera_avalon_jtag_uart_read+0x158>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
    11d0:	e0bffb17 	ldw	r2,-20(fp)
    11d4:	10c00a17 	ldw	r3,40(r2)
    11d8:	e0bff717 	ldw	r2,-36(fp)
    11dc:	1880051e 	bne	r3,r2,11f4 <altera_avalon_jtag_uart_read+0x13c>
    11e0:	e0bffb17 	ldw	r2,-20(fp)
    11e4:	10c00917 	ldw	r3,36(r2)
    11e8:	e0bffb17 	ldw	r2,-20(fp)
    11ec:	10800117 	ldw	r2,4(r2)
    11f0:	18bff736 	bltu	r3,r2,11d0 <altera_avalon_jtag_uart_read+0x118>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
    11f4:	e0bffb17 	ldw	r2,-20(fp)
    11f8:	10c00a17 	ldw	r3,40(r2)
    11fc:	e0bff717 	ldw	r2,-36(fp)
    1200:	18800326 	beq	r3,r2,1210 <altera_avalon_jtag_uart_read+0x158>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
    1204:	e0bffd17 	ldw	r2,-12(fp)
    1208:	10800048 	cmpgei	r2,r2,1
    120c:	103fb51e 	bne	r2,zero,10e4 <altera_avalon_jtag_uart_read+0x2c>
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
    1210:	e0fffa17 	ldw	r3,-24(fp)
    1214:	e0bffc17 	ldw	r2,-16(fp)
    1218:	18801926 	beq	r3,r2,1280 <altera_avalon_jtag_uart_read+0x1c8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    121c:	0005303a 	rdctl	r2,status
    1220:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1224:	e0fff517 	ldw	r3,-44(fp)
    1228:	00bfff84 	movi	r2,-2
    122c:	1884703a 	and	r2,r3,r2
    1230:	1001703a 	wrctl	status,r2
  
  return context;
    1234:	e0bff517 	ldw	r2,-44(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
    1238:	e0bff915 	stw	r2,-28(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
    123c:	e0bffb17 	ldw	r2,-20(fp)
    1240:	10800817 	ldw	r2,32(r2)
    1244:	10c00054 	ori	r3,r2,1
    1248:	e0bffb17 	ldw	r2,-20(fp)
    124c:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
    1250:	e0bffb17 	ldw	r2,-20(fp)
    1254:	10800017 	ldw	r2,0(r2)
    1258:	11000104 	addi	r4,r2,4
    125c:	e0bffb17 	ldw	r2,-20(fp)
    1260:	10800817 	ldw	r2,32(r2)
    1264:	1007883a 	mov	r3,r2
    1268:	2005883a 	mov	r2,r4
    126c:	10c00035 	stwio	r3,0(r2)
    1270:	e0bff917 	ldw	r2,-28(fp)
    1274:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1278:	e0bff417 	ldw	r2,-48(fp)
    127c:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
    1280:	e0fffa17 	ldw	r3,-24(fp)
    1284:	e0bffc17 	ldw	r2,-16(fp)
    1288:	18800526 	beq	r3,r2,12a0 <altera_avalon_jtag_uart_read+0x1e8>
    return ptr - buffer;
    128c:	e0fffa17 	ldw	r3,-24(fp)
    1290:	e0bffc17 	ldw	r2,-16(fp)
    1294:	1887c83a 	sub	r3,r3,r2
    1298:	e0ffff15 	stw	r3,-4(fp)
    129c:	00000906 	br	12c4 <altera_avalon_jtag_uart_read+0x20c>
  else if (flags & O_NONBLOCK)
    12a0:	e0bffe17 	ldw	r2,-8(fp)
    12a4:	1090000c 	andi	r2,r2,16384
    12a8:	1005003a 	cmpeq	r2,r2,zero
    12ac:	1000031e 	bne	r2,zero,12bc <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
    12b0:	00bffd44 	movi	r2,-11
    12b4:	e0bfff15 	stw	r2,-4(fp)
    12b8:	00000206 	br	12c4 <altera_avalon_jtag_uart_read+0x20c>
  else
    return -EIO;
    12bc:	00bffec4 	movi	r2,-5
    12c0:	e0bfff15 	stw	r2,-4(fp)
    12c4:	e0bfff17 	ldw	r2,-4(fp)
}
    12c8:	e037883a 	mov	sp,fp
    12cc:	dfc00117 	ldw	ra,4(sp)
    12d0:	df000017 	ldw	fp,0(sp)
    12d4:	dec00204 	addi	sp,sp,8
    12d8:	f800283a 	ret

000012dc <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
    12dc:	defff204 	addi	sp,sp,-56
    12e0:	dfc00d15 	stw	ra,52(sp)
    12e4:	df000c15 	stw	fp,48(sp)
    12e8:	df000c04 	addi	fp,sp,48
    12ec:	e13ffb15 	stw	r4,-20(fp)
    12f0:	e17ffc15 	stw	r5,-16(fp)
    12f4:	e1bffd15 	stw	r6,-12(fp)
    12f8:	e1fffe15 	stw	r7,-8(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
    12fc:	e03ff915 	stw	zero,-28(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
    1300:	e0bffc17 	ldw	r2,-16(fp)
    1304:	e0bff615 	stw	r2,-40(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
    1308:	00003a06 	br	13f4 <altera_avalon_jtag_uart_write+0x118>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
    130c:	e0bffb17 	ldw	r2,-20(fp)
    1310:	10800c17 	ldw	r2,48(r2)
    1314:	e0bffa15 	stw	r2,-24(fp)
      out = sp->tx_out;
    1318:	e0bffb17 	ldw	r2,-20(fp)
    131c:	10800d17 	ldw	r2,52(r2)
    1320:	e0bff915 	stw	r2,-28(fp)

      if (in < out)
    1324:	e0fffa17 	ldw	r3,-24(fp)
    1328:	e0bff917 	ldw	r2,-28(fp)
    132c:	1880062e 	bgeu	r3,r2,1348 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
    1330:	e0fff917 	ldw	r3,-28(fp)
    1334:	e0bffa17 	ldw	r2,-24(fp)
    1338:	1885c83a 	sub	r2,r3,r2
    133c:	10bfffc4 	addi	r2,r2,-1
    1340:	e0bff815 	stw	r2,-32(fp)
    1344:	00000c06 	br	1378 <altera_avalon_jtag_uart_write+0x9c>
      else if (out > 0)
    1348:	e0bff917 	ldw	r2,-28(fp)
    134c:	1005003a 	cmpeq	r2,r2,zero
    1350:	1000051e 	bne	r2,zero,1368 <altera_avalon_jtag_uart_write+0x8c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
    1354:	00820004 	movi	r2,2048
    1358:	e0fffa17 	ldw	r3,-24(fp)
    135c:	10c5c83a 	sub	r2,r2,r3
    1360:	e0bff815 	stw	r2,-32(fp)
    1364:	00000406 	br	1378 <altera_avalon_jtag_uart_write+0x9c>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
    1368:	0081ffc4 	movi	r2,2047
    136c:	e0fffa17 	ldw	r3,-24(fp)
    1370:	10c5c83a 	sub	r2,r2,r3
    1374:	e0bff815 	stw	r2,-32(fp)

      if (n == 0)
    1378:	e0bff817 	ldw	r2,-32(fp)
    137c:	1005003a 	cmpeq	r2,r2,zero
    1380:	10001f1e 	bne	r2,zero,1400 <altera_avalon_jtag_uart_write+0x124>
        break;

      if (n > count)
    1384:	e0fffd17 	ldw	r3,-12(fp)
    1388:	e0bff817 	ldw	r2,-32(fp)
    138c:	1880022e 	bgeu	r3,r2,1398 <altera_avalon_jtag_uart_write+0xbc>
        n = count;
    1390:	e0bffd17 	ldw	r2,-12(fp)
    1394:	e0bff815 	stw	r2,-32(fp)

      memcpy(sp->tx_buf + in, ptr, n);
    1398:	e0bffb17 	ldw	r2,-20(fp)
    139c:	10c20e04 	addi	r3,r2,2104
    13a0:	e0bffa17 	ldw	r2,-24(fp)
    13a4:	1885883a 	add	r2,r3,r2
    13a8:	e0fffc17 	ldw	r3,-16(fp)
    13ac:	1009883a 	mov	r4,r2
    13b0:	180b883a 	mov	r5,r3
    13b4:	e1bff817 	ldw	r6,-32(fp)
    13b8:	00042000 	call	4200 <memcpy>
      ptr   += n;
    13bc:	e0fff817 	ldw	r3,-32(fp)
    13c0:	e0bffc17 	ldw	r2,-16(fp)
    13c4:	10c5883a 	add	r2,r2,r3
    13c8:	e0bffc15 	stw	r2,-16(fp)
      count -= n;
    13cc:	e0fffd17 	ldw	r3,-12(fp)
    13d0:	e0bff817 	ldw	r2,-32(fp)
    13d4:	1885c83a 	sub	r2,r3,r2
    13d8:	e0bffd15 	stw	r2,-12(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    13dc:	e0fffa17 	ldw	r3,-24(fp)
    13e0:	e0bff817 	ldw	r2,-32(fp)
    13e4:	1885883a 	add	r2,r3,r2
    13e8:	10c1ffcc 	andi	r3,r2,2047
    13ec:	e0bffb17 	ldw	r2,-20(fp)
    13f0:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
    13f4:	e0bffd17 	ldw	r2,-12(fp)
    13f8:	10800048 	cmpgei	r2,r2,1
    13fc:	103fc31e 	bne	r2,zero,130c <altera_avalon_jtag_uart_write+0x30>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1400:	0005303a 	rdctl	r2,status
    1404:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1408:	e0fff517 	ldw	r3,-44(fp)
    140c:	00bfff84 	movi	r2,-2
    1410:	1884703a 	and	r2,r3,r2
    1414:	1001703a 	wrctl	status,r2
  
  return context;
    1418:	e0bff517 	ldw	r2,-44(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
    141c:	e0bff715 	stw	r2,-36(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
    1420:	e0bffb17 	ldw	r2,-20(fp)
    1424:	10800817 	ldw	r2,32(r2)
    1428:	10c00094 	ori	r3,r2,2
    142c:	e0bffb17 	ldw	r2,-20(fp)
    1430:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
    1434:	e0bffb17 	ldw	r2,-20(fp)
    1438:	10800017 	ldw	r2,0(r2)
    143c:	11000104 	addi	r4,r2,4
    1440:	e0bffb17 	ldw	r2,-20(fp)
    1444:	10800817 	ldw	r2,32(r2)
    1448:	1007883a 	mov	r3,r2
    144c:	2005883a 	mov	r2,r4
    1450:	10c00035 	stwio	r3,0(r2)
    1454:	e0bff717 	ldw	r2,-36(fp)
    1458:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    145c:	e0bff417 	ldw	r2,-48(fp)
    1460:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    1464:	e0bffd17 	ldw	r2,-12(fp)
    1468:	10800050 	cmplti	r2,r2,1
    146c:	1000111e 	bne	r2,zero,14b4 <altera_avalon_jtag_uart_write+0x1d8>
    {
      if (flags & O_NONBLOCK)
    1470:	e0bffe17 	ldw	r2,-8(fp)
    1474:	1090000c 	andi	r2,r2,16384
    1478:	1004c03a 	cmpne	r2,r2,zero
    147c:	1000101e 	bne	r2,zero,14c0 <altera_avalon_jtag_uart_write+0x1e4>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
    1480:	e0bffb17 	ldw	r2,-20(fp)
    1484:	10c00d17 	ldw	r3,52(r2)
    1488:	e0bff917 	ldw	r2,-28(fp)
    148c:	1880051e 	bne	r3,r2,14a4 <altera_avalon_jtag_uart_write+0x1c8>
    1490:	e0bffb17 	ldw	r2,-20(fp)
    1494:	10c00917 	ldw	r3,36(r2)
    1498:	e0bffb17 	ldw	r2,-20(fp)
    149c:	10800117 	ldw	r2,4(r2)
    14a0:	18bff736 	bltu	r3,r2,1480 <altera_avalon_jtag_uart_write+0x1a4>
        ;
#endif /* __ucosii__ */

      if (out == sp->tx_out)
    14a4:	e0bffb17 	ldw	r2,-20(fp)
    14a8:	10c00d17 	ldw	r3,52(r2)
    14ac:	e0bff917 	ldw	r2,-28(fp)
    14b0:	18800326 	beq	r3,r2,14c0 <altera_avalon_jtag_uart_write+0x1e4>
         break;
    }
  }
  while (count > 0);
    14b4:	e0bffd17 	ldw	r2,-12(fp)
    14b8:	10800048 	cmpgei	r2,r2,1
    14bc:	103fcd1e 	bne	r2,zero,13f4 <altera_avalon_jtag_uart_write+0x118>
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
    14c0:	e0fffc17 	ldw	r3,-16(fp)
    14c4:	e0bff617 	ldw	r2,-40(fp)
    14c8:	18800526 	beq	r3,r2,14e0 <altera_avalon_jtag_uart_write+0x204>
    return ptr - start;
    14cc:	e0fffc17 	ldw	r3,-16(fp)
    14d0:	e0bff617 	ldw	r2,-40(fp)
    14d4:	1887c83a 	sub	r3,r3,r2
    14d8:	e0ffff15 	stw	r3,-4(fp)
    14dc:	00000906 	br	1504 <altera_avalon_jtag_uart_write+0x228>
  else if (flags & O_NONBLOCK)
    14e0:	e0bffe17 	ldw	r2,-8(fp)
    14e4:	1090000c 	andi	r2,r2,16384
    14e8:	1005003a 	cmpeq	r2,r2,zero
    14ec:	1000031e 	bne	r2,zero,14fc <altera_avalon_jtag_uart_write+0x220>
    return -EWOULDBLOCK;
    14f0:	00bffd44 	movi	r2,-11
    14f4:	e0bfff15 	stw	r2,-4(fp)
    14f8:	00000206 	br	1504 <altera_avalon_jtag_uart_write+0x228>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
    14fc:	00bffec4 	movi	r2,-5
    1500:	e0bfff15 	stw	r2,-4(fp)
    1504:	e0bfff17 	ldw	r2,-4(fp)
}
    1508:	e037883a 	mov	sp,fp
    150c:	dfc00117 	ldw	ra,4(sp)
    1510:	df000017 	ldw	fp,0(sp)
    1514:	dec00204 	addi	sp,sp,8
    1518:	f800283a 	ret

0000151c <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
    151c:	defff904 	addi	sp,sp,-28
    1520:	dfc00615 	stw	ra,24(sp)
    1524:	df000515 	stw	fp,20(sp)
    1528:	df000504 	addi	fp,sp,20
    152c:	e13ffe15 	stw	r4,-8(fp)
    1530:	e17fff15 	stw	r5,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
    1534:	e0bffe17 	ldw	r2,-8(fp)
    1538:	10000035 	stwio	zero,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
    153c:	e0bffe17 	ldw	r2,-8(fp)
    1540:	10800104 	addi	r2,r2,4
    1544:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1548:	0005303a 	rdctl	r2,status
    154c:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1550:	e0fffc17 	ldw	r3,-16(fp)
    1554:	00bfff84 	movi	r2,-2
    1558:	1884703a 	and	r2,r3,r2
    155c:	1001703a 	wrctl	status,r2
  
  return context;
    1560:	e0bffc17 	ldw	r2,-16(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
    1564:	e0bffd15 	stw	r2,-12(fp)
  alt_tick ();
    1568:	0003c500 	call	3c50 <alt_tick>
    156c:	e0bffd17 	ldw	r2,-12(fp)
    1570:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1574:	e0bffb17 	ldw	r2,-20(fp)
    1578:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
    157c:	e037883a 	mov	sp,fp
    1580:	dfc00117 	ldw	ra,4(sp)
    1584:	df000017 	ldw	fp,0(sp)
    1588:	dec00204 	addi	sp,sp,8
    158c:	f800283a 	ret

00001590 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
    1590:	defff904 	addi	sp,sp,-28
    1594:	dfc00615 	stw	ra,24(sp)
    1598:	df000515 	stw	fp,20(sp)
    159c:	df000504 	addi	fp,sp,20
    15a0:	e13ffc15 	stw	r4,-16(fp)
    15a4:	e17ffd15 	stw	r5,-12(fp)
    15a8:	e1bffe15 	stw	r6,-8(fp)
    15ac:	e1ffff15 	stw	r7,-4(fp)
    15b0:	e0bfff17 	ldw	r2,-4(fp)
    15b4:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
    15b8:	00800034 	movhi	r2,0
    15bc:	109f2f04 	addi	r2,r2,31932
    15c0:	10800017 	ldw	r2,0(r2)
    15c4:	1004c03a 	cmpne	r2,r2,zero
    15c8:	1000041e 	bne	r2,zero,15dc <alt_avalon_timer_sc_init+0x4c>
  {
    _alt_tick_rate = nticks;
    15cc:	00c00034 	movhi	r3,0
    15d0:	18df2f04 	addi	r3,r3,31932
    15d4:	e0bffb17 	ldw	r2,-20(fp)
    15d8:	18800015 	stw	r2,0(r3)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
    15dc:	e0bffc17 	ldw	r2,-16(fp)
    15e0:	10800104 	addi	r2,r2,4
    15e4:	1007883a 	mov	r3,r2
    15e8:	008001c4 	movi	r2,7
    15ec:	18800035 	stwio	r2,0(r3)
  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
    15f0:	e13ffe17 	ldw	r4,-8(fp)
    15f4:	e17ffc17 	ldw	r5,-16(fp)
    15f8:	01800034 	movhi	r6,0
    15fc:	31854704 	addi	r6,r6,5404
    1600:	00036d40 	call	36d4 <alt_irq_register>
#endif  
}
    1604:	e037883a 	mov	sp,fp
    1608:	dfc00117 	ldw	ra,4(sp)
    160c:	df000017 	ldw	fp,0(sp)
    1610:	dec00204 	addi	sp,sp,8
    1614:	f800283a 	ret

00001618 <get_DDRAM_addr>:
 * @sa the datasheet for the LCD Display Controller on the DE2 Board
 * @note the function requires that the input are in the valid range
 *
 **/
unsigned char get_DDRAM_addr(unsigned x_pos, unsigned y_pos)
{
    1618:	defffc04 	addi	sp,sp,-16
    161c:	df000315 	stw	fp,12(sp)
    1620:	df000304 	addi	fp,sp,12
    1624:	e13ffe15 	stw	r4,-8(fp)
    1628:	e17fff15 	stw	r5,-4(fp)
	//assume valid inputs
	unsigned char addr = 0x00000000;
    162c:	e03ffd05 	stb	zero,-12(fp)
	if (y_pos == 0)
    1630:	e0bfff17 	ldw	r2,-4(fp)
    1634:	1004c03a 	cmpne	r2,r2,zero
    1638:	1000061e 	bne	r2,zero,1654 <get_DDRAM_addr+0x3c>
	{
		addr |= x_pos;
    163c:	e0bffe17 	ldw	r2,-8(fp)
    1640:	1007883a 	mov	r3,r2
    1644:	e0bffd03 	ldbu	r2,-12(fp)
    1648:	10c4b03a 	or	r2,r2,r3
    164c:	e0bffd05 	stb	r2,-12(fp)
    1650:	00000806 	br	1674 <get_DDRAM_addr+0x5c>
	}
	else
	{
		addr |= x_pos;
    1654:	e0bffe17 	ldw	r2,-8(fp)
    1658:	1007883a 	mov	r3,r2
    165c:	e0bffd03 	ldbu	r2,-12(fp)
    1660:	10c4b03a 	or	r2,r2,r3
    1664:	e0bffd05 	stb	r2,-12(fp)
		addr |= 0x00000040;
    1668:	e0bffd03 	ldbu	r2,-12(fp)
    166c:	10801014 	ori	r2,r2,64
    1670:	e0bffd05 	stb	r2,-12(fp)
	}
	// b_7 is always 1 for DDRAM address, see datasheet
	return (addr | 0x00000080);
    1674:	e0fffd03 	ldbu	r3,-12(fp)
    1678:	00bfe004 	movi	r2,-128
    167c:	1884b03a 	or	r2,r3,r2
    1680:	10803fcc 	andi	r2,r2,255
}
    1684:	e037883a 	mov	sp,fp
    1688:	df000017 	ldw	fp,0(sp)
    168c:	dec00104 	addi	sp,sp,4
    1690:	f800283a 	ret

00001694 <alt_up_character_lcd_send_cmd>:
 * @param cmd -- the command bits 
 *
 * @return nothing
 **/
void alt_up_character_lcd_send_cmd(alt_up_character_lcd_dev *lcd, unsigned char cmd)
{
    1694:	defffd04 	addi	sp,sp,-12
    1698:	df000215 	stw	fp,8(sp)
    169c:	df000204 	addi	fp,sp,8
    16a0:	e13ffe15 	stw	r4,-8(fp)
    16a4:	e17fff05 	stb	r5,-4(fp)
 	// NOTE: We use the term Instruction Register and Control Register interchangeably
	IOWR_ALT_UP_CHARACTER_LCD_COMMAND(lcd->base, cmd);
    16a8:	e0bffe17 	ldw	r2,-8(fp)
    16ac:	10800a17 	ldw	r2,40(r2)
    16b0:	e0ffff03 	ldbu	r3,-4(fp)
    16b4:	10c00025 	stbio	r3,0(r2)
}
    16b8:	e037883a 	mov	sp,fp
    16bc:	df000017 	ldw	fp,0(sp)
    16c0:	dec00104 	addi	sp,sp,4
    16c4:	f800283a 	ret

000016c8 <alt_up_character_lcd_init>:
 * file for a detailed description of each function
 */
////////////////////////////////////////////////////////////////////////////

void alt_up_character_lcd_init(alt_up_character_lcd_dev *lcd)
{
    16c8:	defffe04 	addi	sp,sp,-8
    16cc:	df000115 	stw	fp,4(sp)
    16d0:	df000104 	addi	fp,sp,4
    16d4:	e13fff15 	stw	r4,-4(fp)
	IOWR_ALT_UP_CHARACTER_LCD_COMMAND(lcd->base, ALT_UP_CHARACTER_LCD_COMM_CLEAR_DISPLAY);
    16d8:	e0bfff17 	ldw	r2,-4(fp)
    16dc:	10800a17 	ldw	r2,40(r2)
    16e0:	1007883a 	mov	r3,r2
    16e4:	00800044 	movi	r2,1
    16e8:	18800025 	stbio	r2,0(r3)
	// register the device 
	// see "Developing Device Drivers for the HAL" in "Nios II Software Developer's Handbook"
}
    16ec:	e037883a 	mov	sp,fp
    16f0:	df000017 	ldw	fp,0(sp)
    16f4:	dec00104 	addi	sp,sp,4
    16f8:	f800283a 	ret

000016fc <alt_up_character_lcd_open_dev>:

alt_up_character_lcd_dev* alt_up_character_lcd_open_dev(const char* name)
{
    16fc:	defffc04 	addi	sp,sp,-16
    1700:	dfc00315 	stw	ra,12(sp)
    1704:	df000215 	stw	fp,8(sp)
    1708:	df000204 	addi	fp,sp,8
    170c:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_character_lcd_dev *dev = (alt_up_character_lcd_dev*)alt_find_dev(name, &alt_dev_list);
    1710:	e13fff17 	ldw	r4,-4(fp)
    1714:	01400034 	movhi	r5,0
    1718:	2958a704 	addi	r5,r5,25244
    171c:	00034d40 	call	34d4 <alt_find_dev>
    1720:	e0bffe15 	stw	r2,-8(fp)

  return dev;
    1724:	e0bffe17 	ldw	r2,-8(fp)
}
    1728:	e037883a 	mov	sp,fp
    172c:	dfc00117 	ldw	ra,4(sp)
    1730:	df000017 	ldw	fp,0(sp)
    1734:	dec00204 	addi	sp,sp,8
    1738:	f800283a 	ret

0000173c <alt_up_character_lcd_write>:

void alt_up_character_lcd_write(alt_up_character_lcd_dev *dev, const char *ptr, unsigned int len)
{
    173c:	defffb04 	addi	sp,sp,-20
    1740:	df000415 	stw	fp,16(sp)
    1744:	df000404 	addi	fp,sp,16
    1748:	e13ffd15 	stw	r4,-12(fp)
    174c:	e17ffe15 	stw	r5,-8(fp)
    1750:	e1bfff15 	stw	r6,-4(fp)
	unsigned int i;
	for (i = 0; i < len; i++)
    1754:	e03ffc15 	stw	zero,-16(fp)
    1758:	00000f06 	br	1798 <alt_up_character_lcd_write+0x5c>
	{
		IOWR_ALT_UP_CHARACTER_LCD_DATA(dev->base, *(ptr+i));
    175c:	e0bffd17 	ldw	r2,-12(fp)
    1760:	10800a17 	ldw	r2,40(r2)
    1764:	11000044 	addi	r4,r2,1
    1768:	e0fffc17 	ldw	r3,-16(fp)
    176c:	e0bffe17 	ldw	r2,-8(fp)
    1770:	1885883a 	add	r2,r3,r2
    1774:	10800003 	ldbu	r2,0(r2)
    1778:	10c03fcc 	andi	r3,r2,255
    177c:	18c0201c 	xori	r3,r3,128
    1780:	18ffe004 	addi	r3,r3,-128
    1784:	2005883a 	mov	r2,r4
    1788:	10c00025 	stbio	r3,0(r2)
}

void alt_up_character_lcd_write(alt_up_character_lcd_dev *dev, const char *ptr, unsigned int len)
{
	unsigned int i;
	for (i = 0; i < len; i++)
    178c:	e0bffc17 	ldw	r2,-16(fp)
    1790:	10800044 	addi	r2,r2,1
    1794:	e0bffc15 	stw	r2,-16(fp)
    1798:	e0fffc17 	ldw	r3,-16(fp)
    179c:	e0bfff17 	ldw	r2,-4(fp)
    17a0:	18bfee36 	bltu	r3,r2,175c <alt_up_character_lcd_write+0x20>
	{
		IOWR_ALT_UP_CHARACTER_LCD_DATA(dev->base, *(ptr+i));
	}
}
    17a4:	e037883a 	mov	sp,fp
    17a8:	df000017 	ldw	fp,0(sp)
    17ac:	dec00104 	addi	sp,sp,4
    17b0:	f800283a 	ret

000017b4 <alt_up_character_lcd_string>:

void alt_up_character_lcd_string(alt_up_character_lcd_dev *dev, const char *ptr)
{
    17b4:	defffd04 	addi	sp,sp,-12
    17b8:	df000215 	stw	fp,8(sp)
    17bc:	df000204 	addi	fp,sp,8
    17c0:	e13ffe15 	stw	r4,-8(fp)
    17c4:	e17fff15 	stw	r5,-4(fp)
	while ( *ptr )
    17c8:	00000d06 	br	1800 <alt_up_character_lcd_string+0x4c>
	{
		IOWR_ALT_UP_CHARACTER_LCD_DATA(dev->base, *(ptr));
    17cc:	e0bffe17 	ldw	r2,-8(fp)
    17d0:	10800a17 	ldw	r2,40(r2)
    17d4:	11000044 	addi	r4,r2,1
    17d8:	e0bfff17 	ldw	r2,-4(fp)
    17dc:	10800003 	ldbu	r2,0(r2)
    17e0:	10c03fcc 	andi	r3,r2,255
    17e4:	18c0201c 	xori	r3,r3,128
    17e8:	18ffe004 	addi	r3,r3,-128
    17ec:	2005883a 	mov	r2,r4
    17f0:	10c00025 	stbio	r3,0(r2)
		++ptr;
    17f4:	e0bfff17 	ldw	r2,-4(fp)
    17f8:	10800044 	addi	r2,r2,1
    17fc:	e0bfff15 	stw	r2,-4(fp)
	}
}

void alt_up_character_lcd_string(alt_up_character_lcd_dev *dev, const char *ptr)
{
	while ( *ptr )
    1800:	e0bfff17 	ldw	r2,-4(fp)
    1804:	10800003 	ldbu	r2,0(r2)
    1808:	10803fcc 	andi	r2,r2,255
    180c:	1080201c 	xori	r2,r2,128
    1810:	10bfe004 	addi	r2,r2,-128
    1814:	1004c03a 	cmpne	r2,r2,zero
    1818:	103fec1e 	bne	r2,zero,17cc <alt_up_character_lcd_string+0x18>
	{
		IOWR_ALT_UP_CHARACTER_LCD_DATA(dev->base, *(ptr));
		++ptr;
	}
}
    181c:	e037883a 	mov	sp,fp
    1820:	df000017 	ldw	fp,0(sp)
    1824:	dec00104 	addi	sp,sp,4
    1828:	f800283a 	ret

0000182c <alt_up_character_lcd_write_fd>:

// this function isn't used, and is included for future upgrades
int alt_up_character_lcd_write_fd(alt_fd *fd, const char *ptr, int len)
{
    182c:	defffb04 	addi	sp,sp,-20
    1830:	dfc00415 	stw	ra,16(sp)
    1834:	df000315 	stw	fp,12(sp)
    1838:	df000304 	addi	fp,sp,12
    183c:	e13ffd15 	stw	r4,-12(fp)
    1840:	e17ffe15 	stw	r5,-8(fp)
    1844:	e1bfff15 	stw	r6,-4(fp)
	alt_up_character_lcd_write( (alt_up_character_lcd_dev *) fd->dev, ptr, (unsigned int) len);
    1848:	e0bffd17 	ldw	r2,-12(fp)
    184c:	10800017 	ldw	r2,0(r2)
    1850:	1009883a 	mov	r4,r2
    1854:	e1bfff17 	ldw	r6,-4(fp)
    1858:	e17ffe17 	ldw	r5,-8(fp)
    185c:	000173c0 	call	173c <alt_up_character_lcd_write>
	return 0;
    1860:	0005883a 	mov	r2,zero
}
    1864:	e037883a 	mov	sp,fp
    1868:	dfc00117 	ldw	ra,4(sp)
    186c:	df000017 	ldw	fp,0(sp)
    1870:	dec00204 	addi	sp,sp,8
    1874:	f800283a 	ret

00001878 <alt_up_character_lcd_set_cursor_pos>:

int alt_up_character_lcd_set_cursor_pos(alt_up_character_lcd_dev *lcd, unsigned x_pos, 
	 unsigned y_pos)
{
    1878:	defff904 	addi	sp,sp,-28
    187c:	dfc00615 	stw	ra,24(sp)
    1880:	df000515 	stw	fp,20(sp)
    1884:	df000504 	addi	fp,sp,20
    1888:	e13ffc15 	stw	r4,-16(fp)
    188c:	e17ffd15 	stw	r5,-12(fp)
    1890:	e1bffe15 	stw	r6,-8(fp)
	//boundary check
	if (x_pos > 39 || y_pos > 1 )
    1894:	e0bffd17 	ldw	r2,-12(fp)
    1898:	10800a28 	cmpgeui	r2,r2,40
    189c:	1000031e 	bne	r2,zero,18ac <alt_up_character_lcd_set_cursor_pos+0x34>
    18a0:	e0bffe17 	ldw	r2,-8(fp)
    18a4:	108000b0 	cmpltui	r2,r2,2
    18a8:	1000031e 	bne	r2,zero,18b8 <alt_up_character_lcd_set_cursor_pos+0x40>
		// invalid argument
		return -1;
    18ac:	00bfffc4 	movi	r2,-1
    18b0:	e0bfff15 	stw	r2,-4(fp)
    18b4:	00000806 	br	18d8 <alt_up_character_lcd_set_cursor_pos+0x60>
	// calculate address
	unsigned char addr = get_DDRAM_addr(x_pos, y_pos);
    18b8:	e13ffd17 	ldw	r4,-12(fp)
    18bc:	e17ffe17 	ldw	r5,-8(fp)
    18c0:	00016180 	call	1618 <get_DDRAM_addr>
    18c4:	e0bffb05 	stb	r2,-20(fp)
	// set the cursor
	alt_up_character_lcd_send_cmd(lcd, addr);
    18c8:	e17ffb03 	ldbu	r5,-20(fp)
    18cc:	e13ffc17 	ldw	r4,-16(fp)
    18d0:	00016940 	call	1694 <alt_up_character_lcd_send_cmd>
	return 0;
    18d4:	e03fff15 	stw	zero,-4(fp)
    18d8:	e0bfff17 	ldw	r2,-4(fp)
}
    18dc:	e037883a 	mov	sp,fp
    18e0:	dfc00117 	ldw	ra,4(sp)
    18e4:	df000017 	ldw	fp,0(sp)
    18e8:	dec00204 	addi	sp,sp,8
    18ec:	f800283a 	ret

000018f0 <alt_up_character_lcd_shift_cursor>:

void alt_up_character_lcd_shift_cursor(alt_up_character_lcd_dev *lcd, int x_right_shift_offset)
{
    18f0:	defff904 	addi	sp,sp,-28
    18f4:	dfc00615 	stw	ra,24(sp)
    18f8:	df000515 	stw	fp,20(sp)
    18fc:	df000504 	addi	fp,sp,20
    1900:	e13ffc15 	stw	r4,-16(fp)
    1904:	e17ffd15 	stw	r5,-12(fp)
	if (x_right_shift_offset == 0) 
    1908:	e0bffd17 	ldw	r2,-12(fp)
    190c:	1005003a 	cmpeq	r2,r2,zero
    1910:	10001e1e 	bne	r2,zero,198c <alt_up_character_lcd_shift_cursor+0x9c>
		// don't ask me to do nothing 
		return;

	// see shift right or left
	unsigned char shift_cmd = (x_right_shift_offset > 0) ? 
		ALT_UP_CHARACTER_LCD_COMM_CURSOR_SHIFT_RIGHT : ALT_UP_CHARACTER_LCD_COMM_CURSOR_SHIFT_LEFT;
    1914:	e0bffd17 	ldw	r2,-12(fp)
    1918:	10800050 	cmplti	r2,r2,1
    191c:	1000031e 	bne	r2,zero,192c <alt_up_character_lcd_shift_cursor+0x3c>
    1920:	00800504 	movi	r2,20
    1924:	e0bfff05 	stb	r2,-4(fp)
    1928:	00000206 	br	1934 <alt_up_character_lcd_shift_cursor+0x44>
    192c:	00c00404 	movi	r3,16
    1930:	e0ffff05 	stb	r3,-4(fp)
    1934:	e0bfff03 	ldbu	r2,-4(fp)
    1938:	e0bffb45 	stb	r2,-19(fp)
	// see how many to shift
	unsigned char num_offset = (x_right_shift_offset > 0) ? x_right_shift_offset : 
		-x_right_shift_offset;
    193c:	e0fffd17 	ldw	r3,-12(fp)
    1940:	e0fffe15 	stw	r3,-8(fp)
    1944:	e0fffe17 	ldw	r3,-8(fp)
    1948:	1804403a 	cmpge	r2,r3,zero
    194c:	1000031e 	bne	r2,zero,195c <alt_up_character_lcd_shift_cursor+0x6c>
    1950:	e0bffe17 	ldw	r2,-8(fp)
    1954:	0085c83a 	sub	r2,zero,r2
    1958:	e0bffe15 	stw	r2,-8(fp)
    195c:	e0fffe17 	ldw	r3,-8(fp)
    1960:	e0fffb05 	stb	r3,-20(fp)
	// do the shift
	while (num_offset-- > 0)
    1964:	00000306 	br	1974 <alt_up_character_lcd_shift_cursor+0x84>
		alt_up_character_lcd_send_cmd(lcd, shift_cmd);
    1968:	e17ffb43 	ldbu	r5,-19(fp)
    196c:	e13ffc17 	ldw	r4,-16(fp)
    1970:	00016940 	call	1694 <alt_up_character_lcd_send_cmd>
		ALT_UP_CHARACTER_LCD_COMM_CURSOR_SHIFT_RIGHT : ALT_UP_CHARACTER_LCD_COMM_CURSOR_SHIFT_LEFT;
	// see how many to shift
	unsigned char num_offset = (x_right_shift_offset > 0) ? x_right_shift_offset : 
		-x_right_shift_offset;
	// do the shift
	while (num_offset-- > 0)
    1974:	e0bffb03 	ldbu	r2,-20(fp)
    1978:	10bfffc4 	addi	r2,r2,-1
    197c:	e0bffb05 	stb	r2,-20(fp)
    1980:	e0bffb03 	ldbu	r2,-20(fp)
    1984:	10803fd8 	cmpnei	r2,r2,255
    1988:	103ff71e 	bne	r2,zero,1968 <alt_up_character_lcd_shift_cursor+0x78>
		alt_up_character_lcd_send_cmd(lcd, shift_cmd);
}
    198c:	e037883a 	mov	sp,fp
    1990:	dfc00117 	ldw	ra,4(sp)
    1994:	df000017 	ldw	fp,0(sp)
    1998:	dec00204 	addi	sp,sp,8
    199c:	f800283a 	ret

000019a0 <alt_up_character_lcd_shift_display>:

void alt_up_character_lcd_shift_display(alt_up_character_lcd_dev *lcd, int x_right_shift_offset)
{
    19a0:	defff904 	addi	sp,sp,-28
    19a4:	dfc00615 	stw	ra,24(sp)
    19a8:	df000515 	stw	fp,20(sp)
    19ac:	df000504 	addi	fp,sp,20
    19b0:	e13ffc15 	stw	r4,-16(fp)
    19b4:	e17ffd15 	stw	r5,-12(fp)
	if (x_right_shift_offset == 0) 
    19b8:	e0bffd17 	ldw	r2,-12(fp)
    19bc:	1005003a 	cmpeq	r2,r2,zero
    19c0:	10001e1e 	bne	r2,zero,1a3c <alt_up_character_lcd_shift_display+0x9c>
		// don't ask me to do nothing 
		return;

	// see shift right or left
	unsigned char shift_cmd = (x_right_shift_offset > 0) ? 
		ALT_UP_CHARACTER_LCD_COMM_DISPLAY_SHIFT_RIGHT : ALT_UP_CHARACTER_LCD_COMM_DISPLAY_SHIFT_LEFT;
    19c4:	e0bffd17 	ldw	r2,-12(fp)
    19c8:	10800050 	cmplti	r2,r2,1
    19cc:	1000031e 	bne	r2,zero,19dc <alt_up_character_lcd_shift_display+0x3c>
    19d0:	00800704 	movi	r2,28
    19d4:	e0bfff05 	stb	r2,-4(fp)
    19d8:	00000206 	br	19e4 <alt_up_character_lcd_shift_display+0x44>
    19dc:	00c00604 	movi	r3,24
    19e0:	e0ffff05 	stb	r3,-4(fp)
    19e4:	e0bfff03 	ldbu	r2,-4(fp)
    19e8:	e0bffb45 	stb	r2,-19(fp)
	// see how many to shift
	unsigned char num_offset = (x_right_shift_offset > 0) ? x_right_shift_offset : 
		-x_right_shift_offset;
    19ec:	e0fffd17 	ldw	r3,-12(fp)
    19f0:	e0fffe15 	stw	r3,-8(fp)
    19f4:	e0fffe17 	ldw	r3,-8(fp)
    19f8:	1804403a 	cmpge	r2,r3,zero
    19fc:	1000031e 	bne	r2,zero,1a0c <alt_up_character_lcd_shift_display+0x6c>
    1a00:	e0bffe17 	ldw	r2,-8(fp)
    1a04:	0085c83a 	sub	r2,zero,r2
    1a08:	e0bffe15 	stw	r2,-8(fp)
    1a0c:	e0fffe17 	ldw	r3,-8(fp)
    1a10:	e0fffb05 	stb	r3,-20(fp)
	// do the shift
	while (num_offset-- > 0)
    1a14:	00000306 	br	1a24 <alt_up_character_lcd_shift_display+0x84>
		alt_up_character_lcd_send_cmd(lcd, shift_cmd);
    1a18:	e17ffb43 	ldbu	r5,-19(fp)
    1a1c:	e13ffc17 	ldw	r4,-16(fp)
    1a20:	00016940 	call	1694 <alt_up_character_lcd_send_cmd>
		ALT_UP_CHARACTER_LCD_COMM_DISPLAY_SHIFT_RIGHT : ALT_UP_CHARACTER_LCD_COMM_DISPLAY_SHIFT_LEFT;
	// see how many to shift
	unsigned char num_offset = (x_right_shift_offset > 0) ? x_right_shift_offset : 
		-x_right_shift_offset;
	// do the shift
	while (num_offset-- > 0)
    1a24:	e0bffb03 	ldbu	r2,-20(fp)
    1a28:	10bfffc4 	addi	r2,r2,-1
    1a2c:	e0bffb05 	stb	r2,-20(fp)
    1a30:	e0bffb03 	ldbu	r2,-20(fp)
    1a34:	10803fd8 	cmpnei	r2,r2,255
    1a38:	103ff71e 	bne	r2,zero,1a18 <alt_up_character_lcd_shift_display+0x78>
		alt_up_character_lcd_send_cmd(lcd, shift_cmd);
}
    1a3c:	e037883a 	mov	sp,fp
    1a40:	dfc00117 	ldw	ra,4(sp)
    1a44:	df000017 	ldw	fp,0(sp)
    1a48:	dec00204 	addi	sp,sp,8
    1a4c:	f800283a 	ret

00001a50 <alt_up_character_lcd_erase_pos>:

int alt_up_character_lcd_erase_pos(alt_up_character_lcd_dev *lcd, unsigned x_pos, unsigned y_pos)
{
    1a50:	defff904 	addi	sp,sp,-28
    1a54:	dfc00615 	stw	ra,24(sp)
    1a58:	df000515 	stw	fp,20(sp)
    1a5c:	df000504 	addi	fp,sp,20
    1a60:	e13ffc15 	stw	r4,-16(fp)
    1a64:	e17ffd15 	stw	r5,-12(fp)
    1a68:	e1bffe15 	stw	r6,-8(fp)
	// boundary check
	if (x_pos > 39 || y_pos > 1 )
    1a6c:	e0bffd17 	ldw	r2,-12(fp)
    1a70:	10800a28 	cmpgeui	r2,r2,40
    1a74:	1000031e 	bne	r2,zero,1a84 <alt_up_character_lcd_erase_pos+0x34>
    1a78:	e0bffe17 	ldw	r2,-8(fp)
    1a7c:	108000b0 	cmpltui	r2,r2,2
    1a80:	1000031e 	bne	r2,zero,1a90 <alt_up_character_lcd_erase_pos+0x40>
		return -1;
    1a84:	00bfffc4 	movi	r2,-1
    1a88:	e0bfff15 	stw	r2,-4(fp)
    1a8c:	00000e06 	br	1ac8 <alt_up_character_lcd_erase_pos+0x78>

	// get address
	unsigned char addr = get_DDRAM_addr(x_pos, y_pos);
    1a90:	e13ffd17 	ldw	r4,-12(fp)
    1a94:	e17ffe17 	ldw	r5,-8(fp)
    1a98:	00016180 	call	1618 <get_DDRAM_addr>
    1a9c:	e0bffb05 	stb	r2,-20(fp)
	// set cursor to dest point
	alt_up_character_lcd_send_cmd(lcd, addr);
    1aa0:	e17ffb03 	ldbu	r5,-20(fp)
    1aa4:	e13ffc17 	ldw	r4,-16(fp)
    1aa8:	00016940 	call	1694 <alt_up_character_lcd_send_cmd>
	//send an empty char as erase (refer to the Character Generator ROM part of the Datasheet)
	IOWR_ALT_UP_CHARACTER_LCD_DATA(lcd->base, (0x00000002) );
    1aac:	e0bffc17 	ldw	r2,-16(fp)
    1ab0:	10800a17 	ldw	r2,40(r2)
    1ab4:	10800044 	addi	r2,r2,1
    1ab8:	1007883a 	mov	r3,r2
    1abc:	00800084 	movi	r2,2
    1ac0:	18800025 	stbio	r2,0(r3)
	return 0;
    1ac4:	e03fff15 	stw	zero,-4(fp)
    1ac8:	e0bfff17 	ldw	r2,-4(fp)
}
    1acc:	e037883a 	mov	sp,fp
    1ad0:	dfc00117 	ldw	ra,4(sp)
    1ad4:	df000017 	ldw	fp,0(sp)
    1ad8:	dec00204 	addi	sp,sp,8
    1adc:	f800283a 	ret

00001ae0 <alt_up_character_lcd_cursor_off>:

void alt_up_character_lcd_cursor_off(alt_up_character_lcd_dev *lcd)
{
    1ae0:	defffd04 	addi	sp,sp,-12
    1ae4:	dfc00215 	stw	ra,8(sp)
    1ae8:	df000115 	stw	fp,4(sp)
    1aec:	df000104 	addi	fp,sp,4
    1af0:	e13fff15 	stw	r4,-4(fp)
	alt_up_character_lcd_send_cmd(lcd, ALT_UP_CHARACTER_LCD_COMM_CURSOR_OFF);
    1af4:	e13fff17 	ldw	r4,-4(fp)
    1af8:	01400304 	movi	r5,12
    1afc:	00016940 	call	1694 <alt_up_character_lcd_send_cmd>
}
    1b00:	e037883a 	mov	sp,fp
    1b04:	dfc00117 	ldw	ra,4(sp)
    1b08:	df000017 	ldw	fp,0(sp)
    1b0c:	dec00204 	addi	sp,sp,8
    1b10:	f800283a 	ret

00001b14 <alt_up_character_lcd_cursor_blink_on>:

void alt_up_character_lcd_cursor_blink_on(alt_up_character_lcd_dev *lcd)
{
    1b14:	defffd04 	addi	sp,sp,-12
    1b18:	dfc00215 	stw	ra,8(sp)
    1b1c:	df000115 	stw	fp,4(sp)
    1b20:	df000104 	addi	fp,sp,4
    1b24:	e13fff15 	stw	r4,-4(fp)
	alt_up_character_lcd_send_cmd(lcd, ALT_UP_CHARACTER_LCD_COMM_CURSOR_BLINK_ON);
    1b28:	e13fff17 	ldw	r4,-4(fp)
    1b2c:	014003c4 	movi	r5,15
    1b30:	00016940 	call	1694 <alt_up_character_lcd_send_cmd>
}
    1b34:	e037883a 	mov	sp,fp
    1b38:	dfc00117 	ldw	ra,4(sp)
    1b3c:	df000017 	ldw	fp,0(sp)
    1b40:	dec00204 	addi	sp,sp,8
    1b44:	f800283a 	ret

00001b48 <alt_up_ethernet_init>:
#include "altera_up_avalon_ethernet.h"
#include "altera_up_avalon_ethernet_regs.h"
#include "altera_up_avalon_ethernet_low_level_driver.h"

void alt_up_ethernet_init(alt_up_ethernet_dev *ethernet)
{
    1b48:	defffb04 	addi	sp,sp,-20
    1b4c:	dfc00415 	stw	ra,16(sp)
    1b50:	df000315 	stw	fp,12(sp)
    1b54:	df000304 	addi	fp,sp,12
    1b58:	e13fff15 	stw	r4,-4(fp)
	// initialize the device
	unsigned int base = ethernet->base;
    1b5c:	e0bfff17 	ldw	r2,-4(fp)
    1b60:	10800a17 	ldw	r2,40(r2)
    1b64:	e0bffe15 	stw	r2,-8(fp)
	int i;

	// Power on the internal PHY
	alt_up_ethernet_reg_write( base, ALT_UP_ETHERNET_GPR, 0x00 );
    1b68:	e13ffe17 	ldw	r4,-8(fp)
    1b6c:	014007c4 	movi	r5,31
    1b70:	000d883a 	mov	r6,zero
    1b74:	0001cd40 	call	1cd4 <alt_up_ethernet_reg_write>

	// Software Reset of the Ethernet chip
	alt_up_ethernet_reg_write( base, ALT_UP_ETHERNET_NCR, 0x01 );
    1b78:	e13ffe17 	ldw	r4,-8(fp)
    1b7c:	000b883a 	mov	r5,zero
    1b80:	01800044 	movi	r6,1
    1b84:	0001cd40 	call	1cd4 <alt_up_ethernet_reg_write>
	usleep(10);
    1b88:	01000284 	movi	r4,10
    1b8c:	0003d5c0 	call	3d5c <usleep>
	alt_up_ethernet_reg_write( base, ALT_UP_ETHERNET_NCR, 0x00 );
    1b90:	e13ffe17 	ldw	r4,-8(fp)
    1b94:	000b883a 	mov	r5,zero
    1b98:	000d883a 	mov	r6,zero
    1b9c:	0001cd40 	call	1cd4 <alt_up_ethernet_reg_write>
	usleep(1);
    1ba0:	01000044 	movi	r4,1
    1ba4:	0003d5c0 	call	3d5c <usleep>

	// Initialize the MAC Address
	for (i = 0; i < 6; i++) 
    1ba8:	e03ffd15 	stw	zero,-12(fp)
    1bac:	00000e06 	br	1be8 <alt_up_ethernet_init+0xa0>
		alt_up_ethernet_reg_write( base, ALT_UP_ETHERNET_PAR + i, ethernet->mac_addr[i] );
    1bb0:	e0bffd17 	ldw	r2,-12(fp)
    1bb4:	10800404 	addi	r2,r2,16
    1bb8:	100b883a 	mov	r5,r2
    1bbc:	e0fffd17 	ldw	r3,-12(fp)
    1bc0:	e0bfff17 	ldw	r2,-4(fp)
    1bc4:	1885883a 	add	r2,r3,r2
    1bc8:	10800d04 	addi	r2,r2,52
    1bcc:	10800003 	ldbu	r2,0(r2)
    1bd0:	11803fcc 	andi	r6,r2,255
    1bd4:	e13ffe17 	ldw	r4,-8(fp)
    1bd8:	0001cd40 	call	1cd4 <alt_up_ethernet_reg_write>
	usleep(10);
	alt_up_ethernet_reg_write( base, ALT_UP_ETHERNET_NCR, 0x00 );
	usleep(1);

	// Initialize the MAC Address
	for (i = 0; i < 6; i++) 
    1bdc:	e0bffd17 	ldw	r2,-12(fp)
    1be0:	10800044 	addi	r2,r2,1
    1be4:	e0bffd15 	stw	r2,-12(fp)
    1be8:	e0bffd17 	ldw	r2,-12(fp)
    1bec:	10800190 	cmplti	r2,r2,6
    1bf0:	103fef1e 	bne	r2,zero,1bb0 <alt_up_ethernet_init+0x68>
		alt_up_ethernet_reg_write( base, ALT_UP_ETHERNET_PAR + i, ethernet->mac_addr[i] );

	/* clear any pending interrupt */
	alt_up_ethernet_reg_write( base, ALT_UP_ETHERNET_ISR,  0x3F );
    1bf4:	e13ffe17 	ldw	r4,-8(fp)
    1bf8:	01403f84 	movi	r5,254
    1bfc:	01800fc4 	movi	r6,63
    1c00:	0001cd40 	call	1cd4 <alt_up_ethernet_reg_write>
	alt_up_ethernet_reg_write( base, ALT_UP_ETHERNET_NSR,  0x2C );
    1c04:	e13ffe17 	ldw	r4,-8(fp)
    1c08:	01400044 	movi	r5,1
    1c0c:	01800b04 	movi	r6,44
    1c10:	0001cd40 	call	1cd4 <alt_up_ethernet_reg_write>

	/* set PAR bit, don't enable interrupts (do that with the set_interrupts() function */
	alt_up_ethernet_reg_write( base, ALT_UP_ETHERNET_IMR, 0x80 );
    1c14:	e13ffe17 	ldw	r4,-8(fp)
    1c18:	01403fc4 	movi	r5,255
    1c1c:	01802004 	movi	r6,128
    1c20:	0001cd40 	call	1cd4 <alt_up_ethernet_reg_write>

	/* enable RX (Broadcast/ ALL_MULTICAST) */
	alt_up_ethernet_reg_write( base, ALT_UP_ETHERNET_RCR, 0x39 );
    1c24:	e13ffe17 	ldw	r4,-8(fp)
    1c28:	01400144 	movi	r5,5
    1c2c:	01800e44 	movi	r6,57
    1c30:	0001cd40 	call	1cd4 <alt_up_ethernet_reg_write>

	alt_up_ethernet_reg_write( base, ALT_UP_ETHERNET_ETXCSR, 0x03 );
    1c34:	e13ffe17 	ldw	r4,-8(fp)
    1c38:	01400c04 	movi	r5,48
    1c3c:	018000c4 	movi	r6,3
    1c40:	0001cd40 	call	1cd4 <alt_up_ethernet_reg_write>

	return;
}
    1c44:	e037883a 	mov	sp,fp
    1c48:	dfc00117 	ldw	ra,4(sp)
    1c4c:	df000017 	ldw	fp,0(sp)
    1c50:	dec00204 	addi	sp,sp,8
    1c54:	f800283a 	ret

00001c58 <alt_up_ethernet_open_dev>:

alt_up_ethernet_dev* alt_up_ethernet_open_dev(const char* name)
{
    1c58:	defffc04 	addi	sp,sp,-16
    1c5c:	dfc00315 	stw	ra,12(sp)
    1c60:	df000215 	stw	fp,8(sp)
    1c64:	df000204 	addi	fp,sp,8
    1c68:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_ethernet_dev * dev = (alt_up_ethernet_dev *) alt_find_dev( name, &alt_dev_list );
    1c6c:	e13fff17 	ldw	r4,-4(fp)
    1c70:	01400034 	movhi	r5,0
    1c74:	2958a704 	addi	r5,r5,25244
    1c78:	00034d40 	call	34d4 <alt_find_dev>
    1c7c:	e0bffe15 	stw	r2,-8(fp)

  return dev;
    1c80:	e0bffe17 	ldw	r2,-8(fp)
}
    1c84:	e037883a 	mov	sp,fp
    1c88:	dfc00117 	ldw	ra,4(sp)
    1c8c:	df000017 	ldw	fp,0(sp)
    1c90:	dec00204 	addi	sp,sp,8
    1c94:	f800283a 	ret

00001c98 <alt_up_ethernet_reg_read>:
#include "altera_up_avalon_ethernet_low_level_driver.h"
#include "altera_up_avalon_ethernet_regs.h"
#include <unistd.h>

unsigned int alt_up_ethernet_reg_read(unsigned int base, unsigned int reg)
{
    1c98:	defffd04 	addi	sp,sp,-12
    1c9c:	df000215 	stw	fp,8(sp)
    1ca0:	df000204 	addi	fp,sp,8
    1ca4:	e13ffe15 	stw	r4,-8(fp)
    1ca8:	e17fff15 	stw	r5,-4(fp)
	IOWR_ALTERA_UP_AVALON_ETHERNET_INDEX(base, reg);
    1cac:	e0bffe17 	ldw	r2,-8(fp)
    1cb0:	e0ffff17 	ldw	r3,-4(fp)
    1cb4:	10c00035 	stwio	r3,0(r2)
	return IORD_ALTERA_UP_AVALON_ETHERNET_DATA(base);
    1cb8:	e0bffe17 	ldw	r2,-8(fp)
    1cbc:	10800104 	addi	r2,r2,4
    1cc0:	10800037 	ldwio	r2,0(r2)
}
    1cc4:	e037883a 	mov	sp,fp
    1cc8:	df000017 	ldw	fp,0(sp)
    1ccc:	dec00104 	addi	sp,sp,4
    1cd0:	f800283a 	ret

00001cd4 <alt_up_ethernet_reg_write>:

void alt_up_ethernet_reg_write(unsigned int base, unsigned int reg, unsigned int data)
{
    1cd4:	defffc04 	addi	sp,sp,-16
    1cd8:	df000315 	stw	fp,12(sp)
    1cdc:	df000304 	addi	fp,sp,12
    1ce0:	e13ffd15 	stw	r4,-12(fp)
    1ce4:	e17ffe15 	stw	r5,-8(fp)
    1ce8:	e1bfff15 	stw	r6,-4(fp)
	IOWR_ALTERA_UP_AVALON_ETHERNET_INDEX(base, reg);
    1cec:	e0bffd17 	ldw	r2,-12(fp)
    1cf0:	e0fffe17 	ldw	r3,-8(fp)
    1cf4:	10c00035 	stwio	r3,0(r2)
	IOWR_ALTERA_UP_AVALON_ETHERNET_DATA(base, data);
    1cf8:	e0bffd17 	ldw	r2,-12(fp)
    1cfc:	10800104 	addi	r2,r2,4
    1d00:	e0ffff17 	ldw	r3,-4(fp)
    1d04:	10c00035 	stwio	r3,0(r2)
}
    1d08:	e037883a 	mov	sp,fp
    1d0c:	df000017 	ldw	fp,0(sp)
    1d10:	dec00104 	addi	sp,sp,4
    1d14:	f800283a 	ret

00001d18 <alt_up_ethernet_phy_reg_read>:

unsigned int alt_up_ethernet_phy_reg_read (unsigned int base, unsigned int reg)
{
    1d18:	defffa04 	addi	sp,sp,-24
    1d1c:	dfc00515 	stw	ra,20(sp)
    1d20:	df000415 	stw	fp,16(sp)
    1d24:	df000404 	addi	fp,sp,16
    1d28:	e13ffe15 	stw	r4,-8(fp)
    1d2c:	e17fff15 	stw	r5,-4(fp)
	unsigned int result = 0;
    1d30:	e03ffd15 	stw	zero,-12(fp)
	unsigned int timeout = 0;
    1d34:	e03ffc15 	stw	zero,-16(fp)

	/* set PHY register address into EPAR REG. 0CH */
	alt_up_ethernet_reg_write(base, ALT_UP_ETHERNET_EPAR, reg | 0x40);				/* PHY register address setting, and DM9000_PHY offset = 0x40 */
    1d38:	e0bfff17 	ldw	r2,-4(fp)
    1d3c:	11801014 	ori	r6,r2,64
    1d40:	e13ffe17 	ldw	r4,-8(fp)
    1d44:	01400304 	movi	r5,12
    1d48:	0001cd40 	call	1cd4 <alt_up_ethernet_reg_write>

	/* issue PHY + READ command = 0xC into EPCR REG. 0BH */
	alt_up_ethernet_reg_write(base, ALT_UP_ETHERNET_EPCR, 0x0C);					/* issue PHY + READ command */
    1d4c:	e13ffe17 	ldw	r4,-8(fp)
    1d50:	014002c4 	movi	r5,11
    1d54:	01800304 	movi	r6,12
    1d58:	0001cd40 	call	1cd4 <alt_up_ethernet_reg_write>
	do {
		usleep(1);
    1d5c:	01000044 	movi	r4,1
    1d60:	0003d5c0 	call	3d5c <usleep>
		timeout++;
    1d64:	e0bffc17 	ldw	r2,-16(fp)
    1d68:	10800044 	addi	r2,r2,1
    1d6c:	e0bffc15 	stw	r2,-16(fp)
	} while ((timeout < 50) && (alt_up_ethernet_reg_read(base, ALT_UP_ETHERNET_EPCR) & 0x01));
    1d70:	e0bffc17 	ldw	r2,-16(fp)
    1d74:	10800ca8 	cmpgeui	r2,r2,50
    1d78:	1000071e 	bne	r2,zero,1d98 <alt_up_ethernet_phy_reg_read+0x80>
    1d7c:	e13ffe17 	ldw	r4,-8(fp)
    1d80:	014002c4 	movi	r5,11
    1d84:	0001c980 	call	1c98 <alt_up_ethernet_reg_read>
    1d88:	1080004c 	andi	r2,r2,1
    1d8c:	10803fcc 	andi	r2,r2,255
    1d90:	1004c03a 	cmpne	r2,r2,zero
    1d94:	103ff11e 	bne	r2,zero,1d5c <alt_up_ethernet_phy_reg_read+0x44>
	
	usleep(1);
    1d98:	01000044 	movi	r4,1
    1d9c:	0003d5c0 	call	3d5c <usleep>
	alt_up_ethernet_reg_write(base, ALT_UP_ETHERNET_EPCR, 0x08);					/* clear PHY command */
    1da0:	e13ffe17 	ldw	r4,-8(fp)
    1da4:	014002c4 	movi	r5,11
    1da8:	01800204 	movi	r6,8
    1dac:	0001cd40 	call	1cd4 <alt_up_ethernet_reg_write>

	/* read PHY data from EPDR REG. 0EH & REG. 0DH */
	result = (alt_up_ethernet_reg_read(base, ALT_UP_ETHERNET_EPDRH) << 8);			/* PHY data high_byte */
    1db0:	e13ffe17 	ldw	r4,-8(fp)
    1db4:	01400384 	movi	r5,14
    1db8:	0001c980 	call	1c98 <alt_up_ethernet_reg_read>
    1dbc:	1004923a 	slli	r2,r2,8
    1dc0:	e0bffd15 	stw	r2,-12(fp)
	result |= alt_up_ethernet_reg_read(base, ALT_UP_ETHERNET_EPDRL);				/* PHY data low_byte */
    1dc4:	e13ffe17 	ldw	r4,-8(fp)
    1dc8:	01400344 	movi	r5,13
    1dcc:	0001c980 	call	1c98 <alt_up_ethernet_reg_read>
    1dd0:	1007883a 	mov	r3,r2
    1dd4:	e0bffd17 	ldw	r2,-12(fp)
    1dd8:	10c4b03a 	or	r2,r2,r3
    1ddc:	e0bffd15 	stw	r2,-12(fp)

	return result;
    1de0:	e0bffd17 	ldw	r2,-12(fp)
}
    1de4:	e037883a 	mov	sp,fp
    1de8:	dfc00117 	ldw	ra,4(sp)
    1dec:	df000017 	ldw	fp,0(sp)
    1df0:	dec00204 	addi	sp,sp,8
    1df4:	f800283a 	ret

00001df8 <alt_up_ethernet_phy_reg_write>:

void alt_up_ethernet_phy_reg_write (unsigned int base, unsigned int reg, unsigned int data)
{ 
    1df8:	defffa04 	addi	sp,sp,-24
    1dfc:	dfc00515 	stw	ra,20(sp)
    1e00:	df000415 	stw	fp,16(sp)
    1e04:	df000404 	addi	fp,sp,16
    1e08:	e13ffd15 	stw	r4,-12(fp)
    1e0c:	e17ffe15 	stw	r5,-8(fp)
    1e10:	e1bfff15 	stw	r6,-4(fp)
	unsigned int timeout = 0;
    1e14:	e03ffc15 	stw	zero,-16(fp)
	
	/* set PHY register address into EPAR REG. 0CH */
	alt_up_ethernet_reg_write(base, ALT_UP_ETHERNET_EPAR, reg | 0x40);				/* PHY register address setting, and DM9000_PHY offset = 0x40 */
    1e18:	e0bffe17 	ldw	r2,-8(fp)
    1e1c:	11801014 	ori	r6,r2,64
    1e20:	e13ffd17 	ldw	r4,-12(fp)
    1e24:	01400304 	movi	r5,12
    1e28:	0001cd40 	call	1cd4 <alt_up_ethernet_reg_write>

	/* fill PHY WRITE data into EPDR REG. 0EH & REG. 0DH */
	alt_up_ethernet_reg_write(base, ALT_UP_ETHERNET_EPDRH, ((data >> 8) & 0xFF));	/* PHY data high_byte */
    1e2c:	e0bfff17 	ldw	r2,-4(fp)
    1e30:	1004d23a 	srli	r2,r2,8
    1e34:	11803fcc 	andi	r6,r2,255
    1e38:	e13ffd17 	ldw	r4,-12(fp)
    1e3c:	01400384 	movi	r5,14
    1e40:	0001cd40 	call	1cd4 <alt_up_ethernet_reg_write>
	alt_up_ethernet_reg_write(base, ALT_UP_ETHERNET_EPDRL, data & 0xFF);			/* PHY data low_byte */
    1e44:	e0bfff17 	ldw	r2,-4(fp)
    1e48:	11803fcc 	andi	r6,r2,255
    1e4c:	e13ffd17 	ldw	r4,-12(fp)
    1e50:	01400344 	movi	r5,13
    1e54:	0001cd40 	call	1cd4 <alt_up_ethernet_reg_write>

	/* issue PHY + WRITE command = 0xA into EPCR REG. 0BH */
	alt_up_ethernet_reg_write(base, ALT_UP_ETHERNET_EPCR, 0x0A);					/* issue PHY + WRITE command */
    1e58:	e13ffd17 	ldw	r4,-12(fp)
    1e5c:	014002c4 	movi	r5,11
    1e60:	01800284 	movi	r6,10
    1e64:	0001cd40 	call	1cd4 <alt_up_ethernet_reg_write>
	do {
		usleep(1);
    1e68:	01000044 	movi	r4,1
    1e6c:	0003d5c0 	call	3d5c <usleep>
		timeout++;
    1e70:	e0bffc17 	ldw	r2,-16(fp)
    1e74:	10800044 	addi	r2,r2,1
    1e78:	e0bffc15 	stw	r2,-16(fp)
	} while ((timeout < 50) && (alt_up_ethernet_reg_read(base, ALT_UP_ETHERNET_EPCR) & 0x01));
    1e7c:	e0bffc17 	ldw	r2,-16(fp)
    1e80:	10800ca8 	cmpgeui	r2,r2,50
    1e84:	1000071e 	bne	r2,zero,1ea4 <alt_up_ethernet_phy_reg_write+0xac>
    1e88:	e13ffd17 	ldw	r4,-12(fp)
    1e8c:	014002c4 	movi	r5,11
    1e90:	0001c980 	call	1c98 <alt_up_ethernet_reg_read>
    1e94:	1080004c 	andi	r2,r2,1
    1e98:	10803fcc 	andi	r2,r2,255
    1e9c:	1004c03a 	cmpne	r2,r2,zero
    1ea0:	103ff11e 	bne	r2,zero,1e68 <alt_up_ethernet_phy_reg_write+0x70>
	
	usleep(1);
    1ea4:	01000044 	movi	r4,1
    1ea8:	0003d5c0 	call	3d5c <usleep>
	
	alt_up_ethernet_reg_write(base, ALT_UP_ETHERNET_EPCR, 0x08);					/* clear PHY command */
    1eac:	e13ffd17 	ldw	r4,-12(fp)
    1eb0:	014002c4 	movi	r5,11
    1eb4:	01800204 	movi	r6,8
    1eb8:	0001cd40 	call	1cd4 <alt_up_ethernet_reg_write>
}
    1ebc:	e037883a 	mov	sp,fp
    1ec0:	dfc00117 	ldw	ra,4(sp)
    1ec4:	df000017 	ldw	fp,0(sp)
    1ec8:	dec00204 	addi	sp,sp,8
    1ecc:	f800283a 	ret

00001ed0 <alt_up_irda_enable_read_interrupt>:
#include "altera_up_avalon_irda.h"
#include "altera_up_avalon_irda_regs.h"


void alt_up_irda_enable_read_interrupt(alt_up_irda_dev *irda)
{
    1ed0:	defffd04 	addi	sp,sp,-12
    1ed4:	df000215 	stw	fp,8(sp)
    1ed8:	df000204 	addi	fp,sp,8
    1edc:	e13fff15 	stw	r4,-4(fp)
	alt_u32 ctrl_reg;
	ctrl_reg = IORD_ALT_UP_IRDA_CONTROL(irda->base); 
    1ee0:	e0bfff17 	ldw	r2,-4(fp)
    1ee4:	10800a17 	ldw	r2,40(r2)
    1ee8:	10800104 	addi	r2,r2,4
    1eec:	10800037 	ldwio	r2,0(r2)
    1ef0:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 1 while maintaining other bits the same
	ctrl_reg |= ALT_UP_IRDA_CONTROL_RE_MSK;
    1ef4:	e0bffe17 	ldw	r2,-8(fp)
    1ef8:	10800054 	ori	r2,r2,1
    1efc:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_IRDA_CONTROL(irda->base, ctrl_reg);
    1f00:	e0bfff17 	ldw	r2,-4(fp)
    1f04:	10800a17 	ldw	r2,40(r2)
    1f08:	10800104 	addi	r2,r2,4
    1f0c:	e0fffe17 	ldw	r3,-8(fp)
    1f10:	10c00035 	stwio	r3,0(r2)
}
    1f14:	e037883a 	mov	sp,fp
    1f18:	df000017 	ldw	fp,0(sp)
    1f1c:	dec00104 	addi	sp,sp,4
    1f20:	f800283a 	ret

00001f24 <alt_up_irda_disable_read_interrupt>:

void alt_up_irda_disable_read_interrupt(alt_up_irda_dev *irda)
{
    1f24:	defffd04 	addi	sp,sp,-12
    1f28:	df000215 	stw	fp,8(sp)
    1f2c:	df000204 	addi	fp,sp,8
    1f30:	e13fff15 	stw	r4,-4(fp)
	alt_u32 ctrl_reg;
	ctrl_reg = IORD_ALT_UP_IRDA_CONTROL(irda->base); 
    1f34:	e0bfff17 	ldw	r2,-4(fp)
    1f38:	10800a17 	ldw	r2,40(r2)
    1f3c:	10800104 	addi	r2,r2,4
    1f40:	10800037 	ldwio	r2,0(r2)
    1f44:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 0 while maintaining other bits the same
	ctrl_reg &= ~ALT_UP_IRDA_CONTROL_RE_MSK;
    1f48:	e0fffe17 	ldw	r3,-8(fp)
    1f4c:	00bfff84 	movi	r2,-2
    1f50:	1884703a 	and	r2,r3,r2
    1f54:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_IRDA_CONTROL(irda->base, ctrl_reg);
    1f58:	e0bfff17 	ldw	r2,-4(fp)
    1f5c:	10800a17 	ldw	r2,40(r2)
    1f60:	10800104 	addi	r2,r2,4
    1f64:	e0fffe17 	ldw	r3,-8(fp)
    1f68:	10c00035 	stwio	r3,0(r2)
}
    1f6c:	e037883a 	mov	sp,fp
    1f70:	df000017 	ldw	fp,0(sp)
    1f74:	dec00104 	addi	sp,sp,4
    1f78:	f800283a 	ret

00001f7c <alt_up_irda_get_used_space_in_read_FIFO>:

unsigned alt_up_irda_get_used_space_in_read_FIFO(alt_up_irda_dev *irda)
{
    1f7c:	defffd04 	addi	sp,sp,-12
    1f80:	df000215 	stw	fp,8(sp)
    1f84:	df000204 	addi	fp,sp,8
    1f88:	e13fff15 	stw	r4,-4(fp)
	alt_u16 ravail = 0;
    1f8c:	e03ffe0d 	sth	zero,-8(fp)
	// we can only read the 16 bits for RAVAIL --- a read of DATA will discard the data
//	ravail = IORD_16DIRECT(IOADDR_ALT_UP_IRDA_DATA(irda->base), 2); 
//	return ravail;
	ravail = IORD_ALT_UP_IRDA_RAVAIL(irda->base); 
    1f90:	e0bfff17 	ldw	r2,-4(fp)
    1f94:	10800a17 	ldw	r2,40(r2)
    1f98:	10800084 	addi	r2,r2,2
    1f9c:	1080002b 	ldhuio	r2,0(r2)
    1fa0:	e0bffe0d 	sth	r2,-8(fp)
	return (ravail & ALT_UP_IRDA_RAVAIL_MSK) >> ALT_UP_IRDA_RAVAIL_OFST;
    1fa4:	e0bffe0b 	ldhu	r2,-8(fp)
}
    1fa8:	e037883a 	mov	sp,fp
    1fac:	df000017 	ldw	fp,0(sp)
    1fb0:	dec00104 	addi	sp,sp,4
    1fb4:	f800283a 	ret

00001fb8 <alt_up_irda_get_available_space_in_write_FIFO>:

unsigned alt_up_irda_get_available_space_in_write_FIFO(alt_up_irda_dev *irda)
{
    1fb8:	defffd04 	addi	sp,sp,-12
    1fbc:	df000215 	stw	fp,8(sp)
    1fc0:	df000204 	addi	fp,sp,8
    1fc4:	e13fff15 	stw	r4,-4(fp)
	alt_u32 ctrl_reg;
	ctrl_reg = IORD_ALT_UP_IRDA_CONTROL(irda->base); 
    1fc8:	e0bfff17 	ldw	r2,-4(fp)
    1fcc:	10800a17 	ldw	r2,40(r2)
    1fd0:	10800104 	addi	r2,r2,4
    1fd4:	10800037 	ldwio	r2,0(r2)
    1fd8:	e0bffe15 	stw	r2,-8(fp)
	return (ctrl_reg & ALT_UP_IRDA_CONTROL_WSPACE_MSK) >> ALT_UP_IRDA_CONTROL_WSPACE_OFST;
    1fdc:	e0bffe17 	ldw	r2,-8(fp)
    1fe0:	10bfffec 	andhi	r2,r2,65535
    1fe4:	1004d43a 	srli	r2,r2,16
}
    1fe8:	e037883a 	mov	sp,fp
    1fec:	df000017 	ldw	fp,0(sp)
    1ff0:	dec00104 	addi	sp,sp,4
    1ff4:	f800283a 	ret

00001ff8 <alt_up_irda_check_parity>:

int alt_up_irda_check_parity(alt_u32 data_reg)
{
    1ff8:	defffc04 	addi	sp,sp,-16
    1ffc:	df000315 	stw	fp,12(sp)
    2000:	df000304 	addi	fp,sp,12
    2004:	e13ffe15 	stw	r4,-8(fp)
	unsigned parity_error = (data_reg & ALT_UP_IRDA_DATA_PE_MSK) >> ALT_UP_IRDA_DATA_PE_OFST;
    2008:	e0bffe17 	ldw	r2,-8(fp)
    200c:	1080800c 	andi	r2,r2,512
    2010:	1004d27a 	srli	r2,r2,9
    2014:	e0bffd15 	stw	r2,-12(fp)
	return (parity_error ? -1 : 0);
    2018:	e0bffd17 	ldw	r2,-12(fp)
    201c:	1005003a 	cmpeq	r2,r2,zero
    2020:	1000031e 	bne	r2,zero,2030 <alt_up_irda_check_parity+0x38>
    2024:	00bfffc4 	movi	r2,-1
    2028:	e0bfff15 	stw	r2,-4(fp)
    202c:	00000106 	br	2034 <alt_up_irda_check_parity+0x3c>
    2030:	e03fff15 	stw	zero,-4(fp)
    2034:	e0bfff17 	ldw	r2,-4(fp)
}
    2038:	e037883a 	mov	sp,fp
    203c:	df000017 	ldw	fp,0(sp)
    2040:	dec00104 	addi	sp,sp,4
    2044:	f800283a 	ret

00002048 <alt_up_irda_write_data>:

int alt_up_irda_write_data(alt_up_irda_dev *irda, alt_u8 data)
{
    2048:	defffc04 	addi	sp,sp,-16
    204c:	df000315 	stw	fp,12(sp)
    2050:	df000304 	addi	fp,sp,12
    2054:	e13ffe15 	stw	r4,-8(fp)
    2058:	e17fff05 	stb	r5,-4(fp)
	alt_u32 data_reg;
	data_reg = IORD_ALT_UP_IRDA_DATA(irda->base);
    205c:	e0bffe17 	ldw	r2,-8(fp)
    2060:	10800a17 	ldw	r2,40(r2)
    2064:	10800037 	ldwio	r2,0(r2)
    2068:	e0bffd15 	stw	r2,-12(fp)

	// we can write directly without thinking about other bit fields for this
	// case ONLY, because only DATA field of the data register is writable
	IOWR_ALT_UP_IRDA_DATA(irda->base, (data>>ALT_UP_IRDA_DATA_DATA_OFST) & ALT_UP_IRDA_DATA_DATA_MSK);
    206c:	e0bffe17 	ldw	r2,-8(fp)
    2070:	10800a17 	ldw	r2,40(r2)
    2074:	e0ffff03 	ldbu	r3,-4(fp)
    2078:	10c00035 	stwio	r3,0(r2)
	return 0;
    207c:	0005883a 	mov	r2,zero
}
    2080:	e037883a 	mov	sp,fp
    2084:	df000017 	ldw	fp,0(sp)
    2088:	dec00104 	addi	sp,sp,4
    208c:	f800283a 	ret

00002090 <alt_up_irda_read_data>:

int alt_up_irda_read_data(alt_up_irda_dev *irda, alt_u8 *data, alt_u8 *parity_error)
{
    2090:	defffa04 	addi	sp,sp,-24
    2094:	dfc00515 	stw	ra,20(sp)
    2098:	df000415 	stw	fp,16(sp)
    209c:	df000404 	addi	fp,sp,16
    20a0:	e13ffd15 	stw	r4,-12(fp)
    20a4:	e17ffe15 	stw	r5,-8(fp)
    20a8:	e1bfff15 	stw	r6,-4(fp)
	alt_u32 data_reg;
	data_reg = IORD_ALT_UP_IRDA_DATA(irda->base);
    20ac:	e0bffd17 	ldw	r2,-12(fp)
    20b0:	10800a17 	ldw	r2,40(r2)
    20b4:	10800037 	ldwio	r2,0(r2)
    20b8:	e0bffc15 	stw	r2,-16(fp)
	*data = (data_reg & ALT_UP_IRDA_DATA_DATA_MSK) >> ALT_UP_IRDA_DATA_DATA_OFST;
    20bc:	e0bffc17 	ldw	r2,-16(fp)
    20c0:	1007883a 	mov	r3,r2
    20c4:	e0bffe17 	ldw	r2,-8(fp)
    20c8:	10c00005 	stb	r3,0(r2)
	*parity_error = alt_up_irda_check_parity(data_reg);
    20cc:	e13ffc17 	ldw	r4,-16(fp)
    20d0:	0001ff80 	call	1ff8 <alt_up_irda_check_parity>
    20d4:	1007883a 	mov	r3,r2
    20d8:	e0bfff17 	ldw	r2,-4(fp)
    20dc:	10c00005 	stb	r3,0(r2)
	return (((data_reg & ALT_UP_IRDA_DATA_RVALID_MSK) >> ALT_UP_IRDA_DATA_RVALID_OFST) - 1);
    20e0:	e0bffc17 	ldw	r2,-16(fp)
    20e4:	10a0000c 	andi	r2,r2,32768
    20e8:	1004d3fa 	srli	r2,r2,15
    20ec:	10bfffc4 	addi	r2,r2,-1
}
    20f0:	e037883a 	mov	sp,fp
    20f4:	dfc00117 	ldw	ra,4(sp)
    20f8:	df000017 	ldw	fp,0(sp)
    20fc:	dec00204 	addi	sp,sp,8
    2100:	f800283a 	ret

00002104 <alt_up_irda_read_fd>:

int alt_up_irda_read_fd (alt_fd* fd, char* ptr, int len)
{
    2104:	defff804 	addi	sp,sp,-32
    2108:	dfc00715 	stw	ra,28(sp)
    210c:	df000615 	stw	fp,24(sp)
    2110:	df000604 	addi	fp,sp,24
    2114:	e13ffd15 	stw	r4,-12(fp)
    2118:	e17ffe15 	stw	r5,-8(fp)
    211c:	e1bfff15 	stw	r6,-4(fp)
	alt_up_irda_dev *irda = (alt_up_irda_dev*)fd->dev;
    2120:	e0bffd17 	ldw	r2,-12(fp)
    2124:	10800017 	ldw	r2,0(r2)
    2128:	e0bffb15 	stw	r2,-20(fp)
	int count = 0;
    212c:	e03ffa15 	stw	zero,-24(fp)
	alt_u8 parity_error;
	while(len--)
    2130:	00000c06 	br	2164 <alt_up_irda_read_fd+0x60>
	{
		if (alt_up_irda_read_data(irda, ptr++, &parity_error)==0)
    2134:	e17ffe17 	ldw	r5,-8(fp)
    2138:	e0bffe17 	ldw	r2,-8(fp)
    213c:	10800044 	addi	r2,r2,1
    2140:	e0bffe15 	stw	r2,-8(fp)
    2144:	e1bffc04 	addi	r6,fp,-16
    2148:	e13ffb17 	ldw	r4,-20(fp)
    214c:	00020900 	call	2090 <alt_up_irda_read_data>
    2150:	1004c03a 	cmpne	r2,r2,zero
    2154:	1000091e 	bne	r2,zero,217c <alt_up_irda_read_fd+0x78>
			count++;
    2158:	e0bffa17 	ldw	r2,-24(fp)
    215c:	10800044 	addi	r2,r2,1
    2160:	e0bffa15 	stw	r2,-24(fp)
int alt_up_irda_read_fd (alt_fd* fd, char* ptr, int len)
{
	alt_up_irda_dev *irda = (alt_up_irda_dev*)fd->dev;
	int count = 0;
	alt_u8 parity_error;
	while(len--)
    2164:	e0bfff17 	ldw	r2,-4(fp)
    2168:	10bfffc4 	addi	r2,r2,-1
    216c:	e0bfff15 	stw	r2,-4(fp)
    2170:	e0bfff17 	ldw	r2,-4(fp)
    2174:	10bfffd8 	cmpnei	r2,r2,-1
    2178:	103fee1e 	bne	r2,zero,2134 <alt_up_irda_read_fd+0x30>
		if (alt_up_irda_read_data(irda, ptr++, &parity_error)==0)
			count++;
		else
			break;
	}
	return count;
    217c:	e0bffa17 	ldw	r2,-24(fp)
}
    2180:	e037883a 	mov	sp,fp
    2184:	dfc00117 	ldw	ra,4(sp)
    2188:	df000017 	ldw	fp,0(sp)
    218c:	dec00204 	addi	sp,sp,8
    2190:	f800283a 	ret

00002194 <alt_up_irda_write_fd>:

int alt_up_irda_write_fd (alt_fd* fd, const char* ptr, int len)
{
    2194:	defff904 	addi	sp,sp,-28
    2198:	dfc00615 	stw	ra,24(sp)
    219c:	df000515 	stw	fp,20(sp)
    21a0:	df000504 	addi	fp,sp,20
    21a4:	e13ffd15 	stw	r4,-12(fp)
    21a8:	e17ffe15 	stw	r5,-8(fp)
    21ac:	e1bfff15 	stw	r6,-4(fp)
	alt_up_irda_dev *irda = (alt_up_irda_dev*)fd->dev;
    21b0:	e0bffd17 	ldw	r2,-12(fp)
    21b4:	10800017 	ldw	r2,0(r2)
    21b8:	e0bffc15 	stw	r2,-16(fp)
	int count = 0;
    21bc:	e03ffb15 	stw	zero,-20(fp)
	while(len--)
    21c0:	00000c06 	br	21f4 <alt_up_irda_write_fd+0x60>
	{
		if (alt_up_irda_write_data(irda, ptr++)==0)
    21c4:	e0bffe17 	ldw	r2,-8(fp)
    21c8:	11403fcc 	andi	r5,r2,255
    21cc:	e0bffe17 	ldw	r2,-8(fp)
    21d0:	10800044 	addi	r2,r2,1
    21d4:	e0bffe15 	stw	r2,-8(fp)
    21d8:	e13ffc17 	ldw	r4,-16(fp)
    21dc:	00020480 	call	2048 <alt_up_irda_write_data>
    21e0:	1004c03a 	cmpne	r2,r2,zero
    21e4:	1000091e 	bne	r2,zero,220c <alt_up_irda_write_fd+0x78>
			count++;
    21e8:	e0bffb17 	ldw	r2,-20(fp)
    21ec:	10800044 	addi	r2,r2,1
    21f0:	e0bffb15 	stw	r2,-20(fp)

int alt_up_irda_write_fd (alt_fd* fd, const char* ptr, int len)
{
	alt_up_irda_dev *irda = (alt_up_irda_dev*)fd->dev;
	int count = 0;
	while(len--)
    21f4:	e0bfff17 	ldw	r2,-4(fp)
    21f8:	10bfffc4 	addi	r2,r2,-1
    21fc:	e0bfff15 	stw	r2,-4(fp)
    2200:	e0bfff17 	ldw	r2,-4(fp)
    2204:	10bfffd8 	cmpnei	r2,r2,-1
    2208:	103fee1e 	bne	r2,zero,21c4 <alt_up_irda_write_fd+0x30>
		if (alt_up_irda_write_data(irda, ptr++)==0)
			count++;
		else
			break;
	}
	return count;
    220c:	e0bffb17 	ldw	r2,-20(fp)
}
    2210:	e037883a 	mov	sp,fp
    2214:	dfc00117 	ldw	ra,4(sp)
    2218:	df000017 	ldw	fp,0(sp)
    221c:	dec00204 	addi	sp,sp,8
    2220:	f800283a 	ret

00002224 <alt_up_irda_open_dev>:

alt_up_irda_dev* alt_up_irda_open_dev(const char* name)
{
    2224:	defffc04 	addi	sp,sp,-16
    2228:	dfc00315 	stw	ra,12(sp)
    222c:	df000215 	stw	fp,8(sp)
    2230:	df000204 	addi	fp,sp,8
    2234:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_irda_dev *dev = (alt_up_irda_dev*)alt_find_dev(name, &alt_dev_list);
    2238:	e13fff17 	ldw	r4,-4(fp)
    223c:	01400034 	movhi	r5,0
    2240:	2958a704 	addi	r5,r5,25244
    2244:	00034d40 	call	34d4 <alt_find_dev>
    2248:	e0bffe15 	stw	r2,-8(fp)

  return dev;
    224c:	e0bffe17 	ldw	r2,-8(fp)
}
    2250:	e037883a 	mov	sp,fp
    2254:	dfc00117 	ldw	ra,4(sp)
    2258:	df000017 	ldw	fp,0(sp)
    225c:	dec00204 	addi	sp,sp,8
    2260:	f800283a 	ret

00002264 <read_RI_bit>:


//////////////////////////////////////////////////////////////////////////////////////////////
// Internal Functions
alt_u8 read_RI_bit(alt_u32 ctrl_reg)
{
    2264:	defffd04 	addi	sp,sp,-12
    2268:	df000215 	stw	fp,8(sp)
    226c:	df000204 	addi	fp,sp,8
    2270:	e13fff15 	stw	r4,-4(fp)
	alt_u8 ri = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_RI_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_RI_OFST);
    2274:	e0bfff17 	ldw	r2,-4(fp)
    2278:	1080400c 	andi	r2,r2,256
    227c:	1004d23a 	srli	r2,r2,8
    2280:	e0bffe05 	stb	r2,-8(fp)
	return ri;
    2284:	e0bffe03 	ldbu	r2,-8(fp)
}
    2288:	e037883a 	mov	sp,fp
    228c:	df000017 	ldw	fp,0(sp)
    2290:	dec00104 	addi	sp,sp,4
    2294:	f800283a 	ret

00002298 <read_RE_bit>:

alt_u8 read_RE_bit(alt_u32 ctrl_reg)
{
    2298:	defffd04 	addi	sp,sp,-12
    229c:	df000215 	stw	fp,8(sp)
    22a0:	df000204 	addi	fp,sp,8
    22a4:	e13fff15 	stw	r4,-4(fp)
	alt_u8 re = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_RE_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_RE_OFST);
    22a8:	e0bfff17 	ldw	r2,-4(fp)
    22ac:	1080004c 	andi	r2,r2,1
    22b0:	e0bffe05 	stb	r2,-8(fp)
	return re;
    22b4:	e0bffe03 	ldbu	r2,-8(fp)
}
    22b8:	e037883a 	mov	sp,fp
    22bc:	df000017 	ldw	fp,0(sp)
    22c0:	dec00104 	addi	sp,sp,4
    22c4:	f800283a 	ret

000022c8 <read_CE_bit>:

alt_u8 read_CE_bit(alt_u32 ctrl_reg)
{
    22c8:	defffd04 	addi	sp,sp,-12
    22cc:	df000215 	stw	fp,8(sp)
    22d0:	df000204 	addi	fp,sp,8
    22d4:	e13fff15 	stw	r4,-4(fp)
	alt_u8 re = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_CE_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_CE_OFST);
    22d8:	e0bfff17 	ldw	r2,-4(fp)
    22dc:	1081000c 	andi	r2,r2,1024
    22e0:	1004d2ba 	srli	r2,r2,10
    22e4:	e0bffe05 	stb	r2,-8(fp)
	return re;
    22e8:	e0bffe03 	ldbu	r2,-8(fp)
}
    22ec:	e037883a 	mov	sp,fp
    22f0:	df000017 	ldw	fp,0(sp)
    22f4:	dec00104 	addi	sp,sp,4
    22f8:	f800283a 	ret

000022fc <read_num_bytes_available>:

alt_u16 read_num_bytes_available(alt_u32 data_reg)
{
    22fc:	defffd04 	addi	sp,sp,-12
    2300:	df000215 	stw	fp,8(sp)
    2304:	df000204 	addi	fp,sp,8
    2308:	e13fff15 	stw	r4,-4(fp)
	alt_u16 ravail = (alt_u16)((data_reg & ALT_UP_PS2_PORT_DATA_REG_RAVAIL_MSK ) >> ALT_UP_PS2_PORT_DATA_REG_RAVAIL_OFST);
    230c:	e0bfff17 	ldw	r2,-4(fp)
    2310:	10bfffec 	andhi	r2,r2,65535
    2314:	1004d43a 	srli	r2,r2,16
    2318:	e0bffe0d 	sth	r2,-8(fp)
	return ravail;
    231c:	e0bffe0b 	ldhu	r2,-8(fp)
}
    2320:	e037883a 	mov	sp,fp
    2324:	df000017 	ldw	fp,0(sp)
    2328:	dec00104 	addi	sp,sp,4
    232c:	f800283a 	ret

00002330 <read_data_valid>:

alt_u8 read_data_valid(alt_u32 data_reg)
{
    2330:	defffd04 	addi	sp,sp,-12
    2334:	df000215 	stw	fp,8(sp)
    2338:	df000204 	addi	fp,sp,8
    233c:	e13fff15 	stw	r4,-4(fp)
	alt_u8 rvalid = (alt_u8)((data_reg & ALT_UP_PS2_PORT_DATA_REG_RVALID_MSK ) >> ALT_UP_PS2_PORT_DATA_REG_RVALID_OFST);
    2340:	e0bfff17 	ldw	r2,-4(fp)
    2344:	10a0000c 	andi	r2,r2,32768
    2348:	1004d3fa 	srli	r2,r2,15
    234c:	e0bffe05 	stb	r2,-8(fp)
	return rvalid;
    2350:	e0bffe03 	ldbu	r2,-8(fp)
}
    2354:	e037883a 	mov	sp,fp
    2358:	df000017 	ldw	fp,0(sp)
    235c:	dec00104 	addi	sp,sp,4
    2360:	f800283a 	ret

00002364 <read_data_byte>:

alt_u8 read_data_byte(alt_u32 data_reg)
{
    2364:	defffd04 	addi	sp,sp,-12
    2368:	df000215 	stw	fp,8(sp)
    236c:	df000204 	addi	fp,sp,8
    2370:	e13fff15 	stw	r4,-4(fp)
	alt_u8 data = (alt_u8) ( (data_reg & ALT_UP_PS2_PORT_DATA_REG_DATA_MSK) >> ALT_UP_PS2_PORT_DATA_REG_DATA_OFST) ;
    2374:	e0bfff17 	ldw	r2,-4(fp)
    2378:	e0bffe05 	stb	r2,-8(fp)
	return data;
    237c:	e0bffe03 	ldbu	r2,-8(fp)
}
    2380:	e037883a 	mov	sp,fp
    2384:	df000017 	ldw	fp,0(sp)
    2388:	dec00104 	addi	sp,sp,4
    238c:	f800283a 	ret

00002390 <alt_up_ps2_init>:

//////////////////////////////////////////////////////////////////////////////////////////////
// HAL Functions
void alt_up_ps2_init(alt_up_ps2_dev *ps2)
{
    2390:	defffb04 	addi	sp,sp,-20
    2394:	dfc00415 	stw	ra,16(sp)
    2398:	df000315 	stw	fp,12(sp)
    239c:	df000304 	addi	fp,sp,12
    23a0:	e13fff15 	stw	r4,-4(fp)
	// initialize the device
	unsigned char byte;
	//send the reset request, wait for ACK
	int status = alt_up_ps2_write_data_byte_with_ack(ps2, 0xff);
    23a4:	e13fff17 	ldw	r4,-4(fp)
    23a8:	01403fc4 	movi	r5,255
    23ac:	00025f00 	call	25f0 <alt_up_ps2_write_data_byte_with_ack>
    23b0:	e0bffd15 	stw	r2,-12(fp)
	if (status == 0)
    23b4:	e0bffd17 	ldw	r2,-12(fp)
    23b8:	1004c03a 	cmpne	r2,r2,zero
    23bc:	1000221e 	bne	r2,zero,2448 <alt_up_ps2_init+0xb8>
	{
		// reset succeed, now try to get the BAT result, AA means passed
		status = alt_up_ps2_read_data_byte_timeout(ps2, &byte);
    23c0:	e17ffe04 	addi	r5,fp,-8
    23c4:	e13fff17 	ldw	r4,-4(fp)
    23c8:	000265c0 	call	265c <alt_up_ps2_read_data_byte_timeout>
    23cc:	e0bffd15 	stw	r2,-12(fp)
		if (status == 0 && byte == 0xAA)
    23d0:	e0bffd17 	ldw	r2,-12(fp)
    23d4:	1004c03a 	cmpne	r2,r2,zero
    23d8:	10001b1e 	bne	r2,zero,2448 <alt_up_ps2_init+0xb8>
    23dc:	e0bffe03 	ldbu	r2,-8(fp)
    23e0:	10803fcc 	andi	r2,r2,255
    23e4:	10802a98 	cmpnei	r2,r2,170
    23e8:	1000171e 	bne	r2,zero,2448 <alt_up_ps2_init+0xb8>
		{
			//get the 2nd byte
			status = alt_up_ps2_read_data_byte_timeout(ps2, &byte);
    23ec:	e17ffe04 	addi	r5,fp,-8
    23f0:	e13fff17 	ldw	r4,-4(fp)
    23f4:	000265c0 	call	265c <alt_up_ps2_read_data_byte_timeout>
    23f8:	e0bffd15 	stw	r2,-12(fp)
			if (status == -ETIMEDOUT)
    23fc:	e0bffd17 	ldw	r2,-12(fp)
    2400:	10bfe318 	cmpnei	r2,r2,-116
    2404:	1000041e 	bne	r2,zero,2418 <alt_up_ps2_init+0x88>
			{
				//for keyboard, only 2 bytes are sent(ACK, PASS/FAIL), so timeout
				ps2->device_type = PS2_KEYBOARD;
    2408:	e0ffff17 	ldw	r3,-4(fp)
    240c:	00800044 	movi	r2,1
    2410:	18800d15 	stw	r2,52(r3)
    2414:	00000c06 	br	2448 <alt_up_ps2_init+0xb8>
			}
			else if (status == 0 && byte == 0x00)
    2418:	e0bffd17 	ldw	r2,-12(fp)
    241c:	1004c03a 	cmpne	r2,r2,zero
    2420:	1000091e 	bne	r2,zero,2448 <alt_up_ps2_init+0xb8>
    2424:	e0bffe03 	ldbu	r2,-8(fp)
    2428:	10803fcc 	andi	r2,r2,255
    242c:	1004c03a 	cmpne	r2,r2,zero
    2430:	1000051e 	bne	r2,zero,2448 <alt_up_ps2_init+0xb8>
			{
				//for mouse, it will sent out 0x00 after sending out ACK and PASS/FAIL.
				ps2->device_type = PS2_MOUSE;
    2434:	e0bfff17 	ldw	r2,-4(fp)
    2438:	10000d15 	stw	zero,52(r2)
				(void) alt_up_ps2_write_data_byte (ps2, 0xf4); // enable data from mouse
    243c:	e13fff17 	ldw	r4,-4(fp)
    2440:	01403d04 	movi	r5,244
    2444:	00025080 	call	2508 <alt_up_ps2_write_data_byte>
			}
		}
	}
}
    2448:	e037883a 	mov	sp,fp
    244c:	dfc00117 	ldw	ra,4(sp)
    2450:	df000017 	ldw	fp,0(sp)
    2454:	dec00204 	addi	sp,sp,8
    2458:	f800283a 	ret

0000245c <alt_up_ps2_enable_read_interrupt>:

void alt_up_ps2_enable_read_interrupt(alt_up_ps2_dev *ps2)
{
    245c:	defffd04 	addi	sp,sp,-12
    2460:	df000215 	stw	fp,8(sp)
    2464:	df000204 	addi	fp,sp,8
    2468:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base); 
    246c:	e0bfff17 	ldw	r2,-4(fp)
    2470:	10800a17 	ldw	r2,40(r2)
    2474:	10800104 	addi	r2,r2,4
    2478:	10800037 	ldwio	r2,0(r2)
    247c:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 1 while maintaining other bits the same
	ctrl_reg |= ALT_UP_PS2_PORT_CTRL_REG_RE_MSK;
    2480:	e0bffe17 	ldw	r2,-8(fp)
    2484:	10800054 	ori	r2,r2,1
    2488:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_PS2_PORT_CTRL_REG(ps2->base, ctrl_reg);
    248c:	e0bfff17 	ldw	r2,-4(fp)
    2490:	10800a17 	ldw	r2,40(r2)
    2494:	10800104 	addi	r2,r2,4
    2498:	e0fffe17 	ldw	r3,-8(fp)
    249c:	10c00035 	stwio	r3,0(r2)
}
    24a0:	e037883a 	mov	sp,fp
    24a4:	df000017 	ldw	fp,0(sp)
    24a8:	dec00104 	addi	sp,sp,4
    24ac:	f800283a 	ret

000024b0 <alt_up_ps2_disable_read_interrupt>:

void alt_up_ps2_disable_read_interrupt(alt_up_ps2_dev *ps2)
{
    24b0:	defffd04 	addi	sp,sp,-12
    24b4:	df000215 	stw	fp,8(sp)
    24b8:	df000204 	addi	fp,sp,8
    24bc:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base); 
    24c0:	e0bfff17 	ldw	r2,-4(fp)
    24c4:	10800a17 	ldw	r2,40(r2)
    24c8:	10800104 	addi	r2,r2,4
    24cc:	10800037 	ldwio	r2,0(r2)
    24d0:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 0 while maintaining other bits the same
	ctrl_reg &= ~ALT_UP_PS2_PORT_CTRL_REG_RE_MSK;
    24d4:	e0fffe17 	ldw	r3,-8(fp)
    24d8:	00bfff84 	movi	r2,-2
    24dc:	1884703a 	and	r2,r3,r2
    24e0:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_PS2_PORT_CTRL_REG(ps2->base, ctrl_reg);
    24e4:	e0bfff17 	ldw	r2,-4(fp)
    24e8:	10800a17 	ldw	r2,40(r2)
    24ec:	10800104 	addi	r2,r2,4
    24f0:	e0fffe17 	ldw	r3,-8(fp)
    24f4:	10c00035 	stwio	r3,0(r2)
}
    24f8:	e037883a 	mov	sp,fp
    24fc:	df000017 	ldw	fp,0(sp)
    2500:	dec00104 	addi	sp,sp,4
    2504:	f800283a 	ret

00002508 <alt_up_ps2_write_data_byte>:

int alt_up_ps2_write_data_byte(alt_up_ps2_dev *ps2, unsigned char byte)
{
    2508:	defffa04 	addi	sp,sp,-24
    250c:	dfc00515 	stw	ra,20(sp)
    2510:	df000415 	stw	fp,16(sp)
    2514:	df000404 	addi	fp,sp,16
    2518:	e13ffd15 	stw	r4,-12(fp)
    251c:	e17ffe05 	stb	r5,-8(fp)
	//note: data are only located at the lower 8 bits
	//note: the software send command to the PS2 peripheral through the data
	//		register rather than the control register
	IOWR_ALT_UP_PS2_PORT_DATA(ps2->base, byte);
    2520:	e0bffd17 	ldw	r2,-12(fp)
    2524:	10800a17 	ldw	r2,40(r2)
    2528:	e0fffe03 	ldbu	r3,-8(fp)
    252c:	10c00025 	stbio	r3,0(r2)
	alt_u32 ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base);
    2530:	e0bffd17 	ldw	r2,-12(fp)
    2534:	10800a17 	ldw	r2,40(r2)
    2538:	10800104 	addi	r2,r2,4
    253c:	10800037 	ldwio	r2,0(r2)
    2540:	e0bffc15 	stw	r2,-16(fp)
	if (read_CE_bit(ctrl_reg))
    2544:	e13ffc17 	ldw	r4,-16(fp)
    2548:	00022c80 	call	22c8 <read_CE_bit>
    254c:	10803fcc 	andi	r2,r2,255
    2550:	1005003a 	cmpeq	r2,r2,zero
    2554:	1000031e 	bne	r2,zero,2564 <alt_up_ps2_write_data_byte+0x5c>
	{
		//CE bit is set --> error occurs on sending commands
		return -EIO;
    2558:	00bffec4 	movi	r2,-5
    255c:	e0bfff15 	stw	r2,-4(fp)
    2560:	00000106 	br	2568 <alt_up_ps2_write_data_byte+0x60>
	}
	return 0;
    2564:	e03fff15 	stw	zero,-4(fp)
    2568:	e0bfff17 	ldw	r2,-4(fp)
}
    256c:	e037883a 	mov	sp,fp
    2570:	dfc00117 	ldw	ra,4(sp)
    2574:	df000017 	ldw	fp,0(sp)
    2578:	dec00204 	addi	sp,sp,8
    257c:	f800283a 	ret

00002580 <alt_up_ps2_wait_for_ack>:

int alt_up_ps2_wait_for_ack(alt_up_ps2_dev *ps2)
{
    2580:	defffb04 	addi	sp,sp,-20
    2584:	dfc00415 	stw	ra,16(sp)
    2588:	df000315 	stw	fp,12(sp)
    258c:	df000304 	addi	fp,sp,12
    2590:	e13ffe15 	stw	r4,-8(fp)
	unsigned char data = 0;
    2594:	e03ffd45 	stb	zero,-11(fp)
	unsigned char status = 0;
    2598:	e03ffd05 	stb	zero,-12(fp)
	do
	{
		status = alt_up_ps2_read_data_byte_timeout(ps2, &data); 
    259c:	e17ffd44 	addi	r5,fp,-11
    25a0:	e13ffe17 	ldw	r4,-8(fp)
    25a4:	000265c0 	call	265c <alt_up_ps2_read_data_byte_timeout>
    25a8:	e0bffd05 	stb	r2,-12(fp)
		if ( status == 0)
    25ac:	e0bffd03 	ldbu	r2,-12(fp)
    25b0:	1004c03a 	cmpne	r2,r2,zero
    25b4:	1000061e 	bne	r2,zero,25d0 <alt_up_ps2_wait_for_ack+0x50>
		{
			if (data == PS2_ACK)
    25b8:	e0bffd43 	ldbu	r2,-11(fp)
    25bc:	10803fcc 	andi	r2,r2,255
    25c0:	10803e98 	cmpnei	r2,r2,250
    25c4:	103ff51e 	bne	r2,zero,259c <alt_up_ps2_wait_for_ack+0x1c>
				return 0;
    25c8:	e03fff15 	stw	zero,-4(fp)
    25cc:	00000206 	br	25d8 <alt_up_ps2_wait_for_ack+0x58>
		}
		else 
		{
			return status;
    25d0:	e0bffd03 	ldbu	r2,-12(fp)
    25d4:	e0bfff15 	stw	r2,-4(fp)
    25d8:	e0bfff17 	ldw	r2,-4(fp)
		}
	} while(1);
	return -ETIMEDOUT;
}
    25dc:	e037883a 	mov	sp,fp
    25e0:	dfc00117 	ldw	ra,4(sp)
    25e4:	df000017 	ldw	fp,0(sp)
    25e8:	dec00204 	addi	sp,sp,8
    25ec:	f800283a 	ret

000025f0 <alt_up_ps2_write_data_byte_with_ack>:

int alt_up_ps2_write_data_byte_with_ack(alt_up_ps2_dev *ps2, unsigned char byte)
{
    25f0:	defff904 	addi	sp,sp,-28
    25f4:	dfc00615 	stw	ra,24(sp)
    25f8:	df000515 	stw	fp,20(sp)
    25fc:	df000504 	addi	fp,sp,20
    2600:	e13ffd15 	stw	r4,-12(fp)
    2604:	e17ffe05 	stb	r5,-8(fp)
	int send_status = alt_up_ps2_write_data_byte(ps2, byte);
    2608:	e17ffe03 	ldbu	r5,-8(fp)
    260c:	e13ffd17 	ldw	r4,-12(fp)
    2610:	00025080 	call	2508 <alt_up_ps2_write_data_byte>
    2614:	e0bffc15 	stw	r2,-16(fp)
	if ( send_status != 0)
    2618:	e0bffc17 	ldw	r2,-16(fp)
    261c:	1005003a 	cmpeq	r2,r2,zero
    2620:	1000031e 	bne	r2,zero,2630 <alt_up_ps2_write_data_byte_with_ack+0x40>
		// return on sending error
		return send_status;
    2624:	e0bffc17 	ldw	r2,-16(fp)
    2628:	e0bfff15 	stw	r2,-4(fp)
    262c:	00000506 	br	2644 <alt_up_ps2_write_data_byte_with_ack+0x54>

	int ack_status = alt_up_ps2_wait_for_ack(ps2);
    2630:	e13ffd17 	ldw	r4,-12(fp)
    2634:	00025800 	call	2580 <alt_up_ps2_wait_for_ack>
    2638:	e0bffb15 	stw	r2,-20(fp)
	return ack_status;
    263c:	e0bffb17 	ldw	r2,-20(fp)
    2640:	e0bfff15 	stw	r2,-4(fp)
    2644:	e0bfff17 	ldw	r2,-4(fp)
}
    2648:	e037883a 	mov	sp,fp
    264c:	dfc00117 	ldw	ra,4(sp)
    2650:	df000017 	ldw	fp,0(sp)
    2654:	dec00204 	addi	sp,sp,8
    2658:	f800283a 	ret

0000265c <alt_up_ps2_read_data_byte_timeout>:

int alt_up_ps2_read_data_byte_timeout(alt_up_ps2_dev *ps2, unsigned char *byte)
{
    265c:	defff904 	addi	sp,sp,-28
    2660:	dfc00615 	stw	ra,24(sp)
    2664:	df000515 	stw	fp,20(sp)
    2668:	df000504 	addi	fp,sp,20
    266c:	e13ffd15 	stw	r4,-12(fp)
    2670:	e17ffe15 	stw	r5,-8(fp)
	unsigned int data_reg = 0; 
    2674:	e03ffc15 	stw	zero,-16(fp)
	unsigned int count = 0;
    2678:	e03ffb15 	stw	zero,-20(fp)
    267c:	00000006 	br	2680 <alt_up_ps2_read_data_byte_timeout+0x24>
	do {
		count++;
    2680:	e0bffb17 	ldw	r2,-20(fp)
    2684:	10800044 	addi	r2,r2,1
    2688:	e0bffb15 	stw	r2,-20(fp)
		data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
    268c:	e0bffd17 	ldw	r2,-12(fp)
    2690:	10800a17 	ldw	r2,40(r2)
    2694:	10800037 	ldwio	r2,0(r2)
    2698:	e0bffc15 	stw	r2,-16(fp)
		if (read_data_valid(data_reg))
    269c:	e13ffc17 	ldw	r4,-16(fp)
    26a0:	00023300 	call	2330 <read_data_valid>
    26a4:	10803fcc 	andi	r2,r2,255
    26a8:	1005003a 	cmpeq	r2,r2,zero
    26ac:	1000071e 	bne	r2,zero,26cc <alt_up_ps2_read_data_byte_timeout+0x70>
		{
			*byte = read_data_byte(data_reg);
    26b0:	e13ffc17 	ldw	r4,-16(fp)
    26b4:	00023640 	call	2364 <read_data_byte>
    26b8:	1007883a 	mov	r3,r2
    26bc:	e0bffe17 	ldw	r2,-8(fp)
    26c0:	10c00005 	stb	r3,0(r2)
			return 0;
    26c4:	e03fff15 	stw	zero,-4(fp)
    26c8:	00000a06 	br	26f4 <alt_up_ps2_read_data_byte_timeout+0x98>
		}
		//timeout = 0 means to disable the timeout
		if ( ps2->timeout != 0 && count > ps2->timeout)
    26cc:	e0bffd17 	ldw	r2,-12(fp)
    26d0:	10800c17 	ldw	r2,48(r2)
    26d4:	1005003a 	cmpeq	r2,r2,zero
    26d8:	103fe91e 	bne	r2,zero,2680 <alt_up_ps2_read_data_byte_timeout+0x24>
    26dc:	e0bffd17 	ldw	r2,-12(fp)
    26e0:	10c00c17 	ldw	r3,48(r2)
    26e4:	e0bffb17 	ldw	r2,-20(fp)
    26e8:	18bfe52e 	bgeu	r3,r2,2680 <alt_up_ps2_read_data_byte_timeout+0x24>
		{
			return -ETIMEDOUT;
    26ec:	00bfe304 	movi	r2,-116
    26f0:	e0bfff15 	stw	r2,-4(fp)
		}
	} while (1);
    26f4:	e0bfff17 	ldw	r2,-4(fp)
}
    26f8:	e037883a 	mov	sp,fp
    26fc:	dfc00117 	ldw	ra,4(sp)
    2700:	df000017 	ldw	fp,0(sp)
    2704:	dec00204 	addi	sp,sp,8
    2708:	f800283a 	ret

0000270c <alt_up_ps2_read_data_byte>:

int alt_up_ps2_read_data_byte(alt_up_ps2_dev *ps2, unsigned char *byte)
{
    270c:	defffa04 	addi	sp,sp,-24
    2710:	dfc00515 	stw	ra,20(sp)
    2714:	df000415 	stw	fp,16(sp)
    2718:	df000404 	addi	fp,sp,16
    271c:	e13ffd15 	stw	r4,-12(fp)
    2720:	e17ffe15 	stw	r5,-8(fp)
	unsigned int data_reg = 0; 
    2724:	e03ffc15 	stw	zero,-16(fp)
	data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
    2728:	e0bffd17 	ldw	r2,-12(fp)
    272c:	10800a17 	ldw	r2,40(r2)
    2730:	10800037 	ldwio	r2,0(r2)
    2734:	e0bffc15 	stw	r2,-16(fp)
	if (read_data_valid(data_reg))
    2738:	e13ffc17 	ldw	r4,-16(fp)
    273c:	00023300 	call	2330 <read_data_valid>
    2740:	10803fcc 	andi	r2,r2,255
    2744:	1005003a 	cmpeq	r2,r2,zero
    2748:	1000071e 	bne	r2,zero,2768 <alt_up_ps2_read_data_byte+0x5c>
	{
		*byte = read_data_byte(data_reg);
    274c:	e13ffc17 	ldw	r4,-16(fp)
    2750:	00023640 	call	2364 <read_data_byte>
    2754:	1007883a 	mov	r3,r2
    2758:	e0bffe17 	ldw	r2,-8(fp)
    275c:	10c00005 	stb	r3,0(r2)
		return 0;
    2760:	e03fff15 	stw	zero,-4(fp)
    2764:	00000206 	br	2770 <alt_up_ps2_read_data_byte+0x64>
	}
	return -1;
    2768:	00bfffc4 	movi	r2,-1
    276c:	e0bfff15 	stw	r2,-4(fp)
    2770:	e0bfff17 	ldw	r2,-4(fp)
}
    2774:	e037883a 	mov	sp,fp
    2778:	dfc00117 	ldw	ra,4(sp)
    277c:	df000017 	ldw	fp,0(sp)
    2780:	dec00204 	addi	sp,sp,8
    2784:	f800283a 	ret

00002788 <alt_up_ps2_clear_fifo>:

void alt_up_ps2_clear_fifo(alt_up_ps2_dev *ps2)
{
    2788:	defffb04 	addi	sp,sp,-20
    278c:	dfc00415 	stw	ra,16(sp)
    2790:	df000315 	stw	fp,12(sp)
    2794:	df000304 	addi	fp,sp,12
    2798:	e13fff15 	stw	r4,-4(fp)
	// The DATA byte of the data register will be automatically cleared after a read
	// So we simply keep reading it until there are no available bytes
	alt_u16 num = 0;
    279c:	e03ffe0d 	sth	zero,-8(fp)
	unsigned int data_reg = 0;
    27a0:	e03ffd15 	stw	zero,-12(fp)
	do
	{
		// read the data register (the DATA byte is cleared)
		data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
    27a4:	e0bfff17 	ldw	r2,-4(fp)
    27a8:	10800a17 	ldw	r2,40(r2)
    27ac:	10800037 	ldwio	r2,0(r2)
    27b0:	e0bffd15 	stw	r2,-12(fp)
		// get the number of available bytes from the RAVAIL part of data register
		num = read_num_bytes_available(data_reg);
    27b4:	e13ffd17 	ldw	r4,-12(fp)
    27b8:	00022fc0 	call	22fc <read_num_bytes_available>
    27bc:	e0bffe0d 	sth	r2,-8(fp)
	} while (num > 0);
    27c0:	e0bffe0b 	ldhu	r2,-8(fp)
    27c4:	1004c03a 	cmpne	r2,r2,zero
    27c8:	103ff61e 	bne	r2,zero,27a4 <alt_up_ps2_clear_fifo+0x1c>
}
    27cc:	e037883a 	mov	sp,fp
    27d0:	dfc00117 	ldw	ra,4(sp)
    27d4:	df000017 	ldw	fp,0(sp)
    27d8:	dec00204 	addi	sp,sp,8
    27dc:	f800283a 	ret

000027e0 <alt_up_ps2_read_fd>:

//////////////////////////////////////////////////////////////
// FD Functions
int alt_up_ps2_read_fd (alt_fd* fd, char* ptr, int len)
{
    27e0:	defff704 	addi	sp,sp,-36
    27e4:	dfc00815 	stw	ra,32(sp)
    27e8:	df000715 	stw	fp,28(sp)
    27ec:	df000704 	addi	fp,sp,28
    27f0:	e13ffc15 	stw	r4,-16(fp)
    27f4:	e17ffd15 	stw	r5,-12(fp)
    27f8:	e1bffe15 	stw	r6,-8(fp)
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
    27fc:	e0bffc17 	ldw	r2,-16(fp)
    2800:	10800017 	ldw	r2,0(r2)
    2804:	e0bffb15 	stw	r2,-20(fp)
	int status = 0;
    2808:	e03ffa15 	stw	zero,-24(fp)
	int count = 0;
    280c:	e03ff915 	stw	zero,-28(fp)
	while (count < len);
    2810:	e0fff917 	ldw	r3,-28(fp)
    2814:	e0bffe17 	ldw	r2,-8(fp)
    2818:	18bffd16 	blt	r3,r2,2810 <alt_up_ps2_read_fd+0x30>
	{
		status = alt_up_ps2_read_data_byte_timeout(ps2, ptr++);
    281c:	e17ffd17 	ldw	r5,-12(fp)
    2820:	e0bffd17 	ldw	r2,-12(fp)
    2824:	10800044 	addi	r2,r2,1
    2828:	e0bffd15 	stw	r2,-12(fp)
    282c:	e13ffb17 	ldw	r4,-20(fp)
    2830:	000265c0 	call	265c <alt_up_ps2_read_data_byte_timeout>
    2834:	e0bffa15 	stw	r2,-24(fp)
		if (status!=0)
    2838:	e0bffa17 	ldw	r2,-24(fp)
    283c:	1005003a 	cmpeq	r2,r2,zero
    2840:	1000031e 	bne	r2,zero,2850 <alt_up_ps2_read_fd+0x70>
			return count;
    2844:	e0bff917 	ldw	r2,-28(fp)
    2848:	e0bfff15 	stw	r2,-4(fp)
    284c:	00000506 	br	2864 <alt_up_ps2_read_fd+0x84>
		count++;
    2850:	e0bff917 	ldw	r2,-28(fp)
    2854:	10800044 	addi	r2,r2,1
    2858:	e0bff915 	stw	r2,-28(fp)
	} 
	return count;
    285c:	e0bff917 	ldw	r2,-28(fp)
    2860:	e0bfff15 	stw	r2,-4(fp)
    2864:	e0bfff17 	ldw	r2,-4(fp)
}
    2868:	e037883a 	mov	sp,fp
    286c:	dfc00117 	ldw	ra,4(sp)
    2870:	df000017 	ldw	fp,0(sp)
    2874:	dec00204 	addi	sp,sp,8
    2878:	f800283a 	ret

0000287c <alt_up_ps2_write_fd>:

int alt_up_ps2_write_fd (alt_fd* fd, const char* ptr, int len)
{
    287c:	defff704 	addi	sp,sp,-36
    2880:	dfc00815 	stw	ra,32(sp)
    2884:	df000715 	stw	fp,28(sp)
    2888:	df000704 	addi	fp,sp,28
    288c:	e13ffc15 	stw	r4,-16(fp)
    2890:	e17ffd15 	stw	r5,-12(fp)
    2894:	e1bffe15 	stw	r6,-8(fp)
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
    2898:	e0bffc17 	ldw	r2,-16(fp)
    289c:	10800017 	ldw	r2,0(r2)
    28a0:	e0bffb15 	stw	r2,-20(fp)
	int status = 0;
    28a4:	e03ffa15 	stw	zero,-24(fp)
	int count = 0;
    28a8:	e03ff915 	stw	zero,-28(fp)
	while (count < len)
    28ac:	00001206 	br	28f8 <alt_up_ps2_write_fd+0x7c>
	{
		status = alt_up_ps2_write_data_byte(ps2, *(ptr++) );
    28b0:	e0bffd17 	ldw	r2,-12(fp)
    28b4:	10800003 	ldbu	r2,0(r2)
    28b8:	11403fcc 	andi	r5,r2,255
    28bc:	e0bffd17 	ldw	r2,-12(fp)
    28c0:	10800044 	addi	r2,r2,1
    28c4:	e0bffd15 	stw	r2,-12(fp)
    28c8:	e13ffb17 	ldw	r4,-20(fp)
    28cc:	00025080 	call	2508 <alt_up_ps2_write_data_byte>
    28d0:	e0bffa15 	stw	r2,-24(fp)
		if (status!=0)
    28d4:	e0bffa17 	ldw	r2,-24(fp)
    28d8:	1005003a 	cmpeq	r2,r2,zero
    28dc:	1000031e 	bne	r2,zero,28ec <alt_up_ps2_write_fd+0x70>
			return count;
    28e0:	e0bff917 	ldw	r2,-28(fp)
    28e4:	e0bfff15 	stw	r2,-4(fp)
    28e8:	00000806 	br	290c <alt_up_ps2_write_fd+0x90>
		count++;
    28ec:	e0bff917 	ldw	r2,-28(fp)
    28f0:	10800044 	addi	r2,r2,1
    28f4:	e0bff915 	stw	r2,-28(fp)
int alt_up_ps2_write_fd (alt_fd* fd, const char* ptr, int len)
{
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
	int status = 0;
	int count = 0;
	while (count < len)
    28f8:	e0fff917 	ldw	r3,-28(fp)
    28fc:	e0bffe17 	ldw	r2,-8(fp)
    2900:	18bfeb16 	blt	r3,r2,28b0 <alt_up_ps2_write_fd+0x34>
		status = alt_up_ps2_write_data_byte(ps2, *(ptr++) );
		if (status!=0)
			return count;
		count++;
	}
	return count;
    2904:	e0bff917 	ldw	r2,-28(fp)
    2908:	e0bfff15 	stw	r2,-4(fp)
    290c:	e0bfff17 	ldw	r2,-4(fp)
}
    2910:	e037883a 	mov	sp,fp
    2914:	dfc00117 	ldw	ra,4(sp)
    2918:	df000017 	ldw	fp,0(sp)
    291c:	dec00204 	addi	sp,sp,8
    2920:	f800283a 	ret

00002924 <alt_up_ps2_open_dev>:

alt_up_ps2_dev* alt_up_ps2_open_dev(const char* name)
{
    2924:	defffc04 	addi	sp,sp,-16
    2928:	dfc00315 	stw	ra,12(sp)
    292c:	df000215 	stw	fp,8(sp)
    2930:	df000204 	addi	fp,sp,8
    2934:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_ps2_dev *dev = (alt_up_ps2_dev*)alt_find_dev(name, &alt_dev_list);
    2938:	e13fff17 	ldw	r4,-4(fp)
    293c:	01400034 	movhi	r5,0
    2940:	2958a704 	addi	r5,r5,25244
    2944:	00034d40 	call	34d4 <alt_find_dev>
    2948:	e0bffe15 	stw	r2,-8(fp)

  return dev;
    294c:	e0bffe17 	ldw	r2,-8(fp)
}
    2950:	e037883a 	mov	sp,fp
    2954:	dfc00117 	ldw	ra,4(sp)
    2958:	df000017 	ldw	fp,0(sp)
    295c:	dec00204 	addi	sp,sp,8
    2960:	f800283a 	ret

00002964 <alt_up_rs232_enable_read_interrupt>:
#include "altera_up_avalon_rs232.h"
#include "altera_up_avalon_rs232_regs.h"


void alt_up_rs232_enable_read_interrupt(alt_up_rs232_dev *rs232)
{
    2964:	defffd04 	addi	sp,sp,-12
    2968:	df000215 	stw	fp,8(sp)
    296c:	df000204 	addi	fp,sp,8
    2970:	e13fff15 	stw	r4,-4(fp)
	alt_u32 ctrl_reg;
	ctrl_reg = IORD_ALT_UP_RS232_CONTROL(rs232->base); 
    2974:	e0bfff17 	ldw	r2,-4(fp)
    2978:	10800a17 	ldw	r2,40(r2)
    297c:	10800104 	addi	r2,r2,4
    2980:	10800037 	ldwio	r2,0(r2)
    2984:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 1 while maintaining other bits the same
	ctrl_reg |= ALT_UP_RS232_CONTROL_RE_MSK;
    2988:	e0bffe17 	ldw	r2,-8(fp)
    298c:	10800054 	ori	r2,r2,1
    2990:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_RS232_CONTROL(rs232->base, ctrl_reg);
    2994:	e0bfff17 	ldw	r2,-4(fp)
    2998:	10800a17 	ldw	r2,40(r2)
    299c:	10800104 	addi	r2,r2,4
    29a0:	e0fffe17 	ldw	r3,-8(fp)
    29a4:	10c00035 	stwio	r3,0(r2)
}
    29a8:	e037883a 	mov	sp,fp
    29ac:	df000017 	ldw	fp,0(sp)
    29b0:	dec00104 	addi	sp,sp,4
    29b4:	f800283a 	ret

000029b8 <alt_up_rs232_disable_read_interrupt>:

void alt_up_rs232_disable_read_interrupt(alt_up_rs232_dev *rs232)
{
    29b8:	defffd04 	addi	sp,sp,-12
    29bc:	df000215 	stw	fp,8(sp)
    29c0:	df000204 	addi	fp,sp,8
    29c4:	e13fff15 	stw	r4,-4(fp)
	alt_u32 ctrl_reg;
	ctrl_reg = IORD_ALT_UP_RS232_CONTROL(rs232->base); 
    29c8:	e0bfff17 	ldw	r2,-4(fp)
    29cc:	10800a17 	ldw	r2,40(r2)
    29d0:	10800104 	addi	r2,r2,4
    29d4:	10800037 	ldwio	r2,0(r2)
    29d8:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 0 while maintaining other bits the same
	ctrl_reg &= ~ALT_UP_RS232_CONTROL_RE_MSK;
    29dc:	e0fffe17 	ldw	r3,-8(fp)
    29e0:	00bfff84 	movi	r2,-2
    29e4:	1884703a 	and	r2,r3,r2
    29e8:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_RS232_CONTROL(rs232->base, ctrl_reg);
    29ec:	e0bfff17 	ldw	r2,-4(fp)
    29f0:	10800a17 	ldw	r2,40(r2)
    29f4:	10800104 	addi	r2,r2,4
    29f8:	e0fffe17 	ldw	r3,-8(fp)
    29fc:	10c00035 	stwio	r3,0(r2)
}
    2a00:	e037883a 	mov	sp,fp
    2a04:	df000017 	ldw	fp,0(sp)
    2a08:	dec00104 	addi	sp,sp,4
    2a0c:	f800283a 	ret

00002a10 <alt_up_rs232_get_used_space_in_read_FIFO>:

unsigned alt_up_rs232_get_used_space_in_read_FIFO(alt_up_rs232_dev *rs232)
{
    2a10:	defffd04 	addi	sp,sp,-12
    2a14:	df000215 	stw	fp,8(sp)
    2a18:	df000204 	addi	fp,sp,8
    2a1c:	e13fff15 	stw	r4,-4(fp)
	alt_u16 ravail = 0;
    2a20:	e03ffe0d 	sth	zero,-8(fp)
	// we can only read the 16 bits for RAVAIL --- a read of DATA will discard the data
//	ravail = IORD_16DIRECT(IOADDR_ALT_UP_RS232_DATA(rs232->base), 2); 
	ravail = IORD_ALT_UP_RS232_RAVAIL(rs232->base); 
    2a24:	e0bfff17 	ldw	r2,-4(fp)
    2a28:	10800a17 	ldw	r2,40(r2)
    2a2c:	10800084 	addi	r2,r2,2
    2a30:	1080002b 	ldhuio	r2,0(r2)
    2a34:	e0bffe0d 	sth	r2,-8(fp)
//	return ravail;
	return (ravail & ALT_UP_RS232_RAVAIL_MSK) >> ALT_UP_RS232_RAVAIL_OFST;
    2a38:	e0bffe0b 	ldhu	r2,-8(fp)
}
    2a3c:	e037883a 	mov	sp,fp
    2a40:	df000017 	ldw	fp,0(sp)
    2a44:	dec00104 	addi	sp,sp,4
    2a48:	f800283a 	ret

00002a4c <alt_up_rs232_get_available_space_in_write_FIFO>:

unsigned alt_up_rs232_get_available_space_in_write_FIFO(alt_up_rs232_dev *rs232)
{
    2a4c:	defffd04 	addi	sp,sp,-12
    2a50:	df000215 	stw	fp,8(sp)
    2a54:	df000204 	addi	fp,sp,8
    2a58:	e13fff15 	stw	r4,-4(fp)
	alt_u32 ctrl_reg;
	ctrl_reg = IORD_ALT_UP_RS232_CONTROL(rs232->base); 
    2a5c:	e0bfff17 	ldw	r2,-4(fp)
    2a60:	10800a17 	ldw	r2,40(r2)
    2a64:	10800104 	addi	r2,r2,4
    2a68:	10800037 	ldwio	r2,0(r2)
    2a6c:	e0bffe15 	stw	r2,-8(fp)
	return (ctrl_reg & ALT_UP_RS232_CONTROL_WSPACE_MSK) >> ALT_UP_RS232_CONTROL_WSPACE_OFST;
    2a70:	e0bffe17 	ldw	r2,-8(fp)
    2a74:	10bfffec 	andhi	r2,r2,65535
    2a78:	1004d43a 	srli	r2,r2,16
}
    2a7c:	e037883a 	mov	sp,fp
    2a80:	df000017 	ldw	fp,0(sp)
    2a84:	dec00104 	addi	sp,sp,4
    2a88:	f800283a 	ret

00002a8c <alt_up_rs232_check_parity>:

int alt_up_rs232_check_parity(alt_u32 data_reg)
{
    2a8c:	defffc04 	addi	sp,sp,-16
    2a90:	df000315 	stw	fp,12(sp)
    2a94:	df000304 	addi	fp,sp,12
    2a98:	e13ffe15 	stw	r4,-8(fp)
	unsigned parity_error = (data_reg & ALT_UP_RS232_DATA_PE_MSK) >> ALT_UP_RS232_DATA_PE_OFST;
    2a9c:	e0bffe17 	ldw	r2,-8(fp)
    2aa0:	1080800c 	andi	r2,r2,512
    2aa4:	1004d27a 	srli	r2,r2,9
    2aa8:	e0bffd15 	stw	r2,-12(fp)
	return (parity_error ? -1 : 0);
    2aac:	e0bffd17 	ldw	r2,-12(fp)
    2ab0:	1005003a 	cmpeq	r2,r2,zero
    2ab4:	1000031e 	bne	r2,zero,2ac4 <alt_up_rs232_check_parity+0x38>
    2ab8:	00bfffc4 	movi	r2,-1
    2abc:	e0bfff15 	stw	r2,-4(fp)
    2ac0:	00000106 	br	2ac8 <alt_up_rs232_check_parity+0x3c>
    2ac4:	e03fff15 	stw	zero,-4(fp)
    2ac8:	e0bfff17 	ldw	r2,-4(fp)
}
    2acc:	e037883a 	mov	sp,fp
    2ad0:	df000017 	ldw	fp,0(sp)
    2ad4:	dec00104 	addi	sp,sp,4
    2ad8:	f800283a 	ret

00002adc <alt_up_rs232_write_data>:

int alt_up_rs232_write_data(alt_up_rs232_dev *rs232, alt_u8 data)
{
    2adc:	defffc04 	addi	sp,sp,-16
    2ae0:	df000315 	stw	fp,12(sp)
    2ae4:	df000304 	addi	fp,sp,12
    2ae8:	e13ffe15 	stw	r4,-8(fp)
    2aec:	e17fff05 	stb	r5,-4(fp)
	alt_u32 data_reg;
	data_reg = IORD_ALT_UP_RS232_DATA(rs232->base);
    2af0:	e0bffe17 	ldw	r2,-8(fp)
    2af4:	10800a17 	ldw	r2,40(r2)
    2af8:	10800037 	ldwio	r2,0(r2)
    2afc:	e0bffd15 	stw	r2,-12(fp)

	// we can write directly without thinking about other bit fields for this
	// case ONLY, because only DATA field of the data register is writable
	IOWR_ALT_UP_RS232_DATA(rs232->base, (data>>ALT_UP_RS232_DATA_DATA_OFST) & ALT_UP_RS232_DATA_DATA_MSK);
    2b00:	e0bffe17 	ldw	r2,-8(fp)
    2b04:	10800a17 	ldw	r2,40(r2)
    2b08:	e0ffff03 	ldbu	r3,-4(fp)
    2b0c:	10c00035 	stwio	r3,0(r2)
	return 0;
    2b10:	0005883a 	mov	r2,zero
}
    2b14:	e037883a 	mov	sp,fp
    2b18:	df000017 	ldw	fp,0(sp)
    2b1c:	dec00104 	addi	sp,sp,4
    2b20:	f800283a 	ret

00002b24 <alt_up_rs232_read_data>:

int alt_up_rs232_read_data(alt_up_rs232_dev *rs232, alt_u8 *data, alt_u8 *parity_error)
{
    2b24:	defffa04 	addi	sp,sp,-24
    2b28:	dfc00515 	stw	ra,20(sp)
    2b2c:	df000415 	stw	fp,16(sp)
    2b30:	df000404 	addi	fp,sp,16
    2b34:	e13ffd15 	stw	r4,-12(fp)
    2b38:	e17ffe15 	stw	r5,-8(fp)
    2b3c:	e1bfff15 	stw	r6,-4(fp)
	alt_u32 data_reg;
	data_reg = IORD_ALT_UP_RS232_DATA(rs232->base);
    2b40:	e0bffd17 	ldw	r2,-12(fp)
    2b44:	10800a17 	ldw	r2,40(r2)
    2b48:	10800037 	ldwio	r2,0(r2)
    2b4c:	e0bffc15 	stw	r2,-16(fp)
	*data = (data_reg & ALT_UP_RS232_DATA_DATA_MSK) >> ALT_UP_RS232_DATA_DATA_OFST;
    2b50:	e0bffc17 	ldw	r2,-16(fp)
    2b54:	1007883a 	mov	r3,r2
    2b58:	e0bffe17 	ldw	r2,-8(fp)
    2b5c:	10c00005 	stb	r3,0(r2)
	*parity_error = alt_up_rs232_check_parity(data_reg);
    2b60:	e13ffc17 	ldw	r4,-16(fp)
    2b64:	0002a8c0 	call	2a8c <alt_up_rs232_check_parity>
    2b68:	1007883a 	mov	r3,r2
    2b6c:	e0bfff17 	ldw	r2,-4(fp)
    2b70:	10c00005 	stb	r3,0(r2)
	return (((data_reg & ALT_UP_RS232_DATA_RVALID_MSK) >> ALT_UP_RS232_DATA_RVALID_OFST) - 1);
    2b74:	e0bffc17 	ldw	r2,-16(fp)
    2b78:	10a0000c 	andi	r2,r2,32768
    2b7c:	1004d3fa 	srli	r2,r2,15
    2b80:	10bfffc4 	addi	r2,r2,-1
}
    2b84:	e037883a 	mov	sp,fp
    2b88:	dfc00117 	ldw	ra,4(sp)
    2b8c:	df000017 	ldw	fp,0(sp)
    2b90:	dec00204 	addi	sp,sp,8
    2b94:	f800283a 	ret

00002b98 <alt_up_rs232_read_fd>:

int alt_up_rs232_read_fd (alt_fd* fd, char* ptr, int len)
{
    2b98:	defff804 	addi	sp,sp,-32
    2b9c:	dfc00715 	stw	ra,28(sp)
    2ba0:	df000615 	stw	fp,24(sp)
    2ba4:	df000604 	addi	fp,sp,24
    2ba8:	e13ffd15 	stw	r4,-12(fp)
    2bac:	e17ffe15 	stw	r5,-8(fp)
    2bb0:	e1bfff15 	stw	r6,-4(fp)
	alt_up_rs232_dev *rs232 = (alt_up_rs232_dev*)fd->dev;
    2bb4:	e0bffd17 	ldw	r2,-12(fp)
    2bb8:	10800017 	ldw	r2,0(r2)
    2bbc:	e0bffb15 	stw	r2,-20(fp)
	int count = 0;
    2bc0:	e03ffa15 	stw	zero,-24(fp)
	alt_u8 parity_error;
	while(len--)
    2bc4:	00000c06 	br	2bf8 <alt_up_rs232_read_fd+0x60>
	{
		if (alt_up_rs232_read_data(rs232, ptr++, &parity_error)==0)
    2bc8:	e17ffe17 	ldw	r5,-8(fp)
    2bcc:	e0bffe17 	ldw	r2,-8(fp)
    2bd0:	10800044 	addi	r2,r2,1
    2bd4:	e0bffe15 	stw	r2,-8(fp)
    2bd8:	e1bffc04 	addi	r6,fp,-16
    2bdc:	e13ffb17 	ldw	r4,-20(fp)
    2be0:	0002b240 	call	2b24 <alt_up_rs232_read_data>
    2be4:	1004c03a 	cmpne	r2,r2,zero
    2be8:	1000091e 	bne	r2,zero,2c10 <alt_up_rs232_read_fd+0x78>
			count++;
    2bec:	e0bffa17 	ldw	r2,-24(fp)
    2bf0:	10800044 	addi	r2,r2,1
    2bf4:	e0bffa15 	stw	r2,-24(fp)
int alt_up_rs232_read_fd (alt_fd* fd, char* ptr, int len)
{
	alt_up_rs232_dev *rs232 = (alt_up_rs232_dev*)fd->dev;
	int count = 0;
	alt_u8 parity_error;
	while(len--)
    2bf8:	e0bfff17 	ldw	r2,-4(fp)
    2bfc:	10bfffc4 	addi	r2,r2,-1
    2c00:	e0bfff15 	stw	r2,-4(fp)
    2c04:	e0bfff17 	ldw	r2,-4(fp)
    2c08:	10bfffd8 	cmpnei	r2,r2,-1
    2c0c:	103fee1e 	bne	r2,zero,2bc8 <alt_up_rs232_read_fd+0x30>
		if (alt_up_rs232_read_data(rs232, ptr++, &parity_error)==0)
			count++;
		else
			break;
	}
	return count;
    2c10:	e0bffa17 	ldw	r2,-24(fp)
}
    2c14:	e037883a 	mov	sp,fp
    2c18:	dfc00117 	ldw	ra,4(sp)
    2c1c:	df000017 	ldw	fp,0(sp)
    2c20:	dec00204 	addi	sp,sp,8
    2c24:	f800283a 	ret

00002c28 <alt_up_rs232_write_fd>:

int alt_up_rs232_write_fd (alt_fd* fd, const char* ptr, int len)
{
    2c28:	defff904 	addi	sp,sp,-28
    2c2c:	dfc00615 	stw	ra,24(sp)
    2c30:	df000515 	stw	fp,20(sp)
    2c34:	df000504 	addi	fp,sp,20
    2c38:	e13ffd15 	stw	r4,-12(fp)
    2c3c:	e17ffe15 	stw	r5,-8(fp)
    2c40:	e1bfff15 	stw	r6,-4(fp)
	alt_up_rs232_dev *rs232 = (alt_up_rs232_dev*)fd->dev;
    2c44:	e0bffd17 	ldw	r2,-12(fp)
    2c48:	10800017 	ldw	r2,0(r2)
    2c4c:	e0bffc15 	stw	r2,-16(fp)
	int count = 0;
    2c50:	e03ffb15 	stw	zero,-20(fp)
	while(len--)
    2c54:	00000d06 	br	2c8c <alt_up_rs232_write_fd+0x64>
	{
		if (alt_up_rs232_write_data(rs232, *ptr)==0)
    2c58:	e0bffe17 	ldw	r2,-8(fp)
    2c5c:	10800003 	ldbu	r2,0(r2)
    2c60:	11403fcc 	andi	r5,r2,255
    2c64:	e13ffc17 	ldw	r4,-16(fp)
    2c68:	0002adc0 	call	2adc <alt_up_rs232_write_data>
    2c6c:	1004c03a 	cmpne	r2,r2,zero
    2c70:	10000c1e 	bne	r2,zero,2ca4 <alt_up_rs232_write_fd+0x7c>
		{
			count++;
    2c74:	e0bffb17 	ldw	r2,-20(fp)
    2c78:	10800044 	addi	r2,r2,1
    2c7c:	e0bffb15 	stw	r2,-20(fp)
			ptr++;
    2c80:	e0bffe17 	ldw	r2,-8(fp)
    2c84:	10800044 	addi	r2,r2,1
    2c88:	e0bffe15 	stw	r2,-8(fp)

int alt_up_rs232_write_fd (alt_fd* fd, const char* ptr, int len)
{
	alt_up_rs232_dev *rs232 = (alt_up_rs232_dev*)fd->dev;
	int count = 0;
	while(len--)
    2c8c:	e0bfff17 	ldw	r2,-4(fp)
    2c90:	10bfffc4 	addi	r2,r2,-1
    2c94:	e0bfff15 	stw	r2,-4(fp)
    2c98:	e0bfff17 	ldw	r2,-4(fp)
    2c9c:	10bfffd8 	cmpnei	r2,r2,-1
    2ca0:	103fed1e 	bne	r2,zero,2c58 <alt_up_rs232_write_fd+0x30>
			ptr++;
		}
		else
			break;
	}
	return count;
    2ca4:	e0bffb17 	ldw	r2,-20(fp)
}
    2ca8:	e037883a 	mov	sp,fp
    2cac:	dfc00117 	ldw	ra,4(sp)
    2cb0:	df000017 	ldw	fp,0(sp)
    2cb4:	dec00204 	addi	sp,sp,8
    2cb8:	f800283a 	ret

00002cbc <alt_up_rs232_open_dev>:

alt_up_rs232_dev* alt_up_rs232_open_dev(const char* name)
{
    2cbc:	defffc04 	addi	sp,sp,-16
    2cc0:	dfc00315 	stw	ra,12(sp)
    2cc4:	df000215 	stw	fp,8(sp)
    2cc8:	df000204 	addi	fp,sp,8
    2ccc:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_rs232_dev *dev = (alt_up_rs232_dev*)alt_find_dev(name, &alt_dev_list);
    2cd0:	e13fff17 	ldw	r4,-4(fp)
    2cd4:	01400034 	movhi	r5,0
    2cd8:	2958a704 	addi	r5,r5,25244
    2cdc:	00034d40 	call	34d4 <alt_find_dev>
    2ce0:	e0bffe15 	stw	r2,-8(fp)

  return dev;
    2ce4:	e0bffe17 	ldw	r2,-8(fp)
}
    2ce8:	e037883a 	mov	sp,fp
    2cec:	dfc00117 	ldw	ra,4(sp)
    2cf0:	df000017 	ldw	fp,0(sp)
    2cf4:	dec00204 	addi	sp,sp,8
    2cf8:	f800283a 	ret

00002cfc <alt_up_char_buffer_init>:
#include <priv/alt_file.h>

#include "altera_up_avalon_video_character_buffer_with_dma.h"
#include "altera_up_avalon_video_character_buffer_with_dma_regs.h"

void alt_up_char_buffer_init(alt_up_char_buffer_dev *char_buffer) {
    2cfc:	defffc04 	addi	sp,sp,-16
    2d00:	dfc00315 	stw	ra,12(sp)
    2d04:	df000215 	stw	fp,8(sp)
    2d08:	df000204 	addi	fp,sp,8
    2d0c:	e13fff15 	stw	r4,-4(fp)
	char * name;
	name = (char *) char_buffer->dev.name;
    2d10:	e0bfff17 	ldw	r2,-4(fp)
    2d14:	10800217 	ldw	r2,8(r2)
    2d18:	e0bffe15 	stw	r2,-8(fp)

	for ( ; (*name) != '\0'; name++) {
    2d1c:	00000c06 	br	2d50 <alt_up_char_buffer_init+0x54>
		if (strcmp(name, "_avalon_char_buffer_slave") == 0) {
    2d20:	e13ffe17 	ldw	r4,-8(fp)
    2d24:	01400034 	movhi	r5,0
    2d28:	29522a04 	addi	r5,r5,18600
    2d2c:	00042a00 	call	42a0 <strcmp>
    2d30:	1004c03a 	cmpne	r2,r2,zero
    2d34:	1000031e 	bne	r2,zero,2d44 <alt_up_char_buffer_init+0x48>
			(*name) = '\0';
    2d38:	e0bffe17 	ldw	r2,-8(fp)
    2d3c:	10000005 	stb	zero,0(r2)
			break;
    2d40:	00000a06 	br	2d6c <alt_up_char_buffer_init+0x70>

void alt_up_char_buffer_init(alt_up_char_buffer_dev *char_buffer) {
	char * name;
	name = (char *) char_buffer->dev.name;

	for ( ; (*name) != '\0'; name++) {
    2d44:	e0bffe17 	ldw	r2,-8(fp)
    2d48:	10800044 	addi	r2,r2,1
    2d4c:	e0bffe15 	stw	r2,-8(fp)
    2d50:	e0bffe17 	ldw	r2,-8(fp)
    2d54:	10800003 	ldbu	r2,0(r2)
    2d58:	10803fcc 	andi	r2,r2,255
    2d5c:	1080201c 	xori	r2,r2,128
    2d60:	10bfe004 	addi	r2,r2,-128
    2d64:	1004c03a 	cmpne	r2,r2,zero
    2d68:	103fed1e 	bne	r2,zero,2d20 <alt_up_char_buffer_init+0x24>
			break;
		}
	}
	
	return;
}
    2d6c:	e037883a 	mov	sp,fp
    2d70:	dfc00117 	ldw	ra,4(sp)
    2d74:	df000017 	ldw	fp,0(sp)
    2d78:	dec00204 	addi	sp,sp,8
    2d7c:	f800283a 	ret

00002d80 <alt_up_char_buffer_open_dev>:

alt_up_char_buffer_dev* alt_up_char_buffer_open_dev(const char* name) {
    2d80:	defffc04 	addi	sp,sp,-16
    2d84:	dfc00315 	stw	ra,12(sp)
    2d88:	df000215 	stw	fp,8(sp)
    2d8c:	df000204 	addi	fp,sp,8
    2d90:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_char_buffer_dev *dev = (alt_up_char_buffer_dev *)alt_find_dev(name, &alt_dev_list);
    2d94:	e13fff17 	ldw	r4,-4(fp)
    2d98:	01400034 	movhi	r5,0
    2d9c:	2958a704 	addi	r5,r5,25244
    2da0:	00034d40 	call	34d4 <alt_find_dev>
    2da4:	e0bffe15 	stw	r2,-8(fp)

  return dev;
    2da8:	e0bffe17 	ldw	r2,-8(fp)
}
    2dac:	e037883a 	mov	sp,fp
    2db0:	dfc00117 	ldw	ra,4(sp)
    2db4:	df000017 	ldw	fp,0(sp)
    2db8:	dec00204 	addi	sp,sp,8
    2dbc:	f800283a 	ret

00002dc0 <alt_up_char_buffer_draw>:

int alt_up_char_buffer_draw(alt_up_char_buffer_dev *char_buffer, unsigned char ch, 
	unsigned int x, unsigned int y) {
    2dc0:	defff904 	addi	sp,sp,-28
    2dc4:	df000615 	stw	fp,24(sp)
    2dc8:	df000604 	addi	fp,sp,24
    2dcc:	e13ffb15 	stw	r4,-20(fp)
    2dd0:	e1bffd15 	stw	r6,-12(fp)
    2dd4:	e1fffe15 	stw	r7,-8(fp)
    2dd8:	e17ffc05 	stb	r5,-16(fp)
	// boundary check
	if (x >= char_buffer->x_resolution || y >= char_buffer->y_resolution )
    2ddc:	e0bffb17 	ldw	r2,-20(fp)
    2de0:	10c00c17 	ldw	r3,48(r2)
    2de4:	e0bffd17 	ldw	r2,-12(fp)
    2de8:	10c0042e 	bgeu	r2,r3,2dfc <alt_up_char_buffer_draw+0x3c>
    2dec:	e0bffb17 	ldw	r2,-20(fp)
    2df0:	10c00d17 	ldw	r3,52(r2)
    2df4:	e0bffe17 	ldw	r2,-8(fp)
    2df8:	10c00336 	bltu	r2,r3,2e08 <alt_up_char_buffer_draw+0x48>
		return -1;
    2dfc:	00bfffc4 	movi	r2,-1
    2e00:	e0bfff15 	stw	r2,-4(fp)
    2e04:	00001d06 	br	2e7c <alt_up_char_buffer_draw+0xbc>
	
	unsigned int addr = 0;
    2e08:	e03ffa15 	stw	zero,-24(fp)
	addr |= ((x & char_buffer->x_coord_mask) << char_buffer->x_coord_offset);
    2e0c:	e0bffb17 	ldw	r2,-20(fp)
    2e10:	10c00f17 	ldw	r3,60(r2)
    2e14:	e0bffd17 	ldw	r2,-12(fp)
    2e18:	1886703a 	and	r3,r3,r2
    2e1c:	e0bffb17 	ldw	r2,-20(fp)
    2e20:	10800e17 	ldw	r2,56(r2)
    2e24:	1886983a 	sll	r3,r3,r2
    2e28:	e0bffa17 	ldw	r2,-24(fp)
    2e2c:	10c4b03a 	or	r2,r2,r3
    2e30:	e0bffa15 	stw	r2,-24(fp)
	addr |= ((y & char_buffer->y_coord_mask) << char_buffer->y_coord_offset);
    2e34:	e0bffb17 	ldw	r2,-20(fp)
    2e38:	10c01117 	ldw	r3,68(r2)
    2e3c:	e0bffe17 	ldw	r2,-8(fp)
    2e40:	1886703a 	and	r3,r3,r2
    2e44:	e0bffb17 	ldw	r2,-20(fp)
    2e48:	10801017 	ldw	r2,64(r2)
    2e4c:	1886983a 	sll	r3,r3,r2
    2e50:	e0bffa17 	ldw	r2,-24(fp)
    2e54:	10c4b03a 	or	r2,r2,r3
    2e58:	e0bffa15 	stw	r2,-24(fp)
	IOWR_8DIRECT(char_buffer->buffer_base, addr, ch);
    2e5c:	e0bffb17 	ldw	r2,-20(fp)
    2e60:	10800b17 	ldw	r2,44(r2)
    2e64:	1007883a 	mov	r3,r2
    2e68:	e0bffa17 	ldw	r2,-24(fp)
    2e6c:	1885883a 	add	r2,r3,r2
    2e70:	e0fffc03 	ldbu	r3,-16(fp)
    2e74:	10c00025 	stbio	r3,0(r2)

	return 0;
    2e78:	e03fff15 	stw	zero,-4(fp)
    2e7c:	e0bfff17 	ldw	r2,-4(fp)
}
    2e80:	e037883a 	mov	sp,fp
    2e84:	df000017 	ldw	fp,0(sp)
    2e88:	dec00104 	addi	sp,sp,4
    2e8c:	f800283a 	ret

00002e90 <alt_up_char_buffer_string>:

int alt_up_char_buffer_string(alt_up_char_buffer_dev *char_buffer, const char *ptr, 
	unsigned int x, unsigned int y) {
    2e90:	defff904 	addi	sp,sp,-28
    2e94:	df000615 	stw	fp,24(sp)
    2e98:	df000604 	addi	fp,sp,24
    2e9c:	e13ffb15 	stw	r4,-20(fp)
    2ea0:	e17ffc15 	stw	r5,-16(fp)
    2ea4:	e1bffd15 	stw	r6,-12(fp)
    2ea8:	e1fffe15 	stw	r7,-8(fp)
	// boundary check
	if (x >= char_buffer->x_resolution || y >= char_buffer->y_resolution )
    2eac:	e0bffb17 	ldw	r2,-20(fp)
    2eb0:	10c00c17 	ldw	r3,48(r2)
    2eb4:	e0bffd17 	ldw	r2,-12(fp)
    2eb8:	10c0042e 	bgeu	r2,r3,2ecc <alt_up_char_buffer_string+0x3c>
    2ebc:	e0bffb17 	ldw	r2,-20(fp)
    2ec0:	10c00d17 	ldw	r3,52(r2)
    2ec4:	e0bffe17 	ldw	r2,-8(fp)
    2ec8:	10c00336 	bltu	r2,r3,2ed8 <alt_up_char_buffer_string+0x48>
		return -1;
    2ecc:	00bfffc4 	movi	r2,-1
    2ed0:	e0bfff15 	stw	r2,-4(fp)
    2ed4:	00002e06 	br	2f90 <alt_up_char_buffer_string+0x100>
	
	unsigned int offset = 0;
    2ed8:	e03ffa15 	stw	zero,-24(fp)
	offset = (y << char_buffer->y_coord_offset) + x;
    2edc:	e0bffb17 	ldw	r2,-20(fp)
    2ee0:	10801017 	ldw	r2,64(r2)
    2ee4:	1007883a 	mov	r3,r2
    2ee8:	e0bffe17 	ldw	r2,-8(fp)
    2eec:	10c6983a 	sll	r3,r2,r3
    2ef0:	e0bffd17 	ldw	r2,-12(fp)
    2ef4:	1885883a 	add	r2,r3,r2
    2ef8:	e0bffa15 	stw	r2,-24(fp)

	while ( *ptr )
    2efc:	00001c06 	br	2f70 <alt_up_char_buffer_string+0xe0>
	{
		IOWR_8DIRECT(char_buffer->buffer_base, offset, *ptr);
    2f00:	e0bffb17 	ldw	r2,-20(fp)
    2f04:	10800b17 	ldw	r2,44(r2)
    2f08:	1007883a 	mov	r3,r2
    2f0c:	e0bffa17 	ldw	r2,-24(fp)
    2f10:	1889883a 	add	r4,r3,r2
    2f14:	e0bffc17 	ldw	r2,-16(fp)
    2f18:	10800003 	ldbu	r2,0(r2)
    2f1c:	10c03fcc 	andi	r3,r2,255
    2f20:	18c0201c 	xori	r3,r3,128
    2f24:	18ffe004 	addi	r3,r3,-128
    2f28:	2005883a 	mov	r2,r4
    2f2c:	10c00025 	stbio	r3,0(r2)
		++ptr;
    2f30:	e0bffc17 	ldw	r2,-16(fp)
    2f34:	10800044 	addi	r2,r2,1
    2f38:	e0bffc15 	stw	r2,-16(fp)
		if (++x >= char_buffer->x_resolution)
    2f3c:	e0bffd17 	ldw	r2,-12(fp)
    2f40:	10800044 	addi	r2,r2,1
    2f44:	e0bffd15 	stw	r2,-12(fp)
    2f48:	e0bffb17 	ldw	r2,-20(fp)
    2f4c:	10c00c17 	ldw	r3,48(r2)
    2f50:	e0bffd17 	ldw	r2,-12(fp)
    2f54:	10c00336 	bltu	r2,r3,2f64 <alt_up_char_buffer_string+0xd4>
			return -1;
    2f58:	00bfffc4 	movi	r2,-1
    2f5c:	e0bfff15 	stw	r2,-4(fp)
    2f60:	00000b06 	br	2f90 <alt_up_char_buffer_string+0x100>
		++offset;
    2f64:	e0bffa17 	ldw	r2,-24(fp)
    2f68:	10800044 	addi	r2,r2,1
    2f6c:	e0bffa15 	stw	r2,-24(fp)
		return -1;
	
	unsigned int offset = 0;
	offset = (y << char_buffer->y_coord_offset) + x;

	while ( *ptr )
    2f70:	e0bffc17 	ldw	r2,-16(fp)
    2f74:	10800003 	ldbu	r2,0(r2)
    2f78:	10803fcc 	andi	r2,r2,255
    2f7c:	1080201c 	xori	r2,r2,128
    2f80:	10bfe004 	addi	r2,r2,-128
    2f84:	1004c03a 	cmpne	r2,r2,zero
    2f88:	103fdd1e 	bne	r2,zero,2f00 <alt_up_char_buffer_string+0x70>
		++ptr;
		if (++x >= char_buffer->x_resolution)
			return -1;
		++offset;
	}
	return 0;
    2f8c:	e03fff15 	stw	zero,-4(fp)
    2f90:	e0bfff17 	ldw	r2,-4(fp)
}
    2f94:	e037883a 	mov	sp,fp
    2f98:	df000017 	ldw	fp,0(sp)
    2f9c:	dec00104 	addi	sp,sp,4
    2fa0:	f800283a 	ret

00002fa4 <alt_up_char_buffer_clear>:

int alt_up_char_buffer_clear(alt_up_char_buffer_dev *char_buffer) {
    2fa4:	defffe04 	addi	sp,sp,-8
    2fa8:	df000115 	stw	fp,4(sp)
    2fac:	df000104 	addi	fp,sp,4
    2fb0:	e13fff15 	stw	r4,-4(fp)
	IOWR_ALT_UP_CHAR_BUFFER_CLR_SCRN(char_buffer->ctrl_reg_base, 1);
    2fb4:	e0bfff17 	ldw	r2,-4(fp)
    2fb8:	10800a17 	ldw	r2,40(r2)
    2fbc:	10800084 	addi	r2,r2,2
    2fc0:	1007883a 	mov	r3,r2
    2fc4:	00800044 	movi	r2,1
    2fc8:	18800025 	stbio	r2,0(r3)
	while ((IORD_ALT_UP_CHAR_BUFFER_CLR_SCRN(char_buffer->ctrl_reg_base) & ALT_UP_CHAR_BUFFER_CLR_SCRN_MSK) >> ALT_UP_CHAR_BUFFER_CLR_SCRN_OFST);
    2fcc:	e0bfff17 	ldw	r2,-4(fp)
    2fd0:	10800a17 	ldw	r2,40(r2)
    2fd4:	10800084 	addi	r2,r2,2
    2fd8:	10800023 	ldbuio	r2,0(r2)
    2fdc:	1080004c 	andi	r2,r2,1
    2fe0:	10803fcc 	andi	r2,r2,255
    2fe4:	1004c03a 	cmpne	r2,r2,zero
    2fe8:	103ff81e 	bne	r2,zero,2fcc <alt_up_char_buffer_clear+0x28>
	return 0;
    2fec:	0005883a 	mov	r2,zero
}
    2ff0:	e037883a 	mov	sp,fp
    2ff4:	df000017 	ldw	fp,0(sp)
    2ff8:	dec00104 	addi	sp,sp,4
    2ffc:	f800283a 	ret

00003000 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
    3000:	defff404 	addi	sp,sp,-48
    3004:	df000b15 	stw	fp,44(sp)
    3008:	df000b04 	addi	fp,sp,44
    300c:	e13ffb15 	stw	r4,-20(fp)
    3010:	e17ffc15 	stw	r5,-16(fp)
    3014:	e1bffd15 	stw	r6,-12(fp)
    3018:	e1fffe15 	stw	r7,-8(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
    301c:	e03ff915 	stw	zero,-28(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
    3020:	00800034 	movhi	r2,0
    3024:	109f2f04 	addi	r2,r2,31932
    3028:	10800017 	ldw	r2,0(r2)
  
  if (alt_ticks_per_second ())
    302c:	1005003a 	cmpeq	r2,r2,zero
    3030:	1000411e 	bne	r2,zero,3138 <alt_alarm_start+0x138>
  {
    if (alarm)
    3034:	e0bffb17 	ldw	r2,-20(fp)
    3038:	1005003a 	cmpeq	r2,r2,zero
    303c:	10003b1e 	bne	r2,zero,312c <alt_alarm_start+0x12c>
    {
      alarm->callback = callback;
    3040:	e0fffb17 	ldw	r3,-20(fp)
    3044:	e0bffd17 	ldw	r2,-12(fp)
    3048:	18800315 	stw	r2,12(r3)
      alarm->context  = context;
    304c:	e0fffb17 	ldw	r3,-20(fp)
    3050:	e0bffe17 	ldw	r2,-8(fp)
    3054:	18800515 	stw	r2,20(r3)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    3058:	0005303a 	rdctl	r2,status
    305c:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    3060:	e0fff817 	ldw	r3,-32(fp)
    3064:	00bfff84 	movi	r2,-2
    3068:	1884703a 	and	r2,r3,r2
    306c:	1001703a 	wrctl	status,r2
  
  return context;
    3070:	e0bff817 	ldw	r2,-32(fp)
 
      irq_context = alt_irq_disable_all ();
    3074:	e0bffa15 	stw	r2,-24(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
    3078:	00800034 	movhi	r2,0
    307c:	109f3004 	addi	r2,r2,31936
    3080:	10800017 	ldw	r2,0(r2)
      
      current_nticks = alt_nticks();
    3084:	e0bff915 	stw	r2,-28(fp)
      
      alarm->time = nticks + current_nticks + 1; 
    3088:	e0fffc17 	ldw	r3,-16(fp)
    308c:	e0bff917 	ldw	r2,-28(fp)
    3090:	1885883a 	add	r2,r3,r2
    3094:	10c00044 	addi	r3,r2,1
    3098:	e0bffb17 	ldw	r2,-20(fp)
    309c:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
    30a0:	e0bffb17 	ldw	r2,-20(fp)
    30a4:	10c00217 	ldw	r3,8(r2)
    30a8:	e0bff917 	ldw	r2,-28(fp)
    30ac:	1880042e 	bgeu	r3,r2,30c0 <alt_alarm_start+0xc0>
      {
        alarm->rollover = 1;
    30b0:	e0fffb17 	ldw	r3,-20(fp)
    30b4:	00800044 	movi	r2,1
    30b8:	18800405 	stb	r2,16(r3)
    30bc:	00000206 	br	30c8 <alt_alarm_start+0xc8>
      }
      else
      {
        alarm->rollover = 0;
    30c0:	e0bffb17 	ldw	r2,-20(fp)
    30c4:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
    30c8:	e0fffb17 	ldw	r3,-20(fp)
    30cc:	00800034 	movhi	r2,0
    30d0:	1098ac04 	addi	r2,r2,25264
    30d4:	e0bff615 	stw	r2,-40(fp)
    30d8:	e0fff715 	stw	r3,-36(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
    30dc:	e0fff717 	ldw	r3,-36(fp)
    30e0:	e0bff617 	ldw	r2,-40(fp)
    30e4:	18800115 	stw	r2,4(r3)
  entry->next     = list->next;
    30e8:	e0bff617 	ldw	r2,-40(fp)
    30ec:	10c00017 	ldw	r3,0(r2)
    30f0:	e0bff717 	ldw	r2,-36(fp)
    30f4:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
    30f8:	e0bff617 	ldw	r2,-40(fp)
    30fc:	10c00017 	ldw	r3,0(r2)
    3100:	e0bff717 	ldw	r2,-36(fp)
    3104:	18800115 	stw	r2,4(r3)
  list->next           = entry;
    3108:	e0fff617 	ldw	r3,-40(fp)
    310c:	e0bff717 	ldw	r2,-36(fp)
    3110:	18800015 	stw	r2,0(r3)
    3114:	e0bffa17 	ldw	r2,-24(fp)
    3118:	e0bff515 	stw	r2,-44(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    311c:	e0bff517 	ldw	r2,-44(fp)
    3120:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
    3124:	e03fff15 	stw	zero,-4(fp)
    3128:	00000506 	br	3140 <alt_alarm_start+0x140>
    }
    else
    {
      return -EINVAL;
    312c:	00bffa84 	movi	r2,-22
    3130:	e0bfff15 	stw	r2,-4(fp)
    3134:	00000206 	br	3140 <alt_alarm_start+0x140>
    }
  }
  else
  {
    return -ENOTSUP;
    3138:	00bfde84 	movi	r2,-134
    313c:	e0bfff15 	stw	r2,-4(fp)
    3140:	e0bfff17 	ldw	r2,-4(fp)
  }
}
    3144:	e037883a 	mov	sp,fp
    3148:	df000017 	ldw	fp,0(sp)
    314c:	dec00104 	addi	sp,sp,4
    3150:	f800283a 	ret

00003154 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
    3154:	defff804 	addi	sp,sp,-32
    3158:	dfc00715 	stw	ra,28(sp)
    315c:	df000615 	stw	fp,24(sp)
    3160:	df000604 	addi	fp,sp,24
    3164:	e13ffc15 	stw	r4,-16(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
    3168:	e0bffc17 	ldw	r2,-16(fp)
    316c:	1004803a 	cmplt	r2,r2,zero
    3170:	1000081e 	bne	r2,zero,3194 <close+0x40>
    3174:	e0bffc17 	ldw	r2,-16(fp)
    3178:	10800324 	muli	r2,r2,12
    317c:	1007883a 	mov	r3,r2
    3180:	00800034 	movhi	r2,0
    3184:	10974404 	addi	r2,r2,23824
    3188:	1887883a 	add	r3,r3,r2
    318c:	e0ffff15 	stw	r3,-4(fp)
    3190:	00000106 	br	3198 <close+0x44>
    3194:	e03fff15 	stw	zero,-4(fp)
    3198:	e0bfff17 	ldw	r2,-4(fp)
    319c:	e0bffb15 	stw	r2,-20(fp)

  if (fd)
    31a0:	e0bffb17 	ldw	r2,-20(fp)
    31a4:	1005003a 	cmpeq	r2,r2,zero
    31a8:	10001d1e 	bne	r2,zero,3220 <close+0xcc>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
    31ac:	e0bffb17 	ldw	r2,-20(fp)
    31b0:	10800017 	ldw	r2,0(r2)
    31b4:	10800417 	ldw	r2,16(r2)
    31b8:	1005003a 	cmpeq	r2,r2,zero
    31bc:	1000071e 	bne	r2,zero,31dc <close+0x88>
    31c0:	e0bffb17 	ldw	r2,-20(fp)
    31c4:	10800017 	ldw	r2,0(r2)
    31c8:	10800417 	ldw	r2,16(r2)
    31cc:	e13ffb17 	ldw	r4,-20(fp)
    31d0:	103ee83a 	callr	r2
    31d4:	e0bffe15 	stw	r2,-8(fp)
    31d8:	00000106 	br	31e0 <close+0x8c>
    31dc:	e03ffe15 	stw	zero,-8(fp)
    31e0:	e0bffe17 	ldw	r2,-8(fp)
    31e4:	e0bffa15 	stw	r2,-24(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
    31e8:	e13ffc17 	ldw	r4,-16(fp)
    31ec:	0003b580 	call	3b58 <alt_release_fd>
    if (rval < 0)
    31f0:	e0bffa17 	ldw	r2,-24(fp)
    31f4:	1004403a 	cmpge	r2,r2,zero
    31f8:	1000071e 	bne	r2,zero,3218 <close+0xc4>
    {
      ALT_ERRNO = -rval;
    31fc:	00032500 	call	3250 <alt_get_errno>
    3200:	e0fffa17 	ldw	r3,-24(fp)
    3204:	00c7c83a 	sub	r3,zero,r3
    3208:	10c00015 	stw	r3,0(r2)
      return -1;
    320c:	00bfffc4 	movi	r2,-1
    3210:	e0bffd15 	stw	r2,-12(fp)
    3214:	00000806 	br	3238 <close+0xe4>
    }
    return 0;
    3218:	e03ffd15 	stw	zero,-12(fp)
    321c:	00000606 	br	3238 <close+0xe4>
  }
  else
  {
    ALT_ERRNO = EBADFD;
    3220:	00032500 	call	3250 <alt_get_errno>
    3224:	1007883a 	mov	r3,r2
    3228:	00801444 	movi	r2,81
    322c:	18800015 	stw	r2,0(r3)
    return -1;
    3230:	00bfffc4 	movi	r2,-1
    3234:	e0bffd15 	stw	r2,-12(fp)
    3238:	e0bffd17 	ldw	r2,-12(fp)
  }
}
    323c:	e037883a 	mov	sp,fp
    3240:	dfc00117 	ldw	ra,4(sp)
    3244:	df000017 	ldw	fp,0(sp)
    3248:	dec00204 	addi	sp,sp,8
    324c:	f800283a 	ret

00003250 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    3250:	defffd04 	addi	sp,sp,-12
    3254:	dfc00215 	stw	ra,8(sp)
    3258:	df000115 	stw	fp,4(sp)
    325c:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    3260:	00800034 	movhi	r2,0
    3264:	1098aa04 	addi	r2,r2,25256
    3268:	10800017 	ldw	r2,0(r2)
    326c:	1005003a 	cmpeq	r2,r2,zero
    3270:	1000061e 	bne	r2,zero,328c <alt_get_errno+0x3c>
    3274:	00800034 	movhi	r2,0
    3278:	1098aa04 	addi	r2,r2,25256
    327c:	10800017 	ldw	r2,0(r2)
    3280:	103ee83a 	callr	r2
    3284:	e0bfff15 	stw	r2,-4(fp)
    3288:	00000306 	br	3298 <alt_get_errno+0x48>
    328c:	00800034 	movhi	r2,0
    3290:	109f3104 	addi	r2,r2,31940
    3294:	e0bfff15 	stw	r2,-4(fp)
    3298:	e0bfff17 	ldw	r2,-4(fp)
}
    329c:	e037883a 	mov	sp,fp
    32a0:	dfc00117 	ldw	ra,4(sp)
    32a4:	df000017 	ldw	fp,0(sp)
    32a8:	dec00204 	addi	sp,sp,8
    32ac:	f800283a 	ret

000032b0 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
    32b0:	deffff04 	addi	sp,sp,-4
    32b4:	df000015 	stw	fp,0(sp)
    32b8:	d839883a 	mov	fp,sp
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
    32bc:	e037883a 	mov	sp,fp
    32c0:	df000017 	ldw	fp,0(sp)
    32c4:	dec00104 	addi	sp,sp,4
    32c8:	f800283a 	ret

000032cc <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
    32cc:	defffc04 	addi	sp,sp,-16
    32d0:	df000315 	stw	fp,12(sp)
    32d4:	df000304 	addi	fp,sp,12
    32d8:	e13ffd15 	stw	r4,-12(fp)
    32dc:	e17ffe15 	stw	r5,-8(fp)
    32e0:	e1bfff15 	stw	r6,-4(fp)
  return len;
    32e4:	e0bfff17 	ldw	r2,-4(fp)
}
    32e8:	e037883a 	mov	sp,fp
    32ec:	df000017 	ldw	fp,0(sp)
    32f0:	dec00104 	addi	sp,sp,4
    32f4:	f800283a 	ret

000032f8 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
    32f8:	defff904 	addi	sp,sp,-28
    32fc:	dfc00615 	stw	ra,24(sp)
    3300:	df000515 	stw	fp,20(sp)
    3304:	df000504 	addi	fp,sp,20
    3308:	e13ffd15 	stw	r4,-12(fp)
    330c:	e17ffe15 	stw	r5,-8(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
    3310:	e0bffd17 	ldw	r2,-12(fp)
    3314:	1005003a 	cmpeq	r2,r2,zero
    3318:	1000041e 	bne	r2,zero,332c <alt_dev_llist_insert+0x34>
    331c:	e0bffd17 	ldw	r2,-12(fp)
    3320:	10800217 	ldw	r2,8(r2)
    3324:	1004c03a 	cmpne	r2,r2,zero
    3328:	1000071e 	bne	r2,zero,3348 <alt_dev_llist_insert+0x50>
  {
    ALT_ERRNO = EINVAL;
    332c:	00033ac0 	call	33ac <alt_get_errno>
    3330:	1007883a 	mov	r3,r2
    3334:	00800584 	movi	r2,22
    3338:	18800015 	stw	r2,0(r3)
    return -EINVAL;
    333c:	00bffa84 	movi	r2,-22
    3340:	e0bfff15 	stw	r2,-4(fp)
    3344:	00001306 	br	3394 <alt_dev_llist_insert+0x9c>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
    3348:	e0fffd17 	ldw	r3,-12(fp)
    334c:	e0bffe17 	ldw	r2,-8(fp)
    3350:	e0bffb15 	stw	r2,-20(fp)
    3354:	e0fffc15 	stw	r3,-16(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
    3358:	e0fffc17 	ldw	r3,-16(fp)
    335c:	e0bffb17 	ldw	r2,-20(fp)
    3360:	18800115 	stw	r2,4(r3)
  entry->next     = list->next;
    3364:	e0bffb17 	ldw	r2,-20(fp)
    3368:	10c00017 	ldw	r3,0(r2)
    336c:	e0bffc17 	ldw	r2,-16(fp)
    3370:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
    3374:	e0bffb17 	ldw	r2,-20(fp)
    3378:	10c00017 	ldw	r3,0(r2)
    337c:	e0bffc17 	ldw	r2,-16(fp)
    3380:	18800115 	stw	r2,4(r3)
  list->next           = entry;
    3384:	e0fffb17 	ldw	r3,-20(fp)
    3388:	e0bffc17 	ldw	r2,-16(fp)
    338c:	18800015 	stw	r2,0(r3)

  return 0;  
    3390:	e03fff15 	stw	zero,-4(fp)
    3394:	e0bfff17 	ldw	r2,-4(fp)
}
    3398:	e037883a 	mov	sp,fp
    339c:	dfc00117 	ldw	ra,4(sp)
    33a0:	df000017 	ldw	fp,0(sp)
    33a4:	dec00204 	addi	sp,sp,8
    33a8:	f800283a 	ret

000033ac <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    33ac:	defffd04 	addi	sp,sp,-12
    33b0:	dfc00215 	stw	ra,8(sp)
    33b4:	df000115 	stw	fp,4(sp)
    33b8:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    33bc:	00800034 	movhi	r2,0
    33c0:	1098aa04 	addi	r2,r2,25256
    33c4:	10800017 	ldw	r2,0(r2)
    33c8:	1005003a 	cmpeq	r2,r2,zero
    33cc:	1000061e 	bne	r2,zero,33e8 <alt_get_errno+0x3c>
    33d0:	00800034 	movhi	r2,0
    33d4:	1098aa04 	addi	r2,r2,25256
    33d8:	10800017 	ldw	r2,0(r2)
    33dc:	103ee83a 	callr	r2
    33e0:	e0bfff15 	stw	r2,-4(fp)
    33e4:	00000306 	br	33f4 <alt_get_errno+0x48>
    33e8:	00800034 	movhi	r2,0
    33ec:	109f3104 	addi	r2,r2,31940
    33f0:	e0bfff15 	stw	r2,-4(fp)
    33f4:	e0bfff17 	ldw	r2,-4(fp)
}
    33f8:	e037883a 	mov	sp,fp
    33fc:	dfc00117 	ldw	ra,4(sp)
    3400:	df000017 	ldw	fp,0(sp)
    3404:	dec00204 	addi	sp,sp,8
    3408:	f800283a 	ret

0000340c <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
    340c:	defffd04 	addi	sp,sp,-12
    3410:	dfc00215 	stw	ra,8(sp)
    3414:	df000115 	stw	fp,4(sp)
    3418:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
    341c:	00bfff04 	movi	r2,-4
    3420:	00c00034 	movhi	r3,0
    3424:	18d1c704 	addi	r3,r3,18204
    3428:	1885883a 	add	r2,r3,r2
    342c:	e0bfff15 	stw	r2,-4(fp)
    3430:	00000606 	br	344c <_do_ctors+0x40>
        (*ctor) (); 
    3434:	e0bfff17 	ldw	r2,-4(fp)
    3438:	10800017 	ldw	r2,0(r2)
    343c:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
    3440:	e0bfff17 	ldw	r2,-4(fp)
    3444:	10bfff04 	addi	r2,r2,-4
    3448:	e0bfff15 	stw	r2,-4(fp)
    344c:	e0ffff17 	ldw	r3,-4(fp)
    3450:	00800034 	movhi	r2,0
    3454:	1091c604 	addi	r2,r2,18200
    3458:	18bff62e 	bgeu	r3,r2,3434 <_do_ctors+0x28>
        (*ctor) (); 
}
    345c:	e037883a 	mov	sp,fp
    3460:	dfc00117 	ldw	ra,4(sp)
    3464:	df000017 	ldw	fp,0(sp)
    3468:	dec00204 	addi	sp,sp,8
    346c:	f800283a 	ret

00003470 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
    3470:	defffd04 	addi	sp,sp,-12
    3474:	dfc00215 	stw	ra,8(sp)
    3478:	df000115 	stw	fp,4(sp)
    347c:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
    3480:	00bfff04 	movi	r2,-4
    3484:	00c00034 	movhi	r3,0
    3488:	18d1c704 	addi	r3,r3,18204
    348c:	1885883a 	add	r2,r3,r2
    3490:	e0bfff15 	stw	r2,-4(fp)
    3494:	00000606 	br	34b0 <_do_dtors+0x40>
        (*dtor) (); 
    3498:	e0bfff17 	ldw	r2,-4(fp)
    349c:	10800017 	ldw	r2,0(r2)
    34a0:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
    34a4:	e0bfff17 	ldw	r2,-4(fp)
    34a8:	10bfff04 	addi	r2,r2,-4
    34ac:	e0bfff15 	stw	r2,-4(fp)
    34b0:	e0ffff17 	ldw	r3,-4(fp)
    34b4:	00800034 	movhi	r2,0
    34b8:	1091c704 	addi	r2,r2,18204
    34bc:	18bff62e 	bgeu	r3,r2,3498 <_do_dtors+0x28>
        (*dtor) (); 
}
    34c0:	e037883a 	mov	sp,fp
    34c4:	dfc00117 	ldw	ra,4(sp)
    34c8:	df000017 	ldw	fp,0(sp)
    34cc:	dec00204 	addi	sp,sp,8
    34d0:	f800283a 	ret

000034d4 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
    34d4:	defff904 	addi	sp,sp,-28
    34d8:	dfc00615 	stw	ra,24(sp)
    34dc:	df000515 	stw	fp,20(sp)
    34e0:	df000504 	addi	fp,sp,20
    34e4:	e13ffd15 	stw	r4,-12(fp)
    34e8:	e17ffe15 	stw	r5,-8(fp)
  alt_dev* next = (alt_dev*) llist->next;
    34ec:	e0bffe17 	ldw	r2,-8(fp)
    34f0:	10800017 	ldw	r2,0(r2)
    34f4:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
    34f8:	e13ffd17 	ldw	r4,-12(fp)
    34fc:	000435c0 	call	435c <strlen>
    3500:	10800044 	addi	r2,r2,1
    3504:	e0bffb15 	stw	r2,-20(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
    3508:	00000d06 	br	3540 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
    350c:	e0bffc17 	ldw	r2,-16(fp)
    3510:	11000217 	ldw	r4,8(r2)
    3514:	e1bffb17 	ldw	r6,-20(fp)
    3518:	e17ffd17 	ldw	r5,-12(fp)
    351c:	000418c0 	call	418c <memcmp>
    3520:	1004c03a 	cmpne	r2,r2,zero
    3524:	1000031e 	bne	r2,zero,3534 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
    3528:	e0bffc17 	ldw	r2,-16(fp)
    352c:	e0bfff15 	stw	r2,-4(fp)
    3530:	00000706 	br	3550 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
    3534:	e0bffc17 	ldw	r2,-16(fp)
    3538:	10800017 	ldw	r2,0(r2)
    353c:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
    3540:	e0fffe17 	ldw	r3,-8(fp)
    3544:	e0bffc17 	ldw	r2,-16(fp)
    3548:	10fff01e 	bne	r2,r3,350c <alt_find_dev+0x38>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
    354c:	e03fff15 	stw	zero,-4(fp)
    3550:	e0bfff17 	ldw	r2,-4(fp)
}
    3554:	e037883a 	mov	sp,fp
    3558:	dfc00117 	ldw	ra,4(sp)
    355c:	df000017 	ldw	fp,0(sp)
    3560:	dec00204 	addi	sp,sp,8
    3564:	f800283a 	ret

00003568 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
    3568:	defffe04 	addi	sp,sp,-8
    356c:	dfc00115 	stw	ra,4(sp)
    3570:	df000015 	stw	fp,0(sp)
    3574:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
    3578:	0009883a 	mov	r4,zero
    357c:	01440004 	movi	r5,4096
    3580:	00040b00 	call	40b0 <alt_icache_flush>
#endif
}
    3584:	e037883a 	mov	sp,fp
    3588:	dfc00117 	ldw	ra,4(sp)
    358c:	df000017 	ldw	fp,0(sp)
    3590:	dec00204 	addi	sp,sp,8
    3594:	f800283a 	ret

00003598 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
    3598:	defff904 	addi	sp,sp,-28
    359c:	dfc00615 	stw	ra,24(sp)
    35a0:	df000515 	stw	fp,20(sp)
    35a4:	df000504 	addi	fp,sp,20
    35a8:	e13ffc15 	stw	r4,-16(fp)
    35ac:	e17ffd15 	stw	r5,-12(fp)
    35b0:	e1bffe15 	stw	r6,-8(fp)
    35b4:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
    35b8:	e13ffd17 	ldw	r4,-12(fp)
    35bc:	e17ffe17 	ldw	r5,-8(fp)
    35c0:	e1bfff17 	ldw	r6,-4(fp)
    35c4:	00039700 	call	3970 <open>
    35c8:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
    35cc:	e0bffb17 	ldw	r2,-20(fp)
    35d0:	1004803a 	cmplt	r2,r2,zero
    35d4:	10001c1e 	bne	r2,zero,3648 <alt_open_fd+0xb0>
  {
    fd->dev      = alt_fd_list[old].dev;
    35d8:	e0bffb17 	ldw	r2,-20(fp)
    35dc:	00c00034 	movhi	r3,0
    35e0:	18d74404 	addi	r3,r3,23824
    35e4:	10800324 	muli	r2,r2,12
    35e8:	10c5883a 	add	r2,r2,r3
    35ec:	10c00017 	ldw	r3,0(r2)
    35f0:	e0bffc17 	ldw	r2,-16(fp)
    35f4:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
    35f8:	e0bffb17 	ldw	r2,-20(fp)
    35fc:	00c00034 	movhi	r3,0
    3600:	18d74404 	addi	r3,r3,23824
    3604:	10800324 	muli	r2,r2,12
    3608:	10c5883a 	add	r2,r2,r3
    360c:	10800104 	addi	r2,r2,4
    3610:	10c00017 	ldw	r3,0(r2)
    3614:	e0bffc17 	ldw	r2,-16(fp)
    3618:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
    361c:	e0bffb17 	ldw	r2,-20(fp)
    3620:	00c00034 	movhi	r3,0
    3624:	18d74404 	addi	r3,r3,23824
    3628:	10800324 	muli	r2,r2,12
    362c:	10c5883a 	add	r2,r2,r3
    3630:	10800204 	addi	r2,r2,8
    3634:	10c00017 	ldw	r3,0(r2)
    3638:	e0bffc17 	ldw	r2,-16(fp)
    363c:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
    3640:	e13ffb17 	ldw	r4,-20(fp)
    3644:	0003b580 	call	3b58 <alt_release_fd>
  }
} 
    3648:	e037883a 	mov	sp,fp
    364c:	dfc00117 	ldw	ra,4(sp)
    3650:	df000017 	ldw	fp,0(sp)
    3654:	dec00204 	addi	sp,sp,8
    3658:	f800283a 	ret

0000365c <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
    365c:	defffb04 	addi	sp,sp,-20
    3660:	dfc00415 	stw	ra,16(sp)
    3664:	df000315 	stw	fp,12(sp)
    3668:	df000304 	addi	fp,sp,12
    366c:	e13ffd15 	stw	r4,-12(fp)
    3670:	e17ffe15 	stw	r5,-8(fp)
    3674:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
    3678:	01000034 	movhi	r4,0
    367c:	21174704 	addi	r4,r4,23836
    3680:	e17ffd17 	ldw	r5,-12(fp)
    3684:	01800044 	movi	r6,1
    3688:	01c07fc4 	movi	r7,511
    368c:	00035980 	call	3598 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
    3690:	01000034 	movhi	r4,0
    3694:	21174404 	addi	r4,r4,23824
    3698:	e17ffe17 	ldw	r5,-8(fp)
    369c:	000d883a 	mov	r6,zero
    36a0:	01c07fc4 	movi	r7,511
    36a4:	00035980 	call	3598 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
    36a8:	01000034 	movhi	r4,0
    36ac:	21174a04 	addi	r4,r4,23848
    36b0:	e17fff17 	ldw	r5,-4(fp)
    36b4:	01800044 	movi	r6,1
    36b8:	01c07fc4 	movi	r7,511
    36bc:	00035980 	call	3598 <alt_open_fd>
}  
    36c0:	e037883a 	mov	sp,fp
    36c4:	dfc00117 	ldw	ra,4(sp)
    36c8:	df000017 	ldw	fp,0(sp)
    36cc:	dec00204 	addi	sp,sp,8
    36d0:	f800283a 	ret

000036d4 <alt_irq_register>:
 */
 
int alt_irq_register (alt_u32 id, 
                      void* context, 
                      alt_isr_func handler)
{
    36d4:	deffef04 	addi	sp,sp,-68
    36d8:	df001015 	stw	fp,64(sp)
    36dc:	df001004 	addi	fp,sp,64
    36e0:	e13ffc15 	stw	r4,-16(fp)
    36e4:	e17ffd15 	stw	r5,-12(fp)
    36e8:	e1bffe15 	stw	r6,-8(fp)
  int rc = -EINVAL;  
    36ec:	00bffa84 	movi	r2,-22
    36f0:	e0bffb15 	stw	r2,-20(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
    36f4:	e0bffc17 	ldw	r2,-16(fp)
    36f8:	10800828 	cmpgeui	r2,r2,32
    36fc:	1000601e 	bne	r2,zero,3880 <alt_irq_register+0x1ac>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    3700:	0005303a 	rdctl	r2,status
    3704:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    3708:	e0fff917 	ldw	r3,-28(fp)
    370c:	00bfff84 	movi	r2,-2
    3710:	1884703a 	and	r2,r3,r2
    3714:	1001703a 	wrctl	status,r2
  
  return context;
    3718:	e0bff917 	ldw	r2,-28(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all ();
    371c:	e0bffa15 	stw	r2,-24(fp)

    alt_irq[id].handler = handler;
    3720:	e0bffc17 	ldw	r2,-16(fp)
    3724:	00c00034 	movhi	r3,0
    3728:	18df6204 	addi	r3,r3,32136
    372c:	100490fa 	slli	r2,r2,3
    3730:	10c7883a 	add	r3,r2,r3
    3734:	e0bffe17 	ldw	r2,-8(fp)
    3738:	18800015 	stw	r2,0(r3)
    alt_irq[id].context = context;
    373c:	e0bffc17 	ldw	r2,-16(fp)
    3740:	00c00034 	movhi	r3,0
    3744:	18df6204 	addi	r3,r3,32136
    3748:	100490fa 	slli	r2,r2,3
    374c:	10c5883a 	add	r2,r2,r3
    3750:	10c00104 	addi	r3,r2,4
    3754:	e0bffd17 	ldw	r2,-12(fp)
    3758:	18800015 	stw	r2,0(r3)

    rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
    375c:	e0bffe17 	ldw	r2,-8(fp)
    3760:	1005003a 	cmpeq	r2,r2,zero
    3764:	1000201e 	bne	r2,zero,37e8 <alt_irq_register+0x114>
    3768:	e0bffc17 	ldw	r2,-16(fp)
    376c:	e0bff715 	stw	r2,-36(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    3770:	0005303a 	rdctl	r2,status
    3774:	e0bff615 	stw	r2,-40(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    3778:	e0fff617 	ldw	r3,-40(fp)
    377c:	00bfff84 	movi	r2,-2
    3780:	1884703a 	and	r2,r3,r2
    3784:	1001703a 	wrctl	status,r2
  
  return context;
    3788:	e0bff617 	ldw	r2,-40(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    378c:	e0bff815 	stw	r2,-32(fp)

  alt_irq_active |= (1 << id);
    3790:	e0fff717 	ldw	r3,-36(fp)
    3794:	00800044 	movi	r2,1
    3798:	10c4983a 	sll	r2,r2,r3
    379c:	1007883a 	mov	r3,r2
    37a0:	00800034 	movhi	r2,0
    37a4:	109f2e04 	addi	r2,r2,31928
    37a8:	10800017 	ldw	r2,0(r2)
    37ac:	1886b03a 	or	r3,r3,r2
    37b0:	00800034 	movhi	r2,0
    37b4:	109f2e04 	addi	r2,r2,31928
    37b8:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    37bc:	00800034 	movhi	r2,0
    37c0:	109f2e04 	addi	r2,r2,31928
    37c4:	10800017 	ldw	r2,0(r2)
    37c8:	100170fa 	wrctl	ienable,r2
    37cc:	e0bff817 	ldw	r2,-32(fp)
    37d0:	e0bff515 	stw	r2,-44(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    37d4:	e0bff517 	ldw	r2,-44(fp)
    37d8:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    37dc:	0005883a 	mov	r2,zero
    37e0:	e0bfff15 	stw	r2,-4(fp)
    37e4:	00002006 	br	3868 <alt_irq_register+0x194>
    37e8:	e0bffc17 	ldw	r2,-16(fp)
    37ec:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    37f0:	0005303a 	rdctl	r2,status
    37f4:	e0bff215 	stw	r2,-56(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    37f8:	e0fff217 	ldw	r3,-56(fp)
    37fc:	00bfff84 	movi	r2,-2
    3800:	1884703a 	and	r2,r3,r2
    3804:	1001703a 	wrctl	status,r2
  
  return context;
    3808:	e0bff217 	ldw	r2,-56(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    380c:	e0bff415 	stw	r2,-48(fp)

  alt_irq_active &= ~(1 << id);
    3810:	e0fff317 	ldw	r3,-52(fp)
    3814:	00800044 	movi	r2,1
    3818:	10c4983a 	sll	r2,r2,r3
    381c:	0084303a 	nor	r2,zero,r2
    3820:	1007883a 	mov	r3,r2
    3824:	00800034 	movhi	r2,0
    3828:	109f2e04 	addi	r2,r2,31928
    382c:	10800017 	ldw	r2,0(r2)
    3830:	1886703a 	and	r3,r3,r2
    3834:	00800034 	movhi	r2,0
    3838:	109f2e04 	addi	r2,r2,31928
    383c:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    3840:	00800034 	movhi	r2,0
    3844:	109f2e04 	addi	r2,r2,31928
    3848:	10800017 	ldw	r2,0(r2)
    384c:	100170fa 	wrctl	ienable,r2
    3850:	e0bff417 	ldw	r2,-48(fp)
    3854:	e0bff115 	stw	r2,-60(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    3858:	e0bff117 	ldw	r2,-60(fp)
    385c:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    3860:	0005883a 	mov	r2,zero
    3864:	e0bfff15 	stw	r2,-4(fp)
    3868:	e0bfff17 	ldw	r2,-4(fp)
    386c:	e0bffb15 	stw	r2,-20(fp)
    3870:	e0bffa17 	ldw	r2,-24(fp)
    3874:	e0bff015 	stw	r2,-64(fp)
    3878:	e0bff017 	ldw	r2,-64(fp)
    387c:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }
  return rc; 
    3880:	e0bffb17 	ldw	r2,-20(fp)
}
    3884:	e037883a 	mov	sp,fp
    3888:	df000017 	ldw	fp,0(sp)
    388c:	dec00104 	addi	sp,sp,4
    3890:	f800283a 	ret

00003894 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
    3894:	defffc04 	addi	sp,sp,-16
    3898:	df000315 	stw	fp,12(sp)
    389c:	df000304 	addi	fp,sp,12
    38a0:	e13ffe15 	stw	r4,-8(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
    38a4:	e0bffe17 	ldw	r2,-8(fp)
    38a8:	10800217 	ldw	r2,8(r2)
    38ac:	10d00034 	orhi	r3,r2,16384
    38b0:	e0bffe17 	ldw	r2,-8(fp)
    38b4:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
    38b8:	e03ffd15 	stw	zero,-12(fp)
    38bc:	00002006 	br	3940 <alt_file_locked+0xac>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
    38c0:	e0bffd17 	ldw	r2,-12(fp)
    38c4:	00c00034 	movhi	r3,0
    38c8:	18d74404 	addi	r3,r3,23824
    38cc:	10800324 	muli	r2,r2,12
    38d0:	10c5883a 	add	r2,r2,r3
    38d4:	10c00017 	ldw	r3,0(r2)
    38d8:	e0bffe17 	ldw	r2,-8(fp)
    38dc:	10800017 	ldw	r2,0(r2)
    38e0:	1880141e 	bne	r3,r2,3934 <alt_file_locked+0xa0>
    38e4:	e0bffd17 	ldw	r2,-12(fp)
    38e8:	00c00034 	movhi	r3,0
    38ec:	18d74404 	addi	r3,r3,23824
    38f0:	10800324 	muli	r2,r2,12
    38f4:	10c5883a 	add	r2,r2,r3
    38f8:	10800204 	addi	r2,r2,8
    38fc:	10800017 	ldw	r2,0(r2)
    3900:	1004403a 	cmpge	r2,r2,zero
    3904:	10000b1e 	bne	r2,zero,3934 <alt_file_locked+0xa0>
    3908:	e0bffd17 	ldw	r2,-12(fp)
    390c:	10800324 	muli	r2,r2,12
    3910:	1007883a 	mov	r3,r2
    3914:	00800034 	movhi	r2,0
    3918:	10974404 	addi	r2,r2,23824
    391c:	1887883a 	add	r3,r3,r2
    3920:	e0bffe17 	ldw	r2,-8(fp)
    3924:	18800326 	beq	r3,r2,3934 <alt_file_locked+0xa0>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
    3928:	00bffcc4 	movi	r2,-13
    392c:	e0bfff15 	stw	r2,-4(fp)
    3930:	00000a06 	br	395c <alt_file_locked+0xc8>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
    3934:	e0bffd17 	ldw	r2,-12(fp)
    3938:	10800044 	addi	r2,r2,1
    393c:	e0bffd15 	stw	r2,-12(fp)
    3940:	00800034 	movhi	r2,0
    3944:	1098a904 	addi	r2,r2,25252
    3948:	10800017 	ldw	r2,0(r2)
    394c:	1007883a 	mov	r3,r2
    3950:	e0bffd17 	ldw	r2,-12(fp)
    3954:	18bfda2e 	bgeu	r3,r2,38c0 <alt_file_locked+0x2c>
    }
  }
  
  /* The device is not locked */
 
  return 0;
    3958:	e03fff15 	stw	zero,-4(fp)
    395c:	e0bfff17 	ldw	r2,-4(fp)
}
    3960:	e037883a 	mov	sp,fp
    3964:	df000017 	ldw	fp,0(sp)
    3968:	dec00104 	addi	sp,sp,4
    396c:	f800283a 	ret

00003970 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
    3970:	defff404 	addi	sp,sp,-48
    3974:	dfc00b15 	stw	ra,44(sp)
    3978:	df000a15 	stw	fp,40(sp)
    397c:	df000a04 	addi	fp,sp,40
    3980:	e13ffb15 	stw	r4,-20(fp)
    3984:	e17ffc15 	stw	r5,-16(fp)
    3988:	e1bffd15 	stw	r6,-12(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
    398c:	00bfffc4 	movi	r2,-1
    3990:	e0bff815 	stw	r2,-32(fp)
  int status = -ENODEV;
    3994:	00bffb44 	movi	r2,-19
    3998:	e0bff715 	stw	r2,-36(fp)
  int isafs = 0;
    399c:	e03ff615 	stw	zero,-40(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
    39a0:	e13ffb17 	ldw	r4,-20(fp)
    39a4:	01400034 	movhi	r5,0
    39a8:	2958a704 	addi	r5,r5,25244
    39ac:	00034d40 	call	34d4 <alt_find_dev>
    39b0:	e0bffa15 	stw	r2,-24(fp)
    39b4:	e0bffa17 	ldw	r2,-24(fp)
    39b8:	1004c03a 	cmpne	r2,r2,zero
    39bc:	1000051e 	bne	r2,zero,39d4 <open+0x64>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
    39c0:	e13ffb17 	ldw	r4,-20(fp)
    39c4:	0003ed80 	call	3ed8 <alt_find_file>
    39c8:	e0bffa15 	stw	r2,-24(fp)
    isafs = 1;
    39cc:	00800044 	movi	r2,1
    39d0:	e0bff615 	stw	r2,-40(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
    39d4:	e0bffa17 	ldw	r2,-24(fp)
    39d8:	1005003a 	cmpeq	r2,r2,zero
    39dc:	1000301e 	bne	r2,zero,3aa0 <open+0x130>
  {
    if ((index = alt_get_fd (dev)) < 0)
    39e0:	e13ffa17 	ldw	r4,-24(fp)
    39e4:	0003ff80 	call	3ff8 <alt_get_fd>
    39e8:	e0bff815 	stw	r2,-32(fp)
    39ec:	e0bff817 	ldw	r2,-32(fp)
    39f0:	1004403a 	cmpge	r2,r2,zero
    39f4:	1000031e 	bne	r2,zero,3a04 <open+0x94>
    {
      status = index;
    39f8:	e0bff817 	ldw	r2,-32(fp)
    39fc:	e0bff715 	stw	r2,-36(fp)
    3a00:	00002906 	br	3aa8 <open+0x138>
    }
    else
    {
      fd = &alt_fd_list[index];
    3a04:	e0bff817 	ldw	r2,-32(fp)
    3a08:	10800324 	muli	r2,r2,12
    3a0c:	1007883a 	mov	r3,r2
    3a10:	00800034 	movhi	r2,0
    3a14:	10974404 	addi	r2,r2,23824
    3a18:	1885883a 	add	r2,r3,r2
    3a1c:	e0bff915 	stw	r2,-28(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
    3a20:	e0fffc17 	ldw	r3,-16(fp)
    3a24:	00900034 	movhi	r2,16384
    3a28:	10bfffc4 	addi	r2,r2,-1
    3a2c:	1886703a 	and	r3,r3,r2
    3a30:	e0bff917 	ldw	r2,-28(fp)
    3a34:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
    3a38:	e0bff617 	ldw	r2,-40(fp)
    3a3c:	1004c03a 	cmpne	r2,r2,zero
    3a40:	1000061e 	bne	r2,zero,3a5c <open+0xec>
    3a44:	e13ff917 	ldw	r4,-28(fp)
    3a48:	00038940 	call	3894 <alt_file_locked>
    3a4c:	e0bff715 	stw	r2,-36(fp)
    3a50:	e0bff717 	ldw	r2,-36(fp)
    3a54:	1004803a 	cmplt	r2,r2,zero
    3a58:	1000131e 	bne	r2,zero,3aa8 <open+0x138>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
    3a5c:	e0bffa17 	ldw	r2,-24(fp)
    3a60:	10800317 	ldw	r2,12(r2)
    3a64:	1005003a 	cmpeq	r2,r2,zero
    3a68:	1000091e 	bne	r2,zero,3a90 <open+0x120>
    3a6c:	e0bffa17 	ldw	r2,-24(fp)
    3a70:	10800317 	ldw	r2,12(r2)
    3a74:	e13ff917 	ldw	r4,-28(fp)
    3a78:	e17ffb17 	ldw	r5,-20(fp)
    3a7c:	e1bffc17 	ldw	r6,-16(fp)
    3a80:	e1fffd17 	ldw	r7,-12(fp)
    3a84:	103ee83a 	callr	r2
    3a88:	e0bfff15 	stw	r2,-4(fp)
    3a8c:	00000106 	br	3a94 <open+0x124>
    3a90:	e03fff15 	stw	zero,-4(fp)
    3a94:	e0bfff17 	ldw	r2,-4(fp)
    3a98:	e0bff715 	stw	r2,-36(fp)
    3a9c:	00000206 	br	3aa8 <open+0x138>
      }
    }
  }
  else
  {
    status = -ENODEV;
    3aa0:	00bffb44 	movi	r2,-19
    3aa4:	e0bff715 	stw	r2,-36(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
    3aa8:	e0bff717 	ldw	r2,-36(fp)
    3aac:	1004403a 	cmpge	r2,r2,zero
    3ab0:	1000091e 	bne	r2,zero,3ad8 <open+0x168>
  {
    alt_release_fd (index);  
    3ab4:	e13ff817 	ldw	r4,-32(fp)
    3ab8:	0003b580 	call	3b58 <alt_release_fd>
    ALT_ERRNO = -status;
    3abc:	0003af80 	call	3af8 <alt_get_errno>
    3ac0:	e0fff717 	ldw	r3,-36(fp)
    3ac4:	00c7c83a 	sub	r3,zero,r3
    3ac8:	10c00015 	stw	r3,0(r2)
    return -1;
    3acc:	00bfffc4 	movi	r2,-1
    3ad0:	e0bffe15 	stw	r2,-8(fp)
    3ad4:	00000206 	br	3ae0 <open+0x170>
  }
  
  /* return the reference upon success */

  return index;
    3ad8:	e0bff817 	ldw	r2,-32(fp)
    3adc:	e0bffe15 	stw	r2,-8(fp)
    3ae0:	e0bffe17 	ldw	r2,-8(fp)
}
    3ae4:	e037883a 	mov	sp,fp
    3ae8:	dfc00117 	ldw	ra,4(sp)
    3aec:	df000017 	ldw	fp,0(sp)
    3af0:	dec00204 	addi	sp,sp,8
    3af4:	f800283a 	ret

00003af8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    3af8:	defffd04 	addi	sp,sp,-12
    3afc:	dfc00215 	stw	ra,8(sp)
    3b00:	df000115 	stw	fp,4(sp)
    3b04:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    3b08:	00800034 	movhi	r2,0
    3b0c:	1098aa04 	addi	r2,r2,25256
    3b10:	10800017 	ldw	r2,0(r2)
    3b14:	1005003a 	cmpeq	r2,r2,zero
    3b18:	1000061e 	bne	r2,zero,3b34 <alt_get_errno+0x3c>
    3b1c:	00800034 	movhi	r2,0
    3b20:	1098aa04 	addi	r2,r2,25256
    3b24:	10800017 	ldw	r2,0(r2)
    3b28:	103ee83a 	callr	r2
    3b2c:	e0bfff15 	stw	r2,-4(fp)
    3b30:	00000306 	br	3b40 <alt_get_errno+0x48>
    3b34:	00800034 	movhi	r2,0
    3b38:	109f3104 	addi	r2,r2,31940
    3b3c:	e0bfff15 	stw	r2,-4(fp)
    3b40:	e0bfff17 	ldw	r2,-4(fp)
}
    3b44:	e037883a 	mov	sp,fp
    3b48:	dfc00117 	ldw	ra,4(sp)
    3b4c:	df000017 	ldw	fp,0(sp)
    3b50:	dec00204 	addi	sp,sp,8
    3b54:	f800283a 	ret

00003b58 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
    3b58:	defffe04 	addi	sp,sp,-8
    3b5c:	df000115 	stw	fp,4(sp)
    3b60:	df000104 	addi	fp,sp,4
    3b64:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
    3b68:	e0bfff17 	ldw	r2,-4(fp)
    3b6c:	108000d0 	cmplti	r2,r2,3
    3b70:	10000d1e 	bne	r2,zero,3ba8 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
    3b74:	e0bfff17 	ldw	r2,-4(fp)
    3b78:	00c00034 	movhi	r3,0
    3b7c:	18d74404 	addi	r3,r3,23824
    3b80:	10800324 	muli	r2,r2,12
    3b84:	10c5883a 	add	r2,r2,r3
    3b88:	10800204 	addi	r2,r2,8
    3b8c:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
    3b90:	e0bfff17 	ldw	r2,-4(fp)
    3b94:	00c00034 	movhi	r3,0
    3b98:	18d74404 	addi	r3,r3,23824
    3b9c:	10800324 	muli	r2,r2,12
    3ba0:	10c5883a 	add	r2,r2,r3
    3ba4:	10000015 	stw	zero,0(r2)
  }
}
    3ba8:	e037883a 	mov	sp,fp
    3bac:	df000017 	ldw	fp,0(sp)
    3bb0:	dec00104 	addi	sp,sp,4
    3bb4:	f800283a 	ret

00003bb8 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
    3bb8:	defffa04 	addi	sp,sp,-24
    3bbc:	df000515 	stw	fp,20(sp)
    3bc0:	df000504 	addi	fp,sp,20
    3bc4:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    3bc8:	0005303a 	rdctl	r2,status
    3bcc:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    3bd0:	e0fffd17 	ldw	r3,-12(fp)
    3bd4:	00bfff84 	movi	r2,-2
    3bd8:	1884703a 	and	r2,r3,r2
    3bdc:	1001703a 	wrctl	status,r2
  
  return context;
    3be0:	e0bffd17 	ldw	r2,-12(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
    3be4:	e0bffe15 	stw	r2,-8(fp)
  alt_llist_remove (&alarm->llist);
    3be8:	e0bfff17 	ldw	r2,-4(fp)
    3bec:	e0bffc15 	stw	r2,-16(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
    3bf0:	e0bffc17 	ldw	r2,-16(fp)
    3bf4:	10c00017 	ldw	r3,0(r2)
    3bf8:	e0bffc17 	ldw	r2,-16(fp)
    3bfc:	10800117 	ldw	r2,4(r2)
    3c00:	18800115 	stw	r2,4(r3)
  entry->previous->next = entry->next;
    3c04:	e0bffc17 	ldw	r2,-16(fp)
    3c08:	10c00117 	ldw	r3,4(r2)
    3c0c:	e0bffc17 	ldw	r2,-16(fp)
    3c10:	10800017 	ldw	r2,0(r2)
    3c14:	18800015 	stw	r2,0(r3)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
    3c18:	e0fffc17 	ldw	r3,-16(fp)
    3c1c:	e0bffc17 	ldw	r2,-16(fp)
    3c20:	18800115 	stw	r2,4(r3)
  entry->next     = entry;
    3c24:	e0fffc17 	ldw	r3,-16(fp)
    3c28:	e0bffc17 	ldw	r2,-16(fp)
    3c2c:	18800015 	stw	r2,0(r3)
    3c30:	e0bffe17 	ldw	r2,-8(fp)
    3c34:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    3c38:	e0bffb17 	ldw	r2,-20(fp)
    3c3c:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
    3c40:	e037883a 	mov	sp,fp
    3c44:	df000017 	ldw	fp,0(sp)
    3c48:	dec00104 	addi	sp,sp,4
    3c4c:	f800283a 	ret

00003c50 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
    3c50:	defffb04 	addi	sp,sp,-20
    3c54:	dfc00415 	stw	ra,16(sp)
    3c58:	df000315 	stw	fp,12(sp)
    3c5c:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
    3c60:	d0a00817 	ldw	r2,-32736(gp)
    3c64:	e0bffe15 	stw	r2,-8(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
    3c68:	d0a68c17 	ldw	r2,-26064(gp)
    3c6c:	10800044 	addi	r2,r2,1
    3c70:	d0a68c15 	stw	r2,-26064(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
    3c74:	00003106 	br	3d3c <alt_tick+0xec>
  {
    next = (alt_alarm*) alarm->llist.next;
    3c78:	e0bffe17 	ldw	r2,-8(fp)
    3c7c:	10800017 	ldw	r2,0(r2)
    3c80:	e0bfff15 	stw	r2,-4(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
    3c84:	e0bffe17 	ldw	r2,-8(fp)
    3c88:	10800403 	ldbu	r2,16(r2)
    3c8c:	10803fcc 	andi	r2,r2,255
    3c90:	1005003a 	cmpeq	r2,r2,zero
    3c94:	1000051e 	bne	r2,zero,3cac <alt_tick+0x5c>
    3c98:	d0a68c17 	ldw	r2,-26064(gp)
    3c9c:	1004c03a 	cmpne	r2,r2,zero
    3ca0:	1000021e 	bne	r2,zero,3cac <alt_tick+0x5c>
    {
      alarm->rollover = 0;
    3ca4:	e0bffe17 	ldw	r2,-8(fp)
    3ca8:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
    3cac:	e0bffe17 	ldw	r2,-8(fp)
    3cb0:	10c00217 	ldw	r3,8(r2)
    3cb4:	d0a68c17 	ldw	r2,-26064(gp)
    3cb8:	10c01e36 	bltu	r2,r3,3d34 <alt_tick+0xe4>
    3cbc:	e0bffe17 	ldw	r2,-8(fp)
    3cc0:	10800403 	ldbu	r2,16(r2)
    3cc4:	10803fcc 	andi	r2,r2,255
    3cc8:	1004c03a 	cmpne	r2,r2,zero
    3ccc:	1000191e 	bne	r2,zero,3d34 <alt_tick+0xe4>
    {
      next_callback = alarm->callback (alarm->context);
    3cd0:	e0bffe17 	ldw	r2,-8(fp)
    3cd4:	10c00317 	ldw	r3,12(r2)
    3cd8:	e0bffe17 	ldw	r2,-8(fp)
    3cdc:	11000517 	ldw	r4,20(r2)
    3ce0:	183ee83a 	callr	r3
    3ce4:	e0bffd15 	stw	r2,-12(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
    3ce8:	e0bffd17 	ldw	r2,-12(fp)
    3cec:	1004c03a 	cmpne	r2,r2,zero
    3cf0:	1000031e 	bne	r2,zero,3d00 <alt_tick+0xb0>
      {
        alt_alarm_stop (alarm);
    3cf4:	e13ffe17 	ldw	r4,-8(fp)
    3cf8:	0003bb80 	call	3bb8 <alt_alarm_stop>
    3cfc:	00000d06 	br	3d34 <alt_tick+0xe4>
      }
      else
      {
        alarm->time += next_callback;
    3d00:	e0bffe17 	ldw	r2,-8(fp)
    3d04:	10c00217 	ldw	r3,8(r2)
    3d08:	e0bffd17 	ldw	r2,-12(fp)
    3d0c:	1887883a 	add	r3,r3,r2
    3d10:	e0bffe17 	ldw	r2,-8(fp)
    3d14:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
    3d18:	e0bffe17 	ldw	r2,-8(fp)
    3d1c:	10c00217 	ldw	r3,8(r2)
    3d20:	d0a68c17 	ldw	r2,-26064(gp)
    3d24:	1880032e 	bgeu	r3,r2,3d34 <alt_tick+0xe4>
        {
          alarm->rollover = 1;
    3d28:	e0fffe17 	ldw	r3,-8(fp)
    3d2c:	00800044 	movi	r2,1
    3d30:	18800405 	stb	r2,16(r3)
        }
      }
    }
    alarm = next;
    3d34:	e0bfff17 	ldw	r2,-4(fp)
    3d38:	e0bffe15 	stw	r2,-8(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
    3d3c:	d0e00804 	addi	r3,gp,-32736
    3d40:	e0bffe17 	ldw	r2,-8(fp)
    3d44:	10ffcc1e 	bne	r2,r3,3c78 <alt_tick+0x28>
  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
}
    3d48:	e037883a 	mov	sp,fp
    3d4c:	dfc00117 	ldw	ra,4(sp)
    3d50:	df000017 	ldw	fp,0(sp)
    3d54:	dec00204 	addi	sp,sp,8
    3d58:	f800283a 	ret

00003d5c <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
    3d5c:	defffd04 	addi	sp,sp,-12
    3d60:	dfc00215 	stw	ra,8(sp)
    3d64:	df000115 	stw	fp,4(sp)
    3d68:	df000104 	addi	fp,sp,4
    3d6c:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
    3d70:	e13fff17 	ldw	r4,-4(fp)
    3d74:	0003dac0 	call	3dac <alt_busy_sleep>
}
    3d78:	e037883a 	mov	sp,fp
    3d7c:	dfc00117 	ldw	ra,4(sp)
    3d80:	df000017 	ldw	fp,0(sp)
    3d84:	dec00204 	addi	sp,sp,8
    3d88:	f800283a 	ret

00003d8c <altera_nios2_qsys_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_qsys_irq_init(void) 
{
    3d8c:	deffff04 	addi	sp,sp,-4
    3d90:	df000015 	stw	fp,0(sp)
    3d94:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
    3d98:	000170fa 	wrctl	ienable,zero
}
    3d9c:	e037883a 	mov	sp,fp
    3da0:	df000017 	ldw	fp,0(sp)
    3da4:	dec00104 	addi	sp,sp,4
    3da8:	f800283a 	ret

00003dac <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
    3dac:	defffb04 	addi	sp,sp,-20
    3db0:	df000415 	stw	fp,16(sp)
    3db4:	df000404 	addi	fp,sp,16
    3db8:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
    3dbc:	008000c4 	movi	r2,3
    3dc0:	e0bffc15 	stw	r2,-16(fp)
  }
  

  big_loops = us / (INT_MAX/
    3dc4:	e0fffc17 	ldw	r3,-16(fp)
    3dc8:	008003f4 	movhi	r2,15
    3dcc:	10909004 	addi	r2,r2,16960
    3dd0:	1887383a 	mul	r3,r3,r2
    3dd4:	0080bef4 	movhi	r2,763
    3dd8:	10bc2004 	addi	r2,r2,-3968
    3ddc:	10c7203a 	divu	r3,r2,r3
    3de0:	00a00034 	movhi	r2,32768
    3de4:	10bfffc4 	addi	r2,r2,-1
    3de8:	10c7203a 	divu	r3,r2,r3
    3dec:	e0bfff17 	ldw	r2,-4(fp)
    3df0:	10c5203a 	divu	r2,r2,r3
    3df4:	e0bffd15 	stw	r2,-12(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
    3df8:	e0bffd17 	ldw	r2,-12(fp)
    3dfc:	1005003a 	cmpeq	r2,r2,zero
    3e00:	1000251e 	bne	r2,zero,3e98 <alt_busy_sleep+0xec>
  {
    for(i=0;i<big_loops;i++)
    3e04:	e03ffe15 	stw	zero,-8(fp)
    3e08:	00001406 	br	3e5c <alt_busy_sleep+0xb0>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
    3e0c:	00a00034 	movhi	r2,32768
    3e10:	10bfffc4 	addi	r2,r2,-1
    3e14:	10bfffc4 	addi	r2,r2,-1
    3e18:	103ffe1e 	bne	r2,zero,3e14 <alt_busy_sleep+0x68>
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
    3e1c:	e0fffc17 	ldw	r3,-16(fp)
    3e20:	008003f4 	movhi	r2,15
    3e24:	10909004 	addi	r2,r2,16960
    3e28:	1887383a 	mul	r3,r3,r2
    3e2c:	0080bef4 	movhi	r2,763
    3e30:	10bc2004 	addi	r2,r2,-3968
    3e34:	10c7203a 	divu	r3,r2,r3
    3e38:	00a00034 	movhi	r2,32768
    3e3c:	10bfffc4 	addi	r2,r2,-1
    3e40:	10c7203a 	divu	r3,r2,r3
    3e44:	e0bfff17 	ldw	r2,-4(fp)
    3e48:	10c5c83a 	sub	r2,r2,r3
    3e4c:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
    3e50:	e0bffe17 	ldw	r2,-8(fp)
    3e54:	10800044 	addi	r2,r2,1
    3e58:	e0bffe15 	stw	r2,-8(fp)
    3e5c:	e0fffe17 	ldw	r3,-8(fp)
    3e60:	e0bffd17 	ldw	r2,-12(fp)
    3e64:	18bfe916 	blt	r3,r2,3e0c <alt_busy_sleep+0x60>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
    3e68:	e0fffc17 	ldw	r3,-16(fp)
    3e6c:	008003f4 	movhi	r2,15
    3e70:	10909004 	addi	r2,r2,16960
    3e74:	1887383a 	mul	r3,r3,r2
    3e78:	0080bef4 	movhi	r2,763
    3e7c:	10bc2004 	addi	r2,r2,-3968
    3e80:	10c7203a 	divu	r3,r2,r3
    3e84:	e0bfff17 	ldw	r2,-4(fp)
    3e88:	1885383a 	mul	r2,r3,r2
    3e8c:	10bfffc4 	addi	r2,r2,-1
    3e90:	103ffe1e 	bne	r2,zero,3e8c <alt_busy_sleep+0xe0>
    3e94:	00000b06 	br	3ec4 <alt_busy_sleep+0x118>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
    3e98:	e0fffc17 	ldw	r3,-16(fp)
    3e9c:	008003f4 	movhi	r2,15
    3ea0:	10909004 	addi	r2,r2,16960
    3ea4:	1887383a 	mul	r3,r3,r2
    3ea8:	0080bef4 	movhi	r2,763
    3eac:	10bc2004 	addi	r2,r2,-3968
    3eb0:	10c7203a 	divu	r3,r2,r3
    3eb4:	e0bfff17 	ldw	r2,-4(fp)
    3eb8:	1885383a 	mul	r2,r3,r2
    3ebc:	10bfffc4 	addi	r2,r2,-1
    3ec0:	00bffe16 	blt	zero,r2,3ebc <alt_busy_sleep+0x110>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
    3ec4:	0005883a 	mov	r2,zero
}
    3ec8:	e037883a 	mov	sp,fp
    3ecc:	df000017 	ldw	fp,0(sp)
    3ed0:	dec00104 	addi	sp,sp,4
    3ed4:	f800283a 	ret

00003ed8 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
    3ed8:	defffa04 	addi	sp,sp,-24
    3edc:	dfc00515 	stw	ra,20(sp)
    3ee0:	df000415 	stw	fp,16(sp)
    3ee4:	df000404 	addi	fp,sp,16
    3ee8:	e13ffe15 	stw	r4,-8(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
    3eec:	00800034 	movhi	r2,0
    3ef0:	1098a504 	addi	r2,r2,25236
    3ef4:	10800017 	ldw	r2,0(r2)
    3ef8:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
    3efc:	00003306 	br	3fcc <alt_find_file+0xf4>
  {
    len = strlen(next->name);
    3f00:	e0bffd17 	ldw	r2,-12(fp)
    3f04:	11000217 	ldw	r4,8(r2)
    3f08:	000435c0 	call	435c <strlen>
    3f0c:	e0bffc15 	stw	r2,-16(fp)
    
    if (next->name[len-1] == '/')
    3f10:	e0bffd17 	ldw	r2,-12(fp)
    3f14:	10c00217 	ldw	r3,8(r2)
    3f18:	e0bffc17 	ldw	r2,-16(fp)
    3f1c:	1885883a 	add	r2,r3,r2
    3f20:	10bfffc4 	addi	r2,r2,-1
    3f24:	10800003 	ldbu	r2,0(r2)
    3f28:	10803fcc 	andi	r2,r2,255
    3f2c:	1080201c 	xori	r2,r2,128
    3f30:	10bfe004 	addi	r2,r2,-128
    3f34:	10800bd8 	cmpnei	r2,r2,47
    3f38:	1000031e 	bne	r2,zero,3f48 <alt_find_file+0x70>
    {
      len -= 1;
    3f3c:	e0bffc17 	ldw	r2,-16(fp)
    3f40:	10bfffc4 	addi	r2,r2,-1
    3f44:	e0bffc15 	stw	r2,-16(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
    3f48:	e0bffc17 	ldw	r2,-16(fp)
    3f4c:	1007883a 	mov	r3,r2
    3f50:	e0bffe17 	ldw	r2,-8(fp)
    3f54:	1885883a 	add	r2,r3,r2
    3f58:	10800003 	ldbu	r2,0(r2)
    3f5c:	10803fcc 	andi	r2,r2,255
    3f60:	1080201c 	xori	r2,r2,128
    3f64:	10bfe004 	addi	r2,r2,-128
    3f68:	10800be0 	cmpeqi	r2,r2,47
    3f6c:	10000a1e 	bne	r2,zero,3f98 <alt_find_file+0xc0>
    3f70:	e0bffc17 	ldw	r2,-16(fp)
    3f74:	1007883a 	mov	r3,r2
    3f78:	e0bffe17 	ldw	r2,-8(fp)
    3f7c:	1885883a 	add	r2,r3,r2
    3f80:	10800003 	ldbu	r2,0(r2)
    3f84:	10803fcc 	andi	r2,r2,255
    3f88:	1080201c 	xori	r2,r2,128
    3f8c:	10bfe004 	addi	r2,r2,-128
    3f90:	1004c03a 	cmpne	r2,r2,zero
    3f94:	10000a1e 	bne	r2,zero,3fc0 <alt_find_file+0xe8>
    3f98:	e0bffd17 	ldw	r2,-12(fp)
    3f9c:	11000217 	ldw	r4,8(r2)
    3fa0:	e1bffc17 	ldw	r6,-16(fp)
    3fa4:	e17ffe17 	ldw	r5,-8(fp)
    3fa8:	000418c0 	call	418c <memcmp>
    3fac:	1004c03a 	cmpne	r2,r2,zero
    3fb0:	1000031e 	bne	r2,zero,3fc0 <alt_find_file+0xe8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
    3fb4:	e0bffd17 	ldw	r2,-12(fp)
    3fb8:	e0bfff15 	stw	r2,-4(fp)
    3fbc:	00000806 	br	3fe0 <alt_find_file+0x108>
    }
    next = (alt_dev*) next->llist.next;
    3fc0:	e0bffd17 	ldw	r2,-12(fp)
    3fc4:	10800017 	ldw	r2,0(r2)
    3fc8:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
    3fcc:	00c00034 	movhi	r3,0
    3fd0:	18d8a504 	addi	r3,r3,25236
    3fd4:	e0bffd17 	ldw	r2,-12(fp)
    3fd8:	10ffc91e 	bne	r2,r3,3f00 <alt_find_file+0x28>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
    3fdc:	e03fff15 	stw	zero,-4(fp)
    3fe0:	e0bfff17 	ldw	r2,-4(fp)
}
    3fe4:	e037883a 	mov	sp,fp
    3fe8:	dfc00117 	ldw	ra,4(sp)
    3fec:	df000017 	ldw	fp,0(sp)
    3ff0:	dec00204 	addi	sp,sp,8
    3ff4:	f800283a 	ret

00003ff8 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
    3ff8:	defffc04 	addi	sp,sp,-16
    3ffc:	df000315 	stw	fp,12(sp)
    4000:	df000304 	addi	fp,sp,12
    4004:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
    4008:	00bffa04 	movi	r2,-24
    400c:	e0bffd15 	stw	r2,-12(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
    4010:	e03ffe15 	stw	zero,-8(fp)
    4014:	00001e06 	br	4090 <alt_get_fd+0x98>
  {
    if (!alt_fd_list[i].dev)
    4018:	e0bffe17 	ldw	r2,-8(fp)
    401c:	00c00034 	movhi	r3,0
    4020:	18d74404 	addi	r3,r3,23824
    4024:	10800324 	muli	r2,r2,12
    4028:	10c5883a 	add	r2,r2,r3
    402c:	10800017 	ldw	r2,0(r2)
    4030:	1004c03a 	cmpne	r2,r2,zero
    4034:	1000131e 	bne	r2,zero,4084 <alt_get_fd+0x8c>
    {
      alt_fd_list[i].dev = dev;
    4038:	e0bffe17 	ldw	r2,-8(fp)
    403c:	00c00034 	movhi	r3,0
    4040:	18d74404 	addi	r3,r3,23824
    4044:	10800324 	muli	r2,r2,12
    4048:	10c7883a 	add	r3,r2,r3
    404c:	e0bfff17 	ldw	r2,-4(fp)
    4050:	18800015 	stw	r2,0(r3)
      if (i > alt_max_fd)
    4054:	00800034 	movhi	r2,0
    4058:	1098a904 	addi	r2,r2,25252
    405c:	10c00017 	ldw	r3,0(r2)
    4060:	e0bffe17 	ldw	r2,-8(fp)
    4064:	1880040e 	bge	r3,r2,4078 <alt_get_fd+0x80>
      {
        alt_max_fd = i;
    4068:	00c00034 	movhi	r3,0
    406c:	18d8a904 	addi	r3,r3,25252
    4070:	e0bffe17 	ldw	r2,-8(fp)
    4074:	18800015 	stw	r2,0(r3)
      }
      rc = i;
    4078:	e0bffe17 	ldw	r2,-8(fp)
    407c:	e0bffd15 	stw	r2,-12(fp)
      goto alt_get_fd_exit;
    4080:	00000606 	br	409c <alt_get_fd+0xa4>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
    4084:	e0bffe17 	ldw	r2,-8(fp)
    4088:	10800044 	addi	r2,r2,1
    408c:	e0bffe15 	stw	r2,-8(fp)
    4090:	e0bffe17 	ldw	r2,-8(fp)
    4094:	10800810 	cmplti	r2,r2,32
    4098:	103fdf1e 	bne	r2,zero,4018 <alt_get_fd+0x20>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
    409c:	e0bffd17 	ldw	r2,-12(fp)
}
    40a0:	e037883a 	mov	sp,fp
    40a4:	df000017 	ldw	fp,0(sp)
    40a8:	dec00104 	addi	sp,sp,4
    40ac:	f800283a 	ret

000040b0 <alt_icache_flush>:
 * alt_icache_flush() is called to flush the instruction cache for a memory
 * region of length "len" bytes, starting at address "start".
 */

void alt_icache_flush (void* start, alt_u32 len)
{
    40b0:	defffb04 	addi	sp,sp,-20
    40b4:	df000415 	stw	fp,16(sp)
    40b8:	df000404 	addi	fp,sp,16
    40bc:	e13ffe15 	stw	r4,-8(fp)
    40c0:	e17fff15 	stw	r5,-4(fp)

  /*
   * This is the most we would ever need to flush.
   */
 
  if (len > NIOS2_ICACHE_SIZE)
    40c4:	e0bfff17 	ldw	r2,-4(fp)
    40c8:	10840070 	cmpltui	r2,r2,4097
    40cc:	1000021e 	bne	r2,zero,40d8 <alt_icache_flush+0x28>
  {
    len = NIOS2_ICACHE_SIZE;
    40d0:	00840004 	movi	r2,4096
    40d4:	e0bfff15 	stw	r2,-4(fp)
  }

  end = ((char*) start) + len;
    40d8:	e0fffe17 	ldw	r3,-8(fp)
    40dc:	e0bfff17 	ldw	r2,-4(fp)
    40e0:	1885883a 	add	r2,r3,r2
    40e4:	e0bffc15 	stw	r2,-16(fp)

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
    40e8:	e0bffe17 	ldw	r2,-8(fp)
    40ec:	e0bffd15 	stw	r2,-12(fp)
    40f0:	00000506 	br	4108 <alt_icache_flush+0x58>
  { 
    __asm__ volatile ("flushi %0" :: "r" (i)); 
    40f4:	e0bffd17 	ldw	r2,-12(fp)
    40f8:	1000603a 	flushi	r2
    len = NIOS2_ICACHE_SIZE;
  }

  end = ((char*) start) + len;

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
    40fc:	e0bffd17 	ldw	r2,-12(fp)
    4100:	10800804 	addi	r2,r2,32
    4104:	e0bffd15 	stw	r2,-12(fp)
    4108:	e0fffd17 	ldw	r3,-12(fp)
    410c:	e0bffc17 	ldw	r2,-16(fp)
    4110:	18bff836 	bltu	r3,r2,40f4 <alt_icache_flush+0x44>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_ICACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_ICACHE_LINE_SIZE - 1))
    4114:	e0bffe17 	ldw	r2,-8(fp)
    4118:	108007cc 	andi	r2,r2,31
    411c:	1005003a 	cmpeq	r2,r2,zero
    4120:	1000021e 	bne	r2,zero,412c <alt_icache_flush+0x7c>
  {
    __asm__ volatile ("flushi %0" :: "r" (i));
    4124:	e0bffd17 	ldw	r2,-12(fp)
    4128:	1000603a 	flushi	r2
  /* 
   * Having flushed the cache, flush any stale instructions in the 
   * pipeline 
   */

  __asm__ volatile ("flushp");
    412c:	0000203a 	flushp

#endif /* NIOS2_ICACHE_SIZE > 0 */
}
    4130:	e037883a 	mov	sp,fp
    4134:	df000017 	ldw	fp,0(sp)
    4138:	dec00104 	addi	sp,sp,4
    413c:	f800283a 	ret

00004140 <atexit>:
    4140:	200b883a 	mov	r5,r4
    4144:	000d883a 	mov	r6,zero
    4148:	0009883a 	mov	r4,zero
    414c:	000f883a 	mov	r7,zero
    4150:	00043d01 	jmpi	43d0 <__register_exitproc>

00004154 <exit>:
    4154:	defffe04 	addi	sp,sp,-8
    4158:	000b883a 	mov	r5,zero
    415c:	dc000015 	stw	r16,0(sp)
    4160:	dfc00115 	stw	ra,4(sp)
    4164:	2021883a 	mov	r16,r4
    4168:	00045080 	call	4508 <__call_exitprocs>
    416c:	00800034 	movhi	r2,0
    4170:	1098af04 	addi	r2,r2,25276
    4174:	11000017 	ldw	r4,0(r2)
    4178:	20800f17 	ldw	r2,60(r4)
    417c:	10000126 	beq	r2,zero,4184 <exit+0x30>
    4180:	103ee83a 	callr	r2
    4184:	8009883a 	mov	r4,r16
    4188:	00046f80 	call	46f8 <_exit>

0000418c <memcmp>:
    418c:	00c000c4 	movi	r3,3
    4190:	1980032e 	bgeu	r3,r6,41a0 <memcmp+0x14>
    4194:	2144b03a 	or	r2,r4,r5
    4198:	10c4703a 	and	r2,r2,r3
    419c:	10000f26 	beq	r2,zero,41dc <memcmp+0x50>
    41a0:	31ffffc4 	addi	r7,r6,-1
    41a4:	3000061e 	bne	r6,zero,41c0 <memcmp+0x34>
    41a8:	00000a06 	br	41d4 <memcmp+0x48>
    41ac:	39ffffc4 	addi	r7,r7,-1
    41b0:	00bfffc4 	movi	r2,-1
    41b4:	21000044 	addi	r4,r4,1
    41b8:	29400044 	addi	r5,r5,1
    41bc:	38800526 	beq	r7,r2,41d4 <memcmp+0x48>
    41c0:	20c00003 	ldbu	r3,0(r4)
    41c4:	28800003 	ldbu	r2,0(r5)
    41c8:	18bff826 	beq	r3,r2,41ac <memcmp+0x20>
    41cc:	1885c83a 	sub	r2,r3,r2
    41d0:	f800283a 	ret
    41d4:	0005883a 	mov	r2,zero
    41d8:	f800283a 	ret
    41dc:	180f883a 	mov	r7,r3
    41e0:	20c00017 	ldw	r3,0(r4)
    41e4:	28800017 	ldw	r2,0(r5)
    41e8:	18bfed1e 	bne	r3,r2,41a0 <memcmp+0x14>
    41ec:	31bfff04 	addi	r6,r6,-4
    41f0:	21000104 	addi	r4,r4,4
    41f4:	29400104 	addi	r5,r5,4
    41f8:	39bff936 	bltu	r7,r6,41e0 <memcmp+0x54>
    41fc:	003fe806 	br	41a0 <memcmp+0x14>

00004200 <memcpy>:
    4200:	01c003c4 	movi	r7,15
    4204:	2007883a 	mov	r3,r4
    4208:	3980032e 	bgeu	r7,r6,4218 <memcpy+0x18>
    420c:	2904b03a 	or	r2,r5,r4
    4210:	108000cc 	andi	r2,r2,3
    4214:	10000926 	beq	r2,zero,423c <memcpy+0x3c>
    4218:	30000626 	beq	r6,zero,4234 <memcpy+0x34>
    421c:	30cd883a 	add	r6,r6,r3
    4220:	28800003 	ldbu	r2,0(r5)
    4224:	29400044 	addi	r5,r5,1
    4228:	18800005 	stb	r2,0(r3)
    422c:	18c00044 	addi	r3,r3,1
    4230:	30fffb1e 	bne	r6,r3,4220 <memcpy+0x20>
    4234:	2005883a 	mov	r2,r4
    4238:	f800283a 	ret
    423c:	3811883a 	mov	r8,r7
    4240:	200f883a 	mov	r7,r4
    4244:	28c00017 	ldw	r3,0(r5)
    4248:	31bffc04 	addi	r6,r6,-16
    424c:	38c00015 	stw	r3,0(r7)
    4250:	28800117 	ldw	r2,4(r5)
    4254:	38800115 	stw	r2,4(r7)
    4258:	28c00217 	ldw	r3,8(r5)
    425c:	38c00215 	stw	r3,8(r7)
    4260:	28800317 	ldw	r2,12(r5)
    4264:	29400404 	addi	r5,r5,16
    4268:	38800315 	stw	r2,12(r7)
    426c:	39c00404 	addi	r7,r7,16
    4270:	41bff436 	bltu	r8,r6,4244 <memcpy+0x44>
    4274:	008000c4 	movi	r2,3
    4278:	1180072e 	bgeu	r2,r6,4298 <memcpy+0x98>
    427c:	1007883a 	mov	r3,r2
    4280:	28800017 	ldw	r2,0(r5)
    4284:	31bfff04 	addi	r6,r6,-4
    4288:	29400104 	addi	r5,r5,4
    428c:	38800015 	stw	r2,0(r7)
    4290:	39c00104 	addi	r7,r7,4
    4294:	19bffa36 	bltu	r3,r6,4280 <memcpy+0x80>
    4298:	3807883a 	mov	r3,r7
    429c:	003fde06 	br	4218 <memcpy+0x18>

000042a0 <strcmp>:
    42a0:	2144b03a 	or	r2,r4,r5
    42a4:	108000cc 	andi	r2,r2,3
    42a8:	10001d1e 	bne	r2,zero,4320 <strcmp+0x80>
    42ac:	200f883a 	mov	r7,r4
    42b0:	28800017 	ldw	r2,0(r5)
    42b4:	21000017 	ldw	r4,0(r4)
    42b8:	280d883a 	mov	r6,r5
    42bc:	2080161e 	bne	r4,r2,4318 <strcmp+0x78>
    42c0:	023fbff4 	movhi	r8,65279
    42c4:	423fbfc4 	addi	r8,r8,-257
    42c8:	2207883a 	add	r3,r4,r8
    42cc:	01602074 	movhi	r5,32897
    42d0:	29602004 	addi	r5,r5,-32640
    42d4:	1946703a 	and	r3,r3,r5
    42d8:	0104303a 	nor	r2,zero,r4
    42dc:	10c4703a 	and	r2,r2,r3
    42e0:	10001c1e 	bne	r2,zero,4354 <strcmp+0xb4>
    42e4:	4013883a 	mov	r9,r8
    42e8:	2811883a 	mov	r8,r5
    42ec:	00000106 	br	42f4 <strcmp+0x54>
    42f0:	1800181e 	bne	r3,zero,4354 <strcmp+0xb4>
    42f4:	39c00104 	addi	r7,r7,4
    42f8:	39000017 	ldw	r4,0(r7)
    42fc:	31800104 	addi	r6,r6,4
    4300:	31400017 	ldw	r5,0(r6)
    4304:	2245883a 	add	r2,r4,r9
    4308:	1204703a 	and	r2,r2,r8
    430c:	0106303a 	nor	r3,zero,r4
    4310:	1886703a 	and	r3,r3,r2
    4314:	217ff626 	beq	r4,r5,42f0 <strcmp+0x50>
    4318:	3809883a 	mov	r4,r7
    431c:	300b883a 	mov	r5,r6
    4320:	20c00007 	ldb	r3,0(r4)
    4324:	1800051e 	bne	r3,zero,433c <strcmp+0x9c>
    4328:	00000606 	br	4344 <strcmp+0xa4>
    432c:	21000044 	addi	r4,r4,1
    4330:	20c00007 	ldb	r3,0(r4)
    4334:	29400044 	addi	r5,r5,1
    4338:	18000226 	beq	r3,zero,4344 <strcmp+0xa4>
    433c:	28800007 	ldb	r2,0(r5)
    4340:	18bffa26 	beq	r3,r2,432c <strcmp+0x8c>
    4344:	20c00003 	ldbu	r3,0(r4)
    4348:	28800003 	ldbu	r2,0(r5)
    434c:	1885c83a 	sub	r2,r3,r2
    4350:	f800283a 	ret
    4354:	0005883a 	mov	r2,zero
    4358:	f800283a 	ret

0000435c <strlen>:
    435c:	208000cc 	andi	r2,r4,3
    4360:	2011883a 	mov	r8,r4
    4364:	1000161e 	bne	r2,zero,43c0 <strlen+0x64>
    4368:	20c00017 	ldw	r3,0(r4)
    436c:	017fbff4 	movhi	r5,65279
    4370:	297fbfc4 	addi	r5,r5,-257
    4374:	01e02074 	movhi	r7,32897
    4378:	39e02004 	addi	r7,r7,-32640
    437c:	1945883a 	add	r2,r3,r5
    4380:	11c4703a 	and	r2,r2,r7
    4384:	00c6303a 	nor	r3,zero,r3
    4388:	1886703a 	and	r3,r3,r2
    438c:	18000c1e 	bne	r3,zero,43c0 <strlen+0x64>
    4390:	280d883a 	mov	r6,r5
    4394:	380b883a 	mov	r5,r7
    4398:	21000104 	addi	r4,r4,4
    439c:	20800017 	ldw	r2,0(r4)
    43a0:	1187883a 	add	r3,r2,r6
    43a4:	1946703a 	and	r3,r3,r5
    43a8:	0084303a 	nor	r2,zero,r2
    43ac:	10c4703a 	and	r2,r2,r3
    43b0:	103ff926 	beq	r2,zero,4398 <strlen+0x3c>
    43b4:	20800007 	ldb	r2,0(r4)
    43b8:	10000326 	beq	r2,zero,43c8 <strlen+0x6c>
    43bc:	21000044 	addi	r4,r4,1
    43c0:	20800007 	ldb	r2,0(r4)
    43c4:	103ffd1e 	bne	r2,zero,43bc <strlen+0x60>
    43c8:	2205c83a 	sub	r2,r4,r8
    43cc:	f800283a 	ret

000043d0 <__register_exitproc>:
    43d0:	defffa04 	addi	sp,sp,-24
    43d4:	00800034 	movhi	r2,0
    43d8:	1098af04 	addi	r2,r2,25276
    43dc:	dc000015 	stw	r16,0(sp)
    43e0:	14000017 	ldw	r16,0(r2)
    43e4:	dd000415 	stw	r20,16(sp)
    43e8:	2829883a 	mov	r20,r5
    43ec:	81405217 	ldw	r5,328(r16)
    43f0:	dcc00315 	stw	r19,12(sp)
    43f4:	dc800215 	stw	r18,8(sp)
    43f8:	dc400115 	stw	r17,4(sp)
    43fc:	dfc00515 	stw	ra,20(sp)
    4400:	2023883a 	mov	r17,r4
    4404:	3027883a 	mov	r19,r6
    4408:	3825883a 	mov	r18,r7
    440c:	28002526 	beq	r5,zero,44a4 <__register_exitproc+0xd4>
    4410:	29000117 	ldw	r4,4(r5)
    4414:	008007c4 	movi	r2,31
    4418:	11002716 	blt	r2,r4,44b8 <__register_exitproc+0xe8>
    441c:	8800101e 	bne	r17,zero,4460 <__register_exitproc+0x90>
    4420:	2105883a 	add	r2,r4,r4
    4424:	1085883a 	add	r2,r2,r2
    4428:	20c00044 	addi	r3,r4,1
    442c:	1145883a 	add	r2,r2,r5
    4430:	0009883a 	mov	r4,zero
    4434:	15000215 	stw	r20,8(r2)
    4438:	28c00115 	stw	r3,4(r5)
    443c:	2005883a 	mov	r2,r4
    4440:	dfc00517 	ldw	ra,20(sp)
    4444:	dd000417 	ldw	r20,16(sp)
    4448:	dcc00317 	ldw	r19,12(sp)
    444c:	dc800217 	ldw	r18,8(sp)
    4450:	dc400117 	ldw	r17,4(sp)
    4454:	dc000017 	ldw	r16,0(sp)
    4458:	dec00604 	addi	sp,sp,24
    445c:	f800283a 	ret
    4460:	29802204 	addi	r6,r5,136
    4464:	00800044 	movi	r2,1
    4468:	110e983a 	sll	r7,r2,r4
    446c:	30c04017 	ldw	r3,256(r6)
    4470:	2105883a 	add	r2,r4,r4
    4474:	1085883a 	add	r2,r2,r2
    4478:	1185883a 	add	r2,r2,r6
    447c:	19c6b03a 	or	r3,r3,r7
    4480:	14802015 	stw	r18,128(r2)
    4484:	14c00015 	stw	r19,0(r2)
    4488:	00800084 	movi	r2,2
    448c:	30c04015 	stw	r3,256(r6)
    4490:	88bfe31e 	bne	r17,r2,4420 <__register_exitproc+0x50>
    4494:	30804117 	ldw	r2,260(r6)
    4498:	11c4b03a 	or	r2,r2,r7
    449c:	30804115 	stw	r2,260(r6)
    44a0:	003fdf06 	br	4420 <__register_exitproc+0x50>
    44a4:	00800034 	movhi	r2,0
    44a8:	109fa204 	addi	r2,r2,32392
    44ac:	100b883a 	mov	r5,r2
    44b0:	80805215 	stw	r2,328(r16)
    44b4:	003fd606 	br	4410 <__register_exitproc+0x40>
    44b8:	00800034 	movhi	r2,0
    44bc:	10800004 	addi	r2,r2,0
    44c0:	1000021e 	bne	r2,zero,44cc <__register_exitproc+0xfc>
    44c4:	013fffc4 	movi	r4,-1
    44c8:	003fdc06 	br	443c <__register_exitproc+0x6c>
    44cc:	01006404 	movi	r4,400
    44d0:	103ee83a 	callr	r2
    44d4:	1007883a 	mov	r3,r2
    44d8:	103ffa26 	beq	r2,zero,44c4 <__register_exitproc+0xf4>
    44dc:	80805217 	ldw	r2,328(r16)
    44e0:	180b883a 	mov	r5,r3
    44e4:	18000115 	stw	zero,4(r3)
    44e8:	18800015 	stw	r2,0(r3)
    44ec:	80c05215 	stw	r3,328(r16)
    44f0:	18006215 	stw	zero,392(r3)
    44f4:	18006315 	stw	zero,396(r3)
    44f8:	0009883a 	mov	r4,zero
    44fc:	883fc826 	beq	r17,zero,4420 <__register_exitproc+0x50>
    4500:	003fd706 	br	4460 <__register_exitproc+0x90>

00004504 <register_fini>:
    4504:	f800283a 	ret

00004508 <__call_exitprocs>:
    4508:	00800034 	movhi	r2,0
    450c:	1098af04 	addi	r2,r2,25276
    4510:	10800017 	ldw	r2,0(r2)
    4514:	defff304 	addi	sp,sp,-52
    4518:	df000b15 	stw	fp,44(sp)
    451c:	d8800115 	stw	r2,4(sp)
    4520:	00800034 	movhi	r2,0
    4524:	10800004 	addi	r2,r2,0
    4528:	1005003a 	cmpeq	r2,r2,zero
    452c:	d8800215 	stw	r2,8(sp)
    4530:	d8800117 	ldw	r2,4(sp)
    4534:	dd400815 	stw	r21,32(sp)
    4538:	dd000715 	stw	r20,28(sp)
    453c:	10805204 	addi	r2,r2,328
    4540:	dfc00c15 	stw	ra,48(sp)
    4544:	ddc00a15 	stw	r23,40(sp)
    4548:	dd800915 	stw	r22,36(sp)
    454c:	dcc00615 	stw	r19,24(sp)
    4550:	dc800515 	stw	r18,20(sp)
    4554:	dc400415 	stw	r17,16(sp)
    4558:	dc000315 	stw	r16,12(sp)
    455c:	282b883a 	mov	r21,r5
    4560:	2039883a 	mov	fp,r4
    4564:	d8800015 	stw	r2,0(sp)
    4568:	2829003a 	cmpeq	r20,r5,zero
    456c:	d8800117 	ldw	r2,4(sp)
    4570:	14405217 	ldw	r17,328(r2)
    4574:	88001026 	beq	r17,zero,45b8 <__call_exitprocs+0xb0>
    4578:	ddc00017 	ldw	r23,0(sp)
    457c:	88800117 	ldw	r2,4(r17)
    4580:	8c802204 	addi	r18,r17,136
    4584:	143fffc4 	addi	r16,r2,-1
    4588:	80000916 	blt	r16,zero,45b0 <__call_exitprocs+0xa8>
    458c:	05bfffc4 	movi	r22,-1
    4590:	a000151e 	bne	r20,zero,45e8 <__call_exitprocs+0xe0>
    4594:	8409883a 	add	r4,r16,r16
    4598:	2105883a 	add	r2,r4,r4
    459c:	1485883a 	add	r2,r2,r18
    45a0:	10c02017 	ldw	r3,128(r2)
    45a4:	a8c01126 	beq	r21,r3,45ec <__call_exitprocs+0xe4>
    45a8:	843fffc4 	addi	r16,r16,-1
    45ac:	85bff81e 	bne	r16,r22,4590 <__call_exitprocs+0x88>
    45b0:	d8800217 	ldw	r2,8(sp)
    45b4:	10003126 	beq	r2,zero,467c <__call_exitprocs+0x174>
    45b8:	dfc00c17 	ldw	ra,48(sp)
    45bc:	df000b17 	ldw	fp,44(sp)
    45c0:	ddc00a17 	ldw	r23,40(sp)
    45c4:	dd800917 	ldw	r22,36(sp)
    45c8:	dd400817 	ldw	r21,32(sp)
    45cc:	dd000717 	ldw	r20,28(sp)
    45d0:	dcc00617 	ldw	r19,24(sp)
    45d4:	dc800517 	ldw	r18,20(sp)
    45d8:	dc400417 	ldw	r17,16(sp)
    45dc:	dc000317 	ldw	r16,12(sp)
    45e0:	dec00d04 	addi	sp,sp,52
    45e4:	f800283a 	ret
    45e8:	8409883a 	add	r4,r16,r16
    45ec:	88c00117 	ldw	r3,4(r17)
    45f0:	2105883a 	add	r2,r4,r4
    45f4:	1445883a 	add	r2,r2,r17
    45f8:	18ffffc4 	addi	r3,r3,-1
    45fc:	11800217 	ldw	r6,8(r2)
    4600:	1c001526 	beq	r3,r16,4658 <__call_exitprocs+0x150>
    4604:	10000215 	stw	zero,8(r2)
    4608:	303fe726 	beq	r6,zero,45a8 <__call_exitprocs+0xa0>
    460c:	00c00044 	movi	r3,1
    4610:	1c06983a 	sll	r3,r3,r16
    4614:	90804017 	ldw	r2,256(r18)
    4618:	8cc00117 	ldw	r19,4(r17)
    461c:	1884703a 	and	r2,r3,r2
    4620:	10001426 	beq	r2,zero,4674 <__call_exitprocs+0x16c>
    4624:	90804117 	ldw	r2,260(r18)
    4628:	1884703a 	and	r2,r3,r2
    462c:	10000c1e 	bne	r2,zero,4660 <__call_exitprocs+0x158>
    4630:	2105883a 	add	r2,r4,r4
    4634:	1485883a 	add	r2,r2,r18
    4638:	11400017 	ldw	r5,0(r2)
    463c:	e009883a 	mov	r4,fp
    4640:	303ee83a 	callr	r6
    4644:	88800117 	ldw	r2,4(r17)
    4648:	98bfc81e 	bne	r19,r2,456c <__call_exitprocs+0x64>
    464c:	b8800017 	ldw	r2,0(r23)
    4650:	147fd526 	beq	r2,r17,45a8 <__call_exitprocs+0xa0>
    4654:	003fc506 	br	456c <__call_exitprocs+0x64>
    4658:	8c000115 	stw	r16,4(r17)
    465c:	003fea06 	br	4608 <__call_exitprocs+0x100>
    4660:	2105883a 	add	r2,r4,r4
    4664:	1485883a 	add	r2,r2,r18
    4668:	11000017 	ldw	r4,0(r2)
    466c:	303ee83a 	callr	r6
    4670:	003ff406 	br	4644 <__call_exitprocs+0x13c>
    4674:	303ee83a 	callr	r6
    4678:	003ff206 	br	4644 <__call_exitprocs+0x13c>
    467c:	88800117 	ldw	r2,4(r17)
    4680:	1000081e 	bne	r2,zero,46a4 <__call_exitprocs+0x19c>
    4684:	89000017 	ldw	r4,0(r17)
    4688:	20000726 	beq	r4,zero,46a8 <__call_exitprocs+0x1a0>
    468c:	b9000015 	stw	r4,0(r23)
    4690:	8809883a 	mov	r4,r17
    4694:	00000000 	call	0 <__reset>
    4698:	bc400017 	ldw	r17,0(r23)
    469c:	883fb71e 	bne	r17,zero,457c <__call_exitprocs+0x74>
    46a0:	003fc506 	br	45b8 <__call_exitprocs+0xb0>
    46a4:	89000017 	ldw	r4,0(r17)
    46a8:	882f883a 	mov	r23,r17
    46ac:	2023883a 	mov	r17,r4
    46b0:	883fb21e 	bne	r17,zero,457c <__call_exitprocs+0x74>
    46b4:	003fc006 	br	45b8 <__call_exitprocs+0xb0>

000046b8 <alt_sim_halt>:

/*
 * Routine called on exit.
 */
static ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
    46b8:	defffd04 	addi	sp,sp,-12
    46bc:	df000215 	stw	fp,8(sp)
    46c0:	df000204 	addi	fp,sp,8
    46c4:	e13fff15 	stw	r4,-4(fp)
  int r2 = exit_code;
    46c8:	e0bfff17 	ldw	r2,-4(fp)
    46cc:	e0bffe15 	stw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "D02"(r2), "D03"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
    46d0:	e0bffe17 	ldw	r2,-8(fp)
    46d4:	1005003a 	cmpeq	r2,r2,zero
    46d8:	1000021e 	bne	r2,zero,46e4 <alt_sim_halt+0x2c>
    ALT_SIM_FAIL();
    46dc:	002af070 	cmpltui	zero,zero,43969
    46e0:	00000106 	br	46e8 <alt_sim_halt+0x30>
  } else {
    ALT_SIM_PASS();
    46e4:	002af0b0 	cmpltui	zero,zero,43970
  }
#endif /* DEBUG_STUB */
}
    46e8:	e037883a 	mov	sp,fp
    46ec:	df000017 	ldw	fp,0(sp)
    46f0:	dec00104 	addi	sp,sp,4
    46f4:	f800283a 	ret

000046f8 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
    46f8:	defffd04 	addi	sp,sp,-12
    46fc:	dfc00215 	stw	ra,8(sp)
    4700:	df000115 	stw	fp,4(sp)
    4704:	df000104 	addi	fp,sp,4
    4708:	e13fff15 	stw	r4,-4(fp)
  ALT_OS_STOP();

  /* Provide notification to the simulator that we've stopped */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_SIM_HALT().\r\n");
  ALT_SIM_HALT(exit_code);
    470c:	e13fff17 	ldw	r4,-4(fp)
    4710:	00046b80 	call	46b8 <alt_sim_halt>

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
    4714:	003fff06 	br	4714 <_exit+0x1c>
    4718:	00004504 	movi	zero,276
