
fapo.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000026  00800100  000020f6  0000218a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000020f6  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000002b  00800126  00800126  000021b0  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000021b0  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000220c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000002c0  00000000  00000000  00002250  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000238e  00000000  00000000  00002510  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000d12  00000000  00000000  0000489e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001659  00000000  00000000  000055b0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000062c  00000000  00000000  00006c0c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000009e9  00000000  00000000  00007238  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000162d  00000000  00000000  00007c21  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001d8  00000000  00000000  0000924e  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__ctors_end>
       4:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
       8:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
       c:	0c 94 28 03 	jmp	0x650	; 0x650 <__vector_3>
      10:	0c 94 4b 03 	jmp	0x696	; 0x696 <__vector_4>
      14:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      18:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      1c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      20:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      24:	0c 94 9f 03 	jmp	0x73e	; 0x73e <__vector_9>
      28:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      2c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      30:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      34:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      38:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      3c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      40:	0c 94 c6 02 	jmp	0x58c	; 0x58c <__vector_16>
      44:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      48:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      4c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      50:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      54:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      58:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      5c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      60:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      64:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>

00000068 <__trampolines_end>:
      68:	6e 61       	ori	r22, 0x1E	; 30
      6a:	6e 00       	.word	0x006e	; ????

0000006c <__c.2332>:
      6c:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
      7c:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
      8c:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
      9c:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
      ac:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
      bc:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
      cc:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
      dc:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
      ec:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
      fc:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     10c:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     11c:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     12c:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     13c:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     14c:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     15c:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

0000016a <__ctors_end>:
     16a:	11 24       	eor	r1, r1
     16c:	1f be       	out	0x3f, r1	; 63
     16e:	cf ef       	ldi	r28, 0xFF	; 255
     170:	d8 e0       	ldi	r29, 0x08	; 8
     172:	de bf       	out	0x3e, r29	; 62
     174:	cd bf       	out	0x3d, r28	; 61

00000176 <__do_copy_data>:
     176:	11 e0       	ldi	r17, 0x01	; 1
     178:	a0 e0       	ldi	r26, 0x00	; 0
     17a:	b1 e0       	ldi	r27, 0x01	; 1
     17c:	e6 ef       	ldi	r30, 0xF6	; 246
     17e:	f0 e2       	ldi	r31, 0x20	; 32
     180:	02 c0       	rjmp	.+4      	; 0x186 <__do_copy_data+0x10>
     182:	05 90       	lpm	r0, Z+
     184:	0d 92       	st	X+, r0
     186:	a6 32       	cpi	r26, 0x26	; 38
     188:	b1 07       	cpc	r27, r17
     18a:	d9 f7       	brne	.-10     	; 0x182 <__do_copy_data+0xc>

0000018c <__do_clear_bss>:
     18c:	21 e0       	ldi	r18, 0x01	; 1
     18e:	a6 e2       	ldi	r26, 0x26	; 38
     190:	b1 e0       	ldi	r27, 0x01	; 1
     192:	01 c0       	rjmp	.+2      	; 0x196 <.do_clear_bss_start>

00000194 <.do_clear_bss_loop>:
     194:	1d 92       	st	X+, r1

00000196 <.do_clear_bss_start>:
     196:	a1 35       	cpi	r26, 0x51	; 81
     198:	b2 07       	cpc	r27, r18
     19a:	e1 f7       	brne	.-8      	; 0x194 <.do_clear_bss_loop>
     19c:	0e 94 66 07 	call	0xecc	; 0xecc <main>
     1a0:	0c 94 79 10 	jmp	0x20f2	; 0x20f2 <_exit>

000001a4 <__bad_interrupt>:
     1a4:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001a8 <nrf24l01_readregister>:
	if (nrf24l01_getstatus() & (NRF24L01_REG_TX_DS))
		nrf24l01_writeregister(NRF24L01_REG_STATUS, (NRF24L01_REG_TX_DS));
	*/

	return;
}
     1a8:	5f 98       	cbi	0x0b, 7	; 11
     1aa:	8f 71       	andi	r24, 0x1F	; 31
     1ac:	0e 94 bb 01 	call	0x376	; 0x376 <SPI_rw>
     1b0:	8f ef       	ldi	r24, 0xFF	; 255
     1b2:	0e 94 bb 01 	call	0x376	; 0x376 <SPI_rw>
     1b6:	5f 9a       	sbi	0x0b, 7	; 11
     1b8:	08 95       	ret

000001ba <nrf24l01_writeregister>:
     1ba:	cf 93       	push	r28
     1bc:	c6 2f       	mov	r28, r22
     1be:	5f 98       	cbi	0x0b, 7	; 11
     1c0:	8f 71       	andi	r24, 0x1F	; 31
     1c2:	80 62       	ori	r24, 0x20	; 32
     1c4:	0e 94 bb 01 	call	0x376	; 0x376 <SPI_rw>
     1c8:	8c 2f       	mov	r24, r28
     1ca:	0e 94 bb 01 	call	0x376	; 0x376 <SPI_rw>
     1ce:	5f 9a       	sbi	0x0b, 7	; 11
     1d0:	cf 91       	pop	r28
     1d2:	08 95       	ret

000001d4 <nrf24l01_writeregisters>:
     1d4:	ef 92       	push	r14
     1d6:	ff 92       	push	r15
     1d8:	0f 93       	push	r16
     1da:	1f 93       	push	r17
     1dc:	cf 93       	push	r28
     1de:	df 93       	push	r29
     1e0:	7b 01       	movw	r14, r22
     1e2:	14 2f       	mov	r17, r20
     1e4:	5f 98       	cbi	0x0b, 7	; 11
     1e6:	8f 71       	andi	r24, 0x1F	; 31
     1e8:	80 62       	ori	r24, 0x20	; 32
     1ea:	0e 94 bb 01 	call	0x376	; 0x376 <SPI_rw>
     1ee:	11 23       	and	r17, r17
     1f0:	71 f0       	breq	.+28     	; 0x20e <nrf24l01_writeregisters+0x3a>
     1f2:	e7 01       	movw	r28, r14
     1f4:	11 50       	subi	r17, 0x01	; 1
     1f6:	01 2f       	mov	r16, r17
     1f8:	10 e0       	ldi	r17, 0x00	; 0
     1fa:	0f 5f       	subi	r16, 0xFF	; 255
     1fc:	1f 4f       	sbci	r17, 0xFF	; 255
     1fe:	0e 0d       	add	r16, r14
     200:	1f 1d       	adc	r17, r15
     202:	89 91       	ld	r24, Y+
     204:	0e 94 bb 01 	call	0x376	; 0x376 <SPI_rw>
     208:	c0 17       	cp	r28, r16
     20a:	d1 07       	cpc	r29, r17
     20c:	d1 f7       	brne	.-12     	; 0x202 <nrf24l01_writeregisters+0x2e>
     20e:	5f 9a       	sbi	0x0b, 7	; 11
     210:	df 91       	pop	r29
     212:	cf 91       	pop	r28
     214:	1f 91       	pop	r17
     216:	0f 91       	pop	r16
     218:	ff 90       	pop	r15
     21a:	ef 90       	pop	r14
     21c:	08 95       	ret

0000021e <nrf24l01_setrxaddr0>:
     21e:	45 e0       	ldi	r20, 0x05	; 5
     220:	bc 01       	movw	r22, r24
     222:	8a e0       	ldi	r24, 0x0A	; 10
     224:	0e 94 ea 00 	call	0x1d4	; 0x1d4 <nrf24l01_writeregisters>
     228:	08 95       	ret

0000022a <nrf24l01_flushRXfifo>:
     22a:	5f 98       	cbi	0x0b, 7	; 11
     22c:	82 ee       	ldi	r24, 0xE2	; 226
     22e:	0e 94 bb 01 	call	0x376	; 0x376 <SPI_rw>
     232:	5f 9a       	sbi	0x0b, 7	; 11
     234:	08 95       	ret

00000236 <nrf24l01_flushTXfifo>:
     236:	5f 98       	cbi	0x0b, 7	; 11
     238:	81 ee       	ldi	r24, 0xE1	; 225
     23a:	0e 94 bb 01 	call	0x376	; 0x376 <SPI_rw>
     23e:	5f 9a       	sbi	0x0b, 7	; 11
     240:	08 95       	ret

00000242 <nrf24l01_setRX>:
     242:	80 e0       	ldi	r24, 0x00	; 0
     244:	0e 94 d4 00 	call	0x1a8	; 0x1a8 <nrf24l01_readregister>
     248:	68 2f       	mov	r22, r24
     24a:	61 60       	ori	r22, 0x01	; 1
     24c:	80 e0       	ldi	r24, 0x00	; 0
     24e:	0e 94 dd 00 	call	0x1ba	; 0x1ba <nrf24l01_writeregister>
     252:	80 e0       	ldi	r24, 0x00	; 0
     254:	0e 94 d4 00 	call	0x1a8	; 0x1a8 <nrf24l01_readregister>
     258:	68 2f       	mov	r22, r24
     25a:	62 60       	ori	r22, 0x02	; 2
     25c:	80 e0       	ldi	r24, 0x00	; 0
     25e:	0e 94 dd 00 	call	0x1ba	; 0x1ba <nrf24l01_writeregister>
     262:	60 e7       	ldi	r22, 0x70	; 112
     264:	87 e0       	ldi	r24, 0x07	; 7
     266:	0e 94 dd 00 	call	0x1ba	; 0x1ba <nrf24l01_writeregister>
     26a:	0e 94 15 01 	call	0x22a	; 0x22a <nrf24l01_flushRXfifo>
     26e:	0e 94 1b 01 	call	0x236	; 0x236 <nrf24l01_flushTXfifo>
     272:	28 9a       	sbi	0x05, 0	; 5
     274:	8b e2       	ldi	r24, 0x2B	; 43
     276:	91 e0       	ldi	r25, 0x01	; 1
     278:	01 97       	sbiw	r24, 0x01	; 1
     27a:	f1 f7       	brne	.-4      	; 0x278 <nrf24l01_setRX+0x36>
     27c:	00 c0       	rjmp	.+0      	; 0x27e <nrf24l01_setRX+0x3c>
     27e:	00 00       	nop
     280:	08 95       	ret

00000282 <nrf24l01_init>:
     282:	cf 93       	push	r28
     284:	c8 2f       	mov	r28, r24
     286:	20 9a       	sbi	0x04, 0	; 4
     288:	57 9a       	sbi	0x0a, 7	; 10
     28a:	28 98       	cbi	0x05, 0	; 5
     28c:	5f 9a       	sbi	0x0b, 7	; 11
     28e:	8f e0       	ldi	r24, 0x0F	; 15
     290:	97 e2       	ldi	r25, 0x27	; 39
     292:	01 97       	sbiw	r24, 0x01	; 1
     294:	f1 f7       	brne	.-4      	; 0x292 <nrf24l01_init+0x10>
     296:	00 c0       	rjmp	.+0      	; 0x298 <nrf24l01_init+0x16>
     298:	00 00       	nop
     29a:	6f e0       	ldi	r22, 0x0F	; 15
     29c:	80 e0       	ldi	r24, 0x00	; 0
     29e:	0e 94 dd 00 	call	0x1ba	; 0x1ba <nrf24l01_writeregister>
     2a2:	61 e0       	ldi	r22, 0x01	; 1
     2a4:	81 e0       	ldi	r24, 0x01	; 1
     2a6:	0e 94 dd 00 	call	0x1ba	; 0x1ba <nrf24l01_writeregister>
     2aa:	61 e0       	ldi	r22, 0x01	; 1
     2ac:	82 e0       	ldi	r24, 0x02	; 2
     2ae:	0e 94 dd 00 	call	0x1ba	; 0x1ba <nrf24l01_writeregister>
     2b2:	63 e0       	ldi	r22, 0x03	; 3
     2b4:	83 e0       	ldi	r24, 0x03	; 3
     2b6:	0e 94 dd 00 	call	0x1ba	; 0x1ba <nrf24l01_writeregister>
     2ba:	6f ef       	ldi	r22, 0xFF	; 255
     2bc:	84 e0       	ldi	r24, 0x04	; 4
     2be:	0e 94 dd 00 	call	0x1ba	; 0x1ba <nrf24l01_writeregister>
     2c2:	6c 2f       	mov	r22, r28
     2c4:	85 e0       	ldi	r24, 0x05	; 5
     2c6:	0e 94 dd 00 	call	0x1ba	; 0x1ba <nrf24l01_writeregister>
     2ca:	66 e2       	ldi	r22, 0x26	; 38
     2cc:	86 e0       	ldi	r24, 0x06	; 6
     2ce:	0e 94 dd 00 	call	0x1ba	; 0x1ba <nrf24l01_writeregister>
     2d2:	60 e2       	ldi	r22, 0x20	; 32
     2d4:	81 e1       	ldi	r24, 0x11	; 17
     2d6:	0e 94 dd 00 	call	0x1ba	; 0x1ba <nrf24l01_writeregister>
     2da:	60 e0       	ldi	r22, 0x00	; 0
     2dc:	8c e1       	ldi	r24, 0x1C	; 28
     2de:	0e 94 dd 00 	call	0x1ba	; 0x1ba <nrf24l01_writeregister>
     2e2:	0e 94 21 01 	call	0x242	; 0x242 <nrf24l01_setRX>
     2e6:	cf 91       	pop	r28
     2e8:	08 95       	ret

000002ea <nrf24l01_setTX>:
     2ea:	28 98       	cbi	0x05, 0	; 5
     2ec:	80 e0       	ldi	r24, 0x00	; 0
     2ee:	0e 94 d4 00 	call	0x1a8	; 0x1a8 <nrf24l01_readregister>
     2f2:	68 2f       	mov	r22, r24
     2f4:	6e 7f       	andi	r22, 0xFE	; 254
     2f6:	80 e0       	ldi	r24, 0x00	; 0
     2f8:	0e 94 dd 00 	call	0x1ba	; 0x1ba <nrf24l01_writeregister>
     2fc:	80 e0       	ldi	r24, 0x00	; 0
     2fe:	0e 94 d4 00 	call	0x1a8	; 0x1a8 <nrf24l01_readregister>
     302:	68 2f       	mov	r22, r24
     304:	62 60       	ori	r22, 0x02	; 2
     306:	80 e0       	ldi	r24, 0x00	; 0
     308:	0e 94 dd 00 	call	0x1ba	; 0x1ba <nrf24l01_writeregister>
     30c:	60 e3       	ldi	r22, 0x30	; 48
     30e:	87 e0       	ldi	r24, 0x07	; 7
     310:	0e 94 dd 00 	call	0x1ba	; 0x1ba <nrf24l01_writeregister>
     314:	0e 94 1b 01 	call	0x236	; 0x236 <nrf24l01_flushTXfifo>
     318:	8b e2       	ldi	r24, 0x2B	; 43
     31a:	91 e0       	ldi	r25, 0x01	; 1
     31c:	01 97       	sbiw	r24, 0x01	; 1
     31e:	f1 f7       	brne	.-4      	; 0x31c <nrf24l01_setTX+0x32>
     320:	00 c0       	rjmp	.+0      	; 0x322 <nrf24l01_setTX+0x38>
     322:	00 00       	nop
     324:	08 95       	ret

00000326 <nrf24l01_write>:

void nrf24l01_write(uint8_t *data)
{
     326:	0f 93       	push	r16
     328:	1f 93       	push	r17
     32a:	cf 93       	push	r28
     32c:	df 93       	push	r29
     32e:	8c 01       	movw	r16, r24
	uint8_t i = 0;
	//uint8_t ret = 0;

	//set tx mode
	nrf24l01_setTX();
     330:	0e 94 75 01 	call	0x2ea	; 0x2ea <nrf24l01_setTX>

	//write data

	// low CSN
	nrf24l01_CSN_PORT &= ~_BV(nrf24l01_CSN);
     334:	5f 98       	cbi	0x0b, 7	; 11

	SPI_rw(NRF24L01_CMD_W_TX_PAYLOAD);
     336:	80 ea       	ldi	r24, 0xA0	; 160
     338:	0e 94 bb 01 	call	0x376	; 0x376 <SPI_rw>
     33c:	e8 01       	movw	r28, r16
     33e:	00 5e       	subi	r16, 0xE0	; 224
     340:	1f 4f       	sbci	r17, 0xFF	; 255
	for (i=0; i<32; i++)
	{
		SPI_rw(data[i]);
     342:	89 91       	ld	r24, Y+
     344:	0e 94 bb 01 	call	0x376	; 0x376 <SPI_rw>

	// low CSN
	nrf24l01_CSN_PORT &= ~_BV(nrf24l01_CSN);

	SPI_rw(NRF24L01_CMD_W_TX_PAYLOAD);
	for (i=0; i<32; i++)
     348:	c0 17       	cp	r28, r16
     34a:	d1 07       	cpc	r29, r17
     34c:	d1 f7       	brne	.-12     	; 0x342 <nrf24l01_write+0x1c>
	{
		SPI_rw(data[i]);
	}

	// high CSN
	nrf24l01_CSN_PORT |= _BV(nrf24l01_CSN);
     34e:	5f 9a       	sbi	0x0b, 7	; 11

	//start transmission
	// high CE
	nrf24l01_CE_PORT |= _BV(nrf24l01_CE);
     350:	28 9a       	sbi	0x05, 0	; 5
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     352:	85 e3       	ldi	r24, 0x35	; 53
     354:	8a 95       	dec	r24
     356:	f1 f7       	brne	.-4      	; 0x354 <nrf24l01_write+0x2e>
     358:	00 00       	nop

	_delay_us(20); // 15uS

	// low CE
	nrf24l01_CE_PORT &= ~_BV(nrf24l01_CE);
     35a:	28 98       	cbi	0x05, 0	; 5

	return ret;
	*/

	return;
}
     35c:	df 91       	pop	r29
     35e:	cf 91       	pop	r28
     360:	1f 91       	pop	r17
     362:	0f 91       	pop	r16
     364:	08 95       	ret

00000366 <SPI_init>:
#include "spi.h"

// Init the SPI port
void SPI_init()
{
    SPI_DDR &= (uint8_t)~_BV(SPI_MISO);		// MISO - input
     366:	24 98       	cbi	0x04, 4	; 4
    SPI_DDR |= (uint8_t)_BV(SPI_MOSI);		// MOSI - output
     368:	23 9a       	sbi	0x04, 3	; 4
    SPI_DDR |= (uint8_t)_BV(SPI_SCK);		// SCK - output
     36a:	25 9a       	sbi	0x04, 5	; 4
    SPI_DDR |= (uint8_t)_BV(SPI_SS);		// SS - output - must remain OUTPUT !
     36c:	22 9a       	sbi	0x04, 2	; 4

    SPCR = ((1<<SPE)|               		// SPI Enable
     36e:	83 e5       	ldi	r24, 0x53	; 83
     370:	8c bd       	out	0x2c, r24	; 44
            (1<<MSTR)|              		// Master/Slave select
            (1<<SPR1)|(1<<SPR0)|    		// SPI Clock Rate -------- SLOWEST
            (0<<CPOL)|              		// Clock Polarity (0:SCK low / 1:SCK hi when idle)
            (0<<CPHA));             		// Clock Phase (0:leading / 1:trailing edge sampling)

    SPSR = (0<<SPI2X); 						// Double SPI Speed Bit ------- SLOWEST
     372:	1d bc       	out	0x2d, r1	; 45
     374:	08 95       	ret

00000376 <SPI_rw>:
}

// SPI transfer
uint8_t SPI_rw(uint8_t data)
{
    SPDR = data;
     376:	8e bd       	out	0x2e, r24	; 46

    while( !(SPSR & (1<<SPIF)) );
     378:	0d b4       	in	r0, 0x2d	; 45
     37a:	07 fe       	sbrs	r0, 7
     37c:	fd cf       	rjmp	.-6      	; 0x378 <SPI_rw+0x2>

    return SPDR;
     37e:	8e b5       	in	r24, 0x2e	; 46
}
     380:	08 95       	ret

00000382 <uart_init>:
#include "uart.h"

// init the UART registers
void uart_init(uint8_t baudrate)
{
	UBRR0 = baudrate;
     382:	90 e0       	ldi	r25, 0x00	; 0
     384:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__DATA_REGION_ORIGIN__+0x65>
     388:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__DATA_REGION_ORIGIN__+0x64>
	UCSR0C = _BV(UCSZ01) | _BV(UCSZ00);	// character size 8 bit
     38c:	86 e0       	ldi	r24, 0x06	; 6
     38e:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__DATA_REGION_ORIGIN__+0x62>
	UCSR0B = _BV(RXEN0) | _BV(TXEN0);	// receiver and transmitter enabled
     392:	88 e1       	ldi	r24, 0x18	; 24
     394:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__DATA_REGION_ORIGIN__+0x61>
     398:	08 95       	ret

0000039a <set_rtc_speed>:
			delay_builtin_ms_(POLICE_LIGHTS_STAGE_ON_8MS*8);
			setLow(LED_BLUE_PORT, LED_BLUE_PIN);
			delay_builtin_ms_(POLICE_LIGHTS_STAGE_ON_8MS*8);
		}
	}
}
     39a:	80 93 2f 01 	sts	0x012F, r24	; 0x80012f <rtc_slow_mode>
     39e:	88 23       	and	r24, r24
     3a0:	31 f0       	breq	.+12     	; 0x3ae <set_rtc_speed+0x14>
     3a2:	e1 eb       	ldi	r30, 0xB1	; 177
     3a4:	f0 e0       	ldi	r31, 0x00	; 0
     3a6:	80 81       	ld	r24, Z
     3a8:	82 60       	ori	r24, 0x02	; 2
     3aa:	80 83       	st	Z, r24
     3ac:	08 95       	ret
     3ae:	e1 eb       	ldi	r30, 0xB1	; 177
     3b0:	f0 e0       	ldi	r31, 0x00	; 0
     3b2:	80 81       	ld	r24, Z
     3b4:	8d 7f       	andi	r24, 0xFD	; 253
     3b6:	80 83       	st	Z, r24
     3b8:	08 95       	ret

000003ba <police_off>:
     3ba:	80 91 34 01 	lds	r24, 0x0134	; 0x800134 <police_lights_busy>
     3be:	81 11       	cpse	r24, r1
     3c0:	fc cf       	rjmp	.-8      	; 0x3ba <police_off>
     3c2:	10 92 39 01 	sts	0x0139, r1	; 0x800139 <police_lights_count>
     3c6:	08 95       	ret

000003c8 <police_on>:
     3c8:	cf 93       	push	r28
     3ca:	c8 2f       	mov	r28, r24
     3cc:	0e 94 dd 01 	call	0x3ba	; 0x3ba <police_off>
     3d0:	10 92 38 01 	sts	0x0138, r1	; 0x800138 <police_lights_stage>
     3d4:	10 92 36 01 	sts	0x0136, r1	; 0x800136 <police_lights_stage_on_timer+0x1>
     3d8:	10 92 35 01 	sts	0x0135, r1	; 0x800135 <police_lights_stage_on_timer>
     3dc:	85 e0       	ldi	r24, 0x05	; 5
     3de:	80 93 37 01 	sts	0x0137, r24	; 0x800137 <police_lights_stage_counter>
     3e2:	c0 93 39 01 	sts	0x0139, r28	; 0x800139 <police_lights_count>
     3e6:	cf 91       	pop	r28
     3e8:	08 95       	ret

000003ea <update_kl_settings_to_eeprom>:
     3ea:	48 e0       	ldi	r20, 0x08	; 8
     3ec:	50 e0       	ldi	r21, 0x00	; 0
     3ee:	61 e0       	ldi	r22, 0x01	; 1
     3f0:	70 e0       	ldi	r23, 0x00	; 0
     3f2:	85 e4       	ldi	r24, 0x45	; 69
     3f4:	91 e0       	ldi	r25, 0x01	; 1
     3f6:	0e 94 51 10 	call	0x20a2	; 0x20a2 <eeprom_update_block>
     3fa:	60 91 4d 01 	lds	r22, 0x014D	; 0x80014d <kl_rx_counter>
     3fe:	70 91 4e 01 	lds	r23, 0x014E	; 0x80014e <kl_rx_counter+0x1>
     402:	89 e0       	ldi	r24, 0x09	; 9
     404:	90 e0       	ldi	r25, 0x00	; 0
     406:	0e 94 73 10 	call	0x20e6	; 0x20e6 <eeprom_update_word>
     40a:	60 91 4f 01 	lds	r22, 0x014F	; 0x80014f <kl_tx_counter>
     40e:	70 91 50 01 	lds	r23, 0x0150	; 0x800150 <kl_tx_counter+0x1>
     412:	8b e0       	ldi	r24, 0x0B	; 11
     414:	90 e0       	ldi	r25, 0x00	; 0
     416:	0e 94 73 10 	call	0x20e6	; 0x20e6 <eeprom_update_word>
     41a:	6a ea       	ldi	r22, 0xAA	; 170
     41c:	80 e0       	ldi	r24, 0x00	; 0
     41e:	90 e0       	ldi	r25, 0x00	; 0
     420:	0e 94 61 10 	call	0x20c2	; 0x20c2 <eeprom_update_byte>
     424:	08 95       	ret

00000426 <send_command>:
     426:	cf 92       	push	r12
     428:	df 92       	push	r13
     42a:	ef 92       	push	r14
     42c:	ff 92       	push	r15
     42e:	0f 93       	push	r16
     430:	1f 93       	push	r17
     432:	cf 93       	push	r28
     434:	df 93       	push	r29
     436:	cd b7       	in	r28, 0x3d	; 61
     438:	de b7       	in	r29, 0x3e	; 62
     43a:	a0 97       	sbiw	r28, 0x20	; 32
     43c:	0f b6       	in	r0, 0x3f	; 63
     43e:	f8 94       	cli
     440:	de bf       	out	0x3e, r29	; 62
     442:	0f be       	out	0x3f, r0	; 63
     444:	cd bf       	out	0x3d, r28	; 61
     446:	c0 90 4f 01 	lds	r12, 0x014F	; 0x80014f <kl_tx_counter>
     44a:	d0 90 50 01 	lds	r13, 0x0150	; 0x800150 <kl_tx_counter+0x1>
     44e:	8c 01       	movw	r16, r24
     450:	20 e0       	ldi	r18, 0x00	; 0
     452:	30 e0       	ldi	r19, 0x00	; 0
     454:	98 01       	movw	r18, r16
     456:	11 27       	eor	r17, r17
     458:	00 27       	eor	r16, r16
     45a:	e1 2c       	mov	r14, r1
     45c:	f1 2c       	mov	r15, r1
     45e:	0c 29       	or	r16, r12
     460:	1d 29       	or	r17, r13
     462:	2e 29       	or	r18, r14
     464:	3f 29       	or	r19, r15
     466:	09 83       	std	Y+1, r16	; 0x01
     468:	1a 83       	std	Y+2, r17	; 0x02
     46a:	2b 83       	std	Y+3, r18	; 0x03
     46c:	3c 83       	std	Y+4, r19	; 0x04
     46e:	9e 83       	std	Y+6, r25	; 0x06
     470:	8d 83       	std	Y+5, r24	; 0x05
     472:	50 e0       	ldi	r21, 0x00	; 0
     474:	ce 01       	movw	r24, r28
     476:	07 96       	adiw	r24, 0x07	; 7
     478:	0e 94 63 0f 	call	0x1ec6	; 0x1ec6 <memcpy>
     47c:	ce 01       	movw	r24, r28
     47e:	01 96       	adiw	r24, 0x01	; 1
     480:	0e 94 93 01 	call	0x326	; 0x326 <nrf24l01_write>
     484:	80 91 4f 01 	lds	r24, 0x014F	; 0x80014f <kl_tx_counter>
     488:	90 91 50 01 	lds	r25, 0x0150	; 0x800150 <kl_tx_counter+0x1>
     48c:	01 96       	adiw	r24, 0x01	; 1
     48e:	90 93 50 01 	sts	0x0150, r25	; 0x800150 <kl_tx_counter+0x1>
     492:	80 93 4f 01 	sts	0x014F, r24	; 0x80014f <kl_tx_counter>
     496:	0e 94 f5 01 	call	0x3ea	; 0x3ea <update_kl_settings_to_eeprom>
     49a:	0e 94 21 01 	call	0x242	; 0x242 <nrf24l01_setRX>
     49e:	a0 96       	adiw	r28, 0x20	; 32
     4a0:	0f b6       	in	r0, 0x3f	; 63
     4a2:	f8 94       	cli
     4a4:	de bf       	out	0x3e, r29	; 62
     4a6:	0f be       	out	0x3f, r0	; 63
     4a8:	cd bf       	out	0x3d, r28	; 61
     4aa:	df 91       	pop	r29
     4ac:	cf 91       	pop	r28
     4ae:	1f 91       	pop	r17
     4b0:	0f 91       	pop	r16
     4b2:	ff 90       	pop	r15
     4b4:	ef 90       	pop	r14
     4b6:	df 90       	pop	r13
     4b8:	cf 90       	pop	r12
     4ba:	08 95       	ret

000004bc <misc_hw_init>:
     4bc:	21 98       	cbi	0x04, 1	; 4
     4be:	29 9a       	sbi	0x05, 1	; 5
     4c0:	eb e6       	ldi	r30, 0x6B	; 107
     4c2:	f0 e0       	ldi	r31, 0x00	; 0
     4c4:	80 81       	ld	r24, Z
     4c6:	82 60       	ori	r24, 0x02	; 2
     4c8:	80 83       	st	Z, r24
     4ca:	e8 e6       	ldi	r30, 0x68	; 104
     4cc:	f0 e0       	ldi	r31, 0x00	; 0
     4ce:	80 81       	ld	r24, Z
     4d0:	81 60       	ori	r24, 0x01	; 1
     4d2:	80 83       	st	Z, r24
     4d4:	3b 98       	cbi	0x07, 3	; 7
     4d6:	43 9a       	sbi	0x08, 3	; 8
     4d8:	ac e6       	ldi	r26, 0x6C	; 108
     4da:	b0 e0       	ldi	r27, 0x00	; 0
     4dc:	8c 91       	ld	r24, X
     4de:	88 60       	ori	r24, 0x08	; 8
     4e0:	8c 93       	st	X, r24
     4e2:	80 81       	ld	r24, Z
     4e4:	82 60       	ori	r24, 0x02	; 2
     4e6:	80 83       	st	Z, r24
     4e8:	38 9a       	sbi	0x07, 0	; 7
     4ea:	40 98       	cbi	0x08, 0	; 8
     4ec:	55 9a       	sbi	0x0a, 5	; 10
     4ee:	5d 98       	cbi	0x0b, 5	; 11
     4f0:	56 9a       	sbi	0x0a, 6	; 10
     4f2:	5e 98       	cbi	0x0b, 6	; 11
     4f4:	3d 98       	cbi	0x07, 5	; 7
     4f6:	ee e7       	ldi	r30, 0x7E	; 126
     4f8:	f0 e0       	ldi	r31, 0x00	; 0
     4fa:	80 81       	ld	r24, Z
     4fc:	80 62       	ori	r24, 0x20	; 32
     4fe:	80 83       	st	Z, r24
     500:	3c 98       	cbi	0x07, 4	; 7
     502:	80 81       	ld	r24, Z
     504:	80 62       	ori	r24, 0x20	; 32
     506:	80 83       	st	Z, r24
     508:	3e 98       	cbi	0x07, 6	; 7
     50a:	80 81       	ld	r24, Z
     50c:	80 61       	ori	r24, 0x10	; 16
     50e:	80 83       	st	Z, r24
     510:	3e 98       	cbi	0x07, 6	; 7
     512:	3a 98       	cbi	0x07, 2	; 7
     514:	80 81       	ld	r24, Z
     516:	84 60       	ori	r24, 0x04	; 4
     518:	80 83       	st	Z, r24
     51a:	08 95       	ret

0000051c <delay_builtin_ms_>:
     51c:	00 97       	sbiw	r24, 0x00	; 0
     51e:	41 f0       	breq	.+16     	; 0x530 <delay_builtin_ms_+0x14>
     520:	ef ec       	ldi	r30, 0xCF	; 207
     522:	f7 e0       	ldi	r31, 0x07	; 7
     524:	31 97       	sbiw	r30, 0x01	; 1
     526:	f1 f7       	brne	.-4      	; 0x524 <delay_builtin_ms_+0x8>
     528:	00 c0       	rjmp	.+0      	; 0x52a <delay_builtin_ms_+0xe>
     52a:	00 00       	nop
     52c:	01 97       	sbiw	r24, 0x01	; 1
     52e:	c1 f7       	brne	.-16     	; 0x520 <delay_builtin_ms_+0x4>
     530:	08 95       	ret

00000532 <speed_camera>:
     532:	5d 9a       	sbi	0x0b, 5	; 11
     534:	8c e3       	ldi	r24, 0x3C	; 60
     536:	90 e0       	ldi	r25, 0x00	; 0
     538:	0e 94 8e 02 	call	0x51c	; 0x51c <delay_builtin_ms_>
     53c:	5d 98       	cbi	0x0b, 5	; 11
     53e:	8c e3       	ldi	r24, 0x3C	; 60
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	0e 94 8e 02 	call	0x51c	; 0x51c <delay_builtin_ms_>
     546:	5d 9a       	sbi	0x0b, 5	; 11
     548:	8c e3       	ldi	r24, 0x3C	; 60
     54a:	90 e0       	ldi	r25, 0x00	; 0
     54c:	0e 94 8e 02 	call	0x51c	; 0x51c <delay_builtin_ms_>
     550:	5d 98       	cbi	0x0b, 5	; 11
     552:	8c e3       	ldi	r24, 0x3C	; 60
     554:	90 e0       	ldi	r25, 0x00	; 0
     556:	0e 94 8e 02 	call	0x51c	; 0x51c <delay_builtin_ms_>
     55a:	84 ef       	ldi	r24, 0xF4	; 244
     55c:	91 e0       	ldi	r25, 0x01	; 1
     55e:	0e 94 8e 02 	call	0x51c	; 0x51c <delay_builtin_ms_>
     562:	5d 9a       	sbi	0x0b, 5	; 11
     564:	8c e3       	ldi	r24, 0x3C	; 60
     566:	90 e0       	ldi	r25, 0x00	; 0
     568:	0e 94 8e 02 	call	0x51c	; 0x51c <delay_builtin_ms_>
     56c:	5d 98       	cbi	0x0b, 5	; 11
     56e:	8c e3       	ldi	r24, 0x3C	; 60
     570:	90 e0       	ldi	r25, 0x00	; 0
     572:	0e 94 8e 02 	call	0x51c	; 0x51c <delay_builtin_ms_>
     576:	5d 9a       	sbi	0x0b, 5	; 11
     578:	8c e3       	ldi	r24, 0x3C	; 60
     57a:	90 e0       	ldi	r25, 0x00	; 0
     57c:	0e 94 8e 02 	call	0x51c	; 0x51c <delay_builtin_ms_>
     580:	5d 98       	cbi	0x0b, 5	; 11
     582:	8c e3       	ldi	r24, 0x3C	; 60
     584:	90 e0       	ldi	r25, 0x00	; 0
     586:	0e 94 8e 02 	call	0x51c	; 0x51c <delay_builtin_ms_>
     58a:	08 95       	ret

0000058c <__vector_16>:
//##############################
// Interrupt: TIMER0 OVERFLOW //
//##############################
// set to overflow at 8.192ms milliseconds
ISR(TIMER0_OVF_vect, ISR_NOBLOCK)
{
     58c:	78 94       	sei
     58e:	1f 92       	push	r1
     590:	0f 92       	push	r0
     592:	0f b6       	in	r0, 0x3f	; 63
     594:	0f 92       	push	r0
     596:	11 24       	eor	r1, r1
     598:	8f 93       	push	r24
     59a:	9f 93       	push	r25
	police_lights_busy = 1; // for sync
     59c:	81 e0       	ldi	r24, 0x01	; 1
     59e:	80 93 34 01 	sts	0x0134, r24	; 0x800134 <police_lights_busy>

	// blinker ON?
	if(police_lights_count) {
     5a2:	80 91 39 01 	lds	r24, 0x0139	; 0x800139 <police_lights_count>
     5a6:	88 23       	and	r24, r24
     5a8:	09 f4       	brne	.+2      	; 0x5ac <__vector_16+0x20>
     5aa:	49 c0       	rjmp	.+146    	; 0x63e <__vector_16+0xb2>

		// time to toggle the pin?
		// nope
		if(police_lights_stage_on_timer) {
     5ac:	80 91 35 01 	lds	r24, 0x0135	; 0x800135 <police_lights_stage_on_timer>
     5b0:	90 91 36 01 	lds	r25, 0x0136	; 0x800136 <police_lights_stage_on_timer+0x1>
     5b4:	89 2b       	or	r24, r25
     5b6:	51 f0       	breq	.+20     	; 0x5cc <__vector_16+0x40>
			police_lights_stage_on_timer--;
     5b8:	80 91 35 01 	lds	r24, 0x0135	; 0x800135 <police_lights_stage_on_timer>
     5bc:	90 91 36 01 	lds	r25, 0x0136	; 0x800136 <police_lights_stage_on_timer+0x1>
     5c0:	01 97       	sbiw	r24, 0x01	; 1
     5c2:	90 93 36 01 	sts	0x0136, r25	; 0x800136 <police_lights_stage_on_timer+0x1>
     5c6:	80 93 35 01 	sts	0x0135, r24	; 0x800135 <police_lights_stage_on_timer>
     5ca:	39 c0       	rjmp	.+114    	; 0x63e <__vector_16+0xb2>
		}
		// yep
		else {
			// time to change the stage?
			// nope
			if(police_lights_stage_counter) {
     5cc:	80 91 37 01 	lds	r24, 0x0137	; 0x800137 <police_lights_stage_counter>
     5d0:	88 23       	and	r24, r24
     5d2:	31 f0       	breq	.+12     	; 0x5e0 <__vector_16+0x54>
				police_lights_stage_counter--;
     5d4:	80 91 37 01 	lds	r24, 0x0137	; 0x800137 <police_lights_stage_counter>
     5d8:	81 50       	subi	r24, 0x01	; 1
     5da:	80 93 37 01 	sts	0x0137, r24	; 0x800137 <police_lights_stage_counter>
     5de:	13 c0       	rjmp	.+38     	; 0x606 <__vector_16+0x7a>
			}
			// yep
			else {
				// completed one full blink (both stages blinked at least once)
				if(police_lights_stage) {
     5e0:	80 91 38 01 	lds	r24, 0x0138	; 0x800138 <police_lights_stage>
     5e4:	88 23       	and	r24, r24
     5e6:	29 f0       	breq	.+10     	; 0x5f2 <__vector_16+0x66>
					police_lights_count--; // full sequence (RED+BLUE) completed
     5e8:	80 91 39 01 	lds	r24, 0x0139	; 0x800139 <police_lights_count>
     5ec:	81 50       	subi	r24, 0x01	; 1
     5ee:	80 93 39 01 	sts	0x0139, r24	; 0x800139 <police_lights_count>
				}

				police_lights_stage = !police_lights_stage; // change it
     5f2:	90 91 38 01 	lds	r25, 0x0138	; 0x800138 <police_lights_stage>
     5f6:	81 e0       	ldi	r24, 0x01	; 1
     5f8:	91 11       	cpse	r25, r1
     5fa:	80 e0       	ldi	r24, 0x00	; 0
     5fc:	80 93 38 01 	sts	0x0138, r24	; 0x800138 <police_lights_stage>
				police_lights_stage_counter = POLICE_LIGHTS_STAGE_COUNT; // reload counter
     600:	85 e0       	ldi	r24, 0x05	; 5
     602:	80 93 37 01 	sts	0x0137, r24	; 0x800137 <police_lights_stage_counter>
			}

			// toggle the pin according to the current stage, if there is more to do
			if(police_lights_count) {
     606:	80 91 39 01 	lds	r24, 0x0139	; 0x800139 <police_lights_count>
     60a:	88 23       	and	r24, r24
     60c:	b1 f0       	breq	.+44     	; 0x63a <__vector_16+0xae>
				if(police_lights_stage) {
     60e:	80 91 38 01 	lds	r24, 0x0138	; 0x800138 <police_lights_stage>
     612:	88 23       	and	r24, r24
     614:	31 f0       	breq	.+12     	; 0x622 <__vector_16+0x96>
					setLow(LED_BLUE_PORT, LED_BLUE_PIN); // keep this one off
     616:	5e 98       	cbi	0x0b, 6	; 11
					togglePin(LED_RED_PORT, LED_RED_PIN); // blink this one
     618:	9b b1       	in	r25, 0x0b	; 11
     61a:	80 e2       	ldi	r24, 0x20	; 32
     61c:	89 27       	eor	r24, r25
     61e:	8b b9       	out	0x0b, r24	; 11
     620:	05 c0       	rjmp	.+10     	; 0x62c <__vector_16+0xa0>
				}
				else {
					setLow(LED_RED_PORT, LED_RED_PIN); // keep this one off
     622:	5d 98       	cbi	0x0b, 5	; 11
					togglePin(LED_BLUE_PORT, LED_BLUE_PIN); // blink this one
     624:	9b b1       	in	r25, 0x0b	; 11
     626:	80 e4       	ldi	r24, 0x40	; 64
     628:	89 27       	eor	r24, r25
     62a:	8b b9       	out	0x0b, r24	; 11
				}

				police_lights_stage_on_timer = POLICE_LIGHTS_STAGE_ON_8MS; // reload timer
     62c:	85 e0       	ldi	r24, 0x05	; 5
     62e:	90 e0       	ldi	r25, 0x00	; 0
     630:	90 93 36 01 	sts	0x0136, r25	; 0x800136 <police_lights_stage_on_timer+0x1>
     634:	80 93 35 01 	sts	0x0135, r24	; 0x800135 <police_lights_stage_on_timer>
     638:	02 c0       	rjmp	.+4      	; 0x63e <__vector_16+0xb2>
			}
			// this was the last pass? - turn them off finally
			else {
				setLow(LED_RED_PORT, LED_RED_PIN);
     63a:	5d 98       	cbi	0x0b, 5	; 11
				setLow(LED_BLUE_PORT, LED_BLUE_PIN);
     63c:	5e 98       	cbi	0x0b, 6	; 11
			}
		}

	}

	police_lights_busy = 0; // for sync
     63e:	10 92 34 01 	sts	0x0134, r1	; 0x800134 <police_lights_busy>
}
     642:	9f 91       	pop	r25
     644:	8f 91       	pop	r24
     646:	0f 90       	pop	r0
     648:	0f be       	out	0x3f, r0	; 63
     64a:	0f 90       	pop	r0
     64c:	1f 90       	pop	r1
     64e:	18 95       	reti

00000650 <__vector_3>:

// Interrupt: pin change interrupt
// This one is connected to nRF24L01 IRQ pin only
ISR(PCINT0_vect, ISR_NOBLOCK) {
     650:	78 94       	sei
     652:	1f 92       	push	r1
     654:	0f 92       	push	r0
     656:	0f b6       	in	r0, 0x3f	; 63
     658:	0f 92       	push	r0
     65a:	11 24       	eor	r1, r1
     65c:	8f 93       	push	r24
     65e:	ef 93       	push	r30
     660:	ff 93       	push	r31
	sleep_disable();
     662:	83 b7       	in	r24, 0x33	; 51
     664:	8e 7f       	andi	r24, 0xFE	; 254
     666:	83 bf       	out	0x33, r24	; 51

	PCICR &= ~_BV(PCIE0); 								// ..disable interrupts for the entire section
     668:	e8 e6       	ldi	r30, 0x68	; 104
     66a:	f0 e0       	ldi	r31, 0x00	; 0
     66c:	80 81       	ld	r24, Z
     66e:	8e 7f       	andi	r24, 0xFE	; 254
     670:	80 83       	st	Z, r24

	// event is only on LOW pulse
	if( !(nrf24l01_IRQ_PINREG & _BV(nrf24l01_IRQ_PIN)) ) {
     672:	19 99       	sbic	0x03, 1	; 3
     674:	03 c0       	rjmp	.+6      	; 0x67c <__vector_3+0x2c>
		radio_event = 1;
     676:	81 e0       	ldi	r24, 0x01	; 1
     678:	80 93 41 01 	sts	0x0141, r24	; 0x800141 <radio_event>
	}

	PCICR |= _BV(PCIE0); 								// ..re-enable interrupts for the entire section
     67c:	e8 e6       	ldi	r30, 0x68	; 104
     67e:	f0 e0       	ldi	r31, 0x00	; 0
     680:	80 81       	ld	r24, Z
     682:	81 60       	ori	r24, 0x01	; 1
     684:	80 83       	st	Z, r24
}
     686:	ff 91       	pop	r31
     688:	ef 91       	pop	r30
     68a:	8f 91       	pop	r24
     68c:	0f 90       	pop	r0
     68e:	0f be       	out	0x3f, r0	; 63
     690:	0f 90       	pop	r0
     692:	1f 90       	pop	r1
     694:	18 95       	reti

00000696 <__vector_4>:

// Interrupt: pin change interrupt
// This one is connected to Li+ battery charger CHARGE indicator
ISR(PCINT1_vect, ISR_NOBLOCK) {
     696:	78 94       	sei
     698:	1f 92       	push	r1
     69a:	0f 92       	push	r0
     69c:	0f b6       	in	r0, 0x3f	; 63
     69e:	0f 92       	push	r0
     6a0:	11 24       	eor	r1, r1
     6a2:	8f 93       	push	r24
     6a4:	ef 93       	push	r30
     6a6:	ff 93       	push	r31
	sleep_disable();
     6a8:	83 b7       	in	r24, 0x33	; 51
     6aa:	8e 7f       	andi	r24, 0xFE	; 254
     6ac:	83 bf       	out	0x33, r24	; 51

	PCICR &= ~_BV(PCIE1); 								// ..disable interrupts for the entire section
     6ae:	e8 e6       	ldi	r30, 0x68	; 104
     6b0:	f0 e0       	ldi	r31, 0x00	; 0
     6b2:	80 81       	ld	r24, Z
     6b4:	8d 7f       	andi	r24, 0xFD	; 253
     6b6:	80 83       	st	Z, r24

	charge_event = 1;
     6b8:	81 e0       	ldi	r24, 0x01	; 1
     6ba:	80 93 42 01 	sts	0x0142, r24	; 0x800142 <charge_event>

	PCICR |= _BV(PCIE1); 								// ..re-enable interrupts for the entire section
     6be:	80 81       	ld	r24, Z
     6c0:	82 60       	ori	r24, 0x02	; 2
     6c2:	80 83       	st	Z, r24
}
     6c4:	ff 91       	pop	r31
     6c6:	ef 91       	pop	r30
     6c8:	8f 91       	pop	r24
     6ca:	0f 90       	pop	r0
     6cc:	0f be       	out	0x3f, r0	; 63
     6ce:	0f 90       	pop	r0
     6d0:	1f 90       	pop	r1
     6d2:	18 95       	reti

000006d4 <isleapyear>:

// calculate if given year is leap year
uint8_t isleapyear(uint16_t y)
{
     6d4:	ac 01       	movw	r20, r24
	return ( ( !(y % 4) && (y % 100) ) || !(y % 400) );
     6d6:	83 70       	andi	r24, 0x03	; 3
     6d8:	99 27       	eor	r25, r25
     6da:	89 2b       	or	r24, r25
     6dc:	a1 f4       	brne	.+40     	; 0x706 <isleapyear+0x32>
     6de:	9a 01       	movw	r18, r20
     6e0:	36 95       	lsr	r19
     6e2:	27 95       	ror	r18
     6e4:	36 95       	lsr	r19
     6e6:	27 95       	ror	r18
     6e8:	ab e7       	ldi	r26, 0x7B	; 123
     6ea:	b4 e1       	ldi	r27, 0x14	; 20
     6ec:	0e 94 d2 0d 	call	0x1ba4	; 0x1ba4 <__umulhisi3>
     6f0:	96 95       	lsr	r25
     6f2:	87 95       	ror	r24
     6f4:	64 e6       	ldi	r22, 0x64	; 100
     6f6:	68 9f       	mul	r22, r24
     6f8:	90 01       	movw	r18, r0
     6fa:	69 9f       	mul	r22, r25
     6fc:	30 0d       	add	r19, r0
     6fe:	11 24       	eor	r1, r1
     700:	42 17       	cp	r20, r18
     702:	53 07       	cpc	r21, r19
     704:	d1 f4       	brne	.+52     	; 0x73a <isleapyear+0x66>
     706:	9a 01       	movw	r18, r20
     708:	32 95       	swap	r19
     70a:	22 95       	swap	r18
     70c:	2f 70       	andi	r18, 0x0F	; 15
     70e:	23 27       	eor	r18, r19
     710:	3f 70       	andi	r19, 0x0F	; 15
     712:	23 27       	eor	r18, r19
     714:	ae e3       	ldi	r26, 0x3E	; 62
     716:	ba e0       	ldi	r27, 0x0A	; 10
     718:	0e 94 d2 0d 	call	0x1ba4	; 0x1ba4 <__umulhisi3>
     71c:	60 e9       	ldi	r22, 0x90	; 144
     71e:	71 e0       	ldi	r23, 0x01	; 1
     720:	86 9f       	mul	r24, r22
     722:	90 01       	movw	r18, r0
     724:	87 9f       	mul	r24, r23
     726:	30 0d       	add	r19, r0
     728:	96 9f       	mul	r25, r22
     72a:	30 0d       	add	r19, r0
     72c:	11 24       	eor	r1, r1
     72e:	81 e0       	ldi	r24, 0x01	; 1
     730:	42 17       	cp	r20, r18
     732:	53 07       	cpc	r21, r19
     734:	19 f0       	breq	.+6      	; 0x73c <isleapyear+0x68>
     736:	80 e0       	ldi	r24, 0x00	; 0
     738:	08 95       	ret
     73a:	81 e0       	ldi	r24, 0x01	; 1
}
     73c:	08 95       	ret

0000073e <__vector_9>:
//##############################
// Interrupt: TIMER2 OVERFLOW //
//##############################
// This interrupt can happen on every 1s or every 8s
ISR(TIMER2_OVF_vect, ISR_NOBLOCK)
{
     73e:	78 94       	sei
     740:	1f 92       	push	r1
     742:	0f 92       	push	r0
     744:	0f b6       	in	r0, 0x3f	; 63
     746:	0f 92       	push	r0
     748:	11 24       	eor	r1, r1
     74a:	af 92       	push	r10
     74c:	bf 92       	push	r11
     74e:	cf 92       	push	r12
     750:	df 92       	push	r13
     752:	ef 92       	push	r14
     754:	ff 92       	push	r15
     756:	0f 93       	push	r16
     758:	1f 93       	push	r17
     75a:	2f 93       	push	r18
     75c:	3f 93       	push	r19
     75e:	4f 93       	push	r20
     760:	5f 93       	push	r21
     762:	6f 93       	push	r22
     764:	7f 93       	push	r23
     766:	8f 93       	push	r24
     768:	9f 93       	push	r25
     76a:	af 93       	push	r26
     76c:	bf 93       	push	r27
     76e:	ef 93       	push	r30
     770:	ff 93       	push	r31
	rtc_busy = 1; // for sync
     772:	81 e0       	ldi	r24, 0x01	; 1
     774:	80 93 26 01 	sts	0x0126, r24	; 0x800126 <__data_end>

	rtc_event = 1;
     778:	80 93 40 01 	sts	0x0140, r24	; 0x800140 <rtc_event>

	uint8_t sec_step = 1;

	// RTC is normal, 1 second interval
	if(!rtc_slow_mode) {
     77c:	80 91 2f 01 	lds	r24, 0x012F	; 0x80012f <rtc_slow_mode>
     780:	88 23       	and	r24, r24
     782:	11 f0       	breq	.+4      	; 0x788 <__vector_9+0x4a>

		// TODO: do something every second?
	}
	// RTC advances on each 8 seconds
	else {
		sec_step = 8;
     784:	e8 e0       	ldi	r30, 0x08	; 8
     786:	01 c0       	rjmp	.+2      	; 0x78a <__vector_9+0x4c>
{
	rtc_busy = 1; // for sync

	rtc_event = 1;

	uint8_t sec_step = 1;
     788:	e1 e0       	ldi	r30, 0x01	; 1
		sec_step = 8;

		// TODO: do something every 8 seconds?
	}

	RTC[TIME_S] += sec_step;
     78a:	a0 e0       	ldi	r26, 0x00	; 0
     78c:	b1 e0       	ldi	r27, 0x01	; 1
     78e:	15 96       	adiw	r26, 0x05	; 5
     790:	8c 91       	ld	r24, X
     792:	15 97       	sbiw	r26, 0x05	; 5
     794:	8e 0f       	add	r24, r30
     796:	15 96       	adiw	r26, 0x05	; 5
     798:	8c 93       	st	X, r24
	seconds_counter += sec_step; // seconds ticker, for global use
     79a:	a0 90 27 01 	lds	r10, 0x0127	; 0x800127 <seconds_counter>
     79e:	b0 90 28 01 	lds	r11, 0x0128	; 0x800128 <seconds_counter+0x1>
     7a2:	c0 90 29 01 	lds	r12, 0x0129	; 0x800129 <seconds_counter+0x2>
     7a6:	d0 90 2a 01 	lds	r13, 0x012A	; 0x80012a <seconds_counter+0x3>
     7aa:	e0 90 2b 01 	lds	r14, 0x012B	; 0x80012b <seconds_counter+0x4>
     7ae:	f0 90 2c 01 	lds	r15, 0x012C	; 0x80012c <seconds_counter+0x5>
     7b2:	00 91 2d 01 	lds	r16, 0x012D	; 0x80012d <seconds_counter+0x6>
     7b6:	10 91 2e 01 	lds	r17, 0x012E	; 0x80012e <seconds_counter+0x7>
     7ba:	2e 2f       	mov	r18, r30
     7bc:	30 e0       	ldi	r19, 0x00	; 0
     7be:	40 e0       	ldi	r20, 0x00	; 0
     7c0:	50 e0       	ldi	r21, 0x00	; 0
     7c2:	60 e0       	ldi	r22, 0x00	; 0
     7c4:	70 e0       	ldi	r23, 0x00	; 0
     7c6:	80 e0       	ldi	r24, 0x00	; 0
     7c8:	90 e0       	ldi	r25, 0x00	; 0
     7ca:	0e 94 77 0e 	call	0x1cee	; 0x1cee <__adddi3>
     7ce:	20 93 27 01 	sts	0x0127, r18	; 0x800127 <seconds_counter>
     7d2:	30 93 28 01 	sts	0x0128, r19	; 0x800128 <seconds_counter+0x1>
     7d6:	40 93 29 01 	sts	0x0129, r20	; 0x800129 <seconds_counter+0x2>
     7da:	50 93 2a 01 	sts	0x012A, r21	; 0x80012a <seconds_counter+0x3>
     7de:	60 93 2b 01 	sts	0x012B, r22	; 0x80012b <seconds_counter+0x4>
     7e2:	70 93 2c 01 	sts	0x012C, r23	; 0x80012c <seconds_counter+0x5>
     7e6:	80 93 2d 01 	sts	0x012D, r24	; 0x80012d <seconds_counter+0x6>
     7ea:	90 93 2e 01 	sts	0x012E, r25	; 0x80012e <seconds_counter+0x7>

	// measure charge time
	if( !(BATT_CHRG_PINREG & _BV(BATT_CHRG_PIN)) ) {
     7ee:	33 99       	sbic	0x06, 3	; 6
     7f0:	14 c0       	rjmp	.+40     	; 0x81a <__vector_9+0xdc>
		charging_time_sec += sec_step;
     7f2:	80 91 3c 01 	lds	r24, 0x013C	; 0x80013c <charging_time_sec>
     7f6:	90 91 3d 01 	lds	r25, 0x013D	; 0x80013d <charging_time_sec+0x1>
     7fa:	a0 91 3e 01 	lds	r26, 0x013E	; 0x80013e <charging_time_sec+0x2>
     7fe:	b0 91 3f 01 	lds	r27, 0x013F	; 0x80013f <charging_time_sec+0x3>
     802:	8e 0f       	add	r24, r30
     804:	91 1d       	adc	r25, r1
     806:	a1 1d       	adc	r26, r1
     808:	b1 1d       	adc	r27, r1
     80a:	80 93 3c 01 	sts	0x013C, r24	; 0x80013c <charging_time_sec>
     80e:	90 93 3d 01 	sts	0x013D, r25	; 0x80013d <charging_time_sec+0x1>
     812:	a0 93 3e 01 	sts	0x013E, r26	; 0x80013e <charging_time_sec+0x2>
     816:	b0 93 3f 01 	sts	0x013F, r27	; 0x80013f <charging_time_sec+0x3>
	}

	// a minute!
	if(RTC[TIME_S] >= 60)
     81a:	80 91 05 01 	lds	r24, 0x0105	; 0x800105 <RTC+0x5>
     81e:	8c 33       	cpi	r24, 0x3C	; 60
     820:	80 f1       	brcs	.+96     	; 0x882 <__vector_9+0x144>
	{
		// correction if in slow mode
		if(rtc_slow_mode) {
     822:	80 91 2f 01 	lds	r24, 0x012F	; 0x80012f <rtc_slow_mode>
     826:	88 23       	and	r24, r24
     828:	31 f0       	breq	.+12     	; 0x836 <__vector_9+0xf8>
			RTC[TIME_S] = RTC[TIME_S] - 60; // keep remainder!
     82a:	e0 e0       	ldi	r30, 0x00	; 0
     82c:	f1 e0       	ldi	r31, 0x01	; 1
     82e:	85 81       	ldd	r24, Z+5	; 0x05
     830:	8c 53       	subi	r24, 0x3C	; 60
     832:	85 83       	std	Z+5, r24	; 0x05
     834:	02 c0       	rjmp	.+4      	; 0x83a <__vector_9+0xfc>
		}
		// normal
		else {
			RTC[TIME_S] = 0;
     836:	10 92 05 01 	sts	0x0105, r1	; 0x800105 <RTC+0x5>
		}

		RTC[TIME_M]++;
     83a:	e0 e0       	ldi	r30, 0x00	; 0
     83c:	f1 e0       	ldi	r31, 0x01	; 1
     83e:	84 81       	ldd	r24, Z+4	; 0x04
     840:	8f 5f       	subi	r24, 0xFF	; 255
     842:	84 83       	std	Z+4, r24	; 0x04

		// TODO: do something every minute?
		if(telemetry_timer_min) telemetry_timer_min--;
     844:	80 91 30 01 	lds	r24, 0x0130	; 0x800130 <telemetry_timer_min>
     848:	90 91 31 01 	lds	r25, 0x0131	; 0x800131 <telemetry_timer_min+0x1>
     84c:	a0 91 32 01 	lds	r26, 0x0132	; 0x800132 <telemetry_timer_min+0x2>
     850:	b0 91 33 01 	lds	r27, 0x0133	; 0x800133 <telemetry_timer_min+0x3>
     854:	89 2b       	or	r24, r25
     856:	8a 2b       	or	r24, r26
     858:	8b 2b       	or	r24, r27
     85a:	99 f0       	breq	.+38     	; 0x882 <__vector_9+0x144>
     85c:	80 91 30 01 	lds	r24, 0x0130	; 0x800130 <telemetry_timer_min>
     860:	90 91 31 01 	lds	r25, 0x0131	; 0x800131 <telemetry_timer_min+0x1>
     864:	a0 91 32 01 	lds	r26, 0x0132	; 0x800132 <telemetry_timer_min+0x2>
     868:	b0 91 33 01 	lds	r27, 0x0133	; 0x800133 <telemetry_timer_min+0x3>
     86c:	01 97       	sbiw	r24, 0x01	; 1
     86e:	a1 09       	sbc	r26, r1
     870:	b1 09       	sbc	r27, r1
     872:	80 93 30 01 	sts	0x0130, r24	; 0x800130 <telemetry_timer_min>
     876:	90 93 31 01 	sts	0x0131, r25	; 0x800131 <telemetry_timer_min+0x1>
     87a:	a0 93 32 01 	sts	0x0132, r26	; 0x800132 <telemetry_timer_min+0x2>
     87e:	b0 93 33 01 	sts	0x0133, r27	; 0x800133 <telemetry_timer_min+0x3>

	} // if(RTC[TIME_S] >= 60)

	// an hour...
	if(RTC[TIME_M] >= 60)
     882:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <RTC+0x4>
     886:	8c 33       	cpi	r24, 0x3C	; 60
     888:	30 f0       	brcs	.+12     	; 0x896 <__vector_9+0x158>
	{
		RTC[TIME_M] = 0;
     88a:	e0 e0       	ldi	r30, 0x00	; 0
     88c:	f1 e0       	ldi	r31, 0x01	; 1
     88e:	14 82       	std	Z+4, r1	; 0x04
		RTC[TIME_H]++;
     890:	83 81       	ldd	r24, Z+3	; 0x03
     892:	8f 5f       	subi	r24, 0xFF	; 255
     894:	83 83       	std	Z+3, r24	; 0x03

		// TODO: do something every hour
	}

	// a day....
	if(RTC[TIME_H] >= 24)
     896:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <RTC+0x3>
     89a:	88 31       	cpi	r24, 0x18	; 24
     89c:	78 f0       	brcs	.+30     	; 0x8bc <__vector_9+0x17e>
	{
		RTC[TIME_H] = 0;
     89e:	e0 e0       	ldi	r30, 0x00	; 0
     8a0:	f1 e0       	ldi	r31, 0x01	; 1
     8a2:	13 82       	std	Z+3, r1	; 0x03
		RTC[DATE_D]++;
     8a4:	82 81       	ldd	r24, Z+2	; 0x02
     8a6:	8f 5f       	subi	r24, 0xFF	; 255
     8a8:	82 83       	std	Z+2, r24	; 0x02

		// advance weekday
		RTC[DATE_W]++;
     8aa:	86 81       	ldd	r24, Z+6	; 0x06
     8ac:	8f 5f       	subi	r24, 0xFF	; 255
     8ae:	86 83       	std	Z+6, r24	; 0x06
		if(RTC[DATE_W] > 7)
     8b0:	86 81       	ldd	r24, Z+6	; 0x06
     8b2:	88 30       	cpi	r24, 0x08	; 8
     8b4:	18 f0       	brcs	.+6      	; 0x8bc <__vector_9+0x17e>
		{
			RTC[DATE_W] = 1;
     8b6:	81 e0       	ldi	r24, 0x01	; 1
     8b8:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <RTC+0x6>
		}
	}

	// a full month with leap year checking!
	if(
		(RTC[DATE_D] > 31)
     8bc:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <RTC+0x2>
			RTC[DATE_W] = 1;
		}
	}

	// a full month with leap year checking!
	if(
     8c0:	80 32       	cpi	r24, 0x20	; 32
     8c2:	68 f5       	brcc	.+90     	; 0x91e <__stack+0x1f>
		(RTC[DATE_D] > 31)
		|| (
			(RTC[DATE_D] == 31)
     8c4:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <RTC+0x2>
	}

	// a full month with leap year checking!
	if(
		(RTC[DATE_D] > 31)
		|| (
     8c8:	8f 31       	cpi	r24, 0x1F	; 31
     8ca:	81 f4       	brne	.+32     	; 0x8ec <__vector_9+0x1ae>
			(RTC[DATE_D] == 31)
			&& (
				(RTC[DATE_M] == 4)
     8cc:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <RTC+0x1>
	// a full month with leap year checking!
	if(
		(RTC[DATE_D] > 31)
		|| (
			(RTC[DATE_D] == 31)
			&& (
     8d0:	84 30       	cpi	r24, 0x04	; 4
     8d2:	29 f1       	breq	.+74     	; 0x91e <__stack+0x1f>
				(RTC[DATE_M] == 4)
				|| (RTC[DATE_M] == 6)
     8d4:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <RTC+0x1>
     8d8:	86 30       	cpi	r24, 0x06	; 6
     8da:	09 f1       	breq	.+66     	; 0x91e <__stack+0x1f>
				|| (RTC[DATE_M] == 9)
     8dc:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <RTC+0x1>
     8e0:	89 30       	cpi	r24, 0x09	; 9
     8e2:	e9 f0       	breq	.+58     	; 0x91e <__stack+0x1f>
				|| (RTC[DATE_M] == 11)
     8e4:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <RTC+0x1>
     8e8:	8b 30       	cpi	r24, 0x0B	; 11
     8ea:	c9 f0       	breq	.+50     	; 0x91e <__stack+0x1f>
				)
		)
		|| (
			(RTC[DATE_D] == 30)
     8ec:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <RTC+0x2>
				|| (RTC[DATE_M] == 6)
				|| (RTC[DATE_M] == 9)
				|| (RTC[DATE_M] == 11)
				)
		)
		|| (
     8f0:	8e 31       	cpi	r24, 0x1E	; 30
     8f2:	21 f4       	brne	.+8      	; 0x8fc <__vector_9+0x1be>
			(RTC[DATE_D] == 30)
			&& (RTC[DATE_M] == 2)
     8f4:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <RTC+0x1>
     8f8:	82 30       	cpi	r24, 0x02	; 2
     8fa:	89 f0       	breq	.+34     	; 0x91e <__stack+0x1f>
		)
		|| (
			(RTC[DATE_D] == 29)
     8fc:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <RTC+0x2>
		)
		|| (
			(RTC[DATE_D] == 30)
			&& (RTC[DATE_M] == 2)
		)
		|| (
     900:	8d 31       	cpi	r24, 0x1D	; 29
     902:	a1 f4       	brne	.+40     	; 0x92c <__stack+0x2d>
			(RTC[DATE_D] == 29)
			&& (RTC[DATE_M] == 2)
     904:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <RTC+0x1>
     908:	82 30       	cpi	r24, 0x02	; 2
     90a:	81 f4       	brne	.+32     	; 0x92c <__stack+0x2d>
			&& !isleapyear(2000+RTC[DATE_Y])
     90c:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <RTC>
     910:	90 e0       	ldi	r25, 0x00	; 0
     912:	80 53       	subi	r24, 0x30	; 48
     914:	98 4f       	sbci	r25, 0xF8	; 248
     916:	0e 94 6a 03 	call	0x6d4	; 0x6d4 <isleapyear>
     91a:	81 11       	cpse	r24, r1
     91c:	07 c0       	rjmp	.+14     	; 0x92c <__stack+0x2d>
		)
	)
	{
		RTC[DATE_D] = 1;
     91e:	e0 e0       	ldi	r30, 0x00	; 0
     920:	f1 e0       	ldi	r31, 0x01	; 1
     922:	81 e0       	ldi	r24, 0x01	; 1
     924:	82 83       	std	Z+2, r24	; 0x02
		RTC[DATE_M]++;
     926:	81 81       	ldd	r24, Z+1	; 0x01
     928:	8f 5f       	subi	r24, 0xFF	; 255
     92a:	81 83       	std	Z+1, r24	; 0x01
	}

	// HAPPY NEW YEAR!
	if(RTC[DATE_M] >= 13)
     92c:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <RTC+0x1>
     930:	8d 30       	cpi	r24, 0x0D	; 13
     932:	38 f0       	brcs	.+14     	; 0x942 <__stack+0x43>
	{
		RTC[DATE_Y]++;
     934:	e0 e0       	ldi	r30, 0x00	; 0
     936:	f1 e0       	ldi	r31, 0x01	; 1
     938:	80 81       	ld	r24, Z
     93a:	8f 5f       	subi	r24, 0xFF	; 255
     93c:	80 83       	st	Z, r24
		RTC[DATE_M] = 1;
     93e:	81 e0       	ldi	r24, 0x01	; 1
     940:	81 83       	std	Z+1, r24	; 0x01
	}

	rtc_busy = 0; // for sync
     942:	10 92 26 01 	sts	0x0126, r1	; 0x800126 <__data_end>
}
     946:	ff 91       	pop	r31
     948:	ef 91       	pop	r30
     94a:	bf 91       	pop	r27
     94c:	af 91       	pop	r26
     94e:	9f 91       	pop	r25
     950:	8f 91       	pop	r24
     952:	7f 91       	pop	r23
     954:	6f 91       	pop	r22
     956:	5f 91       	pop	r21
     958:	4f 91       	pop	r20
     95a:	3f 91       	pop	r19
     95c:	2f 91       	pop	r18
     95e:	1f 91       	pop	r17
     960:	0f 91       	pop	r16
     962:	ff 90       	pop	r15
     964:	ef 90       	pop	r14
     966:	df 90       	pop	r13
     968:	cf 90       	pop	r12
     96a:	bf 90       	pop	r11
     96c:	af 90       	pop	r10
     96e:	0f 90       	pop	r0
     970:	0f be       	out	0x3f, r0	; 63
     972:	0f 90       	pop	r0
     974:	1f 90       	pop	r1
     976:	18 95       	reti

00000978 <read_adc_mv>:
	return ( ( !(y % 4) && (y % 100) ) || !(y % 400) );
}

// reads average ADC value
double read_adc_mv(uint8_t admux_val, uint32_t Rup, uint32_t Rdn, uint8_t how_many)
{
     978:	2f 92       	push	r2
     97a:	3f 92       	push	r3
     97c:	4f 92       	push	r4
     97e:	5f 92       	push	r5
     980:	6f 92       	push	r6
     982:	7f 92       	push	r7
     984:	8f 92       	push	r8
     986:	9f 92       	push	r9
     988:	af 92       	push	r10
     98a:	bf 92       	push	r11
     98c:	cf 92       	push	r12
     98e:	df 92       	push	r13
     990:	ef 92       	push	r14
     992:	ff 92       	push	r15
     994:	0f 93       	push	r16
     996:	1f 93       	push	r17
     998:	cf 93       	push	r28
     99a:	df 93       	push	r29
     99c:	cd b7       	in	r28, 0x3d	; 61
     99e:	de b7       	in	r29, 0x3e	; 62
     9a0:	2c 97       	sbiw	r28, 0x0c	; 12
     9a2:	0f b6       	in	r0, 0x3f	; 63
     9a4:	f8 94       	cli
     9a6:	de bf       	out	0x3e, r29	; 62
     9a8:	0f be       	out	0x3f, r0	; 63
     9aa:	cd bf       	out	0x3d, r28	; 61
     9ac:	4d 83       	std	Y+5, r20	; 0x05
     9ae:	5e 83       	std	Y+6, r21	; 0x06
     9b0:	6f 83       	std	Y+7, r22	; 0x07
     9b2:	78 87       	std	Y+8, r23	; 0x08
     9b4:	09 83       	std	Y+1, r16	; 0x01
     9b6:	1a 83       	std	Y+2, r17	; 0x02
     9b8:	2b 83       	std	Y+3, r18	; 0x03
     9ba:	3c 83       	std	Y+4, r19	; 0x04
     9bc:	4e 2c       	mov	r4, r14
	uint64_t volt_sum = 0;

	if(how_many==0) how_many++;
     9be:	e1 10       	cpse	r14, r1
     9c0:	82 c0       	rjmp	.+260    	; 0xac6 <read_adc_mv+0x14e>
     9c2:	44 24       	eor	r4, r4
     9c4:	43 94       	inc	r4
     9c6:	7f c0       	rjmp	.+254    	; 0xac6 <read_adc_mv+0x14e>

	// make "n" measurements, find average value
	for(uint8_t i=0; i<how_many; i++)
	{
		// Start conversion by setting ADSC on ADCSRA Register
		ADCSRA |= _BV(ADSC);
     9c8:	80 81       	ld	r24, Z
     9ca:	80 64       	ori	r24, 0x40	; 64
     9cc:	80 83       	st	Z, r24
     9ce:	9a 85       	ldd	r25, Y+10	; 0x0a
     9d0:	29 85       	ldd	r18, Y+9	; 0x09
     9d2:	bb 85       	ldd	r27, Y+11	; 0x0b
     9d4:	ac 85       	ldd	r26, Y+12	; 0x0c

		// wait until conversion complete ADSC=0 -> Complete
		while (ADCSRA & (1<<ADSC));
     9d6:	80 81       	ld	r24, Z
     9d8:	86 fd       	sbrc	r24, 6
     9da:	fd cf       	rjmp	.-6      	; 0x9d6 <read_adc_mv+0x5e>
     9dc:	9a 87       	std	Y+10, r25	; 0x0a
     9de:	29 87       	std	Y+9, r18	; 0x09
     9e0:	bb 87       	std	Y+11, r27	; 0x0b
     9e2:	ac 87       	std	Y+12, r26	; 0x0c

		// Sum the current voltage
		volt_sum += ADCW;
     9e4:	d1 01       	movw	r26, r2
     9e6:	8d 90       	ld	r8, X+
     9e8:	9c 90       	ld	r9, X
     9ea:	28 2d       	mov	r18, r8
     9ec:	39 2d       	mov	r19, r9
     9ee:	40 e0       	ldi	r20, 0x00	; 0
     9f0:	50 e0       	ldi	r21, 0x00	; 0
     9f2:	60 e0       	ldi	r22, 0x00	; 0
     9f4:	70 e0       	ldi	r23, 0x00	; 0
     9f6:	80 e0       	ldi	r24, 0x00	; 0
     9f8:	90 e0       	ldi	r25, 0x00	; 0
     9fa:	a7 2c       	mov	r10, r7
     9fc:	b5 2c       	mov	r11, r5
     9fe:	ca 84       	ldd	r12, Y+10	; 0x0a
     a00:	d9 84       	ldd	r13, Y+9	; 0x09
     a02:	eb 84       	ldd	r14, Y+11	; 0x0b
     a04:	fc 84       	ldd	r15, Y+12	; 0x0c
     a06:	0e 94 77 0e 	call	0x1cee	; 0x1cee <__adddi3>
     a0a:	72 2e       	mov	r7, r18
     a0c:	53 2e       	mov	r5, r19
     a0e:	4a 87       	std	Y+10, r20	; 0x0a
     a10:	59 87       	std	Y+9, r21	; 0x09
     a12:	6b 87       	std	Y+11, r22	; 0x0b
     a14:	7c 87       	std	Y+12, r23	; 0x0c
     a16:	08 2f       	mov	r16, r24
     a18:	19 2f       	mov	r17, r25

	// no effect since ADATE in ADCSRA is = 0
	ADCSRB = 0x00;

	// make "n" measurements, find average value
	for(uint8_t i=0; i<how_many; i++)
     a1a:	63 94       	inc	r6
     a1c:	64 14       	cp	r6, r4
     a1e:	a0 f2       	brcs	.-88     	; 0x9c8 <read_adc_mv+0x50>
		volt_sum += ADCW;
	}
	volt_sum /= how_many;

	// convert from 0..1023 to 0..Vref
	double adc_voltage = (4962.0f / 1024.0f) * (double)volt_sum;
     a20:	a4 2c       	mov	r10, r4
     a22:	b1 2c       	mov	r11, r1
     a24:	c1 2c       	mov	r12, r1
     a26:	d1 2c       	mov	r13, r1
     a28:	e1 2c       	mov	r14, r1
     a2a:	f1 2c       	mov	r15, r1
     a2c:	00 e0       	ldi	r16, 0x00	; 0
     a2e:	10 e0       	ldi	r17, 0x00	; 0
     a30:	27 2d       	mov	r18, r7
     a32:	0e 94 e3 0d 	call	0x1bc6	; 0x1bc6 <__udivdi3>
     a36:	0e 94 37 09 	call	0x126e	; 0x126e <__floatundisf>
     a3a:	20 e0       	ldi	r18, 0x00	; 0
     a3c:	30 e1       	ldi	r19, 0x10	; 16
     a3e:	4b e9       	ldi	r20, 0x9B	; 155
     a40:	50 e4       	ldi	r21, 0x40	; 64
     a42:	0e 94 c6 09 	call	0x138c	; 0x138c <__mulsf3>
     a46:	06 2f       	mov	r16, r22
     a48:	17 2f       	mov	r17, r23
     a4a:	8a 87       	std	Y+10, r24	; 0x0a
     a4c:	99 87       	std	Y+9, r25	; 0x09

	// no voltage divider connected
	if(Rup == 0 && Rdn == 0) {
     a4e:	2d 81       	ldd	r18, Y+5	; 0x05
     a50:	3e 81       	ldd	r19, Y+6	; 0x06
     a52:	4f 81       	ldd	r20, Y+7	; 0x07
     a54:	58 85       	ldd	r21, Y+8	; 0x08
     a56:	23 2b       	or	r18, r19
     a58:	24 2b       	or	r18, r20
     a5a:	25 2b       	or	r18, r21
     a5c:	41 f4       	brne	.+16     	; 0xa6e <read_adc_mv+0xf6>
     a5e:	89 81       	ldd	r24, Y+1	; 0x01
     a60:	9a 81       	ldd	r25, Y+2	; 0x02
     a62:	ab 81       	ldd	r26, Y+3	; 0x03
     a64:	bc 81       	ldd	r27, Y+4	; 0x04
     a66:	89 2b       	or	r24, r25
     a68:	8a 2b       	or	r24, r26
     a6a:	8b 2b       	or	r24, r27
     a6c:	39 f1       	breq	.+78     	; 0xabc <read_adc_mv+0x144>
		return adc_voltage;
	}

	// +voltage divider (if any)
	return adc_voltage * Rdn / (Rup + Rdn);
     a6e:	69 81       	ldd	r22, Y+1	; 0x01
     a70:	7a 81       	ldd	r23, Y+2	; 0x02
     a72:	8b 81       	ldd	r24, Y+3	; 0x03
     a74:	9c 81       	ldd	r25, Y+4	; 0x04
     a76:	0e 94 fa 08 	call	0x11f4	; 0x11f4 <__floatunsisf>
     a7a:	20 2f       	mov	r18, r16
     a7c:	31 2f       	mov	r19, r17
     a7e:	4a 85       	ldd	r20, Y+10	; 0x0a
     a80:	59 85       	ldd	r21, Y+9	; 0x09
     a82:	0e 94 c6 09 	call	0x138c	; 0x138c <__mulsf3>
     a86:	6b 01       	movw	r12, r22
     a88:	7c 01       	movw	r14, r24
     a8a:	6d 81       	ldd	r22, Y+5	; 0x05
     a8c:	7e 81       	ldd	r23, Y+6	; 0x06
     a8e:	8f 81       	ldd	r24, Y+7	; 0x07
     a90:	98 85       	ldd	r25, Y+8	; 0x08
     a92:	29 81       	ldd	r18, Y+1	; 0x01
     a94:	3a 81       	ldd	r19, Y+2	; 0x02
     a96:	4b 81       	ldd	r20, Y+3	; 0x03
     a98:	5c 81       	ldd	r21, Y+4	; 0x04
     a9a:	62 0f       	add	r22, r18
     a9c:	73 1f       	adc	r23, r19
     a9e:	84 1f       	adc	r24, r20
     aa0:	95 1f       	adc	r25, r21
     aa2:	0e 94 fa 08 	call	0x11f4	; 0x11f4 <__floatunsisf>
     aa6:	9b 01       	movw	r18, r22
     aa8:	ac 01       	movw	r20, r24
     aaa:	c7 01       	movw	r24, r14
     aac:	b6 01       	movw	r22, r12
     aae:	0e 94 88 08 	call	0x1110	; 0x1110 <__divsf3>
     ab2:	06 2f       	mov	r16, r22
     ab4:	17 2f       	mov	r17, r23
     ab6:	8d 83       	std	Y+5, r24	; 0x05
     ab8:	99 83       	std	Y+1, r25	; 0x01
     aba:	21 c0       	rjmp	.+66     	; 0xafe <read_adc_mv+0x186>
	// convert from 0..1023 to 0..Vref
	double adc_voltage = (4962.0f / 1024.0f) * (double)volt_sum;

	// no voltage divider connected
	if(Rup == 0 && Rdn == 0) {
		return adc_voltage;
     abc:	3a 85       	ldd	r19, Y+10	; 0x0a
     abe:	3d 83       	std	Y+5, r19	; 0x05
     ac0:	49 85       	ldd	r20, Y+9	; 0x09
     ac2:	49 83       	std	Y+1, r20	; 0x01
     ac4:	1c c0       	rjmp	.+56     	; 0xafe <read_adc_mv+0x186>
	uint64_t volt_sum = 0;

	if(how_many==0) how_many++;

	// set ADMUX channel and reference voltage
	ADMUX = admux_val;
     ac6:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__DATA_REGION_ORIGIN__+0x1c>

	// initialize the ADC circuit
	ADCSRA = _BV(ADEN) | _BV(ADPS2) | _BV(ADPS1); 		// enabled, division factor: 64
     aca:	86 e8       	ldi	r24, 0x86	; 134
     acc:	80 93 7a 00 	sts	0x007A, r24	; 0x80007a <__DATA_REGION_ORIGIN__+0x1a>

	// no effect since ADATE in ADCSRA is = 0
	ADCSRB = 0x00;
     ad0:	10 92 7b 00 	sts	0x007B, r1	; 0x80007b <__DATA_REGION_ORIGIN__+0x1b>
     ad4:	71 2c       	mov	r7, r1
     ad6:	40 e0       	ldi	r20, 0x00	; 0
     ad8:	50 e0       	ldi	r21, 0x00	; 0
     ada:	b0 e0       	ldi	r27, 0x00	; 0
     adc:	a0 e0       	ldi	r26, 0x00	; 0
     ade:	51 2c       	mov	r5, r1
     ae0:	61 2c       	mov	r6, r1

	// make "n" measurements, find average value
	for(uint8_t i=0; i<how_many; i++)
	{
		// Start conversion by setting ADSC on ADCSRA Register
		ADCSRA |= _BV(ADSC);
     ae2:	ea e7       	ldi	r30, 0x7A	; 122
     ae4:	f0 e0       	ldi	r31, 0x00	; 0

		// wait until conversion complete ADSC=0 -> Complete
		while (ADCSRA & (1<<ADSC));

		// Sum the current voltage
		volt_sum += ADCW;
     ae6:	0f 2e       	mov	r0, r31
     ae8:	f8 e7       	ldi	r31, 0x78	; 120
     aea:	2f 2e       	mov	r2, r31
     aec:	31 2c       	mov	r3, r1
     aee:	f0 2d       	mov	r31, r0
     af0:	4a 87       	std	Y+10, r20	; 0x0a
     af2:	59 87       	std	Y+9, r21	; 0x09
     af4:	bb 87       	std	Y+11, r27	; 0x0b
     af6:	ac 87       	std	Y+12, r26	; 0x0c
     af8:	05 2d       	mov	r16, r5
     afa:	16 2d       	mov	r17, r6
     afc:	65 cf       	rjmp	.-310    	; 0x9c8 <read_adc_mv+0x50>
		return adc_voltage;
	}

	// +voltage divider (if any)
	return adc_voltage * Rdn / (Rup + Rdn);
}
     afe:	60 2f       	mov	r22, r16
     b00:	71 2f       	mov	r23, r17
     b02:	8d 81       	ldd	r24, Y+5	; 0x05
     b04:	99 81       	ldd	r25, Y+1	; 0x01
     b06:	2c 96       	adiw	r28, 0x0c	; 12
     b08:	0f b6       	in	r0, 0x3f	; 63
     b0a:	f8 94       	cli
     b0c:	de bf       	out	0x3e, r29	; 62
     b0e:	0f be       	out	0x3f, r0	; 63
     b10:	cd bf       	out	0x3d, r28	; 61
     b12:	df 91       	pop	r29
     b14:	cf 91       	pop	r28
     b16:	1f 91       	pop	r17
     b18:	0f 91       	pop	r16
     b1a:	ff 90       	pop	r15
     b1c:	ef 90       	pop	r14
     b1e:	df 90       	pop	r13
     b20:	cf 90       	pop	r12
     b22:	bf 90       	pop	r11
     b24:	af 90       	pop	r10
     b26:	9f 90       	pop	r9
     b28:	8f 90       	pop	r8
     b2a:	7f 90       	pop	r7
     b2c:	6f 90       	pop	r6
     b2e:	5f 90       	pop	r5
     b30:	4f 90       	pop	r4
     b32:	3f 90       	pop	r3
     b34:	2f 90       	pop	r2
     b36:	08 95       	ret

00000b38 <read_temperature>:
	else {
		TCCR2B &= ~(1<<CS21);
	}
}

double read_temperature() {
     b38:	ef 92       	push	r14
     b3a:	0f 93       	push	r16
     b3c:	1f 93       	push	r17
	setHigh(TEMP_SHUT_PORT, TEMP_SHUT_PIN);
     b3e:	40 9a       	sbi	0x08, 0	; 8
	delay_builtin_ms_(5);
     b40:	85 e0       	ldi	r24, 0x05	; 5
     b42:	90 e0       	ldi	r25, 0x00	; 0
     b44:	0e 94 8e 02 	call	0x51c	; 0x51c <delay_builtin_ms_>

	double adc = read_adc_mv(TEMP_C_ADMUX_VAL, 0, 0, 16);
     b48:	68 94       	set
     b4a:	ee 24       	eor	r14, r14
     b4c:	e4 f8       	bld	r14, 4
     b4e:	00 e0       	ldi	r16, 0x00	; 0
     b50:	10 e0       	ldi	r17, 0x00	; 0
     b52:	98 01       	movw	r18, r16
     b54:	40 e0       	ldi	r20, 0x00	; 0
     b56:	50 e0       	ldi	r21, 0x00	; 0
     b58:	ba 01       	movw	r22, r20
     b5a:	82 e0       	ldi	r24, 0x02	; 2
     b5c:	0e 94 bc 04 	call	0x978	; 0x978 <read_adc_mv>

	setLow(TEMP_SHUT_PORT, TEMP_SHUT_PIN);
     b60:	40 98       	cbi	0x08, 0	; 8

	// TMP36F provides a 750 mV output at 25C. Output scale factor of 10 mV/C. offset is 100mV at -40C
	return (adc - 100) / 10 - 40;
     b62:	20 e0       	ldi	r18, 0x00	; 0
     b64:	30 e0       	ldi	r19, 0x00	; 0
     b66:	48 ec       	ldi	r20, 0xC8	; 200
     b68:	52 e4       	ldi	r21, 0x42	; 66
     b6a:	0e 94 1b 08 	call	0x1036	; 0x1036 <__subsf3>
     b6e:	20 e0       	ldi	r18, 0x00	; 0
     b70:	30 e0       	ldi	r19, 0x00	; 0
     b72:	40 e2       	ldi	r20, 0x20	; 32
     b74:	51 e4       	ldi	r21, 0x41	; 65
     b76:	0e 94 88 08 	call	0x1110	; 0x1110 <__divsf3>
     b7a:	20 e0       	ldi	r18, 0x00	; 0
     b7c:	30 e0       	ldi	r19, 0x00	; 0
     b7e:	40 e2       	ldi	r20, 0x20	; 32
     b80:	52 e4       	ldi	r21, 0x42	; 66
     b82:	0e 94 1b 08 	call	0x1036	; 0x1036 <__subsf3>
}
     b86:	1f 91       	pop	r17
     b88:	0f 91       	pop	r16
     b8a:	ef 90       	pop	r14
     b8c:	08 95       	ret

00000b8e <read_solar_volt>:

double read_solar_volt() {
     b8e:	ef 92       	push	r14
     b90:	0f 93       	push	r16
     b92:	1f 93       	push	r17
	return read_adc_mv(SOL_VOLT_ADMUX_VAL, 47000, 47000, 16);
     b94:	68 94       	set
     b96:	ee 24       	eor	r14, r14
     b98:	e4 f8       	bld	r14, 4
     b9a:	08 e9       	ldi	r16, 0x98	; 152
     b9c:	17 eb       	ldi	r17, 0xB7	; 183
     b9e:	20 e0       	ldi	r18, 0x00	; 0
     ba0:	30 e0       	ldi	r19, 0x00	; 0
     ba2:	48 e9       	ldi	r20, 0x98	; 152
     ba4:	57 eb       	ldi	r21, 0xB7	; 183
     ba6:	60 e0       	ldi	r22, 0x00	; 0
     ba8:	70 e0       	ldi	r23, 0x00	; 0
     baa:	85 e0       	ldi	r24, 0x05	; 5
     bac:	0e 94 bc 04 	call	0x978	; 0x978 <read_adc_mv>
}
     bb0:	1f 91       	pop	r17
     bb2:	0f 91       	pop	r16
     bb4:	ef 90       	pop	r14
     bb6:	08 95       	ret

00000bb8 <read_boost_volt>:

double read_boost_volt() {
     bb8:	ef 92       	push	r14
     bba:	0f 93       	push	r16
     bbc:	1f 93       	push	r17
	return read_adc_mv(BOOST_VOLT_ADMUX_VAL, 47000, 47000, 16);
     bbe:	68 94       	set
     bc0:	ee 24       	eor	r14, r14
     bc2:	e4 f8       	bld	r14, 4
     bc4:	08 e9       	ldi	r16, 0x98	; 152
     bc6:	17 eb       	ldi	r17, 0xB7	; 183
     bc8:	20 e0       	ldi	r18, 0x00	; 0
     bca:	30 e0       	ldi	r19, 0x00	; 0
     bcc:	48 e9       	ldi	r20, 0x98	; 152
     bce:	57 eb       	ldi	r21, 0xB7	; 183
     bd0:	60 e0       	ldi	r22, 0x00	; 0
     bd2:	70 e0       	ldi	r23, 0x00	; 0
     bd4:	84 e0       	ldi	r24, 0x04	; 4
     bd6:	0e 94 bc 04 	call	0x978	; 0x978 <read_adc_mv>
}
     bda:	1f 91       	pop	r17
     bdc:	0f 91       	pop	r16
     bde:	ef 90       	pop	r14
     be0:	08 95       	ret

00000be2 <read_batt_volt>:

double read_batt_volt() {
     be2:	ef 92       	push	r14
     be4:	0f 93       	push	r16
     be6:	1f 93       	push	r17
	return read_adc_mv(BATT_VOLT_ADMUX_VAL, 47000, 100000, 16);
     be8:	68 94       	set
     bea:	ee 24       	eor	r14, r14
     bec:	e4 f8       	bld	r14, 4
     bee:	00 ea       	ldi	r16, 0xA0	; 160
     bf0:	16 e8       	ldi	r17, 0x86	; 134
     bf2:	21 e0       	ldi	r18, 0x01	; 1
     bf4:	30 e0       	ldi	r19, 0x00	; 0
     bf6:	48 e9       	ldi	r20, 0x98	; 152
     bf8:	57 eb       	ldi	r21, 0xB7	; 183
     bfa:	60 e0       	ldi	r22, 0x00	; 0
     bfc:	70 e0       	ldi	r23, 0x00	; 0
     bfe:	86 e0       	ldi	r24, 0x06	; 6
     c00:	0e 94 bc 04 	call	0x978	; 0x978 <read_adc_mv>
}
     c04:	1f 91       	pop	r17
     c06:	0f 91       	pop	r16
     c08:	ef 90       	pop	r14
     c0a:	08 95       	ret

00000c0c <send_telemetry>:
volatile uint8_t bools[BOOL_BANK_SIZE] = { 0, 0 }; 				// 8 global boolean values per BOOL_BANK_SIZE
volatile uint8_t rtc_slow_mode = 0;
volatile uint64_t seconds_counter = 0;
volatile uint8_t rtc_busy = 0;

void send_telemetry() {
     c0c:	0f 93       	push	r16
     c0e:	1f 93       	push	r17
     c10:	cf 93       	push	r28
     c12:	df 93       	push	r29
     c14:	cd b7       	in	r28, 0x3d	; 61
     c16:	de b7       	in	r29, 0x3e	; 62
     c18:	6a 97       	sbiw	r28, 0x1a	; 26
     c1a:	0f b6       	in	r0, 0x3f	; 63
     c1c:	f8 94       	cli
     c1e:	de bf       	out	0x3e, r29	; 62
     c20:	0f be       	out	0x3f, r0	; 63
     c22:	cd bf       	out	0x3d, r28	; 61
	double solar_volt = read_solar_volt();
     c24:	0e 94 c7 05 	call	0xb8e	; 0xb8e <read_solar_volt>
	double boost_volt = read_boost_volt();
     c28:	0e 94 dc 05 	call	0xbb8	; 0xbb8 <read_boost_volt>
	double batt_volt = read_batt_volt();
     c2c:	0e 94 f1 05 	call	0xbe2	; 0xbe2 <read_batt_volt>
	double temperature = read_temperature();
     c30:	0e 94 9c 05 	call	0xb38	; 0xb38 <read_temperature>
	//		-17=temperature, or without the "-" when positive
	//		HHH=hacking attempts 0-999min
	//		TTT=charging time in minutes 0-999min

	uint8_t charging_or_not = 'N';
	if(!(BATT_CHRG_PINREG & _BV(BATT_CHRG_PIN))) charging_or_not = 'C';
     c34:	33 99       	sbic	0x06, 3	; 6
     c36:	02 c0       	rjmp	.+4      	; 0xc3c <send_telemetry+0x30>
     c38:	13 e4       	ldi	r17, 0x43	; 67
     c3a:	01 c0       	rjmp	.+2      	; 0xc3e <send_telemetry+0x32>
	//		4.1=battery voltage
	//		-17=temperature, or without the "-" when positive
	//		HHH=hacking attempts 0-999min
	//		TTT=charging time in minutes 0-999min

	uint8_t charging_or_not = 'N';
     c3c:	1e e4       	ldi	r17, 0x4E	; 78
	if(!(BATT_CHRG_PINREG & _BV(BATT_CHRG_PIN))) charging_or_not = 'C';

	uint16_t charging_time_min = charging_time_sec % 60;
     c3e:	60 91 3c 01 	lds	r22, 0x013C	; 0x80013c <charging_time_sec>
     c42:	70 91 3d 01 	lds	r23, 0x013D	; 0x80013d <charging_time_sec+0x1>
     c46:	80 91 3e 01 	lds	r24, 0x013E	; 0x80013e <charging_time_sec+0x2>
     c4a:	90 91 3f 01 	lds	r25, 0x013F	; 0x80013f <charging_time_sec+0x3>
     c4e:	2c e3       	ldi	r18, 0x3C	; 60
     c50:	30 e0       	ldi	r19, 0x00	; 0
     c52:	40 e0       	ldi	r20, 0x00	; 0
     c54:	50 e0       	ldi	r21, 0x00	; 0
     c56:	0e 94 b0 0d 	call	0x1b60	; 0x1b60 <__udivmodsi4>
	boost_volt = 7.3;
	batt_volt = 9.6;
	temperature = 34.1;

	uint8_t param[26];
	sprintf((char *)param, "%c#%.1f#%.1f#%.1f#%.0f#%d#%d#$", charging_or_not, solar_volt, boost_volt, batt_volt, temperature, hacking_attempts_cnt, charging_time_min);
     c5a:	20 91 3a 01 	lds	r18, 0x013A	; 0x80013a <hacking_attempts_cnt>
     c5e:	68 3e       	cpi	r22, 0xE8	; 232
     c60:	83 e0       	ldi	r24, 0x03	; 3
     c62:	78 07       	cpc	r23, r24
     c64:	10 f0       	brcs	.+4      	; 0xc6a <send_telemetry+0x5e>
     c66:	67 ee       	ldi	r22, 0xE7	; 231
     c68:	73 e0       	ldi	r23, 0x03	; 3
     c6a:	7f 93       	push	r23
     c6c:	6f 93       	push	r22
     c6e:	1f 92       	push	r1
     c70:	2f 93       	push	r18
     c72:	82 e4       	ldi	r24, 0x42	; 66
     c74:	8f 93       	push	r24
     c76:	88 e0       	ldi	r24, 0x08	; 8
     c78:	8f 93       	push	r24
     c7a:	86 e6       	ldi	r24, 0x66	; 102
     c7c:	8f 93       	push	r24
     c7e:	8f 93       	push	r24
     c80:	81 e4       	ldi	r24, 0x41	; 65
     c82:	8f 93       	push	r24
     c84:	89 e1       	ldi	r24, 0x19	; 25
     c86:	8f 93       	push	r24
     c88:	29 e9       	ldi	r18, 0x99	; 153
     c8a:	2f 93       	push	r18
     c8c:	9a e9       	ldi	r25, 0x9A	; 154
     c8e:	9f 93       	push	r25
     c90:	80 e4       	ldi	r24, 0x40	; 64
     c92:	8f 93       	push	r24
     c94:	39 ee       	ldi	r19, 0xE9	; 233
     c96:	3f 93       	push	r19
     c98:	2f 93       	push	r18
     c9a:	9f 93       	push	r25
     c9c:	8f 93       	push	r24
     c9e:	8c ea       	ldi	r24, 0xAC	; 172
     ca0:	8f 93       	push	r24
     ca2:	8c ec       	ldi	r24, 0xCC	; 204
     ca4:	8f 93       	push	r24
     ca6:	8d ec       	ldi	r24, 0xCD	; 205
     ca8:	8f 93       	push	r24
     caa:	1f 92       	push	r1
     cac:	1f 93       	push	r17
     cae:	87 e0       	ldi	r24, 0x07	; 7
     cb0:	91 e0       	ldi	r25, 0x01	; 1
     cb2:	9f 93       	push	r25
     cb4:	8f 93       	push	r24
     cb6:	8e 01       	movw	r16, r28
     cb8:	0f 5f       	subi	r16, 0xFF	; 255
     cba:	1f 4f       	sbci	r17, 0xFF	; 255
     cbc:	1f 93       	push	r17
     cbe:	0f 93       	push	r16
     cc0:	0e 94 b3 0f 	call	0x1f66	; 0x1f66 <sprintf>

	send_command(RF_CMD_TELEDATA, param, 32);
     cc4:	40 e2       	ldi	r20, 0x20	; 32
     cc6:	b8 01       	movw	r22, r16
     cc8:	86 e0       	ldi	r24, 0x06	; 6
     cca:	98 e7       	ldi	r25, 0x78	; 120
     ccc:	0e 94 13 02 	call	0x426	; 0x426 <send_command>

	hacking_attempts_cnt = 0; // we can clear this one now
     cd0:	10 92 3a 01 	sts	0x013A, r1	; 0x80013a <hacking_attempts_cnt>
}
     cd4:	0f b6       	in	r0, 0x3f	; 63
     cd6:	f8 94       	cli
     cd8:	de bf       	out	0x3e, r29	; 62
     cda:	0f be       	out	0x3f, r0	; 63
     cdc:	cd bf       	out	0x3d, r28	; 61
     cde:	6a 96       	adiw	r28, 0x1a	; 26
     ce0:	0f b6       	in	r0, 0x3f	; 63
     ce2:	f8 94       	cli
     ce4:	de bf       	out	0x3e, r29	; 62
     ce6:	0f be       	out	0x3f, r0	; 63
     ce8:	cd bf       	out	0x3d, r28	; 61
     cea:	df 91       	pop	r29
     cec:	cf 91       	pop	r28
     cee:	1f 91       	pop	r17
     cf0:	0f 91       	pop	r16
     cf2:	08 95       	ret

00000cf4 <next_within_window>:
}

// this looks stupid
uint8_t next_within_window(uint16_t next, uint16_t baseline, uint16_t window) {
	// no overflow of window
	if(baseline + window > baseline) {
     cf4:	46 0f       	add	r20, r22
     cf6:	57 1f       	adc	r21, r23
     cf8:	64 17       	cp	r22, r20
     cfa:	75 07       	cpc	r23, r21
     cfc:	48 f4       	brcc	.+18     	; 0xd10 <next_within_window+0x1c>
		// NEXT(BASELINE .. BASELINE + WINDOW)
		if(next > baseline && next <= (baseline + window)) {
     cfe:	68 17       	cp	r22, r24
     d00:	79 07       	cpc	r23, r25
     d02:	78 f4       	brcc	.+30     	; 0xd22 <next_within_window+0x2e>
			return 1;
     d04:	21 e0       	ldi	r18, 0x01	; 1
     d06:	48 17       	cp	r20, r24
     d08:	59 07       	cpc	r21, r25
     d0a:	70 f4       	brcc	.+28     	; 0xd28 <next_within_window+0x34>
     d0c:	20 e0       	ldi	r18, 0x00	; 0
     d0e:	0c c0       	rjmp	.+24     	; 0xd28 <next_within_window+0x34>
		}
	}
	// window overflows
	else {
		// upper window NEXT(BASELINE .. MAX)
		if(next > baseline && next <= 0xFFFF) {
     d10:	68 17       	cp	r22, r24
     d12:	79 07       	cpc	r23, r25
     d14:	40 f0       	brcs	.+16     	; 0xd26 <next_within_window+0x32>
uint8_t next_within_window(uint16_t next, uint16_t baseline, uint16_t window) {
	// no overflow of window
	if(baseline + window > baseline) {
		// NEXT(BASELINE .. BASELINE + WINDOW)
		if(next > baseline && next <= (baseline + window)) {
			return 1;
     d16:	21 e0       	ldi	r18, 0x01	; 1
     d18:	48 17       	cp	r20, r24
     d1a:	59 07       	cpc	r21, r25
     d1c:	28 f4       	brcc	.+10     	; 0xd28 <next_within_window+0x34>
     d1e:	20 e0       	ldi	r18, 0x00	; 0
     d20:	03 c0       	rjmp	.+6      	; 0xd28 <next_within_window+0x34>
			if(next <= baseline + window) {
				return 1;
			}
		}
	}
	return 0;
     d22:	20 e0       	ldi	r18, 0x00	; 0
     d24:	01 c0       	rjmp	.+2      	; 0xd28 <next_within_window+0x34>
	}
	// window overflows
	else {
		// upper window NEXT(BASELINE .. MAX)
		if(next > baseline && next <= 0xFFFF) {
			return 1;
     d26:	21 e0       	ldi	r18, 0x01	; 1
				return 1;
			}
		}
	}
	return 0;
}
     d28:	82 2f       	mov	r24, r18
     d2a:	08 95       	ret

00000d2c <process_command>:

	// back to listening
	nrf24l01_setRX();
}

void process_command(uint8_t *rx_buff) {
     d2c:	cf 92       	push	r12
     d2e:	df 92       	push	r13
     d30:	ef 92       	push	r14
     d32:	ff 92       	push	r15
     d34:	0f 93       	push	r16
     d36:	1f 93       	push	r17
     d38:	cf 93       	push	r28
     d3a:	df 93       	push	r29
     d3c:	ec 01       	movw	r28, r24
     d3e:	8a 81       	ldd	r24, Y+2	; 0x02
     d40:	cb 80       	ldd	r12, Y+3	; 0x03
     d42:	d1 2c       	mov	r13, r1
     d44:	e1 2c       	mov	r14, r1
     d46:	f1 2c       	mov	r15, r1
     d48:	fc 2c       	mov	r15, r12
     d4a:	ee 24       	eor	r14, r14
     d4c:	dd 24       	eor	r13, r13
     d4e:	cc 24       	eor	r12, r12
     d50:	e8 2a       	or	r14, r24
     d52:	88 81       	ld	r24, Y
     d54:	a7 01       	movw	r20, r14
     d56:	96 01       	movw	r18, r12
     d58:	28 2b       	or	r18, r24
     d5a:	da 01       	movw	r26, r20
     d5c:	c9 01       	movw	r24, r18

	// decrypt access code
	uint32_t encrypted = rx_buff[0];
	encrypted |= (uint16_t)(rx_buff[1]) << 8;
	encrypted |= (uint32_t)(rx_buff[2]) << 16;
	encrypted |= (uint32_t)(rx_buff[3]) << 24;
     d5e:	c9 80       	ldd	r12, Y+1	; 0x01
     d60:	d1 2c       	mov	r13, r1
     d62:	dc 2c       	mov	r13, r12
     d64:	cc 24       	eor	r12, r12
     d66:	e1 2c       	mov	r14, r1
     d68:	f1 2c       	mov	r15, r1
     d6a:	c8 2a       	or	r12, r24
     d6c:	d9 2a       	or	r13, r25
     d6e:	ea 2a       	or	r14, r26
     d70:	fb 2a       	or	r15, r27

	// verify message authenticity:
	// 1. sequence must be within the window
	// 2. command from encrypted portion and plaintext command must match (I know, I know, plaintext attack...)
	if(
		next_within_window(enc_rx_counter, kl_rx_counter, 64)
     d72:	60 91 4d 01 	lds	r22, 0x014D	; 0x80014d <kl_rx_counter>
     d76:	70 91 4e 01 	lds	r23, 0x014E	; 0x80014e <kl_rx_counter+0x1>
     d7a:	40 e4       	ldi	r20, 0x40	; 64
     d7c:	50 e0       	ldi	r21, 0x00	; 0
     d7e:	c6 01       	movw	r24, r12
     d80:	0e 94 7a 06 	call	0xcf4	; 0xcf4 <next_within_window>
	raw_command |= (uint16_t)(rx_buff[5]) << 8;

	// verify message authenticity:
	// 1. sequence must be within the window
	// 2. command from encrypted portion and plaintext command must match (I know, I know, plaintext attack...)
	if(
     d84:	88 23       	and	r24, r24
     d86:	09 f4       	brne	.+2      	; 0xd8a <process_command+0x5e>
     d88:	6e c0       	rjmp	.+220    	; 0xe66 <process_command+0x13a>

	// extract command from the encrypted portion, it is at the upper 2 bytes
	uint16_t dec_command = encrypted >> 16;

	// extract command from non-encrypted (plaintext) portion
	uint16_t raw_command = rx_buff[4];
     d8a:	8c 81       	ldd	r24, Y+4	; 0x04
	// verify message authenticity:
	// 1. sequence must be within the window
	// 2. command from encrypted portion and plaintext command must match (I know, I know, plaintext attack...)
	if(
		next_within_window(enc_rx_counter, kl_rx_counter, 64)
		&& dec_command == raw_command
     d8c:	2d 81       	ldd	r18, Y+5	; 0x05
     d8e:	90 e0       	ldi	r25, 0x00	; 0
     d90:	92 2b       	or	r25, r18
     d92:	e8 16       	cp	r14, r24
     d94:	f9 06       	cpc	r15, r25
     d96:	09 f0       	breq	.+2      	; 0xd9a <process_command+0x6e>
     d98:	66 c0       	rjmp	.+204    	; 0xe66 <process_command+0x13a>
	)
	{
		kl_rx_counter = enc_rx_counter; // keep track of the sync counter
     d9a:	d0 92 4e 01 	sts	0x014E, r13	; 0x80014e <kl_rx_counter+0x1>
     d9e:	c0 92 4d 01 	sts	0x014D, r12	; 0x80014d <kl_rx_counter>
		kl_rx_counter_resync = enc_rx_counter; // follow this one always
     da2:	d0 92 44 01 	sts	0x0144, r13	; 0x800144 <kl_rx_counter_resync+0x1>
     da6:	c0 92 43 01 	sts	0x0143, r12	; 0x800143 <kl_rx_counter_resync>
		update_kl_settings_to_eeprom(); // save (everything every time)
     daa:	0e 94 f5 01 	call	0x3ea	; 0x3ea <update_kl_settings_to_eeprom>

		// optional parameter pointer
		uint8_t *param = rx_buff + 6; // processed 6 bytes so far, so skip them. (Note: we are left with 32-6 = 26 for the parameter. 32 because nRF24L01 packet is 32 bytes long max)

		switch(dec_command) {
     dae:	39 e1       	ldi	r19, 0x19	; 25
     db0:	e3 16       	cp	r14, r19
     db2:	35 e5       	ldi	r19, 0x55	; 85
     db4:	f3 06       	cpc	r15, r19
     db6:	41 f1       	breq	.+80     	; 0xe08 <process_command+0xdc>
     db8:	58 f4       	brcc	.+22     	; 0xdd0 <process_command+0xa4>
     dba:	56 e9       	ldi	r21, 0x96	; 150
     dbc:	e5 16       	cp	r14, r21
     dbe:	54 e2       	ldi	r21, 0x24	; 36
     dc0:	f5 06       	cpc	r15, r21
     dc2:	c1 f0       	breq	.+48     	; 0xdf4 <process_command+0xc8>
     dc4:	86 e0       	ldi	r24, 0x06	; 6
     dc6:	e8 16       	cp	r14, r24
     dc8:	87 e4       	ldi	r24, 0x47	; 71
     dca:	f8 06       	cpc	r15, r24
     dcc:	a1 f1       	breq	.+104    	; 0xe36 <process_command+0x10a>
     dce:	75 c0       	rjmp	.+234    	; 0xeba <process_command+0x18e>
     dd0:	27 e8       	ldi	r18, 0x87	; 135
     dd2:	e2 16       	cp	r14, r18
     dd4:	20 e6       	ldi	r18, 0x60	; 96
     dd6:	f2 06       	cpc	r15, r18
     dd8:	09 f4       	brne	.+2      	; 0xddc <process_command+0xb0>
     dda:	42 c0       	rjmp	.+132    	; 0xe60 <process_command+0x134>
     ddc:	33 e8       	ldi	r19, 0x83	; 131
     dde:	e3 16       	cp	r14, r19
     de0:	36 e7       	ldi	r19, 0x76	; 118
     de2:	f3 06       	cpc	r15, r19
     de4:	51 f0       	breq	.+20     	; 0xdfa <process_command+0xce>
     de6:	48 e2       	ldi	r20, 0x28	; 40
     de8:	e4 16       	cp	r14, r20
     dea:	46 e5       	ldi	r20, 0x56	; 86
     dec:	f4 06       	cpc	r15, r20
     dee:	09 f0       	breq	.+2      	; 0xdf2 <process_command+0xc6>
     df0:	64 c0       	rjmp	.+200    	; 0xeba <process_command+0x18e>
     df2:	07 c0       	rjmp	.+14     	; 0xe02 <process_command+0xd6>
			case RF_CMD_ABORT:
				police_off();
     df4:	0e 94 dd 01 	call	0x3ba	; 0x3ba <police_off>
			break;
     df8:	60 c0       	rjmp	.+192    	; 0xeba <process_command+0x18e>

			case RF_CMD_POLICE:
			{
				uint8_t times = param[0];
				police_on(times);
     dfa:	8e 81       	ldd	r24, Y+6	; 0x06
     dfc:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <police_on>
			}
			break;
     e00:	5c c0       	rjmp	.+184    	; 0xeba <process_command+0x18e>

			case RF_CMD_CAMERA:
				speed_camera();
     e02:	0e 94 99 02 	call	0x532	; 0x532 <speed_camera>
			break;
     e06:	59 c0       	rjmp	.+178    	; 0xeba <process_command+0x18e>

			case RF_CMD_SETRTC:
			{
				while(rtc_busy); // sync
     e08:	80 91 26 01 	lds	r24, 0x0126	; 0x800126 <__data_end>
     e0c:	81 11       	cpse	r24, r1
     e0e:	fc cf       	rjmp	.-8      	; 0xe08 <process_command+0xdc>

				TCCR2B = 0; // pause RTC...
     e10:	10 92 b1 00 	sts	0x00B1, r1	; 0x8000b1 <__DATA_REGION_ORIGIN__+0x51>

				// get RTC from param 7 bytes - mind the byteorder
				memcpy((uint8_t *)&RTC, param, 7);
     e14:	87 e0       	ldi	r24, 0x07	; 7
     e16:	fe 01       	movw	r30, r28
     e18:	36 96       	adiw	r30, 0x06	; 6
     e1a:	a0 e0       	ldi	r26, 0x00	; 0
     e1c:	b1 e0       	ldi	r27, 0x01	; 1
     e1e:	01 90       	ld	r0, Z+
     e20:	0d 92       	st	X+, r0
     e22:	8a 95       	dec	r24
     e24:	e1 f7       	brne	.-8      	; 0xe1e <process_command+0xf2>

				set_rtc_speed(rtc_slow_mode); // resume RTC
     e26:	80 91 2f 01 	lds	r24, 0x012F	; 0x80012f <rtc_slow_mode>
     e2a:	0e 94 cd 01 	call	0x39a	; 0x39a <set_rtc_speed>

				rtc_ok = 1;
     e2e:	81 e0       	ldi	r24, 0x01	; 1
     e30:	80 93 3b 01 	sts	0x013B, r24	; 0x80013b <rtc_ok>
			}
			break;
     e34:	42 c0       	rjmp	.+132    	; 0xeba <process_command+0x18e>

			case RF_CMD_NEWKEY:
			{
				// get new key from param 8 bytes - mind the byteorder
				memcpy((uint8_t *)&kl_master_crypt_key, param, 8);
     e36:	7e 81       	ldd	r23, Y+6	; 0x06
     e38:	6f 81       	ldd	r22, Y+7	; 0x07
     e3a:	58 85       	ldd	r21, Y+8	; 0x08
     e3c:	49 85       	ldd	r20, Y+9	; 0x09
     e3e:	3a 85       	ldd	r19, Y+10	; 0x0a
     e40:	2b 85       	ldd	r18, Y+11	; 0x0b
     e42:	9c 85       	ldd	r25, Y+12	; 0x0c
     e44:	8d 85       	ldd	r24, Y+13	; 0x0d
     e46:	e5 e4       	ldi	r30, 0x45	; 69
     e48:	f1 e0       	ldi	r31, 0x01	; 1
     e4a:	70 83       	st	Z, r23
     e4c:	61 83       	std	Z+1, r22	; 0x01
     e4e:	52 83       	std	Z+2, r21	; 0x02
     e50:	43 83       	std	Z+3, r20	; 0x03
     e52:	34 83       	std	Z+4, r19	; 0x04
     e54:	25 83       	std	Z+5, r18	; 0x05
     e56:	96 83       	std	Z+6, r25	; 0x06
     e58:	87 83       	std	Z+7, r24	; 0x07

				update_kl_settings_to_eeprom();
     e5a:	0e 94 f5 01 	call	0x3ea	; 0x3ea <update_kl_settings_to_eeprom>
			}
			break;
     e5e:	2d c0       	rjmp	.+90     	; 0xeba <process_command+0x18e>

			case RF_CMD_GETTELE:
				send_telemetry();
     e60:	0e 94 06 06 	call	0xc0c	; 0xc0c <send_telemetry>
			break;
     e64:	2a c0       	rjmp	.+84     	; 0xeba <process_command+0x18e>
			}
		}
	}
	else {
		// maybe it is within the larger re-sync window?
		if(next_within_window(enc_rx_counter, kl_rx_counter_resync, 32767)) {
     e66:	60 91 43 01 	lds	r22, 0x0143	; 0x800143 <kl_rx_counter_resync>
     e6a:	70 91 44 01 	lds	r23, 0x0144	; 0x800144 <kl_rx_counter_resync+0x1>
     e6e:	4f ef       	ldi	r20, 0xFF	; 255
     e70:	5f e7       	ldi	r21, 0x7F	; 127
     e72:	c6 01       	movw	r24, r12
     e74:	0e 94 7a 06 	call	0xcf4	; 0xcf4 <next_within_window>
     e78:	88 23       	and	r24, r24
     e7a:	a1 f0       	breq	.+40     	; 0xea4 <process_command+0x178>
			// caught up?
			if(next_within_window(enc_rx_counter, kl_rx_counter_resync, 1)) {
     e7c:	60 91 43 01 	lds	r22, 0x0143	; 0x800143 <kl_rx_counter_resync>
     e80:	70 91 44 01 	lds	r23, 0x0144	; 0x800144 <kl_rx_counter_resync+0x1>
     e84:	41 e0       	ldi	r20, 0x01	; 1
     e86:	50 e0       	ldi	r21, 0x00	; 0
     e88:	c6 01       	movw	r24, r12
     e8a:	0e 94 7a 06 	call	0xcf4	; 0xcf4 <next_within_window>
     e8e:	88 23       	and	r24, r24
     e90:	21 f0       	breq	.+8      	; 0xe9a <process_command+0x16e>
				kl_rx_counter = enc_rx_counter;
     e92:	d0 92 4e 01 	sts	0x014E, r13	; 0x80014e <kl_rx_counter+0x1>
     e96:	c0 92 4d 01 	sts	0x014D, r12	; 0x80014d <kl_rx_counter>
			}
			kl_rx_counter_resync = enc_rx_counter;
     e9a:	d0 92 44 01 	sts	0x0144, r13	; 0x800144 <kl_rx_counter_resync+0x1>
     e9e:	c0 92 43 01 	sts	0x0143, r12	; 0x800143 <kl_rx_counter_resync>
     ea2:	05 c0       	rjmp	.+10     	; 0xeae <process_command+0x182>
		}
		else {
			hacking_attempts_cnt++;
     ea4:	80 91 3a 01 	lds	r24, 0x013A	; 0x80013a <hacking_attempts_cnt>
     ea8:	8f 5f       	subi	r24, 0xFF	; 255
     eaa:	80 93 3a 01 	sts	0x013A, r24	; 0x80013a <hacking_attempts_cnt>
		}
		
		// DEBUG
		setHigh(LED_RED_PORT, LED_RED_PIN);
     eae:	5d 9a       	sbi	0x0b, 5	; 11
		delay_builtin_ms_(500);
     eb0:	84 ef       	ldi	r24, 0xF4	; 244
     eb2:	91 e0       	ldi	r25, 0x01	; 1
     eb4:	0e 94 8e 02 	call	0x51c	; 0x51c <delay_builtin_ms_>
		setLow(LED_RED_PORT, LED_RED_PIN);
     eb8:	5d 98       	cbi	0x0b, 5	; 11
	}

}
     eba:	df 91       	pop	r29
     ebc:	cf 91       	pop	r28
     ebe:	1f 91       	pop	r17
     ec0:	0f 91       	pop	r16
     ec2:	ff 90       	pop	r15
     ec4:	ef 90       	pop	r14
     ec6:	df 90       	pop	r13
     ec8:	cf 90       	pop	r12
     eca:	08 95       	ret

00000ecc <main>:
	// say eeprom is valid
	eeprom_update_byte((uint8_t *)EEPROM_MAGIC, EEPROM_MAGIC_VALUE);
}

int main(void)
{
     ecc:	cf 93       	push	r28
     ece:	df 93       	push	r29
     ed0:	cd b7       	in	r28, 0x3d	; 61
     ed2:	de b7       	in	r29, 0x3e	; 62
     ed4:	a5 97       	sbiw	r28, 0x25	; 37
     ed6:	0f b6       	in	r0, 0x3f	; 63
     ed8:	f8 94       	cli
     eda:	de bf       	out	0x3e, r29	; 62
     edc:	0f be       	out	0x3f, r0	; 63
     ede:	cd bf       	out	0x3d, r28	; 61
	send_telemetry();
     ee0:	0e 94 06 06 	call	0xc0c	; 0xc0c <send_telemetry>
	
	// Misc hardware init
	// this turns off all outputs & leds
	misc_hw_init();
     ee4:	0e 94 5e 02 	call	0x4bc	; 0x4bc <misc_hw_init>

	// UART init
	setInput(DDRD, 0);
     ee8:	50 98       	cbi	0x0a, 0	; 10
	setOutput(DDRD, 1);
     eea:	51 9a       	sbi	0x0a, 1	; 10
	uart_init(calc_UBRR(19200));
     eec:	89 e1       	ldi	r24, 0x19	; 25
     eee:	0e 94 c1 01 	call	0x382	; 0x382 <uart_init>

	// read KEELOQ stuff from EEPROM
	// eeprom has some settings?
    if( eeprom_read_byte((uint8_t *)EEPROM_MAGIC) == EEPROM_MAGIC_VALUE) {
     ef2:	80 e0       	ldi	r24, 0x00	; 0
     ef4:	90 e0       	ldi	r25, 0x00	; 0
     ef6:	0e 94 43 10 	call	0x2086	; 0x2086 <eeprom_read_byte>
     efa:	8a 3a       	cpi	r24, 0xAA	; 170
     efc:	c9 f4       	brne	.+50     	; 0xf30 <main+0x64>
		eeprom_read_block((uint64_t *)&kl_master_crypt_key, (uint8_t *)EEPROM_MASTER_CRYPT_KEY, 8);
     efe:	48 e0       	ldi	r20, 0x08	; 8
     f00:	50 e0       	ldi	r21, 0x00	; 0
     f02:	61 e0       	ldi	r22, 0x01	; 1
     f04:	70 e0       	ldi	r23, 0x00	; 0
     f06:	85 e4       	ldi	r24, 0x45	; 69
     f08:	91 e0       	ldi	r25, 0x01	; 1
     f0a:	0e 94 33 10 	call	0x2066	; 0x2066 <eeprom_read_block>
		kl_rx_counter = eeprom_read_word((uint16_t *)EEPROM_RX_COUNTER);
     f0e:	89 e0       	ldi	r24, 0x09	; 9
     f10:	90 e0       	ldi	r25, 0x00	; 0
     f12:	0e 94 4b 10 	call	0x2096	; 0x2096 <eeprom_read_word>
     f16:	90 93 4e 01 	sts	0x014E, r25	; 0x80014e <kl_rx_counter+0x1>
     f1a:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <kl_rx_counter>
		kl_tx_counter = eeprom_read_word((uint16_t *)EEPROM_TX_COUNTER);
     f1e:	8b e0       	ldi	r24, 0x0B	; 11
     f20:	90 e0       	ldi	r25, 0x00	; 0
     f22:	0e 94 4b 10 	call	0x2096	; 0x2096 <eeprom_read_word>
     f26:	90 93 50 01 	sts	0x0150, r25	; 0x800150 <kl_tx_counter+0x1>
     f2a:	80 93 4f 01 	sts	0x014F, r24	; 0x80014f <kl_tx_counter>
     f2e:	24 c0       	rjmp	.+72     	; 0xf78 <main+0xac>
	}
	// nope, use defaults
	else {
		kl_master_crypt_key = DEFAULT_KEELOQ_CRYPT_KEY;
     f30:	80 e9       	ldi	r24, 0x90	; 144
     f32:	80 93 45 01 	sts	0x0145, r24	; 0x800145 <kl_master_crypt_key>
     f36:	89 e8       	ldi	r24, 0x89	; 137
     f38:	80 93 46 01 	sts	0x0146, r24	; 0x800146 <kl_master_crypt_key+0x1>
     f3c:	88 e7       	ldi	r24, 0x78	; 120
     f3e:	80 93 47 01 	sts	0x0147, r24	; 0x800147 <kl_master_crypt_key+0x2>
     f42:	86 e5       	ldi	r24, 0x56	; 86
     f44:	80 93 48 01 	sts	0x0148, r24	; 0x800148 <kl_master_crypt_key+0x3>
     f48:	85 e4       	ldi	r24, 0x45	; 69
     f4a:	80 93 49 01 	sts	0x0149, r24	; 0x800149 <kl_master_crypt_key+0x4>
     f4e:	84 e3       	ldi	r24, 0x34	; 52
     f50:	80 93 4a 01 	sts	0x014A, r24	; 0x80014a <kl_master_crypt_key+0x5>
     f54:	83 e2       	ldi	r24, 0x23	; 35
     f56:	80 93 4b 01 	sts	0x014B, r24	; 0x80014b <kl_master_crypt_key+0x6>
     f5a:	82 e1       	ldi	r24, 0x12	; 18
     f5c:	80 93 4c 01 	sts	0x014C, r24	; 0x80014c <kl_master_crypt_key+0x7>
		kl_rx_counter = DEFAULT_KEELOQ_COUNTER;
     f60:	88 ee       	ldi	r24, 0xE8	; 232
     f62:	93 e0       	ldi	r25, 0x03	; 3
     f64:	90 93 4e 01 	sts	0x014E, r25	; 0x80014e <kl_rx_counter+0x1>
     f68:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <kl_rx_counter>
		kl_tx_counter = DEFAULT_KEELOQ_COUNTER;
     f6c:	90 93 50 01 	sts	0x0150, r25	; 0x800150 <kl_tx_counter+0x1>
     f70:	80 93 4f 01 	sts	0x014F, r24	; 0x80014f <kl_tx_counter>

		update_kl_settings_to_eeprom();
     f74:	0e 94 f5 01 	call	0x3ea	; 0x3ea <update_kl_settings_to_eeprom>
	}
	kl_rx_counter_resync = kl_rx_counter; // follow
     f78:	80 91 4d 01 	lds	r24, 0x014D	; 0x80014d <kl_rx_counter>
     f7c:	90 91 4e 01 	lds	r25, 0x014E	; 0x80014e <kl_rx_counter+0x1>
     f80:	90 93 44 01 	sts	0x0144, r25	; 0x800144 <kl_rx_counter_resync+0x1>
     f84:	80 93 43 01 	sts	0x0143, r24	; 0x800143 <kl_rx_counter_resync>

	// Init the SPI port
	SPI_init();
     f88:	0e 94 b3 01 	call	0x366	; 0x366 <SPI_init>

	// nRF24L01 Init
	uint8_t my_rx_addr[5];
	my_rx_addr[0] = 77;
     f8c:	8d e4       	ldi	r24, 0x4D	; 77
     f8e:	89 83       	std	Y+1, r24	; 0x01
	my_rx_addr[1] = 66;
     f90:	82 e4       	ldi	r24, 0x42	; 66
     f92:	8a 83       	std	Y+2, r24	; 0x02
	my_rx_addr[2] = 44;
     f94:	8c e2       	ldi	r24, 0x2C	; 44
     f96:	8b 83       	std	Y+3, r24	; 0x03
	my_rx_addr[3] = 33;
     f98:	81 e2       	ldi	r24, 0x21	; 33
     f9a:	8c 83       	std	Y+4, r24	; 0x04
	my_rx_addr[4] = 88;
     f9c:	88 e5       	ldi	r24, 0x58	; 88
     f9e:	8d 83       	std	Y+5, r24	; 0x05
	nrf24l01_init(DEFAULT_RF_CHANNEL);
     fa0:	8e e0       	ldi	r24, 0x0E	; 14
     fa2:	0e 94 41 01 	call	0x282	; 0x282 <nrf24l01_init>
	nrf24l01_setrxaddr0(my_rx_addr);
     fa6:	ce 01       	movw	r24, r28
     fa8:	01 96       	adiw	r24, 0x01	; 1
     faa:	0e 94 0f 01 	call	0x21e	; 0x21e <nrf24l01_setrxaddr0>
	nrf24l01_setRX();
     fae:	0e 94 21 01 	call	0x242	; 0x242 <nrf24l01_setRX>

	// Initialize Timer0 overflow ISR for 8.192ms interval, no need to go faster
	TCCR0A = 0;
     fb2:	14 bc       	out	0x24, r1	; 36
	TCCR0B = _BV(CS12); // 1:256 prescaled, timer started!
     fb4:	84 e0       	ldi	r24, 0x04	; 4
     fb6:	85 bd       	out	0x25, r24	; 37
	TIMSK0 |= _BV(TOIE0); // for ISR(TIMER0_OVF_vect)
     fb8:	ee e6       	ldi	r30, 0x6E	; 110
     fba:	f0 e0       	ldi	r31, 0x00	; 0
     fbc:	80 81       	ld	r24, Z
     fbe:	81 60       	ori	r24, 0x01	; 1
     fc0:	80 83       	st	Z, r24

	// Initialize Timer2 as async RTC counter @ 1Hz with 32.768kHz crystal
	TCNT2 = 0;
     fc2:	10 92 b2 00 	sts	0x00B2, r1	; 0x8000b2 <__DATA_REGION_ORIGIN__+0x52>
    TCCR2B |= (1<<CS22)|(1<<CS00); // 1 second by default
     fc6:	e1 eb       	ldi	r30, 0xB1	; 177
     fc8:	f0 e0       	ldi	r31, 0x00	; 0
     fca:	80 81       	ld	r24, Z
     fcc:	85 60       	ori	r24, 0x05	; 5
     fce:	80 83       	st	Z, r24
    //Enable asynchronous mode
    ASSR  = (1<<AS2);
     fd0:	80 e2       	ldi	r24, 0x20	; 32
     fd2:	80 93 b6 00 	sts	0x00B6, r24	; 0x8000b6 <__DATA_REGION_ORIGIN__+0x56>
    //wait for registers update
    // while (ASSR & ((1<<TCN2UB)|(1<<TCR2BUB)));
    // enable overflow interrupt
	TIMSK2 |= (1 << TOIE2);
     fd6:	e0 e7       	ldi	r30, 0x70	; 112
     fd8:	f0 e0       	ldi	r31, 0x00	; 0
     fda:	80 81       	ld	r24, Z
     fdc:	81 60       	ori	r24, 0x01	; 1
     fde:	80 83       	st	Z, r24

	// Interrupts ON
	sei();
     fe0:	78 94       	sei

	delay_builtin_ms_(50);
     fe2:	82 e3       	ldi	r24, 0x32	; 50
     fe4:	90 e0       	ldi	r25, 0x00	; 0
     fe6:	0e 94 8e 02 	call	0x51c	; 0x51c <delay_builtin_ms_>
	//speed_camera();
	#endif

	// I figured that there is no point in waking up every 1s
	// so I am fixing it to 8 sec wakeup interval
	set_rtc_speed(1); // 8-sec RTC
     fea:	81 e0       	ldi	r24, 0x01	; 1
     fec:	0e 94 cd 01 	call	0x39a	; 0x39a <set_rtc_speed>



// DEBUG
uint16_t kkk = kl_rx_counter + 100;
     ff0:	00 91 4d 01 	lds	r16, 0x014D	; 0x80014d <kl_rx_counter>
     ff4:	10 91 4e 01 	lds	r17, 0x014E	; 0x80014e <kl_rx_counter+0x1>
     ff8:	0c 59       	subi	r16, 0x9C	; 156
     ffa:	1f 4f       	sbci	r17, 0xFF	; 255

		kkk++;

		rx_buff[0] = kkk;
		rx_buff[1] = kkk >> 8;
		rx_buff[2] = command;
     ffc:	0f 2e       	mov	r0, r31
     ffe:	f3 e8       	ldi	r31, 0x83	; 131
    1000:	ef 2e       	mov	r14, r31
    1002:	f0 2d       	mov	r31, r0
		rx_buff[3] = command >> 8;
    1004:	0f 2e       	mov	r0, r31
    1006:	f6 e7       	ldi	r31, 0x76	; 118
    1008:	ff 2e       	mov	r15, r31
    100a:	f0 2d       	mov	r31, r0
		rx_buff[4] = command;
		rx_buff[5] = command >> 8;
		memcpy(rx_buff+6, param, 26);
    100c:	68 94       	set
    100e:	dd 24       	eor	r13, r13
    1010:	d1 f8       	bld	r13, 1
		uint8_t rx_buff[32];

		uint16_t command = RF_CMD_POLICE;
		param[0] = 2;

		kkk++;
    1012:	0f 5f       	subi	r16, 0xFF	; 255
    1014:	1f 4f       	sbci	r17, 0xFF	; 255

		rx_buff[0] = kkk;
    1016:	0e 83       	std	Y+6, r16	; 0x06
		rx_buff[1] = kkk >> 8;
    1018:	1f 83       	std	Y+7, r17	; 0x07
		rx_buff[2] = command;
    101a:	e8 86       	std	Y+8, r14	; 0x08
		rx_buff[3] = command >> 8;
    101c:	f9 86       	std	Y+9, r15	; 0x09
		rx_buff[4] = command;
    101e:	ea 86       	std	Y+10, r14	; 0x0a
		rx_buff[5] = command >> 8;
    1020:	fb 86       	std	Y+11, r15	; 0x0b
		memcpy(rx_buff+6, param, 26);
    1022:	dc 86       	std	Y+12, r13	; 0x0c
		process_command(rx_buff);
    1024:	ce 01       	movw	r24, r28
    1026:	06 96       	adiw	r24, 0x06	; 6
    1028:	0e 94 96 06 	call	0xd2c	; 0xd2c <process_command>
		
		delay_builtin_ms_(5000);
    102c:	88 e8       	ldi	r24, 0x88	; 136
    102e:	93 e1       	ldi	r25, 0x13	; 19
    1030:	0e 94 8e 02 	call	0x51c	; 0x51c <delay_builtin_ms_>
    1034:	ee cf       	rjmp	.-36     	; 0x1012 <main+0x146>

00001036 <__subsf3>:
    1036:	50 58       	subi	r21, 0x80	; 128

00001038 <__addsf3>:
    1038:	bb 27       	eor	r27, r27
    103a:	aa 27       	eor	r26, r26
    103c:	0e 94 33 08 	call	0x1066	; 0x1066 <__addsf3x>
    1040:	0c 94 8c 09 	jmp	0x1318	; 0x1318 <__fp_round>
    1044:	0e 94 7e 09 	call	0x12fc	; 0x12fc <__fp_pscA>
    1048:	38 f0       	brcs	.+14     	; 0x1058 <__addsf3+0x20>
    104a:	0e 94 85 09 	call	0x130a	; 0x130a <__fp_pscB>
    104e:	20 f0       	brcs	.+8      	; 0x1058 <__addsf3+0x20>
    1050:	39 f4       	brne	.+14     	; 0x1060 <__addsf3+0x28>
    1052:	9f 3f       	cpi	r25, 0xFF	; 255
    1054:	19 f4       	brne	.+6      	; 0x105c <__addsf3+0x24>
    1056:	26 f4       	brtc	.+8      	; 0x1060 <__addsf3+0x28>
    1058:	0c 94 7b 09 	jmp	0x12f6	; 0x12f6 <__fp_nan>
    105c:	0e f4       	brtc	.+2      	; 0x1060 <__addsf3+0x28>
    105e:	e0 95       	com	r30
    1060:	e7 fb       	bst	r30, 7
    1062:	0c 94 75 09 	jmp	0x12ea	; 0x12ea <__fp_inf>

00001066 <__addsf3x>:
    1066:	e9 2f       	mov	r30, r25
    1068:	0e 94 9d 09 	call	0x133a	; 0x133a <__fp_split3>
    106c:	58 f3       	brcs	.-42     	; 0x1044 <__addsf3+0xc>
    106e:	ba 17       	cp	r27, r26
    1070:	62 07       	cpc	r22, r18
    1072:	73 07       	cpc	r23, r19
    1074:	84 07       	cpc	r24, r20
    1076:	95 07       	cpc	r25, r21
    1078:	20 f0       	brcs	.+8      	; 0x1082 <__addsf3x+0x1c>
    107a:	79 f4       	brne	.+30     	; 0x109a <__addsf3x+0x34>
    107c:	a6 f5       	brtc	.+104    	; 0x10e6 <__addsf3x+0x80>
    107e:	0c 94 bf 09 	jmp	0x137e	; 0x137e <__fp_zero>
    1082:	0e f4       	brtc	.+2      	; 0x1086 <__addsf3x+0x20>
    1084:	e0 95       	com	r30
    1086:	0b 2e       	mov	r0, r27
    1088:	ba 2f       	mov	r27, r26
    108a:	a0 2d       	mov	r26, r0
    108c:	0b 01       	movw	r0, r22
    108e:	b9 01       	movw	r22, r18
    1090:	90 01       	movw	r18, r0
    1092:	0c 01       	movw	r0, r24
    1094:	ca 01       	movw	r24, r20
    1096:	a0 01       	movw	r20, r0
    1098:	11 24       	eor	r1, r1
    109a:	ff 27       	eor	r31, r31
    109c:	59 1b       	sub	r21, r25
    109e:	99 f0       	breq	.+38     	; 0x10c6 <__addsf3x+0x60>
    10a0:	59 3f       	cpi	r21, 0xF9	; 249
    10a2:	50 f4       	brcc	.+20     	; 0x10b8 <__addsf3x+0x52>
    10a4:	50 3e       	cpi	r21, 0xE0	; 224
    10a6:	68 f1       	brcs	.+90     	; 0x1102 <__addsf3x+0x9c>
    10a8:	1a 16       	cp	r1, r26
    10aa:	f0 40       	sbci	r31, 0x00	; 0
    10ac:	a2 2f       	mov	r26, r18
    10ae:	23 2f       	mov	r18, r19
    10b0:	34 2f       	mov	r19, r20
    10b2:	44 27       	eor	r20, r20
    10b4:	58 5f       	subi	r21, 0xF8	; 248
    10b6:	f3 cf       	rjmp	.-26     	; 0x109e <__addsf3x+0x38>
    10b8:	46 95       	lsr	r20
    10ba:	37 95       	ror	r19
    10bc:	27 95       	ror	r18
    10be:	a7 95       	ror	r26
    10c0:	f0 40       	sbci	r31, 0x00	; 0
    10c2:	53 95       	inc	r21
    10c4:	c9 f7       	brne	.-14     	; 0x10b8 <__addsf3x+0x52>
    10c6:	7e f4       	brtc	.+30     	; 0x10e6 <__addsf3x+0x80>
    10c8:	1f 16       	cp	r1, r31
    10ca:	ba 0b       	sbc	r27, r26
    10cc:	62 0b       	sbc	r22, r18
    10ce:	73 0b       	sbc	r23, r19
    10d0:	84 0b       	sbc	r24, r20
    10d2:	ba f0       	brmi	.+46     	; 0x1102 <__addsf3x+0x9c>
    10d4:	91 50       	subi	r25, 0x01	; 1
    10d6:	a1 f0       	breq	.+40     	; 0x1100 <__addsf3x+0x9a>
    10d8:	ff 0f       	add	r31, r31
    10da:	bb 1f       	adc	r27, r27
    10dc:	66 1f       	adc	r22, r22
    10de:	77 1f       	adc	r23, r23
    10e0:	88 1f       	adc	r24, r24
    10e2:	c2 f7       	brpl	.-16     	; 0x10d4 <__addsf3x+0x6e>
    10e4:	0e c0       	rjmp	.+28     	; 0x1102 <__addsf3x+0x9c>
    10e6:	ba 0f       	add	r27, r26
    10e8:	62 1f       	adc	r22, r18
    10ea:	73 1f       	adc	r23, r19
    10ec:	84 1f       	adc	r24, r20
    10ee:	48 f4       	brcc	.+18     	; 0x1102 <__addsf3x+0x9c>
    10f0:	87 95       	ror	r24
    10f2:	77 95       	ror	r23
    10f4:	67 95       	ror	r22
    10f6:	b7 95       	ror	r27
    10f8:	f7 95       	ror	r31
    10fa:	9e 3f       	cpi	r25, 0xFE	; 254
    10fc:	08 f0       	brcs	.+2      	; 0x1100 <__addsf3x+0x9a>
    10fe:	b0 cf       	rjmp	.-160    	; 0x1060 <__addsf3+0x28>
    1100:	93 95       	inc	r25
    1102:	88 0f       	add	r24, r24
    1104:	08 f0       	brcs	.+2      	; 0x1108 <__addsf3x+0xa2>
    1106:	99 27       	eor	r25, r25
    1108:	ee 0f       	add	r30, r30
    110a:	97 95       	ror	r25
    110c:	87 95       	ror	r24
    110e:	08 95       	ret

00001110 <__divsf3>:
    1110:	0e 94 9c 08 	call	0x1138	; 0x1138 <__divsf3x>
    1114:	0c 94 8c 09 	jmp	0x1318	; 0x1318 <__fp_round>
    1118:	0e 94 85 09 	call	0x130a	; 0x130a <__fp_pscB>
    111c:	58 f0       	brcs	.+22     	; 0x1134 <__divsf3+0x24>
    111e:	0e 94 7e 09 	call	0x12fc	; 0x12fc <__fp_pscA>
    1122:	40 f0       	brcs	.+16     	; 0x1134 <__divsf3+0x24>
    1124:	29 f4       	brne	.+10     	; 0x1130 <__divsf3+0x20>
    1126:	5f 3f       	cpi	r21, 0xFF	; 255
    1128:	29 f0       	breq	.+10     	; 0x1134 <__divsf3+0x24>
    112a:	0c 94 75 09 	jmp	0x12ea	; 0x12ea <__fp_inf>
    112e:	51 11       	cpse	r21, r1
    1130:	0c 94 c0 09 	jmp	0x1380	; 0x1380 <__fp_szero>
    1134:	0c 94 7b 09 	jmp	0x12f6	; 0x12f6 <__fp_nan>

00001138 <__divsf3x>:
    1138:	0e 94 9d 09 	call	0x133a	; 0x133a <__fp_split3>
    113c:	68 f3       	brcs	.-38     	; 0x1118 <__divsf3+0x8>

0000113e <__divsf3_pse>:
    113e:	99 23       	and	r25, r25
    1140:	b1 f3       	breq	.-20     	; 0x112e <__divsf3+0x1e>
    1142:	55 23       	and	r21, r21
    1144:	91 f3       	breq	.-28     	; 0x112a <__divsf3+0x1a>
    1146:	95 1b       	sub	r25, r21
    1148:	55 0b       	sbc	r21, r21
    114a:	bb 27       	eor	r27, r27
    114c:	aa 27       	eor	r26, r26
    114e:	62 17       	cp	r22, r18
    1150:	73 07       	cpc	r23, r19
    1152:	84 07       	cpc	r24, r20
    1154:	38 f0       	brcs	.+14     	; 0x1164 <__divsf3_pse+0x26>
    1156:	9f 5f       	subi	r25, 0xFF	; 255
    1158:	5f 4f       	sbci	r21, 0xFF	; 255
    115a:	22 0f       	add	r18, r18
    115c:	33 1f       	adc	r19, r19
    115e:	44 1f       	adc	r20, r20
    1160:	aa 1f       	adc	r26, r26
    1162:	a9 f3       	breq	.-22     	; 0x114e <__divsf3_pse+0x10>
    1164:	35 d0       	rcall	.+106    	; 0x11d0 <__divsf3_pse+0x92>
    1166:	0e 2e       	mov	r0, r30
    1168:	3a f0       	brmi	.+14     	; 0x1178 <__divsf3_pse+0x3a>
    116a:	e0 e8       	ldi	r30, 0x80	; 128
    116c:	32 d0       	rcall	.+100    	; 0x11d2 <__divsf3_pse+0x94>
    116e:	91 50       	subi	r25, 0x01	; 1
    1170:	50 40       	sbci	r21, 0x00	; 0
    1172:	e6 95       	lsr	r30
    1174:	00 1c       	adc	r0, r0
    1176:	ca f7       	brpl	.-14     	; 0x116a <__divsf3_pse+0x2c>
    1178:	2b d0       	rcall	.+86     	; 0x11d0 <__divsf3_pse+0x92>
    117a:	fe 2f       	mov	r31, r30
    117c:	29 d0       	rcall	.+82     	; 0x11d0 <__divsf3_pse+0x92>
    117e:	66 0f       	add	r22, r22
    1180:	77 1f       	adc	r23, r23
    1182:	88 1f       	adc	r24, r24
    1184:	bb 1f       	adc	r27, r27
    1186:	26 17       	cp	r18, r22
    1188:	37 07       	cpc	r19, r23
    118a:	48 07       	cpc	r20, r24
    118c:	ab 07       	cpc	r26, r27
    118e:	b0 e8       	ldi	r27, 0x80	; 128
    1190:	09 f0       	breq	.+2      	; 0x1194 <__divsf3_pse+0x56>
    1192:	bb 0b       	sbc	r27, r27
    1194:	80 2d       	mov	r24, r0
    1196:	bf 01       	movw	r22, r30
    1198:	ff 27       	eor	r31, r31
    119a:	93 58       	subi	r25, 0x83	; 131
    119c:	5f 4f       	sbci	r21, 0xFF	; 255
    119e:	3a f0       	brmi	.+14     	; 0x11ae <__divsf3_pse+0x70>
    11a0:	9e 3f       	cpi	r25, 0xFE	; 254
    11a2:	51 05       	cpc	r21, r1
    11a4:	78 f0       	brcs	.+30     	; 0x11c4 <__divsf3_pse+0x86>
    11a6:	0c 94 75 09 	jmp	0x12ea	; 0x12ea <__fp_inf>
    11aa:	0c 94 c0 09 	jmp	0x1380	; 0x1380 <__fp_szero>
    11ae:	5f 3f       	cpi	r21, 0xFF	; 255
    11b0:	e4 f3       	brlt	.-8      	; 0x11aa <__divsf3_pse+0x6c>
    11b2:	98 3e       	cpi	r25, 0xE8	; 232
    11b4:	d4 f3       	brlt	.-12     	; 0x11aa <__divsf3_pse+0x6c>
    11b6:	86 95       	lsr	r24
    11b8:	77 95       	ror	r23
    11ba:	67 95       	ror	r22
    11bc:	b7 95       	ror	r27
    11be:	f7 95       	ror	r31
    11c0:	9f 5f       	subi	r25, 0xFF	; 255
    11c2:	c9 f7       	brne	.-14     	; 0x11b6 <__divsf3_pse+0x78>
    11c4:	88 0f       	add	r24, r24
    11c6:	91 1d       	adc	r25, r1
    11c8:	96 95       	lsr	r25
    11ca:	87 95       	ror	r24
    11cc:	97 f9       	bld	r25, 7
    11ce:	08 95       	ret
    11d0:	e1 e0       	ldi	r30, 0x01	; 1
    11d2:	66 0f       	add	r22, r22
    11d4:	77 1f       	adc	r23, r23
    11d6:	88 1f       	adc	r24, r24
    11d8:	bb 1f       	adc	r27, r27
    11da:	62 17       	cp	r22, r18
    11dc:	73 07       	cpc	r23, r19
    11de:	84 07       	cpc	r24, r20
    11e0:	ba 07       	cpc	r27, r26
    11e2:	20 f0       	brcs	.+8      	; 0x11ec <__divsf3_pse+0xae>
    11e4:	62 1b       	sub	r22, r18
    11e6:	73 0b       	sbc	r23, r19
    11e8:	84 0b       	sbc	r24, r20
    11ea:	ba 0b       	sbc	r27, r26
    11ec:	ee 1f       	adc	r30, r30
    11ee:	88 f7       	brcc	.-30     	; 0x11d2 <__divsf3_pse+0x94>
    11f0:	e0 95       	com	r30
    11f2:	08 95       	ret

000011f4 <__floatunsisf>:
    11f4:	e8 94       	clt
    11f6:	09 c0       	rjmp	.+18     	; 0x120a <__floatsisf+0x12>

000011f8 <__floatsisf>:
    11f8:	97 fb       	bst	r25, 7
    11fa:	3e f4       	brtc	.+14     	; 0x120a <__floatsisf+0x12>
    11fc:	90 95       	com	r25
    11fe:	80 95       	com	r24
    1200:	70 95       	com	r23
    1202:	61 95       	neg	r22
    1204:	7f 4f       	sbci	r23, 0xFF	; 255
    1206:	8f 4f       	sbci	r24, 0xFF	; 255
    1208:	9f 4f       	sbci	r25, 0xFF	; 255
    120a:	99 23       	and	r25, r25
    120c:	a9 f0       	breq	.+42     	; 0x1238 <__floatsisf+0x40>
    120e:	f9 2f       	mov	r31, r25
    1210:	96 e9       	ldi	r25, 0x96	; 150
    1212:	bb 27       	eor	r27, r27
    1214:	93 95       	inc	r25
    1216:	f6 95       	lsr	r31
    1218:	87 95       	ror	r24
    121a:	77 95       	ror	r23
    121c:	67 95       	ror	r22
    121e:	b7 95       	ror	r27
    1220:	f1 11       	cpse	r31, r1
    1222:	f8 cf       	rjmp	.-16     	; 0x1214 <__floatsisf+0x1c>
    1224:	fa f4       	brpl	.+62     	; 0x1264 <__floatsisf+0x6c>
    1226:	bb 0f       	add	r27, r27
    1228:	11 f4       	brne	.+4      	; 0x122e <__floatsisf+0x36>
    122a:	60 ff       	sbrs	r22, 0
    122c:	1b c0       	rjmp	.+54     	; 0x1264 <__floatsisf+0x6c>
    122e:	6f 5f       	subi	r22, 0xFF	; 255
    1230:	7f 4f       	sbci	r23, 0xFF	; 255
    1232:	8f 4f       	sbci	r24, 0xFF	; 255
    1234:	9f 4f       	sbci	r25, 0xFF	; 255
    1236:	16 c0       	rjmp	.+44     	; 0x1264 <__floatsisf+0x6c>
    1238:	88 23       	and	r24, r24
    123a:	11 f0       	breq	.+4      	; 0x1240 <__floatsisf+0x48>
    123c:	96 e9       	ldi	r25, 0x96	; 150
    123e:	11 c0       	rjmp	.+34     	; 0x1262 <__floatsisf+0x6a>
    1240:	77 23       	and	r23, r23
    1242:	21 f0       	breq	.+8      	; 0x124c <__floatsisf+0x54>
    1244:	9e e8       	ldi	r25, 0x8E	; 142
    1246:	87 2f       	mov	r24, r23
    1248:	76 2f       	mov	r23, r22
    124a:	05 c0       	rjmp	.+10     	; 0x1256 <__floatsisf+0x5e>
    124c:	66 23       	and	r22, r22
    124e:	71 f0       	breq	.+28     	; 0x126c <__floatsisf+0x74>
    1250:	96 e8       	ldi	r25, 0x86	; 134
    1252:	86 2f       	mov	r24, r22
    1254:	70 e0       	ldi	r23, 0x00	; 0
    1256:	60 e0       	ldi	r22, 0x00	; 0
    1258:	2a f0       	brmi	.+10     	; 0x1264 <__floatsisf+0x6c>
    125a:	9a 95       	dec	r25
    125c:	66 0f       	add	r22, r22
    125e:	77 1f       	adc	r23, r23
    1260:	88 1f       	adc	r24, r24
    1262:	da f7       	brpl	.-10     	; 0x125a <__floatsisf+0x62>
    1264:	88 0f       	add	r24, r24
    1266:	96 95       	lsr	r25
    1268:	87 95       	ror	r24
    126a:	97 f9       	bld	r25, 7
    126c:	08 95       	ret

0000126e <__floatundisf>:
    126e:	e8 94       	clt

00001270 <__fp_di2sf>:
    1270:	f9 2f       	mov	r31, r25
    1272:	96 eb       	ldi	r25, 0xB6	; 182
    1274:	ff 23       	and	r31, r31
    1276:	81 f0       	breq	.+32     	; 0x1298 <__fp_di2sf+0x28>
    1278:	12 16       	cp	r1, r18
    127a:	13 06       	cpc	r1, r19
    127c:	14 06       	cpc	r1, r20
    127e:	44 0b       	sbc	r20, r20
    1280:	93 95       	inc	r25
    1282:	f6 95       	lsr	r31
    1284:	87 95       	ror	r24
    1286:	77 95       	ror	r23
    1288:	67 95       	ror	r22
    128a:	57 95       	ror	r21
    128c:	40 40       	sbci	r20, 0x00	; 0
    128e:	ff 23       	and	r31, r31
    1290:	b9 f7       	brne	.-18     	; 0x1280 <__fp_di2sf+0x10>
    1292:	1b c0       	rjmp	.+54     	; 0x12ca <__fp_di2sf+0x5a>
    1294:	99 27       	eor	r25, r25
    1296:	08 95       	ret
    1298:	88 23       	and	r24, r24
    129a:	51 f4       	brne	.+20     	; 0x12b0 <__fp_di2sf+0x40>
    129c:	98 50       	subi	r25, 0x08	; 8
    129e:	d2 f7       	brpl	.-12     	; 0x1294 <__fp_di2sf+0x24>
    12a0:	87 2b       	or	r24, r23
    12a2:	76 2f       	mov	r23, r22
    12a4:	65 2f       	mov	r22, r21
    12a6:	54 2f       	mov	r21, r20
    12a8:	43 2f       	mov	r20, r19
    12aa:	32 2f       	mov	r19, r18
    12ac:	20 e0       	ldi	r18, 0x00	; 0
    12ae:	b1 f3       	breq	.-20     	; 0x129c <__fp_di2sf+0x2c>
    12b0:	12 16       	cp	r1, r18
    12b2:	13 06       	cpc	r1, r19
    12b4:	14 06       	cpc	r1, r20
    12b6:	44 0b       	sbc	r20, r20
    12b8:	88 23       	and	r24, r24
    12ba:	3a f0       	brmi	.+14     	; 0x12ca <__fp_di2sf+0x5a>
    12bc:	9a 95       	dec	r25
    12be:	44 0f       	add	r20, r20
    12c0:	55 1f       	adc	r21, r21
    12c2:	66 1f       	adc	r22, r22
    12c4:	77 1f       	adc	r23, r23
    12c6:	88 1f       	adc	r24, r24
    12c8:	ca f7       	brpl	.-14     	; 0x12bc <__fp_di2sf+0x4c>
    12ca:	55 23       	and	r21, r21
    12cc:	4a f4       	brpl	.+18     	; 0x12e0 <__fp_di2sf+0x70>
    12ce:	44 0f       	add	r20, r20
    12d0:	55 1f       	adc	r21, r21
    12d2:	11 f4       	brne	.+4      	; 0x12d8 <__fp_di2sf+0x68>
    12d4:	60 ff       	sbrs	r22, 0
    12d6:	04 c0       	rjmp	.+8      	; 0x12e0 <__fp_di2sf+0x70>
    12d8:	6f 5f       	subi	r22, 0xFF	; 255
    12da:	7f 4f       	sbci	r23, 0xFF	; 255
    12dc:	8f 4f       	sbci	r24, 0xFF	; 255
    12de:	9f 4f       	sbci	r25, 0xFF	; 255
    12e0:	88 0f       	add	r24, r24
    12e2:	96 95       	lsr	r25
    12e4:	87 95       	ror	r24
    12e6:	97 f9       	bld	r25, 7
    12e8:	08 95       	ret

000012ea <__fp_inf>:
    12ea:	97 f9       	bld	r25, 7
    12ec:	9f 67       	ori	r25, 0x7F	; 127
    12ee:	80 e8       	ldi	r24, 0x80	; 128
    12f0:	70 e0       	ldi	r23, 0x00	; 0
    12f2:	60 e0       	ldi	r22, 0x00	; 0
    12f4:	08 95       	ret

000012f6 <__fp_nan>:
    12f6:	9f ef       	ldi	r25, 0xFF	; 255
    12f8:	80 ec       	ldi	r24, 0xC0	; 192
    12fa:	08 95       	ret

000012fc <__fp_pscA>:
    12fc:	00 24       	eor	r0, r0
    12fe:	0a 94       	dec	r0
    1300:	16 16       	cp	r1, r22
    1302:	17 06       	cpc	r1, r23
    1304:	18 06       	cpc	r1, r24
    1306:	09 06       	cpc	r0, r25
    1308:	08 95       	ret

0000130a <__fp_pscB>:
    130a:	00 24       	eor	r0, r0
    130c:	0a 94       	dec	r0
    130e:	12 16       	cp	r1, r18
    1310:	13 06       	cpc	r1, r19
    1312:	14 06       	cpc	r1, r20
    1314:	05 06       	cpc	r0, r21
    1316:	08 95       	ret

00001318 <__fp_round>:
    1318:	09 2e       	mov	r0, r25
    131a:	03 94       	inc	r0
    131c:	00 0c       	add	r0, r0
    131e:	11 f4       	brne	.+4      	; 0x1324 <__fp_round+0xc>
    1320:	88 23       	and	r24, r24
    1322:	52 f0       	brmi	.+20     	; 0x1338 <__fp_round+0x20>
    1324:	bb 0f       	add	r27, r27
    1326:	40 f4       	brcc	.+16     	; 0x1338 <__fp_round+0x20>
    1328:	bf 2b       	or	r27, r31
    132a:	11 f4       	brne	.+4      	; 0x1330 <__fp_round+0x18>
    132c:	60 ff       	sbrs	r22, 0
    132e:	04 c0       	rjmp	.+8      	; 0x1338 <__fp_round+0x20>
    1330:	6f 5f       	subi	r22, 0xFF	; 255
    1332:	7f 4f       	sbci	r23, 0xFF	; 255
    1334:	8f 4f       	sbci	r24, 0xFF	; 255
    1336:	9f 4f       	sbci	r25, 0xFF	; 255
    1338:	08 95       	ret

0000133a <__fp_split3>:
    133a:	57 fd       	sbrc	r21, 7
    133c:	90 58       	subi	r25, 0x80	; 128
    133e:	44 0f       	add	r20, r20
    1340:	55 1f       	adc	r21, r21
    1342:	59 f0       	breq	.+22     	; 0x135a <__fp_splitA+0x10>
    1344:	5f 3f       	cpi	r21, 0xFF	; 255
    1346:	71 f0       	breq	.+28     	; 0x1364 <__fp_splitA+0x1a>
    1348:	47 95       	ror	r20

0000134a <__fp_splitA>:
    134a:	88 0f       	add	r24, r24
    134c:	97 fb       	bst	r25, 7
    134e:	99 1f       	adc	r25, r25
    1350:	61 f0       	breq	.+24     	; 0x136a <__fp_splitA+0x20>
    1352:	9f 3f       	cpi	r25, 0xFF	; 255
    1354:	79 f0       	breq	.+30     	; 0x1374 <__fp_splitA+0x2a>
    1356:	87 95       	ror	r24
    1358:	08 95       	ret
    135a:	12 16       	cp	r1, r18
    135c:	13 06       	cpc	r1, r19
    135e:	14 06       	cpc	r1, r20
    1360:	55 1f       	adc	r21, r21
    1362:	f2 cf       	rjmp	.-28     	; 0x1348 <__fp_split3+0xe>
    1364:	46 95       	lsr	r20
    1366:	f1 df       	rcall	.-30     	; 0x134a <__fp_splitA>
    1368:	08 c0       	rjmp	.+16     	; 0x137a <__fp_splitA+0x30>
    136a:	16 16       	cp	r1, r22
    136c:	17 06       	cpc	r1, r23
    136e:	18 06       	cpc	r1, r24
    1370:	99 1f       	adc	r25, r25
    1372:	f1 cf       	rjmp	.-30     	; 0x1356 <__fp_splitA+0xc>
    1374:	86 95       	lsr	r24
    1376:	71 05       	cpc	r23, r1
    1378:	61 05       	cpc	r22, r1
    137a:	08 94       	sec
    137c:	08 95       	ret

0000137e <__fp_zero>:
    137e:	e8 94       	clt

00001380 <__fp_szero>:
    1380:	bb 27       	eor	r27, r27
    1382:	66 27       	eor	r22, r22
    1384:	77 27       	eor	r23, r23
    1386:	cb 01       	movw	r24, r22
    1388:	97 f9       	bld	r25, 7
    138a:	08 95       	ret

0000138c <__mulsf3>:
    138c:	0e 94 d9 09 	call	0x13b2	; 0x13b2 <__mulsf3x>
    1390:	0c 94 8c 09 	jmp	0x1318	; 0x1318 <__fp_round>
    1394:	0e 94 7e 09 	call	0x12fc	; 0x12fc <__fp_pscA>
    1398:	38 f0       	brcs	.+14     	; 0x13a8 <__mulsf3+0x1c>
    139a:	0e 94 85 09 	call	0x130a	; 0x130a <__fp_pscB>
    139e:	20 f0       	brcs	.+8      	; 0x13a8 <__mulsf3+0x1c>
    13a0:	95 23       	and	r25, r21
    13a2:	11 f0       	breq	.+4      	; 0x13a8 <__mulsf3+0x1c>
    13a4:	0c 94 75 09 	jmp	0x12ea	; 0x12ea <__fp_inf>
    13a8:	0c 94 7b 09 	jmp	0x12f6	; 0x12f6 <__fp_nan>
    13ac:	11 24       	eor	r1, r1
    13ae:	0c 94 c0 09 	jmp	0x1380	; 0x1380 <__fp_szero>

000013b2 <__mulsf3x>:
    13b2:	0e 94 9d 09 	call	0x133a	; 0x133a <__fp_split3>
    13b6:	70 f3       	brcs	.-36     	; 0x1394 <__mulsf3+0x8>

000013b8 <__mulsf3_pse>:
    13b8:	95 9f       	mul	r25, r21
    13ba:	c1 f3       	breq	.-16     	; 0x13ac <__mulsf3+0x20>
    13bc:	95 0f       	add	r25, r21
    13be:	50 e0       	ldi	r21, 0x00	; 0
    13c0:	55 1f       	adc	r21, r21
    13c2:	62 9f       	mul	r22, r18
    13c4:	f0 01       	movw	r30, r0
    13c6:	72 9f       	mul	r23, r18
    13c8:	bb 27       	eor	r27, r27
    13ca:	f0 0d       	add	r31, r0
    13cc:	b1 1d       	adc	r27, r1
    13ce:	63 9f       	mul	r22, r19
    13d0:	aa 27       	eor	r26, r26
    13d2:	f0 0d       	add	r31, r0
    13d4:	b1 1d       	adc	r27, r1
    13d6:	aa 1f       	adc	r26, r26
    13d8:	64 9f       	mul	r22, r20
    13da:	66 27       	eor	r22, r22
    13dc:	b0 0d       	add	r27, r0
    13de:	a1 1d       	adc	r26, r1
    13e0:	66 1f       	adc	r22, r22
    13e2:	82 9f       	mul	r24, r18
    13e4:	22 27       	eor	r18, r18
    13e6:	b0 0d       	add	r27, r0
    13e8:	a1 1d       	adc	r26, r1
    13ea:	62 1f       	adc	r22, r18
    13ec:	73 9f       	mul	r23, r19
    13ee:	b0 0d       	add	r27, r0
    13f0:	a1 1d       	adc	r26, r1
    13f2:	62 1f       	adc	r22, r18
    13f4:	83 9f       	mul	r24, r19
    13f6:	a0 0d       	add	r26, r0
    13f8:	61 1d       	adc	r22, r1
    13fa:	22 1f       	adc	r18, r18
    13fc:	74 9f       	mul	r23, r20
    13fe:	33 27       	eor	r19, r19
    1400:	a0 0d       	add	r26, r0
    1402:	61 1d       	adc	r22, r1
    1404:	23 1f       	adc	r18, r19
    1406:	84 9f       	mul	r24, r20
    1408:	60 0d       	add	r22, r0
    140a:	21 1d       	adc	r18, r1
    140c:	82 2f       	mov	r24, r18
    140e:	76 2f       	mov	r23, r22
    1410:	6a 2f       	mov	r22, r26
    1412:	11 24       	eor	r1, r1
    1414:	9f 57       	subi	r25, 0x7F	; 127
    1416:	50 40       	sbci	r21, 0x00	; 0
    1418:	9a f0       	brmi	.+38     	; 0x1440 <__mulsf3_pse+0x88>
    141a:	f1 f0       	breq	.+60     	; 0x1458 <__mulsf3_pse+0xa0>
    141c:	88 23       	and	r24, r24
    141e:	4a f0       	brmi	.+18     	; 0x1432 <__mulsf3_pse+0x7a>
    1420:	ee 0f       	add	r30, r30
    1422:	ff 1f       	adc	r31, r31
    1424:	bb 1f       	adc	r27, r27
    1426:	66 1f       	adc	r22, r22
    1428:	77 1f       	adc	r23, r23
    142a:	88 1f       	adc	r24, r24
    142c:	91 50       	subi	r25, 0x01	; 1
    142e:	50 40       	sbci	r21, 0x00	; 0
    1430:	a9 f7       	brne	.-22     	; 0x141c <__mulsf3_pse+0x64>
    1432:	9e 3f       	cpi	r25, 0xFE	; 254
    1434:	51 05       	cpc	r21, r1
    1436:	80 f0       	brcs	.+32     	; 0x1458 <__mulsf3_pse+0xa0>
    1438:	0c 94 75 09 	jmp	0x12ea	; 0x12ea <__fp_inf>
    143c:	0c 94 c0 09 	jmp	0x1380	; 0x1380 <__fp_szero>
    1440:	5f 3f       	cpi	r21, 0xFF	; 255
    1442:	e4 f3       	brlt	.-8      	; 0x143c <__mulsf3_pse+0x84>
    1444:	98 3e       	cpi	r25, 0xE8	; 232
    1446:	d4 f3       	brlt	.-12     	; 0x143c <__mulsf3_pse+0x84>
    1448:	86 95       	lsr	r24
    144a:	77 95       	ror	r23
    144c:	67 95       	ror	r22
    144e:	b7 95       	ror	r27
    1450:	f7 95       	ror	r31
    1452:	e7 95       	ror	r30
    1454:	9f 5f       	subi	r25, 0xFF	; 255
    1456:	c1 f7       	brne	.-16     	; 0x1448 <__mulsf3_pse+0x90>
    1458:	fe 2b       	or	r31, r30
    145a:	88 0f       	add	r24, r24
    145c:	91 1d       	adc	r25, r1
    145e:	96 95       	lsr	r25
    1460:	87 95       	ror	r24
    1462:	97 f9       	bld	r25, 7
    1464:	08 95       	ret

00001466 <vfprintf>:
    1466:	a0 e1       	ldi	r26, 0x10	; 16
    1468:	b0 e0       	ldi	r27, 0x00	; 0
    146a:	e9 e3       	ldi	r30, 0x39	; 57
    146c:	fa e0       	ldi	r31, 0x0A	; 10
    146e:	0c 94 40 0e 	jmp	0x1c80	; 0x1c80 <__prologue_saves__>
    1472:	7c 01       	movw	r14, r24
    1474:	1b 01       	movw	r2, r22
    1476:	6a 01       	movw	r12, r20
    1478:	fc 01       	movw	r30, r24
    147a:	17 82       	std	Z+7, r1	; 0x07
    147c:	16 82       	std	Z+6, r1	; 0x06
    147e:	83 81       	ldd	r24, Z+3	; 0x03
    1480:	81 ff       	sbrs	r24, 1
    1482:	44 c3       	rjmp	.+1672   	; 0x1b0c <vfprintf+0x6a6>
    1484:	9e 01       	movw	r18, r28
    1486:	2f 5f       	subi	r18, 0xFF	; 255
    1488:	3f 4f       	sbci	r19, 0xFF	; 255
    148a:	39 01       	movw	r6, r18
    148c:	f7 01       	movw	r30, r14
    148e:	93 81       	ldd	r25, Z+3	; 0x03
    1490:	f1 01       	movw	r30, r2
    1492:	93 fd       	sbrc	r25, 3
    1494:	85 91       	lpm	r24, Z+
    1496:	93 ff       	sbrs	r25, 3
    1498:	81 91       	ld	r24, Z+
    149a:	1f 01       	movw	r2, r30
    149c:	88 23       	and	r24, r24
    149e:	09 f4       	brne	.+2      	; 0x14a2 <vfprintf+0x3c>
    14a0:	31 c3       	rjmp	.+1634   	; 0x1b04 <vfprintf+0x69e>
    14a2:	85 32       	cpi	r24, 0x25	; 37
    14a4:	39 f4       	brne	.+14     	; 0x14b4 <vfprintf+0x4e>
    14a6:	93 fd       	sbrc	r25, 3
    14a8:	85 91       	lpm	r24, Z+
    14aa:	93 ff       	sbrs	r25, 3
    14ac:	81 91       	ld	r24, Z+
    14ae:	1f 01       	movw	r2, r30
    14b0:	85 32       	cpi	r24, 0x25	; 37
    14b2:	39 f4       	brne	.+14     	; 0x14c2 <vfprintf+0x5c>
    14b4:	b7 01       	movw	r22, r14
    14b6:	90 e0       	ldi	r25, 0x00	; 0
    14b8:	0e 94 77 0f 	call	0x1eee	; 0x1eee <fputc>
    14bc:	56 01       	movw	r10, r12
    14be:	65 01       	movw	r12, r10
    14c0:	e5 cf       	rjmp	.-54     	; 0x148c <vfprintf+0x26>
    14c2:	10 e0       	ldi	r17, 0x00	; 0
    14c4:	51 2c       	mov	r5, r1
    14c6:	91 2c       	mov	r9, r1
    14c8:	ff e1       	ldi	r31, 0x1F	; 31
    14ca:	f9 15       	cp	r31, r9
    14cc:	d8 f0       	brcs	.+54     	; 0x1504 <vfprintf+0x9e>
    14ce:	8b 32       	cpi	r24, 0x2B	; 43
    14d0:	79 f0       	breq	.+30     	; 0x14f0 <vfprintf+0x8a>
    14d2:	38 f4       	brcc	.+14     	; 0x14e2 <vfprintf+0x7c>
    14d4:	80 32       	cpi	r24, 0x20	; 32
    14d6:	79 f0       	breq	.+30     	; 0x14f6 <vfprintf+0x90>
    14d8:	83 32       	cpi	r24, 0x23	; 35
    14da:	a1 f4       	brne	.+40     	; 0x1504 <vfprintf+0x9e>
    14dc:	f9 2d       	mov	r31, r9
    14de:	f0 61       	ori	r31, 0x10	; 16
    14e0:	2e c0       	rjmp	.+92     	; 0x153e <vfprintf+0xd8>
    14e2:	8d 32       	cpi	r24, 0x2D	; 45
    14e4:	61 f0       	breq	.+24     	; 0x14fe <vfprintf+0x98>
    14e6:	80 33       	cpi	r24, 0x30	; 48
    14e8:	69 f4       	brne	.+26     	; 0x1504 <vfprintf+0x9e>
    14ea:	29 2d       	mov	r18, r9
    14ec:	21 60       	ori	r18, 0x01	; 1
    14ee:	2d c0       	rjmp	.+90     	; 0x154a <vfprintf+0xe4>
    14f0:	39 2d       	mov	r19, r9
    14f2:	32 60       	ori	r19, 0x02	; 2
    14f4:	93 2e       	mov	r9, r19
    14f6:	89 2d       	mov	r24, r9
    14f8:	84 60       	ori	r24, 0x04	; 4
    14fa:	98 2e       	mov	r9, r24
    14fc:	2a c0       	rjmp	.+84     	; 0x1552 <vfprintf+0xec>
    14fe:	e9 2d       	mov	r30, r9
    1500:	e8 60       	ori	r30, 0x08	; 8
    1502:	15 c0       	rjmp	.+42     	; 0x152e <vfprintf+0xc8>
    1504:	97 fc       	sbrc	r9, 7
    1506:	2d c0       	rjmp	.+90     	; 0x1562 <vfprintf+0xfc>
    1508:	20 ed       	ldi	r18, 0xD0	; 208
    150a:	28 0f       	add	r18, r24
    150c:	2a 30       	cpi	r18, 0x0A	; 10
    150e:	88 f4       	brcc	.+34     	; 0x1532 <vfprintf+0xcc>
    1510:	96 fe       	sbrs	r9, 6
    1512:	06 c0       	rjmp	.+12     	; 0x1520 <vfprintf+0xba>
    1514:	3a e0       	ldi	r19, 0x0A	; 10
    1516:	13 9f       	mul	r17, r19
    1518:	20 0d       	add	r18, r0
    151a:	11 24       	eor	r1, r1
    151c:	12 2f       	mov	r17, r18
    151e:	19 c0       	rjmp	.+50     	; 0x1552 <vfprintf+0xec>
    1520:	8a e0       	ldi	r24, 0x0A	; 10
    1522:	58 9e       	mul	r5, r24
    1524:	20 0d       	add	r18, r0
    1526:	11 24       	eor	r1, r1
    1528:	52 2e       	mov	r5, r18
    152a:	e9 2d       	mov	r30, r9
    152c:	e0 62       	ori	r30, 0x20	; 32
    152e:	9e 2e       	mov	r9, r30
    1530:	10 c0       	rjmp	.+32     	; 0x1552 <vfprintf+0xec>
    1532:	8e 32       	cpi	r24, 0x2E	; 46
    1534:	31 f4       	brne	.+12     	; 0x1542 <vfprintf+0xdc>
    1536:	96 fc       	sbrc	r9, 6
    1538:	e5 c2       	rjmp	.+1482   	; 0x1b04 <vfprintf+0x69e>
    153a:	f9 2d       	mov	r31, r9
    153c:	f0 64       	ori	r31, 0x40	; 64
    153e:	9f 2e       	mov	r9, r31
    1540:	08 c0       	rjmp	.+16     	; 0x1552 <vfprintf+0xec>
    1542:	8c 36       	cpi	r24, 0x6C	; 108
    1544:	21 f4       	brne	.+8      	; 0x154e <vfprintf+0xe8>
    1546:	29 2d       	mov	r18, r9
    1548:	20 68       	ori	r18, 0x80	; 128
    154a:	92 2e       	mov	r9, r18
    154c:	02 c0       	rjmp	.+4      	; 0x1552 <vfprintf+0xec>
    154e:	88 36       	cpi	r24, 0x68	; 104
    1550:	41 f4       	brne	.+16     	; 0x1562 <vfprintf+0xfc>
    1552:	f1 01       	movw	r30, r2
    1554:	93 fd       	sbrc	r25, 3
    1556:	85 91       	lpm	r24, Z+
    1558:	93 ff       	sbrs	r25, 3
    155a:	81 91       	ld	r24, Z+
    155c:	1f 01       	movw	r2, r30
    155e:	81 11       	cpse	r24, r1
    1560:	b3 cf       	rjmp	.-154    	; 0x14c8 <vfprintf+0x62>
    1562:	9b eb       	ldi	r25, 0xBB	; 187
    1564:	98 0f       	add	r25, r24
    1566:	93 30       	cpi	r25, 0x03	; 3
    1568:	20 f4       	brcc	.+8      	; 0x1572 <vfprintf+0x10c>
    156a:	99 2d       	mov	r25, r9
    156c:	90 61       	ori	r25, 0x10	; 16
    156e:	80 5e       	subi	r24, 0xE0	; 224
    1570:	07 c0       	rjmp	.+14     	; 0x1580 <vfprintf+0x11a>
    1572:	9b e9       	ldi	r25, 0x9B	; 155
    1574:	98 0f       	add	r25, r24
    1576:	93 30       	cpi	r25, 0x03	; 3
    1578:	08 f0       	brcs	.+2      	; 0x157c <vfprintf+0x116>
    157a:	66 c1       	rjmp	.+716    	; 0x1848 <vfprintf+0x3e2>
    157c:	99 2d       	mov	r25, r9
    157e:	9f 7e       	andi	r25, 0xEF	; 239
    1580:	96 ff       	sbrs	r25, 6
    1582:	16 e0       	ldi	r17, 0x06	; 6
    1584:	9f 73       	andi	r25, 0x3F	; 63
    1586:	99 2e       	mov	r9, r25
    1588:	85 36       	cpi	r24, 0x65	; 101
    158a:	19 f4       	brne	.+6      	; 0x1592 <vfprintf+0x12c>
    158c:	90 64       	ori	r25, 0x40	; 64
    158e:	99 2e       	mov	r9, r25
    1590:	08 c0       	rjmp	.+16     	; 0x15a2 <vfprintf+0x13c>
    1592:	86 36       	cpi	r24, 0x66	; 102
    1594:	21 f4       	brne	.+8      	; 0x159e <vfprintf+0x138>
    1596:	39 2f       	mov	r19, r25
    1598:	30 68       	ori	r19, 0x80	; 128
    159a:	93 2e       	mov	r9, r19
    159c:	02 c0       	rjmp	.+4      	; 0x15a2 <vfprintf+0x13c>
    159e:	11 11       	cpse	r17, r1
    15a0:	11 50       	subi	r17, 0x01	; 1
    15a2:	97 fe       	sbrs	r9, 7
    15a4:	07 c0       	rjmp	.+14     	; 0x15b4 <vfprintf+0x14e>
    15a6:	1c 33       	cpi	r17, 0x3C	; 60
    15a8:	50 f4       	brcc	.+20     	; 0x15be <vfprintf+0x158>
    15aa:	44 24       	eor	r4, r4
    15ac:	43 94       	inc	r4
    15ae:	41 0e       	add	r4, r17
    15b0:	27 e0       	ldi	r18, 0x07	; 7
    15b2:	0b c0       	rjmp	.+22     	; 0x15ca <vfprintf+0x164>
    15b4:	18 30       	cpi	r17, 0x08	; 8
    15b6:	38 f0       	brcs	.+14     	; 0x15c6 <vfprintf+0x160>
    15b8:	27 e0       	ldi	r18, 0x07	; 7
    15ba:	17 e0       	ldi	r17, 0x07	; 7
    15bc:	05 c0       	rjmp	.+10     	; 0x15c8 <vfprintf+0x162>
    15be:	27 e0       	ldi	r18, 0x07	; 7
    15c0:	9c e3       	ldi	r25, 0x3C	; 60
    15c2:	49 2e       	mov	r4, r25
    15c4:	02 c0       	rjmp	.+4      	; 0x15ca <vfprintf+0x164>
    15c6:	21 2f       	mov	r18, r17
    15c8:	41 2c       	mov	r4, r1
    15ca:	56 01       	movw	r10, r12
    15cc:	84 e0       	ldi	r24, 0x04	; 4
    15ce:	a8 0e       	add	r10, r24
    15d0:	b1 1c       	adc	r11, r1
    15d2:	f6 01       	movw	r30, r12
    15d4:	60 81       	ld	r22, Z
    15d6:	71 81       	ldd	r23, Z+1	; 0x01
    15d8:	82 81       	ldd	r24, Z+2	; 0x02
    15da:	93 81       	ldd	r25, Z+3	; 0x03
    15dc:	04 2d       	mov	r16, r4
    15de:	a3 01       	movw	r20, r6
    15e0:	0e 94 80 0e 	call	0x1d00	; 0x1d00 <__ftoa_engine>
    15e4:	6c 01       	movw	r12, r24
    15e6:	f9 81       	ldd	r31, Y+1	; 0x01
    15e8:	fc 87       	std	Y+12, r31	; 0x0c
    15ea:	f0 ff       	sbrs	r31, 0
    15ec:	02 c0       	rjmp	.+4      	; 0x15f2 <vfprintf+0x18c>
    15ee:	f3 ff       	sbrs	r31, 3
    15f0:	06 c0       	rjmp	.+12     	; 0x15fe <vfprintf+0x198>
    15f2:	91 fc       	sbrc	r9, 1
    15f4:	06 c0       	rjmp	.+12     	; 0x1602 <vfprintf+0x19c>
    15f6:	92 fe       	sbrs	r9, 2
    15f8:	06 c0       	rjmp	.+12     	; 0x1606 <vfprintf+0x1a0>
    15fa:	00 e2       	ldi	r16, 0x20	; 32
    15fc:	05 c0       	rjmp	.+10     	; 0x1608 <vfprintf+0x1a2>
    15fe:	0d e2       	ldi	r16, 0x2D	; 45
    1600:	03 c0       	rjmp	.+6      	; 0x1608 <vfprintf+0x1a2>
    1602:	0b e2       	ldi	r16, 0x2B	; 43
    1604:	01 c0       	rjmp	.+2      	; 0x1608 <vfprintf+0x1a2>
    1606:	00 e0       	ldi	r16, 0x00	; 0
    1608:	8c 85       	ldd	r24, Y+12	; 0x0c
    160a:	8c 70       	andi	r24, 0x0C	; 12
    160c:	19 f0       	breq	.+6      	; 0x1614 <vfprintf+0x1ae>
    160e:	01 11       	cpse	r16, r1
    1610:	5a c2       	rjmp	.+1204   	; 0x1ac6 <vfprintf+0x660>
    1612:	9b c2       	rjmp	.+1334   	; 0x1b4a <vfprintf+0x6e4>
    1614:	97 fe       	sbrs	r9, 7
    1616:	10 c0       	rjmp	.+32     	; 0x1638 <vfprintf+0x1d2>
    1618:	4c 0c       	add	r4, r12
    161a:	fc 85       	ldd	r31, Y+12	; 0x0c
    161c:	f4 ff       	sbrs	r31, 4
    161e:	04 c0       	rjmp	.+8      	; 0x1628 <vfprintf+0x1c2>
    1620:	8a 81       	ldd	r24, Y+2	; 0x02
    1622:	81 33       	cpi	r24, 0x31	; 49
    1624:	09 f4       	brne	.+2      	; 0x1628 <vfprintf+0x1c2>
    1626:	4a 94       	dec	r4
    1628:	14 14       	cp	r1, r4
    162a:	74 f5       	brge	.+92     	; 0x1688 <vfprintf+0x222>
    162c:	28 e0       	ldi	r18, 0x08	; 8
    162e:	24 15       	cp	r18, r4
    1630:	78 f5       	brcc	.+94     	; 0x1690 <vfprintf+0x22a>
    1632:	88 e0       	ldi	r24, 0x08	; 8
    1634:	48 2e       	mov	r4, r24
    1636:	2c c0       	rjmp	.+88     	; 0x1690 <vfprintf+0x22a>
    1638:	96 fc       	sbrc	r9, 6
    163a:	2a c0       	rjmp	.+84     	; 0x1690 <vfprintf+0x22a>
    163c:	81 2f       	mov	r24, r17
    163e:	90 e0       	ldi	r25, 0x00	; 0
    1640:	8c 15       	cp	r24, r12
    1642:	9d 05       	cpc	r25, r13
    1644:	9c f0       	brlt	.+38     	; 0x166c <vfprintf+0x206>
    1646:	3c ef       	ldi	r19, 0xFC	; 252
    1648:	c3 16       	cp	r12, r19
    164a:	3f ef       	ldi	r19, 0xFF	; 255
    164c:	d3 06       	cpc	r13, r19
    164e:	74 f0       	brlt	.+28     	; 0x166c <vfprintf+0x206>
    1650:	89 2d       	mov	r24, r9
    1652:	80 68       	ori	r24, 0x80	; 128
    1654:	98 2e       	mov	r9, r24
    1656:	0a c0       	rjmp	.+20     	; 0x166c <vfprintf+0x206>
    1658:	e2 e0       	ldi	r30, 0x02	; 2
    165a:	f0 e0       	ldi	r31, 0x00	; 0
    165c:	ec 0f       	add	r30, r28
    165e:	fd 1f       	adc	r31, r29
    1660:	e1 0f       	add	r30, r17
    1662:	f1 1d       	adc	r31, r1
    1664:	80 81       	ld	r24, Z
    1666:	80 33       	cpi	r24, 0x30	; 48
    1668:	19 f4       	brne	.+6      	; 0x1670 <vfprintf+0x20a>
    166a:	11 50       	subi	r17, 0x01	; 1
    166c:	11 11       	cpse	r17, r1
    166e:	f4 cf       	rjmp	.-24     	; 0x1658 <vfprintf+0x1f2>
    1670:	97 fe       	sbrs	r9, 7
    1672:	0e c0       	rjmp	.+28     	; 0x1690 <vfprintf+0x22a>
    1674:	44 24       	eor	r4, r4
    1676:	43 94       	inc	r4
    1678:	41 0e       	add	r4, r17
    167a:	81 2f       	mov	r24, r17
    167c:	90 e0       	ldi	r25, 0x00	; 0
    167e:	c8 16       	cp	r12, r24
    1680:	d9 06       	cpc	r13, r25
    1682:	2c f4       	brge	.+10     	; 0x168e <vfprintf+0x228>
    1684:	1c 19       	sub	r17, r12
    1686:	04 c0       	rjmp	.+8      	; 0x1690 <vfprintf+0x22a>
    1688:	44 24       	eor	r4, r4
    168a:	43 94       	inc	r4
    168c:	01 c0       	rjmp	.+2      	; 0x1690 <vfprintf+0x22a>
    168e:	10 e0       	ldi	r17, 0x00	; 0
    1690:	97 fe       	sbrs	r9, 7
    1692:	06 c0       	rjmp	.+12     	; 0x16a0 <vfprintf+0x23a>
    1694:	1c 14       	cp	r1, r12
    1696:	1d 04       	cpc	r1, r13
    1698:	34 f4       	brge	.+12     	; 0x16a6 <vfprintf+0x240>
    169a:	c6 01       	movw	r24, r12
    169c:	01 96       	adiw	r24, 0x01	; 1
    169e:	05 c0       	rjmp	.+10     	; 0x16aa <vfprintf+0x244>
    16a0:	85 e0       	ldi	r24, 0x05	; 5
    16a2:	90 e0       	ldi	r25, 0x00	; 0
    16a4:	02 c0       	rjmp	.+4      	; 0x16aa <vfprintf+0x244>
    16a6:	81 e0       	ldi	r24, 0x01	; 1
    16a8:	90 e0       	ldi	r25, 0x00	; 0
    16aa:	01 11       	cpse	r16, r1
    16ac:	01 96       	adiw	r24, 0x01	; 1
    16ae:	11 23       	and	r17, r17
    16b0:	31 f0       	breq	.+12     	; 0x16be <vfprintf+0x258>
    16b2:	21 2f       	mov	r18, r17
    16b4:	30 e0       	ldi	r19, 0x00	; 0
    16b6:	2f 5f       	subi	r18, 0xFF	; 255
    16b8:	3f 4f       	sbci	r19, 0xFF	; 255
    16ba:	82 0f       	add	r24, r18
    16bc:	93 1f       	adc	r25, r19
    16be:	25 2d       	mov	r18, r5
    16c0:	30 e0       	ldi	r19, 0x00	; 0
    16c2:	82 17       	cp	r24, r18
    16c4:	93 07       	cpc	r25, r19
    16c6:	14 f4       	brge	.+4      	; 0x16cc <vfprintf+0x266>
    16c8:	58 1a       	sub	r5, r24
    16ca:	01 c0       	rjmp	.+2      	; 0x16ce <vfprintf+0x268>
    16cc:	51 2c       	mov	r5, r1
    16ce:	89 2d       	mov	r24, r9
    16d0:	89 70       	andi	r24, 0x09	; 9
    16d2:	49 f4       	brne	.+18     	; 0x16e6 <vfprintf+0x280>
    16d4:	55 20       	and	r5, r5
    16d6:	39 f0       	breq	.+14     	; 0x16e6 <vfprintf+0x280>
    16d8:	b7 01       	movw	r22, r14
    16da:	80 e2       	ldi	r24, 0x20	; 32
    16dc:	90 e0       	ldi	r25, 0x00	; 0
    16de:	0e 94 77 0f 	call	0x1eee	; 0x1eee <fputc>
    16e2:	5a 94       	dec	r5
    16e4:	f7 cf       	rjmp	.-18     	; 0x16d4 <vfprintf+0x26e>
    16e6:	00 23       	and	r16, r16
    16e8:	29 f0       	breq	.+10     	; 0x16f4 <vfprintf+0x28e>
    16ea:	b7 01       	movw	r22, r14
    16ec:	80 2f       	mov	r24, r16
    16ee:	90 e0       	ldi	r25, 0x00	; 0
    16f0:	0e 94 77 0f 	call	0x1eee	; 0x1eee <fputc>
    16f4:	93 fc       	sbrc	r9, 3
    16f6:	09 c0       	rjmp	.+18     	; 0x170a <vfprintf+0x2a4>
    16f8:	55 20       	and	r5, r5
    16fa:	39 f0       	breq	.+14     	; 0x170a <vfprintf+0x2a4>
    16fc:	b7 01       	movw	r22, r14
    16fe:	80 e3       	ldi	r24, 0x30	; 48
    1700:	90 e0       	ldi	r25, 0x00	; 0
    1702:	0e 94 77 0f 	call	0x1eee	; 0x1eee <fputc>
    1706:	5a 94       	dec	r5
    1708:	f7 cf       	rjmp	.-18     	; 0x16f8 <vfprintf+0x292>
    170a:	97 fe       	sbrs	r9, 7
    170c:	4c c0       	rjmp	.+152    	; 0x17a6 <vfprintf+0x340>
    170e:	46 01       	movw	r8, r12
    1710:	d7 fe       	sbrs	r13, 7
    1712:	02 c0       	rjmp	.+4      	; 0x1718 <vfprintf+0x2b2>
    1714:	81 2c       	mov	r8, r1
    1716:	91 2c       	mov	r9, r1
    1718:	c6 01       	movw	r24, r12
    171a:	88 19       	sub	r24, r8
    171c:	99 09       	sbc	r25, r9
    171e:	f3 01       	movw	r30, r6
    1720:	e8 0f       	add	r30, r24
    1722:	f9 1f       	adc	r31, r25
    1724:	fe 87       	std	Y+14, r31	; 0x0e
    1726:	ed 87       	std	Y+13, r30	; 0x0d
    1728:	96 01       	movw	r18, r12
    172a:	24 19       	sub	r18, r4
    172c:	31 09       	sbc	r19, r1
    172e:	38 8b       	std	Y+16, r19	; 0x10
    1730:	2f 87       	std	Y+15, r18	; 0x0f
    1732:	01 2f       	mov	r16, r17
    1734:	10 e0       	ldi	r17, 0x00	; 0
    1736:	11 95       	neg	r17
    1738:	01 95       	neg	r16
    173a:	11 09       	sbc	r17, r1
    173c:	3f ef       	ldi	r19, 0xFF	; 255
    173e:	83 16       	cp	r8, r19
    1740:	93 06       	cpc	r9, r19
    1742:	29 f4       	brne	.+10     	; 0x174e <vfprintf+0x2e8>
    1744:	b7 01       	movw	r22, r14
    1746:	8e e2       	ldi	r24, 0x2E	; 46
    1748:	90 e0       	ldi	r25, 0x00	; 0
    174a:	0e 94 77 0f 	call	0x1eee	; 0x1eee <fputc>
    174e:	c8 14       	cp	r12, r8
    1750:	d9 04       	cpc	r13, r9
    1752:	4c f0       	brlt	.+18     	; 0x1766 <vfprintf+0x300>
    1754:	8f 85       	ldd	r24, Y+15	; 0x0f
    1756:	98 89       	ldd	r25, Y+16	; 0x10
    1758:	88 15       	cp	r24, r8
    175a:	99 05       	cpc	r25, r9
    175c:	24 f4       	brge	.+8      	; 0x1766 <vfprintf+0x300>
    175e:	ed 85       	ldd	r30, Y+13	; 0x0d
    1760:	fe 85       	ldd	r31, Y+14	; 0x0e
    1762:	81 81       	ldd	r24, Z+1	; 0x01
    1764:	01 c0       	rjmp	.+2      	; 0x1768 <vfprintf+0x302>
    1766:	80 e3       	ldi	r24, 0x30	; 48
    1768:	f1 e0       	ldi	r31, 0x01	; 1
    176a:	8f 1a       	sub	r8, r31
    176c:	91 08       	sbc	r9, r1
    176e:	2d 85       	ldd	r18, Y+13	; 0x0d
    1770:	3e 85       	ldd	r19, Y+14	; 0x0e
    1772:	2f 5f       	subi	r18, 0xFF	; 255
    1774:	3f 4f       	sbci	r19, 0xFF	; 255
    1776:	3e 87       	std	Y+14, r19	; 0x0e
    1778:	2d 87       	std	Y+13, r18	; 0x0d
    177a:	80 16       	cp	r8, r16
    177c:	91 06       	cpc	r9, r17
    177e:	2c f0       	brlt	.+10     	; 0x178a <vfprintf+0x324>
    1780:	b7 01       	movw	r22, r14
    1782:	90 e0       	ldi	r25, 0x00	; 0
    1784:	0e 94 77 0f 	call	0x1eee	; 0x1eee <fputc>
    1788:	d9 cf       	rjmp	.-78     	; 0x173c <vfprintf+0x2d6>
    178a:	c8 14       	cp	r12, r8
    178c:	d9 04       	cpc	r13, r9
    178e:	41 f4       	brne	.+16     	; 0x17a0 <vfprintf+0x33a>
    1790:	9a 81       	ldd	r25, Y+2	; 0x02
    1792:	96 33       	cpi	r25, 0x36	; 54
    1794:	20 f4       	brcc	.+8      	; 0x179e <vfprintf+0x338>
    1796:	95 33       	cpi	r25, 0x35	; 53
    1798:	19 f4       	brne	.+6      	; 0x17a0 <vfprintf+0x33a>
    179a:	3c 85       	ldd	r19, Y+12	; 0x0c
    179c:	34 ff       	sbrs	r19, 4
    179e:	81 e3       	ldi	r24, 0x31	; 49
    17a0:	b7 01       	movw	r22, r14
    17a2:	90 e0       	ldi	r25, 0x00	; 0
    17a4:	4e c0       	rjmp	.+156    	; 0x1842 <vfprintf+0x3dc>
    17a6:	8a 81       	ldd	r24, Y+2	; 0x02
    17a8:	81 33       	cpi	r24, 0x31	; 49
    17aa:	19 f0       	breq	.+6      	; 0x17b2 <vfprintf+0x34c>
    17ac:	9c 85       	ldd	r25, Y+12	; 0x0c
    17ae:	9f 7e       	andi	r25, 0xEF	; 239
    17b0:	9c 87       	std	Y+12, r25	; 0x0c
    17b2:	b7 01       	movw	r22, r14
    17b4:	90 e0       	ldi	r25, 0x00	; 0
    17b6:	0e 94 77 0f 	call	0x1eee	; 0x1eee <fputc>
    17ba:	11 11       	cpse	r17, r1
    17bc:	05 c0       	rjmp	.+10     	; 0x17c8 <vfprintf+0x362>
    17be:	94 fc       	sbrc	r9, 4
    17c0:	18 c0       	rjmp	.+48     	; 0x17f2 <vfprintf+0x38c>
    17c2:	85 e6       	ldi	r24, 0x65	; 101
    17c4:	90 e0       	ldi	r25, 0x00	; 0
    17c6:	17 c0       	rjmp	.+46     	; 0x17f6 <vfprintf+0x390>
    17c8:	b7 01       	movw	r22, r14
    17ca:	8e e2       	ldi	r24, 0x2E	; 46
    17cc:	90 e0       	ldi	r25, 0x00	; 0
    17ce:	0e 94 77 0f 	call	0x1eee	; 0x1eee <fputc>
    17d2:	1e 5f       	subi	r17, 0xFE	; 254
    17d4:	82 e0       	ldi	r24, 0x02	; 2
    17d6:	01 e0       	ldi	r16, 0x01	; 1
    17d8:	08 0f       	add	r16, r24
    17da:	f3 01       	movw	r30, r6
    17dc:	e8 0f       	add	r30, r24
    17de:	f1 1d       	adc	r31, r1
    17e0:	80 81       	ld	r24, Z
    17e2:	b7 01       	movw	r22, r14
    17e4:	90 e0       	ldi	r25, 0x00	; 0
    17e6:	0e 94 77 0f 	call	0x1eee	; 0x1eee <fputc>
    17ea:	80 2f       	mov	r24, r16
    17ec:	01 13       	cpse	r16, r17
    17ee:	f3 cf       	rjmp	.-26     	; 0x17d6 <vfprintf+0x370>
    17f0:	e6 cf       	rjmp	.-52     	; 0x17be <vfprintf+0x358>
    17f2:	85 e4       	ldi	r24, 0x45	; 69
    17f4:	90 e0       	ldi	r25, 0x00	; 0
    17f6:	b7 01       	movw	r22, r14
    17f8:	0e 94 77 0f 	call	0x1eee	; 0x1eee <fputc>
    17fc:	d7 fc       	sbrc	r13, 7
    17fe:	06 c0       	rjmp	.+12     	; 0x180c <vfprintf+0x3a6>
    1800:	c1 14       	cp	r12, r1
    1802:	d1 04       	cpc	r13, r1
    1804:	41 f4       	brne	.+16     	; 0x1816 <vfprintf+0x3b0>
    1806:	ec 85       	ldd	r30, Y+12	; 0x0c
    1808:	e4 ff       	sbrs	r30, 4
    180a:	05 c0       	rjmp	.+10     	; 0x1816 <vfprintf+0x3b0>
    180c:	d1 94       	neg	r13
    180e:	c1 94       	neg	r12
    1810:	d1 08       	sbc	r13, r1
    1812:	8d e2       	ldi	r24, 0x2D	; 45
    1814:	01 c0       	rjmp	.+2      	; 0x1818 <vfprintf+0x3b2>
    1816:	8b e2       	ldi	r24, 0x2B	; 43
    1818:	b7 01       	movw	r22, r14
    181a:	90 e0       	ldi	r25, 0x00	; 0
    181c:	0e 94 77 0f 	call	0x1eee	; 0x1eee <fputc>
    1820:	80 e3       	ldi	r24, 0x30	; 48
    1822:	2a e0       	ldi	r18, 0x0A	; 10
    1824:	c2 16       	cp	r12, r18
    1826:	d1 04       	cpc	r13, r1
    1828:	2c f0       	brlt	.+10     	; 0x1834 <vfprintf+0x3ce>
    182a:	8f 5f       	subi	r24, 0xFF	; 255
    182c:	fa e0       	ldi	r31, 0x0A	; 10
    182e:	cf 1a       	sub	r12, r31
    1830:	d1 08       	sbc	r13, r1
    1832:	f7 cf       	rjmp	.-18     	; 0x1822 <vfprintf+0x3bc>
    1834:	b7 01       	movw	r22, r14
    1836:	90 e0       	ldi	r25, 0x00	; 0
    1838:	0e 94 77 0f 	call	0x1eee	; 0x1eee <fputc>
    183c:	b7 01       	movw	r22, r14
    183e:	c6 01       	movw	r24, r12
    1840:	c0 96       	adiw	r24, 0x30	; 48
    1842:	0e 94 77 0f 	call	0x1eee	; 0x1eee <fputc>
    1846:	54 c1       	rjmp	.+680    	; 0x1af0 <vfprintf+0x68a>
    1848:	83 36       	cpi	r24, 0x63	; 99
    184a:	31 f0       	breq	.+12     	; 0x1858 <vfprintf+0x3f2>
    184c:	83 37       	cpi	r24, 0x73	; 115
    184e:	79 f0       	breq	.+30     	; 0x186e <vfprintf+0x408>
    1850:	83 35       	cpi	r24, 0x53	; 83
    1852:	09 f0       	breq	.+2      	; 0x1856 <vfprintf+0x3f0>
    1854:	56 c0       	rjmp	.+172    	; 0x1902 <vfprintf+0x49c>
    1856:	20 c0       	rjmp	.+64     	; 0x1898 <vfprintf+0x432>
    1858:	56 01       	movw	r10, r12
    185a:	32 e0       	ldi	r19, 0x02	; 2
    185c:	a3 0e       	add	r10, r19
    185e:	b1 1c       	adc	r11, r1
    1860:	f6 01       	movw	r30, r12
    1862:	80 81       	ld	r24, Z
    1864:	89 83       	std	Y+1, r24	; 0x01
    1866:	01 e0       	ldi	r16, 0x01	; 1
    1868:	10 e0       	ldi	r17, 0x00	; 0
    186a:	63 01       	movw	r12, r6
    186c:	12 c0       	rjmp	.+36     	; 0x1892 <vfprintf+0x42c>
    186e:	56 01       	movw	r10, r12
    1870:	f2 e0       	ldi	r31, 0x02	; 2
    1872:	af 0e       	add	r10, r31
    1874:	b1 1c       	adc	r11, r1
    1876:	f6 01       	movw	r30, r12
    1878:	c0 80       	ld	r12, Z
    187a:	d1 80       	ldd	r13, Z+1	; 0x01
    187c:	96 fe       	sbrs	r9, 6
    187e:	03 c0       	rjmp	.+6      	; 0x1886 <vfprintf+0x420>
    1880:	61 2f       	mov	r22, r17
    1882:	70 e0       	ldi	r23, 0x00	; 0
    1884:	02 c0       	rjmp	.+4      	; 0x188a <vfprintf+0x424>
    1886:	6f ef       	ldi	r22, 0xFF	; 255
    1888:	7f ef       	ldi	r23, 0xFF	; 255
    188a:	c6 01       	movw	r24, r12
    188c:	0e 94 6c 0f 	call	0x1ed8	; 0x1ed8 <strnlen>
    1890:	8c 01       	movw	r16, r24
    1892:	f9 2d       	mov	r31, r9
    1894:	ff 77       	andi	r31, 0x7F	; 127
    1896:	14 c0       	rjmp	.+40     	; 0x18c0 <vfprintf+0x45a>
    1898:	56 01       	movw	r10, r12
    189a:	22 e0       	ldi	r18, 0x02	; 2
    189c:	a2 0e       	add	r10, r18
    189e:	b1 1c       	adc	r11, r1
    18a0:	f6 01       	movw	r30, r12
    18a2:	c0 80       	ld	r12, Z
    18a4:	d1 80       	ldd	r13, Z+1	; 0x01
    18a6:	96 fe       	sbrs	r9, 6
    18a8:	03 c0       	rjmp	.+6      	; 0x18b0 <vfprintf+0x44a>
    18aa:	61 2f       	mov	r22, r17
    18ac:	70 e0       	ldi	r23, 0x00	; 0
    18ae:	02 c0       	rjmp	.+4      	; 0x18b4 <vfprintf+0x44e>
    18b0:	6f ef       	ldi	r22, 0xFF	; 255
    18b2:	7f ef       	ldi	r23, 0xFF	; 255
    18b4:	c6 01       	movw	r24, r12
    18b6:	0e 94 58 0f 	call	0x1eb0	; 0x1eb0 <strnlen_P>
    18ba:	8c 01       	movw	r16, r24
    18bc:	f9 2d       	mov	r31, r9
    18be:	f0 68       	ori	r31, 0x80	; 128
    18c0:	9f 2e       	mov	r9, r31
    18c2:	f3 fd       	sbrc	r31, 3
    18c4:	1a c0       	rjmp	.+52     	; 0x18fa <vfprintf+0x494>
    18c6:	85 2d       	mov	r24, r5
    18c8:	90 e0       	ldi	r25, 0x00	; 0
    18ca:	08 17       	cp	r16, r24
    18cc:	19 07       	cpc	r17, r25
    18ce:	a8 f4       	brcc	.+42     	; 0x18fa <vfprintf+0x494>
    18d0:	b7 01       	movw	r22, r14
    18d2:	80 e2       	ldi	r24, 0x20	; 32
    18d4:	90 e0       	ldi	r25, 0x00	; 0
    18d6:	0e 94 77 0f 	call	0x1eee	; 0x1eee <fputc>
    18da:	5a 94       	dec	r5
    18dc:	f4 cf       	rjmp	.-24     	; 0x18c6 <vfprintf+0x460>
    18de:	f6 01       	movw	r30, r12
    18e0:	97 fc       	sbrc	r9, 7
    18e2:	85 91       	lpm	r24, Z+
    18e4:	97 fe       	sbrs	r9, 7
    18e6:	81 91       	ld	r24, Z+
    18e8:	6f 01       	movw	r12, r30
    18ea:	b7 01       	movw	r22, r14
    18ec:	90 e0       	ldi	r25, 0x00	; 0
    18ee:	0e 94 77 0f 	call	0x1eee	; 0x1eee <fputc>
    18f2:	51 10       	cpse	r5, r1
    18f4:	5a 94       	dec	r5
    18f6:	01 50       	subi	r16, 0x01	; 1
    18f8:	11 09       	sbc	r17, r1
    18fa:	01 15       	cp	r16, r1
    18fc:	11 05       	cpc	r17, r1
    18fe:	79 f7       	brne	.-34     	; 0x18de <vfprintf+0x478>
    1900:	f7 c0       	rjmp	.+494    	; 0x1af0 <vfprintf+0x68a>
    1902:	84 36       	cpi	r24, 0x64	; 100
    1904:	11 f0       	breq	.+4      	; 0x190a <vfprintf+0x4a4>
    1906:	89 36       	cpi	r24, 0x69	; 105
    1908:	61 f5       	brne	.+88     	; 0x1962 <vfprintf+0x4fc>
    190a:	56 01       	movw	r10, r12
    190c:	97 fe       	sbrs	r9, 7
    190e:	09 c0       	rjmp	.+18     	; 0x1922 <vfprintf+0x4bc>
    1910:	24 e0       	ldi	r18, 0x04	; 4
    1912:	a2 0e       	add	r10, r18
    1914:	b1 1c       	adc	r11, r1
    1916:	f6 01       	movw	r30, r12
    1918:	60 81       	ld	r22, Z
    191a:	71 81       	ldd	r23, Z+1	; 0x01
    191c:	82 81       	ldd	r24, Z+2	; 0x02
    191e:	93 81       	ldd	r25, Z+3	; 0x03
    1920:	0a c0       	rjmp	.+20     	; 0x1936 <vfprintf+0x4d0>
    1922:	f2 e0       	ldi	r31, 0x02	; 2
    1924:	af 0e       	add	r10, r31
    1926:	b1 1c       	adc	r11, r1
    1928:	f6 01       	movw	r30, r12
    192a:	60 81       	ld	r22, Z
    192c:	71 81       	ldd	r23, Z+1	; 0x01
    192e:	07 2e       	mov	r0, r23
    1930:	00 0c       	add	r0, r0
    1932:	88 0b       	sbc	r24, r24
    1934:	99 0b       	sbc	r25, r25
    1936:	f9 2d       	mov	r31, r9
    1938:	ff 76       	andi	r31, 0x6F	; 111
    193a:	9f 2e       	mov	r9, r31
    193c:	97 ff       	sbrs	r25, 7
    193e:	09 c0       	rjmp	.+18     	; 0x1952 <vfprintf+0x4ec>
    1940:	90 95       	com	r25
    1942:	80 95       	com	r24
    1944:	70 95       	com	r23
    1946:	61 95       	neg	r22
    1948:	7f 4f       	sbci	r23, 0xFF	; 255
    194a:	8f 4f       	sbci	r24, 0xFF	; 255
    194c:	9f 4f       	sbci	r25, 0xFF	; 255
    194e:	f0 68       	ori	r31, 0x80	; 128
    1950:	9f 2e       	mov	r9, r31
    1952:	2a e0       	ldi	r18, 0x0A	; 10
    1954:	30 e0       	ldi	r19, 0x00	; 0
    1956:	a3 01       	movw	r20, r6
    1958:	0e 94 d5 0f 	call	0x1faa	; 0x1faa <__ultoa_invert>
    195c:	c8 2e       	mov	r12, r24
    195e:	c6 18       	sub	r12, r6
    1960:	3f c0       	rjmp	.+126    	; 0x19e0 <vfprintf+0x57a>
    1962:	09 2d       	mov	r16, r9
    1964:	85 37       	cpi	r24, 0x75	; 117
    1966:	21 f4       	brne	.+8      	; 0x1970 <vfprintf+0x50a>
    1968:	0f 7e       	andi	r16, 0xEF	; 239
    196a:	2a e0       	ldi	r18, 0x0A	; 10
    196c:	30 e0       	ldi	r19, 0x00	; 0
    196e:	1d c0       	rjmp	.+58     	; 0x19aa <vfprintf+0x544>
    1970:	09 7f       	andi	r16, 0xF9	; 249
    1972:	8f 36       	cpi	r24, 0x6F	; 111
    1974:	91 f0       	breq	.+36     	; 0x199a <vfprintf+0x534>
    1976:	18 f4       	brcc	.+6      	; 0x197e <vfprintf+0x518>
    1978:	88 35       	cpi	r24, 0x58	; 88
    197a:	59 f0       	breq	.+22     	; 0x1992 <vfprintf+0x52c>
    197c:	c3 c0       	rjmp	.+390    	; 0x1b04 <vfprintf+0x69e>
    197e:	80 37       	cpi	r24, 0x70	; 112
    1980:	19 f0       	breq	.+6      	; 0x1988 <vfprintf+0x522>
    1982:	88 37       	cpi	r24, 0x78	; 120
    1984:	11 f0       	breq	.+4      	; 0x198a <vfprintf+0x524>
    1986:	be c0       	rjmp	.+380    	; 0x1b04 <vfprintf+0x69e>
    1988:	00 61       	ori	r16, 0x10	; 16
    198a:	04 ff       	sbrs	r16, 4
    198c:	09 c0       	rjmp	.+18     	; 0x19a0 <vfprintf+0x53a>
    198e:	04 60       	ori	r16, 0x04	; 4
    1990:	07 c0       	rjmp	.+14     	; 0x19a0 <vfprintf+0x53a>
    1992:	94 fe       	sbrs	r9, 4
    1994:	08 c0       	rjmp	.+16     	; 0x19a6 <vfprintf+0x540>
    1996:	06 60       	ori	r16, 0x06	; 6
    1998:	06 c0       	rjmp	.+12     	; 0x19a6 <vfprintf+0x540>
    199a:	28 e0       	ldi	r18, 0x08	; 8
    199c:	30 e0       	ldi	r19, 0x00	; 0
    199e:	05 c0       	rjmp	.+10     	; 0x19aa <vfprintf+0x544>
    19a0:	20 e1       	ldi	r18, 0x10	; 16
    19a2:	30 e0       	ldi	r19, 0x00	; 0
    19a4:	02 c0       	rjmp	.+4      	; 0x19aa <vfprintf+0x544>
    19a6:	20 e1       	ldi	r18, 0x10	; 16
    19a8:	32 e0       	ldi	r19, 0x02	; 2
    19aa:	56 01       	movw	r10, r12
    19ac:	07 ff       	sbrs	r16, 7
    19ae:	09 c0       	rjmp	.+18     	; 0x19c2 <vfprintf+0x55c>
    19b0:	84 e0       	ldi	r24, 0x04	; 4
    19b2:	a8 0e       	add	r10, r24
    19b4:	b1 1c       	adc	r11, r1
    19b6:	f6 01       	movw	r30, r12
    19b8:	60 81       	ld	r22, Z
    19ba:	71 81       	ldd	r23, Z+1	; 0x01
    19bc:	82 81       	ldd	r24, Z+2	; 0x02
    19be:	93 81       	ldd	r25, Z+3	; 0x03
    19c0:	08 c0       	rjmp	.+16     	; 0x19d2 <vfprintf+0x56c>
    19c2:	f2 e0       	ldi	r31, 0x02	; 2
    19c4:	af 0e       	add	r10, r31
    19c6:	b1 1c       	adc	r11, r1
    19c8:	f6 01       	movw	r30, r12
    19ca:	60 81       	ld	r22, Z
    19cc:	71 81       	ldd	r23, Z+1	; 0x01
    19ce:	80 e0       	ldi	r24, 0x00	; 0
    19d0:	90 e0       	ldi	r25, 0x00	; 0
    19d2:	a3 01       	movw	r20, r6
    19d4:	0e 94 d5 0f 	call	0x1faa	; 0x1faa <__ultoa_invert>
    19d8:	c8 2e       	mov	r12, r24
    19da:	c6 18       	sub	r12, r6
    19dc:	0f 77       	andi	r16, 0x7F	; 127
    19de:	90 2e       	mov	r9, r16
    19e0:	96 fe       	sbrs	r9, 6
    19e2:	0b c0       	rjmp	.+22     	; 0x19fa <vfprintf+0x594>
    19e4:	09 2d       	mov	r16, r9
    19e6:	0e 7f       	andi	r16, 0xFE	; 254
    19e8:	c1 16       	cp	r12, r17
    19ea:	50 f4       	brcc	.+20     	; 0x1a00 <vfprintf+0x59a>
    19ec:	94 fe       	sbrs	r9, 4
    19ee:	0a c0       	rjmp	.+20     	; 0x1a04 <vfprintf+0x59e>
    19f0:	92 fc       	sbrc	r9, 2
    19f2:	08 c0       	rjmp	.+16     	; 0x1a04 <vfprintf+0x59e>
    19f4:	09 2d       	mov	r16, r9
    19f6:	0e 7e       	andi	r16, 0xEE	; 238
    19f8:	05 c0       	rjmp	.+10     	; 0x1a04 <vfprintf+0x59e>
    19fa:	dc 2c       	mov	r13, r12
    19fc:	09 2d       	mov	r16, r9
    19fe:	03 c0       	rjmp	.+6      	; 0x1a06 <vfprintf+0x5a0>
    1a00:	dc 2c       	mov	r13, r12
    1a02:	01 c0       	rjmp	.+2      	; 0x1a06 <vfprintf+0x5a0>
    1a04:	d1 2e       	mov	r13, r17
    1a06:	04 ff       	sbrs	r16, 4
    1a08:	0d c0       	rjmp	.+26     	; 0x1a24 <vfprintf+0x5be>
    1a0a:	fe 01       	movw	r30, r28
    1a0c:	ec 0d       	add	r30, r12
    1a0e:	f1 1d       	adc	r31, r1
    1a10:	80 81       	ld	r24, Z
    1a12:	80 33       	cpi	r24, 0x30	; 48
    1a14:	11 f4       	brne	.+4      	; 0x1a1a <vfprintf+0x5b4>
    1a16:	09 7e       	andi	r16, 0xE9	; 233
    1a18:	09 c0       	rjmp	.+18     	; 0x1a2c <vfprintf+0x5c6>
    1a1a:	02 ff       	sbrs	r16, 2
    1a1c:	06 c0       	rjmp	.+12     	; 0x1a2a <vfprintf+0x5c4>
    1a1e:	d3 94       	inc	r13
    1a20:	d3 94       	inc	r13
    1a22:	04 c0       	rjmp	.+8      	; 0x1a2c <vfprintf+0x5c6>
    1a24:	80 2f       	mov	r24, r16
    1a26:	86 78       	andi	r24, 0x86	; 134
    1a28:	09 f0       	breq	.+2      	; 0x1a2c <vfprintf+0x5c6>
    1a2a:	d3 94       	inc	r13
    1a2c:	03 fd       	sbrc	r16, 3
    1a2e:	11 c0       	rjmp	.+34     	; 0x1a52 <vfprintf+0x5ec>
    1a30:	00 ff       	sbrs	r16, 0
    1a32:	06 c0       	rjmp	.+12     	; 0x1a40 <vfprintf+0x5da>
    1a34:	1c 2d       	mov	r17, r12
    1a36:	d5 14       	cp	r13, r5
    1a38:	80 f4       	brcc	.+32     	; 0x1a5a <vfprintf+0x5f4>
    1a3a:	15 0d       	add	r17, r5
    1a3c:	1d 19       	sub	r17, r13
    1a3e:	0d c0       	rjmp	.+26     	; 0x1a5a <vfprintf+0x5f4>
    1a40:	d5 14       	cp	r13, r5
    1a42:	58 f4       	brcc	.+22     	; 0x1a5a <vfprintf+0x5f4>
    1a44:	b7 01       	movw	r22, r14
    1a46:	80 e2       	ldi	r24, 0x20	; 32
    1a48:	90 e0       	ldi	r25, 0x00	; 0
    1a4a:	0e 94 77 0f 	call	0x1eee	; 0x1eee <fputc>
    1a4e:	d3 94       	inc	r13
    1a50:	f7 cf       	rjmp	.-18     	; 0x1a40 <vfprintf+0x5da>
    1a52:	d5 14       	cp	r13, r5
    1a54:	10 f4       	brcc	.+4      	; 0x1a5a <vfprintf+0x5f4>
    1a56:	5d 18       	sub	r5, r13
    1a58:	01 c0       	rjmp	.+2      	; 0x1a5c <vfprintf+0x5f6>
    1a5a:	51 2c       	mov	r5, r1
    1a5c:	04 ff       	sbrs	r16, 4
    1a5e:	10 c0       	rjmp	.+32     	; 0x1a80 <vfprintf+0x61a>
    1a60:	b7 01       	movw	r22, r14
    1a62:	80 e3       	ldi	r24, 0x30	; 48
    1a64:	90 e0       	ldi	r25, 0x00	; 0
    1a66:	0e 94 77 0f 	call	0x1eee	; 0x1eee <fputc>
    1a6a:	02 ff       	sbrs	r16, 2
    1a6c:	17 c0       	rjmp	.+46     	; 0x1a9c <vfprintf+0x636>
    1a6e:	01 fd       	sbrc	r16, 1
    1a70:	03 c0       	rjmp	.+6      	; 0x1a78 <vfprintf+0x612>
    1a72:	88 e7       	ldi	r24, 0x78	; 120
    1a74:	90 e0       	ldi	r25, 0x00	; 0
    1a76:	02 c0       	rjmp	.+4      	; 0x1a7c <vfprintf+0x616>
    1a78:	88 e5       	ldi	r24, 0x58	; 88
    1a7a:	90 e0       	ldi	r25, 0x00	; 0
    1a7c:	b7 01       	movw	r22, r14
    1a7e:	0c c0       	rjmp	.+24     	; 0x1a98 <vfprintf+0x632>
    1a80:	80 2f       	mov	r24, r16
    1a82:	86 78       	andi	r24, 0x86	; 134
    1a84:	59 f0       	breq	.+22     	; 0x1a9c <vfprintf+0x636>
    1a86:	01 ff       	sbrs	r16, 1
    1a88:	02 c0       	rjmp	.+4      	; 0x1a8e <vfprintf+0x628>
    1a8a:	8b e2       	ldi	r24, 0x2B	; 43
    1a8c:	01 c0       	rjmp	.+2      	; 0x1a90 <vfprintf+0x62a>
    1a8e:	80 e2       	ldi	r24, 0x20	; 32
    1a90:	07 fd       	sbrc	r16, 7
    1a92:	8d e2       	ldi	r24, 0x2D	; 45
    1a94:	b7 01       	movw	r22, r14
    1a96:	90 e0       	ldi	r25, 0x00	; 0
    1a98:	0e 94 77 0f 	call	0x1eee	; 0x1eee <fputc>
    1a9c:	c1 16       	cp	r12, r17
    1a9e:	38 f4       	brcc	.+14     	; 0x1aae <vfprintf+0x648>
    1aa0:	b7 01       	movw	r22, r14
    1aa2:	80 e3       	ldi	r24, 0x30	; 48
    1aa4:	90 e0       	ldi	r25, 0x00	; 0
    1aa6:	0e 94 77 0f 	call	0x1eee	; 0x1eee <fputc>
    1aaa:	11 50       	subi	r17, 0x01	; 1
    1aac:	f7 cf       	rjmp	.-18     	; 0x1a9c <vfprintf+0x636>
    1aae:	ca 94       	dec	r12
    1ab0:	f3 01       	movw	r30, r6
    1ab2:	ec 0d       	add	r30, r12
    1ab4:	f1 1d       	adc	r31, r1
    1ab6:	80 81       	ld	r24, Z
    1ab8:	b7 01       	movw	r22, r14
    1aba:	90 e0       	ldi	r25, 0x00	; 0
    1abc:	0e 94 77 0f 	call	0x1eee	; 0x1eee <fputc>
    1ac0:	c1 10       	cpse	r12, r1
    1ac2:	f5 cf       	rjmp	.-22     	; 0x1aae <vfprintf+0x648>
    1ac4:	15 c0       	rjmp	.+42     	; 0x1af0 <vfprintf+0x68a>
    1ac6:	f4 e0       	ldi	r31, 0x04	; 4
    1ac8:	f5 15       	cp	r31, r5
    1aca:	60 f5       	brcc	.+88     	; 0x1b24 <vfprintf+0x6be>
    1acc:	84 e0       	ldi	r24, 0x04	; 4
    1ace:	58 1a       	sub	r5, r24
    1ad0:	93 fe       	sbrs	r9, 3
    1ad2:	1f c0       	rjmp	.+62     	; 0x1b12 <vfprintf+0x6ac>
    1ad4:	01 11       	cpse	r16, r1
    1ad6:	27 c0       	rjmp	.+78     	; 0x1b26 <vfprintf+0x6c0>
    1ad8:	2c 85       	ldd	r18, Y+12	; 0x0c
    1ada:	23 ff       	sbrs	r18, 3
    1adc:	2a c0       	rjmp	.+84     	; 0x1b32 <vfprintf+0x6cc>
    1ade:	08 e6       	ldi	r16, 0x68	; 104
    1ae0:	10 e0       	ldi	r17, 0x00	; 0
    1ae2:	39 2d       	mov	r19, r9
    1ae4:	30 71       	andi	r19, 0x10	; 16
    1ae6:	93 2e       	mov	r9, r19
    1ae8:	f8 01       	movw	r30, r16
    1aea:	84 91       	lpm	r24, Z
    1aec:	81 11       	cpse	r24, r1
    1aee:	24 c0       	rjmp	.+72     	; 0x1b38 <vfprintf+0x6d2>
    1af0:	55 20       	and	r5, r5
    1af2:	09 f4       	brne	.+2      	; 0x1af6 <vfprintf+0x690>
    1af4:	e4 cc       	rjmp	.-1592   	; 0x14be <vfprintf+0x58>
    1af6:	b7 01       	movw	r22, r14
    1af8:	80 e2       	ldi	r24, 0x20	; 32
    1afa:	90 e0       	ldi	r25, 0x00	; 0
    1afc:	0e 94 77 0f 	call	0x1eee	; 0x1eee <fputc>
    1b00:	5a 94       	dec	r5
    1b02:	f6 cf       	rjmp	.-20     	; 0x1af0 <vfprintf+0x68a>
    1b04:	f7 01       	movw	r30, r14
    1b06:	86 81       	ldd	r24, Z+6	; 0x06
    1b08:	97 81       	ldd	r25, Z+7	; 0x07
    1b0a:	26 c0       	rjmp	.+76     	; 0x1b58 <vfprintf+0x6f2>
    1b0c:	8f ef       	ldi	r24, 0xFF	; 255
    1b0e:	9f ef       	ldi	r25, 0xFF	; 255
    1b10:	23 c0       	rjmp	.+70     	; 0x1b58 <vfprintf+0x6f2>
    1b12:	b7 01       	movw	r22, r14
    1b14:	80 e2       	ldi	r24, 0x20	; 32
    1b16:	90 e0       	ldi	r25, 0x00	; 0
    1b18:	0e 94 77 0f 	call	0x1eee	; 0x1eee <fputc>
    1b1c:	5a 94       	dec	r5
    1b1e:	51 10       	cpse	r5, r1
    1b20:	f8 cf       	rjmp	.-16     	; 0x1b12 <vfprintf+0x6ac>
    1b22:	d8 cf       	rjmp	.-80     	; 0x1ad4 <vfprintf+0x66e>
    1b24:	51 2c       	mov	r5, r1
    1b26:	b7 01       	movw	r22, r14
    1b28:	80 2f       	mov	r24, r16
    1b2a:	90 e0       	ldi	r25, 0x00	; 0
    1b2c:	0e 94 77 0f 	call	0x1eee	; 0x1eee <fputc>
    1b30:	d3 cf       	rjmp	.-90     	; 0x1ad8 <vfprintf+0x672>
    1b32:	0c e6       	ldi	r16, 0x6C	; 108
    1b34:	10 e0       	ldi	r17, 0x00	; 0
    1b36:	d5 cf       	rjmp	.-86     	; 0x1ae2 <vfprintf+0x67c>
    1b38:	91 10       	cpse	r9, r1
    1b3a:	80 52       	subi	r24, 0x20	; 32
    1b3c:	b7 01       	movw	r22, r14
    1b3e:	90 e0       	ldi	r25, 0x00	; 0
    1b40:	0e 94 77 0f 	call	0x1eee	; 0x1eee <fputc>
    1b44:	0f 5f       	subi	r16, 0xFF	; 255
    1b46:	1f 4f       	sbci	r17, 0xFF	; 255
    1b48:	cf cf       	rjmp	.-98     	; 0x1ae8 <vfprintf+0x682>
    1b4a:	23 e0       	ldi	r18, 0x03	; 3
    1b4c:	25 15       	cp	r18, r5
    1b4e:	10 f4       	brcc	.+4      	; 0x1b54 <vfprintf+0x6ee>
    1b50:	83 e0       	ldi	r24, 0x03	; 3
    1b52:	bd cf       	rjmp	.-134    	; 0x1ace <vfprintf+0x668>
    1b54:	51 2c       	mov	r5, r1
    1b56:	c0 cf       	rjmp	.-128    	; 0x1ad8 <vfprintf+0x672>
    1b58:	60 96       	adiw	r28, 0x10	; 16
    1b5a:	e2 e1       	ldi	r30, 0x12	; 18
    1b5c:	0c 94 5c 0e 	jmp	0x1cb8	; 0x1cb8 <__epilogue_restores__>

00001b60 <__udivmodsi4>:
    1b60:	a1 e2       	ldi	r26, 0x21	; 33
    1b62:	1a 2e       	mov	r1, r26
    1b64:	aa 1b       	sub	r26, r26
    1b66:	bb 1b       	sub	r27, r27
    1b68:	fd 01       	movw	r30, r26
    1b6a:	0d c0       	rjmp	.+26     	; 0x1b86 <__udivmodsi4_ep>

00001b6c <__udivmodsi4_loop>:
    1b6c:	aa 1f       	adc	r26, r26
    1b6e:	bb 1f       	adc	r27, r27
    1b70:	ee 1f       	adc	r30, r30
    1b72:	ff 1f       	adc	r31, r31
    1b74:	a2 17       	cp	r26, r18
    1b76:	b3 07       	cpc	r27, r19
    1b78:	e4 07       	cpc	r30, r20
    1b7a:	f5 07       	cpc	r31, r21
    1b7c:	20 f0       	brcs	.+8      	; 0x1b86 <__udivmodsi4_ep>
    1b7e:	a2 1b       	sub	r26, r18
    1b80:	b3 0b       	sbc	r27, r19
    1b82:	e4 0b       	sbc	r30, r20
    1b84:	f5 0b       	sbc	r31, r21

00001b86 <__udivmodsi4_ep>:
    1b86:	66 1f       	adc	r22, r22
    1b88:	77 1f       	adc	r23, r23
    1b8a:	88 1f       	adc	r24, r24
    1b8c:	99 1f       	adc	r25, r25
    1b8e:	1a 94       	dec	r1
    1b90:	69 f7       	brne	.-38     	; 0x1b6c <__udivmodsi4_loop>
    1b92:	60 95       	com	r22
    1b94:	70 95       	com	r23
    1b96:	80 95       	com	r24
    1b98:	90 95       	com	r25
    1b9a:	9b 01       	movw	r18, r22
    1b9c:	ac 01       	movw	r20, r24
    1b9e:	bd 01       	movw	r22, r26
    1ba0:	cf 01       	movw	r24, r30
    1ba2:	08 95       	ret

00001ba4 <__umulhisi3>:
    1ba4:	a2 9f       	mul	r26, r18
    1ba6:	b0 01       	movw	r22, r0
    1ba8:	b3 9f       	mul	r27, r19
    1baa:	c0 01       	movw	r24, r0
    1bac:	a3 9f       	mul	r26, r19
    1bae:	70 0d       	add	r23, r0
    1bb0:	81 1d       	adc	r24, r1
    1bb2:	11 24       	eor	r1, r1
    1bb4:	91 1d       	adc	r25, r1
    1bb6:	b2 9f       	mul	r27, r18
    1bb8:	70 0d       	add	r23, r0
    1bba:	81 1d       	adc	r24, r1
    1bbc:	11 24       	eor	r1, r1
    1bbe:	91 1d       	adc	r25, r1
    1bc0:	08 95       	ret

00001bc2 <__umoddi3>:
    1bc2:	68 94       	set
    1bc4:	01 c0       	rjmp	.+2      	; 0x1bc8 <__udivdi3_umoddi3>

00001bc6 <__udivdi3>:
    1bc6:	e8 94       	clt

00001bc8 <__udivdi3_umoddi3>:
    1bc8:	8f 92       	push	r8
    1bca:	9f 92       	push	r9
    1bcc:	cf 93       	push	r28
    1bce:	df 93       	push	r29
    1bd0:	0e 94 ef 0d 	call	0x1bde	; 0x1bde <__udivmod64>
    1bd4:	df 91       	pop	r29
    1bd6:	cf 91       	pop	r28
    1bd8:	9f 90       	pop	r9
    1bda:	8f 90       	pop	r8
    1bdc:	08 95       	ret

00001bde <__udivmod64>:
    1bde:	88 24       	eor	r8, r8
    1be0:	99 24       	eor	r9, r9
    1be2:	f4 01       	movw	r30, r8
    1be4:	e4 01       	movw	r28, r8
    1be6:	b0 e4       	ldi	r27, 0x40	; 64
    1be8:	9f 93       	push	r25
    1bea:	aa 27       	eor	r26, r26
    1bec:	9a 15       	cp	r25, r10
    1bee:	8b 04       	cpc	r8, r11
    1bf0:	9c 04       	cpc	r9, r12
    1bf2:	ed 05       	cpc	r30, r13
    1bf4:	fe 05       	cpc	r31, r14
    1bf6:	cf 05       	cpc	r28, r15
    1bf8:	d0 07       	cpc	r29, r16
    1bfa:	a1 07       	cpc	r26, r17
    1bfc:	98 f4       	brcc	.+38     	; 0x1c24 <__udivmod64+0x46>
    1bfe:	ad 2f       	mov	r26, r29
    1c00:	dc 2f       	mov	r29, r28
    1c02:	cf 2f       	mov	r28, r31
    1c04:	fe 2f       	mov	r31, r30
    1c06:	e9 2d       	mov	r30, r9
    1c08:	98 2c       	mov	r9, r8
    1c0a:	89 2e       	mov	r8, r25
    1c0c:	98 2f       	mov	r25, r24
    1c0e:	87 2f       	mov	r24, r23
    1c10:	76 2f       	mov	r23, r22
    1c12:	65 2f       	mov	r22, r21
    1c14:	54 2f       	mov	r21, r20
    1c16:	43 2f       	mov	r20, r19
    1c18:	32 2f       	mov	r19, r18
    1c1a:	22 27       	eor	r18, r18
    1c1c:	b8 50       	subi	r27, 0x08	; 8
    1c1e:	31 f7       	brne	.-52     	; 0x1bec <__udivmod64+0xe>
    1c20:	bf 91       	pop	r27
    1c22:	27 c0       	rjmp	.+78     	; 0x1c72 <__udivmod64+0x94>
    1c24:	1b 2e       	mov	r1, r27
    1c26:	bf 91       	pop	r27
    1c28:	bb 27       	eor	r27, r27
    1c2a:	22 0f       	add	r18, r18
    1c2c:	33 1f       	adc	r19, r19
    1c2e:	44 1f       	adc	r20, r20
    1c30:	55 1f       	adc	r21, r21
    1c32:	66 1f       	adc	r22, r22
    1c34:	77 1f       	adc	r23, r23
    1c36:	88 1f       	adc	r24, r24
    1c38:	99 1f       	adc	r25, r25
    1c3a:	88 1c       	adc	r8, r8
    1c3c:	99 1c       	adc	r9, r9
    1c3e:	ee 1f       	adc	r30, r30
    1c40:	ff 1f       	adc	r31, r31
    1c42:	cc 1f       	adc	r28, r28
    1c44:	dd 1f       	adc	r29, r29
    1c46:	aa 1f       	adc	r26, r26
    1c48:	bb 1f       	adc	r27, r27
    1c4a:	8a 14       	cp	r8, r10
    1c4c:	9b 04       	cpc	r9, r11
    1c4e:	ec 05       	cpc	r30, r12
    1c50:	fd 05       	cpc	r31, r13
    1c52:	ce 05       	cpc	r28, r14
    1c54:	df 05       	cpc	r29, r15
    1c56:	a0 07       	cpc	r26, r16
    1c58:	b1 07       	cpc	r27, r17
    1c5a:	48 f0       	brcs	.+18     	; 0x1c6e <__udivmod64+0x90>
    1c5c:	8a 18       	sub	r8, r10
    1c5e:	9b 08       	sbc	r9, r11
    1c60:	ec 09       	sbc	r30, r12
    1c62:	fd 09       	sbc	r31, r13
    1c64:	ce 09       	sbc	r28, r14
    1c66:	df 09       	sbc	r29, r15
    1c68:	a0 0b       	sbc	r26, r16
    1c6a:	b1 0b       	sbc	r27, r17
    1c6c:	21 60       	ori	r18, 0x01	; 1
    1c6e:	1a 94       	dec	r1
    1c70:	e1 f6       	brne	.-72     	; 0x1c2a <__udivmod64+0x4c>
    1c72:	2e f4       	brtc	.+10     	; 0x1c7e <__udivmod64+0xa0>
    1c74:	94 01       	movw	r18, r8
    1c76:	af 01       	movw	r20, r30
    1c78:	be 01       	movw	r22, r28
    1c7a:	cd 01       	movw	r24, r26
    1c7c:	00 0c       	add	r0, r0
    1c7e:	08 95       	ret

00001c80 <__prologue_saves__>:
    1c80:	2f 92       	push	r2
    1c82:	3f 92       	push	r3
    1c84:	4f 92       	push	r4
    1c86:	5f 92       	push	r5
    1c88:	6f 92       	push	r6
    1c8a:	7f 92       	push	r7
    1c8c:	8f 92       	push	r8
    1c8e:	9f 92       	push	r9
    1c90:	af 92       	push	r10
    1c92:	bf 92       	push	r11
    1c94:	cf 92       	push	r12
    1c96:	df 92       	push	r13
    1c98:	ef 92       	push	r14
    1c9a:	ff 92       	push	r15
    1c9c:	0f 93       	push	r16
    1c9e:	1f 93       	push	r17
    1ca0:	cf 93       	push	r28
    1ca2:	df 93       	push	r29
    1ca4:	cd b7       	in	r28, 0x3d	; 61
    1ca6:	de b7       	in	r29, 0x3e	; 62
    1ca8:	ca 1b       	sub	r28, r26
    1caa:	db 0b       	sbc	r29, r27
    1cac:	0f b6       	in	r0, 0x3f	; 63
    1cae:	f8 94       	cli
    1cb0:	de bf       	out	0x3e, r29	; 62
    1cb2:	0f be       	out	0x3f, r0	; 63
    1cb4:	cd bf       	out	0x3d, r28	; 61
    1cb6:	09 94       	ijmp

00001cb8 <__epilogue_restores__>:
    1cb8:	2a 88       	ldd	r2, Y+18	; 0x12
    1cba:	39 88       	ldd	r3, Y+17	; 0x11
    1cbc:	48 88       	ldd	r4, Y+16	; 0x10
    1cbe:	5f 84       	ldd	r5, Y+15	; 0x0f
    1cc0:	6e 84       	ldd	r6, Y+14	; 0x0e
    1cc2:	7d 84       	ldd	r7, Y+13	; 0x0d
    1cc4:	8c 84       	ldd	r8, Y+12	; 0x0c
    1cc6:	9b 84       	ldd	r9, Y+11	; 0x0b
    1cc8:	aa 84       	ldd	r10, Y+10	; 0x0a
    1cca:	b9 84       	ldd	r11, Y+9	; 0x09
    1ccc:	c8 84       	ldd	r12, Y+8	; 0x08
    1cce:	df 80       	ldd	r13, Y+7	; 0x07
    1cd0:	ee 80       	ldd	r14, Y+6	; 0x06
    1cd2:	fd 80       	ldd	r15, Y+5	; 0x05
    1cd4:	0c 81       	ldd	r16, Y+4	; 0x04
    1cd6:	1b 81       	ldd	r17, Y+3	; 0x03
    1cd8:	aa 81       	ldd	r26, Y+2	; 0x02
    1cda:	b9 81       	ldd	r27, Y+1	; 0x01
    1cdc:	ce 0f       	add	r28, r30
    1cde:	d1 1d       	adc	r29, r1
    1ce0:	0f b6       	in	r0, 0x3f	; 63
    1ce2:	f8 94       	cli
    1ce4:	de bf       	out	0x3e, r29	; 62
    1ce6:	0f be       	out	0x3f, r0	; 63
    1ce8:	cd bf       	out	0x3d, r28	; 61
    1cea:	ed 01       	movw	r28, r26
    1cec:	08 95       	ret

00001cee <__adddi3>:
    1cee:	2a 0d       	add	r18, r10
    1cf0:	3b 1d       	adc	r19, r11
    1cf2:	4c 1d       	adc	r20, r12
    1cf4:	5d 1d       	adc	r21, r13
    1cf6:	6e 1d       	adc	r22, r14
    1cf8:	7f 1d       	adc	r23, r15
    1cfa:	80 1f       	adc	r24, r16
    1cfc:	91 1f       	adc	r25, r17
    1cfe:	08 95       	ret

00001d00 <__ftoa_engine>:
    1d00:	28 30       	cpi	r18, 0x08	; 8
    1d02:	08 f0       	brcs	.+2      	; 0x1d06 <__ftoa_engine+0x6>
    1d04:	27 e0       	ldi	r18, 0x07	; 7
    1d06:	33 27       	eor	r19, r19
    1d08:	da 01       	movw	r26, r20
    1d0a:	99 0f       	add	r25, r25
    1d0c:	31 1d       	adc	r19, r1
    1d0e:	87 fd       	sbrc	r24, 7
    1d10:	91 60       	ori	r25, 0x01	; 1
    1d12:	00 96       	adiw	r24, 0x00	; 0
    1d14:	61 05       	cpc	r22, r1
    1d16:	71 05       	cpc	r23, r1
    1d18:	39 f4       	brne	.+14     	; 0x1d28 <__ftoa_engine+0x28>
    1d1a:	32 60       	ori	r19, 0x02	; 2
    1d1c:	2e 5f       	subi	r18, 0xFE	; 254
    1d1e:	3d 93       	st	X+, r19
    1d20:	30 e3       	ldi	r19, 0x30	; 48
    1d22:	2a 95       	dec	r18
    1d24:	e1 f7       	brne	.-8      	; 0x1d1e <__ftoa_engine+0x1e>
    1d26:	08 95       	ret
    1d28:	9f 3f       	cpi	r25, 0xFF	; 255
    1d2a:	30 f0       	brcs	.+12     	; 0x1d38 <__ftoa_engine+0x38>
    1d2c:	80 38       	cpi	r24, 0x80	; 128
    1d2e:	71 05       	cpc	r23, r1
    1d30:	61 05       	cpc	r22, r1
    1d32:	09 f0       	breq	.+2      	; 0x1d36 <__ftoa_engine+0x36>
    1d34:	3c 5f       	subi	r19, 0xFC	; 252
    1d36:	3c 5f       	subi	r19, 0xFC	; 252
    1d38:	3d 93       	st	X+, r19
    1d3a:	91 30       	cpi	r25, 0x01	; 1
    1d3c:	08 f0       	brcs	.+2      	; 0x1d40 <__ftoa_engine+0x40>
    1d3e:	80 68       	ori	r24, 0x80	; 128
    1d40:	91 1d       	adc	r25, r1
    1d42:	df 93       	push	r29
    1d44:	cf 93       	push	r28
    1d46:	1f 93       	push	r17
    1d48:	0f 93       	push	r16
    1d4a:	ff 92       	push	r15
    1d4c:	ef 92       	push	r14
    1d4e:	19 2f       	mov	r17, r25
    1d50:	98 7f       	andi	r25, 0xF8	; 248
    1d52:	96 95       	lsr	r25
    1d54:	e9 2f       	mov	r30, r25
    1d56:	96 95       	lsr	r25
    1d58:	96 95       	lsr	r25
    1d5a:	e9 0f       	add	r30, r25
    1d5c:	ff 27       	eor	r31, r31
    1d5e:	e6 53       	subi	r30, 0x36	; 54
    1d60:	ff 4f       	sbci	r31, 0xFF	; 255
    1d62:	99 27       	eor	r25, r25
    1d64:	33 27       	eor	r19, r19
    1d66:	ee 24       	eor	r14, r14
    1d68:	ff 24       	eor	r15, r15
    1d6a:	a7 01       	movw	r20, r14
    1d6c:	e7 01       	movw	r28, r14
    1d6e:	05 90       	lpm	r0, Z+
    1d70:	08 94       	sec
    1d72:	07 94       	ror	r0
    1d74:	28 f4       	brcc	.+10     	; 0x1d80 <__ftoa_engine+0x80>
    1d76:	36 0f       	add	r19, r22
    1d78:	e7 1e       	adc	r14, r23
    1d7a:	f8 1e       	adc	r15, r24
    1d7c:	49 1f       	adc	r20, r25
    1d7e:	51 1d       	adc	r21, r1
    1d80:	66 0f       	add	r22, r22
    1d82:	77 1f       	adc	r23, r23
    1d84:	88 1f       	adc	r24, r24
    1d86:	99 1f       	adc	r25, r25
    1d88:	06 94       	lsr	r0
    1d8a:	a1 f7       	brne	.-24     	; 0x1d74 <__ftoa_engine+0x74>
    1d8c:	05 90       	lpm	r0, Z+
    1d8e:	07 94       	ror	r0
    1d90:	28 f4       	brcc	.+10     	; 0x1d9c <__ftoa_engine+0x9c>
    1d92:	e7 0e       	add	r14, r23
    1d94:	f8 1e       	adc	r15, r24
    1d96:	49 1f       	adc	r20, r25
    1d98:	56 1f       	adc	r21, r22
    1d9a:	c1 1d       	adc	r28, r1
    1d9c:	77 0f       	add	r23, r23
    1d9e:	88 1f       	adc	r24, r24
    1da0:	99 1f       	adc	r25, r25
    1da2:	66 1f       	adc	r22, r22
    1da4:	06 94       	lsr	r0
    1da6:	a1 f7       	brne	.-24     	; 0x1d90 <__ftoa_engine+0x90>
    1da8:	05 90       	lpm	r0, Z+
    1daa:	07 94       	ror	r0
    1dac:	28 f4       	brcc	.+10     	; 0x1db8 <__ftoa_engine+0xb8>
    1dae:	f8 0e       	add	r15, r24
    1db0:	49 1f       	adc	r20, r25
    1db2:	56 1f       	adc	r21, r22
    1db4:	c7 1f       	adc	r28, r23
    1db6:	d1 1d       	adc	r29, r1
    1db8:	88 0f       	add	r24, r24
    1dba:	99 1f       	adc	r25, r25
    1dbc:	66 1f       	adc	r22, r22
    1dbe:	77 1f       	adc	r23, r23
    1dc0:	06 94       	lsr	r0
    1dc2:	a1 f7       	brne	.-24     	; 0x1dac <__ftoa_engine+0xac>
    1dc4:	05 90       	lpm	r0, Z+
    1dc6:	07 94       	ror	r0
    1dc8:	20 f4       	brcc	.+8      	; 0x1dd2 <__ftoa_engine+0xd2>
    1dca:	49 0f       	add	r20, r25
    1dcc:	56 1f       	adc	r21, r22
    1dce:	c7 1f       	adc	r28, r23
    1dd0:	d8 1f       	adc	r29, r24
    1dd2:	99 0f       	add	r25, r25
    1dd4:	66 1f       	adc	r22, r22
    1dd6:	77 1f       	adc	r23, r23
    1dd8:	88 1f       	adc	r24, r24
    1dda:	06 94       	lsr	r0
    1ddc:	a9 f7       	brne	.-22     	; 0x1dc8 <__ftoa_engine+0xc8>
    1dde:	84 91       	lpm	r24, Z
    1de0:	10 95       	com	r17
    1de2:	17 70       	andi	r17, 0x07	; 7
    1de4:	41 f0       	breq	.+16     	; 0x1df6 <__ftoa_engine+0xf6>
    1de6:	d6 95       	lsr	r29
    1de8:	c7 95       	ror	r28
    1dea:	57 95       	ror	r21
    1dec:	47 95       	ror	r20
    1dee:	f7 94       	ror	r15
    1df0:	e7 94       	ror	r14
    1df2:	1a 95       	dec	r17
    1df4:	c1 f7       	brne	.-16     	; 0x1de6 <__ftoa_engine+0xe6>
    1df6:	e0 e7       	ldi	r30, 0x70	; 112
    1df8:	f0 e0       	ldi	r31, 0x00	; 0
    1dfa:	68 94       	set
    1dfc:	15 90       	lpm	r1, Z+
    1dfe:	15 91       	lpm	r17, Z+
    1e00:	35 91       	lpm	r19, Z+
    1e02:	65 91       	lpm	r22, Z+
    1e04:	95 91       	lpm	r25, Z+
    1e06:	05 90       	lpm	r0, Z+
    1e08:	7f e2       	ldi	r23, 0x2F	; 47
    1e0a:	73 95       	inc	r23
    1e0c:	e1 18       	sub	r14, r1
    1e0e:	f1 0a       	sbc	r15, r17
    1e10:	43 0b       	sbc	r20, r19
    1e12:	56 0b       	sbc	r21, r22
    1e14:	c9 0b       	sbc	r28, r25
    1e16:	d0 09       	sbc	r29, r0
    1e18:	c0 f7       	brcc	.-16     	; 0x1e0a <__ftoa_engine+0x10a>
    1e1a:	e1 0c       	add	r14, r1
    1e1c:	f1 1e       	adc	r15, r17
    1e1e:	43 1f       	adc	r20, r19
    1e20:	56 1f       	adc	r21, r22
    1e22:	c9 1f       	adc	r28, r25
    1e24:	d0 1d       	adc	r29, r0
    1e26:	7e f4       	brtc	.+30     	; 0x1e46 <__ftoa_engine+0x146>
    1e28:	70 33       	cpi	r23, 0x30	; 48
    1e2a:	11 f4       	brne	.+4      	; 0x1e30 <__ftoa_engine+0x130>
    1e2c:	8a 95       	dec	r24
    1e2e:	e6 cf       	rjmp	.-52     	; 0x1dfc <__ftoa_engine+0xfc>
    1e30:	e8 94       	clt
    1e32:	01 50       	subi	r16, 0x01	; 1
    1e34:	30 f0       	brcs	.+12     	; 0x1e42 <__ftoa_engine+0x142>
    1e36:	08 0f       	add	r16, r24
    1e38:	0a f4       	brpl	.+2      	; 0x1e3c <__ftoa_engine+0x13c>
    1e3a:	00 27       	eor	r16, r16
    1e3c:	02 17       	cp	r16, r18
    1e3e:	08 f4       	brcc	.+2      	; 0x1e42 <__ftoa_engine+0x142>
    1e40:	20 2f       	mov	r18, r16
    1e42:	23 95       	inc	r18
    1e44:	02 2f       	mov	r16, r18
    1e46:	7a 33       	cpi	r23, 0x3A	; 58
    1e48:	28 f0       	brcs	.+10     	; 0x1e54 <__ftoa_engine+0x154>
    1e4a:	79 e3       	ldi	r23, 0x39	; 57
    1e4c:	7d 93       	st	X+, r23
    1e4e:	2a 95       	dec	r18
    1e50:	e9 f7       	brne	.-6      	; 0x1e4c <__ftoa_engine+0x14c>
    1e52:	10 c0       	rjmp	.+32     	; 0x1e74 <__ftoa_engine+0x174>
    1e54:	7d 93       	st	X+, r23
    1e56:	2a 95       	dec	r18
    1e58:	89 f6       	brne	.-94     	; 0x1dfc <__ftoa_engine+0xfc>
    1e5a:	06 94       	lsr	r0
    1e5c:	97 95       	ror	r25
    1e5e:	67 95       	ror	r22
    1e60:	37 95       	ror	r19
    1e62:	17 95       	ror	r17
    1e64:	17 94       	ror	r1
    1e66:	e1 18       	sub	r14, r1
    1e68:	f1 0a       	sbc	r15, r17
    1e6a:	43 0b       	sbc	r20, r19
    1e6c:	56 0b       	sbc	r21, r22
    1e6e:	c9 0b       	sbc	r28, r25
    1e70:	d0 09       	sbc	r29, r0
    1e72:	98 f0       	brcs	.+38     	; 0x1e9a <__ftoa_engine+0x19a>
    1e74:	23 95       	inc	r18
    1e76:	7e 91       	ld	r23, -X
    1e78:	73 95       	inc	r23
    1e7a:	7a 33       	cpi	r23, 0x3A	; 58
    1e7c:	08 f0       	brcs	.+2      	; 0x1e80 <__ftoa_engine+0x180>
    1e7e:	70 e3       	ldi	r23, 0x30	; 48
    1e80:	7c 93       	st	X, r23
    1e82:	20 13       	cpse	r18, r16
    1e84:	b8 f7       	brcc	.-18     	; 0x1e74 <__ftoa_engine+0x174>
    1e86:	7e 91       	ld	r23, -X
    1e88:	70 61       	ori	r23, 0x10	; 16
    1e8a:	7d 93       	st	X+, r23
    1e8c:	30 f0       	brcs	.+12     	; 0x1e9a <__ftoa_engine+0x19a>
    1e8e:	83 95       	inc	r24
    1e90:	71 e3       	ldi	r23, 0x31	; 49
    1e92:	7d 93       	st	X+, r23
    1e94:	70 e3       	ldi	r23, 0x30	; 48
    1e96:	2a 95       	dec	r18
    1e98:	e1 f7       	brne	.-8      	; 0x1e92 <__ftoa_engine+0x192>
    1e9a:	11 24       	eor	r1, r1
    1e9c:	ef 90       	pop	r14
    1e9e:	ff 90       	pop	r15
    1ea0:	0f 91       	pop	r16
    1ea2:	1f 91       	pop	r17
    1ea4:	cf 91       	pop	r28
    1ea6:	df 91       	pop	r29
    1ea8:	99 27       	eor	r25, r25
    1eaa:	87 fd       	sbrc	r24, 7
    1eac:	90 95       	com	r25
    1eae:	08 95       	ret

00001eb0 <strnlen_P>:
    1eb0:	fc 01       	movw	r30, r24
    1eb2:	05 90       	lpm	r0, Z+
    1eb4:	61 50       	subi	r22, 0x01	; 1
    1eb6:	70 40       	sbci	r23, 0x00	; 0
    1eb8:	01 10       	cpse	r0, r1
    1eba:	d8 f7       	brcc	.-10     	; 0x1eb2 <strnlen_P+0x2>
    1ebc:	80 95       	com	r24
    1ebe:	90 95       	com	r25
    1ec0:	8e 0f       	add	r24, r30
    1ec2:	9f 1f       	adc	r25, r31
    1ec4:	08 95       	ret

00001ec6 <memcpy>:
    1ec6:	fb 01       	movw	r30, r22
    1ec8:	dc 01       	movw	r26, r24
    1eca:	02 c0       	rjmp	.+4      	; 0x1ed0 <memcpy+0xa>
    1ecc:	01 90       	ld	r0, Z+
    1ece:	0d 92       	st	X+, r0
    1ed0:	41 50       	subi	r20, 0x01	; 1
    1ed2:	50 40       	sbci	r21, 0x00	; 0
    1ed4:	d8 f7       	brcc	.-10     	; 0x1ecc <memcpy+0x6>
    1ed6:	08 95       	ret

00001ed8 <strnlen>:
    1ed8:	fc 01       	movw	r30, r24
    1eda:	61 50       	subi	r22, 0x01	; 1
    1edc:	70 40       	sbci	r23, 0x00	; 0
    1ede:	01 90       	ld	r0, Z+
    1ee0:	01 10       	cpse	r0, r1
    1ee2:	d8 f7       	brcc	.-10     	; 0x1eda <strnlen+0x2>
    1ee4:	80 95       	com	r24
    1ee6:	90 95       	com	r25
    1ee8:	8e 0f       	add	r24, r30
    1eea:	9f 1f       	adc	r25, r31
    1eec:	08 95       	ret

00001eee <fputc>:
    1eee:	0f 93       	push	r16
    1ef0:	1f 93       	push	r17
    1ef2:	cf 93       	push	r28
    1ef4:	df 93       	push	r29
    1ef6:	fb 01       	movw	r30, r22
    1ef8:	23 81       	ldd	r18, Z+3	; 0x03
    1efa:	21 fd       	sbrc	r18, 1
    1efc:	03 c0       	rjmp	.+6      	; 0x1f04 <fputc+0x16>
    1efe:	8f ef       	ldi	r24, 0xFF	; 255
    1f00:	9f ef       	ldi	r25, 0xFF	; 255
    1f02:	2c c0       	rjmp	.+88     	; 0x1f5c <fputc+0x6e>
    1f04:	22 ff       	sbrs	r18, 2
    1f06:	16 c0       	rjmp	.+44     	; 0x1f34 <fputc+0x46>
    1f08:	46 81       	ldd	r20, Z+6	; 0x06
    1f0a:	57 81       	ldd	r21, Z+7	; 0x07
    1f0c:	24 81       	ldd	r18, Z+4	; 0x04
    1f0e:	35 81       	ldd	r19, Z+5	; 0x05
    1f10:	42 17       	cp	r20, r18
    1f12:	53 07       	cpc	r21, r19
    1f14:	44 f4       	brge	.+16     	; 0x1f26 <fputc+0x38>
    1f16:	a0 81       	ld	r26, Z
    1f18:	b1 81       	ldd	r27, Z+1	; 0x01
    1f1a:	9d 01       	movw	r18, r26
    1f1c:	2f 5f       	subi	r18, 0xFF	; 255
    1f1e:	3f 4f       	sbci	r19, 0xFF	; 255
    1f20:	31 83       	std	Z+1, r19	; 0x01
    1f22:	20 83       	st	Z, r18
    1f24:	8c 93       	st	X, r24
    1f26:	26 81       	ldd	r18, Z+6	; 0x06
    1f28:	37 81       	ldd	r19, Z+7	; 0x07
    1f2a:	2f 5f       	subi	r18, 0xFF	; 255
    1f2c:	3f 4f       	sbci	r19, 0xFF	; 255
    1f2e:	37 83       	std	Z+7, r19	; 0x07
    1f30:	26 83       	std	Z+6, r18	; 0x06
    1f32:	14 c0       	rjmp	.+40     	; 0x1f5c <fputc+0x6e>
    1f34:	8b 01       	movw	r16, r22
    1f36:	ec 01       	movw	r28, r24
    1f38:	fb 01       	movw	r30, r22
    1f3a:	00 84       	ldd	r0, Z+8	; 0x08
    1f3c:	f1 85       	ldd	r31, Z+9	; 0x09
    1f3e:	e0 2d       	mov	r30, r0
    1f40:	09 95       	icall
    1f42:	89 2b       	or	r24, r25
    1f44:	e1 f6       	brne	.-72     	; 0x1efe <fputc+0x10>
    1f46:	d8 01       	movw	r26, r16
    1f48:	16 96       	adiw	r26, 0x06	; 6
    1f4a:	8d 91       	ld	r24, X+
    1f4c:	9c 91       	ld	r25, X
    1f4e:	17 97       	sbiw	r26, 0x07	; 7
    1f50:	01 96       	adiw	r24, 0x01	; 1
    1f52:	17 96       	adiw	r26, 0x07	; 7
    1f54:	9c 93       	st	X, r25
    1f56:	8e 93       	st	-X, r24
    1f58:	16 97       	sbiw	r26, 0x06	; 6
    1f5a:	ce 01       	movw	r24, r28
    1f5c:	df 91       	pop	r29
    1f5e:	cf 91       	pop	r28
    1f60:	1f 91       	pop	r17
    1f62:	0f 91       	pop	r16
    1f64:	08 95       	ret

00001f66 <sprintf>:
    1f66:	ae e0       	ldi	r26, 0x0E	; 14
    1f68:	b0 e0       	ldi	r27, 0x00	; 0
    1f6a:	e9 eb       	ldi	r30, 0xB9	; 185
    1f6c:	ff e0       	ldi	r31, 0x0F	; 15
    1f6e:	0c 94 4e 0e 	jmp	0x1c9c	; 0x1c9c <__prologue_saves__+0x1c>
    1f72:	0d 89       	ldd	r16, Y+21	; 0x15
    1f74:	1e 89       	ldd	r17, Y+22	; 0x16
    1f76:	86 e0       	ldi	r24, 0x06	; 6
    1f78:	8c 83       	std	Y+4, r24	; 0x04
    1f7a:	1a 83       	std	Y+2, r17	; 0x02
    1f7c:	09 83       	std	Y+1, r16	; 0x01
    1f7e:	8f ef       	ldi	r24, 0xFF	; 255
    1f80:	9f e7       	ldi	r25, 0x7F	; 127
    1f82:	9e 83       	std	Y+6, r25	; 0x06
    1f84:	8d 83       	std	Y+5, r24	; 0x05
    1f86:	ae 01       	movw	r20, r28
    1f88:	47 5e       	subi	r20, 0xE7	; 231
    1f8a:	5f 4f       	sbci	r21, 0xFF	; 255
    1f8c:	6f 89       	ldd	r22, Y+23	; 0x17
    1f8e:	78 8d       	ldd	r23, Y+24	; 0x18
    1f90:	ce 01       	movw	r24, r28
    1f92:	01 96       	adiw	r24, 0x01	; 1
    1f94:	0e 94 33 0a 	call	0x1466	; 0x1466 <vfprintf>
    1f98:	ef 81       	ldd	r30, Y+7	; 0x07
    1f9a:	f8 85       	ldd	r31, Y+8	; 0x08
    1f9c:	e0 0f       	add	r30, r16
    1f9e:	f1 1f       	adc	r31, r17
    1fa0:	10 82       	st	Z, r1
    1fa2:	2e 96       	adiw	r28, 0x0e	; 14
    1fa4:	e4 e0       	ldi	r30, 0x04	; 4
    1fa6:	0c 94 6a 0e 	jmp	0x1cd4	; 0x1cd4 <__epilogue_restores__+0x1c>

00001faa <__ultoa_invert>:
    1faa:	fa 01       	movw	r30, r20
    1fac:	aa 27       	eor	r26, r26
    1fae:	28 30       	cpi	r18, 0x08	; 8
    1fb0:	51 f1       	breq	.+84     	; 0x2006 <__ultoa_invert+0x5c>
    1fb2:	20 31       	cpi	r18, 0x10	; 16
    1fb4:	81 f1       	breq	.+96     	; 0x2016 <__ultoa_invert+0x6c>
    1fb6:	e8 94       	clt
    1fb8:	6f 93       	push	r22
    1fba:	6e 7f       	andi	r22, 0xFE	; 254
    1fbc:	6e 5f       	subi	r22, 0xFE	; 254
    1fbe:	7f 4f       	sbci	r23, 0xFF	; 255
    1fc0:	8f 4f       	sbci	r24, 0xFF	; 255
    1fc2:	9f 4f       	sbci	r25, 0xFF	; 255
    1fc4:	af 4f       	sbci	r26, 0xFF	; 255
    1fc6:	b1 e0       	ldi	r27, 0x01	; 1
    1fc8:	3e d0       	rcall	.+124    	; 0x2046 <__ultoa_invert+0x9c>
    1fca:	b4 e0       	ldi	r27, 0x04	; 4
    1fcc:	3c d0       	rcall	.+120    	; 0x2046 <__ultoa_invert+0x9c>
    1fce:	67 0f       	add	r22, r23
    1fd0:	78 1f       	adc	r23, r24
    1fd2:	89 1f       	adc	r24, r25
    1fd4:	9a 1f       	adc	r25, r26
    1fd6:	a1 1d       	adc	r26, r1
    1fd8:	68 0f       	add	r22, r24
    1fda:	79 1f       	adc	r23, r25
    1fdc:	8a 1f       	adc	r24, r26
    1fde:	91 1d       	adc	r25, r1
    1fe0:	a1 1d       	adc	r26, r1
    1fe2:	6a 0f       	add	r22, r26
    1fe4:	71 1d       	adc	r23, r1
    1fe6:	81 1d       	adc	r24, r1
    1fe8:	91 1d       	adc	r25, r1
    1fea:	a1 1d       	adc	r26, r1
    1fec:	20 d0       	rcall	.+64     	; 0x202e <__ultoa_invert+0x84>
    1fee:	09 f4       	brne	.+2      	; 0x1ff2 <__ultoa_invert+0x48>
    1ff0:	68 94       	set
    1ff2:	3f 91       	pop	r19
    1ff4:	2a e0       	ldi	r18, 0x0A	; 10
    1ff6:	26 9f       	mul	r18, r22
    1ff8:	11 24       	eor	r1, r1
    1ffa:	30 19       	sub	r19, r0
    1ffc:	30 5d       	subi	r19, 0xD0	; 208
    1ffe:	31 93       	st	Z+, r19
    2000:	de f6       	brtc	.-74     	; 0x1fb8 <__ultoa_invert+0xe>
    2002:	cf 01       	movw	r24, r30
    2004:	08 95       	ret
    2006:	46 2f       	mov	r20, r22
    2008:	47 70       	andi	r20, 0x07	; 7
    200a:	40 5d       	subi	r20, 0xD0	; 208
    200c:	41 93       	st	Z+, r20
    200e:	b3 e0       	ldi	r27, 0x03	; 3
    2010:	0f d0       	rcall	.+30     	; 0x2030 <__ultoa_invert+0x86>
    2012:	c9 f7       	brne	.-14     	; 0x2006 <__ultoa_invert+0x5c>
    2014:	f6 cf       	rjmp	.-20     	; 0x2002 <__ultoa_invert+0x58>
    2016:	46 2f       	mov	r20, r22
    2018:	4f 70       	andi	r20, 0x0F	; 15
    201a:	40 5d       	subi	r20, 0xD0	; 208
    201c:	4a 33       	cpi	r20, 0x3A	; 58
    201e:	18 f0       	brcs	.+6      	; 0x2026 <__ultoa_invert+0x7c>
    2020:	49 5d       	subi	r20, 0xD9	; 217
    2022:	31 fd       	sbrc	r19, 1
    2024:	40 52       	subi	r20, 0x20	; 32
    2026:	41 93       	st	Z+, r20
    2028:	02 d0       	rcall	.+4      	; 0x202e <__ultoa_invert+0x84>
    202a:	a9 f7       	brne	.-22     	; 0x2016 <__ultoa_invert+0x6c>
    202c:	ea cf       	rjmp	.-44     	; 0x2002 <__ultoa_invert+0x58>
    202e:	b4 e0       	ldi	r27, 0x04	; 4
    2030:	a6 95       	lsr	r26
    2032:	97 95       	ror	r25
    2034:	87 95       	ror	r24
    2036:	77 95       	ror	r23
    2038:	67 95       	ror	r22
    203a:	ba 95       	dec	r27
    203c:	c9 f7       	brne	.-14     	; 0x2030 <__ultoa_invert+0x86>
    203e:	00 97       	sbiw	r24, 0x00	; 0
    2040:	61 05       	cpc	r22, r1
    2042:	71 05       	cpc	r23, r1
    2044:	08 95       	ret
    2046:	9b 01       	movw	r18, r22
    2048:	ac 01       	movw	r20, r24
    204a:	0a 2e       	mov	r0, r26
    204c:	06 94       	lsr	r0
    204e:	57 95       	ror	r21
    2050:	47 95       	ror	r20
    2052:	37 95       	ror	r19
    2054:	27 95       	ror	r18
    2056:	ba 95       	dec	r27
    2058:	c9 f7       	brne	.-14     	; 0x204c <__ultoa_invert+0xa2>
    205a:	62 0f       	add	r22, r18
    205c:	73 1f       	adc	r23, r19
    205e:	84 1f       	adc	r24, r20
    2060:	95 1f       	adc	r25, r21
    2062:	a0 1d       	adc	r26, r0
    2064:	08 95       	ret

00002066 <eeprom_read_block>:
    2066:	dc 01       	movw	r26, r24
    2068:	cb 01       	movw	r24, r22

0000206a <eeprom_read_blraw>:
    206a:	fc 01       	movw	r30, r24
    206c:	f9 99       	sbic	0x1f, 1	; 31
    206e:	fe cf       	rjmp	.-4      	; 0x206c <eeprom_read_blraw+0x2>
    2070:	06 c0       	rjmp	.+12     	; 0x207e <eeprom_read_blraw+0x14>
    2072:	f2 bd       	out	0x22, r31	; 34
    2074:	e1 bd       	out	0x21, r30	; 33
    2076:	f8 9a       	sbi	0x1f, 0	; 31
    2078:	31 96       	adiw	r30, 0x01	; 1
    207a:	00 b4       	in	r0, 0x20	; 32
    207c:	0d 92       	st	X+, r0
    207e:	41 50       	subi	r20, 0x01	; 1
    2080:	50 40       	sbci	r21, 0x00	; 0
    2082:	b8 f7       	brcc	.-18     	; 0x2072 <eeprom_read_blraw+0x8>
    2084:	08 95       	ret

00002086 <eeprom_read_byte>:
    2086:	f9 99       	sbic	0x1f, 1	; 31
    2088:	fe cf       	rjmp	.-4      	; 0x2086 <eeprom_read_byte>
    208a:	92 bd       	out	0x22, r25	; 34
    208c:	81 bd       	out	0x21, r24	; 33
    208e:	f8 9a       	sbi	0x1f, 0	; 31
    2090:	99 27       	eor	r25, r25
    2092:	80 b5       	in	r24, 0x20	; 32
    2094:	08 95       	ret

00002096 <eeprom_read_word>:
    2096:	a8 e1       	ldi	r26, 0x18	; 24
    2098:	b0 e0       	ldi	r27, 0x00	; 0
    209a:	42 e0       	ldi	r20, 0x02	; 2
    209c:	50 e0       	ldi	r21, 0x00	; 0
    209e:	0c 94 35 10 	jmp	0x206a	; 0x206a <eeprom_read_blraw>

000020a2 <eeprom_update_block>:
    20a2:	dc 01       	movw	r26, r24
    20a4:	a4 0f       	add	r26, r20
    20a6:	b5 1f       	adc	r27, r21
    20a8:	41 50       	subi	r20, 0x01	; 1
    20aa:	50 40       	sbci	r21, 0x00	; 0
    20ac:	48 f0       	brcs	.+18     	; 0x20c0 <eeprom_update_block+0x1e>
    20ae:	cb 01       	movw	r24, r22
    20b0:	84 0f       	add	r24, r20
    20b2:	95 1f       	adc	r25, r21
    20b4:	2e 91       	ld	r18, -X
    20b6:	0e 94 62 10 	call	0x20c4	; 0x20c4 <eeprom_update_r18>
    20ba:	41 50       	subi	r20, 0x01	; 1
    20bc:	50 40       	sbci	r21, 0x00	; 0
    20be:	d0 f7       	brcc	.-12     	; 0x20b4 <eeprom_update_block+0x12>
    20c0:	08 95       	ret

000020c2 <eeprom_update_byte>:
    20c2:	26 2f       	mov	r18, r22

000020c4 <eeprom_update_r18>:
    20c4:	f9 99       	sbic	0x1f, 1	; 31
    20c6:	fe cf       	rjmp	.-4      	; 0x20c4 <eeprom_update_r18>
    20c8:	92 bd       	out	0x22, r25	; 34
    20ca:	81 bd       	out	0x21, r24	; 33
    20cc:	f8 9a       	sbi	0x1f, 0	; 31
    20ce:	01 97       	sbiw	r24, 0x01	; 1
    20d0:	00 b4       	in	r0, 0x20	; 32
    20d2:	02 16       	cp	r0, r18
    20d4:	39 f0       	breq	.+14     	; 0x20e4 <eeprom_update_r18+0x20>
    20d6:	1f ba       	out	0x1f, r1	; 31
    20d8:	20 bd       	out	0x20, r18	; 32
    20da:	0f b6       	in	r0, 0x3f	; 63
    20dc:	f8 94       	cli
    20de:	fa 9a       	sbi	0x1f, 2	; 31
    20e0:	f9 9a       	sbi	0x1f, 1	; 31
    20e2:	0f be       	out	0x3f, r0	; 63
    20e4:	08 95       	ret

000020e6 <eeprom_update_word>:
    20e6:	01 96       	adiw	r24, 0x01	; 1
    20e8:	27 2f       	mov	r18, r23
    20ea:	0e 94 62 10 	call	0x20c4	; 0x20c4 <eeprom_update_r18>
    20ee:	0c 94 61 10 	jmp	0x20c2	; 0x20c2 <eeprom_update_byte>

000020f2 <_exit>:
    20f2:	f8 94       	cli

000020f4 <__stop_program>:
    20f4:	ff cf       	rjmp	.-2      	; 0x20f4 <__stop_program>
