{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2019,10,11]],"date-time":"2019-10-11T17:10:47Z","timestamp":1570813847303},"publisher-location":"New York, New York, USA","reference-count":46,"publisher":"ACM Press","isbn-type":[{"value":"9781450369381","type":"print"}],"license":[{"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background","start":{"date-parts":[[2019,10,12]],"date-time":"2019-10-12T00:00:00Z","timestamp":1570838400000},"delay-in-days":284,"content-version":"vor"}],"funder":[{"DOI":"10.13039\/501100003816","name":"Huawei Technologies","doi-asserted-by":"publisher","award":["YB2016020020"]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1145\/3352460.3358321","type":"proceedings-article","created":{"date-parts":[[2019,10,11]],"date-time":"2019-10-11T15:16:45Z","timestamp":1570807005000},"source":"Crossref","is-referenced-by-count":0,"title":["Distributed Logless Atomic Durability with Persistent Memory"],"prefix":"10.1145","author":[{"given":"Siddharth","family":"Gupta","sequence":"first","affiliation":[{"name":"EcoCloud, EPFL"}]},{"given":"Alexandros","family":"Daglis","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology"}]},{"given":"Babak","family":"Falsafi","sequence":"additional","affiliation":[{"name":"EcoCloud, EPFL"}]}],"member":"320","reference":[{"key":"key-10.1145\/3352460.3358321-1","unstructured":"2018. Intel Mesh Interconnect Architecture. https:\/\/en.wikichip.org\/wiki\/intel\/mesh_interconnect_architecture."},{"key":"key-10.1145\/3352460.3358321-2","unstructured":"2019. AMD Zen Microarchitectures. https:\/\/en.wikichip.org\/wiki\/amd\/microarchitectures\/zen#Multiprocessors."},{"key":"key-10.1145\/3352460.3358321-3","unstructured":"Rajeev Balasubramonian, Norman P. Jouppi, and Naveen Muralimanohar. 2011. Multi-Core Cache Hierarchies. Morgan & Claypool Publishers.","DOI":"10.2200\/S00365ED1V01Y201105CAC017","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3352460.3358321-4","unstructured":"Luis Ceze, James Tuck, Pablo Montesinos, and Josep Torrellas. 2007. BulkSC: bulk enforcement of sequential consistency. In Proceedings of the 34th International Symposium on Computer Architecture (ISCA). 278--289.","DOI":"10.1145\/1250662.1250697","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3352460.3358321-5","unstructured":"Dhruva R. Chakrabarti, Hans-Juergen Boehm, and Kumud Bhandari. 2014. Atlas: leveraging locks for non-volatile memory consistency. In Proceedings of the 2014 ACM SIGPLAN International Conference on Object-Oriented Programming, Systems, Languages, and Applications. 433--452."},{"key":"key-10.1145\/3352460.3358321-6","unstructured":"Joel Coburn, Adrian M. Caulfield, Ameen Akel, Laura M. Grupp, Rajesh K. Gupta, Ranjit Jhala, and Steven Swanson. 2011. NV-Heaps: making persistent objects fast and safe with next-generation, non-volatile memories. In Proceedings of the 16th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-XVI). 105--118."},{"key":"key-10.1145\/3352460.3358321-7","unstructured":"Nachshon Cohen, Michal Friedman, and James R. Larus. 2017. Efficient logging in non-volatile memory by exploiting coherency protocols. PACMPL 1, OOPSLA (2017), 67:1--67:24."},{"key":"key-10.1145\/3352460.3358321-8","unstructured":"Jeremy Condit, Edmund B. Nightingale, Christopher Frost, Engin Ipek, Benjamin C. Lee, Doug Burger, and Derrick Coetzee. 2009. Better I\/O through byte-addressable, persistent memory. In Proceedings of the 22nd ACM Symposium on Operating Systems Principles (SOSP). 133--146.","DOI":"10.1145\/1629575.1629589","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3352460.3358321-9","unstructured":"Ramez Elmasri and Shamkant B. Navathe. 2010. Fundamentals of Database Systems, 6th Edition. Addison-Wesley."},{"key":"key-10.1145\/3352460.3358321-10","unstructured":"Vaibhav Gogte, Stephan Diestelhorst, William Wang, Satish Narayanasamy, Peter M. Chen, and Thomas F. Wenisch. 2018. Persistency for synchronization-free regions. In Proceedings of the ACM SIGPLAN 2018 Conference on Programming Language Design and Implementation (PLDI). 46--61.","DOI":"10.1145\/3296979.3192367","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3352460.3358321-11","unstructured":"Tim Harris, James R. Larus, and Ravi Rajwar. 2010. Transactional Memory, 2nd edition. Morgan & Claypool Publishers.","DOI":"10.2200\/S00272ED1V01Y201006CAC011","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3352460.3358321-12","unstructured":"Joel Hruska. 2018. Intel Optane DC. https:\/\/www.extremetech.com\/extreme\/270270-intel-announces-new-optane-dc-persistent-memory."},{"key":"key-10.1145\/3352460.3358321-13","unstructured":"Terry Ching-Hsiang Hsu, Helge Br&#252;gner, Indrajit Roy, Kimberly Keeton, and Patrick Eugster. 2017. NVthreads: Practical Persistence for Multi-threaded Applications. In Proceedings of the 2017 EuroSys Conference. 468--482."},{"key":"key-10.1145\/3352460.3358321-14","unstructured":"Intel Corporation. 2019. Intel ISA Manual. https:\/\/software.intel.com\/sites\/default\/files\/managed\/a4\/60\/325383-sdm-vol-2abcd.pdf."},{"key":"key-10.1145\/3352460.3358321-15","unstructured":"Intel Corporation. 2019. Intel PMDK. http:\/\/pmem.io\/pmdk\/."},{"key":"key-10.1145\/3352460.3358321-16","unstructured":"Intel Corporation. 2019. Intel RTM. https:\/\/software.intel.com\/en-us\/node\/524025."},{"key":"key-10.1145\/3352460.3358321-17","unstructured":"Joseph Izraelevitz, Terence Kelly, and Aasheesh Kolli. 2016. Failure-Atomic Persistent Memory Updates via JUSTDO Logging. In Proceedings of the 21st International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-XXI). 427--442.","DOI":"10.1145\/2954679.2872410","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3352460.3358321-18","unstructured":"Arpit Joshi, Vijay Nagarajan, Marcelo Cintra, and Stratis Viglas. 2015. Efficient persist barriers for multicores. In Proceedings of the 48th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 660--671.","DOI":"10.1145\/2830772.2830805","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3352460.3358321-19","unstructured":"Arpit Joshi, Vijay Nagarajan, Marcelo Cintra, and Stratis Viglas. 2018. DHTM: Durable Hardware Transactional Memory. In Proceedings of the 45th International Symposium on Computer Architecture (ISCA). 452--465.","DOI":"10.1109\/ISCA.2018.00045","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3352460.3358321-20","unstructured":"Arpit Joshi, Vijay Nagarajan, Stratis Viglas, and Marcelo Cintra. 2017. ATOM: Atomic Durability in Non-volatile Memory through Hardware Logging. In Proceedings of the 23rd IEEE Symposium on High-Performance Computer Architecture (HPCA). 361--372.","DOI":"10.1109\/HPCA.2017.50","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3352460.3358321-21","unstructured":"Rajat Kateja, Anirudh Badam, Sriram Govindan, Bikash Sharma, and Greg Ganger. 2017. Viyojit: Decoupling Battery and DRAM Capacities for Battery-Backed DRAM. In Proceedings of the 44th International Symposium on Computer Architecture (ISCA). 613--626.","DOI":"10.1145\/3140659.3080236","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3352460.3358321-22","unstructured":"Aasheesh Kolli, Steven Pelley, Ali G. Saidi, Peter M. Chen, and Thomas F. Wenisch. 2016. High-Performance Transactions for Persistent Memories. In Proceedings of the 21st International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-XXI). 399--411.","DOI":"10.1145\/2872362.2872381","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3352460.3358321-23","unstructured":"Aasheesh Kolli, Jeff Rosen, Stephan Diestelhorst, Ali G. Saidi, Steven Pelley, Sihang Liu, Peter M. Chen, and Thomas F. Wenisch. 2016. Delegated persist ordering. In Proceedings of the 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 58:1--58:13.","DOI":"10.1109\/MICRO.2016.7783761","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3352460.3358321-24","unstructured":"Benjamin C. Lee, Engin Ipek, Onur Mutlu, and Doug Burger. 2009. Architecting phase change memory as a scalable dram alternative. In Proceedings of the 36th International Symposium on Computer Architecture (ISCA). 2--13.","DOI":"10.1145\/1555815.1555758","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3352460.3358321-25","unstructured":"Mengxing Liu, Mingxing Zhang, Kang Chen, Xuehai Qian, Yongwei Wu, Weimin Zheng, and Jinglei Ren. 2017. DudeTM: Building Durable Transactions with Decoupling for Persistent Memory. In Proceedings of the 22nd International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-XXII). 329--343.","DOI":"10.1145\/3093315.3037714","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3352460.3358321-26","unstructured":"Youyou Lu, Jiwu Shu, Long Sun, and Onur Mutlu. 2014. Loose-Ordering Consistency for persistent memory. In Proceedings of the 32nd International IEEE Conference on Computer Design (ICCD). 216--223."},{"key":"key-10.1145\/3352460.3358321-27","unstructured":"Amirsaman Memaripour, Anirudh Badam, Amar Phanishayee, Yanqi Zhou, Ramnatthan Alagappan, Karin Strauss, and Steven Swanson. 2017. Atomic In-place Updates for Non-volatile Main Memories with Kamino-Tx. In Proceedings of the 2017 EuroSys Conference. 499--512.","DOI":"10.1145\/3064176.3064215","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3352460.3358321-28","unstructured":"C. Mohan, Donald J. Haderle, Bruce G. Lindsay, Hamid Pirahesh, and Peter M. Schwarz. 1992. ARIES: A Transaction Recovery Method Supporting Fine-Granularity Locking and Partial Rollbacks Using Write-Ahead Logging. ACM Trans. Database Syst. 17, 1 (1992), 94--162."},{"key":"key-10.1145\/3352460.3358321-29","unstructured":"Kevin E. Moore, Jayaram Bobba, Michelle J. Moravan, Mark D. Hill, and David A. Wood. 2006. LogTM: log-based transactional memory. In Proceedings of the 12th IEEE Symposium on High-Performance Computer Architecture (HPCA). 254--265."},{"key":"key-10.1145\/3352460.3358321-30","unstructured":"Sanketh Nalli, Swapnil Haria, Mark D. Hill, Michael M. Swift, Haris Volos, and Kimberly Keeton. 2017. An Analysis of Persistent Memory Use with WHISPER. In Proceedings of the 22nd International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-XXII). 135--148.","DOI":"10.1145\/3037697.3037730","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3352460.3358321-31","unstructured":"Matheus Ogleari, Ethan L. Miller, and Jishen Zhao. 2018. Steal but No Force: Efficient Hardware Undo+Redo Logging for Persistent Memory Systems. In Proceedings of the 24th IEEE Symposium on High-Performance Computer Architecture (HPCA). 336--349.","DOI":"10.1109\/HPCA.2018.00037","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3352460.3358321-32","unstructured":"Xuehai Qian, Wonsun Ahn, and Josep Torrellas. 2010. ScalableBulk: Scalable Cache Coherence for Atomic Blocks in a Lazy Environment. In Proceedings of the 43rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 447--458.","DOI":"10.1109\/MICRO.2010.29","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3352460.3358321-33","unstructured":"Xuehai Qian, Josep Torrellas, Benjamin Sahelices, and Depei Qian. 2013. Bulk-Commit: scalable and fast commit of atomic blocks in a lazy multiprocessor environment. In Proceedings of the 46th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 371--382.","DOI":"10.1145\/2540708.2540740","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3352460.3358321-34","unstructured":"Jinglei Ren, Jishen Zhao, Samira Manabi Khan, Jongmoo Choi, Yongwei Wu, and Onur Mutlu. 2015. ThyNVM: enabling software-transparent crash consistency in persistent memory systems. In Proceedings of the 48th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 672--685."},{"key":"key-10.1145\/3352460.3358321-35","unstructured":"Paul Rosenfeld, Elliott Cooper-Balis, and Bruce Jacob. 2011. DRAMSim2: A Cycle Accurate Memory System Simulator. Computer Architecture Letters 10, 1 (2011), 16--19."},{"key":"key-10.1145\/3352460.3358321-36","unstructured":"Andy Rudoff. 2016. Deprecating the PCOMMIT Instruction. https:\/\/software.intel.com\/en-us\/blogs\/2016\/09\/12\/deprecate-pcommit-instruction."},{"key":"key-10.1145\/3352460.3358321-37","unstructured":"Seunghee Shin, Satish Kumar Tirukkovalluri, James Tuck, and Yan Solihin. 2017. Proteus: a flexible and fast software supported hardware logging approach for NVM. In Proceedings of the 50th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 178--190.","DOI":"10.1145\/3123939.3124539","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3352460.3358321-38","unstructured":"Seunghee Shin, James Tuck, and Yan Solihin. 2017. Hiding the Long Latency of Persist Barriers Using Speculative Execution. In Proceedings of the 44th International Symposium on Computer Architecture (ISCA). 175--186.","DOI":"10.1145\/3140659.3080240","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3352460.3358321-39","unstructured":"SNIA. 2014. NVDIMM Messaging and FAQ. www.snia.org\/sites\/default\/files\/NVDIMM%20Messaging%20and%20FAQ%20Jan%2020143.pdf."},{"key":"key-10.1145\/3352460.3358321-40","unstructured":"Daniel J. Sorin, Mark D. Hill, and David A. Wood. 2011. A Primer on Memory Consistency and Cache Coherence. Morgan & Claypool Publishers.","DOI":"10.2200\/S00346ED1V01Y201104CAC016","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3352460.3358321-41","unstructured":"Andrew S. Tanenbaum and Maarten van Steen. 2007. Distributed systems - principles and paradigms, 2nd Edition. Pearson Education."},{"key":"key-10.1145\/3352460.3358321-42","unstructured":"Haris Volos, Andres Jaan Tack, and Michael M. Swift. 2011. Mnemosyne: lightweight persistent memory. In Proceedings of the 16th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-XVI). 91--104.","DOI":"10.1145\/1950365.1950379","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3352460.3358321-43","unstructured":"Hu Wan, Youyou Lu, Yuanchao Xu, and Jiwu Shu. 2016. Empirical study of redo and undo logging in persistent memory. In Proceedings of the 5th IEEE Non-Volatile Memory Systems and Applications Symposium. 1--6.","DOI":"10.1109\/NVMSA.2016.7547178","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3352460.3358321-44","unstructured":"Thomas F. Wenisch, Roland E. Wunderlich, Michael Ferdman, Anastassia Ailamaki, Babak Falsafi, and James C. Hoe. 2006. SimFlex: Statistical Sampling of Computer System Simulation. IEEE Micro 26, 4 (2006), 18--31."},{"key":"key-10.1145\/3352460.3358321-45","unstructured":"Andrew W. Wilson Jr. and Richard P. LaRowe Jr. 1992. Hiding Shared Memory Reference Latency on the Galactica Net Distributed Shared Memory Architecture. J. Parallel Distrib. Comput. 15, 4 (1992), 351--367."},{"key":"key-10.1145\/3352460.3358321-46","unstructured":"Jishen Zhao, Sheng Li, Doe Hyun Yoon, Yuan Xie, and Norman P. Jouppi. 2013. Kiln: closing the performance gap between systems with and without persistence support. In Proceedings of the 46th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 421--432.","DOI":"10.1145\/2540708.2540744","doi-asserted-by":"crossref"}],"event":{"name":"the 52nd Annual IEEE\/ACM International Symposium","location":"Columbus, OH, USA","sponsor":["SIGMICRO, ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CS"],"acronym":"MICRO '52","number":"52","start":{"date-parts":[[2019,10,12]]},"end":{"date-parts":[[2019,10,16]]}},"container-title":["Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture  - MICRO '52"],"original-title":[],"link":[{"URL":"http:\/\/dl.acm.org\/ft_gateway.cfm?id=3358321&ftid=2087148&dwn=1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,11]],"date-time":"2019-10-11T16:56:09Z","timestamp":1570812969000},"score":1.0,"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9781450369381"],"references-count":46,"URL":"http:\/\/dx.doi.org\/10.1145\/3352460.3358321","relation":{"cites":[]}}}