 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 100
Design : UART_TX
Version: K-2015.06
Date   : Wed Jul 24 06:50:42 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: u0/count_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u0/count_reg[3]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u0/count_reg[3]/CK (DFFRX1M)             0.00       0.00 r
  u0/count_reg[3]/Q (DFFRX1M)              0.66       0.66 r
  u0/U5/Y (OAI32X1M)                       0.28       0.94 f
  u0/count_reg[3]/D (DFFRX1M)              0.00       0.94 f
  data arrival time                                   0.94

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  u0/count_reg[3]/CK (DFFRX1M)             0.00       0.05 r
  library hold time                       -0.04       0.01
  data required time                                  0.01
  -----------------------------------------------------------
  data required time                                  0.01
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.93


  Startpoint: u0/lfsr_reg[0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u0/ser_data_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u0/lfsr_reg[0]/CK (DFFRQX2M)             0.00       0.00 r
  u0/lfsr_reg[0]/Q (DFFRQX2M)              0.56       0.56 f
  u0/U25/Y (AO22X1M)                       0.39       0.95 f
  u0/ser_data_reg/D (DFFRX1M)              0.00       0.95 f
  data arrival time                                   0.95

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  u0/ser_data_reg/CK (DFFRX1M)             0.00       0.05 r
  library hold time                       -0.04       0.01
  data required time                                  0.01
  -----------------------------------------------------------
  data required time                                  0.01
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: u0/lfsr_reg[7]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u0/lfsr_reg[6]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u0/lfsr_reg[7]/CK (DFFRQX2M)             0.00       0.00 r
  u0/lfsr_reg[7]/Q (DFFRQX2M)              0.49       0.49 r
  u0/U14/Y (AO22X1M)                       0.35       0.85 r
  u0/lfsr_reg[6]/D (DFFRQX2M)              0.00       0.85 r
  data arrival time                                   0.85

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  u0/lfsr_reg[6]/CK (DFFRQX2M)             0.00       0.05 r
  library hold time                       -0.20      -0.15
  data required time                                 -0.15
  -----------------------------------------------------------
  data required time                                 -0.15
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.99


  Startpoint: u0/lfsr_reg[6]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u0/lfsr_reg[5]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u0/lfsr_reg[6]/CK (DFFRQX2M)             0.00       0.00 r
  u0/lfsr_reg[6]/Q (DFFRQX2M)              0.49       0.49 r
  u0/U18/Y (AO22X1M)                       0.35       0.85 r
  u0/lfsr_reg[5]/D (DFFRQX2M)              0.00       0.85 r
  data arrival time                                   0.85

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  u0/lfsr_reg[5]/CK (DFFRQX2M)             0.00       0.05 r
  library hold time                       -0.20      -0.15
  data required time                                 -0.15
  -----------------------------------------------------------
  data required time                                 -0.15
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.99


  Startpoint: u0/lfsr_reg[2]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u0/lfsr_reg[1]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u0/lfsr_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  u0/lfsr_reg[2]/Q (DFFRQX2M)              0.49       0.49 r
  u0/U17/Y (AO22X1M)                       0.35       0.85 r
  u0/lfsr_reg[1]/D (DFFRQX2M)              0.00       0.85 r
  data arrival time                                   0.85

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  u0/lfsr_reg[1]/CK (DFFRQX2M)             0.00       0.05 r
  library hold time                       -0.20      -0.15
  data required time                                 -0.15
  -----------------------------------------------------------
  data required time                                 -0.15
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.99


  Startpoint: u0/lfsr_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u0/lfsr_reg[4]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u0/lfsr_reg[5]/CK (DFFRQX2M)             0.00       0.00 r
  u0/lfsr_reg[5]/Q (DFFRQX2M)              0.49       0.49 r
  u0/U20/Y (AO22X1M)                       0.35       0.85 r
  u0/lfsr_reg[4]/D (DFFRQX2M)              0.00       0.85 r
  data arrival time                                   0.85

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  u0/lfsr_reg[4]/CK (DFFRQX2M)             0.00       0.05 r
  library hold time                       -0.20      -0.15
  data required time                                 -0.15
  -----------------------------------------------------------
  data required time                                 -0.15
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.99


  Startpoint: u0/lfsr_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u0/lfsr_reg[0]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u0/lfsr_reg[1]/CK (DFFRQX2M)             0.00       0.00 r
  u0/lfsr_reg[1]/Q (DFFRQX2M)              0.49       0.49 r
  u0/U19/Y (AO22X1M)                       0.35       0.85 r
  u0/lfsr_reg[0]/D (DFFRQX2M)              0.00       0.85 r
  data arrival time                                   0.85

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  u0/lfsr_reg[0]/CK (DFFRQX2M)             0.00       0.05 r
  library hold time                       -0.20      -0.15
  data required time                                 -0.15
  -----------------------------------------------------------
  data required time                                 -0.15
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.99


  Startpoint: u0/lfsr_reg[4]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u0/lfsr_reg[3]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u0/lfsr_reg[4]/CK (DFFRQX2M)             0.00       0.00 r
  u0/lfsr_reg[4]/Q (DFFRQX2M)              0.49       0.49 r
  u0/U16/Y (AO22X1M)                       0.35       0.85 r
  u0/lfsr_reg[3]/D (DFFRQX2M)              0.00       0.85 r
  data arrival time                                   0.85

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  u0/lfsr_reg[3]/CK (DFFRQX2M)             0.00       0.05 r
  library hold time                       -0.20      -0.15
  data required time                                 -0.15
  -----------------------------------------------------------
  data required time                                 -0.15
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.99


  Startpoint: u0/lfsr_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u0/lfsr_reg[2]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u0/lfsr_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  u0/lfsr_reg[3]/Q (DFFRQX2M)              0.49       0.49 r
  u0/U15/Y (AO22X1M)                       0.35       0.85 r
  u0/lfsr_reg[2]/D (DFFRQX2M)              0.00       0.85 r
  data arrival time                                   0.85

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  u0/lfsr_reg[2]/CK (DFFRQX2M)             0.00       0.05 r
  library hold time                       -0.20      -0.15
  data required time                                 -0.15
  -----------------------------------------------------------
  data required time                                 -0.15
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.99


  Startpoint: u0/count_reg[2]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u0/count_reg[2]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u0/count_reg[2]/CK (DFFRX1M)             0.00       0.00 r
  u0/count_reg[2]/Q (DFFRX1M)              0.84       0.84 r
  u0/U22/Y (OAI22X1M)                      0.33       1.17 f
  u0/count_reg[2]/D (DFFRX1M)              0.00       1.17 f
  data arrival time                                   1.17

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  u0/count_reg[2]/CK (DFFRX1M)             0.00       0.05 r
  library hold time                       -0.05       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -1.17
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: u0/ser_done_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u0/ser_done_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u0/ser_done_reg/CK (DFFRQX2M)            0.00       0.00 r
  u0/ser_done_reg/Q (DFFRQX2M)             0.76       0.76 f
  u0/U11/Y (AOI2B1X1M)                     0.48       1.23 f
  u0/ser_done_reg/D (DFFRQX2M)             0.00       1.23 f
  data arrival time                                   1.23

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  u0/ser_done_reg/CK (DFFRQX2M)            0.00       0.05 r
  library hold time                       -0.07      -0.02
  data required time                                 -0.02
  -----------------------------------------------------------
  data required time                                 -0.02
  data arrival time                                  -1.23
  -----------------------------------------------------------
  slack (MET)                                         1.25


  Startpoint: u3/current_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u3/current_reg[2]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u3/current_reg[1]/CK (DFFRX1M)           0.00       0.00 r
  u3/current_reg[1]/QN (DFFRX1M)           0.89       0.89 r
  u3/U4/Y (OAI222X1M)                      0.44       1.33 f
  u3/current_reg[2]/D (DFFSX2M)            0.00       1.33 f
  data arrival time                                   1.33

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  u3/current_reg[2]/CK (DFFSX2M)           0.00       0.05 r
  library hold time                       -0.05       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -1.33
  -----------------------------------------------------------
  slack (MET)                                         1.34


  Startpoint: u3/current_reg[2]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u3/current_reg[0]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u3/current_reg[2]/CK (DFFSX2M)           0.00       0.00 r
  u3/current_reg[2]/QN (DFFSX2M)           0.74       0.74 f
  u3/U14/Y (OAI211X2M)                     0.33       1.06 r
  u3/U13/Y (INVX2M)                        0.28       1.34 f
  u3/current_reg[0]/D (DFFRX1M)            0.00       1.34 f
  data arrival time                                   1.34

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  u3/current_reg[0]/CK (DFFRX1M)           0.00       0.05 r
  library hold time                       -0.05       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -1.34
  -----------------------------------------------------------
  slack (MET)                                         1.34


  Startpoint: U2/tx_out_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: U2/tx_out_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/tx_out_reg/CK (DFFRHQX8M)             0.00       0.00 r
  U2/tx_out_reg/Q (DFFRHQX8M)              0.73       0.73 f
  U2/U5/Y (AO21XLM)                        0.62       1.35 f
  U2/tx_out_reg/D (DFFRHQX8M)              0.00       1.35 f
  data arrival time                                   1.35

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  U2/tx_out_reg/CK (DFFRHQX8M)             0.00       0.05 r
  library hold time                       -0.12      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -1.35
  -----------------------------------------------------------
  slack (MET)                                         1.42


  Startpoint: u0/count_reg[0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u0/count_reg[1]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u0/count_reg[0]/CK (DFFRX1M)             0.00       0.00 r
  u0/count_reg[0]/Q (DFFRX1M)              0.97       0.97 f
  u0/U24/Y (XNOR2X2M)                      0.45       1.42 r
  u0/U23/Y (NOR2X2M)                       0.20       1.62 f
  u0/count_reg[1]/D (DFFRX1M)              0.00       1.62 f
  data arrival time                                   1.62

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  u0/count_reg[1]/CK (DFFRX1M)             0.00       0.05 r
  library hold time                       -0.03       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.62
  -----------------------------------------------------------
  slack (MET)                                         1.60


  Startpoint: u0/count_reg[0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u0/count_reg[0]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u0/count_reg[0]/CK (DFFRX1M)             0.00       0.00 r
  u0/count_reg[0]/Q (DFFRX1M)              1.20       1.20 r
  u0/U10/Y (NOR2X2M)                       0.41       1.61 f
  u0/count_reg[0]/D (DFFRX1M)              0.00       1.61 f
  data arrival time                                   1.61

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  u0/count_reg[0]/CK (DFFRX1M)             0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -1.61
  -----------------------------------------------------------
  slack (MET)                                         1.63


  Startpoint: u0/ser_done_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u3/current_reg[1]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u0/ser_done_reg/CK (DFFRQX2M)            0.00       0.00 r
  u0/ser_done_reg/Q (DFFRQX2M)             0.87       0.87 r
  u0/ser_done (serializer)                 0.00       0.87 r
  u3/ser_done (fsm)                        0.00       0.87 r
  u3/U9/Y (AOI21X2M)                       0.54       1.40 f
  u3/U10/Y (OAI21BX1M)                     0.43       1.83 f
  u3/current_reg[1]/D (DFFRX1M)            0.00       1.83 f
  data arrival time                                   1.83

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  u3/current_reg[1]/CK (DFFRX1M)           0.00       0.05 r
  library hold time                       -0.04       0.01
  data required time                                  0.01
  -----------------------------------------------------------
  data required time                                  0.01
  data arrival time                                  -1.83
  -----------------------------------------------------------
  slack (MET)                                         1.82


  Startpoint: u0/ser_done_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u0/lfsr_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u0/ser_done_reg/CK (DFFRQX2M)            0.00       0.00 r
  u0/ser_done_reg/Q (DFFRQX2M)             0.76       0.76 f
  u0/ser_done (serializer)                 0.00       0.76 f
  u3/ser_done (fsm)                        0.00       0.76 f
  u3/U9/Y (AOI21X2M)                       0.93       1.69 r
  u3/ser_en (fsm)                          0.00       1.69 r
  u0/ser_en (serializer)                   0.00       1.69 r
  u0/U13/Y (NOR2BX2M)                      0.27       1.96 f
  u0/U12/Y (BUFX4M)                        0.40       2.36 f
  u0/U21/Y (AND2X2M)                       0.34       2.70 f
  u0/lfsr_reg[7]/D (DFFRQX2M)              0.00       2.70 f
  data arrival time                                   2.70

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  u0/lfsr_reg[7]/CK (DFFRQX2M)             0.00       0.05 r
  library hold time                       -0.02       0.03
  data required time                                  0.03
  -----------------------------------------------------------
  data required time                                  0.03
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         2.68


  Startpoint: P_DATA[7] (input port clocked by CLK)
  Endpoint: u0/lfsr_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.60       2.60 f
  P_DATA[7] (in)                           0.14       2.75 f
  u0/p_data[7] (serializer)                0.00       2.75 f
  u0/U21/Y (AND2X2M)                       0.26       3.00 f
  u0/lfsr_reg[7]/D (DFFRQX2M)              0.00       3.00 f
  data arrival time                                   3.00

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  u0/lfsr_reg[7]/CK (DFFRQX2M)             0.00       0.05 r
  library hold time                       -0.02       0.03
  data required time                                  0.03
  -----------------------------------------------------------
  data required time                                  0.03
  data arrival time                                  -3.00
  -----------------------------------------------------------
  slack (MET)                                         2.98


  Startpoint: P_DATA[6] (input port clocked by CLK)
  Endpoint: u0/lfsr_reg[6]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.60       2.60 f
  P_DATA[6] (in)                           0.14       2.74 f
  u0/p_data[6] (serializer)                0.00       2.74 f
  u0/U14/Y (AO22X1M)                       0.41       3.16 f
  u0/lfsr_reg[6]/D (DFFRQX2M)              0.00       3.16 f
  data arrival time                                   3.16

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  u0/lfsr_reg[6]/CK (DFFRQX2M)             0.00       0.05 r
  library hold time                       -0.04       0.01
  data required time                                  0.01
  -----------------------------------------------------------
  data required time                                  0.01
  data arrival time                                  -3.16
  -----------------------------------------------------------
  slack (MET)                                         3.15


  Startpoint: P_DATA[5] (input port clocked by CLK)
  Endpoint: u0/lfsr_reg[5]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.60       2.60 f
  P_DATA[5] (in)                           0.14       2.74 f
  u0/p_data[5] (serializer)                0.00       2.74 f
  u0/U18/Y (AO22X1M)                       0.41       3.16 f
  u0/lfsr_reg[5]/D (DFFRQX2M)              0.00       3.16 f
  data arrival time                                   3.16

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  u0/lfsr_reg[5]/CK (DFFRQX2M)             0.00       0.05 r
  library hold time                       -0.04       0.01
  data required time                                  0.01
  -----------------------------------------------------------
  data required time                                  0.01
  data arrival time                                  -3.16
  -----------------------------------------------------------
  slack (MET)                                         3.15


  Startpoint: P_DATA[1] (input port clocked by CLK)
  Endpoint: u0/lfsr_reg[1]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.60       2.60 f
  P_DATA[1] (in)                           0.14       2.74 f
  u0/p_data[1] (serializer)                0.00       2.74 f
  u0/U17/Y (AO22X1M)                       0.41       3.16 f
  u0/lfsr_reg[1]/D (DFFRQX2M)              0.00       3.16 f
  data arrival time                                   3.16

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  u0/lfsr_reg[1]/CK (DFFRQX2M)             0.00       0.05 r
  library hold time                       -0.04       0.01
  data required time                                  0.01
  -----------------------------------------------------------
  data required time                                  0.01
  data arrival time                                  -3.16
  -----------------------------------------------------------
  slack (MET)                                         3.15


  Startpoint: P_DATA[4] (input port clocked by CLK)
  Endpoint: u0/lfsr_reg[4]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.60       2.60 f
  P_DATA[4] (in)                           0.14       2.74 f
  u0/p_data[4] (serializer)                0.00       2.74 f
  u0/U20/Y (AO22X1M)                       0.41       3.16 f
  u0/lfsr_reg[4]/D (DFFRQX2M)              0.00       3.16 f
  data arrival time                                   3.16

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  u0/lfsr_reg[4]/CK (DFFRQX2M)             0.00       0.05 r
  library hold time                       -0.04       0.01
  data required time                                  0.01
  -----------------------------------------------------------
  data required time                                  0.01
  data arrival time                                  -3.16
  -----------------------------------------------------------
  slack (MET)                                         3.15


  Startpoint: P_DATA[0] (input port clocked by CLK)
  Endpoint: u0/lfsr_reg[0]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.60       2.60 f
  P_DATA[0] (in)                           0.14       2.74 f
  u0/p_data[0] (serializer)                0.00       2.74 f
  u0/U19/Y (AO22X1M)                       0.41       3.16 f
  u0/lfsr_reg[0]/D (DFFRQX2M)              0.00       3.16 f
  data arrival time                                   3.16

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  u0/lfsr_reg[0]/CK (DFFRQX2M)             0.00       0.05 r
  library hold time                       -0.04       0.01
  data required time                                  0.01
  -----------------------------------------------------------
  data required time                                  0.01
  data arrival time                                  -3.16
  -----------------------------------------------------------
  slack (MET)                                         3.15


  Startpoint: P_DATA[3] (input port clocked by CLK)
  Endpoint: u0/lfsr_reg[3]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.60       2.60 f
  P_DATA[3] (in)                           0.14       2.74 f
  u0/p_data[3] (serializer)                0.00       2.74 f
  u0/U16/Y (AO22X1M)                       0.42       3.16 f
  u0/lfsr_reg[3]/D (DFFRQX2M)              0.00       3.16 f
  data arrival time                                   3.16

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  u0/lfsr_reg[3]/CK (DFFRQX2M)             0.00       0.05 r
  library hold time                       -0.04       0.01
  data required time                                  0.01
  -----------------------------------------------------------
  data required time                                  0.01
  data arrival time                                  -3.16
  -----------------------------------------------------------
  slack (MET)                                         3.15


  Startpoint: P_DATA[2] (input port clocked by CLK)
  Endpoint: u0/lfsr_reg[2]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.60       2.60 f
  P_DATA[2] (in)                           0.14       2.75 f
  u0/p_data[2] (serializer)                0.00       2.75 f
  u0/U15/Y (AO22X1M)                       0.42       3.16 f
  u0/lfsr_reg[2]/D (DFFRQX2M)              0.00       3.16 f
  data arrival time                                   3.16

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  u0/lfsr_reg[2]/CK (DFFRQX2M)             0.00       0.05 r
  library hold time                       -0.04       0.01
  data required time                                  0.01
  -----------------------------------------------------------
  data required time                                  0.01
  data arrival time                                  -3.16
  -----------------------------------------------------------
  slack (MET)                                         3.16


  Startpoint: DATA_VALID (input port clocked by CLK)
  Endpoint: u3/current_reg[2]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.60       2.60 r
  DATA_VALID (in)                          0.23       2.84 r
  u3/data_valid (fsm)                      0.00       2.84 r
  u3/U4/Y (OAI222X1M)                      0.36       3.19 f
  u3/current_reg[2]/D (DFFSX2M)            0.00       3.19 f
  data arrival time                                   3.19

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  u3/current_reg[2]/CK (DFFSX2M)           0.00       0.05 r
  library hold time                       -0.05       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -3.19
  -----------------------------------------------------------
  slack (MET)                                         3.20


  Startpoint: PAR_EN (input port clocked by CLK)
  Endpoint: u3/current_reg[1]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.60       2.60 f
  PAR_EN (in)                              0.08       2.69 f
  u3/par_en (fsm)                          0.00       2.69 f
  u3/U11/Y (INVX2M)                        0.31       2.99 r
  u3/U10/Y (OAI21BX1M)                     0.34       3.33 f
  u3/current_reg[1]/D (DFFRX1M)            0.00       3.33 f
  data arrival time                                   3.33

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  u3/current_reg[1]/CK (DFFRX1M)           0.00       0.05 r
  library hold time                       -0.04       0.01
  data required time                                  0.01
  -----------------------------------------------------------
  data required time                                  0.01
  data arrival time                                  -3.33
  -----------------------------------------------------------
  slack (MET)                                         3.33


  Startpoint: PAR_TYP (input port clocked by CLK)
  Endpoint: U1/par_bit_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.60       2.60 r
  PAR_TYP (in)                             0.12       2.73 r
  U1/par_typ (parity)                      0.00       2.73 r
  U1/U4/Y (XOR3XLM)                        0.59       3.32 f
  U1/par_bit_reg/D (DFFRQX2M)              0.00       3.32 f
  data arrival time                                   3.32

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  U1/par_bit_reg/CK (DFFRQX2M)             0.00       0.05 r
  library hold time                       -0.07      -0.02
  data required time                                 -0.02
  -----------------------------------------------------------
  data required time                                 -0.02
  data arrival time                                  -3.32
  -----------------------------------------------------------
  slack (MET)                                         3.34


  Startpoint: DATA_VALID (input port clocked by CLK)
  Endpoint: u0/ser_done_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.60       2.60 f
  DATA_VALID (in)                          0.14       2.74 f
  u0/data_valid (serializer)               0.00       2.74 f
  u0/U13/Y (NOR2BX2M)                      0.25       2.99 f
  u0/U12/Y (BUFX4M)                        0.40       3.40 f
  u0/U11/Y (AOI2B1X1M)                     0.41       3.81 r
  u0/ser_done_reg/D (DFFRQX2M)             0.00       3.81 r
  data arrival time                                   3.81

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  u0/ser_done_reg/CK (DFFRQX2M)            0.00       0.05 r
  library hold time                       -0.22      -0.17
  data required time                                 -0.17
  -----------------------------------------------------------
  data required time                                 -0.17
  data arrival time                                  -3.81
  -----------------------------------------------------------
  slack (MET)                                         3.97


  Startpoint: PAR_EN (input port clocked by CLK)
  Endpoint: U2/tx_out_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.60       2.60 f
  PAR_EN (in)                              0.08       2.69 f
  u3/par_en (fsm)                          0.00       2.69 f
  u3/U11/Y (INVX2M)                        0.31       2.99 r
  u3/U7/Y (AOI211X4M)                      0.29       3.28 f
  u3/mux_sel[1] (fsm)                      0.00       3.28 f
  U2/mux_sel[1] (mux)                      0.00       3.28 f
  U2/U6/Y (OAI32X1M)                       0.81       4.09 r
  U2/U5/Y (AO21XLM)                        0.46       4.55 r
  U2/tx_out_reg/D (DFFRHQX8M)              0.00       4.55 r
  data arrival time                                   4.55

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  U2/tx_out_reg/CK (DFFRHQX8M)             0.00       0.05 r
  library hold time                       -0.07      -0.02
  data required time                                 -0.02
  -----------------------------------------------------------
  data required time                                 -0.02
  data arrival time                                  -4.55
  -----------------------------------------------------------
  slack (MET)                                         4.57


  Startpoint: U2/tx_out_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: TX_OUT (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/tx_out_reg/CK (DFFRHQX8M)             0.00       0.00 r
  U2/tx_out_reg/Q (DFFRHQX8M)              0.73       0.73 f
  U2/tx_out (mux)                          0.00       0.73 f
  TX_OUT (out)                             0.00       0.73 f
  data arrival time                                   0.73

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  output external delay                   -2.60      -2.55
  data required time                                 -2.55
  -----------------------------------------------------------
  data required time                                 -2.55
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         3.28


  Startpoint: u3/current_reg[2]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: BUSY (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u3/current_reg[2]/CK (DFFSX2M)           0.00       0.00 r
  u3/current_reg[2]/Q (DFFSX2M)            0.59       0.59 r
  u3/U3/Y (AOI21X1M)                       0.20       0.79 f
  u3/U8/Y (CLKBUFX8M)                      0.91       1.70 f
  u3/busy (fsm)                            0.00       1.70 f
  BUSY (out)                               0.00       1.70 f
  data arrival time                                   1.70

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  output external delay                   -2.60      -2.55
  data required time                                 -2.55
  -----------------------------------------------------------
  data required time                                 -2.55
  data arrival time                                  -1.70
  -----------------------------------------------------------
  slack (MET)                                         4.25


1
