{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 08 16:00:53 2013 " "Info: Processing started: Tue Oct 08 16:00:53 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TP1 -c fpga1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TP1 -c fpga1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "question3_2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file question3_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 question3_2 " "Info: Found entity 1: question3_2" {  } { { "question3_2.bdf" "" { Schematic "H:/tparc/TP1/exo3/partie2/question3_2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file fpga1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fpga1 " "Info: Found entity 1: fpga1" {  } { { "fpga1.bdf" "" { Schematic "H:/tparc/TP1/exo3/partie2/fpga1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga1 " "Info: Elaborating entity \"fpga1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "clavier " "Warning: Converted elements in bus name \"clavier\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "clavier\[3..0\] clavier3..0 " "Warning: Converted element name(s) from \"clavier\[3..0\]\" to \"clavier3..0\"" {  } { { "fpga1.bdf" "" { Schematic "H:/tparc/TP1/exo3/partie2/fpga1.bdf" { { 216 624 707 232 "clavier\[3..0\]" "" } } } }  } 0 0 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "clavier\[3..0\] clavier3..0 " "Warning: Converted element name(s) from \"clavier\[3..0\]\" to \"clavier3..0\"" {  } { { "fpga1.bdf" "" { Schematic "H:/tparc/TP1/exo3/partie2/fpga1.bdf" { { 192 912 981 204 "clavier\[3..0\]" "" } } } }  } 0 0 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1}  } { { "fpga1.bdf" "" { Schematic "H:/tparc/TP1/exo3/partie2/fpga1.bdf" { { 216 624 707 232 "clavier\[3..0\]" "" } { 192 912 981 204 "clavier\[3..0\]" "" } } } }  } 0 0 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "" 0 -1}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "cle " "Warning: Converted elements in bus name \"cle\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "cle\[3..0\] cle3..0 " "Warning: Converted element name(s) from \"cle\[3..0\]\" to \"cle3..0\"" {  } { { "fpga1.bdf" "" { Schematic "H:/tparc/TP1/exo3/partie2/fpga1.bdf" { { 248 624 680 260 "cle\[3..0\]" "" } } } }  } 0 0 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1}  } { { "fpga1.bdf" "" { Schematic "H:/tparc/TP1/exo3/partie2/fpga1.bdf" { { 248 624 680 260 "cle\[3..0\]" "" } } } }  } 0 0 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "" 0 -1}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "sortie " "Warning: Converted elements in bus name \"sortie\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "sortie\[3..0\] sortie3..0 " "Warning: Converted element name(s) from \"sortie\[3..0\]\" to \"sortie3..0\"" {  } { { "fpga1.bdf" "" { Schematic "H:/tparc/TP1/exo3/partie2/fpga1.bdf" { { 160 1088 1152 176 "sortie\[3..0\]" "" } } } }  } 0 0 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1}  } { { "fpga1.bdf" "" { Schematic "H:/tparc/TP1/exo3/partie2/fpga1.bdf" { { 160 1088 1152 176 "sortie\[3..0\]" "" } } } }  } 0 0 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "sortie4 " "Warning: Pin \"sortie4\" is missing source" {  } { { "fpga1.bdf" "" { Schematic "H:/tparc/TP1/exo3/partie2/fpga1.bdf" { { 88 1264 1440 104 "sortie4" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "sortie5 " "Warning: Pin \"sortie5\" is missing source" {  } { { "fpga1.bdf" "" { Schematic "H:/tparc/TP1/exo3/partie2/fpga1.bdf" { { 104 1264 1440 120 "sortie5" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "sortie6 " "Warning: Pin \"sortie6\" is missing source" {  } { { "fpga1.bdf" "" { Schematic "H:/tparc/TP1/exo3/partie2/fpga1.bdf" { { 120 1264 1440 136 "sortie6" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "sortie7 " "Warning: Pin \"sortie7\" is missing source" {  } { { "fpga1.bdf" "" { Schematic "H:/tparc/TP1/exo3/partie2/fpga1.bdf" { { 136 1264 1440 152 "sortie7" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "sortie8 " "Warning: Pin \"sortie8\" is missing source" {  } { { "fpga1.bdf" "" { Schematic "H:/tparc/TP1/exo3/partie2/fpga1.bdf" { { 152 1264 1440 168 "sortie8" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "sortie9 " "Warning: Pin \"sortie9\" is missing source" {  } { { "fpga1.bdf" "" { Schematic "H:/tparc/TP1/exo3/partie2/fpga1.bdf" { { 168 1264 1440 184 "sortie9" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "sortie10 " "Warning: Pin \"sortie10\" is missing source" {  } { { "fpga1.bdf" "" { Schematic "H:/tparc/TP1/exo3/partie2/fpga1.bdf" { { 184 1264 1440 200 "sortie10" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "sortie11 " "Warning: Pin \"sortie11\" is missing source" {  } { { "fpga1.bdf" "" { Schematic "H:/tparc/TP1/exo3/partie2/fpga1.bdf" { { 200 1264 1440 216 "sortie11" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "sortie12 " "Warning: Pin \"sortie12\" is missing source" {  } { { "fpga1.bdf" "" { Schematic "H:/tparc/TP1/exo3/partie2/fpga1.bdf" { { 216 1264 1440 232 "sortie12" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "sortie13 " "Warning: Pin \"sortie13\" is missing source" {  } { { "fpga1.bdf" "" { Schematic "H:/tparc/TP1/exo3/partie2/fpga1.bdf" { { 232 1264 1440 248 "sortie13" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "sortie14 " "Warning: Pin \"sortie14\" is missing source" {  } { { "fpga1.bdf" "" { Schematic "H:/tparc/TP1/exo3/partie2/fpga1.bdf" { { 248 1264 1440 264 "sortie14" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "sortie15 " "Warning: Pin \"sortie15\" is missing source" {  } { { "fpga1.bdf" "" { Schematic "H:/tparc/TP1/exo3/partie2/fpga1.bdf" { { 264 1264 1440 280 "sortie15" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "poussoir1 " "Warning: Pin \"poussoir1\" not connected" {  } { { "fpga1.bdf" "" { Schematic "H:/tparc/TP1/exo3/partie2/fpga1.bdf" { { 40 216 384 56 "poussoir1" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "poussoir2 " "Warning: Pin \"poussoir2\" not connected" {  } { { "fpga1.bdf" "" { Schematic "H:/tparc/TP1/exo3/partie2/fpga1.bdf" { { 56 216 384 72 "poussoir2" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "cle4 " "Warning: Pin \"cle4\" not connected" {  } { { "fpga1.bdf" "" { Schematic "H:/tparc/TP1/exo3/partie2/fpga1.bdf" { { 216 216 384 232 "cle4" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "cle5 " "Warning: Pin \"cle5\" not connected" {  } { { "fpga1.bdf" "" { Schematic "H:/tparc/TP1/exo3/partie2/fpga1.bdf" { { 232 216 384 248 "cle5" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "cle6 " "Warning: Pin \"cle6\" not connected" {  } { { "fpga1.bdf" "" { Schematic "H:/tparc/TP1/exo3/partie2/fpga1.bdf" { { 248 216 384 264 "cle6" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "cle7 " "Warning: Pin \"cle7\" not connected" {  } { { "fpga1.bdf" "" { Schematic "H:/tparc/TP1/exo3/partie2/fpga1.bdf" { { 264 216 384 280 "cle7" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "../../../max2lib/sel4.bdf 1 1 " "Warning: Using design file ../../../max2lib/sel4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sel4 " "Info: Found entity 1: sel4" {  } { { "sel4.bdf" "" { Schematic "H:/tparc/max2lib/sel4.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel4 sel4:inst1 " "Info: Elaborating entity \"sel4\" for hierarchy \"sel4:inst1\"" {  } { { "fpga1.bdf" "inst1" { Schematic "H:/tparc/TP1/exo3/partie2/fpga1.bdf" { { 144 960 1088 240 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "../../../max2lib/add4group.bdf 1 1 " "Warning: Using design file ../../../max2lib/add4group.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 add4group " "Info: Found entity 1: add4group" {  } { { "add4group.bdf" "" { Schematic "H:/tparc/max2lib/add4group.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add4group add4group:inst " "Info: Elaborating entity \"add4group\" for hierarchy \"add4group:inst\"" {  } { { "fpga1.bdf" "inst" { Schematic "H:/tparc/TP1/exo3/partie2/fpga1.bdf" { { 184 680 808 280 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "G:/l3info/tparc/max2lib/combinatoire/Add4.gdf 1 1 " "Warning: Using design file G:/l3info/tparc/max2lib/combinatoire/Add4.gdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Add4 " "Info: Found entity 1: Add4" {  } { { "Add4.gdf" "" { Schematic "G:/l3info/tparc/max2lib/combinatoire/Add4.gdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add4 add4group:inst\|Add4:inst " "Info: Elaborating entity \"Add4\" for hierarchy \"add4group:inst\|Add4:inst\"" {  } { { "add4group.bdf" "inst" { Schematic "H:/tparc/max2lib/add4group.bdf" { { 184 536 656 384 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "G:/l3info/tparc/max2lib/combinatoire/zero.gdf 1 1 " "Warning: Using design file G:/l3info/tparc/max2lib/combinatoire/zero.gdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 zero " "Info: Found entity 1: zero" {  } { { "zero.gdf" "" { Schematic "G:/l3info/tparc/max2lib/combinatoire/zero.gdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero zero:inst2 " "Info: Elaborating entity \"zero\" for hierarchy \"zero:inst2\"" {  } { { "fpga1.bdf" "inst2" { Schematic "H:/tparc/TP1/exo3/partie2/fpga1.bdf" { { 200 592 608 232 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Warning: Always-enabled tri-state buffer(s) removed" { { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "sel4:inst1\|inst\[0\] sortie0 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"sel4:inst1\|inst\[0\]\" to the node \"sortie0\" into a wire" {  } { { "sel4.bdf" "" { Schematic "H:/tparc/max2lib/sel4.bdf" { { 136 584 632 168 "inst" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "sel4:inst1\|inst\[1\] sortie1 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"sel4:inst1\|inst\[1\]\" to the node \"sortie1\" into a wire" {  } { { "sel4.bdf" "" { Schematic "H:/tparc/max2lib/sel4.bdf" { { 136 584 632 168 "inst" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "sel4:inst1\|inst\[2\] sortie2 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"sel4:inst1\|inst\[2\]\" to the node \"sortie2\" into a wire" {  } { { "sel4.bdf" "" { Schematic "H:/tparc/max2lib/sel4.bdf" { { 136 584 632 168 "inst" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "sel4:inst1\|inst\[3\] sortie3 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"sel4:inst1\|inst\[3\]\" to the node \"sortie3\" into a wire" {  } { { "sel4.bdf" "" { Schematic "H:/tparc/max2lib/sel4.bdf" { { 136 584 632 168 "inst" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Always-enabled tri-state buffer(s) removed" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "sortie4 GND " "Warning (13410): Pin \"sortie4\" is stuck at GND" {  } { { "fpga1.bdf" "" { Schematic "H:/tparc/TP1/exo3/partie2/fpga1.bdf" { { 88 1264 1440 104 "sortie4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "sortie5 GND " "Warning (13410): Pin \"sortie5\" is stuck at GND" {  } { { "fpga1.bdf" "" { Schematic "H:/tparc/TP1/exo3/partie2/fpga1.bdf" { { 104 1264 1440 120 "sortie5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "sortie6 GND " "Warning (13410): Pin \"sortie6\" is stuck at GND" {  } { { "fpga1.bdf" "" { Schematic "H:/tparc/TP1/exo3/partie2/fpga1.bdf" { { 120 1264 1440 136 "sortie6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "sortie7 GND " "Warning (13410): Pin \"sortie7\" is stuck at GND" {  } { { "fpga1.bdf" "" { Schematic "H:/tparc/TP1/exo3/partie2/fpga1.bdf" { { 136 1264 1440 152 "sortie7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "sortie8 GND " "Warning (13410): Pin \"sortie8\" is stuck at GND" {  } { { "fpga1.bdf" "" { Schematic "H:/tparc/TP1/exo3/partie2/fpga1.bdf" { { 152 1264 1440 168 "sortie8" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "sortie9 GND " "Warning (13410): Pin \"sortie9\" is stuck at GND" {  } { { "fpga1.bdf" "" { Schematic "H:/tparc/TP1/exo3/partie2/fpga1.bdf" { { 168 1264 1440 184 "sortie9" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "sortie10 GND " "Warning (13410): Pin \"sortie10\" is stuck at GND" {  } { { "fpga1.bdf" "" { Schematic "H:/tparc/TP1/exo3/partie2/fpga1.bdf" { { 184 1264 1440 200 "sortie10" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "sortie11 GND " "Warning (13410): Pin \"sortie11\" is stuck at GND" {  } { { "fpga1.bdf" "" { Schematic "H:/tparc/TP1/exo3/partie2/fpga1.bdf" { { 200 1264 1440 216 "sortie11" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "sortie12 GND " "Warning (13410): Pin \"sortie12\" is stuck at GND" {  } { { "fpga1.bdf" "" { Schematic "H:/tparc/TP1/exo3/partie2/fpga1.bdf" { { 216 1264 1440 232 "sortie12" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "sortie13 GND " "Warning (13410): Pin \"sortie13\" is stuck at GND" {  } { { "fpga1.bdf" "" { Schematic "H:/tparc/TP1/exo3/partie2/fpga1.bdf" { { 232 1264 1440 248 "sortie13" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "sortie14 GND " "Warning (13410): Pin \"sortie14\" is stuck at GND" {  } { { "fpga1.bdf" "" { Schematic "H:/tparc/TP1/exo3/partie2/fpga1.bdf" { { 248 1264 1440 264 "sortie14" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "sortie15 GND " "Warning (13410): Pin \"sortie15\" is stuck at GND" {  } { { "fpga1.bdf" "" { Schematic "H:/tparc/TP1/exo3/partie2/fpga1.bdf" { { 264 1264 1440 280 "sortie15" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Warning: Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "poussoir1 " "Warning (15610): No output dependent on input pin \"poussoir1\"" {  } { { "fpga1.bdf" "" { Schematic "H:/tparc/TP1/exo3/partie2/fpga1.bdf" { { 40 216 384 56 "poussoir1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "poussoir2 " "Warning (15610): No output dependent on input pin \"poussoir2\"" {  } { { "fpga1.bdf" "" { Schematic "H:/tparc/TP1/exo3/partie2/fpga1.bdf" { { 56 216 384 72 "poussoir2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cle4 " "Warning (15610): No output dependent on input pin \"cle4\"" {  } { { "fpga1.bdf" "" { Schematic "H:/tparc/TP1/exo3/partie2/fpga1.bdf" { { 216 216 384 232 "cle4" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cle5 " "Warning (15610): No output dependent on input pin \"cle5\"" {  } { { "fpga1.bdf" "" { Schematic "H:/tparc/TP1/exo3/partie2/fpga1.bdf" { { 232 216 384 248 "cle5" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cle6 " "Warning (15610): No output dependent on input pin \"cle6\"" {  } { { "fpga1.bdf" "" { Schematic "H:/tparc/TP1/exo3/partie2/fpga1.bdf" { { 248 216 384 264 "cle6" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cle7 " "Warning (15610): No output dependent on input pin \"cle7\"" {  } { { "fpga1.bdf" "" { Schematic "H:/tparc/TP1/exo3/partie2/fpga1.bdf" { { 264 216 384 280 "cle7" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40 " "Info: Implemented 40 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Info: Implemented 15 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Info: Implemented 9 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 08 16:00:55 2013 " "Info: Processing ended: Tue Oct 08 16:00:55 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
