JDF B
// Created by Version 1.3 
PROJECT Untitled
DESIGN pinassgnbga Normal
DEVKIT LC4256ZE-5MN144C
ENTRY Schematic/Verilog HDL
MODULE pinassgnbga.v
MODSTYLE pinassgn Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE pinassgn
