Release 13.2 - xst O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: LAB2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "LAB2.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "LAB2"
Output Format                      : NGC
Target Device                      : xc3s400a-4-ft256

---- Source Options
Top Module Name                    : LAB2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
loop_iteration_limit               : 2048

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/uadder32.vhd" in Library work.
Architecture behavioral of Entity uadder32 is up to date.
Compiling vhdl file "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/adder32.vhd" in Library work.
Architecture behavioral of Entity adder32 is up to date.
Compiling vhdl file "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/addsub32.vhd" in Library work.
Architecture behavioral of Entity addsub32 is up to date.
Compiling vhdl file "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/uaddsub32.vhd" in Library work.
Architecture behavioral of Entity uaddsub32 is up to date.
Compiling vhdl file "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/mul32.vhd" in Library work.
Architecture behavioral of Entity mul32 is up to date.
Compiling vhdl file "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/div32.vhd" in Library work.
Architecture behavioral of Entity div32 is up to date.
Compiling vhdl file "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/utils.vhd" in Library work.
Architecture utils of Entity utils is up to date.
Compiling vhdl file "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/rom.vhd" in Library work.
Entity <rom> compiled.
Entity <rom> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/decode.vhd" in Library work.
Architecture behavioral of Entity decode is up to date.
Compiling vhdl file "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/alu.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
ERROR:HDLParsers - Cannot rename dependency database for library "work", file is "xst/work/hdpdeps.ref", Temporary database file "C:\Users\Hunar Khanna\Desktop\CG3207\VHDL\lab2\cg3207-project\xst\work\xil_4040_16" will remain.  System error message is:  File exists
Compiling vhdl file "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/cpu.vhd" in Library work.
Entity <cpu> compiled.
Entity <cpu> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/LAB2.vhd" in Library work.
Architecture structural of Entity lab2 is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <LAB2> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <cpu> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <rom> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <decode> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <alu> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <addsub32> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <uaddsub32> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mul32> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <div32> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <adder32> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <uadder32> in library <work> (architecture <behavioral>).

INFO:Xst:2555 - '-hierarchy_separator' switch is being deprecated in a future release.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <LAB2> in library <work> (Architecture <structural>).
WARNING:Xst:753 - "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/LAB2.vhd" line 119: Unconnected output port 'UART_Interrupt' of component 'mcs'.
WARNING:Xst:753 - "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/LAB2.vhd" line 119: Unconnected output port 'GPI1_Interrupt' of component 'mcs'.
WARNING:Xst:753 - "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/LAB2.vhd" line 119: Unconnected output port 'GPI2_Interrupt' of component 'mcs'.
WARNING:Xst:753 - "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/LAB2.vhd" line 119: Unconnected output port 'GPI3_Interrupt' of component 'mcs'.
WARNING:Xst:753 - "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/LAB2.vhd" line 119: Unconnected output port 'GPI4_Interrupt' of component 'mcs'.
WARNING:Xst:753 - "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/LAB2.vhd" line 119: Unconnected output port 'INTC_IRQ' of component 'mcs'.
WARNING:Xst:2211 - "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/LAB2.vhd" line 119: Instantiating black box module <mcs>.
WARNING:Xst:753 - "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/LAB2.vhd" line 156: Unconnected output port 'DRegOut' of component 'cpu'.
WARNING:Xst:753 - "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/LAB2.vhd" line 156: Unconnected output port 'DCurrentIns2' of component 'cpu'.
WARNING:Xst:753 - "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/LAB2.vhd" line 156: Unconnected output port 'DCurrentIns3' of component 'cpu'.
WARNING:Xst:753 - "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/LAB2.vhd" line 156: Unconnected output port 'DCurrentIns4' of component 'cpu'.
WARNING:Xst:753 - "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/LAB2.vhd" line 156: Unconnected output port 'DCurrentIns5' of component 'cpu'.
WARNING:Xst:753 - "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/LAB2.vhd" line 156: Unconnected output port 'DAlu1' of component 'cpu'.
WARNING:Xst:753 - "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/LAB2.vhd" line 156: Unconnected output port 'DAlu2' of component 'cpu'.
WARNING:Xst:753 - "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/LAB2.vhd" line 156: Unconnected output port 'DAluR1' of component 'cpu'.
WARNING:Xst:753 - "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/LAB2.vhd" line 156: Unconnected output port 'DAluR2' of component 'cpu'.
Entity <LAB2> analyzed. Unit <LAB2> generated.

Analyzing Entity <cpu> in library <work> (Architecture <behavioral>).
Entity <cpu> analyzed. Unit <cpu> generated.

Analyzing Entity <rom> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/rom.vhd" line 65: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <rom0> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/rom.vhd" line 65: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <rom1> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/rom.vhd" line 65: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <rom2> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/rom.vhd" line 65: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <rom3> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Entity <rom> analyzed. Unit <rom> generated.

Analyzing Entity <decode> in library <work> (Architecture <behavioral>).
Entity <decode> analyzed. Unit <decode> generated.

Analyzing Entity <alu> in library <work> (Architecture <behavioral>).
Entity <alu> analyzed. Unit <alu> generated.

Analyzing Entity <addsub32> in library <work> (Architecture <behavioral>).
Entity <addsub32> analyzed. Unit <addsub32> generated.

Analyzing Entity <adder32> in library <work> (Architecture <behavioral>).
Entity <adder32> analyzed. Unit <adder32> generated.

Analyzing Entity <uaddsub32> in library <work> (Architecture <behavioral>).
Entity <uaddsub32> analyzed. Unit <uaddsub32> generated.

Analyzing Entity <uadder32> in library <work> (Architecture <behavioral>).
Entity <uadder32> analyzed. Unit <uadder32> generated.

Analyzing Entity <mul32> in library <work> (Architecture <behavioral>).
Entity <mul32> analyzed. Unit <mul32> generated.

Analyzing Entity <div32> in library <work> (Architecture <behavioral>).
Entity <div32> analyzed. Unit <div32> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <rom>.
    Related source file is "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/rom.vhd".
WARNING:Xst:647 - Input <ADDR<31:20>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1781 - Signal <rom3> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <rom2> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <rom1> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <rom0> is used but never assigned. Tied to default value.
    Found 64x32-bit ROM for signal <rom0$rom0000>.
    Summary:
	inferred   1 ROM(s).
Unit <rom> synthesized.


Synthesizing Unit <decode>.
    Related source file is "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/decode.vhd".
    Found 32x32-bit dual-port RAM <Mram_registerFile> for signal <registerFile>.
    Found 32x32-bit dual-port RAM <Mram_registerFile_ren> for signal <registerFile>.
    Found 32-bit register for signal <lreg>.
    Found 5-bit register for signal <lregAddr>.
    Found 32-bit register for signal <AluOP1>.
    Found 32-bit register for signal <AluOP2>.
    Found 6-bit register for signal <AluControl>.
    Found 5-bit register for signal <RegWBAddr>.
    Found 5-bit register for signal <ControlSignals>.
    Found 32-bit register for signal <registerOut>.
    Found 32-bit 4-to-1 multiplexer for signal <registerOut$mux0009>.
    Summary:
	inferred   2 RAM(s).
	inferred 149 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <decode> synthesized.


Synthesizing Unit <mul32>.
    Related source file is "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/mul32.vhd".
WARNING:Xst:1780 - Signal <interResult2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <interResult1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 32x32-bit multiplier for signal <combinedResult>.
    Found 64-bit adder for signal <convertedResult>.
    Found 32-bit 4-to-1 multiplexer for signal <newOperand1>.
    Found 32-bit adder for signal <newOperand1$addsub0000> created at line 49.
    Found 32-bit 4-to-1 multiplexer for signal <newOperand2>.
    Found 32-bit adder for signal <newOperand2$addsub0000> created at line 53.
    Found 1-bit xor2 for signal <result1$xor0000> created at line 61.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred  64 Multiplexer(s).
Unit <mul32> synthesized.


Synthesizing Unit <div32>.
    Related source file is "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/div32.vhd".
    Found 1-bit register for signal <exception>.
    Found 32-bit register for signal <quotient>.
    Found 32-bit register for signal <remainder>.
    Found 32-bit register for signal <cOperand1>.
    Found 32-bit adder for signal <cOperand1$add0000> created at line 76.
    Found 1-bit 32-to-1 multiplexer for signal <cOperand1$mux0003> created at line 94.
    Found 32-bit 4-to-1 multiplexer for signal <cOperand1$mux0004>.
    Found 32-bit register for signal <cOperand2>.
    Found 32-bit adder for signal <cOperand2$addsub0000> created at line 82.
    Found 5-bit register for signal <counter>.
    Found 5-bit subtractor for signal <counter$addsub0000> created at line 115.
    Found 1-bit register for signal <isDone>.
    Found 32-bit adder for signal <quotient$addsub0000> created at line 108.
    Found 32-bit 4-to-1 multiplexer for signal <quotient$mux0001>.
    Found 1-bit xor2 for signal <quotient$xor0000> created at line 107.
    Found 32-bit register for signal <tquotient>.
    Found 32-bit comparator less for signal <tquotient_22$cmp_lt0000> created at line 96.
    Found 32-bit comparator greatequal for signal <tquotient_23$cmp_ge0000> created at line 96.
    Found 32-bit register for signal <tremainder>.
    Found 32-bit subtractor for signal <tremainder_31$sub0000> created at line 97.
    Found 1-bit register for signal <wasReset>.
    Summary:
	inferred 200 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  65 Multiplexer(s).
Unit <div32> synthesized.


Synthesizing Unit <adder32>.
    Related source file is "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/adder32.vhd".
WARNING:Xst:653 - Signal <maxNegative> is used but never assigned. This sourceless signal will be automatically connected to value 10000000000000000000000000000000.
WARNING:Xst:646 - Signal <complementedAdd<30:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit adder for signal <complementedAdd$addsub0000> created at line 46.
    Found 32-bit adder for signal <complementedAdd$addsub0001> created at line 46.
    Found 32-bit adder for signal <complementedAdd$addsub0002> created at line 46.
    Found 32-bit adder for signal <interResult>.
    Summary:
	inferred   4 Adder/Subtractor(s).
Unit <adder32> synthesized.


Synthesizing Unit <uadder32>.
    Related source file is "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/uadder32.vhd".
    Found 33-bit adder for signal <largeResult>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <uadder32> synthesized.


Synthesizing Unit <addsub32>.
    Related source file is "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/addsub32.vhd".
    Found 32-bit adder for signal <newOperand2$addsub0000> created at line 49.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <addsub32> synthesized.


Synthesizing Unit <uaddsub32>.
    Related source file is "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/uaddsub32.vhd".
    Found 32-bit adder for signal <newOperand2$addsub0000> created at line 50.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <uaddsub32> synthesized.


Synthesizing Unit <alu>.
    Related source file is "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/alu.vhd".
    Found 32-bit register for signal <Debug>.
    Found 32-bit register for signal <Result1>.
    Found 32-bit register for signal <Result2>.
    Found 1-bit register for signal <divReset>.
    Found 32-bit comparator equal for signal <Result1$cmp_eq0078> created at line 222.
    Found 32-bit comparator less for signal <Result1$cmp_lt0000> created at line 202.
    Found 32-bit comparator not equal for signal <Result1$cmp_ne0000> created at line 229.
    Found 32-bit xor2 for signal <Result1$xor0000> created at line 195.
    Summary:
	inferred  97 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <alu> synthesized.


Synthesizing Unit <cpu>.
    Related source file is "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/cpu.vhd".
WARNING:Xst:1305 - Output <DCurrentIns> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:1780 - Signal <rom_EN> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <decode_lregAddr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <decode_lreg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <alu_debug> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <END_decodeRegOut> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <END_decodeControlSignals<2:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <END_currentIns> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <END_alur2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16x8-bit dual-port RAM <Mram_RAM2> for signal <RAM2>.
    Found 16x8-bit dual-port RAM <Mram_RAM2_ren> for signal <RAM2>.
    Found 16x8-bit dual-port RAM <Mram_RAM2_ren_1> for signal <RAM2>.
    Found 16x8-bit dual-port RAM <Mram_RAM2_ren_2> for signal <RAM2>.
    Found 16x8-bit dual-port RAM <Mram_RAM0> for signal <RAM0>.
    Found 16x8-bit dual-port RAM <Mram_RAM0_ren> for signal <RAM0>.
    Found 16x8-bit dual-port RAM <Mram_RAM0_ren_1> for signal <RAM0>.
    Found 16x8-bit dual-port RAM <Mram_RAM0_ren_2> for signal <RAM0>.
    Found 16x8-bit dual-port RAM <Mram_RAM3> for signal <RAM3>.
    Found 16x8-bit dual-port RAM <Mram_RAM3_ren> for signal <RAM3>.
    Found 16x8-bit dual-port RAM <Mram_RAM3_ren_1> for signal <RAM3>.
    Found 16x8-bit dual-port RAM <Mram_RAM3_ren_2> for signal <RAM3>.
    Found 16x8-bit dual-port RAM <Mram_RAM1> for signal <RAM1>.
    Found 16x8-bit dual-port RAM <Mram_RAM1_ren> for signal <RAM1>.
    Found 16x8-bit dual-port RAM <Mram_RAM1_ren_1> for signal <RAM1>.
    Found 16x8-bit dual-port RAM <Mram_RAM1_ren_2> for signal <RAM1>.
    Using one-hot encoding for signal <currentState>.
    Using one-hot encoding for signal <currentState$mux0002>.
    Using one-hot encoding for signal <currentState$mux0003>.
    Using one-hot encoding for signal <currentState$mux0006>.
    Using one-hot encoding for signal <currentState$mux0011>.
    Found 32-bit register for signal <DAluR1>.
    Found 32-bit register for signal <DAluR2>.
    Found 32-bit register for signal <DRegOut>.
    Found 32-bit register for signal <DCurrentIns2>.
    Found 32-bit register for signal <DCurrentIns3>.
    Found 32-bit register for signal <DCurrentIns4>.
    Found 32-bit register for signal <DCurrentIns5>.
    Found 6-bit register for signal <alu_control>.
    Found 32-bit register for signal <alu_op1>.
    Found 32-bit register for signal <alu_op2>.
    Found 32-bit register for signal <ALUW_currentIns>.
    Found 5-bit register for signal <ALUW_decodeControlSignals>.
    Found 32-bit register for signal <ALUW_decodeRegOut>.
    Found 5-bit register for signal <ALUW_decodeRegWBAddr>.
    Found 5-bit register for signal <currentState>.
    Found 32-bit register for signal <decode_CurrentInstruction>.
    Found 32-bit 4-to-1 multiplexer for signal <decode_CurrentInstruction$mux0000>.
    Found 1-bit register for signal <decode_RegWrite>.
    Found 5-bit register for signal <decode_WriteAddr>.
    Found 32-bit register for signal <decode_WriteData>.
    Found 5-bit comparator not equal for signal <DRegOut$cmp_ne0000> created at line 353.
    Found 32-bit register for signal <END_alur1>.
    Found 5-bit register for signal <END_decodeControlSignals>.
    Found 5-bit register for signal <END_decodeRegWBAddr>.
    Found 5-bit comparator equal for signal <EX_assignO1$cmp_eq0000> created at line 353.
    Found 5-bit comparator equal for signal <EX_assignO1$cmp_eq0001> created at line 414.
    Found 5-bit comparator equal for signal <EX_assignO1$cmp_eq0002> created at line 538.
    Found 5-bit comparator equal for signal <EX_assignO1$cmp_eq0003> created at line 475.
    Found 5-bit comparator equal for signal <EX_assignO2$cmp_eq0000> created at line 387.
    Found 5-bit comparator equal for signal <EX_assignO2$cmp_eq0001> created at line 510.
    Found 5-bit comparator equal for signal <EX_assignO2$cmp_eq0002> created at line 448.
    Found 5-bit comparator equal for signal <EX_assignO2$cmp_eq0003> created at line 325.
    Found 32-bit register for signal <EX_currentIns>.
    Found 32-bit register for signal <EX_decodeRegOut>.
    Found 32-bit register for signal <hi>.
    Found 32-bit register for signal <lo>.
    Found 32-bit register for signal <MEMWR_alur1>.
    Found 32-bit register for signal <MEMWR_currentIns>.
    Found 5-bit register for signal <MEMWR_decodeControlSignals>.
    Found 32-bit register for signal <MEMWR_decodeRegOut>.
    Found 5-bit register for signal <MEMWR_decodeRegWBAddr>.
    Found 32-bit register for signal <pc>.
    Found 32-bit adder for signal <pc$add0000> created at line 295.
    Found 32-bit 4-to-1 multiplexer for signal <pc$mux0001> created at line 282.
    Found 32-bit 8-to-1 multiplexer for signal <pc$mux0003> created at line 734.
    Found 32-bit 8-to-1 multiplexer for signal <pc$mux0004> created at line 734.
    Found 32-bit adder for signal <pc$mux0006>.
    Found 32-bit subtractor for signal <pc$share0000>.
    Found 32-bit register for signal <prev_op1>.
    Found 32-bit comparator equal for signal <prev_op1$cmp_eq0009> created at line 264.
    Found 32-bit register for signal <prev_op2>.
    Found 32-bit comparator equal for signal <prev_op2$cmp_eq0000> created at line 265.
    Found 32-bit comparator not equal for signal <prev_op2$cmp_ne0000> created at line 264.
    Found 32-bit comparator not equal for signal <prev_op2$cmp_ne0001> created at line 265.
    Found 32-bit 4-to-1 multiplexer for signal <prev_op2$mux0000>.
    Found 32-bit 4-to-1 multiplexer for signal <prev_op2$mux0001> created at line 601.
    Found 32-bit 4-to-1 multiplexer for signal <prev_op2$mux0002> created at line 676.
    Found 32-bit 16-to-1 multiplexer for signal <prev_op2$mux0003> created at line 307.
    Found 32-bit 4-to-1 multiplexer for signal <prev_op2$mux0005>.
    Found 32-bit register for signal <res1Reg>.
    Found 32-bit register for signal <res2Reg>.
    Found 6-bit down counter for signal <waitCounter>.
    Found 32-bit register for signal <WB_alur1>.
    Found 32-bit register for signal <WB_currentIns>.
    Found 5-bit register for signal <WB_decodeControlSignals>.
    Found 5-bit register for signal <WB_decodeRegWBAddr>.
    Summary:
	inferred  16 RAM(s).
	inferred   1 Counter(s).
	inferred 953 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred  13 Comparator(s).
	inferred 288 Multiplexer(s).
Unit <cpu> synthesized.


Synthesizing Unit <LAB2>.
    Related source file is "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/LAB2.vhd".
WARNING:Xst:646 - Signal <paddedRegAddr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Control> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <LAB2> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 18
 16x8-bit dual-port RAM                                : 16
 32x32-bit dual-port RAM                               : 2
# ROMs                                                 : 1
 64x32-bit ROM                                         : 1
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 18
 32-bit adder                                          : 13
 32-bit subtractor                                     : 2
 33-bit adder                                          : 1
 5-bit subtractor                                      : 1
 64-bit adder                                          : 1
# Counters                                             : 1
 6-bit down counter                                    : 1
# Registers                                            : 124
 1-bit register                                        : 69
 32-bit register                                       : 39
 5-bit register                                        : 14
 6-bit register                                        : 2
# Comparators                                          : 18
 32-bit comparator equal                               : 3
 32-bit comparator greatequal                          : 1
 32-bit comparator less                                : 2
 32-bit comparator not equal                           : 3
 5-bit comparator equal                                : 8
 5-bit comparator not equal                            : 1
# Multiplexers                                         : 15
 1-bit 32-to-1 multiplexer                             : 1
 32-bit 16-to-1 multiplexer                            : 1
 32-bit 4-to-1 multiplexer                             : 11
 32-bit 8-to-1 multiplexer                             : 2
# Xors                                                 : 3
 1-bit xor2                                            : 2
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <mcs.ngc>.
Loading core <mcs> for timing and area information for instance <mcs0>.
INFO:Xst:2261 - The FF/Latch <ControlSignals_1> in Unit <idecode> is equivalent to the following FF/Latch, which will be removed : <ControlSignals_4> 
WARNING:Xst:2677 - Node <ALUW_currentIns_21> of sequential type is unconnected in block <cpu0>.
WARNING:Xst:2677 - Node <ALUW_currentIns_22> of sequential type is unconnected in block <cpu0>.
WARNING:Xst:2677 - Node <ALUW_currentIns_23> of sequential type is unconnected in block <cpu0>.
WARNING:Xst:2677 - Node <ALUW_currentIns_24> of sequential type is unconnected in block <cpu0>.
WARNING:Xst:2677 - Node <ALUW_currentIns_25> of sequential type is unconnected in block <cpu0>.
WARNING:Xst:2677 - Node <WB_decodeControlSignals_0> of sequential type is unconnected in block <cpu0>.
WARNING:Xst:2677 - Node <WB_decodeControlSignals_1> of sequential type is unconnected in block <cpu0>.
WARNING:Xst:2677 - Node <WB_decodeControlSignals_2> of sequential type is unconnected in block <cpu0>.
WARNING:Xst:2677 - Node <MEMWR_currentIns_21> of sequential type is unconnected in block <cpu0>.
WARNING:Xst:2677 - Node <MEMWR_currentIns_22> of sequential type is unconnected in block <cpu0>.
WARNING:Xst:2677 - Node <MEMWR_currentIns_23> of sequential type is unconnected in block <cpu0>.
WARNING:Xst:2677 - Node <MEMWR_currentIns_24> of sequential type is unconnected in block <cpu0>.
WARNING:Xst:2677 - Node <MEMWR_currentIns_25> of sequential type is unconnected in block <cpu0>.
WARNING:Xst:2677 - Node <END_decodeControlSignals_0> of sequential type is unconnected in block <cpu0>.
WARNING:Xst:2677 - Node <END_decodeControlSignals_1> of sequential type is unconnected in block <cpu0>.
WARNING:Xst:2677 - Node <END_decodeControlSignals_2> of sequential type is unconnected in block <cpu0>.
WARNING:Xst:2677 - Node <WB_currentIns_6> of sequential type is unconnected in block <cpu0>.
WARNING:Xst:2677 - Node <WB_currentIns_7> of sequential type is unconnected in block <cpu0>.
WARNING:Xst:2677 - Node <WB_currentIns_8> of sequential type is unconnected in block <cpu0>.
WARNING:Xst:2677 - Node <WB_currentIns_9> of sequential type is unconnected in block <cpu0>.
WARNING:Xst:2677 - Node <WB_currentIns_10> of sequential type is unconnected in block <cpu0>.
WARNING:Xst:2677 - Node <WB_currentIns_11> of sequential type is unconnected in block <cpu0>.
WARNING:Xst:2677 - Node <WB_currentIns_12> of sequential type is unconnected in block <cpu0>.
WARNING:Xst:2677 - Node <WB_currentIns_13> of sequential type is unconnected in block <cpu0>.
WARNING:Xst:2677 - Node <WB_currentIns_14> of sequential type is unconnected in block <cpu0>.
WARNING:Xst:2677 - Node <WB_currentIns_15> of sequential type is unconnected in block <cpu0>.
WARNING:Xst:2677 - Node <WB_currentIns_16> of sequential type is unconnected in block <cpu0>.
WARNING:Xst:2677 - Node <WB_currentIns_17> of sequential type is unconnected in block <cpu0>.
WARNING:Xst:2677 - Node <WB_currentIns_18> of sequential type is unconnected in block <cpu0>.
WARNING:Xst:2677 - Node <WB_currentIns_19> of sequential type is unconnected in block <cpu0>.
WARNING:Xst:2677 - Node <WB_currentIns_20> of sequential type is unconnected in block <cpu0>.
WARNING:Xst:2677 - Node <WB_currentIns_21> of sequential type is unconnected in block <cpu0>.
WARNING:Xst:2677 - Node <WB_currentIns_22> of sequential type is unconnected in block <cpu0>.
WARNING:Xst:2677 - Node <WB_currentIns_23> of sequential type is unconnected in block <cpu0>.
WARNING:Xst:2677 - Node <WB_currentIns_24> of sequential type is unconnected in block <cpu0>.
WARNING:Xst:2677 - Node <WB_currentIns_25> of sequential type is unconnected in block <cpu0>.

Synthesizing (advanced) Unit <cpu>.
INFO:Xst:3231 - The small RAM <Mram_RAM2_ren_2> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <CLK>           | fall     |
    |     weA            | connected to signal <_cmp_eq0000_3> | low      |
    |     addrA          | connected to signal <MEMWR_alur1>   |          |
    |     diA            | connected to signal <MEMWR_decodeRegOut> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <WB_alur1>      |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_RAM0_ren_2> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <CLK>           | fall     |
    |     weA            | connected to signal <_cmp_eq0000_7> | low      |
    |     addrA          | connected to signal <MEMWR_alur1>   |          |
    |     diA            | connected to signal <MEMWR_decodeRegOut> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <WB_alur1>      |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_RAM3_ren_2> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <CLK>           | fall     |
    |     weA            | connected to signal <_cmp_eq0000_11> | low      |
    |     addrA          | connected to signal <MEMWR_alur1>   |          |
    |     diA            | connected to signal <MEMWR_decodeRegOut> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <WB_alur1>      |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_RAM1_ren_2> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <CLK>           | fall     |
    |     weA            | connected to signal <_cmp_eq0000_15> | low      |
    |     addrA          | connected to signal <MEMWR_alur1>   |          |
    |     diA            | connected to signal <MEMWR_decodeRegOut> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <WB_alur1>      |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_RAM2_ren> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <CLK>           | fall     |
    |     weA            | connected to signal <_cmp_eq0000_1> | low      |
    |     addrA          | connected to signal <MEMWR_alur1>   |          |
    |     diA            | connected to signal <MEMWR_decodeRegOut> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to internal node          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_RAM2> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <CLK>           | fall     |
    |     weA            | connected to signal <_cmp_eq0000_0> | low      |
    |     addrA          | connected to signal <MEMWR_alur1>   |          |
    |     diA            | connected to signal <MEMWR_decodeRegOut> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to internal node          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_RAM2_ren_1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <CLK>           | fall     |
    |     weA            | connected to signal <_cmp_eq0000_2> | low      |
    |     addrA          | connected to signal <MEMWR_alur1>   |          |
    |     diA            | connected to signal <MEMWR_decodeRegOut> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to internal node          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_RAM0> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <CLK>           | fall     |
    |     weA            | connected to signal <_cmp_eq0000_4> | low      |
    |     addrA          | connected to signal <MEMWR_alur1>   |          |
    |     diA            | connected to signal <MEMWR_decodeRegOut> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to internal node          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_RAM0_ren> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <CLK>           | fall     |
    |     weA            | connected to signal <_cmp_eq0000_5> | low      |
    |     addrA          | connected to signal <MEMWR_alur1>   |          |
    |     diA            | connected to signal <MEMWR_decodeRegOut> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to internal node          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_RAM0_ren_1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <CLK>           | fall     |
    |     weA            | connected to signal <_cmp_eq0000_6> | low      |
    |     addrA          | connected to signal <MEMWR_alur1>   |          |
    |     diA            | connected to signal <MEMWR_decodeRegOut> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to internal node          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_RAM3_ren> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <CLK>           | fall     |
    |     weA            | connected to signal <_cmp_eq0000_9> | low      |
    |     addrA          | connected to signal <MEMWR_alur1>   |          |
    |     diA            | connected to signal <MEMWR_decodeRegOut> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to internal node          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_RAM3> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <CLK>           | fall     |
    |     weA            | connected to signal <_cmp_eq0000_8> | low      |
    |     addrA          | connected to signal <MEMWR_alur1>   |          |
    |     diA            | connected to signal <MEMWR_decodeRegOut> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to internal node          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_RAM3_ren_1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <CLK>           | fall     |
    |     weA            | connected to signal <_cmp_eq0000_10> | low      |
    |     addrA          | connected to signal <MEMWR_alur1>   |          |
    |     diA            | connected to signal <MEMWR_decodeRegOut> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to internal node          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_RAM1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <CLK>           | fall     |
    |     weA            | connected to signal <_cmp_eq0000_12> | low      |
    |     addrA          | connected to signal <MEMWR_alur1>   |          |
    |     diA            | connected to signal <MEMWR_decodeRegOut> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to internal node          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_RAM1_ren> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <CLK>           | fall     |
    |     weA            | connected to signal <_cmp_eq0000_13> | low      |
    |     addrA          | connected to signal <MEMWR_alur1>   |          |
    |     diA            | connected to signal <MEMWR_decodeRegOut> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to internal node          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_RAM1_ren_1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <CLK>           | fall     |
    |     weA            | connected to signal <_cmp_eq0000_14> | low      |
    |     addrA          | connected to signal <MEMWR_alur1>   |          |
    |     diA            | connected to signal <MEMWR_decodeRegOut> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to internal node          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <idecode_Mram_registerFile_ren> will be implemented as a BLOCK RAM, absorbing the following register(s): <decode_CurrentInstruction>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <decode_RegWrite> | high     |
    |     addrA          | connected to signal <decode_WriteAddr> |          |
    |     diA            | connected to signal <decode_WriteData> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLK>           | fall     |
    |     enB            | connected to signal <EX_currentIns_not0001> | high     |
    |     addrB          | connected to internal node          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <idecode_Mram_registerFile> will be implemented as a BLOCK RAM, absorbing the following register(s): <decode_CurrentInstruction>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <decode_RegWrite> | high     |
    |     addrA          | connected to signal <decode_WriteAddr> |          |
    |     diA            | connected to signal <decode_WriteData> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLK>           | fall     |
    |     enB            | connected to signal <EX_currentIns_not0001> | high     |
    |     addrB          | connected to internal node          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3044 - The ROM <irom_Mrom_rom0_rom0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <pc>.
INFO:Xst:3225 - The RAM <irom_Mrom_rom0_rom0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | fall     |
    |     enA            | connected to signal <pc_not0001>    | high     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to internal node          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <rom_DATA>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <cpu> synthesized (advanced).
WARNING:Xst:2677 - Node <decode_WriteData_0> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <decode_WriteData_1> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <decode_WriteData_2> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <decode_WriteData_3> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <decode_WriteData_4> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <decode_WriteData_5> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <decode_WriteData_6> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <decode_WriteData_7> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <decode_WriteData_8> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <decode_WriteData_9> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <decode_WriteData_10> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <decode_WriteData_11> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <decode_WriteData_12> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <decode_WriteData_13> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <decode_WriteData_14> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <decode_WriteData_15> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <decode_WriteData_24> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <decode_WriteData_25> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <decode_WriteData_26> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <decode_WriteData_27> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <decode_WriteData_28> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <decode_WriteData_29> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <decode_WriteData_30> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <decode_WriteData_31> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <decode_WriteData_sliced_15> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <decode_WriteData_sliced_14> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <decode_WriteData_sliced_13> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <decode_WriteData_sliced_12> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <decode_WriteData_sliced_11> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <decode_WriteData_sliced_10> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <decode_WriteData_sliced_9> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <decode_WriteData_sliced_8> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <decode_WriteData_sliced_7> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <decode_WriteData_sliced_6> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <decode_WriteData_sliced_5> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <decode_WriteData_sliced_4> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <decode_WriteData_sliced_3> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <decode_WriteData_sliced_2> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <decode_WriteData_sliced_1> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <decode_WriteData_sliced_0> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <decode_WriteData_sliced_sliced_15> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <decode_WriteData_sliced_sliced_14> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <decode_WriteData_sliced_sliced_13> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <decode_WriteData_sliced_sliced_12> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <decode_WriteData_sliced_sliced_11> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <decode_WriteData_sliced_sliced_10> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <decode_WriteData_sliced_sliced_9> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <decode_WriteData_sliced_sliced_8> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <decode_WriteData_sliced_sliced_sliced1_-1> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <decode_WriteData_sliced_sliced_sliced1_0> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <decode_WriteData_sliced1_-1> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <decode_WriteData_sliced1_0> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <decode_WriteData_sliced_sliced1_-1> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <decode_WriteData_sliced_sliced1_0> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <WB_decodeControlSignals_0> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <WB_decodeControlSignals_1> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <WB_decodeControlSignals_2> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <END_decodeControlSignals_0> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <END_decodeControlSignals_1> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <END_decodeControlSignals_2> of sequential type is unconnected in block <cpu>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 19
 16x8-bit dual-port distributed RAM                    : 16
 32x32-bit dual-port block RAM                         : 2
 64x32-bit single-port block RAM                       : 1
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 17
 32-bit adder                                          : 11
 32-bit adder carry in                                 : 1
 32-bit subtractor                                     : 2
 33-bit adder                                          : 1
 5-bit subtractor                                      : 1
 64-bit adder                                          : 1
# Counters                                             : 1
 6-bit down counter                                    : 1
# Registers                                            : 1355
 Flip-Flops                                            : 1355
# Comparators                                          : 18
 32-bit comparator equal                               : 3
 32-bit comparator greatequal                          : 1
 32-bit comparator less                                : 2
 32-bit comparator not equal                           : 3
 5-bit comparator equal                                : 8
 5-bit comparator not equal                            : 1
# Multiplexers                                         : 15
 1-bit 32-to-1 multiplexer                             : 1
 32-bit 16-to-1 multiplexer                            : 1
 32-bit 4-to-1 multiplexer                             : 11
 32-bit 8-to-1 multiplexer                             : 2
# Xors                                                 : 3
 1-bit xor2                                            : 2
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <Debug_31> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_30> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_29> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_28> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_27> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_26> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_25> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_24> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_23> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_22> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_21> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_20> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_19> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_18> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_17> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_16> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_15> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_14> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_13> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_12> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_11> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_10> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_9> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_8> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_7> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_6> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_5> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_4> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_3> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_2> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <ALUW_currentIns_0> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns2_0> 
INFO:Xst:2261 - The FF/Latch <ALUW_currentIns_1> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns2_1> 
INFO:Xst:2261 - The FF/Latch <ALUW_currentIns_2> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns2_2> 
INFO:Xst:2261 - The FF/Latch <ALUW_currentIns_3> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns2_3> 
INFO:Xst:2261 - The FF/Latch <ALUW_currentIns_4> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns2_4> 
INFO:Xst:2261 - The FF/Latch <ALUW_currentIns_5> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns2_5> 
INFO:Xst:2261 - The FF/Latch <ALUW_currentIns_6> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns2_6> 
INFO:Xst:2261 - The FF/Latch <ALUW_currentIns_7> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns2_7> 
INFO:Xst:2261 - The FF/Latch <MEMWR_alur1_0> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DAluR1_0> 
INFO:Xst:2261 - The FF/Latch <ALUW_currentIns_8> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns2_8> 
INFO:Xst:2261 - The FF/Latch <MEMWR_alur1_1> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DAluR1_1> 
INFO:Xst:2261 - The FF/Latch <ALUW_currentIns_9> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns2_9> 
INFO:Xst:2261 - The FF/Latch <MEMWR_alur1_2> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DAluR1_2> 
INFO:Xst:2261 - The FF/Latch <MEMWR_alur1_3> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DAluR1_3> 
INFO:Xst:2261 - The FF/Latch <MEMWR_alur1_4> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DAluR1_4> 
INFO:Xst:2261 - The FF/Latch <ALUW_currentIns_10> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns2_10> 
INFO:Xst:2261 - The FF/Latch <MEMWR_alur1_5> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DAluR1_5> 
INFO:Xst:2261 - The FF/Latch <ALUW_currentIns_11> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns2_11> 
INFO:Xst:2261 - The FF/Latch <MEMWR_alur1_6> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DAluR1_6> 
INFO:Xst:2261 - The FF/Latch <ALUW_currentIns_12> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns2_12> 
INFO:Xst:2261 - The FF/Latch <MEMWR_alur1_7> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DAluR1_7> 
INFO:Xst:2261 - The FF/Latch <ALUW_currentIns_13> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns2_13> 
INFO:Xst:2261 - The FF/Latch <MEMWR_alur1_8> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DAluR1_8> 
INFO:Xst:2261 - The FF/Latch <ALUW_currentIns_14> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns2_14> 
INFO:Xst:2261 - The FF/Latch <MEMWR_alur1_9> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DAluR1_9> 
INFO:Xst:2261 - The FF/Latch <ALUW_currentIns_20> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns2_20> 
INFO:Xst:2261 - The FF/Latch <ALUW_currentIns_15> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns2_15> 
INFO:Xst:2261 - The FF/Latch <ALUW_currentIns_21> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns2_21> 
INFO:Xst:2261 - The FF/Latch <ALUW_currentIns_16> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns2_16> 
INFO:Xst:2261 - The FF/Latch <ALUW_currentIns_17> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns2_17> 
INFO:Xst:2261 - The FF/Latch <ALUW_currentIns_22> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns2_22> 
INFO:Xst:2261 - The FF/Latch <ALUW_currentIns_23> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns2_23> 
INFO:Xst:2261 - The FF/Latch <ALUW_currentIns_18> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns2_18> 
INFO:Xst:2261 - The FF/Latch <ALUW_currentIns_24> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns2_24> 
INFO:Xst:2261 - The FF/Latch <WB_currentIns_0> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns4_0> 
INFO:Xst:2261 - The FF/Latch <ALUW_currentIns_19> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns2_19> 
INFO:Xst:2261 - The FF/Latch <ALUW_currentIns_30> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns2_30> 
INFO:Xst:2261 - The FF/Latch <WB_currentIns_1> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns4_1> 
INFO:Xst:2261 - The FF/Latch <ALUW_currentIns_25> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns2_25> 
INFO:Xst:2261 - The FF/Latch <WB_currentIns_2> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns4_2> 
INFO:Xst:2261 - The FF/Latch <ALUW_currentIns_31> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns2_31> 
INFO:Xst:2261 - The FF/Latch <ALUW_currentIns_26> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns2_26> 
INFO:Xst:2261 - The FF/Latch <MEMWR_currentIns_10> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns3_10> 
INFO:Xst:2261 - The FF/Latch <WB_currentIns_3> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns4_3> 
INFO:Xst:2261 - The FF/Latch <ALUW_currentIns_27> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns2_27> 
INFO:Xst:2261 - The FF/Latch <MEMWR_currentIns_11> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns3_11> 
INFO:Xst:2261 - The FF/Latch <WB_currentIns_4> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns4_4> 
INFO:Xst:2261 - The FF/Latch <ALUW_currentIns_28> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns2_28> 
INFO:Xst:2261 - The FF/Latch <MEMWR_currentIns_12> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns3_12> 
INFO:Xst:2261 - The FF/Latch <WB_currentIns_5> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns4_5> 
INFO:Xst:2261 - The FF/Latch <ALUW_currentIns_29> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns2_29> 
INFO:Xst:2261 - The FF/Latch <MEMWR_currentIns_13> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns3_13> 
INFO:Xst:2261 - The FF/Latch <WB_currentIns_6> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns4_6> 
INFO:Xst:2261 - The FF/Latch <MEMWR_currentIns_14> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns3_14> 
INFO:Xst:2261 - The FF/Latch <WB_currentIns_7> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns4_7> 
INFO:Xst:2261 - The FF/Latch <MEMWR_currentIns_15> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns3_15> 
INFO:Xst:2261 - The FF/Latch <MEMWR_currentIns_20> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns3_20> 
INFO:Xst:2261 - The FF/Latch <WB_currentIns_8> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns4_8> 
INFO:Xst:2261 - The FF/Latch <MEMWR_currentIns_16> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns3_16> 
INFO:Xst:2261 - The FF/Latch <WB_currentIns_10> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns4_10> 
INFO:Xst:2261 - The FF/Latch <MEMWR_currentIns_21> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns3_21> 
INFO:Xst:2261 - The FF/Latch <WB_currentIns_9> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns4_9> 
INFO:Xst:2261 - The FF/Latch <idecode_ControlSignals_1> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <idecode_ControlSignals_4> 
INFO:Xst:2261 - The FF/Latch <MEMWR_currentIns_17> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns3_17> 
INFO:Xst:2261 - The FF/Latch <WB_currentIns_11> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns4_11> 
INFO:Xst:2261 - The FF/Latch <MEMWR_currentIns_22> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns3_22> 
INFO:Xst:2261 - The FF/Latch <MEMWR_currentIns_18> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns3_18> 
INFO:Xst:2261 - The FF/Latch <WB_currentIns_12> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns4_12> 
INFO:Xst:2261 - The FF/Latch <MEMWR_currentIns_23> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns3_23> 
INFO:Xst:2261 - The FF/Latch <MEMWR_currentIns_19> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns3_19> 
INFO:Xst:2261 - The FF/Latch <WB_currentIns_13> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns4_13> 
INFO:Xst:2261 - The FF/Latch <MEMWR_currentIns_24> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns3_24> 
INFO:Xst:2261 - The FF/Latch <MEMWR_currentIns_0> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns3_0> 
INFO:Xst:2261 - The FF/Latch <WB_currentIns_14> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns4_14> 
INFO:Xst:2261 - The FF/Latch <MEMWR_currentIns_30> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns3_30> 
INFO:Xst:2261 - The FF/Latch <MEMWR_currentIns_25> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns3_25> 
INFO:Xst:2261 - The FF/Latch <MEMWR_currentIns_1> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns3_1> 
INFO:Xst:2261 - The FF/Latch <WB_currentIns_20> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns4_20> 
INFO:Xst:2261 - The FF/Latch <WB_currentIns_15> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns4_15> 
INFO:Xst:2261 - The FF/Latch <MEMWR_currentIns_31> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns3_31> 
INFO:Xst:2261 - The FF/Latch <MEMWR_currentIns_26> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns3_26> 
INFO:Xst:2261 - The FF/Latch <MEMWR_currentIns_2> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns3_2> 
INFO:Xst:2261 - The FF/Latch <WB_currentIns_21> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns4_21> 
INFO:Xst:2261 - The FF/Latch <WB_currentIns_16> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns4_16> 
INFO:Xst:2261 - The FF/Latch <MEMWR_currentIns_27> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns3_27> 
INFO:Xst:2261 - The FF/Latch <MEMWR_currentIns_3> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns3_3> 
INFO:Xst:2261 - The FF/Latch <WB_currentIns_22> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns4_22> 
INFO:Xst:2261 - The FF/Latch <WB_currentIns_17> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns4_17> 
INFO:Xst:2261 - The FF/Latch <MEMWR_currentIns_28> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns3_28> 
INFO:Xst:2261 - The FF/Latch <MEMWR_currentIns_4> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns3_4> 
INFO:Xst:2261 - The FF/Latch <WB_currentIns_23> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns4_23> 
INFO:Xst:2261 - The FF/Latch <WB_currentIns_18> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns4_18> 
INFO:Xst:2261 - The FF/Latch <MEMWR_currentIns_29> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns3_29> 
INFO:Xst:2261 - The FF/Latch <MEMWR_currentIns_5> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns3_5> 
INFO:Xst:2261 - The FF/Latch <WB_currentIns_24> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns4_24> 
INFO:Xst:2261 - The FF/Latch <WB_currentIns_19> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns4_19> 
INFO:Xst:2261 - The FF/Latch <MEMWR_currentIns_6> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns3_6> 
INFO:Xst:2261 - The FF/Latch <WB_currentIns_30> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns4_30> 
INFO:Xst:2261 - The FF/Latch <WB_currentIns_25> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns4_25> 
INFO:Xst:2261 - The FF/Latch <MEMWR_currentIns_7> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns3_7> 
INFO:Xst:2261 - The FF/Latch <WB_currentIns_31> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns4_31> 
INFO:Xst:2261 - The FF/Latch <WB_currentIns_26> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns4_26> 
INFO:Xst:2261 - The FF/Latch <MEMWR_currentIns_8> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns3_8> 
INFO:Xst:2261 - The FF/Latch <WB_currentIns_27> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns4_27> 
INFO:Xst:2261 - The FF/Latch <MEMWR_currentIns_9> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns3_9> 
INFO:Xst:2261 - The FF/Latch <WB_currentIns_28> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns4_28> 
INFO:Xst:2261 - The FF/Latch <WB_currentIns_29> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DCurrentIns4_29> 
INFO:Xst:2261 - The FF/Latch <MEMWR_alur1_10> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DAluR1_10> 
INFO:Xst:2261 - The FF/Latch <MEMWR_alur1_11> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DAluR1_11> 
INFO:Xst:2261 - The FF/Latch <MEMWR_alur1_12> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DAluR1_12> 
INFO:Xst:2261 - The FF/Latch <MEMWR_alur1_13> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DAluR1_13> 
INFO:Xst:2261 - The FF/Latch <MEMWR_alur1_14> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DAluR1_14> 
INFO:Xst:2261 - The FF/Latch <MEMWR_alur1_15> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DAluR1_15> 
INFO:Xst:2261 - The FF/Latch <MEMWR_alur1_20> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DAluR1_20> 
INFO:Xst:2261 - The FF/Latch <MEMWR_alur1_16> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DAluR1_16> 
INFO:Xst:2261 - The FF/Latch <MEMWR_alur1_21> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DAluR1_21> 
INFO:Xst:2261 - The FF/Latch <MEMWR_alur1_17> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DAluR1_17> 
INFO:Xst:2261 - The FF/Latch <MEMWR_alur1_22> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DAluR1_22> 
INFO:Xst:2261 - The FF/Latch <MEMWR_alur1_18> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DAluR1_18> 
INFO:Xst:2261 - The FF/Latch <MEMWR_alur1_23> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DAluR1_23> 
INFO:Xst:2261 - The FF/Latch <MEMWR_alur1_19> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DAluR1_19> 
INFO:Xst:2261 - The FF/Latch <MEMWR_alur1_24> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DAluR1_24> 
INFO:Xst:2261 - The FF/Latch <MEMWR_alur1_25> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DAluR1_25> 
INFO:Xst:2261 - The FF/Latch <MEMWR_alur1_30> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DAluR1_30> 
INFO:Xst:2261 - The FF/Latch <MEMWR_alur1_26> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DAluR1_26> 
INFO:Xst:2261 - The FF/Latch <MEMWR_alur1_31> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DAluR1_31> 
INFO:Xst:2261 - The FF/Latch <MEMWR_alur1_27> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DAluR1_27> 
INFO:Xst:2261 - The FF/Latch <MEMWR_alur1_28> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DAluR1_28> 
INFO:Xst:2261 - The FF/Latch <MEMWR_alur1_29> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <DAluR1_29> 
INFO:Xst:2261 - The FF/Latch <ALUW_decodeControlSignals_1> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <ALUW_decodeControlSignals_4> 
INFO:Xst:2261 - The FF/Latch <MEMWR_decodeControlSignals_1> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <MEMWR_decodeControlSignals_4> 

Optimizing unit <LAB2> ...

Optimizing unit <mul32> ...

Optimizing unit <div32> ...

Optimizing unit <adder32> ...

Optimizing unit <alu> ...

Optimizing unit <cpu> ...
WARNING:Xst:1293 - FF/Latch <currentState_3> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <currentState_4> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentState_3> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <currentState_4> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <cpu0_ialu_Debug_0> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_Debug_1> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ialu_div_exception> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DCurrentIns5_31> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DCurrentIns5_30> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DCurrentIns5_29> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DCurrentIns5_28> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DCurrentIns5_27> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DCurrentIns5_26> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DCurrentIns5_25> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DCurrentIns5_24> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DCurrentIns5_23> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DCurrentIns5_22> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DCurrentIns5_21> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DCurrentIns5_20> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DCurrentIns5_19> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DCurrentIns5_18> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DCurrentIns5_17> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DCurrentIns5_16> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DCurrentIns5_15> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DCurrentIns5_14> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DCurrentIns5_13> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DCurrentIns5_12> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DCurrentIns5_11> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DCurrentIns5_10> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DCurrentIns5_9> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DCurrentIns5_8> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DCurrentIns5_7> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DCurrentIns5_6> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DCurrentIns5_5> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DCurrentIns5_4> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DCurrentIns5_3> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DCurrentIns5_2> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DCurrentIns5_1> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DCurrentIns5_0> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_WB_currentIns_25> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_WB_currentIns_24> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_WB_currentIns_23> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_WB_currentIns_22> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_WB_currentIns_21> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_WB_currentIns_20> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_WB_currentIns_19> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_WB_currentIns_18> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_WB_currentIns_17> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_WB_currentIns_16> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_WB_currentIns_15> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_WB_currentIns_14> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_WB_currentIns_13> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_WB_currentIns_12> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_WB_currentIns_11> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_WB_currentIns_10> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_WB_currentIns_9> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_WB_currentIns_8> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_WB_currentIns_7> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_WB_currentIns_6> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_MEMWR_currentIns_25> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_MEMWR_currentIns_24> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_MEMWR_currentIns_23> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_MEMWR_currentIns_22> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_MEMWR_currentIns_21> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DAluR2_31> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DAluR2_30> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DAluR2_29> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DAluR2_28> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DAluR2_27> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DAluR2_26> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DAluR2_25> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DAluR2_24> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DAluR2_23> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DAluR2_22> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DAluR2_21> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DAluR2_20> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DAluR2_19> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DAluR2_18> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DAluR2_17> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DAluR2_16> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DAluR2_15> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DAluR2_14> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DAluR2_13> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DAluR2_12> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DAluR2_11> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DAluR2_10> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DAluR2_9> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DAluR2_8> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DAluR2_7> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DAluR2_6> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DAluR2_5> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DAluR2_4> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DAluR2_3> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DAluR2_2> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DAluR2_1> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DAluR2_0> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ALUW_currentIns_25> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ALUW_currentIns_24> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ALUW_currentIns_23> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ALUW_currentIns_22> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_ALUW_currentIns_21> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DRegOut_31> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DRegOut_30> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DRegOut_29> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DRegOut_28> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DRegOut_27> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DRegOut_26> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DRegOut_25> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DRegOut_24> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DRegOut_23> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DRegOut_22> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DRegOut_21> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DRegOut_20> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DRegOut_19> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DRegOut_18> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DRegOut_17> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DRegOut_16> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DRegOut_15> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DRegOut_14> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DRegOut_13> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DRegOut_12> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DRegOut_11> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DRegOut_10> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DRegOut_9> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DRegOut_8> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DRegOut_7> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DRegOut_6> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DRegOut_5> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DRegOut_4> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DRegOut_3> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DRegOut_2> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DRegOut_1> of sequential type is unconnected in block <LAB2>.
WARNING:Xst:2677 - Node <cpu0_DRegOut_0> of sequential type is unconnected in block <LAB2>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block LAB2, actual ratio is 105.
Optimizing block <LAB2> to meet ratio 100 (+ 5) of 3584 slices :
Area constraint is met for block <LAB2>, final ratio is 96.
INFO:Xst:2260 - The FF/Latch <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[3].fdr_i> in Unit <mcs0> is equivalent to the following 28 FFs/Latches : <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[7].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i>
   <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[16].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i>
   <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i> 
INFO:Xst:2260 - The FF/Latch <U0/dlmb/POR_FF_I> in Unit <mcs0> is equivalent to the following FF/Latch : <U0/ilmb/POR_FF_I> 
INFO:Xst:2260 - The FF/Latch <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[3].fdr_i> in Unit <mcs0> is equivalent to the following 28 FFs/Latches : <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[7].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i>
   <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[16].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i>
   <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i> 
INFO:Xst:2260 - The FF/Latch <U0/dlmb/POR_FF_I> in Unit <mcs0> is equivalent to the following FF/Latch : <U0/ilmb/POR_FF_I> 
FlipFlop cpu0_alu_control_0 has been replicated 1 time(s)
FlipFlop cpu0_alu_control_1 has been replicated 1 time(s)
FlipFlop cpu0_alu_control_2 has been replicated 1 time(s)
FlipFlop cpu0_alu_op1_0 has been replicated 1 time(s)
FlipFlop cpu0_alu_op1_1 has been replicated 1 time(s)
FlipFlop cpu0_alu_op1_10 has been replicated 1 time(s)
FlipFlop cpu0_alu_op1_11 has been replicated 1 time(s)
FlipFlop cpu0_alu_op1_12 has been replicated 1 time(s)
FlipFlop cpu0_alu_op1_13 has been replicated 1 time(s)
FlipFlop cpu0_alu_op1_14 has been replicated 1 time(s)
FlipFlop cpu0_alu_op1_15 has been replicated 1 time(s)
FlipFlop cpu0_alu_op1_16 has been replicated 1 time(s)
FlipFlop cpu0_alu_op1_17 has been replicated 1 time(s)
FlipFlop cpu0_alu_op1_18 has been replicated 1 time(s)
FlipFlop cpu0_alu_op1_19 has been replicated 1 time(s)
FlipFlop cpu0_alu_op1_2 has been replicated 1 time(s)
FlipFlop cpu0_alu_op1_20 has been replicated 1 time(s)
FlipFlop cpu0_alu_op1_21 has been replicated 1 time(s)
FlipFlop cpu0_alu_op1_22 has been replicated 1 time(s)
FlipFlop cpu0_alu_op1_23 has been replicated 1 time(s)
FlipFlop cpu0_alu_op1_24 has been replicated 1 time(s)
FlipFlop cpu0_alu_op1_25 has been replicated 1 time(s)
FlipFlop cpu0_alu_op1_26 has been replicated 1 time(s)
FlipFlop cpu0_alu_op1_3 has been replicated 1 time(s)
FlipFlop cpu0_alu_op1_31 has been replicated 1 time(s)
FlipFlop cpu0_alu_op1_4 has been replicated 1 time(s)
FlipFlop cpu0_alu_op1_5 has been replicated 1 time(s)
FlipFlop cpu0_alu_op1_6 has been replicated 1 time(s)
FlipFlop cpu0_alu_op1_7 has been replicated 1 time(s)
FlipFlop cpu0_alu_op1_8 has been replicated 1 time(s)
FlipFlop cpu0_alu_op1_9 has been replicated 1 time(s)
FlipFlop cpu0_alu_op2_0 has been replicated 2 time(s)
FlipFlop cpu0_alu_op2_1 has been replicated 1 time(s)
FlipFlop cpu0_alu_op2_2 has been replicated 2 time(s)
FlipFlop cpu0_alu_op2_3 has been replicated 1 time(s)
FlipFlop cpu0_alu_op2_31 has been replicated 2 time(s)
FlipFlop cpu0_alu_op2_4 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <LAB2> :
	Found 2-bit shift register for signal <cpu0_MEMWR_decodeControlSignals_2>.
	Found 2-bit shift register for signal <cpu0_MEMWR_decodeControlSignals_0>.
Unit <LAB2> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1105
 Flip-Flops                                            : 1105
# Shift Registers                                      : 2
 2-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : LAB2.ngr
Top Level Output File Name         : LAB2
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 11

Cell Usage :
# BELS                             : 7982
#      GND                         : 2
#      INV                         : 292
#      LUT1                        : 57
#      LUT2                        : 413
#      LUT2_D                      : 15
#      LUT2_L                      : 13
#      LUT3                        : 1155
#      LUT3_D                      : 29
#      LUT3_L                      : 16
#      LUT4                        : 3493
#      LUT4_D                      : 116
#      LUT4_L                      : 416
#      MULT_AND                    : 95
#      MUXCY                       : 728
#      MUXCY_L                     : 77
#      MUXF5                       : 414
#      MUXF6                       : 6
#      MUXF7                       : 2
#      MUXF8                       : 1
#      VCC                         : 2
#      XORCY                       : 640
# FlipFlops/Latches                : 1698
#      FD                          : 124
#      FDE                         : 323
#      FDE_1                       : 727
#      FDR                         : 203
#      FDRE                        : 214
#      FDRS                        : 3
#      FDRSE                       : 12
#      FDS                         : 72
#      FDSE                        : 20
# RAMS                             : 288
#      RAM16X1D                    : 269
#      RAMB16BWE                   : 19
# Shift Registers                  : 52
#      SRL16                       : 1
#      SRL16E                      : 49
#      SRL16E_1                    : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      IBUF                        : 5
#      OBUF                        : 5
# MULTs                            : 4
#      MULT18X18SIO                : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400aft256-4 

 Number of Slices:                     3423  out of   3584    95%  
 Number of Slice Flip Flops:           1698  out of   7168    23%  
 Number of 4 input LUTs:               6605  out of   7168    92%  
    Number used as logic:              6015
    Number used as Shift registers:      52
    Number used as RAMs:                538
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    195     5%  
 Number of BRAMs:                        19  out of     20    95%  
 Number of MULT18X18SIOs:                 4  out of     20    20%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 2040  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 46.124ns (Maximum Frequency: 21.681MHz)
   Minimum input arrival time before clock: 1.548ns
   Maximum output required time after clock: 5.531ns
   Maximum combinational path delay: 5.816ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 46.124ns (frequency: 21.681MHz)
  Total number of paths / destination ports: 1225112544 / 6993
-------------------------------------------------------------------------
Delay:               23.062ns (Levels of Logic = 74)
  Source:            cpu0_alu_op2_0_1 (FF)
  Destination:       cpu0_ialu_Result2_31 (FF)
  Source Clock:      Clk falling
  Destination Clock: Clk rising

  Data Path: cpu0_alu_op2_0_1 to cpu0_ialu_Result2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            5   0.591   0.776  cpu0_alu_op2_0_1 (cpu0_alu_op2_0_1)
     LUT1:I0->O            1   0.648   0.000  cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy<0>_rt (cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy<0>_rt)
     MUXCY:S->O            1   0.632   0.000  cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy<0> (cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy<1> (cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy<2> (cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy<3> (cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy<4> (cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy<5> (cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy<6> (cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy<7> (cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy<8> (cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy<9> (cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy<10> (cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy<11> (cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy<12> (cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy<13> (cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy<14> (cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy<15> (cpu0_ialu_mult_Madd_newOperand2_addsub0000_cy<15>)
     XORCY:CI->O           1   0.844   0.452  cpu0_ialu_mult_Madd_newOperand2_addsub0000_xor<16> (cpu0_ialu_mult_newOperand2_addsub0000<16>)
     LUT3:I2->O            1   0.648   0.420  cpu0_ialu_mult_Mmux_newOperand2161 (cpu0_ialu_mult_newOperand2<16>)
     MULT18X18SIO:B16->P17    1   4.873   0.500  cpu0_ialu_mult_Mmult_combinedResult_submult_0 (cpu0_ialu_mult_Mmult_combinedResult_submult_0_P_to_Adder_A_17)
     LUT2:I1->O            1   0.643   0.000  cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_lut<17> (cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_lut<17>)
     MUXCY:S->O            1   0.632   0.000  cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<17> (cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<18> (cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<19> (cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<20> (cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<21> (cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<22> (cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<23> (cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<24> (cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<25> (cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<26> (cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<27> (cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<28> (cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<29> (cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<29>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<30> (cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<30>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<31> (cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<31>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<32> (cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<32>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<33> (cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<33>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<34> (cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<34>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<35> (cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<35>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<36> (cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<36>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<37> (cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<37>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<38> (cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<38>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<39> (cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<39>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<40> (cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<40>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<41> (cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<41>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<42> (cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<42>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<43> (cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<43>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<44> (cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<44>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<45> (cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<45>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<46> (cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<46>)
     MUXCY:CI->O           0   0.065   0.000  cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<47> (cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<47>)
     XORCY:CI->O           1   0.844   0.500  cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_xor<48> (cpu0_ialu_mult_Mmult_combinedResult_submult_0_48)
     LUT2:I1->O            1   0.643   0.000  cpu0_ialu_mult_Mmult_combinedResult_Madd_lut<48> (cpu0_ialu_mult_Mmult_combinedResult_Madd_lut<48>)
     MUXCY:S->O            1   0.632   0.000  cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<48> (cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<48>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<49> (cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<49>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<50> (cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<50>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<51> (cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<51>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<52> (cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<52>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<53> (cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<53>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<54> (cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<54>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<55> (cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<55>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<56> (cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<56>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<57> (cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<57>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<58> (cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<58>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<59> (cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<59>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<60> (cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<60>)
     MUXCY:CI->O           1   0.065   0.000  cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<61> (cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<61>)
     XORCY:CI->O           2   0.844   0.447  cpu0_ialu_mult_Mmult_combinedResult_Madd_xor<62> (cpu0_ialu_mult_combinedResult<62>)
     INV:I->O              1   0.648   0.000  cpu0_ialu_mult_Madd_convertedResult_not0000<62>1_INV_0 (cpu0_ialu_mult_Madd_convertedResult_not0000<62>)
     MUXCY:S->O            0   0.632   0.000  cpu0_ialu_mult_Madd_convertedResult_cy<62> (cpu0_ialu_mult_Madd_convertedResult_cy<62>)
     XORCY:CI->O           1   0.844   0.423  cpu0_ialu_mult_Madd_convertedResult_xor<63> (cpu0_ialu_mult_convertedResult<63>)
     LUT4:I3->O            1   0.648   0.000  cpu0_ialu_Result2_mux0009<31>301_F (N779)
     MUXF5:I0->O           1   0.276   0.000  cpu0_ialu_Result2_mux0009<31>301 (cpu0_ialu_Result2_mux0009<31>30)
     FDS:D                     0.252          cpu0_ialu_Result2_31
    ----------------------------------------
    Total                     23.062ns (19.544ns logic, 3.518ns route)
                                       (84.7% logic, 15.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              1.548ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       mcs0/U0/reset_vec_0 (FF)
  Destination Clock: Clk rising

  Data Path: Reset to mcs0/U0/reset_vec_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.849   0.447  Reset_IBUF (D2_OBUF)
     begin scope: 'mcs0'
     FD:D                      0.252          U0/reset_vec_0
    ----------------------------------------
    Total                      1.548ns (1.101ns logic, 0.447ns route)
                                       (71.1% logic, 28.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              5.531ns (Levels of Logic = 2)
  Source:            mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I4/gpo_io_i_2 (FF)
  Destination:       D3 (PAD)
  Source Clock:      Clk rising

  Data Path: mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I4/gpo_io_i_2 to D3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.591   0.420  U0/iomodule_0/IOModule_Core_I1/GPO_I4/gpo_io_i_2 (GPO4<2>)
     end scope: 'mcs0'
     OBUF:I->O                 4.520          D3_OBUF (D3)
    ----------------------------------------
    Total                      5.531ns (5.111ns logic, 0.420ns route)
                                       (92.4% logic, 7.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.816ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       D2 (PAD)

  Data Path: Reset to D2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.849   0.447  Reset_IBUF (D2_OBUF)
     OBUF:I->O                 4.520          D2_OBUF (D2)
    ----------------------------------------
    Total                      5.816ns (5.369ns logic, 0.447ns route)
                                       (92.3% logic, 7.7% route)

=========================================================================


Total REAL time to Xst completion: 78.00 secs
Total CPU time to Xst completion: 78.34 secs
 
--> 

Total memory usage is 419416 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :  300 (   0 filtered)
Number of infos    :  162 (   0 filtered)

