module bcd_seven_seg_tb();
reg[2:0] D;
wire[6:0] seg;

bcd_seven_seg uut(D,seg);

initial begin

    $dumpfile("dump.vcd");
    $dumpvars(0,bcd_seven_seg_tb);
    $monitor("D=%b seg=%b",D,seg);

       D  = 3'b000; #10;
       D  = 3'b001; #10;
       D  = 3'b010; #10;
       D  = 3'b011; #10;
       D  = 3'b100; #10;
       D  = 3'b101; #10;
       D  = 3'b110; #10;
       D  = 3'b111; #10;

    $finish;
end
endmodule