0:SMOVIL      0,i                     ;初始化i
children: (1, 1) 
1:SMOVIH      0,i
children: (3, 1) (4, 1) (13, 1) 
2:SMVAGA36    input_h1:input_h0,h
children: 
3:SADD        0,i,shuff_add1          ;混洗地址
children: (16, 1) (38, 1) 
4:SADD        0,i,x_ld_add1
children: 
5:SADD        15,nr,vr_len
children: (10, 1) (10, 1) 
6:VMOVIL      528,shuff_ld_1_16
children: (7, 1) 
7:VMOVIH      528,shuff_ld_1_16
children: 
8:VMOVIL      16,shuff_ld_3_18
children: (9, 1) 
9:VMOVIH      16,shuff_ld_3_18
children: 
10:SSHFLR      4,vr_len,vr_len
children: (11, 1) (11, 1) 
11:SADDU       1,vr_len,vr_len         ;vr_len = (nr+15)/16)+1
children: (12, 1) (12, 1) 
12:SSHFLR      1,vr_len,vr_len
children: 
13:SMVCGC      i,SMR   ;混洗模式配置
children: 
14:SMOVIL      0,shuff_add0
children: (15, 1) 
15:SMOVIH      0x40160000,shuff_add0   ;shuff_add0 = 0x40160000
children: (16, 1) (36, 1) 
16:SMVAGA36    shuff_add1:shuff_add0,shuff_add ;混洗地址
children: (21, 2) (36, 0) 
17:SMOVIL      0x02020202,shuff_mid0
children: (18, 1) 
18:SMOVIH      0x02020202,shuff_mid0
children: (22, 1) (24, 1) (26, 1) (28, 1) (30, 1) (32, 1) (34, 1) 
19:SMOVIL      0x04020301,shuff_mid1               ;0x04020301
children: (20, 1) 
20:SMOVIH      0x04020301,shuff_mid1
children: (21, 1) (22, 1) (22, 1) 
21:SSTW        shuff_mid1,*shuff_add++[1]
children: (22, 0) (23, 1) 
22:SADDU       shuff_mid0,shuff_mid1,shuff_mid1    ;0x06040503
children: (23, 1) (24, 1) (24, 1) 
23:SSTW        shuff_mid1,*shuff_add++[1]
children: (24, 0) (25, 1) 
24:SADDU       shuff_mid0,shuff_mid1,shuff_mid1    ;0x08060705
children: (25, 1) (26, 1) (26, 1) 
25:SSTW        shuff_mid1,*shuff_add++[1]
children: (26, 0) (27, 1) 
26:SADDU       shuff_mid0,shuff_mid1,shuff_mid1    ;0x0a080907
children: (27, 1) (28, 1) (28, 1) 
27:SSTW        shuff_mid1,*shuff_add++[1]
children: (28, 0) (29, 1) 
28:SADDU       shuff_mid0,shuff_mid1,shuff_mid1    ;0x0c0a0b09
children: (29, 1) (30, 1) (30, 1) 
29:SSTW        shuff_mid1,*shuff_add++[1]
children: (30, 0) (31, 1) 
30:SADDU       shuff_mid0,shuff_mid1,shuff_mid1    ;0x0e0c0d0b
children: (31, 1) (32, 1) (32, 1) 
31:SSTW        shuff_mid1,*shuff_add++[1]
children: (32, 0) (33, 1) 
32:SADDU       shuff_mid0,shuff_mid1,shuff_mid1    ;0x100e0f0d
children: (33, 1) (34, 1) (34, 1) 
33:SSTW        shuff_mid1,*shuff_add++[1]
children: (34, 0) (35, 1) 
34:SADDU       shuff_mid0,shuff_mid1,shuff_mid1    ;0x1210110f
children: (35, 1) 
35:SSTW        shuff_mid1,*shuff_add++[1]
children: 
36:SMOVIL      16,shuff_add0
children: (37, 1) 
37:SMOVIH      0,shuff_add0
children: (38, 1) 
38:SMVAGA36    shuff_add1:shuff_add0,OR_16
children: 

0:SLDH        *h++[1],sh0  ;h0
children: (1, 6) (2, 1) 
1:SVBCAST     sh0,vh0
children: 
2:SLDH        *h++[1],sh1  ;h1
children: (3, 6) (4, 1) 
3:SVBCAST     sh1,vh1
children: 
4:SLDH        *h++[1],sh2  ;h2
children: (5, 6) (6, 1) 
5:SVBCAST     sh2,vh2
children: 
6:SLDH        *h++[1],sh3  ;h3
children: (7, 6) 
7:SVBCAST     sh3,vh3
children: 
8:SSHFLL      1,i,x_ld_add0
children: (9, 1) 
9:SADD        x_ld_add0,input_x0,x_ld_i  ;*x + i*2
children: 
10:SMOVIL      0,j
children: (11, 1) 
11:SMOVIH      0,j     ;j = 0
children: (12, 1) (13, 1) 
12:SADD        0,j,k   ;k = 0
children: 
13:SADD        0,j,r_ld_add1
children: 

0:SSHFLL      6,k,r_ld_add0
children: (4, 1) (4, 1) (21, 0) 
1:SSHFLL      1,j,x_ld_add_compute
children: (2, 1) (22, 0) 
2:SADD        x_ld_i,x_ld_add_compute,x_ld_add0
children: (3, 1) 
3:SMVAGA36    x_ld_add1:x_ld_add0,x_ld
children: (8, 2) (9, 2) (10, 2) 
4:SADD        r_ld_add0,input_r0,r_ld_add0
children: (5, 1) 
5:SMVAGA36    r_ld_add1:r_ld_add0,r_ld
children: (11, 2) (20, 2) 
6:VMOVIL      0,mula_1
children: (7, 1) 
7:VMOVIH      0,mula_1
children: (13, 1) (13, 0) 
8:VLDW        *x_ld,x_0_31
children: (12, 8) (12, 8) 
9:VLDH        *x_ld,x_0_15
children: (13, 8) 
10:VLDH        *+x_ld[2],x_2_17
children: (14, 8) 
11:VLDW        *r_ld,r_0_15
children: (14, 8) (14, 6) (20, 0) 
12:VSHUFH      x_0_31,x_0_31,x_0_31_shuff  ;混洗
children: (15, 3) (16, 3) 
13:VMULAS16T   x_0_15,vh0,mula_1,mula_1
children: (17, 3) (17, 1) 
14:VMULAS16T   x_2_17,vh2,r_0_15,r_0_15
children: (18, 3) (18, 1) 
15:VBEXT       shuff_ld_1_16,x_0_31_shuff,x_1_16
children: (17, 1) 
16:VBEXT       shuff_ld_3_18,x_0_31_shuff,x_3_18
children: (18, 1) 
17:VMULAS16T   x_1_16,vh1,mula_1,mula_1
children: (19, 3) 
18:VMULAS16T   x_3_18,vh3,r_0_15,r_0_15
children: (19, 3) (19, 3) 
19:VADD        mula_1,r_0_15,r_0_15
children: (20, 1) 
20:VSTW        r_0_15,*r_ld
children: 
21:SADD        1,k,k
children: 
22:SADD        16,j,j
children: (23, 1) 
23:SLT         j,nr,loop_j
children: (24, 1) 
24:[loop_j]SBR .loop_j
children: 


0:SADD        4,i,i
children: (1, 1) 
1:SLT         i,nh,loop_i
children: (2, 1) 
2:[loop_i]SBR .loop_i
children: 


0:SMOVIL      0,i
children: (1, 1) 
1:SMOVIH      0,i
children: 
2:SMVAGA36    input_r1:input_r0,r_ld
children: 
3:SMVAGA36    input_r1:input_r0,r_store
children: 

0:SADD        1,i,i
children: (2, 1) 
1:VLDDWM2     *r_ld++[OR_16],r_m2ld_1:r_m2ld_0
children: (3, 8) (3, 8) (4, 8) (4, 8) 
2:SLT         i,vr_len,loop_store
children: (7, 1) 
3:VSHFAR      15,r_m2ld_1,r_m2ld_1
children: (5, 1) 
4:VSHFAR      15,r_m2ld_0,r_m2ld_0
children: (5, 1) (5, 1) 
5:VBALE2      r_m2ld_0,r_m2ld_1,r_m2ld_0
children: (6, 1) 
6:VSTW        r_m2ld_0,*r_store++[OR_16]
children: 
7:[loop_store]SBR .update_store
children: 



