//
// Generated by LWPU LWVM Compiler
// Compiler built on Wed Jul 10 21:41:20 2013 (1373485280)
// Lwca compilation tools, release 5.5, V5.5.0
//

.version 3.2
.target sm_20
.address_size 64

	.file	1 "C:/cygwin64/home/GSG1/Sources/stellar.git/src/rendering/components/optix/programs/RayGeneration.lw", 1445441389, 6046
	.file	2 "c:\\users\\gideon_smeding\\appdata\\local\\temp\\artifactory\\lwca-win64-5.5\\include\\device_functions.h", 1402479048, 191626
	.file	3 "c:\\users\\gideon_smeding\\appdata\\local\\temp\\artifactory\\optix-win64-3.8.5\\include\\optix_device.h", 1438915874, 118510
	.file	4 "c:\\users\\gideon_smeding\\appdata\\local\\temp\\artifactory\\optix-win64-3.8.5\\include\\internal/optix_internal.h", 1438915874, 18808
	.file	5 "c:\\cygwin64\\home\\gsg1\\sources\\stellar.git\\src\\rendering\\components\\optix\\programs\\OptixBufferPtr.hpp", 1445430338, 6355
	.file	6 "c:\\cygwin64\\home\\gsg1\\sources\\stellar.git\\src\\util\\lwca/Vec2f.hpp", 1440502678, 4701
	.file	7 "c:\\cygwin64\\home\\gsg1\\sources\\stellar.git\\src\\rendering\\common\\MLCTypedefs.hpp", 1445430338, 12243
.visible .func stlr_compute_sub_pixel_pos
(
	.param .b64 stlr_compute_sub_pixel_pos_param_0,
	.param .b64 stlr_compute_sub_pixel_pos_param_1,
	.param .b64 stlr_compute_sub_pixel_pos_param_2
)
;
.visible .func stlr_main
(
	.param .b64 stlr_main_param_0,
	.param .b64 stlr_main_param_1,
	.param .b64 stlr_main_param_2,
	.param .b64 stlr_main_param_3,
	.param .b64 stlr_main_param_4,
	.param .b64 stlr_main_param_5,
	.param .b64 stlr_main_param_6,
	.param .b64 stlr_main_param_7,
	.param .b64 stlr_main_param_8,
	.param .b64 stlr_main_param_9
)
;
.global .align 4 .u32 radiance_ray_type;
.global .align 8 .b8 top_object[4];
.global .align 8 .b8 launch_index[8];
.global .align 1 .b8 render_task_data[1];
.global .align 4 .u32 seed_base;
.global .align 4 .u32 frame_number;
.global .align 4 .u32 render_task_id;
.global .align 1 .b8 sub_pixel_positions[1];
.global .align 8 .u64 _ZN21rti_internal_register20reg_bitness_detectorE;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail0E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail1E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail2E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail3E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail4E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail5E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail6E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail7E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail8E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail9E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail0E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail1E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail2E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail3E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail4E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail5E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail6E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail7E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail8E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail9E;
.global .align 4 .u32 _ZN21rti_internal_register14reg_rayIndex_xE;
.global .align 4 .u32 _ZN21rti_internal_register14reg_rayIndex_yE;
.global .align 4 .u32 _ZN21rti_internal_register14reg_rayIndex_zE;
.global .align 8 .b8 _ZTVSt14error_category[72];
.global .align 8 .b8 _ZTVSt23_Generic_error_category[72];
.global .align 8 .b8 _ZTVSt24_Iostream_error_category[72];
.global .align 8 .b8 _ZTVSt22_System_error_category[72];
.global .align 4 .b8 _ZN21rti_internal_typeinfo17radiance_ray_typeE[8] = {82, 97, 121, 0, 4, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo10top_objectE[8] = {82, 97, 121, 0, 4, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo12launch_indexE[8] = {82, 97, 121, 0, 8, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo9seed_baseE[8] = {82, 97, 121, 0, 4, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo12frame_numberE[8] = {82, 97, 121, 0, 4, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo14render_task_idE[8] = {82, 97, 121, 0, 4, 0, 0, 0};
.global .align 1 .b8 _ZN21rti_internal_typename17radiance_ray_typeE[13] = {117, 110, 115, 105, 103, 110, 101, 100, 32, 105, 110, 116, 0};
.global .align 1 .b8 _ZN21rti_internal_typename10top_objectE[9] = {114, 116, 79, 98, 106, 101, 99, 116, 0};
.global .align 1 .b8 _ZN21rti_internal_typename12launch_indexE[5] = {105, 110, 116, 50, 0};
.global .align 1 .b8 _ZN21rti_internal_typename9seed_baseE[4] = {105, 110, 116, 0};
.global .align 1 .b8 _ZN21rti_internal_typename12frame_numberE[4] = {105, 110, 116, 0};
.global .align 1 .b8 _ZN21rti_internal_typename14render_task_idE[4] = {105, 110, 116, 0};
.global .align 4 .u32 _ZN21rti_internal_typeenum17radiance_ray_typeE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum10top_objectE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum12launch_indexE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum9seed_baseE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum12frame_numberE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum14render_task_idE = 4919;
.global .align 1 .b8 _ZN21rti_internal_semantic17radiance_ray_typeE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic10top_objectE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic12launch_indexE[14] = {114, 116, 76, 97, 117, 110, 99, 104, 73, 110, 100, 101, 120, 0};
.global .align 1 .b8 _ZN21rti_internal_semantic9seed_baseE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic12frame_numberE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic14render_task_idE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation17radiance_ray_typeE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation10top_objectE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation12launch_indexE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation9seed_baseE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation12frame_numberE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation14render_task_idE[1];
.global .align 1 .b8 $str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90, 0};

.visible .func  (.param .align 16 .b8 func_retval0[16]) _Z15clamp_luminanceRK6float4f(
	.param .b64 _Z15clamp_luminanceRK6float4f_param_0,
	.param .b32 _Z15clamp_luminanceRK6float4f_param_1
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<35>;
	.reg .s64 	%rd<2>;


	ld.param.u64 	%rd1, [_Z15clamp_luminanceRK6float4f_param_0];
	ld.param.f32 	%f18, [_Z15clamp_luminanceRK6float4f_param_1];
	.loc 1 45 1
	ld.v4.f32 	{%f19, %f20, %f21, %f22}, [%rd1];
	mul.f32 	%f23, %f20, 0f3F371759;
	fma.rn.f32 	%f24, %f19, 0f3E59B3D0, %f23;
	fma.rn.f32 	%f25, %f21, 0f3D93DD98, %f24;
	fma.rn.f32 	%f5, %f22, 0f00000000, %f25;
	.loc 1 46 1
	setp.gtu.f32	%p1, %f5, %f18;
	@%p1 bra 	BB0_2;

	.loc 1 47 1
	ld.v4.f32 	{%f26, %f27, %f28, %f29}, [%rd1];
	mov.f32 	%f34, %f29;
	mov.f32 	%f33, %f28;
	mov.f32 	%f32, %f27;
	mov.f32 	%f31, %f26;
	bra.uni 	BB0_3;

BB0_2:
	.loc 2 3608 3
	div.rn.f32 	%f30, %f18, %f5;
	.loc 1 51 1
	mul.f32 	%f31, %f19, %f30;
	mul.f32 	%f32, %f20, %f30;
	mul.f32 	%f33, %f21, %f30;
	mov.f32 	%f34, %f22;

BB0_3:
	st.param.f32	[func_retval0+0], %f31;
	st.param.f32	[func_retval0+4], %f32;
	st.param.f32	[func_retval0+8], %f33;
	st.param.f32	[func_retval0+12], %f34;
	ret;
}

.visible .func _Z9trace_rayRN3rtt7stellar8RayStackER7RayData(
	.param .b64 _Z9trace_rayRN3rtt7stellar8RayStackER7RayData_param_0,
	.param .b64 _Z9trace_rayRN3rtt7stellar8RayStackER7RayData_param_1
)
{
	.reg .s32 	%r<8>;
	.reg .f32 	%f<17>;
	.reg .s64 	%rd<5>;


	ld.param.u64 	%rd2, [_Z9trace_rayRN3rtt7stellar8RayStackER7RayData_param_0];
	ld.param.u64 	%rd1, [_Z9trace_rayRN3rtt7stellar8RayStackER7RayData_param_1];
	.loc 1 57 1
	ld.u32 	%r4, [%rd2+24];
	add.s32 	%r5, %r4, -1;
	mul.wide.s32 	%rd3, %r5, 112;
	.loc 1 66 1
	add.s64 	%rd4, %rd3, %rd2;
	.loc 1 59 1
	ld.u32 	%r6, [%rd4+1824];
	st.u32 	[%rd1+24], %r6;
	.loc 1 60 1
	ld.u32 	%r7, [%rd4+1828];
	st.u32 	[%rd1+28], %r7;
	ld.global.u32 	%r1, [top_object];
	.loc 1 66 1
	ld.f32 	%f8, [%rd4+128];
	ld.global.u32 	%r2, [radiance_ray_type];
	mov.f32 	%f7, 0f00000000;
	mov.u32 	%r3, 80;
	.loc 1 66 1
	ld.v4.f32 	{%f9, %f10, %f11, %f12}, [%rd4+32];
	ld.v4.f32 	{%f13, %f14, %f15, %f16}, [%rd4+80];
	.loc 4 306 1
	// inline asm
	call _rt_trace_64, (%r1, %f9, %f10, %f11, %f13, %f14, %f15, %r2, %f7, %f8, %rd1, %r3);
	// inline asm
	.loc 1 69 2
	ret;
}

.visible .func _Z21write_distance_bufferiiRK4int2f(
	.param .b32 _Z21write_distance_bufferiiRK4int2f_param_0,
	.param .b32 _Z21write_distance_bufferiiRK4int2f_param_1,
	.param .b64 _Z21write_distance_bufferiiRK4int2f_param_2,
	.param .b32 _Z21write_distance_bufferiiRK4int2f_param_3
)
{
	.reg .pred 	%p<8>;
	.reg .s32 	%r<16>;
	.reg .f32 	%f<2>;
	.reg .s64 	%rd<11>;


	ld.param.u32 	%r5, [_Z21write_distance_bufferiiRK4int2f_param_0];
	ld.param.u32 	%r6, [_Z21write_distance_bufferiiRK4int2f_param_1];
	ld.param.u64 	%rd1, [_Z21write_distance_bufferiiRK4int2f_param_2];
	ld.param.f32 	%f1, [_Z21write_distance_bufferiiRK4int2f_param_3];
	.loc 1 73 1
	ld.global.u32 	%r7, [frame_number];
	setp.eq.s32	%p1, %r7, 0;
	ld.global.u64 	%rd2, [launch_index];
	cvt.u32.u64	%r1, %rd2;
	setp.ge.s32	%p2, %r1, %r6;
	and.pred  	%p3, %p1, %p2;
	shr.u64 	%rd3, %rd2, 32;
	cvt.u32.u64	%r2, %rd3;
	.loc 1 73 1
	@!%p3 bra 	BB2_4;
	bra.uni 	BB2_1;

BB2_1:
	ld.u64 	%rd4, [%rd1];
	cvt.u32.u64	%r3, %rd4;
	add.s32 	%r8, %r3, %r6;
	setp.lt.s32	%p4, %r1, %r8;
	setp.ge.s32	%p5, %r2, %r6;
	and.pred  	%p6, %p4, %p5;
	shr.u64 	%rd5, %rd4, 32;
	cvt.u32.u64	%r4, %rd5;
	.loc 1 73 1
	@!%p6 bra 	BB2_4;
	bra.uni 	BB2_2;

BB2_2:
	add.s32 	%r9, %r4, %r6;
	setp.ge.s32	%p7, %r2, %r9;
	@%p7 bra 	BB2_4;

	.loc 1 77 1
	sub.s32 	%r13, %r2, %r6;
	sub.s32 	%r14, %r1, %r6;
	.loc 1 78 1
	mad.lo.s32 	%r15, %r13, %r3, %r14;
	.loc 1 80 1
	cvt.s64.s32	%rd7, %r15;
	mov.u32 	%r11, 1;
	mov.u32 	%r12, 4;
	mov.u64 	%rd10, 0;
	.loc 4 241 1
	// inline asm
	call (%rd6), _rt_buffer_get_id_64, (%r5, %r11, %r12, %rd7, %rd10, %rd10, %rd10);
	// inline asm
	.loc 1 80 4
	st.f32 	[%rd6], %f1;

BB2_4:
	.loc 1 82 2
	ret;
}

.visible .entry _Z6camerav(

)
{
	.local .align 16 .b8 	__local_depot3[3776];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<21>;
	.reg .s32 	%r<80>;
	.reg .f32 	%f<129>;
	.reg .s64 	%rd<70>;


	mov.u64 	%SPL, __local_depot3;
	cvta.local.u64 	%SP, %SPL;
	add.u64 	%rd18, %SP, 0;
	cvta.to.local.u64 	%rd6, %rd18;
	add.u64 	%rd19, %SP, 8;
	cvta.to.local.u64 	%rd20, %rd19;
	add.u64 	%rd21, %SP, 16;
	cvta.to.local.u64 	%rd1, %rd21;
	add.u64 	%rd22, %SP, 3632;
	cvta.to.local.u64 	%rd2, %rd22;
	add.u64 	%rd23, %SP, 3688;
	cvta.to.local.u64 	%rd3, %rd23;
	add.u64 	%rd24, %SP, 3696;
	cvta.to.local.u64 	%rd4, %rd24;
	.loc 1 86 1
	ldu.global.u32 	%r25, [render_task_id];
	cvt.s64.s32	%rd14, %r25;
	cvta.global.u64 	%rd13, render_task_data;
	mov.u32 	%r23, 1;
	mov.u32 	%r24, 216;
	mov.u64 	%rd17, 0;
	.loc 4 217 1
	// inline asm
	call (%rd12), _rt_buffer_get_64, (%rd13, %r23, %r24, %rd14, %rd17, %rd17, %rd17);
	// inline asm
	mov.f32 	%f20, 0f00000000;
	.loc 1 87 1
	st.local.v2.f32 	[%rd6], {%f20, %f20};
	.loc 1 88 1
	ld.global.u32 	%r26, [frame_number];
	ld.global.u32 	%r27, [seed_base];
	add.s32 	%r28, %r26, %r27;
	st.local.u32 	[%rd20], %r28;
	.loc 5 85 1
	ld.u64 	%rd25, [%rd12+64];
	// Callseq Start 0
	{
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64	[param0+0], %rd18;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd25;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd19;
	.loc 1 91 1
	call.uni 
	stlr_compute_sub_pixel_pos, 
	(
	param0, 
	param1, 
	param2
	);
	}
	// Callseq End 0
	.loc 1 92 1
	ld.global.v2.u32 	{%r29, %r30}, [launch_index];
	mov.u32 	%r75, %r30;
	neg.s32 	%r31, %r30;
	mov.u32 	%r76, %r29;
	setp.ne.s32	%p1, %r29, %r31;
	@%p1 bra 	BB3_2;

	.loc 1 93 1
	cvta.global.u64 	%rd27, sub_pixel_positions;
	ld.global.s32 	%rd28, [render_task_id];
	mov.u32 	%r33, 8;
	.loc 4 217 1
	// inline asm
	call (%rd26), _rt_buffer_get_64, (%rd27, %r23, %r33, %rd28, %rd17, %rd17, %rd17);
	// inline asm
	.loc 1 93 4
	ld.local.v2.f32 	{%f21, %f22}, [%rd6];
	st.v2.f32 	[%rd26], {%f21, %f22};
	.loc 1 99 1
	ld.global.u64 	%rd32, [launch_index];
	cvt.u32.u64	%r76, %rd32;
	shr.u64 	%rd33, %rd32, 32;
	cvt.u32.u64	%r75, %rd33;

BB3_2:
	mov.u32 	%r78, 0;
	.loc 1 96 1
	st.local.u32 	[%rd1+24], %r78;
	add.s64 	%rd35, %rd21, 24;
	add.s64 	%rd36, %rd21, 32;
	add.s64 	%rd37, %rd21, 1824;
	st.local.v2.u64 	[%rd1], {%rd35, %rd36};
	st.local.u64 	[%rd1+16], %rd37;
	.loc 1 98 1
	ld.u32 	%r7, [%rd12+16];
	.loc 1 99 1
	sub.s32 	%r35, %r76, %r7;
	cvt.rn.f32.s32	%f25, %r35;
	sub.s32 	%r36, %r75, %r7;
	cvt.rn.f32.s32	%f26, %r36;
	.loc 1 99 1
	st.local.v2.f32 	[%rd3], {%f25, %f26};
	.loc 1 102 72
	add.s64 	%rd39, %rd12, 40;
	add.s64 	%rd40, %rd12, 32;
	add.s64 	%rd41, %rd12, 24;
	.loc 5 85 1
	ld.u64 	%rd43, [%rd12+64];
	// Callseq Start 1
	{
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64	[param0+0], %rd22;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd43;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd21;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd19;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd12;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd23;
	.param .b64 param6;
	st.param.b64	[param6+0], %rd41;
	.param .b64 param7;
	st.param.b64	[param7+0], %rd40;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd39;
	.param .b64 param9;
	st.param.b64	[param9+0], %rd18;
	.loc 1 102 1
	call.uni 
	stlr_main, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9
	);
	}
	// Callseq End 1
	.loc 1 115 1
	st.local.v4.f32 	[%rd4], {%f20, %f20, %f20, %f20};
	.loc 1 116 1
	st.local.u64 	[%rd4+16], %rd21;
	.loc 6 45 1
	ld.local.f32 	%f28, [%rd2+48];
	.loc 1 118 1
	ld.local.v2.f32 	{%f29, %f30}, [%rd2+24];
	.loc 6 45 1
	ld.local.v2.f32 	{%f31, %f32}, [%rd2+40];
	.loc 6 45 1
	ld.local.v2.f32 	{%f35, %f36}, [%rd2+32];
	st.local.v4.f32 	[%rd4+32], {%f35, %f36, %f31, %f32};
	.loc 6 45 1
	st.local.f32 	[%rd4+48], %f28;
	ld.local.f32 	%f39, [%rd2+52];
	st.local.f32 	[%rd4+52], %f39;
	.loc 1 118 1
	st.local.v2.f32 	[%rd4+56], {%f29, %f30};
	mov.u32 	%r37, 2139095040;
	.loc 1 119 56
	st.local.u32 	[%rd4+64], %r37;
	.loc 1 121 1
	ld.v2.f32 	{%f42, %f43}, [%rd12+24];
	.loc 2 3251 10
	cvt.rzi.s32.f32	%r8, %f42;
	.loc 2 3251 10
	cvt.rzi.s32.f32	%r9, %f43;
	.loc 1 57 1
	ld.local.u32 	%r77, [%rd1+24];

BB3_3:
	add.s32 	%r41, %r77, -1;
	.loc 1 58 1
	mul.wide.s32 	%rd47, %r41, 112;
	.loc 1 66 1
	add.s64 	%rd48, %rd47, %rd1;
	.loc 1 59 1
	ld.local.v2.u32 	{%r42, %r43}, [%rd48+1824];
	st.local.v2.u32 	[%rd4+24], {%r42, %r43};
	ld.global.u32 	%r38, [top_object];
	.loc 1 66 1
	ld.local.f32 	%f53, [%rd48+128];
	ld.global.u32 	%r39, [radiance_ray_type];
	mov.u32 	%r40, 80;
	.loc 1 66 1
	ld.local.v4.f32 	{%f54, %f55, %f56, %f57}, [%rd48+32];
	ld.local.v4.f32 	{%f58, %f59, %f60, %f61}, [%rd48+80];
	.loc 4 306 1
	// inline asm
	call _rt_trace_64, (%r38, %f54, %f55, %f56, %f58, %f59, %f60, %r39, %f20, %f53, %rd24, %r40);
	// inline asm
	.loc 1 126 10
	ld.local.u32 	%r77, [%rd1+24];
	setp.ne.s32	%p2, %r77, 0;
	.loc 1 128 1
	ld.local.f32 	%f1, [%rd4+64];
	.loc 1 126 195
	setp.eq.f32	%p3, %f1, 0f7F800000;
	.loc 1 126 10
	and.pred  	%p4, %p2, %p3;
	@%p4 bra 	BB3_3;

	.loc 1 73 1
	add.s32 	%r13, %r9, %r7;

BB3_5:
	mul.wide.u32 	%rd49, %r78, 8;
	add.s64 	%rd11, %rd12, %rd49;
	.loc 1 131 1
	ld.u32 	%r15, [%rd11+152];
	setp.eq.s32	%p5, %r15, 0;
	@%p5 bra 	BB3_17;

	setp.eq.s32	%p6, %r15, 1;
	@%p6 bra 	BB3_10;

	setp.ne.s32	%p7, %r15, 2;
	@%p7 bra 	BB3_16;

	.loc 1 133 1
	ld.u32 	%r16, [%rd11+156];
	.loc 1 73 1
	ld.global.u32 	%r47, [frame_number];
	setp.eq.s32	%p8, %r47, 0;
	ld.global.v2.u32 	{%r48, %r49}, [launch_index];
	setp.ge.s32	%p9, %r48, %r7;
	and.pred  	%p10, %p8, %p9;
	add.s32 	%r50, %r8, %r7;
	setp.lt.s32	%p11, %r48, %r50;
	and.pred  	%p12, %p10, %p11;
	setp.ge.s32	%p13, %r49, %r7;
	and.pred  	%p14, %p12, %p13;
	setp.lt.s32	%p15, %r49, %r13;
	and.pred  	%p16, %p14, %p15;
	@!%p16 bra 	BB3_16;
	bra.uni 	BB3_9;

BB3_9:
	.loc 1 77 1
	sub.s32 	%r54, %r49, %r7;
	sub.s32 	%r55, %r48, %r7;
	.loc 1 78 1
	mad.lo.s32 	%r56, %r54, %r8, %r55;
	.loc 1 80 1
	cvt.s64.s32	%rd51, %r56;
	mov.u32 	%r53, 4;
	.loc 4 241 1
	// inline asm
	call (%rd50), _rt_buffer_get_id_64, (%r16, %r23, %r53, %rd51, %rd17, %rd17, %rd17);
	// inline asm
	.loc 1 80 4
	st.f32 	[%rd50], %f1;
	bra.uni 	BB3_16;

BB3_10:
	.loc 1 138 1
	ld.local.u32 	%r79, [%rd1+24];
	setp.eq.s32	%p17, %r79, 0;
	@%p17 bra 	BB3_12;

BB3_11:
	.loc 1 57 1
	add.s32 	%r60, %r79, -1;
	.loc 1 58 1
	mul.wide.s32 	%rd56, %r60, 112;
	.loc 1 66 1
	add.s64 	%rd58, %rd56, %rd1;
	.loc 1 59 1
	ld.local.v2.u32 	{%r61, %r62}, [%rd58+1824];
	st.local.v2.u32 	[%rd4+24], {%r61, %r62};
	ld.global.u32 	%r57, [top_object];
	.loc 1 66 1
	ld.local.f32 	%f69, [%rd58+128];
	ld.global.u32 	%r58, [radiance_ray_type];
	ld.local.v4.f32 	{%f70, %f71, %f72, %f73}, [%rd58+32];
	ld.local.v4.f32 	{%f74, %f75, %f76, %f77}, [%rd58+80];
	.loc 4 306 1
	// inline asm
	call _rt_trace_64, (%r57, %f70, %f71, %f72, %f74, %f75, %f76, %r58, %f20, %f69, %rd24, %r40);
	// inline asm
	.loc 1 138 1
	ld.local.u32 	%r79, [%rd1+24];
	setp.ne.s32	%p18, %r79, 0;
	@%p18 bra 	BB3_11;

BB3_12:
	mov.f32 	%f78, 0f3F800000;
	.loc 1 146 1
	ld.local.v4.f32 	{%f79, %f80, %f81, %f82}, [%rd4];
	.loc 1 143 1
	sub.f32 	%f84, %f78, %f82;
	st.local.f32 	[%rd4+12], %f84;
	.loc 1 146 1
	ld.f32 	%f85, [%rd12+56];
	mul.f32 	%f87, %f79, %f85;
	mul.f32 	%f89, %f80, %f85;
	mul.f32 	%f91, %f81, %f85;
	st.local.v4.f32 	[%rd4], {%f87, %f89, %f91, %f84};
	.loc 1 149 1
	ld.f32 	%f92, [%rd12+48];
	ld.local.v4.f32 	{%f93, %f94, %f95, %f96}, [%rd4];
	.loc 2 2765 10
	min.f32 	%f98, %f93, %f92;
	min.f32 	%f100, %f94, %f92;
	min.f32 	%f102, %f95, %f92;
	min.f32 	%f104, %f96, %f92;
	st.local.v4.f32 	[%rd4], {%f98, %f100, %f102, %f104};
	.loc 1 45 1
	ld.local.v4.f32 	{%f105, %f106, %f107, %f108}, [%rd4];
	mul.f32 	%f109, %f106, 0f3F371759;
	fma.rn.f32 	%f110, %f105, 0f3E59B3D0, %f109;
	fma.rn.f32 	%f111, %f107, 0f3D93DD98, %f110;
	fma.rn.f32 	%f6, %f108, 0f00000000, %f111;
	.loc 1 150 1
	ld.f32 	%f7, [%rd12+52];
	.loc 1 46 1
	setp.gtu.f32	%p19, %f6, %f7;
	@%p19 bra 	BB3_14;

	.loc 1 47 1
	ld.local.v4.f32 	{%f112, %f113, %f114, %f115}, [%rd4];
	mov.f32 	%f128, %f115;
	mov.f32 	%f127, %f114;
	mov.f32 	%f126, %f113;
	mov.f32 	%f125, %f112;
	bra.uni 	BB3_15;

BB3_14:
	.loc 2 3608 3
	div.rn.f32 	%f116, %f7, %f6;
	.loc 1 51 1
	mul.f32 	%f125, %f105, %f116;
	mul.f32 	%f126, %f106, %f116;
	mul.f32 	%f127, %f107, %f116;
	mov.f32 	%f128, %f108;

BB3_15:
	.loc 1 150 54
	st.local.v4.f32 	[%rd4], {%f125, %f126, %f127, %f128};
	.loc 1 153 1
	shl.b32 	%r68, %r7, 1;
	add.s32 	%r69, %r8, %r68;
	ld.global.v2.u32 	{%r70, %r71}, [launch_index];
	mad.lo.s32 	%r74, %r71, %r69, %r70;
	.loc 1 155 1
	cvt.u64.u32	%rd64, %r74;
	.loc 1 154 1
	ld.u32 	%r65, [%rd11+156];
	mov.u32 	%r67, 16;
	.loc 4 241 1
	// inline asm
	call (%rd63), _rt_buffer_get_id_64, (%r65, %r23, %r67, %rd64, %rd17, %rd17, %rd17);
	// inline asm
	.loc 1 155 4
	ld.local.v4.f32 	{%f117, %f118, %f119, %f120}, [%rd4];
	st.v4.f32 	[%rd63], {%f117, %f118, %f119, %f120};

BB3_16:
	.loc 1 129 31
	add.s32 	%r78, %r78, 1;
	.loc 1 129 1
	setp.lt.u32	%p20, %r78, 8;
	@%p20 bra 	BB3_5;

BB3_17:
	.loc 1 162 2
	ret;
}

.visible .func  (.param .b64 func_retval0) _ZNK3rtt7stellar14OptixBufferPtrIPKvE9asPointerEv(
	.param .b64 _ZNK3rtt7stellar14OptixBufferPtrIPKvE9asPointerEv_param_0
)
{
	.reg .s64 	%rd<3>;


	ld.param.u64 	%rd1, [_ZNK3rtt7stellar14OptixBufferPtrIPKvE9asPointerEv_param_0];
	.loc 5 85 1
	ld.u64 	%rd2, [%rd1];
	st.param.b64	[func_retval0+0], %rd2;
	ret;
}

.visible .func _ZN3rtt7stellar6MLCRayC1Ev(
	.param .b64 _ZN3rtt7stellar6MLCRayC1Ev_param_0
)
{



	.loc 7 79 2
	ret;
}


//
// Generated by LLVM LWPTX Back-End
//





	// .globl	stlr_create_for_stellarcheck

.visible .func stlr_create_for_stellarcheck(
	.param .b64 stlr_create_for_stellarcheck_param_0,
	.param .b64 stlr_create_for_stellarcheck_param_1,
	.param .b64 stlr_create_for_stellarcheck_param_2
)
{
	.reg .s32 	%r<2>;
	.reg .s64 	%rd<3>;

	ld.param.u64 	%rd1, [stlr_create_for_stellarcheck_param_0];
	ld.param.u64 	%rd2, [stlr_create_for_stellarcheck_param_2];
	ld.u32 	%r1, [%rd2];
	st.u32 	[%rd1], %r1;
	ret;
}

	// .globl	stlr_main
.visible .func stlr_main(
	.param .b64 stlr_main_param_0,
	.param .b64 stlr_main_param_1,
	.param .b64 stlr_main_param_2,
	.param .b64 stlr_main_param_3,
	.param .b64 stlr_main_param_4,
	.param .b64 stlr_main_param_5,
	.param .b64 stlr_main_param_6,
	.param .b64 stlr_main_param_7,
	.param .b64 stlr_main_param_8,
	.param .b64 stlr_main_param_9
)
{
	.reg .pred 	%p<12>;
	.reg .f32 	%f<282>;
	.reg .s32 	%r<114>;
	.reg .s64 	%rd<113>;

	ld.param.u64 	%rd8, [stlr_main_param_2];
	ld.param.u64 	%rd71, [stlr_main_param_1];
	ld.param.u64 	%rd6, [stlr_main_param_0];
	ld.param.u64 	%rd33, [stlr_main_param_6];
	ld.v2.f32 	{%f88, %f89}, [%rd33];
	ld.param.u64 	%rd34, [stlr_main_param_8];
	ld.v2.f32 	{%f90, %f91}, [%rd34];
	div.approx.ftz.f32 	%f92, %f88, %f90;
	div.approx.ftz.f32 	%f93, %f89, %f91;
	ld.param.u64 	%rd36, [stlr_main_param_7];
	ld.v2.f32 	{%f94, %f95}, [%rd36];
	ld.param.u64 	%rd37, [stlr_main_param_4];
	ld.param.u64 	%rd38, [stlr_main_param_5];
	ld.v2.f32 	{%f96, %f97}, [%rd38];
	fma.rn.ftz.f32 	%f2, %f93, %f95, %f97;
	fma.rn.ftz.f32 	%f1, %f92, %f94, %f96;
	div.approx.ftz.f32 	%f98, %f1, %f92;
	div.approx.ftz.f32 	%f99, %f2, %f93;
	ld.param.u64 	%rd39, [stlr_main_param_9];
	mul.ftz.f32 	%f100, %f93, %f93;
	mul.ftz.f32 	%f101, %f92, %f92;
	div.approx.ftz.f32 	%f5, %f92, %f101;
	mov.f32 	%f87, 0f00000000;
	div.approx.ftz.f32 	%f6, %f87, %f100;
	div.approx.ftz.f32 	%f8, %f93, %f100;
	div.approx.ftz.f32 	%f7, %f87, %f101;
	div.approx.ftz.f32 	%f102, %f90, %f88;
	div.approx.ftz.f32 	%f103, %f91, %f89;
	ld.v2.f32 	{%f104, %f105}, [%rd39];
	fma.rn.ftz.f32 	%f4, %f103, %f105, %f99;
	fma.rn.ftz.f32 	%f3, %f102, %f104, %f98;
	// inline asm
	mov.b64 {_,%r9}, %rd71;
	// inline asm
	mov.u32 	%r90, 1;
	mov.u64 	%rd81, 0;
	// inline asm
	call (%rd10), _rt_buffer_get_id_64, (%r9, %r90, %r90, %rd81, %rd81, %rd81, %rd81);
	// inline asm
	add.ftz.f32 	%f108, %f3, 0fBF000000;
	add.ftz.f32 	%f109, %f4, 0fBF000000;
	ld.u32 	%r60, [%rd37];
	ld.u64 	%rd27, [%rd10+528];
	cvt.s64.s32	%rd1, %r60;
	mul.wide.s32 	%rd48, %r60, 192;
	// inline asm
	mov.b64 {_,%r21}, %rd27;
	// inline asm
	// inline asm
	call (%rd28), _rt_buffer_get_id_64, (%r21, %r90, %r90, %rd81, %rd81, %rd81, %rd81);
	// inline asm
	add.s64 	%rd2, %rd28, 512;
	add.s64 	%rd49, %rd48, %rd2;
	ld.v2.f32 	{%f110, %f111}, [%rd49+168];
	mul.ftz.f32 	%f11, %f109, %f111;
	mul.ftz.f32 	%f10, %f108, %f110;
	mul.ftz.f32 	%f13, %f5, %f110;
	mul.ftz.f32 	%f14, %f6, %f111;
	mul.ftz.f32 	%f17, %f8, %f111;
	mul.ftz.f32 	%f16, %f7, %f110;
	ld.f32 	%f9, [%rd49+144];
	neg.ftz.f32 	%f12, %f9;
	ld.f32 	%f19, [%rd49+152];
	setp.leu.ftz.f32	%p5, %f19, 0f00000000;
	@%p5 bra 	LBB1_10;
	ld.param.u64 	%rd35, [stlr_main_param_3];
	cvt.rni.ftz.f32.f32	%f106, %f1;
	cvt.rzi.ftz.s32.f32	%r25, %f106;
	cvt.rni.ftz.f32.f32	%f107, %f2;
	cvt.rzi.ftz.s32.f32	%r26, %f107;
	abs.s32 	%r27, %r25;
	shr.s32 	%r28, %r27, 31;
	shr.u32 	%r29, %r28, 24;
	add.s32 	%r30, %r27, %r29;
	and.b32  	%r31, %r30, -256;
	sub.s32 	%r32, %r27, %r31;
	setp.gt.s32	%p1, %r25, -1;
	setp.ne.s32	%p2, %r32, 0;
	mov.u32 	%r33, 256;
	sub.s32 	%r34, %r33, %r32;
	selp.b32	%r35, %r34, 0, %p2;
	selp.b32	%r36, %r32, %r35, %p1;
	ld.u64 	%rd15, [%rd10+512];
	mul.wide.s32 	%rd40, %r36, 4;
	// inline asm
	mov.b64 {_,%r13}, %rd15;
	// inline asm
	// inline asm
	call (%rd16), _rt_buffer_get_id_64, (%r13, %r90, %r90, %rd81, %rd81, %rd81, %rd81);
	// inline asm
	add.s64 	%rd41, %rd40, %rd16;
	ld.u32 	%r37, [%rd41+512];
	abs.s32 	%r38, %r26;
	mul.wide.s32 	%rd42, %r38, -2032597691;
	shr.u64 	%rd43, %rd42, 32;
	cvt.u32.u64	%r39, %rd43;
	add.s32 	%r40, %r39, %r38;
	shr.u32 	%r41, %r40, 31;
	shr.s32 	%r42, %r40, 7;
	add.s32 	%r43, %r42, %r41;
	mul.lo.s32 	%r44, %r43, 243;
	sub.s32 	%r45, %r38, %r44;
	setp.gt.s32	%p3, %r26, -1;
	setp.ne.s32	%p4, %r45, 0;
	mov.u32 	%r46, 243;
	sub.s32 	%r47, %r46, %r45;
	selp.b32	%r48, %r47, 0, %p4;
	selp.b32	%r49, %r45, %r48, %p3;
	ld.u64 	%rd21, [%rd10+520];
	mul.wide.s32 	%rd44, %r49, 4;
	// inline asm
	mov.b64 {_,%r17}, %rd21;
	// inline asm
	// inline asm
	call (%rd22), _rt_buffer_get_id_64, (%r17, %r90, %r90, %rd81, %rd81, %rd81, %rd81);
	// inline asm
	add.s64 	%rd45, %rd44, %rd22;
	ld.u32 	%r50, [%rd45+512];
	add.s32 	%r51, %r50, %r37;
	mul.wide.s32 	%rd46, %r51, -2032597691;
	shr.u64 	%rd47, %rd46, 32;
	cvt.u32.u64	%r52, %rd47;
	add.s32 	%r53, %r52, %r51;
	shr.u32 	%r54, %r53, 31;
	shr.s32 	%r55, %r53, 15;
	add.s32 	%r56, %r55, %r54;
	mul.lo.s32 	%r57, %r56, 62208;
	sub.s32 	%r58, %r51, %r57;
	ld.u32 	%r59, [%rd35];
	mad.lo.s32 	%r112, %r59, 62208, %r58;
	mul.lo.s64 	%rd50, %rd1, 192;
	add.s64 	%rd51, %rd50, %rd2;
	ld.u32 	%r2, [%rd51+156];
	ld.f32 	%f20, [%rd51+160];
	mov.f32 	%f267, 0f00000000;
	setp.lt.s32	%p6, %r112, 1;
	@%p6 bra 	LBB1_14;
	mov.f32 	%f262, 0f3E4CCCCD;
	mov.u32 	%r111, %r112;
	mov.f32 	%f266, %f267;
LBB1_3:
	mul.wide.s32 	%rd52, %r111, 1717986919;
	shr.u64 	%rd53, %rd52, 63;
	cvt.u32.u64	%r62, %rd53;
	shr.s64 	%rd54, %rd52, 33;
	cvt.u32.u64	%r63, %rd54;
	add.s32 	%r4, %r63, %r62;
	mul.lo.s32 	%r64, %r4, 5;
	sub.s32 	%r65, %r111, %r64;
	cvt.rn.f32.s32	%f147, %r65;
	fma.rn.ftz.f32 	%f266, %f262, %f147, %f266;
	mul.ftz.f32 	%f262, %f262, 0f3E4CCCCD;
	setp.gt.s32	%p7, %r4, 0;
	mov.u32 	%r111, %r4;
	@%p7 bra 	LBB1_3;
	mov.f32 	%f264, 0f3E124925;
LBB1_5:
	mul.wide.s32 	%rd55, %r112, -1840700269;
	shr.u64 	%rd56, %rd55, 32;
	cvt.u32.u64	%r66, %rd56;
	add.s32 	%r67, %r66, %r112;
	shr.u32 	%r68, %r67, 31;
	shr.s32 	%r69, %r67, 2;
	add.s32 	%r6, %r69, %r68;
	mul.lo.s32 	%r70, %r6, 7;
	sub.s32 	%r71, %r112, %r70;
	cvt.rn.f32.s32	%f148, %r71;
	fma.rn.ftz.f32 	%f267, %f264, %f148, %f267;
	mul.ftz.f32 	%f264, %f264, 0f3E124925;
	setp.gt.s32	%p8, %r6, 0;
	mov.u32 	%r112, %r6;
	@%p8 bra 	LBB1_5;
	bra.uni 	LBB1_6;
LBB1_10:
	mul.ftz.f32 	%f115, %f11, %f11;
	mul.ftz.f32 	%f116, %f14, %f11;
	fma.rn.ftz.f32 	%f117, %f14, %f11, %f116;
	mul.ftz.f32 	%f118, %f17, %f11;
	fma.rn.ftz.f32 	%f119, %f17, %f11, %f118;
	fma.rn.ftz.f32 	%f120, %f10, %f10, %f115;
	fma.rn.ftz.f32 	%f121, %f13, %f10, %f117;
	fma.rn.ftz.f32 	%f122, %f13, %f10, %f121;
	fma.rn.ftz.f32 	%f123, %f16, %f10, %f119;
	fma.rn.ftz.f32 	%f124, %f16, %f10, %f123;
	fma.rn.ftz.f32 	%f125, %f12, %f12, %f120;
	fma.rn.ftz.f32 	%f126, %f87, %f12, %f122;
	fma.rn.ftz.f32 	%f127, %f87, %f12, %f126;
	fma.rn.ftz.f32 	%f128, %f87, %f12, %f124;
	fma.rn.ftz.f32 	%f129, %f87, %f12, %f128;
	lg2.approx.ftz.f32 	%f130, %f125;
	mul.ftz.f32 	%f131, %f130, 0fBFC00000;
	ex2.approx.ftz.f32 	%f132, %f131;
	mul.ftz.f32 	%f133, %f132, 0fBF000000;
	rsqrt.approx.ftz.f32 	%f134, %f125;
	mul.ftz.f32 	%f135, %f127, %f133;
	mul.ftz.f32 	%f136, %f129, %f133;
	mul.ftz.f32 	%f272, %f12, %f134;
	mul.ftz.f32 	%f271, %f11, %f134;
	mul.ftz.f32 	%f270, %f10, %f134;
	mul.ftz.f32 	%f137, %f10, %f135;
	mul.ftz.f32 	%f138, %f11, %f135;
	mul.ftz.f32 	%f139, %f12, %f135;
	fma.rn.ftz.f32 	%f275, %f87, %f134, %f139;
	fma.rn.ftz.f32 	%f274, %f14, %f134, %f138;
	fma.rn.ftz.f32 	%f273, %f13, %f134, %f137;
	mul.ftz.f32 	%f140, %f10, %f136;
	mul.ftz.f32 	%f141, %f11, %f136;
	mul.ftz.f32 	%f142, %f12, %f136;
	fma.rn.ftz.f32 	%f278, %f87, %f134, %f142;
	fma.rn.ftz.f32 	%f277, %f17, %f134, %f141;
	fma.rn.ftz.f32 	%f276, %f16, %f134, %f140;
	mov.u32 	%r113, 2;
	mov.f32 	%f279, %f87;
	mov.f32 	%f280, %f87;
	mov.f32 	%f281, %f87;
	bra.uni 	LBB1_11;
LBB1_14:
	mov.f32 	%f266, %f267;
LBB1_6:
	setp.gt.s32	%p9, %r2, 2;
	@%p9 bra 	LBB1_8;
	sqrt.approx.ftz.f32 	%f172, %f266;
	mul.ftz.f32 	%f173, %f267, 0f40C90FDB;
	cos.approx.ftz.f32 	%f174, %f173;
	sin.approx.ftz.f32 	%f175, %f173;
	mul.ftz.f32 	%f176, %f172, %f174;
	mul.ftz.f32 	%f177, %f172, %f175;
	mul.ftz.f32 	%f280, %f19, %f177;
	mul.ftz.f32 	%f279, %f19, %f176;
	bra.uni 	LBB1_9;
LBB1_8:
	cvt.rn.f32.s32	%f149, %r2;
	mul.ftz.f32 	%f150, %f149, %f266;
	cvt.rzi.ftz.s32.f32	%r72, %f150;
	setp.ne.s32	%p10, %r2, 0;
	selp.b32	%r73, %r2, %r72, %p10;
	rem.s32 	%r74, %r72, %r73;
	cvt.rn.f32.s32	%f151, %r74;
	div.approx.ftz.f32 	%f152, %f151, %f149;
	sub.ftz.f32 	%f153, %f266, %f152;
	mul.ftz.f32 	%f154, %f149, %f153;
	mov.f32 	%f155, 0f40C90FDB;
	div.approx.ftz.f32 	%f156, %f155, %f149;
	fma.rn.ftz.f32 	%f157, %f151, %f156, %f20;
	cos.approx.ftz.f32 	%f158, %f157;
	sin.approx.ftz.f32 	%f159, %f157;
	add.ftz.f32 	%f160, %f156, %f157;
	cos.approx.ftz.f32 	%f161, %f160;
	sin.approx.ftz.f32 	%f162, %f160;
	sqrt.approx.ftz.f32 	%f163, %f154;
	mov.f32 	%f164, 0f3F800000;
	sub.ftz.f32 	%f165, %f164, %f267;
	mul.ftz.f32 	%f166, %f165, %f163;
	mul.ftz.f32 	%f167, %f267, %f163;
	mul.ftz.f32 	%f168, %f167, %f161;
	mul.ftz.f32 	%f169, %f167, %f162;
	fma.rn.ftz.f32 	%f170, %f159, %f166, %f169;
	fma.rn.ftz.f32 	%f171, %f158, %f166, %f168;
	mul.ftz.f32 	%f280, %f19, %f171;
	mul.ftz.f32 	%f279, %f19, %f170;
LBB1_9:
	mov.f32 	%f281, 0f00000000;
	// inline asm
	mov.b64 {_,%r76}, %rd71;
	// inline asm
	// inline asm
	call (%rd58), _rt_buffer_get_id_64, (%r76, %r90, %r90, %rd81, %rd81, %rd81, %rd81);
	// inline asm
	ld.u64 	%rd63, [%rd58+528];
	// inline asm
	mov.b64 {_,%r80}, %rd63;
	// inline asm
	// inline asm
	call (%rd64), _rt_buffer_get_id_64, (%r80, %r90, %r90, %rd81, %rd81, %rd81, %rd81);
	// inline asm
	add.s64 	%rd70, %rd50, %rd64;
	ld.f32 	%f178, [%rd70+660];
	div.approx.ftz.f32 	%f179, %f178, %f9;
	neg.ftz.f32 	%f180, %f279;
	neg.ftz.f32 	%f181, %f280;
	mul.ftz.f32 	%f182, %f87, %f179;
	mul.ftz.f32 	%f183, %f13, %f179;
	mul.ftz.f32 	%f184, %f14, %f179;
	mul.ftz.f32 	%f186, %f16, %f179;
	mul.ftz.f32 	%f187, %f17, %f179;
	fma.rn.ftz.f32 	%f188, %f12, %f179, 0f00000000;
	fma.rn.ftz.f32 	%f189, %f10, %f179, %f180;
	fma.rn.ftz.f32 	%f190, %f11, %f179, %f181;
	mul.ftz.f32 	%f191, %f190, %f190;
	mul.ftz.f32 	%f192, %f184, %f190;
	fma.rn.ftz.f32 	%f193, %f184, %f190, %f192;
	mul.ftz.f32 	%f194, %f187, %f190;
	fma.rn.ftz.f32 	%f195, %f187, %f190, %f194;
	fma.rn.ftz.f32 	%f196, %f189, %f189, %f191;
	fma.rn.ftz.f32 	%f197, %f183, %f189, %f193;
	fma.rn.ftz.f32 	%f198, %f183, %f189, %f197;
	fma.rn.ftz.f32 	%f199, %f186, %f189, %f195;
	fma.rn.ftz.f32 	%f200, %f186, %f189, %f199;
	fma.rn.ftz.f32 	%f201, %f188, %f188, %f196;
	fma.rn.ftz.f32 	%f202, %f182, %f188, %f198;
	fma.rn.ftz.f32 	%f203, %f182, %f188, %f202;
	fma.rn.ftz.f32 	%f204, %f182, %f188, %f200;
	fma.rn.ftz.f32 	%f205, %f182, %f188, %f204;
	lg2.approx.ftz.f32 	%f206, %f201;
	mul.ftz.f32 	%f207, %f206, 0fBFC00000;
	ex2.approx.ftz.f32 	%f208, %f207;
	mul.ftz.f32 	%f209, %f208, 0fBF000000;
	rsqrt.approx.ftz.f32 	%f210, %f201;
	mul.ftz.f32 	%f211, %f209, %f203;
	mul.ftz.f32 	%f212, %f209, %f205;
	mul.ftz.f32 	%f272, %f188, %f210;
	mul.ftz.f32 	%f271, %f190, %f210;
	mul.ftz.f32 	%f270, %f189, %f210;
	mul.ftz.f32 	%f213, %f189, %f211;
	mul.ftz.f32 	%f214, %f190, %f211;
	mul.ftz.f32 	%f215, %f188, %f211;
	fma.rn.ftz.f32 	%f275, %f182, %f210, %f215;
	fma.rn.ftz.f32 	%f274, %f184, %f210, %f214;
	fma.rn.ftz.f32 	%f273, %f183, %f210, %f213;
	mul.ftz.f32 	%f216, %f189, %f212;
	mul.ftz.f32 	%f217, %f190, %f212;
	mul.ftz.f32 	%f218, %f188, %f212;
	fma.rn.ftz.f32 	%f278, %f182, %f210, %f218;
	fma.rn.ftz.f32 	%f277, %f187, %f210, %f217;
	fma.rn.ftz.f32 	%f276, %f186, %f210, %f216;
	mov.u32 	%r113, 4;
LBB1_11:
	ld.u64 	%rd3, [%rd8];
	ld.u64 	%rd4, [%rd8+8];
	ld.u64 	%rd5, [%rd8+16];
	ld.u32 	%r8, [%rd3];
	setp.gt.s32	%p11, %r8, 15;
	@%p11 bra 	LBB1_13;
	// inline asm
	mov.b64 {_,%r84}, %rd71;
	// inline asm
	// inline asm
	call (%rd72), _rt_buffer_get_id_64, (%r84, %r90, %r90, %rd81, %rd81, %rd81, %rd81);
	// inline asm
	ld.u64 	%rd77, [%rd72+528];
	mul.lo.s64 	%rd83, %rd1, 192;
	// inline asm
	mov.b64 {_,%r88}, %rd77;
	// inline asm
	// inline asm
	call (%rd78), _rt_buffer_get_id_64, (%r88, %r90, %r90, %rd81, %rd81, %rd81, %rd81);
	// inline asm
	add.s64 	%rd84, %rd83, %rd78;
	ld.v4.f32 	{%f70, %f71, %f72, %f219}, [%rd84+528];
	ld.v4.f32 	{%f73, %f74, %f75, %f220}, [%rd84+544];
	ld.v4.f32 	{%f76, %f77, %f78, %f221}, [%rd84+560];
	ld.v4.f32 	{%f222, %f223, %f224, %f225}, [%rd84+576];
	mul.ftz.f32 	%f226, %f280, %f73;
	mul.ftz.f32 	%f227, %f280, %f74;
	mul.ftz.f32 	%f228, %f280, %f75;
	fma.rn.ftz.f32 	%f229, %f279, %f72, %f228;
	fma.rn.ftz.f32 	%f230, %f279, %f71, %f227;
	fma.rn.ftz.f32 	%f231, %f279, %f70, %f226;
	fma.rn.ftz.f32 	%f232, %f281, %f76, %f231;
	fma.rn.ftz.f32 	%f233, %f281, %f77, %f230;
	fma.rn.ftz.f32 	%f234, %f281, %f78, %f229;
	add.ftz.f32 	%f81, %f234, %f224;
	add.ftz.f32 	%f80, %f233, %f223;
	add.ftz.f32 	%f79, %f232, %f222;
	mov.b32 	 %r92, %f87;
	cvt.u64.u32	%rd85, %r92;
	shl.b64 	%rd87, %rd85, 32;
	or.b64  	%rd88, %rd85, %rd87;
	mov.b32 	 %r96, %f79;
	cvt.u64.u32	%rd93, %r96;
	mov.b32 	 %r97, %f80;
	cvt.u64.u32	%rd94, %r97;
	shl.b64 	%rd95, %rd94, 32;
	or.b64  	%rd96, %rd93, %rd95;
	mul.ftz.f32 	%f235, %f271, %f73;
	mul.ftz.f32 	%f236, %f271, %f74;
	mul.ftz.f32 	%f237, %f271, %f75;
	fma.rn.ftz.f32 	%f238, %f270, %f72, %f237;
	fma.rn.ftz.f32 	%f239, %f270, %f71, %f236;
	fma.rn.ftz.f32 	%f240, %f270, %f70, %f235;
	fma.rn.ftz.f32 	%f241, %f272, %f76, %f240;
	mov.b32 	 %r98, %f241;
	cvt.u64.u32	%rd97, %r98;
	fma.rn.ftz.f32 	%f242, %f272, %f77, %f239;
	mov.b32 	 %r99, %f242;
	cvt.u64.u32	%rd98, %r99;
	shl.b64 	%rd99, %rd98, 32;
	or.b64  	%rd100, %rd97, %rd99;
	fma.rn.ftz.f32 	%f243, %f272, %f78, %f238;
	mul.ftz.f32 	%f244, %f274, %f73;
	mul.ftz.f32 	%f245, %f274, %f74;
	mul.ftz.f32 	%f246, %f274, %f75;
	fma.rn.ftz.f32 	%f247, %f273, %f72, %f246;
	fma.rn.ftz.f32 	%f248, %f273, %f71, %f245;
	fma.rn.ftz.f32 	%f249, %f273, %f70, %f244;
	fma.rn.ftz.f32 	%f250, %f275, %f76, %f249;
	mov.b32 	 %r100, %f250;
	cvt.u64.u32	%rd101, %r100;
	fma.rn.ftz.f32 	%f251, %f275, %f77, %f248;
	mov.b32 	 %r101, %f251;
	cvt.u64.u32	%rd102, %r101;
	shl.b64 	%rd103, %rd102, 32;
	or.b64  	%rd104, %rd101, %rd103;
	fma.rn.ftz.f32 	%f252, %f275, %f78, %f247;
	mul.ftz.f32 	%f253, %f277, %f73;
	mul.ftz.f32 	%f254, %f277, %f74;
	mul.ftz.f32 	%f255, %f277, %f75;
	fma.rn.ftz.f32 	%f256, %f276, %f72, %f255;
	fma.rn.ftz.f32 	%f257, %f276, %f71, %f254;
	fma.rn.ftz.f32 	%f258, %f276, %f70, %f253;
	fma.rn.ftz.f32 	%f259, %f278, %f76, %f258;
	mov.b32 	 %r102, %f259;
	cvt.u64.u32	%rd105, %r102;
	fma.rn.ftz.f32 	%f260, %f278, %f77, %f257;
	mov.b32 	 %r103, %f260;
	cvt.u64.u32	%rd106, %r103;
	shl.b64 	%rd107, %rd106, 32;
	or.b64  	%rd108, %rd105, %rd107;
	fma.rn.ftz.f32 	%f261, %f278, %f78, %f256;
	add.s32 	%r104, %r8, 1;
	st.u32 	[%rd3], %r104;
	mul.wide.s32 	%rd109, %r8, 112;
	add.s64 	%rd110, %rd4, %rd109;
	st.f32 	[%rd110+8], %f81;
	mov.u32 	%r105, 2139095040;
	st.u32 	[%rd110+96], %r105;
	st.f32 	[%rd110+88], %f261;
	st.f32 	[%rd110+72], %f252;
	st.f32 	[%rd110+56], %f243;
	st.f32 	[%rd110+24], %f87;
	st.u64 	[%rd110], %rd96;
	st.u64 	[%rd110+80], %rd108;
	st.u64 	[%rd110+64], %rd104;
	st.u64 	[%rd110+48], %rd100;
	st.f32 	[%rd110+40], %f87;
	st.u64 	[%rd110+16], %rd88;
	st.u64 	[%rd110+32], %rd88;
	add.s64 	%rd111, %rd5, %rd109;
	st.f32 	[%rd111+88], %f87;
	st.u64 	[%rd111+80], %rd88;
	st.f32 	[%rd111+72], %f87;
	st.u64 	[%rd111+64], %rd88;
	st.f32 	[%rd111+56], %f81;
	st.u64 	[%rd111+48], %rd96;
	mov.u32 	%r106, 1065353216;
	st.u32 	[%rd111+24], %r106;
	mov.u64 	%rd112, 4575657222473777152;
	st.u64 	[%rd111+16], %rd112;
	mov.u32 	%r107, -1;
	st.u32 	[%rd111+108], %r107;
	mov.u32 	%r108, 0;
	st.u32 	[%rd111+104], %r108;
	st.u32 	[%rd111+100], %r106;
	st.u32 	[%rd111+96], %r108;
	st.u32 	[%rd111+44], %r113;
	st.u32 	[%rd111+40], %r108;
	st.u32 	[%rd111+36], %r108;
	st.u32 	[%rd111+32], %r106;
	mov.u32 	%r109, 140;
	st.u32 	[%rd111+4], %r109;
	mov.u32 	%r110, 2;
	st.u32 	[%rd111], %r110;
LBB1_13:
	st.v2.f32 	[%rd6+32], {%f3, %f4};
	st.v2.f32 	[%rd6+24], {%f1, %f2};
	st.v2.f32 	[%rd6+40], {%f5, %f6};
	st.v2.f32 	[%rd6+48], {%f7, %f8};
	st.u64 	[%rd6+16], %rd5;
	st.u64 	[%rd6+8], %rd4;
	st.u64 	[%rd6], %rd3;
	ret;
}

	// .globl	stlr_compute_sub_pixel_pos
.visible .func stlr_compute_sub_pixel_pos(
	.param .b64 stlr_compute_sub_pixel_pos_param_0,
	.param .b64 stlr_compute_sub_pixel_pos_param_1,
	.param .b64 stlr_compute_sub_pixel_pos_param_2
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<45>;
	.reg .s32 	%r<41>;
	.reg .s64 	%rd<9>;

	mov.u32 	%r37, 0;
	mov.f32 	%f39, 0f00000000;
	mov.f32 	%f37, 0f3F800000;
	ld.param.u64 	%rd2, [stlr_compute_sub_pixel_pos_param_2];
	ld.param.u64 	%rd1, [stlr_compute_sub_pixel_pos_param_0];
	mov.f32 	%f38, %f37;
	mov.f32 	%f40, %f39;
	mov.u32 	%r38, %r37;
LBB2_1:
	shr.u32 	%r13, %r37, 31;
	add.s32 	%r14, %r37, %r13;
	and.b32  	%r15, %r14, -2;
	sub.s32 	%r16, %r37, %r15;
	mul.wide.s32 	%rd3, %r38, 1431655766;
	shr.u64 	%rd4, %rd3, 63;
	cvt.u32.u64	%r17, %rd4;
	shr.u64 	%rd5, %rd3, 32;
	cvt.u32.u64	%r18, %rd5;
	add.s32 	%r4, %r18, %r17;
	mul.lo.s32 	%r19, %r4, 3;
	sub.s32 	%r20, %r38, %r19;
	mul.ftz.f32 	%f38, %f38, 0f3EAAAAAB;
	mul.ftz.f32 	%f37, %f37, 0f3F000000;
	cvt.rn.f32.s32	%f21, %r20;
	cvt.rn.f32.s32	%f22, %r16;
	fma.rn.ftz.f32 	%f39, %f37, %f22, %f39;
	fma.rn.ftz.f32 	%f40, %f38, %f21, %f40;
	shr.s32 	%r37, %r14, 1;
	setp.gt.s32	%p1, %r4, 0;
	setp.gt.s32	%p2, %r37, 0;
	selp.b32	%r21, -1, 0, %p2;
	selp.b32	%r22, -1, 0, %p1;
	or.b32  	%r23, %r21, %r22;
	and.b32  	%r24, %r23, 1;
	setp.eq.b32	%p3, %r24, 1;
	mov.u32 	%r38, %r4;
	@%p3 bra 	LBB2_1;
	ld.u32 	%r39, [%rd2];
	mov.f32 	%f43, 0f00000000;
	mov.f32 	%f41, 0f3F800000;
	mov.f32 	%f42, %f41;
	mov.f32 	%f44, %f43;
	mov.u32 	%r40, %r39;
LBB2_3:
	shr.u32 	%r25, %r39, 31;
	add.s32 	%r26, %r39, %r25;
	and.b32  	%r27, %r26, -2;
	sub.s32 	%r28, %r39, %r27;
	mul.wide.s32 	%rd6, %r40, 1431655766;
	shr.u64 	%rd7, %rd6, 63;
	cvt.u32.u64	%r29, %rd7;
	shr.u64 	%rd8, %rd6, 32;
	cvt.u32.u64	%r30, %rd8;
	add.s32 	%r10, %r30, %r29;
	mul.lo.s32 	%r31, %r10, 3;
	sub.s32 	%r32, %r40, %r31;
	mul.ftz.f32 	%f42, %f42, 0f3EAAAAAB;
	mul.ftz.f32 	%f41, %f41, 0f3F000000;
	cvt.rn.f32.s32	%f27, %r32;
	cvt.rn.f32.s32	%f28, %r28;
	fma.rn.ftz.f32 	%f43, %f41, %f28, %f43;
	fma.rn.ftz.f32 	%f44, %f42, %f27, %f44;
	shr.s32 	%r39, %r26, 1;
	setp.gt.s32	%p4, %r10, 0;
	setp.gt.s32	%p5, %r39, 0;
	selp.b32	%r33, -1, 0, %p5;
	selp.b32	%r34, -1, 0, %p4;
	or.b32  	%r35, %r33, %r34;
	and.b32  	%r36, %r35, 1;
	setp.eq.b32	%p6, %r36, 1;
	mov.u32 	%r40, %r10;
	@%p6 bra 	LBB2_3;
	add.ftz.f32 	%f29, %f43, 0f3F000000;
	add.ftz.f32 	%f30, %f44, 0f3F000000;
	sub.ftz.f32 	%f31, %f30, %f40;
	sub.ftz.f32 	%f32, %f29, %f39;
	cvt.rmi.ftz.f32.f32	%f33, %f32;
	cvt.rmi.ftz.f32.f32	%f34, %f31;
	sub.ftz.f32 	%f35, %f32, %f33;
	sub.ftz.f32 	%f36, %f31, %f34;
	st.v2.f32 	[%rd1], {%f35, %f36};
	ret;
}

	// .globl	stlr_camera_ilwerse
.visible .func stlr_camera_ilwerse(
	.param .b64 stlr_camera_ilwerse_param_0,
	.param .b64 stlr_camera_ilwerse_param_1,
	.param .b64 stlr_camera_ilwerse_param_2,
	.param .b64 stlr_camera_ilwerse_param_3,
	.param .b64 stlr_camera_ilwerse_param_4
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<94>;
	.reg .s32 	%r<11>;
	.reg .s64 	%rd<19>;

	ld.param.u64 	%rd13, [stlr_camera_ilwerse_param_0];
	ld.param.u64 	%rd14, [stlr_camera_ilwerse_param_2];
	ld.u32 	%r9, [%rd14];
	ld.param.u64 	%rd1, [stlr_camera_ilwerse_param_1];
	// inline asm
	mov.b64 {_,%r2}, %rd1;
	// inline asm
	ld.param.u64 	%rd15, [stlr_camera_ilwerse_param_3];
	mov.u32 	%r7, 1;
	mov.u64 	%rd11, 0;
	// inline asm
	call (%rd2), _rt_buffer_get_id_64, (%r2, %r7, %r7, %rd11, %rd11, %rd11, %rd11);
	// inline asm
	ld.param.u64 	%rd16, [stlr_camera_ilwerse_param_4];
	ld.u64 	%rd7, [%rd2+528];
	mul.wide.s32 	%rd17, %r9, 192;
	// inline asm
	mov.b64 {_,%r6}, %rd7;
	// inline asm
	// inline asm
	call (%rd8), _rt_buffer_get_id_64, (%r6, %r7, %r7, %rd11, %rd11, %rd11, %rd11);
	// inline asm
	add.s64 	%rd18, %rd8, %rd17;
	ld.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd18+592];
	ld.f32 	%f5, [%rd15+8];
	ld.f32 	%f6, [%rd15];
	ld.f32 	%f7, [%rd15+4];
	ld.v4.f32 	{%f8, %f9, %f10, %f11}, [%rd18+608];
	mul.ftz.f32 	%f12, %f7, %f10;
	fma.rn.ftz.f32 	%f13, %f3, %f6, %f12;
	ld.v4.f32 	{%f14, %f15, %f16, %f17}, [%rd18+624];
	fma.rn.ftz.f32 	%f18, %f5, %f16, %f13;
	ld.v4.f32 	{%f19, %f20, %f21, %f22}, [%rd18+640];
	add.ftz.f32 	%f23, %f21, %f18;
	ld.f32 	%f24, [%rd16+8];
	ld.f32 	%f25, [%rd16];
	ld.f32 	%f26, [%rd16+4];
	ld.f32 	%f27, [%rd16+24];
	ld.f32 	%f28, [%rd16+16];
	ld.f32 	%f29, [%rd16+20];
	ld.f32 	%f30, [%rd16+40];
	ld.f32 	%f31, [%rd16+32];
	ld.f32 	%f32, [%rd16+36];
	mul.ftz.f32 	%f33, %f8, %f26;
	mul.ftz.f32 	%f34, %f9, %f26;
	mul.ftz.f32 	%f35, %f10, %f26;
	mul.ftz.f32 	%f36, %f8, %f29;
	mul.ftz.f32 	%f37, %f9, %f29;
	mul.ftz.f32 	%f38, %f10, %f29;
	mul.ftz.f32 	%f39, %f8, %f32;
	mul.ftz.f32 	%f40, %f9, %f32;
	mul.ftz.f32 	%f41, %f10, %f32;
	fma.rn.ftz.f32 	%f42, %f3, %f25, %f35;
	fma.rn.ftz.f32 	%f43, %f2, %f25, %f34;
	fma.rn.ftz.f32 	%f44, %f1, %f25, %f33;
	fma.rn.ftz.f32 	%f45, %f3, %f28, %f38;
	fma.rn.ftz.f32 	%f46, %f2, %f28, %f37;
	fma.rn.ftz.f32 	%f47, %f1, %f28, %f36;
	fma.rn.ftz.f32 	%f48, %f3, %f31, %f41;
	fma.rn.ftz.f32 	%f49, %f2, %f31, %f40;
	fma.rn.ftz.f32 	%f50, %f1, %f31, %f39;
	fma.rn.ftz.f32 	%f51, %f14, %f24, %f44;
	fma.rn.ftz.f32 	%f52, %f15, %f24, %f43;
	fma.rn.ftz.f32 	%f53, %f16, %f24, %f42;
	fma.rn.ftz.f32 	%f54, %f14, %f27, %f47;
	fma.rn.ftz.f32 	%f55, %f15, %f27, %f46;
	fma.rn.ftz.f32 	%f56, %f16, %f27, %f45;
	fma.rn.ftz.f32 	%f57, %f14, %f30, %f50;
	fma.rn.ftz.f32 	%f58, %f15, %f30, %f49;
	fma.rn.ftz.f32 	%f59, %f16, %f30, %f48;
	ld.f32 	%f60, [%rd18+656];
	neg.ftz.f32 	%f61, %f53;
	div.approx.ftz.f32 	%f62, %f60, %f61;
	mul.ftz.f32 	%f63, %f60, %f56;
	mul.ftz.f32 	%f64, %f53, %f53;
	div.approx.ftz.f32 	%f65, %f63, %f64;
	mul.ftz.f32 	%f66, %f60, %f59;
	div.approx.ftz.f32 	%f67, %f66, %f64;
	mul.ftz.f32 	%f68, %f52, %f62;
	mul.ftz.f32 	%f69, %f51, %f62;
	mul.ftz.f32 	%f70, %f51, %f65;
	mul.ftz.f32 	%f71, %f52, %f65;
	fma.rn.ftz.f32 	%f72, %f55, %f62, %f71;
	fma.rn.ftz.f32 	%f73, %f54, %f62, %f70;
	mul.ftz.f32 	%f74, %f51, %f67;
	mul.ftz.f32 	%f75, %f52, %f67;
	fma.rn.ftz.f32 	%f76, %f58, %f62, %f75;
	fma.rn.ftz.f32 	%f77, %f57, %f62, %f74;
	ld.v2.f32 	{%f78, %f79}, [%rd18+680];
	div.approx.ftz.f32 	%f80, %f69, %f78;
	div.approx.ftz.f32 	%f81, %f68, %f79;
	mul.ftz.f32 	%f82, %f78, %f73;
	mul.ftz.f32 	%f83, %f79, %f72;
	mul.ftz.f32 	%f84, %f78, %f78;
	mul.ftz.f32 	%f85, %f79, %f79;
	div.approx.ftz.f32 	%f86, %f83, %f85;
	div.approx.ftz.f32 	%f87, %f82, %f84;
	mul.ftz.f32 	%f88, %f78, %f77;
	mul.ftz.f32 	%f89, %f79, %f76;
	div.approx.ftz.f32 	%f90, %f89, %f85;
	div.approx.ftz.f32 	%f91, %f88, %f84;
	add.ftz.f32 	%f92, %f81, 0f3F000000;
	add.ftz.f32 	%f93, %f80, 0f3F000000;
	setp.lt.ftz.f32	%p1, %f23, 0f00000000;
	selp.b32	%r10, -1, 0, %p1;
	st.v2.f32 	[%rd13], {%f93, %f92};
	st.v2.f32 	[%rd13+16], {%f91, %f90};
	st.v2.f32 	[%rd13+8], {%f87, %f86};
	st.u32 	[%rd13+24], %r10;
	ret;
}


