8e631e56d6467dec88bf294b6b47b1876b48279a
fmcomms2: Add a synchronization interface for TDD mode.
diff --git a/library/common/up_tdd_cntrl.v b/library/common/up_tdd_cntrl.v
index 5f7f179a..555d0483 100644
--- a/library/common/up_tdd_cntrl.v
+++ b/library/common/up_tdd_cntrl.v
@@ -54,6 +54,7 @@ module up_tdd_cntrl (
   tdd_burst_count,
   tdd_counter_init,
   tdd_frame_length,
+  tdd_terminal_type,
   tdd_vco_rx_on_1,
   tdd_vco_rx_off_1,
   tdd_vco_tx_on_1,
@@ -107,6 +108,7 @@ module up_tdd_cntrl (
   output  [ 7:0]  tdd_burst_count;
   output  [23:0]  tdd_counter_init;
   output  [23:0]  tdd_frame_length;
+  output          tdd_terminal_type;
   output  [23:0]  tdd_vco_rx_on_1;
   output  [23:0]  tdd_vco_rx_off_1;
   output  [23:0]  tdd_vco_tx_on_1;
@@ -156,6 +158,7 @@ module up_tdd_cntrl (
   reg             up_tdd_tx_only = 1'h0;
   reg             up_tdd_gated_tx_dmapath = 1'h0;
   reg             up_tdd_gated_rx_dmapath = 1'h0;
+  reg             up_tdd_terminal_type = 1'h0;
 
   reg     [ 7:0]  up_tdd_burst_count = 8'h0;
   reg     [23:0]  up_tdd_counter_init = 24'h0;
@@ -206,6 +209,7 @@ module up_tdd_cntrl (
       up_tdd_tx_only <= 1'h0;
       up_tdd_gated_tx_dmapath <= 1'h0;
       up_tdd_gated_rx_dmapath <= 1'h0;
+      up_tdd_terminal_type <= 1'h0;
       up_tdd_counter_init <= 24'h0;
       up_tdd_frame_length <= 24'h0;
       up_tdd_burst_count <= 8'h0;
@@ -246,6 +250,9 @@ module up_tdd_cntrl (
       if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h13)) begin
         up_tdd_frame_length <= up_wdata[23:0];
       end
+      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h14)) begin
+        up_tdd_terminal_type <= up_wdata[0];
+      end
       if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h20)) begin
         up_tdd_vco_rx_on_1 <= up_wdata[23:0];
       end
@@ -328,6 +335,7 @@ module up_tdd_cntrl (
           8'h11: up_rdata <= {24'h0, up_tdd_burst_count};
           8'h12: up_rdata <= { 8'h0, up_tdd_counter_init};
           8'h13: up_rdata <= { 8'h0, up_tdd_frame_length};
+          8'h14: up_rdata <= {31'h0, up_tdd_terminal_type};
           8'h18: up_rdata <= {24'h0, up_tdd_status_s};
           8'h20: up_rdata <= { 8'h0, up_tdd_vco_rx_on_1};
           8'h21: up_rdata <= { 8'h0, up_tdd_vco_rx_off_1};
@@ -357,7 +365,7 @@ module up_tdd_cntrl (
 
   // rf tdd control signal CDC
 
-  up_xfer_cntrl #(.DATA_WIDTH(14)) i_tdd_control (
+  up_xfer_cntrl #(.DATA_WIDTH(15)) i_tdd_control (
     .up_rstn(up_rstn),
     .up_clk(up_clk),
     .up_data_cntrl({up_tdd_enable,
@@ -366,7 +374,8 @@ module up_tdd_cntrl (
                     up_tdd_tx_only,
                     up_tdd_gated_rx_dmapath,
                     up_tdd_gated_tx_dmapath,
-                    up_tdd_burst_count
+                    up_tdd_burst_count,
+                    up_tdd_terminal_type
     }),
     .up_xfer_done(),
     .d_rst(rst),
@@ -377,7 +386,8 @@ module up_tdd_cntrl (
                    tdd_tx_only,
                    tdd_gated_rx_dmapath,
                    tdd_gated_tx_dmapath,
-                   tdd_burst_count
+                   tdd_burst_count,
+                   tdd_terminal_type
     }));
 
   up_xfer_cntrl #(.DATA_WIDTH(528)) i_tdd_counter_values (