<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="synth_1" LaunchDir="D:/verilog/hardware_exp/lab2/advanced_question_3_fpga/advanced_question_3_fpga/advanced_question_3_fpga.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="impl_1" LaunchDir="D:/verilog/hardware_exp/lab2/advanced_question_3_fpga/advanced_question_3_fpga/advanced_question_3_fpga.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
	</Run>
</Runs>

