
;; Function HAL_SRAM_MspInit (HAL_SRAM_MspInit, funcdef_no=331, decl_uid=9245, cgraph_uid=335, symbol_order=334)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2

********** Pseudo live ranges #1: **********


********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=0, prev_offset=0)
Can't eliminate 103 to 102 (offset=0, prev_offset=0)
Can't eliminate 103 to 11 (offset=0, prev_offset=0)
Can eliminate 103 to 7 (offset=0, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_SRAM_MspInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 24{22d,2u,0e} in 1{1 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":259:3 -1
     (nil))
(note 9 6 10 NOTE_INSN_DELETED)
(note 10 9 0 NOTE_INSN_DELETED)

;; Function HAL_SRAM_Init (HAL_SRAM_Init, funcdef_no=329, decl_uid=9241, cgraph_uid=333, symbol_order=332)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=16, prev_offset=0)
Can't eliminate 103 to 102 (offset=16, prev_offset=0)
Can't eliminate 103 to 11 (offset=16, prev_offset=0)
Can eliminate 103 to 7 (offset=16, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 12:  (0) l {*thumb2_cbz}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 16:  (0) r  (1) m {thumb2_zero_extendqisi2_v6}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 19:  (0) =r  (1) %r  (2) I {*arm_andsi3_insn}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 20:  (0) l {*thumb2_cbnz}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=6,losers=1,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 25:  (0) m  (1) r {*arm_movqi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 33:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 40:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 42:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 48:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 49:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 51:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 54:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 55:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 60:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 56:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 57:  (0) =r  (1) %r  (2) I {*iorsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 58:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 6:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=6,losers=1,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 62:  (0) m  (1) r {*arm_movqi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 7:  (0) r  (1) I {*thumb2_movsi_vfp}
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2 3
EBB 4
EBB 5
EBB 6
EBB 7

********** Pseudo live ranges #1: **********

  BB 7
   Insn 71: point = 0, n_alt = -1
   Insn 70: point = 0, n_alt = -2
  BB 5
   Insn 105: point = 2, n_alt = -1
   Insn 62: point = 2, n_alt = 8
   Insn 6: point = 3, n_alt = 1
   Insn 58: point = 4, n_alt = 7
   Insn 57: point = 5, n_alt = 0
   Insn 56: point = 7, n_alt = 5
   Insn 60: point = 8, n_alt = 1
   Insn 55: point = 9, n_alt = 5
   Insn 54: point = 10, n_alt = 5
   Insn 52: point = 11, n_alt = -1
   Insn 50: point = 11, n_alt = -2
   Insn 51: point = 12, n_alt = 5
   Insn 49: point = 12, n_alt = 5
   Insn 48: point = 12, n_alt = 5
   Insn 43: point = 12, n_alt = -1
   Insn 42: point = 12, n_alt = 5
   Insn 41: point = 12, n_alt = -2
   Insn 40: point = 13, n_alt = 5
   Insn 36: point = 13, n_alt = -1
   Insn 35: point = 13, n_alt = -2
   Insn 34: point = 14, n_alt = -2
   Insn 33: point = 15, n_alt = 5
   Insn 101: point = 16, n_alt = -2
  BB 4
   Insn 28: point = 18, n_alt = -1
   Insn 25: point = 18, n_alt = 8
  BB 3
   Insn 20: point = 20, n_alt = 0
   Insn 19: point = 21, n_alt = 0
   Insn 16: point = 22, n_alt = 1
  BB 6
   Insn 7: point = 24, n_alt = 1
  BB 2
   Insn 12: point = 25, n_alt = 0
   Insn 11: point = 25, n_alt = -2
   Insn 4: point = 27, n_alt = -2
   Insn 3: point = 29, n_alt = -2
   Insn 104: point = 31, n_alt = -2
   Insn 103: point = 32, n_alt = -2
   Insn 102: point = 33, n_alt = -2
 r113: [18..21]
 r121: [4..10]
 r122: [4..9]
 r123: [6..7]
 r124: [4..5]
 r125: [24..24] [0..3]
 r126: [25..25] [2..23]
 r127: [25..29] [12..23]
 r128: [25..27] [11..23]
 r131: [20..22]
 r134: [14..16]
 r135: [13..15]
 r141: [2..8]
 r144: [26..33]
 r145: [30..32]
 r146: [28..31]
Compressing live ranges: from 34 to 18 - 52%
Ranges after the compression:
 r113: [8..9]
 r121: [2..5]
 r122: [2..5]
 r123: [4..5]
 r124: [2..3]
 r125: [10..10] [0..1]
 r126: [11..11] [0..9]
 r127: [11..15] [6..9]
 r128: [11..13] [6..9]
 r131: [8..9]
 r134: [6..7]
 r135: [6..7]
 r141: [0..5]
 r144: [12..17]
 r145: [16..17]
 r146: [14..17]

********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=16, prev_offset=16)
Can't eliminate 103 to 102 (offset=16, prev_offset=0)
Can't eliminate 103 to 11 (offset=16, prev_offset=0)
Can eliminate 103 to 7 (offset=16, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
changing reg in insn 19
changing reg in insn 54
changing reg in insn 58
changing reg in insn 56
changing reg in insn 55
changing reg in insn 58
changing reg in insn 56
changing reg in insn 56
changing reg in insn 57
changing reg in insn 57
changing reg in insn 58
changing reg in insn 7
changing reg in insn 6
changing reg in insn 70
changing reg in insn 11
changing reg in insn 12
changing reg in insn 51
changing reg in insn 49
changing reg in insn 48
changing reg in insn 42
changing reg in insn 40
changing reg in insn 101
changing reg in insn 62
changing reg in insn 25
changing reg in insn 55
changing reg in insn 54
changing reg in insn 16
changing reg in insn 55
changing reg in insn 54
changing reg in insn 3
changing reg in insn 41
changing reg in insn 4
changing reg in insn 50
changing reg in insn 16
changing reg in insn 20
changing reg in insn 19
changing reg in insn 101
changing reg in insn 33
changing reg in insn 33
changing reg in insn 33
changing reg in insn 34
changing reg in insn 33
changing reg in insn 35
changing reg in insn 60
changing reg in insn 102
changing reg in insn 11
changing reg in insn 103
changing reg in insn 3
changing reg in insn 104
changing reg in insn 4
deleting insn with uid = 102.
deleting insn with uid = 103.
deleting insn with uid = 104.
deleting insn with uid = 34.
deleting insn with uid = 35.
deleting insn with uid = 70.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 28.
verify found no changes in insn with uid = 36.
verify found no changes in insn with uid = 43.
verify found no changes in insn with uid = 52.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 9 count 8 (    1)
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 9 count 8 (    1)


HAL_SRAM_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={10d,7u} r1={10d,8u} r2={9d,6u} r3={9d,5u} r4={1d,12u,2e} r5={2d,2u} r6={1d,1u} r12={8d} r13={1d,11u} r14={5d} r15={4d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={6d} r101={4d} r104={4d} r105={4d} r106={4d} 
;;    total ref usage 424{370d,52u,2e} in 42{38 regular + 4 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 8 5 2 NOTE_INSN_DELETED)
(note 5 2 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 5 3 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":172:3 -1
     (nil))
(insn 3 10 4 2 (set (reg/v/f:SI 6 r6 [orig:127 Timing ] [127])
        (reg:SI 1 r1 [145])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":170:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 4 3 11 2 (set (reg/v/f:SI 5 r5 [orig:128 ExtTiming ] [128])
        (reg:SI 2 r2 [146])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":170:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 4 12 2 (set (reg/v/f:SI 4 r4 [orig:126 hsram ] [126])
        (reg:SI 0 r0 [144])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":172:6 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 12 11 13 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v/f:SI 4 r4 [orig:126 hsram ] [126])
                        (const_int 0 [0]))
                    (label_ref:SI 76)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":172:6 1024 {*thumb2_cbz}
     (int_list:REG_BR_PROB 194239900 (nil))
 -> 76)
(note 13 12 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 18 13 14 3 NOTE_INSN_DELETED)
(debug_insn 14 18 16 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":177:3 -1
     (nil))
(insn 16 14 19 3 (set (reg:SI 3 r3 [orig:131 hsram_16(D)->State ] [131])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:126 hsram ] [126])
                    (const_int 81 [0x51])) [0 hsram_16(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":177:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 19 16 20 3 (set (reg:SI 2 r2 [orig:113 _1 ] [113])
        (and:SI (reg:SI 3 r3 [orig:131 hsram_16(D)->State ] [131])
            (const_int 255 [0xff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":177:6 90 {*arm_andsi3_insn}
     (nil))
(jump_insn 20 19 21 3 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 3 r3 [orig:131 hsram_16(D)->State ] [131])
                        (const_int 0 [0]))
                    (label_ref 29)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":177:6 1025 {*thumb2_cbnz}
     (int_list:REG_BR_PROB 719407028 (nil))
 -> 29)
(note 21 20 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 22 21 25 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":180:5 -1
     (nil))
(insn 25 22 26 4 (set (mem:QI (plus:SI (reg/v/f:SI 4 r4 [orig:126 hsram ] [126])
                (const_int 80 [0x50])) [0 hsram_16(D)->Lock+0 S1 A32])
        (reg:QI 2 r2 [orig:113 _1 ] [113])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":180:17 263 {*arm_movqi_insn}
     (nil))
(debug_insn 26 25 28 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":194:5 -1
     (nil))
(call_insn 28 26 29 4 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_SRAM_MspInit") [flags 0x3]  <function_decl 0000000006b87500 HAL_SRAM_MspInit>) [0 HAL_SRAM_MspInit S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":194:5 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_SRAM_MspInit") [flags 0x3]  <function_decl 0000000006b87500 HAL_SRAM_MspInit>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(code_label 29 28 30 5 5 (nil) [1 uses])
(note 30 29 38 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 38 30 39 5 NOTE_INSN_DELETED)
(note 39 38 45 5 NOTE_INSN_DELETED)
(note 45 39 46 5 NOTE_INSN_DELETED)
(note 46 45 47 5 NOTE_INSN_DELETED)
(note 47 46 31 5 NOTE_INSN_DELETED)
(debug_insn 31 47 101 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":199:3 -1
     (nil))
(insn 101 31 33 5 (set (reg/f:SI 1 r1 [134])
        (reg/v/f:SI 4 r4 [orig:126 hsram ] [126])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":199:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 33 101 36 5 (set (reg/f:SI 0 r0 [orig:135 hsram_16(D)->Instance ] [135])
        (mem/f:SI (post_modify:SI (reg/f:SI 1 r1 [134])
                (plus:SI (reg/f:SI 1 r1 [134])
                    (const_int 8 [0x8]))) [2 hsram_16(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":199:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_INC (reg/f:SI 1 r1 [134])
        (nil)))
(call_insn 36 33 37 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FMC_NORSRAM_Init") [flags 0x41]  <function_decl 0000000006b75500 FMC_NORSRAM_Init>) [0 FMC_NORSRAM_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":199:9 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("FMC_NORSRAM_Init") [flags 0x41]  <function_decl 0000000006b75500 FMC_NORSRAM_Init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 37 36 40 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":202:3 -1
     (nil))
(insn 40 37 41 5 (set (reg:SI 2 r2)
        (mem:SI (plus:SI (reg/v/f:SI 4 r4 [orig:126 hsram ] [126])
                (const_int 8 [0x8])) [5 hsram_16(D)->Init.NSBank+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":202:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 40 42 5 (set (reg:SI 1 r1)
        (reg/v/f:SI 6 r6 [orig:127 Timing ] [127])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":202:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 42 41 43 5 (set (reg:SI 0 r0)
        (mem/f:SI (reg/v/f:SI 4 r4 [orig:126 hsram ] [126]) [2 hsram_16(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":202:9 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 43 42 44 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FMC_NORSRAM_Timing_Init") [flags 0x41]  <function_decl 0000000006b75600 FMC_NORSRAM_Timing_Init>) [0 FMC_NORSRAM_Timing_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":202:9 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("FMC_NORSRAM_Timing_Init") [flags 0x41]  <function_decl 0000000006b75600 FMC_NORSRAM_Timing_Init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 44 43 48 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":205:3 -1
     (nil))
(insn 48 44 49 5 (set (reg:SI 3 r3)
        (mem:SI (plus:SI (reg/v/f:SI 4 r4 [orig:126 hsram ] [126])
                (const_int 44 [0x2c])) [5 hsram_16(D)->Init.ExtendedMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":205:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 49 48 51 5 (set (reg:SI 2 r2)
        (mem:SI (plus:SI (reg/v/f:SI 4 r4 [orig:126 hsram ] [126])
                (const_int 8 [0x8])) [5 hsram_16(D)->Init.NSBank+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":205:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 51 49 50 5 (set (reg:SI 0 r0)
        (mem/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:126 hsram ] [126])
                (const_int 4 [0x4])) [3 hsram_16(D)->Extended+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":205:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 50 51 52 5 (set (reg:SI 1 r1)
        (reg/v/f:SI 5 r5 [orig:128 ExtTiming ] [128])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":205:9 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 52 50 53 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FMC_NORSRAM_Extended_Timing_Init") [flags 0x41]  <function_decl 0000000006b75700 FMC_NORSRAM_Extended_Timing_Init>) [0 FMC_NORSRAM_Extended_Timing_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":205:9 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("FMC_NORSRAM_Extended_Timing_Init") [flags 0x41]  <function_decl 0000000006b75700 FMC_NORSRAM_Extended_Timing_Init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(debug_insn 53 52 54 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":209:3 -1
     (nil))
(insn 54 53 55 5 (set (reg/f:SI 2 r2 [orig:121 _9 ] [121])
        (mem/f:SI (reg/v/f:SI 4 r4 [orig:126 hsram ] [126]) [2 hsram_16(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":209:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 4 r4 [orig:126 hsram ] [126]) [2 hsram_16(D)->Instance+0 S4 A32])
        (nil)))
(insn 55 54 60 5 (set (reg:SI 1 r1 [orig:122 _10 ] [122])
        (mem:SI (plus:SI (reg/v/f:SI 4 r4 [orig:126 hsram ] [126])
                (const_int 8 [0x8])) [5 hsram_16(D)->Init.NSBank+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":209:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 4 r4 [orig:126 hsram ] [126])
                (const_int 8 [0x8])) [5 hsram_16(D)->Init.NSBank+0 S4 A32])
        (nil)))
(insn 60 55 56 5 (set (reg:SI 5 r5 [141])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":212:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 56 60 57 5 (set (reg:SI 3 r3 [orig:123 _11 ] [123])
        (mem/v:SI (plus:SI (mult:SI (reg:SI 1 r1 [orig:122 _10 ] [122])
                    (const_int 4 [0x4]))
                (reg/f:SI 2 r2 [orig:121 _9 ] [121])) [5 _9->BTCR[_10]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":209:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 57 56 58 5 (set (reg:SI 3 r3 [orig:124 _12 ] [124])
        (ior:SI (reg:SI 3 r3 [orig:123 _11 ] [123])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":209:3 106 {*iorsi3_insn}
     (nil))
(insn 58 57 59 5 (set (mem/v:SI (plus:SI (mult:SI (reg:SI 1 r1 [orig:122 _10 ] [122])
                    (const_int 4 [0x4]))
                (reg/f:SI 2 r2 [orig:121 _9 ] [121])) [5 _9->BTCR[_10]+0 S4 A32])
        (reg:SI 3 r3 [orig:124 _12 ] [124])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":209:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 59 58 6 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":212:3 -1
     (nil))
(insn 6 59 62 5 (set (reg:SI 0 r0 [orig:125 <retval> ] [125])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":214:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 62 6 63 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:126 hsram ] [126])
                (const_int 81 [0x51])) [0 hsram_16(D)->State+0 S1 A8])
        (reg:QI 5 r5 [141])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":212:16 263 {*arm_movqi_insn}
     (nil))
(debug_insn 63 62 105 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":214:3 -1
     (nil))
(jump_insn 105 63 106 5 (set (pc)
        (label_ref 64)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":214:10 284 {*arm_jump}
     (nil)
 -> 64)
(barrier 106 105 76)
(code_label 76 106 75 6 6 (nil) [1 uses])
(note 75 76 7 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 7 75 64 6 (set (reg:SI 0 r0 [orig:125 <retval> ] [125])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":174:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(code_label 64 7 65 7 4 (nil) [1 uses])
(note 65 64 71 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 71 65 107 7 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":215:1 -1
     (nil))
(note 107 71 108 NOTE_INSN_DELETED)
(note 108 107 0 NOTE_INSN_DELETED)

;; Function HAL_SRAM_MspDeInit (HAL_SRAM_MspDeInit, funcdef_no=350, decl_uid=9247, cgraph_uid=336, symbol_order=335)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2

********** Pseudo live ranges #1: **********


********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=0, prev_offset=0)
Can't eliminate 103 to 102 (offset=0, prev_offset=0)
Can't eliminate 103 to 11 (offset=0, prev_offset=0)
Can eliminate 103 to 7 (offset=0, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_SRAM_MspDeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 24{22d,2u,0e} in 3{3 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:SI hsram (entry_value:SI (reg:SI 0 r0 [ hsram ]))) -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":259:3 -1
     (nil))
(debug_insn 8 7 11 2 (var_location:SI hsram (clobber (const_int 0 [0]))) -1
     (nil))
(note 11 8 12 NOTE_INSN_DELETED)
(note 12 11 0 NOTE_INSN_DELETED)

;; Function HAL_SRAM_DeInit (HAL_SRAM_DeInit, funcdef_no=330, decl_uid=9243, cgraph_uid=334, symbol_order=333)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=8, prev_offset=0)
Can't eliminate 103 to 102 (offset=8, prev_offset=0)
Can't eliminate 103 to 11 (offset=8, prev_offset=0)
Can eliminate 103 to 7 (offset=8, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 13:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 14:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 15:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 18:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=6,losers=1,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 20:  (0) m  (1) r {*arm_movqi_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=6,losers=1,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 25:  (0) m  (1) r {*arm_movqi_insn}
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2

********** Pseudo live ranges #1: **********

  BB 2
   Insn 33: point = 0, n_alt = -1
   Insn 32: point = 0, n_alt = -2
   Insn 25: point = 1, n_alt = 8
   Insn 20: point = 2, n_alt = 8
   Insn 18: point = 2, n_alt = 1
   Insn 16: point = 3, n_alt = -1
   Insn 15: point = 3, n_alt = 5
   Insn 14: point = 3, n_alt = 5
   Insn 13: point = 3, n_alt = 5
   Insn 8: point = 3, n_alt = -1
   Insn 2: point = 3, n_alt = -2
   Insn 35: point = 5, n_alt = -2
 r117: [1..3]
 r121: [0..2]
 r126: [4..5]
Compressing live ranges: from 6 to 4 - 66%
Ranges after the compression:
 r117: [0..1]
 r121: [0..1]
 r126: [2..3]

********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=8, prev_offset=8)
Can't eliminate 103 to 102 (offset=8, prev_offset=0)
Can't eliminate 103 to 11 (offset=8, prev_offset=0)
Can eliminate 103 to 7 (offset=8, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
changing reg in insn 2
changing reg in insn 15
changing reg in insn 14
changing reg in insn 13
changing reg in insn 25
changing reg in insn 20
changing reg in insn 18
changing reg in insn 32
changing reg in insn 35
changing reg in insn 2
deleting insn with uid = 35.
deleting insn with uid = 32.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 8.
verify found no changes in insn with uid = 16.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_SRAM_DeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;;  ref usage 	r0={5d,7u} r1={4d,1u} r2={4d,1u} r3={3d} r4={1d,5u} r12={4d} r13={1d,4u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r104={2d} r105={2d} r106={2d} 
;;    total ref usage 207{189d,18u,0e} in 17{15 regular + 2 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 10 2 NOTE_INSN_FUNCTION_BEG)
(note 10 3 11 2 NOTE_INSN_DELETED)
(note 11 10 12 2 NOTE_INSN_DELETED)
(note 12 11 6 2 NOTE_INSN_DELETED)
(debug_insn 6 12 2 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":235:3 -1
     (nil))
(insn 2 6 8 2 (set (reg/v/f:SI 4 r4 [orig:117 hsram ] [117])
        (reg:SI 0 r0 [126])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":224:1 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 8 2 9 2 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_SRAM_MspDeInit") [flags 0x3]  <function_decl 0000000006b87600 HAL_SRAM_MspDeInit>) [0 HAL_SRAM_MspDeInit S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":235:3 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_SRAM_MspDeInit") [flags 0x3]  <function_decl 0000000006b87600 HAL_SRAM_MspDeInit>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 9 8 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":239:3 -1
     (nil))
(insn 13 9 14 2 (set (reg:SI 2 r2)
        (mem:SI (plus:SI (reg/v/f:SI 4 r4 [orig:117 hsram ] [117])
                (const_int 8 [0x8])) [5 hsram_5(D)->Init.NSBank+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":239:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 14 13 15 2 (set (reg:SI 1 r1)
        (mem/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:117 hsram ] [117])
                (const_int 4 [0x4])) [3 hsram_5(D)->Extended+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":239:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 14 16 2 (set (reg:SI 0 r0)
        (mem/f:SI (reg/v/f:SI 4 r4 [orig:117 hsram ] [117]) [2 hsram_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":239:9 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 16 15 17 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FMC_NORSRAM_DeInit") [flags 0x41]  <function_decl 0000000006b75800 FMC_NORSRAM_DeInit>) [0 FMC_NORSRAM_DeInit S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":239:9 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("FMC_NORSRAM_DeInit") [flags 0x41]  <function_decl 0000000006b75800 FMC_NORSRAM_DeInit>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":242:3 -1
     (nil))
(insn 18 17 20 2 (set (reg:SI 0 r0 [121])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":242:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 20 18 21 2 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:117 hsram ] [117])
                (const_int 81 [0x51])) [0 hsram_5(D)->State+0 S1 A8])
        (reg:QI 0 r0 [121])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":242:16 263 {*arm_movqi_insn}
     (nil))
(debug_insn 21 20 22 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":245:3 -1
     (nil))
(debug_insn 22 21 25 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":245:3 -1
     (nil))
(insn 25 22 26 2 (set (mem:QI (plus:SI (reg/v/f:SI 4 r4 [orig:117 hsram ] [117])
                (const_int 80 [0x50])) [0 hsram_5(D)->Lock+0 S1 A32])
        (reg:QI 0 r0 [121])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":245:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 26 25 27 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":245:3 -1
     (nil))
(debug_insn 27 26 33 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":247:3 -1
     (nil))
(insn 33 27 36 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":248:1 -1
     (nil))
(note 36 33 37 NOTE_INSN_DELETED)
(note 37 36 0 NOTE_INSN_DELETED)

;; Function HAL_SRAM_DMA_XferCpltCallback (HAL_SRAM_DMA_XferCpltCallback, funcdef_no=352, decl_uid=9289, cgraph_uid=337, symbol_order=336)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2

********** Pseudo live ranges #1: **********


********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=0, prev_offset=0)
Can't eliminate 103 to 102 (offset=0, prev_offset=0)
Can't eliminate 103 to 11 (offset=0, prev_offset=0)
Can eliminate 103 to 7 (offset=0, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_SRAM_DMA_XferCpltCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 24{22d,2u,0e} in 3{3 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:SI hsram (entry_value:SI (reg:SI 0 r0 [ hdma ]))) -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":259:3 -1
     (nil))
(debug_insn 8 7 11 2 (var_location:SI hsram (clobber (const_int 0 [0]))) -1
     (nil))
(note 11 8 12 NOTE_INSN_DELETED)
(note 12 11 0 NOTE_INSN_DELETED)

;; Function SRAM_DMACpltProt (SRAM_DMACpltProt, funcdef_no=347, decl_uid=9990, cgraph_uid=351, symbol_order=350)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=8, prev_offset=0)
Can't eliminate 103 to 102 (offset=8, prev_offset=0)
Can't eliminate 103 to 11 (offset=8, prev_offset=0)
Can eliminate 103 to 7 (offset=8, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 10:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 7:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 11:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 15:  (0) r  (1) I {*thumb2_movsi_vfp}
            alt=0: Bad operand -- refuse
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 2 in insn 12:  (0) r  (1) r  (2) K {*arm_andsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 13:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=12,losers=2,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=7,overall=21,losers=2 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 17:  (0) m  (1) r {*arm_movqi_insn}
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2

********** Pseudo live ranges #1: **********

  BB 2
   Insn 20: point = 0, n_alt = -1
   Insn 17: point = 0, n_alt = 8
   Insn 13: point = 1, n_alt = 7
   Insn 12: point = 2, n_alt = 2
   Insn 15: point = 4, n_alt = 1
   Insn 11: point = 5, n_alt = 5
   Insn 7: point = 6, n_alt = 5
   Insn 10: point = 8, n_alt = 5
   Insn 2: point = 9, n_alt = -2
   Insn 23: point = 11, n_alt = -2
 r113: [1..8]
 r114: [3..5]
 r115: [1..2]
 r116: [0..6]
 r117: [7..9]
 r118: [0..4]
 r120: [10..11]
Compressing live ranges: from 12 to 8 - 66%
Ranges after the compression:
 r113: [0..5]
 r114: [2..3]
 r115: [0..1]
 r116: [0..3]
 r117: [4..5]
 r118: [0..3]
 r120: [6..7]

********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=8, prev_offset=8)
Can't eliminate 103 to 102 (offset=8, prev_offset=0)
Can't eliminate 103 to 11 (offset=8, prev_offset=0)
Can eliminate 103 to 7 (offset=8, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
changing reg in insn 10
changing reg in insn 13
changing reg in insn 11
changing reg in insn 11
changing reg in insn 12
changing reg in insn 12
changing reg in insn 13
changing reg in insn 7
changing reg in insn 17
changing reg in insn 8
changing reg in insn 2
changing reg in insn 10
changing reg in insn 7
changing reg in insn 15
changing reg in insn 23
changing reg in insn 2
deleting insn with uid = 23.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 20.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


SRAM_DMACpltProt

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]
;;  ref usage 	r0={2d,2u} r1={3d,2u} r2={3d,2u} r3={5d,4u} r12={3d,1u} r13={1d,3u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 123{109d,14u,0e} in 14{13 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 2 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1063:3 -1
     (nil))
(insn 2 6 10 2 (set (reg/v/f:SI 3 r3 [orig:117 hdma ] [117])
        (reg:SI 0 r0 [120])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1062:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 2 7 2 (set (reg/f:SI 2 r2 [orig:113 _1 ] [113])
        (mem/f:SI (reg/v/f:SI 3 r3 [orig:117 hdma ] [117]) [12 hdma_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1066:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 10 8 2 (set (reg/v/f:SI 1 r1 [orig:116 hsram ] [116])
        (mem/f:SI (plus:SI (reg/v/f:SI 3 r3 [orig:117 hdma ] [117])
                (const_int 40 [0x28])) [10 hdma_5(D)->Parent+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1063:23 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 8 7 9 2 (var_location:SI hsram (reg/v/f:SI 1 r1 [orig:116 hsram ] [116])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1063:23 -1
     (nil))
(debug_insn 9 8 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1066:3 -1
     (nil))
(insn 11 9 15 2 (set (reg:SI 3 r3 [orig:114 _2 ] [114])
        (mem/v:SI (reg/f:SI 2 r2 [orig:113 _1 ] [113]) [5 _1->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1066:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 11 12 2 (set (reg:SI 12 ip [118])
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1069:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))
(insn 12 15 13 2 (set (reg:SI 3 r3 [orig:115 _3 ] [115])
        (and:SI (reg:SI 3 r3 [orig:114 _2 ] [114])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1066:3 90 {*arm_andsi3_insn}
     (nil))
(insn 13 12 14 2 (set (mem/v:SI (reg/f:SI 2 r2 [orig:113 _1 ] [113]) [5 _1->CCR+0 S4 A32])
        (reg:SI 3 r3 [orig:115 _3 ] [115])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1066:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 14 13 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1069:3 -1
     (nil))
(insn 17 14 18 2 (set (mem/v:QI (plus:SI (reg/v/f:SI 1 r1 [orig:116 hsram ] [116])
                (const_int 81 [0x51])) [0 hsram_6->State+0 S1 A8])
        (reg:QI 12 ip [118])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1069:16 263 {*arm_movqi_insn}
     (nil))
(debug_insn 18 17 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1074:3 -1
     (nil))
(call_insn 20 18 24 2 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_SRAM_DMA_XferCpltCallback") [flags 0x3]  <function_decl 0000000006b87f00 HAL_SRAM_DMA_XferCpltCallback>) [0 HAL_SRAM_DMA_XferCpltCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1074:3 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_SRAM_DMA_XferCpltCallback") [flags 0x3]  <function_decl 0000000006b87f00 HAL_SRAM_DMA_XferCpltCallback>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(note 24 20 25 NOTE_INSN_DELETED)
(note 25 24 0 NOTE_INSN_DELETED)

;; Function SRAM_DMACplt (SRAM_DMACplt, funcdef_no=346, decl_uid=9988, cgraph_uid=350, symbol_order=349)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=8, prev_offset=0)
Can't eliminate 103 to 102 (offset=8, prev_offset=0)
Can't eliminate 103 to 11 (offset=8, prev_offset=0)
Can eliminate 103 to 7 (offset=8, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 10:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 7:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 11:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 15:  (0) r  (1) I {*thumb2_movsi_vfp}
            alt=0: Bad operand -- refuse
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 2 in insn 12:  (0) r  (1) r  (2) K {*arm_andsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 13:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=12,losers=2,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=7,overall=21,losers=2 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 17:  (0) m  (1) r {*arm_movqi_insn}
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2

********** Pseudo live ranges #1: **********

  BB 2
   Insn 20: point = 0, n_alt = -1
   Insn 17: point = 0, n_alt = 8
   Insn 13: point = 1, n_alt = 7
   Insn 12: point = 2, n_alt = 2
   Insn 15: point = 4, n_alt = 1
   Insn 11: point = 5, n_alt = 5
   Insn 7: point = 6, n_alt = 5
   Insn 10: point = 8, n_alt = 5
   Insn 2: point = 9, n_alt = -2
   Insn 23: point = 11, n_alt = -2
 r113: [1..8]
 r114: [3..5]
 r115: [1..2]
 r116: [0..6]
 r117: [7..9]
 r118: [0..4]
 r120: [10..11]
Compressing live ranges: from 12 to 8 - 66%
Ranges after the compression:
 r113: [0..5]
 r114: [2..3]
 r115: [0..1]
 r116: [0..3]
 r117: [4..5]
 r118: [0..3]
 r120: [6..7]

********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=8, prev_offset=8)
Can't eliminate 103 to 102 (offset=8, prev_offset=0)
Can't eliminate 103 to 11 (offset=8, prev_offset=0)
Can eliminate 103 to 7 (offset=8, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
changing reg in insn 10
changing reg in insn 13
changing reg in insn 11
changing reg in insn 11
changing reg in insn 12
changing reg in insn 12
changing reg in insn 13
changing reg in insn 7
changing reg in insn 17
changing reg in insn 8
changing reg in insn 2
changing reg in insn 10
changing reg in insn 7
changing reg in insn 15
changing reg in insn 23
changing reg in insn 2
deleting insn with uid = 23.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 20.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


SRAM_DMACplt

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]
;;  ref usage 	r0={2d,2u} r1={3d,2u} r2={3d,2u} r3={5d,4u} r12={3d,1u} r13={1d,3u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 123{109d,14u,0e} in 14{13 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 2 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1041:3 -1
     (nil))
(insn 2 6 10 2 (set (reg/v/f:SI 3 r3 [orig:117 hdma ] [117])
        (reg:SI 0 r0 [120])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1040:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 2 7 2 (set (reg/f:SI 2 r2 [orig:113 _1 ] [113])
        (mem/f:SI (reg/v/f:SI 3 r3 [orig:117 hdma ] [117]) [12 hdma_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1044:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 10 8 2 (set (reg/v/f:SI 1 r1 [orig:116 hsram ] [116])
        (mem/f:SI (plus:SI (reg/v/f:SI 3 r3 [orig:117 hdma ] [117])
                (const_int 40 [0x28])) [10 hdma_5(D)->Parent+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1041:23 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 8 7 9 2 (var_location:SI hsram (reg/v/f:SI 1 r1 [orig:116 hsram ] [116])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1041:23 -1
     (nil))
(debug_insn 9 8 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1044:3 -1
     (nil))
(insn 11 9 15 2 (set (reg:SI 3 r3 [orig:114 _2 ] [114])
        (mem/v:SI (reg/f:SI 2 r2 [orig:113 _1 ] [113]) [5 _1->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1044:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 11 12 2 (set (reg:SI 12 ip [118])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1047:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 12 15 13 2 (set (reg:SI 3 r3 [orig:115 _3 ] [115])
        (and:SI (reg:SI 3 r3 [orig:114 _2 ] [114])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1044:3 90 {*arm_andsi3_insn}
     (nil))
(insn 13 12 14 2 (set (mem/v:SI (reg/f:SI 2 r2 [orig:113 _1 ] [113]) [5 _1->CCR+0 S4 A32])
        (reg:SI 3 r3 [orig:115 _3 ] [115])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1044:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 14 13 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1047:3 -1
     (nil))
(insn 17 14 18 2 (set (mem/v:QI (plus:SI (reg/v/f:SI 1 r1 [orig:116 hsram ] [116])
                (const_int 81 [0x51])) [0 hsram_6->State+0 S1 A8])
        (reg:QI 12 ip [118])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1047:16 263 {*arm_movqi_insn}
     (nil))
(debug_insn 18 17 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1052:3 -1
     (nil))
(call_insn 20 18 24 2 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_SRAM_DMA_XferCpltCallback") [flags 0x3]  <function_decl 0000000006b87f00 HAL_SRAM_DMA_XferCpltCallback>) [0 HAL_SRAM_DMA_XferCpltCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1052:3 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_SRAM_DMA_XferCpltCallback") [flags 0x3]  <function_decl 0000000006b87f00 HAL_SRAM_DMA_XferCpltCallback>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(note 24 20 25 NOTE_INSN_DELETED)
(note 25 24 0 NOTE_INSN_DELETED)

;; Function HAL_SRAM_DMA_XferErrorCallback (HAL_SRAM_DMA_XferErrorCallback, funcdef_no=354, decl_uid=9291, cgraph_uid=338, symbol_order=337)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2

********** Pseudo live ranges #1: **********


********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=0, prev_offset=0)
Can't eliminate 103 to 102 (offset=0, prev_offset=0)
Can't eliminate 103 to 11 (offset=0, prev_offset=0)
Can eliminate 103 to 7 (offset=0, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_SRAM_DMA_XferErrorCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 24{22d,2u,0e} in 3{3 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:SI hsram (entry_value:SI (reg:SI 0 r0 [ hdma ]))) -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":259:3 -1
     (nil))
(debug_insn 8 7 11 2 (var_location:SI hsram (clobber (const_int 0 [0]))) -1
     (nil))
(note 11 8 12 NOTE_INSN_DELETED)
(note 12 11 0 NOTE_INSN_DELETED)

;; Function SRAM_DMAError (SRAM_DMAError, funcdef_no=348, decl_uid=9992, cgraph_uid=352, symbol_order=351)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=8, prev_offset=0)
Can't eliminate 103 to 102 (offset=8, prev_offset=0)
Can't eliminate 103 to 11 (offset=8, prev_offset=0)
Can eliminate 103 to 7 (offset=8, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 10:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 7:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 11:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 15:  (0) r  (1) I {*thumb2_movsi_vfp}
            alt=0: Bad operand -- refuse
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 2 in insn 12:  (0) r  (1) r  (2) K {*arm_andsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 13:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=12,losers=2,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=7,overall=21,losers=2 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 17:  (0) m  (1) r {*arm_movqi_insn}
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2

********** Pseudo live ranges #1: **********

  BB 2
   Insn 20: point = 0, n_alt = -1
   Insn 17: point = 0, n_alt = 8
   Insn 13: point = 1, n_alt = 7
   Insn 12: point = 2, n_alt = 2
   Insn 15: point = 4, n_alt = 1
   Insn 11: point = 5, n_alt = 5
   Insn 7: point = 6, n_alt = 5
   Insn 10: point = 8, n_alt = 5
   Insn 2: point = 9, n_alt = -2
   Insn 23: point = 11, n_alt = -2
 r113: [1..8]
 r114: [3..5]
 r115: [1..2]
 r116: [0..6]
 r117: [7..9]
 r118: [0..4]
 r120: [10..11]
Compressing live ranges: from 12 to 8 - 66%
Ranges after the compression:
 r113: [0..5]
 r114: [2..3]
 r115: [0..1]
 r116: [0..3]
 r117: [4..5]
 r118: [0..3]
 r120: [6..7]

********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=8, prev_offset=8)
Can't eliminate 103 to 102 (offset=8, prev_offset=0)
Can't eliminate 103 to 11 (offset=8, prev_offset=0)
Can eliminate 103 to 7 (offset=8, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
changing reg in insn 10
changing reg in insn 13
changing reg in insn 11
changing reg in insn 11
changing reg in insn 12
changing reg in insn 12
changing reg in insn 13
changing reg in insn 7
changing reg in insn 17
changing reg in insn 8
changing reg in insn 2
changing reg in insn 10
changing reg in insn 7
changing reg in insn 15
changing reg in insn 23
changing reg in insn 2
deleting insn with uid = 23.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 20.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


SRAM_DMAError

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]
;;  ref usage 	r0={2d,2u} r1={3d,2u} r2={3d,2u} r3={5d,4u} r12={3d,1u} r13={1d,3u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 123{109d,14u,0e} in 14{13 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 2 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1085:3 -1
     (nil))
(insn 2 6 10 2 (set (reg/v/f:SI 3 r3 [orig:117 hdma ] [117])
        (reg:SI 0 r0 [120])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1084:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 2 7 2 (set (reg/f:SI 2 r2 [orig:113 _1 ] [113])
        (mem/f:SI (reg/v/f:SI 3 r3 [orig:117 hdma ] [117]) [12 hdma_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1088:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 10 8 2 (set (reg/v/f:SI 1 r1 [orig:116 hsram ] [116])
        (mem/f:SI (plus:SI (reg/v/f:SI 3 r3 [orig:117 hdma ] [117])
                (const_int 40 [0x28])) [10 hdma_5(D)->Parent+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1085:23 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 8 7 9 2 (var_location:SI hsram (reg/v/f:SI 1 r1 [orig:116 hsram ] [116])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1085:23 -1
     (nil))
(debug_insn 9 8 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1088:3 -1
     (nil))
(insn 11 9 15 2 (set (reg:SI 3 r3 [orig:114 _2 ] [114])
        (mem/v:SI (reg/f:SI 2 r2 [orig:113 _1 ] [113]) [5 _1->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1088:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 11 12 2 (set (reg:SI 12 ip [118])
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1091:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 3 [0x3])
        (nil)))
(insn 12 15 13 2 (set (reg:SI 3 r3 [orig:115 _3 ] [115])
        (and:SI (reg:SI 3 r3 [orig:114 _2 ] [114])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1088:3 90 {*arm_andsi3_insn}
     (nil))
(insn 13 12 14 2 (set (mem/v:SI (reg/f:SI 2 r2 [orig:113 _1 ] [113]) [5 _1->CCR+0 S4 A32])
        (reg:SI 3 r3 [orig:115 _3 ] [115])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1088:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 14 13 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1091:3 -1
     (nil))
(insn 17 14 18 2 (set (mem/v:QI (plus:SI (reg/v/f:SI 1 r1 [orig:116 hsram ] [116])
                (const_int 81 [0x51])) [0 hsram_6->State+0 S1 A8])
        (reg:QI 12 ip [118])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1091:16 263 {*arm_movqi_insn}
     (nil))
(debug_insn 18 17 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1096:3 -1
     (nil))
(call_insn 20 18 24 2 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_SRAM_DMA_XferErrorCallback") [flags 0x3]  <function_decl 0000000006b8e000 HAL_SRAM_DMA_XferErrorCallback>) [0 HAL_SRAM_DMA_XferErrorCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1096:3 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_SRAM_DMA_XferErrorCallback") [flags 0x3]  <function_decl 0000000006b8e000 HAL_SRAM_DMA_XferErrorCallback>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(note 24 20 25 NOTE_INSN_DELETED)
(note 25 24 0 NOTE_INSN_DELETED)

;; Function HAL_SRAM_Read_8b (HAL_SRAM_Read_8b, funcdef_no=335, decl_uid=9252, cgraph_uid=339, symbol_order=338)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=4, prev_offset=0)
Can't eliminate 103 to 102 (offset=4, prev_offset=0)
Can't eliminate 103 to 11 (offset=4, prev_offset=0)
Can eliminate 103 to 7 (offset=4, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 19:  (0) r  (1) m {thumb2_zero_extendqisi2_v6}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 21:  (0) =r  (1) r {thumb2_zero_extendqisi2_v6}
          alt=0,overall=6,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 24:  (0) r  (1) I {*arm_cmpsi_insn}
          alt=0,overall=6,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 27:  (0) r  (1) I {*arm_cmpsi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 33:  (0) r  (1) m {thumb2_zero_extendqisi2_v6}
          alt=0,overall=6,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 34:  (0) r  (1) I {*arm_cmpsi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 38:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=12,losers=2,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=7,overall=21,losers=2 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 40:  (0) m  (1) r {*arm_movqi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 43:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=12,losers=2,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=7,overall=21,losers=2 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 45:  (0) m  (1) r {*arm_movqi_insn}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 52:  (0) l {*thumb2_cbz}
            1 Matching alt: reject+=2
          alt=0,overall=8,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
          alt=1,overall=7,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
            1 Matching alt: reject+=2
            alt=2,overall=15,losers=2 -- refuse
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
          alt=4,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            0 Non input pseudo reload: reject++
            alt=1,overall=7,losers=1 -- refuse
            0 Non input pseudo reload: reject++
            alt=2,overall=7,losers=1 -- refuse
            0 Non input pseudo reload: reject++
            alt=3,overall=7,losers=1 -- refuse
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 54:  (0) r  (1) rk  (2) rI {*arm_addsi3}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 60:  (0) r  (1) m {thumb2_zero_extendqisi2_v6}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=6,losers=1,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 64:  (0) m  (1) r {*arm_movqi_insn}
            alt=0: Bad operand -- refuse
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 77:  (0) r  (1) r {*arm_cmpsi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 86:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=12,losers=2,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=7,overall=21,losers=2 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 83:  (0) m  (1) r {*arm_movqi_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=6,losers=1,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 88:  (0) m  (1) r {*arm_movqi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 7:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 9:  (0) r  (1) I {*thumb2_movsi_vfp}
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2 3
EBB 4 5 6
EBB 7
EBB 8
EBB 9
EBB 10
EBB 11

********** Pseudo live ranges #1: **********

  BB 11
   Insn 98: point = 0, n_alt = -1
   Insn 97: point = 0, n_alt = -2
  BB 9
   Insn 132: point = 2, n_alt = -1
   Insn 7: point = 2, n_alt = 1
  BB 10
   Insn 9: point = 3, n_alt = 1
  BB 8
   Insn 130: point = 4, n_alt = -1
   Insn 8: point = 4, n_alt = -2
   Insn 88: point = 6, n_alt = 8
   Insn 83: point = 7, n_alt = 8
   Insn 86: point = 8, n_alt = 1
  BB 7
   Insn 78: point = 10, n_alt = -1
   Insn 77: point = 10, n_alt = 1
   Insn 64: point = 10, n_alt = 8
   Insn 60: point = 12, n_alt = 1
  BB 6
   Insn 54: point = 14, n_alt = 4
  BB 5
   Insn 52: point = 17, n_alt = 0
   Insn 45: point = 17, n_alt = 8
   Insn 43: point = 18, n_alt = 1
   Insn 40: point = 19, n_alt = 8
   Insn 38: point = 20, n_alt = 1
  BB 4
   Insn 35: point = 22, n_alt = -1
   Insn 34: point = 22, n_alt = 3
   Insn 33: point = 23, n_alt = 1
  BB 3
   Insn 28: point = 25, n_alt = -1
   Insn 27: point = 25, n_alt = 3
  BB 2
   Insn 25: point = 26, n_alt = -1
   Insn 24: point = 26, n_alt = 3
   Insn 21: point = 27, n_alt = 0
   Insn 5: point = 28, n_alt = -2
   Insn 4: point = 30, n_alt = -2
   Insn 3: point = 32, n_alt = -2
   Insn 129: point = 34, n_alt = -2
   Insn 128: point = 35, n_alt = -2
   Insn 19: point = 36, n_alt = 1
   Insn 127: point = 37, n_alt = -2
   Insn 2: point = 38, n_alt = -2
   Insn 126: point = 40, n_alt = -2
 r115: [7..27]
 r116: [10..14]
 r117: [0..4]
 r118: [6..38]
 r119: [10..32]
 r120: [10..30]
 r121: [15..28]
 r124: [26..36]
 r125: [22..23]
 r126: [19..20]
 r128: [17..18]
 r131: [11..12]
 r134: [5..8]
 r138: [39..40]
 r139: [33..37]
 r140: [31..35]
 r141: [29..34]
Compressing live ranges: from 41 to 22 - 53%
Ranges after the compression:
 r115: [2..13]
 r116: [4..5]
 r117: [0..1]
 r118: [2..19]
 r119: [4..17]
 r120: [4..15]
 r121: [6..13]
 r124: [12..19]
 r125: [10..11]
 r126: [8..9]
 r128: [6..7]
 r131: [4..5]
 r134: [2..3]
 r138: [20..21]
 r139: [18..19]
 r140: [16..19]
 r141: [14..19]

********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=4, prev_offset=4)
Can't eliminate 103 to 102 (offset=4, prev_offset=0)
Can't eliminate 103 to 11 (offset=4, prev_offset=0)
Can eliminate 103 to 7 (offset=4, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
changing reg in insn 21
changing reg in insn 27
changing reg in insn 54
changing reg in insn 77
changing reg in insn 8
changing reg in insn 9
changing reg in insn 7
changing reg in insn 97
changing reg in insn 2
changing reg in insn 88
changing reg in insn 83
changing reg in insn 45
changing reg in insn 40
changing reg in insn 33
changing reg in insn 19
changing reg in insn 3
changing reg in insn 60
changing reg in insn 60
changing reg in insn 73
changing reg in insn 70
changing reg in insn 57
changing reg in insn 48
changing reg in insn 14
changing reg in insn 64
changing reg in insn 4
changing reg in insn 64
changing reg in insn 77
changing reg in insn 72
changing reg in insn 67
changing reg in insn 56
changing reg in insn 54
changing reg in insn 47
changing reg in insn 16
changing reg in insn 5
changing reg in insn 52
changing reg in insn 54
changing reg in insn 19
changing reg in insn 24
changing reg in insn 33
changing reg in insn 34
changing reg in insn 38
changing reg in insn 43
changing reg in insn 60
changing reg in insn 86
changing reg in insn 8
changing reg in insn 126
changing reg in insn 2
changing reg in insn 127
changing reg in insn 3
changing reg in insn 128
changing reg in insn 4
changing reg in insn 129
changing reg in insn 5
deleting insn with uid = 126.
deleting insn with uid = 2.
deleting insn with uid = 127.
deleting insn with uid = 128.
deleting insn with uid = 129.
deleting insn with uid = 3.
deleting insn with uid = 4.
deleting insn with uid = 5.
deleting insn with uid = 97.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 12 n_edges 16 count 13 (  1.1)
df_worklist_dataflow_doublequeue: n_basic_blocks 12 n_edges 16 count 13 (  1.1)


HAL_SRAM_Read_8b

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,8u} r1={2d,6u} r2={2d,8u} r3={3d,6u} r12={5d,6u} r13={1d,11u} r14={2d,3u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,4u} 
;;    total ref usage 92{40d,52u,0e} in 66{66 regular + 0 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 6 10 19 2 NOTE_INSN_FUNCTION_BEG)
(insn 19 6 135 2 (set (reg:SI 12 ip [orig:124 hsram_12(D)->State ] [124])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:118 hsram ] [118])
                    (const_int 81 [0x51])) [0 hsram_12(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":347:25 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(debug_insn 135 19 108 2 (var_location:SI D#2 (reg:SI 3 r3 [ BufferSize ])) -1
     (nil))
(debug_insn 108 135 12 2 (var_location:SI D#1 (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 12 108 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":344:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":345:3 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:SI psramaddress (reg/v/f:SI 1 r1 [orig:119 pAddress ] [119])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":345:17 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":346:3 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI pdestbuff (reg/v/f:SI 2 r2 [orig:120 pDstBuffer ] [120])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":346:12 -1
     (nil))
(debug_insn 17 16 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":347:3 -1
     (nil))
(insn 21 17 22 2 (set (reg/v:SI 14 lr [orig:115 state ] [115])
        (zero_extend:SI (reg:QI 12 ip [orig:124 hsram_12(D)->State ] [124]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":347:25 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(debug_insn 22 21 23 2 (var_location:QI state (reg:QI 14 lr [orig:115 state ] [115])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":347:25 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":350:3 -1
     (nil))
(insn 24 23 25 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 12 ip [orig:124 hsram_12(D)->State ] [124])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":350:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 25 24 26 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 29)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":350:6 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 365072228 (nil))
 -> 29)
(note 26 25 27 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 27 26 28 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 14 lr [orig:115 state ] [115])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":350:39 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 28 27 29 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 103)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":350:39 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 103)
(code_label 29 28 30 4 24 (nil) [1 uses])
(note 30 29 31 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 31 30 32 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":353:5 -1
     (nil))
(debug_insn 32 31 33 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":353:5 -1
     (nil))
(insn 33 32 34 4 (set (reg:SI 12 ip [orig:125 hsram_12(D)->Lock ] [125])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 0 r0 [orig:118 hsram ] [118])
                    (const_int 80 [0x50])) [0 hsram_12(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":353:5 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 34 33 35 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 12 ip [orig:125 hsram_12(D)->Lock ] [125])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":353:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 35 34 36 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 107)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":353:5 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 134217732 (nil))
 -> 107)
(note 36 35 51 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 51 36 37 5 NOTE_INSN_DELETED)
(debug_insn 37 51 38 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":353:5 -1
     (nil))
(insn 38 37 40 5 (set (reg:SI 12 ip [126])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":353:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 40 38 41 5 (set (mem:QI (plus:SI (reg/v/f:SI 0 r0 [orig:118 hsram ] [118])
                (const_int 80 [0x50])) [0 hsram_12(D)->Lock+0 S1 A32])
        (reg:QI 12 ip [126])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":353:5 263 {*arm_movqi_insn}
     (nil))
(debug_insn 41 40 42 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":353:5 -1
     (nil))
(debug_insn 42 41 43 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":356:5 -1
     (nil))
(insn 43 42 45 5 (set (reg:SI 12 ip [128])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":356:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 45 43 46 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:118 hsram ] [118])
                (const_int 81 [0x51])) [0 hsram_12(D)->State+0 S1 A8])
        (reg:QI 12 ip [128])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":356:18 263 {*arm_movqi_insn}
     (nil))
(debug_insn 46 45 47 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":359:5 -1
     (nil))
(debug_insn 47 46 48 5 (var_location:SI pdestbuff (reg/v/f:SI 2 r2 [orig:120 pDstBuffer ] [120])) -1
     (nil))
(debug_insn 48 47 49 5 (var_location:SI psramaddress (reg/v/f:SI 1 r1 [orig:119 pAddress ] [119])) -1
     (nil))
(debug_insn 49 48 50 5 (var_location:SI size (debug_expr:SI D#1)) -1
     (nil))
(debug_insn 50 49 52 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":359:29 -1
     (nil))
(jump_insn 52 50 53 5 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 3 r3 [orig:121 BufferSize ] [121])
                        (const_int 0 [0]))
                    (label_ref:SI 79)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":359:5 1024 {*thumb2_cbz}
     (int_list:REG_BR_PROB 118111604 (nil))
 -> 79)
(note 53 52 54 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 54 53 76 6 (set (reg/f:SI 12 ip [orig:116 _31 ] [116])
        (plus:SI (reg/v/f:SI 2 r2 [orig:120 pDstBuffer ] [120])
            (reg/v:SI 3 r3 [orig:121 BufferSize ] [121]))) 7 {*arm_addsi3}
     (nil))
(code_label 76 54 55 7 27 (nil) [1 uses])
(note 55 76 62 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 62 55 56 7 NOTE_INSN_DELETED)
(debug_insn 56 62 57 7 (var_location:SI pdestbuff (reg/v/f:SI 2 r2 [orig:120 pDstBuffer ] [120])) -1
     (nil))
(debug_insn 57 56 58 7 (var_location:SI psramaddress (reg/v/f:SI 1 r1 [orig:119 pAddress ] [119])) -1
     (nil))
(debug_insn 58 57 59 7 (var_location:SI size (debug_expr:SI D#1)) -1
     (nil))
(debug_insn 59 58 60 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":361:7 -1
     (nil))
(insn 60 59 64 7 (set (reg:SI 3 r3 [orig:131 *psramaddress_28 ] [131])
        (zero_extend:SI (mem/v:QI (post_inc:SI (reg/v/f:SI 1 r1 [orig:119 pAddress ] [119])) [0 *psramaddress_28+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":361:20 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_INC (reg/v/f:SI 1 r1 [orig:119 pAddress ] [119])
        (nil)))
(insn 64 60 65 7 (set (mem:QI (post_inc:SI (reg/v/f:SI 2 r2 [orig:120 pDstBuffer ] [120])) [0 MEM[base: pdestbuff_26, offset: 0B]+0 S1 A8])
        (reg:QI 3 r3 [orig:131 *psramaddress_28 ] [131])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":361:18 263 {*arm_movqi_insn}
     (expr_list:REG_INC (reg/v/f:SI 2 r2 [orig:120 pDstBuffer ] [120])
        (nil)))
(debug_insn 65 64 67 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":362:7 -1
     (nil))
(debug_insn 67 65 68 7 (var_location:SI pdestbuff (reg/v/f:SI 2 r2 [orig:120 pDstBuffer ] [120])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":362:16 -1
     (nil))
(debug_insn 68 67 70 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":363:7 -1
     (nil))
(debug_insn 70 68 71 7 (var_location:SI psramaddress (reg/v/f:SI 1 r1 [orig:119 pAddress ] [119])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":363:19 -1
     (nil))
(debug_insn 71 70 72 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":359:41 -1
     (nil))
(debug_insn 72 71 73 7 (var_location:SI pdestbuff (reg/v/f:SI 2 r2 [orig:120 pDstBuffer ] [120])) -1
     (nil))
(debug_insn 73 72 74 7 (var_location:SI psramaddress (reg/v/f:SI 1 r1 [orig:119 pAddress ] [119])) -1
     (nil))
(debug_insn 74 73 75 7 (var_location:SI size (debug_expr:SI D#1)) -1
     (nil))
(debug_insn 75 74 77 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":359:29 -1
     (nil))
(insn 77 75 78 7 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 2 r2 [orig:120 pDstBuffer ] [120])
            (reg/f:SI 12 ip [orig:116 _31 ] [116]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":359:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 78 77 79 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 76)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":359:5 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 955630228 (nil))
 -> 76)
(code_label 79 78 80 8 26 (nil) [1 uses])
(note 80 79 81 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 81 80 86 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":367:5 -1
     (nil))
(insn 86 81 83 8 (set (reg:SI 3 r3 [134])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":370:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 83 86 84 8 (set (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:118 hsram ] [118])
                (const_int 81 [0x51])) [0 hsram_12(D)->State+0 S1 A8])
        (reg:QI 14 lr [orig:115 state ] [115])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":367:18 263 {*arm_movqi_insn}
     (nil))
(debug_insn 84 83 85 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":370:5 -1
     (nil))
(debug_insn 85 84 88 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":370:5 -1
     (nil))
(insn 88 85 89 8 (set (mem:QI (plus:SI (reg/v/f:SI 0 r0 [orig:118 hsram ] [118])
                (const_int 80 [0x50])) [0 hsram_12(D)->Lock+0 S1 A32])
        (reg:QI 3 r3 [134])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":370:5 263 {*arm_movqi_insn}
     (nil))
(debug_insn 89 88 90 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":370:5 -1
     (nil))
(debug_insn 90 89 8 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":377:3 -1
     (nil))
(insn 8 90 130 8 (set (reg:SI 0 r0 [orig:117 <retval> ] [117])
        (reg:SI 3 r3 [134])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":377:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(jump_insn 130 8 131 8 (set (pc)
        (label_ref 91)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":377:10 284 {*arm_jump}
     (nil)
 -> 91)
(barrier 131 130 103)
(code_label 103 131 102 9 28 (nil) [1 uses])
(note 102 103 7 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 7 102 132 9 (set (reg:SI 0 r0 [orig:117 <retval> ] [117])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":374:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(jump_insn 132 7 133 9 (set (pc)
        (label_ref 91)) 284 {*arm_jump}
     (nil)
 -> 91)
(barrier 133 132 107)
(code_label 107 133 106 10 29 (nil) [1 uses])
(note 106 107 9 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 9 106 91 10 (set (reg:SI 0 r0 [orig:117 <retval> ] [117])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":353:5 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 91 9 92 11 25 (nil) [2 uses])
(note 92 91 98 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 98 92 134 11 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":378:1 -1
     (nil))
(note 134 98 136 NOTE_INSN_DELETED)
(note 136 134 0 NOTE_INSN_DELETED)

;; Function HAL_SRAM_Write_8b (HAL_SRAM_Write_8b, funcdef_no=336, decl_uid=9257, cgraph_uid=340, symbol_order=339)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=4, prev_offset=0)
Can't eliminate 103 to 102 (offset=4, prev_offset=0)
Can't eliminate 103 to 11 (offset=4, prev_offset=0)
Can eliminate 103 to 7 (offset=4, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 19:  (0) r  (1) m {thumb2_zero_extendqisi2_v6}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 21:  (0) =r  (1) r {thumb2_zero_extendqisi2_v6}
          alt=0,overall=6,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 22:  (0) r  (1) I {*arm_cmpsi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 27:  (0) r  (1) m {thumb2_zero_extendqisi2_v6}
          alt=0,overall=6,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 28:  (0) r  (1) I {*arm_cmpsi_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=12,losers=2,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=7,overall=21,losers=2 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 34:  (0) m  (1) r {*arm_movqi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 37:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=12,losers=2,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=7,overall=21,losers=2 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 39:  (0) m  (1) r {*arm_movqi_insn}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 46:  (0) l {*thumb2_cbz}
            1 Matching alt: reject+=2
          alt=0,overall=8,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 48
	 Choosing alt 0 in insn 48:  (0) =rk  (1) %0  (2) rk {*arm_addsi3}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 54:  (0) r  (1) m {thumb2_zero_extendqisi2_v6}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=12,losers=2,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=7,overall=21,losers=2 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 56:  (0) m  (1) r {*arm_movqi_insn}
            alt=0: Bad operand -- refuse
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 69:  (0) r  (1) r {*arm_cmpsi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 79:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 74:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=6,losers=1,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 76:  (0) m  (1) r {*arm_movqi_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=6,losers=1,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 81:  (0) m  (1) r {*arm_movqi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 7:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 9:  (0) r  (1) I {*thumb2_movsi_vfp}
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2 3 4 5
EBB 6
EBB 7
EBB 8
EBB 9
EBB 10

********** Pseudo live ranges #1: **********

  BB 10
   Insn 91: point = 0, n_alt = -1
   Insn 90: point = 0, n_alt = -2
  BB 8
   Insn 116: point = 2, n_alt = -1
   Insn 7: point = 2, n_alt = 1
  BB 9
   Insn 9: point = 3, n_alt = 1
  BB 7
   Insn 114: point = 4, n_alt = -1
   Insn 8: point = 4, n_alt = -2
   Insn 81: point = 6, n_alt = 8
   Insn 76: point = 7, n_alt = 8
   Insn 74: point = 8, n_alt = 1
   Insn 79: point = 9, n_alt = 1
  BB 6
   Insn 70: point = 11, n_alt = -1
   Insn 69: point = 11, n_alt = 1
   Insn 56: point = 11, n_alt = 8
   Insn 54: point = 13, n_alt = 1
  BB 5
   Insn 48: point = 15, n_alt = 0
  BB 4
   Insn 46: point = 18, n_alt = 0
   Insn 39: point = 18, n_alt = 8
   Insn 37: point = 19, n_alt = 1
   Insn 34: point = 20, n_alt = 8
  BB 3
   Insn 29: point = 22, n_alt = -1
   Insn 28: point = 22, n_alt = 3
   Insn 27: point = 23, n_alt = 1
  BB 2
   Insn 23: point = 25, n_alt = -1
   Insn 22: point = 25, n_alt = 3
   Insn 21: point = 26, n_alt = 0
   Insn 5: point = 27, n_alt = -2
   Insn 4: point = 29, n_alt = -2
   Insn 3: point = 31, n_alt = -2
   Insn 113: point = 33, n_alt = -2
   Insn 112: point = 34, n_alt = -2
   Insn 19: point = 35, n_alt = 1
   Insn 111: point = 36, n_alt = -2
   Insn 2: point = 37, n_alt = -2
   Insn 110: point = 39, n_alt = -2
 r113: [20..26]
 r115: [12..13]
 r116: [11..15]
 r117: [0..4]
 r118: [6..37]
 r119: [11..31]
 r120: [11..29]
 r121: [16..27]
 r124: [25..35]
 r125: [22..23]
 r128: [18..19]
 r131: [7..8]
 r133: [5..9]
 r137: [38..39]
 r138: [32..36]
 r139: [30..34]
 r140: [28..33]
Compressing live ranges: from 40 to 20 - 50%
Ranges after the compression:
 r113: [8..11]
 r115: [4..5]
 r116: [4..5]
 r117: [0..1]
 r118: [2..17]
 r119: [4..15]
 r120: [4..13]
 r121: [6..11]
 r124: [10..17]
 r125: [8..9]
 r128: [6..7]
 r131: [2..3]
 r133: [2..3]
 r137: [18..19]
 r138: [16..17]
 r139: [14..17]
 r140: [12..17]

********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=4, prev_offset=4)
Can't eliminate 103 to 102 (offset=4, prev_offset=0)
Can't eliminate 103 to 11 (offset=4, prev_offset=0)
Can eliminate 103 to 7 (offset=4, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
changing reg in insn 21
changing reg in insn 54
changing reg in insn 48
changing reg in insn 69
changing reg in insn 8
changing reg in insn 9
changing reg in insn 7
changing reg in insn 90
changing reg in insn 2
changing reg in insn 81
changing reg in insn 76
changing reg in insn 39
changing reg in insn 34
changing reg in insn 27
changing reg in insn 19
changing reg in insn 3
changing reg in insn 56
changing reg in insn 56
changing reg in insn 69
changing reg in insn 65
changing reg in insn 62
changing reg in insn 51
changing reg in insn 42
changing reg in insn 14
changing reg in insn 4
changing reg in insn 54
changing reg in insn 54
changing reg in insn 64
changing reg in insn 59
changing reg in insn 50
changing reg in insn 41
changing reg in insn 16
changing reg in insn 5
changing reg in insn 46
changing reg in insn 19
changing reg in insn 22
changing reg in insn 27
changing reg in insn 28
changing reg in insn 37
changing reg in insn 74
changing reg in insn 79
changing reg in insn 8
changing reg in insn 110
changing reg in insn 2
changing reg in insn 111
changing reg in insn 3
changing reg in insn 112
changing reg in insn 4
changing reg in insn 113
changing reg in insn 5
deleting insn with uid = 110.
deleting insn with uid = 2.
deleting insn with uid = 111.
deleting insn with uid = 112.
deleting insn with uid = 113.
deleting insn with uid = 3.
deleting insn with uid = 4.
deleting insn with uid = 5.
deleting insn with uid = 90.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 14 count 12 (  1.1)
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 14 count 12 (  1.1)


HAL_SRAM_Write_8b

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,8u} r1={2d,8u} r2={3d,7u} r3={3d,6u} r12={4d,5u} r13={1d,10u} r14={2d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,3u} 
;;    total ref usage 87{39d,48u,0e} in 62{62 regular + 0 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 6 10 19 2 NOTE_INSN_FUNCTION_BEG)
(insn 19 6 119 2 (set (reg:SI 12 ip [orig:124 hsram_13(D)->State ] [124])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:118 hsram ] [118])
                    (const_int 81 [0x51])) [0 hsram_13(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":397:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(debug_insn 119 19 101 2 (var_location:SI D#4 (reg:SI 3 r3 [ BufferSize ])) -1
     (nil))
(debug_insn 101 119 12 2 (var_location:SI D#3 (debug_expr:SI D#4)) -1
     (nil))
(debug_insn 12 101 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":392:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":393:3 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:SI psramaddress (reg/v/f:SI 1 r1 [orig:119 pAddress ] [119])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":393:17 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":394:3 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI psrcbuff (reg/v/f:SI 2 r2 [orig:120 pSrcBuffer ] [120])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":394:12 -1
     (nil))
(debug_insn 17 16 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":397:3 -1
     (nil))
(insn 21 17 22 2 (set (reg:SI 14 lr [orig:113 _1 ] [113])
        (zero_extend:SI (reg:QI 12 ip [orig:124 hsram_13(D)->State ] [124]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":397:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 22 21 23 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 12 ip [orig:124 hsram_13(D)->State ] [124])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":397:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 23 22 24 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 96)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":397:6 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 96)
(note 24 23 25 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 25 24 26 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":400:5 -1
     (nil))
(debug_insn 26 25 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":400:5 -1
     (nil))
(insn 27 26 28 3 (set (reg:SI 12 ip [orig:125 hsram_13(D)->Lock ] [125])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 0 r0 [orig:118 hsram ] [118])
                    (const_int 80 [0x50])) [0 hsram_13(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":400:5 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 28 27 29 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 12 ip [orig:125 hsram_13(D)->Lock ] [125])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":400:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 29 28 30 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 100)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":400:5 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 134217732 (nil))
 -> 100)
(note 30 29 45 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 45 30 31 4 NOTE_INSN_DELETED)
(debug_insn 31 45 34 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":400:5 -1
     (nil))
(insn 34 31 35 4 (set (mem:QI (plus:SI (reg/v/f:SI 0 r0 [orig:118 hsram ] [118])
                (const_int 80 [0x50])) [0 hsram_13(D)->Lock+0 S1 A32])
        (reg:QI 14 lr [orig:113 _1 ] [113])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":400:5 263 {*arm_movqi_insn}
     (nil))
(debug_insn 35 34 36 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":400:5 -1
     (nil))
(debug_insn 36 35 37 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":403:5 -1
     (nil))
(insn 37 36 39 4 (set (reg:SI 12 ip [128])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":403:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 39 37 40 4 (set (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:118 hsram ] [118])
                (const_int 81 [0x51])) [0 hsram_13(D)->State+0 S1 A8])
        (reg:QI 12 ip [128])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":403:18 263 {*arm_movqi_insn}
     (nil))
(debug_insn 40 39 41 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":406:5 -1
     (nil))
(debug_insn 41 40 42 4 (var_location:SI psrcbuff (reg/v/f:SI 2 r2 [orig:120 pSrcBuffer ] [120])) -1
     (nil))
(debug_insn 42 41 43 4 (var_location:SI psramaddress (reg/v/f:SI 1 r1 [orig:119 pAddress ] [119])) -1
     (nil))
(debug_insn 43 42 44 4 (var_location:SI size (debug_expr:SI D#3)) -1
     (nil))
(debug_insn 44 43 46 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":406:29 -1
     (nil))
(jump_insn 46 44 47 4 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 3 r3 [orig:121 BufferSize ] [121])
                        (const_int 0 [0]))
                    (label_ref:SI 71)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":406:5 1024 {*thumb2_cbz}
     (int_list:REG_BR_PROB 118111604 (nil))
 -> 71)
(note 47 46 48 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 68 5 (set (reg/f:SI 3 r3 [orig:116 _31 ] [116])
        (plus:SI (reg/v:SI 3 r3 [orig:121 BufferSize ] [121])
            (reg/v/f:SI 1 r1 [orig:119 pAddress ] [119]))) 7 {*arm_addsi3}
     (nil))
(code_label 68 48 49 6 41 (nil) [1 uses])
(note 49 68 50 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 50 49 51 6 (var_location:SI psrcbuff (reg/v/f:SI 2 r2 [orig:120 pSrcBuffer ] [120])) -1
     (nil))
(debug_insn 51 50 52 6 (var_location:SI psramaddress (reg/v/f:SI 1 r1 [orig:119 pAddress ] [119])) -1
     (nil))
(debug_insn 52 51 53 6 (var_location:SI size (debug_expr:SI D#3)) -1
     (nil))
(debug_insn 53 52 54 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":408:7 -1
     (nil))
(insn 54 53 56 6 (set (reg:SI 12 ip [orig:115 _3 ] [115])
        (zero_extend:SI (mem:QI (post_inc:SI (reg/v/f:SI 2 r2 [orig:120 pSrcBuffer ] [120])) [0 MEM[base: psrcbuff_29, offset: 0B]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":408:23 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_INC (reg/v/f:SI 2 r2 [orig:120 pSrcBuffer ] [120])
        (nil)))
(insn 56 54 57 6 (set (mem/v:QI (post_inc:SI (reg/v/f:SI 1 r1 [orig:119 pAddress ] [119])) [0 *psramaddress_28+0 S1 A8])
        (reg:QI 12 ip [orig:115 _3 ] [115])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":408:21 263 {*arm_movqi_insn}
     (expr_list:REG_INC (reg/v/f:SI 1 r1 [orig:119 pAddress ] [119])
        (nil)))
(debug_insn 57 56 59 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":409:7 -1
     (nil))
(debug_insn 59 57 60 6 (var_location:SI psrcbuff (reg/v/f:SI 2 r2 [orig:120 pSrcBuffer ] [120])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":409:15 -1
     (nil))
(debug_insn 60 59 62 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":410:7 -1
     (nil))
(debug_insn 62 60 63 6 (var_location:SI psramaddress (reg/v/f:SI 1 r1 [orig:119 pAddress ] [119])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":410:19 -1
     (nil))
(debug_insn 63 62 64 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":406:41 -1
     (nil))
(debug_insn 64 63 65 6 (var_location:SI psrcbuff (reg/v/f:SI 2 r2 [orig:120 pSrcBuffer ] [120])) -1
     (nil))
(debug_insn 65 64 66 6 (var_location:SI psramaddress (reg/v/f:SI 1 r1 [orig:119 pAddress ] [119])) -1
     (nil))
(debug_insn 66 65 67 6 (var_location:SI size (debug_expr:SI D#3)) -1
     (nil))
(debug_insn 67 66 69 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":406:29 -1
     (nil))
(insn 69 67 70 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 1 r1 [orig:119 pAddress ] [119])
            (reg/f:SI 3 r3 [orig:116 _31 ] [116]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":406:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 70 69 71 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 68)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":406:5 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 955630228 (nil))
 -> 68)
(code_label 71 70 72 7 40 (nil) [1 uses])
(note 72 71 73 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 73 72 79 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":414:5 -1
     (nil))
(insn 79 73 74 7 (set (reg:SI 3 r3 [133])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":417:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 74 79 76 7 (set (reg:SI 2 r2 [131])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":414:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 76 74 77 7 (set (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:118 hsram ] [118])
                (const_int 81 [0x51])) [0 hsram_13(D)->State+0 S1 A8])
        (reg:QI 2 r2 [131])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":414:18 263 {*arm_movqi_insn}
     (nil))
(debug_insn 77 76 78 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":417:5 -1
     (nil))
(debug_insn 78 77 81 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":417:5 -1
     (nil))
(insn 81 78 82 7 (set (mem:QI (plus:SI (reg/v/f:SI 0 r0 [orig:118 hsram ] [118])
                (const_int 80 [0x50])) [0 hsram_13(D)->Lock+0 S1 A32])
        (reg:QI 3 r3 [133])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":417:5 263 {*arm_movqi_insn}
     (nil))
(debug_insn 82 81 83 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":417:5 -1
     (nil))
(debug_insn 83 82 8 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":424:3 -1
     (nil))
(insn 8 83 114 7 (set (reg:SI 0 r0 [orig:117 <retval> ] [117])
        (reg:SI 3 r3 [133])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":424:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(jump_insn 114 8 115 7 (set (pc)
        (label_ref 84)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":424:10 284 {*arm_jump}
     (nil)
 -> 84)
(barrier 115 114 96)
(code_label 96 115 95 8 42 (nil) [1 uses])
(note 95 96 7 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 7 95 116 8 (set (reg:SI 0 r0 [orig:117 <retval> ] [117])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":421:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(jump_insn 116 7 117 8 (set (pc)
        (label_ref 84)) 284 {*arm_jump}
     (nil)
 -> 84)
(barrier 117 116 100)
(code_label 100 117 99 9 43 (nil) [1 uses])
(note 99 100 9 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 9 99 84 9 (set (reg:SI 0 r0 [orig:117 <retval> ] [117])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":400:5 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 84 9 85 10 39 (nil) [2 uses])
(note 85 84 91 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 91 85 118 10 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":425:1 -1
     (nil))
(note 118 91 120 NOTE_INSN_DELETED)
(note 120 118 0 NOTE_INSN_DELETED)

;; Function HAL_SRAM_Read_16b (HAL_SRAM_Read_16b, funcdef_no=337, decl_uid=9262, cgraph_uid=341, symbol_order=340)

      Creating newreg=155
Removing SCRATCH in insn #58 (nop 2)
rescanning insn with uid = 58.

********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=12, prev_offset=0)
Can't eliminate 103 to 102 (offset=12, prev_offset=0)
Can't eliminate 103 to 11 (offset=12, prev_offset=0)
Can eliminate 103 to 7 (offset=12, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 20:  (0) r  (1) m {thumb2_zero_extendqisi2_v6}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 22:  (0) =r  (1) r {thumb2_zero_extendqisi2_v6}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 25:  (0) l  (1) Py {*arm_cmpsi_insn}
          alt=0,overall=6,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 28:  (0) r  (1) I {*arm_cmpsi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 34:  (0) r  (1) m {thumb2_zero_extendqisi2_v6}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 35:  (0) l  (1) Py {*arm_cmpsi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 39:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=6,losers=1,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 41:  (0) m  (1) r {*arm_movqi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 44:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=6,losers=1,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 46:  (0) m  (1) r {*arm_movqi_insn}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 50:  (0) =r  (1) %r  (2) I {*arm_andsi3_insn}
            alt=0: Bad operand -- refuse
            2 Scratch win: reject+=2
          alt=1,overall=2,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 58:  (0) r  (1) K  (2) r {*andsi3_compare0_scratch}
      Change to class GENERAL_REGS for r155
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=15,losers=2,rld_nregs=2
            0 Non input pseudo reload: reject++
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=1,overall=16,losers=2 -- refuse
            0 Non input pseudo reload: reject++
            1 Dying matched operand reload: reject++
          alt=2,overall=8,losers=1,rld_nregs=2
            0 Non input pseudo reload: reject++
          alt=3,overall=7,losers=1,rld_nregs=1
          alt=4,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            0 Non input pseudo reload: reject++
            alt=1,overall=7,losers=1 -- refuse
            0 Non input pseudo reload: reject++
            alt=2,overall=7,losers=1 -- refuse
            0 Non input pseudo reload: reject++
            alt=3,overall=7,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=9,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=9,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=9,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=15,losers=1 -- refuse
	 Choosing alt 4 in insn 61:  (0) r  (1) rk  (2) rI {*arm_addsi3}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 68:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 75:  (0) l  (1) mi {*thumb2_movsi_vfp}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            alt=5: Bad operand -- refuse
            alt=6: Bad operand -- refuse
            alt=8: Bad operand -- refuse
            alt=9: Bad operand -- refuse
          alt=10,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=9,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=9,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=9,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=15,losers=1 -- refuse
	 Choosing alt 10 in insn 85:  (0) r  (1) rk  (2) L {*arm_addsi3}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 76:  (0) l  (1) l  (2) M {*arm_shiftsi3}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 71:  (0) m  (1) r {*thumb2_movhi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 78:  (0) m  (1) r {*thumb2_movhi_vfp}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
            alt=1,overall=13,losers=2 -- refuse
            0 Non input pseudo reload: reject++
            alt=2,overall=13,losers=2 -- refuse
            0 Non input pseudo reload: reject++
            alt=3,overall=13,losers=2 -- refuse
          alt=4,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            0 Non input pseudo reload: reject++
            alt=1,overall=7,losers=1 -- refuse
            0 Non input pseudo reload: reject++
            alt=2,overall=7,losers=1 -- refuse
            0 Non input pseudo reload: reject++
            alt=3,overall=7,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=9,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=9,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=9,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=15,losers=1 -- refuse
	 Choosing alt 4 in insn 90:  (0) r  (1) rk  (2) rI {*arm_addsi3}
            alt=0: Bad operand -- refuse
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 92:  (0) r  (1) r {*arm_cmpsi_insn}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 98:  (0) l {*thumb2_cbz}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 101:  (0) l  (1) mi {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 103:  (0) m  (1) r {*thumb2_movhi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 111:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=12,losers=2,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=7,overall=21,losers=2 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 108:  (0) m  (1) r {*arm_movqi_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=6,losers=1,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 113:  (0) m  (1) r {*arm_movqi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 7:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 9:  (0) r  (1) I {*thumb2_movsi_vfp}
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2 3
EBB 4 5 6
EBB 7
EBB 8 9
EBB 10
EBB 11
EBB 12
EBB 13

********** Pseudo live ranges #1: **********

  BB 13
   Insn 123: point = 0, n_alt = -1
   Insn 122: point = 0, n_alt = -2
  BB 11
   Insn 156: point = 2, n_alt = -1
   Insn 7: point = 2, n_alt = 1
  BB 12
   Insn 9: point = 3, n_alt = 1
  BB 10
   Insn 154: point = 4, n_alt = -1
   Insn 8: point = 4, n_alt = -2
   Insn 113: point = 6, n_alt = 8
   Insn 108: point = 7, n_alt = 8
   Insn 111: point = 8, n_alt = 1
  BB 9
   Insn 103: point = 10, n_alt = 4
   Insn 101: point = 11, n_alt = 5
  BB 8
   Insn 98: point = 14, n_alt = 0
  BB 7
   Insn 93: point = 16, n_alt = -1
   Insn 92: point = 16, n_alt = 1
   Insn 90: point = 16, n_alt = 4
   Insn 69: point = 17, n_alt = -2
   Insn 78: point = 18, n_alt = 4
   Insn 71: point = 19, n_alt = 4
   Insn 76: point = 20, n_alt = 1
   Insn 85: point = 22, n_alt = 10
   Insn 75: point = 23, n_alt = 5
   Insn 68: point = 24, n_alt = 5
  BB 6
   Insn 61: point = 26, n_alt = 4
  BB 5
   Insn 59: point = 29, n_alt = -1
   Insn 58: point = 29, n_alt = 1
   Insn 50: point = 30, n_alt = 0
   Insn 46: point = 31, n_alt = 8
   Insn 44: point = 32, n_alt = 1
   Insn 41: point = 33, n_alt = 8
   Insn 39: point = 34, n_alt = 1
  BB 4
   Insn 36: point = 36, n_alt = -1
   Insn 35: point = 36, n_alt = 0
   Insn 34: point = 37, n_alt = 1
  BB 3
   Insn 29: point = 39, n_alt = -1
   Insn 28: point = 39, n_alt = 3
  BB 2
   Insn 26: point = 40, n_alt = -1
   Insn 25: point = 40, n_alt = 0
   Insn 22: point = 41, n_alt = 0
   Insn 5: point = 42, n_alt = -2
   Insn 4: point = 44, n_alt = -2
   Insn 3: point = 46, n_alt = -2
   Insn 153: point = 48, n_alt = -2
   Insn 152: point = 49, n_alt = -2
   Insn 20: point = 50, n_alt = 1
   Insn 151: point = 51, n_alt = -2
   Insn 2: point = 52, n_alt = -2
   Insn 150: point = 54, n_alt = -2
 r115: [19..24]
 r117: [21..23]
 r120: [10..11]
 r122: [16..26]
 r123: [7..41]
 r124: [14..30]
 r127: [0..4]
 r128: [6..52]
 r129: [12..46]
 r130: [27..44] [10..17]
 r131: [16..42]
 r134: [40..50]
 r135: [36..37]
 r136: [33..34]
 r138: [31..32]
 r143: [18..20]
 r147: [5..8]
 r150: [53..54]
 r151: [47..51]
 r152: [45..49]
 r153: [43..48]
 r155: [29..29]
Compressing live ranges: from 55 to 31 - 56%
Ranges after the compression:
 r115: [8..11]
 r117: [10..11]
 r120: [4..5]
 r122: [6..11]
 r123: [2..22]
 r124: [6..14]
 r127: [0..1]
 r128: [2..28]
 r129: [6..26]
 r130: [12..24] [4..7]
 r131: [6..22]
 r134: [21..28]
 r135: [19..20]
 r136: [17..18]
 r138: [15..16]
 r143: [8..9]
 r147: [2..3]
 r150: [29..30]
 r151: [27..28]
 r152: [25..28]
 r153: [23..28]
 r155: [13..13]

********** Assignment #1: **********

	 Assigning to 155 (cl=GENERAL_REGS, orig=155, freq=110, tfirst=155, tfreq=110)...
	   Assign 4 to reload r155 (freq=110)

********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=12, prev_offset=12)
Can't eliminate 103 to 102 (offset=12, prev_offset=0)
Can't eliminate 103 to 11 (offset=12, prev_offset=0)
Can eliminate 103 to 7 (offset=12, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
changing reg in insn 68
changing reg in insn 75
changing reg in insn 76
changing reg in insn 101
changing reg in insn 90
changing reg in insn 61
changing reg in insn 78
changing reg in insn 71
changing reg in insn 86
changing reg in insn 80
changing reg in insn 90
changing reg in insn 69
changing reg in insn 63
changing reg in insn 22
changing reg in insn 28
changing reg in insn 50
changing reg in insn 98
changing reg in insn 92
changing reg in insn 8
changing reg in insn 9
changing reg in insn 7
changing reg in insn 122
changing reg in insn 2
changing reg in insn 113
changing reg in insn 108
changing reg in insn 46
changing reg in insn 41
changing reg in insn 34
changing reg in insn 20
changing reg in insn 3
changing reg in insn 75
changing reg in insn 75
changing reg in insn 101
changing reg in insn 87
changing reg in insn 83
changing reg in insn 68
changing reg in insn 65
changing reg in insn 54
changing reg in insn 14
changing reg in insn 4
changing reg in insn 69
changing reg in insn 103
changing reg in insn 61
changing reg in insn 53
changing reg in insn 16
changing reg in insn 5
changing reg in insn 85
changing reg in insn 58
changing reg in insn 50
changing reg in insn 92
changing reg in insn 88
changing reg in insn 85
changing reg in insn 66
changing reg in insn 55
changing reg in insn 20
changing reg in insn 25
changing reg in insn 34
changing reg in insn 35
changing reg in insn 39
changing reg in insn 44
changing reg in insn 76
changing reg in insn 111
changing reg in insn 8
changing reg in insn 150
changing reg in insn 2
changing reg in insn 151
changing reg in insn 3
changing reg in insn 152
changing reg in insn 4
changing reg in insn 153
changing reg in insn 5
changing reg in insn 58
deleting insn with uid = 150.
deleting insn with uid = 2.
deleting insn with uid = 151.
deleting insn with uid = 152.
deleting insn with uid = 153.
deleting insn with uid = 3.
deleting insn with uid = 4.
deleting insn with uid = 5.
deleting insn with uid = 122.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 14 n_edges 19 count 15 (  1.1)
df_worklist_dataflow_doublequeue: n_basic_blocks 14 n_edges 19 count 15 (  1.1)


HAL_SRAM_Read_16b

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,8u} r1={2d,8u} r2={4d,6u} r3={4d,10u} r4={6d,6u} r5={1d,3u} r12={2d,7u} r13={1d,13u} r14={2d,3u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={6d,5u} 
;;    total ref usage 117{48d,69u,0e} in 84{84 regular + 0 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 6 10 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 6 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":439:3 -1
     (nil))
(debug_insn 13 12 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":440:3 -1
     (nil))
(insn 20 13 14 2 (set (reg:SI 4 r4 [orig:134 hsram_23(D)->State ] [134])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:128 hsram ] [128])
                    (const_int 81 [0x51])) [0 hsram_23(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":443:25 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(debug_insn 14 20 15 2 (var_location:SI psramaddress (reg/v/f:SI 1 r1 [orig:129 pAddress ] [129])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":440:18 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":441:3 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI pdestbuff (reg/v/f:SI 2 r2 [orig:130 pDstBuffer ] [130])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":441:13 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":442:3 -1
     (nil))
(debug_insn 18 17 22 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":443:3 -1
     (nil))
(insn 22 18 23 2 (set (reg/v:SI 14 lr [orig:123 state ] [123])
        (zero_extend:SI (reg:QI 4 r4 [orig:134 hsram_23(D)->State ] [134]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":443:25 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(debug_insn 23 22 24 2 (var_location:QI state (reg:QI 14 lr [orig:123 state ] [123])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":443:25 -1
     (nil))
(debug_insn 24 23 25 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":446:3 -1
     (nil))
(insn 25 24 26 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 4 r4 [orig:134 hsram_23(D)->State ] [134])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":446:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 26 25 27 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 30)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":446:6 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 365072228 (nil))
 -> 30)
(note 27 26 28 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 28 27 29 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 14 lr [orig:123 state ] [123])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":446:39 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 29 28 30 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 128)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":446:39 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 128)
(code_label 30 29 31 4 53 (nil) [1 uses])
(note 31 30 32 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 32 31 33 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":449:5 -1
     (nil))
(debug_insn 33 32 34 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":449:5 -1
     (nil))
(insn 34 33 35 4 (set (reg:SI 4 r4 [orig:135 hsram_23(D)->Lock ] [135])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 0 r0 [orig:128 hsram ] [128])
                    (const_int 80 [0x50])) [0 hsram_23(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":449:5 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 35 34 36 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 4 r4 [orig:135 hsram_23(D)->Lock ] [135])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":449:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 36 35 37 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 132)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":449:5 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 134217732 (nil))
 -> 132)
(note 37 36 49 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 49 37 38 5 NOTE_INSN_DELETED)
(debug_insn 38 49 39 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":449:5 -1
     (nil))
(insn 39 38 41 5 (set (reg:SI 4 r4 [136])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":449:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 41 39 42 5 (set (mem:QI (plus:SI (reg/v/f:SI 0 r0 [orig:128 hsram ] [128])
                (const_int 80 [0x50])) [0 hsram_23(D)->Lock+0 S1 A32])
        (reg:QI 4 r4 [136])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":449:5 263 {*arm_movqi_insn}
     (nil))
(debug_insn 42 41 43 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":449:5 -1
     (nil))
(debug_insn 43 42 44 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":452:5 -1
     (nil))
(insn 44 43 46 5 (set (reg:SI 4 r4 [138])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":452:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 46 44 47 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:128 hsram ] [128])
                (const_int 81 [0x51])) [0 hsram_23(D)->State+0 S1 A8])
        (reg:QI 4 r4 [138])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":452:18 263 {*arm_movqi_insn}
     (nil))
(debug_insn 47 46 50 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":455:5 -1
     (nil))
(insn 50 47 51 5 (set (reg/v:SI 5 r5 [orig:124 limit ] [124])
        (and:SI (reg/v:SI 3 r3 [orig:131 BufferSize ] [131])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":455:11 90 {*arm_andsi3_insn}
     (nil))
(debug_insn 51 50 52 5 (var_location:QI limit (reg:QI 5 r5 [orig:124 limit ] [124])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":455:11 -1
     (nil))
(debug_insn 52 51 53 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":458:5 -1
     (nil))
(debug_insn 53 52 54 5 (var_location:SI pdestbuff (reg/v/f:SI 2 r2 [orig:130 pDstBuffer ] [130])) -1
     (nil))
(debug_insn 54 53 55 5 (var_location:SI psramaddress (reg/v/f:SI 1 r1 [orig:129 pAddress ] [129])) -1
     (nil))
(debug_insn 55 54 56 5 (var_location:SI size (reg/v:SI 3 r3 [orig:131 BufferSize ] [131])) -1
     (nil))
(debug_insn 56 55 58 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":458:29 -1
     (nil))
(insn 58 56 59 5 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg/v:SI 3 r3 [orig:131 BufferSize ] [131])
                        (const_int -2 [0xfffffffffffffffe]))
                    (const_int 0 [0])))
            (clobber (reg:SI 4 r4 [155]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":458:5 92 {*andsi3_compare0_scratch}
     (nil))
(jump_insn 59 58 60 5 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 94)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":458:5 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 118111604 (nil))
 -> 94)
(note 60 59 61 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 61 60 91 6 (set (reg:SI 12 ip [orig:122 ivtmp.84 ] [122])
        (plus:SI (reg/v/f:SI 2 r2 [orig:130 pDstBuffer ] [130])
            (const_int 4 [0x4]))) 7 {*arm_addsi3}
     (nil))
(code_label 91 61 62 7 56 (nil) [1 uses])
(note 62 91 63 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 63 62 64 7 (var_location:SI D#5 (plus:SI (reg:SI 12 ip [orig:122 ivtmp.84 ] [122])
        (const_int -4 [0xfffffffffffffffc]))) -1
     (nil))
(debug_insn 64 63 65 7 (var_location:SI pdestbuff (debug_expr:SI D#5)) -1
     (nil))
(debug_insn 65 64 66 7 (var_location:SI psramaddress (reg/v/f:SI 1 r1 [orig:129 pAddress ] [129])) -1
     (nil))
(debug_insn 66 65 67 7 (var_location:SI size (reg/v:SI 3 r3 [orig:131 BufferSize ] [131])) -1
     (nil))
(debug_insn 67 66 68 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":460:7 -1
     (nil))
(insn 68 67 75 7 (set (reg:SI 4 r4 [orig:115 _3 ] [115])
        (mem/v:SI (reg/v/f:SI 1 r1 [orig:129 pAddress ] [129]) [5 *psramaddress_41+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":460:32 728 {*thumb2_movsi_vfp}
     (nil))
(insn 75 68 85 7 (set (reg:SI 2 r2 [orig:117 _5 ] [117])
        (mem/v:SI (post_inc:SI (reg/v/f:SI 1 r1 [orig:129 pAddress ] [129])) [5 *psramaddress_41+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":462:33 728 {*thumb2_movsi_vfp}
     (expr_list:REG_INC (reg/v/f:SI 1 r1 [orig:129 pAddress ] [129])
        (nil)))
(insn 85 75 76 7 (set (reg/v:SI 3 r3 [orig:131 BufferSize ] [131])
        (plus:SI (reg/v:SI 3 r3 [orig:131 BufferSize ] [131])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":458:49 7 {*arm_addsi3}
     (nil))
(insn 76 85 71 7 (set (reg:SI 2 r2 [143])
        (lshiftrt:SI (reg:SI 2 r2 [orig:117 _5 ] [117])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":462:63 147 {*arm_shiftsi3}
     (nil))
(insn 71 76 72 7 (set (mem:HI (plus:SI (reg:SI 12 ip [orig:122 ivtmp.84 ] [122])
                (const_int -4 [0xfffffffffffffffc])) [7 MEM[base: _19, offset: 4294967292B]+0 S2 A16])
        (reg:HI 4 r4 [orig:115 _3 ] [115])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":460:20 724 {*thumb2_movhi_vfp}
     (nil))
(debug_insn 72 71 73 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":461:7 -1
     (nil))
(debug_insn 73 72 74 7 (var_location:SI pdestbuff (plus:SI (debug_expr:SI D#5)
        (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":461:16 -1
     (nil))
(debug_insn 74 73 78 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":462:7 -1
     (nil))
(insn 78 74 79 7 (set (mem:HI (plus:SI (reg:SI 12 ip [orig:122 ivtmp.84 ] [122])
                (const_int -2 [0xfffffffffffffffe])) [7 MEM[base: _19, offset: 4294967294B]+0 S2 A16])
        (reg:HI 2 r2 [143])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":462:20 724 {*thumb2_movhi_vfp}
     (nil))
(debug_insn 79 78 80 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":463:7 -1
     (nil))
(debug_insn 80 79 81 7 (var_location:SI pdestbuff (reg:SI 12 ip [orig:122 ivtmp.84 ] [122])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":463:16 -1
     (nil))
(debug_insn 81 80 83 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":464:7 -1
     (nil))
(debug_insn 83 81 84 7 (var_location:SI psramaddress (reg/v/f:SI 1 r1 [orig:129 pAddress ] [129])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":464:19 -1
     (nil))
(debug_insn 84 83 86 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":458:44 -1
     (nil))
(debug_insn 86 84 87 7 (var_location:SI pdestbuff (reg:SI 12 ip [orig:122 ivtmp.84 ] [122])) -1
     (nil))
(debug_insn 87 86 88 7 (var_location:SI psramaddress (reg/v/f:SI 1 r1 [orig:129 pAddress ] [129])) -1
     (nil))
(debug_insn 88 87 89 7 (var_location:SI size (reg/v:SI 3 r3 [orig:131 BufferSize ] [131])) -1
     (nil))
(debug_insn 89 88 69 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":458:29 -1
     (nil))
(insn 69 89 90 7 (set (reg/v/f:SI 2 r2 [orig:130 pDstBuffer ] [130])
        (reg:SI 12 ip [orig:122 ivtmp.84 ] [122])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 90 69 92 7 (set (reg:SI 12 ip [orig:122 ivtmp.84 ] [122])
        (plus:SI (reg:SI 12 ip [orig:122 ivtmp.84 ] [122])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":458:5 7 {*arm_addsi3}
     (nil))
(insn 92 90 93 7 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:131 BufferSize ] [131])
            (reg/v:SI 5 r5 [orig:124 limit ] [124]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":458:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 93 92 94 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 91)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":458:5 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 955630228 (nil))
 -> 91)
(code_label 94 93 95 8 55 (nil) [1 uses])
(note 95 94 97 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 97 95 96 8 NOTE_INSN_DELETED)
(debug_insn 96 97 98 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":468:5 -1
     (nil))
(jump_insn 98 96 99 8 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 5 r5 [orig:124 limit ] [124])
                        (const_int 0 [0]))
                    (label_ref:SI 104)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":468:8 1024 {*thumb2_cbz}
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 104)
(note 99 98 100 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 100 99 101 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":470:7 -1
     (nil))
(insn 101 100 103 9 (set (reg:SI 3 r3 [orig:120 _9 ] [120])
        (mem/v:SI (reg/v/f:SI 1 r1 [orig:129 pAddress ] [129]) [5 *psramaddress_42+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":470:32 728 {*thumb2_movsi_vfp}
     (nil))
(insn 103 101 104 9 (set (mem:HI (reg/v/f:SI 2 r2 [orig:130 pDstBuffer ] [130]) [7 *pdestbuff_44+0 S2 A16])
        (reg:HI 3 r3 [orig:120 _9 ] [120])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":470:20 724 {*thumb2_movhi_vfp}
     (nil))
(code_label 104 103 105 10 57 (nil) [1 uses])
(note 105 104 106 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 106 105 111 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":474:5 -1
     (nil))
(insn 111 106 108 10 (set (reg:SI 3 r3 [147])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":477:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 108 111 109 10 (set (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:128 hsram ] [128])
                (const_int 81 [0x51])) [0 hsram_23(D)->State+0 S1 A8])
        (reg:QI 14 lr [orig:123 state ] [123])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":474:18 263 {*arm_movqi_insn}
     (nil))
(debug_insn 109 108 110 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":477:5 -1
     (nil))
(debug_insn 110 109 113 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":477:5 -1
     (nil))
(insn 113 110 114 10 (set (mem:QI (plus:SI (reg/v/f:SI 0 r0 [orig:128 hsram ] [128])
                (const_int 80 [0x50])) [0 hsram_23(D)->Lock+0 S1 A32])
        (reg:QI 3 r3 [147])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":477:5 263 {*arm_movqi_insn}
     (nil))
(debug_insn 114 113 115 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":477:5 -1
     (nil))
(debug_insn 115 114 8 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":484:3 -1
     (nil))
(insn 8 115 154 10 (set (reg:SI 0 r0 [orig:127 <retval> ] [127])
        (reg:SI 3 r3 [147])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":484:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(jump_insn 154 8 155 10 (set (pc)
        (label_ref 116)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":484:10 284 {*arm_jump}
     (nil)
 -> 116)
(barrier 155 154 128)
(code_label 128 155 127 11 58 (nil) [1 uses])
(note 127 128 7 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 7 127 156 11 (set (reg:SI 0 r0 [orig:127 <retval> ] [127])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":481:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(jump_insn 156 7 157 11 (set (pc)
        (label_ref 116)) 284 {*arm_jump}
     (nil)
 -> 116)
(barrier 157 156 132)
(code_label 132 157 131 12 59 (nil) [1 uses])
(note 131 132 9 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 9 131 116 12 (set (reg:SI 0 r0 [orig:127 <retval> ] [127])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":449:5 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 116 9 117 13 54 (nil) [2 uses])
(note 117 116 123 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 123 117 158 13 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":485:1 -1
     (nil))
(note 158 123 159 NOTE_INSN_DELETED)
(note 159 158 0 NOTE_INSN_DELETED)

;; Function HAL_SRAM_Write_16b (HAL_SRAM_Write_16b, funcdef_no=338, decl_uid=9267, cgraph_uid=342, symbol_order=341)

      Creating newreg=162
Removing SCRATCH in insn #52 (nop 2)
rescanning insn with uid = 52.

********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=8, prev_offset=0)
Can't eliminate 103 to 102 (offset=8, prev_offset=0)
Can't eliminate 103 to 11 (offset=8, prev_offset=0)
Can eliminate 103 to 7 (offset=8, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 20:  (0) r  (1) m {thumb2_zero_extendqisi2_v6}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 22:  (0) =r  (1) r {thumb2_zero_extendqisi2_v6}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 23:  (0) l  (1) Py {*arm_cmpsi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 28:  (0) r  (1) m {thumb2_zero_extendqisi2_v6}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 29:  (0) l  (1) Py {*arm_cmpsi_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=12,losers=2,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=7,overall=21,losers=2 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 35:  (0) m  (1) r {*arm_movqi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 38:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=6,losers=1,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 40:  (0) m  (1) r {*arm_movqi_insn}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 44:  (0) =r  (1) %r  (2) I {*arm_andsi3_insn}
            alt=0: Bad operand -- refuse
            2 Scratch win: reject+=2
          alt=1,overall=2,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 52:  (0) r  (1) K  (2) r {*andsi3_compare0_scratch}
      Change to class GENERAL_REGS for r162
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=15,losers=2,rld_nregs=2
            0 Non input pseudo reload: reject++
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=1,overall=16,losers=2 -- refuse
            0 Non input pseudo reload: reject++
            1 Dying matched operand reload: reject++
          alt=2,overall=8,losers=1,rld_nregs=2
            0 Non input pseudo reload: reject++
          alt=3,overall=7,losers=1,rld_nregs=1
          alt=4,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            0 Non input pseudo reload: reject++
            alt=1,overall=7,losers=1 -- refuse
            0 Non input pseudo reload: reject++
            alt=2,overall=7,losers=1 -- refuse
            0 Non input pseudo reload: reject++
            alt=3,overall=7,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=9,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=9,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=9,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=15,losers=1 -- refuse
	 Choosing alt 4 in insn 55:  (0) r  (1) rk  (2) rI {*arm_addsi3}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 63:  (0) r  (1) m {*thumb2_zero_extendhisi2_v6}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 64:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 68:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 69:  (0) r  (1) m {*thumb2_zero_extendhisi2_v6}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            alt=5: Bad operand -- refuse
            alt=6: Bad operand -- refuse
            alt=8: Bad operand -- refuse
            alt=9: Bad operand -- refuse
          alt=10,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=9,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=9,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=9,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=15,losers=1 -- refuse
	 Choosing alt 10 in insn 79:  (0) r  (1) rk  (2) L {*arm_addsi3}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 71:  (0) r  (1) r  (3) r  (4) M {*orr_shiftsi}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 72:  (0) m  (1) l {*thumb2_movsi_vfp}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
            alt=1,overall=13,losers=2 -- refuse
            0 Non input pseudo reload: reject++
            alt=2,overall=13,losers=2 -- refuse
            0 Non input pseudo reload: reject++
            alt=3,overall=13,losers=2 -- refuse
          alt=4,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            0 Non input pseudo reload: reject++
            alt=1,overall=7,losers=1 -- refuse
            0 Non input pseudo reload: reject++
            alt=2,overall=7,losers=1 -- refuse
            0 Non input pseudo reload: reject++
            alt=3,overall=7,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=9,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=9,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=9,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=15,losers=1 -- refuse
	 Choosing alt 4 in insn 84:  (0) r  (1) rk  (2) rI {*arm_addsi3}
            alt=0: Bad operand -- refuse
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 86:  (0) r  (1) r {*arm_cmpsi_insn}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 92:  (0) l {*thumb2_cbz}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 95:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 96:  (0) r  (1) m {*thumb2_zero_extendhisi2_v6}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 147:  (0) l  (1) l  (2) M {*arm_shiftsi3}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 148:  (0) l  (1) l  (2) M {*arm_shiftsi3}
            alt=0: Bad operand -- refuse
          alt=1,overall=6,losers=1,rld_nregs=1
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            alt=0: Bad operand -- refuse
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 99
	 Choosing alt 1 in insn 99:  (0) l  (1) 0  (2) l {*iorsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 100:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 109:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 104:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=6,losers=1,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 106:  (0) m  (1) r {*arm_movqi_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=6,losers=1,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 111:  (0) m  (1) r {*arm_movqi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 7:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 9:  (0) r  (1) I {*thumb2_movsi_vfp}
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2 3 4 5
EBB 6
EBB 7 8
EBB 9
EBB 10
EBB 11
EBB 12

********** Pseudo live ranges #1: **********

  BB 12
   Insn 121: point = 0, n_alt = -1
   Insn 120: point = 0, n_alt = -2
  BB 10
   Insn 145: point = 2, n_alt = -1
   Insn 7: point = 2, n_alt = 1
  BB 11
   Insn 9: point = 3, n_alt = 1
  BB 9
   Insn 143: point = 4, n_alt = -1
   Insn 8: point = 4, n_alt = -2
   Insn 111: point = 6, n_alt = 8
   Insn 106: point = 7, n_alt = 8
   Insn 104: point = 8, n_alt = 1
   Insn 109: point = 9, n_alt = 1
  BB 8
   Insn 100: point = 11, n_alt = 7
   Insn 99: point = 12, n_alt = 1
   Insn 148: point = 14, n_alt = 1
   Insn 147: point = 15, n_alt = 1
   Insn 96: point = 17, n_alt = 1
   Insn 95: point = 19, n_alt = 5
  BB 7
   Insn 92: point = 21, n_alt = 0
  BB 6
   Insn 87: point = 23, n_alt = -1
   Insn 86: point = 23, n_alt = 1
   Insn 84: point = 23, n_alt = 4
   Insn 62: point = 24, n_alt = -2
   Insn 72: point = 25, n_alt = 7
   Insn 71: point = 27, n_alt = 1
   Insn 79: point = 29, n_alt = 10
   Insn 69: point = 30, n_alt = 1
   Insn 68: point = 31, n_alt = 5
   Insn 64: point = 32, n_alt = 7
   Insn 63: point = 33, n_alt = 1
  BB 5
   Insn 55: point = 35, n_alt = 4
  BB 4
   Insn 53: point = 38, n_alt = -1
   Insn 52: point = 38, n_alt = 1
   Insn 44: point = 39, n_alt = 0
   Insn 40: point = 40, n_alt = 8
   Insn 38: point = 41, n_alt = 1
   Insn 35: point = 42, n_alt = 8
  BB 3
   Insn 30: point = 44, n_alt = -1
   Insn 29: point = 44, n_alt = 0
   Insn 28: point = 45, n_alt = 1
  BB 2
   Insn 24: point = 47, n_alt = -1
   Insn 23: point = 47, n_alt = 0
   Insn 22: point = 48, n_alt = 0
   Insn 5: point = 49, n_alt = -2
   Insn 4: point = 51, n_alt = -2
   Insn 3: point = 53, n_alt = -2
   Insn 142: point = 55, n_alt = -2
   Insn 141: point = 56, n_alt = -2
   Insn 20: point = 57, n_alt = 1
   Insn 140: point = 58, n_alt = -2
   Insn 2: point = 59, n_alt = -2
   Insn 139: point = 61, n_alt = -2
 r113: [42..48]
 r117: [32..33]
 r118: [28..31]
 r122: [26..27]
 r125: [16..19]
 r127: [11..12]
 r129: [23..35]
 r130: [21..39]
 r132: [0..4]
 r133: [6..59]
 r134: [11..53]
 r135: [36..51] [18..24]
 r136: [23..49]
 r139: [47..57]
 r140: [44..45]
 r143: [40..41]
 r147: [28..30]
 r149: [13..17]
 r150: [13..15]
 r152: [7..8]
 r154: [5..9]
 r157: [60..61]
 r158: [54..58]
 r159: [52..56]
 r160: [50..55]
 r162: [38..38]
Compressing live ranges: from 62 to 37 - 59%
Ranges after the compression:
 r113: [25..28]
 r117: [18..19]
 r118: [16..17]
 r122: [14..15]
 r125: [8..11]
 r127: [4..5]
 r129: [12..19]
 r130: [12..22]
 r132: [0..1]
 r133: [2..34]
 r134: [4..32]
 r135: [20..30] [10..13]
 r136: [12..28]
 r139: [27..34]
 r140: [25..26]
 r143: [23..24]
 r147: [16..17]
 r149: [6..9]
 r150: [6..7]
 r152: [2..3]
 r154: [2..3]
 r157: [35..36]
 r158: [33..34]
 r159: [31..34]
 r160: [29..34]
 r162: [21..21]

********** Assignment #1: **********

	 Assigning to 162 (cl=GENERAL_REGS, orig=162, freq=110, tfirst=162, tfreq=110)...
	   Assign 12 to reload r162 (freq=110)

********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=8, prev_offset=8)
Can't eliminate 103 to 102 (offset=8, prev_offset=0)
Can't eliminate 103 to 11 (offset=8, prev_offset=0)
Can eliminate 103 to 7 (offset=8, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
changing reg in insn 22
changing reg in insn 63
changing reg in insn 64
changing reg in insn 68
changing reg in insn 71
changing reg in insn 71
changing reg in insn 72
changing reg in insn 95
changing reg in insn 147
changing reg in insn 99
changing reg in insn 100
changing reg in insn 84
changing reg in insn 55
changing reg in insn 69
changing reg in insn 63
changing reg in insn 80
changing reg in insn 74
changing reg in insn 84
changing reg in insn 62
changing reg in insn 57
changing reg in insn 44
changing reg in insn 92
changing reg in insn 86
changing reg in insn 8
changing reg in insn 9
changing reg in insn 7
changing reg in insn 120
changing reg in insn 2
changing reg in insn 111
changing reg in insn 106
changing reg in insn 40
changing reg in insn 35
changing reg in insn 28
changing reg in insn 20
changing reg in insn 3
changing reg in insn 72
changing reg in insn 72
changing reg in insn 100
changing reg in insn 95
changing reg in insn 81
changing reg in insn 77
changing reg in insn 68
changing reg in insn 64
changing reg in insn 59
changing reg in insn 48
changing reg in insn 14
changing reg in insn 4
changing reg in insn 62
changing reg in insn 96
changing reg in insn 55
changing reg in insn 47
changing reg in insn 16
changing reg in insn 5
changing reg in insn 79
changing reg in insn 52
changing reg in insn 44
changing reg in insn 86
changing reg in insn 82
changing reg in insn 79
changing reg in insn 60
changing reg in insn 49
changing reg in insn 20
changing reg in insn 23
changing reg in insn 28
changing reg in insn 29
changing reg in insn 38
changing reg in insn 69
changing reg in insn 71
changing reg in insn 96
changing reg in insn 148
changing reg in insn 147
changing reg in insn 148
changing reg in insn 104
changing reg in insn 109
changing reg in insn 8
changing reg in insn 139
changing reg in insn 2
changing reg in insn 140
changing reg in insn 3
changing reg in insn 141
changing reg in insn 4
changing reg in insn 142
changing reg in insn 5
changing reg in insn 52
deleting insn with uid = 139.
deleting insn with uid = 2.
deleting insn with uid = 140.
deleting insn with uid = 141.
deleting insn with uid = 142.
deleting insn with uid = 3.
deleting insn with uid = 4.
deleting insn with uid = 5.
deleting insn with uid = 120.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 13 n_edges 17 count 14 (  1.1)
df_worklist_dataflow_doublequeue: n_basic_blocks 13 n_edges 17 count 14 (  1.1)


HAL_SRAM_Write_16b

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,8u} r1={2d,10u} r2={7d,9u} r3={7d,13u} r4={4d,7u} r12={4d,8u} r13={1d,12u} r14={2d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,4u} 
;;    total ref usage 124{52d,72u,0e} in 85{85 regular + 0 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 6 10 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 6 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":499:3 -1
     (nil))
(debug_insn 13 12 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":500:3 -1
     (nil))
(insn 20 13 14 2 (set (reg:SI 4 r4 [orig:139 hsram_28(D)->State ] [139])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:133 hsram ] [133])
                    (const_int 81 [0x51])) [0 hsram_28(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":505:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(debug_insn 14 20 15 2 (var_location:SI psramaddress (reg/v/f:SI 1 r1 [orig:134 pAddress ] [134])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":500:18 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":501:3 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI psrcbuff (reg/v/f:SI 2 r2 [orig:135 pSrcBuffer ] [135])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":501:13 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":502:3 -1
     (nil))
(debug_insn 18 17 22 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":505:3 -1
     (nil))
(insn 22 18 23 2 (set (reg:SI 12 ip [orig:113 _1 ] [113])
        (zero_extend:SI (reg:QI 4 r4 [orig:139 hsram_28(D)->State ] [139]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":505:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 23 22 24 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 4 r4 [orig:139 hsram_28(D)->State ] [139])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":505:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 24 23 25 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 126)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":505:6 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 126)
(note 25 24 26 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 26 25 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":508:5 -1
     (nil))
(debug_insn 27 26 28 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":508:5 -1
     (nil))
(insn 28 27 29 3 (set (reg:SI 4 r4 [orig:140 hsram_28(D)->Lock ] [140])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 0 r0 [orig:133 hsram ] [133])
                    (const_int 80 [0x50])) [0 hsram_28(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":508:5 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 29 28 30 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 4 r4 [orig:140 hsram_28(D)->Lock ] [140])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":508:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 30 29 31 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 130)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":508:5 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 134217732 (nil))
 -> 130)
(note 31 30 43 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 43 31 32 4 NOTE_INSN_DELETED)
(debug_insn 32 43 35 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":508:5 -1
     (nil))
(insn 35 32 36 4 (set (mem:QI (plus:SI (reg/v/f:SI 0 r0 [orig:133 hsram ] [133])
                (const_int 80 [0x50])) [0 hsram_28(D)->Lock+0 S1 A32])
        (reg:QI 12 ip [orig:113 _1 ] [113])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":508:5 263 {*arm_movqi_insn}
     (nil))
(debug_insn 36 35 37 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":508:5 -1
     (nil))
(debug_insn 37 36 38 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":511:5 -1
     (nil))
(insn 38 37 40 4 (set (reg:SI 4 r4 [143])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":511:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 40 38 41 4 (set (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:133 hsram ] [133])
                (const_int 81 [0x51])) [0 hsram_28(D)->State+0 S1 A8])
        (reg:QI 4 r4 [143])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":511:18 263 {*arm_movqi_insn}
     (nil))
(debug_insn 41 40 44 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":514:5 -1
     (nil))
(insn 44 41 45 4 (set (reg/v:SI 4 r4 [orig:130 limit ] [130])
        (and:SI (reg/v:SI 3 r3 [orig:136 BufferSize ] [136])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":514:11 90 {*arm_andsi3_insn}
     (nil))
(debug_insn 45 44 46 4 (var_location:QI limit (reg:QI 4 r4 [orig:130 limit ] [130])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":514:11 -1
     (nil))
(debug_insn 46 45 47 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":517:5 -1
     (nil))
(debug_insn 47 46 48 4 (var_location:SI psrcbuff (reg/v/f:SI 2 r2 [orig:135 pSrcBuffer ] [135])) -1
     (nil))
(debug_insn 48 47 49 4 (var_location:SI psramaddress (reg/v/f:SI 1 r1 [orig:134 pAddress ] [134])) -1
     (nil))
(debug_insn 49 48 50 4 (var_location:SI size (reg/v:SI 3 r3 [orig:136 BufferSize ] [136])) -1
     (nil))
(debug_insn 50 49 52 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":517:29 -1
     (nil))
(insn 52 50 53 4 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg/v:SI 3 r3 [orig:136 BufferSize ] [136])
                        (const_int -2 [0xfffffffffffffffe]))
                    (const_int 0 [0])))
            (clobber (reg:SI 12 ip [162]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":517:5 92 {*andsi3_compare0_scratch}
     (nil))
(jump_insn 53 52 54 4 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 88)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":517:5 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 118111604 (nil))
 -> 88)
(note 54 53 55 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 55 54 85 5 (set (reg:SI 12 ip [orig:129 ivtmp.100 ] [129])
        (plus:SI (reg/v/f:SI 2 r2 [orig:135 pSrcBuffer ] [135])
            (const_int 4 [0x4]))) 7 {*arm_addsi3}
     (nil))
(code_label 85 55 56 6 71 (nil) [1 uses])
(note 56 85 70 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 70 56 57 6 NOTE_INSN_DELETED)
(debug_insn 57 70 58 6 (var_location:SI D#6 (plus:SI (reg:SI 12 ip [orig:129 ivtmp.100 ] [129])
        (const_int -4 [0xfffffffffffffffc]))) -1
     (nil))
(debug_insn 58 57 59 6 (var_location:SI psrcbuff (debug_expr:SI D#6)) -1
     (nil))
(debug_insn 59 58 60 6 (var_location:SI psramaddress (reg/v/f:SI 1 r1 [orig:134 pAddress ] [134])) -1
     (nil))
(debug_insn 60 59 61 6 (var_location:SI size (reg/v:SI 3 r3 [orig:136 BufferSize ] [136])) -1
     (nil))
(debug_insn 61 60 63 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":519:7 -1
     (nil))
(insn 63 61 64 6 (set (reg:SI 2 r2 [orig:117 _5 ] [117])
        (zero_extend:SI (mem:HI (plus:SI (reg:SI 12 ip [orig:129 ivtmp.100 ] [129])
                    (const_int -4 [0xfffffffffffffffc])) [7 MEM[base: _17, offset: 4294967292B]+0 S2 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":519:23 1005 {*thumb2_zero_extendhisi2_v6}
     (nil))
(insn 64 63 65 6 (set (mem/v:SI (reg/v/f:SI 1 r1 [orig:134 pAddress ] [134]) [5 *psramaddress_45+0 S4 A32])
        (reg:SI 2 r2 [orig:117 _5 ] [117])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":519:21 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 65 64 66 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":520:7 -1
     (nil))
(debug_insn 66 65 67 6 (var_location:SI psrcbuff (plus:SI (debug_expr:SI D#6)
        (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":520:15 -1
     (nil))
(debug_insn 67 66 68 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":521:7 -1
     (nil))
(insn 68 67 69 6 (set (reg:SI 2 r2 [orig:118 _6 ] [118])
        (mem/v:SI (reg/v/f:SI 1 r1 [orig:134 pAddress ] [134]) [5 *psramaddress_45+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":521:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 69 68 79 6 (set (reg:SI 14 lr [orig:147 MEM[base: _17, offset: 4294967294B] ] [147])
        (zero_extend:SI (mem:HI (plus:SI (reg:SI 12 ip [orig:129 ivtmp.100 ] [129])
                    (const_int -2 [0xfffffffffffffffe])) [7 MEM[base: _17, offset: 4294967294B]+0 S2 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":521:25 1005 {*thumb2_zero_extendhisi2_v6}
     (nil))
(insn 79 69 71 6 (set (reg/v:SI 3 r3 [orig:136 BufferSize ] [136])
        (plus:SI (reg/v:SI 3 r3 [orig:136 BufferSize ] [136])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":517:49 7 {*arm_addsi3}
     (nil))
(insn 71 79 72 6 (set (reg:SI 2 r2 [orig:122 _10 ] [122])
        (ior:SI (ashift:SI (reg:SI 14 lr [orig:147 MEM[base: _17, offset: 4294967294B] ] [147])
                (const_int 16 [0x10]))
            (reg:SI 2 r2 [orig:118 _6 ] [118]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":521:21 320 {*orr_shiftsi}
     (nil))
(insn 72 71 73 6 (set (mem/v:SI (post_inc:SI (reg/v/f:SI 1 r1 [orig:134 pAddress ] [134])) [5 *psramaddress_45+0 S4 A32])
        (reg:SI 2 r2 [orig:122 _10 ] [122])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":521:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_INC (reg/v/f:SI 1 r1 [orig:134 pAddress ] [134])
        (nil)))
(debug_insn 73 72 74 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":522:7 -1
     (nil))
(debug_insn 74 73 75 6 (var_location:SI psrcbuff (reg:SI 12 ip [orig:129 ivtmp.100 ] [129])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":522:15 -1
     (nil))
(debug_insn 75 74 77 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":523:7 -1
     (nil))
(debug_insn 77 75 78 6 (var_location:SI psramaddress (reg/v/f:SI 1 r1 [orig:134 pAddress ] [134])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":523:19 -1
     (nil))
(debug_insn 78 77 80 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":517:44 -1
     (nil))
(debug_insn 80 78 81 6 (var_location:SI psrcbuff (reg:SI 12 ip [orig:129 ivtmp.100 ] [129])) -1
     (nil))
(debug_insn 81 80 82 6 (var_location:SI psramaddress (reg/v/f:SI 1 r1 [orig:134 pAddress ] [134])) -1
     (nil))
(debug_insn 82 81 83 6 (var_location:SI size (reg/v:SI 3 r3 [orig:136 BufferSize ] [136])) -1
     (nil))
(debug_insn 83 82 62 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":517:29 -1
     (nil))
(insn 62 83 84 6 (set (reg/v/f:SI 2 r2 [orig:135 pSrcBuffer ] [135])
        (reg:SI 12 ip [orig:129 ivtmp.100 ] [129])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 84 62 86 6 (set (reg:SI 12 ip [orig:129 ivtmp.100 ] [129])
        (plus:SI (reg:SI 12 ip [orig:129 ivtmp.100 ] [129])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":517:5 7 {*arm_addsi3}
     (nil))
(insn 86 84 87 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:136 BufferSize ] [136])
            (reg/v:SI 4 r4 [orig:130 limit ] [130]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":517:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 87 86 88 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 85)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":517:5 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 955630228 (nil))
 -> 85)
(code_label 88 87 89 7 70 (nil) [1 uses])
(note 89 88 91 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 91 89 90 7 NOTE_INSN_DELETED)
(debug_insn 90 91 92 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":527:5 -1
     (nil))
(jump_insn 92 90 93 7 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 4 r4 [orig:130 limit ] [130])
                        (const_int 0 [0]))
                    (label_ref:SI 101)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":527:8 1024 {*thumb2_cbz}
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 101)
(note 93 92 97 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 97 93 94 8 NOTE_INSN_DELETED)
(debug_insn 94 97 95 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":529:7 -1
     (nil))
(insn 95 94 96 8 (set (reg:SI 3 r3 [orig:125 _14 ] [125])
        (mem/v:SI (reg/v/f:SI 1 r1 [orig:134 pAddress ] [134]) [5 *psramaddress_47+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":529:65 728 {*thumb2_movsi_vfp}
     (nil))
(insn 96 95 147 8 (set (reg:SI 2 r2 [orig:149 *psrcbuff_49 ] [149])
        (zero_extend:SI (mem:HI (reg/v/f:SI 2 r2 [orig:135 pSrcBuffer ] [135]) [7 *psrcbuff_49+0 S2 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":529:46 1005 {*thumb2_zero_extendhisi2_v6}
     (nil))
(insn 147 96 148 8 (set (reg:SI 3 r3 [150])
        (lshiftrt:SI (reg:SI 3 r3 [orig:125 _14 ] [125])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":529:80 147 {*arm_shiftsi3}
     (nil))
(insn 148 147 99 8 (set (reg:SI 3 r3 [150])
        (ashift:SI (reg:SI 3 r3 [150])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":529:80 147 {*arm_shiftsi3}
     (nil))
(insn 99 148 100 8 (set (reg:SI 3 r3 [orig:127 _16 ] [127])
        (ior:SI (reg:SI 3 r3 [150])
            (reg:SI 2 r2 [orig:149 *psrcbuff_49 ] [149]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":529:61 106 {*iorsi3_insn}
     (nil))
(insn 100 99 101 8 (set (mem/v:SI (reg/v/f:SI 1 r1 [orig:134 pAddress ] [134]) [5 *psramaddress_47+0 S4 A32])
        (reg:SI 3 r3 [orig:127 _16 ] [127])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":529:21 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 101 100 102 9 72 (nil) [1 uses])
(note 102 101 103 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 103 102 109 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":533:5 -1
     (nil))
(insn 109 103 104 9 (set (reg:SI 3 r3 [154])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":536:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 104 109 106 9 (set (reg:SI 2 r2 [152])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":533:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 106 104 107 9 (set (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:133 hsram ] [133])
                (const_int 81 [0x51])) [0 hsram_28(D)->State+0 S1 A8])
        (reg:QI 2 r2 [152])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":533:18 263 {*arm_movqi_insn}
     (nil))
(debug_insn 107 106 108 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":536:5 -1
     (nil))
(debug_insn 108 107 111 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":536:5 -1
     (nil))
(insn 111 108 112 9 (set (mem:QI (plus:SI (reg/v/f:SI 0 r0 [orig:133 hsram ] [133])
                (const_int 80 [0x50])) [0 hsram_28(D)->Lock+0 S1 A32])
        (reg:QI 3 r3 [154])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":536:5 263 {*arm_movqi_insn}
     (nil))
(debug_insn 112 111 113 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":536:5 -1
     (nil))
(debug_insn 113 112 8 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":543:3 -1
     (nil))
(insn 8 113 143 9 (set (reg:SI 0 r0 [orig:132 <retval> ] [132])
        (reg:SI 3 r3 [154])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":543:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(jump_insn 143 8 144 9 (set (pc)
        (label_ref 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":543:10 284 {*arm_jump}
     (nil)
 -> 114)
(barrier 144 143 126)
(code_label 126 144 125 10 73 (nil) [1 uses])
(note 125 126 7 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 7 125 145 10 (set (reg:SI 0 r0 [orig:132 <retval> ] [132])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":540:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(jump_insn 145 7 146 10 (set (pc)
        (label_ref 114)) 284 {*arm_jump}
     (nil)
 -> 114)
(barrier 146 145 130)
(code_label 130 146 129 11 74 (nil) [1 uses])
(note 129 130 9 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 9 129 114 11 (set (reg:SI 0 r0 [orig:132 <retval> ] [132])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":508:5 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 114 9 115 12 69 (nil) [2 uses])
(note 115 114 121 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 121 115 149 12 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":544:1 -1
     (nil))
(note 149 121 150 NOTE_INSN_DELETED)
(note 150 149 0 NOTE_INSN_DELETED)

;; Function HAL_SRAM_Read_32b (HAL_SRAM_Read_32b, funcdef_no=339, decl_uid=9272, cgraph_uid=343, symbol_order=342)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=4, prev_offset=0)
Can't eliminate 103 to 102 (offset=4, prev_offset=0)
Can't eliminate 103 to 11 (offset=4, prev_offset=0)
Can eliminate 103 to 7 (offset=4, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 19:  (0) r  (1) m {thumb2_zero_extendqisi2_v6}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 21:  (0) =r  (1) r {thumb2_zero_extendqisi2_v6}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 24:  (0) l  (1) Py {*arm_cmpsi_insn}
          alt=0,overall=6,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 27:  (0) r  (1) I {*arm_cmpsi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 33:  (0) r  (1) m {thumb2_zero_extendqisi2_v6}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 34:  (0) l  (1) Py {*arm_cmpsi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 40:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=6,losers=1,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 42:  (0) m  (1) r {*arm_movqi_insn}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 49:  (0) l {*thumb2_cbz}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 55:  (0) l  (1) mi {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 56:  (0) m  (1) l {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 70:  (0) =l  (1) l  (2) lPt {thumb2_addsi3_compare0}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 79:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=12,losers=2,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=7,overall=21,losers=2 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 76:  (0) m  (1) r {*arm_movqi_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=6,losers=1,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 81:  (0) m  (1) r {*arm_movqi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 7:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 9:  (0) r  (1) I {*thumb2_movsi_vfp}
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2 3
EBB 4 5
EBB 6
EBB 7
EBB 8
EBB 9
EBB 10

********** Pseudo live ranges #1: **********

  BB 10
   Insn 91: point = 0, n_alt = -1
   Insn 90: point = 0, n_alt = -2
  BB 8
   Insn 128: point = 2, n_alt = -1
   Insn 7: point = 2, n_alt = 1
  BB 9
   Insn 9: point = 3, n_alt = 1
  BB 7
   Insn 126: point = 4, n_alt = -1
   Insn 8: point = 4, n_alt = -2
   Insn 81: point = 6, n_alt = 8
   Insn 76: point = 7, n_alt = 8
   Insn 79: point = 8, n_alt = 1
  BB 6
   Insn 71: point = 10, n_alt = -1
   Insn 70: point = 10, n_alt = 0
   Insn 56: point = 11, n_alt = 7
   Insn 55: point = 13, n_alt = 5
  BB 5
   Insn 49: point = 15, n_alt = 0
   Insn 42: point = 15, n_alt = 8
   Insn 40: point = 16, n_alt = 1
  BB 4
   Insn 35: point = 18, n_alt = -1
   Insn 34: point = 18, n_alt = 0
   Insn 33: point = 19, n_alt = 1
  BB 3
   Insn 28: point = 21, n_alt = -1
   Insn 27: point = 21, n_alt = 3
  BB 2
   Insn 25: point = 22, n_alt = -1
   Insn 24: point = 22, n_alt = 0
   Insn 21: point = 23, n_alt = 0
   Insn 5: point = 24, n_alt = -2
   Insn 4: point = 26, n_alt = -2
   Insn 3: point = 28, n_alt = -2
   Insn 125: point = 30, n_alt = -2
   Insn 124: point = 31, n_alt = -2
   Insn 19: point = 32, n_alt = 1
   Insn 123: point = 33, n_alt = -2
   Insn 2: point = 34, n_alt = -2
   Insn 122: point = 36, n_alt = -2
 r114: [12..13]
 r115: [7..23]
 r116: [0..4]
 r117: [6..34]
 r118: [10..28]
 r119: [10..26]
 r120: [10..24]
 r123: [22..32]
 r124: [18..19]
 r125: [15..16]
 r128: [5..8]
 r132: [35..36]
 r133: [29..33]
 r134: [27..31]
 r135: [25..30]
Compressing live ranges: from 37 to 20 - 54%
Ranges after the compression:
 r114: [4..5]
 r115: [2..11]
 r116: [0..1]
 r117: [2..17]
 r118: [4..15]
 r119: [4..13]
 r120: [4..11]
 r123: [10..17]
 r124: [8..9]
 r125: [6..7]
 r128: [2..3]
 r132: [18..19]
 r133: [16..17]
 r134: [14..17]
 r135: [12..17]

********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=4, prev_offset=4)
Can't eliminate 103 to 102 (offset=4, prev_offset=0)
Can't eliminate 103 to 11 (offset=4, prev_offset=0)
Can eliminate 103 to 7 (offset=4, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
changing reg in insn 55
changing reg in insn 56
changing reg in insn 21
changing reg in insn 27
changing reg in insn 8
changing reg in insn 9
changing reg in insn 7
changing reg in insn 90
changing reg in insn 2
changing reg in insn 81
changing reg in insn 76
changing reg in insn 42
changing reg in insn 33
changing reg in insn 19
changing reg in insn 3
changing reg in insn 55
changing reg in insn 55
changing reg in insn 66
changing reg in insn 62
changing reg in insn 52
changing reg in insn 45
changing reg in insn 14
changing reg in insn 4
changing reg in insn 56
changing reg in insn 56
changing reg in insn 65
changing reg in insn 59
changing reg in insn 51
changing reg in insn 44
changing reg in insn 16
changing reg in insn 70
changing reg in insn 5
changing reg in insn 70
changing reg in insn 70
changing reg in insn 67
changing reg in insn 49
changing reg in insn 53
changing reg in insn 46
changing reg in insn 19
changing reg in insn 24
changing reg in insn 33
changing reg in insn 34
changing reg in insn 40
changing reg in insn 79
changing reg in insn 8
changing reg in insn 122
changing reg in insn 2
changing reg in insn 123
changing reg in insn 3
changing reg in insn 124
changing reg in insn 4
changing reg in insn 125
changing reg in insn 5
deleting insn with uid = 122.
deleting insn with uid = 2.
deleting insn with uid = 123.
deleting insn with uid = 124.
deleting insn with uid = 125.
deleting insn with uid = 3.
deleting insn with uid = 4.
deleting insn with uid = 5.
deleting insn with uid = 90.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 15 count 12 (  1.1)
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 15 count 12 (  1.1)


HAL_SRAM_Read_32b

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 100 [cc]
;;  ref usage 	r0={4d,7u} r1={2d,6u} r2={2d,6u} r3={3d,8u} r4={4d,5u} r12={1d,3u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,4u} 
;;    total ref usage 88{39d,49u,0e} in 61{61 regular + 0 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 6 10 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 6 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":558:3 -1
     (nil))
(debug_insn 13 12 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":559:3 -1
     (nil))
(insn 19 13 14 2 (set (reg:SI 4 r4 [orig:123 hsram_12(D)->State ] [123])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:117 hsram ] [117])
                    (const_int 81 [0x51])) [0 hsram_12(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":561:25 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(debug_insn 14 19 15 2 (var_location:SI psramaddress (reg/v/f:SI 1 r1 [orig:118 pAddress ] [118])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":559:18 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":560:3 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI pdestbuff (reg/v/f:SI 2 r2 [orig:119 pDstBuffer ] [119])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":560:13 -1
     (nil))
(debug_insn 17 16 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":561:3 -1
     (nil))
(insn 21 17 22 2 (set (reg/v:SI 12 ip [orig:115 state ] [115])
        (zero_extend:SI (reg:QI 4 r4 [orig:123 hsram_12(D)->State ] [123]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":561:25 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(debug_insn 22 21 23 2 (var_location:QI state (reg:QI 12 ip [orig:115 state ] [115])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":561:25 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":564:3 -1
     (nil))
(insn 24 23 25 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 4 r4 [orig:123 hsram_12(D)->State ] [123])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":564:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 25 24 26 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 29)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":564:6 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 365072228 (nil))
 -> 29)
(note 26 25 27 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 27 26 28 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 12 ip [orig:115 state ] [115])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":564:39 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 28 27 29 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 96)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":564:39 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 96)
(code_label 29 28 30 4 81 (nil) [1 uses])
(note 30 29 31 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 31 30 32 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":567:5 -1
     (nil))
(debug_insn 32 31 33 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":567:5 -1
     (nil))
(insn 33 32 34 4 (set (reg:SI 4 r4 [orig:124 hsram_12(D)->Lock ] [124])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 0 r0 [orig:117 hsram ] [117])
                    (const_int 80 [0x50])) [0 hsram_12(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":567:5 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 34 33 35 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 4 r4 [orig:124 hsram_12(D)->Lock ] [124])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":567:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 35 34 36 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 100)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":567:5 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 134217732 (nil))
 -> 100)
(note 36 35 48 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 48 36 37 5 NOTE_INSN_DELETED)
(debug_insn 37 48 38 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":567:5 -1
     (nil))
(debug_insn 38 37 39 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":567:5 -1
     (nil))
(debug_insn 39 38 40 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":570:5 -1
     (nil))
(insn 40 39 42 5 (set (reg:SI 4 r4 [125])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":570:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 42 40 43 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:117 hsram ] [117])
                (const_int 81 [0x51])) [0 hsram_12(D)->State+0 S1 A8])
        (reg:QI 4 r4 [125])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":570:18 263 {*arm_movqi_insn}
     (nil))
(debug_insn 43 42 44 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":573:5 -1
     (nil))
(debug_insn 44 43 45 5 (var_location:SI pdestbuff (reg/v/f:SI 2 r2 [orig:119 pDstBuffer ] [119])) -1
     (nil))
(debug_insn 45 44 46 5 (var_location:SI psramaddress (reg/v/f:SI 1 r1 [orig:118 pAddress ] [118])) -1
     (nil))
(debug_insn 46 45 47 5 (var_location:SI size (reg/v:SI 3 r3 [orig:120 BufferSize ] [120])) -1
     (nil))
(debug_insn 47 46 49 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":573:29 -1
     (nil))
(jump_insn 49 47 69 5 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 3 r3 [orig:120 BufferSize ] [120])
                        (const_int 0 [0]))
                    (label_ref:SI 72)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":573:5 1024 {*thumb2_cbz}
     (int_list:REG_BR_PROB 118111604 (nil))
 -> 72)
(code_label 69 49 50 6 84 (nil) [1 uses])
(note 50 69 64 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 64 50 51 6 NOTE_INSN_DELETED)
(debug_insn 51 64 52 6 (var_location:SI pdestbuff (reg/v/f:SI 2 r2 [orig:119 pDstBuffer ] [119])) -1
     (nil))
(debug_insn 52 51 53 6 (var_location:SI psramaddress (reg/v/f:SI 1 r1 [orig:118 pAddress ] [118])) -1
     (nil))
(debug_insn 53 52 54 6 (var_location:SI size (reg/v:SI 3 r3 [orig:120 BufferSize ] [120])) -1
     (nil))
(debug_insn 54 53 55 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":575:7 -1
     (nil))
(insn 55 54 56 6 (set (reg:SI 4 r4 [orig:114 _2 ] [114])
        (mem/v:SI (post_inc:SI (reg/v/f:SI 1 r1 [orig:118 pAddress ] [118])) [5 *psramaddress_27+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":575:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_INC (reg/v/f:SI 1 r1 [orig:118 pAddress ] [118])
        (nil)))
(insn 56 55 57 6 (set (mem:SI (post_inc:SI (reg/v/f:SI 2 r2 [orig:119 pDstBuffer ] [119])) [5 MEM[base: pdestbuff_25, offset: 0B]+0 S4 A32])
        (reg:SI 4 r4 [orig:114 _2 ] [114])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":575:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_INC (reg/v/f:SI 2 r2 [orig:119 pDstBuffer ] [119])
        (nil)))
(debug_insn 57 56 59 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":576:7 -1
     (nil))
(debug_insn 59 57 60 6 (var_location:SI pdestbuff (reg/v/f:SI 2 r2 [orig:119 pDstBuffer ] [119])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":576:16 -1
     (nil))
(debug_insn 60 59 62 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":577:7 -1
     (nil))
(debug_insn 62 60 63 6 (var_location:SI psramaddress (reg/v/f:SI 1 r1 [orig:118 pAddress ] [118])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":577:19 -1
     (nil))
(debug_insn 63 62 65 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":573:41 -1
     (nil))
(debug_insn 65 63 66 6 (var_location:SI pdestbuff (reg/v/f:SI 2 r2 [orig:119 pDstBuffer ] [119])) -1
     (nil))
(debug_insn 66 65 67 6 (var_location:SI psramaddress (reg/v/f:SI 1 r1 [orig:118 pAddress ] [118])) -1
     (nil))
(debug_insn 67 66 68 6 (var_location:SI size (plus:SI (reg/v:SI 3 r3 [orig:120 BufferSize ] [120])
        (const_int -1 [0xffffffffffffffff]))) -1
     (nil))
(debug_insn 68 67 70 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":573:29 -1
     (nil))
(insn 70 68 71 6 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (plus:SI (reg/v:SI 3 r3 [orig:120 BufferSize ] [120])
                        (const_int -1 [0xffffffffffffffff]))
                    (const_int 0 [0])))
            (set (reg/v:SI 3 r3 [orig:120 BufferSize ] [120])
                (plus:SI (reg/v:SI 3 r3 [orig:120 BufferSize ] [120])
                    (const_int -1 [0xffffffffffffffff])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":573:5 1019 {thumb2_addsi3_compare0}
     (nil))
(jump_insn 71 70 72 6 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 69)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":573:5 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 955630228 (nil))
 -> 69)
(code_label 72 71 73 7 83 (nil) [1 uses])
(note 73 72 74 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 74 73 79 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":581:5 -1
     (nil))
(insn 79 74 76 7 (set (reg:SI 3 r3 [128])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":584:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 76 79 77 7 (set (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:117 hsram ] [117])
                (const_int 81 [0x51])) [0 hsram_12(D)->State+0 S1 A8])
        (reg:QI 12 ip [orig:115 state ] [115])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":581:18 263 {*arm_movqi_insn}
     (nil))
(debug_insn 77 76 78 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":584:5 -1
     (nil))
(debug_insn 78 77 81 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":584:5 -1
     (nil))
(insn 81 78 82 7 (set (mem:QI (plus:SI (reg/v/f:SI 0 r0 [orig:117 hsram ] [117])
                (const_int 80 [0x50])) [0 hsram_12(D)->Lock+0 S1 A32])
        (reg:QI 3 r3 [128])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":584:5 263 {*arm_movqi_insn}
     (nil))
(debug_insn 82 81 83 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":584:5 -1
     (nil))
(debug_insn 83 82 8 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":591:3 -1
     (nil))
(insn 8 83 126 7 (set (reg:SI 0 r0 [orig:116 <retval> ] [116])
        (reg:SI 3 r3 [128])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":591:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(jump_insn 126 8 127 7 (set (pc)
        (label_ref 84)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":591:10 284 {*arm_jump}
     (nil)
 -> 84)
(barrier 127 126 96)
(code_label 96 127 95 8 85 (nil) [1 uses])
(note 95 96 7 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 7 95 128 8 (set (reg:SI 0 r0 [orig:116 <retval> ] [116])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":588:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(jump_insn 128 7 129 8 (set (pc)
        (label_ref 84)) 284 {*arm_jump}
     (nil)
 -> 84)
(barrier 129 128 100)
(code_label 100 129 99 9 86 (nil) [1 uses])
(note 99 100 9 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 9 99 84 9 (set (reg:SI 0 r0 [orig:116 <retval> ] [116])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":567:5 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 84 9 85 10 82 (nil) [2 uses])
(note 85 84 91 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 91 85 130 10 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":592:1 -1
     (nil))
(note 130 91 131 NOTE_INSN_DELETED)
(note 131 130 0 NOTE_INSN_DELETED)

;; Function HAL_SRAM_Write_32b (HAL_SRAM_Write_32b, funcdef_no=340, decl_uid=9277, cgraph_uid=344, symbol_order=343)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=4, prev_offset=0)
Can't eliminate 103 to 102 (offset=4, prev_offset=0)
Can't eliminate 103 to 11 (offset=4, prev_offset=0)
Can eliminate 103 to 7 (offset=4, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 19:  (0) r  (1) m {thumb2_zero_extendqisi2_v6}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 22:  (0) l  (1) Py {*arm_cmpsi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 27:  (0) r  (1) m {thumb2_zero_extendqisi2_v6}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 28:  (0) l  (1) Py {*arm_cmpsi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 34:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=6,losers=1,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 36:  (0) m  (1) r {*arm_movqi_insn}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 43:  (0) l {*thumb2_cbz}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 49:  (0) l  (1) mi {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 50:  (0) m  (1) l {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 64:  (0) =l  (1) l  (2) lPt {thumb2_addsi3_compare0}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 74:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 69:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=6,losers=1,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 71:  (0) m  (1) r {*arm_movqi_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=6,losers=1,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 76:  (0) m  (1) r {*arm_movqi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 7:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 9:  (0) r  (1) I {*thumb2_movsi_vfp}
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2 3 4
EBB 5
EBB 6
EBB 7
EBB 8
EBB 9

********** Pseudo live ranges #1: **********

  BB 9
   Insn 86: point = 0, n_alt = -1
   Insn 85: point = 0, n_alt = -2
  BB 7
   Insn 114: point = 2, n_alt = -1
   Insn 7: point = 2, n_alt = 1
  BB 8
   Insn 9: point = 3, n_alt = 1
  BB 6
   Insn 112: point = 4, n_alt = -1
   Insn 8: point = 4, n_alt = -2
   Insn 76: point = 6, n_alt = 8
   Insn 71: point = 7, n_alt = 8
   Insn 69: point = 8, n_alt = 1
   Insn 74: point = 9, n_alt = 1
  BB 5
   Insn 65: point = 11, n_alt = -1
   Insn 64: point = 11, n_alt = 0
   Insn 50: point = 12, n_alt = 7
   Insn 49: point = 14, n_alt = 5
  BB 4
   Insn 43: point = 16, n_alt = 0
   Insn 36: point = 16, n_alt = 8
   Insn 34: point = 17, n_alt = 1
  BB 3
   Insn 29: point = 19, n_alt = -1
   Insn 28: point = 19, n_alt = 0
   Insn 27: point = 20, n_alt = 1
  BB 2
   Insn 23: point = 22, n_alt = -1
   Insn 22: point = 22, n_alt = 0
   Insn 5: point = 23, n_alt = -2
   Insn 4: point = 25, n_alt = -2
   Insn 3: point = 27, n_alt = -2
   Insn 111: point = 29, n_alt = -2
   Insn 110: point = 30, n_alt = -2
   Insn 19: point = 31, n_alt = 1
   Insn 109: point = 32, n_alt = -2
   Insn 2: point = 33, n_alt = -2
   Insn 108: point = 35, n_alt = -2
 r115: [13..14]
 r116: [0..4]
 r117: [6..33]
 r118: [11..27]
 r119: [11..25]
 r120: [11..23]
 r123: [22..31]
 r124: [19..20]
 r125: [16..17]
 r127: [7..8]
 r129: [5..9]
 r133: [34..35]
 r134: [28..32]
 r135: [26..30]
 r136: [24..29]
Compressing live ranges: from 36 to 20 - 55%
Ranges after the compression:
 r115: [4..5]
 r116: [0..1]
 r117: [2..17]
 r118: [4..15]
 r119: [4..13]
 r120: [4..11]
 r123: [10..17]
 r124: [8..9]
 r125: [6..7]
 r127: [2..3]
 r129: [2..3]
 r133: [18..19]
 r134: [16..17]
 r135: [14..17]
 r136: [12..17]

********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=4, prev_offset=4)
Can't eliminate 103 to 102 (offset=4, prev_offset=0)
Can't eliminate 103 to 11 (offset=4, prev_offset=0)
Can eliminate 103 to 7 (offset=4, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
changing reg in insn 49
changing reg in insn 50
changing reg in insn 8
changing reg in insn 9
changing reg in insn 7
changing reg in insn 85
changing reg in insn 2
changing reg in insn 76
changing reg in insn 71
changing reg in insn 36
changing reg in insn 27
changing reg in insn 19
changing reg in insn 3
changing reg in insn 50
changing reg in insn 50
changing reg in insn 60
changing reg in insn 56
changing reg in insn 46
changing reg in insn 39
changing reg in insn 14
changing reg in insn 4
changing reg in insn 49
changing reg in insn 49
changing reg in insn 59
changing reg in insn 53
changing reg in insn 45
changing reg in insn 38
changing reg in insn 16
changing reg in insn 64
changing reg in insn 5
changing reg in insn 64
changing reg in insn 64
changing reg in insn 61
changing reg in insn 43
changing reg in insn 47
changing reg in insn 40
changing reg in insn 19
changing reg in insn 22
changing reg in insn 27
changing reg in insn 28
changing reg in insn 34
changing reg in insn 69
changing reg in insn 74
changing reg in insn 8
changing reg in insn 108
changing reg in insn 2
changing reg in insn 109
changing reg in insn 3
changing reg in insn 110
changing reg in insn 4
changing reg in insn 111
changing reg in insn 5
deleting insn with uid = 108.
deleting insn with uid = 2.
deleting insn with uid = 109.
deleting insn with uid = 110.
deleting insn with uid = 111.
deleting insn with uid = 3.
deleting insn with uid = 4.
deleting insn with uid = 5.
deleting insn with uid = 85.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 10 n_edges 13 count 11 (  1.1)
df_worklist_dataflow_doublequeue: n_basic_blocks 10 n_edges 13 count 11 (  1.1)


HAL_SRAM_Write_32b

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 100 [cc]
;;  ref usage 	r0={4d,7u} r1={2d,6u} r2={3d,7u} r3={3d,8u} r4={4d,4u} r13={1d,9u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,3u} 
;;    total ref usage 82{38d,44u,0e} in 57{57 regular + 0 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 6 10 21 2 NOTE_INSN_FUNCTION_BEG)
(note 21 6 12 2 NOTE_INSN_DELETED)
(debug_insn 12 21 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":606:3 -1
     (nil))
(debug_insn 13 12 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":607:3 -1
     (nil))
(insn 19 13 14 2 (set (reg:SI 4 r4 [orig:123 hsram_13(D)->State ] [123])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:117 hsram ] [117])
                    (const_int 81 [0x51])) [0 hsram_13(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":611:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(debug_insn 14 19 15 2 (var_location:SI psramaddress (reg/v/f:SI 1 r1 [orig:118 pAddress ] [118])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":607:18 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":608:3 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI psrcbuff (reg/v/f:SI 2 r2 [orig:119 pSrcBuffer ] [119])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":608:13 -1
     (nil))
(debug_insn 17 16 22 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":611:3 -1
     (nil))
(insn 22 17 23 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 4 r4 [orig:123 hsram_13(D)->State ] [123])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":611:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 23 22 24 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 91)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":611:6 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 91)
(note 24 23 25 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 25 24 26 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":614:5 -1
     (nil))
(debug_insn 26 25 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":614:5 -1
     (nil))
(insn 27 26 28 3 (set (reg:SI 4 r4 [orig:124 hsram_13(D)->Lock ] [124])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 0 r0 [orig:117 hsram ] [117])
                    (const_int 80 [0x50])) [0 hsram_13(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":614:5 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 28 27 29 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 4 r4 [orig:124 hsram_13(D)->Lock ] [124])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":614:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 29 28 30 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 95)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":614:5 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 134217732 (nil))
 -> 95)
(note 30 29 42 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 42 30 31 4 NOTE_INSN_DELETED)
(debug_insn 31 42 32 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":614:5 -1
     (nil))
(debug_insn 32 31 33 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":614:5 -1
     (nil))
(debug_insn 33 32 34 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":617:5 -1
     (nil))
(insn 34 33 36 4 (set (reg:SI 4 r4 [125])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":617:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 36 34 37 4 (set (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:117 hsram ] [117])
                (const_int 81 [0x51])) [0 hsram_13(D)->State+0 S1 A8])
        (reg:QI 4 r4 [125])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":617:18 263 {*arm_movqi_insn}
     (nil))
(debug_insn 37 36 38 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":620:5 -1
     (nil))
(debug_insn 38 37 39 4 (var_location:SI psrcbuff (reg/v/f:SI 2 r2 [orig:119 pSrcBuffer ] [119])) -1
     (nil))
(debug_insn 39 38 40 4 (var_location:SI psramaddress (reg/v/f:SI 1 r1 [orig:118 pAddress ] [118])) -1
     (nil))
(debug_insn 40 39 41 4 (var_location:SI size (reg/v:SI 3 r3 [orig:120 BufferSize ] [120])) -1
     (nil))
(debug_insn 41 40 43 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":620:29 -1
     (nil))
(jump_insn 43 41 63 4 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 3 r3 [orig:120 BufferSize ] [120])
                        (const_int 0 [0]))
                    (label_ref:SI 66)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":620:5 1024 {*thumb2_cbz}
     (int_list:REG_BR_PROB 118111604 (nil))
 -> 66)
(code_label 63 43 44 5 98 (nil) [1 uses])
(note 44 63 58 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 58 44 45 5 NOTE_INSN_DELETED)
(debug_insn 45 58 46 5 (var_location:SI psrcbuff (reg/v/f:SI 2 r2 [orig:119 pSrcBuffer ] [119])) -1
     (nil))
(debug_insn 46 45 47 5 (var_location:SI psramaddress (reg/v/f:SI 1 r1 [orig:118 pAddress ] [118])) -1
     (nil))
(debug_insn 47 46 48 5 (var_location:SI size (reg/v:SI 3 r3 [orig:120 BufferSize ] [120])) -1
     (nil))
(debug_insn 48 47 49 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":622:7 -1
     (nil))
(insn 49 48 50 5 (set (reg:SI 4 r4 [orig:115 _3 ] [115])
        (mem:SI (post_inc:SI (reg/v/f:SI 2 r2 [orig:119 pSrcBuffer ] [119])) [5 MEM[base: psrcbuff_28, offset: 0B]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":622:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_INC (reg/v/f:SI 2 r2 [orig:119 pSrcBuffer ] [119])
        (nil)))
(insn 50 49 51 5 (set (mem/v:SI (post_inc:SI (reg/v/f:SI 1 r1 [orig:118 pAddress ] [118])) [5 *psramaddress_27+0 S4 A32])
        (reg:SI 4 r4 [orig:115 _3 ] [115])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":622:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_INC (reg/v/f:SI 1 r1 [orig:118 pAddress ] [118])
        (nil)))
(debug_insn 51 50 53 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":623:7 -1
     (nil))
(debug_insn 53 51 54 5 (var_location:SI psrcbuff (reg/v/f:SI 2 r2 [orig:119 pSrcBuffer ] [119])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":623:15 -1
     (nil))
(debug_insn 54 53 56 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":624:7 -1
     (nil))
(debug_insn 56 54 57 5 (var_location:SI psramaddress (reg/v/f:SI 1 r1 [orig:118 pAddress ] [118])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":624:19 -1
     (nil))
(debug_insn 57 56 59 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":620:41 -1
     (nil))
(debug_insn 59 57 60 5 (var_location:SI psrcbuff (reg/v/f:SI 2 r2 [orig:119 pSrcBuffer ] [119])) -1
     (nil))
(debug_insn 60 59 61 5 (var_location:SI psramaddress (reg/v/f:SI 1 r1 [orig:118 pAddress ] [118])) -1
     (nil))
(debug_insn 61 60 62 5 (var_location:SI size (plus:SI (reg/v:SI 3 r3 [orig:120 BufferSize ] [120])
        (const_int -1 [0xffffffffffffffff]))) -1
     (nil))
(debug_insn 62 61 64 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":620:29 -1
     (nil))
(insn 64 62 65 5 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (plus:SI (reg/v:SI 3 r3 [orig:120 BufferSize ] [120])
                        (const_int -1 [0xffffffffffffffff]))
                    (const_int 0 [0])))
            (set (reg/v:SI 3 r3 [orig:120 BufferSize ] [120])
                (plus:SI (reg/v:SI 3 r3 [orig:120 BufferSize ] [120])
                    (const_int -1 [0xffffffffffffffff])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":620:5 1019 {thumb2_addsi3_compare0}
     (nil))
(jump_insn 65 64 66 5 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 63)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":620:5 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 955630228 (nil))
 -> 63)
(code_label 66 65 67 6 97 (nil) [1 uses])
(note 67 66 68 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 68 67 74 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":628:5 -1
     (nil))
(insn 74 68 69 6 (set (reg:SI 3 r3 [129])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":631:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 69 74 71 6 (set (reg:SI 2 r2 [127])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":628:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 71 69 72 6 (set (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:117 hsram ] [117])
                (const_int 81 [0x51])) [0 hsram_13(D)->State+0 S1 A8])
        (reg:QI 2 r2 [127])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":628:18 263 {*arm_movqi_insn}
     (nil))
(debug_insn 72 71 73 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":631:5 -1
     (nil))
(debug_insn 73 72 76 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":631:5 -1
     (nil))
(insn 76 73 77 6 (set (mem:QI (plus:SI (reg/v/f:SI 0 r0 [orig:117 hsram ] [117])
                (const_int 80 [0x50])) [0 hsram_13(D)->Lock+0 S1 A32])
        (reg:QI 3 r3 [129])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":631:5 263 {*arm_movqi_insn}
     (nil))
(debug_insn 77 76 78 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":631:5 -1
     (nil))
(debug_insn 78 77 8 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":638:3 -1
     (nil))
(insn 8 78 112 6 (set (reg:SI 0 r0 [orig:116 <retval> ] [116])
        (reg:SI 3 r3 [129])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":638:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(jump_insn 112 8 113 6 (set (pc)
        (label_ref 79)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":638:10 284 {*arm_jump}
     (nil)
 -> 79)
(barrier 113 112 91)
(code_label 91 113 90 7 99 (nil) [1 uses])
(note 90 91 7 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 7 90 114 7 (set (reg:SI 0 r0 [orig:116 <retval> ] [116])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":635:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(jump_insn 114 7 115 7 (set (pc)
        (label_ref 79)) 284 {*arm_jump}
     (nil)
 -> 79)
(barrier 115 114 95)
(code_label 95 115 94 8 100 (nil) [1 uses])
(note 94 95 9 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 9 94 79 8 (set (reg:SI 0 r0 [orig:116 <retval> ] [116])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":614:5 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 79 9 80 9 96 (nil) [2 uses])
(note 80 79 86 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 86 80 116 9 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":639:1 -1
     (nil))
(note 116 86 117 NOTE_INSN_DELETED)
(note 117 116 0 NOTE_INSN_DELETED)

;; Function HAL_SRAM_Read_DMA (HAL_SRAM_Read_DMA, funcdef_no=341, decl_uid=9282, cgraph_uid=345, symbol_order=344)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=16, prev_offset=0)
Can't eliminate 103 to 102 (offset=16, prev_offset=0)
Can't eliminate 103 to 11 (offset=16, prev_offset=0)
Can eliminate 103 to 7 (offset=16, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 15:  (0) r  (1) m {thumb2_zero_extendqisi2_v6}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 17:  (0) =r  (1) r {thumb2_zero_extendqisi2_v6}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 20:  (0) l  (1) Py {*arm_cmpsi_insn}
          alt=0,overall=6,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 23:  (0) r  (1) I {*arm_cmpsi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 8:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 30:  (0) l  (1) mi {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 31:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 43:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=6,losers=1,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 45:  (0) m  (1) r {*arm_movqi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 7:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 9:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 55:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=6,losers=1,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 57:  (0) m  (1) r {*arm_movqi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 60:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=6,losers=1,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 62:  (0) m  (1) r {*arm_movqi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 65:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 66:  (0) l  (1) mi {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 67:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 75:  (0) r  (1) m {thumb2_zero_extendqisi2_v6}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 76:  (0) l  (1) Py {*arm_cmpsi_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=12,losers=2,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=7,overall=21,losers=2 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 86:  (0) m  (1) r {*arm_movqi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 89:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=6,losers=1,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 91:  (0) m  (1) r {*arm_movqi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 94:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 95:  (0) l  (1) mi {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 96:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 103:  (0) r  (1) m {thumb2_zero_extendqisi2_v6}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 104:  (0) l  (1) Py {*arm_cmpsi_insn}
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2 3 4
EBB 5
EBB 6
EBB 7
EBB 8
EBB 9
EBB 10
EBB 11
EBB 12 13
EBB 14

********** Pseudo live ranges #1: **********

  BB 14
   Insn 112: point = 0, n_alt = -1
   Insn 111: point = 0, n_alt = -2
  BB 7
   Insn 134: point = 2, n_alt = -1
   Insn 9: point = 2, n_alt = 1
  BB 4
   Insn 128: point = 3, n_alt = -1
   Insn 8: point = 3, n_alt = 1
  BB 5
   Insn 130: point = 4, n_alt = -1
   Insn 45: point = 4, n_alt = 8
   Insn 38: point = 5, n_alt = -2
   Insn 43: point = 7, n_alt = 1
   Insn 126: point = 8, n_alt = -2
   Insn 37: point = 9, n_alt = -1
   Insn 36: point = 9, n_alt = -2
   Insn 31: point = 10, n_alt = 7
   Insn 30: point = 11, n_alt = 5
   Insn 35: point = 12, n_alt = -2
   Insn 34: point = 13, n_alt = -2
   Insn 33: point = 14, n_alt = -2
  BB 11
   Insn 142: point = 16, n_alt = -1
   Insn 96: point = 16, n_alt = 7
   Insn 95: point = 17, n_alt = 5
   Insn 94: point = 18, n_alt = 5
   Insn 91: point = 19, n_alt = 8
   Insn 89: point = 20, n_alt = 1
   Insn 86: point = 21, n_alt = 8
  BB 13
   Insn 146: point = 23, n_alt = -1
  BB 12
   Insn 105: point = 24, n_alt = -1
   Insn 104: point = 24, n_alt = 0
   Insn 103: point = 25, n_alt = 1
  BB 8
   Insn 136: point = 27, n_alt = -1
   Insn 67: point = 27, n_alt = 7
   Insn 66: point = 28, n_alt = 5
   Insn 65: point = 29, n_alt = 5
   Insn 62: point = 30, n_alt = 8
   Insn 60: point = 31, n_alt = 1
   Insn 57: point = 32, n_alt = 8
   Insn 55: point = 33, n_alt = 1
  BB 6
   Insn 132: point = 35, n_alt = -1
   Insn 7: point = 35, n_alt = 1
  BB 10
   Insn 140: point = 36, n_alt = -1
  BB 9
   Insn 77: point = 36, n_alt = -1
   Insn 76: point = 36, n_alt = 0
   Insn 75: point = 37, n_alt = 1
  BB 3
   Insn 24: point = 39, n_alt = -1
   Insn 23: point = 39, n_alt = 3
  BB 2
   Insn 21: point = 41, n_alt = -1
   Insn 20: point = 41, n_alt = 0
   Insn 17: point = 42, n_alt = 0
   Insn 5: point = 43, n_alt = -2
   Insn 4: point = 45, n_alt = -2
   Insn 3: point = 47, n_alt = -2
   Insn 125: point = 49, n_alt = -2
   Insn 124: point = 50, n_alt = -2
   Insn 15: point = 51, n_alt = 1
   Insn 123: point = 52, n_alt = -2
   Insn 2: point = 53, n_alt = -2
   Insn 122: point = 55, n_alt = -2
 r113: [27..29] [9..18]
 r116: [39..42] [21..26]
 r119: [35..35] [0..5]
 r120: [36..53] [4..34]
 r121: [36..47] [12..34]
 r122: [36..45] [13..34]
 r123: [36..43] [14..34]
 r126: [41..51]
 r127: [10..11]
 r129: [4..7]
 r132: [32..33]
 r134: [30..31]
 r136: [27..28]
 r137: [36..37]
 r140: [19..20]
 r142: [16..17]
 r143: [24..25]
 r144: [54..55]
 r145: [48..52]
 r146: [46..50]
 r147: [44..49]
 r148: [6..8]
Compressing live ranges: from 56 to 31 - 55%
Ranges after the compression:
 r113: [12..13] [4..7]
 r116: [21..22] [10..11]
 r119: [18..18] [0..1]
 r120: [19..28] [0..17]
 r121: [19..26] [6..17]
 r122: [19..24] [6..17]
 r123: [19..22] [6..17]
 r126: [21..28]
 r127: [4..5]
 r129: [0..3]
 r132: [16..17]
 r134: [14..15]
 r136: [12..13]
 r137: [19..20]
 r140: [8..9]
 r142: [6..7]
 r143: [10..11]
 r144: [29..30]
 r145: [27..28]
 r146: [25..28]
 r147: [23..28]
 r148: [2..3]

********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=16, prev_offset=16)
Can't eliminate 103 to 102 (offset=16, prev_offset=0)
Can't eliminate 103 to 11 (offset=16, prev_offset=0)
Can eliminate 103 to 7 (offset=16, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
changing reg in insn 94
changing reg in insn 65
changing reg in insn 96
changing reg in insn 67
changing reg in insn 36
changing reg in insn 31
changing reg in insn 17
changing reg in insn 23
changing reg in insn 38
changing reg in insn 9
changing reg in insn 7
changing reg in insn 8
changing reg in insn 111
changing reg in insn 2
changing reg in insn 91
changing reg in insn 86
changing reg in insn 62
changing reg in insn 57
changing reg in insn 45
changing reg in insn 103
changing reg in insn 94
changing reg in insn 75
changing reg in insn 65
changing reg in insn 15
changing reg in insn 3
changing reg in insn 35
changing reg in insn 4
changing reg in insn 34
changing reg in insn 5
changing reg in insn 33
changing reg in insn 15
changing reg in insn 20
changing reg in insn 30
changing reg in insn 31
changing reg in insn 43
changing reg in insn 55
changing reg in insn 60
changing reg in insn 66
changing reg in insn 67
changing reg in insn 75
changing reg in insn 76
changing reg in insn 89
changing reg in insn 95
changing reg in insn 96
changing reg in insn 103
changing reg in insn 104
changing reg in insn 122
changing reg in insn 2
changing reg in insn 123
changing reg in insn 3
changing reg in insn 124
changing reg in insn 4
changing reg in insn 125
changing reg in insn 5
changing reg in insn 126
changing reg in insn 38
deleting insn with uid = 122.
deleting insn with uid = 123.
deleting insn with uid = 124.
deleting insn with uid = 125.
deleting insn with uid = 3.
deleting insn with uid = 4.
deleting insn with uid = 5.
deleting insn with uid = 33.
deleting insn with uid = 34.
deleting insn with uid = 35.
deleting insn with uid = 36.
deleting insn with uid = 126.
deleting insn with uid = 38.
deleting insn with uid = 111.


try_optimize_cfg iteration 1

Forwarding edge 9->10 to 6 failed.
Forwarding edge 12->13 to 11 failed.
starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 37.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 15 n_edges 18 count 15 (    1)
df_worklist_dataflow_doublequeue: n_basic_blocks 15 n_edges 18 count 15 (    1)


HAL_SRAM_Read_DMA

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={13d,15u} r1={2d,1u} r2={2d,1u} r3={3d,2u} r4={1d,10u} r5={3d,3u} r12={3d,3u} r13={1d,15u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={5d,4u} r101={1d} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 178{124d,54u,0e} in 68{67 regular + 1 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 6 10 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 6 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":653:3 -1
     (nil))
(debug_insn 13 12 2 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":654:3 -1
     (nil))
(insn 2 13 15 2 (set (reg/v/f:SI 4 r4 [orig:120 hsram ] [120])
        (reg:SI 0 r0 [144])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":652:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 2 17 2 (set (reg:SI 0 r0 [orig:126 hsram_11(D)->State ] [126])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:120 hsram ] [120])
                    (const_int 81 [0x51])) [0 hsram_11(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":654:25 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 17 15 18 2 (set (reg/v:SI 12 ip [orig:116 state ] [116])
        (zero_extend:SI (reg:QI 0 r0 [orig:126 hsram_11(D)->State ] [126]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":654:25 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(debug_insn 18 17 19 2 (var_location:QI state (reg:QI 12 ip [orig:116 state ] [116])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":654:25 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":657:3 -1
     (nil))
(insn 20 19 21 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 0 r0 [orig:126 hsram_11(D)->State ] [126])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":657:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 21 20 22 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 99)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":657:6 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 365072228 (nil))
 -> 99)
(note 22 21 23 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 23 22 24 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 12 ip [orig:116 state ] [116])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":657:39 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 24 23 27 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 71)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":657:39 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 365072228 (nil))
 -> 71)
(note 27 24 8 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 8 27 128 4 (set (reg/v:SI 0 r0 [orig:119 <retval> ] [119])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":684:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(jump_insn 128 8 129 4 (set (pc)
        (label_ref 127)) 284 {*arm_jump}
     (nil)
 -> 127)
(barrier 129 128 68)
(code_label 68 129 28 5 110 (nil) [2 uses])
(note 28 68 29 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 29 28 30 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":674:5 -1
     (nil))
(insn 30 29 31 5 (set (reg/f:SI 5 r5 [127])
        (symbol_ref:SI ("SRAM_DMAError") [flags 0x3]  <function_decl 0000000006b92d00 SRAM_DMAError>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":674:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("SRAM_DMAError") [flags 0x3]  <function_decl 0000000006b92d00 SRAM_DMAError>)
        (nil)))
(insn 31 30 32 5 (set (mem/f:SI (plus:SI (reg/f:SI 0 r0 [orig:113 _3 ] [113])
                (const_int 52 [0x34])) [8 prephitmp_14->XferErrorCallback+0 S4 A32])
        (reg/f:SI 5 r5 [127])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":674:36 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 32 31 37 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":677:5 -1
     (nil))
(call_insn 37 32 43 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 00000000068d2b00 HAL_DMA_Start_IT>) [0 HAL_DMA_Start_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":677:14 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 00000000068d2b00 HAL_DMA_Start_IT>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(insn 43 37 40 5 (set (reg:SI 3 r3 [129])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":680:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(debug_insn 40 43 41 5 (var_location:QI status (reg:QI 0 r0 [orig:119 <retval> ] [119])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":677:14 -1
     (nil))
(debug_insn 41 40 42 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":680:5 -1
     (nil))
(debug_insn 42 41 45 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":680:5 -1
     (nil))
(insn 45 42 46 5 (set (mem:QI (plus:SI (reg/v/f:SI 4 r4 [orig:120 hsram ] [120])
                (const_int 80 [0x50])) [0 hsram_11(D)->Lock+0 S1 A32])
        (reg:QI 3 r3 [129])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":680:5 263 {*arm_movqi_insn}
     (nil))
(debug_insn 46 45 130 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":680:5 -1
     (nil))
(jump_insn 130 46 131 5 (set (pc)
        (label_ref 127)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":680:5 284 {*arm_jump}
     (nil)
 -> 127)
(barrier 131 130 117)
(code_label 117 131 116 6 113 (nil) [1 uses])
(note 116 117 7 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 7 116 132 6 (set (reg/v:SI 0 r0 [orig:119 <retval> ] [119])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 132 7 133 6 (set (pc)
        (label_ref 127)) 284 {*arm_jump}
     (nil)
 -> 127)
(barrier 133 132 121)
(code_label 121 133 120 7 114 (nil) [1 uses])
(note 120 121 9 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 9 120 49 7 (set (reg/v:SI 0 r0 [orig:119 <retval> ] [119])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 49 9 134 7 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(jump_insn 134 49 135 7 (set (pc)
        (label_ref 127)) 284 {*arm_jump}
     (nil)
 -> 127)
(barrier 135 134 138)
(code_label 138 135 53 8 116 (nil) [1 uses])
(note 53 138 54 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 54 53 55 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 -1
     (nil))
(insn 55 54 57 8 (set (reg:SI 0 r0 [132])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 57 55 58 8 (set (mem:QI (plus:SI (reg/v/f:SI 4 r4 [orig:120 hsram ] [120])
                (const_int 80 [0x50])) [0 hsram_11(D)->Lock+0 S1 A32])
        (reg:QI 0 r0 [132])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 263 {*arm_movqi_insn}
     (nil))
(debug_insn 58 57 59 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 -1
     (nil))
(debug_insn 59 58 60 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":663:5 -1
     (nil))
(insn 60 59 62 8 (set (reg:SI 0 r0 [134])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":663:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 62 60 63 8 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:120 hsram ] [120])
                (const_int 81 [0x51])) [0 hsram_11(D)->State+0 S1 A8])
        (reg:QI 0 r0 [134])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":663:18 263 {*arm_movqi_insn}
     (nil))
(debug_insn 63 62 64 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":666:5 -1
     (nil))
(debug_insn 64 63 65 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":672:7 -1
     (nil))
(insn 65 64 66 8 (set (reg/f:SI 0 r0 [orig:113 _3 ] [113])
        (mem/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:120 hsram ] [120])
                (const_int 84 [0x54])) [6 hsram_11(D)->hdma+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":672:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 66 65 67 8 (set (reg/f:SI 5 r5 [136])
        (symbol_ref:SI ("SRAM_DMACpltProt") [flags 0x3]  <function_decl 0000000006b92c00 SRAM_DMACpltProt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":672:37 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("SRAM_DMACpltProt") [flags 0x3]  <function_decl 0000000006b92c00 SRAM_DMACpltProt>)
        (nil)))
(insn 67 66 136 8 (set (mem/f:SI (plus:SI (reg/f:SI 0 r0 [orig:113 _3 ] [113])
                (const_int 44 [0x2c])) [8 _3->XferCpltCallback+0 S4 A32])
        (reg/f:SI 5 r5 [136])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":672:37 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 136 67 137 8 (set (pc)
        (label_ref 68)) 284 {*arm_jump}
     (nil)
 -> 68)
(barrier 137 136 71)
(code_label 71 137 72 9 108 (nil) [1 uses])
(note 72 71 73 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 73 72 74 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 -1
     (nil))
(debug_insn 74 73 75 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 -1
     (nil))
(insn 75 74 76 9 (set (reg:SI 0 r0 [orig:137 hsram_11(D)->Lock ] [137])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 4 r4 [orig:120 hsram ] [120])
                    (const_int 80 [0x50])) [0 hsram_11(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 76 75 77 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 0 r0 [orig:137 hsram_11(D)->Lock ] [137])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 77 76 139 9 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 138)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 1073741828 (nil))
 -> 138)
(note 139 77 140 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(jump_insn 140 139 141 10 (set (pc)
        (label_ref 117)) 284 {*arm_jump}
     (nil)
 -> 117)
(barrier 141 140 145)
(code_label 145 141 82 11 117 (nil) [1 uses])
(note 82 145 83 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 83 82 86 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 -1
     (nil))
(insn 86 83 87 11 (set (mem:QI (plus:SI (reg/v/f:SI 4 r4 [orig:120 hsram ] [120])
                (const_int 80 [0x50])) [0 hsram_11(D)->Lock+0 S1 A32])
        (reg:QI 12 ip [orig:116 state ] [116])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 263 {*arm_movqi_insn}
     (nil))
(debug_insn 87 86 88 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 -1
     (nil))
(debug_insn 88 87 89 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":663:5 -1
     (nil))
(insn 89 88 91 11 (set (reg:SI 0 r0 [140])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":663:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 91 89 92 11 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:120 hsram ] [120])
                (const_int 81 [0x51])) [0 hsram_11(D)->State+0 S1 A8])
        (reg:QI 0 r0 [140])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":663:18 263 {*arm_movqi_insn}
     (nil))
(debug_insn 92 91 93 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":666:5 -1
     (nil))
(debug_insn 93 92 94 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":668:7 -1
     (nil))
(insn 94 93 95 11 (set (reg/f:SI 0 r0 [orig:113 _3 ] [113])
        (mem/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:120 hsram ] [120])
                (const_int 84 [0x54])) [6 hsram_11(D)->hdma+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":668:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 95 94 96 11 (set (reg/f:SI 5 r5 [142])
        (symbol_ref:SI ("SRAM_DMACplt") [flags 0x3]  <function_decl 0000000006b92b00 SRAM_DMACplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":668:37 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("SRAM_DMACplt") [flags 0x3]  <function_decl 0000000006b92b00 SRAM_DMACplt>)
        (nil)))
(insn 96 95 142 11 (set (mem/f:SI (plus:SI (reg/f:SI 0 r0 [orig:113 _3 ] [113])
                (const_int 44 [0x2c])) [8 _2->XferCpltCallback+0 S4 A32])
        (reg/f:SI 5 r5 [142])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":668:37 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 142 96 143 11 (set (pc)
        (label_ref 68)) 284 {*arm_jump}
     (nil)
 -> 68)
(barrier 143 142 99)
(code_label 99 143 100 12 107 (nil) [1 uses])
(note 100 99 101 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 101 100 102 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 -1
     (nil))
(debug_insn 102 101 103 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 -1
     (nil))
(insn 103 102 104 12 (set (reg:SI 0 r0 [orig:143 hsram_11(D)->Lock ] [143])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 4 r4 [orig:120 hsram ] [120])
                    (const_int 80 [0x50])) [0 hsram_11(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 104 103 105 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 0 r0 [orig:143 hsram_11(D)->Lock ] [143])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 105 104 144 12 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 121)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 543474436 (nil))
 -> 121)
(note 144 105 146 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(jump_insn 146 144 147 13 (set (pc)
        (label_ref 145)) 284 {*arm_jump}
     (nil)
 -> 145)
(barrier 147 146 127)
(code_label 127 147 113 14 115 (nil) [4 uses])
(note 113 127 112 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 112 113 148 14 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":688:1 -1
     (nil))
(note 148 112 149 NOTE_INSN_DELETED)
(note 149 148 0 NOTE_INSN_DELETED)

;; Function HAL_SRAM_Write_DMA (HAL_SRAM_Write_DMA, funcdef_no=342, decl_uid=9287, cgraph_uid=346, symbol_order=345)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=16, prev_offset=0)
Can't eliminate 103 to 102 (offset=16, prev_offset=0)
Can't eliminate 103 to 11 (offset=16, prev_offset=0)
Can eliminate 103 to 7 (offset=16, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 14:  (0) r  (1) m {thumb2_zero_extendqisi2_v6}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 16:  (0) =r  (1) r {thumb2_zero_extendqisi2_v6}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 17:  (0) l  (1) Py {*arm_cmpsi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 22:  (0) r  (1) m {thumb2_zero_extendqisi2_v6}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 23:  (0) l  (1) Py {*arm_cmpsi_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=6,losers=1,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 29:  (0) m  (1) r {*arm_movqi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 32:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=6,losers=1,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 34:  (0) m  (1) r {*arm_movqi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 36:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 37:  (0) l  (1) mi {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 38:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 40:  (0) l  (1) mi {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 41:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 53:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=6,losers=1,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 55:  (0) m  (1) r {*arm_movqi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 7:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 8:  (0) r  (1) I {*thumb2_movsi_vfp}
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2
EBB 3 4
EBB 5
EBB 6
EBB 7

********** Pseudo live ranges #1: **********

  BB 7
   Insn 65: point = 0, n_alt = -1
   Insn 64: point = 0, n_alt = -2
  BB 5
   Insn 81: point = 2, n_alt = -1
   Insn 7: point = 2, n_alt = 1
  BB 6
   Insn 8: point = 3, n_alt = 1
  BB 4
   Insn 79: point = 4, n_alt = -1
   Insn 55: point = 4, n_alt = 8
   Insn 48: point = 5, n_alt = -2
   Insn 53: point = 7, n_alt = 1
   Insn 78: point = 8, n_alt = -2
   Insn 47: point = 9, n_alt = -1
   Insn 46: point = 9, n_alt = -2
   Insn 41: point = 10, n_alt = 7
   Insn 40: point = 11, n_alt = 5
   Insn 38: point = 12, n_alt = 7
   Insn 37: point = 13, n_alt = 5
   Insn 45: point = 14, n_alt = -2
   Insn 44: point = 15, n_alt = -2
   Insn 36: point = 16, n_alt = 5
   Insn 34: point = 17, n_alt = 8
   Insn 32: point = 18, n_alt = 1
   Insn 29: point = 19, n_alt = 8
  BB 3
   Insn 24: point = 21, n_alt = -1
   Insn 23: point = 21, n_alt = 0
   Insn 22: point = 22, n_alt = 1
  BB 2
   Insn 18: point = 24, n_alt = -1
   Insn 17: point = 24, n_alt = 0
   Insn 16: point = 25, n_alt = 0
   Insn 4: point = 26, n_alt = -2
   Insn 3: point = 28, n_alt = -2
   Insn 77: point = 30, n_alt = -2
   Insn 14: point = 31, n_alt = 1
   Insn 76: point = 32, n_alt = -2
   Insn 2: point = 33, n_alt = -2
   Insn 75: point = 35, n_alt = -2
 r113: [19..25]
 r115: [9..16]
 r118: [0..5]
 r119: [4..33]
 r120: [15..28]
 r121: [14..26]
 r125: [24..31]
 r126: [21..22]
 r129: [17..18]
 r131: [12..13]
 r132: [10..11]
 r134: [4..7]
 r137: [34..35]
 r138: [29..32]
 r139: [27..30]
 r140: [6..8]
Compressing live ranges: from 36 to 22 - 61%
Ranges after the compression:
 r113: [12..15]
 r115: [4..9]
 r118: [0..1]
 r119: [0..19]
 r120: [8..17]
 r121: [8..15]
 r125: [14..19]
 r126: [12..13]
 r129: [10..11]
 r131: [6..7]
 r132: [4..5]
 r134: [0..3]
 r137: [20..21]
 r138: [18..19]
 r139: [16..19]
 r140: [2..3]

********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=16, prev_offset=16)
Can't eliminate 103 to 102 (offset=16, prev_offset=0)
Can't eliminate 103 to 11 (offset=16, prev_offset=0)
Can eliminate 103 to 7 (offset=16, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
changing reg in insn 16
changing reg in insn 36
changing reg in insn 46
changing reg in insn 41
changing reg in insn 38
changing reg in insn 48
changing reg in insn 8
changing reg in insn 7
changing reg in insn 64
changing reg in insn 2
changing reg in insn 55
changing reg in insn 34
changing reg in insn 29
changing reg in insn 36
changing reg in insn 22
changing reg in insn 14
changing reg in insn 3
changing reg in insn 44
changing reg in insn 4
changing reg in insn 45
changing reg in insn 14
changing reg in insn 17
changing reg in insn 22
changing reg in insn 23
changing reg in insn 32
changing reg in insn 37
changing reg in insn 38
changing reg in insn 40
changing reg in insn 41
changing reg in insn 53
changing reg in insn 75
changing reg in insn 2
changing reg in insn 76
changing reg in insn 3
changing reg in insn 77
changing reg in insn 4
changing reg in insn 78
changing reg in insn 48
deleting insn with uid = 75.
deleting insn with uid = 76.
deleting insn with uid = 77.
deleting insn with uid = 3.
deleting insn with uid = 46.
deleting insn with uid = 78.
deleting insn with uid = 48.
deleting insn with uid = 64.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 47.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 9 count 8 (    1)
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 9 count 8 (    1)


HAL_SRAM_Write_DMA

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={7d,10u} r1={3d,2u} r2={5d,4u} r3={3d,2u} r4={1d,6u} r5={2d,2u} r12={3d,1u} r13={1d,8u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,2u} r101={1d} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 156{119d,37u,0e} in 42{41 regular + 1 call} insns.
(note 1 0 9 NOTE_INSN_DELETED)
(note 9 1 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 6 9 11 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 11 6 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":702:3 -1
     (nil))
(debug_insn 12 11 2 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":705:3 -1
     (nil))
(insn 2 12 14 2 (set (reg/v/f:SI 4 r4 [orig:119 hsram ] [119])
        (reg:SI 0 r0 [137])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":701:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 14 2 4 2 (set (reg:SI 0 r0 [orig:125 hsram_9(D)->State ] [125])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:119 hsram ] [119])
                    (const_int 81 [0x51])) [0 hsram_9(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":705:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 4 14 16 2 (set (reg/v/f:SI 12 ip [orig:121 pSrcBuffer ] [121])
        (reg:SI 2 r2 [139])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":701:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 16 4 17 2 (set (reg:SI 2 r2 [orig:113 _1 ] [113])
        (zero_extend:SI (reg:QI 0 r0 [orig:125 hsram_9(D)->State ] [125]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":705:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 17 16 18 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 0 r0 [orig:125 hsram_9(D)->State ] [125])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":705:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 18 17 19 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 70)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":705:6 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 708669604 (nil))
 -> 70)
(note 19 18 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 20 19 21 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":708:5 -1
     (nil))
(debug_insn 21 20 22 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":708:5 -1
     (nil))
(insn 22 21 23 3 (set (reg:SI 0 r0 [orig:126 hsram_9(D)->Lock ] [126])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 4 r4 [orig:119 hsram ] [119])
                    (const_int 80 [0x50])) [0 hsram_9(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":708:5 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 23 22 24 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 0 r0 [orig:126 hsram_9(D)->Lock ] [126])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":708:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 24 23 25 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 74)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":708:5 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 241377164 (nil))
 -> 74)
(note 25 24 26 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 26 25 29 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":708:5 -1
     (nil))
(insn 29 26 30 4 (set (mem:QI (plus:SI (reg/v/f:SI 4 r4 [orig:119 hsram ] [119])
                (const_int 80 [0x50])) [0 hsram_9(D)->Lock+0 S1 A32])
        (reg:QI 2 r2 [orig:113 _1 ] [113])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":708:5 263 {*arm_movqi_insn}
     (nil))
(debug_insn 30 29 31 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":708:5 -1
     (nil))
(debug_insn 31 30 32 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":711:5 -1
     (nil))
(insn 32 31 34 4 (set (reg:SI 2 r2 [129])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":711:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 34 32 35 4 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:119 hsram ] [119])
                (const_int 81 [0x51])) [0 hsram_9(D)->State+0 S1 A8])
        (reg:QI 2 r2 [129])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":711:18 263 {*arm_movqi_insn}
     (nil))
(debug_insn 35 34 36 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":714:5 -1
     (nil))
(insn 36 35 44 4 (set (reg/f:SI 0 r0 [orig:115 _3 ] [115])
        (mem/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:119 hsram ] [119])
                (const_int 84 [0x54])) [6 hsram_9(D)->hdma+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":714:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 44 36 45 4 (set (reg:SI 2 r2)
        (reg/v/f:SI 1 r1 [orig:120 pAddress ] [120])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":718:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 45 44 37 4 (set (reg:SI 1 r1)
        (reg/v/f:SI 12 ip [orig:121 pSrcBuffer ] [121])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":718:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 45 38 4 (set (reg/f:SI 5 r5 [131])
        (symbol_ref:SI ("SRAM_DMACplt") [flags 0x3]  <function_decl 0000000006b92b00 SRAM_DMACplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":714:35 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("SRAM_DMACplt") [flags 0x3]  <function_decl 0000000006b92b00 SRAM_DMACplt>)
        (nil)))
(insn 38 37 39 4 (set (mem/f:SI (plus:SI (reg/f:SI 0 r0 [orig:115 _3 ] [115])
                (const_int 44 [0x2c])) [8 _3->XferCpltCallback+0 S4 A32])
        (reg/f:SI 5 r5 [131])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":714:35 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 39 38 40 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":715:5 -1
     (nil))
(insn 40 39 41 4 (set (reg/f:SI 5 r5 [132])
        (symbol_ref:SI ("SRAM_DMAError") [flags 0x3]  <function_decl 0000000006b92d00 SRAM_DMAError>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":715:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("SRAM_DMAError") [flags 0x3]  <function_decl 0000000006b92d00 SRAM_DMAError>)
        (nil)))
(insn 41 40 42 4 (set (mem/f:SI (plus:SI (reg/f:SI 0 r0 [orig:115 _3 ] [115])
                (const_int 52 [0x34])) [8 _3->XferErrorCallback+0 S4 A32])
        (reg/f:SI 5 r5 [132])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":715:36 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 42 41 47 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":718:5 -1
     (nil))
(call_insn 47 42 53 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 00000000068d2b00 HAL_DMA_Start_IT>) [0 HAL_DMA_Start_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":718:14 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 00000000068d2b00 HAL_DMA_Start_IT>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(insn 53 47 50 4 (set (reg:SI 3 r3 [134])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":721:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(debug_insn 50 53 51 4 (var_location:QI status (reg:QI 0 r0 [orig:118 <retval> ] [118])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":718:14 -1
     (nil))
(debug_insn 51 50 52 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":721:5 -1
     (nil))
(debug_insn 52 51 55 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":721:5 -1
     (nil))
(insn 55 52 56 4 (set (mem:QI (plus:SI (reg/v/f:SI 4 r4 [orig:119 hsram ] [119])
                (const_int 80 [0x50])) [0 hsram_9(D)->Lock+0 S1 A32])
        (reg:QI 3 r3 [134])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":721:5 263 {*arm_movqi_insn}
     (nil))
(debug_insn 56 55 79 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":721:5 -1
     (nil))
(jump_insn 79 56 80 4 (set (pc)
        (label_ref 57)) 284 {*arm_jump}
     (nil)
 -> 57)
(barrier 80 79 70)
(code_label 70 80 69 5 124 (nil) [1 uses])
(note 69 70 7 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 7 69 81 5 (set (reg/v:SI 0 r0 [orig:118 <retval> ] [118])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":725:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 81 7 82 5 (set (pc)
        (label_ref 57)) 284 {*arm_jump}
     (nil)
 -> 57)
(barrier 82 81 74)
(code_label 74 82 73 6 125 (nil) [1 uses])
(note 73 74 8 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 8 73 57 6 (set (reg/v:SI 0 r0 [orig:118 <retval> ] [118])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":708:5 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 57 8 58 7 123 (nil) [2 uses])
(note 58 57 59 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 59 58 65 7 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(insn 65 59 83 7 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":729:1 -1
     (nil))
(note 83 65 84 NOTE_INSN_DELETED)
(note 84 83 0 NOTE_INSN_DELETED)

;; Function HAL_SRAM_WriteOperation_Enable (HAL_SRAM_WriteOperation_Enable, funcdef_no=343, decl_uid=9293, cgraph_uid=347, symbol_order=346)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=16, prev_offset=0)
Can't eliminate 103 to 102 (offset=16, prev_offset=0)
Can't eliminate 103 to 11 (offset=16, prev_offset=0)
Can eliminate 103 to 7 (offset=16, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 11:  (0) r  (1) m {thumb2_zero_extendqisi2_v6}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 14:  (0) l  (1) Py {*arm_cmpsi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 19:  (0) r  (1) m {thumb2_zero_extendqisi2_v6}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 20:  (0) l  (1) Py {*arm_cmpsi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 24:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 29:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 35:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 36:  (0) l  (1) mi {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=6,losers=1,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 26:  (0) m  (1) r {*arm_movqi_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=6,losers=1,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 31:  (0) m  (1) r {*arm_movqi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 44:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=6,losers=1,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 41:  (0) m  (1) r {*arm_movqi_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=6,losers=1,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 46:  (0) m  (1) r {*arm_movqi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 4:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 6:  (0) r  (1) I {*thumb2_movsi_vfp}
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2 3 4
EBB 5
EBB 6
EBB 7

********** Pseudo live ranges #1: **********

  BB 7
   Insn 56: point = 0, n_alt = -1
   Insn 55: point = 0, n_alt = -2
  BB 5
   Insn 69: point = 2, n_alt = -1
   Insn 4: point = 2, n_alt = 1
  BB 6
   Insn 6: point = 3, n_alt = 1
  BB 4
   Insn 67: point = 4, n_alt = -1
   Insn 5: point = 4, n_alt = -2
   Insn 46: point = 6, n_alt = 8
   Insn 41: point = 7, n_alt = 8
   Insn 44: point = 8, n_alt = 1
   Insn 37: point = 9, n_alt = -1
   Insn 31: point = 9, n_alt = 8
   Insn 26: point = 10, n_alt = 8
   Insn 36: point = 10, n_alt = 5
   Insn 35: point = 10, n_alt = 5
   Insn 29: point = 10, n_alt = 1
   Insn 24: point = 11, n_alt = 1
  BB 3
   Insn 21: point = 13, n_alt = -1
   Insn 20: point = 13, n_alt = 0
   Insn 19: point = 14, n_alt = 1
  BB 2
   Insn 15: point = 16, n_alt = -1
   Insn 14: point = 16, n_alt = 0
   Insn 11: point = 17, n_alt = 1
   Insn 2: point = 18, n_alt = -2
   Insn 66: point = 20, n_alt = -2
 r117: [0..4]
 r118: [6..18]
 r121: [16..17]
 r122: [13..14]
 r123: [7..11]
 r125: [9..10]
 r131: [5..8]
 r134: [19..20]
Compressing live ranges: from 21 to 12 - 57%
Ranges after the compression:
 r117: [0..1]
 r118: [2..9]
 r121: [8..9]
 r122: [6..7]
 r123: [2..5]
 r125: [4..5]
 r131: [2..3]
 r134: [10..11]

********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=16, prev_offset=16)
Can't eliminate 103 to 102 (offset=16, prev_offset=0)
Can't eliminate 103 to 11 (offset=16, prev_offset=0)
Can eliminate 103 to 7 (offset=16, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
changing reg in insn 5
changing reg in insn 6
changing reg in insn 4
changing reg in insn 55
changing reg in insn 2
changing reg in insn 36
changing reg in insn 35
changing reg in insn 46
changing reg in insn 41
changing reg in insn 31
changing reg in insn 26
changing reg in insn 19
changing reg in insn 11
changing reg in insn 11
changing reg in insn 14
changing reg in insn 19
changing reg in insn 20
changing reg in insn 24
changing reg in insn 29
changing reg in insn 44
changing reg in insn 5
changing reg in insn 66
changing reg in insn 2
deleting insn with uid = 66.
deleting insn with uid = 5.
deleting insn with uid = 55.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 37.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 9 count 8 (    1)
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 9 count 8 (    1)


HAL_SRAM_WriteOperation_Enable

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp]
;;  regs ever live 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,5u} r1={3d,1u} r2={2d} r3={5d,3u} r4={1d,8u} r5={1d,2u} r12={2d} r13={1d,8u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,2u} r101={1d} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 144{115d,29u,0e} in 34{33 regular + 1 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 7 13 2 NOTE_INSN_FUNCTION_BEG)
(note 13 3 9 2 NOTE_INSN_DELETED)
(debug_insn 9 13 2 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":937:3 -1
     (nil))
(insn 2 9 11 2 (set (reg/v/f:SI 4 r4 [orig:118 hsram ] [118])
        (reg:SI 0 r0 [134])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":935:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 2 14 2 (set (reg:SI 3 r3 [orig:121 hsram_8(D)->State ] [121])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:118 hsram ] [118])
                    (const_int 81 [0x51])) [0 hsram_8(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":937:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 14 11 15 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:121 hsram_8(D)->State ] [121])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":937:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 61)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":937:6 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 61)
(note 16 15 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 17 16 18 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":940:5 -1
     (nil))
(debug_insn 18 17 19 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":940:5 -1
     (nil))
(insn 19 18 20 3 (set (reg:SI 3 r3 [orig:122 hsram_8(D)->Lock ] [122])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 4 r4 [orig:118 hsram ] [118])
                    (const_int 80 [0x50])) [0 hsram_8(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":940:5 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 20 19 21 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:122 hsram_8(D)->Lock ] [122])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":940:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 21 20 22 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 65)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":940:5 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 241377164 (nil))
 -> 65)
(note 22 21 33 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 33 22 34 4 NOTE_INSN_DELETED)
(note 34 33 23 4 NOTE_INSN_DELETED)
(debug_insn 23 34 24 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":940:5 -1
     (nil))
(insn 24 23 29 4 (set (reg:SI 5 r5 [123])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":940:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 29 24 35 4 (set (reg:SI 3 r3 [125])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":943:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 35 29 36 4 (set (reg:SI 1 r1)
        (mem:SI (plus:SI (reg/v/f:SI 4 r4 [orig:118 hsram ] [118])
                (const_int 8 [0x8])) [5 hsram_8(D)->Init.NSBank+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":946:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 36 35 26 4 (set (reg:SI 0 r0)
        (mem/f:SI (reg/v/f:SI 4 r4 [orig:118 hsram ] [118]) [2 hsram_8(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":946:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 36 27 4 (set (mem:QI (plus:SI (reg/v/f:SI 4 r4 [orig:118 hsram ] [118])
                (const_int 80 [0x50])) [0 hsram_8(D)->Lock+0 S1 A32])
        (reg:QI 5 r5 [123])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":940:5 263 {*arm_movqi_insn}
     (nil))
(debug_insn 27 26 28 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":940:5 -1
     (nil))
(debug_insn 28 27 31 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":943:5 -1
     (nil))
(insn 31 28 32 4 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:118 hsram ] [118])
                (const_int 81 [0x51])) [0 hsram_8(D)->State+0 S1 A8])
        (reg:QI 3 r3 [125])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":943:18 263 {*arm_movqi_insn}
     (nil))
(debug_insn 32 31 37 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":946:5 -1
     (nil))
(call_insn 37 32 38 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FMC_NORSRAM_WriteOperation_Enable") [flags 0x41]  <function_decl 0000000006b75900 FMC_NORSRAM_WriteOperation_Enable>) [0 FMC_NORSRAM_WriteOperation_Enable S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":946:11 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("FMC_NORSRAM_WriteOperation_Enable") [flags 0x41]  <function_decl 0000000006b75900 FMC_NORSRAM_WriteOperation_Enable>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 38 37 44 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":949:5 -1
     (nil))
(insn 44 38 41 4 (set (reg:SI 0 r0 [131])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":952:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 41 44 42 4 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:118 hsram ] [118])
                (const_int 81 [0x51])) [0 hsram_8(D)->State+0 S1 A8])
        (reg:QI 5 r5 [123])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":949:18 263 {*arm_movqi_insn}
     (nil))
(debug_insn 42 41 43 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":952:5 -1
     (nil))
(debug_insn 43 42 46 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":952:5 -1
     (nil))
(insn 46 43 47 4 (set (mem:QI (plus:SI (reg/v/f:SI 4 r4 [orig:118 hsram ] [118])
                (const_int 80 [0x50])) [0 hsram_8(D)->Lock+0 S1 A32])
        (reg:QI 0 r0 [131])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":952:5 263 {*arm_movqi_insn}
     (nil))
(debug_insn 47 46 48 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":952:5 -1
     (nil))
(debug_insn 48 47 67 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":959:3 -1
     (nil))
(jump_insn 67 48 68 4 (set (pc)
        (label_ref 49)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":959:10 284 {*arm_jump}
     (nil)
 -> 49)
(barrier 68 67 61)
(code_label 61 68 60 5 132 (nil) [1 uses])
(note 60 61 4 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 4 60 69 5 (set (reg:SI 0 r0 [orig:117 <retval> ] [117])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":956:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(jump_insn 69 4 70 5 (set (pc)
        (label_ref 49)) 284 {*arm_jump}
     (nil)
 -> 49)
(barrier 70 69 65)
(code_label 65 70 64 6 133 (nil) [1 uses])
(note 64 65 6 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 6 64 49 6 (set (reg:SI 0 r0 [orig:117 <retval> ] [117])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":940:5 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 49 6 50 7 131 (nil) [2 uses])
(note 50 49 56 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 56 50 71 7 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":960:1 -1
     (nil))
(note 71 56 72 NOTE_INSN_DELETED)
(note 72 71 0 NOTE_INSN_DELETED)

;; Function HAL_SRAM_WriteOperation_Disable (HAL_SRAM_WriteOperation_Disable, funcdef_no=344, decl_uid=9295, cgraph_uid=348, symbol_order=347)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=8, prev_offset=0)
Can't eliminate 103 to 102 (offset=8, prev_offset=0)
Can't eliminate 103 to 11 (offset=8, prev_offset=0)
Can eliminate 103 to 7 (offset=8, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 11:  (0) r  (1) m {thumb2_zero_extendqisi2_v6}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 13:  (0) =r  (1) r {thumb2_zero_extendqisi2_v6}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 14:  (0) l  (1) Py {*arm_cmpsi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 19:  (0) r  (1) m {thumb2_zero_extendqisi2_v6}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 20:  (0) l  (1) Py {*arm_cmpsi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 29:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 35:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 36:  (0) l  (1) mi {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=6,losers=1,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 26:  (0) m  (1) r {*arm_movqi_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=6,losers=1,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 31:  (0) m  (1) r {*arm_movqi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 44:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 39:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=6,losers=1,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 41:  (0) m  (1) r {*arm_movqi_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=6,losers=1,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 46:  (0) m  (1) r {*arm_movqi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 4:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 6:  (0) r  (1) I {*thumb2_movsi_vfp}
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2 3 4
EBB 5
EBB 6
EBB 7

********** Pseudo live ranges #1: **********

  BB 7
   Insn 56: point = 0, n_alt = -1
   Insn 55: point = 0, n_alt = -2
  BB 5
   Insn 69: point = 2, n_alt = -1
   Insn 4: point = 2, n_alt = 1
  BB 6
   Insn 6: point = 3, n_alt = 1
  BB 4
   Insn 67: point = 4, n_alt = -1
   Insn 5: point = 4, n_alt = -2
   Insn 46: point = 6, n_alt = 8
   Insn 41: point = 7, n_alt = 8
   Insn 39: point = 8, n_alt = 1
   Insn 44: point = 9, n_alt = 1
   Insn 37: point = 10, n_alt = -1
   Insn 31: point = 10, n_alt = 8
   Insn 26: point = 11, n_alt = 8
   Insn 36: point = 12, n_alt = 5
   Insn 35: point = 12, n_alt = 5
   Insn 29: point = 12, n_alt = 1
  BB 3
   Insn 21: point = 14, n_alt = -1
   Insn 20: point = 14, n_alt = 0
   Insn 19: point = 15, n_alt = 1
  BB 2
   Insn 15: point = 17, n_alt = -1
   Insn 14: point = 17, n_alt = 0
   Insn 13: point = 18, n_alt = 0
   Insn 11: point = 19, n_alt = 1
   Insn 2: point = 20, n_alt = -2
   Insn 66: point = 22, n_alt = -2
 r113: [11..18]
 r117: [0..4]
 r118: [6..20]
 r121: [17..19]
 r122: [14..15]
 r125: [10..12]
 r129: [7..8]
 r131: [5..9]
 r134: [21..22]
Compressing live ranges: from 23 to 12 - 52%
Ranges after the compression:
 r113: [4..9]
 r117: [0..1]
 r118: [2..9]
 r121: [8..9]
 r122: [6..7]
 r125: [4..5]
 r129: [2..3]
 r131: [2..3]
 r134: [10..11]

********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=8, prev_offset=8)
Can't eliminate 103 to 102 (offset=8, prev_offset=0)
Can't eliminate 103 to 11 (offset=8, prev_offset=0)
Can eliminate 103 to 7 (offset=8, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
changing reg in insn 13
changing reg in insn 5
changing reg in insn 6
changing reg in insn 4
changing reg in insn 55
changing reg in insn 2
changing reg in insn 36
changing reg in insn 35
changing reg in insn 46
changing reg in insn 41
changing reg in insn 31
changing reg in insn 26
changing reg in insn 19
changing reg in insn 11
changing reg in insn 11
changing reg in insn 14
changing reg in insn 19
changing reg in insn 20
changing reg in insn 29
changing reg in insn 39
changing reg in insn 44
changing reg in insn 5
changing reg in insn 66
changing reg in insn 2
deleting insn with uid = 66.
deleting insn with uid = 5.
deleting insn with uid = 55.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 37.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 9 count 8 (    1)
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 9 count 8 (    1)


HAL_SRAM_WriteOperation_Disable

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,5u} r1={3d,1u} r2={3d,1u} r3={6d,5u} r4={1d,8u} r12={2d} r13={1d,8u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,2u} r101={1d} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 146{116d,30u,0e} in 35{34 regular + 1 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 7 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 3 2 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":971:3 -1
     (nil))
(insn 2 9 11 2 (set (reg/v/f:SI 4 r4 [orig:118 hsram ] [118])
        (reg:SI 0 r0 [134])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":969:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 2 13 2 (set (reg:SI 3 r3 [orig:121 hsram_8(D)->State ] [121])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:118 hsram ] [118])
                    (const_int 81 [0x51])) [0 hsram_8(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":971:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 13 11 14 2 (set (reg:SI 2 r2 [orig:113 _1 ] [113])
        (zero_extend:SI (reg:QI 3 r3 [orig:121 hsram_8(D)->State ] [121]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":971:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 14 13 15 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:121 hsram_8(D)->State ] [121])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":971:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 61)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":971:6 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 61)
(note 16 15 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 17 16 18 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":974:5 -1
     (nil))
(debug_insn 18 17 19 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":974:5 -1
     (nil))
(insn 19 18 20 3 (set (reg:SI 3 r3 [orig:122 hsram_8(D)->Lock ] [122])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 4 r4 [orig:118 hsram ] [118])
                    (const_int 80 [0x50])) [0 hsram_8(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":974:5 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 20 19 21 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:122 hsram_8(D)->Lock ] [122])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":974:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 21 20 22 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 65)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":974:5 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 241377164 (nil))
 -> 65)
(note 22 21 33 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 33 22 34 4 NOTE_INSN_DELETED)
(note 34 33 23 4 NOTE_INSN_DELETED)
(debug_insn 23 34 29 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":974:5 -1
     (nil))
(insn 29 23 35 4 (set (reg:SI 3 r3 [125])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":977:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 35 29 36 4 (set (reg:SI 1 r1)
        (mem:SI (plus:SI (reg/v/f:SI 4 r4 [orig:118 hsram ] [118])
                (const_int 8 [0x8])) [5 hsram_8(D)->Init.NSBank+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":980:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 36 35 26 4 (set (reg:SI 0 r0)
        (mem/f:SI (reg/v/f:SI 4 r4 [orig:118 hsram ] [118]) [2 hsram_8(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":980:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 36 27 4 (set (mem:QI (plus:SI (reg/v/f:SI 4 r4 [orig:118 hsram ] [118])
                (const_int 80 [0x50])) [0 hsram_8(D)->Lock+0 S1 A32])
        (reg:QI 2 r2 [orig:113 _1 ] [113])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":974:5 263 {*arm_movqi_insn}
     (nil))
(debug_insn 27 26 28 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":974:5 -1
     (nil))
(debug_insn 28 27 31 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":977:5 -1
     (nil))
(insn 31 28 32 4 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:118 hsram ] [118])
                (const_int 81 [0x51])) [0 hsram_8(D)->State+0 S1 A8])
        (reg:QI 3 r3 [125])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":977:18 263 {*arm_movqi_insn}
     (nil))
(debug_insn 32 31 37 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":980:5 -1
     (nil))
(call_insn 37 32 38 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FMC_NORSRAM_WriteOperation_Disable") [flags 0x41]  <function_decl 0000000006b75a00 FMC_NORSRAM_WriteOperation_Disable>) [0 FMC_NORSRAM_WriteOperation_Disable S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":980:11 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("FMC_NORSRAM_WriteOperation_Disable") [flags 0x41]  <function_decl 0000000006b75a00 FMC_NORSRAM_WriteOperation_Disable>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 38 37 44 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":983:5 -1
     (nil))
(insn 44 38 39 4 (set (reg:SI 0 r0 [131])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":986:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 39 44 41 4 (set (reg:SI 3 r3 [129])
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":983:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))
(insn 41 39 42 4 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:118 hsram ] [118])
                (const_int 81 [0x51])) [0 hsram_8(D)->State+0 S1 A8])
        (reg:QI 3 r3 [129])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":983:18 263 {*arm_movqi_insn}
     (nil))
(debug_insn 42 41 43 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":986:5 -1
     (nil))
(debug_insn 43 42 46 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":986:5 -1
     (nil))
(insn 46 43 47 4 (set (mem:QI (plus:SI (reg/v/f:SI 4 r4 [orig:118 hsram ] [118])
                (const_int 80 [0x50])) [0 hsram_8(D)->Lock+0 S1 A32])
        (reg:QI 0 r0 [131])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":986:5 263 {*arm_movqi_insn}
     (nil))
(debug_insn 47 46 48 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":986:5 -1
     (nil))
(debug_insn 48 47 67 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":993:3 -1
     (nil))
(jump_insn 67 48 68 4 (set (pc)
        (label_ref 49)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":993:10 284 {*arm_jump}
     (nil)
 -> 49)
(barrier 68 67 61)
(code_label 61 68 60 5 137 (nil) [1 uses])
(note 60 61 4 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 4 60 69 5 (set (reg:SI 0 r0 [orig:117 <retval> ] [117])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":990:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(jump_insn 69 4 70 5 (set (pc)
        (label_ref 49)) 284 {*arm_jump}
     (nil)
 -> 49)
(barrier 70 69 65)
(code_label 65 70 64 6 138 (nil) [1 uses])
(note 64 65 6 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 6 64 49 6 (set (reg:SI 0 r0 [orig:117 <retval> ] [117])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":974:5 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 49 6 50 7 136 (nil) [2 uses])
(note 50 49 56 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 56 50 71 7 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":994:1 -1
     (nil))
(note 71 56 72 NOTE_INSN_DELETED)
(note 72 71 0 NOTE_INSN_DELETED)

;; Function HAL_SRAM_GetState (HAL_SRAM_GetState, funcdef_no=345, decl_uid=9297, cgraph_uid=349, symbol_order=348)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 8:  (0) r  (1) m {thumb2_zero_extendqisi2_v6}
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2

********** Pseudo live ranges #1: **********

  BB 2
   Insn 16: point = 0, n_alt = -1
   Insn 15: point = 0, n_alt = -2
   Insn 8: point = 1, n_alt = 1
   Insn 2: point = 3, n_alt = -2
   Insn 18: point = 5, n_alt = -2
 r114: [2..3]
 r117: [0..1]
 r119: [4..5]
Compressing live ranges: from 6 to 6 - 100%
Ranges after the compression:
 r114: [2..3]
 r117: [0..1]
 r119: [4..5]

********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=0, prev_offset=0)
Can't eliminate 103 to 102 (offset=0, prev_offset=0)
Can't eliminate 103 to 11 (offset=0, prev_offset=0)
Can eliminate 103 to 7 (offset=0, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
changing reg in insn 2
changing reg in insn 8
changing reg in insn 8
changing reg in insn 15
changing reg in insn 18
changing reg in insn 2
deleting insn with uid = 18.
deleting insn with uid = 2.
deleting insn with uid = 15.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_SRAM_GetState

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 28{23d,5u,0e} in 3{3 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 10 2 NOTE_INSN_FUNCTION_BEG)
(note 10 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 10 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1023:3 -1
     (nil))
(insn 8 6 16 2 (set (reg:SI 0 r0 [orig:117 hsram_2(D)->State ] [117])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:114 hsram ] [114])
                    (const_int 81 [0x51])) [0 hsram_2(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1023:15 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 16 8 19 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1024:1 -1
     (nil))
(note 19 16 20 NOTE_INSN_DELETED)
(note 20 19 0 NOTE_INSN_DELETED)
