
"""
Home of the PowerPC module's register specs/code.
"""
import envi.registers as e_reg


# General purpose registers
gprs32 = [('r%d' % x, 32)  for x in range(32)]
gprs64 = [('r%d' % x, 64)  for x in range(32)]

floats = [('f%d' % x, 64)  for x in range(32)]

vectors = [('v%d' % x, 128)  for x in range(32)]

# Special control registers that are not SPRs
floats.append(('fpscr', 64))

vectors.append(('vscr', 32))

spes = (
    ('acc', 64),
)

sysregs = (
    ('pc', 64),
    ('msr', 32),
    ('cr', 32),
)

hypervisors = (
    ('TEN', 64),
)

ppc_regs32 = []
ppc_regs = ppc_regs64 = []

ppc_regs64.extend(gprs64)
ppc_regs32.extend(gprs32)

REG_OFFSET_SYSREGS = len(ppc_regs)
ppc_regs64.extend(sysregs)
ppc_regs32.extend(sysregs)

REG_OFFSET_FLOAT = len(ppc_regs)
ppc_regs64.extend(floats)
ppc_regs32.extend(floats)

REG_OFFSET_VECTOR = len(ppc_regs)
ppc_regs64.extend(vectors)
ppc_regs32.extend(vectors)

REG_OFFSET_SPE = len(ppc_regs)
ppc_regs64.extend(spes)
ppc_regs32.extend(spes)

REG_OFFSET_HYPERVISOR = len(ppc_regs)
ppc_regs64.extend(hypervisors)
ppc_regs32.extend(hypervisors)

from . import spr
# populate spr_regs from the PPC SPR register list (in spr.py)
spr_regs = [('%#x' % x, 64) for x in range(1024)]
for sprnum, (rname, rdesc, bitsz) in spr.sprs.items():
    spr_regs[sprnum] = (rname, bitsz)

sprnames = {x:y for x,(y,z,b) in spr.sprs.items()}

REG_OFFSET_SPR = len(ppc_regs)
ppc_regs64.extend(spr_regs)
ppc_regs32.extend(spr_regs)

# sparse definition of TMR regs, so we fill in the gaps a bit
tmr_regs = [("TMRREG%d" % x, 64) for x in range(192) ]
tmr_regs[16] = ('TMCFG0', 64)

tpri_regs = [('TPRI%d' % x, 64) for x in range(32)]
imsr_regs = [('IMSR%d' % x, 64) for x in range(32)]
inia_regs = [('INIA%d' % x, 64) for x in range(32)]
tmr_regs.extend(tpri_regs)
tmr_regs.extend([("TPRIREG%d" % x, 64) for x in range(224, 288) ])   # padding
tmr_regs.extend(imsr_regs)
tmr_regs.extend(inia_regs)

REG_OFFSET_TMR = len(ppc_regs)
ppc_regs64.extend(tmr_regs)
ppc_regs32.extend(tmr_regs)


dcr_regs = [('DCR%d' % x, 32) for x in range(1024)]

# Some DCR registers have specific names
dcr_regs[272] = ('PSCR', 32)
dcr_regs[273] = ('PSSR', 32)
dcr_regs[274] = ('PSHR', 32)
dcr_regs[275] = ('PSLR', 32)
dcr_regs[276] = ('PSCTR', 32)
dcr_regs[277] = ('PSUHR', 32)
dcr_regs[278] = ('PSULR', 32)
dcr_regs[351] = ('DCACNTL', 32)
dcr_regs[352] = ('DCACNTA', 32)

REG_OFFSET_DCR = len(ppc_regs)
ppc_regs64.extend(dcr_regs)
ppc_regs32.extend(dcr_regs)


pmr_regs = [('PMR%d' % x, 32) for x in range(1024)]

# Some PMR registers have specific names

UPMCn_OFFSET = 0
for i in range(16):
    pmr_regs[UPMCn_OFFSET + i] = ('UPMC%d' % i, 32)

PMCn_OFFSET = 16
for i in range(16):
    pmr_regs[PMCn_OFFSET + i] = ('PMC%d' % i, 32)

UPMLCAn_OFFSET = 128
for i in range(16):
    pmr_regs[UPMLCAn_OFFSET + i] = ('UPMLCA%d' % i, 32)

PMLCAn_OFFSET = 144
for i in range(16):
    pmr_regs[PMLCAn_OFFSET + i] = ('PMLCA%d' % i, 32)

UPMLCBn_OFFSET = 256
for i in range(16):
    pmr_regs[UPMLCBn_OFFSET + i] = ('UPMLCB%d' % i, 32)

PMLCBn_OFFSET = 272
for i in range(16):
    pmr_regs[PMLCBn_OFFSET + i] = ('PMLCB%d' % i, 32)

pmr_regs[384] = ('UPMGC0', 32)
pmr_regs[400] = ('PMGC0', 32)

REG_OFFSET_PMR = len(ppc_regs)
ppc_regs64.extend(pmr_regs)
ppc_regs32.extend(pmr_regs)


# The TBRs are just SPRs
REG_OFFSET_TBR = REG_OFFSET_SPR


l = locals()
e_reg.addLocalEnums(l, ppc_regs)

# in order to make numbers work out the same, we translate bits differently from the manual
# the PPC Arch Ref Manual indicates the lower bits as 32-63.
ppc_meta32 = [
        ('SP', REG_R1, 0, 32),
        ('TOC', REG_R2, 0, 32),
        ('cr0', REG_CR, 63-35, 4),
        ('cr1', REG_CR, 63-39, 4),
        ('cr2', REG_CR, 63-43, 4),
        ('cr3', REG_CR, 63-47, 4),
        ('cr4', REG_CR, 63-51, 4),
        ('cr5', REG_CR, 63-55, 4),
        ('cr6', REG_CR, 63-59, 4),
        ('cr7', REG_CR, 63-63, 4),
        ('SO',  REG_XER, 63-32, 1),
        ('OV',  REG_XER, 63-33, 1),
        ('CA',  REG_XER, 63-34, 1),
        ('TBL', REG_TB, 0, 32),
]
ppc_meta64 = [
        ('SP', REG_R1, 0, 64),
        ('TOC', REG_R2, 0, 64),
        ('cr0', REG_CR, 63-35, 4),
        ('cr1', REG_CR, 63-39, 4),
        ('cr2', REG_CR, 63-43, 4),
        ('cr3', REG_CR, 63-47, 4),
        ('cr4', REG_CR, 63-51, 4),
        ('cr5', REG_CR, 63-55, 4),
        ('cr6', REG_CR, 63-59, 4),
        ('cr7', REG_CR, 63-63, 4),
        ('SO',  REG_XER, 63-32, 1),
        ('OV',  REG_XER, 63-33, 1),
        ('CA',  REG_XER, 63-34, 1),
        ('TBL', REG_TB, 0, 32),
]

# GDB expects vr0-vr31 as the vector registers, but asm listings usually use the 
# "standard" v0-v31 register names.
vec_meta = [('vr%d' % d, REG_V0 + d, 0, 128) for d in range(32)]

# GDB sometimes uses vs0h-vs31h (the "VSX" feature) for the upper half of the 
# vector registers
vec_meta.extend([('vs%dh' % d, REG_V0 + d, 64, 64) for d in range(32)])

# VRSAVE is an alias for USPRG0
vec_meta.append(('vrsave', REG_USPRG0, 0, 64))

ppc_meta32.extend(vec_meta)
ppc_meta64.extend(vec_meta)

spe_meta = [('ev%d' % d, d, 0, 64) for d in range(32)]
spe_meta.extend([('ev%dh' % d, d, 32, 32) for d in range(32)])   # upper half

ppc_meta32.extend(spe_meta)
ppc_meta64.extend(spe_meta)

statmetas = [
        ('CR0_LT', REG_CR, 63-32, 1, 'Less Than Flag'),
        ('CR0_GT', REG_CR, 63-33, 1, 'Greater Than Flag'),
        ('CR0_EQ', REG_CR, 63-34, 1, 'Equal to Flag'),
        ('CR0_SO', REG_CR, 63-35, 1, 'Summary Overflow Flag'),
        ('CR1_LT', REG_CR, 63-36, 1, 'Less Than Flag'),
        ('CR1_GT', REG_CR, 63-37, 1, 'Greater Than Flag'),
        ('CR1_EQ', REG_CR, 63-38, 1, 'Equal to Flag'),
        ('CR1_SO', REG_CR, 63-39, 1, 'Summary Overflow Flag'),
        ('CR2_LT', REG_CR, 63-40, 1, 'Less Than Flag'),
        ('CR2_GT', REG_CR, 63-41, 1, 'Greater Than Flag'),
        ('CR2_EQ', REG_CR, 63-42, 1, 'Equal to Flag'),
        ('CR2_SO', REG_CR, 63-43, 1, 'Summary Overflow Flag'),
        ('CR3_LT', REG_CR, 63-44, 1, 'Less Than Flag'),
        ('CR3_GT', REG_CR, 63-45, 1, 'Greater Than Flag'),
        ('CR3_EQ', REG_CR, 63-46, 1, 'Equal to Flag'),
        ('CR3_SO', REG_CR, 63-47, 1, 'Summary Overflow Flag'),
        ('CR4_LT', REG_CR, 63-48, 1, 'Less Than Flag'),
        ('CR4_GT', REG_CR, 63-49, 1, 'Greater Than Flag'),
        ('CR4_EQ', REG_CR, 63-50, 1, 'Equal to Flag'),
        ('CR4_SO', REG_CR, 63-51, 1, 'Summary Overflow Flag'),
        ('CR5_LT', REG_CR, 63-52, 1, 'Less Than Flag'),
        ('CR5_GT', REG_CR, 63-53, 1, 'Greater Than Flag'),
        ('CR5_EQ', REG_CR, 63-54, 1, 'Equal to Flag'),
        ('CR5_SO', REG_CR, 63-55, 1, 'Summary Overflow Flag'),
        ('CR6_LT', REG_CR, 63-56, 1, 'Less Than Flag'),
        ('CR6_GT', REG_CR, 63-57, 1, 'Greater Than Flag'),
        ('CR6_EQ', REG_CR, 63-58, 1, 'Equal to Flag'),
        ('CR6_SO', REG_CR, 63-59, 1, 'Summary Overflow Flag'),
        ('CR7_LT', REG_CR, 63-60, 1, 'Less Than Flag'),
        ('CR7_GT', REG_CR, 63-61, 1, 'Greater Than Flag'),
        ('CR7_EQ', REG_CR, 63-62, 1, 'Equal to Flag'),
        ('CR7_SO', REG_CR, 63-63, 1, 'Summary Overflow Flag'),

        ('SO',   REG_XER, 63-32, 1, 'Summary Overflow'),
        ('OV',   REG_XER, 63-33, 1, 'Overflow'),
        ('CA',   REG_XER, 63-34, 1, 'Carry'),

        ('FPSCR_FX',     REG_FPSCR, 63-32, 1, 'Floating-Point Exception Summary'),
        ('FPSCR_FEX',    REG_FPSCR, 63-33, 1, 'Floating-Point Enabled Exception Summary'),
        ('FPSCR_VX',     REG_FPSCR, 63-34, 1, 'Floating-Point Invalid Operation Exception Summary'),
        ('FPSCR_OX',     REG_FPSCR, 63-35, 1, 'Floating-Point Overflow Exception'),
        ('FPSCR_UX',     REG_FPSCR, 63-36, 1, 'Floating-Point Underflow Exception'),
        ('FPSCR_ZX',     REG_FPSCR, 63-37, 1, 'Floating-Point Zero Divide Exception'),
        ('FPSCR_XX',     REG_FPSCR, 63-38, 1, 'Floating-Point Inexact Exception'),
        ('FPSCR_VXSNAN', REG_FPSCR, 63-39, 1, 'Floating-Point Invalid Operation Exception (SNAN)'),
        ('FPSCR_VXISI',  REG_FPSCR, 63-40, 1, 'Floating-Point Invalid Operation Exception (∞ − ∞)'),
        ('FPSCR_VXIDI',  REG_FPSCR, 63-41, 1, 'Floating-Point Invalid Operation Exception (∞ ÷ ∞)'),
        ('FPSCR_VXZDZ',  REG_FPSCR, 63-42, 1, 'Floating-Point Invalid Operation Exception (0 ÷ 0)'),
        ('FPSCR_VXIMZ',  REG_FPSCR, 63-43, 1, 'Floating-Point Invalid Operation Exception (∞ × 0)'),
        ('FPSCR_VXVC',   REG_FPSCR, 63-44, 1, 'Floating-Point Invalid Operation Exception (invalid compare)'),
        ('FPSCR_FR',     REG_FPSCR, 63-45, 1, 'Floating-Point Fraction Rounded'),
        ('FPSCR_FI',     REG_FPSCR, 63-46, 1, 'Floating-Point Fraction Inexact'),
        ('FPSCR_FPRF',   REG_FPSCR, 63-46, 5, 'Floating-Point Results Flags'),
        ('FPSCR_C',      REG_FPSCR, 63-47, 1, 'Floating-Point Result Class Descriptor'),

        # The FPCC field is like the CRx fields, so we give them some special
        # names to make it easier to remember
        ('FPCC_FL',      REG_FPSCR, 63-48, 1, 'Floating-Point Less Than or Negative'),
        ('FPCC_FG',      REG_FPSCR, 63-49, 1, 'Floating-Point Greater Than or Positive'),
        ('FPCC_FE',      REG_FPSCR, 63-50, 1, 'Floating-Point Equal or Zero'),
        ('FPCC_FU',      REG_FPSCR, 63-51, 1, 'Floating-Point Unordered or NaN'),
        ('FPCC',         REG_FPSCR, 63-51, 4, 'Floating-Point Condition Code'),

        ('FPSCR_C_FPCC', REG_FPSCR, 63-51, 5, 'Floating-Point Result Class Descriptor and Condition Code'),
        ('FPSCR_VXSOFT', REG_FPSCR, 63-53, 1, 'Floating-Point Invalid Operation Exception (software request)'),
        ('FPSCR_VXSQRT', REG_FPSCR, 63-54, 1, 'Floating-Point Invalid Operation Exception (invalid square root)'),
        ('FPSCR_VXCVI',  REG_FPSCR, 63-55, 1, 'Floating-Point Invalid Operation Exception (invalid integer convert)'),
        ('FPSCR_VE',     REG_FPSCR, 63-56, 1, 'Floating-Point Invalid Operation Exception Enable'),
        ('FPSCR_OE',     REG_FPSCR, 63-57, 1, 'Floating-Point Overflow Exception Enable'),
        ('FPSCR_UE',     REG_FPSCR, 63-58, 1, 'Floating-Point Underflow Exception Enable'),
        ('FPSCR_ZE',     REG_FPSCR, 63-59, 1, 'Floating-Point Zero Divide Exception Enable'),
        ('FPSCR_XE',     REG_FPSCR, 63-60, 1, 'Floating-Point Inexact Exception Enable'),
        ('FPSCR_NI',     REG_FPSCR, 63-61, 1, 'Floating-Point non-IEEE Mode'),
        ('FPSCR_RN',     REG_FPSCR, 63-62, 2, 'Floating-Point Rounding Control'),

        ('MSR_CM',       REG_MSR, 63-32, 1, 'Computation Mode'),
        ('MSR_GS',       REG_MSR, 63-35, 1, 'Guest State'),
        ('MSR_UCLE',     REG_MSR, 63-37, 1, 'User-Mode Cache Lock Enable'),
        ('MSR_SPV',      REG_MSR, 63-38, 1, 'SP/Embedded Floating-Point/Vector Available'),
        ('MSR_WE',       REG_MSR, 63-45, 1, 'Wait State Enable'),
        ('MSR_CE',       REG_MSR, 63-46, 1, 'Critical Enable'),
        ('MSR_EE',       REG_MSR, 63-48, 1, 'External Enable'),
        ('MSR_PR',       REG_MSR, 63-49, 1, 'User Mode (problem State)'),
        ('MSR_FP',       REG_MSR, 63-50, 1, 'Floating-Point Available'),
        ('MSR_ME',       REG_MSR, 63-51, 1, 'Machine Check Enable'),
        ('MSR_FE0',      REG_MSR, 63-52, 1, 'Floating-Point Exception Mode 0'),
        ('MSR_DE',       REG_MSR, 63-54, 1, 'Debug Interrupt Enable'),
        ('MSR_FE1',      REG_MSR, 63-55, 1, 'Floating-Point Exception Mode 1'),
        ('MSR_IS',       REG_MSR, 63-58, 1, 'Instruction Address Space'),
        ('MSR_DS',       REG_MSR, 63-59, 1, 'Data Address Space'),
        ('MSR_PMM',      REG_MSR, 63-61, 1, 'Performance Monitor Mark'),
        ('MSR_RI',       REG_MSR, 63-62, 1, 'Recoverable Interrupt'),

        ('SPEFSCR_SOVH',  REG_SPEFSCR, 63-32, 1, 'Summary Integer Overflow High'),
        ('SPEFSCR_OVH',   REG_SPEFSCR, 63-33, 1, 'Integer Overflow High'),
        ('SPEFSCR_FGH',   REG_SPEFSCR, 63-34, 1, 'Embedded Floating-Point Guard Bit High'),
        ('SPEFSCR_FXH',   REG_SPEFSCR, 63-35, 1, 'Embedded Floating-Point Inexact Bit High'),
        ('SPEFSCR_FINVH', REG_SPEFSCR, 63-36, 1, 'Embedded Floating-Point Invalid Operation/Input Error High'),
        ('SPEFSCR_FDBZH', REG_SPEFSCR, 63-37, 1, 'Embedded Floating-Point Divide By Zero High'),
        ('SPEFSCR_FUNFH', REG_SPEFSCR, 63-38, 1, 'Embedded Floating-Point Underflow High'),
        ('SPEFSCR_FOVFH', REG_SPEFSCR, 63-39, 1, 'Embedded Floating-Point Overflow High'),
        ('SPEFSCR_FINXS', REG_SPEFSCR, 63-42, 1, 'Embedded Floating-Point Inexact Sticky Flag'),
        ('SPEFSCR_FINVS', REG_SPEFSCR, 63-43, 1, 'Embedded Floating-Point Invalid Operation Sticky Flag'),
        ('SPEFSCR_FDBZS', REG_SPEFSCR, 63-44, 1, 'Embedded Floating-Point Divide By Zero Sticky Flag'),
        ('SPEFSCR_FUNFS', REG_SPEFSCR, 63-45, 1, 'Embedded Floating-Point Underflow Sticky Flag'),
        ('SPEFSCR_FOVFS', REG_SPEFSCR, 63-46, 1, 'Embedded Floating-Point Overflow Sticky Flag'),
        ('SPEFSCR_MODE',  REG_SPEFSCR, 63-47, 1, 'Embedded Floating-Point Operating Mode'),
        ('SPEFSCR_SOV',   REG_SPEFSCR, 63-48, 1, 'Summary Integer Overflow High'),
        ('SPEFSCR_OV',    REG_SPEFSCR, 63-49, 1, 'Integer Overflow High'),
        ('SPEFSCR_FG',    REG_SPEFSCR, 63-50, 1, 'Embedded Floating-Point Guard Bit Low'),
        ('SPEFSCR_FX',    REG_SPEFSCR, 63-51, 1, 'Embedded Floating-Point Inexact Bit Low'),
        ('SPEFSCR_FINV',  REG_SPEFSCR, 63-52, 1, 'Embedded Floating-Point Invalid Operation/Input Error Low'),
        ('SPEFSCR_FDBZ',  REG_SPEFSCR, 63-53, 1, 'Embedded Floating-Point Divide By Zero Low'),
        ('SPEFSCR_FUNF',  REG_SPEFSCR, 63-54, 1, 'Embedded Floating-Point Underflow Low'),
        ('SPEFSCR_FOVF',  REG_SPEFSCR, 63-55, 1, 'Embedded Floating-Point Overflow Low'),
        ('SPEFSCR_FINXE', REG_SPEFSCR, 63-57, 1, 'Embedded Floating-Point Round (Inexact) Exception Enable'),
        ('SPEFSCR_FINVE', REG_SPEFSCR, 63-58, 1, 'Embedded Floating-Point Invalid Operation Exception Enable'),
        ('SPEFSCR_FDBZE', REG_SPEFSCR, 63-59, 1, 'Embedded Floating-Point Divide By Zero Exception Enable'),
        ('SPEFSCR_FUNFE', REG_SPEFSCR, 63-60, 1, 'Embedded Floating-Point Underflow Exception Enable'),
        ('SPEFSCR_FOVFE', REG_SPEFSCR, 63-61, 1, 'Embedded Floating-Point Overflow Exception Enable'),
        ('SPEFSCR_FRMC',  REG_SPEFSCR, 63-62, 2, 'Embedded Floating-Point Rounding Mode Control'),
]

e_reg.addLocalStatusMetas(l, ppc_meta64, statmetas, 'EFLAGS')
e_reg.addLocalMetas(l, ppc_meta64)

class Ppc32RegisterContext(e_reg.RegisterContext):
    def __init__(self):
        e_reg.RegisterContext.__init__(self)
        self.loadRegDef(ppc_regs32)
        self.loadRegMetas(ppc_meta32, statmetas=statmetas)
        self.setRegisterIndexes(REG_PC, REG_SP, srindex=REG_CR)

class Ppc64RegisterContext(e_reg.RegisterContext):
    def __init__(self):
        e_reg.RegisterContext.__init__(self)
        self.loadRegDef(ppc_regs64)
        self.loadRegMetas(ppc_meta64, statmetas=statmetas)
        self.setRegisterIndexes(REG_PC, REG_SP, srindex=REG_CR)



regs_general = []
regs_general.extend([reg for reg, size in gprs64])

# The general registers also need a few system and special registers
regs_general.extend([reg for reg, size in sysregs])
regs_general.append('lr')
regs_general.append('ctr')
regs_general.append('xer')

regs_fpu = ['f%d' %x for x in range(32)]
regs_fpu.append('fpscr')

# GDB expects the vector registers to be named vr0-vr31
regs_altivec = ['vr%d' %x for x in range(64)]
regs_altivec.append('vscr')
regs_altivec.append('vrsave')

# The upper half of the vector registers is part of the "VSX" feature in GDB
regs_vsx = ['vs%dh' %x for x in range(32)]

regs_spe = ['ev%dh' %x for x in range(32)]
regs_spe.extend([reg for reg, size in sysregs])
regs_spe.append('acc')
regs_spe.append('spefscr')

# Drop any "write only" SPRs from this group
regs_spr = [name for idx, (name, desc, bitsize) in spr.sprs.items() \
        if not name.endswith('_WO')]

rctx32 = Ppc32RegisterContext()
rctx64 = Ppc64RegisterContext()
