Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Jan  4 20:40:04 2019
| Host         : NGJINYEE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file solveCube_timing_summary_routed.rpt -pb solveCube_timing_summary_routed.pb -rpx solveCube_timing_summary_routed.rpx -warn_on_violation
| Design       : solveCube
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 62 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.377        0.000                      0                 5263        0.096        0.000                      0                 5263        4.750        0.000                       0                  2744  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 6.000}      12.000          83.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.377        0.000                      0                 5263        0.096        0.000                      0                 5263        4.750        0.000                       0                  2744  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.377ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.377ns  (required time - arrival time)
  Source:                 grp_solveStage5b_fu_280/ap_CS_fsm_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (ap_clk rise@12.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.616ns  (logic 2.815ns (24.233%)  route 8.801ns (75.767%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2743, unset)         0.973     0.973    grp_solveStage5b_fu_280/ap_clk
    SLICE_X41Y112        FDRE                                         r  grp_solveStage5b_fu_280/ap_CS_fsm_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y112        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  grp_solveStage5b_fu_280/ap_CS_fsm_reg[61]/Q
                         net (fo=6, routed)           0.620     2.049    grp_solveStage5b_fu_280/ap_CS_fsm_state62
    SLICE_X40Y111        LUT3 (Prop_lut3_I0_O)        0.124     2.173 r  grp_solveStage5b_fu_280/ram_reg_0_31_0_0_i_201__1/O
                         net (fo=3, routed)           0.655     2.829    grp_solveStage5b_fu_280/ram_reg_0_31_0_0_i_201__1_n_0
    SLICE_X40Y111        LUT5 (Prop_lut5_I0_O)        0.124     2.953 r  grp_solveStage5b_fu_280/ram_reg_0_31_0_0_i_203__1/O
                         net (fo=1, routed)           0.570     3.523    grp_solveStage5b_fu_280/ram_reg_0_31_0_0_i_203__1_n_0
    SLICE_X41Y111        LUT6 (Prop_lut6_I5_O)        0.124     3.647 r  grp_solveStage5b_fu_280/ram_reg_0_31_0_0_i_172__3/O
                         net (fo=5, routed)           0.796     4.443    grp_solveStage5b_fu_280/ram_reg_0_31_0_0_i_172__3_n_0
    SLICE_X42Y114        LUT2 (Prop_lut2_I1_O)        0.149     4.592 f  grp_solveStage5b_fu_280/ram_reg_0_31_0_0_i_74__5/O
                         net (fo=87, routed)          1.120     5.712    grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ap_CS_fsm_reg[81]_0
    SLICE_X40Y119        LUT4 (Prop_lut4_I3_O)        0.381     6.093 r  grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_176__2/O
                         net (fo=2, routed)           0.664     6.757    grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_176__2_n_0
    SLICE_X40Y120        LUT6 (Prop_lut6_I3_O)        0.326     7.083 r  grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_111__3/O
                         net (fo=7, routed)           0.450     7.533    grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_111__3_n_0
    SLICE_X41Y121        LUT5 (Prop_lut5_I4_O)        0.124     7.657 f  grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_66__8/O
                         net (fo=2, routed)           0.487     8.145    grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_66__8_n_0
    SLICE_X43Y121        LUT6 (Prop_lut6_I0_O)        0.124     8.269 f  grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_71__5/O
                         net (fo=1, routed)           0.481     8.750    grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_71__5_n_0
    SLICE_X43Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.874 r  grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_13__13/O
                         net (fo=1, routed)           0.580     9.454    grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_13__13_n_0
    SLICE_X45Y120        LUT5 (Prop_lut5_I0_O)        0.124     9.578 r  grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_2__13/O
                         net (fo=27, routed)          1.223    10.800    grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0__0/A0
    SLICE_X42Y118        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.156    10.956 r  grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0__0/SP/O
                         net (fo=1, routed)           0.658    11.615    grp_solveStage5b_fu_280/grp_turnCube_fu_47/ram_reg_22
    SLICE_X43Y118        LUT5 (Prop_lut5_I4_O)        0.355    11.970 r  grp_solveStage5b_fu_280/grp_turnCube_fu_47/__16/q0[1]_i_2/O
                         net (fo=1, routed)           0.495    12.465    grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q00[1]
    SLICE_X42Y117        LUT5 (Prop_lut5_I2_O)        0.124    12.589 r  grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0[1]_i_1__8/O
                         net (fo=1, routed)           0.000    12.589    grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0[1]_i_1__8_n_0
    SLICE_X42Y117        FDRE                                         r  grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.000    12.000 r  
                                                      0.000    12.000 r  ap_clk (IN)
                         net (fo=2743, unset)         0.924    12.924    grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ap_clk
    SLICE_X42Y117        FDRE                                         r  grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0_reg[1]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X42Y117        FDRE (Setup_fdre_C_D)        0.077    12.966    grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0_reg[1]
  -------------------------------------------------------------------
                         required time                         12.966    
                         arrival time                         -12.589    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 reg_431_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (ap_clk rise@12.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.472ns  (logic 2.626ns (22.891%)  route 8.846ns (77.109%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2743, unset)         0.973     0.973    ap_clk
    SLICE_X59Y86         FDRE                                         r  reg_431_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  reg_431_reg[3]/Q
                         net (fo=18, routed)          0.863     2.292    grp_solveStage1_fu_332/reg_431_reg[3][3]
    SLICE_X59Y87         LUT5 (Prop_lut5_I3_O)        0.124     2.416 f  grp_solveStage1_fu_332/ap_CS_fsm[75]_i_2/O
                         net (fo=3, routed)           0.452     2.868    grp_solveStage1_fu_332/ap_CS_fsm[75]_i_2_n_0
    SLICE_X59Y86         LUT4 (Prop_lut4_I3_O)        0.124     2.992 r  grp_solveStage1_fu_332/ram_reg_0_31_0_0_i_173__0/O
                         net (fo=11, routed)          0.664     3.656    grp_solveStage1_fu_332/ram_reg_0_31_0_0_i_173__0_n_0
    SLICE_X58Y84         LUT6 (Prop_lut6_I0_O)        0.124     3.780 r  grp_solveStage1_fu_332/ram_reg_0_31_0_0_i_160__1/O
                         net (fo=42, routed)          0.453     4.233    grp_solveStage1_fu_332/ram_reg_0_31_0_0_i_160__1_n_0
    SLICE_X59Y84         LUT2 (Prop_lut2_I0_O)        0.118     4.351 r  grp_solveStage1_fu_332/ram_reg_0_31_0_0_i_110__2/O
                         net (fo=91, routed)          1.332     5.682    grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ap_CS_fsm_reg[46]_0
    SLICE_X58Y78         LUT5 (Prop_lut5_I2_O)        0.350     6.032 f  grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_285/O
                         net (fo=3, routed)           0.755     6.787    grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_285_n_0
    SLICE_X65Y78         LUT5 (Prop_lut5_I4_O)        0.328     7.115 f  grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_240__0/O
                         net (fo=4, routed)           0.800     7.915    grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_240__0_n_0
    SLICE_X64Y79         LUT6 (Prop_lut6_I3_O)        0.124     8.039 r  grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_187__0/O
                         net (fo=1, routed)           0.583     8.622    grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_187__0_n_0
    SLICE_X61Y79         LUT6 (Prop_lut6_I4_O)        0.124     8.746 r  grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_59__7/O
                         net (fo=1, routed)           0.401     9.147    grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_59__7_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.271 r  grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_10__7/O
                         net (fo=9, routed)           1.022    10.293    grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0__0/DPRA3
    SLICE_X58Y80         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153    10.446 r  grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0__0/DP/O
                         net (fo=1, routed)           0.861    11.307    grp_solveStage1_fu_332/grp_turnCube_fu_60/ram_reg_18
    SLICE_X59Y83         LUT5 (Prop_lut5_I4_O)        0.331    11.638 r  grp_solveStage1_fu_332/grp_turnCube_fu_60/__16/q1[1]_i_2/O
                         net (fo=1, routed)           0.661    12.299    grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q10[1]
    SLICE_X58Y83         LUT3 (Prop_lut3_I0_O)        0.146    12.445 r  grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1[1]_i_1__5/O
                         net (fo=1, routed)           0.000    12.445    grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1[1]_i_1__5_n_0
    SLICE_X58Y83         FDRE                                         r  grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.000    12.000 r  
                                                      0.000    12.000 r  ap_clk (IN)
                         net (fo=2743, unset)         0.924    12.924    grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ap_clk
    SLICE_X58Y83         FDRE                                         r  grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1_reg[1]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X58Y83         FDRE (Setup_fdre_C_D)        0.118    13.007    grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1_reg[1]
  -------------------------------------------------------------------
                         required time                         13.007    
                         arrival time                         -12.445    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.598ns  (required time - arrival time)
  Source:                 grp_solveStage5b_fu_280/ap_CS_fsm_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (ap_clk rise@12.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.347ns  (logic 2.552ns (22.490%)  route 8.795ns (77.510%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2743, unset)         0.973     0.973    grp_solveStage5b_fu_280/ap_clk
    SLICE_X41Y112        FDRE                                         r  grp_solveStage5b_fu_280/ap_CS_fsm_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y112        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  grp_solveStage5b_fu_280/ap_CS_fsm_reg[61]/Q
                         net (fo=6, routed)           0.620     2.049    grp_solveStage5b_fu_280/ap_CS_fsm_state62
    SLICE_X40Y111        LUT3 (Prop_lut3_I0_O)        0.124     2.173 r  grp_solveStage5b_fu_280/ram_reg_0_31_0_0_i_201__1/O
                         net (fo=3, routed)           0.655     2.829    grp_solveStage5b_fu_280/ram_reg_0_31_0_0_i_201__1_n_0
    SLICE_X40Y111        LUT5 (Prop_lut5_I0_O)        0.124     2.953 r  grp_solveStage5b_fu_280/ram_reg_0_31_0_0_i_203__1/O
                         net (fo=1, routed)           0.570     3.523    grp_solveStage5b_fu_280/ram_reg_0_31_0_0_i_203__1_n_0
    SLICE_X41Y111        LUT6 (Prop_lut6_I5_O)        0.124     3.647 r  grp_solveStage5b_fu_280/ram_reg_0_31_0_0_i_172__3/O
                         net (fo=5, routed)           0.796     4.443    grp_solveStage5b_fu_280/ram_reg_0_31_0_0_i_172__3_n_0
    SLICE_X42Y114        LUT2 (Prop_lut2_I1_O)        0.149     4.592 f  grp_solveStage5b_fu_280/ram_reg_0_31_0_0_i_74__5/O
                         net (fo=87, routed)          1.120     5.712    grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ap_CS_fsm_reg[81]_0
    SLICE_X40Y119        LUT4 (Prop_lut4_I3_O)        0.381     6.093 r  grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_176__2/O
                         net (fo=2, routed)           0.664     6.757    grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_176__2_n_0
    SLICE_X40Y120        LUT6 (Prop_lut6_I3_O)        0.326     7.083 r  grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_111__3/O
                         net (fo=7, routed)           0.450     7.533    grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_111__3_n_0
    SLICE_X41Y121        LUT5 (Prop_lut5_I4_O)        0.124     7.657 f  grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_66__8/O
                         net (fo=2, routed)           0.487     8.145    grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_66__8_n_0
    SLICE_X43Y121        LUT6 (Prop_lut6_I0_O)        0.124     8.269 f  grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_71__5/O
                         net (fo=1, routed)           0.481     8.750    grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_71__5_n_0
    SLICE_X43Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.874 r  grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_13__13/O
                         net (fo=1, routed)           0.580     9.454    grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_13__13_n_0
    SLICE_X45Y120        LUT5 (Prop_lut5_I0_O)        0.124     9.578 r  grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_2__13/O
                         net (fo=27, routed)          1.241    10.819    grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_15_0_0/A0
    SLICE_X46Y118        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    10.943 r  grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_15_0_0/SP/O
                         net (fo=1, routed)           0.728    11.671    grp_solveStage5b_fu_280/grp_turnCube_fu_47/ram_reg_16
    SLICE_X43Y118        LUT5 (Prop_lut5_I2_O)        0.124    11.795 r  grp_solveStage5b_fu_280/grp_turnCube_fu_47/__16/q0[0]_i_2/O
                         net (fo=1, routed)           0.401    12.196    grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q00[0]
    SLICE_X43Y117        LUT5 (Prop_lut5_I2_O)        0.124    12.320 r  grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0[0]_i_1__8/O
                         net (fo=1, routed)           0.000    12.320    grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0[0]_i_1__8_n_0
    SLICE_X43Y117        FDRE                                         r  grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.000    12.000 r  
                                                      0.000    12.000 r  ap_clk (IN)
                         net (fo=2743, unset)         0.924    12.924    grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ap_clk
    SLICE_X43Y117        FDRE                                         r  grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0_reg[0]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X43Y117        FDRE (Setup_fdre_C_D)        0.029    12.918    grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                         12.918    
                         arrival time                         -12.320    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.609ns  (required time - arrival time)
  Source:                 grp_solveStage3_fu_242/grp_solveStage3a_fu_44/ap_CS_fsm_reg[161]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (ap_clk rise@12.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.382ns  (logic 2.680ns (23.547%)  route 8.702ns (76.453%))
  Logic Levels:           13  (LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2743, unset)         0.973     0.973    grp_solveStage3_fu_242/grp_solveStage3a_fu_44/ap_clk
    SLICE_X63Y111        FDRE                                         r  grp_solveStage3_fu_242/grp_solveStage3a_fu_44/ap_CS_fsm_reg[161]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y111        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  grp_solveStage3_fu_242/grp_solveStage3a_fu_44/ap_CS_fsm_reg[161]/Q
                         net (fo=3, routed)           0.838     2.267    grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ap_CS_fsm_reg[173][22]
    SLICE_X60Y110        LUT4 (Prop_lut4_I1_O)        0.124     2.391 r  grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_199/O
                         net (fo=2, routed)           0.956     3.347    grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72_n_166
    SLICE_X58Y110        LUT6 (Prop_lut6_I3_O)        0.124     3.471 f  grp_solveStage3_fu_242/grp_solveStage3a_fu_44/ram_reg_0_31_0_0_i_128__0/O
                         net (fo=9, routed)           0.486     3.957    grp_solveStage3_fu_242/grp_solveStage3a_fu_44/ram_reg_0_31_0_0_i_128__0_n_0
    SLICE_X59Y110        LUT4 (Prop_lut4_I0_O)        0.118     4.075 r  grp_solveStage3_fu_242/grp_solveStage3a_fu_44/ram_reg_0_31_0_0_i_119__0/O
                         net (fo=66, routed)          0.675     4.750    grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/ap_CS_fsm_reg[93]_0
    SLICE_X58Y110        LUT2 (Prop_lut2_I0_O)        0.318     5.068 r  grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/ram_reg_0_31_0_0_i_180__2/O
                         net (fo=7, routed)           0.613     5.681    grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ap_CS_fsm_reg[6]_0
    SLICE_X57Y113        LUT5 (Prop_lut5_I0_O)        0.328     6.009 f  grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_225/O
                         net (fo=3, routed)           0.460     6.469    grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_225_n_0
    SLICE_X57Y117        LUT6 (Prop_lut6_I0_O)        0.124     6.593 f  grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_236/O
                         net (fo=1, routed)           0.412     7.005    grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_236_n_0
    SLICE_X57Y116        LUT2 (Prop_lut2_I1_O)        0.124     7.129 r  grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_209/O
                         net (fo=2, routed)           0.450     7.578    grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_209_n_0
    SLICE_X54Y117        LUT6 (Prop_lut6_I4_O)        0.124     7.702 r  grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_135__0/O
                         net (fo=1, routed)           0.656     8.359    grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_135__0_n_0
    SLICE_X58Y116        LUT6 (Prop_lut6_I2_O)        0.124     8.483 f  grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_45__0/O
                         net (fo=1, routed)           0.578     9.061    grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_45__0_n_0
    SLICE_X60Y116        LUT6 (Prop_lut6_I3_O)        0.124     9.185 r  grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_8__12/O
                         net (fo=9, routed)           1.172    10.357    grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_15_0_0__3/DPRA1
    SLICE_X62Y114        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146    10.503 r  grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_15_0_0__3/DP/O
                         net (fo=1, routed)           0.869    11.372    grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/ram_reg_18
    SLICE_X62Y113        LUT5 (Prop_lut5_I2_O)        0.328    11.700 r  grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/__16/q1[2]_i_2/O
                         net (fo=1, routed)           0.537    12.237    grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q10[2]
    SLICE_X61Y113        LUT3 (Prop_lut3_I0_O)        0.118    12.355 r  grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1[2]_i_1__0/O
                         net (fo=1, routed)           0.000    12.355    grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1[2]_i_1__0_n_0
    SLICE_X61Y113        FDRE                                         r  grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.000    12.000 r  
                                                      0.000    12.000 r  ap_clk (IN)
                         net (fo=2743, unset)         0.924    12.924    grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ap_clk
    SLICE_X61Y113        FDRE                                         r  grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1_reg[2]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X61Y113        FDRE (Setup_fdre_C_D)        0.075    12.964    grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.964    
                         arrival time                         -12.355    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.670ns  (required time - arrival time)
  Source:                 grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/p_0_reg_114_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (ap_clk rise@12.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.278ns  (logic 2.723ns (24.145%)  route 8.555ns (75.855%))
  Logic Levels:           13  (LUT2=1 LUT3=3 LUT4=1 LUT5=5 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2743, unset)         0.973     0.973    grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/ap_clk
    SLICE_X56Y96         FDRE                                         r  grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/p_0_reg_114_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/p_0_reg_114_reg[3]/Q
                         net (fo=31, routed)          0.963     2.392    grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/p_0_reg_114[3]
    SLICE_X56Y94         LUT3 (Prop_lut3_I1_O)        0.124     2.516 r  grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/ap_CS_fsm[42]_i_4/O
                         net (fo=10, routed)          0.987     3.503    grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/ap_CS_fsm[42]_i_4_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I2_O)        0.124     3.627 r  grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/ram_reg_0_31_0_0_i_98/O
                         net (fo=11, routed)          0.912     4.539    grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/p_0_reg_114_reg[0]_0
    SLICE_X58Y96         LUT6 (Prop_lut6_I3_O)        0.124     4.663 f  grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_64/O
                         net (fo=27, routed)          0.846     5.509    grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1_reg[2]_13
    SLICE_X60Y98         LUT4 (Prop_lut4_I2_O)        0.124     5.633 r  grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_103/O
                         net (fo=5, routed)           0.573     6.206    grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_103_n_0
    SLICE_X63Y98         LUT3 (Prop_lut3_I2_O)        0.118     6.324 r  grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_139/O
                         net (fo=3, routed)           0.590     6.914    grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_139_n_0
    SLICE_X59Y97         LUT2 (Prop_lut2_I0_O)        0.326     7.240 r  grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_87__5/O
                         net (fo=5, routed)           0.438     7.678    grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_87__5_n_0
    SLICE_X61Y98         LUT3 (Prop_lut3_I2_O)        0.124     7.802 f  grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_33/O
                         net (fo=6, routed)           0.454     8.256    grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_33_n_0
    SLICE_X62Y98         LUT5 (Prop_lut5_I3_O)        0.116     8.372 f  grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_65__9/O
                         net (fo=2, routed)           0.483     8.855    grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_65__9_n_0
    SLICE_X62Y99         LUT5 (Prop_lut5_I0_O)        0.328     9.183 f  grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_16/O
                         net (fo=1, routed)           0.403     9.586    grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_16_n_0
    SLICE_X63Y99         LUT5 (Prop_lut5_I3_O)        0.124     9.710 r  grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_2/O
                         net (fo=27, routed)          1.035    10.745    grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_15_0_0__2/A0
    SLICE_X62Y101        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.156    10.901 r  grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_15_0_0__2/SP/O
                         net (fo=1, routed)           0.717    11.618    grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/ram_reg_15
    SLICE_X61Y101        LUT5 (Prop_lut5_I0_O)        0.355    11.973 r  grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/__16/q0[1]_i_2/O
                         net (fo=1, routed)           0.154    12.127    grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q00[1]
    SLICE_X61Y101        LUT5 (Prop_lut5_I2_O)        0.124    12.251 r  grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0[1]_i_1/O
                         net (fo=1, routed)           0.000    12.251    grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0[1]_i_1_n_0
    SLICE_X61Y101        FDRE                                         r  grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.000    12.000 r  
                                                      0.000    12.000 r  ap_clk (IN)
                         net (fo=2743, unset)         0.924    12.924    grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ap_clk
    SLICE_X61Y101        FDRE                                         r  grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0_reg[1]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X61Y101        FDRE (Setup_fdre_C_D)        0.032    12.921    grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0_reg[1]
  -------------------------------------------------------------------
                         required time                         12.921    
                         arrival time                         -12.251    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.744ns  (required time - arrival time)
  Source:                 grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/p_0_reg_114_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (ap_clk rise@12.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.201ns  (logic 2.712ns (24.212%)  route 8.489ns (75.788%))
  Logic Levels:           13  (LUT2=1 LUT3=3 LUT4=1 LUT5=5 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2743, unset)         0.973     0.973    grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/ap_clk
    SLICE_X56Y96         FDRE                                         r  grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/p_0_reg_114_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/p_0_reg_114_reg[3]/Q
                         net (fo=31, routed)          0.963     2.392    grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/p_0_reg_114[3]
    SLICE_X56Y94         LUT3 (Prop_lut3_I1_O)        0.124     2.516 r  grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/ap_CS_fsm[42]_i_4/O
                         net (fo=10, routed)          0.987     3.503    grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/ap_CS_fsm[42]_i_4_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I2_O)        0.124     3.627 r  grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/ram_reg_0_31_0_0_i_98/O
                         net (fo=11, routed)          0.912     4.539    grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/p_0_reg_114_reg[0]_0
    SLICE_X58Y96         LUT6 (Prop_lut6_I3_O)        0.124     4.663 f  grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_64/O
                         net (fo=27, routed)          0.846     5.509    grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1_reg[2]_13
    SLICE_X60Y98         LUT4 (Prop_lut4_I2_O)        0.124     5.633 r  grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_103/O
                         net (fo=5, routed)           0.573     6.206    grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_103_n_0
    SLICE_X63Y98         LUT3 (Prop_lut3_I2_O)        0.118     6.324 r  grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_139/O
                         net (fo=3, routed)           0.590     6.914    grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_139_n_0
    SLICE_X59Y97         LUT2 (Prop_lut2_I0_O)        0.326     7.240 r  grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_87__5/O
                         net (fo=5, routed)           0.438     7.678    grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_87__5_n_0
    SLICE_X61Y98         LUT3 (Prop_lut3_I2_O)        0.124     7.802 f  grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_33/O
                         net (fo=6, routed)           0.454     8.256    grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_33_n_0
    SLICE_X62Y98         LUT5 (Prop_lut5_I3_O)        0.116     8.372 f  grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_65__9/O
                         net (fo=2, routed)           0.483     8.855    grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_65__9_n_0
    SLICE_X62Y99         LUT5 (Prop_lut5_I0_O)        0.328     9.183 f  grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_16/O
                         net (fo=1, routed)           0.403     9.586    grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_16_n_0
    SLICE_X63Y99         LUT5 (Prop_lut5_I3_O)        0.124     9.710 r  grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_2/O
                         net (fo=27, routed)          1.016    10.726    grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_15_0_0__3/A0
    SLICE_X62Y100        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152    10.878 r  grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_15_0_0__3/SP/O
                         net (fo=1, routed)           0.536    11.414    grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/ram_reg_21
    SLICE_X63Y101        LUT5 (Prop_lut5_I2_O)        0.348    11.762 r  grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/__16/q0[2]_i_2/O
                         net (fo=1, routed)           0.288    12.050    grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q00[2]
    SLICE_X61Y101        LUT5 (Prop_lut5_I2_O)        0.124    12.174 r  grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0[2]_i_1/O
                         net (fo=1, routed)           0.000    12.174    grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0[2]_i_1_n_0
    SLICE_X61Y101        FDRE                                         r  grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.000    12.000 r  
                                                      0.000    12.000 r  ap_clk (IN)
                         net (fo=2743, unset)         0.924    12.924    grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ap_clk
    SLICE_X61Y101        FDRE                                         r  grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0_reg[2]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X61Y101        FDRE (Setup_fdre_C_D)        0.029    12.918    grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0_reg[2]
  -------------------------------------------------------------------
                         required time                         12.918    
                         arrival time                         -12.174    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/p_0_reg_114_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (ap_clk rise@12.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.161ns  (logic 2.460ns (22.040%)  route 8.701ns (77.960%))
  Logic Levels:           13  (LUT2=1 LUT3=3 LUT4=1 LUT5=5 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2743, unset)         0.973     0.973    grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/ap_clk
    SLICE_X56Y96         FDRE                                         r  grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/p_0_reg_114_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/p_0_reg_114_reg[3]/Q
                         net (fo=31, routed)          0.963     2.392    grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/p_0_reg_114[3]
    SLICE_X56Y94         LUT3 (Prop_lut3_I1_O)        0.124     2.516 r  grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/ap_CS_fsm[42]_i_4/O
                         net (fo=10, routed)          0.987     3.503    grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/ap_CS_fsm[42]_i_4_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I2_O)        0.124     3.627 r  grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/ram_reg_0_31_0_0_i_98/O
                         net (fo=11, routed)          0.912     4.539    grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/p_0_reg_114_reg[0]_0
    SLICE_X58Y96         LUT6 (Prop_lut6_I3_O)        0.124     4.663 f  grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_64/O
                         net (fo=27, routed)          0.846     5.509    grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1_reg[2]_13
    SLICE_X60Y98         LUT4 (Prop_lut4_I2_O)        0.124     5.633 r  grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_103/O
                         net (fo=5, routed)           0.573     6.206    grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_103_n_0
    SLICE_X63Y98         LUT3 (Prop_lut3_I2_O)        0.118     6.324 r  grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_139/O
                         net (fo=3, routed)           0.590     6.914    grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_139_n_0
    SLICE_X59Y97         LUT2 (Prop_lut2_I0_O)        0.326     7.240 r  grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_87__5/O
                         net (fo=5, routed)           0.438     7.678    grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_87__5_n_0
    SLICE_X61Y98         LUT3 (Prop_lut3_I2_O)        0.124     7.802 f  grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_33/O
                         net (fo=6, routed)           0.454     8.256    grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_33_n_0
    SLICE_X62Y98         LUT5 (Prop_lut5_I3_O)        0.116     8.372 f  grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_65__9/O
                         net (fo=2, routed)           0.483     8.855    grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_65__9_n_0
    SLICE_X62Y99         LUT5 (Prop_lut5_I0_O)        0.328     9.183 f  grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_16/O
                         net (fo=1, routed)           0.403     9.586    grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_16_n_0
    SLICE_X63Y99         LUT5 (Prop_lut5_I3_O)        0.124     9.710 r  grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_2/O
                         net (fo=27, routed)          1.156    10.867    grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0/A0
    SLICE_X62Y102        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    10.991 r  grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0/SP/O
                         net (fo=1, routed)           0.741    11.732    grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/ram_reg_12
    SLICE_X63Y101        LUT5 (Prop_lut5_I4_O)        0.124    11.856 r  grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/__16/q0[0]_i_2/O
                         net (fo=1, routed)           0.154    12.010    grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q00[0]
    SLICE_X63Y101        LUT5 (Prop_lut5_I2_O)        0.124    12.134 r  grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0[0]_i_1/O
                         net (fo=1, routed)           0.000    12.134    grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0[0]_i_1_n_0
    SLICE_X63Y101        FDRE                                         r  grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.000    12.000 r  
                                                      0.000    12.000 r  ap_clk (IN)
                         net (fo=2743, unset)         0.924    12.924    grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ap_clk
    SLICE_X63Y101        FDRE                                         r  grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0_reg[0]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X63Y101        FDRE (Setup_fdre_C_D)        0.029    12.918    grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                         12.918    
                         arrival time                         -12.134    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.794ns  (required time - arrival time)
  Source:                 reg_431_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (ap_clk rise@12.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.151ns  (logic 2.992ns (26.832%)  route 8.159ns (73.168%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2743, unset)         0.973     0.973    ap_clk
    SLICE_X59Y86         FDRE                                         r  reg_431_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  reg_431_reg[3]/Q
                         net (fo=18, routed)          0.863     2.292    grp_solveStage1_fu_332/reg_431_reg[3][3]
    SLICE_X59Y87         LUT5 (Prop_lut5_I3_O)        0.124     2.416 f  grp_solveStage1_fu_332/ap_CS_fsm[75]_i_2/O
                         net (fo=3, routed)           0.452     2.868    grp_solveStage1_fu_332/ap_CS_fsm[75]_i_2_n_0
    SLICE_X59Y86         LUT4 (Prop_lut4_I3_O)        0.124     2.992 r  grp_solveStage1_fu_332/ram_reg_0_31_0_0_i_173__0/O
                         net (fo=11, routed)          0.664     3.656    grp_solveStage1_fu_332/ram_reg_0_31_0_0_i_173__0_n_0
    SLICE_X58Y84         LUT6 (Prop_lut6_I0_O)        0.124     3.780 r  grp_solveStage1_fu_332/ram_reg_0_31_0_0_i_160__1/O
                         net (fo=42, routed)          0.453     4.233    grp_solveStage1_fu_332/ram_reg_0_31_0_0_i_160__1_n_0
    SLICE_X59Y84         LUT2 (Prop_lut2_I0_O)        0.118     4.351 r  grp_solveStage1_fu_332/ram_reg_0_31_0_0_i_110__2/O
                         net (fo=91, routed)          0.985     5.336    grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ap_CS_fsm_reg[46]_0
    SLICE_X60Y83         LUT4 (Prop_lut4_I0_O)        0.352     5.688 f  grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_280/O
                         net (fo=1, routed)           0.567     6.255    grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_280_n_0
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.332     6.587 r  grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_206__0/O
                         net (fo=4, routed)           0.606     7.192    grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_206__0_n_0
    SLICE_X62Y82         LUT3 (Prop_lut3_I2_O)        0.150     7.342 r  grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_104__1/O
                         net (fo=2, routed)           0.469     7.811    grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_104__1_n_0
    SLICE_X63Y82         LUT5 (Prop_lut5_I2_O)        0.328     8.139 r  grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_98__2/O
                         net (fo=1, routed)           0.407     8.546    grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_98__2_n_0
    SLICE_X63Y82         LUT6 (Prop_lut6_I5_O)        0.124     8.670 f  grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_22__7/O
                         net (fo=1, routed)           0.291     8.961    grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_22__7_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I3_O)        0.124     9.085 r  grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_3__7/O
                         net (fo=27, routed)          1.318    10.403    grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_15_0_0__2/A1
    SLICE_X58Y82         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.157    10.560 r  grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_15_0_0__2/SP/O
                         net (fo=1, routed)           0.798    11.358    grp_solveStage1_fu_332/grp_turnCube_fu_60/ram_reg_13
    SLICE_X58Y81         LUT5 (Prop_lut5_I0_O)        0.355    11.713 r  grp_solveStage1_fu_332/grp_turnCube_fu_60/__16/q0[1]_i_2/O
                         net (fo=1, routed)           0.287    12.000    grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q00[1]
    SLICE_X57Y81         LUT5 (Prop_lut5_I2_O)        0.124    12.124 r  grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0[1]_i_1__5/O
                         net (fo=1, routed)           0.000    12.124    grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0[1]_i_1__5_n_0
    SLICE_X57Y81         FDRE                                         r  grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.000    12.000 r  
                                                      0.000    12.000 r  ap_clk (IN)
                         net (fo=2743, unset)         0.924    12.924    grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ap_clk
    SLICE_X57Y81         FDRE                                         r  grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0_reg[1]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X57Y81         FDRE (Setup_fdre_C_D)        0.029    12.918    grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0_reg[1]
  -------------------------------------------------------------------
                         required time                         12.918    
                         arrival time                         -12.124    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 grp_solveStage3_fu_242/grp_solveStage3a_fu_44/ap_CS_fsm_reg[161]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (ap_clk rise@12.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.143ns  (logic 2.696ns (24.195%)  route 8.447ns (75.805%))
  Logic Levels:           13  (LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2743, unset)         0.973     0.973    grp_solveStage3_fu_242/grp_solveStage3a_fu_44/ap_clk
    SLICE_X63Y111        FDRE                                         r  grp_solveStage3_fu_242/grp_solveStage3a_fu_44/ap_CS_fsm_reg[161]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y111        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  grp_solveStage3_fu_242/grp_solveStage3a_fu_44/ap_CS_fsm_reg[161]/Q
                         net (fo=3, routed)           0.838     2.267    grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ap_CS_fsm_reg[173][22]
    SLICE_X60Y110        LUT4 (Prop_lut4_I1_O)        0.124     2.391 r  grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_199/O
                         net (fo=2, routed)           0.956     3.347    grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72_n_166
    SLICE_X58Y110        LUT6 (Prop_lut6_I3_O)        0.124     3.471 f  grp_solveStage3_fu_242/grp_solveStage3a_fu_44/ram_reg_0_31_0_0_i_128__0/O
                         net (fo=9, routed)           0.486     3.957    grp_solveStage3_fu_242/grp_solveStage3a_fu_44/ram_reg_0_31_0_0_i_128__0_n_0
    SLICE_X59Y110        LUT4 (Prop_lut4_I0_O)        0.118     4.075 r  grp_solveStage3_fu_242/grp_solveStage3a_fu_44/ram_reg_0_31_0_0_i_119__0/O
                         net (fo=66, routed)          0.675     4.750    grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/ap_CS_fsm_reg[93]_0
    SLICE_X58Y110        LUT2 (Prop_lut2_I0_O)        0.318     5.068 r  grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/ram_reg_0_31_0_0_i_180__2/O
                         net (fo=7, routed)           0.613     5.681    grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ap_CS_fsm_reg[6]_0
    SLICE_X57Y113        LUT5 (Prop_lut5_I0_O)        0.328     6.009 f  grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_225/O
                         net (fo=3, routed)           0.460     6.469    grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_225_n_0
    SLICE_X57Y117        LUT6 (Prop_lut6_I0_O)        0.124     6.593 f  grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_236/O
                         net (fo=1, routed)           0.412     7.005    grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_236_n_0
    SLICE_X57Y116        LUT2 (Prop_lut2_I1_O)        0.124     7.129 r  grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_209/O
                         net (fo=2, routed)           0.450     7.578    grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_209_n_0
    SLICE_X54Y117        LUT6 (Prop_lut6_I4_O)        0.124     7.702 r  grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_135__0/O
                         net (fo=1, routed)           0.656     8.359    grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_135__0_n_0
    SLICE_X58Y116        LUT6 (Prop_lut6_I2_O)        0.124     8.483 f  grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_45__0/O
                         net (fo=1, routed)           0.578     9.061    grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_45__0_n_0
    SLICE_X60Y116        LUT6 (Prop_lut6_I3_O)        0.124     9.185 r  grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_8__12/O
                         net (fo=9, routed)           1.219    10.404    grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_15_0_0__2/DPRA1
    SLICE_X58Y113        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153    10.557 r  grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_15_0_0__2/DP/O
                         net (fo=1, routed)           0.808    11.365    grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/ram_reg_11
    SLICE_X61Y113        LUT5 (Prop_lut5_I0_O)        0.331    11.696 r  grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/__16/q1[1]_i_2/O
                         net (fo=1, routed)           0.295    11.992    grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q10[1]
    SLICE_X61Y112        LUT3 (Prop_lut3_I0_O)        0.124    12.116 r  grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1[1]_i_1__0/O
                         net (fo=1, routed)           0.000    12.116    grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1[1]_i_1__0_n_0
    SLICE_X61Y112        FDRE                                         r  grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.000    12.000 r  
                                                      0.000    12.000 r  ap_clk (IN)
                         net (fo=2743, unset)         0.924    12.924    grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ap_clk
    SLICE_X61Y112        FDRE                                         r  grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1_reg[1]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X61Y112        FDRE (Setup_fdre_C_D)        0.029    12.918    grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.918    
                         arrival time                         -12.116    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.842ns  (required time - arrival time)
  Source:                 grp_solveStage5b_fu_280/ap_CS_fsm_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            cubieColor_V_U/solveCube_cubieCoeOg_ram_U/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (ap_clk rise@12.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.508ns  (logic 2.129ns (20.260%)  route 8.379ns (79.740%))
  Logic Levels:           10  (LUT2=2 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2743, unset)         0.973     0.973    grp_solveStage5b_fu_280/ap_clk
    SLICE_X41Y112        FDRE                                         r  grp_solveStage5b_fu_280/ap_CS_fsm_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y112        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  grp_solveStage5b_fu_280/ap_CS_fsm_reg[61]/Q
                         net (fo=6, routed)           0.620     2.049    grp_solveStage5b_fu_280/ap_CS_fsm_state62
    SLICE_X40Y111        LUT3 (Prop_lut3_I0_O)        0.124     2.173 r  grp_solveStage5b_fu_280/ram_reg_0_31_0_0_i_201__1/O
                         net (fo=3, routed)           0.655     2.829    grp_solveStage5b_fu_280/ram_reg_0_31_0_0_i_201__1_n_0
    SLICE_X40Y111        LUT5 (Prop_lut5_I0_O)        0.124     2.953 r  grp_solveStage5b_fu_280/ram_reg_0_31_0_0_i_203__1/O
                         net (fo=1, routed)           0.570     3.523    grp_solveStage5b_fu_280/ram_reg_0_31_0_0_i_203__1_n_0
    SLICE_X41Y111        LUT6 (Prop_lut6_I5_O)        0.124     3.647 r  grp_solveStage5b_fu_280/ram_reg_0_31_0_0_i_172__3/O
                         net (fo=5, routed)           0.629     4.276    grp_solveStage5b_fu_280/ram_reg_0_31_0_0_i_172__3_n_0
    SLICE_X43Y115        LUT2 (Prop_lut2_I0_O)        0.120     4.396 r  grp_solveStage5b_fu_280/ram_reg_0_31_0_0_i_83__5/O
                         net (fo=65, routed)          1.108     5.504    grp_solveStage5b_fu_280/grp_turnCube_fu_47/ap_CS_fsm_reg[23]
    SLICE_X45Y112        LUT2 (Prop_lut2_I1_O)        0.353     5.857 f  grp_solveStage5b_fu_280/grp_turnCube_fu_47/ram_reg_i_1272/O
                         net (fo=2, routed)           1.317     7.174    grp_solveStage5b_fu_280/grp_turnCube_fu_47/ram_reg_i_1272_n_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I1_O)        0.332     7.506 f  grp_solveStage5b_fu_280/grp_turnCube_fu_47/ram_reg_i_980/O
                         net (fo=2, routed)           0.514     8.020    grp_solveStage5b_fu_280/grp_turnCube_fu_47/ram_reg_i_980_n_0
    SLICE_X44Y112        LUT6 (Prop_lut6_I5_O)        0.124     8.144 r  grp_solveStage5b_fu_280/grp_turnCube_fu_47/ram_reg_i_492/O
                         net (fo=1, routed)           0.452     8.596    grp_solveStage5b_fu_280/grp_turnCube_fu_47/ram_reg_i_492_n_0
    SLICE_X46Y112        LUT6 (Prop_lut6_I1_O)        0.124     8.720 r  grp_solveStage5b_fu_280/grp_turnCube_fu_47/ram_reg_i_189/O
                         net (fo=1, routed)           1.003     9.722    grp_solveStage2_fu_262/grp_findCorner_fu_100/grp_solveStage5b_fu_280_cubieColor_V_address0[0]
    SLICE_X52Y99         LUT6 (Prop_lut6_I4_O)        0.124     9.846 r  grp_solveStage2_fu_262/grp_findCorner_fu_100/ram_reg_i_50/O
                         net (fo=1, routed)           0.781    10.627    grp_rotateCubeHorizontal_fu_343/ap_CS_fsm_reg[139]_1
    SLICE_X54Y94         LUT6 (Prop_lut6_I1_O)        0.124    10.751 r  grp_rotateCubeHorizontal_fu_343/ram_reg_i_7/O
                         net (fo=1, routed)           0.730    11.481    cubieColor_V_U/solveCube_cubieCoeOg_ram_U/ADDRARDADDR[1]
    RAMB18_X3Y38         RAMB18E1                                     r  cubieColor_V_U/solveCube_cubieCoeOg_ram_U/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.000    12.000 r  
                                                      0.000    12.000 r  ap_clk (IN)
                         net (fo=2743, unset)         0.924    12.924    cubieColor_V_U/solveCube_cubieCoeOg_ram_U/ap_clk
    RAMB18_X3Y38         RAMB18E1                                     r  cubieColor_V_U/solveCube_cubieCoeOg_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    RAMB18_X3Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    12.323    cubieColor_V_U/solveCube_cubieCoeOg_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.323    
                         arrival time                         -11.481    
  -------------------------------------------------------------------
                         slack                                  0.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 rdata_reg[10]_i_2/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            solveCube_add_io_s_axi_U/rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2743, unset)         0.410     0.410    ap_clk
    SLICE_X55Y60         FDRE                                         r  rdata_reg[10]_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  rdata_reg[10]_i_2/Q
                         net (fo=1, routed)           0.052     0.603    solveCube_add_io_s_axi_U/int_rMoves_V/rdata_reg[10]_i_2
    SLICE_X54Y60         LUT5 (Prop_lut5_I3_O)        0.045     0.648 r  solveCube_add_io_s_axi_U/int_rMoves_V/rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     0.648    solveCube_add_io_s_axi_U/int_rMoves_V_n_57
    SLICE_X54Y60         FDRE                                         r  solveCube_add_io_s_axi_U/rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2743, unset)         0.432     0.432    solveCube_add_io_s_axi_U/ap_clk
    SLICE_X54Y60         FDRE                                         r  solveCube_add_io_s_axi_U/rdata_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X54Y60         FDRE (Hold_fdre_C_D)         0.121     0.553    solveCube_add_io_s_axi_U/rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.648    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 solveCube_add_io_s_axi_U/int_order_V_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            solveCube_add_io_s_axi_U/rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2743, unset)         0.410     0.410    solveCube_add_io_s_axi_U/ap_clk
    SLICE_X57Y62         FDRE                                         r  solveCube_add_io_s_axi_U/int_order_V_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  solveCube_add_io_s_axi_U/int_order_V_reg[2]/Q
                         net (fo=1, routed)           0.057     0.609    solveCube_add_io_s_axi_U/int_rMoves_V/int_order_V_reg[7][2]
    SLICE_X56Y62         LUT6 (Prop_lut6_I5_O)        0.045     0.654 r  solveCube_add_io_s_axi_U/int_rMoves_V/rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     0.654    solveCube_add_io_s_axi_U/int_rMoves_V_n_62
    SLICE_X56Y62         FDRE                                         r  solveCube_add_io_s_axi_U/rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2743, unset)         0.432     0.432    solveCube_add_io_s_axi_U/ap_clk
    SLICE_X56Y62         FDRE                                         r  solveCube_add_io_s_axi_U/rdata_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X56Y62         FDRE (Hold_fdre_C_D)         0.092     0.524    solveCube_add_io_s_axi_U/rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 rdata_reg[11]_i_2/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            solveCube_add_io_s_axi_U/rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2743, unset)         0.410     0.410    ap_clk
    SLICE_X55Y64         FDRE                                         r  rdata_reg[11]_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y64         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  rdata_reg[11]_i_2/Q
                         net (fo=1, routed)           0.087     0.638    solveCube_add_io_s_axi_U/int_rMoves_V/rdata_reg[11]_i_2
    SLICE_X54Y64         LUT5 (Prop_lut5_I3_O)        0.045     0.683 r  solveCube_add_io_s_axi_U/int_rMoves_V/rdata[11]_i_1/O
                         net (fo=1, routed)           0.000     0.683    solveCube_add_io_s_axi_U/int_rMoves_V_n_56
    SLICE_X54Y64         FDRE                                         r  solveCube_add_io_s_axi_U/rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2743, unset)         0.432     0.432    solveCube_add_io_s_axi_U/ap_clk
    SLICE_X54Y64         FDRE                                         r  solveCube_add_io_s_axi_U/rdata_reg[11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X54Y64         FDRE (Hold_fdre_C_D)         0.120     0.552    solveCube_add_io_s_axi_U/rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 rdata_reg[14]_i_2/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            solveCube_add_io_s_axi_U/rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2743, unset)         0.410     0.410    ap_clk
    SLICE_X55Y63         FDRE                                         r  rdata_reg[14]_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  rdata_reg[14]_i_2/Q
                         net (fo=1, routed)           0.087     0.638    solveCube_add_io_s_axi_U/int_rMoves_V/rdata_reg[14]_i_2
    SLICE_X54Y63         LUT5 (Prop_lut5_I3_O)        0.045     0.683 r  solveCube_add_io_s_axi_U/int_rMoves_V/rdata[14]_i_1/O
                         net (fo=1, routed)           0.000     0.683    solveCube_add_io_s_axi_U/int_rMoves_V_n_53
    SLICE_X54Y63         FDRE                                         r  solveCube_add_io_s_axi_U/rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2743, unset)         0.432     0.432    solveCube_add_io_s_axi_U/ap_clk
    SLICE_X54Y63         FDRE                                         r  solveCube_add_io_s_axi_U/rdata_reg[14]/C
                         clock pessimism              0.000     0.432    
    SLICE_X54Y63         FDRE (Hold_fdre_C_D)         0.120     0.552    solveCube_add_io_s_axi_U/rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 grp_solveStage3_fu_242/grp_findEdge_fu_54/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            grp_solveStage3_fu_242/grp_findEdge_fu_54/ap_CS_fsm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.141ns (61.128%)  route 0.090ns (38.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2743, unset)         0.410     0.410    grp_solveStage3_fu_242/grp_findEdge_fu_54/ap_clk
    SLICE_X48Y99         FDRE                                         r  grp_solveStage3_fu_242/grp_findEdge_fu_54/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  grp_solveStage3_fu_242/grp_findEdge_fu_54/ap_CS_fsm_reg[1]/Q
                         net (fo=12, routed)          0.090     0.641    grp_solveStage3_fu_242/grp_findEdge_fu_54/ap_CS_fsm_state2
    SLICE_X48Y99         FDRE                                         r  grp_solveStage3_fu_242/grp_findEdge_fu_54/ap_CS_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2743, unset)         0.432     0.432    grp_solveStage3_fu_242/grp_findEdge_fu_54/ap_clk
    SLICE_X48Y99         FDRE                                         r  grp_solveStage3_fu_242/grp_findEdge_fu_54/ap_CS_fsm_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X48Y99         FDRE (Hold_fdre_C_D)         0.075     0.507    grp_solveStage3_fu_242/grp_findEdge_fu_54/ap_CS_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.641    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/ap_CS_fsm_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/ap_CS_fsm_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.556%)  route 0.099ns (34.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2743, unset)         0.410     0.410    grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/ap_clk
    SLICE_X59Y96         FDRE                                         r  grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/ap_CS_fsm_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/ap_CS_fsm_reg[28]/Q
                         net (fo=3, routed)           0.099     0.650    grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/Q[21]
    SLICE_X58Y96         LUT3 (Prop_lut3_I0_O)        0.048     0.698 r  grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/ap_CS_fsm[29]_i_1/O
                         net (fo=1, routed)           0.000     0.698    grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/ap_NS_fsm[29]
    SLICE_X58Y96         FDRE                                         r  grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/ap_CS_fsm_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2743, unset)         0.432     0.432    grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/ap_clk
    SLICE_X58Y96         FDRE                                         r  grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/ap_CS_fsm_reg[29]/C
                         clock pessimism              0.000     0.432    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.131     0.563    grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/ap_CS_fsm_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 grp_solveStage5b_fu_280/ap_CS_fsm_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            grp_solveStage5b_fu_280/ap_CS_fsm_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2743, unset)         0.410     0.410    grp_solveStage5b_fu_280/ap_clk
    SLICE_X35Y108        FDRE                                         r  grp_solveStage5b_fu_280/ap_CS_fsm_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y108        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  grp_solveStage5b_fu_280/ap_CS_fsm_reg[34]/Q
                         net (fo=2, routed)           0.098     0.649    grp_solveStage5b_fu_280/grp_rotateCubeHorizontal_fu_65/ap_CS_fsm_reg[52][1]
    SLICE_X34Y108        LUT5 (Prop_lut5_I0_O)        0.045     0.694 r  grp_solveStage5b_fu_280/grp_rotateCubeHorizontal_fu_65/ap_CS_fsm[35]_i_1__7/O
                         net (fo=1, routed)           0.000     0.694    grp_solveStage5b_fu_280/ap_NS_fsm[35]
    SLICE_X34Y108        FDRE                                         r  grp_solveStage5b_fu_280/ap_CS_fsm_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2743, unset)         0.432     0.432    grp_solveStage5b_fu_280/ap_clk
    SLICE_X34Y108        FDRE                                         r  grp_solveStage5b_fu_280/ap_CS_fsm_reg[35]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y108        FDRE (Hold_fdre_C_D)         0.120     0.552    grp_solveStage5b_fu_280/ap_CS_fsm_reg[35]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.694    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 grp_turnCube_fu_320/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            grp_turnCube_fu_320/tmp_2_reg_1301_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.170%)  route 0.099ns (34.830%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2743, unset)         0.410     0.410    grp_turnCube_fu_320/ap_clk
    SLICE_X55Y91         FDRE                                         r  grp_turnCube_fu_320/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  grp_turnCube_fu_320/ap_CS_fsm_reg[1]/Q
                         net (fo=10, routed)          0.099     0.651    grp_turnCube_fu_320/ap_CS_fsm_state2
    SLICE_X54Y91         LUT5 (Prop_lut5_I3_O)        0.045     0.696 r  grp_turnCube_fu_320/tmp_2_reg_1301[3]_i_1__4/O
                         net (fo=1, routed)           0.000     0.696    grp_turnCube_fu_320/tmp_2_reg_1301[3]_i_1__4_n_0
    SLICE_X54Y91         FDRE                                         r  grp_turnCube_fu_320/tmp_2_reg_1301_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2743, unset)         0.432     0.432    grp_turnCube_fu_320/ap_clk
    SLICE_X54Y91         FDRE                                         r  grp_turnCube_fu_320/tmp_2_reg_1301_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X54Y91         FDRE (Hold_fdre_C_D)         0.121     0.553    grp_turnCube_fu_320/tmp_2_reg_1301_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.696    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 grp_cornerCorrect_fu_400/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            grp_cornerCorrect_fu_400/ap_CS_fsm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.305%)  route 0.101ns (41.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2743, unset)         0.410     0.410    grp_cornerCorrect_fu_400/ap_clk
    SLICE_X40Y92         FDRE                                         r  grp_cornerCorrect_fu_400/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  grp_cornerCorrect_fu_400/ap_CS_fsm_reg[1]/Q
                         net (fo=9, routed)           0.101     0.652    grp_cornerCorrect_fu_400/ap_CS_fsm_state2
    SLICE_X40Y92         FDRE                                         r  grp_cornerCorrect_fu_400/ap_CS_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2743, unset)         0.432     0.432    grp_cornerCorrect_fu_400/ap_clk
    SLICE_X40Y92         FDRE                                         r  grp_cornerCorrect_fu_400/ap_CS_fsm_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y92         FDRE (Hold_fdre_C_D)         0.075     0.507    grp_cornerCorrect_fu_400/ap_CS_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 rdata_reg[22]_i_2/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            solveCube_add_io_s_axi_U/rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2743, unset)         0.410     0.410    ap_clk
    SLICE_X54Y61         FDRE                                         r  rdata_reg[22]_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y61         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  rdata_reg[22]_i_2/Q
                         net (fo=1, routed)           0.050     0.624    solveCube_add_io_s_axi_U/int_rMoves_V/rdata_reg[22]_i_2
    SLICE_X55Y61         LUT5 (Prop_lut5_I3_O)        0.045     0.669 r  solveCube_add_io_s_axi_U/int_rMoves_V/rdata[22]_i_1/O
                         net (fo=1, routed)           0.000     0.669    solveCube_add_io_s_axi_U/int_rMoves_V_n_45
    SLICE_X55Y61         FDRE                                         r  solveCube_add_io_s_axi_U/rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2743, unset)         0.432     0.432    solveCube_add_io_s_axi_U/ap_clk
    SLICE_X55Y61         FDRE                                         r  solveCube_add_io_s_axi_U/rdata_reg[22]/C
                         clock pessimism              0.000     0.432    
    SLICE_X55Y61         FDRE (Hold_fdre_C_D)         0.092     0.524    solveCube_add_io_s_axi_U/rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.000      9.056      RAMB36_X3Y12   solveCube_add_io_s_axi_U/int_rMoves_V/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         12.000      9.056      RAMB36_X3Y12   solveCube_add_io_s_axi_U/int_rMoves_V/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.000      9.056      RAMB36_X3Y13   solveCube_add_io_s_axi_U/int_cubieColor_tb_V/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         12.000      9.056      RAMB36_X3Y13   solveCube_add_io_s_axi_U/int_cubieColor_tb_V/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         12.000      9.424      RAMB18_X3Y38   cubieColor_V_U/solveCube_cubieCoeOg_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         12.000      9.424      RAMB18_X3Y38   cubieColor_V_U/solveCube_cubieCoeOg_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     FDSE/C              n/a            1.000         12.000      11.000     SLICE_X56Y65   ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.000      11.000     SLICE_X42Y88   ap_CS_fsm_reg[100]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.000      11.000     SLICE_X40Y81   ap_CS_fsm_reg[101]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.000      11.000     SLICE_X40Y81   ap_CS_fsm_reg[102]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X42Y101  grp_solveStage2_fu_262/grp_rotateCubeHorizontal_fu_90/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X42Y101  grp_solveStage2_fu_262/grp_rotateCubeHorizontal_fu_90/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X42Y101  grp_solveStage2_fu_262/grp_rotateCubeHorizontal_fu_90/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0__0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X42Y101  grp_solveStage2_fu_262/grp_rotateCubeHorizontal_fu_90/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0__0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X42Y101  grp_solveStage2_fu_262/grp_rotateCubeHorizontal_fu_90/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0__1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X42Y101  grp_solveStage2_fu_262/grp_rotateCubeHorizontal_fu_90/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0__1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X34Y87   grp_rotateCubeVertical_fu_353/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_15_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X34Y87   grp_rotateCubeVertical_fu_353/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X34Y88   grp_rotateCubeVertical_fu_353/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_15_0_0__0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X34Y88   grp_rotateCubeVertical_fu_353/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X42Y101  grp_solveStage2_fu_262/grp_rotateCubeHorizontal_fu_90/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X42Y101  grp_solveStage2_fu_262/grp_rotateCubeHorizontal_fu_90/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X42Y101  grp_solveStage2_fu_262/grp_rotateCubeHorizontal_fu_90/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X42Y101  grp_solveStage2_fu_262/grp_rotateCubeHorizontal_fu_90/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X42Y101  grp_solveStage2_fu_262/grp_rotateCubeHorizontal_fu_90/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0__0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X42Y101  grp_solveStage2_fu_262/grp_rotateCubeHorizontal_fu_90/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0__0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X42Y101  grp_solveStage2_fu_262/grp_rotateCubeHorizontal_fu_90/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0__0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X42Y101  grp_solveStage2_fu_262/grp_rotateCubeHorizontal_fu_90/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0__0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X42Y101  grp_solveStage2_fu_262/grp_rotateCubeHorizontal_fu_90/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0__1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X42Y101  grp_solveStage2_fu_262/grp_rotateCubeHorizontal_fu_90/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0__1/DP/CLK



