{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651416722153 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651416722153 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May  1 15:52:01 2022 " "Processing started: Sun May  1 15:52:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651416722153 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416722153 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Examples -c Examples " "Command: quartus_map --read_settings_files=on --write_settings_files=off Examples -c Examples" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416722154 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651416722553 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651416722553 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "Example3.qsys " "Elaborating Platform Designer system entity \"Example3.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651416733918 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.01.15:52:20 Progress: Loading quatusExamples2/Example3.qsys " "2022.05.01.15:52:20 Progress: Loading quatusExamples2/Example3.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416740102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.01.15:52:21 Progress: Reading input file " "2022.05.01.15:52:21 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416741357 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.01.15:52:21 Progress: Adding axi4Slave_0 \[axi4Slave 1.0\] " "2022.05.01.15:52:21 Progress: Adding axi4Slave_0 \[axi4Slave 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416741440 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.01.15:52:22 Progress: Parameterizing module axi4Slave_0 " "2022.05.01.15:52:22 Progress: Parameterizing module axi4Slave_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416742302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.01.15:52:22 Progress: Adding axiMaster_0 \[axiMaster 1.0\] " "2022.05.01.15:52:22 Progress: Adding axiMaster_0 \[axiMaster 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416742306 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.01.15:52:22 Progress: Parameterizing module axiMaster_0 " "2022.05.01.15:52:22 Progress: Parameterizing module axiMaster_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416742351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.01.15:52:22 Progress: Adding clk_0 \[clock_source 21.1\] " "2022.05.01.15:52:22 Progress: Adding clk_0 \[clock_source 21.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416742352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.01.15:52:22 Progress: Parameterizing module clk_0 " "2022.05.01.15:52:22 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416742468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.01.15:52:22 Progress: Building connections " "2022.05.01.15:52:22 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416742469 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.01.15:52:22 Progress: Parameterizing connections " "2022.05.01.15:52:22 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416742517 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.01.15:52:22 Progress: Validating " "2022.05.01.15:52:22 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416742518 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.01.15:52:22 Progress: Done reading input file " "2022.05.01.15:52:22 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416742586 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Example3: Generating Example3 \"Example3\" for QUARTUS_SYNTH " "Example3: Generating Example3 \"Example3\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416743917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master axiMaster_0.altera_axi4_master and slave axi4Slave_0.altera_axi4_slave because the master has arid signal 1 bit wide, but the slave is 2 bit wide. " "Interconnect is inserted between master axiMaster_0.altera_axi4_master and slave axi4Slave_0.altera_axi4_slave because the master has arid signal 1 bit wide, but the slave is 2 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416745530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master axiMaster_0.altera_axi4_master and slave axi4Slave_0.altera_axi4_slave because the master has awid signal 1 bit wide, but the slave is 2 bit wide. " "Interconnect is inserted between master axiMaster_0.altera_axi4_master and slave axi4Slave_0.altera_axi4_slave because the master has awid signal 1 bit wide, but the slave is 2 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416745530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master axiMaster_0.altera_axi4_master and slave axi4Slave_0.altera_axi4_slave because the master has bid signal 1 bit wide, but the slave is 2 bit wide. " "Interconnect is inserted between master axiMaster_0.altera_axi4_master and slave axi4Slave_0.altera_axi4_slave because the master has bid signal 1 bit wide, but the slave is 2 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416745530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master axiMaster_0.altera_axi4_master and slave axi4Slave_0.altera_axi4_slave because the master has rid signal 1 bit wide, but the slave is 2 bit wide. " "Interconnect is inserted between master axiMaster_0.altera_axi4_master and slave axi4Slave_0.altera_axi4_slave because the master has rid signal 1 bit wide, but the slave is 2 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416745530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Axi4Slave_0: \"Example3\" instantiated axi4Slave \"axi4Slave_0\" " "Axi4Slave_0: \"Example3\" instantiated axi4Slave \"axi4Slave_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416748448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AxiMaster_0: \"Example3\" instantiated axiMaster \"axiMaster_0\" " "AxiMaster_0: \"Example3\" instantiated axiMaster \"axiMaster_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416748452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"Example3\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"Example3\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416750611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"Example3\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"Example3\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416750619 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AxiMaster_0_altera_axi4_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_axi_translator \"axiMaster_0_altera_axi4_master_translator\" " "AxiMaster_0_altera_axi4_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_axi_translator \"axiMaster_0_altera_axi4_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416750625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Example3: Done \"Example3\" with 6 modules, 8 files " "Example3: Done \"Example3\" with 6 modules, 8 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416750626 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "Example3.qsys " "Finished elaborating Platform Designer system entity \"Example3.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651416751393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "example3/simulation/example3.v 1 1 " "Found 1 design units, including 1 entities, in source file example3/simulation/example3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Example3 " "Found entity 1: Example3" {  } { { "Example3/simulation/Example3.v" "" { Text "D:/Mega/Documents/CS/TLoB/quatusExamples2/Example3/simulation/Example3.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651416751438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416751438 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "d:/mega/documents/cs/tlob/quatusexamples2/db/ip/example3/example3.v " "Can't analyze file -- file d:/mega/documents/cs/tlob/quatusexamples2/db/ip/example3/example3.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1651416751438 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "d:/mega/documents/cs/tlob/quatusexamples2/db/ip/example3/submodules/example3_mm_interconnect_0.v " "Can't analyze file -- file d:/mega/documents/cs/tlob/quatusexamples2/db/ip/example3/submodules/example3_mm_interconnect_0.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1651416751439 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "d:/mega/documents/cs/tlob/quatusexamples2/db/ip/example3/submodules/altera_merlin_axi_translator.sv " "Can't analyze file -- file d:/mega/documents/cs/tlob/quatusexamples2/db/ip/example3/submodules/altera_merlin_axi_translator.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1651416751439 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "d:/mega/documents/cs/tlob/quatusexamples2/db/ip/example3/submodules/altera_reset_controller.v " "Can't analyze file -- file d:/mega/documents/cs/tlob/quatusexamples2/db/ip/example3/submodules/altera_reset_controller.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1651416751439 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "d:/mega/documents/cs/tlob/quatusexamples2/db/ip/example3/submodules/altera_reset_synchronizer.v " "Can't analyze file -- file d:/mega/documents/cs/tlob/quatusexamples2/db/ip/example3/submodules/altera_reset_synchronizer.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1651416751440 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "d:/mega/documents/cs/tlob/quatusexamples2/db/ip/example3/submodules/aximaster_synth.v " "Can't analyze file -- file d:/mega/documents/cs/tlob/quatusexamples2/db/ip/example3/submodules/aximaster_synth.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1651416751440 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "d:/mega/documents/cs/tlob/quatusexamples2/db/ip/example3/submodules/axislave_synth.v " "Can't analyze file -- file d:/mega/documents/cs/tlob/quatusexamples2/db/ip/example3/submodules/axislave_synth.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1651416751440 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Example3 " "Elaborating entity \"Example3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651416751471 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "axi4slave_0 Example3_axi4Slave_0 " "Node instance \"axi4slave_0\" instantiates undefined entity \"Example3_axi4Slave_0\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Example3/simulation/Example3.v" "axi4slave_0" { Text "D:/Mega/Documents/CS/TLoB/quatusExamples2/Example3/simulation/Example3.v" 133 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1651416751561 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "aximaster_0 Example3_axiMaster_0 " "Node instance \"aximaster_0\" instantiates undefined entity \"Example3_axiMaster_0\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Example3/simulation/Example3.v" "aximaster_0" { Text "D:/Mega/Documents/CS/TLoB/quatusExamples2/Example3/simulation/Example3.v" 177 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1651416751561 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mm_interconnect_0 Example3_mm_interconnect_0 " "Node instance \"mm_interconnect_0\" instantiates undefined entity \"Example3_mm_interconnect_0\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Example3/simulation/Example3.v" "mm_interconnect_0" { Text "D:/Mega/Documents/CS/TLoB/quatusExamples2/Example3/simulation/Example3.v" 260 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1651416751562 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "rst_controller altera_reset_controller " "Node instance \"rst_controller\" instantiates undefined entity \"altera_reset_controller\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Example3/simulation/Example3.v" "rst_controller" { Text "D:/Mega/Documents/CS/TLoB/quatusExamples2/Example3/simulation/Example3.v" 323 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1651416751562 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651416751719 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May  1 15:52:31 2022 " "Processing ended: Sun May  1 15:52:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651416751719 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651416751719 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651416751719 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651416751719 ""}
