=====
SETUP
4.749
16.382
21.130
rv32_inst/mem_addr_30_s0
1.222
1.454
Interconnect_inst/peripheral_AddrMux1_4_inst/aes_mem_valid_s0
3.862
4.379
rv32_inst/n610_s4
5.194
5.749
rv32_inst/n610_s2
6.854
7.225
rv32_inst/mem_rdata_latched_2_s3
7.878
8.249
rv32_inst/mem_rdata_latched_2_s2
8.254
8.625
rv32_inst/n3980_s7
9.043
9.560
rv32_inst/n4350_s3
10.525
11.080
rv32_inst/decoded_rs1_c_0_s9
12.485
13.002
rv32_inst/decoded_rs1_c_4_s0
13.428
13.983
rv32_inst/decoded_rs1_c_4_s
14.833
15.350
rv32_inst/decoded_rs1_4_s2
16.382
=====
SETUP
4.763
16.368
21.131
sync_e2u_inst/urstn_r_1_s0
1.222
1.454
rv32_inst/n5989_s0
3.215
3.770
rv32_inst/mem_rdata_latched_12_s6
4.545
4.916
rv32_inst/mem_rdata_latched_12_s3
6.202
6.719
rv32_inst/mem_rdata_latched_6_s2
7.795
8.248
rv32_inst/n3939_s1
8.917
9.472
rv32_inst/n3968_s6
10.694
11.065
rv32_inst/decoded_rs1_c_0_s2
12.344
12.715
rv32_inst/decoded_rs1_c_2_s0
13.882
14.335
rv32_inst/decoded_rs1_c_2_s
14.582
15.137
rv32_inst/cpuregs_cpuregs_0_0_s0
16.368
=====
SETUP
4.987
16.143
21.131
sync_e2u_inst/urstn_r_1_s0
1.222
1.454
rv32_inst/n5989_s0
3.215
3.770
rv32_inst/mem_rdata_latched_12_s6
4.545
4.916
rv32_inst/mem_rdata_latched_12_s3
6.202
6.719
rv32_inst/mem_rdata_latched_6_s2
7.795
8.248
rv32_inst/n3939_s1
8.917
9.472
rv32_inst/n3968_s6
10.694
11.065
rv32_inst/decoded_rs1_c_0_s2
12.344
12.715
rv32_inst/decoded_rs1_c_0_s0
13.930
14.392
rv32_inst/decoded_rs1_c_0_s
14.565
15.018
rv32_inst/cpuregs_cpuregs_0_0_s0
16.143
=====
SETUP
5.010
16.120
21.130
sync_e2u_inst/urstn_r_1_s0
1.222
1.454
rv32_inst/n5989_s0
3.215
3.770
rv32_inst/mem_rdata_latched_12_s6
4.545
4.916
rv32_inst/mem_rdata_latched_12_s3
6.202
6.719
rv32_inst/mem_rdata_latched_6_s2
7.795
8.248
rv32_inst/n3939_s1
8.917
9.472
rv32_inst/n3968_s6
10.694
11.065
rv32_inst/decoded_rs1_c_0_s2
12.344
12.715
rv32_inst/decoded_rs1_c_2_s0
13.882
14.335
rv32_inst/decoded_rs1_c_2_s
14.582
15.137
rv32_inst/decoded_rs1_2_s2
16.120
=====
SETUP
5.097
16.033
21.130
sync_e2u_inst/urstn_r_1_s0
1.222
1.454
rv32_inst/n5989_s0
3.215
3.770
rv32_inst/mem_rdata_latched_12_s6
4.545
4.916
rv32_inst/mem_rdata_latched_12_s3
6.202
6.719
rv32_inst/mem_rdata_latched_6_s2
7.795
8.248
rv32_inst/n3939_s1
8.917
9.472
rv32_inst/n3968_s6
10.694
11.065
rv32_inst/decoded_rs1_c_0_s2
12.344
12.715
rv32_inst/decoded_rs1_c_0_s0
13.930
14.392
rv32_inst/decoded_rs1_c_0_s
14.565
15.018
rv32_inst/decoded_rs1_0_s2
16.033
=====
SETUP
5.227
15.904
21.131
rv32_inst/mem_addr_30_s0
1.222
1.454
Interconnect_inst/peripheral_AddrMux1_4_inst/aes_mem_valid_s0
3.862
4.379
rv32_inst/n610_s4
5.194
5.749
rv32_inst/n610_s2
6.854
7.225
rv32_inst/mem_rdata_latched_2_s3
7.878
8.249
rv32_inst/mem_rdata_latched_2_s2
8.254
8.625
rv32_inst/n3980_s7
9.043
9.560
rv32_inst/n4350_s3
10.525
11.080
rv32_inst/decoded_rs1_c_1_s5
12.522
12.893
rv32_inst/decoded_rs1_c_1_s0
13.063
13.434
rv32_inst/decoded_rs1_c_1_s
14.494
15.049
rv32_inst/cpuregs_cpuregs_0_0_s0
15.904
=====
SETUP
5.286
15.845
21.131
rv32_inst/mem_addr_30_s0
1.222
1.454
Interconnect_inst/peripheral_AddrMux1_4_inst/aes_mem_valid_s0
3.862
4.379
rv32_inst/n610_s4
5.194
5.749
rv32_inst/n610_s2
6.854
7.225
rv32_inst/mem_rdata_latched_2_s3
7.878
8.249
rv32_inst/mem_rdata_latched_2_s2
8.254
8.625
rv32_inst/n3980_s7
9.043
9.560
rv32_inst/n4350_s3
10.525
11.080
rv32_inst/decoded_rs1_c_0_s9
12.485
13.002
rv32_inst/decoded_rs1_c_4_s0
13.428
13.983
rv32_inst/decoded_rs1_c_4_s
14.833
15.350
rv32_inst/cpuregs_cpuregs_0_0_s0
15.845
=====
SETUP
5.359
15.771
21.130
sync_e2u_inst/urstn_r_1_s0
1.222
1.454
rv32_inst/n5989_s0
3.215
3.770
rv32_inst/mem_rdata_latched_12_s6
4.545
4.916
rv32_inst/mem_rdata_latched_12_s3
6.202
6.719
rv32_inst/n613_s2
7.926
8.297
rv32_inst/n613_s5
8.468
9.023
rv32_inst/n4351_s4
10.090
10.543
rv32_inst/decoded_rs1_c_2_s7
10.978
11.431
rv32_inst/n952_s5
12.092
12.609
rv32_inst/n952_s2
13.315
13.870
rv32_inst/n952_s0
15.222
15.771
rv32_inst/mem_rdata_q_31_s0
15.771
=====
SETUP
5.399
15.732
21.130
sync_e2u_inst/urstn_r_1_s0
1.222
1.454
rv32_inst/n5989_s0
3.215
3.770
rv32_inst/mem_rdata_latched_12_s6
4.545
4.916
rv32_inst/mem_rdata_latched_12_s3
6.202
6.719
rv32_inst/mem_rdata_latched_5_s2
7.989
8.442
rv32_inst/mem_rdata_latched_5_s8
9.853
10.370
rv32_inst/n4356_s4
11.365
11.736
rv32_inst/n4303_s2
12.975
13.530
rv32_inst/n4304_s2
14.377
14.748
rv32_inst/n4304_s0
15.162
15.732
rv32_inst/decoded_rd_2_s0
15.732
=====
SETUP
5.430
15.701
21.130
sync_e2u_inst/urstn_r_1_s0
1.222
1.454
rv32_inst/n5989_s0
3.215
3.770
rv32_inst/mem_rdata_latched_12_s6
4.545
4.916
rv32_inst/mem_rdata_latched_12_s3
6.202
6.719
rv32_inst/n613_s2
7.926
8.297
rv32_inst/n613_s5
8.468
9.023
rv32_inst/n4351_s4
10.090
10.543
rv32_inst/decoded_rs1_c_2_s7
10.978
11.431
rv32_inst/n952_s5
12.092
12.609
rv32_inst/n952_s2
13.315
13.870
rv32_inst/n953_s0
15.239
15.701
rv32_inst/mem_rdata_q_30_s0
15.701
=====
SETUP
5.449
15.682
21.131
sync_e2u_inst/urstn_r_1_s0
1.222
1.454
rv32_inst/n5989_s0
3.215
3.770
rv32_inst/mem_rdata_latched_12_s6
4.545
4.916
rv32_inst/mem_rdata_latched_12_s3
6.202
6.719
rv32_inst/mem_rdata_latched_6_s2
7.795
8.248
rv32_inst/n3939_s1
8.917
9.472
rv32_inst/n3968_s6
10.694
11.065
rv32_inst/decoded_rs1_c_0_s2
12.344
12.715
rv32_inst/decoded_rs1_c_3_s1
13.793
14.246
rv32_inst/decoded_rs1_c_3_s
14.400
14.917
rv32_inst/cpuregs_cpuregs_0_0_s0
15.682
=====
SETUP
5.552
15.579
21.130
rv32_inst/mem_addr_30_s0
1.222
1.454
Interconnect_inst/peripheral_AddrMux1_4_inst/aes_mem_valid_s0
3.862
4.379
rv32_inst/n610_s4
5.194
5.749
rv32_inst/n610_s2
6.854
7.225
rv32_inst/mem_rdata_latched_2_s3
7.878
8.249
rv32_inst/mem_rdata_latched_2_s2
8.254
8.625
rv32_inst/n3980_s7
9.043
9.560
rv32_inst/n4350_s3
10.525
11.080
rv32_inst/decoded_rs1_c_1_s5
12.522
12.893
rv32_inst/decoded_rs1_c_1_s0
13.063
13.434
rv32_inst/decoded_rs1_c_1_s
14.494
15.049
rv32_inst/decoded_rs1_1_s2
15.579
=====
SETUP
5.684
15.446
21.130
sync_e2u_inst/urstn_r_1_s0
1.222
1.454
rv32_inst/n5989_s0
3.215
3.770
rv32_inst/mem_rdata_latched_12_s6
4.545
4.916
rv32_inst/mem_rdata_latched_12_s3
6.202
6.719
rv32_inst/mem_rdata_latched_6_s2
7.795
8.248
rv32_inst/n3939_s1
8.917
9.472
rv32_inst/n3968_s6
10.694
11.065
rv32_inst/decoded_rs1_c_0_s2
12.344
12.715
rv32_inst/decoded_rs1_c_3_s1
13.793
14.246
rv32_inst/decoded_rs1_c_3_s
14.400
14.917
rv32_inst/decoded_rs1_3_s2
15.446
=====
SETUP
5.685
15.446
21.131
sync_e2u_inst/urstn_r_1_s0
1.222
1.454
rv32_inst/n5989_s0
3.215
3.770
rv32_inst/mem_rdata_latched_12_s6
4.545
4.916
rv32_inst/mem_rdata_latched_12_s3
6.202
6.719
rv32_inst/mem_rdata_latched_6_s2
7.795
8.248
rv32_inst/n3939_s1
8.917
9.472
rv32_inst/n3968_s6
10.694
11.065
rv32_inst/n3968_s3
12.296
12.749
rv32_inst/n4004_s1
13.414
13.785
rv32_inst/decoded_rs1_c_5_s0
14.207
14.762
rv32_inst/cpuregs_cpuregs_0_0_s0
15.446
=====
SETUP
5.901
15.229
21.130
sync_e2u_inst/urstn_r_1_s0
1.222
1.454
rv32_inst/n5989_s0
3.215
3.770
rv32_inst/mem_rdata_latched_12_s6
4.545
4.916
rv32_inst/mem_rdata_latched_12_s3
6.202
6.719
rv32_inst/mem_rdata_latched_5_s2
7.989
8.442
rv32_inst/mem_rdata_latched_5_s8
9.853
10.370
rv32_inst/n4356_s4
11.365
11.736
rv32_inst/n959_s7
13.094
13.611
rv32_inst/n960_s2
14.304
14.766
rv32_inst/n960_s0
14.767
15.229
rv32_inst/mem_rdata_q_23_s0
15.229
=====
SETUP
5.910
15.220
21.130
sync_e2u_inst/urstn_r_1_s0
1.222
1.454
rv32_inst/n5989_s0
3.215
3.770
rv32_inst/mem_rdata_latched_12_s6
4.545
4.916
rv32_inst/mem_rdata_latched_12_s3
6.202
6.719
rv32_inst/n613_s2
7.926
8.297
rv32_inst/n613_s5
8.468
9.023
rv32_inst/n4351_s4
10.090
10.543
rv32_inst/decoded_rs1_c_2_s7
10.978
11.431
rv32_inst/n952_s5
12.092
12.609
rv32_inst/n970_s1
13.292
13.847
rv32_inst/n970_s0
14.758
15.220
rv32_inst/mem_rdata_q_13_s0
15.220
=====
SETUP
5.941
15.189
21.130
sync_e2u_inst/urstn_r_1_s0
1.222
1.454
rv32_inst/n5989_s0
3.215
3.770
rv32_inst/mem_rdata_latched_12_s6
4.545
4.916
rv32_inst/mem_rdata_latched_12_s3
6.202
6.719
rv32_inst/mem_rdata_latched_5_s2
7.989
8.442
rv32_inst/mem_rdata_latched_5_s8
9.853
10.370
rv32_inst/n4356_s4
11.365
11.736
rv32_inst/n959_s7
13.094
13.611
rv32_inst/n961_s4
14.033
14.486
rv32_inst/n961_s0
14.640
15.189
rv32_inst/mem_rdata_q_22_s0
15.189
=====
SETUP
5.965
15.165
21.130
sync_e2u_inst/urstn_r_1_s0
1.222
1.454
rv32_inst/n5989_s0
3.215
3.770
rv32_inst/mem_rdata_latched_12_s6
4.545
4.916
rv32_inst/mem_rdata_latched_12_s3
6.202
6.719
rv32_inst/n613_s2
7.926
8.297
rv32_inst/n613_s5
8.468
9.023
rv32_inst/n4351_s4
10.090
10.543
rv32_inst/decoded_rs1_c_2_s7
10.978
11.431
rv32_inst/n952_s5
12.092
12.609
rv32_inst/n955_s1
13.853
14.306
rv32_inst/n955_s0
14.703
15.165
rv32_inst/mem_rdata_q_28_s0
15.165
=====
SETUP
5.988
15.143
21.130
sync_e2u_inst/urstn_r_1_s0
1.222
1.454
rv32_inst/n5989_s0
3.215
3.770
rv32_inst/mem_rdata_latched_12_s6
4.545
4.916
rv32_inst/mem_rdata_latched_12_s3
6.202
6.719
rv32_inst/n613_s2
7.926
8.297
rv32_inst/n613_s5
8.468
9.023
rv32_inst/n4351_s4
10.090
10.543
rv32_inst/decoded_rs1_c_2_s7
10.978
11.431
rv32_inst/n952_s5
12.092
12.609
rv32_inst/n952_s1
13.044
13.415
rv32_inst/n969_s0
14.772
15.143
rv32_inst/mem_rdata_q_14_s0
15.143
=====
SETUP
5.990
15.140
21.130
sync_e2u_inst/urstn_r_1_s0
1.222
1.454
rv32_inst/n5989_s0
3.215
3.770
rv32_inst/mem_rdata_latched_12_s6
4.545
4.916
rv32_inst/mem_rdata_latched_12_s3
6.202
6.719
rv32_inst/mem_rdata_latched_5_s2
7.989
8.442
rv32_inst/mem_rdata_latched_5_s8
9.853
10.370
rv32_inst/n4356_s4
11.365
11.736
rv32_inst/n4303_s2
12.975
13.530
rv32_inst/n4305_s2
13.957
14.506
rv32_inst/n4305_s0
14.678
15.140
rv32_inst/decoded_rd_1_s0
15.140
=====
SETUP
6.040
15.091
21.130
sync_e2u_inst/urstn_r_1_s0
1.222
1.454
rv32_inst/n5989_s0
3.215
3.770
rv32_inst/mem_rdata_latched_12_s6
4.545
4.916
rv32_inst/mem_rdata_latched_12_s3
6.202
6.719
rv32_inst/n613_s2
7.926
8.297
rv32_inst/n613_s5
8.468
9.023
rv32_inst/n4351_s4
10.090
10.543
rv32_inst/decoded_rs1_c_2_s7
10.978
11.431
rv32_inst/n952_s5
12.092
12.609
rv32_inst/n957_s2
13.853
14.306
rv32_inst/n957_s0
14.720
15.091
rv32_inst/mem_rdata_q_26_s0
15.091
=====
SETUP
6.053
15.077
21.130
sync_e2u_inst/urstn_r_1_s0
1.222
1.454
rv32_inst/n5989_s0
3.215
3.770
rv32_inst/mem_rdata_latched_12_s6
4.545
4.916
rv32_inst/mem_rdata_latched_12_s3
6.202
6.719
rv32_inst/mem_rdata_latched_5_s2
7.989
8.442
rv32_inst/mem_rdata_latched_5_s8
9.853
10.370
rv32_inst/n4356_s4
11.365
11.736
rv32_inst/n4303_s2
12.975
13.530
rv32_inst/n4306_s2
13.957
14.527
rv32_inst/n4306_s0
14.528
15.077
rv32_inst/decoded_rd_0_s0
15.077
=====
SETUP
6.060
15.070
21.130
sync_e2u_inst/urstn_r_1_s0
1.222
1.454
rv32_inst/n5989_s0
3.215
3.770
rv32_inst/mem_rdata_latched_12_s6
4.545
4.916
rv32_inst/mem_rdata_latched_12_s3
6.202
6.719
rv32_inst/mem_rdata_latched_6_s2
7.795
8.248
rv32_inst/n3939_s1
8.917
9.472
rv32_inst/n3968_s6
10.694
11.065
rv32_inst/n3968_s3
12.296
12.749
rv32_inst/n4004_s1
13.414
13.785
rv32_inst/cpuregs_n6202_ADBREG_G_5_s2
13.798
14.347
rv32_inst/cpuregs_n6202_ADBREG_G_5_s0
15.070
=====
SETUP
6.092
15.039
21.130
sync_e2u_inst/urstn_r_1_s0
1.222
1.454
rv32_inst/n5989_s0
3.215
3.770
rv32_inst/mem_rdata_latched_12_s6
4.545
4.916
rv32_inst/mem_rdata_latched_12_s3
6.202
6.719
rv32_inst/mem_rdata_latched_5_s2
7.989
8.442
rv32_inst/mem_rdata_latched_5_s8
9.853
10.370
rv32_inst/n4356_s4
11.365
11.736
rv32_inst/n959_s7
13.094
13.611
rv32_inst/n959_s3
14.033
14.495
rv32_inst/n959_s0
14.668
15.039
rv32_inst/mem_rdata_q_24_s0
15.039
=====
SETUP
6.131
14.999
21.131
sync_e2u_inst/urstn_r_1_s0
1.222
1.454
rv32_inst/n5989_s0
3.215
3.770
rv32_inst/mem_rdata_latched_12_s6
4.545
4.916
rv32_inst/mem_rdata_latched_12_s3
6.202
6.719
rv32_inst/mem_rdata_latched_1_s2
8.003
8.374
rv32_inst/n4012_s1
9.738
10.255
rv32_inst/n4338_s1
11.585
12.102
rv32_inst/decoded_rs2_c_0_s
13.587
14.040
rv32_inst/cpuregs_cpuregs_0_0_s
14.999
=====
HOLD
0.207
1.489
1.281
AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[3].MixCol_inst/out_b1_4_s0
1.163
1.365
AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[6].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0
1.489
=====
HOLD
0.317
1.491
1.174
rv32_inst/prefetched_high_word_s0
1.163
1.365
rv32_inst/clear_prefetched_high_word_q_s0
1.491
=====
HOLD
0.321
1.495
1.174
AES_mem_inst/AES_inst/KeyExpansion_inst/Ctrl_inst/new_w_valid_r_s0
1.163
1.365
AES_mem_inst/AES_inst/KeyExpansion_inst/Ctrl_inst/wcnt_1_s0
1.495
=====
HOLD
0.321
1.495
1.174
AES_mem_inst/AES_inst/KeyExpansion_inst/Ctrl_inst/new_w_valid_r_s0
1.163
1.365
AES_mem_inst/AES_inst/KeyExpansion_inst/Ctrl_inst/lcnt_0_s0
1.495
=====
HOLD
0.325
1.737
1.412
rv32_inst/mem_wdata_4_s0
1.163
1.365
RAM_mem_inst/RAM_inst/Gowin_Boot_SP_8x2K_0_inst/sp_inst_0
1.737
=====
HOLD
0.327
1.631
1.304
rv32_inst/mem_wstrb_3_s0
1.163
1.365
RAM_mem_inst/RAM_inst/Gowin_Boot_SP_8x2K_3_inst/sp_inst_0
1.631
=====
HOLD
0.333
1.615
1.281
AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[2].MixCol_inst/out_b2_4_s0
1.163
1.365
AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[5].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0
1.615
=====
HOLD
0.336
1.511
1.175
AES_mem_inst/out_pct_w3_buf_0_s4
1.163
1.365
AES_mem_inst/out_pct_w3_buf_0_s10
1.511
=====
HOLD
0.336
1.512
1.175
AES_mem_inst/out_pct_w0_buf_0_s4
1.163
1.364
AES_mem_inst/out_pct_w0_buf_0_s8
1.512
=====
HOLD
0.337
1.512
1.175
AES_mem_inst/out_pct_w2_buf_0_s4
1.163
1.365
AES_mem_inst/out_pct_w2_buf_0_s16
1.512
=====
HOLD
0.339
1.515
1.175
AES_mem_inst/out_pct_w2_buf_0_s27
1.163
1.365
AES_mem_inst/out_pct_w2_buf_0_s22
1.515
=====
HOLD
0.340
1.516
1.175
AES_mem_inst/out_pct_w0_buf_0_s6
1.163
1.365
AES_mem_inst/out_pct_w0_buf_0_s8
1.516
=====
HOLD
0.344
1.757
1.412
rv32_inst/mem_wdata_16_s0
1.163
1.365
RAM_mem_inst/RAM_inst/Gowin_Boot_SP_8x2K_2_inst/sp_inst_0
1.757
=====
HOLD
0.344
1.626
1.281
AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[3].MixCol_inst/out_b1_5_s0
1.163
1.365
AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[6].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0
1.626
=====
HOLD
0.344
1.626
1.281
AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[3].MixCol_inst/out_b0_5_s0
1.163
1.365
AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[6].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0
1.626
=====
HOLD
0.344
1.626
1.281
AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[2].MixCol_inst/out_b3_5_s0
1.163
1.365
AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[5].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0
1.626
=====
HOLD
0.344
1.626
1.281
AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[2].MixCol_inst/out_b3_4_s0
1.163
1.365
AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[5].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0
1.626
=====
HOLD
0.344
1.626
1.281
AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[2].MixCol_inst/out_b2_5_s0
1.163
1.365
AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[5].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0
1.626
=====
HOLD
0.344
1.626
1.281
AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[0].MixCol_inst/out_b3_4_s0
1.163
1.365
AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[1].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0
1.626
=====
HOLD
0.344
1.626
1.281
AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[0].MixCol_inst/out_b1_1_s0
1.163
1.365
AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[0].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0
1.626
=====
HOLD
0.356
1.638
1.281
AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[2].MixCol_inst/out_b2_6_s0
1.163
1.365
AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[5].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0
1.638
=====
HOLD
0.356
1.638
1.281
AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[2].MixCol_inst/out_b0_5_s0
1.163
1.365
AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[4].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0
1.638
=====
HOLD
0.356
1.638
1.281
AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[2].MixCol_inst/out_b0_3_s0
1.163
1.365
AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[4].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0
1.638
=====
HOLD
0.356
1.638
1.281
AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[0].MixCol_inst/out_b2_7_s0
1.163
1.365
AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[1].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0
1.638
=====
HOLD
0.356
1.638
1.281
AES_mem_inst/AES_inst/IterateEle_inst/sMixCols_2_inst/g_MixCol[0].MixCol_inst/out_b1_3_s0
1.163
1.365
AES_mem_inst/AES_inst/IterateEle_inst/SBox_inst/g_SBoxDPRom[0].SBox_DPRom_inst/Gowin_SBox_DPRam_inst/dpb_inst_0
1.638
