

================================================================
== Vivado HLS Report for 'kernel_matrix'
================================================================
* Date:           Tue Jun 11 15:42:17 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        asymmetric_axi_transfer
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.684|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-------+-------+----------+-----------+-----------+------+----------+
        |           |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-------+-------+----------+-----------+-----------+------+----------+
        |- LOOP_1   |      ?|      ?|      1571|          -|          -|     ?|    no    |
        | + LOOP_2  |   1568|   1568|         2|          -|          -|   784|    no    |
        |- LOOP_3   |   1568|   1568|         2|          -|          -|   784|    no    |
        |- LOOP_4   |      ?|      ?|     14128|          -|          -|     ?|    no    |
        | + LOOP_5  |   1568|   1568|         2|          -|          -|   784|    no    |
        | + LOOP_7  |  12544|  12544|        16|          -|          -|   784|    no    |
        |- LOOP_6   |      ?|      ?|         3|          -|          -|     ?|    no    |
        +-----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    530|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|     12|     737|   1803|
|Memory           |        5|      -|      32|  39200|
|Multiplexer      |        -|      -|       -|    604|
|Register         |        -|      -|    1111|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        5|     13|    1880|  42137|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      5|       1|     79|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------------+---------------------------------+---------+-------+-----+-----+
    |              Instance             |              Module             | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------------+---------------------------------+---------+-------+-----+-----+
    |kernel_matrix_CONTROL_BUS_s_axi_U  |kernel_matrix_CONTROL_BUS_s_axi  |        0|      0|  112|  168|
    |kernel_matrix_fadfYi_U1            |kernel_matrix_fadfYi             |        0|      2|  205|  390|
    |kernel_matrix_fexhbi_U3            |kernel_matrix_fexhbi             |        0|      7|  277|  924|
    |kernel_matrix_fmug8j_U2            |kernel_matrix_fmug8j             |        0|      3|  143|  321|
    +-----------------------------------+---------------------------------+---------+-------+-----+-----+
    |Total                              |                                 |        0|     12|  737| 1803|
    +-----------------------------------+---------------------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |kernel_matrix_mulibs_U4  |kernel_matrix_mulibs  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    +--------------+----------------------+---------+----+-------+-------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF |  LUT  | Words | Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+----+-------+-------+-----+------+-------------+
    |input_buf_U   |kernel_matrix_inpbkb  |        0|  32|  39200|  78400|   32|     1|      2508800|
    |result_buf_U  |kernel_matrix_reseOg  |        1|   0|      0|    100|   32|     1|         3200|
    |temp_buf_U    |kernel_matrix_temcud  |        2|   0|      0|    784|   32|     1|        25088|
    |temp2_buf_U   |kernel_matrix_temcud  |        2|   0|      0|    784|   32|     1|        25088|
    +--------------+----------------------+---------+----+-------+-------+-----+------+-------------+
    |Total         |                      |        5|  32|  39200|  80068|  128|     4|      2562176|
    +--------------+----------------------+---------+----+-------+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_430_p2                       |     +    |      0|  0|  39|           1|          32|
    |i_3_fu_520_p2                       |     +    |      0|  0|  39|           1|          32|
    |i_4_fu_567_p2                       |     +    |      0|  0|  14|          10|           1|
    |j_1_fu_442_p2                       |     +    |      0|  0|  14|          10|           1|
    |j_2_fu_480_p2                       |     +    |      0|  0|  14|          10|           1|
    |j_3_fu_536_p2                       |     +    |      0|  0|  14|          10|           1|
    |next_mul2_fu_509_p2                 |     +    |      0|  0|  49|          10|          42|
    |next_mul_fu_418_p2                  |     +    |      0|  0|  71|          10|          64|
    |os_idx_2_fu_584_p2                  |     +    |      0|  0|  39|          32|           1|
    |tmp_10_fu_452_p2                    |     +    |      0|  0|  25|          18|          18|
    |tmp_11_fu_490_p2                    |     +    |      0|  0|  25|          18|          18|
    |tmp_13_fu_546_p2                    |     +    |      0|  0|  25|          18|          18|
    |in_stream_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |in_stream_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |out_stream_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |out_stream_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |out_stream_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |out_stream_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_474_p2                 |   icmp   |      0|  0|  13|          10|           9|
    |exitcond2_fu_436_p2                 |   icmp   |      0|  0|  13|          10|           9|
    |exitcond3_fu_579_p2                 |   icmp   |      0|  0|  18|          32|          32|
    |exitcond6_fu_515_p2                 |   icmp   |      0|  0|  18|          32|          32|
    |exitcond_fu_530_p2                  |   icmp   |      0|  0|  13|          10|           9|
    |in_stream_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |last_assign_fu_595_p2               |   icmp   |      0|  0|  18|          32|          32|
    |out_stream_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |out_stream_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_8_fu_424_p2                     |   icmp   |      0|  0|  18|          32|          32|
    |tmp_i_fu_561_p2                     |   icmp   |      0|  0|  13|          10|           9|
    |ap_block_state41                    |    or    |      0|  0|   2|           1|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 530|         329|         403|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  193|         44|    1|         44|
    |grp_fu_392_opcode             |   15|          3|    2|          6|
    |grp_fu_392_p0                 |   15|          3|   32|         96|
    |grp_fu_392_p1                 |   15|          3|   32|         96|
    |grp_fu_397_p0                 |   15|          3|   32|         96|
    |grp_fu_397_p1                 |   15|          3|   32|         96|
    |i2_reg_324                    |    9|          2|   32|         64|
    |i_i_reg_370                   |    9|          2|   10|         20|
    |i_reg_279                     |    9|          2|   32|         64|
    |in_stream_TDATA_blk_n         |    9|          2|    1|          2|
    |in_stream_data_V_0_data_out   |    9|          2|   32|         64|
    |in_stream_data_V_0_state      |   15|          3|    2|          6|
    |in_stream_dest_V_0_state      |   15|          3|    2|          6|
    |input_buf_address0            |   21|          4|   17|         68|
    |j1_reg_312                    |    9|          2|   10|         20|
    |j3_reg_346                    |    9|          2|   10|         20|
    |j_reg_301                     |    9|          2|   10|         20|
    |os_idx_reg_381                |    9|          2|   32|         64|
    |out_stream_TDATA_blk_n        |    9|          2|    1|          2|
    |out_stream_data_V_1_data_out  |    9|          2|   32|         64|
    |out_stream_data_V_1_state     |   15|          3|    2|          6|
    |out_stream_dest_V_1_state     |   15|          3|    2|          6|
    |out_stream_id_V_1_state       |   15|          3|    2|          6|
    |out_stream_keep_V_1_state     |   15|          3|    2|          6|
    |out_stream_last_V_1_data_out  |    9|          2|    1|          2|
    |out_stream_last_V_1_state     |   15|          3|    2|          6|
    |out_stream_strb_V_1_state     |   15|          3|    2|          6|
    |out_stream_user_V_1_state     |   15|          3|    2|          6|
    |phi_mul1_reg_335              |    9|          2|   42|         84|
    |phi_mul_reg_290               |    9|          2|   64|        128|
    |result_buf_address0           |   15|          3|    7|         21|
    |sum_i_reg_358                 |    9|          2|   32|         64|
    |temp2_buf_address0            |   15|          3|   10|         30|
    |temp_buf_address0             |   15|          3|   10|         30|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  604|        129|  534|       1319|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |  43|   0|   43|          0|
    |i2_reg_324                     |  32|   0|   32|          0|
    |i_1_reg_631                    |  32|   0|   32|          0|
    |i_3_reg_680                    |  32|   0|   32|          0|
    |i_4_reg_706                    |  10|   0|   10|          0|
    |i_i_reg_370                    |  10|   0|   10|          0|
    |i_reg_279                      |  32|   0|   32|          0|
    |in_stream_data_V_0_payload_A   |  32|   0|   32|          0|
    |in_stream_data_V_0_payload_B   |  32|   0|   32|          0|
    |in_stream_data_V_0_sel_rd      |   1|   0|    1|          0|
    |in_stream_data_V_0_sel_wr      |   1|   0|    1|          0|
    |in_stream_data_V_0_state       |   2|   0|    2|          0|
    |in_stream_dest_V_0_state       |   2|   0|    2|          0|
    |j1_reg_312                     |  10|   0|   10|          0|
    |j3_reg_346                     |  10|   0|   10|          0|
    |j_1_reg_639                    |  10|   0|   10|          0|
    |j_2_reg_657                    |  10|   0|   10|          0|
    |j_3_reg_693                    |  10|   0|   10|          0|
    |j_reg_301                      |  10|   0|   10|          0|
    |last_assign_reg_760            |   1|   0|    1|          0|
    |length_x_0_data_reg            |  32|   0|   32|          0|
    |length_x_0_vld_reg             |   0|   0|    1|          1|
    |length_x_read_reg_621          |  32|   0|   32|          0|
    |my_index_0_data_reg            |  32|   0|   32|          0|
    |my_index_0_vld_reg             |   0|   0|    1|          1|
    |next_mul2_reg_672              |  42|   0|   42|          0|
    |next_mul_reg_616               |  64|   0|   64|          0|
    |os_idx_2_reg_750               |  32|   0|   32|          0|
    |os_idx_reg_381                 |  32|   0|   32|          0|
    |out_stream_data_V_1_payload_A  |  32|   0|   32|          0|
    |out_stream_data_V_1_payload_B  |  32|   0|   32|          0|
    |out_stream_data_V_1_sel_rd     |   1|   0|    1|          0|
    |out_stream_data_V_1_sel_wr     |   1|   0|    1|          0|
    |out_stream_data_V_1_state      |   2|   0|    2|          0|
    |out_stream_dest_V_1_sel_rd     |   1|   0|    1|          0|
    |out_stream_dest_V_1_state      |   2|   0|    2|          0|
    |out_stream_id_V_1_sel_rd       |   1|   0|    1|          0|
    |out_stream_id_V_1_state        |   2|   0|    2|          0|
    |out_stream_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |out_stream_keep_V_1_state      |   2|   0|    2|          0|
    |out_stream_last_V_1_payload_A  |   1|   0|    1|          0|
    |out_stream_last_V_1_payload_B  |   1|   0|    1|          0|
    |out_stream_last_V_1_sel_rd     |   1|   0|    1|          0|
    |out_stream_last_V_1_sel_wr     |   1|   0|    1|          0|
    |out_stream_last_V_1_state      |   2|   0|    2|          0|
    |out_stream_strb_V_1_sel_rd     |   1|   0|    1|          0|
    |out_stream_strb_V_1_state      |   2|   0|    2|          0|
    |out_stream_user_V_1_sel_rd     |   1|   0|    1|          0|
    |out_stream_user_V_1_state      |   2|   0|    2|          0|
    |phi_mul1_reg_335               |  42|   0|   42|          0|
    |phi_mul_reg_290                |  64|   0|   64|          0|
    |reg_408                        |  32|   0|   32|          0|
    |sum_i_reg_358                  |  32|   0|   32|          0|
    |temp2_buf_load_reg_726         |  32|   0|   32|          0|
    |temp_buf_load_reg_721          |  32|   0|   32|          0|
    |tmp_10_reg_644                 |  18|   0|   18|          0|
    |tmp_12_reg_667                 |  18|   0|   18|          0|
    |tmp_2_i_reg_742                |  32|   0|   32|          0|
    |tmp_3_reg_611                  |  18|   0|   18|          0|
    |tmp_4_i_reg_731                |  32|   0|   32|          0|
    |tmp_7_reg_685                  |  64|   0|   64|          0|
    |tmp_s_reg_649                  |  18|   0|   18|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          |1111|   0| 1113|          2|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------------+-----+-----+------------+-------------------+--------------+
|s_axi_CONTROL_BUS_AWVALID  |  in |    1|    s_axi   |    CONTROL_BUS    |    pointer   |
|s_axi_CONTROL_BUS_AWREADY  | out |    1|    s_axi   |    CONTROL_BUS    |    pointer   |
|s_axi_CONTROL_BUS_AWADDR   |  in |    5|    s_axi   |    CONTROL_BUS    |    pointer   |
|s_axi_CONTROL_BUS_WVALID   |  in |    1|    s_axi   |    CONTROL_BUS    |    pointer   |
|s_axi_CONTROL_BUS_WREADY   | out |    1|    s_axi   |    CONTROL_BUS    |    pointer   |
|s_axi_CONTROL_BUS_WDATA    |  in |   32|    s_axi   |    CONTROL_BUS    |    pointer   |
|s_axi_CONTROL_BUS_WSTRB    |  in |    4|    s_axi   |    CONTROL_BUS    |    pointer   |
|s_axi_CONTROL_BUS_ARVALID  |  in |    1|    s_axi   |    CONTROL_BUS    |    pointer   |
|s_axi_CONTROL_BUS_ARREADY  | out |    1|    s_axi   |    CONTROL_BUS    |    pointer   |
|s_axi_CONTROL_BUS_ARADDR   |  in |    5|    s_axi   |    CONTROL_BUS    |    pointer   |
|s_axi_CONTROL_BUS_RVALID   | out |    1|    s_axi   |    CONTROL_BUS    |    pointer   |
|s_axi_CONTROL_BUS_RREADY   |  in |    1|    s_axi   |    CONTROL_BUS    |    pointer   |
|s_axi_CONTROL_BUS_RDATA    | out |   32|    s_axi   |    CONTROL_BUS    |    pointer   |
|s_axi_CONTROL_BUS_RRESP    | out |    2|    s_axi   |    CONTROL_BUS    |    pointer   |
|s_axi_CONTROL_BUS_BVALID   | out |    1|    s_axi   |    CONTROL_BUS    |    pointer   |
|s_axi_CONTROL_BUS_BREADY   |  in |    1|    s_axi   |    CONTROL_BUS    |    pointer   |
|s_axi_CONTROL_BUS_BRESP    | out |    2|    s_axi   |    CONTROL_BUS    |    pointer   |
|ap_clk                     |  in |    1| ap_ctrl_hs |   kernel_matrix   | return value |
|ap_rst_n                   |  in |    1| ap_ctrl_hs |   kernel_matrix   | return value |
|interrupt                  | out |    1| ap_ctrl_hs |   kernel_matrix   | return value |
|in_stream_TDATA            |  in |   32|    axis    |  in_stream_data_V |    pointer   |
|in_stream_TVALID           |  in |    1|    axis    |  in_stream_dest_V |    pointer   |
|in_stream_TREADY           | out |    1|    axis    |  in_stream_dest_V |    pointer   |
|in_stream_TDEST            |  in |    5|    axis    |  in_stream_dest_V |    pointer   |
|in_stream_TKEEP            |  in |    4|    axis    |  in_stream_keep_V |    pointer   |
|in_stream_TSTRB            |  in |    4|    axis    |  in_stream_strb_V |    pointer   |
|in_stream_TUSER            |  in |    4|    axis    |  in_stream_user_V |    pointer   |
|in_stream_TLAST            |  in |    1|    axis    |  in_stream_last_V |    pointer   |
|in_stream_TID              |  in |    5|    axis    |   in_stream_id_V  |    pointer   |
|out_stream_TDATA           | out |   32|    axis    | out_stream_data_V |    pointer   |
|out_stream_TVALID          | out |    1|    axis    | out_stream_dest_V |    pointer   |
|out_stream_TREADY          |  in |    1|    axis    | out_stream_dest_V |    pointer   |
|out_stream_TDEST           | out |    5|    axis    | out_stream_dest_V |    pointer   |
|out_stream_TKEEP           | out |    4|    axis    | out_stream_keep_V |    pointer   |
|out_stream_TSTRB           | out |    4|    axis    | out_stream_strb_V |    pointer   |
|out_stream_TUSER           | out |    4|    axis    | out_stream_user_V |    pointer   |
|out_stream_TLAST           | out |    1|    axis    | out_stream_last_V |    pointer   |
|out_stream_TID             | out |    5|    axis    |  out_stream_id_V  |    pointer   |
+---------------------------+-----+-----+------------+-------------------+--------------+

