/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [13:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [10:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  reg [6:0] celloutsig_0_32z;
  wire celloutsig_0_38z;
  wire [15:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire celloutsig_0_73z;
  wire [18:0] celloutsig_0_7z;
  wire [16:0] celloutsig_0_8z;
  reg [5:0] celloutsig_0_9z;
  wire [18:0] celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  reg [5:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [15:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [17:0] _00_;
  always_latch
    if (clkin_data[32]) _00_ = 18'h00000;
    else if (celloutsig_1_18z) _00_ = { celloutsig_0_8z[7:2], celloutsig_0_38z, celloutsig_0_15z, celloutsig_0_32z, celloutsig_0_22z, celloutsig_0_16z, celloutsig_0_71z };
  assign { out_data[18:12], out_data[10:0] } = _00_;
  assign celloutsig_1_13z = !(celloutsig_1_7z ? celloutsig_1_6z[3] : celloutsig_1_4z);
  assign celloutsig_0_2z = !(celloutsig_0_1z ? in_data[14] : celloutsig_0_0z);
  assign celloutsig_0_73z = ~(celloutsig_0_29z[2] | celloutsig_0_10z);
  assign celloutsig_1_3z = ~celloutsig_1_0z[13];
  assign celloutsig_0_13z = ~celloutsig_0_1z;
  assign celloutsig_0_16z = ~celloutsig_0_8z[16];
  assign celloutsig_0_71z = celloutsig_0_21z | ~(celloutsig_0_15z);
  assign celloutsig_1_7z = celloutsig_1_2z ^ celloutsig_1_1z;
  assign celloutsig_0_5z = { celloutsig_0_3z[10:7], celloutsig_0_0z, celloutsig_0_1z } / { 1'h1, in_data[48:47], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_1_6z = { celloutsig_1_0z[16:2], celloutsig_1_2z } / { 1'h1, celloutsig_1_0z[16:4], celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_17z = { in_data[57:56], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_1z } >= { celloutsig_0_7z[11:4], celloutsig_0_8z };
  assign celloutsig_1_4z = { in_data[154:149], celloutsig_1_2z, celloutsig_1_0z } <= { in_data[173:169], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_15z = { celloutsig_0_7z[12:11], celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_0z } <= celloutsig_0_8z[8:3];
  assign celloutsig_0_20z = { celloutsig_0_9z[5:2], celloutsig_0_6z } <= in_data[33:29];
  assign celloutsig_1_19z = { celloutsig_1_0z[12], celloutsig_1_13z, celloutsig_1_13z } < { celloutsig_1_18z, celloutsig_1_7z, celloutsig_1_18z };
  assign celloutsig_0_38z = celloutsig_0_10z & ~(celloutsig_0_13z);
  assign celloutsig_0_3z = { in_data[62:51], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } % { 1'h1, in_data[58:44] };
  assign celloutsig_1_0z = in_data[135:117] | in_data[182:164];
  assign celloutsig_0_11z = { celloutsig_0_8z[13:1], celloutsig_0_0z } | { celloutsig_0_3z[6:2], celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_0_18z = { celloutsig_0_3z[8:0], celloutsig_0_10z, celloutsig_0_13z } | { celloutsig_0_11z[9:4], celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_0z = | in_data[82:80];
  assign celloutsig_1_18z = | { celloutsig_1_15z, celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_3z };
  assign celloutsig_0_10z = | { celloutsig_0_7z[10:8], celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_1_2z = celloutsig_1_0z[14] & celloutsig_1_0z[9];
  assign celloutsig_1_9z = celloutsig_1_0z[12] & celloutsig_1_1z;
  assign celloutsig_1_12z = celloutsig_1_6z[9] & celloutsig_1_9z;
  assign celloutsig_1_15z = celloutsig_1_14z[3] & in_data[174];
  assign celloutsig_0_21z = celloutsig_0_14z & celloutsig_0_7z[2];
  assign celloutsig_0_4z = ~^ { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_1z = ~^ in_data[67:61];
  assign celloutsig_0_6z = ^ in_data[6:3];
  assign celloutsig_0_14z = ^ { celloutsig_0_5z[5:1], celloutsig_0_1z };
  assign celloutsig_0_22z = ^ { celloutsig_0_18z[9:6], celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_0z };
  assign celloutsig_0_7z = { celloutsig_0_3z[9], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z } ~^ { celloutsig_0_5z[2:0], celloutsig_0_3z };
  assign celloutsig_0_8z = { in_data[17:13], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_6z } ~^ { celloutsig_0_7z[16:2], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_29z = { celloutsig_0_18z[9:8], celloutsig_0_10z } ~^ { celloutsig_0_22z, celloutsig_0_17z, celloutsig_0_20z };
  assign celloutsig_1_1z = ~((in_data[184] & celloutsig_1_0z[9]) | in_data[176]);
  always_latch
    if (!clkin_data[32]) celloutsig_0_9z = 6'h00;
    else if (!celloutsig_1_18z) celloutsig_0_9z = { celloutsig_0_7z[8:5], celloutsig_0_6z, celloutsig_0_6z };
  always_latch
    if (clkin_data[64]) celloutsig_1_14z = 6'h00;
    else if (clkin_data[0]) celloutsig_1_14z = celloutsig_1_0z[8:3];
  always_latch
    if (clkin_data[32]) celloutsig_0_32z = 7'h00;
    else if (celloutsig_1_18z) celloutsig_0_32z = { celloutsig_0_5z, celloutsig_0_16z };
  assign { out_data[128], out_data[96], out_data[32], out_data[11] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_73z, 1'h0 };
endmodule
