#ifndef __VIVADO_SYNTH__
#include <fstream>
using namespace std;

  // Debug utility
  ofstream* global_debug_handle;

#endif //__VIVADO_SYNTH__
// compute file: clockwork_standard_compute_units.h_merged_compute_units.h_merged_compute_units.h
#include "clockwork_standard_compute_units.h_merged_compute_units.h_merged_compute_units.h"

#include "hw_classes.h"

struct in_pw_math_in_oc02_merged934_0_to_in_in_ld44_merged972_48_cache {
	// RAM Box: {[8, 2024], [-7, 1086]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_pw_math_in_oc02_merged934_1_to_in_in_ld44_merged972_49_cache {
	// RAM Box: {[7, 2023], [-7, 1086]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_pw_math_in_oc02_merged934_2_to_in_in_ld44_merged972_50_cache {
	// RAM Box: {[6, 2022], [-7, 1086]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_pw_math_in_oc02_merged934_3_to_in_in_ld44_merged972_51_cache {
	// RAM Box: {[5, 2021], [-7, 1086]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_pw_math_in_oc02_merged934_4_to_in_in_ld44_merged972_52_cache {
	// RAM Box: {[4, 2020], [-7, 1086]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_pw_math_in_oc02_merged934_5_to_in_in_ld44_merged972_53_cache {
	// RAM Box: {[3, 2019], [-7, 1086]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_pw_math_in_oc02_merged934_6_to_in_in_ld44_merged972_54_cache {
	// RAM Box: {[2, 2018], [-7, 1086]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_pw_math_in_oc02_merged934_7_to_in_in_ld44_merged972_55_cache {
	// RAM Box: {[1, 2017], [-7, 1086]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_pw_math_in_oc02_merged934_8_to_in_in_ld44_merged972_56_cache {
	// RAM Box: {[0, 2016], [-7, 1086]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_pw_math_in_oc02_merged934_9_to_in_in_ld44_merged972_57_cache {
	// RAM Box: {[-1, 2015], [-7, 1086]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_pw_math_in_oc02_merged934_10_to_in_in_ld44_merged972_58_cache {
	// RAM Box: {[-2, 2014], [-7, 1086]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_pw_math_in_oc02_merged934_11_to_in_in_ld44_merged972_59_cache {
	// RAM Box: {[-3, 2013], [-7, 1086]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_pw_math_in_oc02_merged934_12_to_in_in_ld44_merged972_60_cache {
	// RAM Box: {[-4, 2012], [-7, 1086]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_pw_math_in_oc02_merged934_13_to_in_in_ld44_merged972_61_cache {
	// RAM Box: {[-5, 2011], [-7, 1086]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_pw_math_in_oc02_merged934_14_to_in_in_ld44_merged972_62_cache {
	// RAM Box: {[-6, 2010], [-7, 1086]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_pw_math_in_oc02_merged934_15_to_in_in_ld44_merged972_63_cache {
	// RAM Box: {[-7, 2009], [-7, 1086]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_cache {
  // # of banks: 16
  in_pw_math_in_oc02_merged934_0_to_in_in_ld44_merged972_48_cache in_pw_math_in_oc02_merged934_0_to_in_in_ld44_merged972_48;
  in_pw_math_in_oc02_merged934_1_to_in_in_ld44_merged972_49_cache in_pw_math_in_oc02_merged934_1_to_in_in_ld44_merged972_49;
  in_pw_math_in_oc02_merged934_2_to_in_in_ld44_merged972_50_cache in_pw_math_in_oc02_merged934_2_to_in_in_ld44_merged972_50;
  in_pw_math_in_oc02_merged934_3_to_in_in_ld44_merged972_51_cache in_pw_math_in_oc02_merged934_3_to_in_in_ld44_merged972_51;
  in_pw_math_in_oc02_merged934_4_to_in_in_ld44_merged972_52_cache in_pw_math_in_oc02_merged934_4_to_in_in_ld44_merged972_52;
  in_pw_math_in_oc02_merged934_5_to_in_in_ld44_merged972_53_cache in_pw_math_in_oc02_merged934_5_to_in_in_ld44_merged972_53;
  in_pw_math_in_oc02_merged934_6_to_in_in_ld44_merged972_54_cache in_pw_math_in_oc02_merged934_6_to_in_in_ld44_merged972_54;
  in_pw_math_in_oc02_merged934_7_to_in_in_ld44_merged972_55_cache in_pw_math_in_oc02_merged934_7_to_in_in_ld44_merged972_55;
  in_pw_math_in_oc02_merged934_8_to_in_in_ld44_merged972_56_cache in_pw_math_in_oc02_merged934_8_to_in_in_ld44_merged972_56;
  in_pw_math_in_oc02_merged934_9_to_in_in_ld44_merged972_57_cache in_pw_math_in_oc02_merged934_9_to_in_in_ld44_merged972_57;
  in_pw_math_in_oc02_merged934_10_to_in_in_ld44_merged972_58_cache in_pw_math_in_oc02_merged934_10_to_in_in_ld44_merged972_58;
  in_pw_math_in_oc02_merged934_11_to_in_in_ld44_merged972_59_cache in_pw_math_in_oc02_merged934_11_to_in_in_ld44_merged972_59;
  in_pw_math_in_oc02_merged934_12_to_in_in_ld44_merged972_60_cache in_pw_math_in_oc02_merged934_12_to_in_in_ld44_merged972_60;
  in_pw_math_in_oc02_merged934_13_to_in_in_ld44_merged972_61_cache in_pw_math_in_oc02_merged934_13_to_in_in_ld44_merged972_61;
  in_pw_math_in_oc02_merged934_14_to_in_in_ld44_merged972_62_cache in_pw_math_in_oc02_merged934_14_to_in_in_ld44_merged972_62;
  in_pw_math_in_oc02_merged934_15_to_in_in_ld44_merged972_63_cache in_pw_math_in_oc02_merged934_15_to_in_in_ld44_merged972_63;
};



inline void in_pw_math_in_oc02_merged934_0_write(hw_uint<32> & in_pw_math_in_oc02_merged934_0, in_cache& in, int root, int pw_math_in_oc01, int pw_math_in_oc02, int dynamic_address) {
  in.in_pw_math_in_oc02_merged934_0_to_in_in_ld44_merged972_48.push(in_pw_math_in_oc02_merged934_0);
}

inline void in_pw_math_in_oc02_merged934_1_write(hw_uint<32> & in_pw_math_in_oc02_merged934_1, in_cache& in, int root, int pw_math_in_oc01, int pw_math_in_oc02, int dynamic_address) {
  in.in_pw_math_in_oc02_merged934_1_to_in_in_ld44_merged972_49.push(in_pw_math_in_oc02_merged934_1);
}

inline void in_pw_math_in_oc02_merged934_10_write(hw_uint<32> & in_pw_math_in_oc02_merged934_10, in_cache& in, int root, int pw_math_in_oc01, int pw_math_in_oc02, int dynamic_address) {
  in.in_pw_math_in_oc02_merged934_10_to_in_in_ld44_merged972_58.push(in_pw_math_in_oc02_merged934_10);
}

inline void in_pw_math_in_oc02_merged934_11_write(hw_uint<32> & in_pw_math_in_oc02_merged934_11, in_cache& in, int root, int pw_math_in_oc01, int pw_math_in_oc02, int dynamic_address) {
  in.in_pw_math_in_oc02_merged934_11_to_in_in_ld44_merged972_59.push(in_pw_math_in_oc02_merged934_11);
}

inline void in_pw_math_in_oc02_merged934_12_write(hw_uint<32> & in_pw_math_in_oc02_merged934_12, in_cache& in, int root, int pw_math_in_oc01, int pw_math_in_oc02, int dynamic_address) {
  in.in_pw_math_in_oc02_merged934_12_to_in_in_ld44_merged972_60.push(in_pw_math_in_oc02_merged934_12);
}

inline void in_pw_math_in_oc02_merged934_13_write(hw_uint<32> & in_pw_math_in_oc02_merged934_13, in_cache& in, int root, int pw_math_in_oc01, int pw_math_in_oc02, int dynamic_address) {
  in.in_pw_math_in_oc02_merged934_13_to_in_in_ld44_merged972_61.push(in_pw_math_in_oc02_merged934_13);
}

inline void in_pw_math_in_oc02_merged934_14_write(hw_uint<32> & in_pw_math_in_oc02_merged934_14, in_cache& in, int root, int pw_math_in_oc01, int pw_math_in_oc02, int dynamic_address) {
  in.in_pw_math_in_oc02_merged934_14_to_in_in_ld44_merged972_62.push(in_pw_math_in_oc02_merged934_14);
}

inline void in_pw_math_in_oc02_merged934_15_write(hw_uint<32> & in_pw_math_in_oc02_merged934_15, in_cache& in, int root, int pw_math_in_oc01, int pw_math_in_oc02, int dynamic_address) {
  in.in_pw_math_in_oc02_merged934_15_to_in_in_ld44_merged972_63.push(in_pw_math_in_oc02_merged934_15);
}

inline void in_pw_math_in_oc02_merged934_2_write(hw_uint<32> & in_pw_math_in_oc02_merged934_2, in_cache& in, int root, int pw_math_in_oc01, int pw_math_in_oc02, int dynamic_address) {
  in.in_pw_math_in_oc02_merged934_2_to_in_in_ld44_merged972_50.push(in_pw_math_in_oc02_merged934_2);
}

inline void in_pw_math_in_oc02_merged934_3_write(hw_uint<32> & in_pw_math_in_oc02_merged934_3, in_cache& in, int root, int pw_math_in_oc01, int pw_math_in_oc02, int dynamic_address) {
  in.in_pw_math_in_oc02_merged934_3_to_in_in_ld44_merged972_51.push(in_pw_math_in_oc02_merged934_3);
}

inline void in_pw_math_in_oc02_merged934_4_write(hw_uint<32> & in_pw_math_in_oc02_merged934_4, in_cache& in, int root, int pw_math_in_oc01, int pw_math_in_oc02, int dynamic_address) {
  in.in_pw_math_in_oc02_merged934_4_to_in_in_ld44_merged972_52.push(in_pw_math_in_oc02_merged934_4);
}

inline void in_pw_math_in_oc02_merged934_5_write(hw_uint<32> & in_pw_math_in_oc02_merged934_5, in_cache& in, int root, int pw_math_in_oc01, int pw_math_in_oc02, int dynamic_address) {
  in.in_pw_math_in_oc02_merged934_5_to_in_in_ld44_merged972_53.push(in_pw_math_in_oc02_merged934_5);
}

inline void in_pw_math_in_oc02_merged934_6_write(hw_uint<32> & in_pw_math_in_oc02_merged934_6, in_cache& in, int root, int pw_math_in_oc01, int pw_math_in_oc02, int dynamic_address) {
  in.in_pw_math_in_oc02_merged934_6_to_in_in_ld44_merged972_54.push(in_pw_math_in_oc02_merged934_6);
}

inline void in_pw_math_in_oc02_merged934_7_write(hw_uint<32> & in_pw_math_in_oc02_merged934_7, in_cache& in, int root, int pw_math_in_oc01, int pw_math_in_oc02, int dynamic_address) {
  in.in_pw_math_in_oc02_merged934_7_to_in_in_ld44_merged972_55.push(in_pw_math_in_oc02_merged934_7);
}

inline void in_pw_math_in_oc02_merged934_8_write(hw_uint<32> & in_pw_math_in_oc02_merged934_8, in_cache& in, int root, int pw_math_in_oc01, int pw_math_in_oc02, int dynamic_address) {
  in.in_pw_math_in_oc02_merged934_8_to_in_in_ld44_merged972_56.push(in_pw_math_in_oc02_merged934_8);
}

inline void in_pw_math_in_oc02_merged934_9_write(hw_uint<32> & in_pw_math_in_oc02_merged934_9, in_cache& in, int root, int pw_math_in_oc01, int pw_math_in_oc02, int dynamic_address) {
  in.in_pw_math_in_oc02_merged934_9_to_in_in_ld44_merged972_57.push(in_pw_math_in_oc02_merged934_9);
}

inline hw_uint<32>  in_in_ld44_merged972_48_select(in_cache& in, int root, int in_ld45, int in_ld44, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld44_merged972_48 read pattern: { in_ld44_merged972[root = 0, in_ld45, in_ld44] -> in[8 + 16in_ld44, -7 + in_ld45] : 0 <= in_ld45 <= 1093 and 0 <= in_ld44 <= 126 }
  // Read schedule : { in_ld44_merged972[root = 0, in_ld45, in_ld44] -> [in_ld45, in_ld44, 1] : 0 <= in_ld45 <= 1093 and 0 <= in_ld44 <= 126 }
  // Write schedule: { pw_math_in_oc02_merged934[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> [pw_math_in_oc01, pw_math_in_oc02, 0] : 0 <= pw_math_in_oc01 <= 1093 and 0 <= pw_math_in_oc02 <= 126 }
  auto value_in_pw_math_in_oc02_merged934_0 = in.in_pw_math_in_oc02_merged934_0_to_in_in_ld44_merged972_48.peek(/* one reader or all rams */ 0);
  return value_in_pw_math_in_oc02_merged934_0;
  return 0;
}

inline hw_uint<32>  in_in_ld44_merged972_49_select(in_cache& in, int root, int in_ld45, int in_ld44, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld44_merged972_49 read pattern: { in_ld44_merged972[root = 0, in_ld45, in_ld44] -> in[7 + 16in_ld44, -7 + in_ld45] : 0 <= in_ld45 <= 1093 and 0 <= in_ld44 <= 126 }
  // Read schedule : { in_ld44_merged972[root = 0, in_ld45, in_ld44] -> [in_ld45, in_ld44, 1] : 0 <= in_ld45 <= 1093 and 0 <= in_ld44 <= 126 }
  // Write schedule: { pw_math_in_oc02_merged934[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> [pw_math_in_oc01, pw_math_in_oc02, 0] : 0 <= pw_math_in_oc01 <= 1093 and 0 <= pw_math_in_oc02 <= 126 }
  auto value_in_pw_math_in_oc02_merged934_1 = in.in_pw_math_in_oc02_merged934_1_to_in_in_ld44_merged972_49.peek(/* one reader or all rams */ 0);
  return value_in_pw_math_in_oc02_merged934_1;
  return 0;
}

inline hw_uint<32>  in_in_ld44_merged972_50_select(in_cache& in, int root, int in_ld45, int in_ld44, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld44_merged972_50 read pattern: { in_ld44_merged972[root = 0, in_ld45, in_ld44] -> in[6 + 16in_ld44, -7 + in_ld45] : 0 <= in_ld45 <= 1093 and 0 <= in_ld44 <= 126 }
  // Read schedule : { in_ld44_merged972[root = 0, in_ld45, in_ld44] -> [in_ld45, in_ld44, 1] : 0 <= in_ld45 <= 1093 and 0 <= in_ld44 <= 126 }
  // Write schedule: { pw_math_in_oc02_merged934[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> [pw_math_in_oc01, pw_math_in_oc02, 0] : 0 <= pw_math_in_oc01 <= 1093 and 0 <= pw_math_in_oc02 <= 126 }
  auto value_in_pw_math_in_oc02_merged934_2 = in.in_pw_math_in_oc02_merged934_2_to_in_in_ld44_merged972_50.peek(/* one reader or all rams */ 0);
  return value_in_pw_math_in_oc02_merged934_2;
  return 0;
}

inline hw_uint<32>  in_in_ld44_merged972_51_select(in_cache& in, int root, int in_ld45, int in_ld44, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld44_merged972_51 read pattern: { in_ld44_merged972[root = 0, in_ld45, in_ld44] -> in[5 + 16in_ld44, -7 + in_ld45] : 0 <= in_ld45 <= 1093 and 0 <= in_ld44 <= 126 }
  // Read schedule : { in_ld44_merged972[root = 0, in_ld45, in_ld44] -> [in_ld45, in_ld44, 1] : 0 <= in_ld45 <= 1093 and 0 <= in_ld44 <= 126 }
  // Write schedule: { pw_math_in_oc02_merged934[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> [pw_math_in_oc01, pw_math_in_oc02, 0] : 0 <= pw_math_in_oc01 <= 1093 and 0 <= pw_math_in_oc02 <= 126 }
  auto value_in_pw_math_in_oc02_merged934_3 = in.in_pw_math_in_oc02_merged934_3_to_in_in_ld44_merged972_51.peek(/* one reader or all rams */ 0);
  return value_in_pw_math_in_oc02_merged934_3;
  return 0;
}

inline hw_uint<32>  in_in_ld44_merged972_52_select(in_cache& in, int root, int in_ld45, int in_ld44, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld44_merged972_52 read pattern: { in_ld44_merged972[root = 0, in_ld45, in_ld44] -> in[4 + 16in_ld44, -7 + in_ld45] : 0 <= in_ld45 <= 1093 and 0 <= in_ld44 <= 126 }
  // Read schedule : { in_ld44_merged972[root = 0, in_ld45, in_ld44] -> [in_ld45, in_ld44, 1] : 0 <= in_ld45 <= 1093 and 0 <= in_ld44 <= 126 }
  // Write schedule: { pw_math_in_oc02_merged934[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> [pw_math_in_oc01, pw_math_in_oc02, 0] : 0 <= pw_math_in_oc01 <= 1093 and 0 <= pw_math_in_oc02 <= 126 }
  auto value_in_pw_math_in_oc02_merged934_4 = in.in_pw_math_in_oc02_merged934_4_to_in_in_ld44_merged972_52.peek(/* one reader or all rams */ 0);
  return value_in_pw_math_in_oc02_merged934_4;
  return 0;
}

inline hw_uint<32>  in_in_ld44_merged972_53_select(in_cache& in, int root, int in_ld45, int in_ld44, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld44_merged972_53 read pattern: { in_ld44_merged972[root = 0, in_ld45, in_ld44] -> in[3 + 16in_ld44, -7 + in_ld45] : 0 <= in_ld45 <= 1093 and 0 <= in_ld44 <= 126 }
  // Read schedule : { in_ld44_merged972[root = 0, in_ld45, in_ld44] -> [in_ld45, in_ld44, 1] : 0 <= in_ld45 <= 1093 and 0 <= in_ld44 <= 126 }
  // Write schedule: { pw_math_in_oc02_merged934[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> [pw_math_in_oc01, pw_math_in_oc02, 0] : 0 <= pw_math_in_oc01 <= 1093 and 0 <= pw_math_in_oc02 <= 126 }
  auto value_in_pw_math_in_oc02_merged934_5 = in.in_pw_math_in_oc02_merged934_5_to_in_in_ld44_merged972_53.peek(/* one reader or all rams */ 0);
  return value_in_pw_math_in_oc02_merged934_5;
  return 0;
}

inline hw_uint<32>  in_in_ld44_merged972_54_select(in_cache& in, int root, int in_ld45, int in_ld44, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld44_merged972_54 read pattern: { in_ld44_merged972[root = 0, in_ld45, in_ld44] -> in[2 + 16in_ld44, -7 + in_ld45] : 0 <= in_ld45 <= 1093 and 0 <= in_ld44 <= 126 }
  // Read schedule : { in_ld44_merged972[root = 0, in_ld45, in_ld44] -> [in_ld45, in_ld44, 1] : 0 <= in_ld45 <= 1093 and 0 <= in_ld44 <= 126 }
  // Write schedule: { pw_math_in_oc02_merged934[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> [pw_math_in_oc01, pw_math_in_oc02, 0] : 0 <= pw_math_in_oc01 <= 1093 and 0 <= pw_math_in_oc02 <= 126 }
  auto value_in_pw_math_in_oc02_merged934_6 = in.in_pw_math_in_oc02_merged934_6_to_in_in_ld44_merged972_54.peek(/* one reader or all rams */ 0);
  return value_in_pw_math_in_oc02_merged934_6;
  return 0;
}

inline hw_uint<32>  in_in_ld44_merged972_55_select(in_cache& in, int root, int in_ld45, int in_ld44, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld44_merged972_55 read pattern: { in_ld44_merged972[root = 0, in_ld45, in_ld44] -> in[1 + 16in_ld44, -7 + in_ld45] : 0 <= in_ld45 <= 1093 and 0 <= in_ld44 <= 126 }
  // Read schedule : { in_ld44_merged972[root = 0, in_ld45, in_ld44] -> [in_ld45, in_ld44, 1] : 0 <= in_ld45 <= 1093 and 0 <= in_ld44 <= 126 }
  // Write schedule: { pw_math_in_oc02_merged934[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> [pw_math_in_oc01, pw_math_in_oc02, 0] : 0 <= pw_math_in_oc01 <= 1093 and 0 <= pw_math_in_oc02 <= 126 }
  auto value_in_pw_math_in_oc02_merged934_7 = in.in_pw_math_in_oc02_merged934_7_to_in_in_ld44_merged972_55.peek(/* one reader or all rams */ 0);
  return value_in_pw_math_in_oc02_merged934_7;
  return 0;
}

inline hw_uint<32>  in_in_ld44_merged972_56_select(in_cache& in, int root, int in_ld45, int in_ld44, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld44_merged972_56 read pattern: { in_ld44_merged972[root = 0, in_ld45, in_ld44] -> in[16in_ld44, -7 + in_ld45] : 0 <= in_ld45 <= 1093 and 0 <= in_ld44 <= 126 }
  // Read schedule : { in_ld44_merged972[root = 0, in_ld45, in_ld44] -> [in_ld45, in_ld44, 1] : 0 <= in_ld45 <= 1093 and 0 <= in_ld44 <= 126 }
  // Write schedule: { pw_math_in_oc02_merged934[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> [pw_math_in_oc01, pw_math_in_oc02, 0] : 0 <= pw_math_in_oc01 <= 1093 and 0 <= pw_math_in_oc02 <= 126 }
  auto value_in_pw_math_in_oc02_merged934_8 = in.in_pw_math_in_oc02_merged934_8_to_in_in_ld44_merged972_56.peek(/* one reader or all rams */ 0);
  return value_in_pw_math_in_oc02_merged934_8;
  return 0;
}

inline hw_uint<32>  in_in_ld44_merged972_57_select(in_cache& in, int root, int in_ld45, int in_ld44, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld44_merged972_57 read pattern: { in_ld44_merged972[root = 0, in_ld45, in_ld44] -> in[-1 + 16in_ld44, -7 + in_ld45] : 0 <= in_ld45 <= 1093 and 0 <= in_ld44 <= 126 }
  // Read schedule : { in_ld44_merged972[root = 0, in_ld45, in_ld44] -> [in_ld45, in_ld44, 1] : 0 <= in_ld45 <= 1093 and 0 <= in_ld44 <= 126 }
  // Write schedule: { pw_math_in_oc02_merged934[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> [pw_math_in_oc01, pw_math_in_oc02, 0] : 0 <= pw_math_in_oc01 <= 1093 and 0 <= pw_math_in_oc02 <= 126 }
  auto value_in_pw_math_in_oc02_merged934_9 = in.in_pw_math_in_oc02_merged934_9_to_in_in_ld44_merged972_57.peek(/* one reader or all rams */ 0);
  return value_in_pw_math_in_oc02_merged934_9;
  return 0;
}

inline hw_uint<32>  in_in_ld44_merged972_58_select(in_cache& in, int root, int in_ld45, int in_ld44, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld44_merged972_58 read pattern: { in_ld44_merged972[root = 0, in_ld45, in_ld44] -> in[-2 + 16in_ld44, -7 + in_ld45] : 0 <= in_ld45 <= 1093 and 0 <= in_ld44 <= 126 }
  // Read schedule : { in_ld44_merged972[root = 0, in_ld45, in_ld44] -> [in_ld45, in_ld44, 1] : 0 <= in_ld45 <= 1093 and 0 <= in_ld44 <= 126 }
  // Write schedule: { pw_math_in_oc02_merged934[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> [pw_math_in_oc01, pw_math_in_oc02, 0] : 0 <= pw_math_in_oc01 <= 1093 and 0 <= pw_math_in_oc02 <= 126 }
  auto value_in_pw_math_in_oc02_merged934_10 = in.in_pw_math_in_oc02_merged934_10_to_in_in_ld44_merged972_58.peek(/* one reader or all rams */ 0);
  return value_in_pw_math_in_oc02_merged934_10;
  return 0;
}

inline hw_uint<32>  in_in_ld44_merged972_59_select(in_cache& in, int root, int in_ld45, int in_ld44, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld44_merged972_59 read pattern: { in_ld44_merged972[root = 0, in_ld45, in_ld44] -> in[-3 + 16in_ld44, -7 + in_ld45] : 0 <= in_ld45 <= 1093 and 0 <= in_ld44 <= 126 }
  // Read schedule : { in_ld44_merged972[root = 0, in_ld45, in_ld44] -> [in_ld45, in_ld44, 1] : 0 <= in_ld45 <= 1093 and 0 <= in_ld44 <= 126 }
  // Write schedule: { pw_math_in_oc02_merged934[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> [pw_math_in_oc01, pw_math_in_oc02, 0] : 0 <= pw_math_in_oc01 <= 1093 and 0 <= pw_math_in_oc02 <= 126 }
  auto value_in_pw_math_in_oc02_merged934_11 = in.in_pw_math_in_oc02_merged934_11_to_in_in_ld44_merged972_59.peek(/* one reader or all rams */ 0);
  return value_in_pw_math_in_oc02_merged934_11;
  return 0;
}

inline hw_uint<32>  in_in_ld44_merged972_60_select(in_cache& in, int root, int in_ld45, int in_ld44, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld44_merged972_60 read pattern: { in_ld44_merged972[root = 0, in_ld45, in_ld44] -> in[-4 + 16in_ld44, -7 + in_ld45] : 0 <= in_ld45 <= 1093 and 0 <= in_ld44 <= 126 }
  // Read schedule : { in_ld44_merged972[root = 0, in_ld45, in_ld44] -> [in_ld45, in_ld44, 1] : 0 <= in_ld45 <= 1093 and 0 <= in_ld44 <= 126 }
  // Write schedule: { pw_math_in_oc02_merged934[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> [pw_math_in_oc01, pw_math_in_oc02, 0] : 0 <= pw_math_in_oc01 <= 1093 and 0 <= pw_math_in_oc02 <= 126 }
  auto value_in_pw_math_in_oc02_merged934_12 = in.in_pw_math_in_oc02_merged934_12_to_in_in_ld44_merged972_60.peek(/* one reader or all rams */ 0);
  return value_in_pw_math_in_oc02_merged934_12;
  return 0;
}

inline hw_uint<32>  in_in_ld44_merged972_61_select(in_cache& in, int root, int in_ld45, int in_ld44, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld44_merged972_61 read pattern: { in_ld44_merged972[root = 0, in_ld45, in_ld44] -> in[-5 + 16in_ld44, -7 + in_ld45] : 0 <= in_ld45 <= 1093 and 0 <= in_ld44 <= 126 }
  // Read schedule : { in_ld44_merged972[root = 0, in_ld45, in_ld44] -> [in_ld45, in_ld44, 1] : 0 <= in_ld45 <= 1093 and 0 <= in_ld44 <= 126 }
  // Write schedule: { pw_math_in_oc02_merged934[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> [pw_math_in_oc01, pw_math_in_oc02, 0] : 0 <= pw_math_in_oc01 <= 1093 and 0 <= pw_math_in_oc02 <= 126 }
  auto value_in_pw_math_in_oc02_merged934_13 = in.in_pw_math_in_oc02_merged934_13_to_in_in_ld44_merged972_61.peek(/* one reader or all rams */ 0);
  return value_in_pw_math_in_oc02_merged934_13;
  return 0;
}

inline hw_uint<32>  in_in_ld44_merged972_62_select(in_cache& in, int root, int in_ld45, int in_ld44, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld44_merged972_62 read pattern: { in_ld44_merged972[root = 0, in_ld45, in_ld44] -> in[-6 + 16in_ld44, -7 + in_ld45] : 0 <= in_ld45 <= 1093 and 0 <= in_ld44 <= 126 }
  // Read schedule : { in_ld44_merged972[root = 0, in_ld45, in_ld44] -> [in_ld45, in_ld44, 1] : 0 <= in_ld45 <= 1093 and 0 <= in_ld44 <= 126 }
  // Write schedule: { pw_math_in_oc02_merged934[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> [pw_math_in_oc01, pw_math_in_oc02, 0] : 0 <= pw_math_in_oc01 <= 1093 and 0 <= pw_math_in_oc02 <= 126 }
  auto value_in_pw_math_in_oc02_merged934_14 = in.in_pw_math_in_oc02_merged934_14_to_in_in_ld44_merged972_62.peek(/* one reader or all rams */ 0);
  return value_in_pw_math_in_oc02_merged934_14;
  return 0;
}

inline hw_uint<32>  in_in_ld44_merged972_63_select(in_cache& in, int root, int in_ld45, int in_ld44, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld44_merged972_63 read pattern: { in_ld44_merged972[root = 0, in_ld45, in_ld44] -> in[-7 + 16in_ld44, -7 + in_ld45] : 0 <= in_ld45 <= 1093 and 0 <= in_ld44 <= 126 }
  // Read schedule : { in_ld44_merged972[root = 0, in_ld45, in_ld44] -> [in_ld45, in_ld44, 1] : 0 <= in_ld45 <= 1093 and 0 <= in_ld44 <= 126 }
  // Write schedule: { pw_math_in_oc02_merged934[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> [pw_math_in_oc01, pw_math_in_oc02, 0] : 0 <= pw_math_in_oc01 <= 1093 and 0 <= pw_math_in_oc02 <= 126 }
  auto value_in_pw_math_in_oc02_merged934_15 = in.in_pw_math_in_oc02_merged934_15_to_in_in_ld44_merged972_63.peek(/* one reader or all rams */ 0);
  return value_in_pw_math_in_oc02_merged934_15;
  return 0;
}

// # of bundles = 2
// in_ld44_merged972_read
//	in_in_ld44_merged972_48
//	in_in_ld44_merged972_49
//	in_in_ld44_merged972_50
//	in_in_ld44_merged972_51
//	in_in_ld44_merged972_52
//	in_in_ld44_merged972_53
//	in_in_ld44_merged972_54
//	in_in_ld44_merged972_55
//	in_in_ld44_merged972_56
//	in_in_ld44_merged972_57
//	in_in_ld44_merged972_58
//	in_in_ld44_merged972_59
//	in_in_ld44_merged972_60
//	in_in_ld44_merged972_61
//	in_in_ld44_merged972_62
//	in_in_ld44_merged972_63
inline hw_uint<512> in_in_ld44_merged972_read_bundle_read(in_cache& in, int root, int in_ld45, int in_ld44, int dynamic_address) {
  // # of ports in bundle: 16
    // in_in_ld44_merged972_48
    // in_in_ld44_merged972_49
    // in_in_ld44_merged972_50
    // in_in_ld44_merged972_51
    // in_in_ld44_merged972_52
    // in_in_ld44_merged972_53
    // in_in_ld44_merged972_54
    // in_in_ld44_merged972_55
    // in_in_ld44_merged972_56
    // in_in_ld44_merged972_57
    // in_in_ld44_merged972_58
    // in_in_ld44_merged972_59
    // in_in_ld44_merged972_60
    // in_in_ld44_merged972_61
    // in_in_ld44_merged972_62
    // in_in_ld44_merged972_63

	hw_uint<512> result;
	hw_uint<32>  in_in_ld44_merged972_48_res = in_in_ld44_merged972_48_select(in, root, in_ld45, in_ld44, dynamic_address);
	set_at<0, 512>(result, in_in_ld44_merged972_48_res);
	hw_uint<32>  in_in_ld44_merged972_49_res = in_in_ld44_merged972_49_select(in, root, in_ld45, in_ld44, dynamic_address);
	set_at<32, 512>(result, in_in_ld44_merged972_49_res);
	hw_uint<32>  in_in_ld44_merged972_50_res = in_in_ld44_merged972_50_select(in, root, in_ld45, in_ld44, dynamic_address);
	set_at<64, 512>(result, in_in_ld44_merged972_50_res);
	hw_uint<32>  in_in_ld44_merged972_51_res = in_in_ld44_merged972_51_select(in, root, in_ld45, in_ld44, dynamic_address);
	set_at<96, 512>(result, in_in_ld44_merged972_51_res);
	hw_uint<32>  in_in_ld44_merged972_52_res = in_in_ld44_merged972_52_select(in, root, in_ld45, in_ld44, dynamic_address);
	set_at<128, 512>(result, in_in_ld44_merged972_52_res);
	hw_uint<32>  in_in_ld44_merged972_53_res = in_in_ld44_merged972_53_select(in, root, in_ld45, in_ld44, dynamic_address);
	set_at<160, 512>(result, in_in_ld44_merged972_53_res);
	hw_uint<32>  in_in_ld44_merged972_54_res = in_in_ld44_merged972_54_select(in, root, in_ld45, in_ld44, dynamic_address);
	set_at<192, 512>(result, in_in_ld44_merged972_54_res);
	hw_uint<32>  in_in_ld44_merged972_55_res = in_in_ld44_merged972_55_select(in, root, in_ld45, in_ld44, dynamic_address);
	set_at<224, 512>(result, in_in_ld44_merged972_55_res);
	hw_uint<32>  in_in_ld44_merged972_56_res = in_in_ld44_merged972_56_select(in, root, in_ld45, in_ld44, dynamic_address);
	set_at<256, 512>(result, in_in_ld44_merged972_56_res);
	hw_uint<32>  in_in_ld44_merged972_57_res = in_in_ld44_merged972_57_select(in, root, in_ld45, in_ld44, dynamic_address);
	set_at<288, 512>(result, in_in_ld44_merged972_57_res);
	hw_uint<32>  in_in_ld44_merged972_58_res = in_in_ld44_merged972_58_select(in, root, in_ld45, in_ld44, dynamic_address);
	set_at<320, 512>(result, in_in_ld44_merged972_58_res);
	hw_uint<32>  in_in_ld44_merged972_59_res = in_in_ld44_merged972_59_select(in, root, in_ld45, in_ld44, dynamic_address);
	set_at<352, 512>(result, in_in_ld44_merged972_59_res);
	hw_uint<32>  in_in_ld44_merged972_60_res = in_in_ld44_merged972_60_select(in, root, in_ld45, in_ld44, dynamic_address);
	set_at<384, 512>(result, in_in_ld44_merged972_60_res);
	hw_uint<32>  in_in_ld44_merged972_61_res = in_in_ld44_merged972_61_select(in, root, in_ld45, in_ld44, dynamic_address);
	set_at<416, 512>(result, in_in_ld44_merged972_61_res);
	hw_uint<32>  in_in_ld44_merged972_62_res = in_in_ld44_merged972_62_select(in, root, in_ld45, in_ld44, dynamic_address);
	set_at<448, 512>(result, in_in_ld44_merged972_62_res);
	hw_uint<32>  in_in_ld44_merged972_63_res = in_in_ld44_merged972_63_select(in, root, in_ld45, in_ld44, dynamic_address);
	set_at<480, 512>(result, in_in_ld44_merged972_63_res);
	return result;
}

// pw_math_in_oc02_merged934_write
//	in_pw_math_in_oc02_merged934_0
//	in_pw_math_in_oc02_merged934_1
//	in_pw_math_in_oc02_merged934_2
//	in_pw_math_in_oc02_merged934_3
//	in_pw_math_in_oc02_merged934_4
//	in_pw_math_in_oc02_merged934_5
//	in_pw_math_in_oc02_merged934_6
//	in_pw_math_in_oc02_merged934_7
//	in_pw_math_in_oc02_merged934_8
//	in_pw_math_in_oc02_merged934_9
//	in_pw_math_in_oc02_merged934_10
//	in_pw_math_in_oc02_merged934_11
//	in_pw_math_in_oc02_merged934_12
//	in_pw_math_in_oc02_merged934_13
//	in_pw_math_in_oc02_merged934_14
//	in_pw_math_in_oc02_merged934_15
inline void in_pw_math_in_oc02_merged934_write_bundle_write(hw_uint<512>& pw_math_in_oc02_merged934_write, in_cache& in, int root, int pw_math_in_oc01, int pw_math_in_oc02, int dynamic_address) {
	hw_uint<32>  in_pw_math_in_oc02_merged934_0_res = pw_math_in_oc02_merged934_write.extract<0, 31>();
	in_pw_math_in_oc02_merged934_0_write(in_pw_math_in_oc02_merged934_0_res, in, root, pw_math_in_oc01, pw_math_in_oc02, dynamic_address);
	hw_uint<32>  in_pw_math_in_oc02_merged934_1_res = pw_math_in_oc02_merged934_write.extract<32, 63>();
	in_pw_math_in_oc02_merged934_1_write(in_pw_math_in_oc02_merged934_1_res, in, root, pw_math_in_oc01, pw_math_in_oc02, dynamic_address);
	hw_uint<32>  in_pw_math_in_oc02_merged934_2_res = pw_math_in_oc02_merged934_write.extract<64, 95>();
	in_pw_math_in_oc02_merged934_2_write(in_pw_math_in_oc02_merged934_2_res, in, root, pw_math_in_oc01, pw_math_in_oc02, dynamic_address);
	hw_uint<32>  in_pw_math_in_oc02_merged934_3_res = pw_math_in_oc02_merged934_write.extract<96, 127>();
	in_pw_math_in_oc02_merged934_3_write(in_pw_math_in_oc02_merged934_3_res, in, root, pw_math_in_oc01, pw_math_in_oc02, dynamic_address);
	hw_uint<32>  in_pw_math_in_oc02_merged934_4_res = pw_math_in_oc02_merged934_write.extract<128, 159>();
	in_pw_math_in_oc02_merged934_4_write(in_pw_math_in_oc02_merged934_4_res, in, root, pw_math_in_oc01, pw_math_in_oc02, dynamic_address);
	hw_uint<32>  in_pw_math_in_oc02_merged934_5_res = pw_math_in_oc02_merged934_write.extract<160, 191>();
	in_pw_math_in_oc02_merged934_5_write(in_pw_math_in_oc02_merged934_5_res, in, root, pw_math_in_oc01, pw_math_in_oc02, dynamic_address);
	hw_uint<32>  in_pw_math_in_oc02_merged934_6_res = pw_math_in_oc02_merged934_write.extract<192, 223>();
	in_pw_math_in_oc02_merged934_6_write(in_pw_math_in_oc02_merged934_6_res, in, root, pw_math_in_oc01, pw_math_in_oc02, dynamic_address);
	hw_uint<32>  in_pw_math_in_oc02_merged934_7_res = pw_math_in_oc02_merged934_write.extract<224, 255>();
	in_pw_math_in_oc02_merged934_7_write(in_pw_math_in_oc02_merged934_7_res, in, root, pw_math_in_oc01, pw_math_in_oc02, dynamic_address);
	hw_uint<32>  in_pw_math_in_oc02_merged934_8_res = pw_math_in_oc02_merged934_write.extract<256, 287>();
	in_pw_math_in_oc02_merged934_8_write(in_pw_math_in_oc02_merged934_8_res, in, root, pw_math_in_oc01, pw_math_in_oc02, dynamic_address);
	hw_uint<32>  in_pw_math_in_oc02_merged934_9_res = pw_math_in_oc02_merged934_write.extract<288, 319>();
	in_pw_math_in_oc02_merged934_9_write(in_pw_math_in_oc02_merged934_9_res, in, root, pw_math_in_oc01, pw_math_in_oc02, dynamic_address);
	hw_uint<32>  in_pw_math_in_oc02_merged934_10_res = pw_math_in_oc02_merged934_write.extract<320, 351>();
	in_pw_math_in_oc02_merged934_10_write(in_pw_math_in_oc02_merged934_10_res, in, root, pw_math_in_oc01, pw_math_in_oc02, dynamic_address);
	hw_uint<32>  in_pw_math_in_oc02_merged934_11_res = pw_math_in_oc02_merged934_write.extract<352, 383>();
	in_pw_math_in_oc02_merged934_11_write(in_pw_math_in_oc02_merged934_11_res, in, root, pw_math_in_oc01, pw_math_in_oc02, dynamic_address);
	hw_uint<32>  in_pw_math_in_oc02_merged934_12_res = pw_math_in_oc02_merged934_write.extract<384, 415>();
	in_pw_math_in_oc02_merged934_12_write(in_pw_math_in_oc02_merged934_12_res, in, root, pw_math_in_oc01, pw_math_in_oc02, dynamic_address);
	hw_uint<32>  in_pw_math_in_oc02_merged934_13_res = pw_math_in_oc02_merged934_write.extract<416, 447>();
	in_pw_math_in_oc02_merged934_13_write(in_pw_math_in_oc02_merged934_13_res, in, root, pw_math_in_oc01, pw_math_in_oc02, dynamic_address);
	hw_uint<32>  in_pw_math_in_oc02_merged934_14_res = pw_math_in_oc02_merged934_write.extract<448, 479>();
	in_pw_math_in_oc02_merged934_14_write(in_pw_math_in_oc02_merged934_14_res, in, root, pw_math_in_oc01, pw_math_in_oc02, dynamic_address);
	hw_uint<32>  in_pw_math_in_oc02_merged934_15_res = pw_math_in_oc02_merged934_write.extract<480, 511>();
	in_pw_math_in_oc02_merged934_15_write(in_pw_math_in_oc02_merged934_15_res, in, root, pw_math_in_oc01, pw_math_in_oc02, dynamic_address);
}

// Total re-use buffer capacity: 0 bits


// Operation logic
inline void pw_math_in_oc02_merged934(HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */in_oc, in_cache& in, int root, int pw_math_in_oc01, int pw_math_in_oc02) {
  // Dynamic address computation

	// Consume: in_oc
	auto in_oc__lp__lp_16_m_pw_math_in_oc02__p__15_rp___p___m_7_rp__c_______lp_pw_math_in_oc01__p___m_7_rp__value = in_oc.read();
	auto compute_result = pw_math_in_oc02_cu932(in_oc__lp__lp_16_m_pw_math_in_oc02__p__15_rp___p___m_7_rp__c_______lp_pw_math_in_oc01__p___m_7_rp__value);
	// Produce: in
	in_pw_math_in_oc02_merged934_write_bundle_write(/* arg names */compute_result, in, root, pw_math_in_oc01, pw_math_in_oc02, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void in_ld44_merged972(in_cache& in, HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */in_to_gp_243, int root, int in_ld45, int in_ld44) {
  // Dynamic address computation

	// Consume: in
	auto in__lp__lp_16_m_in_ld44__p__15_rp___p___m_7_rp__c_______lp_in_ld45__p___m_7_rp__value = in_in_ld44_merged972_read_bundle_read(in/* source_delay */, root, in_ld45, in_ld44, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = in_ld44_cu971(in__lp__lp_16_m_in_ld44__p__15_rp___p___m_7_rp__c_______lp_in_ld45__p___m_7_rp__value);
	// Produce: in_to_gp_243
	in_to_gp_243.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_in_ld45_pw_math_in_oc01_(HWStream<hw_uint<512> >& /* no bundle get_args num ports = 16 */in_oc, HWStream<hw_uint<512> >& /* no bundle get_args num ports = 16 */in_to_gp_243) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_in_ld45_pw_math_in_oc01__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  in_cache in;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__

#endif // __VIVADO_SYNTH__

// schedule: { pw_math_in_oc02_merged934[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> [pw_math_in_oc01, pw_math_in_oc02, 0] : 0 <= pw_math_in_oc01 <= 1093 and 0 <= pw_math_in_oc02 <= 126; in_ld44_merged972[root = 0, in_ld45, in_ld44] -> [in_ld45, in_ld44, 1] : 0 <= in_ld45 <= 1093 and 0 <= in_ld44 <= 126 }
//   { pw_math_in_oc02_merged934[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> [pw_math_in_oc01, pw_math_in_oc02, 0] : 0 <= pw_math_in_oc01 <= 1093 and 0 <= pw_math_in_oc02 <= 126 }
// Condition for pw_math_in_oc02_merged934(((i2 == 0) && (i0 >= 0) && (1093 - i0 >= 0) && (i1 >= 0) && (126 - i1 >= 0)))
//   { in_ld44_merged972[root = 0, in_ld45, in_ld44] -> [in_ld45, in_ld44, 1] : 0 <= in_ld45 <= 1093 and 0 <= in_ld44 <= 126 }
// Condition for in_ld44_merged972(((-1 + i2 == 0) && (i0 >= 0) && (1093 - i0 >= 0) && (i1 >= 0) && (126 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 1093; c0 += 1)
  for (int c1 = 0; c1 <= 126; c1 += 1) {
    pw_math_in_oc02_merged934(0, c0, c1);
    in_ld44_merged972(0, c0, c1);
  }

  */
	for (int c0 = 0; c0 <= 1093; c0 += 1)
	  for (int c1 = 0; c1 <= 126; c1 += 1) {
	    pw_math_in_oc02_merged934(in_oc /* buf name */, in, 0, c0, c1);
	    in_ld44_merged972(in /* buf name */, in_to_gp_243, 0, c0, c1);
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_in_ld45_pw_math_in_oc01__wrapper(HWStream<hw_uint<512> >& /* no bundle get_args num ports = 16 */in_oc, HWStream<hw_uint<512> >& /* no bundle get_args num ports = 16 */in_to_gp_243, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_in_ld45_pw_math_in_oc01_(in_oc, in_to_gp_243);
  }
}
#include "hw_classes.h"

struct stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_0_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_48_cache {
	// RAM Box: {[15, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_1_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_49_cache {
	// RAM Box: {[14, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_2_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_50_cache {
	// RAM Box: {[13, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_3_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_51_cache {
	// RAM Box: {[12, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_4_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_52_cache {
	// RAM Box: {[11, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_5_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_53_cache {
	// RAM Box: {[10, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_6_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_54_cache {
	// RAM Box: {[9, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_7_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_55_cache {
	// RAM Box: {[8, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_8_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_56_cache {
	// RAM Box: {[7, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_9_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_57_cache {
	// RAM Box: {[6, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_10_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_58_cache {
	// RAM Box: {[5, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_11_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_59_cache {
	// RAM Box: {[4, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_12_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_60_cache {
	// RAM Box: {[3, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_13_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_61_cache {
	// RAM Box: {[2, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_14_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_62_cache {
	// RAM Box: {[1, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_15_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_63_cache {
	// RAM Box: {[0, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_6_FIFO_buf103_cache {
  // # of banks: 16
  stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_0_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_48_cache stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_0_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_48;
  stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_1_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_49_cache stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_1_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_49;
  stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_2_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_50_cache stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_2_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_50;
  stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_3_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_51_cache stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_3_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_51;
  stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_4_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_52_cache stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_4_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_52;
  stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_5_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_53_cache stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_5_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_53;
  stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_6_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_54_cache stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_6_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_54;
  stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_7_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_55_cache stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_7_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_55;
  stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_8_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_56_cache stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_8_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_56;
  stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_9_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_57_cache stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_9_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_57;
  stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_10_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_58_cache stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_10_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_58;
  stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_11_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_59_cache stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_11_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_59;
  stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_12_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_60_cache stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_12_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_60;
  stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_13_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_61_cache stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_13_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_61;
  stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_14_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_62_cache stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_14_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_62;
  stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_15_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_63_cache stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_15_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_63;
};



inline void stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_0_write(hw_uint<32> & stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_0, stencil_6_FIFO_buf103_cache& stencil_6_FIFO_buf103, int root, int stencil_6_to_gp_171_ld105, int stencil_6_to_gp_171_ld104, int dynamic_address) {
  stencil_6_FIFO_buf103.stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_0_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_48.push(stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_0);
}

inline void stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_1_write(hw_uint<32> & stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_1, stencil_6_FIFO_buf103_cache& stencil_6_FIFO_buf103, int root, int stencil_6_to_gp_171_ld105, int stencil_6_to_gp_171_ld104, int dynamic_address) {
  stencil_6_FIFO_buf103.stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_1_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_49.push(stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_1);
}

inline void stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_10_write(hw_uint<32> & stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_10, stencil_6_FIFO_buf103_cache& stencil_6_FIFO_buf103, int root, int stencil_6_to_gp_171_ld105, int stencil_6_to_gp_171_ld104, int dynamic_address) {
  stencil_6_FIFO_buf103.stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_10_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_58.push(stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_10);
}

inline void stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_11_write(hw_uint<32> & stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_11, stencil_6_FIFO_buf103_cache& stencil_6_FIFO_buf103, int root, int stencil_6_to_gp_171_ld105, int stencil_6_to_gp_171_ld104, int dynamic_address) {
  stencil_6_FIFO_buf103.stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_11_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_59.push(stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_11);
}

inline void stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_12_write(hw_uint<32> & stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_12, stencil_6_FIFO_buf103_cache& stencil_6_FIFO_buf103, int root, int stencil_6_to_gp_171_ld105, int stencil_6_to_gp_171_ld104, int dynamic_address) {
  stencil_6_FIFO_buf103.stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_12_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_60.push(stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_12);
}

inline void stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_13_write(hw_uint<32> & stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_13, stencil_6_FIFO_buf103_cache& stencil_6_FIFO_buf103, int root, int stencil_6_to_gp_171_ld105, int stencil_6_to_gp_171_ld104, int dynamic_address) {
  stencil_6_FIFO_buf103.stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_13_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_61.push(stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_13);
}

inline void stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_14_write(hw_uint<32> & stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_14, stencil_6_FIFO_buf103_cache& stencil_6_FIFO_buf103, int root, int stencil_6_to_gp_171_ld105, int stencil_6_to_gp_171_ld104, int dynamic_address) {
  stencil_6_FIFO_buf103.stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_14_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_62.push(stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_14);
}

inline void stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_15_write(hw_uint<32> & stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_15, stencil_6_FIFO_buf103_cache& stencil_6_FIFO_buf103, int root, int stencil_6_to_gp_171_ld105, int stencil_6_to_gp_171_ld104, int dynamic_address) {
  stencil_6_FIFO_buf103.stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_15_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_63.push(stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_15);
}

inline void stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_2_write(hw_uint<32> & stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_2, stencil_6_FIFO_buf103_cache& stencil_6_FIFO_buf103, int root, int stencil_6_to_gp_171_ld105, int stencil_6_to_gp_171_ld104, int dynamic_address) {
  stencil_6_FIFO_buf103.stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_2_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_50.push(stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_2);
}

inline void stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_3_write(hw_uint<32> & stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_3, stencil_6_FIFO_buf103_cache& stencil_6_FIFO_buf103, int root, int stencil_6_to_gp_171_ld105, int stencil_6_to_gp_171_ld104, int dynamic_address) {
  stencil_6_FIFO_buf103.stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_3_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_51.push(stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_3);
}

inline void stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_4_write(hw_uint<32> & stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_4, stencil_6_FIFO_buf103_cache& stencil_6_FIFO_buf103, int root, int stencil_6_to_gp_171_ld105, int stencil_6_to_gp_171_ld104, int dynamic_address) {
  stencil_6_FIFO_buf103.stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_4_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_52.push(stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_4);
}

inline void stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_5_write(hw_uint<32> & stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_5, stencil_6_FIFO_buf103_cache& stencil_6_FIFO_buf103, int root, int stencil_6_to_gp_171_ld105, int stencil_6_to_gp_171_ld104, int dynamic_address) {
  stencil_6_FIFO_buf103.stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_5_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_53.push(stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_5);
}

inline void stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_6_write(hw_uint<32> & stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_6, stencil_6_FIFO_buf103_cache& stencil_6_FIFO_buf103, int root, int stencil_6_to_gp_171_ld105, int stencil_6_to_gp_171_ld104, int dynamic_address) {
  stencil_6_FIFO_buf103.stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_6_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_54.push(stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_6);
}

inline void stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_7_write(hw_uint<32> & stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_7, stencil_6_FIFO_buf103_cache& stencil_6_FIFO_buf103, int root, int stencil_6_to_gp_171_ld105, int stencil_6_to_gp_171_ld104, int dynamic_address) {
  stencil_6_FIFO_buf103.stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_7_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_55.push(stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_7);
}

inline void stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_8_write(hw_uint<32> & stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_8, stencil_6_FIFO_buf103_cache& stencil_6_FIFO_buf103, int root, int stencil_6_to_gp_171_ld105, int stencil_6_to_gp_171_ld104, int dynamic_address) {
  stencil_6_FIFO_buf103.stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_8_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_56.push(stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_8);
}

inline void stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_9_write(hw_uint<32> & stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_9, stencil_6_FIFO_buf103_cache& stencil_6_FIFO_buf103, int root, int stencil_6_to_gp_171_ld105, int stencil_6_to_gp_171_ld104, int dynamic_address) {
  stencil_6_FIFO_buf103.stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_9_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_57.push(stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_9);
}

inline hw_uint<32>  stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_48_select(stencil_6_FIFO_buf103_cache& stencil_6_FIFO_buf103, int root, int pw_math_stencil_63940, int pw_math_stencil_63941, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_48 read pattern: { pw_math_stencil_63941_merged958[root = 0, pw_math_stencil_63940, pw_math_stencil_63941] -> stencil_6_FIFO_buf103[15 + 16pw_math_stencil_63941, pw_math_stencil_63940] : 0 <= pw_math_stencil_63940 <= 1079 and 0 <= pw_math_stencil_63941 <= 119 }
  // Read schedule : { pw_math_stencil_63941_merged958[root = 0, pw_math_stencil_63940, pw_math_stencil_63941] -> [pw_math_stencil_63940, pw_math_stencil_63941, 1] : 0 <= pw_math_stencil_63940 <= 1079 and 0 <= pw_math_stencil_63941 <= 119 }
  // Write schedule: { stencil_6_to_gp_171_ld104_merged988[root = 0, stencil_6_to_gp_171_ld105, stencil_6_to_gp_171_ld104] -> [stencil_6_to_gp_171_ld105, stencil_6_to_gp_171_ld104, 0] : 0 <= stencil_6_to_gp_171_ld105 <= 1079 and 0 <= stencil_6_to_gp_171_ld104 <= 119 }
  auto value_stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_0 = stencil_6_FIFO_buf103.stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_0_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_48.peek(/* one reader or all rams */ 0);
  return value_stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_0;
  return 0;
}

inline hw_uint<32>  stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_49_select(stencil_6_FIFO_buf103_cache& stencil_6_FIFO_buf103, int root, int pw_math_stencil_63940, int pw_math_stencil_63941, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_49 read pattern: { pw_math_stencil_63941_merged958[root = 0, pw_math_stencil_63940, pw_math_stencil_63941] -> stencil_6_FIFO_buf103[14 + 16pw_math_stencil_63941, pw_math_stencil_63940] : 0 <= pw_math_stencil_63940 <= 1079 and 0 <= pw_math_stencil_63941 <= 119 }
  // Read schedule : { pw_math_stencil_63941_merged958[root = 0, pw_math_stencil_63940, pw_math_stencil_63941] -> [pw_math_stencil_63940, pw_math_stencil_63941, 1] : 0 <= pw_math_stencil_63940 <= 1079 and 0 <= pw_math_stencil_63941 <= 119 }
  // Write schedule: { stencil_6_to_gp_171_ld104_merged988[root = 0, stencil_6_to_gp_171_ld105, stencil_6_to_gp_171_ld104] -> [stencil_6_to_gp_171_ld105, stencil_6_to_gp_171_ld104, 0] : 0 <= stencil_6_to_gp_171_ld105 <= 1079 and 0 <= stencil_6_to_gp_171_ld104 <= 119 }
  auto value_stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_1 = stencil_6_FIFO_buf103.stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_1_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_49.peek(/* one reader or all rams */ 0);
  return value_stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_1;
  return 0;
}

inline hw_uint<32>  stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_50_select(stencil_6_FIFO_buf103_cache& stencil_6_FIFO_buf103, int root, int pw_math_stencil_63940, int pw_math_stencil_63941, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_50 read pattern: { pw_math_stencil_63941_merged958[root = 0, pw_math_stencil_63940, pw_math_stencil_63941] -> stencil_6_FIFO_buf103[13 + 16pw_math_stencil_63941, pw_math_stencil_63940] : 0 <= pw_math_stencil_63940 <= 1079 and 0 <= pw_math_stencil_63941 <= 119 }
  // Read schedule : { pw_math_stencil_63941_merged958[root = 0, pw_math_stencil_63940, pw_math_stencil_63941] -> [pw_math_stencil_63940, pw_math_stencil_63941, 1] : 0 <= pw_math_stencil_63940 <= 1079 and 0 <= pw_math_stencil_63941 <= 119 }
  // Write schedule: { stencil_6_to_gp_171_ld104_merged988[root = 0, stencil_6_to_gp_171_ld105, stencil_6_to_gp_171_ld104] -> [stencil_6_to_gp_171_ld105, stencil_6_to_gp_171_ld104, 0] : 0 <= stencil_6_to_gp_171_ld105 <= 1079 and 0 <= stencil_6_to_gp_171_ld104 <= 119 }
  auto value_stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_2 = stencil_6_FIFO_buf103.stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_2_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_50.peek(/* one reader or all rams */ 0);
  return value_stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_2;
  return 0;
}

inline hw_uint<32>  stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_51_select(stencil_6_FIFO_buf103_cache& stencil_6_FIFO_buf103, int root, int pw_math_stencil_63940, int pw_math_stencil_63941, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_51 read pattern: { pw_math_stencil_63941_merged958[root = 0, pw_math_stencil_63940, pw_math_stencil_63941] -> stencil_6_FIFO_buf103[12 + 16pw_math_stencil_63941, pw_math_stencil_63940] : 0 <= pw_math_stencil_63940 <= 1079 and 0 <= pw_math_stencil_63941 <= 119 }
  // Read schedule : { pw_math_stencil_63941_merged958[root = 0, pw_math_stencil_63940, pw_math_stencil_63941] -> [pw_math_stencil_63940, pw_math_stencil_63941, 1] : 0 <= pw_math_stencil_63940 <= 1079 and 0 <= pw_math_stencil_63941 <= 119 }
  // Write schedule: { stencil_6_to_gp_171_ld104_merged988[root = 0, stencil_6_to_gp_171_ld105, stencil_6_to_gp_171_ld104] -> [stencil_6_to_gp_171_ld105, stencil_6_to_gp_171_ld104, 0] : 0 <= stencil_6_to_gp_171_ld105 <= 1079 and 0 <= stencil_6_to_gp_171_ld104 <= 119 }
  auto value_stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_3 = stencil_6_FIFO_buf103.stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_3_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_51.peek(/* one reader or all rams */ 0);
  return value_stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_3;
  return 0;
}

inline hw_uint<32>  stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_52_select(stencil_6_FIFO_buf103_cache& stencil_6_FIFO_buf103, int root, int pw_math_stencil_63940, int pw_math_stencil_63941, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_52 read pattern: { pw_math_stencil_63941_merged958[root = 0, pw_math_stencil_63940, pw_math_stencil_63941] -> stencil_6_FIFO_buf103[11 + 16pw_math_stencil_63941, pw_math_stencil_63940] : 0 <= pw_math_stencil_63940 <= 1079 and 0 <= pw_math_stencil_63941 <= 119 }
  // Read schedule : { pw_math_stencil_63941_merged958[root = 0, pw_math_stencil_63940, pw_math_stencil_63941] -> [pw_math_stencil_63940, pw_math_stencil_63941, 1] : 0 <= pw_math_stencil_63940 <= 1079 and 0 <= pw_math_stencil_63941 <= 119 }
  // Write schedule: { stencil_6_to_gp_171_ld104_merged988[root = 0, stencil_6_to_gp_171_ld105, stencil_6_to_gp_171_ld104] -> [stencil_6_to_gp_171_ld105, stencil_6_to_gp_171_ld104, 0] : 0 <= stencil_6_to_gp_171_ld105 <= 1079 and 0 <= stencil_6_to_gp_171_ld104 <= 119 }
  auto value_stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_4 = stencil_6_FIFO_buf103.stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_4_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_52.peek(/* one reader or all rams */ 0);
  return value_stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_4;
  return 0;
}

inline hw_uint<32>  stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_53_select(stencil_6_FIFO_buf103_cache& stencil_6_FIFO_buf103, int root, int pw_math_stencil_63940, int pw_math_stencil_63941, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_53 read pattern: { pw_math_stencil_63941_merged958[root = 0, pw_math_stencil_63940, pw_math_stencil_63941] -> stencil_6_FIFO_buf103[10 + 16pw_math_stencil_63941, pw_math_stencil_63940] : 0 <= pw_math_stencil_63940 <= 1079 and 0 <= pw_math_stencil_63941 <= 119 }
  // Read schedule : { pw_math_stencil_63941_merged958[root = 0, pw_math_stencil_63940, pw_math_stencil_63941] -> [pw_math_stencil_63940, pw_math_stencil_63941, 1] : 0 <= pw_math_stencil_63940 <= 1079 and 0 <= pw_math_stencil_63941 <= 119 }
  // Write schedule: { stencil_6_to_gp_171_ld104_merged988[root = 0, stencil_6_to_gp_171_ld105, stencil_6_to_gp_171_ld104] -> [stencil_6_to_gp_171_ld105, stencil_6_to_gp_171_ld104, 0] : 0 <= stencil_6_to_gp_171_ld105 <= 1079 and 0 <= stencil_6_to_gp_171_ld104 <= 119 }
  auto value_stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_5 = stencil_6_FIFO_buf103.stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_5_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_53.peek(/* one reader or all rams */ 0);
  return value_stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_5;
  return 0;
}

inline hw_uint<32>  stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_54_select(stencil_6_FIFO_buf103_cache& stencil_6_FIFO_buf103, int root, int pw_math_stencil_63940, int pw_math_stencil_63941, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_54 read pattern: { pw_math_stencil_63941_merged958[root = 0, pw_math_stencil_63940, pw_math_stencil_63941] -> stencil_6_FIFO_buf103[9 + 16pw_math_stencil_63941, pw_math_stencil_63940] : 0 <= pw_math_stencil_63940 <= 1079 and 0 <= pw_math_stencil_63941 <= 119 }
  // Read schedule : { pw_math_stencil_63941_merged958[root = 0, pw_math_stencil_63940, pw_math_stencil_63941] -> [pw_math_stencil_63940, pw_math_stencil_63941, 1] : 0 <= pw_math_stencil_63940 <= 1079 and 0 <= pw_math_stencil_63941 <= 119 }
  // Write schedule: { stencil_6_to_gp_171_ld104_merged988[root = 0, stencil_6_to_gp_171_ld105, stencil_6_to_gp_171_ld104] -> [stencil_6_to_gp_171_ld105, stencil_6_to_gp_171_ld104, 0] : 0 <= stencil_6_to_gp_171_ld105 <= 1079 and 0 <= stencil_6_to_gp_171_ld104 <= 119 }
  auto value_stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_6 = stencil_6_FIFO_buf103.stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_6_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_54.peek(/* one reader or all rams */ 0);
  return value_stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_6;
  return 0;
}

inline hw_uint<32>  stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_55_select(stencil_6_FIFO_buf103_cache& stencil_6_FIFO_buf103, int root, int pw_math_stencil_63940, int pw_math_stencil_63941, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_55 read pattern: { pw_math_stencil_63941_merged958[root = 0, pw_math_stencil_63940, pw_math_stencil_63941] -> stencil_6_FIFO_buf103[8 + 16pw_math_stencil_63941, pw_math_stencil_63940] : 0 <= pw_math_stencil_63940 <= 1079 and 0 <= pw_math_stencil_63941 <= 119 }
  // Read schedule : { pw_math_stencil_63941_merged958[root = 0, pw_math_stencil_63940, pw_math_stencil_63941] -> [pw_math_stencil_63940, pw_math_stencil_63941, 1] : 0 <= pw_math_stencil_63940 <= 1079 and 0 <= pw_math_stencil_63941 <= 119 }
  // Write schedule: { stencil_6_to_gp_171_ld104_merged988[root = 0, stencil_6_to_gp_171_ld105, stencil_6_to_gp_171_ld104] -> [stencil_6_to_gp_171_ld105, stencil_6_to_gp_171_ld104, 0] : 0 <= stencil_6_to_gp_171_ld105 <= 1079 and 0 <= stencil_6_to_gp_171_ld104 <= 119 }
  auto value_stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_7 = stencil_6_FIFO_buf103.stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_7_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_55.peek(/* one reader or all rams */ 0);
  return value_stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_7;
  return 0;
}

inline hw_uint<32>  stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_56_select(stencil_6_FIFO_buf103_cache& stencil_6_FIFO_buf103, int root, int pw_math_stencil_63940, int pw_math_stencil_63941, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_56 read pattern: { pw_math_stencil_63941_merged958[root = 0, pw_math_stencil_63940, pw_math_stencil_63941] -> stencil_6_FIFO_buf103[7 + 16pw_math_stencil_63941, pw_math_stencil_63940] : 0 <= pw_math_stencil_63940 <= 1079 and 0 <= pw_math_stencil_63941 <= 119 }
  // Read schedule : { pw_math_stencil_63941_merged958[root = 0, pw_math_stencil_63940, pw_math_stencil_63941] -> [pw_math_stencil_63940, pw_math_stencil_63941, 1] : 0 <= pw_math_stencil_63940 <= 1079 and 0 <= pw_math_stencil_63941 <= 119 }
  // Write schedule: { stencil_6_to_gp_171_ld104_merged988[root = 0, stencil_6_to_gp_171_ld105, stencil_6_to_gp_171_ld104] -> [stencil_6_to_gp_171_ld105, stencil_6_to_gp_171_ld104, 0] : 0 <= stencil_6_to_gp_171_ld105 <= 1079 and 0 <= stencil_6_to_gp_171_ld104 <= 119 }
  auto value_stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_8 = stencil_6_FIFO_buf103.stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_8_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_56.peek(/* one reader or all rams */ 0);
  return value_stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_8;
  return 0;
}

inline hw_uint<32>  stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_57_select(stencil_6_FIFO_buf103_cache& stencil_6_FIFO_buf103, int root, int pw_math_stencil_63940, int pw_math_stencil_63941, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_57 read pattern: { pw_math_stencil_63941_merged958[root = 0, pw_math_stencil_63940, pw_math_stencil_63941] -> stencil_6_FIFO_buf103[6 + 16pw_math_stencil_63941, pw_math_stencil_63940] : 0 <= pw_math_stencil_63940 <= 1079 and 0 <= pw_math_stencil_63941 <= 119 }
  // Read schedule : { pw_math_stencil_63941_merged958[root = 0, pw_math_stencil_63940, pw_math_stencil_63941] -> [pw_math_stencil_63940, pw_math_stencil_63941, 1] : 0 <= pw_math_stencil_63940 <= 1079 and 0 <= pw_math_stencil_63941 <= 119 }
  // Write schedule: { stencil_6_to_gp_171_ld104_merged988[root = 0, stencil_6_to_gp_171_ld105, stencil_6_to_gp_171_ld104] -> [stencil_6_to_gp_171_ld105, stencil_6_to_gp_171_ld104, 0] : 0 <= stencil_6_to_gp_171_ld105 <= 1079 and 0 <= stencil_6_to_gp_171_ld104 <= 119 }
  auto value_stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_9 = stencil_6_FIFO_buf103.stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_9_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_57.peek(/* one reader or all rams */ 0);
  return value_stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_9;
  return 0;
}

inline hw_uint<32>  stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_58_select(stencil_6_FIFO_buf103_cache& stencil_6_FIFO_buf103, int root, int pw_math_stencil_63940, int pw_math_stencil_63941, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_58 read pattern: { pw_math_stencil_63941_merged958[root = 0, pw_math_stencil_63940, pw_math_stencil_63941] -> stencil_6_FIFO_buf103[5 + 16pw_math_stencil_63941, pw_math_stencil_63940] : 0 <= pw_math_stencil_63940 <= 1079 and 0 <= pw_math_stencil_63941 <= 119 }
  // Read schedule : { pw_math_stencil_63941_merged958[root = 0, pw_math_stencil_63940, pw_math_stencil_63941] -> [pw_math_stencil_63940, pw_math_stencil_63941, 1] : 0 <= pw_math_stencil_63940 <= 1079 and 0 <= pw_math_stencil_63941 <= 119 }
  // Write schedule: { stencil_6_to_gp_171_ld104_merged988[root = 0, stencil_6_to_gp_171_ld105, stencil_6_to_gp_171_ld104] -> [stencil_6_to_gp_171_ld105, stencil_6_to_gp_171_ld104, 0] : 0 <= stencil_6_to_gp_171_ld105 <= 1079 and 0 <= stencil_6_to_gp_171_ld104 <= 119 }
  auto value_stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_10 = stencil_6_FIFO_buf103.stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_10_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_58.peek(/* one reader or all rams */ 0);
  return value_stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_10;
  return 0;
}

inline hw_uint<32>  stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_59_select(stencil_6_FIFO_buf103_cache& stencil_6_FIFO_buf103, int root, int pw_math_stencil_63940, int pw_math_stencil_63941, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_59 read pattern: { pw_math_stencil_63941_merged958[root = 0, pw_math_stencil_63940, pw_math_stencil_63941] -> stencil_6_FIFO_buf103[4 + 16pw_math_stencil_63941, pw_math_stencil_63940] : 0 <= pw_math_stencil_63940 <= 1079 and 0 <= pw_math_stencil_63941 <= 119 }
  // Read schedule : { pw_math_stencil_63941_merged958[root = 0, pw_math_stencil_63940, pw_math_stencil_63941] -> [pw_math_stencil_63940, pw_math_stencil_63941, 1] : 0 <= pw_math_stencil_63940 <= 1079 and 0 <= pw_math_stencil_63941 <= 119 }
  // Write schedule: { stencil_6_to_gp_171_ld104_merged988[root = 0, stencil_6_to_gp_171_ld105, stencil_6_to_gp_171_ld104] -> [stencil_6_to_gp_171_ld105, stencil_6_to_gp_171_ld104, 0] : 0 <= stencil_6_to_gp_171_ld105 <= 1079 and 0 <= stencil_6_to_gp_171_ld104 <= 119 }
  auto value_stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_11 = stencil_6_FIFO_buf103.stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_11_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_59.peek(/* one reader or all rams */ 0);
  return value_stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_11;
  return 0;
}

inline hw_uint<32>  stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_60_select(stencil_6_FIFO_buf103_cache& stencil_6_FIFO_buf103, int root, int pw_math_stencil_63940, int pw_math_stencil_63941, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_60 read pattern: { pw_math_stencil_63941_merged958[root = 0, pw_math_stencil_63940, pw_math_stencil_63941] -> stencil_6_FIFO_buf103[3 + 16pw_math_stencil_63941, pw_math_stencil_63940] : 0 <= pw_math_stencil_63940 <= 1079 and 0 <= pw_math_stencil_63941 <= 119 }
  // Read schedule : { pw_math_stencil_63941_merged958[root = 0, pw_math_stencil_63940, pw_math_stencil_63941] -> [pw_math_stencil_63940, pw_math_stencil_63941, 1] : 0 <= pw_math_stencil_63940 <= 1079 and 0 <= pw_math_stencil_63941 <= 119 }
  // Write schedule: { stencil_6_to_gp_171_ld104_merged988[root = 0, stencil_6_to_gp_171_ld105, stencil_6_to_gp_171_ld104] -> [stencil_6_to_gp_171_ld105, stencil_6_to_gp_171_ld104, 0] : 0 <= stencil_6_to_gp_171_ld105 <= 1079 and 0 <= stencil_6_to_gp_171_ld104 <= 119 }
  auto value_stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_12 = stencil_6_FIFO_buf103.stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_12_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_60.peek(/* one reader or all rams */ 0);
  return value_stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_12;
  return 0;
}

inline hw_uint<32>  stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_61_select(stencil_6_FIFO_buf103_cache& stencil_6_FIFO_buf103, int root, int pw_math_stencil_63940, int pw_math_stencil_63941, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_61 read pattern: { pw_math_stencil_63941_merged958[root = 0, pw_math_stencil_63940, pw_math_stencil_63941] -> stencil_6_FIFO_buf103[2 + 16pw_math_stencil_63941, pw_math_stencil_63940] : 0 <= pw_math_stencil_63940 <= 1079 and 0 <= pw_math_stencil_63941 <= 119 }
  // Read schedule : { pw_math_stencil_63941_merged958[root = 0, pw_math_stencil_63940, pw_math_stencil_63941] -> [pw_math_stencil_63940, pw_math_stencil_63941, 1] : 0 <= pw_math_stencil_63940 <= 1079 and 0 <= pw_math_stencil_63941 <= 119 }
  // Write schedule: { stencil_6_to_gp_171_ld104_merged988[root = 0, stencil_6_to_gp_171_ld105, stencil_6_to_gp_171_ld104] -> [stencil_6_to_gp_171_ld105, stencil_6_to_gp_171_ld104, 0] : 0 <= stencil_6_to_gp_171_ld105 <= 1079 and 0 <= stencil_6_to_gp_171_ld104 <= 119 }
  auto value_stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_13 = stencil_6_FIFO_buf103.stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_13_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_61.peek(/* one reader or all rams */ 0);
  return value_stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_13;
  return 0;
}

inline hw_uint<32>  stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_62_select(stencil_6_FIFO_buf103_cache& stencil_6_FIFO_buf103, int root, int pw_math_stencil_63940, int pw_math_stencil_63941, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_62 read pattern: { pw_math_stencil_63941_merged958[root = 0, pw_math_stencil_63940, pw_math_stencil_63941] -> stencil_6_FIFO_buf103[1 + 16pw_math_stencil_63941, pw_math_stencil_63940] : 0 <= pw_math_stencil_63940 <= 1079 and 0 <= pw_math_stencil_63941 <= 119 }
  // Read schedule : { pw_math_stencil_63941_merged958[root = 0, pw_math_stencil_63940, pw_math_stencil_63941] -> [pw_math_stencil_63940, pw_math_stencil_63941, 1] : 0 <= pw_math_stencil_63940 <= 1079 and 0 <= pw_math_stencil_63941 <= 119 }
  // Write schedule: { stencil_6_to_gp_171_ld104_merged988[root = 0, stencil_6_to_gp_171_ld105, stencil_6_to_gp_171_ld104] -> [stencil_6_to_gp_171_ld105, stencil_6_to_gp_171_ld104, 0] : 0 <= stencil_6_to_gp_171_ld105 <= 1079 and 0 <= stencil_6_to_gp_171_ld104 <= 119 }
  auto value_stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_14 = stencil_6_FIFO_buf103.stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_14_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_62.peek(/* one reader or all rams */ 0);
  return value_stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_14;
  return 0;
}

inline hw_uint<32>  stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_63_select(stencil_6_FIFO_buf103_cache& stencil_6_FIFO_buf103, int root, int pw_math_stencil_63940, int pw_math_stencil_63941, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_63 read pattern: { pw_math_stencil_63941_merged958[root = 0, pw_math_stencil_63940, pw_math_stencil_63941] -> stencil_6_FIFO_buf103[16pw_math_stencil_63941, pw_math_stencil_63940] : 0 <= pw_math_stencil_63940 <= 1079 and 0 <= pw_math_stencil_63941 <= 119 }
  // Read schedule : { pw_math_stencil_63941_merged958[root = 0, pw_math_stencil_63940, pw_math_stencil_63941] -> [pw_math_stencil_63940, pw_math_stencil_63941, 1] : 0 <= pw_math_stencil_63940 <= 1079 and 0 <= pw_math_stencil_63941 <= 119 }
  // Write schedule: { stencil_6_to_gp_171_ld104_merged988[root = 0, stencil_6_to_gp_171_ld105, stencil_6_to_gp_171_ld104] -> [stencil_6_to_gp_171_ld105, stencil_6_to_gp_171_ld104, 0] : 0 <= stencil_6_to_gp_171_ld105 <= 1079 and 0 <= stencil_6_to_gp_171_ld104 <= 119 }
  auto value_stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_15 = stencil_6_FIFO_buf103.stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_15_to_stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_63.peek(/* one reader or all rams */ 0);
  return value_stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_15;
  return 0;
}

// # of bundles = 2
// pw_math_stencil_63941_merged958_read
//	stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_48
//	stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_49
//	stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_50
//	stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_51
//	stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_52
//	stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_53
//	stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_54
//	stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_55
//	stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_56
//	stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_57
//	stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_58
//	stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_59
//	stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_60
//	stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_61
//	stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_62
//	stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_63
inline hw_uint<512> stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_read_bundle_read(stencil_6_FIFO_buf103_cache& stencil_6_FIFO_buf103, int root, int pw_math_stencil_63940, int pw_math_stencil_63941, int dynamic_address) {
  // # of ports in bundle: 16
    // stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_48
    // stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_49
    // stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_50
    // stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_51
    // stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_52
    // stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_53
    // stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_54
    // stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_55
    // stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_56
    // stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_57
    // stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_58
    // stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_59
    // stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_60
    // stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_61
    // stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_62
    // stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_63

	hw_uint<512> result;
	hw_uint<32>  stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_48_res = stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_48_select(stencil_6_FIFO_buf103, root, pw_math_stencil_63940, pw_math_stencil_63941, dynamic_address);
	set_at<0, 512>(result, stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_48_res);
	hw_uint<32>  stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_49_res = stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_49_select(stencil_6_FIFO_buf103, root, pw_math_stencil_63940, pw_math_stencil_63941, dynamic_address);
	set_at<32, 512>(result, stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_49_res);
	hw_uint<32>  stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_50_res = stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_50_select(stencil_6_FIFO_buf103, root, pw_math_stencil_63940, pw_math_stencil_63941, dynamic_address);
	set_at<64, 512>(result, stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_50_res);
	hw_uint<32>  stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_51_res = stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_51_select(stencil_6_FIFO_buf103, root, pw_math_stencil_63940, pw_math_stencil_63941, dynamic_address);
	set_at<96, 512>(result, stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_51_res);
	hw_uint<32>  stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_52_res = stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_52_select(stencil_6_FIFO_buf103, root, pw_math_stencil_63940, pw_math_stencil_63941, dynamic_address);
	set_at<128, 512>(result, stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_52_res);
	hw_uint<32>  stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_53_res = stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_53_select(stencil_6_FIFO_buf103, root, pw_math_stencil_63940, pw_math_stencil_63941, dynamic_address);
	set_at<160, 512>(result, stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_53_res);
	hw_uint<32>  stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_54_res = stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_54_select(stencil_6_FIFO_buf103, root, pw_math_stencil_63940, pw_math_stencil_63941, dynamic_address);
	set_at<192, 512>(result, stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_54_res);
	hw_uint<32>  stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_55_res = stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_55_select(stencil_6_FIFO_buf103, root, pw_math_stencil_63940, pw_math_stencil_63941, dynamic_address);
	set_at<224, 512>(result, stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_55_res);
	hw_uint<32>  stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_56_res = stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_56_select(stencil_6_FIFO_buf103, root, pw_math_stencil_63940, pw_math_stencil_63941, dynamic_address);
	set_at<256, 512>(result, stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_56_res);
	hw_uint<32>  stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_57_res = stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_57_select(stencil_6_FIFO_buf103, root, pw_math_stencil_63940, pw_math_stencil_63941, dynamic_address);
	set_at<288, 512>(result, stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_57_res);
	hw_uint<32>  stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_58_res = stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_58_select(stencil_6_FIFO_buf103, root, pw_math_stencil_63940, pw_math_stencil_63941, dynamic_address);
	set_at<320, 512>(result, stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_58_res);
	hw_uint<32>  stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_59_res = stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_59_select(stencil_6_FIFO_buf103, root, pw_math_stencil_63940, pw_math_stencil_63941, dynamic_address);
	set_at<352, 512>(result, stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_59_res);
	hw_uint<32>  stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_60_res = stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_60_select(stencil_6_FIFO_buf103, root, pw_math_stencil_63940, pw_math_stencil_63941, dynamic_address);
	set_at<384, 512>(result, stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_60_res);
	hw_uint<32>  stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_61_res = stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_61_select(stencil_6_FIFO_buf103, root, pw_math_stencil_63940, pw_math_stencil_63941, dynamic_address);
	set_at<416, 512>(result, stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_61_res);
	hw_uint<32>  stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_62_res = stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_62_select(stencil_6_FIFO_buf103, root, pw_math_stencil_63940, pw_math_stencil_63941, dynamic_address);
	set_at<448, 512>(result, stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_62_res);
	hw_uint<32>  stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_63_res = stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_63_select(stencil_6_FIFO_buf103, root, pw_math_stencil_63940, pw_math_stencil_63941, dynamic_address);
	set_at<480, 512>(result, stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_63_res);
	return result;
}

// stencil_6_to_gp_171_ld104_merged988_write
//	stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_0
//	stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_1
//	stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_2
//	stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_3
//	stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_4
//	stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_5
//	stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_6
//	stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_7
//	stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_8
//	stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_9
//	stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_10
//	stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_11
//	stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_12
//	stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_13
//	stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_14
//	stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_15
inline void stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_write_bundle_write(hw_uint<512>& stencil_6_to_gp_171_ld104_merged988_write, stencil_6_FIFO_buf103_cache& stencil_6_FIFO_buf103, int root, int stencil_6_to_gp_171_ld105, int stencil_6_to_gp_171_ld104, int dynamic_address) {
	hw_uint<32>  stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_0_res = stencil_6_to_gp_171_ld104_merged988_write.extract<0, 31>();
	stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_0_write(stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_0_res, stencil_6_FIFO_buf103, root, stencil_6_to_gp_171_ld105, stencil_6_to_gp_171_ld104, dynamic_address);
	hw_uint<32>  stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_1_res = stencil_6_to_gp_171_ld104_merged988_write.extract<32, 63>();
	stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_1_write(stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_1_res, stencil_6_FIFO_buf103, root, stencil_6_to_gp_171_ld105, stencil_6_to_gp_171_ld104, dynamic_address);
	hw_uint<32>  stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_2_res = stencil_6_to_gp_171_ld104_merged988_write.extract<64, 95>();
	stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_2_write(stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_2_res, stencil_6_FIFO_buf103, root, stencil_6_to_gp_171_ld105, stencil_6_to_gp_171_ld104, dynamic_address);
	hw_uint<32>  stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_3_res = stencil_6_to_gp_171_ld104_merged988_write.extract<96, 127>();
	stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_3_write(stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_3_res, stencil_6_FIFO_buf103, root, stencil_6_to_gp_171_ld105, stencil_6_to_gp_171_ld104, dynamic_address);
	hw_uint<32>  stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_4_res = stencil_6_to_gp_171_ld104_merged988_write.extract<128, 159>();
	stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_4_write(stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_4_res, stencil_6_FIFO_buf103, root, stencil_6_to_gp_171_ld105, stencil_6_to_gp_171_ld104, dynamic_address);
	hw_uint<32>  stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_5_res = stencil_6_to_gp_171_ld104_merged988_write.extract<160, 191>();
	stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_5_write(stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_5_res, stencil_6_FIFO_buf103, root, stencil_6_to_gp_171_ld105, stencil_6_to_gp_171_ld104, dynamic_address);
	hw_uint<32>  stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_6_res = stencil_6_to_gp_171_ld104_merged988_write.extract<192, 223>();
	stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_6_write(stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_6_res, stencil_6_FIFO_buf103, root, stencil_6_to_gp_171_ld105, stencil_6_to_gp_171_ld104, dynamic_address);
	hw_uint<32>  stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_7_res = stencil_6_to_gp_171_ld104_merged988_write.extract<224, 255>();
	stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_7_write(stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_7_res, stencil_6_FIFO_buf103, root, stencil_6_to_gp_171_ld105, stencil_6_to_gp_171_ld104, dynamic_address);
	hw_uint<32>  stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_8_res = stencil_6_to_gp_171_ld104_merged988_write.extract<256, 287>();
	stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_8_write(stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_8_res, stencil_6_FIFO_buf103, root, stencil_6_to_gp_171_ld105, stencil_6_to_gp_171_ld104, dynamic_address);
	hw_uint<32>  stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_9_res = stencil_6_to_gp_171_ld104_merged988_write.extract<288, 319>();
	stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_9_write(stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_9_res, stencil_6_FIFO_buf103, root, stencil_6_to_gp_171_ld105, stencil_6_to_gp_171_ld104, dynamic_address);
	hw_uint<32>  stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_10_res = stencil_6_to_gp_171_ld104_merged988_write.extract<320, 351>();
	stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_10_write(stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_10_res, stencil_6_FIFO_buf103, root, stencil_6_to_gp_171_ld105, stencil_6_to_gp_171_ld104, dynamic_address);
	hw_uint<32>  stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_11_res = stencil_6_to_gp_171_ld104_merged988_write.extract<352, 383>();
	stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_11_write(stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_11_res, stencil_6_FIFO_buf103, root, stencil_6_to_gp_171_ld105, stencil_6_to_gp_171_ld104, dynamic_address);
	hw_uint<32>  stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_12_res = stencil_6_to_gp_171_ld104_merged988_write.extract<384, 415>();
	stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_12_write(stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_12_res, stencil_6_FIFO_buf103, root, stencil_6_to_gp_171_ld105, stencil_6_to_gp_171_ld104, dynamic_address);
	hw_uint<32>  stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_13_res = stencil_6_to_gp_171_ld104_merged988_write.extract<416, 447>();
	stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_13_write(stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_13_res, stencil_6_FIFO_buf103, root, stencil_6_to_gp_171_ld105, stencil_6_to_gp_171_ld104, dynamic_address);
	hw_uint<32>  stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_14_res = stencil_6_to_gp_171_ld104_merged988_write.extract<448, 479>();
	stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_14_write(stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_14_res, stencil_6_FIFO_buf103, root, stencil_6_to_gp_171_ld105, stencil_6_to_gp_171_ld104, dynamic_address);
	hw_uint<32>  stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_15_res = stencil_6_to_gp_171_ld104_merged988_write.extract<480, 511>();
	stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_15_write(stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_15_res, stencil_6_FIFO_buf103, root, stencil_6_to_gp_171_ld105, stencil_6_to_gp_171_ld104, dynamic_address);
}

// Total re-use buffer capacity: 0 bits


// Operation logic
inline void stencil_6_to_gp_171_ld104_merged988(HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */stencil_6_to_gp_171, stencil_6_FIFO_buf103_cache& stencil_6_FIFO_buf103, int root, int stencil_6_to_gp_171_ld105, int stencil_6_to_gp_171_ld104) {
  // Dynamic address computation

	// Consume: stencil_6_to_gp_171
	auto stencil_6_to_gp_171__lp_16_m_stencil_6_to_gp_171_ld104__p__15_rp__c____stencil_6_to_gp_171_ld105_value = stencil_6_to_gp_171.read();
	auto compute_result = stencil_6_to_gp_171_ld104_cu987(stencil_6_to_gp_171__lp_16_m_stencil_6_to_gp_171_ld104__p__15_rp__c____stencil_6_to_gp_171_ld105_value);
	// Produce: stencil_6_FIFO_buf103
	stencil_6_FIFO_buf103_stencil_6_to_gp_171_ld104_merged988_write_bundle_write(/* arg names */compute_result, stencil_6_FIFO_buf103, root, stencil_6_to_gp_171_ld105, stencil_6_to_gp_171_ld104, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void pw_math_stencil_63941_merged958(stencil_6_FIFO_buf103_cache& stencil_6_FIFO_buf103, HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */out, int root, int pw_math_stencil_63940, int pw_math_stencil_63941) {
  // Dynamic address computation

	// Consume: stencil_6_FIFO_buf103
	auto stencil_6_FIFO_buf103__lp_16_m_pw_math_stencil_63941__p__15_rp__c____pw_math_stencil_63940_value = stencil_6_FIFO_buf103_pw_math_stencil_63941_merged958_read_bundle_read(stencil_6_FIFO_buf103/* source_delay */, root, pw_math_stencil_63940, pw_math_stencil_63941, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = pw_math_stencil_63941_cu956(stencil_6_FIFO_buf103__lp_16_m_pw_math_stencil_63941__p__15_rp__c____pw_math_stencil_63940_value);
	// Produce: out
	out.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_pw_math_stencil_63940_stencil_6_to_gp_171_ld105_(HWStream<hw_uint<512> >& /* get_args num ports = 16 */stencil_6_to_gp_171, HWStream<hw_uint<512> >& /* no bundle get_args num ports = 16 */out) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_pw_math_stencil_63940_stencil_6_to_gp_171_ld105__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_6_FIFO_buf103_cache stencil_6_FIFO_buf103;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__

#endif // __VIVADO_SYNTH__

// schedule: { stencil_6_to_gp_171_ld104_merged988[root = 0, stencil_6_to_gp_171_ld105, stencil_6_to_gp_171_ld104] -> [stencil_6_to_gp_171_ld105, stencil_6_to_gp_171_ld104, 0] : 0 <= stencil_6_to_gp_171_ld105 <= 1079 and 0 <= stencil_6_to_gp_171_ld104 <= 119; pw_math_stencil_63941_merged958[root = 0, pw_math_stencil_63940, pw_math_stencil_63941] -> [pw_math_stencil_63940, pw_math_stencil_63941, 1] : 0 <= pw_math_stencil_63940 <= 1079 and 0 <= pw_math_stencil_63941 <= 119 }
//   { stencil_6_to_gp_171_ld104_merged988[root = 0, stencil_6_to_gp_171_ld105, stencil_6_to_gp_171_ld104] -> [stencil_6_to_gp_171_ld105, stencil_6_to_gp_171_ld104, 0] : 0 <= stencil_6_to_gp_171_ld105 <= 1079 and 0 <= stencil_6_to_gp_171_ld104 <= 119 }
// Condition for stencil_6_to_gp_171_ld104_merged988(((i2 == 0) && (i0 >= 0) && (1079 - i0 >= 0) && (i1 >= 0) && (119 - i1 >= 0)))
//   { pw_math_stencil_63941_merged958[root = 0, pw_math_stencil_63940, pw_math_stencil_63941] -> [pw_math_stencil_63940, pw_math_stencil_63941, 1] : 0 <= pw_math_stencil_63940 <= 1079 and 0 <= pw_math_stencil_63941 <= 119 }
// Condition for pw_math_stencil_63941_merged958(((-1 + i2 == 0) && (i0 >= 0) && (1079 - i0 >= 0) && (i1 >= 0) && (119 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 1079; c0 += 1)
  for (int c1 = 0; c1 <= 119; c1 += 1) {
    stencil_6_to_gp_171_ld104_merged988(0, c0, c1);
    pw_math_stencil_63941_merged958(0, c0, c1);
  }

  */
	for (int c0 = 0; c0 <= 1079; c0 += 1)
	  for (int c1 = 0; c1 <= 119; c1 += 1) {
	    stencil_6_to_gp_171_ld104_merged988(stencil_6_to_gp_171 /* buf name */, stencil_6_FIFO_buf103, 0, c0, c1);
	    pw_math_stencil_63941_merged958(stencil_6_FIFO_buf103 /* buf name */, out, 0, c0, c1);
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_pw_math_stencil_63940_stencil_6_to_gp_171_ld105__wrapper(HWStream<hw_uint<512> >& /* get_args num ports = 16 */stencil_6_to_gp_171, HWStream<hw_uint<512> >& /* no bundle get_args num ports = 16 */out, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_pw_math_stencil_63940_stencil_6_to_gp_171_ld105_(stencil_6_to_gp_171, out);
  }
}
#include "hw_classes.h"

struct in_FIFO_buf75_in_to_gp_243_ld76_merged964_192_merged_banks_9_cache {
	// RAM Box: {[8, 2008], [-7, 1086]}
	// Capacity: 256
	// # of read delays: 4
  // 0, 1, 128, 255
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 126> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 126> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_127() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_128() {
		return f4;
	}

	inline hw_uint<32>  peek_254() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_255() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf75_in_to_gp_243_ld76_merged964_193_merged_banks_9_cache {
	// RAM Box: {[7, 2007], [-7, 1086]}
	// Capacity: 256
	// # of read delays: 4
  // 0, 1, 128, 255
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 126> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 126> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_127() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_128() {
		return f4;
	}

	inline hw_uint<32>  peek_254() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_255() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf75_in_to_gp_243_ld76_merged964_194_merged_banks_9_cache {
	// RAM Box: {[6, 2006], [-7, 1086]}
	// Capacity: 256
	// # of read delays: 4
  // 0, 1, 128, 255
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 126> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 126> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_127() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_128() {
		return f4;
	}

	inline hw_uint<32>  peek_254() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_255() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf75_in_to_gp_243_ld76_merged964_195_merged_banks_9_cache {
	// RAM Box: {[5, 2005], [-7, 1086]}
	// Capacity: 256
	// # of read delays: 4
  // 0, 1, 128, 255
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 126> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 126> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_127() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_128() {
		return f4;
	}

	inline hw_uint<32>  peek_254() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_255() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf75_in_to_gp_243_ld76_merged964_196_merged_banks_9_cache {
	// RAM Box: {[4, 2004], [-7, 1086]}
	// Capacity: 256
	// # of read delays: 4
  // 0, 1, 128, 255
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 126> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 126> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_127() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_128() {
		return f4;
	}

	inline hw_uint<32>  peek_254() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_255() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf75_in_to_gp_243_ld76_merged964_197_merged_banks_9_cache {
	// RAM Box: {[3, 2003], [-7, 1086]}
	// Capacity: 256
	// # of read delays: 4
  // 0, 1, 128, 255
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 126> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 126> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_127() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_128() {
		return f4;
	}

	inline hw_uint<32>  peek_254() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_255() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf75_in_to_gp_243_ld76_merged964_198_merged_banks_9_cache {
	// RAM Box: {[2, 2002], [-7, 1086]}
	// Capacity: 256
	// # of read delays: 4
  // 0, 1, 128, 255
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 126> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 126> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_127() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_128() {
		return f4;
	}

	inline hw_uint<32>  peek_254() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_255() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf75_in_to_gp_243_ld76_merged964_199_merged_banks_9_cache {
	// RAM Box: {[1, 2001], [-7, 1086]}
	// Capacity: 256
	// # of read delays: 4
  // 0, 1, 128, 255
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 126> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 126> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_127() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_128() {
		return f4;
	}

	inline hw_uint<32>  peek_254() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_255() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf75_in_to_gp_243_ld76_merged964_200_merged_banks_9_cache {
	// RAM Box: {[0, 2000], [-7, 1086]}
	// Capacity: 256
	// # of read delays: 4
  // 0, 1, 128, 255
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 126> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 126> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_127() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_128() {
		return f4;
	}

	inline hw_uint<32>  peek_254() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_255() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf75_in_to_gp_243_ld76_merged964_201_merged_banks_9_cache {
	// RAM Box: {[-1, 1999], [-7, 1086]}
	// Capacity: 256
	// # of read delays: 4
  // 0, 1, 128, 255
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 126> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 126> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_127() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_128() {
		return f4;
	}

	inline hw_uint<32>  peek_254() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_255() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf75_in_to_gp_243_ld76_merged964_202_merged_banks_9_cache {
	// RAM Box: {[-2, 1998], [-7, 1086]}
	// Capacity: 256
	// # of read delays: 4
  // 0, 1, 128, 255
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 126> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 126> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_127() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_128() {
		return f4;
	}

	inline hw_uint<32>  peek_254() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_255() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf75_in_to_gp_243_ld76_merged964_203_merged_banks_9_cache {
	// RAM Box: {[-3, 1997], [-7, 1086]}
	// Capacity: 256
	// # of read delays: 4
  // 0, 1, 128, 255
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 126> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 126> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_127() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_128() {
		return f4;
	}

	inline hw_uint<32>  peek_254() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_255() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf75_in_to_gp_243_ld76_merged964_204_merged_banks_9_cache {
	// RAM Box: {[-4, 1996], [-7, 1086]}
	// Capacity: 256
	// # of read delays: 4
  // 0, 1, 128, 255
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 126> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 126> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_127() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_128() {
		return f4;
	}

	inline hw_uint<32>  peek_254() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_255() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf75_in_to_gp_243_ld76_merged964_205_merged_banks_9_cache {
	// RAM Box: {[-5, 1995], [-7, 1086]}
	// Capacity: 256
	// # of read delays: 4
  // 0, 1, 128, 255
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 126> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 126> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_127() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_128() {
		return f4;
	}

	inline hw_uint<32>  peek_254() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_255() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf75_in_to_gp_243_ld76_merged964_206_merged_banks_9_cache {
	// RAM Box: {[-6, 2010], [-7, 1086]}
	// Capacity: 256
	// # of read delays: 6
  // 0, 1, 127, 128, 254, 255
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 125> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 125> f7;
	hw_uint<32>  f8;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_127() {
		return f4;
	}

	inline hw_uint<32>  peek_128() {
		return f6;
	}

	inline hw_uint<32>  peek_253() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_254() {
		return f8;
	}

	inline hw_uint<32>  peek_255() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf75_in_to_gp_243_ld76_merged964_207_merged_banks_9_cache {
	// RAM Box: {[-7, 2009], [-7, 1086]}
	// Capacity: 256
	// # of read delays: 6
  // 0, 1, 127, 128, 254, 255
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 125> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 125> f7;
	hw_uint<32>  f8;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_127() {
		return f4;
	}

	inline hw_uint<32>  peek_128() {
		return f6;
	}

	inline hw_uint<32>  peek_253() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_254() {
		return f8;
	}

	inline hw_uint<32>  peek_255() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf75_cache {
  // # of banks: 16
  in_FIFO_buf75_in_to_gp_243_ld76_merged964_192_merged_banks_9_cache in_FIFO_buf75_in_to_gp_243_ld76_merged964_192_merged_banks_9;
  in_FIFO_buf75_in_to_gp_243_ld76_merged964_193_merged_banks_9_cache in_FIFO_buf75_in_to_gp_243_ld76_merged964_193_merged_banks_9;
  in_FIFO_buf75_in_to_gp_243_ld76_merged964_194_merged_banks_9_cache in_FIFO_buf75_in_to_gp_243_ld76_merged964_194_merged_banks_9;
  in_FIFO_buf75_in_to_gp_243_ld76_merged964_195_merged_banks_9_cache in_FIFO_buf75_in_to_gp_243_ld76_merged964_195_merged_banks_9;
  in_FIFO_buf75_in_to_gp_243_ld76_merged964_196_merged_banks_9_cache in_FIFO_buf75_in_to_gp_243_ld76_merged964_196_merged_banks_9;
  in_FIFO_buf75_in_to_gp_243_ld76_merged964_197_merged_banks_9_cache in_FIFO_buf75_in_to_gp_243_ld76_merged964_197_merged_banks_9;
  in_FIFO_buf75_in_to_gp_243_ld76_merged964_198_merged_banks_9_cache in_FIFO_buf75_in_to_gp_243_ld76_merged964_198_merged_banks_9;
  in_FIFO_buf75_in_to_gp_243_ld76_merged964_199_merged_banks_9_cache in_FIFO_buf75_in_to_gp_243_ld76_merged964_199_merged_banks_9;
  in_FIFO_buf75_in_to_gp_243_ld76_merged964_200_merged_banks_9_cache in_FIFO_buf75_in_to_gp_243_ld76_merged964_200_merged_banks_9;
  in_FIFO_buf75_in_to_gp_243_ld76_merged964_201_merged_banks_9_cache in_FIFO_buf75_in_to_gp_243_ld76_merged964_201_merged_banks_9;
  in_FIFO_buf75_in_to_gp_243_ld76_merged964_202_merged_banks_9_cache in_FIFO_buf75_in_to_gp_243_ld76_merged964_202_merged_banks_9;
  in_FIFO_buf75_in_to_gp_243_ld76_merged964_203_merged_banks_9_cache in_FIFO_buf75_in_to_gp_243_ld76_merged964_203_merged_banks_9;
  in_FIFO_buf75_in_to_gp_243_ld76_merged964_204_merged_banks_9_cache in_FIFO_buf75_in_to_gp_243_ld76_merged964_204_merged_banks_9;
  in_FIFO_buf75_in_to_gp_243_ld76_merged964_205_merged_banks_9_cache in_FIFO_buf75_in_to_gp_243_ld76_merged964_205_merged_banks_9;
  in_FIFO_buf75_in_to_gp_243_ld76_merged964_206_merged_banks_9_cache in_FIFO_buf75_in_to_gp_243_ld76_merged964_206_merged_banks_9;
  in_FIFO_buf75_in_to_gp_243_ld76_merged964_207_merged_banks_9_cache in_FIFO_buf75_in_to_gp_243_ld76_merged964_207_merged_banks_9;
};



inline void in_FIFO_buf75_in_to_gp_243_ld76_merged964_192_write(hw_uint<32> & in_FIFO_buf75_in_to_gp_243_ld76_merged964_192, in_FIFO_buf75_cache& in_FIFO_buf75, int root, int in_to_gp_243_ld77, int in_to_gp_243_ld76, int dynamic_address) {
  in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_192_merged_banks_9.push(in_FIFO_buf75_in_to_gp_243_ld76_merged964_192);
}

inline void in_FIFO_buf75_in_to_gp_243_ld76_merged964_193_write(hw_uint<32> & in_FIFO_buf75_in_to_gp_243_ld76_merged964_193, in_FIFO_buf75_cache& in_FIFO_buf75, int root, int in_to_gp_243_ld77, int in_to_gp_243_ld76, int dynamic_address) {
  in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_193_merged_banks_9.push(in_FIFO_buf75_in_to_gp_243_ld76_merged964_193);
}

inline void in_FIFO_buf75_in_to_gp_243_ld76_merged964_194_write(hw_uint<32> & in_FIFO_buf75_in_to_gp_243_ld76_merged964_194, in_FIFO_buf75_cache& in_FIFO_buf75, int root, int in_to_gp_243_ld77, int in_to_gp_243_ld76, int dynamic_address) {
  in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_194_merged_banks_9.push(in_FIFO_buf75_in_to_gp_243_ld76_merged964_194);
}

inline void in_FIFO_buf75_in_to_gp_243_ld76_merged964_195_write(hw_uint<32> & in_FIFO_buf75_in_to_gp_243_ld76_merged964_195, in_FIFO_buf75_cache& in_FIFO_buf75, int root, int in_to_gp_243_ld77, int in_to_gp_243_ld76, int dynamic_address) {
  in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_195_merged_banks_9.push(in_FIFO_buf75_in_to_gp_243_ld76_merged964_195);
}

inline void in_FIFO_buf75_in_to_gp_243_ld76_merged964_196_write(hw_uint<32> & in_FIFO_buf75_in_to_gp_243_ld76_merged964_196, in_FIFO_buf75_cache& in_FIFO_buf75, int root, int in_to_gp_243_ld77, int in_to_gp_243_ld76, int dynamic_address) {
  in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_196_merged_banks_9.push(in_FIFO_buf75_in_to_gp_243_ld76_merged964_196);
}

inline void in_FIFO_buf75_in_to_gp_243_ld76_merged964_197_write(hw_uint<32> & in_FIFO_buf75_in_to_gp_243_ld76_merged964_197, in_FIFO_buf75_cache& in_FIFO_buf75, int root, int in_to_gp_243_ld77, int in_to_gp_243_ld76, int dynamic_address) {
  in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_197_merged_banks_9.push(in_FIFO_buf75_in_to_gp_243_ld76_merged964_197);
}

inline void in_FIFO_buf75_in_to_gp_243_ld76_merged964_198_write(hw_uint<32> & in_FIFO_buf75_in_to_gp_243_ld76_merged964_198, in_FIFO_buf75_cache& in_FIFO_buf75, int root, int in_to_gp_243_ld77, int in_to_gp_243_ld76, int dynamic_address) {
  in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_198_merged_banks_9.push(in_FIFO_buf75_in_to_gp_243_ld76_merged964_198);
}

inline void in_FIFO_buf75_in_to_gp_243_ld76_merged964_199_write(hw_uint<32> & in_FIFO_buf75_in_to_gp_243_ld76_merged964_199, in_FIFO_buf75_cache& in_FIFO_buf75, int root, int in_to_gp_243_ld77, int in_to_gp_243_ld76, int dynamic_address) {
  in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_199_merged_banks_9.push(in_FIFO_buf75_in_to_gp_243_ld76_merged964_199);
}

inline void in_FIFO_buf75_in_to_gp_243_ld76_merged964_200_write(hw_uint<32> & in_FIFO_buf75_in_to_gp_243_ld76_merged964_200, in_FIFO_buf75_cache& in_FIFO_buf75, int root, int in_to_gp_243_ld77, int in_to_gp_243_ld76, int dynamic_address) {
  in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_200_merged_banks_9.push(in_FIFO_buf75_in_to_gp_243_ld76_merged964_200);
}

inline void in_FIFO_buf75_in_to_gp_243_ld76_merged964_201_write(hw_uint<32> & in_FIFO_buf75_in_to_gp_243_ld76_merged964_201, in_FIFO_buf75_cache& in_FIFO_buf75, int root, int in_to_gp_243_ld77, int in_to_gp_243_ld76, int dynamic_address) {
  in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_201_merged_banks_9.push(in_FIFO_buf75_in_to_gp_243_ld76_merged964_201);
}

inline void in_FIFO_buf75_in_to_gp_243_ld76_merged964_202_write(hw_uint<32> & in_FIFO_buf75_in_to_gp_243_ld76_merged964_202, in_FIFO_buf75_cache& in_FIFO_buf75, int root, int in_to_gp_243_ld77, int in_to_gp_243_ld76, int dynamic_address) {
  in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_202_merged_banks_9.push(in_FIFO_buf75_in_to_gp_243_ld76_merged964_202);
}

inline void in_FIFO_buf75_in_to_gp_243_ld76_merged964_203_write(hw_uint<32> & in_FIFO_buf75_in_to_gp_243_ld76_merged964_203, in_FIFO_buf75_cache& in_FIFO_buf75, int root, int in_to_gp_243_ld77, int in_to_gp_243_ld76, int dynamic_address) {
  in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_203_merged_banks_9.push(in_FIFO_buf75_in_to_gp_243_ld76_merged964_203);
}

inline void in_FIFO_buf75_in_to_gp_243_ld76_merged964_204_write(hw_uint<32> & in_FIFO_buf75_in_to_gp_243_ld76_merged964_204, in_FIFO_buf75_cache& in_FIFO_buf75, int root, int in_to_gp_243_ld77, int in_to_gp_243_ld76, int dynamic_address) {
  in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_204_merged_banks_9.push(in_FIFO_buf75_in_to_gp_243_ld76_merged964_204);
}

inline void in_FIFO_buf75_in_to_gp_243_ld76_merged964_205_write(hw_uint<32> & in_FIFO_buf75_in_to_gp_243_ld76_merged964_205, in_FIFO_buf75_cache& in_FIFO_buf75, int root, int in_to_gp_243_ld77, int in_to_gp_243_ld76, int dynamic_address) {
  in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_205_merged_banks_9.push(in_FIFO_buf75_in_to_gp_243_ld76_merged964_205);
}

inline void in_FIFO_buf75_in_to_gp_243_ld76_merged964_206_write(hw_uint<32> & in_FIFO_buf75_in_to_gp_243_ld76_merged964_206, in_FIFO_buf75_cache& in_FIFO_buf75, int root, int in_to_gp_243_ld77, int in_to_gp_243_ld76, int dynamic_address) {
  in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_206_merged_banks_9.push(in_FIFO_buf75_in_to_gp_243_ld76_merged964_206);
}

inline void in_FIFO_buf75_in_to_gp_243_ld76_merged964_207_write(hw_uint<32> & in_FIFO_buf75_in_to_gp_243_ld76_merged964_207, in_FIFO_buf75_cache& in_FIFO_buf75, int root, int in_to_gp_243_ld77, int in_to_gp_243_ld76, int dynamic_address) {
  in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_207_merged_banks_9.push(in_FIFO_buf75_in_to_gp_243_ld76_merged964_207);
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_100_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_100 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[5 + 16stencil_05, -6 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_195 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_195_merged_banks_9.peek_128();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_195;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_101_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_101 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[5 + 16stencil_05, -5 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_195 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_195_merged_banks_9.peek_1();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_195;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_102_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_102 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[2 + 16stencil_05, -7 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_198 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_198_merged_banks_9.peek_255();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_198;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_103_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_103 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[2 + 16stencil_05, -6 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_198 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_198_merged_banks_9.peek_128();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_198;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_104_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_104 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[2 + 16stencil_05, -5 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_198 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_198_merged_banks_9.peek_1();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_198;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_105_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_105 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[3 + 16stencil_05, -7 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_197 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_197_merged_banks_9.peek_255();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_197;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_106_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_106 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[3 + 16stencil_05, -6 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_197 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_197_merged_banks_9.peek_128();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_197;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_107_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_107 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[3 + 16stencil_05, -5 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_197 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_197_merged_banks_9.peek_1();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_197;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_108_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_108 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[4 + 16stencil_05, -7 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_196 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_196_merged_banks_9.peek_255();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_196;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_109_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_109 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[4 + 16stencil_05, -6 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_196 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_196_merged_banks_9.peek_128();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_196;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_110_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_110 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[4 + 16stencil_05, -5 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_196 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_196_merged_banks_9.peek_1();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_196;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_111_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_111 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[1 + 16stencil_05, -7 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_199 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_199_merged_banks_9.peek_255();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_199;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_112_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_112 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[1 + 16stencil_05, -6 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_199 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_199_merged_banks_9.peek_128();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_199;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_113_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_113 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[1 + 16stencil_05, -5 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_199 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_199_merged_banks_9.peek_1();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_199;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_114_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_114 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[2 + 16stencil_05, -7 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_198 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_198_merged_banks_9.peek_255();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_198;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_115_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_115 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[2 + 16stencil_05, -6 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_198 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_198_merged_banks_9.peek_128();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_198;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_116_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_116 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[2 + 16stencil_05, -5 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_198 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_198_merged_banks_9.peek_1();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_198;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_117_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_117 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[3 + 16stencil_05, -7 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_197 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_197_merged_banks_9.peek_255();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_197;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_118_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_118 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[3 + 16stencil_05, -6 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_197 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_197_merged_banks_9.peek_128();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_197;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_119_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_119 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[3 + 16stencil_05, -5 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_197 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_197_merged_banks_9.peek_1();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_197;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_120_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_120 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[16stencil_05, -7 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_200 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_200_merged_banks_9.peek_255();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_200;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_121_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_121 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[16stencil_05, -6 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_200 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_200_merged_banks_9.peek_128();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_200;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_122_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_122 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[16stencil_05, -5 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_200 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_200_merged_banks_9.peek_1();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_200;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_123_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_123 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[1 + 16stencil_05, -7 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_199 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_199_merged_banks_9.peek_255();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_199;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_124_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_124 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[1 + 16stencil_05, -6 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_199 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_199_merged_banks_9.peek_128();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_199;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_125_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_125 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[1 + 16stencil_05, -5 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_199 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_199_merged_banks_9.peek_1();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_199;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_126_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_126 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[2 + 16stencil_05, -7 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_198 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_198_merged_banks_9.peek_255();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_198;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_127_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_127 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[2 + 16stencil_05, -6 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_198 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_198_merged_banks_9.peek_128();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_198;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_128_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_128 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[2 + 16stencil_05, -5 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_198 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_198_merged_banks_9.peek_1();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_198;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_129_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_129 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[-1 + 16stencil_05, -7 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_201 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_201_merged_banks_9.peek_255();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_201;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_130_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_130 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[-1 + 16stencil_05, -6 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_201 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_201_merged_banks_9.peek_128();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_201;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_131_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_131 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[-1 + 16stencil_05, -5 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_201 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_201_merged_banks_9.peek_1();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_201;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_132_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_132 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[16stencil_05, -7 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_200 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_200_merged_banks_9.peek_255();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_200;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_133_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_133 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[16stencil_05, -6 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_200 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_200_merged_banks_9.peek_128();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_200;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_134_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_134 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[16stencil_05, -5 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_200 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_200_merged_banks_9.peek_1();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_200;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_135_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_135 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[1 + 16stencil_05, -7 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_199 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_199_merged_banks_9.peek_255();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_199;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_136_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_136 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[1 + 16stencil_05, -6 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_199 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_199_merged_banks_9.peek_128();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_199;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_137_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_137 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[1 + 16stencil_05, -5 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_199 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_199_merged_banks_9.peek_1();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_199;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_138_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_138 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[-2 + 16stencil_05, -7 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_202 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_202_merged_banks_9.peek_255();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_202;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_139_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_139 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[-2 + 16stencil_05, -6 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_202 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_202_merged_banks_9.peek_128();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_202;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_140_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_140 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[-2 + 16stencil_05, -5 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_202 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_202_merged_banks_9.peek_1();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_202;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_141_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_141 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[-1 + 16stencil_05, -7 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_201 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_201_merged_banks_9.peek_255();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_201;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_142_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_142 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[-1 + 16stencil_05, -6 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_201 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_201_merged_banks_9.peek_128();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_201;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_143_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_143 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[-1 + 16stencil_05, -5 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_201 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_201_merged_banks_9.peek_1();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_201;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_144_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_144 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[16stencil_05, -7 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_200 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_200_merged_banks_9.peek_255();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_200;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_145_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_145 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[16stencil_05, -6 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_200 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_200_merged_banks_9.peek_128();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_200;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_146_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_146 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[16stencil_05, -5 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_200 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_200_merged_banks_9.peek_1();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_200;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_147_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_147 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[-3 + 16stencil_05, -7 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_203 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_203_merged_banks_9.peek_255();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_203;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_148_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_148 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[-3 + 16stencil_05, -6 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_203 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_203_merged_banks_9.peek_128();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_203;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_149_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_149 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[-3 + 16stencil_05, -5 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_203 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_203_merged_banks_9.peek_1();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_203;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_150_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_150 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[-2 + 16stencil_05, -7 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_202 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_202_merged_banks_9.peek_255();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_202;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_151_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_151 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[-2 + 16stencil_05, -6 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_202 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_202_merged_banks_9.peek_128();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_202;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_152_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_152 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[-2 + 16stencil_05, -5 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_202 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_202_merged_banks_9.peek_1();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_202;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_153_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_153 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[-1 + 16stencil_05, -7 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_201 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_201_merged_banks_9.peek_255();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_201;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_154_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_154 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[-1 + 16stencil_05, -6 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_201 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_201_merged_banks_9.peek_128();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_201;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_155_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_155 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[-1 + 16stencil_05, -5 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_201 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_201_merged_banks_9.peek_1();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_201;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_156_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_156 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[-4 + 16stencil_05, -7 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_204 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_204_merged_banks_9.peek_255();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_204;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_157_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_157 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[-4 + 16stencil_05, -6 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_204 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_204_merged_banks_9.peek_128();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_204;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_158_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_158 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[-4 + 16stencil_05, -5 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_204 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_204_merged_banks_9.peek_1();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_204;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_159_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_159 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[-3 + 16stencil_05, -7 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_203 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_203_merged_banks_9.peek_255();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_203;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_160_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_160 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[-3 + 16stencil_05, -6 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_203 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_203_merged_banks_9.peek_128();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_203;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_161_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_161 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[-3 + 16stencil_05, -5 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_203 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_203_merged_banks_9.peek_1();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_203;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_162_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_162 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[-2 + 16stencil_05, -7 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_202 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_202_merged_banks_9.peek_255();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_202;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_163_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_163 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[-2 + 16stencil_05, -6 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_202 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_202_merged_banks_9.peek_128();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_202;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_164_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_164 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[-2 + 16stencil_05, -5 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_202 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_202_merged_banks_9.peek_1();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_202;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_165_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_165 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[-5 + 16stencil_05, -7 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_205 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_205_merged_banks_9.peek_255();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_205;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_166_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_166 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[-5 + 16stencil_05, -6 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_205 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_205_merged_banks_9.peek_128();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_205;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_167_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_167 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[-5 + 16stencil_05, -5 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_205 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_205_merged_banks_9.peek_1();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_205;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_168_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_168 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[-4 + 16stencil_05, -7 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_204 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_204_merged_banks_9.peek_255();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_204;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_169_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_169 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[-4 + 16stencil_05, -6 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_204 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_204_merged_banks_9.peek_128();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_204;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_170_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_170 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[-4 + 16stencil_05, -5 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_204 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_204_merged_banks_9.peek_1();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_204;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_171_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_171 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[-3 + 16stencil_05, -7 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_203 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_203_merged_banks_9.peek_255();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_203;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_172_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_172 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[-3 + 16stencil_05, -6 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_203 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_203_merged_banks_9.peek_128();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_203;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_173_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_173 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[-3 + 16stencil_05, -5 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_203 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_203_merged_banks_9.peek_1();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_203;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_174_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_174 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[-6 + 16stencil_05, -7 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_206 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_206_merged_banks_9.peek_255();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_206;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_175_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_175 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[-6 + 16stencil_05, -6 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_206 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_206_merged_banks_9.peek_128();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_206;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_176_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_176 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[-6 + 16stencil_05, -5 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_206 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_206_merged_banks_9.peek_1();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_206;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_177_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_177 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[-5 + 16stencil_05, -7 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_205 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_205_merged_banks_9.peek_255();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_205;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_178_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_178 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[-5 + 16stencil_05, -6 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_205 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_205_merged_banks_9.peek_128();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_205;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_179_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_179 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[-5 + 16stencil_05, -5 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_205 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_205_merged_banks_9.peek_1();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_205;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_180_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_180 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[-4 + 16stencil_05, -7 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_204 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_204_merged_banks_9.peek_255();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_204;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_181_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_181 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[-4 + 16stencil_05, -6 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_204 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_204_merged_banks_9.peek_128();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_204;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_182_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_182 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[-4 + 16stencil_05, -5 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_204 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_204_merged_banks_9.peek_1();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_204;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_183_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_183 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[-7 + 16stencil_05, -7 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_207 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_207_merged_banks_9.peek_255();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_207;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_184_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_184 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[-7 + 16stencil_05, -6 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_207 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_207_merged_banks_9.peek_128();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_207;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_185_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_185 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[-7 + 16stencil_05, -5 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_207 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_207_merged_banks_9.peek_1();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_207;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_186_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_186 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[-6 + 16stencil_05, -7 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_206 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_206_merged_banks_9.peek_255();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_206;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_187_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_187 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[-6 + 16stencil_05, -6 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_206 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_206_merged_banks_9.peek_128();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_206;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_188_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_188 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[-6 + 16stencil_05, -5 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_206 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_206_merged_banks_9.peek_1();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_206;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_189_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_189 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[-5 + 16stencil_05, -7 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_205 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_205_merged_banks_9.peek_255();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_205;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_190_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_190 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[-5 + 16stencil_05, -6 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_205 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_205_merged_banks_9.peek_128();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_205;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_191_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_191 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[-5 + 16stencil_05, -5 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_205 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_205_merged_banks_9.peek_1();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_205;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_48_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_48 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[8 + 16stencil_05, -7 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_192 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_192_merged_banks_9.peek_255();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_192;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_49_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_49 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[8 + 16stencil_05, -6 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_192 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_192_merged_banks_9.peek_128();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_192;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_50_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_50 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[8 + 16stencil_05, -5 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_192 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_192_merged_banks_9.peek_1();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_192;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_51_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_51 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[9 + 16stencil_05, -7 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_207 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_207_merged_banks_9.peek_254();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_207;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_52_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_52 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[9 + 16stencil_05, -6 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_207 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_207_merged_banks_9.peek_127();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_207;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_53_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_53 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[9 + 16stencil_05, -5 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_207 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_207_merged_banks_9.peek_0();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_207;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_54_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_54 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[10 + 16stencil_05, -7 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_206 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_206_merged_banks_9.peek_254();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_206;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_55_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_55 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[10 + 16stencil_05, -6 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_206 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_206_merged_banks_9.peek_127();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_206;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_56_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_56 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[10 + 16stencil_05, -5 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_206 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_206_merged_banks_9.peek_0();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_206;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_57_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_57 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[7 + 16stencil_05, -7 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_193 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_193_merged_banks_9.peek_255();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_193;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_58_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_58 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[7 + 16stencil_05, -6 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_193 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_193_merged_banks_9.peek_128();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_193;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_59_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_59 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[7 + 16stencil_05, -5 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_193 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_193_merged_banks_9.peek_1();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_193;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_60_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_60 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[8 + 16stencil_05, -7 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_192 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_192_merged_banks_9.peek_255();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_192;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_61_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_61 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[8 + 16stencil_05, -6 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_192 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_192_merged_banks_9.peek_128();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_192;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_62_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_62 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[8 + 16stencil_05, -5 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_192 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_192_merged_banks_9.peek_1();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_192;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_63_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_63 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[9 + 16stencil_05, -7 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_207 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_207_merged_banks_9.peek_254();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_207;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_64_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_64 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[9 + 16stencil_05, -6 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_207 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_207_merged_banks_9.peek_127();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_207;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_65_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_65 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[9 + 16stencil_05, -5 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_207 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_207_merged_banks_9.peek_0();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_207;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_66_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_66 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[6 + 16stencil_05, -7 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_194 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_194_merged_banks_9.peek_255();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_194;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_67_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_67 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[6 + 16stencil_05, -6 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_194 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_194_merged_banks_9.peek_128();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_194;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_68_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_68 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[6 + 16stencil_05, -5 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_194 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_194_merged_banks_9.peek_1();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_194;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_69_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_69 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[7 + 16stencil_05, -7 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_193 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_193_merged_banks_9.peek_255();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_193;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_70_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_70 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[7 + 16stencil_05, -6 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_193 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_193_merged_banks_9.peek_128();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_193;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_71_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_71 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[7 + 16stencil_05, -5 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_193 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_193_merged_banks_9.peek_1();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_193;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_72_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_72 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[8 + 16stencil_05, -7 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_192 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_192_merged_banks_9.peek_255();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_192;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_73_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_73 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[8 + 16stencil_05, -6 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_192 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_192_merged_banks_9.peek_128();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_192;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_74_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_74 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[8 + 16stencil_05, -5 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_192 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_192_merged_banks_9.peek_1();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_192;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_75_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_75 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[5 + 16stencil_05, -7 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_195 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_195_merged_banks_9.peek_255();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_195;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_76_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_76 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[5 + 16stencil_05, -6 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_195 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_195_merged_banks_9.peek_128();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_195;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_77_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_77 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[5 + 16stencil_05, -5 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_195 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_195_merged_banks_9.peek_1();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_195;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_78_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_78 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[6 + 16stencil_05, -7 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_194 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_194_merged_banks_9.peek_255();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_194;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_79_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_79 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[6 + 16stencil_05, -6 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_194 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_194_merged_banks_9.peek_128();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_194;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_80_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_80 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[6 + 16stencil_05, -5 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_194 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_194_merged_banks_9.peek_1();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_194;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_81_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_81 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[7 + 16stencil_05, -7 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_193 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_193_merged_banks_9.peek_255();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_193;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_82_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_82 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[7 + 16stencil_05, -6 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_193 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_193_merged_banks_9.peek_128();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_193;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_83_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_83 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[7 + 16stencil_05, -5 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_193 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_193_merged_banks_9.peek_1();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_193;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_84_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_84 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[4 + 16stencil_05, -7 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_196 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_196_merged_banks_9.peek_255();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_196;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_85_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_85 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[4 + 16stencil_05, -6 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_196 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_196_merged_banks_9.peek_128();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_196;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_86_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_86 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[4 + 16stencil_05, -5 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_196 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_196_merged_banks_9.peek_1();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_196;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_87_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_87 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[5 + 16stencil_05, -7 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_195 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_195_merged_banks_9.peek_255();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_195;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_88_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_88 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[5 + 16stencil_05, -6 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_195 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_195_merged_banks_9.peek_128();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_195;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_89_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_89 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[5 + 16stencil_05, -5 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_195 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_195_merged_banks_9.peek_1();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_195;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_90_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_90 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[6 + 16stencil_05, -7 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_194 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_194_merged_banks_9.peek_255();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_194;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_91_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_91 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[6 + 16stencil_05, -6 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_194 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_194_merged_banks_9.peek_128();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_194;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_92_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_92 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[6 + 16stencil_05, -5 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_194 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_194_merged_banks_9.peek_1();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_194;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_93_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_93 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[3 + 16stencil_05, -7 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_197 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_197_merged_banks_9.peek_255();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_197;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_94_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_94 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[3 + 16stencil_05, -6 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_197 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_197_merged_banks_9.peek_128();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_197;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_95_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_95 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[3 + 16stencil_05, -5 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_197 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_197_merged_banks_9.peek_1();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_197;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_96_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_96 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[4 + 16stencil_05, -7 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_196 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_196_merged_banks_9.peek_255();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_196;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_97_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_97 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[4 + 16stencil_05, -6 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_196 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_196_merged_banks_9.peek_128();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_196;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_98_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_98 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[4 + 16stencil_05, -5 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_196 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_196_merged_banks_9.peek_1();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_196;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_99_select(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf75_stencil_05_merged937_99 read pattern: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> in_FIFO_buf75[5 + 16stencil_05, -7 + stencil_04] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Read schedule : { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  // Write schedule: { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
  auto value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_195 = in_FIFO_buf75.in_FIFO_buf75_in_to_gp_243_ld76_merged964_195_merged_banks_9.peek_255();
  return value_in_FIFO_buf75_in_to_gp_243_ld76_merged964_195;
  return 0;
}

// # of bundles = 2
// in_to_gp_243_ld76_merged964_write
//	in_FIFO_buf75_in_to_gp_243_ld76_merged964_192
//	in_FIFO_buf75_in_to_gp_243_ld76_merged964_193
//	in_FIFO_buf75_in_to_gp_243_ld76_merged964_194
//	in_FIFO_buf75_in_to_gp_243_ld76_merged964_195
//	in_FIFO_buf75_in_to_gp_243_ld76_merged964_196
//	in_FIFO_buf75_in_to_gp_243_ld76_merged964_197
//	in_FIFO_buf75_in_to_gp_243_ld76_merged964_198
//	in_FIFO_buf75_in_to_gp_243_ld76_merged964_199
//	in_FIFO_buf75_in_to_gp_243_ld76_merged964_200
//	in_FIFO_buf75_in_to_gp_243_ld76_merged964_201
//	in_FIFO_buf75_in_to_gp_243_ld76_merged964_202
//	in_FIFO_buf75_in_to_gp_243_ld76_merged964_203
//	in_FIFO_buf75_in_to_gp_243_ld76_merged964_204
//	in_FIFO_buf75_in_to_gp_243_ld76_merged964_205
//	in_FIFO_buf75_in_to_gp_243_ld76_merged964_206
//	in_FIFO_buf75_in_to_gp_243_ld76_merged964_207
inline void in_FIFO_buf75_in_to_gp_243_ld76_merged964_write_bundle_write(hw_uint<512>& in_to_gp_243_ld76_merged964_write, in_FIFO_buf75_cache& in_FIFO_buf75, int root, int in_to_gp_243_ld77, int in_to_gp_243_ld76, int dynamic_address) {
	hw_uint<32>  in_FIFO_buf75_in_to_gp_243_ld76_merged964_192_res = in_to_gp_243_ld76_merged964_write.extract<0, 31>();
	in_FIFO_buf75_in_to_gp_243_ld76_merged964_192_write(in_FIFO_buf75_in_to_gp_243_ld76_merged964_192_res, in_FIFO_buf75, root, in_to_gp_243_ld77, in_to_gp_243_ld76, dynamic_address);
	hw_uint<32>  in_FIFO_buf75_in_to_gp_243_ld76_merged964_193_res = in_to_gp_243_ld76_merged964_write.extract<32, 63>();
	in_FIFO_buf75_in_to_gp_243_ld76_merged964_193_write(in_FIFO_buf75_in_to_gp_243_ld76_merged964_193_res, in_FIFO_buf75, root, in_to_gp_243_ld77, in_to_gp_243_ld76, dynamic_address);
	hw_uint<32>  in_FIFO_buf75_in_to_gp_243_ld76_merged964_194_res = in_to_gp_243_ld76_merged964_write.extract<64, 95>();
	in_FIFO_buf75_in_to_gp_243_ld76_merged964_194_write(in_FIFO_buf75_in_to_gp_243_ld76_merged964_194_res, in_FIFO_buf75, root, in_to_gp_243_ld77, in_to_gp_243_ld76, dynamic_address);
	hw_uint<32>  in_FIFO_buf75_in_to_gp_243_ld76_merged964_195_res = in_to_gp_243_ld76_merged964_write.extract<96, 127>();
	in_FIFO_buf75_in_to_gp_243_ld76_merged964_195_write(in_FIFO_buf75_in_to_gp_243_ld76_merged964_195_res, in_FIFO_buf75, root, in_to_gp_243_ld77, in_to_gp_243_ld76, dynamic_address);
	hw_uint<32>  in_FIFO_buf75_in_to_gp_243_ld76_merged964_196_res = in_to_gp_243_ld76_merged964_write.extract<128, 159>();
	in_FIFO_buf75_in_to_gp_243_ld76_merged964_196_write(in_FIFO_buf75_in_to_gp_243_ld76_merged964_196_res, in_FIFO_buf75, root, in_to_gp_243_ld77, in_to_gp_243_ld76, dynamic_address);
	hw_uint<32>  in_FIFO_buf75_in_to_gp_243_ld76_merged964_197_res = in_to_gp_243_ld76_merged964_write.extract<160, 191>();
	in_FIFO_buf75_in_to_gp_243_ld76_merged964_197_write(in_FIFO_buf75_in_to_gp_243_ld76_merged964_197_res, in_FIFO_buf75, root, in_to_gp_243_ld77, in_to_gp_243_ld76, dynamic_address);
	hw_uint<32>  in_FIFO_buf75_in_to_gp_243_ld76_merged964_198_res = in_to_gp_243_ld76_merged964_write.extract<192, 223>();
	in_FIFO_buf75_in_to_gp_243_ld76_merged964_198_write(in_FIFO_buf75_in_to_gp_243_ld76_merged964_198_res, in_FIFO_buf75, root, in_to_gp_243_ld77, in_to_gp_243_ld76, dynamic_address);
	hw_uint<32>  in_FIFO_buf75_in_to_gp_243_ld76_merged964_199_res = in_to_gp_243_ld76_merged964_write.extract<224, 255>();
	in_FIFO_buf75_in_to_gp_243_ld76_merged964_199_write(in_FIFO_buf75_in_to_gp_243_ld76_merged964_199_res, in_FIFO_buf75, root, in_to_gp_243_ld77, in_to_gp_243_ld76, dynamic_address);
	hw_uint<32>  in_FIFO_buf75_in_to_gp_243_ld76_merged964_200_res = in_to_gp_243_ld76_merged964_write.extract<256, 287>();
	in_FIFO_buf75_in_to_gp_243_ld76_merged964_200_write(in_FIFO_buf75_in_to_gp_243_ld76_merged964_200_res, in_FIFO_buf75, root, in_to_gp_243_ld77, in_to_gp_243_ld76, dynamic_address);
	hw_uint<32>  in_FIFO_buf75_in_to_gp_243_ld76_merged964_201_res = in_to_gp_243_ld76_merged964_write.extract<288, 319>();
	in_FIFO_buf75_in_to_gp_243_ld76_merged964_201_write(in_FIFO_buf75_in_to_gp_243_ld76_merged964_201_res, in_FIFO_buf75, root, in_to_gp_243_ld77, in_to_gp_243_ld76, dynamic_address);
	hw_uint<32>  in_FIFO_buf75_in_to_gp_243_ld76_merged964_202_res = in_to_gp_243_ld76_merged964_write.extract<320, 351>();
	in_FIFO_buf75_in_to_gp_243_ld76_merged964_202_write(in_FIFO_buf75_in_to_gp_243_ld76_merged964_202_res, in_FIFO_buf75, root, in_to_gp_243_ld77, in_to_gp_243_ld76, dynamic_address);
	hw_uint<32>  in_FIFO_buf75_in_to_gp_243_ld76_merged964_203_res = in_to_gp_243_ld76_merged964_write.extract<352, 383>();
	in_FIFO_buf75_in_to_gp_243_ld76_merged964_203_write(in_FIFO_buf75_in_to_gp_243_ld76_merged964_203_res, in_FIFO_buf75, root, in_to_gp_243_ld77, in_to_gp_243_ld76, dynamic_address);
	hw_uint<32>  in_FIFO_buf75_in_to_gp_243_ld76_merged964_204_res = in_to_gp_243_ld76_merged964_write.extract<384, 415>();
	in_FIFO_buf75_in_to_gp_243_ld76_merged964_204_write(in_FIFO_buf75_in_to_gp_243_ld76_merged964_204_res, in_FIFO_buf75, root, in_to_gp_243_ld77, in_to_gp_243_ld76, dynamic_address);
	hw_uint<32>  in_FIFO_buf75_in_to_gp_243_ld76_merged964_205_res = in_to_gp_243_ld76_merged964_write.extract<416, 447>();
	in_FIFO_buf75_in_to_gp_243_ld76_merged964_205_write(in_FIFO_buf75_in_to_gp_243_ld76_merged964_205_res, in_FIFO_buf75, root, in_to_gp_243_ld77, in_to_gp_243_ld76, dynamic_address);
	hw_uint<32>  in_FIFO_buf75_in_to_gp_243_ld76_merged964_206_res = in_to_gp_243_ld76_merged964_write.extract<448, 479>();
	in_FIFO_buf75_in_to_gp_243_ld76_merged964_206_write(in_FIFO_buf75_in_to_gp_243_ld76_merged964_206_res, in_FIFO_buf75, root, in_to_gp_243_ld77, in_to_gp_243_ld76, dynamic_address);
	hw_uint<32>  in_FIFO_buf75_in_to_gp_243_ld76_merged964_207_res = in_to_gp_243_ld76_merged964_write.extract<480, 511>();
	in_FIFO_buf75_in_to_gp_243_ld76_merged964_207_write(in_FIFO_buf75_in_to_gp_243_ld76_merged964_207_res, in_FIFO_buf75, root, in_to_gp_243_ld77, in_to_gp_243_ld76, dynamic_address);
}

// stencil_05_merged937_read
//	in_FIFO_buf75_stencil_05_merged937_48
//	in_FIFO_buf75_stencil_05_merged937_49
//	in_FIFO_buf75_stencil_05_merged937_50
//	in_FIFO_buf75_stencil_05_merged937_51
//	in_FIFO_buf75_stencil_05_merged937_52
//	in_FIFO_buf75_stencil_05_merged937_53
//	in_FIFO_buf75_stencil_05_merged937_54
//	in_FIFO_buf75_stencil_05_merged937_55
//	in_FIFO_buf75_stencil_05_merged937_56
//	in_FIFO_buf75_stencil_05_merged937_57
//	in_FIFO_buf75_stencil_05_merged937_58
//	in_FIFO_buf75_stencil_05_merged937_59
//	in_FIFO_buf75_stencil_05_merged937_60
//	in_FIFO_buf75_stencil_05_merged937_61
//	in_FIFO_buf75_stencil_05_merged937_62
//	in_FIFO_buf75_stencil_05_merged937_63
//	in_FIFO_buf75_stencil_05_merged937_64
//	in_FIFO_buf75_stencil_05_merged937_65
//	in_FIFO_buf75_stencil_05_merged937_66
//	in_FIFO_buf75_stencil_05_merged937_67
//	in_FIFO_buf75_stencil_05_merged937_68
//	in_FIFO_buf75_stencil_05_merged937_69
//	in_FIFO_buf75_stencil_05_merged937_70
//	in_FIFO_buf75_stencil_05_merged937_71
//	in_FIFO_buf75_stencil_05_merged937_72
//	in_FIFO_buf75_stencil_05_merged937_73
//	in_FIFO_buf75_stencil_05_merged937_74
//	in_FIFO_buf75_stencil_05_merged937_75
//	in_FIFO_buf75_stencil_05_merged937_76
//	in_FIFO_buf75_stencil_05_merged937_77
//	in_FIFO_buf75_stencil_05_merged937_78
//	in_FIFO_buf75_stencil_05_merged937_79
//	in_FIFO_buf75_stencil_05_merged937_80
//	in_FIFO_buf75_stencil_05_merged937_81
//	in_FIFO_buf75_stencil_05_merged937_82
//	in_FIFO_buf75_stencil_05_merged937_83
//	in_FIFO_buf75_stencil_05_merged937_84
//	in_FIFO_buf75_stencil_05_merged937_85
//	in_FIFO_buf75_stencil_05_merged937_86
//	in_FIFO_buf75_stencil_05_merged937_87
//	in_FIFO_buf75_stencil_05_merged937_88
//	in_FIFO_buf75_stencil_05_merged937_89
//	in_FIFO_buf75_stencil_05_merged937_90
//	in_FIFO_buf75_stencil_05_merged937_91
//	in_FIFO_buf75_stencil_05_merged937_92
//	in_FIFO_buf75_stencil_05_merged937_93
//	in_FIFO_buf75_stencil_05_merged937_94
//	in_FIFO_buf75_stencil_05_merged937_95
//	in_FIFO_buf75_stencil_05_merged937_96
//	in_FIFO_buf75_stencil_05_merged937_97
//	in_FIFO_buf75_stencil_05_merged937_98
//	in_FIFO_buf75_stencil_05_merged937_99
//	in_FIFO_buf75_stencil_05_merged937_100
//	in_FIFO_buf75_stencil_05_merged937_101
//	in_FIFO_buf75_stencil_05_merged937_102
//	in_FIFO_buf75_stencil_05_merged937_103
//	in_FIFO_buf75_stencil_05_merged937_104
//	in_FIFO_buf75_stencil_05_merged937_105
//	in_FIFO_buf75_stencil_05_merged937_106
//	in_FIFO_buf75_stencil_05_merged937_107
//	in_FIFO_buf75_stencil_05_merged937_108
//	in_FIFO_buf75_stencil_05_merged937_109
//	in_FIFO_buf75_stencil_05_merged937_110
//	in_FIFO_buf75_stencil_05_merged937_111
//	in_FIFO_buf75_stencil_05_merged937_112
//	in_FIFO_buf75_stencil_05_merged937_113
//	in_FIFO_buf75_stencil_05_merged937_114
//	in_FIFO_buf75_stencil_05_merged937_115
//	in_FIFO_buf75_stencil_05_merged937_116
//	in_FIFO_buf75_stencil_05_merged937_117
//	in_FIFO_buf75_stencil_05_merged937_118
//	in_FIFO_buf75_stencil_05_merged937_119
//	in_FIFO_buf75_stencil_05_merged937_120
//	in_FIFO_buf75_stencil_05_merged937_121
//	in_FIFO_buf75_stencil_05_merged937_122
//	in_FIFO_buf75_stencil_05_merged937_123
//	in_FIFO_buf75_stencil_05_merged937_124
//	in_FIFO_buf75_stencil_05_merged937_125
//	in_FIFO_buf75_stencil_05_merged937_126
//	in_FIFO_buf75_stencil_05_merged937_127
//	in_FIFO_buf75_stencil_05_merged937_128
//	in_FIFO_buf75_stencil_05_merged937_129
//	in_FIFO_buf75_stencil_05_merged937_130
//	in_FIFO_buf75_stencil_05_merged937_131
//	in_FIFO_buf75_stencil_05_merged937_132
//	in_FIFO_buf75_stencil_05_merged937_133
//	in_FIFO_buf75_stencil_05_merged937_134
//	in_FIFO_buf75_stencil_05_merged937_135
//	in_FIFO_buf75_stencil_05_merged937_136
//	in_FIFO_buf75_stencil_05_merged937_137
//	in_FIFO_buf75_stencil_05_merged937_138
//	in_FIFO_buf75_stencil_05_merged937_139
//	in_FIFO_buf75_stencil_05_merged937_140
//	in_FIFO_buf75_stencil_05_merged937_141
//	in_FIFO_buf75_stencil_05_merged937_142
//	in_FIFO_buf75_stencil_05_merged937_143
//	in_FIFO_buf75_stencil_05_merged937_144
//	in_FIFO_buf75_stencil_05_merged937_145
//	in_FIFO_buf75_stencil_05_merged937_146
//	in_FIFO_buf75_stencil_05_merged937_147
//	in_FIFO_buf75_stencil_05_merged937_148
//	in_FIFO_buf75_stencil_05_merged937_149
//	in_FIFO_buf75_stencil_05_merged937_150
//	in_FIFO_buf75_stencil_05_merged937_151
//	in_FIFO_buf75_stencil_05_merged937_152
//	in_FIFO_buf75_stencil_05_merged937_153
//	in_FIFO_buf75_stencil_05_merged937_154
//	in_FIFO_buf75_stencil_05_merged937_155
//	in_FIFO_buf75_stencil_05_merged937_156
//	in_FIFO_buf75_stencil_05_merged937_157
//	in_FIFO_buf75_stencil_05_merged937_158
//	in_FIFO_buf75_stencil_05_merged937_159
//	in_FIFO_buf75_stencil_05_merged937_160
//	in_FIFO_buf75_stencil_05_merged937_161
//	in_FIFO_buf75_stencil_05_merged937_162
//	in_FIFO_buf75_stencil_05_merged937_163
//	in_FIFO_buf75_stencil_05_merged937_164
//	in_FIFO_buf75_stencil_05_merged937_165
//	in_FIFO_buf75_stencil_05_merged937_166
//	in_FIFO_buf75_stencil_05_merged937_167
//	in_FIFO_buf75_stencil_05_merged937_168
//	in_FIFO_buf75_stencil_05_merged937_169
//	in_FIFO_buf75_stencil_05_merged937_170
//	in_FIFO_buf75_stencil_05_merged937_171
//	in_FIFO_buf75_stencil_05_merged937_172
//	in_FIFO_buf75_stencil_05_merged937_173
//	in_FIFO_buf75_stencil_05_merged937_174
//	in_FIFO_buf75_stencil_05_merged937_175
//	in_FIFO_buf75_stencil_05_merged937_176
//	in_FIFO_buf75_stencil_05_merged937_177
//	in_FIFO_buf75_stencil_05_merged937_178
//	in_FIFO_buf75_stencil_05_merged937_179
//	in_FIFO_buf75_stencil_05_merged937_180
//	in_FIFO_buf75_stencil_05_merged937_181
//	in_FIFO_buf75_stencil_05_merged937_182
//	in_FIFO_buf75_stencil_05_merged937_183
//	in_FIFO_buf75_stencil_05_merged937_184
//	in_FIFO_buf75_stencil_05_merged937_185
//	in_FIFO_buf75_stencil_05_merged937_186
//	in_FIFO_buf75_stencil_05_merged937_187
//	in_FIFO_buf75_stencil_05_merged937_188
//	in_FIFO_buf75_stencil_05_merged937_189
//	in_FIFO_buf75_stencil_05_merged937_190
//	in_FIFO_buf75_stencil_05_merged937_191
inline hw_uint<4608> in_FIFO_buf75_stencil_05_merged937_read_bundle_read(in_FIFO_buf75_cache& in_FIFO_buf75, int root, int stencil_04, int stencil_05, int dynamic_address) {
  // # of ports in bundle: 144
    // in_FIFO_buf75_stencil_05_merged937_48
    // in_FIFO_buf75_stencil_05_merged937_49
    // in_FIFO_buf75_stencil_05_merged937_50
    // in_FIFO_buf75_stencil_05_merged937_51
    // in_FIFO_buf75_stencil_05_merged937_52
    // in_FIFO_buf75_stencil_05_merged937_53
    // in_FIFO_buf75_stencil_05_merged937_54
    // in_FIFO_buf75_stencil_05_merged937_55
    // in_FIFO_buf75_stencil_05_merged937_56
    // in_FIFO_buf75_stencil_05_merged937_57
    // in_FIFO_buf75_stencil_05_merged937_58
    // in_FIFO_buf75_stencil_05_merged937_59
    // in_FIFO_buf75_stencil_05_merged937_60
    // in_FIFO_buf75_stencil_05_merged937_61
    // in_FIFO_buf75_stencil_05_merged937_62
    // in_FIFO_buf75_stencil_05_merged937_63
    // in_FIFO_buf75_stencil_05_merged937_64
    // in_FIFO_buf75_stencil_05_merged937_65
    // in_FIFO_buf75_stencil_05_merged937_66
    // in_FIFO_buf75_stencil_05_merged937_67
    // in_FIFO_buf75_stencil_05_merged937_68
    // in_FIFO_buf75_stencil_05_merged937_69
    // in_FIFO_buf75_stencil_05_merged937_70
    // in_FIFO_buf75_stencil_05_merged937_71
    // in_FIFO_buf75_stencil_05_merged937_72
    // in_FIFO_buf75_stencil_05_merged937_73
    // in_FIFO_buf75_stencil_05_merged937_74
    // in_FIFO_buf75_stencil_05_merged937_75
    // in_FIFO_buf75_stencil_05_merged937_76
    // in_FIFO_buf75_stencil_05_merged937_77
    // in_FIFO_buf75_stencil_05_merged937_78
    // in_FIFO_buf75_stencil_05_merged937_79
    // in_FIFO_buf75_stencil_05_merged937_80
    // in_FIFO_buf75_stencil_05_merged937_81
    // in_FIFO_buf75_stencil_05_merged937_82
    // in_FIFO_buf75_stencil_05_merged937_83
    // in_FIFO_buf75_stencil_05_merged937_84
    // in_FIFO_buf75_stencil_05_merged937_85
    // in_FIFO_buf75_stencil_05_merged937_86
    // in_FIFO_buf75_stencil_05_merged937_87
    // in_FIFO_buf75_stencil_05_merged937_88
    // in_FIFO_buf75_stencil_05_merged937_89
    // in_FIFO_buf75_stencil_05_merged937_90
    // in_FIFO_buf75_stencil_05_merged937_91
    // in_FIFO_buf75_stencil_05_merged937_92
    // in_FIFO_buf75_stencil_05_merged937_93
    // in_FIFO_buf75_stencil_05_merged937_94
    // in_FIFO_buf75_stencil_05_merged937_95
    // in_FIFO_buf75_stencil_05_merged937_96
    // in_FIFO_buf75_stencil_05_merged937_97
    // in_FIFO_buf75_stencil_05_merged937_98
    // in_FIFO_buf75_stencil_05_merged937_99
    // in_FIFO_buf75_stencil_05_merged937_100
    // in_FIFO_buf75_stencil_05_merged937_101
    // in_FIFO_buf75_stencil_05_merged937_102
    // in_FIFO_buf75_stencil_05_merged937_103
    // in_FIFO_buf75_stencil_05_merged937_104
    // in_FIFO_buf75_stencil_05_merged937_105
    // in_FIFO_buf75_stencil_05_merged937_106
    // in_FIFO_buf75_stencil_05_merged937_107
    // in_FIFO_buf75_stencil_05_merged937_108
    // in_FIFO_buf75_stencil_05_merged937_109
    // in_FIFO_buf75_stencil_05_merged937_110
    // in_FIFO_buf75_stencil_05_merged937_111
    // in_FIFO_buf75_stencil_05_merged937_112
    // in_FIFO_buf75_stencil_05_merged937_113
    // in_FIFO_buf75_stencil_05_merged937_114
    // in_FIFO_buf75_stencil_05_merged937_115
    // in_FIFO_buf75_stencil_05_merged937_116
    // in_FIFO_buf75_stencil_05_merged937_117
    // in_FIFO_buf75_stencil_05_merged937_118
    // in_FIFO_buf75_stencil_05_merged937_119
    // in_FIFO_buf75_stencil_05_merged937_120
    // in_FIFO_buf75_stencil_05_merged937_121
    // in_FIFO_buf75_stencil_05_merged937_122
    // in_FIFO_buf75_stencil_05_merged937_123
    // in_FIFO_buf75_stencil_05_merged937_124
    // in_FIFO_buf75_stencil_05_merged937_125
    // in_FIFO_buf75_stencil_05_merged937_126
    // in_FIFO_buf75_stencil_05_merged937_127
    // in_FIFO_buf75_stencil_05_merged937_128
    // in_FIFO_buf75_stencil_05_merged937_129
    // in_FIFO_buf75_stencil_05_merged937_130
    // in_FIFO_buf75_stencil_05_merged937_131
    // in_FIFO_buf75_stencil_05_merged937_132
    // in_FIFO_buf75_stencil_05_merged937_133
    // in_FIFO_buf75_stencil_05_merged937_134
    // in_FIFO_buf75_stencil_05_merged937_135
    // in_FIFO_buf75_stencil_05_merged937_136
    // in_FIFO_buf75_stencil_05_merged937_137
    // in_FIFO_buf75_stencil_05_merged937_138
    // in_FIFO_buf75_stencil_05_merged937_139
    // in_FIFO_buf75_stencil_05_merged937_140
    // in_FIFO_buf75_stencil_05_merged937_141
    // in_FIFO_buf75_stencil_05_merged937_142
    // in_FIFO_buf75_stencil_05_merged937_143
    // in_FIFO_buf75_stencil_05_merged937_144
    // in_FIFO_buf75_stencil_05_merged937_145
    // in_FIFO_buf75_stencil_05_merged937_146
    // in_FIFO_buf75_stencil_05_merged937_147
    // in_FIFO_buf75_stencil_05_merged937_148
    // in_FIFO_buf75_stencil_05_merged937_149
    // in_FIFO_buf75_stencil_05_merged937_150
    // in_FIFO_buf75_stencil_05_merged937_151
    // in_FIFO_buf75_stencil_05_merged937_152
    // in_FIFO_buf75_stencil_05_merged937_153
    // in_FIFO_buf75_stencil_05_merged937_154
    // in_FIFO_buf75_stencil_05_merged937_155
    // in_FIFO_buf75_stencil_05_merged937_156
    // in_FIFO_buf75_stencil_05_merged937_157
    // in_FIFO_buf75_stencil_05_merged937_158
    // in_FIFO_buf75_stencil_05_merged937_159
    // in_FIFO_buf75_stencil_05_merged937_160
    // in_FIFO_buf75_stencil_05_merged937_161
    // in_FIFO_buf75_stencil_05_merged937_162
    // in_FIFO_buf75_stencil_05_merged937_163
    // in_FIFO_buf75_stencil_05_merged937_164
    // in_FIFO_buf75_stencil_05_merged937_165
    // in_FIFO_buf75_stencil_05_merged937_166
    // in_FIFO_buf75_stencil_05_merged937_167
    // in_FIFO_buf75_stencil_05_merged937_168
    // in_FIFO_buf75_stencil_05_merged937_169
    // in_FIFO_buf75_stencil_05_merged937_170
    // in_FIFO_buf75_stencil_05_merged937_171
    // in_FIFO_buf75_stencil_05_merged937_172
    // in_FIFO_buf75_stencil_05_merged937_173
    // in_FIFO_buf75_stencil_05_merged937_174
    // in_FIFO_buf75_stencil_05_merged937_175
    // in_FIFO_buf75_stencil_05_merged937_176
    // in_FIFO_buf75_stencil_05_merged937_177
    // in_FIFO_buf75_stencil_05_merged937_178
    // in_FIFO_buf75_stencil_05_merged937_179
    // in_FIFO_buf75_stencil_05_merged937_180
    // in_FIFO_buf75_stencil_05_merged937_181
    // in_FIFO_buf75_stencil_05_merged937_182
    // in_FIFO_buf75_stencil_05_merged937_183
    // in_FIFO_buf75_stencil_05_merged937_184
    // in_FIFO_buf75_stencil_05_merged937_185
    // in_FIFO_buf75_stencil_05_merged937_186
    // in_FIFO_buf75_stencil_05_merged937_187
    // in_FIFO_buf75_stencil_05_merged937_188
    // in_FIFO_buf75_stencil_05_merged937_189
    // in_FIFO_buf75_stencil_05_merged937_190
    // in_FIFO_buf75_stencil_05_merged937_191

	hw_uint<4608> result;
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_48_res = in_FIFO_buf75_stencil_05_merged937_48_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<0, 4608>(result, in_FIFO_buf75_stencil_05_merged937_48_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_49_res = in_FIFO_buf75_stencil_05_merged937_49_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<32, 4608>(result, in_FIFO_buf75_stencil_05_merged937_49_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_50_res = in_FIFO_buf75_stencil_05_merged937_50_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<64, 4608>(result, in_FIFO_buf75_stencil_05_merged937_50_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_51_res = in_FIFO_buf75_stencil_05_merged937_51_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<96, 4608>(result, in_FIFO_buf75_stencil_05_merged937_51_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_52_res = in_FIFO_buf75_stencil_05_merged937_52_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<128, 4608>(result, in_FIFO_buf75_stencil_05_merged937_52_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_53_res = in_FIFO_buf75_stencil_05_merged937_53_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<160, 4608>(result, in_FIFO_buf75_stencil_05_merged937_53_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_54_res = in_FIFO_buf75_stencil_05_merged937_54_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<192, 4608>(result, in_FIFO_buf75_stencil_05_merged937_54_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_55_res = in_FIFO_buf75_stencil_05_merged937_55_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<224, 4608>(result, in_FIFO_buf75_stencil_05_merged937_55_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_56_res = in_FIFO_buf75_stencil_05_merged937_56_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<256, 4608>(result, in_FIFO_buf75_stencil_05_merged937_56_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_57_res = in_FIFO_buf75_stencil_05_merged937_57_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<288, 4608>(result, in_FIFO_buf75_stencil_05_merged937_57_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_58_res = in_FIFO_buf75_stencil_05_merged937_58_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<320, 4608>(result, in_FIFO_buf75_stencil_05_merged937_58_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_59_res = in_FIFO_buf75_stencil_05_merged937_59_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<352, 4608>(result, in_FIFO_buf75_stencil_05_merged937_59_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_60_res = in_FIFO_buf75_stencil_05_merged937_60_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<384, 4608>(result, in_FIFO_buf75_stencil_05_merged937_60_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_61_res = in_FIFO_buf75_stencil_05_merged937_61_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<416, 4608>(result, in_FIFO_buf75_stencil_05_merged937_61_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_62_res = in_FIFO_buf75_stencil_05_merged937_62_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<448, 4608>(result, in_FIFO_buf75_stencil_05_merged937_62_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_63_res = in_FIFO_buf75_stencil_05_merged937_63_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<480, 4608>(result, in_FIFO_buf75_stencil_05_merged937_63_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_64_res = in_FIFO_buf75_stencil_05_merged937_64_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<512, 4608>(result, in_FIFO_buf75_stencil_05_merged937_64_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_65_res = in_FIFO_buf75_stencil_05_merged937_65_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<544, 4608>(result, in_FIFO_buf75_stencil_05_merged937_65_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_66_res = in_FIFO_buf75_stencil_05_merged937_66_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<576, 4608>(result, in_FIFO_buf75_stencil_05_merged937_66_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_67_res = in_FIFO_buf75_stencil_05_merged937_67_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<608, 4608>(result, in_FIFO_buf75_stencil_05_merged937_67_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_68_res = in_FIFO_buf75_stencil_05_merged937_68_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<640, 4608>(result, in_FIFO_buf75_stencil_05_merged937_68_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_69_res = in_FIFO_buf75_stencil_05_merged937_69_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<672, 4608>(result, in_FIFO_buf75_stencil_05_merged937_69_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_70_res = in_FIFO_buf75_stencil_05_merged937_70_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<704, 4608>(result, in_FIFO_buf75_stencil_05_merged937_70_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_71_res = in_FIFO_buf75_stencil_05_merged937_71_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<736, 4608>(result, in_FIFO_buf75_stencil_05_merged937_71_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_72_res = in_FIFO_buf75_stencil_05_merged937_72_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<768, 4608>(result, in_FIFO_buf75_stencil_05_merged937_72_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_73_res = in_FIFO_buf75_stencil_05_merged937_73_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<800, 4608>(result, in_FIFO_buf75_stencil_05_merged937_73_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_74_res = in_FIFO_buf75_stencil_05_merged937_74_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<832, 4608>(result, in_FIFO_buf75_stencil_05_merged937_74_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_75_res = in_FIFO_buf75_stencil_05_merged937_75_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<864, 4608>(result, in_FIFO_buf75_stencil_05_merged937_75_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_76_res = in_FIFO_buf75_stencil_05_merged937_76_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<896, 4608>(result, in_FIFO_buf75_stencil_05_merged937_76_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_77_res = in_FIFO_buf75_stencil_05_merged937_77_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<928, 4608>(result, in_FIFO_buf75_stencil_05_merged937_77_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_78_res = in_FIFO_buf75_stencil_05_merged937_78_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<960, 4608>(result, in_FIFO_buf75_stencil_05_merged937_78_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_79_res = in_FIFO_buf75_stencil_05_merged937_79_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<992, 4608>(result, in_FIFO_buf75_stencil_05_merged937_79_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_80_res = in_FIFO_buf75_stencil_05_merged937_80_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<1024, 4608>(result, in_FIFO_buf75_stencil_05_merged937_80_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_81_res = in_FIFO_buf75_stencil_05_merged937_81_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<1056, 4608>(result, in_FIFO_buf75_stencil_05_merged937_81_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_82_res = in_FIFO_buf75_stencil_05_merged937_82_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<1088, 4608>(result, in_FIFO_buf75_stencil_05_merged937_82_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_83_res = in_FIFO_buf75_stencil_05_merged937_83_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<1120, 4608>(result, in_FIFO_buf75_stencil_05_merged937_83_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_84_res = in_FIFO_buf75_stencil_05_merged937_84_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<1152, 4608>(result, in_FIFO_buf75_stencil_05_merged937_84_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_85_res = in_FIFO_buf75_stencil_05_merged937_85_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<1184, 4608>(result, in_FIFO_buf75_stencil_05_merged937_85_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_86_res = in_FIFO_buf75_stencil_05_merged937_86_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<1216, 4608>(result, in_FIFO_buf75_stencil_05_merged937_86_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_87_res = in_FIFO_buf75_stencil_05_merged937_87_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<1248, 4608>(result, in_FIFO_buf75_stencil_05_merged937_87_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_88_res = in_FIFO_buf75_stencil_05_merged937_88_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<1280, 4608>(result, in_FIFO_buf75_stencil_05_merged937_88_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_89_res = in_FIFO_buf75_stencil_05_merged937_89_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<1312, 4608>(result, in_FIFO_buf75_stencil_05_merged937_89_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_90_res = in_FIFO_buf75_stencil_05_merged937_90_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<1344, 4608>(result, in_FIFO_buf75_stencil_05_merged937_90_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_91_res = in_FIFO_buf75_stencil_05_merged937_91_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<1376, 4608>(result, in_FIFO_buf75_stencil_05_merged937_91_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_92_res = in_FIFO_buf75_stencil_05_merged937_92_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<1408, 4608>(result, in_FIFO_buf75_stencil_05_merged937_92_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_93_res = in_FIFO_buf75_stencil_05_merged937_93_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<1440, 4608>(result, in_FIFO_buf75_stencil_05_merged937_93_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_94_res = in_FIFO_buf75_stencil_05_merged937_94_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<1472, 4608>(result, in_FIFO_buf75_stencil_05_merged937_94_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_95_res = in_FIFO_buf75_stencil_05_merged937_95_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<1504, 4608>(result, in_FIFO_buf75_stencil_05_merged937_95_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_96_res = in_FIFO_buf75_stencil_05_merged937_96_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<1536, 4608>(result, in_FIFO_buf75_stencil_05_merged937_96_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_97_res = in_FIFO_buf75_stencil_05_merged937_97_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<1568, 4608>(result, in_FIFO_buf75_stencil_05_merged937_97_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_98_res = in_FIFO_buf75_stencil_05_merged937_98_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<1600, 4608>(result, in_FIFO_buf75_stencil_05_merged937_98_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_99_res = in_FIFO_buf75_stencil_05_merged937_99_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<1632, 4608>(result, in_FIFO_buf75_stencil_05_merged937_99_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_100_res = in_FIFO_buf75_stencil_05_merged937_100_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<1664, 4608>(result, in_FIFO_buf75_stencil_05_merged937_100_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_101_res = in_FIFO_buf75_stencil_05_merged937_101_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<1696, 4608>(result, in_FIFO_buf75_stencil_05_merged937_101_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_102_res = in_FIFO_buf75_stencil_05_merged937_102_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<1728, 4608>(result, in_FIFO_buf75_stencil_05_merged937_102_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_103_res = in_FIFO_buf75_stencil_05_merged937_103_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<1760, 4608>(result, in_FIFO_buf75_stencil_05_merged937_103_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_104_res = in_FIFO_buf75_stencil_05_merged937_104_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<1792, 4608>(result, in_FIFO_buf75_stencil_05_merged937_104_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_105_res = in_FIFO_buf75_stencil_05_merged937_105_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<1824, 4608>(result, in_FIFO_buf75_stencil_05_merged937_105_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_106_res = in_FIFO_buf75_stencil_05_merged937_106_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<1856, 4608>(result, in_FIFO_buf75_stencil_05_merged937_106_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_107_res = in_FIFO_buf75_stencil_05_merged937_107_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<1888, 4608>(result, in_FIFO_buf75_stencil_05_merged937_107_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_108_res = in_FIFO_buf75_stencil_05_merged937_108_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<1920, 4608>(result, in_FIFO_buf75_stencil_05_merged937_108_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_109_res = in_FIFO_buf75_stencil_05_merged937_109_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<1952, 4608>(result, in_FIFO_buf75_stencil_05_merged937_109_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_110_res = in_FIFO_buf75_stencil_05_merged937_110_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<1984, 4608>(result, in_FIFO_buf75_stencil_05_merged937_110_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_111_res = in_FIFO_buf75_stencil_05_merged937_111_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<2016, 4608>(result, in_FIFO_buf75_stencil_05_merged937_111_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_112_res = in_FIFO_buf75_stencil_05_merged937_112_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<2048, 4608>(result, in_FIFO_buf75_stencil_05_merged937_112_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_113_res = in_FIFO_buf75_stencil_05_merged937_113_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<2080, 4608>(result, in_FIFO_buf75_stencil_05_merged937_113_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_114_res = in_FIFO_buf75_stencil_05_merged937_114_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<2112, 4608>(result, in_FIFO_buf75_stencil_05_merged937_114_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_115_res = in_FIFO_buf75_stencil_05_merged937_115_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<2144, 4608>(result, in_FIFO_buf75_stencil_05_merged937_115_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_116_res = in_FIFO_buf75_stencil_05_merged937_116_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<2176, 4608>(result, in_FIFO_buf75_stencil_05_merged937_116_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_117_res = in_FIFO_buf75_stencil_05_merged937_117_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<2208, 4608>(result, in_FIFO_buf75_stencil_05_merged937_117_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_118_res = in_FIFO_buf75_stencil_05_merged937_118_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<2240, 4608>(result, in_FIFO_buf75_stencil_05_merged937_118_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_119_res = in_FIFO_buf75_stencil_05_merged937_119_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<2272, 4608>(result, in_FIFO_buf75_stencil_05_merged937_119_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_120_res = in_FIFO_buf75_stencil_05_merged937_120_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<2304, 4608>(result, in_FIFO_buf75_stencil_05_merged937_120_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_121_res = in_FIFO_buf75_stencil_05_merged937_121_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<2336, 4608>(result, in_FIFO_buf75_stencil_05_merged937_121_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_122_res = in_FIFO_buf75_stencil_05_merged937_122_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<2368, 4608>(result, in_FIFO_buf75_stencil_05_merged937_122_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_123_res = in_FIFO_buf75_stencil_05_merged937_123_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<2400, 4608>(result, in_FIFO_buf75_stencil_05_merged937_123_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_124_res = in_FIFO_buf75_stencil_05_merged937_124_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<2432, 4608>(result, in_FIFO_buf75_stencil_05_merged937_124_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_125_res = in_FIFO_buf75_stencil_05_merged937_125_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<2464, 4608>(result, in_FIFO_buf75_stencil_05_merged937_125_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_126_res = in_FIFO_buf75_stencil_05_merged937_126_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<2496, 4608>(result, in_FIFO_buf75_stencil_05_merged937_126_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_127_res = in_FIFO_buf75_stencil_05_merged937_127_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<2528, 4608>(result, in_FIFO_buf75_stencil_05_merged937_127_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_128_res = in_FIFO_buf75_stencil_05_merged937_128_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<2560, 4608>(result, in_FIFO_buf75_stencil_05_merged937_128_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_129_res = in_FIFO_buf75_stencil_05_merged937_129_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<2592, 4608>(result, in_FIFO_buf75_stencil_05_merged937_129_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_130_res = in_FIFO_buf75_stencil_05_merged937_130_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<2624, 4608>(result, in_FIFO_buf75_stencil_05_merged937_130_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_131_res = in_FIFO_buf75_stencil_05_merged937_131_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<2656, 4608>(result, in_FIFO_buf75_stencil_05_merged937_131_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_132_res = in_FIFO_buf75_stencil_05_merged937_132_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<2688, 4608>(result, in_FIFO_buf75_stencil_05_merged937_132_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_133_res = in_FIFO_buf75_stencil_05_merged937_133_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<2720, 4608>(result, in_FIFO_buf75_stencil_05_merged937_133_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_134_res = in_FIFO_buf75_stencil_05_merged937_134_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<2752, 4608>(result, in_FIFO_buf75_stencil_05_merged937_134_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_135_res = in_FIFO_buf75_stencil_05_merged937_135_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<2784, 4608>(result, in_FIFO_buf75_stencil_05_merged937_135_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_136_res = in_FIFO_buf75_stencil_05_merged937_136_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<2816, 4608>(result, in_FIFO_buf75_stencil_05_merged937_136_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_137_res = in_FIFO_buf75_stencil_05_merged937_137_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<2848, 4608>(result, in_FIFO_buf75_stencil_05_merged937_137_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_138_res = in_FIFO_buf75_stencil_05_merged937_138_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<2880, 4608>(result, in_FIFO_buf75_stencil_05_merged937_138_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_139_res = in_FIFO_buf75_stencil_05_merged937_139_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<2912, 4608>(result, in_FIFO_buf75_stencil_05_merged937_139_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_140_res = in_FIFO_buf75_stencil_05_merged937_140_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<2944, 4608>(result, in_FIFO_buf75_stencil_05_merged937_140_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_141_res = in_FIFO_buf75_stencil_05_merged937_141_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<2976, 4608>(result, in_FIFO_buf75_stencil_05_merged937_141_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_142_res = in_FIFO_buf75_stencil_05_merged937_142_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<3008, 4608>(result, in_FIFO_buf75_stencil_05_merged937_142_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_143_res = in_FIFO_buf75_stencil_05_merged937_143_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<3040, 4608>(result, in_FIFO_buf75_stencil_05_merged937_143_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_144_res = in_FIFO_buf75_stencil_05_merged937_144_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<3072, 4608>(result, in_FIFO_buf75_stencil_05_merged937_144_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_145_res = in_FIFO_buf75_stencil_05_merged937_145_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<3104, 4608>(result, in_FIFO_buf75_stencil_05_merged937_145_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_146_res = in_FIFO_buf75_stencil_05_merged937_146_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<3136, 4608>(result, in_FIFO_buf75_stencil_05_merged937_146_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_147_res = in_FIFO_buf75_stencil_05_merged937_147_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<3168, 4608>(result, in_FIFO_buf75_stencil_05_merged937_147_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_148_res = in_FIFO_buf75_stencil_05_merged937_148_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<3200, 4608>(result, in_FIFO_buf75_stencil_05_merged937_148_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_149_res = in_FIFO_buf75_stencil_05_merged937_149_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<3232, 4608>(result, in_FIFO_buf75_stencil_05_merged937_149_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_150_res = in_FIFO_buf75_stencil_05_merged937_150_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<3264, 4608>(result, in_FIFO_buf75_stencil_05_merged937_150_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_151_res = in_FIFO_buf75_stencil_05_merged937_151_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<3296, 4608>(result, in_FIFO_buf75_stencil_05_merged937_151_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_152_res = in_FIFO_buf75_stencil_05_merged937_152_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<3328, 4608>(result, in_FIFO_buf75_stencil_05_merged937_152_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_153_res = in_FIFO_buf75_stencil_05_merged937_153_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<3360, 4608>(result, in_FIFO_buf75_stencil_05_merged937_153_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_154_res = in_FIFO_buf75_stencil_05_merged937_154_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<3392, 4608>(result, in_FIFO_buf75_stencil_05_merged937_154_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_155_res = in_FIFO_buf75_stencil_05_merged937_155_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<3424, 4608>(result, in_FIFO_buf75_stencil_05_merged937_155_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_156_res = in_FIFO_buf75_stencil_05_merged937_156_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<3456, 4608>(result, in_FIFO_buf75_stencil_05_merged937_156_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_157_res = in_FIFO_buf75_stencil_05_merged937_157_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<3488, 4608>(result, in_FIFO_buf75_stencil_05_merged937_157_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_158_res = in_FIFO_buf75_stencil_05_merged937_158_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<3520, 4608>(result, in_FIFO_buf75_stencil_05_merged937_158_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_159_res = in_FIFO_buf75_stencil_05_merged937_159_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<3552, 4608>(result, in_FIFO_buf75_stencil_05_merged937_159_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_160_res = in_FIFO_buf75_stencil_05_merged937_160_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<3584, 4608>(result, in_FIFO_buf75_stencil_05_merged937_160_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_161_res = in_FIFO_buf75_stencil_05_merged937_161_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<3616, 4608>(result, in_FIFO_buf75_stencil_05_merged937_161_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_162_res = in_FIFO_buf75_stencil_05_merged937_162_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<3648, 4608>(result, in_FIFO_buf75_stencil_05_merged937_162_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_163_res = in_FIFO_buf75_stencil_05_merged937_163_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<3680, 4608>(result, in_FIFO_buf75_stencil_05_merged937_163_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_164_res = in_FIFO_buf75_stencil_05_merged937_164_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<3712, 4608>(result, in_FIFO_buf75_stencil_05_merged937_164_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_165_res = in_FIFO_buf75_stencil_05_merged937_165_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<3744, 4608>(result, in_FIFO_buf75_stencil_05_merged937_165_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_166_res = in_FIFO_buf75_stencil_05_merged937_166_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<3776, 4608>(result, in_FIFO_buf75_stencil_05_merged937_166_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_167_res = in_FIFO_buf75_stencil_05_merged937_167_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<3808, 4608>(result, in_FIFO_buf75_stencil_05_merged937_167_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_168_res = in_FIFO_buf75_stencil_05_merged937_168_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<3840, 4608>(result, in_FIFO_buf75_stencil_05_merged937_168_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_169_res = in_FIFO_buf75_stencil_05_merged937_169_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<3872, 4608>(result, in_FIFO_buf75_stencil_05_merged937_169_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_170_res = in_FIFO_buf75_stencil_05_merged937_170_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<3904, 4608>(result, in_FIFO_buf75_stencil_05_merged937_170_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_171_res = in_FIFO_buf75_stencil_05_merged937_171_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<3936, 4608>(result, in_FIFO_buf75_stencil_05_merged937_171_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_172_res = in_FIFO_buf75_stencil_05_merged937_172_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<3968, 4608>(result, in_FIFO_buf75_stencil_05_merged937_172_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_173_res = in_FIFO_buf75_stencil_05_merged937_173_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<4000, 4608>(result, in_FIFO_buf75_stencil_05_merged937_173_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_174_res = in_FIFO_buf75_stencil_05_merged937_174_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<4032, 4608>(result, in_FIFO_buf75_stencil_05_merged937_174_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_175_res = in_FIFO_buf75_stencil_05_merged937_175_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<4064, 4608>(result, in_FIFO_buf75_stencil_05_merged937_175_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_176_res = in_FIFO_buf75_stencil_05_merged937_176_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<4096, 4608>(result, in_FIFO_buf75_stencil_05_merged937_176_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_177_res = in_FIFO_buf75_stencil_05_merged937_177_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<4128, 4608>(result, in_FIFO_buf75_stencil_05_merged937_177_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_178_res = in_FIFO_buf75_stencil_05_merged937_178_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<4160, 4608>(result, in_FIFO_buf75_stencil_05_merged937_178_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_179_res = in_FIFO_buf75_stencil_05_merged937_179_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<4192, 4608>(result, in_FIFO_buf75_stencil_05_merged937_179_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_180_res = in_FIFO_buf75_stencil_05_merged937_180_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<4224, 4608>(result, in_FIFO_buf75_stencil_05_merged937_180_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_181_res = in_FIFO_buf75_stencil_05_merged937_181_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<4256, 4608>(result, in_FIFO_buf75_stencil_05_merged937_181_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_182_res = in_FIFO_buf75_stencil_05_merged937_182_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<4288, 4608>(result, in_FIFO_buf75_stencil_05_merged937_182_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_183_res = in_FIFO_buf75_stencil_05_merged937_183_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<4320, 4608>(result, in_FIFO_buf75_stencil_05_merged937_183_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_184_res = in_FIFO_buf75_stencil_05_merged937_184_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<4352, 4608>(result, in_FIFO_buf75_stencil_05_merged937_184_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_185_res = in_FIFO_buf75_stencil_05_merged937_185_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<4384, 4608>(result, in_FIFO_buf75_stencil_05_merged937_185_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_186_res = in_FIFO_buf75_stencil_05_merged937_186_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<4416, 4608>(result, in_FIFO_buf75_stencil_05_merged937_186_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_187_res = in_FIFO_buf75_stencil_05_merged937_187_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<4448, 4608>(result, in_FIFO_buf75_stencil_05_merged937_187_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_188_res = in_FIFO_buf75_stencil_05_merged937_188_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<4480, 4608>(result, in_FIFO_buf75_stencil_05_merged937_188_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_189_res = in_FIFO_buf75_stencil_05_merged937_189_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<4512, 4608>(result, in_FIFO_buf75_stencil_05_merged937_189_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_190_res = in_FIFO_buf75_stencil_05_merged937_190_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<4544, 4608>(result, in_FIFO_buf75_stencil_05_merged937_190_res);
	hw_uint<32>  in_FIFO_buf75_stencil_05_merged937_191_res = in_FIFO_buf75_stencil_05_merged937_191_select(in_FIFO_buf75, root, stencil_04, stencil_05, dynamic_address);
	set_at<4576, 4608>(result, in_FIFO_buf75_stencil_05_merged937_191_res);
	return result;
}

#include "hw_classes.h"

struct stencil_0_stencil_05_merged937_32_to_stencil_0_stencil_0_ld48_merged974_16_cache {
	// RAM Box: {[9, 2009], [-6, 1085]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_0_stencil_05_merged937_33_to_stencil_0_stencil_0_ld48_merged974_17_cache {
	// RAM Box: {[8, 2008], [-6, 1085]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_0_stencil_05_merged937_34_to_stencil_0_stencil_0_ld48_merged974_18_cache {
	// RAM Box: {[7, 2007], [-6, 1085]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_0_stencil_05_merged937_35_to_stencil_0_stencil_0_ld48_merged974_19_cache {
	// RAM Box: {[6, 2006], [-6, 1085]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_0_stencil_05_merged937_36_to_stencil_0_stencil_0_ld48_merged974_20_cache {
	// RAM Box: {[5, 2005], [-6, 1085]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_0_stencil_05_merged937_37_to_stencil_0_stencil_0_ld48_merged974_21_cache {
	// RAM Box: {[4, 2004], [-6, 1085]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_0_stencil_05_merged937_38_to_stencil_0_stencil_0_ld48_merged974_22_cache {
	// RAM Box: {[3, 2003], [-6, 1085]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_0_stencil_05_merged937_39_to_stencil_0_stencil_0_ld48_merged974_23_cache {
	// RAM Box: {[2, 2002], [-6, 1085]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_0_stencil_05_merged937_40_to_stencil_0_stencil_0_ld48_merged974_24_cache {
	// RAM Box: {[1, 2001], [-6, 1085]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_0_stencil_05_merged937_41_to_stencil_0_stencil_0_ld48_merged974_25_cache {
	// RAM Box: {[0, 2000], [-6, 1085]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_0_stencil_05_merged937_42_to_stencil_0_stencil_0_ld48_merged974_26_cache {
	// RAM Box: {[-1, 1999], [-6, 1085]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_0_stencil_05_merged937_43_to_stencil_0_stencil_0_ld48_merged974_27_cache {
	// RAM Box: {[-2, 1998], [-6, 1085]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_0_stencil_05_merged937_44_to_stencil_0_stencil_0_ld48_merged974_28_cache {
	// RAM Box: {[-3, 1997], [-6, 1085]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_0_stencil_05_merged937_45_to_stencil_0_stencil_0_ld48_merged974_29_cache {
	// RAM Box: {[-4, 1996], [-6, 1085]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_0_stencil_05_merged937_46_to_stencil_0_stencil_0_ld48_merged974_30_cache {
	// RAM Box: {[-5, 1995], [-6, 1085]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_0_stencil_05_merged937_47_to_stencil_0_stencil_0_ld48_merged974_31_cache {
	// RAM Box: {[-6, 1994], [-6, 1085]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_0_cache {
  // # of banks: 16
  stencil_0_stencil_05_merged937_32_to_stencil_0_stencil_0_ld48_merged974_16_cache stencil_0_stencil_05_merged937_32_to_stencil_0_stencil_0_ld48_merged974_16;
  stencil_0_stencil_05_merged937_33_to_stencil_0_stencil_0_ld48_merged974_17_cache stencil_0_stencil_05_merged937_33_to_stencil_0_stencil_0_ld48_merged974_17;
  stencil_0_stencil_05_merged937_34_to_stencil_0_stencil_0_ld48_merged974_18_cache stencil_0_stencil_05_merged937_34_to_stencil_0_stencil_0_ld48_merged974_18;
  stencil_0_stencil_05_merged937_35_to_stencil_0_stencil_0_ld48_merged974_19_cache stencil_0_stencil_05_merged937_35_to_stencil_0_stencil_0_ld48_merged974_19;
  stencil_0_stencil_05_merged937_36_to_stencil_0_stencil_0_ld48_merged974_20_cache stencil_0_stencil_05_merged937_36_to_stencil_0_stencil_0_ld48_merged974_20;
  stencil_0_stencil_05_merged937_37_to_stencil_0_stencil_0_ld48_merged974_21_cache stencil_0_stencil_05_merged937_37_to_stencil_0_stencil_0_ld48_merged974_21;
  stencil_0_stencil_05_merged937_38_to_stencil_0_stencil_0_ld48_merged974_22_cache stencil_0_stencil_05_merged937_38_to_stencil_0_stencil_0_ld48_merged974_22;
  stencil_0_stencil_05_merged937_39_to_stencil_0_stencil_0_ld48_merged974_23_cache stencil_0_stencil_05_merged937_39_to_stencil_0_stencil_0_ld48_merged974_23;
  stencil_0_stencil_05_merged937_40_to_stencil_0_stencil_0_ld48_merged974_24_cache stencil_0_stencil_05_merged937_40_to_stencil_0_stencil_0_ld48_merged974_24;
  stencil_0_stencil_05_merged937_41_to_stencil_0_stencil_0_ld48_merged974_25_cache stencil_0_stencil_05_merged937_41_to_stencil_0_stencil_0_ld48_merged974_25;
  stencil_0_stencil_05_merged937_42_to_stencil_0_stencil_0_ld48_merged974_26_cache stencil_0_stencil_05_merged937_42_to_stencil_0_stencil_0_ld48_merged974_26;
  stencil_0_stencil_05_merged937_43_to_stencil_0_stencil_0_ld48_merged974_27_cache stencil_0_stencil_05_merged937_43_to_stencil_0_stencil_0_ld48_merged974_27;
  stencil_0_stencil_05_merged937_44_to_stencil_0_stencil_0_ld48_merged974_28_cache stencil_0_stencil_05_merged937_44_to_stencil_0_stencil_0_ld48_merged974_28;
  stencil_0_stencil_05_merged937_45_to_stencil_0_stencil_0_ld48_merged974_29_cache stencil_0_stencil_05_merged937_45_to_stencil_0_stencil_0_ld48_merged974_29;
  stencil_0_stencil_05_merged937_46_to_stencil_0_stencil_0_ld48_merged974_30_cache stencil_0_stencil_05_merged937_46_to_stencil_0_stencil_0_ld48_merged974_30;
  stencil_0_stencil_05_merged937_47_to_stencil_0_stencil_0_ld48_merged974_31_cache stencil_0_stencil_05_merged937_47_to_stencil_0_stencil_0_ld48_merged974_31;
};



inline void stencil_0_stencil_05_merged937_32_write(hw_uint<32> & stencil_0_stencil_05_merged937_32, stencil_0_cache& stencil_0, int root, int stencil_04, int stencil_05, int dynamic_address) {
  stencil_0.stencil_0_stencil_05_merged937_32_to_stencil_0_stencil_0_ld48_merged974_16.push(stencil_0_stencil_05_merged937_32);
}

inline void stencil_0_stencil_05_merged937_33_write(hw_uint<32> & stencil_0_stencil_05_merged937_33, stencil_0_cache& stencil_0, int root, int stencil_04, int stencil_05, int dynamic_address) {
  stencil_0.stencil_0_stencil_05_merged937_33_to_stencil_0_stencil_0_ld48_merged974_17.push(stencil_0_stencil_05_merged937_33);
}

inline void stencil_0_stencil_05_merged937_34_write(hw_uint<32> & stencil_0_stencil_05_merged937_34, stencil_0_cache& stencil_0, int root, int stencil_04, int stencil_05, int dynamic_address) {
  stencil_0.stencil_0_stencil_05_merged937_34_to_stencil_0_stencil_0_ld48_merged974_18.push(stencil_0_stencil_05_merged937_34);
}

inline void stencil_0_stencil_05_merged937_35_write(hw_uint<32> & stencil_0_stencil_05_merged937_35, stencil_0_cache& stencil_0, int root, int stencil_04, int stencil_05, int dynamic_address) {
  stencil_0.stencil_0_stencil_05_merged937_35_to_stencil_0_stencil_0_ld48_merged974_19.push(stencil_0_stencil_05_merged937_35);
}

inline void stencil_0_stencil_05_merged937_36_write(hw_uint<32> & stencil_0_stencil_05_merged937_36, stencil_0_cache& stencil_0, int root, int stencil_04, int stencil_05, int dynamic_address) {
  stencil_0.stencil_0_stencil_05_merged937_36_to_stencil_0_stencil_0_ld48_merged974_20.push(stencil_0_stencil_05_merged937_36);
}

inline void stencil_0_stencil_05_merged937_37_write(hw_uint<32> & stencil_0_stencil_05_merged937_37, stencil_0_cache& stencil_0, int root, int stencil_04, int stencil_05, int dynamic_address) {
  stencil_0.stencil_0_stencil_05_merged937_37_to_stencil_0_stencil_0_ld48_merged974_21.push(stencil_0_stencil_05_merged937_37);
}

inline void stencil_0_stencil_05_merged937_38_write(hw_uint<32> & stencil_0_stencil_05_merged937_38, stencil_0_cache& stencil_0, int root, int stencil_04, int stencil_05, int dynamic_address) {
  stencil_0.stencil_0_stencil_05_merged937_38_to_stencil_0_stencil_0_ld48_merged974_22.push(stencil_0_stencil_05_merged937_38);
}

inline void stencil_0_stencil_05_merged937_39_write(hw_uint<32> & stencil_0_stencil_05_merged937_39, stencil_0_cache& stencil_0, int root, int stencil_04, int stencil_05, int dynamic_address) {
  stencil_0.stencil_0_stencil_05_merged937_39_to_stencil_0_stencil_0_ld48_merged974_23.push(stencil_0_stencil_05_merged937_39);
}

inline void stencil_0_stencil_05_merged937_40_write(hw_uint<32> & stencil_0_stencil_05_merged937_40, stencil_0_cache& stencil_0, int root, int stencil_04, int stencil_05, int dynamic_address) {
  stencil_0.stencil_0_stencil_05_merged937_40_to_stencil_0_stencil_0_ld48_merged974_24.push(stencil_0_stencil_05_merged937_40);
}

inline void stencil_0_stencil_05_merged937_41_write(hw_uint<32> & stencil_0_stencil_05_merged937_41, stencil_0_cache& stencil_0, int root, int stencil_04, int stencil_05, int dynamic_address) {
  stencil_0.stencil_0_stencil_05_merged937_41_to_stencil_0_stencil_0_ld48_merged974_25.push(stencil_0_stencil_05_merged937_41);
}

inline void stencil_0_stencil_05_merged937_42_write(hw_uint<32> & stencil_0_stencil_05_merged937_42, stencil_0_cache& stencil_0, int root, int stencil_04, int stencil_05, int dynamic_address) {
  stencil_0.stencil_0_stencil_05_merged937_42_to_stencil_0_stencil_0_ld48_merged974_26.push(stencil_0_stencil_05_merged937_42);
}

inline void stencil_0_stencil_05_merged937_43_write(hw_uint<32> & stencil_0_stencil_05_merged937_43, stencil_0_cache& stencil_0, int root, int stencil_04, int stencil_05, int dynamic_address) {
  stencil_0.stencil_0_stencil_05_merged937_43_to_stencil_0_stencil_0_ld48_merged974_27.push(stencil_0_stencil_05_merged937_43);
}

inline void stencil_0_stencil_05_merged937_44_write(hw_uint<32> & stencil_0_stencil_05_merged937_44, stencil_0_cache& stencil_0, int root, int stencil_04, int stencil_05, int dynamic_address) {
  stencil_0.stencil_0_stencil_05_merged937_44_to_stencil_0_stencil_0_ld48_merged974_28.push(stencil_0_stencil_05_merged937_44);
}

inline void stencil_0_stencil_05_merged937_45_write(hw_uint<32> & stencil_0_stencil_05_merged937_45, stencil_0_cache& stencil_0, int root, int stencil_04, int stencil_05, int dynamic_address) {
  stencil_0.stencil_0_stencil_05_merged937_45_to_stencil_0_stencil_0_ld48_merged974_29.push(stencil_0_stencil_05_merged937_45);
}

inline void stencil_0_stencil_05_merged937_46_write(hw_uint<32> & stencil_0_stencil_05_merged937_46, stencil_0_cache& stencil_0, int root, int stencil_04, int stencil_05, int dynamic_address) {
  stencil_0.stencil_0_stencil_05_merged937_46_to_stencil_0_stencil_0_ld48_merged974_30.push(stencil_0_stencil_05_merged937_46);
}

inline void stencil_0_stencil_05_merged937_47_write(hw_uint<32> & stencil_0_stencil_05_merged937_47, stencil_0_cache& stencil_0, int root, int stencil_04, int stencil_05, int dynamic_address) {
  stencil_0.stencil_0_stencil_05_merged937_47_to_stencil_0_stencil_0_ld48_merged974_31.push(stencil_0_stencil_05_merged937_47);
}

inline hw_uint<32>  stencil_0_stencil_0_ld48_merged974_16_select(stencil_0_cache& stencil_0, int root, int stencil_0_ld49, int stencil_0_ld48, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_stencil_0_ld48_merged974_16 read pattern: { stencil_0_ld48_merged974[root = 0, stencil_0_ld49, stencil_0_ld48] -> stencil_0[9 + 16stencil_0_ld48, -6 + stencil_0_ld49] : 0 <= stencil_0_ld49 <= 1091 and 0 <= stencil_0_ld48 <= 125 }
  // Read schedule : { stencil_0_ld48_merged974[root = 0, stencil_0_ld49, stencil_0_ld48] -> [2 + stencil_0_ld49, 1 + stencil_0_ld48, 2] : 0 <= stencil_0_ld49 <= 1091 and 0 <= stencil_0_ld48 <= 125 }
  // Write schedule: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  auto value_stencil_0_stencil_05_merged937_32 = stencil_0.stencil_0_stencil_05_merged937_32_to_stencil_0_stencil_0_ld48_merged974_16.peek(/* one reader or all rams */ 0);
  return value_stencil_0_stencil_05_merged937_32;
  return 0;
}

inline hw_uint<32>  stencil_0_stencil_0_ld48_merged974_17_select(stencil_0_cache& stencil_0, int root, int stencil_0_ld49, int stencil_0_ld48, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_stencil_0_ld48_merged974_17 read pattern: { stencil_0_ld48_merged974[root = 0, stencil_0_ld49, stencil_0_ld48] -> stencil_0[8 + 16stencil_0_ld48, -6 + stencil_0_ld49] : 0 <= stencil_0_ld49 <= 1091 and 0 <= stencil_0_ld48 <= 125 }
  // Read schedule : { stencil_0_ld48_merged974[root = 0, stencil_0_ld49, stencil_0_ld48] -> [2 + stencil_0_ld49, 1 + stencil_0_ld48, 2] : 0 <= stencil_0_ld49 <= 1091 and 0 <= stencil_0_ld48 <= 125 }
  // Write schedule: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  auto value_stencil_0_stencil_05_merged937_33 = stencil_0.stencil_0_stencil_05_merged937_33_to_stencil_0_stencil_0_ld48_merged974_17.peek(/* one reader or all rams */ 0);
  return value_stencil_0_stencil_05_merged937_33;
  return 0;
}

inline hw_uint<32>  stencil_0_stencil_0_ld48_merged974_18_select(stencil_0_cache& stencil_0, int root, int stencil_0_ld49, int stencil_0_ld48, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_stencil_0_ld48_merged974_18 read pattern: { stencil_0_ld48_merged974[root = 0, stencil_0_ld49, stencil_0_ld48] -> stencil_0[7 + 16stencil_0_ld48, -6 + stencil_0_ld49] : 0 <= stencil_0_ld49 <= 1091 and 0 <= stencil_0_ld48 <= 125 }
  // Read schedule : { stencil_0_ld48_merged974[root = 0, stencil_0_ld49, stencil_0_ld48] -> [2 + stencil_0_ld49, 1 + stencil_0_ld48, 2] : 0 <= stencil_0_ld49 <= 1091 and 0 <= stencil_0_ld48 <= 125 }
  // Write schedule: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  auto value_stencil_0_stencil_05_merged937_34 = stencil_0.stencil_0_stencil_05_merged937_34_to_stencil_0_stencil_0_ld48_merged974_18.peek(/* one reader or all rams */ 0);
  return value_stencil_0_stencil_05_merged937_34;
  return 0;
}

inline hw_uint<32>  stencil_0_stencil_0_ld48_merged974_19_select(stencil_0_cache& stencil_0, int root, int stencil_0_ld49, int stencil_0_ld48, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_stencil_0_ld48_merged974_19 read pattern: { stencil_0_ld48_merged974[root = 0, stencil_0_ld49, stencil_0_ld48] -> stencil_0[6 + 16stencil_0_ld48, -6 + stencil_0_ld49] : 0 <= stencil_0_ld49 <= 1091 and 0 <= stencil_0_ld48 <= 125 }
  // Read schedule : { stencil_0_ld48_merged974[root = 0, stencil_0_ld49, stencil_0_ld48] -> [2 + stencil_0_ld49, 1 + stencil_0_ld48, 2] : 0 <= stencil_0_ld49 <= 1091 and 0 <= stencil_0_ld48 <= 125 }
  // Write schedule: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  auto value_stencil_0_stencil_05_merged937_35 = stencil_0.stencil_0_stencil_05_merged937_35_to_stencil_0_stencil_0_ld48_merged974_19.peek(/* one reader or all rams */ 0);
  return value_stencil_0_stencil_05_merged937_35;
  return 0;
}

inline hw_uint<32>  stencil_0_stencil_0_ld48_merged974_20_select(stencil_0_cache& stencil_0, int root, int stencil_0_ld49, int stencil_0_ld48, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_stencil_0_ld48_merged974_20 read pattern: { stencil_0_ld48_merged974[root = 0, stencil_0_ld49, stencil_0_ld48] -> stencil_0[5 + 16stencil_0_ld48, -6 + stencil_0_ld49] : 0 <= stencil_0_ld49 <= 1091 and 0 <= stencil_0_ld48 <= 125 }
  // Read schedule : { stencil_0_ld48_merged974[root = 0, stencil_0_ld49, stencil_0_ld48] -> [2 + stencil_0_ld49, 1 + stencil_0_ld48, 2] : 0 <= stencil_0_ld49 <= 1091 and 0 <= stencil_0_ld48 <= 125 }
  // Write schedule: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  auto value_stencil_0_stencil_05_merged937_36 = stencil_0.stencil_0_stencil_05_merged937_36_to_stencil_0_stencil_0_ld48_merged974_20.peek(/* one reader or all rams */ 0);
  return value_stencil_0_stencil_05_merged937_36;
  return 0;
}

inline hw_uint<32>  stencil_0_stencil_0_ld48_merged974_21_select(stencil_0_cache& stencil_0, int root, int stencil_0_ld49, int stencil_0_ld48, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_stencil_0_ld48_merged974_21 read pattern: { stencil_0_ld48_merged974[root = 0, stencil_0_ld49, stencil_0_ld48] -> stencil_0[4 + 16stencil_0_ld48, -6 + stencil_0_ld49] : 0 <= stencil_0_ld49 <= 1091 and 0 <= stencil_0_ld48 <= 125 }
  // Read schedule : { stencil_0_ld48_merged974[root = 0, stencil_0_ld49, stencil_0_ld48] -> [2 + stencil_0_ld49, 1 + stencil_0_ld48, 2] : 0 <= stencil_0_ld49 <= 1091 and 0 <= stencil_0_ld48 <= 125 }
  // Write schedule: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  auto value_stencil_0_stencil_05_merged937_37 = stencil_0.stencil_0_stencil_05_merged937_37_to_stencil_0_stencil_0_ld48_merged974_21.peek(/* one reader or all rams */ 0);
  return value_stencil_0_stencil_05_merged937_37;
  return 0;
}

inline hw_uint<32>  stencil_0_stencil_0_ld48_merged974_22_select(stencil_0_cache& stencil_0, int root, int stencil_0_ld49, int stencil_0_ld48, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_stencil_0_ld48_merged974_22 read pattern: { stencil_0_ld48_merged974[root = 0, stencil_0_ld49, stencil_0_ld48] -> stencil_0[3 + 16stencil_0_ld48, -6 + stencil_0_ld49] : 0 <= stencil_0_ld49 <= 1091 and 0 <= stencil_0_ld48 <= 125 }
  // Read schedule : { stencil_0_ld48_merged974[root = 0, stencil_0_ld49, stencil_0_ld48] -> [2 + stencil_0_ld49, 1 + stencil_0_ld48, 2] : 0 <= stencil_0_ld49 <= 1091 and 0 <= stencil_0_ld48 <= 125 }
  // Write schedule: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  auto value_stencil_0_stencil_05_merged937_38 = stencil_0.stencil_0_stencil_05_merged937_38_to_stencil_0_stencil_0_ld48_merged974_22.peek(/* one reader or all rams */ 0);
  return value_stencil_0_stencil_05_merged937_38;
  return 0;
}

inline hw_uint<32>  stencil_0_stencil_0_ld48_merged974_23_select(stencil_0_cache& stencil_0, int root, int stencil_0_ld49, int stencil_0_ld48, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_stencil_0_ld48_merged974_23 read pattern: { stencil_0_ld48_merged974[root = 0, stencil_0_ld49, stencil_0_ld48] -> stencil_0[2 + 16stencil_0_ld48, -6 + stencil_0_ld49] : 0 <= stencil_0_ld49 <= 1091 and 0 <= stencil_0_ld48 <= 125 }
  // Read schedule : { stencil_0_ld48_merged974[root = 0, stencil_0_ld49, stencil_0_ld48] -> [2 + stencil_0_ld49, 1 + stencil_0_ld48, 2] : 0 <= stencil_0_ld49 <= 1091 and 0 <= stencil_0_ld48 <= 125 }
  // Write schedule: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  auto value_stencil_0_stencil_05_merged937_39 = stencil_0.stencil_0_stencil_05_merged937_39_to_stencil_0_stencil_0_ld48_merged974_23.peek(/* one reader or all rams */ 0);
  return value_stencil_0_stencil_05_merged937_39;
  return 0;
}

inline hw_uint<32>  stencil_0_stencil_0_ld48_merged974_24_select(stencil_0_cache& stencil_0, int root, int stencil_0_ld49, int stencil_0_ld48, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_stencil_0_ld48_merged974_24 read pattern: { stencil_0_ld48_merged974[root = 0, stencil_0_ld49, stencil_0_ld48] -> stencil_0[1 + 16stencil_0_ld48, -6 + stencil_0_ld49] : 0 <= stencil_0_ld49 <= 1091 and 0 <= stencil_0_ld48 <= 125 }
  // Read schedule : { stencil_0_ld48_merged974[root = 0, stencil_0_ld49, stencil_0_ld48] -> [2 + stencil_0_ld49, 1 + stencil_0_ld48, 2] : 0 <= stencil_0_ld49 <= 1091 and 0 <= stencil_0_ld48 <= 125 }
  // Write schedule: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  auto value_stencil_0_stencil_05_merged937_40 = stencil_0.stencil_0_stencil_05_merged937_40_to_stencil_0_stencil_0_ld48_merged974_24.peek(/* one reader or all rams */ 0);
  return value_stencil_0_stencil_05_merged937_40;
  return 0;
}

inline hw_uint<32>  stencil_0_stencil_0_ld48_merged974_25_select(stencil_0_cache& stencil_0, int root, int stencil_0_ld49, int stencil_0_ld48, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_stencil_0_ld48_merged974_25 read pattern: { stencil_0_ld48_merged974[root = 0, stencil_0_ld49, stencil_0_ld48] -> stencil_0[16stencil_0_ld48, -6 + stencil_0_ld49] : 0 <= stencil_0_ld49 <= 1091 and 0 <= stencil_0_ld48 <= 125 }
  // Read schedule : { stencil_0_ld48_merged974[root = 0, stencil_0_ld49, stencil_0_ld48] -> [2 + stencil_0_ld49, 1 + stencil_0_ld48, 2] : 0 <= stencil_0_ld49 <= 1091 and 0 <= stencil_0_ld48 <= 125 }
  // Write schedule: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  auto value_stencil_0_stencil_05_merged937_41 = stencil_0.stencil_0_stencil_05_merged937_41_to_stencil_0_stencil_0_ld48_merged974_25.peek(/* one reader or all rams */ 0);
  return value_stencil_0_stencil_05_merged937_41;
  return 0;
}

inline hw_uint<32>  stencil_0_stencil_0_ld48_merged974_26_select(stencil_0_cache& stencil_0, int root, int stencil_0_ld49, int stencil_0_ld48, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_stencil_0_ld48_merged974_26 read pattern: { stencil_0_ld48_merged974[root = 0, stencil_0_ld49, stencil_0_ld48] -> stencil_0[-1 + 16stencil_0_ld48, -6 + stencil_0_ld49] : 0 <= stencil_0_ld49 <= 1091 and 0 <= stencil_0_ld48 <= 125 }
  // Read schedule : { stencil_0_ld48_merged974[root = 0, stencil_0_ld49, stencil_0_ld48] -> [2 + stencil_0_ld49, 1 + stencil_0_ld48, 2] : 0 <= stencil_0_ld49 <= 1091 and 0 <= stencil_0_ld48 <= 125 }
  // Write schedule: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  auto value_stencil_0_stencil_05_merged937_42 = stencil_0.stencil_0_stencil_05_merged937_42_to_stencil_0_stencil_0_ld48_merged974_26.peek(/* one reader or all rams */ 0);
  return value_stencil_0_stencil_05_merged937_42;
  return 0;
}

inline hw_uint<32>  stencil_0_stencil_0_ld48_merged974_27_select(stencil_0_cache& stencil_0, int root, int stencil_0_ld49, int stencil_0_ld48, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_stencil_0_ld48_merged974_27 read pattern: { stencil_0_ld48_merged974[root = 0, stencil_0_ld49, stencil_0_ld48] -> stencil_0[-2 + 16stencil_0_ld48, -6 + stencil_0_ld49] : 0 <= stencil_0_ld49 <= 1091 and 0 <= stencil_0_ld48 <= 125 }
  // Read schedule : { stencil_0_ld48_merged974[root = 0, stencil_0_ld49, stencil_0_ld48] -> [2 + stencil_0_ld49, 1 + stencil_0_ld48, 2] : 0 <= stencil_0_ld49 <= 1091 and 0 <= stencil_0_ld48 <= 125 }
  // Write schedule: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  auto value_stencil_0_stencil_05_merged937_43 = stencil_0.stencil_0_stencil_05_merged937_43_to_stencil_0_stencil_0_ld48_merged974_27.peek(/* one reader or all rams */ 0);
  return value_stencil_0_stencil_05_merged937_43;
  return 0;
}

inline hw_uint<32>  stencil_0_stencil_0_ld48_merged974_28_select(stencil_0_cache& stencil_0, int root, int stencil_0_ld49, int stencil_0_ld48, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_stencil_0_ld48_merged974_28 read pattern: { stencil_0_ld48_merged974[root = 0, stencil_0_ld49, stencil_0_ld48] -> stencil_0[-3 + 16stencil_0_ld48, -6 + stencil_0_ld49] : 0 <= stencil_0_ld49 <= 1091 and 0 <= stencil_0_ld48 <= 125 }
  // Read schedule : { stencil_0_ld48_merged974[root = 0, stencil_0_ld49, stencil_0_ld48] -> [2 + stencil_0_ld49, 1 + stencil_0_ld48, 2] : 0 <= stencil_0_ld49 <= 1091 and 0 <= stencil_0_ld48 <= 125 }
  // Write schedule: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  auto value_stencil_0_stencil_05_merged937_44 = stencil_0.stencil_0_stencil_05_merged937_44_to_stencil_0_stencil_0_ld48_merged974_28.peek(/* one reader or all rams */ 0);
  return value_stencil_0_stencil_05_merged937_44;
  return 0;
}

inline hw_uint<32>  stencil_0_stencil_0_ld48_merged974_29_select(stencil_0_cache& stencil_0, int root, int stencil_0_ld49, int stencil_0_ld48, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_stencil_0_ld48_merged974_29 read pattern: { stencil_0_ld48_merged974[root = 0, stencil_0_ld49, stencil_0_ld48] -> stencil_0[-4 + 16stencil_0_ld48, -6 + stencil_0_ld49] : 0 <= stencil_0_ld49 <= 1091 and 0 <= stencil_0_ld48 <= 125 }
  // Read schedule : { stencil_0_ld48_merged974[root = 0, stencil_0_ld49, stencil_0_ld48] -> [2 + stencil_0_ld49, 1 + stencil_0_ld48, 2] : 0 <= stencil_0_ld49 <= 1091 and 0 <= stencil_0_ld48 <= 125 }
  // Write schedule: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  auto value_stencil_0_stencil_05_merged937_45 = stencil_0.stencil_0_stencil_05_merged937_45_to_stencil_0_stencil_0_ld48_merged974_29.peek(/* one reader or all rams */ 0);
  return value_stencil_0_stencil_05_merged937_45;
  return 0;
}

inline hw_uint<32>  stencil_0_stencil_0_ld48_merged974_30_select(stencil_0_cache& stencil_0, int root, int stencil_0_ld49, int stencil_0_ld48, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_stencil_0_ld48_merged974_30 read pattern: { stencil_0_ld48_merged974[root = 0, stencil_0_ld49, stencil_0_ld48] -> stencil_0[-5 + 16stencil_0_ld48, -6 + stencil_0_ld49] : 0 <= stencil_0_ld49 <= 1091 and 0 <= stencil_0_ld48 <= 125 }
  // Read schedule : { stencil_0_ld48_merged974[root = 0, stencil_0_ld49, stencil_0_ld48] -> [2 + stencil_0_ld49, 1 + stencil_0_ld48, 2] : 0 <= stencil_0_ld49 <= 1091 and 0 <= stencil_0_ld48 <= 125 }
  // Write schedule: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  auto value_stencil_0_stencil_05_merged937_46 = stencil_0.stencil_0_stencil_05_merged937_46_to_stencil_0_stencil_0_ld48_merged974_30.peek(/* one reader or all rams */ 0);
  return value_stencil_0_stencil_05_merged937_46;
  return 0;
}

inline hw_uint<32>  stencil_0_stencil_0_ld48_merged974_31_select(stencil_0_cache& stencil_0, int root, int stencil_0_ld49, int stencil_0_ld48, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_stencil_0_ld48_merged974_31 read pattern: { stencil_0_ld48_merged974[root = 0, stencil_0_ld49, stencil_0_ld48] -> stencil_0[-6 + 16stencil_0_ld48, -6 + stencil_0_ld49] : 0 <= stencil_0_ld49 <= 1091 and 0 <= stencil_0_ld48 <= 125 }
  // Read schedule : { stencil_0_ld48_merged974[root = 0, stencil_0_ld49, stencil_0_ld48] -> [2 + stencil_0_ld49, 1 + stencil_0_ld48, 2] : 0 <= stencil_0_ld49 <= 1091 and 0 <= stencil_0_ld48 <= 125 }
  // Write schedule: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
  auto value_stencil_0_stencil_05_merged937_47 = stencil_0.stencil_0_stencil_05_merged937_47_to_stencil_0_stencil_0_ld48_merged974_31.peek(/* one reader or all rams */ 0);
  return value_stencil_0_stencil_05_merged937_47;
  return 0;
}

// # of bundles = 2
// stencil_05_merged937_write
//	stencil_0_stencil_05_merged937_32
//	stencil_0_stencil_05_merged937_33
//	stencil_0_stencil_05_merged937_34
//	stencil_0_stencil_05_merged937_35
//	stencil_0_stencil_05_merged937_36
//	stencil_0_stencil_05_merged937_37
//	stencil_0_stencil_05_merged937_38
//	stencil_0_stencil_05_merged937_39
//	stencil_0_stencil_05_merged937_40
//	stencil_0_stencil_05_merged937_41
//	stencil_0_stencil_05_merged937_42
//	stencil_0_stencil_05_merged937_43
//	stencil_0_stencil_05_merged937_44
//	stencil_0_stencil_05_merged937_45
//	stencil_0_stencil_05_merged937_46
//	stencil_0_stencil_05_merged937_47
inline void stencil_0_stencil_05_merged937_write_bundle_write(hw_uint<512>& stencil_05_merged937_write, stencil_0_cache& stencil_0, int root, int stencil_04, int stencil_05, int dynamic_address) {
	hw_uint<32>  stencil_0_stencil_05_merged937_32_res = stencil_05_merged937_write.extract<0, 31>();
	stencil_0_stencil_05_merged937_32_write(stencil_0_stencil_05_merged937_32_res, stencil_0, root, stencil_04, stencil_05, dynamic_address);
	hw_uint<32>  stencil_0_stencil_05_merged937_33_res = stencil_05_merged937_write.extract<32, 63>();
	stencil_0_stencil_05_merged937_33_write(stencil_0_stencil_05_merged937_33_res, stencil_0, root, stencil_04, stencil_05, dynamic_address);
	hw_uint<32>  stencil_0_stencil_05_merged937_34_res = stencil_05_merged937_write.extract<64, 95>();
	stencil_0_stencil_05_merged937_34_write(stencil_0_stencil_05_merged937_34_res, stencil_0, root, stencil_04, stencil_05, dynamic_address);
	hw_uint<32>  stencil_0_stencil_05_merged937_35_res = stencil_05_merged937_write.extract<96, 127>();
	stencil_0_stencil_05_merged937_35_write(stencil_0_stencil_05_merged937_35_res, stencil_0, root, stencil_04, stencil_05, dynamic_address);
	hw_uint<32>  stencil_0_stencil_05_merged937_36_res = stencil_05_merged937_write.extract<128, 159>();
	stencil_0_stencil_05_merged937_36_write(stencil_0_stencil_05_merged937_36_res, stencil_0, root, stencil_04, stencil_05, dynamic_address);
	hw_uint<32>  stencil_0_stencil_05_merged937_37_res = stencil_05_merged937_write.extract<160, 191>();
	stencil_0_stencil_05_merged937_37_write(stencil_0_stencil_05_merged937_37_res, stencil_0, root, stencil_04, stencil_05, dynamic_address);
	hw_uint<32>  stencil_0_stencil_05_merged937_38_res = stencil_05_merged937_write.extract<192, 223>();
	stencil_0_stencil_05_merged937_38_write(stencil_0_stencil_05_merged937_38_res, stencil_0, root, stencil_04, stencil_05, dynamic_address);
	hw_uint<32>  stencil_0_stencil_05_merged937_39_res = stencil_05_merged937_write.extract<224, 255>();
	stencil_0_stencil_05_merged937_39_write(stencil_0_stencil_05_merged937_39_res, stencil_0, root, stencil_04, stencil_05, dynamic_address);
	hw_uint<32>  stencil_0_stencil_05_merged937_40_res = stencil_05_merged937_write.extract<256, 287>();
	stencil_0_stencil_05_merged937_40_write(stencil_0_stencil_05_merged937_40_res, stencil_0, root, stencil_04, stencil_05, dynamic_address);
	hw_uint<32>  stencil_0_stencil_05_merged937_41_res = stencil_05_merged937_write.extract<288, 319>();
	stencil_0_stencil_05_merged937_41_write(stencil_0_stencil_05_merged937_41_res, stencil_0, root, stencil_04, stencil_05, dynamic_address);
	hw_uint<32>  stencil_0_stencil_05_merged937_42_res = stencil_05_merged937_write.extract<320, 351>();
	stencil_0_stencil_05_merged937_42_write(stencil_0_stencil_05_merged937_42_res, stencil_0, root, stencil_04, stencil_05, dynamic_address);
	hw_uint<32>  stencil_0_stencil_05_merged937_43_res = stencil_05_merged937_write.extract<352, 383>();
	stencil_0_stencil_05_merged937_43_write(stencil_0_stencil_05_merged937_43_res, stencil_0, root, stencil_04, stencil_05, dynamic_address);
	hw_uint<32>  stencil_0_stencil_05_merged937_44_res = stencil_05_merged937_write.extract<384, 415>();
	stencil_0_stencil_05_merged937_44_write(stencil_0_stencil_05_merged937_44_res, stencil_0, root, stencil_04, stencil_05, dynamic_address);
	hw_uint<32>  stencil_0_stencil_05_merged937_45_res = stencil_05_merged937_write.extract<416, 447>();
	stencil_0_stencil_05_merged937_45_write(stencil_0_stencil_05_merged937_45_res, stencil_0, root, stencil_04, stencil_05, dynamic_address);
	hw_uint<32>  stencil_0_stencil_05_merged937_46_res = stencil_05_merged937_write.extract<448, 479>();
	stencil_0_stencil_05_merged937_46_write(stencil_0_stencil_05_merged937_46_res, stencil_0, root, stencil_04, stencil_05, dynamic_address);
	hw_uint<32>  stencil_0_stencil_05_merged937_47_res = stencil_05_merged937_write.extract<480, 511>();
	stencil_0_stencil_05_merged937_47_write(stencil_0_stencil_05_merged937_47_res, stencil_0, root, stencil_04, stencil_05, dynamic_address);
}

// stencil_0_ld48_merged974_read
//	stencil_0_stencil_0_ld48_merged974_16
//	stencil_0_stencil_0_ld48_merged974_17
//	stencil_0_stencil_0_ld48_merged974_18
//	stencil_0_stencil_0_ld48_merged974_19
//	stencil_0_stencil_0_ld48_merged974_20
//	stencil_0_stencil_0_ld48_merged974_21
//	stencil_0_stencil_0_ld48_merged974_22
//	stencil_0_stencil_0_ld48_merged974_23
//	stencil_0_stencil_0_ld48_merged974_24
//	stencil_0_stencil_0_ld48_merged974_25
//	stencil_0_stencil_0_ld48_merged974_26
//	stencil_0_stencil_0_ld48_merged974_27
//	stencil_0_stencil_0_ld48_merged974_28
//	stencil_0_stencil_0_ld48_merged974_29
//	stencil_0_stencil_0_ld48_merged974_30
//	stencil_0_stencil_0_ld48_merged974_31
inline hw_uint<512> stencil_0_stencil_0_ld48_merged974_read_bundle_read(stencil_0_cache& stencil_0, int root, int stencil_0_ld49, int stencil_0_ld48, int dynamic_address) {
  // # of ports in bundle: 16
    // stencil_0_stencil_0_ld48_merged974_16
    // stencil_0_stencil_0_ld48_merged974_17
    // stencil_0_stencil_0_ld48_merged974_18
    // stencil_0_stencil_0_ld48_merged974_19
    // stencil_0_stencil_0_ld48_merged974_20
    // stencil_0_stencil_0_ld48_merged974_21
    // stencil_0_stencil_0_ld48_merged974_22
    // stencil_0_stencil_0_ld48_merged974_23
    // stencil_0_stencil_0_ld48_merged974_24
    // stencil_0_stencil_0_ld48_merged974_25
    // stencil_0_stencil_0_ld48_merged974_26
    // stencil_0_stencil_0_ld48_merged974_27
    // stencil_0_stencil_0_ld48_merged974_28
    // stencil_0_stencil_0_ld48_merged974_29
    // stencil_0_stencil_0_ld48_merged974_30
    // stencil_0_stencil_0_ld48_merged974_31

	hw_uint<512> result;
	hw_uint<32>  stencil_0_stencil_0_ld48_merged974_16_res = stencil_0_stencil_0_ld48_merged974_16_select(stencil_0, root, stencil_0_ld49, stencil_0_ld48, dynamic_address);
	set_at<0, 512>(result, stencil_0_stencil_0_ld48_merged974_16_res);
	hw_uint<32>  stencil_0_stencil_0_ld48_merged974_17_res = stencil_0_stencil_0_ld48_merged974_17_select(stencil_0, root, stencil_0_ld49, stencil_0_ld48, dynamic_address);
	set_at<32, 512>(result, stencil_0_stencil_0_ld48_merged974_17_res);
	hw_uint<32>  stencil_0_stencil_0_ld48_merged974_18_res = stencil_0_stencil_0_ld48_merged974_18_select(stencil_0, root, stencil_0_ld49, stencil_0_ld48, dynamic_address);
	set_at<64, 512>(result, stencil_0_stencil_0_ld48_merged974_18_res);
	hw_uint<32>  stencil_0_stencil_0_ld48_merged974_19_res = stencil_0_stencil_0_ld48_merged974_19_select(stencil_0, root, stencil_0_ld49, stencil_0_ld48, dynamic_address);
	set_at<96, 512>(result, stencil_0_stencil_0_ld48_merged974_19_res);
	hw_uint<32>  stencil_0_stencil_0_ld48_merged974_20_res = stencil_0_stencil_0_ld48_merged974_20_select(stencil_0, root, stencil_0_ld49, stencil_0_ld48, dynamic_address);
	set_at<128, 512>(result, stencil_0_stencil_0_ld48_merged974_20_res);
	hw_uint<32>  stencil_0_stencil_0_ld48_merged974_21_res = stencil_0_stencil_0_ld48_merged974_21_select(stencil_0, root, stencil_0_ld49, stencil_0_ld48, dynamic_address);
	set_at<160, 512>(result, stencil_0_stencil_0_ld48_merged974_21_res);
	hw_uint<32>  stencil_0_stencil_0_ld48_merged974_22_res = stencil_0_stencil_0_ld48_merged974_22_select(stencil_0, root, stencil_0_ld49, stencil_0_ld48, dynamic_address);
	set_at<192, 512>(result, stencil_0_stencil_0_ld48_merged974_22_res);
	hw_uint<32>  stencil_0_stencil_0_ld48_merged974_23_res = stencil_0_stencil_0_ld48_merged974_23_select(stencil_0, root, stencil_0_ld49, stencil_0_ld48, dynamic_address);
	set_at<224, 512>(result, stencil_0_stencil_0_ld48_merged974_23_res);
	hw_uint<32>  stencil_0_stencil_0_ld48_merged974_24_res = stencil_0_stencil_0_ld48_merged974_24_select(stencil_0, root, stencil_0_ld49, stencil_0_ld48, dynamic_address);
	set_at<256, 512>(result, stencil_0_stencil_0_ld48_merged974_24_res);
	hw_uint<32>  stencil_0_stencil_0_ld48_merged974_25_res = stencil_0_stencil_0_ld48_merged974_25_select(stencil_0, root, stencil_0_ld49, stencil_0_ld48, dynamic_address);
	set_at<288, 512>(result, stencil_0_stencil_0_ld48_merged974_25_res);
	hw_uint<32>  stencil_0_stencil_0_ld48_merged974_26_res = stencil_0_stencil_0_ld48_merged974_26_select(stencil_0, root, stencil_0_ld49, stencil_0_ld48, dynamic_address);
	set_at<320, 512>(result, stencil_0_stencil_0_ld48_merged974_26_res);
	hw_uint<32>  stencil_0_stencil_0_ld48_merged974_27_res = stencil_0_stencil_0_ld48_merged974_27_select(stencil_0, root, stencil_0_ld49, stencil_0_ld48, dynamic_address);
	set_at<352, 512>(result, stencil_0_stencil_0_ld48_merged974_27_res);
	hw_uint<32>  stencil_0_stencil_0_ld48_merged974_28_res = stencil_0_stencil_0_ld48_merged974_28_select(stencil_0, root, stencil_0_ld49, stencil_0_ld48, dynamic_address);
	set_at<384, 512>(result, stencil_0_stencil_0_ld48_merged974_28_res);
	hw_uint<32>  stencil_0_stencil_0_ld48_merged974_29_res = stencil_0_stencil_0_ld48_merged974_29_select(stencil_0, root, stencil_0_ld49, stencil_0_ld48, dynamic_address);
	set_at<416, 512>(result, stencil_0_stencil_0_ld48_merged974_29_res);
	hw_uint<32>  stencil_0_stencil_0_ld48_merged974_30_res = stencil_0_stencil_0_ld48_merged974_30_select(stencil_0, root, stencil_0_ld49, stencil_0_ld48, dynamic_address);
	set_at<448, 512>(result, stencil_0_stencil_0_ld48_merged974_30_res);
	hw_uint<32>  stencil_0_stencil_0_ld48_merged974_31_res = stencil_0_stencil_0_ld48_merged974_31_select(stencil_0, root, stencil_0_ld49, stencil_0_ld48, dynamic_address);
	set_at<480, 512>(result, stencil_0_stencil_0_ld48_merged974_31_res);
	return result;
}

// Total re-use buffer capacity: 130560 bits


// Operation logic
inline void in_to_gp_243_ld76_merged964(HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */in_to_gp_243, in_FIFO_buf75_cache& in_FIFO_buf75, int root, int in_to_gp_243_ld77, int in_to_gp_243_ld76) {
  // Dynamic address computation

	// Consume: in_to_gp_243
	auto in_to_gp_243__lp__lp_16_m_in_to_gp_243_ld76__p__15_rp___p___m_7_rp__c_______lp_in_to_gp_243_ld77__p___m_7_rp__value = in_to_gp_243.read();
	auto compute_result = in_to_gp_243_ld76_cu963(in_to_gp_243__lp__lp_16_m_in_to_gp_243_ld76__p__15_rp___p___m_7_rp__c_______lp_in_to_gp_243_ld77__p___m_7_rp__value);
	// Produce: in_FIFO_buf75
	in_FIFO_buf75_in_to_gp_243_ld76_merged964_write_bundle_write(/* arg names */compute_result, in_FIFO_buf75, root, in_to_gp_243_ld77, in_to_gp_243_ld76, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stencil_05_merged937(in_FIFO_buf75_cache& in_FIFO_buf75, stencil_0_cache& stencil_0, int root, int stencil_04, int stencil_05) {
  // Dynamic address computation

	// Consume: in_FIFO_buf75
	auto in_FIFO_buf75__lp__lp_16_m_stencil_05__p__15_rp___p___m_6_rp___p___m_1_c_______lp_stencil_04__p___m_6_rp___p___m_1_value = in_FIFO_buf75_stencil_05_merged937_read_bundle_read(in_FIFO_buf75/* source_delay */, root, stencil_04, stencil_05, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_05_cu935(in_FIFO_buf75__lp__lp_16_m_stencil_05__p__15_rp___p___m_6_rp___p___m_1_c_______lp_stencil_04__p___m_6_rp___p___m_1_value);
	// Produce: stencil_0
	stencil_0_stencil_05_merged937_write_bundle_write(/* arg names */compute_result, stencil_0, root, stencil_04, stencil_05, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stencil_0_ld48_merged974(stencil_0_cache& stencil_0, HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */stencil_0_to_gp_347, int root, int stencil_0_ld49, int stencil_0_ld48) {
  // Dynamic address computation

	// Consume: stencil_0
	auto stencil_0__lp__lp_16_m_stencil_0_ld48__p__15_rp___p___m_6_rp__c_______lp_stencil_0_ld49__p___m_6_rp__value = stencil_0_stencil_0_ld48_merged974_read_bundle_read(stencil_0/* source_delay */, root, stencil_0_ld49, stencil_0_ld48, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_0_ld48_cu973(stencil_0__lp__lp_16_m_stencil_0_ld48__p__15_rp___p___m_6_rp__c_______lp_stencil_0_ld49__p___m_6_rp__value);
	// Produce: stencil_0_to_gp_347
	stencil_0_to_gp_347.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_in_to_gp_243_ld77_stencil_04_stencil_0_ld49_(HWStream<hw_uint<512> >& /* get_args num ports = 16 */in_to_gp_243, HWStream<hw_uint<512> >& /* no bundle get_args num ports = 16 */stencil_0_to_gp_347) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_in_to_gp_243_ld77_stencil_04_stencil_0_ld49__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  in_FIFO_buf75_cache in_FIFO_buf75;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_0_cache stencil_0;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__

#endif // __VIVADO_SYNTH__

// schedule: { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125; stencil_0_ld48_merged974[root = 0, stencil_0_ld49, stencil_0_ld48] -> [2 + stencil_0_ld49, 1 + stencil_0_ld48, 2] : 0 <= stencil_0_ld49 <= 1091 and 0 <= stencil_0_ld48 <= 125; in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
//   { stencil_05_merged937[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1091 and 0 <= stencil_05 <= 125 }
// Condition for stencil_05_merged937(((-1 + i2 == 0) && (-2 + i0 >= 0) && (1093 - i0 >= 0) && (-1 + i1 >= 0) && (126 - i1 >= 0)))
//   { stencil_0_ld48_merged974[root = 0, stencil_0_ld49, stencil_0_ld48] -> [2 + stencil_0_ld49, 1 + stencil_0_ld48, 2] : 0 <= stencil_0_ld49 <= 1091 and 0 <= stencil_0_ld48 <= 125 }
// Condition for stencil_0_ld48_merged974(((-2 + i2 == 0) && (-2 + i0 >= 0) && (1093 - i0 >= 0) && (-1 + i1 >= 0) && (126 - i1 >= 0)))
//   { in_to_gp_243_ld76_merged964[root = 0, in_to_gp_243_ld77, in_to_gp_243_ld76] -> [in_to_gp_243_ld77, in_to_gp_243_ld76, 0] : 0 <= in_to_gp_243_ld77 <= 1093 and 0 <= in_to_gp_243_ld76 <= 126 }
// Condition for in_to_gp_243_ld76_merged964(((i2 == 0) && (i0 >= 0) && (1093 - i0 >= 0) && (i1 >= 0) && (126 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 1093; c0 += 1)
  for (int c1 = 0; c1 <= 126; c1 += 1) {
    in_to_gp_243_ld76_merged964(0, c0, c1);
    if (c0 >= 2 && c1 >= 1) {
      stencil_05_merged937(0, c0 - 2, c1 - 1);
      stencil_0_ld48_merged974(0, c0 - 2, c1 - 1);
    }
  }

  */
	for (int c0 = 0; c0 <= 1093; c0 += 1)
	  for (int c1 = 0; c1 <= 126; c1 += 1) {
	    in_to_gp_243_ld76_merged964(in_to_gp_243 /* buf name */, in_FIFO_buf75, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 1) {
	      stencil_05_merged937(in_FIFO_buf75 /* buf name */, stencil_0, 0, c0 - 2, c1 - 1);
	      stencil_0_ld48_merged974(stencil_0 /* buf name */, stencil_0_to_gp_347, 0, c0 - 2, c1 - 1);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_in_to_gp_243_ld77_stencil_04_stencil_0_ld49__wrapper(HWStream<hw_uint<512> >& /* get_args num ports = 16 */in_to_gp_243, HWStream<hw_uint<512> >& /* no bundle get_args num ports = 16 */stencil_0_to_gp_347, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_in_to_gp_243_ld77_stencil_04_stencil_0_ld49_(in_to_gp_243, stencil_0_to_gp_347);
  }
}
#include "hw_classes.h"

struct stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_192_merged_banks_9_cache {
	// RAM Box: {[9, 1993], [-6, 1085]}
	// Capacity: 254
	// # of read delays: 4
  // 0, 1, 127, 253
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 125> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 125> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_127() {
		return f4;
	}

	inline hw_uint<32>  peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_253() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_193_merged_banks_9_cache {
	// RAM Box: {[8, 1992], [-6, 1085]}
	// Capacity: 254
	// # of read delays: 4
  // 0, 1, 127, 253
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 125> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 125> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_127() {
		return f4;
	}

	inline hw_uint<32>  peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_253() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_194_merged_banks_9_cache {
	// RAM Box: {[7, 1991], [-6, 1085]}
	// Capacity: 254
	// # of read delays: 4
  // 0, 1, 127, 253
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 125> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 125> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_127() {
		return f4;
	}

	inline hw_uint<32>  peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_253() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_195_merged_banks_9_cache {
	// RAM Box: {[6, 1990], [-6, 1085]}
	// Capacity: 254
	// # of read delays: 4
  // 0, 1, 127, 253
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 125> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 125> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_127() {
		return f4;
	}

	inline hw_uint<32>  peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_253() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_196_merged_banks_9_cache {
	// RAM Box: {[5, 1989], [-6, 1085]}
	// Capacity: 254
	// # of read delays: 4
  // 0, 1, 127, 253
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 125> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 125> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_127() {
		return f4;
	}

	inline hw_uint<32>  peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_253() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_197_merged_banks_9_cache {
	// RAM Box: {[4, 1988], [-6, 1085]}
	// Capacity: 254
	// # of read delays: 4
  // 0, 1, 127, 253
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 125> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 125> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_127() {
		return f4;
	}

	inline hw_uint<32>  peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_253() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_198_merged_banks_9_cache {
	// RAM Box: {[3, 1987], [-6, 1085]}
	// Capacity: 254
	// # of read delays: 4
  // 0, 1, 127, 253
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 125> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 125> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_127() {
		return f4;
	}

	inline hw_uint<32>  peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_253() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_199_merged_banks_9_cache {
	// RAM Box: {[2, 1986], [-6, 1085]}
	// Capacity: 254
	// # of read delays: 4
  // 0, 1, 127, 253
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 125> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 125> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_127() {
		return f4;
	}

	inline hw_uint<32>  peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_253() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_200_merged_banks_9_cache {
	// RAM Box: {[1, 1985], [-6, 1085]}
	// Capacity: 254
	// # of read delays: 4
  // 0, 1, 127, 253
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 125> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 125> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_127() {
		return f4;
	}

	inline hw_uint<32>  peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_253() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_201_merged_banks_9_cache {
	// RAM Box: {[0, 1984], [-6, 1085]}
	// Capacity: 254
	// # of read delays: 4
  // 0, 1, 127, 253
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 125> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 125> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_127() {
		return f4;
	}

	inline hw_uint<32>  peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_253() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_202_merged_banks_9_cache {
	// RAM Box: {[-1, 1983], [-6, 1085]}
	// Capacity: 254
	// # of read delays: 4
  // 0, 1, 127, 253
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 125> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 125> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_127() {
		return f4;
	}

	inline hw_uint<32>  peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_253() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_203_merged_banks_9_cache {
	// RAM Box: {[-2, 1982], [-6, 1085]}
	// Capacity: 254
	// # of read delays: 4
  // 0, 1, 127, 253
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 125> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 125> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_127() {
		return f4;
	}

	inline hw_uint<32>  peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_253() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_204_merged_banks_9_cache {
	// RAM Box: {[-3, 1981], [-6, 1085]}
	// Capacity: 254
	// # of read delays: 4
  // 0, 1, 127, 253
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 125> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 125> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_127() {
		return f4;
	}

	inline hw_uint<32>  peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_253() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_205_merged_banks_9_cache {
	// RAM Box: {[-4, 1980], [-6, 1085]}
	// Capacity: 254
	// # of read delays: 4
  // 0, 1, 127, 253
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 125> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 125> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_127() {
		return f4;
	}

	inline hw_uint<32>  peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_253() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_206_merged_banks_9_cache {
	// RAM Box: {[-5, 1995], [-6, 1085]}
	// Capacity: 254
	// # of read delays: 6
  // 0, 1, 126, 127, 252, 253
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 124> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 124> f7;
	hw_uint<32>  f8;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_125() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_126() {
		return f4;
	}

	inline hw_uint<32>  peek_127() {
		return f6;
	}

	inline hw_uint<32>  peek_251() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_252() {
		return f8;
	}

	inline hw_uint<32>  peek_253() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_207_merged_banks_9_cache {
	// RAM Box: {[-6, 1994], [-6, 1085]}
	// Capacity: 254
	// # of read delays: 6
  // 0, 1, 126, 127, 252, 253
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 124> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 124> f7;
	hw_uint<32>  f8;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_125() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_126() {
		return f4;
	}

	inline hw_uint<32>  peek_127() {
		return f6;
	}

	inline hw_uint<32>  peek_251() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_252() {
		return f8;
	}

	inline hw_uint<32>  peek_253() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_0_FIFO_buf79_cache {
  // # of banks: 16
  stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_192_merged_banks_9_cache stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_192_merged_banks_9;
  stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_193_merged_banks_9_cache stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_193_merged_banks_9;
  stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_194_merged_banks_9_cache stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_194_merged_banks_9;
  stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_195_merged_banks_9_cache stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_195_merged_banks_9;
  stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_196_merged_banks_9_cache stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_196_merged_banks_9;
  stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_197_merged_banks_9_cache stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_197_merged_banks_9;
  stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_198_merged_banks_9_cache stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_198_merged_banks_9;
  stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_199_merged_banks_9_cache stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_199_merged_banks_9;
  stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_200_merged_banks_9_cache stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_200_merged_banks_9;
  stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_201_merged_banks_9_cache stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_201_merged_banks_9;
  stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_202_merged_banks_9_cache stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_202_merged_banks_9;
  stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_203_merged_banks_9_cache stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_203_merged_banks_9;
  stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_204_merged_banks_9_cache stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_204_merged_banks_9;
  stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_205_merged_banks_9_cache stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_205_merged_banks_9;
  stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_206_merged_banks_9_cache stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_206_merged_banks_9;
  stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_207_merged_banks_9_cache stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_207_merged_banks_9;
};



inline void stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_192_write(hw_uint<32> & stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_192, stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_0_to_gp_347_ld81, int stencil_0_to_gp_347_ld80, int dynamic_address) {
  stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_192_merged_banks_9.push(stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_192);
}

inline void stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_193_write(hw_uint<32> & stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_193, stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_0_to_gp_347_ld81, int stencil_0_to_gp_347_ld80, int dynamic_address) {
  stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_193_merged_banks_9.push(stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_193);
}

inline void stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_194_write(hw_uint<32> & stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_194, stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_0_to_gp_347_ld81, int stencil_0_to_gp_347_ld80, int dynamic_address) {
  stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_194_merged_banks_9.push(stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_194);
}

inline void stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_195_write(hw_uint<32> & stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_195, stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_0_to_gp_347_ld81, int stencil_0_to_gp_347_ld80, int dynamic_address) {
  stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_195_merged_banks_9.push(stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_195);
}

inline void stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_196_write(hw_uint<32> & stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_196, stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_0_to_gp_347_ld81, int stencil_0_to_gp_347_ld80, int dynamic_address) {
  stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_196_merged_banks_9.push(stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_196);
}

inline void stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_197_write(hw_uint<32> & stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_197, stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_0_to_gp_347_ld81, int stencil_0_to_gp_347_ld80, int dynamic_address) {
  stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_197_merged_banks_9.push(stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_197);
}

inline void stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_198_write(hw_uint<32> & stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_198, stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_0_to_gp_347_ld81, int stencil_0_to_gp_347_ld80, int dynamic_address) {
  stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_198_merged_banks_9.push(stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_198);
}

inline void stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_199_write(hw_uint<32> & stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_199, stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_0_to_gp_347_ld81, int stencil_0_to_gp_347_ld80, int dynamic_address) {
  stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_199_merged_banks_9.push(stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_199);
}

inline void stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_200_write(hw_uint<32> & stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_200, stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_0_to_gp_347_ld81, int stencil_0_to_gp_347_ld80, int dynamic_address) {
  stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_200_merged_banks_9.push(stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_200);
}

inline void stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_201_write(hw_uint<32> & stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_201, stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_0_to_gp_347_ld81, int stencil_0_to_gp_347_ld80, int dynamic_address) {
  stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_201_merged_banks_9.push(stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_201);
}

inline void stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_202_write(hw_uint<32> & stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_202, stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_0_to_gp_347_ld81, int stencil_0_to_gp_347_ld80, int dynamic_address) {
  stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_202_merged_banks_9.push(stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_202);
}

inline void stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_203_write(hw_uint<32> & stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_203, stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_0_to_gp_347_ld81, int stencil_0_to_gp_347_ld80, int dynamic_address) {
  stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_203_merged_banks_9.push(stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_203);
}

inline void stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_204_write(hw_uint<32> & stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_204, stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_0_to_gp_347_ld81, int stencil_0_to_gp_347_ld80, int dynamic_address) {
  stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_204_merged_banks_9.push(stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_204);
}

inline void stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_205_write(hw_uint<32> & stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_205, stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_0_to_gp_347_ld81, int stencil_0_to_gp_347_ld80, int dynamic_address) {
  stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_205_merged_banks_9.push(stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_205);
}

inline void stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_206_write(hw_uint<32> & stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_206, stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_0_to_gp_347_ld81, int stencil_0_to_gp_347_ld80, int dynamic_address) {
  stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_206_merged_banks_9.push(stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_206);
}

inline void stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_207_write(hw_uint<32> & stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_207, stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_0_to_gp_347_ld81, int stencil_0_to_gp_347_ld80, int dynamic_address) {
  stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_207_merged_banks_9.push(stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_207);
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_100_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_100 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[6 + 16stencil_110, -5 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_195 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_195_merged_banks_9.peek_127();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_195;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_101_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_101 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[6 + 16stencil_110, -4 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_195 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_195_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_195;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_102_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_102 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[3 + 16stencil_110, -6 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_198 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_198_merged_banks_9.peek_253();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_198;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_103_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_103 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[3 + 16stencil_110, -5 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_198 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_198_merged_banks_9.peek_127();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_198;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_104_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_104 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[3 + 16stencil_110, -4 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_198 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_198_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_198;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_105_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_105 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[4 + 16stencil_110, -6 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_197 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_197_merged_banks_9.peek_253();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_197;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_106_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_106 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[4 + 16stencil_110, -5 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_197 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_197_merged_banks_9.peek_127();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_197;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_107_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_107 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[4 + 16stencil_110, -4 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_197 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_197_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_197;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_108_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_108 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[5 + 16stencil_110, -6 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_196 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_196_merged_banks_9.peek_253();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_196;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_109_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_109 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[5 + 16stencil_110, -5 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_196 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_196_merged_banks_9.peek_127();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_196;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_110_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_110 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[5 + 16stencil_110, -4 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_196 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_196_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_196;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_111_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_111 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[2 + 16stencil_110, -6 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_199 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_199_merged_banks_9.peek_253();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_199;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_112_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_112 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[2 + 16stencil_110, -5 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_199 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_199_merged_banks_9.peek_127();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_199;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_113_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_113 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[2 + 16stencil_110, -4 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_199 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_199_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_199;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_114_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_114 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[3 + 16stencil_110, -6 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_198 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_198_merged_banks_9.peek_253();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_198;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_115_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_115 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[3 + 16stencil_110, -5 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_198 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_198_merged_banks_9.peek_127();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_198;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_116_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_116 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[3 + 16stencil_110, -4 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_198 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_198_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_198;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_117_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_117 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[4 + 16stencil_110, -6 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_197 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_197_merged_banks_9.peek_253();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_197;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_118_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_118 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[4 + 16stencil_110, -5 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_197 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_197_merged_banks_9.peek_127();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_197;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_119_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_119 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[4 + 16stencil_110, -4 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_197 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_197_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_197;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_120_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_120 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[1 + 16stencil_110, -6 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_200 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_200_merged_banks_9.peek_253();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_200;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_121_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_121 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[1 + 16stencil_110, -5 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_200 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_200_merged_banks_9.peek_127();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_200;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_122_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_122 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[1 + 16stencil_110, -4 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_200 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_200_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_200;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_123_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_123 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[2 + 16stencil_110, -6 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_199 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_199_merged_banks_9.peek_253();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_199;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_124_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_124 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[2 + 16stencil_110, -5 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_199 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_199_merged_banks_9.peek_127();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_199;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_125_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_125 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[2 + 16stencil_110, -4 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_199 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_199_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_199;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_126_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_126 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[3 + 16stencil_110, -6 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_198 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_198_merged_banks_9.peek_253();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_198;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_127_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_127 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[3 + 16stencil_110, -5 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_198 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_198_merged_banks_9.peek_127();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_198;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_128_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_128 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[3 + 16stencil_110, -4 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_198 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_198_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_198;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_129_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_129 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[16stencil_110, -6 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_201 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_201_merged_banks_9.peek_253();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_201;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_130_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_130 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[16stencil_110, -5 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_201 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_201_merged_banks_9.peek_127();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_201;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_131_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_131 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[16stencil_110, -4 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_201 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_201_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_201;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_132_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_132 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[1 + 16stencil_110, -6 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_200 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_200_merged_banks_9.peek_253();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_200;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_133_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_133 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[1 + 16stencil_110, -5 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_200 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_200_merged_banks_9.peek_127();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_200;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_134_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_134 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[1 + 16stencil_110, -4 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_200 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_200_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_200;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_135_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_135 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[2 + 16stencil_110, -6 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_199 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_199_merged_banks_9.peek_253();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_199;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_136_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_136 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[2 + 16stencil_110, -5 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_199 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_199_merged_banks_9.peek_127();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_199;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_137_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_137 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[2 + 16stencil_110, -4 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_199 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_199_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_199;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_138_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_138 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[-1 + 16stencil_110, -6 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_202 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_202_merged_banks_9.peek_253();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_202;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_139_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_139 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[-1 + 16stencil_110, -5 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_202 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_202_merged_banks_9.peek_127();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_202;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_140_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_140 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[-1 + 16stencil_110, -4 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_202 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_202_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_202;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_141_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_141 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[16stencil_110, -6 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_201 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_201_merged_banks_9.peek_253();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_201;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_142_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_142 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[16stencil_110, -5 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_201 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_201_merged_banks_9.peek_127();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_201;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_143_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_143 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[16stencil_110, -4 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_201 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_201_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_201;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_144_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_144 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[1 + 16stencil_110, -6 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_200 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_200_merged_banks_9.peek_253();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_200;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_145_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_145 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[1 + 16stencil_110, -5 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_200 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_200_merged_banks_9.peek_127();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_200;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_146_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_146 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[1 + 16stencil_110, -4 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_200 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_200_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_200;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_147_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_147 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[-2 + 16stencil_110, -6 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_203 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_203_merged_banks_9.peek_253();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_203;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_148_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_148 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[-2 + 16stencil_110, -5 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_203 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_203_merged_banks_9.peek_127();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_203;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_149_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_149 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[-2 + 16stencil_110, -4 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_203 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_203_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_203;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_150_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_150 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[-1 + 16stencil_110, -6 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_202 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_202_merged_banks_9.peek_253();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_202;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_151_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_151 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[-1 + 16stencil_110, -5 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_202 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_202_merged_banks_9.peek_127();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_202;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_152_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_152 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[-1 + 16stencil_110, -4 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_202 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_202_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_202;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_153_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_153 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[16stencil_110, -6 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_201 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_201_merged_banks_9.peek_253();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_201;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_154_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_154 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[16stencil_110, -5 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_201 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_201_merged_banks_9.peek_127();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_201;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_155_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_155 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[16stencil_110, -4 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_201 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_201_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_201;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_156_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_156 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[-3 + 16stencil_110, -6 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_204 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_204_merged_banks_9.peek_253();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_204;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_157_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_157 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[-3 + 16stencil_110, -5 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_204 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_204_merged_banks_9.peek_127();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_204;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_158_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_158 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[-3 + 16stencil_110, -4 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_204 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_204_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_204;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_159_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_159 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[-2 + 16stencil_110, -6 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_203 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_203_merged_banks_9.peek_253();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_203;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_160_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_160 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[-2 + 16stencil_110, -5 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_203 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_203_merged_banks_9.peek_127();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_203;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_161_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_161 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[-2 + 16stencil_110, -4 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_203 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_203_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_203;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_162_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_162 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[-1 + 16stencil_110, -6 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_202 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_202_merged_banks_9.peek_253();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_202;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_163_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_163 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[-1 + 16stencil_110, -5 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_202 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_202_merged_banks_9.peek_127();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_202;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_164_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_164 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[-1 + 16stencil_110, -4 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_202 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_202_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_202;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_165_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_165 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[-4 + 16stencil_110, -6 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_205 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_205_merged_banks_9.peek_253();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_205;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_166_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_166 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[-4 + 16stencil_110, -5 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_205 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_205_merged_banks_9.peek_127();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_205;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_167_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_167 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[-4 + 16stencil_110, -4 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_205 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_205_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_205;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_168_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_168 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[-3 + 16stencil_110, -6 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_204 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_204_merged_banks_9.peek_253();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_204;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_169_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_169 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[-3 + 16stencil_110, -5 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_204 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_204_merged_banks_9.peek_127();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_204;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_170_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_170 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[-3 + 16stencil_110, -4 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_204 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_204_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_204;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_171_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_171 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[-2 + 16stencil_110, -6 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_203 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_203_merged_banks_9.peek_253();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_203;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_172_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_172 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[-2 + 16stencil_110, -5 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_203 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_203_merged_banks_9.peek_127();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_203;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_173_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_173 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[-2 + 16stencil_110, -4 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_203 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_203_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_203;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_174_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_174 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[-5 + 16stencil_110, -6 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_206 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_206_merged_banks_9.peek_253();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_206;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_175_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_175 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[-5 + 16stencil_110, -5 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_206 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_206_merged_banks_9.peek_127();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_206;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_176_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_176 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[-5 + 16stencil_110, -4 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_206 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_206_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_206;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_177_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_177 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[-4 + 16stencil_110, -6 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_205 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_205_merged_banks_9.peek_253();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_205;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_178_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_178 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[-4 + 16stencil_110, -5 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_205 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_205_merged_banks_9.peek_127();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_205;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_179_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_179 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[-4 + 16stencil_110, -4 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_205 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_205_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_205;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_180_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_180 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[-3 + 16stencil_110, -6 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_204 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_204_merged_banks_9.peek_253();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_204;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_181_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_181 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[-3 + 16stencil_110, -5 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_204 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_204_merged_banks_9.peek_127();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_204;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_182_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_182 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[-3 + 16stencil_110, -4 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_204 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_204_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_204;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_183_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_183 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[-6 + 16stencil_110, -6 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_207 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_207_merged_banks_9.peek_253();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_207;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_184_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_184 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[-6 + 16stencil_110, -5 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_207 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_207_merged_banks_9.peek_127();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_207;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_185_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_185 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[-6 + 16stencil_110, -4 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_207 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_207_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_207;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_186_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_186 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[-5 + 16stencil_110, -6 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_206 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_206_merged_banks_9.peek_253();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_206;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_187_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_187 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[-5 + 16stencil_110, -5 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_206 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_206_merged_banks_9.peek_127();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_206;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_188_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_188 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[-5 + 16stencil_110, -4 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_206 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_206_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_206;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_189_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_189 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[-4 + 16stencil_110, -6 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_205 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_205_merged_banks_9.peek_253();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_205;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_190_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_190 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[-4 + 16stencil_110, -5 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_205 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_205_merged_banks_9.peek_127();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_205;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_191_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_191 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[-4 + 16stencil_110, -4 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_205 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_205_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_205;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_48_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_48 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[9 + 16stencil_110, -6 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_192 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_192_merged_banks_9.peek_253();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_192;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_49_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_49 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[9 + 16stencil_110, -5 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_192 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_192_merged_banks_9.peek_127();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_192;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_50_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_50 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[9 + 16stencil_110, -4 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_192 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_192_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_192;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_51_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_51 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[10 + 16stencil_110, -6 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_207 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_207_merged_banks_9.peek_252();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_207;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_52_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_52 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[10 + 16stencil_110, -5 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_207 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_207_merged_banks_9.peek_126();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_207;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_53_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_53 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[10 + 16stencil_110, -4 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_207 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_207_merged_banks_9.peek_0();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_207;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_54_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_54 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[11 + 16stencil_110, -6 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_206 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_206_merged_banks_9.peek_252();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_206;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_55_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_55 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[11 + 16stencil_110, -5 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_206 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_206_merged_banks_9.peek_126();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_206;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_56_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_56 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[11 + 16stencil_110, -4 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_206 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_206_merged_banks_9.peek_0();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_206;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_57_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_57 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[8 + 16stencil_110, -6 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_193 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_193_merged_banks_9.peek_253();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_193;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_58_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_58 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[8 + 16stencil_110, -5 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_193 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_193_merged_banks_9.peek_127();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_193;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_59_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_59 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[8 + 16stencil_110, -4 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_193 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_193_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_193;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_60_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_60 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[9 + 16stencil_110, -6 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_192 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_192_merged_banks_9.peek_253();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_192;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_61_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_61 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[9 + 16stencil_110, -5 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_192 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_192_merged_banks_9.peek_127();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_192;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_62_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_62 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[9 + 16stencil_110, -4 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_192 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_192_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_192;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_63_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_63 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[10 + 16stencil_110, -6 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_207 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_207_merged_banks_9.peek_252();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_207;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_64_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_64 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[10 + 16stencil_110, -5 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_207 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_207_merged_banks_9.peek_126();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_207;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_65_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_65 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[10 + 16stencil_110, -4 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_207 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_207_merged_banks_9.peek_0();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_207;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_66_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_66 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[7 + 16stencil_110, -6 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_194 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_194_merged_banks_9.peek_253();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_194;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_67_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_67 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[7 + 16stencil_110, -5 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_194 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_194_merged_banks_9.peek_127();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_194;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_68_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_68 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[7 + 16stencil_110, -4 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_194 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_194_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_194;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_69_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_69 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[8 + 16stencil_110, -6 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_193 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_193_merged_banks_9.peek_253();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_193;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_70_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_70 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[8 + 16stencil_110, -5 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_193 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_193_merged_banks_9.peek_127();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_193;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_71_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_71 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[8 + 16stencil_110, -4 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_193 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_193_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_193;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_72_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_72 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[9 + 16stencil_110, -6 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_192 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_192_merged_banks_9.peek_253();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_192;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_73_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_73 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[9 + 16stencil_110, -5 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_192 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_192_merged_banks_9.peek_127();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_192;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_74_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_74 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[9 + 16stencil_110, -4 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_192 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_192_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_192;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_75_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_75 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[6 + 16stencil_110, -6 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_195 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_195_merged_banks_9.peek_253();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_195;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_76_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_76 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[6 + 16stencil_110, -5 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_195 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_195_merged_banks_9.peek_127();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_195;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_77_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_77 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[6 + 16stencil_110, -4 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_195 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_195_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_195;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_78_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_78 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[7 + 16stencil_110, -6 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_194 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_194_merged_banks_9.peek_253();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_194;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_79_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_79 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[7 + 16stencil_110, -5 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_194 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_194_merged_banks_9.peek_127();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_194;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_80_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_80 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[7 + 16stencil_110, -4 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_194 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_194_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_194;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_81_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_81 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[8 + 16stencil_110, -6 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_193 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_193_merged_banks_9.peek_253();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_193;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_82_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_82 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[8 + 16stencil_110, -5 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_193 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_193_merged_banks_9.peek_127();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_193;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_83_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_83 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[8 + 16stencil_110, -4 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_193 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_193_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_193;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_84_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_84 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[5 + 16stencil_110, -6 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_196 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_196_merged_banks_9.peek_253();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_196;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_85_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_85 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[5 + 16stencil_110, -5 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_196 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_196_merged_banks_9.peek_127();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_196;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_86_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_86 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[5 + 16stencil_110, -4 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_196 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_196_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_196;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_87_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_87 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[6 + 16stencil_110, -6 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_195 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_195_merged_banks_9.peek_253();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_195;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_88_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_88 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[6 + 16stencil_110, -5 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_195 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_195_merged_banks_9.peek_127();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_195;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_89_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_89 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[6 + 16stencil_110, -4 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_195 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_195_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_195;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_90_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_90 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[7 + 16stencil_110, -6 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_194 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_194_merged_banks_9.peek_253();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_194;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_91_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_91 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[7 + 16stencil_110, -5 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_194 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_194_merged_banks_9.peek_127();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_194;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_92_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_92 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[7 + 16stencil_110, -4 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_194 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_194_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_194;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_93_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_93 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[4 + 16stencil_110, -6 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_197 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_197_merged_banks_9.peek_253();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_197;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_94_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_94 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[4 + 16stencil_110, -5 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_197 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_197_merged_banks_9.peek_127();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_197;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_95_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_95 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[4 + 16stencil_110, -4 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_197 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_197_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_197;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_96_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_96 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[5 + 16stencil_110, -6 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_196 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_196_merged_banks_9.peek_253();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_196;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_97_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_97 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[5 + 16stencil_110, -5 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_196 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_196_merged_banks_9.peek_127();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_196;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_98_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_98 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[5 + 16stencil_110, -4 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_196 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_196_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_196;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_99_select(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf79_stencil_110_merged940_99 read pattern: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf79[6 + 16stencil_110, -6 + stencil_19] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Read schedule : { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  // Write schedule: { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
  auto value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_195 = stencil_0_FIFO_buf79.stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_195_merged_banks_9.peek_253();
  return value_stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_195;
  return 0;
}

// # of bundles = 2
// stencil_0_to_gp_347_ld80_merged966_write
//	stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_192
//	stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_193
//	stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_194
//	stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_195
//	stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_196
//	stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_197
//	stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_198
//	stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_199
//	stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_200
//	stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_201
//	stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_202
//	stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_203
//	stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_204
//	stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_205
//	stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_206
//	stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_207
inline void stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_write_bundle_write(hw_uint<512>& stencil_0_to_gp_347_ld80_merged966_write, stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_0_to_gp_347_ld81, int stencil_0_to_gp_347_ld80, int dynamic_address) {
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_192_res = stencil_0_to_gp_347_ld80_merged966_write.extract<0, 31>();
	stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_192_write(stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_192_res, stencil_0_FIFO_buf79, root, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, dynamic_address);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_193_res = stencil_0_to_gp_347_ld80_merged966_write.extract<32, 63>();
	stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_193_write(stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_193_res, stencil_0_FIFO_buf79, root, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, dynamic_address);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_194_res = stencil_0_to_gp_347_ld80_merged966_write.extract<64, 95>();
	stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_194_write(stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_194_res, stencil_0_FIFO_buf79, root, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, dynamic_address);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_195_res = stencil_0_to_gp_347_ld80_merged966_write.extract<96, 127>();
	stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_195_write(stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_195_res, stencil_0_FIFO_buf79, root, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, dynamic_address);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_196_res = stencil_0_to_gp_347_ld80_merged966_write.extract<128, 159>();
	stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_196_write(stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_196_res, stencil_0_FIFO_buf79, root, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, dynamic_address);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_197_res = stencil_0_to_gp_347_ld80_merged966_write.extract<160, 191>();
	stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_197_write(stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_197_res, stencil_0_FIFO_buf79, root, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, dynamic_address);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_198_res = stencil_0_to_gp_347_ld80_merged966_write.extract<192, 223>();
	stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_198_write(stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_198_res, stencil_0_FIFO_buf79, root, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, dynamic_address);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_199_res = stencil_0_to_gp_347_ld80_merged966_write.extract<224, 255>();
	stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_199_write(stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_199_res, stencil_0_FIFO_buf79, root, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, dynamic_address);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_200_res = stencil_0_to_gp_347_ld80_merged966_write.extract<256, 287>();
	stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_200_write(stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_200_res, stencil_0_FIFO_buf79, root, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, dynamic_address);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_201_res = stencil_0_to_gp_347_ld80_merged966_write.extract<288, 319>();
	stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_201_write(stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_201_res, stencil_0_FIFO_buf79, root, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, dynamic_address);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_202_res = stencil_0_to_gp_347_ld80_merged966_write.extract<320, 351>();
	stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_202_write(stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_202_res, stencil_0_FIFO_buf79, root, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, dynamic_address);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_203_res = stencil_0_to_gp_347_ld80_merged966_write.extract<352, 383>();
	stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_203_write(stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_203_res, stencil_0_FIFO_buf79, root, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, dynamic_address);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_204_res = stencil_0_to_gp_347_ld80_merged966_write.extract<384, 415>();
	stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_204_write(stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_204_res, stencil_0_FIFO_buf79, root, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, dynamic_address);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_205_res = stencil_0_to_gp_347_ld80_merged966_write.extract<416, 447>();
	stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_205_write(stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_205_res, stencil_0_FIFO_buf79, root, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, dynamic_address);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_206_res = stencil_0_to_gp_347_ld80_merged966_write.extract<448, 479>();
	stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_206_write(stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_206_res, stencil_0_FIFO_buf79, root, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, dynamic_address);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_207_res = stencil_0_to_gp_347_ld80_merged966_write.extract<480, 511>();
	stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_207_write(stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_207_res, stencil_0_FIFO_buf79, root, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, dynamic_address);
}

// stencil_110_merged940_read
//	stencil_0_FIFO_buf79_stencil_110_merged940_48
//	stencil_0_FIFO_buf79_stencil_110_merged940_49
//	stencil_0_FIFO_buf79_stencil_110_merged940_50
//	stencil_0_FIFO_buf79_stencil_110_merged940_51
//	stencil_0_FIFO_buf79_stencil_110_merged940_52
//	stencil_0_FIFO_buf79_stencil_110_merged940_53
//	stencil_0_FIFO_buf79_stencil_110_merged940_54
//	stencil_0_FIFO_buf79_stencil_110_merged940_55
//	stencil_0_FIFO_buf79_stencil_110_merged940_56
//	stencil_0_FIFO_buf79_stencil_110_merged940_57
//	stencil_0_FIFO_buf79_stencil_110_merged940_58
//	stencil_0_FIFO_buf79_stencil_110_merged940_59
//	stencil_0_FIFO_buf79_stencil_110_merged940_60
//	stencil_0_FIFO_buf79_stencil_110_merged940_61
//	stencil_0_FIFO_buf79_stencil_110_merged940_62
//	stencil_0_FIFO_buf79_stencil_110_merged940_63
//	stencil_0_FIFO_buf79_stencil_110_merged940_64
//	stencil_0_FIFO_buf79_stencil_110_merged940_65
//	stencil_0_FIFO_buf79_stencil_110_merged940_66
//	stencil_0_FIFO_buf79_stencil_110_merged940_67
//	stencil_0_FIFO_buf79_stencil_110_merged940_68
//	stencil_0_FIFO_buf79_stencil_110_merged940_69
//	stencil_0_FIFO_buf79_stencil_110_merged940_70
//	stencil_0_FIFO_buf79_stencil_110_merged940_71
//	stencil_0_FIFO_buf79_stencil_110_merged940_72
//	stencil_0_FIFO_buf79_stencil_110_merged940_73
//	stencil_0_FIFO_buf79_stencil_110_merged940_74
//	stencil_0_FIFO_buf79_stencil_110_merged940_75
//	stencil_0_FIFO_buf79_stencil_110_merged940_76
//	stencil_0_FIFO_buf79_stencil_110_merged940_77
//	stencil_0_FIFO_buf79_stencil_110_merged940_78
//	stencil_0_FIFO_buf79_stencil_110_merged940_79
//	stencil_0_FIFO_buf79_stencil_110_merged940_80
//	stencil_0_FIFO_buf79_stencil_110_merged940_81
//	stencil_0_FIFO_buf79_stencil_110_merged940_82
//	stencil_0_FIFO_buf79_stencil_110_merged940_83
//	stencil_0_FIFO_buf79_stencil_110_merged940_84
//	stencil_0_FIFO_buf79_stencil_110_merged940_85
//	stencil_0_FIFO_buf79_stencil_110_merged940_86
//	stencil_0_FIFO_buf79_stencil_110_merged940_87
//	stencil_0_FIFO_buf79_stencil_110_merged940_88
//	stencil_0_FIFO_buf79_stencil_110_merged940_89
//	stencil_0_FIFO_buf79_stencil_110_merged940_90
//	stencil_0_FIFO_buf79_stencil_110_merged940_91
//	stencil_0_FIFO_buf79_stencil_110_merged940_92
//	stencil_0_FIFO_buf79_stencil_110_merged940_93
//	stencil_0_FIFO_buf79_stencil_110_merged940_94
//	stencil_0_FIFO_buf79_stencil_110_merged940_95
//	stencil_0_FIFO_buf79_stencil_110_merged940_96
//	stencil_0_FIFO_buf79_stencil_110_merged940_97
//	stencil_0_FIFO_buf79_stencil_110_merged940_98
//	stencil_0_FIFO_buf79_stencil_110_merged940_99
//	stencil_0_FIFO_buf79_stencil_110_merged940_100
//	stencil_0_FIFO_buf79_stencil_110_merged940_101
//	stencil_0_FIFO_buf79_stencil_110_merged940_102
//	stencil_0_FIFO_buf79_stencil_110_merged940_103
//	stencil_0_FIFO_buf79_stencil_110_merged940_104
//	stencil_0_FIFO_buf79_stencil_110_merged940_105
//	stencil_0_FIFO_buf79_stencil_110_merged940_106
//	stencil_0_FIFO_buf79_stencil_110_merged940_107
//	stencil_0_FIFO_buf79_stencil_110_merged940_108
//	stencil_0_FIFO_buf79_stencil_110_merged940_109
//	stencil_0_FIFO_buf79_stencil_110_merged940_110
//	stencil_0_FIFO_buf79_stencil_110_merged940_111
//	stencil_0_FIFO_buf79_stencil_110_merged940_112
//	stencil_0_FIFO_buf79_stencil_110_merged940_113
//	stencil_0_FIFO_buf79_stencil_110_merged940_114
//	stencil_0_FIFO_buf79_stencil_110_merged940_115
//	stencil_0_FIFO_buf79_stencil_110_merged940_116
//	stencil_0_FIFO_buf79_stencil_110_merged940_117
//	stencil_0_FIFO_buf79_stencil_110_merged940_118
//	stencil_0_FIFO_buf79_stencil_110_merged940_119
//	stencil_0_FIFO_buf79_stencil_110_merged940_120
//	stencil_0_FIFO_buf79_stencil_110_merged940_121
//	stencil_0_FIFO_buf79_stencil_110_merged940_122
//	stencil_0_FIFO_buf79_stencil_110_merged940_123
//	stencil_0_FIFO_buf79_stencil_110_merged940_124
//	stencil_0_FIFO_buf79_stencil_110_merged940_125
//	stencil_0_FIFO_buf79_stencil_110_merged940_126
//	stencil_0_FIFO_buf79_stencil_110_merged940_127
//	stencil_0_FIFO_buf79_stencil_110_merged940_128
//	stencil_0_FIFO_buf79_stencil_110_merged940_129
//	stencil_0_FIFO_buf79_stencil_110_merged940_130
//	stencil_0_FIFO_buf79_stencil_110_merged940_131
//	stencil_0_FIFO_buf79_stencil_110_merged940_132
//	stencil_0_FIFO_buf79_stencil_110_merged940_133
//	stencil_0_FIFO_buf79_stencil_110_merged940_134
//	stencil_0_FIFO_buf79_stencil_110_merged940_135
//	stencil_0_FIFO_buf79_stencil_110_merged940_136
//	stencil_0_FIFO_buf79_stencil_110_merged940_137
//	stencil_0_FIFO_buf79_stencil_110_merged940_138
//	stencil_0_FIFO_buf79_stencil_110_merged940_139
//	stencil_0_FIFO_buf79_stencil_110_merged940_140
//	stencil_0_FIFO_buf79_stencil_110_merged940_141
//	stencil_0_FIFO_buf79_stencil_110_merged940_142
//	stencil_0_FIFO_buf79_stencil_110_merged940_143
//	stencil_0_FIFO_buf79_stencil_110_merged940_144
//	stencil_0_FIFO_buf79_stencil_110_merged940_145
//	stencil_0_FIFO_buf79_stencil_110_merged940_146
//	stencil_0_FIFO_buf79_stencil_110_merged940_147
//	stencil_0_FIFO_buf79_stencil_110_merged940_148
//	stencil_0_FIFO_buf79_stencil_110_merged940_149
//	stencil_0_FIFO_buf79_stencil_110_merged940_150
//	stencil_0_FIFO_buf79_stencil_110_merged940_151
//	stencil_0_FIFO_buf79_stencil_110_merged940_152
//	stencil_0_FIFO_buf79_stencil_110_merged940_153
//	stencil_0_FIFO_buf79_stencil_110_merged940_154
//	stencil_0_FIFO_buf79_stencil_110_merged940_155
//	stencil_0_FIFO_buf79_stencil_110_merged940_156
//	stencil_0_FIFO_buf79_stencil_110_merged940_157
//	stencil_0_FIFO_buf79_stencil_110_merged940_158
//	stencil_0_FIFO_buf79_stencil_110_merged940_159
//	stencil_0_FIFO_buf79_stencil_110_merged940_160
//	stencil_0_FIFO_buf79_stencil_110_merged940_161
//	stencil_0_FIFO_buf79_stencil_110_merged940_162
//	stencil_0_FIFO_buf79_stencil_110_merged940_163
//	stencil_0_FIFO_buf79_stencil_110_merged940_164
//	stencil_0_FIFO_buf79_stencil_110_merged940_165
//	stencil_0_FIFO_buf79_stencil_110_merged940_166
//	stencil_0_FIFO_buf79_stencil_110_merged940_167
//	stencil_0_FIFO_buf79_stencil_110_merged940_168
//	stencil_0_FIFO_buf79_stencil_110_merged940_169
//	stencil_0_FIFO_buf79_stencil_110_merged940_170
//	stencil_0_FIFO_buf79_stencil_110_merged940_171
//	stencil_0_FIFO_buf79_stencil_110_merged940_172
//	stencil_0_FIFO_buf79_stencil_110_merged940_173
//	stencil_0_FIFO_buf79_stencil_110_merged940_174
//	stencil_0_FIFO_buf79_stencil_110_merged940_175
//	stencil_0_FIFO_buf79_stencil_110_merged940_176
//	stencil_0_FIFO_buf79_stencil_110_merged940_177
//	stencil_0_FIFO_buf79_stencil_110_merged940_178
//	stencil_0_FIFO_buf79_stencil_110_merged940_179
//	stencil_0_FIFO_buf79_stencil_110_merged940_180
//	stencil_0_FIFO_buf79_stencil_110_merged940_181
//	stencil_0_FIFO_buf79_stencil_110_merged940_182
//	stencil_0_FIFO_buf79_stencil_110_merged940_183
//	stencil_0_FIFO_buf79_stencil_110_merged940_184
//	stencil_0_FIFO_buf79_stencil_110_merged940_185
//	stencil_0_FIFO_buf79_stencil_110_merged940_186
//	stencil_0_FIFO_buf79_stencil_110_merged940_187
//	stencil_0_FIFO_buf79_stencil_110_merged940_188
//	stencil_0_FIFO_buf79_stencil_110_merged940_189
//	stencil_0_FIFO_buf79_stencil_110_merged940_190
//	stencil_0_FIFO_buf79_stencil_110_merged940_191
inline hw_uint<4608> stencil_0_FIFO_buf79_stencil_110_merged940_read_bundle_read(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_19, int stencil_110, int dynamic_address) {
  // # of ports in bundle: 144
    // stencil_0_FIFO_buf79_stencil_110_merged940_48
    // stencil_0_FIFO_buf79_stencil_110_merged940_49
    // stencil_0_FIFO_buf79_stencil_110_merged940_50
    // stencil_0_FIFO_buf79_stencil_110_merged940_51
    // stencil_0_FIFO_buf79_stencil_110_merged940_52
    // stencil_0_FIFO_buf79_stencil_110_merged940_53
    // stencil_0_FIFO_buf79_stencil_110_merged940_54
    // stencil_0_FIFO_buf79_stencil_110_merged940_55
    // stencil_0_FIFO_buf79_stencil_110_merged940_56
    // stencil_0_FIFO_buf79_stencil_110_merged940_57
    // stencil_0_FIFO_buf79_stencil_110_merged940_58
    // stencil_0_FIFO_buf79_stencil_110_merged940_59
    // stencil_0_FIFO_buf79_stencil_110_merged940_60
    // stencil_0_FIFO_buf79_stencil_110_merged940_61
    // stencil_0_FIFO_buf79_stencil_110_merged940_62
    // stencil_0_FIFO_buf79_stencil_110_merged940_63
    // stencil_0_FIFO_buf79_stencil_110_merged940_64
    // stencil_0_FIFO_buf79_stencil_110_merged940_65
    // stencil_0_FIFO_buf79_stencil_110_merged940_66
    // stencil_0_FIFO_buf79_stencil_110_merged940_67
    // stencil_0_FIFO_buf79_stencil_110_merged940_68
    // stencil_0_FIFO_buf79_stencil_110_merged940_69
    // stencil_0_FIFO_buf79_stencil_110_merged940_70
    // stencil_0_FIFO_buf79_stencil_110_merged940_71
    // stencil_0_FIFO_buf79_stencil_110_merged940_72
    // stencil_0_FIFO_buf79_stencil_110_merged940_73
    // stencil_0_FIFO_buf79_stencil_110_merged940_74
    // stencil_0_FIFO_buf79_stencil_110_merged940_75
    // stencil_0_FIFO_buf79_stencil_110_merged940_76
    // stencil_0_FIFO_buf79_stencil_110_merged940_77
    // stencil_0_FIFO_buf79_stencil_110_merged940_78
    // stencil_0_FIFO_buf79_stencil_110_merged940_79
    // stencil_0_FIFO_buf79_stencil_110_merged940_80
    // stencil_0_FIFO_buf79_stencil_110_merged940_81
    // stencil_0_FIFO_buf79_stencil_110_merged940_82
    // stencil_0_FIFO_buf79_stencil_110_merged940_83
    // stencil_0_FIFO_buf79_stencil_110_merged940_84
    // stencil_0_FIFO_buf79_stencil_110_merged940_85
    // stencil_0_FIFO_buf79_stencil_110_merged940_86
    // stencil_0_FIFO_buf79_stencil_110_merged940_87
    // stencil_0_FIFO_buf79_stencil_110_merged940_88
    // stencil_0_FIFO_buf79_stencil_110_merged940_89
    // stencil_0_FIFO_buf79_stencil_110_merged940_90
    // stencil_0_FIFO_buf79_stencil_110_merged940_91
    // stencil_0_FIFO_buf79_stencil_110_merged940_92
    // stencil_0_FIFO_buf79_stencil_110_merged940_93
    // stencil_0_FIFO_buf79_stencil_110_merged940_94
    // stencil_0_FIFO_buf79_stencil_110_merged940_95
    // stencil_0_FIFO_buf79_stencil_110_merged940_96
    // stencil_0_FIFO_buf79_stencil_110_merged940_97
    // stencil_0_FIFO_buf79_stencil_110_merged940_98
    // stencil_0_FIFO_buf79_stencil_110_merged940_99
    // stencil_0_FIFO_buf79_stencil_110_merged940_100
    // stencil_0_FIFO_buf79_stencil_110_merged940_101
    // stencil_0_FIFO_buf79_stencil_110_merged940_102
    // stencil_0_FIFO_buf79_stencil_110_merged940_103
    // stencil_0_FIFO_buf79_stencil_110_merged940_104
    // stencil_0_FIFO_buf79_stencil_110_merged940_105
    // stencil_0_FIFO_buf79_stencil_110_merged940_106
    // stencil_0_FIFO_buf79_stencil_110_merged940_107
    // stencil_0_FIFO_buf79_stencil_110_merged940_108
    // stencil_0_FIFO_buf79_stencil_110_merged940_109
    // stencil_0_FIFO_buf79_stencil_110_merged940_110
    // stencil_0_FIFO_buf79_stencil_110_merged940_111
    // stencil_0_FIFO_buf79_stencil_110_merged940_112
    // stencil_0_FIFO_buf79_stencil_110_merged940_113
    // stencil_0_FIFO_buf79_stencil_110_merged940_114
    // stencil_0_FIFO_buf79_stencil_110_merged940_115
    // stencil_0_FIFO_buf79_stencil_110_merged940_116
    // stencil_0_FIFO_buf79_stencil_110_merged940_117
    // stencil_0_FIFO_buf79_stencil_110_merged940_118
    // stencil_0_FIFO_buf79_stencil_110_merged940_119
    // stencil_0_FIFO_buf79_stencil_110_merged940_120
    // stencil_0_FIFO_buf79_stencil_110_merged940_121
    // stencil_0_FIFO_buf79_stencil_110_merged940_122
    // stencil_0_FIFO_buf79_stencil_110_merged940_123
    // stencil_0_FIFO_buf79_stencil_110_merged940_124
    // stencil_0_FIFO_buf79_stencil_110_merged940_125
    // stencil_0_FIFO_buf79_stencil_110_merged940_126
    // stencil_0_FIFO_buf79_stencil_110_merged940_127
    // stencil_0_FIFO_buf79_stencil_110_merged940_128
    // stencil_0_FIFO_buf79_stencil_110_merged940_129
    // stencil_0_FIFO_buf79_stencil_110_merged940_130
    // stencil_0_FIFO_buf79_stencil_110_merged940_131
    // stencil_0_FIFO_buf79_stencil_110_merged940_132
    // stencil_0_FIFO_buf79_stencil_110_merged940_133
    // stencil_0_FIFO_buf79_stencil_110_merged940_134
    // stencil_0_FIFO_buf79_stencil_110_merged940_135
    // stencil_0_FIFO_buf79_stencil_110_merged940_136
    // stencil_0_FIFO_buf79_stencil_110_merged940_137
    // stencil_0_FIFO_buf79_stencil_110_merged940_138
    // stencil_0_FIFO_buf79_stencil_110_merged940_139
    // stencil_0_FIFO_buf79_stencil_110_merged940_140
    // stencil_0_FIFO_buf79_stencil_110_merged940_141
    // stencil_0_FIFO_buf79_stencil_110_merged940_142
    // stencil_0_FIFO_buf79_stencil_110_merged940_143
    // stencil_0_FIFO_buf79_stencil_110_merged940_144
    // stencil_0_FIFO_buf79_stencil_110_merged940_145
    // stencil_0_FIFO_buf79_stencil_110_merged940_146
    // stencil_0_FIFO_buf79_stencil_110_merged940_147
    // stencil_0_FIFO_buf79_stencil_110_merged940_148
    // stencil_0_FIFO_buf79_stencil_110_merged940_149
    // stencil_0_FIFO_buf79_stencil_110_merged940_150
    // stencil_0_FIFO_buf79_stencil_110_merged940_151
    // stencil_0_FIFO_buf79_stencil_110_merged940_152
    // stencil_0_FIFO_buf79_stencil_110_merged940_153
    // stencil_0_FIFO_buf79_stencil_110_merged940_154
    // stencil_0_FIFO_buf79_stencil_110_merged940_155
    // stencil_0_FIFO_buf79_stencil_110_merged940_156
    // stencil_0_FIFO_buf79_stencil_110_merged940_157
    // stencil_0_FIFO_buf79_stencil_110_merged940_158
    // stencil_0_FIFO_buf79_stencil_110_merged940_159
    // stencil_0_FIFO_buf79_stencil_110_merged940_160
    // stencil_0_FIFO_buf79_stencil_110_merged940_161
    // stencil_0_FIFO_buf79_stencil_110_merged940_162
    // stencil_0_FIFO_buf79_stencil_110_merged940_163
    // stencil_0_FIFO_buf79_stencil_110_merged940_164
    // stencil_0_FIFO_buf79_stencil_110_merged940_165
    // stencil_0_FIFO_buf79_stencil_110_merged940_166
    // stencil_0_FIFO_buf79_stencil_110_merged940_167
    // stencil_0_FIFO_buf79_stencil_110_merged940_168
    // stencil_0_FIFO_buf79_stencil_110_merged940_169
    // stencil_0_FIFO_buf79_stencil_110_merged940_170
    // stencil_0_FIFO_buf79_stencil_110_merged940_171
    // stencil_0_FIFO_buf79_stencil_110_merged940_172
    // stencil_0_FIFO_buf79_stencil_110_merged940_173
    // stencil_0_FIFO_buf79_stencil_110_merged940_174
    // stencil_0_FIFO_buf79_stencil_110_merged940_175
    // stencil_0_FIFO_buf79_stencil_110_merged940_176
    // stencil_0_FIFO_buf79_stencil_110_merged940_177
    // stencil_0_FIFO_buf79_stencil_110_merged940_178
    // stencil_0_FIFO_buf79_stencil_110_merged940_179
    // stencil_0_FIFO_buf79_stencil_110_merged940_180
    // stencil_0_FIFO_buf79_stencil_110_merged940_181
    // stencil_0_FIFO_buf79_stencil_110_merged940_182
    // stencil_0_FIFO_buf79_stencil_110_merged940_183
    // stencil_0_FIFO_buf79_stencil_110_merged940_184
    // stencil_0_FIFO_buf79_stencil_110_merged940_185
    // stencil_0_FIFO_buf79_stencil_110_merged940_186
    // stencil_0_FIFO_buf79_stencil_110_merged940_187
    // stencil_0_FIFO_buf79_stencil_110_merged940_188
    // stencil_0_FIFO_buf79_stencil_110_merged940_189
    // stencil_0_FIFO_buf79_stencil_110_merged940_190
    // stencil_0_FIFO_buf79_stencil_110_merged940_191

	hw_uint<4608> result;
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_48_res = stencil_0_FIFO_buf79_stencil_110_merged940_48_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<0, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_48_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_49_res = stencil_0_FIFO_buf79_stencil_110_merged940_49_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<32, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_49_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_50_res = stencil_0_FIFO_buf79_stencil_110_merged940_50_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<64, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_50_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_51_res = stencil_0_FIFO_buf79_stencil_110_merged940_51_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<96, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_51_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_52_res = stencil_0_FIFO_buf79_stencil_110_merged940_52_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<128, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_52_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_53_res = stencil_0_FIFO_buf79_stencil_110_merged940_53_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<160, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_53_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_54_res = stencil_0_FIFO_buf79_stencil_110_merged940_54_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<192, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_54_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_55_res = stencil_0_FIFO_buf79_stencil_110_merged940_55_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<224, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_55_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_56_res = stencil_0_FIFO_buf79_stencil_110_merged940_56_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<256, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_56_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_57_res = stencil_0_FIFO_buf79_stencil_110_merged940_57_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<288, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_57_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_58_res = stencil_0_FIFO_buf79_stencil_110_merged940_58_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<320, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_58_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_59_res = stencil_0_FIFO_buf79_stencil_110_merged940_59_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<352, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_59_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_60_res = stencil_0_FIFO_buf79_stencil_110_merged940_60_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<384, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_60_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_61_res = stencil_0_FIFO_buf79_stencil_110_merged940_61_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<416, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_61_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_62_res = stencil_0_FIFO_buf79_stencil_110_merged940_62_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<448, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_62_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_63_res = stencil_0_FIFO_buf79_stencil_110_merged940_63_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<480, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_63_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_64_res = stencil_0_FIFO_buf79_stencil_110_merged940_64_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<512, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_64_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_65_res = stencil_0_FIFO_buf79_stencil_110_merged940_65_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<544, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_65_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_66_res = stencil_0_FIFO_buf79_stencil_110_merged940_66_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<576, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_66_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_67_res = stencil_0_FIFO_buf79_stencil_110_merged940_67_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<608, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_67_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_68_res = stencil_0_FIFO_buf79_stencil_110_merged940_68_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<640, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_68_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_69_res = stencil_0_FIFO_buf79_stencil_110_merged940_69_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<672, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_69_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_70_res = stencil_0_FIFO_buf79_stencil_110_merged940_70_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<704, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_70_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_71_res = stencil_0_FIFO_buf79_stencil_110_merged940_71_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<736, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_71_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_72_res = stencil_0_FIFO_buf79_stencil_110_merged940_72_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<768, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_72_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_73_res = stencil_0_FIFO_buf79_stencil_110_merged940_73_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<800, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_73_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_74_res = stencil_0_FIFO_buf79_stencil_110_merged940_74_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<832, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_74_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_75_res = stencil_0_FIFO_buf79_stencil_110_merged940_75_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<864, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_75_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_76_res = stencil_0_FIFO_buf79_stencil_110_merged940_76_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<896, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_76_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_77_res = stencil_0_FIFO_buf79_stencil_110_merged940_77_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<928, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_77_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_78_res = stencil_0_FIFO_buf79_stencil_110_merged940_78_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<960, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_78_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_79_res = stencil_0_FIFO_buf79_stencil_110_merged940_79_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<992, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_79_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_80_res = stencil_0_FIFO_buf79_stencil_110_merged940_80_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<1024, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_80_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_81_res = stencil_0_FIFO_buf79_stencil_110_merged940_81_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<1056, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_81_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_82_res = stencil_0_FIFO_buf79_stencil_110_merged940_82_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<1088, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_82_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_83_res = stencil_0_FIFO_buf79_stencil_110_merged940_83_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<1120, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_83_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_84_res = stencil_0_FIFO_buf79_stencil_110_merged940_84_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<1152, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_84_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_85_res = stencil_0_FIFO_buf79_stencil_110_merged940_85_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<1184, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_85_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_86_res = stencil_0_FIFO_buf79_stencil_110_merged940_86_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<1216, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_86_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_87_res = stencil_0_FIFO_buf79_stencil_110_merged940_87_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<1248, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_87_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_88_res = stencil_0_FIFO_buf79_stencil_110_merged940_88_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<1280, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_88_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_89_res = stencil_0_FIFO_buf79_stencil_110_merged940_89_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<1312, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_89_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_90_res = stencil_0_FIFO_buf79_stencil_110_merged940_90_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<1344, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_90_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_91_res = stencil_0_FIFO_buf79_stencil_110_merged940_91_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<1376, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_91_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_92_res = stencil_0_FIFO_buf79_stencil_110_merged940_92_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<1408, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_92_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_93_res = stencil_0_FIFO_buf79_stencil_110_merged940_93_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<1440, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_93_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_94_res = stencil_0_FIFO_buf79_stencil_110_merged940_94_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<1472, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_94_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_95_res = stencil_0_FIFO_buf79_stencil_110_merged940_95_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<1504, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_95_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_96_res = stencil_0_FIFO_buf79_stencil_110_merged940_96_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<1536, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_96_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_97_res = stencil_0_FIFO_buf79_stencil_110_merged940_97_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<1568, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_97_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_98_res = stencil_0_FIFO_buf79_stencil_110_merged940_98_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<1600, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_98_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_99_res = stencil_0_FIFO_buf79_stencil_110_merged940_99_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<1632, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_99_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_100_res = stencil_0_FIFO_buf79_stencil_110_merged940_100_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<1664, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_100_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_101_res = stencil_0_FIFO_buf79_stencil_110_merged940_101_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<1696, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_101_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_102_res = stencil_0_FIFO_buf79_stencil_110_merged940_102_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<1728, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_102_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_103_res = stencil_0_FIFO_buf79_stencil_110_merged940_103_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<1760, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_103_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_104_res = stencil_0_FIFO_buf79_stencil_110_merged940_104_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<1792, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_104_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_105_res = stencil_0_FIFO_buf79_stencil_110_merged940_105_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<1824, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_105_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_106_res = stencil_0_FIFO_buf79_stencil_110_merged940_106_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<1856, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_106_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_107_res = stencil_0_FIFO_buf79_stencil_110_merged940_107_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<1888, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_107_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_108_res = stencil_0_FIFO_buf79_stencil_110_merged940_108_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<1920, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_108_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_109_res = stencil_0_FIFO_buf79_stencil_110_merged940_109_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<1952, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_109_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_110_res = stencil_0_FIFO_buf79_stencil_110_merged940_110_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<1984, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_110_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_111_res = stencil_0_FIFO_buf79_stencil_110_merged940_111_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<2016, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_111_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_112_res = stencil_0_FIFO_buf79_stencil_110_merged940_112_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<2048, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_112_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_113_res = stencil_0_FIFO_buf79_stencil_110_merged940_113_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<2080, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_113_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_114_res = stencil_0_FIFO_buf79_stencil_110_merged940_114_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<2112, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_114_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_115_res = stencil_0_FIFO_buf79_stencil_110_merged940_115_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<2144, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_115_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_116_res = stencil_0_FIFO_buf79_stencil_110_merged940_116_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<2176, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_116_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_117_res = stencil_0_FIFO_buf79_stencil_110_merged940_117_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<2208, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_117_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_118_res = stencil_0_FIFO_buf79_stencil_110_merged940_118_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<2240, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_118_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_119_res = stencil_0_FIFO_buf79_stencil_110_merged940_119_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<2272, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_119_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_120_res = stencil_0_FIFO_buf79_stencil_110_merged940_120_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<2304, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_120_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_121_res = stencil_0_FIFO_buf79_stencil_110_merged940_121_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<2336, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_121_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_122_res = stencil_0_FIFO_buf79_stencil_110_merged940_122_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<2368, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_122_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_123_res = stencil_0_FIFO_buf79_stencil_110_merged940_123_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<2400, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_123_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_124_res = stencil_0_FIFO_buf79_stencil_110_merged940_124_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<2432, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_124_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_125_res = stencil_0_FIFO_buf79_stencil_110_merged940_125_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<2464, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_125_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_126_res = stencil_0_FIFO_buf79_stencil_110_merged940_126_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<2496, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_126_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_127_res = stencil_0_FIFO_buf79_stencil_110_merged940_127_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<2528, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_127_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_128_res = stencil_0_FIFO_buf79_stencil_110_merged940_128_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<2560, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_128_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_129_res = stencil_0_FIFO_buf79_stencil_110_merged940_129_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<2592, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_129_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_130_res = stencil_0_FIFO_buf79_stencil_110_merged940_130_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<2624, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_130_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_131_res = stencil_0_FIFO_buf79_stencil_110_merged940_131_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<2656, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_131_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_132_res = stencil_0_FIFO_buf79_stencil_110_merged940_132_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<2688, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_132_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_133_res = stencil_0_FIFO_buf79_stencil_110_merged940_133_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<2720, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_133_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_134_res = stencil_0_FIFO_buf79_stencil_110_merged940_134_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<2752, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_134_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_135_res = stencil_0_FIFO_buf79_stencil_110_merged940_135_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<2784, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_135_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_136_res = stencil_0_FIFO_buf79_stencil_110_merged940_136_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<2816, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_136_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_137_res = stencil_0_FIFO_buf79_stencil_110_merged940_137_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<2848, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_137_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_138_res = stencil_0_FIFO_buf79_stencil_110_merged940_138_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<2880, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_138_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_139_res = stencil_0_FIFO_buf79_stencil_110_merged940_139_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<2912, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_139_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_140_res = stencil_0_FIFO_buf79_stencil_110_merged940_140_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<2944, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_140_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_141_res = stencil_0_FIFO_buf79_stencil_110_merged940_141_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<2976, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_141_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_142_res = stencil_0_FIFO_buf79_stencil_110_merged940_142_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<3008, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_142_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_143_res = stencil_0_FIFO_buf79_stencil_110_merged940_143_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<3040, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_143_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_144_res = stencil_0_FIFO_buf79_stencil_110_merged940_144_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<3072, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_144_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_145_res = stencil_0_FIFO_buf79_stencil_110_merged940_145_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<3104, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_145_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_146_res = stencil_0_FIFO_buf79_stencil_110_merged940_146_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<3136, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_146_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_147_res = stencil_0_FIFO_buf79_stencil_110_merged940_147_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<3168, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_147_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_148_res = stencil_0_FIFO_buf79_stencil_110_merged940_148_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<3200, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_148_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_149_res = stencil_0_FIFO_buf79_stencil_110_merged940_149_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<3232, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_149_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_150_res = stencil_0_FIFO_buf79_stencil_110_merged940_150_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<3264, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_150_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_151_res = stencil_0_FIFO_buf79_stencil_110_merged940_151_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<3296, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_151_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_152_res = stencil_0_FIFO_buf79_stencil_110_merged940_152_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<3328, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_152_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_153_res = stencil_0_FIFO_buf79_stencil_110_merged940_153_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<3360, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_153_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_154_res = stencil_0_FIFO_buf79_stencil_110_merged940_154_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<3392, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_154_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_155_res = stencil_0_FIFO_buf79_stencil_110_merged940_155_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<3424, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_155_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_156_res = stencil_0_FIFO_buf79_stencil_110_merged940_156_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<3456, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_156_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_157_res = stencil_0_FIFO_buf79_stencil_110_merged940_157_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<3488, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_157_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_158_res = stencil_0_FIFO_buf79_stencil_110_merged940_158_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<3520, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_158_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_159_res = stencil_0_FIFO_buf79_stencil_110_merged940_159_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<3552, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_159_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_160_res = stencil_0_FIFO_buf79_stencil_110_merged940_160_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<3584, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_160_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_161_res = stencil_0_FIFO_buf79_stencil_110_merged940_161_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<3616, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_161_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_162_res = stencil_0_FIFO_buf79_stencil_110_merged940_162_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<3648, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_162_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_163_res = stencil_0_FIFO_buf79_stencil_110_merged940_163_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<3680, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_163_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_164_res = stencil_0_FIFO_buf79_stencil_110_merged940_164_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<3712, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_164_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_165_res = stencil_0_FIFO_buf79_stencil_110_merged940_165_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<3744, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_165_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_166_res = stencil_0_FIFO_buf79_stencil_110_merged940_166_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<3776, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_166_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_167_res = stencil_0_FIFO_buf79_stencil_110_merged940_167_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<3808, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_167_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_168_res = stencil_0_FIFO_buf79_stencil_110_merged940_168_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<3840, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_168_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_169_res = stencil_0_FIFO_buf79_stencil_110_merged940_169_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<3872, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_169_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_170_res = stencil_0_FIFO_buf79_stencil_110_merged940_170_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<3904, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_170_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_171_res = stencil_0_FIFO_buf79_stencil_110_merged940_171_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<3936, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_171_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_172_res = stencil_0_FIFO_buf79_stencil_110_merged940_172_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<3968, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_172_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_173_res = stencil_0_FIFO_buf79_stencil_110_merged940_173_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<4000, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_173_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_174_res = stencil_0_FIFO_buf79_stencil_110_merged940_174_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<4032, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_174_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_175_res = stencil_0_FIFO_buf79_stencil_110_merged940_175_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<4064, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_175_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_176_res = stencil_0_FIFO_buf79_stencil_110_merged940_176_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<4096, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_176_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_177_res = stencil_0_FIFO_buf79_stencil_110_merged940_177_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<4128, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_177_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_178_res = stencil_0_FIFO_buf79_stencil_110_merged940_178_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<4160, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_178_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_179_res = stencil_0_FIFO_buf79_stencil_110_merged940_179_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<4192, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_179_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_180_res = stencil_0_FIFO_buf79_stencil_110_merged940_180_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<4224, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_180_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_181_res = stencil_0_FIFO_buf79_stencil_110_merged940_181_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<4256, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_181_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_182_res = stencil_0_FIFO_buf79_stencil_110_merged940_182_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<4288, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_182_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_183_res = stencil_0_FIFO_buf79_stencil_110_merged940_183_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<4320, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_183_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_184_res = stencil_0_FIFO_buf79_stencil_110_merged940_184_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<4352, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_184_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_185_res = stencil_0_FIFO_buf79_stencil_110_merged940_185_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<4384, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_185_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_186_res = stencil_0_FIFO_buf79_stencil_110_merged940_186_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<4416, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_186_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_187_res = stencil_0_FIFO_buf79_stencil_110_merged940_187_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<4448, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_187_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_188_res = stencil_0_FIFO_buf79_stencil_110_merged940_188_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<4480, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_188_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_189_res = stencil_0_FIFO_buf79_stencil_110_merged940_189_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<4512, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_189_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_190_res = stencil_0_FIFO_buf79_stencil_110_merged940_190_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<4544, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_190_res);
	hw_uint<32>  stencil_0_FIFO_buf79_stencil_110_merged940_191_res = stencil_0_FIFO_buf79_stencil_110_merged940_191_select(stencil_0_FIFO_buf79, root, stencil_19, stencil_110, dynamic_address);
	set_at<4576, 4608>(result, stencil_0_FIFO_buf79_stencil_110_merged940_191_res);
	return result;
}

#include "hw_classes.h"

struct stencil_1_stencil_110_merged940_32_to_stencil_1_stencil_1_ld52_merged960_16_cache {
	// RAM Box: {[10, 1994], [-5, 1084]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_1_stencil_110_merged940_33_to_stencil_1_stencil_1_ld52_merged960_17_cache {
	// RAM Box: {[9, 1993], [-5, 1084]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_1_stencil_110_merged940_34_to_stencil_1_stencil_1_ld52_merged960_18_cache {
	// RAM Box: {[8, 1992], [-5, 1084]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_1_stencil_110_merged940_35_to_stencil_1_stencil_1_ld52_merged960_19_cache {
	// RAM Box: {[7, 1991], [-5, 1084]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_1_stencil_110_merged940_36_to_stencil_1_stencil_1_ld52_merged960_20_cache {
	// RAM Box: {[6, 1990], [-5, 1084]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_1_stencil_110_merged940_37_to_stencil_1_stencil_1_ld52_merged960_21_cache {
	// RAM Box: {[5, 1989], [-5, 1084]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_1_stencil_110_merged940_38_to_stencil_1_stencil_1_ld52_merged960_22_cache {
	// RAM Box: {[4, 1988], [-5, 1084]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_1_stencil_110_merged940_39_to_stencil_1_stencil_1_ld52_merged960_23_cache {
	// RAM Box: {[3, 1987], [-5, 1084]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_1_stencil_110_merged940_40_to_stencil_1_stencil_1_ld52_merged960_24_cache {
	// RAM Box: {[2, 1986], [-5, 1084]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_1_stencil_110_merged940_41_to_stencil_1_stencil_1_ld52_merged960_25_cache {
	// RAM Box: {[1, 1985], [-5, 1084]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_1_stencil_110_merged940_42_to_stencil_1_stencil_1_ld52_merged960_26_cache {
	// RAM Box: {[0, 1984], [-5, 1084]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_1_stencil_110_merged940_43_to_stencil_1_stencil_1_ld52_merged960_27_cache {
	// RAM Box: {[-1, 1983], [-5, 1084]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_1_stencil_110_merged940_44_to_stencil_1_stencil_1_ld52_merged960_28_cache {
	// RAM Box: {[-2, 1982], [-5, 1084]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_1_stencil_110_merged940_45_to_stencil_1_stencil_1_ld52_merged960_29_cache {
	// RAM Box: {[-3, 1981], [-5, 1084]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_1_stencil_110_merged940_46_to_stencil_1_stencil_1_ld52_merged960_30_cache {
	// RAM Box: {[-4, 1980], [-5, 1084]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_1_stencil_110_merged940_47_to_stencil_1_stencil_1_ld52_merged960_31_cache {
	// RAM Box: {[-5, 1979], [-5, 1084]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_1_cache {
  // # of banks: 16
  stencil_1_stencil_110_merged940_32_to_stencil_1_stencil_1_ld52_merged960_16_cache stencil_1_stencil_110_merged940_32_to_stencil_1_stencil_1_ld52_merged960_16;
  stencil_1_stencil_110_merged940_33_to_stencil_1_stencil_1_ld52_merged960_17_cache stencil_1_stencil_110_merged940_33_to_stencil_1_stencil_1_ld52_merged960_17;
  stencil_1_stencil_110_merged940_34_to_stencil_1_stencil_1_ld52_merged960_18_cache stencil_1_stencil_110_merged940_34_to_stencil_1_stencil_1_ld52_merged960_18;
  stencil_1_stencil_110_merged940_35_to_stencil_1_stencil_1_ld52_merged960_19_cache stencil_1_stencil_110_merged940_35_to_stencil_1_stencil_1_ld52_merged960_19;
  stencil_1_stencil_110_merged940_36_to_stencil_1_stencil_1_ld52_merged960_20_cache stencil_1_stencil_110_merged940_36_to_stencil_1_stencil_1_ld52_merged960_20;
  stencil_1_stencil_110_merged940_37_to_stencil_1_stencil_1_ld52_merged960_21_cache stencil_1_stencil_110_merged940_37_to_stencil_1_stencil_1_ld52_merged960_21;
  stencil_1_stencil_110_merged940_38_to_stencil_1_stencil_1_ld52_merged960_22_cache stencil_1_stencil_110_merged940_38_to_stencil_1_stencil_1_ld52_merged960_22;
  stencil_1_stencil_110_merged940_39_to_stencil_1_stencil_1_ld52_merged960_23_cache stencil_1_stencil_110_merged940_39_to_stencil_1_stencil_1_ld52_merged960_23;
  stencil_1_stencil_110_merged940_40_to_stencil_1_stencil_1_ld52_merged960_24_cache stencil_1_stencil_110_merged940_40_to_stencil_1_stencil_1_ld52_merged960_24;
  stencil_1_stencil_110_merged940_41_to_stencil_1_stencil_1_ld52_merged960_25_cache stencil_1_stencil_110_merged940_41_to_stencil_1_stencil_1_ld52_merged960_25;
  stencil_1_stencil_110_merged940_42_to_stencil_1_stencil_1_ld52_merged960_26_cache stencil_1_stencil_110_merged940_42_to_stencil_1_stencil_1_ld52_merged960_26;
  stencil_1_stencil_110_merged940_43_to_stencil_1_stencil_1_ld52_merged960_27_cache stencil_1_stencil_110_merged940_43_to_stencil_1_stencil_1_ld52_merged960_27;
  stencil_1_stencil_110_merged940_44_to_stencil_1_stencil_1_ld52_merged960_28_cache stencil_1_stencil_110_merged940_44_to_stencil_1_stencil_1_ld52_merged960_28;
  stencil_1_stencil_110_merged940_45_to_stencil_1_stencil_1_ld52_merged960_29_cache stencil_1_stencil_110_merged940_45_to_stencil_1_stencil_1_ld52_merged960_29;
  stencil_1_stencil_110_merged940_46_to_stencil_1_stencil_1_ld52_merged960_30_cache stencil_1_stencil_110_merged940_46_to_stencil_1_stencil_1_ld52_merged960_30;
  stencil_1_stencil_110_merged940_47_to_stencil_1_stencil_1_ld52_merged960_31_cache stencil_1_stencil_110_merged940_47_to_stencil_1_stencil_1_ld52_merged960_31;
};



inline void stencil_1_stencil_110_merged940_32_write(hw_uint<32> & stencil_1_stencil_110_merged940_32, stencil_1_cache& stencil_1, int root, int stencil_19, int stencil_110, int dynamic_address) {
  stencil_1.stencil_1_stencil_110_merged940_32_to_stencil_1_stencil_1_ld52_merged960_16.push(stencil_1_stencil_110_merged940_32);
}

inline void stencil_1_stencil_110_merged940_33_write(hw_uint<32> & stencil_1_stencil_110_merged940_33, stencil_1_cache& stencil_1, int root, int stencil_19, int stencil_110, int dynamic_address) {
  stencil_1.stencil_1_stencil_110_merged940_33_to_stencil_1_stencil_1_ld52_merged960_17.push(stencil_1_stencil_110_merged940_33);
}

inline void stencil_1_stencil_110_merged940_34_write(hw_uint<32> & stencil_1_stencil_110_merged940_34, stencil_1_cache& stencil_1, int root, int stencil_19, int stencil_110, int dynamic_address) {
  stencil_1.stencil_1_stencil_110_merged940_34_to_stencil_1_stencil_1_ld52_merged960_18.push(stencil_1_stencil_110_merged940_34);
}

inline void stencil_1_stencil_110_merged940_35_write(hw_uint<32> & stencil_1_stencil_110_merged940_35, stencil_1_cache& stencil_1, int root, int stencil_19, int stencil_110, int dynamic_address) {
  stencil_1.stencil_1_stencil_110_merged940_35_to_stencil_1_stencil_1_ld52_merged960_19.push(stencil_1_stencil_110_merged940_35);
}

inline void stencil_1_stencil_110_merged940_36_write(hw_uint<32> & stencil_1_stencil_110_merged940_36, stencil_1_cache& stencil_1, int root, int stencil_19, int stencil_110, int dynamic_address) {
  stencil_1.stencil_1_stencil_110_merged940_36_to_stencil_1_stencil_1_ld52_merged960_20.push(stencil_1_stencil_110_merged940_36);
}

inline void stencil_1_stencil_110_merged940_37_write(hw_uint<32> & stencil_1_stencil_110_merged940_37, stencil_1_cache& stencil_1, int root, int stencil_19, int stencil_110, int dynamic_address) {
  stencil_1.stencil_1_stencil_110_merged940_37_to_stencil_1_stencil_1_ld52_merged960_21.push(stencil_1_stencil_110_merged940_37);
}

inline void stencil_1_stencil_110_merged940_38_write(hw_uint<32> & stencil_1_stencil_110_merged940_38, stencil_1_cache& stencil_1, int root, int stencil_19, int stencil_110, int dynamic_address) {
  stencil_1.stencil_1_stencil_110_merged940_38_to_stencil_1_stencil_1_ld52_merged960_22.push(stencil_1_stencil_110_merged940_38);
}

inline void stencil_1_stencil_110_merged940_39_write(hw_uint<32> & stencil_1_stencil_110_merged940_39, stencil_1_cache& stencil_1, int root, int stencil_19, int stencil_110, int dynamic_address) {
  stencil_1.stencil_1_stencil_110_merged940_39_to_stencil_1_stencil_1_ld52_merged960_23.push(stencil_1_stencil_110_merged940_39);
}

inline void stencil_1_stencil_110_merged940_40_write(hw_uint<32> & stencil_1_stencil_110_merged940_40, stencil_1_cache& stencil_1, int root, int stencil_19, int stencil_110, int dynamic_address) {
  stencil_1.stencil_1_stencil_110_merged940_40_to_stencil_1_stencil_1_ld52_merged960_24.push(stencil_1_stencil_110_merged940_40);
}

inline void stencil_1_stencil_110_merged940_41_write(hw_uint<32> & stencil_1_stencil_110_merged940_41, stencil_1_cache& stencil_1, int root, int stencil_19, int stencil_110, int dynamic_address) {
  stencil_1.stencil_1_stencil_110_merged940_41_to_stencil_1_stencil_1_ld52_merged960_25.push(stencil_1_stencil_110_merged940_41);
}

inline void stencil_1_stencil_110_merged940_42_write(hw_uint<32> & stencil_1_stencil_110_merged940_42, stencil_1_cache& stencil_1, int root, int stencil_19, int stencil_110, int dynamic_address) {
  stencil_1.stencil_1_stencil_110_merged940_42_to_stencil_1_stencil_1_ld52_merged960_26.push(stencil_1_stencil_110_merged940_42);
}

inline void stencil_1_stencil_110_merged940_43_write(hw_uint<32> & stencil_1_stencil_110_merged940_43, stencil_1_cache& stencil_1, int root, int stencil_19, int stencil_110, int dynamic_address) {
  stencil_1.stencil_1_stencil_110_merged940_43_to_stencil_1_stencil_1_ld52_merged960_27.push(stencil_1_stencil_110_merged940_43);
}

inline void stencil_1_stencil_110_merged940_44_write(hw_uint<32> & stencil_1_stencil_110_merged940_44, stencil_1_cache& stencil_1, int root, int stencil_19, int stencil_110, int dynamic_address) {
  stencil_1.stencil_1_stencil_110_merged940_44_to_stencil_1_stencil_1_ld52_merged960_28.push(stencil_1_stencil_110_merged940_44);
}

inline void stencil_1_stencil_110_merged940_45_write(hw_uint<32> & stencil_1_stencil_110_merged940_45, stencil_1_cache& stencil_1, int root, int stencil_19, int stencil_110, int dynamic_address) {
  stencil_1.stencil_1_stencil_110_merged940_45_to_stencil_1_stencil_1_ld52_merged960_29.push(stencil_1_stencil_110_merged940_45);
}

inline void stencil_1_stencil_110_merged940_46_write(hw_uint<32> & stencil_1_stencil_110_merged940_46, stencil_1_cache& stencil_1, int root, int stencil_19, int stencil_110, int dynamic_address) {
  stencil_1.stencil_1_stencil_110_merged940_46_to_stencil_1_stencil_1_ld52_merged960_30.push(stencil_1_stencil_110_merged940_46);
}

inline void stencil_1_stencil_110_merged940_47_write(hw_uint<32> & stencil_1_stencil_110_merged940_47, stencil_1_cache& stencil_1, int root, int stencil_19, int stencil_110, int dynamic_address) {
  stencil_1.stencil_1_stencil_110_merged940_47_to_stencil_1_stencil_1_ld52_merged960_31.push(stencil_1_stencil_110_merged940_47);
}

inline hw_uint<32>  stencil_1_stencil_1_ld52_merged960_16_select(stencil_1_cache& stencil_1, int root, int stencil_1_ld53, int stencil_1_ld52, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_stencil_1_ld52_merged960_16 read pattern: { stencil_1_ld52_merged960[root = 0, stencil_1_ld53, stencil_1_ld52] -> stencil_1[10 + 16stencil_1_ld52, -5 + stencil_1_ld53] : 0 <= stencil_1_ld53 <= 1089 and 0 <= stencil_1_ld52 <= 124 }
  // Read schedule : { stencil_1_ld52_merged960[root = 0, stencil_1_ld53, stencil_1_ld52] -> [2 + stencil_1_ld53, 1 + stencil_1_ld52, 2] : 0 <= stencil_1_ld53 <= 1089 and 0 <= stencil_1_ld52 <= 124 }
  // Write schedule: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  auto value_stencil_1_stencil_110_merged940_32 = stencil_1.stencil_1_stencil_110_merged940_32_to_stencil_1_stencil_1_ld52_merged960_16.peek(/* one reader or all rams */ 0);
  return value_stencil_1_stencil_110_merged940_32;
  return 0;
}

inline hw_uint<32>  stencil_1_stencil_1_ld52_merged960_17_select(stencil_1_cache& stencil_1, int root, int stencil_1_ld53, int stencil_1_ld52, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_stencil_1_ld52_merged960_17 read pattern: { stencil_1_ld52_merged960[root = 0, stencil_1_ld53, stencil_1_ld52] -> stencil_1[9 + 16stencil_1_ld52, -5 + stencil_1_ld53] : 0 <= stencil_1_ld53 <= 1089 and 0 <= stencil_1_ld52 <= 124 }
  // Read schedule : { stencil_1_ld52_merged960[root = 0, stencil_1_ld53, stencil_1_ld52] -> [2 + stencil_1_ld53, 1 + stencil_1_ld52, 2] : 0 <= stencil_1_ld53 <= 1089 and 0 <= stencil_1_ld52 <= 124 }
  // Write schedule: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  auto value_stencil_1_stencil_110_merged940_33 = stencil_1.stencil_1_stencil_110_merged940_33_to_stencil_1_stencil_1_ld52_merged960_17.peek(/* one reader or all rams */ 0);
  return value_stencil_1_stencil_110_merged940_33;
  return 0;
}

inline hw_uint<32>  stencil_1_stencil_1_ld52_merged960_18_select(stencil_1_cache& stencil_1, int root, int stencil_1_ld53, int stencil_1_ld52, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_stencil_1_ld52_merged960_18 read pattern: { stencil_1_ld52_merged960[root = 0, stencil_1_ld53, stencil_1_ld52] -> stencil_1[8 + 16stencil_1_ld52, -5 + stencil_1_ld53] : 0 <= stencil_1_ld53 <= 1089 and 0 <= stencil_1_ld52 <= 124 }
  // Read schedule : { stencil_1_ld52_merged960[root = 0, stencil_1_ld53, stencil_1_ld52] -> [2 + stencil_1_ld53, 1 + stencil_1_ld52, 2] : 0 <= stencil_1_ld53 <= 1089 and 0 <= stencil_1_ld52 <= 124 }
  // Write schedule: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  auto value_stencil_1_stencil_110_merged940_34 = stencil_1.stencil_1_stencil_110_merged940_34_to_stencil_1_stencil_1_ld52_merged960_18.peek(/* one reader or all rams */ 0);
  return value_stencil_1_stencil_110_merged940_34;
  return 0;
}

inline hw_uint<32>  stencil_1_stencil_1_ld52_merged960_19_select(stencil_1_cache& stencil_1, int root, int stencil_1_ld53, int stencil_1_ld52, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_stencil_1_ld52_merged960_19 read pattern: { stencil_1_ld52_merged960[root = 0, stencil_1_ld53, stencil_1_ld52] -> stencil_1[7 + 16stencil_1_ld52, -5 + stencil_1_ld53] : 0 <= stencil_1_ld53 <= 1089 and 0 <= stencil_1_ld52 <= 124 }
  // Read schedule : { stencil_1_ld52_merged960[root = 0, stencil_1_ld53, stencil_1_ld52] -> [2 + stencil_1_ld53, 1 + stencil_1_ld52, 2] : 0 <= stencil_1_ld53 <= 1089 and 0 <= stencil_1_ld52 <= 124 }
  // Write schedule: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  auto value_stencil_1_stencil_110_merged940_35 = stencil_1.stencil_1_stencil_110_merged940_35_to_stencil_1_stencil_1_ld52_merged960_19.peek(/* one reader or all rams */ 0);
  return value_stencil_1_stencil_110_merged940_35;
  return 0;
}

inline hw_uint<32>  stencil_1_stencil_1_ld52_merged960_20_select(stencil_1_cache& stencil_1, int root, int stencil_1_ld53, int stencil_1_ld52, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_stencil_1_ld52_merged960_20 read pattern: { stencil_1_ld52_merged960[root = 0, stencil_1_ld53, stencil_1_ld52] -> stencil_1[6 + 16stencil_1_ld52, -5 + stencil_1_ld53] : 0 <= stencil_1_ld53 <= 1089 and 0 <= stencil_1_ld52 <= 124 }
  // Read schedule : { stencil_1_ld52_merged960[root = 0, stencil_1_ld53, stencil_1_ld52] -> [2 + stencil_1_ld53, 1 + stencil_1_ld52, 2] : 0 <= stencil_1_ld53 <= 1089 and 0 <= stencil_1_ld52 <= 124 }
  // Write schedule: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  auto value_stencil_1_stencil_110_merged940_36 = stencil_1.stencil_1_stencil_110_merged940_36_to_stencil_1_stencil_1_ld52_merged960_20.peek(/* one reader or all rams */ 0);
  return value_stencil_1_stencil_110_merged940_36;
  return 0;
}

inline hw_uint<32>  stencil_1_stencil_1_ld52_merged960_21_select(stencil_1_cache& stencil_1, int root, int stencil_1_ld53, int stencil_1_ld52, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_stencil_1_ld52_merged960_21 read pattern: { stencil_1_ld52_merged960[root = 0, stencil_1_ld53, stencil_1_ld52] -> stencil_1[5 + 16stencil_1_ld52, -5 + stencil_1_ld53] : 0 <= stencil_1_ld53 <= 1089 and 0 <= stencil_1_ld52 <= 124 }
  // Read schedule : { stencil_1_ld52_merged960[root = 0, stencil_1_ld53, stencil_1_ld52] -> [2 + stencil_1_ld53, 1 + stencil_1_ld52, 2] : 0 <= stencil_1_ld53 <= 1089 and 0 <= stencil_1_ld52 <= 124 }
  // Write schedule: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  auto value_stencil_1_stencil_110_merged940_37 = stencil_1.stencil_1_stencil_110_merged940_37_to_stencil_1_stencil_1_ld52_merged960_21.peek(/* one reader or all rams */ 0);
  return value_stencil_1_stencil_110_merged940_37;
  return 0;
}

inline hw_uint<32>  stencil_1_stencil_1_ld52_merged960_22_select(stencil_1_cache& stencil_1, int root, int stencil_1_ld53, int stencil_1_ld52, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_stencil_1_ld52_merged960_22 read pattern: { stencil_1_ld52_merged960[root = 0, stencil_1_ld53, stencil_1_ld52] -> stencil_1[4 + 16stencil_1_ld52, -5 + stencil_1_ld53] : 0 <= stencil_1_ld53 <= 1089 and 0 <= stencil_1_ld52 <= 124 }
  // Read schedule : { stencil_1_ld52_merged960[root = 0, stencil_1_ld53, stencil_1_ld52] -> [2 + stencil_1_ld53, 1 + stencil_1_ld52, 2] : 0 <= stencil_1_ld53 <= 1089 and 0 <= stencil_1_ld52 <= 124 }
  // Write schedule: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  auto value_stencil_1_stencil_110_merged940_38 = stencil_1.stencil_1_stencil_110_merged940_38_to_stencil_1_stencil_1_ld52_merged960_22.peek(/* one reader or all rams */ 0);
  return value_stencil_1_stencil_110_merged940_38;
  return 0;
}

inline hw_uint<32>  stencil_1_stencil_1_ld52_merged960_23_select(stencil_1_cache& stencil_1, int root, int stencil_1_ld53, int stencil_1_ld52, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_stencil_1_ld52_merged960_23 read pattern: { stencil_1_ld52_merged960[root = 0, stencil_1_ld53, stencil_1_ld52] -> stencil_1[3 + 16stencil_1_ld52, -5 + stencil_1_ld53] : 0 <= stencil_1_ld53 <= 1089 and 0 <= stencil_1_ld52 <= 124 }
  // Read schedule : { stencil_1_ld52_merged960[root = 0, stencil_1_ld53, stencil_1_ld52] -> [2 + stencil_1_ld53, 1 + stencil_1_ld52, 2] : 0 <= stencil_1_ld53 <= 1089 and 0 <= stencil_1_ld52 <= 124 }
  // Write schedule: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  auto value_stencil_1_stencil_110_merged940_39 = stencil_1.stencil_1_stencil_110_merged940_39_to_stencil_1_stencil_1_ld52_merged960_23.peek(/* one reader or all rams */ 0);
  return value_stencil_1_stencil_110_merged940_39;
  return 0;
}

inline hw_uint<32>  stencil_1_stencil_1_ld52_merged960_24_select(stencil_1_cache& stencil_1, int root, int stencil_1_ld53, int stencil_1_ld52, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_stencil_1_ld52_merged960_24 read pattern: { stencil_1_ld52_merged960[root = 0, stencil_1_ld53, stencil_1_ld52] -> stencil_1[2 + 16stencil_1_ld52, -5 + stencil_1_ld53] : 0 <= stencil_1_ld53 <= 1089 and 0 <= stencil_1_ld52 <= 124 }
  // Read schedule : { stencil_1_ld52_merged960[root = 0, stencil_1_ld53, stencil_1_ld52] -> [2 + stencil_1_ld53, 1 + stencil_1_ld52, 2] : 0 <= stencil_1_ld53 <= 1089 and 0 <= stencil_1_ld52 <= 124 }
  // Write schedule: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  auto value_stencil_1_stencil_110_merged940_40 = stencil_1.stencil_1_stencil_110_merged940_40_to_stencil_1_stencil_1_ld52_merged960_24.peek(/* one reader or all rams */ 0);
  return value_stencil_1_stencil_110_merged940_40;
  return 0;
}

inline hw_uint<32>  stencil_1_stencil_1_ld52_merged960_25_select(stencil_1_cache& stencil_1, int root, int stencil_1_ld53, int stencil_1_ld52, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_stencil_1_ld52_merged960_25 read pattern: { stencil_1_ld52_merged960[root = 0, stencil_1_ld53, stencil_1_ld52] -> stencil_1[1 + 16stencil_1_ld52, -5 + stencil_1_ld53] : 0 <= stencil_1_ld53 <= 1089 and 0 <= stencil_1_ld52 <= 124 }
  // Read schedule : { stencil_1_ld52_merged960[root = 0, stencil_1_ld53, stencil_1_ld52] -> [2 + stencil_1_ld53, 1 + stencil_1_ld52, 2] : 0 <= stencil_1_ld53 <= 1089 and 0 <= stencil_1_ld52 <= 124 }
  // Write schedule: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  auto value_stencil_1_stencil_110_merged940_41 = stencil_1.stencil_1_stencil_110_merged940_41_to_stencil_1_stencil_1_ld52_merged960_25.peek(/* one reader or all rams */ 0);
  return value_stencil_1_stencil_110_merged940_41;
  return 0;
}

inline hw_uint<32>  stencil_1_stencil_1_ld52_merged960_26_select(stencil_1_cache& stencil_1, int root, int stencil_1_ld53, int stencil_1_ld52, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_stencil_1_ld52_merged960_26 read pattern: { stencil_1_ld52_merged960[root = 0, stencil_1_ld53, stencil_1_ld52] -> stencil_1[16stencil_1_ld52, -5 + stencil_1_ld53] : 0 <= stencil_1_ld53 <= 1089 and 0 <= stencil_1_ld52 <= 124 }
  // Read schedule : { stencil_1_ld52_merged960[root = 0, stencil_1_ld53, stencil_1_ld52] -> [2 + stencil_1_ld53, 1 + stencil_1_ld52, 2] : 0 <= stencil_1_ld53 <= 1089 and 0 <= stencil_1_ld52 <= 124 }
  // Write schedule: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  auto value_stencil_1_stencil_110_merged940_42 = stencil_1.stencil_1_stencil_110_merged940_42_to_stencil_1_stencil_1_ld52_merged960_26.peek(/* one reader or all rams */ 0);
  return value_stencil_1_stencil_110_merged940_42;
  return 0;
}

inline hw_uint<32>  stencil_1_stencil_1_ld52_merged960_27_select(stencil_1_cache& stencil_1, int root, int stencil_1_ld53, int stencil_1_ld52, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_stencil_1_ld52_merged960_27 read pattern: { stencil_1_ld52_merged960[root = 0, stencil_1_ld53, stencil_1_ld52] -> stencil_1[-1 + 16stencil_1_ld52, -5 + stencil_1_ld53] : 0 <= stencil_1_ld53 <= 1089 and 0 <= stencil_1_ld52 <= 124 }
  // Read schedule : { stencil_1_ld52_merged960[root = 0, stencil_1_ld53, stencil_1_ld52] -> [2 + stencil_1_ld53, 1 + stencil_1_ld52, 2] : 0 <= stencil_1_ld53 <= 1089 and 0 <= stencil_1_ld52 <= 124 }
  // Write schedule: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  auto value_stencil_1_stencil_110_merged940_43 = stencil_1.stencil_1_stencil_110_merged940_43_to_stencil_1_stencil_1_ld52_merged960_27.peek(/* one reader or all rams */ 0);
  return value_stencil_1_stencil_110_merged940_43;
  return 0;
}

inline hw_uint<32>  stencil_1_stencil_1_ld52_merged960_28_select(stencil_1_cache& stencil_1, int root, int stencil_1_ld53, int stencil_1_ld52, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_stencil_1_ld52_merged960_28 read pattern: { stencil_1_ld52_merged960[root = 0, stencil_1_ld53, stencil_1_ld52] -> stencil_1[-2 + 16stencil_1_ld52, -5 + stencil_1_ld53] : 0 <= stencil_1_ld53 <= 1089 and 0 <= stencil_1_ld52 <= 124 }
  // Read schedule : { stencil_1_ld52_merged960[root = 0, stencil_1_ld53, stencil_1_ld52] -> [2 + stencil_1_ld53, 1 + stencil_1_ld52, 2] : 0 <= stencil_1_ld53 <= 1089 and 0 <= stencil_1_ld52 <= 124 }
  // Write schedule: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  auto value_stencil_1_stencil_110_merged940_44 = stencil_1.stencil_1_stencil_110_merged940_44_to_stencil_1_stencil_1_ld52_merged960_28.peek(/* one reader or all rams */ 0);
  return value_stencil_1_stencil_110_merged940_44;
  return 0;
}

inline hw_uint<32>  stencil_1_stencil_1_ld52_merged960_29_select(stencil_1_cache& stencil_1, int root, int stencil_1_ld53, int stencil_1_ld52, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_stencil_1_ld52_merged960_29 read pattern: { stencil_1_ld52_merged960[root = 0, stencil_1_ld53, stencil_1_ld52] -> stencil_1[-3 + 16stencil_1_ld52, -5 + stencil_1_ld53] : 0 <= stencil_1_ld53 <= 1089 and 0 <= stencil_1_ld52 <= 124 }
  // Read schedule : { stencil_1_ld52_merged960[root = 0, stencil_1_ld53, stencil_1_ld52] -> [2 + stencil_1_ld53, 1 + stencil_1_ld52, 2] : 0 <= stencil_1_ld53 <= 1089 and 0 <= stencil_1_ld52 <= 124 }
  // Write schedule: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  auto value_stencil_1_stencil_110_merged940_45 = stencil_1.stencil_1_stencil_110_merged940_45_to_stencil_1_stencil_1_ld52_merged960_29.peek(/* one reader or all rams */ 0);
  return value_stencil_1_stencil_110_merged940_45;
  return 0;
}

inline hw_uint<32>  stencil_1_stencil_1_ld52_merged960_30_select(stencil_1_cache& stencil_1, int root, int stencil_1_ld53, int stencil_1_ld52, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_stencil_1_ld52_merged960_30 read pattern: { stencil_1_ld52_merged960[root = 0, stencil_1_ld53, stencil_1_ld52] -> stencil_1[-4 + 16stencil_1_ld52, -5 + stencil_1_ld53] : 0 <= stencil_1_ld53 <= 1089 and 0 <= stencil_1_ld52 <= 124 }
  // Read schedule : { stencil_1_ld52_merged960[root = 0, stencil_1_ld53, stencil_1_ld52] -> [2 + stencil_1_ld53, 1 + stencil_1_ld52, 2] : 0 <= stencil_1_ld53 <= 1089 and 0 <= stencil_1_ld52 <= 124 }
  // Write schedule: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  auto value_stencil_1_stencil_110_merged940_46 = stencil_1.stencil_1_stencil_110_merged940_46_to_stencil_1_stencil_1_ld52_merged960_30.peek(/* one reader or all rams */ 0);
  return value_stencil_1_stencil_110_merged940_46;
  return 0;
}

inline hw_uint<32>  stencil_1_stencil_1_ld52_merged960_31_select(stencil_1_cache& stencil_1, int root, int stencil_1_ld53, int stencil_1_ld52, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_stencil_1_ld52_merged960_31 read pattern: { stencil_1_ld52_merged960[root = 0, stencil_1_ld53, stencil_1_ld52] -> stencil_1[-5 + 16stencil_1_ld52, -5 + stencil_1_ld53] : 0 <= stencil_1_ld53 <= 1089 and 0 <= stencil_1_ld52 <= 124 }
  // Read schedule : { stencil_1_ld52_merged960[root = 0, stencil_1_ld53, stencil_1_ld52] -> [2 + stencil_1_ld53, 1 + stencil_1_ld52, 2] : 0 <= stencil_1_ld53 <= 1089 and 0 <= stencil_1_ld52 <= 124 }
  // Write schedule: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
  auto value_stencil_1_stencil_110_merged940_47 = stencil_1.stencil_1_stencil_110_merged940_47_to_stencil_1_stencil_1_ld52_merged960_31.peek(/* one reader or all rams */ 0);
  return value_stencil_1_stencil_110_merged940_47;
  return 0;
}

// # of bundles = 2
// stencil_110_merged940_write
//	stencil_1_stencil_110_merged940_32
//	stencil_1_stencil_110_merged940_33
//	stencil_1_stencil_110_merged940_34
//	stencil_1_stencil_110_merged940_35
//	stencil_1_stencil_110_merged940_36
//	stencil_1_stencil_110_merged940_37
//	stencil_1_stencil_110_merged940_38
//	stencil_1_stencil_110_merged940_39
//	stencil_1_stencil_110_merged940_40
//	stencil_1_stencil_110_merged940_41
//	stencil_1_stencil_110_merged940_42
//	stencil_1_stencil_110_merged940_43
//	stencil_1_stencil_110_merged940_44
//	stencil_1_stencil_110_merged940_45
//	stencil_1_stencil_110_merged940_46
//	stencil_1_stencil_110_merged940_47
inline void stencil_1_stencil_110_merged940_write_bundle_write(hw_uint<512>& stencil_110_merged940_write, stencil_1_cache& stencil_1, int root, int stencil_19, int stencil_110, int dynamic_address) {
	hw_uint<32>  stencil_1_stencil_110_merged940_32_res = stencil_110_merged940_write.extract<0, 31>();
	stencil_1_stencil_110_merged940_32_write(stencil_1_stencil_110_merged940_32_res, stencil_1, root, stencil_19, stencil_110, dynamic_address);
	hw_uint<32>  stencil_1_stencil_110_merged940_33_res = stencil_110_merged940_write.extract<32, 63>();
	stencil_1_stencil_110_merged940_33_write(stencil_1_stencil_110_merged940_33_res, stencil_1, root, stencil_19, stencil_110, dynamic_address);
	hw_uint<32>  stencil_1_stencil_110_merged940_34_res = stencil_110_merged940_write.extract<64, 95>();
	stencil_1_stencil_110_merged940_34_write(stencil_1_stencil_110_merged940_34_res, stencil_1, root, stencil_19, stencil_110, dynamic_address);
	hw_uint<32>  stencil_1_stencil_110_merged940_35_res = stencil_110_merged940_write.extract<96, 127>();
	stencil_1_stencil_110_merged940_35_write(stencil_1_stencil_110_merged940_35_res, stencil_1, root, stencil_19, stencil_110, dynamic_address);
	hw_uint<32>  stencil_1_stencil_110_merged940_36_res = stencil_110_merged940_write.extract<128, 159>();
	stencil_1_stencil_110_merged940_36_write(stencil_1_stencil_110_merged940_36_res, stencil_1, root, stencil_19, stencil_110, dynamic_address);
	hw_uint<32>  stencil_1_stencil_110_merged940_37_res = stencil_110_merged940_write.extract<160, 191>();
	stencil_1_stencil_110_merged940_37_write(stencil_1_stencil_110_merged940_37_res, stencil_1, root, stencil_19, stencil_110, dynamic_address);
	hw_uint<32>  stencil_1_stencil_110_merged940_38_res = stencil_110_merged940_write.extract<192, 223>();
	stencil_1_stencil_110_merged940_38_write(stencil_1_stencil_110_merged940_38_res, stencil_1, root, stencil_19, stencil_110, dynamic_address);
	hw_uint<32>  stencil_1_stencil_110_merged940_39_res = stencil_110_merged940_write.extract<224, 255>();
	stencil_1_stencil_110_merged940_39_write(stencil_1_stencil_110_merged940_39_res, stencil_1, root, stencil_19, stencil_110, dynamic_address);
	hw_uint<32>  stencil_1_stencil_110_merged940_40_res = stencil_110_merged940_write.extract<256, 287>();
	stencil_1_stencil_110_merged940_40_write(stencil_1_stencil_110_merged940_40_res, stencil_1, root, stencil_19, stencil_110, dynamic_address);
	hw_uint<32>  stencil_1_stencil_110_merged940_41_res = stencil_110_merged940_write.extract<288, 319>();
	stencil_1_stencil_110_merged940_41_write(stencil_1_stencil_110_merged940_41_res, stencil_1, root, stencil_19, stencil_110, dynamic_address);
	hw_uint<32>  stencil_1_stencil_110_merged940_42_res = stencil_110_merged940_write.extract<320, 351>();
	stencil_1_stencil_110_merged940_42_write(stencil_1_stencil_110_merged940_42_res, stencil_1, root, stencil_19, stencil_110, dynamic_address);
	hw_uint<32>  stencil_1_stencil_110_merged940_43_res = stencil_110_merged940_write.extract<352, 383>();
	stencil_1_stencil_110_merged940_43_write(stencil_1_stencil_110_merged940_43_res, stencil_1, root, stencil_19, stencil_110, dynamic_address);
	hw_uint<32>  stencil_1_stencil_110_merged940_44_res = stencil_110_merged940_write.extract<384, 415>();
	stencil_1_stencil_110_merged940_44_write(stencil_1_stencil_110_merged940_44_res, stencil_1, root, stencil_19, stencil_110, dynamic_address);
	hw_uint<32>  stencil_1_stencil_110_merged940_45_res = stencil_110_merged940_write.extract<416, 447>();
	stencil_1_stencil_110_merged940_45_write(stencil_1_stencil_110_merged940_45_res, stencil_1, root, stencil_19, stencil_110, dynamic_address);
	hw_uint<32>  stencil_1_stencil_110_merged940_46_res = stencil_110_merged940_write.extract<448, 479>();
	stencil_1_stencil_110_merged940_46_write(stencil_1_stencil_110_merged940_46_res, stencil_1, root, stencil_19, stencil_110, dynamic_address);
	hw_uint<32>  stencil_1_stencil_110_merged940_47_res = stencil_110_merged940_write.extract<480, 511>();
	stencil_1_stencil_110_merged940_47_write(stencil_1_stencil_110_merged940_47_res, stencil_1, root, stencil_19, stencil_110, dynamic_address);
}

// stencil_1_ld52_merged960_read
//	stencil_1_stencil_1_ld52_merged960_16
//	stencil_1_stencil_1_ld52_merged960_17
//	stencil_1_stencil_1_ld52_merged960_18
//	stencil_1_stencil_1_ld52_merged960_19
//	stencil_1_stencil_1_ld52_merged960_20
//	stencil_1_stencil_1_ld52_merged960_21
//	stencil_1_stencil_1_ld52_merged960_22
//	stencil_1_stencil_1_ld52_merged960_23
//	stencil_1_stencil_1_ld52_merged960_24
//	stencil_1_stencil_1_ld52_merged960_25
//	stencil_1_stencil_1_ld52_merged960_26
//	stencil_1_stencil_1_ld52_merged960_27
//	stencil_1_stencil_1_ld52_merged960_28
//	stencil_1_stencil_1_ld52_merged960_29
//	stencil_1_stencil_1_ld52_merged960_30
//	stencil_1_stencil_1_ld52_merged960_31
inline hw_uint<512> stencil_1_stencil_1_ld52_merged960_read_bundle_read(stencil_1_cache& stencil_1, int root, int stencil_1_ld53, int stencil_1_ld52, int dynamic_address) {
  // # of ports in bundle: 16
    // stencil_1_stencil_1_ld52_merged960_16
    // stencil_1_stencil_1_ld52_merged960_17
    // stencil_1_stencil_1_ld52_merged960_18
    // stencil_1_stencil_1_ld52_merged960_19
    // stencil_1_stencil_1_ld52_merged960_20
    // stencil_1_stencil_1_ld52_merged960_21
    // stencil_1_stencil_1_ld52_merged960_22
    // stencil_1_stencil_1_ld52_merged960_23
    // stencil_1_stencil_1_ld52_merged960_24
    // stencil_1_stencil_1_ld52_merged960_25
    // stencil_1_stencil_1_ld52_merged960_26
    // stencil_1_stencil_1_ld52_merged960_27
    // stencil_1_stencil_1_ld52_merged960_28
    // stencil_1_stencil_1_ld52_merged960_29
    // stencil_1_stencil_1_ld52_merged960_30
    // stencil_1_stencil_1_ld52_merged960_31

	hw_uint<512> result;
	hw_uint<32>  stencil_1_stencil_1_ld52_merged960_16_res = stencil_1_stencil_1_ld52_merged960_16_select(stencil_1, root, stencil_1_ld53, stencil_1_ld52, dynamic_address);
	set_at<0, 512>(result, stencil_1_stencil_1_ld52_merged960_16_res);
	hw_uint<32>  stencil_1_stencil_1_ld52_merged960_17_res = stencil_1_stencil_1_ld52_merged960_17_select(stencil_1, root, stencil_1_ld53, stencil_1_ld52, dynamic_address);
	set_at<32, 512>(result, stencil_1_stencil_1_ld52_merged960_17_res);
	hw_uint<32>  stencil_1_stencil_1_ld52_merged960_18_res = stencil_1_stencil_1_ld52_merged960_18_select(stencil_1, root, stencil_1_ld53, stencil_1_ld52, dynamic_address);
	set_at<64, 512>(result, stencil_1_stencil_1_ld52_merged960_18_res);
	hw_uint<32>  stencil_1_stencil_1_ld52_merged960_19_res = stencil_1_stencil_1_ld52_merged960_19_select(stencil_1, root, stencil_1_ld53, stencil_1_ld52, dynamic_address);
	set_at<96, 512>(result, stencil_1_stencil_1_ld52_merged960_19_res);
	hw_uint<32>  stencil_1_stencil_1_ld52_merged960_20_res = stencil_1_stencil_1_ld52_merged960_20_select(stencil_1, root, stencil_1_ld53, stencil_1_ld52, dynamic_address);
	set_at<128, 512>(result, stencil_1_stencil_1_ld52_merged960_20_res);
	hw_uint<32>  stencil_1_stencil_1_ld52_merged960_21_res = stencil_1_stencil_1_ld52_merged960_21_select(stencil_1, root, stencil_1_ld53, stencil_1_ld52, dynamic_address);
	set_at<160, 512>(result, stencil_1_stencil_1_ld52_merged960_21_res);
	hw_uint<32>  stencil_1_stencil_1_ld52_merged960_22_res = stencil_1_stencil_1_ld52_merged960_22_select(stencil_1, root, stencil_1_ld53, stencil_1_ld52, dynamic_address);
	set_at<192, 512>(result, stencil_1_stencil_1_ld52_merged960_22_res);
	hw_uint<32>  stencil_1_stencil_1_ld52_merged960_23_res = stencil_1_stencil_1_ld52_merged960_23_select(stencil_1, root, stencil_1_ld53, stencil_1_ld52, dynamic_address);
	set_at<224, 512>(result, stencil_1_stencil_1_ld52_merged960_23_res);
	hw_uint<32>  stencil_1_stencil_1_ld52_merged960_24_res = stencil_1_stencil_1_ld52_merged960_24_select(stencil_1, root, stencil_1_ld53, stencil_1_ld52, dynamic_address);
	set_at<256, 512>(result, stencil_1_stencil_1_ld52_merged960_24_res);
	hw_uint<32>  stencil_1_stencil_1_ld52_merged960_25_res = stencil_1_stencil_1_ld52_merged960_25_select(stencil_1, root, stencil_1_ld53, stencil_1_ld52, dynamic_address);
	set_at<288, 512>(result, stencil_1_stencil_1_ld52_merged960_25_res);
	hw_uint<32>  stencil_1_stencil_1_ld52_merged960_26_res = stencil_1_stencil_1_ld52_merged960_26_select(stencil_1, root, stencil_1_ld53, stencil_1_ld52, dynamic_address);
	set_at<320, 512>(result, stencil_1_stencil_1_ld52_merged960_26_res);
	hw_uint<32>  stencil_1_stencil_1_ld52_merged960_27_res = stencil_1_stencil_1_ld52_merged960_27_select(stencil_1, root, stencil_1_ld53, stencil_1_ld52, dynamic_address);
	set_at<352, 512>(result, stencil_1_stencil_1_ld52_merged960_27_res);
	hw_uint<32>  stencil_1_stencil_1_ld52_merged960_28_res = stencil_1_stencil_1_ld52_merged960_28_select(stencil_1, root, stencil_1_ld53, stencil_1_ld52, dynamic_address);
	set_at<384, 512>(result, stencil_1_stencil_1_ld52_merged960_28_res);
	hw_uint<32>  stencil_1_stencil_1_ld52_merged960_29_res = stencil_1_stencil_1_ld52_merged960_29_select(stencil_1, root, stencil_1_ld53, stencil_1_ld52, dynamic_address);
	set_at<416, 512>(result, stencil_1_stencil_1_ld52_merged960_29_res);
	hw_uint<32>  stencil_1_stencil_1_ld52_merged960_30_res = stencil_1_stencil_1_ld52_merged960_30_select(stencil_1, root, stencil_1_ld53, stencil_1_ld52, dynamic_address);
	set_at<448, 512>(result, stencil_1_stencil_1_ld52_merged960_30_res);
	hw_uint<32>  stencil_1_stencil_1_ld52_merged960_31_res = stencil_1_stencil_1_ld52_merged960_31_select(stencil_1, root, stencil_1_ld53, stencil_1_ld52, dynamic_address);
	set_at<480, 512>(result, stencil_1_stencil_1_ld52_merged960_31_res);
	return result;
}

// Total re-use buffer capacity: 129536 bits


// Operation logic
inline void stencil_0_to_gp_347_ld80_merged966(HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */stencil_0_to_gp_347, stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, int root, int stencil_0_to_gp_347_ld81, int stencil_0_to_gp_347_ld80) {
  // Dynamic address computation

	// Consume: stencil_0_to_gp_347
	auto stencil_0_to_gp_347__lp__lp_16_m_stencil_0_to_gp_347_ld80__p__15_rp___p___m_6_rp__c_______lp_stencil_0_to_gp_347_ld81__p___m_6_rp__value = stencil_0_to_gp_347.read();
	auto compute_result = stencil_0_to_gp_347_ld80_cu965(stencil_0_to_gp_347__lp__lp_16_m_stencil_0_to_gp_347_ld80__p__15_rp___p___m_6_rp__c_______lp_stencil_0_to_gp_347_ld81__p___m_6_rp__value);
	// Produce: stencil_0_FIFO_buf79
	stencil_0_FIFO_buf79_stencil_0_to_gp_347_ld80_merged966_write_bundle_write(/* arg names */compute_result, stencil_0_FIFO_buf79, root, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stencil_110_merged940(stencil_0_FIFO_buf79_cache& stencil_0_FIFO_buf79, stencil_1_cache& stencil_1, int root, int stencil_19, int stencil_110) {
  // Dynamic address computation

	// Consume: stencil_0_FIFO_buf79
	auto stencil_0_FIFO_buf79__lp__lp_16_m_stencil_110__p__15_rp___p___m_5_rp___p___m_1_c_______lp_stencil_19__p___m_5_rp___p___m_1_value = stencil_0_FIFO_buf79_stencil_110_merged940_read_bundle_read(stencil_0_FIFO_buf79/* source_delay */, root, stencil_19, stencil_110, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_110_cu938(stencil_0_FIFO_buf79__lp__lp_16_m_stencil_110__p__15_rp___p___m_5_rp___p___m_1_c_______lp_stencil_19__p___m_5_rp___p___m_1_value);
	// Produce: stencil_1
	stencil_1_stencil_110_merged940_write_bundle_write(/* arg names */compute_result, stencil_1, root, stencil_19, stencil_110, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stencil_1_ld52_merged960(stencil_1_cache& stencil_1, HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */stencil_1_to_gp_451, int root, int stencil_1_ld53, int stencil_1_ld52) {
  // Dynamic address computation

	// Consume: stencil_1
	auto stencil_1__lp__lp_16_m_stencil_1_ld52__p__15_rp___p___m_5_rp__c_______lp_stencil_1_ld53__p___m_5_rp__value = stencil_1_stencil_1_ld52_merged960_read_bundle_read(stencil_1/* source_delay */, root, stencil_1_ld53, stencil_1_ld52, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_1_ld52_cu959(stencil_1__lp__lp_16_m_stencil_1_ld52__p__15_rp___p___m_5_rp__c_______lp_stencil_1_ld53__p___m_5_rp__value);
	// Produce: stencil_1_to_gp_451
	stencil_1_to_gp_451.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_0_to_gp_347_ld81_stencil_19_stencil_1_ld53_(HWStream<hw_uint<512> >& /* get_args num ports = 16 */stencil_0_to_gp_347, HWStream<hw_uint<512> >& /* no bundle get_args num ports = 16 */stencil_1_to_gp_451) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_0_to_gp_347_ld81_stencil_19_stencil_1_ld53__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_0_FIFO_buf79_cache stencil_0_FIFO_buf79;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_1_cache stencil_1;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__

#endif // __VIVADO_SYNTH__

// schedule: { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124; stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125; stencil_1_ld52_merged960[root = 0, stencil_1_ld53, stencil_1_ld52] -> [2 + stencil_1_ld53, 1 + stencil_1_ld52, 2] : 0 <= stencil_1_ld53 <= 1089 and 0 <= stencil_1_ld52 <= 124 }
//   { stencil_110_merged940[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1089 and 0 <= stencil_110 <= 124 }
// Condition for stencil_110_merged940(((-1 + i2 == 0) && (-2 + i0 >= 0) && (1091 - i0 >= 0) && (-1 + i1 >= 0) && (125 - i1 >= 0)))
//   { stencil_0_to_gp_347_ld80_merged966[root = 0, stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80] -> [stencil_0_to_gp_347_ld81, stencil_0_to_gp_347_ld80, 0] : 0 <= stencil_0_to_gp_347_ld81 <= 1091 and 0 <= stencil_0_to_gp_347_ld80 <= 125 }
// Condition for stencil_0_to_gp_347_ld80_merged966(((i2 == 0) && (i0 >= 0) && (1091 - i0 >= 0) && (i1 >= 0) && (125 - i1 >= 0)))
//   { stencil_1_ld52_merged960[root = 0, stencil_1_ld53, stencil_1_ld52] -> [2 + stencil_1_ld53, 1 + stencil_1_ld52, 2] : 0 <= stencil_1_ld53 <= 1089 and 0 <= stencil_1_ld52 <= 124 }
// Condition for stencil_1_ld52_merged960(((-2 + i2 == 0) && (-2 + i0 >= 0) && (1091 - i0 >= 0) && (-1 + i1 >= 0) && (125 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 1091; c0 += 1)
  for (int c1 = 0; c1 <= 125; c1 += 1) {
    stencil_0_to_gp_347_ld80_merged966(0, c0, c1);
    if (c0 >= 2 && c1 >= 1) {
      stencil_110_merged940(0, c0 - 2, c1 - 1);
      stencil_1_ld52_merged960(0, c0 - 2, c1 - 1);
    }
  }

  */
	for (int c0 = 0; c0 <= 1091; c0 += 1)
	  for (int c1 = 0; c1 <= 125; c1 += 1) {
	    stencil_0_to_gp_347_ld80_merged966(stencil_0_to_gp_347 /* buf name */, stencil_0_FIFO_buf79, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 1) {
	      stencil_110_merged940(stencil_0_FIFO_buf79 /* buf name */, stencil_1, 0, c0 - 2, c1 - 1);
	      stencil_1_ld52_merged960(stencil_1 /* buf name */, stencil_1_to_gp_451, 0, c0 - 2, c1 - 1);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_0_to_gp_347_ld81_stencil_19_stencil_1_ld53__wrapper(HWStream<hw_uint<512> >& /* get_args num ports = 16 */stencil_0_to_gp_347, HWStream<hw_uint<512> >& /* no bundle get_args num ports = 16 */stencil_1_to_gp_451, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_0_to_gp_347_ld81_stencil_19_stencil_1_ld53_(stencil_0_to_gp_347, stencil_1_to_gp_451);
  }
}
#include "hw_classes.h"

struct stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_192_merged_banks_9_cache {
	// RAM Box: {[10, 1978], [-5, 1084]}
	// Capacity: 252
	// # of read delays: 4
  // 0, 1, 126, 251
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 124> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 124> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_125() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_126() {
		return f4;
	}

	inline hw_uint<32>  peek_250() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_251() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_193_merged_banks_9_cache {
	// RAM Box: {[9, 1977], [-5, 1084]}
	// Capacity: 252
	// # of read delays: 4
  // 0, 1, 126, 251
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 124> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 124> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_125() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_126() {
		return f4;
	}

	inline hw_uint<32>  peek_250() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_251() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_194_merged_banks_9_cache {
	// RAM Box: {[8, 1976], [-5, 1084]}
	// Capacity: 252
	// # of read delays: 4
  // 0, 1, 126, 251
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 124> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 124> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_125() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_126() {
		return f4;
	}

	inline hw_uint<32>  peek_250() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_251() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_195_merged_banks_9_cache {
	// RAM Box: {[7, 1975], [-5, 1084]}
	// Capacity: 252
	// # of read delays: 4
  // 0, 1, 126, 251
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 124> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 124> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_125() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_126() {
		return f4;
	}

	inline hw_uint<32>  peek_250() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_251() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_196_merged_banks_9_cache {
	// RAM Box: {[6, 1974], [-5, 1084]}
	// Capacity: 252
	// # of read delays: 4
  // 0, 1, 126, 251
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 124> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 124> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_125() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_126() {
		return f4;
	}

	inline hw_uint<32>  peek_250() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_251() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_197_merged_banks_9_cache {
	// RAM Box: {[5, 1973], [-5, 1084]}
	// Capacity: 252
	// # of read delays: 4
  // 0, 1, 126, 251
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 124> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 124> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_125() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_126() {
		return f4;
	}

	inline hw_uint<32>  peek_250() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_251() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_198_merged_banks_9_cache {
	// RAM Box: {[4, 1972], [-5, 1084]}
	// Capacity: 252
	// # of read delays: 4
  // 0, 1, 126, 251
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 124> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 124> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_125() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_126() {
		return f4;
	}

	inline hw_uint<32>  peek_250() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_251() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_199_merged_banks_9_cache {
	// RAM Box: {[3, 1971], [-5, 1084]}
	// Capacity: 252
	// # of read delays: 4
  // 0, 1, 126, 251
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 124> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 124> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_125() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_126() {
		return f4;
	}

	inline hw_uint<32>  peek_250() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_251() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_200_merged_banks_9_cache {
	// RAM Box: {[2, 1970], [-5, 1084]}
	// Capacity: 252
	// # of read delays: 4
  // 0, 1, 126, 251
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 124> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 124> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_125() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_126() {
		return f4;
	}

	inline hw_uint<32>  peek_250() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_251() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_201_merged_banks_9_cache {
	// RAM Box: {[1, 1969], [-5, 1084]}
	// Capacity: 252
	// # of read delays: 4
  // 0, 1, 126, 251
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 124> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 124> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_125() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_126() {
		return f4;
	}

	inline hw_uint<32>  peek_250() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_251() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_202_merged_banks_9_cache {
	// RAM Box: {[0, 1968], [-5, 1084]}
	// Capacity: 252
	// # of read delays: 4
  // 0, 1, 126, 251
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 124> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 124> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_125() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_126() {
		return f4;
	}

	inline hw_uint<32>  peek_250() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_251() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_203_merged_banks_9_cache {
	// RAM Box: {[-1, 1967], [-5, 1084]}
	// Capacity: 252
	// # of read delays: 4
  // 0, 1, 126, 251
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 124> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 124> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_125() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_126() {
		return f4;
	}

	inline hw_uint<32>  peek_250() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_251() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_204_merged_banks_9_cache {
	// RAM Box: {[-2, 1966], [-5, 1084]}
	// Capacity: 252
	// # of read delays: 4
  // 0, 1, 126, 251
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 124> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 124> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_125() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_126() {
		return f4;
	}

	inline hw_uint<32>  peek_250() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_251() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_205_merged_banks_9_cache {
	// RAM Box: {[-3, 1965], [-5, 1084]}
	// Capacity: 252
	// # of read delays: 4
  // 0, 1, 126, 251
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 124> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 124> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_125() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_126() {
		return f4;
	}

	inline hw_uint<32>  peek_250() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_251() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_206_merged_banks_9_cache {
	// RAM Box: {[-4, 1980], [-5, 1084]}
	// Capacity: 252
	// # of read delays: 6
  // 0, 1, 125, 126, 250, 251
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 123> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 123> f7;
	hw_uint<32>  f8;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_125() {
		return f4;
	}

	inline hw_uint<32>  peek_126() {
		return f6;
	}

	inline hw_uint<32>  peek_249() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_250() {
		return f8;
	}

	inline hw_uint<32>  peek_251() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_207_merged_banks_9_cache {
	// RAM Box: {[-5, 1979], [-5, 1084]}
	// Capacity: 252
	// # of read delays: 6
  // 0, 1, 125, 126, 250, 251
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 123> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 123> f7;
	hw_uint<32>  f8;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_125() {
		return f4;
	}

	inline hw_uint<32>  peek_126() {
		return f6;
	}

	inline hw_uint<32>  peek_249() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_250() {
		return f8;
	}

	inline hw_uint<32>  peek_251() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_1_FIFO_buf83_cache {
  // # of banks: 16
  stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_192_merged_banks_9_cache stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_192_merged_banks_9;
  stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_193_merged_banks_9_cache stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_193_merged_banks_9;
  stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_194_merged_banks_9_cache stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_194_merged_banks_9;
  stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_195_merged_banks_9_cache stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_195_merged_banks_9;
  stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_196_merged_banks_9_cache stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_196_merged_banks_9;
  stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_197_merged_banks_9_cache stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_197_merged_banks_9;
  stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_198_merged_banks_9_cache stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_198_merged_banks_9;
  stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_199_merged_banks_9_cache stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_199_merged_banks_9;
  stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_200_merged_banks_9_cache stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_200_merged_banks_9;
  stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_201_merged_banks_9_cache stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_201_merged_banks_9;
  stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_202_merged_banks_9_cache stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_202_merged_banks_9;
  stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_203_merged_banks_9_cache stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_203_merged_banks_9;
  stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_204_merged_banks_9_cache stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_204_merged_banks_9;
  stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_205_merged_banks_9_cache stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_205_merged_banks_9;
  stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_206_merged_banks_9_cache stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_206_merged_banks_9;
  stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_207_merged_banks_9_cache stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_207_merged_banks_9;
};



inline void stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_192_write(hw_uint<32> & stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_192, stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_1_to_gp_451_ld85, int stencil_1_to_gp_451_ld84, int dynamic_address) {
  stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_192_merged_banks_9.push(stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_192);
}

inline void stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_193_write(hw_uint<32> & stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_193, stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_1_to_gp_451_ld85, int stencil_1_to_gp_451_ld84, int dynamic_address) {
  stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_193_merged_banks_9.push(stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_193);
}

inline void stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_194_write(hw_uint<32> & stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_194, stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_1_to_gp_451_ld85, int stencil_1_to_gp_451_ld84, int dynamic_address) {
  stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_194_merged_banks_9.push(stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_194);
}

inline void stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_195_write(hw_uint<32> & stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_195, stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_1_to_gp_451_ld85, int stencil_1_to_gp_451_ld84, int dynamic_address) {
  stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_195_merged_banks_9.push(stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_195);
}

inline void stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_196_write(hw_uint<32> & stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_196, stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_1_to_gp_451_ld85, int stencil_1_to_gp_451_ld84, int dynamic_address) {
  stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_196_merged_banks_9.push(stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_196);
}

inline void stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_197_write(hw_uint<32> & stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_197, stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_1_to_gp_451_ld85, int stencil_1_to_gp_451_ld84, int dynamic_address) {
  stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_197_merged_banks_9.push(stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_197);
}

inline void stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_198_write(hw_uint<32> & stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_198, stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_1_to_gp_451_ld85, int stencil_1_to_gp_451_ld84, int dynamic_address) {
  stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_198_merged_banks_9.push(stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_198);
}

inline void stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_199_write(hw_uint<32> & stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_199, stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_1_to_gp_451_ld85, int stencil_1_to_gp_451_ld84, int dynamic_address) {
  stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_199_merged_banks_9.push(stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_199);
}

inline void stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_200_write(hw_uint<32> & stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_200, stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_1_to_gp_451_ld85, int stencil_1_to_gp_451_ld84, int dynamic_address) {
  stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_200_merged_banks_9.push(stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_200);
}

inline void stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_201_write(hw_uint<32> & stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_201, stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_1_to_gp_451_ld85, int stencil_1_to_gp_451_ld84, int dynamic_address) {
  stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_201_merged_banks_9.push(stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_201);
}

inline void stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_202_write(hw_uint<32> & stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_202, stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_1_to_gp_451_ld85, int stencil_1_to_gp_451_ld84, int dynamic_address) {
  stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_202_merged_banks_9.push(stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_202);
}

inline void stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_203_write(hw_uint<32> & stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_203, stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_1_to_gp_451_ld85, int stencil_1_to_gp_451_ld84, int dynamic_address) {
  stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_203_merged_banks_9.push(stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_203);
}

inline void stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_204_write(hw_uint<32> & stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_204, stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_1_to_gp_451_ld85, int stencil_1_to_gp_451_ld84, int dynamic_address) {
  stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_204_merged_banks_9.push(stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_204);
}

inline void stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_205_write(hw_uint<32> & stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_205, stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_1_to_gp_451_ld85, int stencil_1_to_gp_451_ld84, int dynamic_address) {
  stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_205_merged_banks_9.push(stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_205);
}

inline void stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_206_write(hw_uint<32> & stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_206, stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_1_to_gp_451_ld85, int stencil_1_to_gp_451_ld84, int dynamic_address) {
  stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_206_merged_banks_9.push(stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_206);
}

inline void stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_207_write(hw_uint<32> & stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_207, stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_1_to_gp_451_ld85, int stencil_1_to_gp_451_ld84, int dynamic_address) {
  stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_207_merged_banks_9.push(stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_207);
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_100_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_100 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[7 + 16stencil_215, -4 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_195 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_195_merged_banks_9.peek_126();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_195;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_101_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_101 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[7 + 16stencil_215, -3 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_195 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_195_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_195;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_102_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_102 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[4 + 16stencil_215, -5 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_198 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_198_merged_banks_9.peek_251();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_198;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_103_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_103 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[4 + 16stencil_215, -4 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_198 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_198_merged_banks_9.peek_126();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_198;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_104_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_104 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[4 + 16stencil_215, -3 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_198 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_198_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_198;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_105_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_105 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[5 + 16stencil_215, -5 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_197 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_197_merged_banks_9.peek_251();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_197;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_106_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_106 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[5 + 16stencil_215, -4 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_197 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_197_merged_banks_9.peek_126();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_197;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_107_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_107 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[5 + 16stencil_215, -3 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_197 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_197_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_197;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_108_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_108 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[6 + 16stencil_215, -5 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_196 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_196_merged_banks_9.peek_251();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_196;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_109_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_109 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[6 + 16stencil_215, -4 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_196 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_196_merged_banks_9.peek_126();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_196;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_110_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_110 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[6 + 16stencil_215, -3 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_196 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_196_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_196;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_111_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_111 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[3 + 16stencil_215, -5 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_199 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_199_merged_banks_9.peek_251();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_199;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_112_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_112 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[3 + 16stencil_215, -4 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_199 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_199_merged_banks_9.peek_126();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_199;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_113_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_113 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[3 + 16stencil_215, -3 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_199 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_199_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_199;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_114_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_114 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[4 + 16stencil_215, -5 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_198 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_198_merged_banks_9.peek_251();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_198;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_115_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_115 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[4 + 16stencil_215, -4 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_198 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_198_merged_banks_9.peek_126();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_198;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_116_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_116 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[4 + 16stencil_215, -3 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_198 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_198_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_198;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_117_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_117 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[5 + 16stencil_215, -5 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_197 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_197_merged_banks_9.peek_251();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_197;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_118_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_118 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[5 + 16stencil_215, -4 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_197 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_197_merged_banks_9.peek_126();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_197;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_119_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_119 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[5 + 16stencil_215, -3 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_197 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_197_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_197;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_120_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_120 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[2 + 16stencil_215, -5 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_200 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_200_merged_banks_9.peek_251();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_200;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_121_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_121 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[2 + 16stencil_215, -4 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_200 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_200_merged_banks_9.peek_126();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_200;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_122_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_122 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[2 + 16stencil_215, -3 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_200 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_200_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_200;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_123_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_123 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[3 + 16stencil_215, -5 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_199 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_199_merged_banks_9.peek_251();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_199;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_124_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_124 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[3 + 16stencil_215, -4 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_199 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_199_merged_banks_9.peek_126();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_199;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_125_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_125 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[3 + 16stencil_215, -3 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_199 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_199_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_199;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_126_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_126 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[4 + 16stencil_215, -5 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_198 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_198_merged_banks_9.peek_251();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_198;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_127_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_127 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[4 + 16stencil_215, -4 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_198 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_198_merged_banks_9.peek_126();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_198;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_128_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_128 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[4 + 16stencil_215, -3 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_198 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_198_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_198;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_129_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_129 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[1 + 16stencil_215, -5 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_201 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_201_merged_banks_9.peek_251();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_201;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_130_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_130 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[1 + 16stencil_215, -4 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_201 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_201_merged_banks_9.peek_126();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_201;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_131_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_131 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[1 + 16stencil_215, -3 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_201 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_201_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_201;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_132_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_132 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[2 + 16stencil_215, -5 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_200 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_200_merged_banks_9.peek_251();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_200;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_133_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_133 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[2 + 16stencil_215, -4 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_200 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_200_merged_banks_9.peek_126();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_200;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_134_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_134 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[2 + 16stencil_215, -3 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_200 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_200_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_200;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_135_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_135 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[3 + 16stencil_215, -5 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_199 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_199_merged_banks_9.peek_251();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_199;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_136_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_136 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[3 + 16stencil_215, -4 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_199 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_199_merged_banks_9.peek_126();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_199;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_137_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_137 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[3 + 16stencil_215, -3 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_199 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_199_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_199;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_138_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_138 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[16stencil_215, -5 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_202 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_202_merged_banks_9.peek_251();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_202;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_139_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_139 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[16stencil_215, -4 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_202 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_202_merged_banks_9.peek_126();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_202;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_140_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_140 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[16stencil_215, -3 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_202 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_202_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_202;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_141_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_141 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[1 + 16stencil_215, -5 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_201 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_201_merged_banks_9.peek_251();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_201;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_142_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_142 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[1 + 16stencil_215, -4 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_201 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_201_merged_banks_9.peek_126();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_201;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_143_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_143 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[1 + 16stencil_215, -3 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_201 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_201_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_201;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_144_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_144 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[2 + 16stencil_215, -5 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_200 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_200_merged_banks_9.peek_251();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_200;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_145_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_145 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[2 + 16stencil_215, -4 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_200 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_200_merged_banks_9.peek_126();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_200;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_146_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_146 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[2 + 16stencil_215, -3 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_200 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_200_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_200;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_147_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_147 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[-1 + 16stencil_215, -5 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_203 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_203_merged_banks_9.peek_251();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_203;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_148_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_148 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[-1 + 16stencil_215, -4 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_203 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_203_merged_banks_9.peek_126();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_203;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_149_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_149 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[-1 + 16stencil_215, -3 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_203 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_203_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_203;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_150_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_150 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[16stencil_215, -5 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_202 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_202_merged_banks_9.peek_251();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_202;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_151_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_151 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[16stencil_215, -4 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_202 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_202_merged_banks_9.peek_126();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_202;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_152_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_152 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[16stencil_215, -3 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_202 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_202_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_202;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_153_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_153 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[1 + 16stencil_215, -5 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_201 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_201_merged_banks_9.peek_251();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_201;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_154_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_154 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[1 + 16stencil_215, -4 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_201 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_201_merged_banks_9.peek_126();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_201;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_155_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_155 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[1 + 16stencil_215, -3 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_201 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_201_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_201;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_156_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_156 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[-2 + 16stencil_215, -5 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_204 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_204_merged_banks_9.peek_251();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_204;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_157_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_157 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[-2 + 16stencil_215, -4 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_204 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_204_merged_banks_9.peek_126();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_204;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_158_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_158 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[-2 + 16stencil_215, -3 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_204 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_204_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_204;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_159_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_159 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[-1 + 16stencil_215, -5 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_203 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_203_merged_banks_9.peek_251();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_203;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_160_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_160 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[-1 + 16stencil_215, -4 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_203 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_203_merged_banks_9.peek_126();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_203;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_161_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_161 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[-1 + 16stencil_215, -3 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_203 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_203_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_203;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_162_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_162 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[16stencil_215, -5 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_202 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_202_merged_banks_9.peek_251();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_202;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_163_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_163 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[16stencil_215, -4 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_202 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_202_merged_banks_9.peek_126();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_202;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_164_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_164 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[16stencil_215, -3 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_202 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_202_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_202;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_165_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_165 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[-3 + 16stencil_215, -5 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_205 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_205_merged_banks_9.peek_251();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_205;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_166_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_166 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[-3 + 16stencil_215, -4 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_205 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_205_merged_banks_9.peek_126();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_205;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_167_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_167 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[-3 + 16stencil_215, -3 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_205 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_205_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_205;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_168_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_168 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[-2 + 16stencil_215, -5 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_204 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_204_merged_banks_9.peek_251();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_204;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_169_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_169 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[-2 + 16stencil_215, -4 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_204 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_204_merged_banks_9.peek_126();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_204;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_170_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_170 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[-2 + 16stencil_215, -3 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_204 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_204_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_204;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_171_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_171 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[-1 + 16stencil_215, -5 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_203 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_203_merged_banks_9.peek_251();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_203;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_172_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_172 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[-1 + 16stencil_215, -4 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_203 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_203_merged_banks_9.peek_126();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_203;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_173_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_173 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[-1 + 16stencil_215, -3 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_203 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_203_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_203;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_174_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_174 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[-4 + 16stencil_215, -5 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_206 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_206_merged_banks_9.peek_251();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_206;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_175_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_175 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[-4 + 16stencil_215, -4 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_206 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_206_merged_banks_9.peek_126();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_206;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_176_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_176 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[-4 + 16stencil_215, -3 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_206 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_206_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_206;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_177_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_177 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[-3 + 16stencil_215, -5 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_205 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_205_merged_banks_9.peek_251();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_205;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_178_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_178 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[-3 + 16stencil_215, -4 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_205 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_205_merged_banks_9.peek_126();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_205;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_179_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_179 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[-3 + 16stencil_215, -3 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_205 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_205_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_205;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_180_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_180 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[-2 + 16stencil_215, -5 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_204 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_204_merged_banks_9.peek_251();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_204;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_181_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_181 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[-2 + 16stencil_215, -4 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_204 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_204_merged_banks_9.peek_126();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_204;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_182_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_182 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[-2 + 16stencil_215, -3 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_204 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_204_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_204;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_183_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_183 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[-5 + 16stencil_215, -5 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_207 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_207_merged_banks_9.peek_251();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_207;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_184_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_184 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[-5 + 16stencil_215, -4 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_207 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_207_merged_banks_9.peek_126();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_207;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_185_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_185 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[-5 + 16stencil_215, -3 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_207 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_207_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_207;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_186_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_186 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[-4 + 16stencil_215, -5 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_206 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_206_merged_banks_9.peek_251();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_206;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_187_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_187 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[-4 + 16stencil_215, -4 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_206 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_206_merged_banks_9.peek_126();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_206;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_188_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_188 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[-4 + 16stencil_215, -3 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_206 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_206_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_206;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_189_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_189 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[-3 + 16stencil_215, -5 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_205 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_205_merged_banks_9.peek_251();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_205;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_190_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_190 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[-3 + 16stencil_215, -4 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_205 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_205_merged_banks_9.peek_126();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_205;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_191_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_191 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[-3 + 16stencil_215, -3 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_205 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_205_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_205;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_48_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_48 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[10 + 16stencil_215, -5 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_192 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_192_merged_banks_9.peek_251();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_192;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_49_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_49 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[10 + 16stencil_215, -4 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_192 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_192_merged_banks_9.peek_126();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_192;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_50_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_50 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[10 + 16stencil_215, -3 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_192 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_192_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_192;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_51_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_51 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[11 + 16stencil_215, -5 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_207 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_207_merged_banks_9.peek_250();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_207;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_52_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_52 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[11 + 16stencil_215, -4 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_207 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_207_merged_banks_9.peek_125();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_207;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_53_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_53 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[11 + 16stencil_215, -3 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_207 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_207_merged_banks_9.peek_0();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_207;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_54_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_54 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[12 + 16stencil_215, -5 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_206 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_206_merged_banks_9.peek_250();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_206;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_55_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_55 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[12 + 16stencil_215, -4 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_206 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_206_merged_banks_9.peek_125();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_206;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_56_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_56 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[12 + 16stencil_215, -3 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_206 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_206_merged_banks_9.peek_0();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_206;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_57_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_57 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[9 + 16stencil_215, -5 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_193 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_193_merged_banks_9.peek_251();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_193;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_58_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_58 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[9 + 16stencil_215, -4 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_193 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_193_merged_banks_9.peek_126();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_193;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_59_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_59 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[9 + 16stencil_215, -3 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_193 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_193_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_193;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_60_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_60 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[10 + 16stencil_215, -5 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_192 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_192_merged_banks_9.peek_251();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_192;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_61_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_61 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[10 + 16stencil_215, -4 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_192 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_192_merged_banks_9.peek_126();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_192;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_62_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_62 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[10 + 16stencil_215, -3 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_192 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_192_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_192;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_63_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_63 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[11 + 16stencil_215, -5 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_207 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_207_merged_banks_9.peek_250();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_207;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_64_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_64 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[11 + 16stencil_215, -4 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_207 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_207_merged_banks_9.peek_125();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_207;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_65_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_65 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[11 + 16stencil_215, -3 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_207 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_207_merged_banks_9.peek_0();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_207;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_66_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_66 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[8 + 16stencil_215, -5 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_194 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_194_merged_banks_9.peek_251();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_194;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_67_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_67 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[8 + 16stencil_215, -4 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_194 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_194_merged_banks_9.peek_126();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_194;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_68_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_68 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[8 + 16stencil_215, -3 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_194 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_194_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_194;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_69_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_69 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[9 + 16stencil_215, -5 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_193 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_193_merged_banks_9.peek_251();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_193;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_70_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_70 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[9 + 16stencil_215, -4 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_193 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_193_merged_banks_9.peek_126();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_193;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_71_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_71 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[9 + 16stencil_215, -3 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_193 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_193_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_193;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_72_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_72 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[10 + 16stencil_215, -5 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_192 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_192_merged_banks_9.peek_251();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_192;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_73_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_73 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[10 + 16stencil_215, -4 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_192 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_192_merged_banks_9.peek_126();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_192;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_74_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_74 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[10 + 16stencil_215, -3 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_192 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_192_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_192;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_75_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_75 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[7 + 16stencil_215, -5 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_195 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_195_merged_banks_9.peek_251();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_195;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_76_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_76 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[7 + 16stencil_215, -4 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_195 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_195_merged_banks_9.peek_126();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_195;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_77_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_77 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[7 + 16stencil_215, -3 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_195 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_195_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_195;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_78_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_78 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[8 + 16stencil_215, -5 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_194 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_194_merged_banks_9.peek_251();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_194;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_79_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_79 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[8 + 16stencil_215, -4 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_194 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_194_merged_banks_9.peek_126();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_194;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_80_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_80 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[8 + 16stencil_215, -3 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_194 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_194_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_194;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_81_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_81 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[9 + 16stencil_215, -5 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_193 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_193_merged_banks_9.peek_251();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_193;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_82_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_82 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[9 + 16stencil_215, -4 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_193 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_193_merged_banks_9.peek_126();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_193;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_83_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_83 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[9 + 16stencil_215, -3 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_193 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_193_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_193;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_84_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_84 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[6 + 16stencil_215, -5 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_196 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_196_merged_banks_9.peek_251();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_196;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_85_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_85 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[6 + 16stencil_215, -4 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_196 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_196_merged_banks_9.peek_126();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_196;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_86_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_86 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[6 + 16stencil_215, -3 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_196 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_196_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_196;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_87_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_87 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[7 + 16stencil_215, -5 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_195 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_195_merged_banks_9.peek_251();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_195;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_88_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_88 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[7 + 16stencil_215, -4 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_195 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_195_merged_banks_9.peek_126();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_195;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_89_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_89 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[7 + 16stencil_215, -3 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_195 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_195_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_195;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_90_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_90 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[8 + 16stencil_215, -5 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_194 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_194_merged_banks_9.peek_251();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_194;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_91_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_91 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[8 + 16stencil_215, -4 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_194 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_194_merged_banks_9.peek_126();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_194;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_92_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_92 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[8 + 16stencil_215, -3 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_194 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_194_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_194;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_93_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_93 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[5 + 16stencil_215, -5 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_197 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_197_merged_banks_9.peek_251();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_197;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_94_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_94 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[5 + 16stencil_215, -4 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_197 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_197_merged_banks_9.peek_126();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_197;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_95_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_95 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[5 + 16stencil_215, -3 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_197 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_197_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_197;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_96_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_96 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[6 + 16stencil_215, -5 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_196 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_196_merged_banks_9.peek_251();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_196;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_97_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_97 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[6 + 16stencil_215, -4 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_196 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_196_merged_banks_9.peek_126();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_196;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_98_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_98 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[6 + 16stencil_215, -3 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_196 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_196_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_196;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_99_select(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf83_stencil_215_merged943_99 read pattern: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf83[7 + 16stencil_215, -5 + stencil_214] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Read schedule : { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  // Write schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
  auto value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_195 = stencil_1_FIFO_buf83.stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_195_merged_banks_9.peek_251();
  return value_stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_195;
  return 0;
}

// # of bundles = 2
// stencil_1_to_gp_451_ld84_merged968_write
//	stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_192
//	stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_193
//	stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_194
//	stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_195
//	stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_196
//	stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_197
//	stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_198
//	stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_199
//	stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_200
//	stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_201
//	stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_202
//	stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_203
//	stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_204
//	stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_205
//	stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_206
//	stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_207
inline void stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_write_bundle_write(hw_uint<512>& stencil_1_to_gp_451_ld84_merged968_write, stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_1_to_gp_451_ld85, int stencil_1_to_gp_451_ld84, int dynamic_address) {
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_192_res = stencil_1_to_gp_451_ld84_merged968_write.extract<0, 31>();
	stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_192_write(stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_192_res, stencil_1_FIFO_buf83, root, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, dynamic_address);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_193_res = stencil_1_to_gp_451_ld84_merged968_write.extract<32, 63>();
	stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_193_write(stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_193_res, stencil_1_FIFO_buf83, root, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, dynamic_address);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_194_res = stencil_1_to_gp_451_ld84_merged968_write.extract<64, 95>();
	stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_194_write(stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_194_res, stencil_1_FIFO_buf83, root, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, dynamic_address);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_195_res = stencil_1_to_gp_451_ld84_merged968_write.extract<96, 127>();
	stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_195_write(stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_195_res, stencil_1_FIFO_buf83, root, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, dynamic_address);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_196_res = stencil_1_to_gp_451_ld84_merged968_write.extract<128, 159>();
	stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_196_write(stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_196_res, stencil_1_FIFO_buf83, root, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, dynamic_address);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_197_res = stencil_1_to_gp_451_ld84_merged968_write.extract<160, 191>();
	stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_197_write(stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_197_res, stencil_1_FIFO_buf83, root, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, dynamic_address);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_198_res = stencil_1_to_gp_451_ld84_merged968_write.extract<192, 223>();
	stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_198_write(stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_198_res, stencil_1_FIFO_buf83, root, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, dynamic_address);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_199_res = stencil_1_to_gp_451_ld84_merged968_write.extract<224, 255>();
	stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_199_write(stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_199_res, stencil_1_FIFO_buf83, root, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, dynamic_address);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_200_res = stencil_1_to_gp_451_ld84_merged968_write.extract<256, 287>();
	stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_200_write(stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_200_res, stencil_1_FIFO_buf83, root, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, dynamic_address);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_201_res = stencil_1_to_gp_451_ld84_merged968_write.extract<288, 319>();
	stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_201_write(stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_201_res, stencil_1_FIFO_buf83, root, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, dynamic_address);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_202_res = stencil_1_to_gp_451_ld84_merged968_write.extract<320, 351>();
	stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_202_write(stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_202_res, stencil_1_FIFO_buf83, root, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, dynamic_address);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_203_res = stencil_1_to_gp_451_ld84_merged968_write.extract<352, 383>();
	stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_203_write(stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_203_res, stencil_1_FIFO_buf83, root, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, dynamic_address);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_204_res = stencil_1_to_gp_451_ld84_merged968_write.extract<384, 415>();
	stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_204_write(stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_204_res, stencil_1_FIFO_buf83, root, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, dynamic_address);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_205_res = stencil_1_to_gp_451_ld84_merged968_write.extract<416, 447>();
	stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_205_write(stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_205_res, stencil_1_FIFO_buf83, root, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, dynamic_address);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_206_res = stencil_1_to_gp_451_ld84_merged968_write.extract<448, 479>();
	stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_206_write(stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_206_res, stencil_1_FIFO_buf83, root, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, dynamic_address);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_207_res = stencil_1_to_gp_451_ld84_merged968_write.extract<480, 511>();
	stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_207_write(stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_207_res, stencil_1_FIFO_buf83, root, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, dynamic_address);
}

// stencil_215_merged943_read
//	stencil_1_FIFO_buf83_stencil_215_merged943_48
//	stencil_1_FIFO_buf83_stencil_215_merged943_49
//	stencil_1_FIFO_buf83_stencil_215_merged943_50
//	stencil_1_FIFO_buf83_stencil_215_merged943_51
//	stencil_1_FIFO_buf83_stencil_215_merged943_52
//	stencil_1_FIFO_buf83_stencil_215_merged943_53
//	stencil_1_FIFO_buf83_stencil_215_merged943_54
//	stencil_1_FIFO_buf83_stencil_215_merged943_55
//	stencil_1_FIFO_buf83_stencil_215_merged943_56
//	stencil_1_FIFO_buf83_stencil_215_merged943_57
//	stencil_1_FIFO_buf83_stencil_215_merged943_58
//	stencil_1_FIFO_buf83_stencil_215_merged943_59
//	stencil_1_FIFO_buf83_stencil_215_merged943_60
//	stencil_1_FIFO_buf83_stencil_215_merged943_61
//	stencil_1_FIFO_buf83_stencil_215_merged943_62
//	stencil_1_FIFO_buf83_stencil_215_merged943_63
//	stencil_1_FIFO_buf83_stencil_215_merged943_64
//	stencil_1_FIFO_buf83_stencil_215_merged943_65
//	stencil_1_FIFO_buf83_stencil_215_merged943_66
//	stencil_1_FIFO_buf83_stencil_215_merged943_67
//	stencil_1_FIFO_buf83_stencil_215_merged943_68
//	stencil_1_FIFO_buf83_stencil_215_merged943_69
//	stencil_1_FIFO_buf83_stencil_215_merged943_70
//	stencil_1_FIFO_buf83_stencil_215_merged943_71
//	stencil_1_FIFO_buf83_stencil_215_merged943_72
//	stencil_1_FIFO_buf83_stencil_215_merged943_73
//	stencil_1_FIFO_buf83_stencil_215_merged943_74
//	stencil_1_FIFO_buf83_stencil_215_merged943_75
//	stencil_1_FIFO_buf83_stencil_215_merged943_76
//	stencil_1_FIFO_buf83_stencil_215_merged943_77
//	stencil_1_FIFO_buf83_stencil_215_merged943_78
//	stencil_1_FIFO_buf83_stencil_215_merged943_79
//	stencil_1_FIFO_buf83_stencil_215_merged943_80
//	stencil_1_FIFO_buf83_stencil_215_merged943_81
//	stencil_1_FIFO_buf83_stencil_215_merged943_82
//	stencil_1_FIFO_buf83_stencil_215_merged943_83
//	stencil_1_FIFO_buf83_stencil_215_merged943_84
//	stencil_1_FIFO_buf83_stencil_215_merged943_85
//	stencil_1_FIFO_buf83_stencil_215_merged943_86
//	stencil_1_FIFO_buf83_stencil_215_merged943_87
//	stencil_1_FIFO_buf83_stencil_215_merged943_88
//	stencil_1_FIFO_buf83_stencil_215_merged943_89
//	stencil_1_FIFO_buf83_stencil_215_merged943_90
//	stencil_1_FIFO_buf83_stencil_215_merged943_91
//	stencil_1_FIFO_buf83_stencil_215_merged943_92
//	stencil_1_FIFO_buf83_stencil_215_merged943_93
//	stencil_1_FIFO_buf83_stencil_215_merged943_94
//	stencil_1_FIFO_buf83_stencil_215_merged943_95
//	stencil_1_FIFO_buf83_stencil_215_merged943_96
//	stencil_1_FIFO_buf83_stencil_215_merged943_97
//	stencil_1_FIFO_buf83_stencil_215_merged943_98
//	stencil_1_FIFO_buf83_stencil_215_merged943_99
//	stencil_1_FIFO_buf83_stencil_215_merged943_100
//	stencil_1_FIFO_buf83_stencil_215_merged943_101
//	stencil_1_FIFO_buf83_stencil_215_merged943_102
//	stencil_1_FIFO_buf83_stencil_215_merged943_103
//	stencil_1_FIFO_buf83_stencil_215_merged943_104
//	stencil_1_FIFO_buf83_stencil_215_merged943_105
//	stencil_1_FIFO_buf83_stencil_215_merged943_106
//	stencil_1_FIFO_buf83_stencil_215_merged943_107
//	stencil_1_FIFO_buf83_stencil_215_merged943_108
//	stencil_1_FIFO_buf83_stencil_215_merged943_109
//	stencil_1_FIFO_buf83_stencil_215_merged943_110
//	stencil_1_FIFO_buf83_stencil_215_merged943_111
//	stencil_1_FIFO_buf83_stencil_215_merged943_112
//	stencil_1_FIFO_buf83_stencil_215_merged943_113
//	stencil_1_FIFO_buf83_stencil_215_merged943_114
//	stencil_1_FIFO_buf83_stencil_215_merged943_115
//	stencil_1_FIFO_buf83_stencil_215_merged943_116
//	stencil_1_FIFO_buf83_stencil_215_merged943_117
//	stencil_1_FIFO_buf83_stencil_215_merged943_118
//	stencil_1_FIFO_buf83_stencil_215_merged943_119
//	stencil_1_FIFO_buf83_stencil_215_merged943_120
//	stencil_1_FIFO_buf83_stencil_215_merged943_121
//	stencil_1_FIFO_buf83_stencil_215_merged943_122
//	stencil_1_FIFO_buf83_stencil_215_merged943_123
//	stencil_1_FIFO_buf83_stencil_215_merged943_124
//	stencil_1_FIFO_buf83_stencil_215_merged943_125
//	stencil_1_FIFO_buf83_stencil_215_merged943_126
//	stencil_1_FIFO_buf83_stencil_215_merged943_127
//	stencil_1_FIFO_buf83_stencil_215_merged943_128
//	stencil_1_FIFO_buf83_stencil_215_merged943_129
//	stencil_1_FIFO_buf83_stencil_215_merged943_130
//	stencil_1_FIFO_buf83_stencil_215_merged943_131
//	stencil_1_FIFO_buf83_stencil_215_merged943_132
//	stencil_1_FIFO_buf83_stencil_215_merged943_133
//	stencil_1_FIFO_buf83_stencil_215_merged943_134
//	stencil_1_FIFO_buf83_stencil_215_merged943_135
//	stencil_1_FIFO_buf83_stencil_215_merged943_136
//	stencil_1_FIFO_buf83_stencil_215_merged943_137
//	stencil_1_FIFO_buf83_stencil_215_merged943_138
//	stencil_1_FIFO_buf83_stencil_215_merged943_139
//	stencil_1_FIFO_buf83_stencil_215_merged943_140
//	stencil_1_FIFO_buf83_stencil_215_merged943_141
//	stencil_1_FIFO_buf83_stencil_215_merged943_142
//	stencil_1_FIFO_buf83_stencil_215_merged943_143
//	stencil_1_FIFO_buf83_stencil_215_merged943_144
//	stencil_1_FIFO_buf83_stencil_215_merged943_145
//	stencil_1_FIFO_buf83_stencil_215_merged943_146
//	stencil_1_FIFO_buf83_stencil_215_merged943_147
//	stencil_1_FIFO_buf83_stencil_215_merged943_148
//	stencil_1_FIFO_buf83_stencil_215_merged943_149
//	stencil_1_FIFO_buf83_stencil_215_merged943_150
//	stencil_1_FIFO_buf83_stencil_215_merged943_151
//	stencil_1_FIFO_buf83_stencil_215_merged943_152
//	stencil_1_FIFO_buf83_stencil_215_merged943_153
//	stencil_1_FIFO_buf83_stencil_215_merged943_154
//	stencil_1_FIFO_buf83_stencil_215_merged943_155
//	stencil_1_FIFO_buf83_stencil_215_merged943_156
//	stencil_1_FIFO_buf83_stencil_215_merged943_157
//	stencil_1_FIFO_buf83_stencil_215_merged943_158
//	stencil_1_FIFO_buf83_stencil_215_merged943_159
//	stencil_1_FIFO_buf83_stencil_215_merged943_160
//	stencil_1_FIFO_buf83_stencil_215_merged943_161
//	stencil_1_FIFO_buf83_stencil_215_merged943_162
//	stencil_1_FIFO_buf83_stencil_215_merged943_163
//	stencil_1_FIFO_buf83_stencil_215_merged943_164
//	stencil_1_FIFO_buf83_stencil_215_merged943_165
//	stencil_1_FIFO_buf83_stencil_215_merged943_166
//	stencil_1_FIFO_buf83_stencil_215_merged943_167
//	stencil_1_FIFO_buf83_stencil_215_merged943_168
//	stencil_1_FIFO_buf83_stencil_215_merged943_169
//	stencil_1_FIFO_buf83_stencil_215_merged943_170
//	stencil_1_FIFO_buf83_stencil_215_merged943_171
//	stencil_1_FIFO_buf83_stencil_215_merged943_172
//	stencil_1_FIFO_buf83_stencil_215_merged943_173
//	stencil_1_FIFO_buf83_stencil_215_merged943_174
//	stencil_1_FIFO_buf83_stencil_215_merged943_175
//	stencil_1_FIFO_buf83_stencil_215_merged943_176
//	stencil_1_FIFO_buf83_stencil_215_merged943_177
//	stencil_1_FIFO_buf83_stencil_215_merged943_178
//	stencil_1_FIFO_buf83_stencil_215_merged943_179
//	stencil_1_FIFO_buf83_stencil_215_merged943_180
//	stencil_1_FIFO_buf83_stencil_215_merged943_181
//	stencil_1_FIFO_buf83_stencil_215_merged943_182
//	stencil_1_FIFO_buf83_stencil_215_merged943_183
//	stencil_1_FIFO_buf83_stencil_215_merged943_184
//	stencil_1_FIFO_buf83_stencil_215_merged943_185
//	stencil_1_FIFO_buf83_stencil_215_merged943_186
//	stencil_1_FIFO_buf83_stencil_215_merged943_187
//	stencil_1_FIFO_buf83_stencil_215_merged943_188
//	stencil_1_FIFO_buf83_stencil_215_merged943_189
//	stencil_1_FIFO_buf83_stencil_215_merged943_190
//	stencil_1_FIFO_buf83_stencil_215_merged943_191
inline hw_uint<4608> stencil_1_FIFO_buf83_stencil_215_merged943_read_bundle_read(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_214, int stencil_215, int dynamic_address) {
  // # of ports in bundle: 144
    // stencil_1_FIFO_buf83_stencil_215_merged943_48
    // stencil_1_FIFO_buf83_stencil_215_merged943_49
    // stencil_1_FIFO_buf83_stencil_215_merged943_50
    // stencil_1_FIFO_buf83_stencil_215_merged943_51
    // stencil_1_FIFO_buf83_stencil_215_merged943_52
    // stencil_1_FIFO_buf83_stencil_215_merged943_53
    // stencil_1_FIFO_buf83_stencil_215_merged943_54
    // stencil_1_FIFO_buf83_stencil_215_merged943_55
    // stencil_1_FIFO_buf83_stencil_215_merged943_56
    // stencil_1_FIFO_buf83_stencil_215_merged943_57
    // stencil_1_FIFO_buf83_stencil_215_merged943_58
    // stencil_1_FIFO_buf83_stencil_215_merged943_59
    // stencil_1_FIFO_buf83_stencil_215_merged943_60
    // stencil_1_FIFO_buf83_stencil_215_merged943_61
    // stencil_1_FIFO_buf83_stencil_215_merged943_62
    // stencil_1_FIFO_buf83_stencil_215_merged943_63
    // stencil_1_FIFO_buf83_stencil_215_merged943_64
    // stencil_1_FIFO_buf83_stencil_215_merged943_65
    // stencil_1_FIFO_buf83_stencil_215_merged943_66
    // stencil_1_FIFO_buf83_stencil_215_merged943_67
    // stencil_1_FIFO_buf83_stencil_215_merged943_68
    // stencil_1_FIFO_buf83_stencil_215_merged943_69
    // stencil_1_FIFO_buf83_stencil_215_merged943_70
    // stencil_1_FIFO_buf83_stencil_215_merged943_71
    // stencil_1_FIFO_buf83_stencil_215_merged943_72
    // stencil_1_FIFO_buf83_stencil_215_merged943_73
    // stencil_1_FIFO_buf83_stencil_215_merged943_74
    // stencil_1_FIFO_buf83_stencil_215_merged943_75
    // stencil_1_FIFO_buf83_stencil_215_merged943_76
    // stencil_1_FIFO_buf83_stencil_215_merged943_77
    // stencil_1_FIFO_buf83_stencil_215_merged943_78
    // stencil_1_FIFO_buf83_stencil_215_merged943_79
    // stencil_1_FIFO_buf83_stencil_215_merged943_80
    // stencil_1_FIFO_buf83_stencil_215_merged943_81
    // stencil_1_FIFO_buf83_stencil_215_merged943_82
    // stencil_1_FIFO_buf83_stencil_215_merged943_83
    // stencil_1_FIFO_buf83_stencil_215_merged943_84
    // stencil_1_FIFO_buf83_stencil_215_merged943_85
    // stencil_1_FIFO_buf83_stencil_215_merged943_86
    // stencil_1_FIFO_buf83_stencil_215_merged943_87
    // stencil_1_FIFO_buf83_stencil_215_merged943_88
    // stencil_1_FIFO_buf83_stencil_215_merged943_89
    // stencil_1_FIFO_buf83_stencil_215_merged943_90
    // stencil_1_FIFO_buf83_stencil_215_merged943_91
    // stencil_1_FIFO_buf83_stencil_215_merged943_92
    // stencil_1_FIFO_buf83_stencil_215_merged943_93
    // stencil_1_FIFO_buf83_stencil_215_merged943_94
    // stencil_1_FIFO_buf83_stencil_215_merged943_95
    // stencil_1_FIFO_buf83_stencil_215_merged943_96
    // stencil_1_FIFO_buf83_stencil_215_merged943_97
    // stencil_1_FIFO_buf83_stencil_215_merged943_98
    // stencil_1_FIFO_buf83_stencil_215_merged943_99
    // stencil_1_FIFO_buf83_stencil_215_merged943_100
    // stencil_1_FIFO_buf83_stencil_215_merged943_101
    // stencil_1_FIFO_buf83_stencil_215_merged943_102
    // stencil_1_FIFO_buf83_stencil_215_merged943_103
    // stencil_1_FIFO_buf83_stencil_215_merged943_104
    // stencil_1_FIFO_buf83_stencil_215_merged943_105
    // stencil_1_FIFO_buf83_stencil_215_merged943_106
    // stencil_1_FIFO_buf83_stencil_215_merged943_107
    // stencil_1_FIFO_buf83_stencil_215_merged943_108
    // stencil_1_FIFO_buf83_stencil_215_merged943_109
    // stencil_1_FIFO_buf83_stencil_215_merged943_110
    // stencil_1_FIFO_buf83_stencil_215_merged943_111
    // stencil_1_FIFO_buf83_stencil_215_merged943_112
    // stencil_1_FIFO_buf83_stencil_215_merged943_113
    // stencil_1_FIFO_buf83_stencil_215_merged943_114
    // stencil_1_FIFO_buf83_stencil_215_merged943_115
    // stencil_1_FIFO_buf83_stencil_215_merged943_116
    // stencil_1_FIFO_buf83_stencil_215_merged943_117
    // stencil_1_FIFO_buf83_stencil_215_merged943_118
    // stencil_1_FIFO_buf83_stencil_215_merged943_119
    // stencil_1_FIFO_buf83_stencil_215_merged943_120
    // stencil_1_FIFO_buf83_stencil_215_merged943_121
    // stencil_1_FIFO_buf83_stencil_215_merged943_122
    // stencil_1_FIFO_buf83_stencil_215_merged943_123
    // stencil_1_FIFO_buf83_stencil_215_merged943_124
    // stencil_1_FIFO_buf83_stencil_215_merged943_125
    // stencil_1_FIFO_buf83_stencil_215_merged943_126
    // stencil_1_FIFO_buf83_stencil_215_merged943_127
    // stencil_1_FIFO_buf83_stencil_215_merged943_128
    // stencil_1_FIFO_buf83_stencil_215_merged943_129
    // stencil_1_FIFO_buf83_stencil_215_merged943_130
    // stencil_1_FIFO_buf83_stencil_215_merged943_131
    // stencil_1_FIFO_buf83_stencil_215_merged943_132
    // stencil_1_FIFO_buf83_stencil_215_merged943_133
    // stencil_1_FIFO_buf83_stencil_215_merged943_134
    // stencil_1_FIFO_buf83_stencil_215_merged943_135
    // stencil_1_FIFO_buf83_stencil_215_merged943_136
    // stencil_1_FIFO_buf83_stencil_215_merged943_137
    // stencil_1_FIFO_buf83_stencil_215_merged943_138
    // stencil_1_FIFO_buf83_stencil_215_merged943_139
    // stencil_1_FIFO_buf83_stencil_215_merged943_140
    // stencil_1_FIFO_buf83_stencil_215_merged943_141
    // stencil_1_FIFO_buf83_stencil_215_merged943_142
    // stencil_1_FIFO_buf83_stencil_215_merged943_143
    // stencil_1_FIFO_buf83_stencil_215_merged943_144
    // stencil_1_FIFO_buf83_stencil_215_merged943_145
    // stencil_1_FIFO_buf83_stencil_215_merged943_146
    // stencil_1_FIFO_buf83_stencil_215_merged943_147
    // stencil_1_FIFO_buf83_stencil_215_merged943_148
    // stencil_1_FIFO_buf83_stencil_215_merged943_149
    // stencil_1_FIFO_buf83_stencil_215_merged943_150
    // stencil_1_FIFO_buf83_stencil_215_merged943_151
    // stencil_1_FIFO_buf83_stencil_215_merged943_152
    // stencil_1_FIFO_buf83_stencil_215_merged943_153
    // stencil_1_FIFO_buf83_stencil_215_merged943_154
    // stencil_1_FIFO_buf83_stencil_215_merged943_155
    // stencil_1_FIFO_buf83_stencil_215_merged943_156
    // stencil_1_FIFO_buf83_stencil_215_merged943_157
    // stencil_1_FIFO_buf83_stencil_215_merged943_158
    // stencil_1_FIFO_buf83_stencil_215_merged943_159
    // stencil_1_FIFO_buf83_stencil_215_merged943_160
    // stencil_1_FIFO_buf83_stencil_215_merged943_161
    // stencil_1_FIFO_buf83_stencil_215_merged943_162
    // stencil_1_FIFO_buf83_stencil_215_merged943_163
    // stencil_1_FIFO_buf83_stencil_215_merged943_164
    // stencil_1_FIFO_buf83_stencil_215_merged943_165
    // stencil_1_FIFO_buf83_stencil_215_merged943_166
    // stencil_1_FIFO_buf83_stencil_215_merged943_167
    // stencil_1_FIFO_buf83_stencil_215_merged943_168
    // stencil_1_FIFO_buf83_stencil_215_merged943_169
    // stencil_1_FIFO_buf83_stencil_215_merged943_170
    // stencil_1_FIFO_buf83_stencil_215_merged943_171
    // stencil_1_FIFO_buf83_stencil_215_merged943_172
    // stencil_1_FIFO_buf83_stencil_215_merged943_173
    // stencil_1_FIFO_buf83_stencil_215_merged943_174
    // stencil_1_FIFO_buf83_stencil_215_merged943_175
    // stencil_1_FIFO_buf83_stencil_215_merged943_176
    // stencil_1_FIFO_buf83_stencil_215_merged943_177
    // stencil_1_FIFO_buf83_stencil_215_merged943_178
    // stencil_1_FIFO_buf83_stencil_215_merged943_179
    // stencil_1_FIFO_buf83_stencil_215_merged943_180
    // stencil_1_FIFO_buf83_stencil_215_merged943_181
    // stencil_1_FIFO_buf83_stencil_215_merged943_182
    // stencil_1_FIFO_buf83_stencil_215_merged943_183
    // stencil_1_FIFO_buf83_stencil_215_merged943_184
    // stencil_1_FIFO_buf83_stencil_215_merged943_185
    // stencil_1_FIFO_buf83_stencil_215_merged943_186
    // stencil_1_FIFO_buf83_stencil_215_merged943_187
    // stencil_1_FIFO_buf83_stencil_215_merged943_188
    // stencil_1_FIFO_buf83_stencil_215_merged943_189
    // stencil_1_FIFO_buf83_stencil_215_merged943_190
    // stencil_1_FIFO_buf83_stencil_215_merged943_191

	hw_uint<4608> result;
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_48_res = stencil_1_FIFO_buf83_stencil_215_merged943_48_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<0, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_48_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_49_res = stencil_1_FIFO_buf83_stencil_215_merged943_49_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<32, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_49_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_50_res = stencil_1_FIFO_buf83_stencil_215_merged943_50_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<64, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_50_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_51_res = stencil_1_FIFO_buf83_stencil_215_merged943_51_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<96, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_51_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_52_res = stencil_1_FIFO_buf83_stencil_215_merged943_52_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<128, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_52_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_53_res = stencil_1_FIFO_buf83_stencil_215_merged943_53_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<160, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_53_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_54_res = stencil_1_FIFO_buf83_stencil_215_merged943_54_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<192, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_54_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_55_res = stencil_1_FIFO_buf83_stencil_215_merged943_55_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<224, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_55_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_56_res = stencil_1_FIFO_buf83_stencil_215_merged943_56_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<256, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_56_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_57_res = stencil_1_FIFO_buf83_stencil_215_merged943_57_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<288, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_57_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_58_res = stencil_1_FIFO_buf83_stencil_215_merged943_58_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<320, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_58_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_59_res = stencil_1_FIFO_buf83_stencil_215_merged943_59_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<352, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_59_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_60_res = stencil_1_FIFO_buf83_stencil_215_merged943_60_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<384, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_60_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_61_res = stencil_1_FIFO_buf83_stencil_215_merged943_61_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<416, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_61_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_62_res = stencil_1_FIFO_buf83_stencil_215_merged943_62_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<448, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_62_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_63_res = stencil_1_FIFO_buf83_stencil_215_merged943_63_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<480, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_63_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_64_res = stencil_1_FIFO_buf83_stencil_215_merged943_64_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<512, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_64_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_65_res = stencil_1_FIFO_buf83_stencil_215_merged943_65_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<544, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_65_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_66_res = stencil_1_FIFO_buf83_stencil_215_merged943_66_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<576, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_66_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_67_res = stencil_1_FIFO_buf83_stencil_215_merged943_67_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<608, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_67_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_68_res = stencil_1_FIFO_buf83_stencil_215_merged943_68_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<640, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_68_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_69_res = stencil_1_FIFO_buf83_stencil_215_merged943_69_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<672, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_69_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_70_res = stencil_1_FIFO_buf83_stencil_215_merged943_70_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<704, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_70_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_71_res = stencil_1_FIFO_buf83_stencil_215_merged943_71_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<736, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_71_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_72_res = stencil_1_FIFO_buf83_stencil_215_merged943_72_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<768, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_72_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_73_res = stencil_1_FIFO_buf83_stencil_215_merged943_73_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<800, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_73_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_74_res = stencil_1_FIFO_buf83_stencil_215_merged943_74_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<832, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_74_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_75_res = stencil_1_FIFO_buf83_stencil_215_merged943_75_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<864, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_75_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_76_res = stencil_1_FIFO_buf83_stencil_215_merged943_76_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<896, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_76_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_77_res = stencil_1_FIFO_buf83_stencil_215_merged943_77_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<928, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_77_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_78_res = stencil_1_FIFO_buf83_stencil_215_merged943_78_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<960, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_78_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_79_res = stencil_1_FIFO_buf83_stencil_215_merged943_79_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<992, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_79_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_80_res = stencil_1_FIFO_buf83_stencil_215_merged943_80_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<1024, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_80_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_81_res = stencil_1_FIFO_buf83_stencil_215_merged943_81_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<1056, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_81_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_82_res = stencil_1_FIFO_buf83_stencil_215_merged943_82_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<1088, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_82_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_83_res = stencil_1_FIFO_buf83_stencil_215_merged943_83_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<1120, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_83_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_84_res = stencil_1_FIFO_buf83_stencil_215_merged943_84_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<1152, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_84_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_85_res = stencil_1_FIFO_buf83_stencil_215_merged943_85_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<1184, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_85_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_86_res = stencil_1_FIFO_buf83_stencil_215_merged943_86_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<1216, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_86_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_87_res = stencil_1_FIFO_buf83_stencil_215_merged943_87_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<1248, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_87_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_88_res = stencil_1_FIFO_buf83_stencil_215_merged943_88_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<1280, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_88_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_89_res = stencil_1_FIFO_buf83_stencil_215_merged943_89_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<1312, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_89_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_90_res = stencil_1_FIFO_buf83_stencil_215_merged943_90_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<1344, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_90_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_91_res = stencil_1_FIFO_buf83_stencil_215_merged943_91_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<1376, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_91_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_92_res = stencil_1_FIFO_buf83_stencil_215_merged943_92_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<1408, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_92_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_93_res = stencil_1_FIFO_buf83_stencil_215_merged943_93_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<1440, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_93_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_94_res = stencil_1_FIFO_buf83_stencil_215_merged943_94_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<1472, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_94_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_95_res = stencil_1_FIFO_buf83_stencil_215_merged943_95_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<1504, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_95_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_96_res = stencil_1_FIFO_buf83_stencil_215_merged943_96_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<1536, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_96_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_97_res = stencil_1_FIFO_buf83_stencil_215_merged943_97_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<1568, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_97_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_98_res = stencil_1_FIFO_buf83_stencil_215_merged943_98_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<1600, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_98_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_99_res = stencil_1_FIFO_buf83_stencil_215_merged943_99_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<1632, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_99_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_100_res = stencil_1_FIFO_buf83_stencil_215_merged943_100_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<1664, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_100_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_101_res = stencil_1_FIFO_buf83_stencil_215_merged943_101_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<1696, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_101_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_102_res = stencil_1_FIFO_buf83_stencil_215_merged943_102_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<1728, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_102_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_103_res = stencil_1_FIFO_buf83_stencil_215_merged943_103_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<1760, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_103_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_104_res = stencil_1_FIFO_buf83_stencil_215_merged943_104_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<1792, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_104_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_105_res = stencil_1_FIFO_buf83_stencil_215_merged943_105_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<1824, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_105_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_106_res = stencil_1_FIFO_buf83_stencil_215_merged943_106_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<1856, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_106_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_107_res = stencil_1_FIFO_buf83_stencil_215_merged943_107_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<1888, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_107_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_108_res = stencil_1_FIFO_buf83_stencil_215_merged943_108_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<1920, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_108_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_109_res = stencil_1_FIFO_buf83_stencil_215_merged943_109_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<1952, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_109_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_110_res = stencil_1_FIFO_buf83_stencil_215_merged943_110_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<1984, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_110_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_111_res = stencil_1_FIFO_buf83_stencil_215_merged943_111_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<2016, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_111_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_112_res = stencil_1_FIFO_buf83_stencil_215_merged943_112_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<2048, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_112_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_113_res = stencil_1_FIFO_buf83_stencil_215_merged943_113_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<2080, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_113_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_114_res = stencil_1_FIFO_buf83_stencil_215_merged943_114_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<2112, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_114_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_115_res = stencil_1_FIFO_buf83_stencil_215_merged943_115_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<2144, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_115_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_116_res = stencil_1_FIFO_buf83_stencil_215_merged943_116_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<2176, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_116_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_117_res = stencil_1_FIFO_buf83_stencil_215_merged943_117_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<2208, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_117_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_118_res = stencil_1_FIFO_buf83_stencil_215_merged943_118_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<2240, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_118_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_119_res = stencil_1_FIFO_buf83_stencil_215_merged943_119_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<2272, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_119_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_120_res = stencil_1_FIFO_buf83_stencil_215_merged943_120_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<2304, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_120_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_121_res = stencil_1_FIFO_buf83_stencil_215_merged943_121_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<2336, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_121_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_122_res = stencil_1_FIFO_buf83_stencil_215_merged943_122_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<2368, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_122_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_123_res = stencil_1_FIFO_buf83_stencil_215_merged943_123_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<2400, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_123_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_124_res = stencil_1_FIFO_buf83_stencil_215_merged943_124_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<2432, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_124_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_125_res = stencil_1_FIFO_buf83_stencil_215_merged943_125_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<2464, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_125_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_126_res = stencil_1_FIFO_buf83_stencil_215_merged943_126_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<2496, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_126_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_127_res = stencil_1_FIFO_buf83_stencil_215_merged943_127_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<2528, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_127_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_128_res = stencil_1_FIFO_buf83_stencil_215_merged943_128_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<2560, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_128_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_129_res = stencil_1_FIFO_buf83_stencil_215_merged943_129_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<2592, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_129_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_130_res = stencil_1_FIFO_buf83_stencil_215_merged943_130_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<2624, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_130_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_131_res = stencil_1_FIFO_buf83_stencil_215_merged943_131_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<2656, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_131_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_132_res = stencil_1_FIFO_buf83_stencil_215_merged943_132_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<2688, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_132_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_133_res = stencil_1_FIFO_buf83_stencil_215_merged943_133_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<2720, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_133_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_134_res = stencil_1_FIFO_buf83_stencil_215_merged943_134_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<2752, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_134_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_135_res = stencil_1_FIFO_buf83_stencil_215_merged943_135_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<2784, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_135_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_136_res = stencil_1_FIFO_buf83_stencil_215_merged943_136_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<2816, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_136_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_137_res = stencil_1_FIFO_buf83_stencil_215_merged943_137_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<2848, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_137_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_138_res = stencil_1_FIFO_buf83_stencil_215_merged943_138_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<2880, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_138_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_139_res = stencil_1_FIFO_buf83_stencil_215_merged943_139_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<2912, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_139_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_140_res = stencil_1_FIFO_buf83_stencil_215_merged943_140_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<2944, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_140_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_141_res = stencil_1_FIFO_buf83_stencil_215_merged943_141_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<2976, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_141_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_142_res = stencil_1_FIFO_buf83_stencil_215_merged943_142_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<3008, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_142_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_143_res = stencil_1_FIFO_buf83_stencil_215_merged943_143_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<3040, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_143_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_144_res = stencil_1_FIFO_buf83_stencil_215_merged943_144_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<3072, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_144_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_145_res = stencil_1_FIFO_buf83_stencil_215_merged943_145_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<3104, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_145_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_146_res = stencil_1_FIFO_buf83_stencil_215_merged943_146_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<3136, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_146_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_147_res = stencil_1_FIFO_buf83_stencil_215_merged943_147_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<3168, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_147_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_148_res = stencil_1_FIFO_buf83_stencil_215_merged943_148_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<3200, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_148_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_149_res = stencil_1_FIFO_buf83_stencil_215_merged943_149_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<3232, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_149_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_150_res = stencil_1_FIFO_buf83_stencil_215_merged943_150_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<3264, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_150_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_151_res = stencil_1_FIFO_buf83_stencil_215_merged943_151_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<3296, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_151_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_152_res = stencil_1_FIFO_buf83_stencil_215_merged943_152_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<3328, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_152_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_153_res = stencil_1_FIFO_buf83_stencil_215_merged943_153_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<3360, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_153_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_154_res = stencil_1_FIFO_buf83_stencil_215_merged943_154_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<3392, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_154_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_155_res = stencil_1_FIFO_buf83_stencil_215_merged943_155_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<3424, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_155_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_156_res = stencil_1_FIFO_buf83_stencil_215_merged943_156_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<3456, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_156_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_157_res = stencil_1_FIFO_buf83_stencil_215_merged943_157_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<3488, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_157_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_158_res = stencil_1_FIFO_buf83_stencil_215_merged943_158_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<3520, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_158_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_159_res = stencil_1_FIFO_buf83_stencil_215_merged943_159_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<3552, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_159_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_160_res = stencil_1_FIFO_buf83_stencil_215_merged943_160_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<3584, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_160_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_161_res = stencil_1_FIFO_buf83_stencil_215_merged943_161_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<3616, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_161_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_162_res = stencil_1_FIFO_buf83_stencil_215_merged943_162_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<3648, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_162_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_163_res = stencil_1_FIFO_buf83_stencil_215_merged943_163_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<3680, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_163_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_164_res = stencil_1_FIFO_buf83_stencil_215_merged943_164_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<3712, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_164_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_165_res = stencil_1_FIFO_buf83_stencil_215_merged943_165_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<3744, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_165_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_166_res = stencil_1_FIFO_buf83_stencil_215_merged943_166_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<3776, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_166_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_167_res = stencil_1_FIFO_buf83_stencil_215_merged943_167_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<3808, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_167_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_168_res = stencil_1_FIFO_buf83_stencil_215_merged943_168_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<3840, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_168_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_169_res = stencil_1_FIFO_buf83_stencil_215_merged943_169_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<3872, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_169_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_170_res = stencil_1_FIFO_buf83_stencil_215_merged943_170_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<3904, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_170_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_171_res = stencil_1_FIFO_buf83_stencil_215_merged943_171_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<3936, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_171_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_172_res = stencil_1_FIFO_buf83_stencil_215_merged943_172_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<3968, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_172_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_173_res = stencil_1_FIFO_buf83_stencil_215_merged943_173_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<4000, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_173_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_174_res = stencil_1_FIFO_buf83_stencil_215_merged943_174_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<4032, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_174_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_175_res = stencil_1_FIFO_buf83_stencil_215_merged943_175_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<4064, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_175_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_176_res = stencil_1_FIFO_buf83_stencil_215_merged943_176_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<4096, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_176_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_177_res = stencil_1_FIFO_buf83_stencil_215_merged943_177_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<4128, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_177_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_178_res = stencil_1_FIFO_buf83_stencil_215_merged943_178_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<4160, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_178_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_179_res = stencil_1_FIFO_buf83_stencil_215_merged943_179_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<4192, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_179_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_180_res = stencil_1_FIFO_buf83_stencil_215_merged943_180_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<4224, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_180_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_181_res = stencil_1_FIFO_buf83_stencil_215_merged943_181_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<4256, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_181_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_182_res = stencil_1_FIFO_buf83_stencil_215_merged943_182_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<4288, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_182_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_183_res = stencil_1_FIFO_buf83_stencil_215_merged943_183_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<4320, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_183_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_184_res = stencil_1_FIFO_buf83_stencil_215_merged943_184_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<4352, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_184_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_185_res = stencil_1_FIFO_buf83_stencil_215_merged943_185_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<4384, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_185_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_186_res = stencil_1_FIFO_buf83_stencil_215_merged943_186_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<4416, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_186_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_187_res = stencil_1_FIFO_buf83_stencil_215_merged943_187_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<4448, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_187_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_188_res = stencil_1_FIFO_buf83_stencil_215_merged943_188_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<4480, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_188_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_189_res = stencil_1_FIFO_buf83_stencil_215_merged943_189_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<4512, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_189_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_190_res = stencil_1_FIFO_buf83_stencil_215_merged943_190_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<4544, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_190_res);
	hw_uint<32>  stencil_1_FIFO_buf83_stencil_215_merged943_191_res = stencil_1_FIFO_buf83_stencil_215_merged943_191_select(stencil_1_FIFO_buf83, root, stencil_214, stencil_215, dynamic_address);
	set_at<4576, 4608>(result, stencil_1_FIFO_buf83_stencil_215_merged943_191_res);
	return result;
}

#include "hw_classes.h"

struct stencil_2_stencil_215_merged943_32_to_stencil_2_stencil_2_ld56_merged976_16_cache {
	// RAM Box: {[11, 1979], [-4, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_2_stencil_215_merged943_33_to_stencil_2_stencil_2_ld56_merged976_17_cache {
	// RAM Box: {[10, 1978], [-4, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_2_stencil_215_merged943_34_to_stencil_2_stencil_2_ld56_merged976_18_cache {
	// RAM Box: {[9, 1977], [-4, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_2_stencil_215_merged943_35_to_stencil_2_stencil_2_ld56_merged976_19_cache {
	// RAM Box: {[8, 1976], [-4, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_2_stencil_215_merged943_36_to_stencil_2_stencil_2_ld56_merged976_20_cache {
	// RAM Box: {[7, 1975], [-4, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_2_stencil_215_merged943_37_to_stencil_2_stencil_2_ld56_merged976_21_cache {
	// RAM Box: {[6, 1974], [-4, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_2_stencil_215_merged943_38_to_stencil_2_stencil_2_ld56_merged976_22_cache {
	// RAM Box: {[5, 1973], [-4, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_2_stencil_215_merged943_39_to_stencil_2_stencil_2_ld56_merged976_23_cache {
	// RAM Box: {[4, 1972], [-4, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_2_stencil_215_merged943_40_to_stencil_2_stencil_2_ld56_merged976_24_cache {
	// RAM Box: {[3, 1971], [-4, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_2_stencil_215_merged943_41_to_stencil_2_stencil_2_ld56_merged976_25_cache {
	// RAM Box: {[2, 1970], [-4, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_2_stencil_215_merged943_42_to_stencil_2_stencil_2_ld56_merged976_26_cache {
	// RAM Box: {[1, 1969], [-4, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_2_stencil_215_merged943_43_to_stencil_2_stencil_2_ld56_merged976_27_cache {
	// RAM Box: {[0, 1968], [-4, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_2_stencil_215_merged943_44_to_stencil_2_stencil_2_ld56_merged976_28_cache {
	// RAM Box: {[-1, 1967], [-4, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_2_stencil_215_merged943_45_to_stencil_2_stencil_2_ld56_merged976_29_cache {
	// RAM Box: {[-2, 1966], [-4, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_2_stencil_215_merged943_46_to_stencil_2_stencil_2_ld56_merged976_30_cache {
	// RAM Box: {[-3, 1965], [-4, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_2_stencil_215_merged943_47_to_stencil_2_stencil_2_ld56_merged976_31_cache {
	// RAM Box: {[-4, 1964], [-4, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_2_cache {
  // # of banks: 16
  stencil_2_stencil_215_merged943_32_to_stencil_2_stencil_2_ld56_merged976_16_cache stencil_2_stencil_215_merged943_32_to_stencil_2_stencil_2_ld56_merged976_16;
  stencil_2_stencil_215_merged943_33_to_stencil_2_stencil_2_ld56_merged976_17_cache stencil_2_stencil_215_merged943_33_to_stencil_2_stencil_2_ld56_merged976_17;
  stencil_2_stencil_215_merged943_34_to_stencil_2_stencil_2_ld56_merged976_18_cache stencil_2_stencil_215_merged943_34_to_stencil_2_stencil_2_ld56_merged976_18;
  stencil_2_stencil_215_merged943_35_to_stencil_2_stencil_2_ld56_merged976_19_cache stencil_2_stencil_215_merged943_35_to_stencil_2_stencil_2_ld56_merged976_19;
  stencil_2_stencil_215_merged943_36_to_stencil_2_stencil_2_ld56_merged976_20_cache stencil_2_stencil_215_merged943_36_to_stencil_2_stencil_2_ld56_merged976_20;
  stencil_2_stencil_215_merged943_37_to_stencil_2_stencil_2_ld56_merged976_21_cache stencil_2_stencil_215_merged943_37_to_stencil_2_stencil_2_ld56_merged976_21;
  stencil_2_stencil_215_merged943_38_to_stencil_2_stencil_2_ld56_merged976_22_cache stencil_2_stencil_215_merged943_38_to_stencil_2_stencil_2_ld56_merged976_22;
  stencil_2_stencil_215_merged943_39_to_stencil_2_stencil_2_ld56_merged976_23_cache stencil_2_stencil_215_merged943_39_to_stencil_2_stencil_2_ld56_merged976_23;
  stencil_2_stencil_215_merged943_40_to_stencil_2_stencil_2_ld56_merged976_24_cache stencil_2_stencil_215_merged943_40_to_stencil_2_stencil_2_ld56_merged976_24;
  stencil_2_stencil_215_merged943_41_to_stencil_2_stencil_2_ld56_merged976_25_cache stencil_2_stencil_215_merged943_41_to_stencil_2_stencil_2_ld56_merged976_25;
  stencil_2_stencil_215_merged943_42_to_stencil_2_stencil_2_ld56_merged976_26_cache stencil_2_stencil_215_merged943_42_to_stencil_2_stencil_2_ld56_merged976_26;
  stencil_2_stencil_215_merged943_43_to_stencil_2_stencil_2_ld56_merged976_27_cache stencil_2_stencil_215_merged943_43_to_stencil_2_stencil_2_ld56_merged976_27;
  stencil_2_stencil_215_merged943_44_to_stencil_2_stencil_2_ld56_merged976_28_cache stencil_2_stencil_215_merged943_44_to_stencil_2_stencil_2_ld56_merged976_28;
  stencil_2_stencil_215_merged943_45_to_stencil_2_stencil_2_ld56_merged976_29_cache stencil_2_stencil_215_merged943_45_to_stencil_2_stencil_2_ld56_merged976_29;
  stencil_2_stencil_215_merged943_46_to_stencil_2_stencil_2_ld56_merged976_30_cache stencil_2_stencil_215_merged943_46_to_stencil_2_stencil_2_ld56_merged976_30;
  stencil_2_stencil_215_merged943_47_to_stencil_2_stencil_2_ld56_merged976_31_cache stencil_2_stencil_215_merged943_47_to_stencil_2_stencil_2_ld56_merged976_31;
};



inline void stencil_2_stencil_215_merged943_32_write(hw_uint<32> & stencil_2_stencil_215_merged943_32, stencil_2_cache& stencil_2, int root, int stencil_214, int stencil_215, int dynamic_address) {
  stencil_2.stencil_2_stencil_215_merged943_32_to_stencil_2_stencil_2_ld56_merged976_16.push(stencil_2_stencil_215_merged943_32);
}

inline void stencil_2_stencil_215_merged943_33_write(hw_uint<32> & stencil_2_stencil_215_merged943_33, stencil_2_cache& stencil_2, int root, int stencil_214, int stencil_215, int dynamic_address) {
  stencil_2.stencil_2_stencil_215_merged943_33_to_stencil_2_stencil_2_ld56_merged976_17.push(stencil_2_stencil_215_merged943_33);
}

inline void stencil_2_stencil_215_merged943_34_write(hw_uint<32> & stencil_2_stencil_215_merged943_34, stencil_2_cache& stencil_2, int root, int stencil_214, int stencil_215, int dynamic_address) {
  stencil_2.stencil_2_stencil_215_merged943_34_to_stencil_2_stencil_2_ld56_merged976_18.push(stencil_2_stencil_215_merged943_34);
}

inline void stencil_2_stencil_215_merged943_35_write(hw_uint<32> & stencil_2_stencil_215_merged943_35, stencil_2_cache& stencil_2, int root, int stencil_214, int stencil_215, int dynamic_address) {
  stencil_2.stencil_2_stencil_215_merged943_35_to_stencil_2_stencil_2_ld56_merged976_19.push(stencil_2_stencil_215_merged943_35);
}

inline void stencil_2_stencil_215_merged943_36_write(hw_uint<32> & stencil_2_stencil_215_merged943_36, stencil_2_cache& stencil_2, int root, int stencil_214, int stencil_215, int dynamic_address) {
  stencil_2.stencil_2_stencil_215_merged943_36_to_stencil_2_stencil_2_ld56_merged976_20.push(stencil_2_stencil_215_merged943_36);
}

inline void stencil_2_stencil_215_merged943_37_write(hw_uint<32> & stencil_2_stencil_215_merged943_37, stencil_2_cache& stencil_2, int root, int stencil_214, int stencil_215, int dynamic_address) {
  stencil_2.stencil_2_stencil_215_merged943_37_to_stencil_2_stencil_2_ld56_merged976_21.push(stencil_2_stencil_215_merged943_37);
}

inline void stencil_2_stencil_215_merged943_38_write(hw_uint<32> & stencil_2_stencil_215_merged943_38, stencil_2_cache& stencil_2, int root, int stencil_214, int stencil_215, int dynamic_address) {
  stencil_2.stencil_2_stencil_215_merged943_38_to_stencil_2_stencil_2_ld56_merged976_22.push(stencil_2_stencil_215_merged943_38);
}

inline void stencil_2_stencil_215_merged943_39_write(hw_uint<32> & stencil_2_stencil_215_merged943_39, stencil_2_cache& stencil_2, int root, int stencil_214, int stencil_215, int dynamic_address) {
  stencil_2.stencil_2_stencil_215_merged943_39_to_stencil_2_stencil_2_ld56_merged976_23.push(stencil_2_stencil_215_merged943_39);
}

inline void stencil_2_stencil_215_merged943_40_write(hw_uint<32> & stencil_2_stencil_215_merged943_40, stencil_2_cache& stencil_2, int root, int stencil_214, int stencil_215, int dynamic_address) {
  stencil_2.stencil_2_stencil_215_merged943_40_to_stencil_2_stencil_2_ld56_merged976_24.push(stencil_2_stencil_215_merged943_40);
}

inline void stencil_2_stencil_215_merged943_41_write(hw_uint<32> & stencil_2_stencil_215_merged943_41, stencil_2_cache& stencil_2, int root, int stencil_214, int stencil_215, int dynamic_address) {
  stencil_2.stencil_2_stencil_215_merged943_41_to_stencil_2_stencil_2_ld56_merged976_25.push(stencil_2_stencil_215_merged943_41);
}

inline void stencil_2_stencil_215_merged943_42_write(hw_uint<32> & stencil_2_stencil_215_merged943_42, stencil_2_cache& stencil_2, int root, int stencil_214, int stencil_215, int dynamic_address) {
  stencil_2.stencil_2_stencil_215_merged943_42_to_stencil_2_stencil_2_ld56_merged976_26.push(stencil_2_stencil_215_merged943_42);
}

inline void stencil_2_stencil_215_merged943_43_write(hw_uint<32> & stencil_2_stencil_215_merged943_43, stencil_2_cache& stencil_2, int root, int stencil_214, int stencil_215, int dynamic_address) {
  stencil_2.stencil_2_stencil_215_merged943_43_to_stencil_2_stencil_2_ld56_merged976_27.push(stencil_2_stencil_215_merged943_43);
}

inline void stencil_2_stencil_215_merged943_44_write(hw_uint<32> & stencil_2_stencil_215_merged943_44, stencil_2_cache& stencil_2, int root, int stencil_214, int stencil_215, int dynamic_address) {
  stencil_2.stencil_2_stencil_215_merged943_44_to_stencil_2_stencil_2_ld56_merged976_28.push(stencil_2_stencil_215_merged943_44);
}

inline void stencil_2_stencil_215_merged943_45_write(hw_uint<32> & stencil_2_stencil_215_merged943_45, stencil_2_cache& stencil_2, int root, int stencil_214, int stencil_215, int dynamic_address) {
  stencil_2.stencil_2_stencil_215_merged943_45_to_stencil_2_stencil_2_ld56_merged976_29.push(stencil_2_stencil_215_merged943_45);
}

inline void stencil_2_stencil_215_merged943_46_write(hw_uint<32> & stencil_2_stencil_215_merged943_46, stencil_2_cache& stencil_2, int root, int stencil_214, int stencil_215, int dynamic_address) {
  stencil_2.stencil_2_stencil_215_merged943_46_to_stencil_2_stencil_2_ld56_merged976_30.push(stencil_2_stencil_215_merged943_46);
}

inline void stencil_2_stencil_215_merged943_47_write(hw_uint<32> & stencil_2_stencil_215_merged943_47, stencil_2_cache& stencil_2, int root, int stencil_214, int stencil_215, int dynamic_address) {
  stencil_2.stencil_2_stencil_215_merged943_47_to_stencil_2_stencil_2_ld56_merged976_31.push(stencil_2_stencil_215_merged943_47);
}

inline hw_uint<32>  stencil_2_stencil_2_ld56_merged976_16_select(stencil_2_cache& stencil_2, int root, int stencil_2_ld57, int stencil_2_ld56, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_stencil_2_ld56_merged976_16 read pattern: { stencil_2_ld56_merged976[root = 0, stencil_2_ld57, stencil_2_ld56] -> stencil_2[11 + 16stencil_2_ld56, -4 + stencil_2_ld57] : 0 <= stencil_2_ld57 <= 1087 and 0 <= stencil_2_ld56 <= 123 }
  // Read schedule : { stencil_2_ld56_merged976[root = 0, stencil_2_ld57, stencil_2_ld56] -> [2 + stencil_2_ld57, 1 + stencil_2_ld56, 2] : 0 <= stencil_2_ld57 <= 1087 and 0 <= stencil_2_ld56 <= 123 }
  // Write schedule: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  auto value_stencil_2_stencil_215_merged943_32 = stencil_2.stencil_2_stencil_215_merged943_32_to_stencil_2_stencil_2_ld56_merged976_16.peek(/* one reader or all rams */ 0);
  return value_stencil_2_stencil_215_merged943_32;
  return 0;
}

inline hw_uint<32>  stencil_2_stencil_2_ld56_merged976_17_select(stencil_2_cache& stencil_2, int root, int stencil_2_ld57, int stencil_2_ld56, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_stencil_2_ld56_merged976_17 read pattern: { stencil_2_ld56_merged976[root = 0, stencil_2_ld57, stencil_2_ld56] -> stencil_2[10 + 16stencil_2_ld56, -4 + stencil_2_ld57] : 0 <= stencil_2_ld57 <= 1087 and 0 <= stencil_2_ld56 <= 123 }
  // Read schedule : { stencil_2_ld56_merged976[root = 0, stencil_2_ld57, stencil_2_ld56] -> [2 + stencil_2_ld57, 1 + stencil_2_ld56, 2] : 0 <= stencil_2_ld57 <= 1087 and 0 <= stencil_2_ld56 <= 123 }
  // Write schedule: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  auto value_stencil_2_stencil_215_merged943_33 = stencil_2.stencil_2_stencil_215_merged943_33_to_stencil_2_stencil_2_ld56_merged976_17.peek(/* one reader or all rams */ 0);
  return value_stencil_2_stencil_215_merged943_33;
  return 0;
}

inline hw_uint<32>  stencil_2_stencil_2_ld56_merged976_18_select(stencil_2_cache& stencil_2, int root, int stencil_2_ld57, int stencil_2_ld56, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_stencil_2_ld56_merged976_18 read pattern: { stencil_2_ld56_merged976[root = 0, stencil_2_ld57, stencil_2_ld56] -> stencil_2[9 + 16stencil_2_ld56, -4 + stencil_2_ld57] : 0 <= stencil_2_ld57 <= 1087 and 0 <= stencil_2_ld56 <= 123 }
  // Read schedule : { stencil_2_ld56_merged976[root = 0, stencil_2_ld57, stencil_2_ld56] -> [2 + stencil_2_ld57, 1 + stencil_2_ld56, 2] : 0 <= stencil_2_ld57 <= 1087 and 0 <= stencil_2_ld56 <= 123 }
  // Write schedule: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  auto value_stencil_2_stencil_215_merged943_34 = stencil_2.stencil_2_stencil_215_merged943_34_to_stencil_2_stencil_2_ld56_merged976_18.peek(/* one reader or all rams */ 0);
  return value_stencil_2_stencil_215_merged943_34;
  return 0;
}

inline hw_uint<32>  stencil_2_stencil_2_ld56_merged976_19_select(stencil_2_cache& stencil_2, int root, int stencil_2_ld57, int stencil_2_ld56, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_stencil_2_ld56_merged976_19 read pattern: { stencil_2_ld56_merged976[root = 0, stencil_2_ld57, stencil_2_ld56] -> stencil_2[8 + 16stencil_2_ld56, -4 + stencil_2_ld57] : 0 <= stencil_2_ld57 <= 1087 and 0 <= stencil_2_ld56 <= 123 }
  // Read schedule : { stencil_2_ld56_merged976[root = 0, stencil_2_ld57, stencil_2_ld56] -> [2 + stencil_2_ld57, 1 + stencil_2_ld56, 2] : 0 <= stencil_2_ld57 <= 1087 and 0 <= stencil_2_ld56 <= 123 }
  // Write schedule: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  auto value_stencil_2_stencil_215_merged943_35 = stencil_2.stencil_2_stencil_215_merged943_35_to_stencil_2_stencil_2_ld56_merged976_19.peek(/* one reader or all rams */ 0);
  return value_stencil_2_stencil_215_merged943_35;
  return 0;
}

inline hw_uint<32>  stencil_2_stencil_2_ld56_merged976_20_select(stencil_2_cache& stencil_2, int root, int stencil_2_ld57, int stencil_2_ld56, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_stencil_2_ld56_merged976_20 read pattern: { stencil_2_ld56_merged976[root = 0, stencil_2_ld57, stencil_2_ld56] -> stencil_2[7 + 16stencil_2_ld56, -4 + stencil_2_ld57] : 0 <= stencil_2_ld57 <= 1087 and 0 <= stencil_2_ld56 <= 123 }
  // Read schedule : { stencil_2_ld56_merged976[root = 0, stencil_2_ld57, stencil_2_ld56] -> [2 + stencil_2_ld57, 1 + stencil_2_ld56, 2] : 0 <= stencil_2_ld57 <= 1087 and 0 <= stencil_2_ld56 <= 123 }
  // Write schedule: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  auto value_stencil_2_stencil_215_merged943_36 = stencil_2.stencil_2_stencil_215_merged943_36_to_stencil_2_stencil_2_ld56_merged976_20.peek(/* one reader or all rams */ 0);
  return value_stencil_2_stencil_215_merged943_36;
  return 0;
}

inline hw_uint<32>  stencil_2_stencil_2_ld56_merged976_21_select(stencil_2_cache& stencil_2, int root, int stencil_2_ld57, int stencil_2_ld56, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_stencil_2_ld56_merged976_21 read pattern: { stencil_2_ld56_merged976[root = 0, stencil_2_ld57, stencil_2_ld56] -> stencil_2[6 + 16stencil_2_ld56, -4 + stencil_2_ld57] : 0 <= stencil_2_ld57 <= 1087 and 0 <= stencil_2_ld56 <= 123 }
  // Read schedule : { stencil_2_ld56_merged976[root = 0, stencil_2_ld57, stencil_2_ld56] -> [2 + stencil_2_ld57, 1 + stencil_2_ld56, 2] : 0 <= stencil_2_ld57 <= 1087 and 0 <= stencil_2_ld56 <= 123 }
  // Write schedule: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  auto value_stencil_2_stencil_215_merged943_37 = stencil_2.stencil_2_stencil_215_merged943_37_to_stencil_2_stencil_2_ld56_merged976_21.peek(/* one reader or all rams */ 0);
  return value_stencil_2_stencil_215_merged943_37;
  return 0;
}

inline hw_uint<32>  stencil_2_stencil_2_ld56_merged976_22_select(stencil_2_cache& stencil_2, int root, int stencil_2_ld57, int stencil_2_ld56, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_stencil_2_ld56_merged976_22 read pattern: { stencil_2_ld56_merged976[root = 0, stencil_2_ld57, stencil_2_ld56] -> stencil_2[5 + 16stencil_2_ld56, -4 + stencil_2_ld57] : 0 <= stencil_2_ld57 <= 1087 and 0 <= stencil_2_ld56 <= 123 }
  // Read schedule : { stencil_2_ld56_merged976[root = 0, stencil_2_ld57, stencil_2_ld56] -> [2 + stencil_2_ld57, 1 + stencil_2_ld56, 2] : 0 <= stencil_2_ld57 <= 1087 and 0 <= stencil_2_ld56 <= 123 }
  // Write schedule: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  auto value_stencil_2_stencil_215_merged943_38 = stencil_2.stencil_2_stencil_215_merged943_38_to_stencil_2_stencil_2_ld56_merged976_22.peek(/* one reader or all rams */ 0);
  return value_stencil_2_stencil_215_merged943_38;
  return 0;
}

inline hw_uint<32>  stencil_2_stencil_2_ld56_merged976_23_select(stencil_2_cache& stencil_2, int root, int stencil_2_ld57, int stencil_2_ld56, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_stencil_2_ld56_merged976_23 read pattern: { stencil_2_ld56_merged976[root = 0, stencil_2_ld57, stencil_2_ld56] -> stencil_2[4 + 16stencil_2_ld56, -4 + stencil_2_ld57] : 0 <= stencil_2_ld57 <= 1087 and 0 <= stencil_2_ld56 <= 123 }
  // Read schedule : { stencil_2_ld56_merged976[root = 0, stencil_2_ld57, stencil_2_ld56] -> [2 + stencil_2_ld57, 1 + stencil_2_ld56, 2] : 0 <= stencil_2_ld57 <= 1087 and 0 <= stencil_2_ld56 <= 123 }
  // Write schedule: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  auto value_stencil_2_stencil_215_merged943_39 = stencil_2.stencil_2_stencil_215_merged943_39_to_stencil_2_stencil_2_ld56_merged976_23.peek(/* one reader or all rams */ 0);
  return value_stencil_2_stencil_215_merged943_39;
  return 0;
}

inline hw_uint<32>  stencil_2_stencil_2_ld56_merged976_24_select(stencil_2_cache& stencil_2, int root, int stencil_2_ld57, int stencil_2_ld56, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_stencil_2_ld56_merged976_24 read pattern: { stencil_2_ld56_merged976[root = 0, stencil_2_ld57, stencil_2_ld56] -> stencil_2[3 + 16stencil_2_ld56, -4 + stencil_2_ld57] : 0 <= stencil_2_ld57 <= 1087 and 0 <= stencil_2_ld56 <= 123 }
  // Read schedule : { stencil_2_ld56_merged976[root = 0, stencil_2_ld57, stencil_2_ld56] -> [2 + stencil_2_ld57, 1 + stencil_2_ld56, 2] : 0 <= stencil_2_ld57 <= 1087 and 0 <= stencil_2_ld56 <= 123 }
  // Write schedule: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  auto value_stencil_2_stencil_215_merged943_40 = stencil_2.stencil_2_stencil_215_merged943_40_to_stencil_2_stencil_2_ld56_merged976_24.peek(/* one reader or all rams */ 0);
  return value_stencil_2_stencil_215_merged943_40;
  return 0;
}

inline hw_uint<32>  stencil_2_stencil_2_ld56_merged976_25_select(stencil_2_cache& stencil_2, int root, int stencil_2_ld57, int stencil_2_ld56, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_stencil_2_ld56_merged976_25 read pattern: { stencil_2_ld56_merged976[root = 0, stencil_2_ld57, stencil_2_ld56] -> stencil_2[2 + 16stencil_2_ld56, -4 + stencil_2_ld57] : 0 <= stencil_2_ld57 <= 1087 and 0 <= stencil_2_ld56 <= 123 }
  // Read schedule : { stencil_2_ld56_merged976[root = 0, stencil_2_ld57, stencil_2_ld56] -> [2 + stencil_2_ld57, 1 + stencil_2_ld56, 2] : 0 <= stencil_2_ld57 <= 1087 and 0 <= stencil_2_ld56 <= 123 }
  // Write schedule: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  auto value_stencil_2_stencil_215_merged943_41 = stencil_2.stencil_2_stencil_215_merged943_41_to_stencil_2_stencil_2_ld56_merged976_25.peek(/* one reader or all rams */ 0);
  return value_stencil_2_stencil_215_merged943_41;
  return 0;
}

inline hw_uint<32>  stencil_2_stencil_2_ld56_merged976_26_select(stencil_2_cache& stencil_2, int root, int stencil_2_ld57, int stencil_2_ld56, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_stencil_2_ld56_merged976_26 read pattern: { stencil_2_ld56_merged976[root = 0, stencil_2_ld57, stencil_2_ld56] -> stencil_2[1 + 16stencil_2_ld56, -4 + stencil_2_ld57] : 0 <= stencil_2_ld57 <= 1087 and 0 <= stencil_2_ld56 <= 123 }
  // Read schedule : { stencil_2_ld56_merged976[root = 0, stencil_2_ld57, stencil_2_ld56] -> [2 + stencil_2_ld57, 1 + stencil_2_ld56, 2] : 0 <= stencil_2_ld57 <= 1087 and 0 <= stencil_2_ld56 <= 123 }
  // Write schedule: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  auto value_stencil_2_stencil_215_merged943_42 = stencil_2.stencil_2_stencil_215_merged943_42_to_stencil_2_stencil_2_ld56_merged976_26.peek(/* one reader or all rams */ 0);
  return value_stencil_2_stencil_215_merged943_42;
  return 0;
}

inline hw_uint<32>  stencil_2_stencil_2_ld56_merged976_27_select(stencil_2_cache& stencil_2, int root, int stencil_2_ld57, int stencil_2_ld56, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_stencil_2_ld56_merged976_27 read pattern: { stencil_2_ld56_merged976[root = 0, stencil_2_ld57, stencil_2_ld56] -> stencil_2[16stencil_2_ld56, -4 + stencil_2_ld57] : 0 <= stencil_2_ld57 <= 1087 and 0 <= stencil_2_ld56 <= 123 }
  // Read schedule : { stencil_2_ld56_merged976[root = 0, stencil_2_ld57, stencil_2_ld56] -> [2 + stencil_2_ld57, 1 + stencil_2_ld56, 2] : 0 <= stencil_2_ld57 <= 1087 and 0 <= stencil_2_ld56 <= 123 }
  // Write schedule: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  auto value_stencil_2_stencil_215_merged943_43 = stencil_2.stencil_2_stencil_215_merged943_43_to_stencil_2_stencil_2_ld56_merged976_27.peek(/* one reader or all rams */ 0);
  return value_stencil_2_stencil_215_merged943_43;
  return 0;
}

inline hw_uint<32>  stencil_2_stencil_2_ld56_merged976_28_select(stencil_2_cache& stencil_2, int root, int stencil_2_ld57, int stencil_2_ld56, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_stencil_2_ld56_merged976_28 read pattern: { stencil_2_ld56_merged976[root = 0, stencil_2_ld57, stencil_2_ld56] -> stencil_2[-1 + 16stencil_2_ld56, -4 + stencil_2_ld57] : 0 <= stencil_2_ld57 <= 1087 and 0 <= stencil_2_ld56 <= 123 }
  // Read schedule : { stencil_2_ld56_merged976[root = 0, stencil_2_ld57, stencil_2_ld56] -> [2 + stencil_2_ld57, 1 + stencil_2_ld56, 2] : 0 <= stencil_2_ld57 <= 1087 and 0 <= stencil_2_ld56 <= 123 }
  // Write schedule: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  auto value_stencil_2_stencil_215_merged943_44 = stencil_2.stencil_2_stencil_215_merged943_44_to_stencil_2_stencil_2_ld56_merged976_28.peek(/* one reader or all rams */ 0);
  return value_stencil_2_stencil_215_merged943_44;
  return 0;
}

inline hw_uint<32>  stencil_2_stencil_2_ld56_merged976_29_select(stencil_2_cache& stencil_2, int root, int stencil_2_ld57, int stencil_2_ld56, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_stencil_2_ld56_merged976_29 read pattern: { stencil_2_ld56_merged976[root = 0, stencil_2_ld57, stencil_2_ld56] -> stencil_2[-2 + 16stencil_2_ld56, -4 + stencil_2_ld57] : 0 <= stencil_2_ld57 <= 1087 and 0 <= stencil_2_ld56 <= 123 }
  // Read schedule : { stencil_2_ld56_merged976[root = 0, stencil_2_ld57, stencil_2_ld56] -> [2 + stencil_2_ld57, 1 + stencil_2_ld56, 2] : 0 <= stencil_2_ld57 <= 1087 and 0 <= stencil_2_ld56 <= 123 }
  // Write schedule: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  auto value_stencil_2_stencil_215_merged943_45 = stencil_2.stencil_2_stencil_215_merged943_45_to_stencil_2_stencil_2_ld56_merged976_29.peek(/* one reader or all rams */ 0);
  return value_stencil_2_stencil_215_merged943_45;
  return 0;
}

inline hw_uint<32>  stencil_2_stencil_2_ld56_merged976_30_select(stencil_2_cache& stencil_2, int root, int stencil_2_ld57, int stencil_2_ld56, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_stencil_2_ld56_merged976_30 read pattern: { stencil_2_ld56_merged976[root = 0, stencil_2_ld57, stencil_2_ld56] -> stencil_2[-3 + 16stencil_2_ld56, -4 + stencil_2_ld57] : 0 <= stencil_2_ld57 <= 1087 and 0 <= stencil_2_ld56 <= 123 }
  // Read schedule : { stencil_2_ld56_merged976[root = 0, stencil_2_ld57, stencil_2_ld56] -> [2 + stencil_2_ld57, 1 + stencil_2_ld56, 2] : 0 <= stencil_2_ld57 <= 1087 and 0 <= stencil_2_ld56 <= 123 }
  // Write schedule: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  auto value_stencil_2_stencil_215_merged943_46 = stencil_2.stencil_2_stencil_215_merged943_46_to_stencil_2_stencil_2_ld56_merged976_30.peek(/* one reader or all rams */ 0);
  return value_stencil_2_stencil_215_merged943_46;
  return 0;
}

inline hw_uint<32>  stencil_2_stencil_2_ld56_merged976_31_select(stencil_2_cache& stencil_2, int root, int stencil_2_ld57, int stencil_2_ld56, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_stencil_2_ld56_merged976_31 read pattern: { stencil_2_ld56_merged976[root = 0, stencil_2_ld57, stencil_2_ld56] -> stencil_2[-4 + 16stencil_2_ld56, -4 + stencil_2_ld57] : 0 <= stencil_2_ld57 <= 1087 and 0 <= stencil_2_ld56 <= 123 }
  // Read schedule : { stencil_2_ld56_merged976[root = 0, stencil_2_ld57, stencil_2_ld56] -> [2 + stencil_2_ld57, 1 + stencil_2_ld56, 2] : 0 <= stencil_2_ld57 <= 1087 and 0 <= stencil_2_ld56 <= 123 }
  // Write schedule: { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
  auto value_stencil_2_stencil_215_merged943_47 = stencil_2.stencil_2_stencil_215_merged943_47_to_stencil_2_stencil_2_ld56_merged976_31.peek(/* one reader or all rams */ 0);
  return value_stencil_2_stencil_215_merged943_47;
  return 0;
}

// # of bundles = 2
// stencil_215_merged943_write
//	stencil_2_stencil_215_merged943_32
//	stencil_2_stencil_215_merged943_33
//	stencil_2_stencil_215_merged943_34
//	stencil_2_stencil_215_merged943_35
//	stencil_2_stencil_215_merged943_36
//	stencil_2_stencil_215_merged943_37
//	stencil_2_stencil_215_merged943_38
//	stencil_2_stencil_215_merged943_39
//	stencil_2_stencil_215_merged943_40
//	stencil_2_stencil_215_merged943_41
//	stencil_2_stencil_215_merged943_42
//	stencil_2_stencil_215_merged943_43
//	stencil_2_stencil_215_merged943_44
//	stencil_2_stencil_215_merged943_45
//	stencil_2_stencil_215_merged943_46
//	stencil_2_stencil_215_merged943_47
inline void stencil_2_stencil_215_merged943_write_bundle_write(hw_uint<512>& stencil_215_merged943_write, stencil_2_cache& stencil_2, int root, int stencil_214, int stencil_215, int dynamic_address) {
	hw_uint<32>  stencil_2_stencil_215_merged943_32_res = stencil_215_merged943_write.extract<0, 31>();
	stencil_2_stencil_215_merged943_32_write(stencil_2_stencil_215_merged943_32_res, stencil_2, root, stencil_214, stencil_215, dynamic_address);
	hw_uint<32>  stencil_2_stencil_215_merged943_33_res = stencil_215_merged943_write.extract<32, 63>();
	stencil_2_stencil_215_merged943_33_write(stencil_2_stencil_215_merged943_33_res, stencil_2, root, stencil_214, stencil_215, dynamic_address);
	hw_uint<32>  stencil_2_stencil_215_merged943_34_res = stencil_215_merged943_write.extract<64, 95>();
	stencil_2_stencil_215_merged943_34_write(stencil_2_stencil_215_merged943_34_res, stencil_2, root, stencil_214, stencil_215, dynamic_address);
	hw_uint<32>  stencil_2_stencil_215_merged943_35_res = stencil_215_merged943_write.extract<96, 127>();
	stencil_2_stencil_215_merged943_35_write(stencil_2_stencil_215_merged943_35_res, stencil_2, root, stencil_214, stencil_215, dynamic_address);
	hw_uint<32>  stencil_2_stencil_215_merged943_36_res = stencil_215_merged943_write.extract<128, 159>();
	stencil_2_stencil_215_merged943_36_write(stencil_2_stencil_215_merged943_36_res, stencil_2, root, stencil_214, stencil_215, dynamic_address);
	hw_uint<32>  stencil_2_stencil_215_merged943_37_res = stencil_215_merged943_write.extract<160, 191>();
	stencil_2_stencil_215_merged943_37_write(stencil_2_stencil_215_merged943_37_res, stencil_2, root, stencil_214, stencil_215, dynamic_address);
	hw_uint<32>  stencil_2_stencil_215_merged943_38_res = stencil_215_merged943_write.extract<192, 223>();
	stencil_2_stencil_215_merged943_38_write(stencil_2_stencil_215_merged943_38_res, stencil_2, root, stencil_214, stencil_215, dynamic_address);
	hw_uint<32>  stencil_2_stencil_215_merged943_39_res = stencil_215_merged943_write.extract<224, 255>();
	stencil_2_stencil_215_merged943_39_write(stencil_2_stencil_215_merged943_39_res, stencil_2, root, stencil_214, stencil_215, dynamic_address);
	hw_uint<32>  stencil_2_stencil_215_merged943_40_res = stencil_215_merged943_write.extract<256, 287>();
	stencil_2_stencil_215_merged943_40_write(stencil_2_stencil_215_merged943_40_res, stencil_2, root, stencil_214, stencil_215, dynamic_address);
	hw_uint<32>  stencil_2_stencil_215_merged943_41_res = stencil_215_merged943_write.extract<288, 319>();
	stencil_2_stencil_215_merged943_41_write(stencil_2_stencil_215_merged943_41_res, stencil_2, root, stencil_214, stencil_215, dynamic_address);
	hw_uint<32>  stencil_2_stencil_215_merged943_42_res = stencil_215_merged943_write.extract<320, 351>();
	stencil_2_stencil_215_merged943_42_write(stencil_2_stencil_215_merged943_42_res, stencil_2, root, stencil_214, stencil_215, dynamic_address);
	hw_uint<32>  stencil_2_stencil_215_merged943_43_res = stencil_215_merged943_write.extract<352, 383>();
	stencil_2_stencil_215_merged943_43_write(stencil_2_stencil_215_merged943_43_res, stencil_2, root, stencil_214, stencil_215, dynamic_address);
	hw_uint<32>  stencil_2_stencil_215_merged943_44_res = stencil_215_merged943_write.extract<384, 415>();
	stencil_2_stencil_215_merged943_44_write(stencil_2_stencil_215_merged943_44_res, stencil_2, root, stencil_214, stencil_215, dynamic_address);
	hw_uint<32>  stencil_2_stencil_215_merged943_45_res = stencil_215_merged943_write.extract<416, 447>();
	stencil_2_stencil_215_merged943_45_write(stencil_2_stencil_215_merged943_45_res, stencil_2, root, stencil_214, stencil_215, dynamic_address);
	hw_uint<32>  stencil_2_stencil_215_merged943_46_res = stencil_215_merged943_write.extract<448, 479>();
	stencil_2_stencil_215_merged943_46_write(stencil_2_stencil_215_merged943_46_res, stencil_2, root, stencil_214, stencil_215, dynamic_address);
	hw_uint<32>  stencil_2_stencil_215_merged943_47_res = stencil_215_merged943_write.extract<480, 511>();
	stencil_2_stencil_215_merged943_47_write(stencil_2_stencil_215_merged943_47_res, stencil_2, root, stencil_214, stencil_215, dynamic_address);
}

// stencil_2_ld56_merged976_read
//	stencil_2_stencil_2_ld56_merged976_16
//	stencil_2_stencil_2_ld56_merged976_17
//	stencil_2_stencil_2_ld56_merged976_18
//	stencil_2_stencil_2_ld56_merged976_19
//	stencil_2_stencil_2_ld56_merged976_20
//	stencil_2_stencil_2_ld56_merged976_21
//	stencil_2_stencil_2_ld56_merged976_22
//	stencil_2_stencil_2_ld56_merged976_23
//	stencil_2_stencil_2_ld56_merged976_24
//	stencil_2_stencil_2_ld56_merged976_25
//	stencil_2_stencil_2_ld56_merged976_26
//	stencil_2_stencil_2_ld56_merged976_27
//	stencil_2_stencil_2_ld56_merged976_28
//	stencil_2_stencil_2_ld56_merged976_29
//	stencil_2_stencil_2_ld56_merged976_30
//	stencil_2_stencil_2_ld56_merged976_31
inline hw_uint<512> stencil_2_stencil_2_ld56_merged976_read_bundle_read(stencil_2_cache& stencil_2, int root, int stencil_2_ld57, int stencil_2_ld56, int dynamic_address) {
  // # of ports in bundle: 16
    // stencil_2_stencil_2_ld56_merged976_16
    // stencil_2_stencil_2_ld56_merged976_17
    // stencil_2_stencil_2_ld56_merged976_18
    // stencil_2_stencil_2_ld56_merged976_19
    // stencil_2_stencil_2_ld56_merged976_20
    // stencil_2_stencil_2_ld56_merged976_21
    // stencil_2_stencil_2_ld56_merged976_22
    // stencil_2_stencil_2_ld56_merged976_23
    // stencil_2_stencil_2_ld56_merged976_24
    // stencil_2_stencil_2_ld56_merged976_25
    // stencil_2_stencil_2_ld56_merged976_26
    // stencil_2_stencil_2_ld56_merged976_27
    // stencil_2_stencil_2_ld56_merged976_28
    // stencil_2_stencil_2_ld56_merged976_29
    // stencil_2_stencil_2_ld56_merged976_30
    // stencil_2_stencil_2_ld56_merged976_31

	hw_uint<512> result;
	hw_uint<32>  stencil_2_stencil_2_ld56_merged976_16_res = stencil_2_stencil_2_ld56_merged976_16_select(stencil_2, root, stencil_2_ld57, stencil_2_ld56, dynamic_address);
	set_at<0, 512>(result, stencil_2_stencil_2_ld56_merged976_16_res);
	hw_uint<32>  stencil_2_stencil_2_ld56_merged976_17_res = stencil_2_stencil_2_ld56_merged976_17_select(stencil_2, root, stencil_2_ld57, stencil_2_ld56, dynamic_address);
	set_at<32, 512>(result, stencil_2_stencil_2_ld56_merged976_17_res);
	hw_uint<32>  stencil_2_stencil_2_ld56_merged976_18_res = stencil_2_stencil_2_ld56_merged976_18_select(stencil_2, root, stencil_2_ld57, stencil_2_ld56, dynamic_address);
	set_at<64, 512>(result, stencil_2_stencil_2_ld56_merged976_18_res);
	hw_uint<32>  stencil_2_stencil_2_ld56_merged976_19_res = stencil_2_stencil_2_ld56_merged976_19_select(stencil_2, root, stencil_2_ld57, stencil_2_ld56, dynamic_address);
	set_at<96, 512>(result, stencil_2_stencil_2_ld56_merged976_19_res);
	hw_uint<32>  stencil_2_stencil_2_ld56_merged976_20_res = stencil_2_stencil_2_ld56_merged976_20_select(stencil_2, root, stencil_2_ld57, stencil_2_ld56, dynamic_address);
	set_at<128, 512>(result, stencil_2_stencil_2_ld56_merged976_20_res);
	hw_uint<32>  stencil_2_stencil_2_ld56_merged976_21_res = stencil_2_stencil_2_ld56_merged976_21_select(stencil_2, root, stencil_2_ld57, stencil_2_ld56, dynamic_address);
	set_at<160, 512>(result, stencil_2_stencil_2_ld56_merged976_21_res);
	hw_uint<32>  stencil_2_stencil_2_ld56_merged976_22_res = stencil_2_stencil_2_ld56_merged976_22_select(stencil_2, root, stencil_2_ld57, stencil_2_ld56, dynamic_address);
	set_at<192, 512>(result, stencil_2_stencil_2_ld56_merged976_22_res);
	hw_uint<32>  stencil_2_stencil_2_ld56_merged976_23_res = stencil_2_stencil_2_ld56_merged976_23_select(stencil_2, root, stencil_2_ld57, stencil_2_ld56, dynamic_address);
	set_at<224, 512>(result, stencil_2_stencil_2_ld56_merged976_23_res);
	hw_uint<32>  stencil_2_stencil_2_ld56_merged976_24_res = stencil_2_stencil_2_ld56_merged976_24_select(stencil_2, root, stencil_2_ld57, stencil_2_ld56, dynamic_address);
	set_at<256, 512>(result, stencil_2_stencil_2_ld56_merged976_24_res);
	hw_uint<32>  stencil_2_stencil_2_ld56_merged976_25_res = stencil_2_stencil_2_ld56_merged976_25_select(stencil_2, root, stencil_2_ld57, stencil_2_ld56, dynamic_address);
	set_at<288, 512>(result, stencil_2_stencil_2_ld56_merged976_25_res);
	hw_uint<32>  stencil_2_stencil_2_ld56_merged976_26_res = stencil_2_stencil_2_ld56_merged976_26_select(stencil_2, root, stencil_2_ld57, stencil_2_ld56, dynamic_address);
	set_at<320, 512>(result, stencil_2_stencil_2_ld56_merged976_26_res);
	hw_uint<32>  stencil_2_stencil_2_ld56_merged976_27_res = stencil_2_stencil_2_ld56_merged976_27_select(stencil_2, root, stencil_2_ld57, stencil_2_ld56, dynamic_address);
	set_at<352, 512>(result, stencil_2_stencil_2_ld56_merged976_27_res);
	hw_uint<32>  stencil_2_stencil_2_ld56_merged976_28_res = stencil_2_stencil_2_ld56_merged976_28_select(stencil_2, root, stencil_2_ld57, stencil_2_ld56, dynamic_address);
	set_at<384, 512>(result, stencil_2_stencil_2_ld56_merged976_28_res);
	hw_uint<32>  stencil_2_stencil_2_ld56_merged976_29_res = stencil_2_stencil_2_ld56_merged976_29_select(stencil_2, root, stencil_2_ld57, stencil_2_ld56, dynamic_address);
	set_at<416, 512>(result, stencil_2_stencil_2_ld56_merged976_29_res);
	hw_uint<32>  stencil_2_stencil_2_ld56_merged976_30_res = stencil_2_stencil_2_ld56_merged976_30_select(stencil_2, root, stencil_2_ld57, stencil_2_ld56, dynamic_address);
	set_at<448, 512>(result, stencil_2_stencil_2_ld56_merged976_30_res);
	hw_uint<32>  stencil_2_stencil_2_ld56_merged976_31_res = stencil_2_stencil_2_ld56_merged976_31_select(stencil_2, root, stencil_2_ld57, stencil_2_ld56, dynamic_address);
	set_at<480, 512>(result, stencil_2_stencil_2_ld56_merged976_31_res);
	return result;
}

// Total re-use buffer capacity: 128512 bits


// Operation logic
inline void stencil_1_to_gp_451_ld84_merged968(HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */stencil_1_to_gp_451, stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, int root, int stencil_1_to_gp_451_ld85, int stencil_1_to_gp_451_ld84) {
  // Dynamic address computation

	// Consume: stencil_1_to_gp_451
	auto stencil_1_to_gp_451__lp__lp_16_m_stencil_1_to_gp_451_ld84__p__15_rp___p___m_5_rp__c_______lp_stencil_1_to_gp_451_ld85__p___m_5_rp__value = stencil_1_to_gp_451.read();
	auto compute_result = stencil_1_to_gp_451_ld84_cu967(stencil_1_to_gp_451__lp__lp_16_m_stencil_1_to_gp_451_ld84__p__15_rp___p___m_5_rp__c_______lp_stencil_1_to_gp_451_ld85__p___m_5_rp__value);
	// Produce: stencil_1_FIFO_buf83
	stencil_1_FIFO_buf83_stencil_1_to_gp_451_ld84_merged968_write_bundle_write(/* arg names */compute_result, stencil_1_FIFO_buf83, root, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stencil_215_merged943(stencil_1_FIFO_buf83_cache& stencil_1_FIFO_buf83, stencil_2_cache& stencil_2, int root, int stencil_214, int stencil_215) {
  // Dynamic address computation

	// Consume: stencil_1_FIFO_buf83
	auto stencil_1_FIFO_buf83__lp__lp_16_m_stencil_215__p__15_rp___p___m_4_rp___p___m_1_c_______lp_stencil_214__p___m_4_rp___p___m_1_value = stencil_1_FIFO_buf83_stencil_215_merged943_read_bundle_read(stencil_1_FIFO_buf83/* source_delay */, root, stencil_214, stencil_215, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_215_cu941(stencil_1_FIFO_buf83__lp__lp_16_m_stencil_215__p__15_rp___p___m_4_rp___p___m_1_c_______lp_stencil_214__p___m_4_rp___p___m_1_value);
	// Produce: stencil_2
	stencil_2_stencil_215_merged943_write_bundle_write(/* arg names */compute_result, stencil_2, root, stencil_214, stencil_215, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stencil_2_ld56_merged976(stencil_2_cache& stencil_2, HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */stencil_2_to_gp_555, int root, int stencil_2_ld57, int stencil_2_ld56) {
  // Dynamic address computation

	// Consume: stencil_2
	auto stencil_2__lp__lp_16_m_stencil_2_ld56__p__15_rp___p___m_4_rp__c_______lp_stencil_2_ld57__p___m_4_rp__value = stencil_2_stencil_2_ld56_merged976_read_bundle_read(stencil_2/* source_delay */, root, stencil_2_ld57, stencil_2_ld56, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_2_ld56_cu975(stencil_2__lp__lp_16_m_stencil_2_ld56__p__15_rp___p___m_4_rp__c_______lp_stencil_2_ld57__p___m_4_rp__value);
	// Produce: stencil_2_to_gp_555
	stencil_2_to_gp_555.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_1_to_gp_451_ld85_stencil_214_stencil_2_ld57_(HWStream<hw_uint<512> >& /* get_args num ports = 16 */stencil_1_to_gp_451, HWStream<hw_uint<512> >& /* no bundle get_args num ports = 16 */stencil_2_to_gp_555) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_1_to_gp_451_ld85_stencil_214_stencil_2_ld57__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_1_FIFO_buf83_cache stencil_1_FIFO_buf83;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_2_cache stencil_2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__

#endif // __VIVADO_SYNTH__

// schedule: { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124; stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123; stencil_2_ld56_merged976[root = 0, stencil_2_ld57, stencil_2_ld56] -> [2 + stencil_2_ld57, 1 + stencil_2_ld56, 2] : 0 <= stencil_2_ld57 <= 1087 and 0 <= stencil_2_ld56 <= 123 }
//   { stencil_1_to_gp_451_ld84_merged968[root = 0, stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84] -> [stencil_1_to_gp_451_ld85, stencil_1_to_gp_451_ld84, 0] : 0 <= stencil_1_to_gp_451_ld85 <= 1089 and 0 <= stencil_1_to_gp_451_ld84 <= 124 }
// Condition for stencil_1_to_gp_451_ld84_merged968(((i2 == 0) && (i0 >= 0) && (1089 - i0 >= 0) && (i1 >= 0) && (124 - i1 >= 0)))
//   { stencil_215_merged943[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1087 and 0 <= stencil_215 <= 123 }
// Condition for stencil_215_merged943(((-1 + i2 == 0) && (-2 + i0 >= 0) && (1089 - i0 >= 0) && (-1 + i1 >= 0) && (124 - i1 >= 0)))
//   { stencil_2_ld56_merged976[root = 0, stencil_2_ld57, stencil_2_ld56] -> [2 + stencil_2_ld57, 1 + stencil_2_ld56, 2] : 0 <= stencil_2_ld57 <= 1087 and 0 <= stencil_2_ld56 <= 123 }
// Condition for stencil_2_ld56_merged976(((-2 + i2 == 0) && (-2 + i0 >= 0) && (1089 - i0 >= 0) && (-1 + i1 >= 0) && (124 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 1089; c0 += 1)
  for (int c1 = 0; c1 <= 124; c1 += 1) {
    stencil_1_to_gp_451_ld84_merged968(0, c0, c1);
    if (c0 >= 2 && c1 >= 1) {
      stencil_215_merged943(0, c0 - 2, c1 - 1);
      stencil_2_ld56_merged976(0, c0 - 2, c1 - 1);
    }
  }

  */
	for (int c0 = 0; c0 <= 1089; c0 += 1)
	  for (int c1 = 0; c1 <= 124; c1 += 1) {
	    stencil_1_to_gp_451_ld84_merged968(stencil_1_to_gp_451 /* buf name */, stencil_1_FIFO_buf83, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 1) {
	      stencil_215_merged943(stencil_1_FIFO_buf83 /* buf name */, stencil_2, 0, c0 - 2, c1 - 1);
	      stencil_2_ld56_merged976(stencil_2 /* buf name */, stencil_2_to_gp_555, 0, c0 - 2, c1 - 1);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_1_to_gp_451_ld85_stencil_214_stencil_2_ld57__wrapper(HWStream<hw_uint<512> >& /* get_args num ports = 16 */stencil_1_to_gp_451, HWStream<hw_uint<512> >& /* no bundle get_args num ports = 16 */stencil_2_to_gp_555, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_1_to_gp_451_ld85_stencil_214_stencil_2_ld57_(stencil_1_to_gp_451, stencil_2_to_gp_555);
  }
}
#include "hw_classes.h"

struct stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_192_merged_banks_9_cache {
	// RAM Box: {[11, 1963], [-4, 1083]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 123> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 123> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_125() {
		return f4;
	}

	inline hw_uint<32>  peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_249() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_193_merged_banks_9_cache {
	// RAM Box: {[10, 1962], [-4, 1083]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 123> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 123> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_125() {
		return f4;
	}

	inline hw_uint<32>  peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_249() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_194_merged_banks_9_cache {
	// RAM Box: {[9, 1961], [-4, 1083]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 123> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 123> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_125() {
		return f4;
	}

	inline hw_uint<32>  peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_249() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_195_merged_banks_9_cache {
	// RAM Box: {[8, 1960], [-4, 1083]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 123> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 123> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_125() {
		return f4;
	}

	inline hw_uint<32>  peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_249() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_196_merged_banks_9_cache {
	// RAM Box: {[7, 1959], [-4, 1083]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 123> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 123> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_125() {
		return f4;
	}

	inline hw_uint<32>  peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_249() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_197_merged_banks_9_cache {
	// RAM Box: {[6, 1958], [-4, 1083]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 123> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 123> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_125() {
		return f4;
	}

	inline hw_uint<32>  peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_249() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_198_merged_banks_9_cache {
	// RAM Box: {[5, 1957], [-4, 1083]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 123> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 123> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_125() {
		return f4;
	}

	inline hw_uint<32>  peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_249() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_199_merged_banks_9_cache {
	// RAM Box: {[4, 1956], [-4, 1083]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 123> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 123> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_125() {
		return f4;
	}

	inline hw_uint<32>  peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_249() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_200_merged_banks_9_cache {
	// RAM Box: {[3, 1955], [-4, 1083]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 123> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 123> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_125() {
		return f4;
	}

	inline hw_uint<32>  peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_249() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_201_merged_banks_9_cache {
	// RAM Box: {[2, 1954], [-4, 1083]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 123> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 123> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_125() {
		return f4;
	}

	inline hw_uint<32>  peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_249() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_202_merged_banks_9_cache {
	// RAM Box: {[1, 1953], [-4, 1083]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 123> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 123> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_125() {
		return f4;
	}

	inline hw_uint<32>  peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_249() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_203_merged_banks_9_cache {
	// RAM Box: {[0, 1952], [-4, 1083]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 123> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 123> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_125() {
		return f4;
	}

	inline hw_uint<32>  peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_249() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_204_merged_banks_9_cache {
	// RAM Box: {[-1, 1951], [-4, 1083]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 123> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 123> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_125() {
		return f4;
	}

	inline hw_uint<32>  peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_249() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_205_merged_banks_9_cache {
	// RAM Box: {[-2, 1950], [-4, 1083]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 123> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 123> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_125() {
		return f4;
	}

	inline hw_uint<32>  peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_249() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_206_merged_banks_9_cache {
	// RAM Box: {[-3, 1965], [-4, 1083]}
	// Capacity: 250
	// # of read delays: 6
  // 0, 1, 124, 125, 248, 249
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 122> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 122> f7;
	hw_uint<32>  f8;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_124() {
		return f4;
	}

	inline hw_uint<32>  peek_125() {
		return f6;
	}

	inline hw_uint<32>  peek_247() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_248() {
		return f8;
	}

	inline hw_uint<32>  peek_249() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_207_merged_banks_9_cache {
	// RAM Box: {[-4, 1964], [-4, 1083]}
	// Capacity: 250
	// # of read delays: 6
  // 0, 1, 124, 125, 248, 249
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 122> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 122> f7;
	hw_uint<32>  f8;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_124() {
		return f4;
	}

	inline hw_uint<32>  peek_125() {
		return f6;
	}

	inline hw_uint<32>  peek_247() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_248() {
		return f8;
	}

	inline hw_uint<32>  peek_249() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_2_FIFO_buf87_cache {
  // # of banks: 16
  stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_192_merged_banks_9_cache stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_192_merged_banks_9;
  stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_193_merged_banks_9_cache stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_193_merged_banks_9;
  stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_194_merged_banks_9_cache stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_194_merged_banks_9;
  stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_195_merged_banks_9_cache stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_195_merged_banks_9;
  stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_196_merged_banks_9_cache stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_196_merged_banks_9;
  stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_197_merged_banks_9_cache stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_197_merged_banks_9;
  stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_198_merged_banks_9_cache stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_198_merged_banks_9;
  stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_199_merged_banks_9_cache stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_199_merged_banks_9;
  stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_200_merged_banks_9_cache stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_200_merged_banks_9;
  stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_201_merged_banks_9_cache stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_201_merged_banks_9;
  stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_202_merged_banks_9_cache stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_202_merged_banks_9;
  stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_203_merged_banks_9_cache stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_203_merged_banks_9;
  stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_204_merged_banks_9_cache stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_204_merged_banks_9;
  stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_205_merged_banks_9_cache stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_205_merged_banks_9;
  stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_206_merged_banks_9_cache stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_206_merged_banks_9;
  stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_207_merged_banks_9_cache stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_207_merged_banks_9;
};



inline void stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_192_write(hw_uint<32> & stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_192, stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_2_to_gp_555_ld89, int stencil_2_to_gp_555_ld88, int dynamic_address) {
  stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_192_merged_banks_9.push(stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_192);
}

inline void stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_193_write(hw_uint<32> & stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_193, stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_2_to_gp_555_ld89, int stencil_2_to_gp_555_ld88, int dynamic_address) {
  stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_193_merged_banks_9.push(stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_193);
}

inline void stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_194_write(hw_uint<32> & stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_194, stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_2_to_gp_555_ld89, int stencil_2_to_gp_555_ld88, int dynamic_address) {
  stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_194_merged_banks_9.push(stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_194);
}

inline void stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_195_write(hw_uint<32> & stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_195, stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_2_to_gp_555_ld89, int stencil_2_to_gp_555_ld88, int dynamic_address) {
  stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_195_merged_banks_9.push(stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_195);
}

inline void stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_196_write(hw_uint<32> & stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_196, stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_2_to_gp_555_ld89, int stencil_2_to_gp_555_ld88, int dynamic_address) {
  stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_196_merged_banks_9.push(stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_196);
}

inline void stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_197_write(hw_uint<32> & stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_197, stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_2_to_gp_555_ld89, int stencil_2_to_gp_555_ld88, int dynamic_address) {
  stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_197_merged_banks_9.push(stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_197);
}

inline void stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_198_write(hw_uint<32> & stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_198, stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_2_to_gp_555_ld89, int stencil_2_to_gp_555_ld88, int dynamic_address) {
  stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_198_merged_banks_9.push(stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_198);
}

inline void stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_199_write(hw_uint<32> & stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_199, stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_2_to_gp_555_ld89, int stencil_2_to_gp_555_ld88, int dynamic_address) {
  stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_199_merged_banks_9.push(stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_199);
}

inline void stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_200_write(hw_uint<32> & stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_200, stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_2_to_gp_555_ld89, int stencil_2_to_gp_555_ld88, int dynamic_address) {
  stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_200_merged_banks_9.push(stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_200);
}

inline void stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_201_write(hw_uint<32> & stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_201, stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_2_to_gp_555_ld89, int stencil_2_to_gp_555_ld88, int dynamic_address) {
  stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_201_merged_banks_9.push(stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_201);
}

inline void stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_202_write(hw_uint<32> & stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_202, stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_2_to_gp_555_ld89, int stencil_2_to_gp_555_ld88, int dynamic_address) {
  stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_202_merged_banks_9.push(stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_202);
}

inline void stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_203_write(hw_uint<32> & stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_203, stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_2_to_gp_555_ld89, int stencil_2_to_gp_555_ld88, int dynamic_address) {
  stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_203_merged_banks_9.push(stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_203);
}

inline void stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_204_write(hw_uint<32> & stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_204, stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_2_to_gp_555_ld89, int stencil_2_to_gp_555_ld88, int dynamic_address) {
  stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_204_merged_banks_9.push(stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_204);
}

inline void stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_205_write(hw_uint<32> & stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_205, stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_2_to_gp_555_ld89, int stencil_2_to_gp_555_ld88, int dynamic_address) {
  stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_205_merged_banks_9.push(stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_205);
}

inline void stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_206_write(hw_uint<32> & stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_206, stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_2_to_gp_555_ld89, int stencil_2_to_gp_555_ld88, int dynamic_address) {
  stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_206_merged_banks_9.push(stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_206);
}

inline void stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_207_write(hw_uint<32> & stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_207, stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_2_to_gp_555_ld89, int stencil_2_to_gp_555_ld88, int dynamic_address) {
  stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_207_merged_banks_9.push(stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_207);
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_100_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_100 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[8 + 16stencil_320, -3 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_195 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_195_merged_banks_9.peek_125();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_195;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_101_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_101 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[8 + 16stencil_320, -2 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_195 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_195_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_195;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_102_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_102 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[5 + 16stencil_320, -4 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_198 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_198_merged_banks_9.peek_249();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_198;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_103_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_103 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[5 + 16stencil_320, -3 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_198 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_198_merged_banks_9.peek_125();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_198;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_104_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_104 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[5 + 16stencil_320, -2 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_198 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_198_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_198;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_105_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_105 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[6 + 16stencil_320, -4 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_197 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_197_merged_banks_9.peek_249();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_197;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_106_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_106 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[6 + 16stencil_320, -3 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_197 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_197_merged_banks_9.peek_125();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_197;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_107_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_107 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[6 + 16stencil_320, -2 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_197 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_197_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_197;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_108_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_108 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[7 + 16stencil_320, -4 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_196 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_196_merged_banks_9.peek_249();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_196;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_109_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_109 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[7 + 16stencil_320, -3 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_196 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_196_merged_banks_9.peek_125();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_196;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_110_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_110 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[7 + 16stencil_320, -2 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_196 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_196_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_196;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_111_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_111 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[4 + 16stencil_320, -4 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_199 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_199_merged_banks_9.peek_249();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_199;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_112_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_112 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[4 + 16stencil_320, -3 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_199 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_199_merged_banks_9.peek_125();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_199;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_113_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_113 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[4 + 16stencil_320, -2 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_199 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_199_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_199;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_114_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_114 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[5 + 16stencil_320, -4 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_198 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_198_merged_banks_9.peek_249();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_198;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_115_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_115 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[5 + 16stencil_320, -3 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_198 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_198_merged_banks_9.peek_125();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_198;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_116_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_116 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[5 + 16stencil_320, -2 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_198 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_198_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_198;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_117_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_117 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[6 + 16stencil_320, -4 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_197 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_197_merged_banks_9.peek_249();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_197;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_118_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_118 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[6 + 16stencil_320, -3 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_197 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_197_merged_banks_9.peek_125();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_197;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_119_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_119 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[6 + 16stencil_320, -2 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_197 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_197_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_197;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_120_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_120 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[3 + 16stencil_320, -4 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_200 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_200_merged_banks_9.peek_249();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_200;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_121_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_121 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[3 + 16stencil_320, -3 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_200 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_200_merged_banks_9.peek_125();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_200;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_122_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_122 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[3 + 16stencil_320, -2 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_200 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_200_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_200;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_123_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_123 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[4 + 16stencil_320, -4 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_199 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_199_merged_banks_9.peek_249();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_199;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_124_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_124 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[4 + 16stencil_320, -3 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_199 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_199_merged_banks_9.peek_125();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_199;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_125_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_125 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[4 + 16stencil_320, -2 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_199 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_199_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_199;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_126_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_126 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[5 + 16stencil_320, -4 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_198 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_198_merged_banks_9.peek_249();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_198;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_127_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_127 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[5 + 16stencil_320, -3 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_198 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_198_merged_banks_9.peek_125();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_198;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_128_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_128 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[5 + 16stencil_320, -2 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_198 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_198_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_198;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_129_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_129 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[2 + 16stencil_320, -4 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_201 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_201_merged_banks_9.peek_249();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_201;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_130_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_130 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[2 + 16stencil_320, -3 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_201 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_201_merged_banks_9.peek_125();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_201;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_131_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_131 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[2 + 16stencil_320, -2 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_201 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_201_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_201;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_132_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_132 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[3 + 16stencil_320, -4 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_200 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_200_merged_banks_9.peek_249();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_200;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_133_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_133 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[3 + 16stencil_320, -3 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_200 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_200_merged_banks_9.peek_125();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_200;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_134_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_134 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[3 + 16stencil_320, -2 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_200 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_200_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_200;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_135_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_135 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[4 + 16stencil_320, -4 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_199 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_199_merged_banks_9.peek_249();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_199;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_136_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_136 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[4 + 16stencil_320, -3 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_199 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_199_merged_banks_9.peek_125();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_199;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_137_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_137 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[4 + 16stencil_320, -2 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_199 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_199_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_199;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_138_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_138 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[1 + 16stencil_320, -4 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_202 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_202_merged_banks_9.peek_249();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_202;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_139_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_139 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[1 + 16stencil_320, -3 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_202 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_202_merged_banks_9.peek_125();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_202;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_140_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_140 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[1 + 16stencil_320, -2 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_202 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_202_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_202;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_141_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_141 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[2 + 16stencil_320, -4 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_201 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_201_merged_banks_9.peek_249();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_201;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_142_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_142 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[2 + 16stencil_320, -3 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_201 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_201_merged_banks_9.peek_125();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_201;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_143_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_143 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[2 + 16stencil_320, -2 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_201 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_201_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_201;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_144_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_144 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[3 + 16stencil_320, -4 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_200 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_200_merged_banks_9.peek_249();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_200;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_145_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_145 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[3 + 16stencil_320, -3 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_200 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_200_merged_banks_9.peek_125();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_200;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_146_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_146 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[3 + 16stencil_320, -2 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_200 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_200_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_200;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_147_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_147 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[16stencil_320, -4 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_203 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_203_merged_banks_9.peek_249();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_203;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_148_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_148 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[16stencil_320, -3 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_203 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_203_merged_banks_9.peek_125();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_203;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_149_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_149 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[16stencil_320, -2 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_203 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_203_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_203;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_150_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_150 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[1 + 16stencil_320, -4 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_202 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_202_merged_banks_9.peek_249();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_202;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_151_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_151 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[1 + 16stencil_320, -3 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_202 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_202_merged_banks_9.peek_125();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_202;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_152_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_152 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[1 + 16stencil_320, -2 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_202 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_202_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_202;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_153_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_153 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[2 + 16stencil_320, -4 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_201 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_201_merged_banks_9.peek_249();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_201;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_154_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_154 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[2 + 16stencil_320, -3 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_201 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_201_merged_banks_9.peek_125();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_201;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_155_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_155 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[2 + 16stencil_320, -2 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_201 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_201_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_201;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_156_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_156 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[-1 + 16stencil_320, -4 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_204 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_204_merged_banks_9.peek_249();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_204;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_157_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_157 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[-1 + 16stencil_320, -3 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_204 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_204_merged_banks_9.peek_125();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_204;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_158_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_158 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[-1 + 16stencil_320, -2 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_204 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_204_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_204;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_159_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_159 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[16stencil_320, -4 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_203 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_203_merged_banks_9.peek_249();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_203;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_160_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_160 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[16stencil_320, -3 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_203 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_203_merged_banks_9.peek_125();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_203;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_161_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_161 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[16stencil_320, -2 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_203 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_203_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_203;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_162_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_162 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[1 + 16stencil_320, -4 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_202 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_202_merged_banks_9.peek_249();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_202;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_163_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_163 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[1 + 16stencil_320, -3 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_202 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_202_merged_banks_9.peek_125();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_202;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_164_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_164 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[1 + 16stencil_320, -2 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_202 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_202_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_202;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_165_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_165 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[-2 + 16stencil_320, -4 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_205 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_205_merged_banks_9.peek_249();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_205;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_166_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_166 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[-2 + 16stencil_320, -3 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_205 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_205_merged_banks_9.peek_125();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_205;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_167_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_167 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[-2 + 16stencil_320, -2 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_205 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_205_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_205;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_168_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_168 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[-1 + 16stencil_320, -4 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_204 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_204_merged_banks_9.peek_249();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_204;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_169_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_169 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[-1 + 16stencil_320, -3 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_204 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_204_merged_banks_9.peek_125();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_204;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_170_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_170 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[-1 + 16stencil_320, -2 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_204 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_204_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_204;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_171_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_171 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[16stencil_320, -4 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_203 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_203_merged_banks_9.peek_249();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_203;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_172_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_172 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[16stencil_320, -3 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_203 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_203_merged_banks_9.peek_125();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_203;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_173_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_173 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[16stencil_320, -2 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_203 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_203_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_203;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_174_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_174 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[-3 + 16stencil_320, -4 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_206 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_206_merged_banks_9.peek_249();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_206;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_175_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_175 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[-3 + 16stencil_320, -3 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_206 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_206_merged_banks_9.peek_125();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_206;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_176_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_176 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[-3 + 16stencil_320, -2 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_206 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_206_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_206;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_177_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_177 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[-2 + 16stencil_320, -4 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_205 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_205_merged_banks_9.peek_249();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_205;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_178_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_178 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[-2 + 16stencil_320, -3 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_205 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_205_merged_banks_9.peek_125();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_205;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_179_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_179 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[-2 + 16stencil_320, -2 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_205 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_205_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_205;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_180_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_180 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[-1 + 16stencil_320, -4 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_204 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_204_merged_banks_9.peek_249();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_204;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_181_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_181 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[-1 + 16stencil_320, -3 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_204 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_204_merged_banks_9.peek_125();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_204;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_182_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_182 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[-1 + 16stencil_320, -2 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_204 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_204_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_204;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_183_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_183 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[-4 + 16stencil_320, -4 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_207 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_207_merged_banks_9.peek_249();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_207;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_184_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_184 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[-4 + 16stencil_320, -3 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_207 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_207_merged_banks_9.peek_125();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_207;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_185_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_185 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[-4 + 16stencil_320, -2 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_207 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_207_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_207;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_186_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_186 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[-3 + 16stencil_320, -4 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_206 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_206_merged_banks_9.peek_249();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_206;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_187_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_187 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[-3 + 16stencil_320, -3 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_206 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_206_merged_banks_9.peek_125();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_206;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_188_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_188 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[-3 + 16stencil_320, -2 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_206 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_206_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_206;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_189_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_189 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[-2 + 16stencil_320, -4 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_205 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_205_merged_banks_9.peek_249();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_205;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_190_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_190 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[-2 + 16stencil_320, -3 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_205 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_205_merged_banks_9.peek_125();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_205;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_191_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_191 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[-2 + 16stencil_320, -2 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_205 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_205_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_205;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_48_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_48 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[11 + 16stencil_320, -4 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_192 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_192_merged_banks_9.peek_249();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_192;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_49_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_49 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[11 + 16stencil_320, -3 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_192 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_192_merged_banks_9.peek_125();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_192;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_50_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_50 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[11 + 16stencil_320, -2 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_192 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_192_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_192;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_51_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_51 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[12 + 16stencil_320, -4 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_207 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_207_merged_banks_9.peek_248();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_207;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_52_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_52 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[12 + 16stencil_320, -3 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_207 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_207_merged_banks_9.peek_124();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_207;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_53_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_53 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[12 + 16stencil_320, -2 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_207 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_207_merged_banks_9.peek_0();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_207;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_54_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_54 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[13 + 16stencil_320, -4 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_206 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_206_merged_banks_9.peek_248();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_206;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_55_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_55 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[13 + 16stencil_320, -3 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_206 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_206_merged_banks_9.peek_124();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_206;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_56_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_56 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[13 + 16stencil_320, -2 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_206 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_206_merged_banks_9.peek_0();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_206;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_57_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_57 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[10 + 16stencil_320, -4 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_193 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_193_merged_banks_9.peek_249();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_193;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_58_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_58 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[10 + 16stencil_320, -3 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_193 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_193_merged_banks_9.peek_125();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_193;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_59_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_59 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[10 + 16stencil_320, -2 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_193 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_193_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_193;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_60_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_60 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[11 + 16stencil_320, -4 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_192 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_192_merged_banks_9.peek_249();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_192;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_61_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_61 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[11 + 16stencil_320, -3 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_192 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_192_merged_banks_9.peek_125();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_192;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_62_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_62 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[11 + 16stencil_320, -2 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_192 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_192_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_192;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_63_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_63 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[12 + 16stencil_320, -4 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_207 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_207_merged_banks_9.peek_248();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_207;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_64_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_64 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[12 + 16stencil_320, -3 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_207 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_207_merged_banks_9.peek_124();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_207;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_65_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_65 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[12 + 16stencil_320, -2 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_207 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_207_merged_banks_9.peek_0();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_207;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_66_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_66 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[9 + 16stencil_320, -4 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_194 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_194_merged_banks_9.peek_249();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_194;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_67_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_67 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[9 + 16stencil_320, -3 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_194 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_194_merged_banks_9.peek_125();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_194;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_68_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_68 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[9 + 16stencil_320, -2 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_194 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_194_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_194;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_69_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_69 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[10 + 16stencil_320, -4 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_193 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_193_merged_banks_9.peek_249();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_193;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_70_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_70 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[10 + 16stencil_320, -3 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_193 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_193_merged_banks_9.peek_125();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_193;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_71_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_71 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[10 + 16stencil_320, -2 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_193 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_193_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_193;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_72_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_72 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[11 + 16stencil_320, -4 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_192 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_192_merged_banks_9.peek_249();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_192;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_73_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_73 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[11 + 16stencil_320, -3 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_192 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_192_merged_banks_9.peek_125();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_192;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_74_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_74 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[11 + 16stencil_320, -2 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_192 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_192_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_192;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_75_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_75 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[8 + 16stencil_320, -4 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_195 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_195_merged_banks_9.peek_249();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_195;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_76_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_76 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[8 + 16stencil_320, -3 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_195 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_195_merged_banks_9.peek_125();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_195;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_77_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_77 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[8 + 16stencil_320, -2 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_195 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_195_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_195;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_78_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_78 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[9 + 16stencil_320, -4 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_194 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_194_merged_banks_9.peek_249();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_194;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_79_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_79 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[9 + 16stencil_320, -3 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_194 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_194_merged_banks_9.peek_125();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_194;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_80_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_80 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[9 + 16stencil_320, -2 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_194 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_194_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_194;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_81_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_81 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[10 + 16stencil_320, -4 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_193 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_193_merged_banks_9.peek_249();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_193;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_82_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_82 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[10 + 16stencil_320, -3 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_193 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_193_merged_banks_9.peek_125();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_193;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_83_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_83 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[10 + 16stencil_320, -2 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_193 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_193_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_193;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_84_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_84 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[7 + 16stencil_320, -4 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_196 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_196_merged_banks_9.peek_249();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_196;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_85_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_85 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[7 + 16stencil_320, -3 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_196 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_196_merged_banks_9.peek_125();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_196;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_86_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_86 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[7 + 16stencil_320, -2 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_196 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_196_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_196;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_87_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_87 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[8 + 16stencil_320, -4 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_195 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_195_merged_banks_9.peek_249();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_195;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_88_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_88 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[8 + 16stencil_320, -3 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_195 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_195_merged_banks_9.peek_125();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_195;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_89_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_89 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[8 + 16stencil_320, -2 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_195 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_195_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_195;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_90_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_90 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[9 + 16stencil_320, -4 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_194 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_194_merged_banks_9.peek_249();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_194;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_91_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_91 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[9 + 16stencil_320, -3 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_194 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_194_merged_banks_9.peek_125();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_194;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_92_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_92 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[9 + 16stencil_320, -2 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_194 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_194_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_194;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_93_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_93 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[6 + 16stencil_320, -4 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_197 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_197_merged_banks_9.peek_249();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_197;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_94_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_94 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[6 + 16stencil_320, -3 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_197 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_197_merged_banks_9.peek_125();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_197;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_95_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_95 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[6 + 16stencil_320, -2 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_197 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_197_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_197;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_96_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_96 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[7 + 16stencil_320, -4 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_196 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_196_merged_banks_9.peek_249();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_196;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_97_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_97 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[7 + 16stencil_320, -3 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_196 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_196_merged_banks_9.peek_125();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_196;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_98_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_98 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[7 + 16stencil_320, -2 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_196 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_196_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_196;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_99_select(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf87_stencil_320_merged946_99 read pattern: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf87[8 + 16stencil_320, -4 + stencil_319] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Read schedule : { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  // Write schedule: { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
  auto value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_195 = stencil_2_FIFO_buf87.stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_195_merged_banks_9.peek_249();
  return value_stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_195;
  return 0;
}

// # of bundles = 2
// stencil_2_to_gp_555_ld88_merged970_write
//	stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_192
//	stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_193
//	stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_194
//	stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_195
//	stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_196
//	stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_197
//	stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_198
//	stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_199
//	stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_200
//	stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_201
//	stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_202
//	stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_203
//	stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_204
//	stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_205
//	stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_206
//	stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_207
inline void stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_write_bundle_write(hw_uint<512>& stencil_2_to_gp_555_ld88_merged970_write, stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_2_to_gp_555_ld89, int stencil_2_to_gp_555_ld88, int dynamic_address) {
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_192_res = stencil_2_to_gp_555_ld88_merged970_write.extract<0, 31>();
	stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_192_write(stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_192_res, stencil_2_FIFO_buf87, root, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, dynamic_address);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_193_res = stencil_2_to_gp_555_ld88_merged970_write.extract<32, 63>();
	stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_193_write(stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_193_res, stencil_2_FIFO_buf87, root, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, dynamic_address);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_194_res = stencil_2_to_gp_555_ld88_merged970_write.extract<64, 95>();
	stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_194_write(stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_194_res, stencil_2_FIFO_buf87, root, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, dynamic_address);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_195_res = stencil_2_to_gp_555_ld88_merged970_write.extract<96, 127>();
	stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_195_write(stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_195_res, stencil_2_FIFO_buf87, root, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, dynamic_address);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_196_res = stencil_2_to_gp_555_ld88_merged970_write.extract<128, 159>();
	stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_196_write(stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_196_res, stencil_2_FIFO_buf87, root, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, dynamic_address);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_197_res = stencil_2_to_gp_555_ld88_merged970_write.extract<160, 191>();
	stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_197_write(stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_197_res, stencil_2_FIFO_buf87, root, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, dynamic_address);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_198_res = stencil_2_to_gp_555_ld88_merged970_write.extract<192, 223>();
	stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_198_write(stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_198_res, stencil_2_FIFO_buf87, root, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, dynamic_address);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_199_res = stencil_2_to_gp_555_ld88_merged970_write.extract<224, 255>();
	stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_199_write(stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_199_res, stencil_2_FIFO_buf87, root, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, dynamic_address);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_200_res = stencil_2_to_gp_555_ld88_merged970_write.extract<256, 287>();
	stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_200_write(stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_200_res, stencil_2_FIFO_buf87, root, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, dynamic_address);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_201_res = stencil_2_to_gp_555_ld88_merged970_write.extract<288, 319>();
	stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_201_write(stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_201_res, stencil_2_FIFO_buf87, root, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, dynamic_address);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_202_res = stencil_2_to_gp_555_ld88_merged970_write.extract<320, 351>();
	stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_202_write(stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_202_res, stencil_2_FIFO_buf87, root, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, dynamic_address);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_203_res = stencil_2_to_gp_555_ld88_merged970_write.extract<352, 383>();
	stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_203_write(stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_203_res, stencil_2_FIFO_buf87, root, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, dynamic_address);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_204_res = stencil_2_to_gp_555_ld88_merged970_write.extract<384, 415>();
	stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_204_write(stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_204_res, stencil_2_FIFO_buf87, root, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, dynamic_address);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_205_res = stencil_2_to_gp_555_ld88_merged970_write.extract<416, 447>();
	stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_205_write(stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_205_res, stencil_2_FIFO_buf87, root, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, dynamic_address);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_206_res = stencil_2_to_gp_555_ld88_merged970_write.extract<448, 479>();
	stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_206_write(stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_206_res, stencil_2_FIFO_buf87, root, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, dynamic_address);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_207_res = stencil_2_to_gp_555_ld88_merged970_write.extract<480, 511>();
	stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_207_write(stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_207_res, stencil_2_FIFO_buf87, root, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, dynamic_address);
}

// stencil_320_merged946_read
//	stencil_2_FIFO_buf87_stencil_320_merged946_48
//	stencil_2_FIFO_buf87_stencil_320_merged946_49
//	stencil_2_FIFO_buf87_stencil_320_merged946_50
//	stencil_2_FIFO_buf87_stencil_320_merged946_51
//	stencil_2_FIFO_buf87_stencil_320_merged946_52
//	stencil_2_FIFO_buf87_stencil_320_merged946_53
//	stencil_2_FIFO_buf87_stencil_320_merged946_54
//	stencil_2_FIFO_buf87_stencil_320_merged946_55
//	stencil_2_FIFO_buf87_stencil_320_merged946_56
//	stencil_2_FIFO_buf87_stencil_320_merged946_57
//	stencil_2_FIFO_buf87_stencil_320_merged946_58
//	stencil_2_FIFO_buf87_stencil_320_merged946_59
//	stencil_2_FIFO_buf87_stencil_320_merged946_60
//	stencil_2_FIFO_buf87_stencil_320_merged946_61
//	stencil_2_FIFO_buf87_stencil_320_merged946_62
//	stencil_2_FIFO_buf87_stencil_320_merged946_63
//	stencil_2_FIFO_buf87_stencil_320_merged946_64
//	stencil_2_FIFO_buf87_stencil_320_merged946_65
//	stencil_2_FIFO_buf87_stencil_320_merged946_66
//	stencil_2_FIFO_buf87_stencil_320_merged946_67
//	stencil_2_FIFO_buf87_stencil_320_merged946_68
//	stencil_2_FIFO_buf87_stencil_320_merged946_69
//	stencil_2_FIFO_buf87_stencil_320_merged946_70
//	stencil_2_FIFO_buf87_stencil_320_merged946_71
//	stencil_2_FIFO_buf87_stencil_320_merged946_72
//	stencil_2_FIFO_buf87_stencil_320_merged946_73
//	stencil_2_FIFO_buf87_stencil_320_merged946_74
//	stencil_2_FIFO_buf87_stencil_320_merged946_75
//	stencil_2_FIFO_buf87_stencil_320_merged946_76
//	stencil_2_FIFO_buf87_stencil_320_merged946_77
//	stencil_2_FIFO_buf87_stencil_320_merged946_78
//	stencil_2_FIFO_buf87_stencil_320_merged946_79
//	stencil_2_FIFO_buf87_stencil_320_merged946_80
//	stencil_2_FIFO_buf87_stencil_320_merged946_81
//	stencil_2_FIFO_buf87_stencil_320_merged946_82
//	stencil_2_FIFO_buf87_stencil_320_merged946_83
//	stencil_2_FIFO_buf87_stencil_320_merged946_84
//	stencil_2_FIFO_buf87_stencil_320_merged946_85
//	stencil_2_FIFO_buf87_stencil_320_merged946_86
//	stencil_2_FIFO_buf87_stencil_320_merged946_87
//	stencil_2_FIFO_buf87_stencil_320_merged946_88
//	stencil_2_FIFO_buf87_stencil_320_merged946_89
//	stencil_2_FIFO_buf87_stencil_320_merged946_90
//	stencil_2_FIFO_buf87_stencil_320_merged946_91
//	stencil_2_FIFO_buf87_stencil_320_merged946_92
//	stencil_2_FIFO_buf87_stencil_320_merged946_93
//	stencil_2_FIFO_buf87_stencil_320_merged946_94
//	stencil_2_FIFO_buf87_stencil_320_merged946_95
//	stencil_2_FIFO_buf87_stencil_320_merged946_96
//	stencil_2_FIFO_buf87_stencil_320_merged946_97
//	stencil_2_FIFO_buf87_stencil_320_merged946_98
//	stencil_2_FIFO_buf87_stencil_320_merged946_99
//	stencil_2_FIFO_buf87_stencil_320_merged946_100
//	stencil_2_FIFO_buf87_stencil_320_merged946_101
//	stencil_2_FIFO_buf87_stencil_320_merged946_102
//	stencil_2_FIFO_buf87_stencil_320_merged946_103
//	stencil_2_FIFO_buf87_stencil_320_merged946_104
//	stencil_2_FIFO_buf87_stencil_320_merged946_105
//	stencil_2_FIFO_buf87_stencil_320_merged946_106
//	stencil_2_FIFO_buf87_stencil_320_merged946_107
//	stencil_2_FIFO_buf87_stencil_320_merged946_108
//	stencil_2_FIFO_buf87_stencil_320_merged946_109
//	stencil_2_FIFO_buf87_stencil_320_merged946_110
//	stencil_2_FIFO_buf87_stencil_320_merged946_111
//	stencil_2_FIFO_buf87_stencil_320_merged946_112
//	stencil_2_FIFO_buf87_stencil_320_merged946_113
//	stencil_2_FIFO_buf87_stencil_320_merged946_114
//	stencil_2_FIFO_buf87_stencil_320_merged946_115
//	stencil_2_FIFO_buf87_stencil_320_merged946_116
//	stencil_2_FIFO_buf87_stencil_320_merged946_117
//	stencil_2_FIFO_buf87_stencil_320_merged946_118
//	stencil_2_FIFO_buf87_stencil_320_merged946_119
//	stencil_2_FIFO_buf87_stencil_320_merged946_120
//	stencil_2_FIFO_buf87_stencil_320_merged946_121
//	stencil_2_FIFO_buf87_stencil_320_merged946_122
//	stencil_2_FIFO_buf87_stencil_320_merged946_123
//	stencil_2_FIFO_buf87_stencil_320_merged946_124
//	stencil_2_FIFO_buf87_stencil_320_merged946_125
//	stencil_2_FIFO_buf87_stencil_320_merged946_126
//	stencil_2_FIFO_buf87_stencil_320_merged946_127
//	stencil_2_FIFO_buf87_stencil_320_merged946_128
//	stencil_2_FIFO_buf87_stencil_320_merged946_129
//	stencil_2_FIFO_buf87_stencil_320_merged946_130
//	stencil_2_FIFO_buf87_stencil_320_merged946_131
//	stencil_2_FIFO_buf87_stencil_320_merged946_132
//	stencil_2_FIFO_buf87_stencil_320_merged946_133
//	stencil_2_FIFO_buf87_stencil_320_merged946_134
//	stencil_2_FIFO_buf87_stencil_320_merged946_135
//	stencil_2_FIFO_buf87_stencil_320_merged946_136
//	stencil_2_FIFO_buf87_stencil_320_merged946_137
//	stencil_2_FIFO_buf87_stencil_320_merged946_138
//	stencil_2_FIFO_buf87_stencil_320_merged946_139
//	stencil_2_FIFO_buf87_stencil_320_merged946_140
//	stencil_2_FIFO_buf87_stencil_320_merged946_141
//	stencil_2_FIFO_buf87_stencil_320_merged946_142
//	stencil_2_FIFO_buf87_stencil_320_merged946_143
//	stencil_2_FIFO_buf87_stencil_320_merged946_144
//	stencil_2_FIFO_buf87_stencil_320_merged946_145
//	stencil_2_FIFO_buf87_stencil_320_merged946_146
//	stencil_2_FIFO_buf87_stencil_320_merged946_147
//	stencil_2_FIFO_buf87_stencil_320_merged946_148
//	stencil_2_FIFO_buf87_stencil_320_merged946_149
//	stencil_2_FIFO_buf87_stencil_320_merged946_150
//	stencil_2_FIFO_buf87_stencil_320_merged946_151
//	stencil_2_FIFO_buf87_stencil_320_merged946_152
//	stencil_2_FIFO_buf87_stencil_320_merged946_153
//	stencil_2_FIFO_buf87_stencil_320_merged946_154
//	stencil_2_FIFO_buf87_stencil_320_merged946_155
//	stencil_2_FIFO_buf87_stencil_320_merged946_156
//	stencil_2_FIFO_buf87_stencil_320_merged946_157
//	stencil_2_FIFO_buf87_stencil_320_merged946_158
//	stencil_2_FIFO_buf87_stencil_320_merged946_159
//	stencil_2_FIFO_buf87_stencil_320_merged946_160
//	stencil_2_FIFO_buf87_stencil_320_merged946_161
//	stencil_2_FIFO_buf87_stencil_320_merged946_162
//	stencil_2_FIFO_buf87_stencil_320_merged946_163
//	stencil_2_FIFO_buf87_stencil_320_merged946_164
//	stencil_2_FIFO_buf87_stencil_320_merged946_165
//	stencil_2_FIFO_buf87_stencil_320_merged946_166
//	stencil_2_FIFO_buf87_stencil_320_merged946_167
//	stencil_2_FIFO_buf87_stencil_320_merged946_168
//	stencil_2_FIFO_buf87_stencil_320_merged946_169
//	stencil_2_FIFO_buf87_stencil_320_merged946_170
//	stencil_2_FIFO_buf87_stencil_320_merged946_171
//	stencil_2_FIFO_buf87_stencil_320_merged946_172
//	stencil_2_FIFO_buf87_stencil_320_merged946_173
//	stencil_2_FIFO_buf87_stencil_320_merged946_174
//	stencil_2_FIFO_buf87_stencil_320_merged946_175
//	stencil_2_FIFO_buf87_stencil_320_merged946_176
//	stencil_2_FIFO_buf87_stencil_320_merged946_177
//	stencil_2_FIFO_buf87_stencil_320_merged946_178
//	stencil_2_FIFO_buf87_stencil_320_merged946_179
//	stencil_2_FIFO_buf87_stencil_320_merged946_180
//	stencil_2_FIFO_buf87_stencil_320_merged946_181
//	stencil_2_FIFO_buf87_stencil_320_merged946_182
//	stencil_2_FIFO_buf87_stencil_320_merged946_183
//	stencil_2_FIFO_buf87_stencil_320_merged946_184
//	stencil_2_FIFO_buf87_stencil_320_merged946_185
//	stencil_2_FIFO_buf87_stencil_320_merged946_186
//	stencil_2_FIFO_buf87_stencil_320_merged946_187
//	stencil_2_FIFO_buf87_stencil_320_merged946_188
//	stencil_2_FIFO_buf87_stencil_320_merged946_189
//	stencil_2_FIFO_buf87_stencil_320_merged946_190
//	stencil_2_FIFO_buf87_stencil_320_merged946_191
inline hw_uint<4608> stencil_2_FIFO_buf87_stencil_320_merged946_read_bundle_read(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_319, int stencil_320, int dynamic_address) {
  // # of ports in bundle: 144
    // stencil_2_FIFO_buf87_stencil_320_merged946_48
    // stencil_2_FIFO_buf87_stencil_320_merged946_49
    // stencil_2_FIFO_buf87_stencil_320_merged946_50
    // stencil_2_FIFO_buf87_stencil_320_merged946_51
    // stencil_2_FIFO_buf87_stencil_320_merged946_52
    // stencil_2_FIFO_buf87_stencil_320_merged946_53
    // stencil_2_FIFO_buf87_stencil_320_merged946_54
    // stencil_2_FIFO_buf87_stencil_320_merged946_55
    // stencil_2_FIFO_buf87_stencil_320_merged946_56
    // stencil_2_FIFO_buf87_stencil_320_merged946_57
    // stencil_2_FIFO_buf87_stencil_320_merged946_58
    // stencil_2_FIFO_buf87_stencil_320_merged946_59
    // stencil_2_FIFO_buf87_stencil_320_merged946_60
    // stencil_2_FIFO_buf87_stencil_320_merged946_61
    // stencil_2_FIFO_buf87_stencil_320_merged946_62
    // stencil_2_FIFO_buf87_stencil_320_merged946_63
    // stencil_2_FIFO_buf87_stencil_320_merged946_64
    // stencil_2_FIFO_buf87_stencil_320_merged946_65
    // stencil_2_FIFO_buf87_stencil_320_merged946_66
    // stencil_2_FIFO_buf87_stencil_320_merged946_67
    // stencil_2_FIFO_buf87_stencil_320_merged946_68
    // stencil_2_FIFO_buf87_stencil_320_merged946_69
    // stencil_2_FIFO_buf87_stencil_320_merged946_70
    // stencil_2_FIFO_buf87_stencil_320_merged946_71
    // stencil_2_FIFO_buf87_stencil_320_merged946_72
    // stencil_2_FIFO_buf87_stencil_320_merged946_73
    // stencil_2_FIFO_buf87_stencil_320_merged946_74
    // stencil_2_FIFO_buf87_stencil_320_merged946_75
    // stencil_2_FIFO_buf87_stencil_320_merged946_76
    // stencil_2_FIFO_buf87_stencil_320_merged946_77
    // stencil_2_FIFO_buf87_stencil_320_merged946_78
    // stencil_2_FIFO_buf87_stencil_320_merged946_79
    // stencil_2_FIFO_buf87_stencil_320_merged946_80
    // stencil_2_FIFO_buf87_stencil_320_merged946_81
    // stencil_2_FIFO_buf87_stencil_320_merged946_82
    // stencil_2_FIFO_buf87_stencil_320_merged946_83
    // stencil_2_FIFO_buf87_stencil_320_merged946_84
    // stencil_2_FIFO_buf87_stencil_320_merged946_85
    // stencil_2_FIFO_buf87_stencil_320_merged946_86
    // stencil_2_FIFO_buf87_stencil_320_merged946_87
    // stencil_2_FIFO_buf87_stencil_320_merged946_88
    // stencil_2_FIFO_buf87_stencil_320_merged946_89
    // stencil_2_FIFO_buf87_stencil_320_merged946_90
    // stencil_2_FIFO_buf87_stencil_320_merged946_91
    // stencil_2_FIFO_buf87_stencil_320_merged946_92
    // stencil_2_FIFO_buf87_stencil_320_merged946_93
    // stencil_2_FIFO_buf87_stencil_320_merged946_94
    // stencil_2_FIFO_buf87_stencil_320_merged946_95
    // stencil_2_FIFO_buf87_stencil_320_merged946_96
    // stencil_2_FIFO_buf87_stencil_320_merged946_97
    // stencil_2_FIFO_buf87_stencil_320_merged946_98
    // stencil_2_FIFO_buf87_stencil_320_merged946_99
    // stencil_2_FIFO_buf87_stencil_320_merged946_100
    // stencil_2_FIFO_buf87_stencil_320_merged946_101
    // stencil_2_FIFO_buf87_stencil_320_merged946_102
    // stencil_2_FIFO_buf87_stencil_320_merged946_103
    // stencil_2_FIFO_buf87_stencil_320_merged946_104
    // stencil_2_FIFO_buf87_stencil_320_merged946_105
    // stencil_2_FIFO_buf87_stencil_320_merged946_106
    // stencil_2_FIFO_buf87_stencil_320_merged946_107
    // stencil_2_FIFO_buf87_stencil_320_merged946_108
    // stencil_2_FIFO_buf87_stencil_320_merged946_109
    // stencil_2_FIFO_buf87_stencil_320_merged946_110
    // stencil_2_FIFO_buf87_stencil_320_merged946_111
    // stencil_2_FIFO_buf87_stencil_320_merged946_112
    // stencil_2_FIFO_buf87_stencil_320_merged946_113
    // stencil_2_FIFO_buf87_stencil_320_merged946_114
    // stencil_2_FIFO_buf87_stencil_320_merged946_115
    // stencil_2_FIFO_buf87_stencil_320_merged946_116
    // stencil_2_FIFO_buf87_stencil_320_merged946_117
    // stencil_2_FIFO_buf87_stencil_320_merged946_118
    // stencil_2_FIFO_buf87_stencil_320_merged946_119
    // stencil_2_FIFO_buf87_stencil_320_merged946_120
    // stencil_2_FIFO_buf87_stencil_320_merged946_121
    // stencil_2_FIFO_buf87_stencil_320_merged946_122
    // stencil_2_FIFO_buf87_stencil_320_merged946_123
    // stencil_2_FIFO_buf87_stencil_320_merged946_124
    // stencil_2_FIFO_buf87_stencil_320_merged946_125
    // stencil_2_FIFO_buf87_stencil_320_merged946_126
    // stencil_2_FIFO_buf87_stencil_320_merged946_127
    // stencil_2_FIFO_buf87_stencil_320_merged946_128
    // stencil_2_FIFO_buf87_stencil_320_merged946_129
    // stencil_2_FIFO_buf87_stencil_320_merged946_130
    // stencil_2_FIFO_buf87_stencil_320_merged946_131
    // stencil_2_FIFO_buf87_stencil_320_merged946_132
    // stencil_2_FIFO_buf87_stencil_320_merged946_133
    // stencil_2_FIFO_buf87_stencil_320_merged946_134
    // stencil_2_FIFO_buf87_stencil_320_merged946_135
    // stencil_2_FIFO_buf87_stencil_320_merged946_136
    // stencil_2_FIFO_buf87_stencil_320_merged946_137
    // stencil_2_FIFO_buf87_stencil_320_merged946_138
    // stencil_2_FIFO_buf87_stencil_320_merged946_139
    // stencil_2_FIFO_buf87_stencil_320_merged946_140
    // stencil_2_FIFO_buf87_stencil_320_merged946_141
    // stencil_2_FIFO_buf87_stencil_320_merged946_142
    // stencil_2_FIFO_buf87_stencil_320_merged946_143
    // stencil_2_FIFO_buf87_stencil_320_merged946_144
    // stencil_2_FIFO_buf87_stencil_320_merged946_145
    // stencil_2_FIFO_buf87_stencil_320_merged946_146
    // stencil_2_FIFO_buf87_stencil_320_merged946_147
    // stencil_2_FIFO_buf87_stencil_320_merged946_148
    // stencil_2_FIFO_buf87_stencil_320_merged946_149
    // stencil_2_FIFO_buf87_stencil_320_merged946_150
    // stencil_2_FIFO_buf87_stencil_320_merged946_151
    // stencil_2_FIFO_buf87_stencil_320_merged946_152
    // stencil_2_FIFO_buf87_stencil_320_merged946_153
    // stencil_2_FIFO_buf87_stencil_320_merged946_154
    // stencil_2_FIFO_buf87_stencil_320_merged946_155
    // stencil_2_FIFO_buf87_stencil_320_merged946_156
    // stencil_2_FIFO_buf87_stencil_320_merged946_157
    // stencil_2_FIFO_buf87_stencil_320_merged946_158
    // stencil_2_FIFO_buf87_stencil_320_merged946_159
    // stencil_2_FIFO_buf87_stencil_320_merged946_160
    // stencil_2_FIFO_buf87_stencil_320_merged946_161
    // stencil_2_FIFO_buf87_stencil_320_merged946_162
    // stencil_2_FIFO_buf87_stencil_320_merged946_163
    // stencil_2_FIFO_buf87_stencil_320_merged946_164
    // stencil_2_FIFO_buf87_stencil_320_merged946_165
    // stencil_2_FIFO_buf87_stencil_320_merged946_166
    // stencil_2_FIFO_buf87_stencil_320_merged946_167
    // stencil_2_FIFO_buf87_stencil_320_merged946_168
    // stencil_2_FIFO_buf87_stencil_320_merged946_169
    // stencil_2_FIFO_buf87_stencil_320_merged946_170
    // stencil_2_FIFO_buf87_stencil_320_merged946_171
    // stencil_2_FIFO_buf87_stencil_320_merged946_172
    // stencil_2_FIFO_buf87_stencil_320_merged946_173
    // stencil_2_FIFO_buf87_stencil_320_merged946_174
    // stencil_2_FIFO_buf87_stencil_320_merged946_175
    // stencil_2_FIFO_buf87_stencil_320_merged946_176
    // stencil_2_FIFO_buf87_stencil_320_merged946_177
    // stencil_2_FIFO_buf87_stencil_320_merged946_178
    // stencil_2_FIFO_buf87_stencil_320_merged946_179
    // stencil_2_FIFO_buf87_stencil_320_merged946_180
    // stencil_2_FIFO_buf87_stencil_320_merged946_181
    // stencil_2_FIFO_buf87_stencil_320_merged946_182
    // stencil_2_FIFO_buf87_stencil_320_merged946_183
    // stencil_2_FIFO_buf87_stencil_320_merged946_184
    // stencil_2_FIFO_buf87_stencil_320_merged946_185
    // stencil_2_FIFO_buf87_stencil_320_merged946_186
    // stencil_2_FIFO_buf87_stencil_320_merged946_187
    // stencil_2_FIFO_buf87_stencil_320_merged946_188
    // stencil_2_FIFO_buf87_stencil_320_merged946_189
    // stencil_2_FIFO_buf87_stencil_320_merged946_190
    // stencil_2_FIFO_buf87_stencil_320_merged946_191

	hw_uint<4608> result;
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_48_res = stencil_2_FIFO_buf87_stencil_320_merged946_48_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<0, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_48_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_49_res = stencil_2_FIFO_buf87_stencil_320_merged946_49_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<32, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_49_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_50_res = stencil_2_FIFO_buf87_stencil_320_merged946_50_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<64, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_50_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_51_res = stencil_2_FIFO_buf87_stencil_320_merged946_51_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<96, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_51_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_52_res = stencil_2_FIFO_buf87_stencil_320_merged946_52_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<128, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_52_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_53_res = stencil_2_FIFO_buf87_stencil_320_merged946_53_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<160, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_53_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_54_res = stencil_2_FIFO_buf87_stencil_320_merged946_54_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<192, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_54_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_55_res = stencil_2_FIFO_buf87_stencil_320_merged946_55_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<224, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_55_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_56_res = stencil_2_FIFO_buf87_stencil_320_merged946_56_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<256, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_56_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_57_res = stencil_2_FIFO_buf87_stencil_320_merged946_57_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<288, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_57_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_58_res = stencil_2_FIFO_buf87_stencil_320_merged946_58_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<320, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_58_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_59_res = stencil_2_FIFO_buf87_stencil_320_merged946_59_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<352, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_59_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_60_res = stencil_2_FIFO_buf87_stencil_320_merged946_60_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<384, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_60_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_61_res = stencil_2_FIFO_buf87_stencil_320_merged946_61_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<416, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_61_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_62_res = stencil_2_FIFO_buf87_stencil_320_merged946_62_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<448, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_62_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_63_res = stencil_2_FIFO_buf87_stencil_320_merged946_63_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<480, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_63_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_64_res = stencil_2_FIFO_buf87_stencil_320_merged946_64_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<512, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_64_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_65_res = stencil_2_FIFO_buf87_stencil_320_merged946_65_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<544, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_65_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_66_res = stencil_2_FIFO_buf87_stencil_320_merged946_66_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<576, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_66_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_67_res = stencil_2_FIFO_buf87_stencil_320_merged946_67_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<608, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_67_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_68_res = stencil_2_FIFO_buf87_stencil_320_merged946_68_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<640, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_68_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_69_res = stencil_2_FIFO_buf87_stencil_320_merged946_69_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<672, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_69_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_70_res = stencil_2_FIFO_buf87_stencil_320_merged946_70_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<704, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_70_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_71_res = stencil_2_FIFO_buf87_stencil_320_merged946_71_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<736, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_71_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_72_res = stencil_2_FIFO_buf87_stencil_320_merged946_72_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<768, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_72_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_73_res = stencil_2_FIFO_buf87_stencil_320_merged946_73_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<800, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_73_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_74_res = stencil_2_FIFO_buf87_stencil_320_merged946_74_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<832, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_74_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_75_res = stencil_2_FIFO_buf87_stencil_320_merged946_75_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<864, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_75_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_76_res = stencil_2_FIFO_buf87_stencil_320_merged946_76_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<896, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_76_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_77_res = stencil_2_FIFO_buf87_stencil_320_merged946_77_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<928, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_77_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_78_res = stencil_2_FIFO_buf87_stencil_320_merged946_78_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<960, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_78_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_79_res = stencil_2_FIFO_buf87_stencil_320_merged946_79_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<992, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_79_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_80_res = stencil_2_FIFO_buf87_stencil_320_merged946_80_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<1024, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_80_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_81_res = stencil_2_FIFO_buf87_stencil_320_merged946_81_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<1056, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_81_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_82_res = stencil_2_FIFO_buf87_stencil_320_merged946_82_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<1088, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_82_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_83_res = stencil_2_FIFO_buf87_stencil_320_merged946_83_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<1120, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_83_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_84_res = stencil_2_FIFO_buf87_stencil_320_merged946_84_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<1152, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_84_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_85_res = stencil_2_FIFO_buf87_stencil_320_merged946_85_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<1184, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_85_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_86_res = stencil_2_FIFO_buf87_stencil_320_merged946_86_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<1216, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_86_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_87_res = stencil_2_FIFO_buf87_stencil_320_merged946_87_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<1248, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_87_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_88_res = stencil_2_FIFO_buf87_stencil_320_merged946_88_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<1280, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_88_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_89_res = stencil_2_FIFO_buf87_stencil_320_merged946_89_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<1312, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_89_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_90_res = stencil_2_FIFO_buf87_stencil_320_merged946_90_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<1344, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_90_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_91_res = stencil_2_FIFO_buf87_stencil_320_merged946_91_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<1376, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_91_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_92_res = stencil_2_FIFO_buf87_stencil_320_merged946_92_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<1408, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_92_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_93_res = stencil_2_FIFO_buf87_stencil_320_merged946_93_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<1440, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_93_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_94_res = stencil_2_FIFO_buf87_stencil_320_merged946_94_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<1472, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_94_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_95_res = stencil_2_FIFO_buf87_stencil_320_merged946_95_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<1504, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_95_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_96_res = stencil_2_FIFO_buf87_stencil_320_merged946_96_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<1536, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_96_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_97_res = stencil_2_FIFO_buf87_stencil_320_merged946_97_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<1568, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_97_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_98_res = stencil_2_FIFO_buf87_stencil_320_merged946_98_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<1600, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_98_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_99_res = stencil_2_FIFO_buf87_stencil_320_merged946_99_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<1632, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_99_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_100_res = stencil_2_FIFO_buf87_stencil_320_merged946_100_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<1664, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_100_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_101_res = stencil_2_FIFO_buf87_stencil_320_merged946_101_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<1696, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_101_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_102_res = stencil_2_FIFO_buf87_stencil_320_merged946_102_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<1728, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_102_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_103_res = stencil_2_FIFO_buf87_stencil_320_merged946_103_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<1760, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_103_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_104_res = stencil_2_FIFO_buf87_stencil_320_merged946_104_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<1792, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_104_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_105_res = stencil_2_FIFO_buf87_stencil_320_merged946_105_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<1824, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_105_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_106_res = stencil_2_FIFO_buf87_stencil_320_merged946_106_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<1856, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_106_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_107_res = stencil_2_FIFO_buf87_stencil_320_merged946_107_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<1888, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_107_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_108_res = stencil_2_FIFO_buf87_stencil_320_merged946_108_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<1920, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_108_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_109_res = stencil_2_FIFO_buf87_stencil_320_merged946_109_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<1952, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_109_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_110_res = stencil_2_FIFO_buf87_stencil_320_merged946_110_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<1984, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_110_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_111_res = stencil_2_FIFO_buf87_stencil_320_merged946_111_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<2016, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_111_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_112_res = stencil_2_FIFO_buf87_stencil_320_merged946_112_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<2048, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_112_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_113_res = stencil_2_FIFO_buf87_stencil_320_merged946_113_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<2080, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_113_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_114_res = stencil_2_FIFO_buf87_stencil_320_merged946_114_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<2112, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_114_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_115_res = stencil_2_FIFO_buf87_stencil_320_merged946_115_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<2144, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_115_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_116_res = stencil_2_FIFO_buf87_stencil_320_merged946_116_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<2176, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_116_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_117_res = stencil_2_FIFO_buf87_stencil_320_merged946_117_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<2208, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_117_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_118_res = stencil_2_FIFO_buf87_stencil_320_merged946_118_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<2240, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_118_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_119_res = stencil_2_FIFO_buf87_stencil_320_merged946_119_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<2272, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_119_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_120_res = stencil_2_FIFO_buf87_stencil_320_merged946_120_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<2304, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_120_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_121_res = stencil_2_FIFO_buf87_stencil_320_merged946_121_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<2336, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_121_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_122_res = stencil_2_FIFO_buf87_stencil_320_merged946_122_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<2368, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_122_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_123_res = stencil_2_FIFO_buf87_stencil_320_merged946_123_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<2400, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_123_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_124_res = stencil_2_FIFO_buf87_stencil_320_merged946_124_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<2432, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_124_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_125_res = stencil_2_FIFO_buf87_stencil_320_merged946_125_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<2464, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_125_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_126_res = stencil_2_FIFO_buf87_stencil_320_merged946_126_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<2496, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_126_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_127_res = stencil_2_FIFO_buf87_stencil_320_merged946_127_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<2528, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_127_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_128_res = stencil_2_FIFO_buf87_stencil_320_merged946_128_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<2560, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_128_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_129_res = stencil_2_FIFO_buf87_stencil_320_merged946_129_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<2592, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_129_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_130_res = stencil_2_FIFO_buf87_stencil_320_merged946_130_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<2624, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_130_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_131_res = stencil_2_FIFO_buf87_stencil_320_merged946_131_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<2656, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_131_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_132_res = stencil_2_FIFO_buf87_stencil_320_merged946_132_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<2688, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_132_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_133_res = stencil_2_FIFO_buf87_stencil_320_merged946_133_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<2720, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_133_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_134_res = stencil_2_FIFO_buf87_stencil_320_merged946_134_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<2752, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_134_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_135_res = stencil_2_FIFO_buf87_stencil_320_merged946_135_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<2784, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_135_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_136_res = stencil_2_FIFO_buf87_stencil_320_merged946_136_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<2816, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_136_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_137_res = stencil_2_FIFO_buf87_stencil_320_merged946_137_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<2848, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_137_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_138_res = stencil_2_FIFO_buf87_stencil_320_merged946_138_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<2880, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_138_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_139_res = stencil_2_FIFO_buf87_stencil_320_merged946_139_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<2912, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_139_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_140_res = stencil_2_FIFO_buf87_stencil_320_merged946_140_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<2944, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_140_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_141_res = stencil_2_FIFO_buf87_stencil_320_merged946_141_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<2976, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_141_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_142_res = stencil_2_FIFO_buf87_stencil_320_merged946_142_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<3008, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_142_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_143_res = stencil_2_FIFO_buf87_stencil_320_merged946_143_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<3040, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_143_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_144_res = stencil_2_FIFO_buf87_stencil_320_merged946_144_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<3072, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_144_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_145_res = stencil_2_FIFO_buf87_stencil_320_merged946_145_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<3104, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_145_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_146_res = stencil_2_FIFO_buf87_stencil_320_merged946_146_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<3136, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_146_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_147_res = stencil_2_FIFO_buf87_stencil_320_merged946_147_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<3168, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_147_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_148_res = stencil_2_FIFO_buf87_stencil_320_merged946_148_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<3200, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_148_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_149_res = stencil_2_FIFO_buf87_stencil_320_merged946_149_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<3232, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_149_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_150_res = stencil_2_FIFO_buf87_stencil_320_merged946_150_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<3264, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_150_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_151_res = stencil_2_FIFO_buf87_stencil_320_merged946_151_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<3296, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_151_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_152_res = stencil_2_FIFO_buf87_stencil_320_merged946_152_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<3328, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_152_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_153_res = stencil_2_FIFO_buf87_stencil_320_merged946_153_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<3360, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_153_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_154_res = stencil_2_FIFO_buf87_stencil_320_merged946_154_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<3392, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_154_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_155_res = stencil_2_FIFO_buf87_stencil_320_merged946_155_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<3424, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_155_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_156_res = stencil_2_FIFO_buf87_stencil_320_merged946_156_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<3456, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_156_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_157_res = stencil_2_FIFO_buf87_stencil_320_merged946_157_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<3488, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_157_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_158_res = stencil_2_FIFO_buf87_stencil_320_merged946_158_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<3520, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_158_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_159_res = stencil_2_FIFO_buf87_stencil_320_merged946_159_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<3552, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_159_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_160_res = stencil_2_FIFO_buf87_stencil_320_merged946_160_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<3584, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_160_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_161_res = stencil_2_FIFO_buf87_stencil_320_merged946_161_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<3616, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_161_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_162_res = stencil_2_FIFO_buf87_stencil_320_merged946_162_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<3648, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_162_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_163_res = stencil_2_FIFO_buf87_stencil_320_merged946_163_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<3680, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_163_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_164_res = stencil_2_FIFO_buf87_stencil_320_merged946_164_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<3712, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_164_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_165_res = stencil_2_FIFO_buf87_stencil_320_merged946_165_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<3744, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_165_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_166_res = stencil_2_FIFO_buf87_stencil_320_merged946_166_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<3776, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_166_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_167_res = stencil_2_FIFO_buf87_stencil_320_merged946_167_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<3808, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_167_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_168_res = stencil_2_FIFO_buf87_stencil_320_merged946_168_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<3840, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_168_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_169_res = stencil_2_FIFO_buf87_stencil_320_merged946_169_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<3872, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_169_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_170_res = stencil_2_FIFO_buf87_stencil_320_merged946_170_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<3904, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_170_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_171_res = stencil_2_FIFO_buf87_stencil_320_merged946_171_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<3936, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_171_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_172_res = stencil_2_FIFO_buf87_stencil_320_merged946_172_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<3968, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_172_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_173_res = stencil_2_FIFO_buf87_stencil_320_merged946_173_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<4000, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_173_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_174_res = stencil_2_FIFO_buf87_stencil_320_merged946_174_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<4032, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_174_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_175_res = stencil_2_FIFO_buf87_stencil_320_merged946_175_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<4064, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_175_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_176_res = stencil_2_FIFO_buf87_stencil_320_merged946_176_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<4096, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_176_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_177_res = stencil_2_FIFO_buf87_stencil_320_merged946_177_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<4128, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_177_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_178_res = stencil_2_FIFO_buf87_stencil_320_merged946_178_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<4160, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_178_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_179_res = stencil_2_FIFO_buf87_stencil_320_merged946_179_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<4192, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_179_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_180_res = stencil_2_FIFO_buf87_stencil_320_merged946_180_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<4224, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_180_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_181_res = stencil_2_FIFO_buf87_stencil_320_merged946_181_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<4256, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_181_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_182_res = stencil_2_FIFO_buf87_stencil_320_merged946_182_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<4288, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_182_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_183_res = stencil_2_FIFO_buf87_stencil_320_merged946_183_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<4320, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_183_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_184_res = stencil_2_FIFO_buf87_stencil_320_merged946_184_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<4352, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_184_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_185_res = stencil_2_FIFO_buf87_stencil_320_merged946_185_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<4384, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_185_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_186_res = stencil_2_FIFO_buf87_stencil_320_merged946_186_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<4416, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_186_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_187_res = stencil_2_FIFO_buf87_stencil_320_merged946_187_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<4448, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_187_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_188_res = stencil_2_FIFO_buf87_stencil_320_merged946_188_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<4480, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_188_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_189_res = stencil_2_FIFO_buf87_stencil_320_merged946_189_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<4512, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_189_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_190_res = stencil_2_FIFO_buf87_stencil_320_merged946_190_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<4544, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_190_res);
	hw_uint<32>  stencil_2_FIFO_buf87_stencil_320_merged946_191_res = stencil_2_FIFO_buf87_stencil_320_merged946_191_select(stencil_2_FIFO_buf87, root, stencil_319, stencil_320, dynamic_address);
	set_at<4576, 4608>(result, stencil_2_FIFO_buf87_stencil_320_merged946_191_res);
	return result;
}

#include "hw_classes.h"

struct stencil_3_stencil_320_merged946_32_to_stencil_3_stencil_3_ld60_merged978_16_cache {
	// RAM Box: {[12, 1964], [-3, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_3_stencil_320_merged946_33_to_stencil_3_stencil_3_ld60_merged978_17_cache {
	// RAM Box: {[11, 1963], [-3, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_3_stencil_320_merged946_34_to_stencil_3_stencil_3_ld60_merged978_18_cache {
	// RAM Box: {[10, 1962], [-3, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_3_stencil_320_merged946_35_to_stencil_3_stencil_3_ld60_merged978_19_cache {
	// RAM Box: {[9, 1961], [-3, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_3_stencil_320_merged946_36_to_stencil_3_stencil_3_ld60_merged978_20_cache {
	// RAM Box: {[8, 1960], [-3, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_3_stencil_320_merged946_37_to_stencil_3_stencil_3_ld60_merged978_21_cache {
	// RAM Box: {[7, 1959], [-3, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_3_stencil_320_merged946_38_to_stencil_3_stencil_3_ld60_merged978_22_cache {
	// RAM Box: {[6, 1958], [-3, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_3_stencil_320_merged946_39_to_stencil_3_stencil_3_ld60_merged978_23_cache {
	// RAM Box: {[5, 1957], [-3, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_3_stencil_320_merged946_40_to_stencil_3_stencil_3_ld60_merged978_24_cache {
	// RAM Box: {[4, 1956], [-3, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_3_stencil_320_merged946_41_to_stencil_3_stencil_3_ld60_merged978_25_cache {
	// RAM Box: {[3, 1955], [-3, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_3_stencil_320_merged946_42_to_stencil_3_stencil_3_ld60_merged978_26_cache {
	// RAM Box: {[2, 1954], [-3, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_3_stencil_320_merged946_43_to_stencil_3_stencil_3_ld60_merged978_27_cache {
	// RAM Box: {[1, 1953], [-3, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_3_stencil_320_merged946_44_to_stencil_3_stencil_3_ld60_merged978_28_cache {
	// RAM Box: {[0, 1952], [-3, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_3_stencil_320_merged946_45_to_stencil_3_stencil_3_ld60_merged978_29_cache {
	// RAM Box: {[-1, 1951], [-3, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_3_stencil_320_merged946_46_to_stencil_3_stencil_3_ld60_merged978_30_cache {
	// RAM Box: {[-2, 1950], [-3, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_3_stencil_320_merged946_47_to_stencil_3_stencil_3_ld60_merged978_31_cache {
	// RAM Box: {[-3, 1949], [-3, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_3_cache {
  // # of banks: 16
  stencil_3_stencil_320_merged946_32_to_stencil_3_stencil_3_ld60_merged978_16_cache stencil_3_stencil_320_merged946_32_to_stencil_3_stencil_3_ld60_merged978_16;
  stencil_3_stencil_320_merged946_33_to_stencil_3_stencil_3_ld60_merged978_17_cache stencil_3_stencil_320_merged946_33_to_stencil_3_stencil_3_ld60_merged978_17;
  stencil_3_stencil_320_merged946_34_to_stencil_3_stencil_3_ld60_merged978_18_cache stencil_3_stencil_320_merged946_34_to_stencil_3_stencil_3_ld60_merged978_18;
  stencil_3_stencil_320_merged946_35_to_stencil_3_stencil_3_ld60_merged978_19_cache stencil_3_stencil_320_merged946_35_to_stencil_3_stencil_3_ld60_merged978_19;
  stencil_3_stencil_320_merged946_36_to_stencil_3_stencil_3_ld60_merged978_20_cache stencil_3_stencil_320_merged946_36_to_stencil_3_stencil_3_ld60_merged978_20;
  stencil_3_stencil_320_merged946_37_to_stencil_3_stencil_3_ld60_merged978_21_cache stencil_3_stencil_320_merged946_37_to_stencil_3_stencil_3_ld60_merged978_21;
  stencil_3_stencil_320_merged946_38_to_stencil_3_stencil_3_ld60_merged978_22_cache stencil_3_stencil_320_merged946_38_to_stencil_3_stencil_3_ld60_merged978_22;
  stencil_3_stencil_320_merged946_39_to_stencil_3_stencil_3_ld60_merged978_23_cache stencil_3_stencil_320_merged946_39_to_stencil_3_stencil_3_ld60_merged978_23;
  stencil_3_stencil_320_merged946_40_to_stencil_3_stencil_3_ld60_merged978_24_cache stencil_3_stencil_320_merged946_40_to_stencil_3_stencil_3_ld60_merged978_24;
  stencil_3_stencil_320_merged946_41_to_stencil_3_stencil_3_ld60_merged978_25_cache stencil_3_stencil_320_merged946_41_to_stencil_3_stencil_3_ld60_merged978_25;
  stencil_3_stencil_320_merged946_42_to_stencil_3_stencil_3_ld60_merged978_26_cache stencil_3_stencil_320_merged946_42_to_stencil_3_stencil_3_ld60_merged978_26;
  stencil_3_stencil_320_merged946_43_to_stencil_3_stencil_3_ld60_merged978_27_cache stencil_3_stencil_320_merged946_43_to_stencil_3_stencil_3_ld60_merged978_27;
  stencil_3_stencil_320_merged946_44_to_stencil_3_stencil_3_ld60_merged978_28_cache stencil_3_stencil_320_merged946_44_to_stencil_3_stencil_3_ld60_merged978_28;
  stencil_3_stencil_320_merged946_45_to_stencil_3_stencil_3_ld60_merged978_29_cache stencil_3_stencil_320_merged946_45_to_stencil_3_stencil_3_ld60_merged978_29;
  stencil_3_stencil_320_merged946_46_to_stencil_3_stencil_3_ld60_merged978_30_cache stencil_3_stencil_320_merged946_46_to_stencil_3_stencil_3_ld60_merged978_30;
  stencil_3_stencil_320_merged946_47_to_stencil_3_stencil_3_ld60_merged978_31_cache stencil_3_stencil_320_merged946_47_to_stencil_3_stencil_3_ld60_merged978_31;
};



inline void stencil_3_stencil_320_merged946_32_write(hw_uint<32> & stencil_3_stencil_320_merged946_32, stencil_3_cache& stencil_3, int root, int stencil_319, int stencil_320, int dynamic_address) {
  stencil_3.stencil_3_stencil_320_merged946_32_to_stencil_3_stencil_3_ld60_merged978_16.push(stencil_3_stencil_320_merged946_32);
}

inline void stencil_3_stencil_320_merged946_33_write(hw_uint<32> & stencil_3_stencil_320_merged946_33, stencil_3_cache& stencil_3, int root, int stencil_319, int stencil_320, int dynamic_address) {
  stencil_3.stencil_3_stencil_320_merged946_33_to_stencil_3_stencil_3_ld60_merged978_17.push(stencil_3_stencil_320_merged946_33);
}

inline void stencil_3_stencil_320_merged946_34_write(hw_uint<32> & stencil_3_stencil_320_merged946_34, stencil_3_cache& stencil_3, int root, int stencil_319, int stencil_320, int dynamic_address) {
  stencil_3.stencil_3_stencil_320_merged946_34_to_stencil_3_stencil_3_ld60_merged978_18.push(stencil_3_stencil_320_merged946_34);
}

inline void stencil_3_stencil_320_merged946_35_write(hw_uint<32> & stencil_3_stencil_320_merged946_35, stencil_3_cache& stencil_3, int root, int stencil_319, int stencil_320, int dynamic_address) {
  stencil_3.stencil_3_stencil_320_merged946_35_to_stencil_3_stencil_3_ld60_merged978_19.push(stencil_3_stencil_320_merged946_35);
}

inline void stencil_3_stencil_320_merged946_36_write(hw_uint<32> & stencil_3_stencil_320_merged946_36, stencil_3_cache& stencil_3, int root, int stencil_319, int stencil_320, int dynamic_address) {
  stencil_3.stencil_3_stencil_320_merged946_36_to_stencil_3_stencil_3_ld60_merged978_20.push(stencil_3_stencil_320_merged946_36);
}

inline void stencil_3_stencil_320_merged946_37_write(hw_uint<32> & stencil_3_stencil_320_merged946_37, stencil_3_cache& stencil_3, int root, int stencil_319, int stencil_320, int dynamic_address) {
  stencil_3.stencil_3_stencil_320_merged946_37_to_stencil_3_stencil_3_ld60_merged978_21.push(stencil_3_stencil_320_merged946_37);
}

inline void stencil_3_stencil_320_merged946_38_write(hw_uint<32> & stencil_3_stencil_320_merged946_38, stencil_3_cache& stencil_3, int root, int stencil_319, int stencil_320, int dynamic_address) {
  stencil_3.stencil_3_stencil_320_merged946_38_to_stencil_3_stencil_3_ld60_merged978_22.push(stencil_3_stencil_320_merged946_38);
}

inline void stencil_3_stencil_320_merged946_39_write(hw_uint<32> & stencil_3_stencil_320_merged946_39, stencil_3_cache& stencil_3, int root, int stencil_319, int stencil_320, int dynamic_address) {
  stencil_3.stencil_3_stencil_320_merged946_39_to_stencil_3_stencil_3_ld60_merged978_23.push(stencil_3_stencil_320_merged946_39);
}

inline void stencil_3_stencil_320_merged946_40_write(hw_uint<32> & stencil_3_stencil_320_merged946_40, stencil_3_cache& stencil_3, int root, int stencil_319, int stencil_320, int dynamic_address) {
  stencil_3.stencil_3_stencil_320_merged946_40_to_stencil_3_stencil_3_ld60_merged978_24.push(stencil_3_stencil_320_merged946_40);
}

inline void stencil_3_stencil_320_merged946_41_write(hw_uint<32> & stencil_3_stencil_320_merged946_41, stencil_3_cache& stencil_3, int root, int stencil_319, int stencil_320, int dynamic_address) {
  stencil_3.stencil_3_stencil_320_merged946_41_to_stencil_3_stencil_3_ld60_merged978_25.push(stencil_3_stencil_320_merged946_41);
}

inline void stencil_3_stencil_320_merged946_42_write(hw_uint<32> & stencil_3_stencil_320_merged946_42, stencil_3_cache& stencil_3, int root, int stencil_319, int stencil_320, int dynamic_address) {
  stencil_3.stencil_3_stencil_320_merged946_42_to_stencil_3_stencil_3_ld60_merged978_26.push(stencil_3_stencil_320_merged946_42);
}

inline void stencil_3_stencil_320_merged946_43_write(hw_uint<32> & stencil_3_stencil_320_merged946_43, stencil_3_cache& stencil_3, int root, int stencil_319, int stencil_320, int dynamic_address) {
  stencil_3.stencil_3_stencil_320_merged946_43_to_stencil_3_stencil_3_ld60_merged978_27.push(stencil_3_stencil_320_merged946_43);
}

inline void stencil_3_stencil_320_merged946_44_write(hw_uint<32> & stencil_3_stencil_320_merged946_44, stencil_3_cache& stencil_3, int root, int stencil_319, int stencil_320, int dynamic_address) {
  stencil_3.stencil_3_stencil_320_merged946_44_to_stencil_3_stencil_3_ld60_merged978_28.push(stencil_3_stencil_320_merged946_44);
}

inline void stencil_3_stencil_320_merged946_45_write(hw_uint<32> & stencil_3_stencil_320_merged946_45, stencil_3_cache& stencil_3, int root, int stencil_319, int stencil_320, int dynamic_address) {
  stencil_3.stencil_3_stencil_320_merged946_45_to_stencil_3_stencil_3_ld60_merged978_29.push(stencil_3_stencil_320_merged946_45);
}

inline void stencil_3_stencil_320_merged946_46_write(hw_uint<32> & stencil_3_stencil_320_merged946_46, stencil_3_cache& stencil_3, int root, int stencil_319, int stencil_320, int dynamic_address) {
  stencil_3.stencil_3_stencil_320_merged946_46_to_stencil_3_stencil_3_ld60_merged978_30.push(stencil_3_stencil_320_merged946_46);
}

inline void stencil_3_stencil_320_merged946_47_write(hw_uint<32> & stencil_3_stencil_320_merged946_47, stencil_3_cache& stencil_3, int root, int stencil_319, int stencil_320, int dynamic_address) {
  stencil_3.stencil_3_stencil_320_merged946_47_to_stencil_3_stencil_3_ld60_merged978_31.push(stencil_3_stencil_320_merged946_47);
}

inline hw_uint<32>  stencil_3_stencil_3_ld60_merged978_16_select(stencil_3_cache& stencil_3, int root, int stencil_3_ld61, int stencil_3_ld60, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_stencil_3_ld60_merged978_16 read pattern: { stencil_3_ld60_merged978[root = 0, stencil_3_ld61, stencil_3_ld60] -> stencil_3[12 + 16stencil_3_ld60, -3 + stencil_3_ld61] : 0 <= stencil_3_ld61 <= 1085 and 0 <= stencil_3_ld60 <= 122 }
  // Read schedule : { stencil_3_ld60_merged978[root = 0, stencil_3_ld61, stencil_3_ld60] -> [2 + stencil_3_ld61, 1 + stencil_3_ld60, 2] : 0 <= stencil_3_ld61 <= 1085 and 0 <= stencil_3_ld60 <= 122 }
  // Write schedule: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  auto value_stencil_3_stencil_320_merged946_32 = stencil_3.stencil_3_stencil_320_merged946_32_to_stencil_3_stencil_3_ld60_merged978_16.peek(/* one reader or all rams */ 0);
  return value_stencil_3_stencil_320_merged946_32;
  return 0;
}

inline hw_uint<32>  stencil_3_stencil_3_ld60_merged978_17_select(stencil_3_cache& stencil_3, int root, int stencil_3_ld61, int stencil_3_ld60, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_stencil_3_ld60_merged978_17 read pattern: { stencil_3_ld60_merged978[root = 0, stencil_3_ld61, stencil_3_ld60] -> stencil_3[11 + 16stencil_3_ld60, -3 + stencil_3_ld61] : 0 <= stencil_3_ld61 <= 1085 and 0 <= stencil_3_ld60 <= 122 }
  // Read schedule : { stencil_3_ld60_merged978[root = 0, stencil_3_ld61, stencil_3_ld60] -> [2 + stencil_3_ld61, 1 + stencil_3_ld60, 2] : 0 <= stencil_3_ld61 <= 1085 and 0 <= stencil_3_ld60 <= 122 }
  // Write schedule: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  auto value_stencil_3_stencil_320_merged946_33 = stencil_3.stencil_3_stencil_320_merged946_33_to_stencil_3_stencil_3_ld60_merged978_17.peek(/* one reader or all rams */ 0);
  return value_stencil_3_stencil_320_merged946_33;
  return 0;
}

inline hw_uint<32>  stencil_3_stencil_3_ld60_merged978_18_select(stencil_3_cache& stencil_3, int root, int stencil_3_ld61, int stencil_3_ld60, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_stencil_3_ld60_merged978_18 read pattern: { stencil_3_ld60_merged978[root = 0, stencil_3_ld61, stencil_3_ld60] -> stencil_3[10 + 16stencil_3_ld60, -3 + stencil_3_ld61] : 0 <= stencil_3_ld61 <= 1085 and 0 <= stencil_3_ld60 <= 122 }
  // Read schedule : { stencil_3_ld60_merged978[root = 0, stencil_3_ld61, stencil_3_ld60] -> [2 + stencil_3_ld61, 1 + stencil_3_ld60, 2] : 0 <= stencil_3_ld61 <= 1085 and 0 <= stencil_3_ld60 <= 122 }
  // Write schedule: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  auto value_stencil_3_stencil_320_merged946_34 = stencil_3.stencil_3_stencil_320_merged946_34_to_stencil_3_stencil_3_ld60_merged978_18.peek(/* one reader or all rams */ 0);
  return value_stencil_3_stencil_320_merged946_34;
  return 0;
}

inline hw_uint<32>  stencil_3_stencil_3_ld60_merged978_19_select(stencil_3_cache& stencil_3, int root, int stencil_3_ld61, int stencil_3_ld60, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_stencil_3_ld60_merged978_19 read pattern: { stencil_3_ld60_merged978[root = 0, stencil_3_ld61, stencil_3_ld60] -> stencil_3[9 + 16stencil_3_ld60, -3 + stencil_3_ld61] : 0 <= stencil_3_ld61 <= 1085 and 0 <= stencil_3_ld60 <= 122 }
  // Read schedule : { stencil_3_ld60_merged978[root = 0, stencil_3_ld61, stencil_3_ld60] -> [2 + stencil_3_ld61, 1 + stencil_3_ld60, 2] : 0 <= stencil_3_ld61 <= 1085 and 0 <= stencil_3_ld60 <= 122 }
  // Write schedule: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  auto value_stencil_3_stencil_320_merged946_35 = stencil_3.stencil_3_stencil_320_merged946_35_to_stencil_3_stencil_3_ld60_merged978_19.peek(/* one reader or all rams */ 0);
  return value_stencil_3_stencil_320_merged946_35;
  return 0;
}

inline hw_uint<32>  stencil_3_stencil_3_ld60_merged978_20_select(stencil_3_cache& stencil_3, int root, int stencil_3_ld61, int stencil_3_ld60, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_stencil_3_ld60_merged978_20 read pattern: { stencil_3_ld60_merged978[root = 0, stencil_3_ld61, stencil_3_ld60] -> stencil_3[8 + 16stencil_3_ld60, -3 + stencil_3_ld61] : 0 <= stencil_3_ld61 <= 1085 and 0 <= stencil_3_ld60 <= 122 }
  // Read schedule : { stencil_3_ld60_merged978[root = 0, stencil_3_ld61, stencil_3_ld60] -> [2 + stencil_3_ld61, 1 + stencil_3_ld60, 2] : 0 <= stencil_3_ld61 <= 1085 and 0 <= stencil_3_ld60 <= 122 }
  // Write schedule: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  auto value_stencil_3_stencil_320_merged946_36 = stencil_3.stencil_3_stencil_320_merged946_36_to_stencil_3_stencil_3_ld60_merged978_20.peek(/* one reader or all rams */ 0);
  return value_stencil_3_stencil_320_merged946_36;
  return 0;
}

inline hw_uint<32>  stencil_3_stencil_3_ld60_merged978_21_select(stencil_3_cache& stencil_3, int root, int stencil_3_ld61, int stencil_3_ld60, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_stencil_3_ld60_merged978_21 read pattern: { stencil_3_ld60_merged978[root = 0, stencil_3_ld61, stencil_3_ld60] -> stencil_3[7 + 16stencil_3_ld60, -3 + stencil_3_ld61] : 0 <= stencil_3_ld61 <= 1085 and 0 <= stencil_3_ld60 <= 122 }
  // Read schedule : { stencil_3_ld60_merged978[root = 0, stencil_3_ld61, stencil_3_ld60] -> [2 + stencil_3_ld61, 1 + stencil_3_ld60, 2] : 0 <= stencil_3_ld61 <= 1085 and 0 <= stencil_3_ld60 <= 122 }
  // Write schedule: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  auto value_stencil_3_stencil_320_merged946_37 = stencil_3.stencil_3_stencil_320_merged946_37_to_stencil_3_stencil_3_ld60_merged978_21.peek(/* one reader or all rams */ 0);
  return value_stencil_3_stencil_320_merged946_37;
  return 0;
}

inline hw_uint<32>  stencil_3_stencil_3_ld60_merged978_22_select(stencil_3_cache& stencil_3, int root, int stencil_3_ld61, int stencil_3_ld60, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_stencil_3_ld60_merged978_22 read pattern: { stencil_3_ld60_merged978[root = 0, stencil_3_ld61, stencil_3_ld60] -> stencil_3[6 + 16stencil_3_ld60, -3 + stencil_3_ld61] : 0 <= stencil_3_ld61 <= 1085 and 0 <= stencil_3_ld60 <= 122 }
  // Read schedule : { stencil_3_ld60_merged978[root = 0, stencil_3_ld61, stencil_3_ld60] -> [2 + stencil_3_ld61, 1 + stencil_3_ld60, 2] : 0 <= stencil_3_ld61 <= 1085 and 0 <= stencil_3_ld60 <= 122 }
  // Write schedule: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  auto value_stencil_3_stencil_320_merged946_38 = stencil_3.stencil_3_stencil_320_merged946_38_to_stencil_3_stencil_3_ld60_merged978_22.peek(/* one reader or all rams */ 0);
  return value_stencil_3_stencil_320_merged946_38;
  return 0;
}

inline hw_uint<32>  stencil_3_stencil_3_ld60_merged978_23_select(stencil_3_cache& stencil_3, int root, int stencil_3_ld61, int stencil_3_ld60, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_stencil_3_ld60_merged978_23 read pattern: { stencil_3_ld60_merged978[root = 0, stencil_3_ld61, stencil_3_ld60] -> stencil_3[5 + 16stencil_3_ld60, -3 + stencil_3_ld61] : 0 <= stencil_3_ld61 <= 1085 and 0 <= stencil_3_ld60 <= 122 }
  // Read schedule : { stencil_3_ld60_merged978[root = 0, stencil_3_ld61, stencil_3_ld60] -> [2 + stencil_3_ld61, 1 + stencil_3_ld60, 2] : 0 <= stencil_3_ld61 <= 1085 and 0 <= stencil_3_ld60 <= 122 }
  // Write schedule: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  auto value_stencil_3_stencil_320_merged946_39 = stencil_3.stencil_3_stencil_320_merged946_39_to_stencil_3_stencil_3_ld60_merged978_23.peek(/* one reader or all rams */ 0);
  return value_stencil_3_stencil_320_merged946_39;
  return 0;
}

inline hw_uint<32>  stencil_3_stencil_3_ld60_merged978_24_select(stencil_3_cache& stencil_3, int root, int stencil_3_ld61, int stencil_3_ld60, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_stencil_3_ld60_merged978_24 read pattern: { stencil_3_ld60_merged978[root = 0, stencil_3_ld61, stencil_3_ld60] -> stencil_3[4 + 16stencil_3_ld60, -3 + stencil_3_ld61] : 0 <= stencil_3_ld61 <= 1085 and 0 <= stencil_3_ld60 <= 122 }
  // Read schedule : { stencil_3_ld60_merged978[root = 0, stencil_3_ld61, stencil_3_ld60] -> [2 + stencil_3_ld61, 1 + stencil_3_ld60, 2] : 0 <= stencil_3_ld61 <= 1085 and 0 <= stencil_3_ld60 <= 122 }
  // Write schedule: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  auto value_stencil_3_stencil_320_merged946_40 = stencil_3.stencil_3_stencil_320_merged946_40_to_stencil_3_stencil_3_ld60_merged978_24.peek(/* one reader or all rams */ 0);
  return value_stencil_3_stencil_320_merged946_40;
  return 0;
}

inline hw_uint<32>  stencil_3_stencil_3_ld60_merged978_25_select(stencil_3_cache& stencil_3, int root, int stencil_3_ld61, int stencil_3_ld60, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_stencil_3_ld60_merged978_25 read pattern: { stencil_3_ld60_merged978[root = 0, stencil_3_ld61, stencil_3_ld60] -> stencil_3[3 + 16stencil_3_ld60, -3 + stencil_3_ld61] : 0 <= stencil_3_ld61 <= 1085 and 0 <= stencil_3_ld60 <= 122 }
  // Read schedule : { stencil_3_ld60_merged978[root = 0, stencil_3_ld61, stencil_3_ld60] -> [2 + stencil_3_ld61, 1 + stencil_3_ld60, 2] : 0 <= stencil_3_ld61 <= 1085 and 0 <= stencil_3_ld60 <= 122 }
  // Write schedule: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  auto value_stencil_3_stencil_320_merged946_41 = stencil_3.stencil_3_stencil_320_merged946_41_to_stencil_3_stencil_3_ld60_merged978_25.peek(/* one reader or all rams */ 0);
  return value_stencil_3_stencil_320_merged946_41;
  return 0;
}

inline hw_uint<32>  stencil_3_stencil_3_ld60_merged978_26_select(stencil_3_cache& stencil_3, int root, int stencil_3_ld61, int stencil_3_ld60, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_stencil_3_ld60_merged978_26 read pattern: { stencil_3_ld60_merged978[root = 0, stencil_3_ld61, stencil_3_ld60] -> stencil_3[2 + 16stencil_3_ld60, -3 + stencil_3_ld61] : 0 <= stencil_3_ld61 <= 1085 and 0 <= stencil_3_ld60 <= 122 }
  // Read schedule : { stencil_3_ld60_merged978[root = 0, stencil_3_ld61, stencil_3_ld60] -> [2 + stencil_3_ld61, 1 + stencil_3_ld60, 2] : 0 <= stencil_3_ld61 <= 1085 and 0 <= stencil_3_ld60 <= 122 }
  // Write schedule: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  auto value_stencil_3_stencil_320_merged946_42 = stencil_3.stencil_3_stencil_320_merged946_42_to_stencil_3_stencil_3_ld60_merged978_26.peek(/* one reader or all rams */ 0);
  return value_stencil_3_stencil_320_merged946_42;
  return 0;
}

inline hw_uint<32>  stencil_3_stencil_3_ld60_merged978_27_select(stencil_3_cache& stencil_3, int root, int stencil_3_ld61, int stencil_3_ld60, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_stencil_3_ld60_merged978_27 read pattern: { stencil_3_ld60_merged978[root = 0, stencil_3_ld61, stencil_3_ld60] -> stencil_3[1 + 16stencil_3_ld60, -3 + stencil_3_ld61] : 0 <= stencil_3_ld61 <= 1085 and 0 <= stencil_3_ld60 <= 122 }
  // Read schedule : { stencil_3_ld60_merged978[root = 0, stencil_3_ld61, stencil_3_ld60] -> [2 + stencil_3_ld61, 1 + stencil_3_ld60, 2] : 0 <= stencil_3_ld61 <= 1085 and 0 <= stencil_3_ld60 <= 122 }
  // Write schedule: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  auto value_stencil_3_stencil_320_merged946_43 = stencil_3.stencil_3_stencil_320_merged946_43_to_stencil_3_stencil_3_ld60_merged978_27.peek(/* one reader or all rams */ 0);
  return value_stencil_3_stencil_320_merged946_43;
  return 0;
}

inline hw_uint<32>  stencil_3_stencil_3_ld60_merged978_28_select(stencil_3_cache& stencil_3, int root, int stencil_3_ld61, int stencil_3_ld60, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_stencil_3_ld60_merged978_28 read pattern: { stencil_3_ld60_merged978[root = 0, stencil_3_ld61, stencil_3_ld60] -> stencil_3[16stencil_3_ld60, -3 + stencil_3_ld61] : 0 <= stencil_3_ld61 <= 1085 and 0 <= stencil_3_ld60 <= 122 }
  // Read schedule : { stencil_3_ld60_merged978[root = 0, stencil_3_ld61, stencil_3_ld60] -> [2 + stencil_3_ld61, 1 + stencil_3_ld60, 2] : 0 <= stencil_3_ld61 <= 1085 and 0 <= stencil_3_ld60 <= 122 }
  // Write schedule: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  auto value_stencil_3_stencil_320_merged946_44 = stencil_3.stencil_3_stencil_320_merged946_44_to_stencil_3_stencil_3_ld60_merged978_28.peek(/* one reader or all rams */ 0);
  return value_stencil_3_stencil_320_merged946_44;
  return 0;
}

inline hw_uint<32>  stencil_3_stencil_3_ld60_merged978_29_select(stencil_3_cache& stencil_3, int root, int stencil_3_ld61, int stencil_3_ld60, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_stencil_3_ld60_merged978_29 read pattern: { stencil_3_ld60_merged978[root = 0, stencil_3_ld61, stencil_3_ld60] -> stencil_3[-1 + 16stencil_3_ld60, -3 + stencil_3_ld61] : 0 <= stencil_3_ld61 <= 1085 and 0 <= stencil_3_ld60 <= 122 }
  // Read schedule : { stencil_3_ld60_merged978[root = 0, stencil_3_ld61, stencil_3_ld60] -> [2 + stencil_3_ld61, 1 + stencil_3_ld60, 2] : 0 <= stencil_3_ld61 <= 1085 and 0 <= stencil_3_ld60 <= 122 }
  // Write schedule: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  auto value_stencil_3_stencil_320_merged946_45 = stencil_3.stencil_3_stencil_320_merged946_45_to_stencil_3_stencil_3_ld60_merged978_29.peek(/* one reader or all rams */ 0);
  return value_stencil_3_stencil_320_merged946_45;
  return 0;
}

inline hw_uint<32>  stencil_3_stencil_3_ld60_merged978_30_select(stencil_3_cache& stencil_3, int root, int stencil_3_ld61, int stencil_3_ld60, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_stencil_3_ld60_merged978_30 read pattern: { stencil_3_ld60_merged978[root = 0, stencil_3_ld61, stencil_3_ld60] -> stencil_3[-2 + 16stencil_3_ld60, -3 + stencil_3_ld61] : 0 <= stencil_3_ld61 <= 1085 and 0 <= stencil_3_ld60 <= 122 }
  // Read schedule : { stencil_3_ld60_merged978[root = 0, stencil_3_ld61, stencil_3_ld60] -> [2 + stencil_3_ld61, 1 + stencil_3_ld60, 2] : 0 <= stencil_3_ld61 <= 1085 and 0 <= stencil_3_ld60 <= 122 }
  // Write schedule: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  auto value_stencil_3_stencil_320_merged946_46 = stencil_3.stencil_3_stencil_320_merged946_46_to_stencil_3_stencil_3_ld60_merged978_30.peek(/* one reader or all rams */ 0);
  return value_stencil_3_stencil_320_merged946_46;
  return 0;
}

inline hw_uint<32>  stencil_3_stencil_3_ld60_merged978_31_select(stencil_3_cache& stencil_3, int root, int stencil_3_ld61, int stencil_3_ld60, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_stencil_3_ld60_merged978_31 read pattern: { stencil_3_ld60_merged978[root = 0, stencil_3_ld61, stencil_3_ld60] -> stencil_3[-3 + 16stencil_3_ld60, -3 + stencil_3_ld61] : 0 <= stencil_3_ld61 <= 1085 and 0 <= stencil_3_ld60 <= 122 }
  // Read schedule : { stencil_3_ld60_merged978[root = 0, stencil_3_ld61, stencil_3_ld60] -> [2 + stencil_3_ld61, 1 + stencil_3_ld60, 2] : 0 <= stencil_3_ld61 <= 1085 and 0 <= stencil_3_ld60 <= 122 }
  // Write schedule: { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
  auto value_stencil_3_stencil_320_merged946_47 = stencil_3.stencil_3_stencil_320_merged946_47_to_stencil_3_stencil_3_ld60_merged978_31.peek(/* one reader or all rams */ 0);
  return value_stencil_3_stencil_320_merged946_47;
  return 0;
}

// # of bundles = 2
// stencil_320_merged946_write
//	stencil_3_stencil_320_merged946_32
//	stencil_3_stencil_320_merged946_33
//	stencil_3_stencil_320_merged946_34
//	stencil_3_stencil_320_merged946_35
//	stencil_3_stencil_320_merged946_36
//	stencil_3_stencil_320_merged946_37
//	stencil_3_stencil_320_merged946_38
//	stencil_3_stencil_320_merged946_39
//	stencil_3_stencil_320_merged946_40
//	stencil_3_stencil_320_merged946_41
//	stencil_3_stencil_320_merged946_42
//	stencil_3_stencil_320_merged946_43
//	stencil_3_stencil_320_merged946_44
//	stencil_3_stencil_320_merged946_45
//	stencil_3_stencil_320_merged946_46
//	stencil_3_stencil_320_merged946_47
inline void stencil_3_stencil_320_merged946_write_bundle_write(hw_uint<512>& stencil_320_merged946_write, stencil_3_cache& stencil_3, int root, int stencil_319, int stencil_320, int dynamic_address) {
	hw_uint<32>  stencil_3_stencil_320_merged946_32_res = stencil_320_merged946_write.extract<0, 31>();
	stencil_3_stencil_320_merged946_32_write(stencil_3_stencil_320_merged946_32_res, stencil_3, root, stencil_319, stencil_320, dynamic_address);
	hw_uint<32>  stencil_3_stencil_320_merged946_33_res = stencil_320_merged946_write.extract<32, 63>();
	stencil_3_stencil_320_merged946_33_write(stencil_3_stencil_320_merged946_33_res, stencil_3, root, stencil_319, stencil_320, dynamic_address);
	hw_uint<32>  stencil_3_stencil_320_merged946_34_res = stencil_320_merged946_write.extract<64, 95>();
	stencil_3_stencil_320_merged946_34_write(stencil_3_stencil_320_merged946_34_res, stencil_3, root, stencil_319, stencil_320, dynamic_address);
	hw_uint<32>  stencil_3_stencil_320_merged946_35_res = stencil_320_merged946_write.extract<96, 127>();
	stencil_3_stencil_320_merged946_35_write(stencil_3_stencil_320_merged946_35_res, stencil_3, root, stencil_319, stencil_320, dynamic_address);
	hw_uint<32>  stencil_3_stencil_320_merged946_36_res = stencil_320_merged946_write.extract<128, 159>();
	stencil_3_stencil_320_merged946_36_write(stencil_3_stencil_320_merged946_36_res, stencil_3, root, stencil_319, stencil_320, dynamic_address);
	hw_uint<32>  stencil_3_stencil_320_merged946_37_res = stencil_320_merged946_write.extract<160, 191>();
	stencil_3_stencil_320_merged946_37_write(stencil_3_stencil_320_merged946_37_res, stencil_3, root, stencil_319, stencil_320, dynamic_address);
	hw_uint<32>  stencil_3_stencil_320_merged946_38_res = stencil_320_merged946_write.extract<192, 223>();
	stencil_3_stencil_320_merged946_38_write(stencil_3_stencil_320_merged946_38_res, stencil_3, root, stencil_319, stencil_320, dynamic_address);
	hw_uint<32>  stencil_3_stencil_320_merged946_39_res = stencil_320_merged946_write.extract<224, 255>();
	stencil_3_stencil_320_merged946_39_write(stencil_3_stencil_320_merged946_39_res, stencil_3, root, stencil_319, stencil_320, dynamic_address);
	hw_uint<32>  stencil_3_stencil_320_merged946_40_res = stencil_320_merged946_write.extract<256, 287>();
	stencil_3_stencil_320_merged946_40_write(stencil_3_stencil_320_merged946_40_res, stencil_3, root, stencil_319, stencil_320, dynamic_address);
	hw_uint<32>  stencil_3_stencil_320_merged946_41_res = stencil_320_merged946_write.extract<288, 319>();
	stencil_3_stencil_320_merged946_41_write(stencil_3_stencil_320_merged946_41_res, stencil_3, root, stencil_319, stencil_320, dynamic_address);
	hw_uint<32>  stencil_3_stencil_320_merged946_42_res = stencil_320_merged946_write.extract<320, 351>();
	stencil_3_stencil_320_merged946_42_write(stencil_3_stencil_320_merged946_42_res, stencil_3, root, stencil_319, stencil_320, dynamic_address);
	hw_uint<32>  stencil_3_stencil_320_merged946_43_res = stencil_320_merged946_write.extract<352, 383>();
	stencil_3_stencil_320_merged946_43_write(stencil_3_stencil_320_merged946_43_res, stencil_3, root, stencil_319, stencil_320, dynamic_address);
	hw_uint<32>  stencil_3_stencil_320_merged946_44_res = stencil_320_merged946_write.extract<384, 415>();
	stencil_3_stencil_320_merged946_44_write(stencil_3_stencil_320_merged946_44_res, stencil_3, root, stencil_319, stencil_320, dynamic_address);
	hw_uint<32>  stencil_3_stencil_320_merged946_45_res = stencil_320_merged946_write.extract<416, 447>();
	stencil_3_stencil_320_merged946_45_write(stencil_3_stencil_320_merged946_45_res, stencil_3, root, stencil_319, stencil_320, dynamic_address);
	hw_uint<32>  stencil_3_stencil_320_merged946_46_res = stencil_320_merged946_write.extract<448, 479>();
	stencil_3_stencil_320_merged946_46_write(stencil_3_stencil_320_merged946_46_res, stencil_3, root, stencil_319, stencil_320, dynamic_address);
	hw_uint<32>  stencil_3_stencil_320_merged946_47_res = stencil_320_merged946_write.extract<480, 511>();
	stencil_3_stencil_320_merged946_47_write(stencil_3_stencil_320_merged946_47_res, stencil_3, root, stencil_319, stencil_320, dynamic_address);
}

// stencil_3_ld60_merged978_read
//	stencil_3_stencil_3_ld60_merged978_16
//	stencil_3_stencil_3_ld60_merged978_17
//	stencil_3_stencil_3_ld60_merged978_18
//	stencil_3_stencil_3_ld60_merged978_19
//	stencil_3_stencil_3_ld60_merged978_20
//	stencil_3_stencil_3_ld60_merged978_21
//	stencil_3_stencil_3_ld60_merged978_22
//	stencil_3_stencil_3_ld60_merged978_23
//	stencil_3_stencil_3_ld60_merged978_24
//	stencil_3_stencil_3_ld60_merged978_25
//	stencil_3_stencil_3_ld60_merged978_26
//	stencil_3_stencil_3_ld60_merged978_27
//	stencil_3_stencil_3_ld60_merged978_28
//	stencil_3_stencil_3_ld60_merged978_29
//	stencil_3_stencil_3_ld60_merged978_30
//	stencil_3_stencil_3_ld60_merged978_31
inline hw_uint<512> stencil_3_stencil_3_ld60_merged978_read_bundle_read(stencil_3_cache& stencil_3, int root, int stencil_3_ld61, int stencil_3_ld60, int dynamic_address) {
  // # of ports in bundle: 16
    // stencil_3_stencil_3_ld60_merged978_16
    // stencil_3_stencil_3_ld60_merged978_17
    // stencil_3_stencil_3_ld60_merged978_18
    // stencil_3_stencil_3_ld60_merged978_19
    // stencil_3_stencil_3_ld60_merged978_20
    // stencil_3_stencil_3_ld60_merged978_21
    // stencil_3_stencil_3_ld60_merged978_22
    // stencil_3_stencil_3_ld60_merged978_23
    // stencil_3_stencil_3_ld60_merged978_24
    // stencil_3_stencil_3_ld60_merged978_25
    // stencil_3_stencil_3_ld60_merged978_26
    // stencil_3_stencil_3_ld60_merged978_27
    // stencil_3_stencil_3_ld60_merged978_28
    // stencil_3_stencil_3_ld60_merged978_29
    // stencil_3_stencil_3_ld60_merged978_30
    // stencil_3_stencil_3_ld60_merged978_31

	hw_uint<512> result;
	hw_uint<32>  stencil_3_stencil_3_ld60_merged978_16_res = stencil_3_stencil_3_ld60_merged978_16_select(stencil_3, root, stencil_3_ld61, stencil_3_ld60, dynamic_address);
	set_at<0, 512>(result, stencil_3_stencil_3_ld60_merged978_16_res);
	hw_uint<32>  stencil_3_stencil_3_ld60_merged978_17_res = stencil_3_stencil_3_ld60_merged978_17_select(stencil_3, root, stencil_3_ld61, stencil_3_ld60, dynamic_address);
	set_at<32, 512>(result, stencil_3_stencil_3_ld60_merged978_17_res);
	hw_uint<32>  stencil_3_stencil_3_ld60_merged978_18_res = stencil_3_stencil_3_ld60_merged978_18_select(stencil_3, root, stencil_3_ld61, stencil_3_ld60, dynamic_address);
	set_at<64, 512>(result, stencil_3_stencil_3_ld60_merged978_18_res);
	hw_uint<32>  stencil_3_stencil_3_ld60_merged978_19_res = stencil_3_stencil_3_ld60_merged978_19_select(stencil_3, root, stencil_3_ld61, stencil_3_ld60, dynamic_address);
	set_at<96, 512>(result, stencil_3_stencil_3_ld60_merged978_19_res);
	hw_uint<32>  stencil_3_stencil_3_ld60_merged978_20_res = stencil_3_stencil_3_ld60_merged978_20_select(stencil_3, root, stencil_3_ld61, stencil_3_ld60, dynamic_address);
	set_at<128, 512>(result, stencil_3_stencil_3_ld60_merged978_20_res);
	hw_uint<32>  stencil_3_stencil_3_ld60_merged978_21_res = stencil_3_stencil_3_ld60_merged978_21_select(stencil_3, root, stencil_3_ld61, stencil_3_ld60, dynamic_address);
	set_at<160, 512>(result, stencil_3_stencil_3_ld60_merged978_21_res);
	hw_uint<32>  stencil_3_stencil_3_ld60_merged978_22_res = stencil_3_stencil_3_ld60_merged978_22_select(stencil_3, root, stencil_3_ld61, stencil_3_ld60, dynamic_address);
	set_at<192, 512>(result, stencil_3_stencil_3_ld60_merged978_22_res);
	hw_uint<32>  stencil_3_stencil_3_ld60_merged978_23_res = stencil_3_stencil_3_ld60_merged978_23_select(stencil_3, root, stencil_3_ld61, stencil_3_ld60, dynamic_address);
	set_at<224, 512>(result, stencil_3_stencil_3_ld60_merged978_23_res);
	hw_uint<32>  stencil_3_stencil_3_ld60_merged978_24_res = stencil_3_stencil_3_ld60_merged978_24_select(stencil_3, root, stencil_3_ld61, stencil_3_ld60, dynamic_address);
	set_at<256, 512>(result, stencil_3_stencil_3_ld60_merged978_24_res);
	hw_uint<32>  stencil_3_stencil_3_ld60_merged978_25_res = stencil_3_stencil_3_ld60_merged978_25_select(stencil_3, root, stencil_3_ld61, stencil_3_ld60, dynamic_address);
	set_at<288, 512>(result, stencil_3_stencil_3_ld60_merged978_25_res);
	hw_uint<32>  stencil_3_stencil_3_ld60_merged978_26_res = stencil_3_stencil_3_ld60_merged978_26_select(stencil_3, root, stencil_3_ld61, stencil_3_ld60, dynamic_address);
	set_at<320, 512>(result, stencil_3_stencil_3_ld60_merged978_26_res);
	hw_uint<32>  stencil_3_stencil_3_ld60_merged978_27_res = stencil_3_stencil_3_ld60_merged978_27_select(stencil_3, root, stencil_3_ld61, stencil_3_ld60, dynamic_address);
	set_at<352, 512>(result, stencil_3_stencil_3_ld60_merged978_27_res);
	hw_uint<32>  stencil_3_stencil_3_ld60_merged978_28_res = stencil_3_stencil_3_ld60_merged978_28_select(stencil_3, root, stencil_3_ld61, stencil_3_ld60, dynamic_address);
	set_at<384, 512>(result, stencil_3_stencil_3_ld60_merged978_28_res);
	hw_uint<32>  stencil_3_stencil_3_ld60_merged978_29_res = stencil_3_stencil_3_ld60_merged978_29_select(stencil_3, root, stencil_3_ld61, stencil_3_ld60, dynamic_address);
	set_at<416, 512>(result, stencil_3_stencil_3_ld60_merged978_29_res);
	hw_uint<32>  stencil_3_stencil_3_ld60_merged978_30_res = stencil_3_stencil_3_ld60_merged978_30_select(stencil_3, root, stencil_3_ld61, stencil_3_ld60, dynamic_address);
	set_at<448, 512>(result, stencil_3_stencil_3_ld60_merged978_30_res);
	hw_uint<32>  stencil_3_stencil_3_ld60_merged978_31_res = stencil_3_stencil_3_ld60_merged978_31_select(stencil_3, root, stencil_3_ld61, stencil_3_ld60, dynamic_address);
	set_at<480, 512>(result, stencil_3_stencil_3_ld60_merged978_31_res);
	return result;
}

// Total re-use buffer capacity: 127488 bits


// Operation logic
inline void stencil_2_to_gp_555_ld88_merged970(HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */stencil_2_to_gp_555, stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, int root, int stencil_2_to_gp_555_ld89, int stencil_2_to_gp_555_ld88) {
  // Dynamic address computation

	// Consume: stencil_2_to_gp_555
	auto stencil_2_to_gp_555__lp__lp_16_m_stencil_2_to_gp_555_ld88__p__15_rp___p___m_4_rp__c_______lp_stencil_2_to_gp_555_ld89__p___m_4_rp__value = stencil_2_to_gp_555.read();
	auto compute_result = stencil_2_to_gp_555_ld88_cu969(stencil_2_to_gp_555__lp__lp_16_m_stencil_2_to_gp_555_ld88__p__15_rp___p___m_4_rp__c_______lp_stencil_2_to_gp_555_ld89__p___m_4_rp__value);
	// Produce: stencil_2_FIFO_buf87
	stencil_2_FIFO_buf87_stencil_2_to_gp_555_ld88_merged970_write_bundle_write(/* arg names */compute_result, stencil_2_FIFO_buf87, root, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stencil_320_merged946(stencil_2_FIFO_buf87_cache& stencil_2_FIFO_buf87, stencil_3_cache& stencil_3, int root, int stencil_319, int stencil_320) {
  // Dynamic address computation

	// Consume: stencil_2_FIFO_buf87
	auto stencil_2_FIFO_buf87__lp__lp_16_m_stencil_320__p__15_rp___p___m_3_rp___p___m_1_c_______lp_stencil_319__p___m_3_rp___p___m_1_value = stencil_2_FIFO_buf87_stencil_320_merged946_read_bundle_read(stencil_2_FIFO_buf87/* source_delay */, root, stencil_319, stencil_320, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_320_cu944(stencil_2_FIFO_buf87__lp__lp_16_m_stencil_320__p__15_rp___p___m_3_rp___p___m_1_c_______lp_stencil_319__p___m_3_rp___p___m_1_value);
	// Produce: stencil_3
	stencil_3_stencil_320_merged946_write_bundle_write(/* arg names */compute_result, stencil_3, root, stencil_319, stencil_320, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stencil_3_ld60_merged978(stencil_3_cache& stencil_3, HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */stencil_3_to_gp_659, int root, int stencil_3_ld61, int stencil_3_ld60) {
  // Dynamic address computation

	// Consume: stencil_3
	auto stencil_3__lp__lp_16_m_stencil_3_ld60__p__15_rp___p___m_3_rp__c_______lp_stencil_3_ld61__p___m_3_rp__value = stencil_3_stencil_3_ld60_merged978_read_bundle_read(stencil_3/* source_delay */, root, stencil_3_ld61, stencil_3_ld60, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_3_ld60_cu977(stencil_3__lp__lp_16_m_stencil_3_ld60__p__15_rp___p___m_3_rp__c_______lp_stencil_3_ld61__p___m_3_rp__value);
	// Produce: stencil_3_to_gp_659
	stencil_3_to_gp_659.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_2_to_gp_555_ld89_stencil_319_stencil_3_ld61_(HWStream<hw_uint<512> >& /* get_args num ports = 16 */stencil_2_to_gp_555, HWStream<hw_uint<512> >& /* no bundle get_args num ports = 16 */stencil_3_to_gp_659) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_2_to_gp_555_ld89_stencil_319_stencil_3_ld61__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_2_FIFO_buf87_cache stencil_2_FIFO_buf87;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_3_cache stencil_3;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__

#endif // __VIVADO_SYNTH__

// schedule: { stencil_3_ld60_merged978[root = 0, stencil_3_ld61, stencil_3_ld60] -> [2 + stencil_3_ld61, 1 + stencil_3_ld60, 2] : 0 <= stencil_3_ld61 <= 1085 and 0 <= stencil_3_ld60 <= 122; stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122; stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
//   { stencil_3_ld60_merged978[root = 0, stencil_3_ld61, stencil_3_ld60] -> [2 + stencil_3_ld61, 1 + stencil_3_ld60, 2] : 0 <= stencil_3_ld61 <= 1085 and 0 <= stencil_3_ld60 <= 122 }
// Condition for stencil_3_ld60_merged978(((-2 + i2 == 0) && (-2 + i0 >= 0) && (1087 - i0 >= 0) && (-1 + i1 >= 0) && (123 - i1 >= 0)))
//   { stencil_320_merged946[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1085 and 0 <= stencil_320 <= 122 }
// Condition for stencil_320_merged946(((-1 + i2 == 0) && (-2 + i0 >= 0) && (1087 - i0 >= 0) && (-1 + i1 >= 0) && (123 - i1 >= 0)))
//   { stencil_2_to_gp_555_ld88_merged970[root = 0, stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88] -> [stencil_2_to_gp_555_ld89, stencil_2_to_gp_555_ld88, 0] : 0 <= stencil_2_to_gp_555_ld89 <= 1087 and 0 <= stencil_2_to_gp_555_ld88 <= 123 }
// Condition for stencil_2_to_gp_555_ld88_merged970(((i2 == 0) && (i0 >= 0) && (1087 - i0 >= 0) && (i1 >= 0) && (123 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 1087; c0 += 1)
  for (int c1 = 0; c1 <= 123; c1 += 1) {
    stencil_2_to_gp_555_ld88_merged970(0, c0, c1);
    if (c0 >= 2 && c1 >= 1) {
      stencil_320_merged946(0, c0 - 2, c1 - 1);
      stencil_3_ld60_merged978(0, c0 - 2, c1 - 1);
    }
  }

  */
	for (int c0 = 0; c0 <= 1087; c0 += 1)
	  for (int c1 = 0; c1 <= 123; c1 += 1) {
	    stencil_2_to_gp_555_ld88_merged970(stencil_2_to_gp_555 /* buf name */, stencil_2_FIFO_buf87, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 1) {
	      stencil_320_merged946(stencil_2_FIFO_buf87 /* buf name */, stencil_3, 0, c0 - 2, c1 - 1);
	      stencil_3_ld60_merged978(stencil_3 /* buf name */, stencil_3_to_gp_659, 0, c0 - 2, c1 - 1);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_2_to_gp_555_ld89_stencil_319_stencil_3_ld61__wrapper(HWStream<hw_uint<512> >& /* get_args num ports = 16 */stencil_2_to_gp_555, HWStream<hw_uint<512> >& /* no bundle get_args num ports = 16 */stencil_3_to_gp_659, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_2_to_gp_555_ld89_stencil_319_stencil_3_ld61_(stencil_2_to_gp_555, stencil_3_to_gp_659);
  }
}
#include "hw_classes.h"

struct stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_192_merged_banks_9_cache {
	// RAM Box: {[12, 1948], [-3, 1082]}
	// Capacity: 248
	// # of read delays: 4
  // 0, 1, 124, 247
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 122> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 122> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_124() {
		return f4;
	}

	inline hw_uint<32>  peek_246() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_247() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_193_merged_banks_9_cache {
	// RAM Box: {[11, 1947], [-3, 1082]}
	// Capacity: 248
	// # of read delays: 4
  // 0, 1, 124, 247
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 122> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 122> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_124() {
		return f4;
	}

	inline hw_uint<32>  peek_246() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_247() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_194_merged_banks_9_cache {
	// RAM Box: {[10, 1946], [-3, 1082]}
	// Capacity: 248
	// # of read delays: 4
  // 0, 1, 124, 247
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 122> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 122> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_124() {
		return f4;
	}

	inline hw_uint<32>  peek_246() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_247() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_195_merged_banks_9_cache {
	// RAM Box: {[9, 1945], [-3, 1082]}
	// Capacity: 248
	// # of read delays: 4
  // 0, 1, 124, 247
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 122> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 122> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_124() {
		return f4;
	}

	inline hw_uint<32>  peek_246() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_247() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_196_merged_banks_9_cache {
	// RAM Box: {[8, 1944], [-3, 1082]}
	// Capacity: 248
	// # of read delays: 4
  // 0, 1, 124, 247
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 122> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 122> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_124() {
		return f4;
	}

	inline hw_uint<32>  peek_246() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_247() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_197_merged_banks_9_cache {
	// RAM Box: {[7, 1943], [-3, 1082]}
	// Capacity: 248
	// # of read delays: 4
  // 0, 1, 124, 247
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 122> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 122> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_124() {
		return f4;
	}

	inline hw_uint<32>  peek_246() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_247() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_198_merged_banks_9_cache {
	// RAM Box: {[6, 1942], [-3, 1082]}
	// Capacity: 248
	// # of read delays: 4
  // 0, 1, 124, 247
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 122> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 122> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_124() {
		return f4;
	}

	inline hw_uint<32>  peek_246() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_247() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_199_merged_banks_9_cache {
	// RAM Box: {[5, 1941], [-3, 1082]}
	// Capacity: 248
	// # of read delays: 4
  // 0, 1, 124, 247
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 122> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 122> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_124() {
		return f4;
	}

	inline hw_uint<32>  peek_246() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_247() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_200_merged_banks_9_cache {
	// RAM Box: {[4, 1940], [-3, 1082]}
	// Capacity: 248
	// # of read delays: 4
  // 0, 1, 124, 247
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 122> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 122> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_124() {
		return f4;
	}

	inline hw_uint<32>  peek_246() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_247() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_201_merged_banks_9_cache {
	// RAM Box: {[3, 1939], [-3, 1082]}
	// Capacity: 248
	// # of read delays: 4
  // 0, 1, 124, 247
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 122> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 122> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_124() {
		return f4;
	}

	inline hw_uint<32>  peek_246() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_247() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_202_merged_banks_9_cache {
	// RAM Box: {[2, 1938], [-3, 1082]}
	// Capacity: 248
	// # of read delays: 4
  // 0, 1, 124, 247
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 122> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 122> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_124() {
		return f4;
	}

	inline hw_uint<32>  peek_246() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_247() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_203_merged_banks_9_cache {
	// RAM Box: {[1, 1937], [-3, 1082]}
	// Capacity: 248
	// # of read delays: 4
  // 0, 1, 124, 247
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 122> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 122> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_124() {
		return f4;
	}

	inline hw_uint<32>  peek_246() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_247() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_204_merged_banks_9_cache {
	// RAM Box: {[0, 1936], [-3, 1082]}
	// Capacity: 248
	// # of read delays: 4
  // 0, 1, 124, 247
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 122> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 122> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_124() {
		return f4;
	}

	inline hw_uint<32>  peek_246() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_247() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_205_merged_banks_9_cache {
	// RAM Box: {[-1, 1935], [-3, 1082]}
	// Capacity: 248
	// # of read delays: 4
  // 0, 1, 124, 247
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 122> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 122> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_124() {
		return f4;
	}

	inline hw_uint<32>  peek_246() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_247() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_206_merged_banks_9_cache {
	// RAM Box: {[-2, 1950], [-3, 1082]}
	// Capacity: 248
	// # of read delays: 6
  // 0, 1, 123, 124, 246, 247
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 121> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 121> f7;
	hw_uint<32>  f8;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_123() {
		return f4;
	}

	inline hw_uint<32>  peek_124() {
		return f6;
	}

	inline hw_uint<32>  peek_245() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_246() {
		return f8;
	}

	inline hw_uint<32>  peek_247() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_207_merged_banks_9_cache {
	// RAM Box: {[-3, 1949], [-3, 1082]}
	// Capacity: 248
	// # of read delays: 6
  // 0, 1, 123, 124, 246, 247
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 121> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 121> f7;
	hw_uint<32>  f8;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_123() {
		return f4;
	}

	inline hw_uint<32>  peek_124() {
		return f6;
	}

	inline hw_uint<32>  peek_245() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_246() {
		return f8;
	}

	inline hw_uint<32>  peek_247() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_3_FIFO_buf91_cache {
  // # of banks: 16
  stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_192_merged_banks_9_cache stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_192_merged_banks_9;
  stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_193_merged_banks_9_cache stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_193_merged_banks_9;
  stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_194_merged_banks_9_cache stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_194_merged_banks_9;
  stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_195_merged_banks_9_cache stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_195_merged_banks_9;
  stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_196_merged_banks_9_cache stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_196_merged_banks_9;
  stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_197_merged_banks_9_cache stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_197_merged_banks_9;
  stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_198_merged_banks_9_cache stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_198_merged_banks_9;
  stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_199_merged_banks_9_cache stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_199_merged_banks_9;
  stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_200_merged_banks_9_cache stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_200_merged_banks_9;
  stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_201_merged_banks_9_cache stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_201_merged_banks_9;
  stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_202_merged_banks_9_cache stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_202_merged_banks_9;
  stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_203_merged_banks_9_cache stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_203_merged_banks_9;
  stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_204_merged_banks_9_cache stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_204_merged_banks_9;
  stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_205_merged_banks_9_cache stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_205_merged_banks_9;
  stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_206_merged_banks_9_cache stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_206_merged_banks_9;
  stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_207_merged_banks_9_cache stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_207_merged_banks_9;
};



inline void stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_192_write(hw_uint<32> & stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_192, stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_3_to_gp_659_ld93, int stencil_3_to_gp_659_ld92, int dynamic_address) {
  stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_192_merged_banks_9.push(stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_192);
}

inline void stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_193_write(hw_uint<32> & stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_193, stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_3_to_gp_659_ld93, int stencil_3_to_gp_659_ld92, int dynamic_address) {
  stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_193_merged_banks_9.push(stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_193);
}

inline void stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_194_write(hw_uint<32> & stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_194, stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_3_to_gp_659_ld93, int stencil_3_to_gp_659_ld92, int dynamic_address) {
  stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_194_merged_banks_9.push(stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_194);
}

inline void stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_195_write(hw_uint<32> & stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_195, stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_3_to_gp_659_ld93, int stencil_3_to_gp_659_ld92, int dynamic_address) {
  stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_195_merged_banks_9.push(stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_195);
}

inline void stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_196_write(hw_uint<32> & stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_196, stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_3_to_gp_659_ld93, int stencil_3_to_gp_659_ld92, int dynamic_address) {
  stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_196_merged_banks_9.push(stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_196);
}

inline void stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_197_write(hw_uint<32> & stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_197, stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_3_to_gp_659_ld93, int stencil_3_to_gp_659_ld92, int dynamic_address) {
  stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_197_merged_banks_9.push(stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_197);
}

inline void stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_198_write(hw_uint<32> & stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_198, stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_3_to_gp_659_ld93, int stencil_3_to_gp_659_ld92, int dynamic_address) {
  stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_198_merged_banks_9.push(stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_198);
}

inline void stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_199_write(hw_uint<32> & stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_199, stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_3_to_gp_659_ld93, int stencil_3_to_gp_659_ld92, int dynamic_address) {
  stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_199_merged_banks_9.push(stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_199);
}

inline void stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_200_write(hw_uint<32> & stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_200, stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_3_to_gp_659_ld93, int stencil_3_to_gp_659_ld92, int dynamic_address) {
  stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_200_merged_banks_9.push(stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_200);
}

inline void stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_201_write(hw_uint<32> & stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_201, stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_3_to_gp_659_ld93, int stencil_3_to_gp_659_ld92, int dynamic_address) {
  stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_201_merged_banks_9.push(stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_201);
}

inline void stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_202_write(hw_uint<32> & stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_202, stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_3_to_gp_659_ld93, int stencil_3_to_gp_659_ld92, int dynamic_address) {
  stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_202_merged_banks_9.push(stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_202);
}

inline void stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_203_write(hw_uint<32> & stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_203, stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_3_to_gp_659_ld93, int stencil_3_to_gp_659_ld92, int dynamic_address) {
  stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_203_merged_banks_9.push(stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_203);
}

inline void stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_204_write(hw_uint<32> & stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_204, stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_3_to_gp_659_ld93, int stencil_3_to_gp_659_ld92, int dynamic_address) {
  stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_204_merged_banks_9.push(stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_204);
}

inline void stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_205_write(hw_uint<32> & stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_205, stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_3_to_gp_659_ld93, int stencil_3_to_gp_659_ld92, int dynamic_address) {
  stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_205_merged_banks_9.push(stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_205);
}

inline void stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_206_write(hw_uint<32> & stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_206, stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_3_to_gp_659_ld93, int stencil_3_to_gp_659_ld92, int dynamic_address) {
  stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_206_merged_banks_9.push(stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_206);
}

inline void stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_207_write(hw_uint<32> & stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_207, stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_3_to_gp_659_ld93, int stencil_3_to_gp_659_ld92, int dynamic_address) {
  stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_207_merged_banks_9.push(stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_207);
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_100_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_100 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[9 + 16stencil_425, -2 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_195 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_195_merged_banks_9.peek_124();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_195;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_101_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_101 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[9 + 16stencil_425, -1 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_195 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_195_merged_banks_9.peek_1();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_195;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_102_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_102 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[6 + 16stencil_425, -3 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_198 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_198_merged_banks_9.peek_247();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_198;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_103_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_103 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[6 + 16stencil_425, -2 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_198 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_198_merged_banks_9.peek_124();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_198;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_104_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_104 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[6 + 16stencil_425, -1 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_198 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_198_merged_banks_9.peek_1();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_198;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_105_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_105 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[7 + 16stencil_425, -3 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_197 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_197_merged_banks_9.peek_247();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_197;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_106_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_106 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[7 + 16stencil_425, -2 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_197 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_197_merged_banks_9.peek_124();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_197;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_107_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_107 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[7 + 16stencil_425, -1 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_197 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_197_merged_banks_9.peek_1();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_197;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_108_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_108 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[8 + 16stencil_425, -3 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_196 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_196_merged_banks_9.peek_247();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_196;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_109_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_109 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[8 + 16stencil_425, -2 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_196 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_196_merged_banks_9.peek_124();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_196;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_110_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_110 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[8 + 16stencil_425, -1 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_196 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_196_merged_banks_9.peek_1();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_196;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_111_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_111 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[5 + 16stencil_425, -3 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_199 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_199_merged_banks_9.peek_247();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_199;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_112_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_112 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[5 + 16stencil_425, -2 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_199 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_199_merged_banks_9.peek_124();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_199;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_113_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_113 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[5 + 16stencil_425, -1 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_199 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_199_merged_banks_9.peek_1();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_199;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_114_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_114 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[6 + 16stencil_425, -3 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_198 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_198_merged_banks_9.peek_247();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_198;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_115_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_115 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[6 + 16stencil_425, -2 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_198 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_198_merged_banks_9.peek_124();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_198;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_116_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_116 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[6 + 16stencil_425, -1 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_198 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_198_merged_banks_9.peek_1();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_198;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_117_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_117 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[7 + 16stencil_425, -3 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_197 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_197_merged_banks_9.peek_247();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_197;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_118_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_118 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[7 + 16stencil_425, -2 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_197 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_197_merged_banks_9.peek_124();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_197;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_119_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_119 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[7 + 16stencil_425, -1 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_197 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_197_merged_banks_9.peek_1();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_197;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_120_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_120 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[4 + 16stencil_425, -3 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_200 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_200_merged_banks_9.peek_247();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_200;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_121_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_121 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[4 + 16stencil_425, -2 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_200 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_200_merged_banks_9.peek_124();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_200;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_122_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_122 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[4 + 16stencil_425, -1 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_200 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_200_merged_banks_9.peek_1();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_200;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_123_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_123 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[5 + 16stencil_425, -3 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_199 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_199_merged_banks_9.peek_247();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_199;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_124_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_124 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[5 + 16stencil_425, -2 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_199 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_199_merged_banks_9.peek_124();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_199;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_125_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_125 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[5 + 16stencil_425, -1 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_199 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_199_merged_banks_9.peek_1();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_199;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_126_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_126 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[6 + 16stencil_425, -3 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_198 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_198_merged_banks_9.peek_247();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_198;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_127_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_127 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[6 + 16stencil_425, -2 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_198 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_198_merged_banks_9.peek_124();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_198;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_128_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_128 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[6 + 16stencil_425, -1 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_198 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_198_merged_banks_9.peek_1();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_198;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_129_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_129 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[3 + 16stencil_425, -3 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_201 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_201_merged_banks_9.peek_247();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_201;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_130_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_130 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[3 + 16stencil_425, -2 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_201 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_201_merged_banks_9.peek_124();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_201;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_131_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_131 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[3 + 16stencil_425, -1 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_201 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_201_merged_banks_9.peek_1();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_201;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_132_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_132 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[4 + 16stencil_425, -3 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_200 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_200_merged_banks_9.peek_247();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_200;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_133_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_133 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[4 + 16stencil_425, -2 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_200 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_200_merged_banks_9.peek_124();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_200;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_134_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_134 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[4 + 16stencil_425, -1 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_200 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_200_merged_banks_9.peek_1();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_200;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_135_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_135 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[5 + 16stencil_425, -3 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_199 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_199_merged_banks_9.peek_247();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_199;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_136_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_136 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[5 + 16stencil_425, -2 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_199 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_199_merged_banks_9.peek_124();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_199;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_137_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_137 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[5 + 16stencil_425, -1 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_199 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_199_merged_banks_9.peek_1();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_199;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_138_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_138 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[2 + 16stencil_425, -3 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_202 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_202_merged_banks_9.peek_247();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_202;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_139_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_139 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[2 + 16stencil_425, -2 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_202 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_202_merged_banks_9.peek_124();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_202;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_140_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_140 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[2 + 16stencil_425, -1 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_202 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_202_merged_banks_9.peek_1();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_202;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_141_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_141 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[3 + 16stencil_425, -3 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_201 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_201_merged_banks_9.peek_247();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_201;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_142_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_142 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[3 + 16stencil_425, -2 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_201 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_201_merged_banks_9.peek_124();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_201;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_143_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_143 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[3 + 16stencil_425, -1 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_201 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_201_merged_banks_9.peek_1();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_201;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_144_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_144 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[4 + 16stencil_425, -3 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_200 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_200_merged_banks_9.peek_247();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_200;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_145_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_145 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[4 + 16stencil_425, -2 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_200 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_200_merged_banks_9.peek_124();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_200;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_146_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_146 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[4 + 16stencil_425, -1 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_200 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_200_merged_banks_9.peek_1();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_200;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_147_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_147 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[1 + 16stencil_425, -3 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_203 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_203_merged_banks_9.peek_247();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_203;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_148_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_148 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[1 + 16stencil_425, -2 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_203 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_203_merged_banks_9.peek_124();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_203;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_149_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_149 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[1 + 16stencil_425, -1 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_203 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_203_merged_banks_9.peek_1();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_203;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_150_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_150 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[2 + 16stencil_425, -3 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_202 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_202_merged_banks_9.peek_247();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_202;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_151_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_151 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[2 + 16stencil_425, -2 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_202 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_202_merged_banks_9.peek_124();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_202;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_152_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_152 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[2 + 16stencil_425, -1 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_202 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_202_merged_banks_9.peek_1();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_202;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_153_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_153 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[3 + 16stencil_425, -3 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_201 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_201_merged_banks_9.peek_247();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_201;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_154_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_154 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[3 + 16stencil_425, -2 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_201 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_201_merged_banks_9.peek_124();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_201;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_155_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_155 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[3 + 16stencil_425, -1 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_201 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_201_merged_banks_9.peek_1();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_201;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_156_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_156 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[16stencil_425, -3 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_204 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_204_merged_banks_9.peek_247();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_204;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_157_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_157 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[16stencil_425, -2 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_204 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_204_merged_banks_9.peek_124();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_204;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_158_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_158 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[16stencil_425, -1 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_204 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_204_merged_banks_9.peek_1();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_204;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_159_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_159 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[1 + 16stencil_425, -3 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_203 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_203_merged_banks_9.peek_247();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_203;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_160_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_160 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[1 + 16stencil_425, -2 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_203 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_203_merged_banks_9.peek_124();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_203;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_161_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_161 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[1 + 16stencil_425, -1 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_203 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_203_merged_banks_9.peek_1();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_203;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_162_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_162 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[2 + 16stencil_425, -3 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_202 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_202_merged_banks_9.peek_247();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_202;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_163_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_163 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[2 + 16stencil_425, -2 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_202 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_202_merged_banks_9.peek_124();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_202;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_164_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_164 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[2 + 16stencil_425, -1 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_202 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_202_merged_banks_9.peek_1();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_202;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_165_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_165 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[-1 + 16stencil_425, -3 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_205 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_205_merged_banks_9.peek_247();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_205;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_166_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_166 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[-1 + 16stencil_425, -2 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_205 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_205_merged_banks_9.peek_124();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_205;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_167_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_167 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[-1 + 16stencil_425, -1 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_205 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_205_merged_banks_9.peek_1();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_205;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_168_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_168 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[16stencil_425, -3 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_204 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_204_merged_banks_9.peek_247();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_204;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_169_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_169 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[16stencil_425, -2 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_204 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_204_merged_banks_9.peek_124();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_204;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_170_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_170 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[16stencil_425, -1 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_204 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_204_merged_banks_9.peek_1();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_204;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_171_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_171 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[1 + 16stencil_425, -3 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_203 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_203_merged_banks_9.peek_247();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_203;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_172_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_172 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[1 + 16stencil_425, -2 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_203 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_203_merged_banks_9.peek_124();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_203;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_173_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_173 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[1 + 16stencil_425, -1 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_203 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_203_merged_banks_9.peek_1();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_203;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_174_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_174 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[-2 + 16stencil_425, -3 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_206 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_206_merged_banks_9.peek_247();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_206;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_175_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_175 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[-2 + 16stencil_425, -2 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_206 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_206_merged_banks_9.peek_124();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_206;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_176_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_176 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[-2 + 16stencil_425, -1 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_206 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_206_merged_banks_9.peek_1();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_206;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_177_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_177 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[-1 + 16stencil_425, -3 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_205 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_205_merged_banks_9.peek_247();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_205;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_178_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_178 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[-1 + 16stencil_425, -2 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_205 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_205_merged_banks_9.peek_124();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_205;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_179_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_179 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[-1 + 16stencil_425, -1 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_205 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_205_merged_banks_9.peek_1();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_205;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_180_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_180 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[16stencil_425, -3 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_204 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_204_merged_banks_9.peek_247();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_204;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_181_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_181 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[16stencil_425, -2 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_204 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_204_merged_banks_9.peek_124();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_204;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_182_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_182 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[16stencil_425, -1 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_204 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_204_merged_banks_9.peek_1();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_204;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_183_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_183 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[-3 + 16stencil_425, -3 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_207 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_207_merged_banks_9.peek_247();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_207;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_184_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_184 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[-3 + 16stencil_425, -2 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_207 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_207_merged_banks_9.peek_124();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_207;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_185_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_185 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[-3 + 16stencil_425, -1 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_207 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_207_merged_banks_9.peek_1();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_207;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_186_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_186 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[-2 + 16stencil_425, -3 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_206 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_206_merged_banks_9.peek_247();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_206;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_187_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_187 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[-2 + 16stencil_425, -2 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_206 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_206_merged_banks_9.peek_124();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_206;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_188_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_188 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[-2 + 16stencil_425, -1 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_206 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_206_merged_banks_9.peek_1();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_206;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_189_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_189 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[-1 + 16stencil_425, -3 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_205 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_205_merged_banks_9.peek_247();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_205;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_190_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_190 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[-1 + 16stencil_425, -2 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_205 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_205_merged_banks_9.peek_124();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_205;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_191_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_191 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[-1 + 16stencil_425, -1 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_205 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_205_merged_banks_9.peek_1();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_205;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_48_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_48 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[12 + 16stencil_425, -3 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_192 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_192_merged_banks_9.peek_247();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_192;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_49_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_49 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[12 + 16stencil_425, -2 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_192 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_192_merged_banks_9.peek_124();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_192;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_50_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_50 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[12 + 16stencil_425, -1 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_192 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_192_merged_banks_9.peek_1();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_192;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_51_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_51 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[13 + 16stencil_425, -3 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_207 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_207_merged_banks_9.peek_246();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_207;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_52_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_52 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[13 + 16stencil_425, -2 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_207 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_207_merged_banks_9.peek_123();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_207;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_53_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_53 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[13 + 16stencil_425, -1 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_207 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_207_merged_banks_9.peek_0();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_207;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_54_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_54 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[14 + 16stencil_425, -3 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_206 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_206_merged_banks_9.peek_246();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_206;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_55_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_55 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[14 + 16stencil_425, -2 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_206 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_206_merged_banks_9.peek_123();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_206;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_56_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_56 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[14 + 16stencil_425, -1 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_206 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_206_merged_banks_9.peek_0();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_206;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_57_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_57 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[11 + 16stencil_425, -3 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_193 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_193_merged_banks_9.peek_247();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_193;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_58_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_58 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[11 + 16stencil_425, -2 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_193 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_193_merged_banks_9.peek_124();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_193;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_59_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_59 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[11 + 16stencil_425, -1 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_193 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_193_merged_banks_9.peek_1();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_193;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_60_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_60 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[12 + 16stencil_425, -3 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_192 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_192_merged_banks_9.peek_247();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_192;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_61_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_61 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[12 + 16stencil_425, -2 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_192 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_192_merged_banks_9.peek_124();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_192;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_62_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_62 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[12 + 16stencil_425, -1 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_192 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_192_merged_banks_9.peek_1();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_192;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_63_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_63 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[13 + 16stencil_425, -3 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_207 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_207_merged_banks_9.peek_246();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_207;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_64_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_64 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[13 + 16stencil_425, -2 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_207 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_207_merged_banks_9.peek_123();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_207;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_65_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_65 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[13 + 16stencil_425, -1 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_207 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_207_merged_banks_9.peek_0();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_207;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_66_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_66 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[10 + 16stencil_425, -3 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_194 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_194_merged_banks_9.peek_247();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_194;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_67_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_67 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[10 + 16stencil_425, -2 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_194 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_194_merged_banks_9.peek_124();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_194;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_68_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_68 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[10 + 16stencil_425, -1 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_194 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_194_merged_banks_9.peek_1();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_194;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_69_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_69 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[11 + 16stencil_425, -3 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_193 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_193_merged_banks_9.peek_247();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_193;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_70_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_70 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[11 + 16stencil_425, -2 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_193 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_193_merged_banks_9.peek_124();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_193;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_71_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_71 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[11 + 16stencil_425, -1 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_193 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_193_merged_banks_9.peek_1();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_193;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_72_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_72 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[12 + 16stencil_425, -3 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_192 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_192_merged_banks_9.peek_247();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_192;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_73_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_73 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[12 + 16stencil_425, -2 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_192 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_192_merged_banks_9.peek_124();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_192;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_74_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_74 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[12 + 16stencil_425, -1 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_192 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_192_merged_banks_9.peek_1();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_192;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_75_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_75 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[9 + 16stencil_425, -3 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_195 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_195_merged_banks_9.peek_247();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_195;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_76_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_76 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[9 + 16stencil_425, -2 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_195 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_195_merged_banks_9.peek_124();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_195;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_77_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_77 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[9 + 16stencil_425, -1 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_195 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_195_merged_banks_9.peek_1();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_195;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_78_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_78 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[10 + 16stencil_425, -3 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_194 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_194_merged_banks_9.peek_247();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_194;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_79_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_79 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[10 + 16stencil_425, -2 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_194 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_194_merged_banks_9.peek_124();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_194;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_80_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_80 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[10 + 16stencil_425, -1 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_194 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_194_merged_banks_9.peek_1();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_194;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_81_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_81 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[11 + 16stencil_425, -3 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_193 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_193_merged_banks_9.peek_247();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_193;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_82_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_82 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[11 + 16stencil_425, -2 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_193 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_193_merged_banks_9.peek_124();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_193;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_83_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_83 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[11 + 16stencil_425, -1 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_193 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_193_merged_banks_9.peek_1();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_193;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_84_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_84 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[8 + 16stencil_425, -3 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_196 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_196_merged_banks_9.peek_247();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_196;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_85_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_85 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[8 + 16stencil_425, -2 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_196 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_196_merged_banks_9.peek_124();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_196;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_86_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_86 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[8 + 16stencil_425, -1 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_196 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_196_merged_banks_9.peek_1();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_196;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_87_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_87 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[9 + 16stencil_425, -3 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_195 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_195_merged_banks_9.peek_247();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_195;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_88_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_88 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[9 + 16stencil_425, -2 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_195 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_195_merged_banks_9.peek_124();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_195;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_89_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_89 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[9 + 16stencil_425, -1 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_195 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_195_merged_banks_9.peek_1();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_195;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_90_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_90 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[10 + 16stencil_425, -3 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_194 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_194_merged_banks_9.peek_247();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_194;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_91_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_91 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[10 + 16stencil_425, -2 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_194 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_194_merged_banks_9.peek_124();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_194;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_92_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_92 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[10 + 16stencil_425, -1 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_194 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_194_merged_banks_9.peek_1();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_194;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_93_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_93 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[7 + 16stencil_425, -3 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_197 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_197_merged_banks_9.peek_247();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_197;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_94_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_94 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[7 + 16stencil_425, -2 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_197 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_197_merged_banks_9.peek_124();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_197;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_95_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_95 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[7 + 16stencil_425, -1 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_197 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_197_merged_banks_9.peek_1();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_197;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_96_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_96 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[8 + 16stencil_425, -3 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_196 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_196_merged_banks_9.peek_247();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_196;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_97_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_97 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[8 + 16stencil_425, -2 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_196 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_196_merged_banks_9.peek_124();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_196;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_98_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_98 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[8 + 16stencil_425, -1 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_196 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_196_merged_banks_9.peek_1();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_196;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_99_select(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf91_stencil_425_merged949_99 read pattern: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> stencil_3_FIFO_buf91[9 + 16stencil_425, -3 + stencil_424] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Read schedule : { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  // Write schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
  auto value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_195 = stencil_3_FIFO_buf91.stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_195_merged_banks_9.peek_247();
  return value_stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_195;
  return 0;
}

// # of bundles = 2
// stencil_3_to_gp_659_ld92_merged982_write
//	stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_192
//	stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_193
//	stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_194
//	stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_195
//	stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_196
//	stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_197
//	stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_198
//	stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_199
//	stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_200
//	stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_201
//	stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_202
//	stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_203
//	stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_204
//	stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_205
//	stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_206
//	stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_207
inline void stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_write_bundle_write(hw_uint<512>& stencil_3_to_gp_659_ld92_merged982_write, stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_3_to_gp_659_ld93, int stencil_3_to_gp_659_ld92, int dynamic_address) {
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_192_res = stencil_3_to_gp_659_ld92_merged982_write.extract<0, 31>();
	stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_192_write(stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_192_res, stencil_3_FIFO_buf91, root, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, dynamic_address);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_193_res = stencil_3_to_gp_659_ld92_merged982_write.extract<32, 63>();
	stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_193_write(stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_193_res, stencil_3_FIFO_buf91, root, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, dynamic_address);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_194_res = stencil_3_to_gp_659_ld92_merged982_write.extract<64, 95>();
	stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_194_write(stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_194_res, stencil_3_FIFO_buf91, root, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, dynamic_address);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_195_res = stencil_3_to_gp_659_ld92_merged982_write.extract<96, 127>();
	stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_195_write(stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_195_res, stencil_3_FIFO_buf91, root, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, dynamic_address);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_196_res = stencil_3_to_gp_659_ld92_merged982_write.extract<128, 159>();
	stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_196_write(stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_196_res, stencil_3_FIFO_buf91, root, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, dynamic_address);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_197_res = stencil_3_to_gp_659_ld92_merged982_write.extract<160, 191>();
	stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_197_write(stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_197_res, stencil_3_FIFO_buf91, root, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, dynamic_address);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_198_res = stencil_3_to_gp_659_ld92_merged982_write.extract<192, 223>();
	stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_198_write(stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_198_res, stencil_3_FIFO_buf91, root, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, dynamic_address);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_199_res = stencil_3_to_gp_659_ld92_merged982_write.extract<224, 255>();
	stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_199_write(stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_199_res, stencil_3_FIFO_buf91, root, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, dynamic_address);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_200_res = stencil_3_to_gp_659_ld92_merged982_write.extract<256, 287>();
	stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_200_write(stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_200_res, stencil_3_FIFO_buf91, root, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, dynamic_address);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_201_res = stencil_3_to_gp_659_ld92_merged982_write.extract<288, 319>();
	stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_201_write(stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_201_res, stencil_3_FIFO_buf91, root, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, dynamic_address);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_202_res = stencil_3_to_gp_659_ld92_merged982_write.extract<320, 351>();
	stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_202_write(stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_202_res, stencil_3_FIFO_buf91, root, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, dynamic_address);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_203_res = stencil_3_to_gp_659_ld92_merged982_write.extract<352, 383>();
	stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_203_write(stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_203_res, stencil_3_FIFO_buf91, root, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, dynamic_address);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_204_res = stencil_3_to_gp_659_ld92_merged982_write.extract<384, 415>();
	stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_204_write(stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_204_res, stencil_3_FIFO_buf91, root, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, dynamic_address);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_205_res = stencil_3_to_gp_659_ld92_merged982_write.extract<416, 447>();
	stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_205_write(stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_205_res, stencil_3_FIFO_buf91, root, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, dynamic_address);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_206_res = stencil_3_to_gp_659_ld92_merged982_write.extract<448, 479>();
	stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_206_write(stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_206_res, stencil_3_FIFO_buf91, root, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, dynamic_address);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_207_res = stencil_3_to_gp_659_ld92_merged982_write.extract<480, 511>();
	stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_207_write(stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_207_res, stencil_3_FIFO_buf91, root, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, dynamic_address);
}

// stencil_425_merged949_read
//	stencil_3_FIFO_buf91_stencil_425_merged949_48
//	stencil_3_FIFO_buf91_stencil_425_merged949_49
//	stencil_3_FIFO_buf91_stencil_425_merged949_50
//	stencil_3_FIFO_buf91_stencil_425_merged949_51
//	stencil_3_FIFO_buf91_stencil_425_merged949_52
//	stencil_3_FIFO_buf91_stencil_425_merged949_53
//	stencil_3_FIFO_buf91_stencil_425_merged949_54
//	stencil_3_FIFO_buf91_stencil_425_merged949_55
//	stencil_3_FIFO_buf91_stencil_425_merged949_56
//	stencil_3_FIFO_buf91_stencil_425_merged949_57
//	stencil_3_FIFO_buf91_stencil_425_merged949_58
//	stencil_3_FIFO_buf91_stencil_425_merged949_59
//	stencil_3_FIFO_buf91_stencil_425_merged949_60
//	stencil_3_FIFO_buf91_stencil_425_merged949_61
//	stencil_3_FIFO_buf91_stencil_425_merged949_62
//	stencil_3_FIFO_buf91_stencil_425_merged949_63
//	stencil_3_FIFO_buf91_stencil_425_merged949_64
//	stencil_3_FIFO_buf91_stencil_425_merged949_65
//	stencil_3_FIFO_buf91_stencil_425_merged949_66
//	stencil_3_FIFO_buf91_stencil_425_merged949_67
//	stencil_3_FIFO_buf91_stencil_425_merged949_68
//	stencil_3_FIFO_buf91_stencil_425_merged949_69
//	stencil_3_FIFO_buf91_stencil_425_merged949_70
//	stencil_3_FIFO_buf91_stencil_425_merged949_71
//	stencil_3_FIFO_buf91_stencil_425_merged949_72
//	stencil_3_FIFO_buf91_stencil_425_merged949_73
//	stencil_3_FIFO_buf91_stencil_425_merged949_74
//	stencil_3_FIFO_buf91_stencil_425_merged949_75
//	stencil_3_FIFO_buf91_stencil_425_merged949_76
//	stencil_3_FIFO_buf91_stencil_425_merged949_77
//	stencil_3_FIFO_buf91_stencil_425_merged949_78
//	stencil_3_FIFO_buf91_stencil_425_merged949_79
//	stencil_3_FIFO_buf91_stencil_425_merged949_80
//	stencil_3_FIFO_buf91_stencil_425_merged949_81
//	stencil_3_FIFO_buf91_stencil_425_merged949_82
//	stencil_3_FIFO_buf91_stencil_425_merged949_83
//	stencil_3_FIFO_buf91_stencil_425_merged949_84
//	stencil_3_FIFO_buf91_stencil_425_merged949_85
//	stencil_3_FIFO_buf91_stencil_425_merged949_86
//	stencil_3_FIFO_buf91_stencil_425_merged949_87
//	stencil_3_FIFO_buf91_stencil_425_merged949_88
//	stencil_3_FIFO_buf91_stencil_425_merged949_89
//	stencil_3_FIFO_buf91_stencil_425_merged949_90
//	stencil_3_FIFO_buf91_stencil_425_merged949_91
//	stencil_3_FIFO_buf91_stencil_425_merged949_92
//	stencil_3_FIFO_buf91_stencil_425_merged949_93
//	stencil_3_FIFO_buf91_stencil_425_merged949_94
//	stencil_3_FIFO_buf91_stencil_425_merged949_95
//	stencil_3_FIFO_buf91_stencil_425_merged949_96
//	stencil_3_FIFO_buf91_stencil_425_merged949_97
//	stencil_3_FIFO_buf91_stencil_425_merged949_98
//	stencil_3_FIFO_buf91_stencil_425_merged949_99
//	stencil_3_FIFO_buf91_stencil_425_merged949_100
//	stencil_3_FIFO_buf91_stencil_425_merged949_101
//	stencil_3_FIFO_buf91_stencil_425_merged949_102
//	stencil_3_FIFO_buf91_stencil_425_merged949_103
//	stencil_3_FIFO_buf91_stencil_425_merged949_104
//	stencil_3_FIFO_buf91_stencil_425_merged949_105
//	stencil_3_FIFO_buf91_stencil_425_merged949_106
//	stencil_3_FIFO_buf91_stencil_425_merged949_107
//	stencil_3_FIFO_buf91_stencil_425_merged949_108
//	stencil_3_FIFO_buf91_stencil_425_merged949_109
//	stencil_3_FIFO_buf91_stencil_425_merged949_110
//	stencil_3_FIFO_buf91_stencil_425_merged949_111
//	stencil_3_FIFO_buf91_stencil_425_merged949_112
//	stencil_3_FIFO_buf91_stencil_425_merged949_113
//	stencil_3_FIFO_buf91_stencil_425_merged949_114
//	stencil_3_FIFO_buf91_stencil_425_merged949_115
//	stencil_3_FIFO_buf91_stencil_425_merged949_116
//	stencil_3_FIFO_buf91_stencil_425_merged949_117
//	stencil_3_FIFO_buf91_stencil_425_merged949_118
//	stencil_3_FIFO_buf91_stencil_425_merged949_119
//	stencil_3_FIFO_buf91_stencil_425_merged949_120
//	stencil_3_FIFO_buf91_stencil_425_merged949_121
//	stencil_3_FIFO_buf91_stencil_425_merged949_122
//	stencil_3_FIFO_buf91_stencil_425_merged949_123
//	stencil_3_FIFO_buf91_stencil_425_merged949_124
//	stencil_3_FIFO_buf91_stencil_425_merged949_125
//	stencil_3_FIFO_buf91_stencil_425_merged949_126
//	stencil_3_FIFO_buf91_stencil_425_merged949_127
//	stencil_3_FIFO_buf91_stencil_425_merged949_128
//	stencil_3_FIFO_buf91_stencil_425_merged949_129
//	stencil_3_FIFO_buf91_stencil_425_merged949_130
//	stencil_3_FIFO_buf91_stencil_425_merged949_131
//	stencil_3_FIFO_buf91_stencil_425_merged949_132
//	stencil_3_FIFO_buf91_stencil_425_merged949_133
//	stencil_3_FIFO_buf91_stencil_425_merged949_134
//	stencil_3_FIFO_buf91_stencil_425_merged949_135
//	stencil_3_FIFO_buf91_stencil_425_merged949_136
//	stencil_3_FIFO_buf91_stencil_425_merged949_137
//	stencil_3_FIFO_buf91_stencil_425_merged949_138
//	stencil_3_FIFO_buf91_stencil_425_merged949_139
//	stencil_3_FIFO_buf91_stencil_425_merged949_140
//	stencil_3_FIFO_buf91_stencil_425_merged949_141
//	stencil_3_FIFO_buf91_stencil_425_merged949_142
//	stencil_3_FIFO_buf91_stencil_425_merged949_143
//	stencil_3_FIFO_buf91_stencil_425_merged949_144
//	stencil_3_FIFO_buf91_stencil_425_merged949_145
//	stencil_3_FIFO_buf91_stencil_425_merged949_146
//	stencil_3_FIFO_buf91_stencil_425_merged949_147
//	stencil_3_FIFO_buf91_stencil_425_merged949_148
//	stencil_3_FIFO_buf91_stencil_425_merged949_149
//	stencil_3_FIFO_buf91_stencil_425_merged949_150
//	stencil_3_FIFO_buf91_stencil_425_merged949_151
//	stencil_3_FIFO_buf91_stencil_425_merged949_152
//	stencil_3_FIFO_buf91_stencil_425_merged949_153
//	stencil_3_FIFO_buf91_stencil_425_merged949_154
//	stencil_3_FIFO_buf91_stencil_425_merged949_155
//	stencil_3_FIFO_buf91_stencil_425_merged949_156
//	stencil_3_FIFO_buf91_stencil_425_merged949_157
//	stencil_3_FIFO_buf91_stencil_425_merged949_158
//	stencil_3_FIFO_buf91_stencil_425_merged949_159
//	stencil_3_FIFO_buf91_stencil_425_merged949_160
//	stencil_3_FIFO_buf91_stencil_425_merged949_161
//	stencil_3_FIFO_buf91_stencil_425_merged949_162
//	stencil_3_FIFO_buf91_stencil_425_merged949_163
//	stencil_3_FIFO_buf91_stencil_425_merged949_164
//	stencil_3_FIFO_buf91_stencil_425_merged949_165
//	stencil_3_FIFO_buf91_stencil_425_merged949_166
//	stencil_3_FIFO_buf91_stencil_425_merged949_167
//	stencil_3_FIFO_buf91_stencil_425_merged949_168
//	stencil_3_FIFO_buf91_stencil_425_merged949_169
//	stencil_3_FIFO_buf91_stencil_425_merged949_170
//	stencil_3_FIFO_buf91_stencil_425_merged949_171
//	stencil_3_FIFO_buf91_stencil_425_merged949_172
//	stencil_3_FIFO_buf91_stencil_425_merged949_173
//	stencil_3_FIFO_buf91_stencil_425_merged949_174
//	stencil_3_FIFO_buf91_stencil_425_merged949_175
//	stencil_3_FIFO_buf91_stencil_425_merged949_176
//	stencil_3_FIFO_buf91_stencil_425_merged949_177
//	stencil_3_FIFO_buf91_stencil_425_merged949_178
//	stencil_3_FIFO_buf91_stencil_425_merged949_179
//	stencil_3_FIFO_buf91_stencil_425_merged949_180
//	stencil_3_FIFO_buf91_stencil_425_merged949_181
//	stencil_3_FIFO_buf91_stencil_425_merged949_182
//	stencil_3_FIFO_buf91_stencil_425_merged949_183
//	stencil_3_FIFO_buf91_stencil_425_merged949_184
//	stencil_3_FIFO_buf91_stencil_425_merged949_185
//	stencil_3_FIFO_buf91_stencil_425_merged949_186
//	stencil_3_FIFO_buf91_stencil_425_merged949_187
//	stencil_3_FIFO_buf91_stencil_425_merged949_188
//	stencil_3_FIFO_buf91_stencil_425_merged949_189
//	stencil_3_FIFO_buf91_stencil_425_merged949_190
//	stencil_3_FIFO_buf91_stencil_425_merged949_191
inline hw_uint<4608> stencil_3_FIFO_buf91_stencil_425_merged949_read_bundle_read(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_424, int stencil_425, int dynamic_address) {
  // # of ports in bundle: 144
    // stencil_3_FIFO_buf91_stencil_425_merged949_48
    // stencil_3_FIFO_buf91_stencil_425_merged949_49
    // stencil_3_FIFO_buf91_stencil_425_merged949_50
    // stencil_3_FIFO_buf91_stencil_425_merged949_51
    // stencil_3_FIFO_buf91_stencil_425_merged949_52
    // stencil_3_FIFO_buf91_stencil_425_merged949_53
    // stencil_3_FIFO_buf91_stencil_425_merged949_54
    // stencil_3_FIFO_buf91_stencil_425_merged949_55
    // stencil_3_FIFO_buf91_stencil_425_merged949_56
    // stencil_3_FIFO_buf91_stencil_425_merged949_57
    // stencil_3_FIFO_buf91_stencil_425_merged949_58
    // stencil_3_FIFO_buf91_stencil_425_merged949_59
    // stencil_3_FIFO_buf91_stencil_425_merged949_60
    // stencil_3_FIFO_buf91_stencil_425_merged949_61
    // stencil_3_FIFO_buf91_stencil_425_merged949_62
    // stencil_3_FIFO_buf91_stencil_425_merged949_63
    // stencil_3_FIFO_buf91_stencil_425_merged949_64
    // stencil_3_FIFO_buf91_stencil_425_merged949_65
    // stencil_3_FIFO_buf91_stencil_425_merged949_66
    // stencil_3_FIFO_buf91_stencil_425_merged949_67
    // stencil_3_FIFO_buf91_stencil_425_merged949_68
    // stencil_3_FIFO_buf91_stencil_425_merged949_69
    // stencil_3_FIFO_buf91_stencil_425_merged949_70
    // stencil_3_FIFO_buf91_stencil_425_merged949_71
    // stencil_3_FIFO_buf91_stencil_425_merged949_72
    // stencil_3_FIFO_buf91_stencil_425_merged949_73
    // stencil_3_FIFO_buf91_stencil_425_merged949_74
    // stencil_3_FIFO_buf91_stencil_425_merged949_75
    // stencil_3_FIFO_buf91_stencil_425_merged949_76
    // stencil_3_FIFO_buf91_stencil_425_merged949_77
    // stencil_3_FIFO_buf91_stencil_425_merged949_78
    // stencil_3_FIFO_buf91_stencil_425_merged949_79
    // stencil_3_FIFO_buf91_stencil_425_merged949_80
    // stencil_3_FIFO_buf91_stencil_425_merged949_81
    // stencil_3_FIFO_buf91_stencil_425_merged949_82
    // stencil_3_FIFO_buf91_stencil_425_merged949_83
    // stencil_3_FIFO_buf91_stencil_425_merged949_84
    // stencil_3_FIFO_buf91_stencil_425_merged949_85
    // stencil_3_FIFO_buf91_stencil_425_merged949_86
    // stencil_3_FIFO_buf91_stencil_425_merged949_87
    // stencil_3_FIFO_buf91_stencil_425_merged949_88
    // stencil_3_FIFO_buf91_stencil_425_merged949_89
    // stencil_3_FIFO_buf91_stencil_425_merged949_90
    // stencil_3_FIFO_buf91_stencil_425_merged949_91
    // stencil_3_FIFO_buf91_stencil_425_merged949_92
    // stencil_3_FIFO_buf91_stencil_425_merged949_93
    // stencil_3_FIFO_buf91_stencil_425_merged949_94
    // stencil_3_FIFO_buf91_stencil_425_merged949_95
    // stencil_3_FIFO_buf91_stencil_425_merged949_96
    // stencil_3_FIFO_buf91_stencil_425_merged949_97
    // stencil_3_FIFO_buf91_stencil_425_merged949_98
    // stencil_3_FIFO_buf91_stencil_425_merged949_99
    // stencil_3_FIFO_buf91_stencil_425_merged949_100
    // stencil_3_FIFO_buf91_stencil_425_merged949_101
    // stencil_3_FIFO_buf91_stencil_425_merged949_102
    // stencil_3_FIFO_buf91_stencil_425_merged949_103
    // stencil_3_FIFO_buf91_stencil_425_merged949_104
    // stencil_3_FIFO_buf91_stencil_425_merged949_105
    // stencil_3_FIFO_buf91_stencil_425_merged949_106
    // stencil_3_FIFO_buf91_stencil_425_merged949_107
    // stencil_3_FIFO_buf91_stencil_425_merged949_108
    // stencil_3_FIFO_buf91_stencil_425_merged949_109
    // stencil_3_FIFO_buf91_stencil_425_merged949_110
    // stencil_3_FIFO_buf91_stencil_425_merged949_111
    // stencil_3_FIFO_buf91_stencil_425_merged949_112
    // stencil_3_FIFO_buf91_stencil_425_merged949_113
    // stencil_3_FIFO_buf91_stencil_425_merged949_114
    // stencil_3_FIFO_buf91_stencil_425_merged949_115
    // stencil_3_FIFO_buf91_stencil_425_merged949_116
    // stencil_3_FIFO_buf91_stencil_425_merged949_117
    // stencil_3_FIFO_buf91_stencil_425_merged949_118
    // stencil_3_FIFO_buf91_stencil_425_merged949_119
    // stencil_3_FIFO_buf91_stencil_425_merged949_120
    // stencil_3_FIFO_buf91_stencil_425_merged949_121
    // stencil_3_FIFO_buf91_stencil_425_merged949_122
    // stencil_3_FIFO_buf91_stencil_425_merged949_123
    // stencil_3_FIFO_buf91_stencil_425_merged949_124
    // stencil_3_FIFO_buf91_stencil_425_merged949_125
    // stencil_3_FIFO_buf91_stencil_425_merged949_126
    // stencil_3_FIFO_buf91_stencil_425_merged949_127
    // stencil_3_FIFO_buf91_stencil_425_merged949_128
    // stencil_3_FIFO_buf91_stencil_425_merged949_129
    // stencil_3_FIFO_buf91_stencil_425_merged949_130
    // stencil_3_FIFO_buf91_stencil_425_merged949_131
    // stencil_3_FIFO_buf91_stencil_425_merged949_132
    // stencil_3_FIFO_buf91_stencil_425_merged949_133
    // stencil_3_FIFO_buf91_stencil_425_merged949_134
    // stencil_3_FIFO_buf91_stencil_425_merged949_135
    // stencil_3_FIFO_buf91_stencil_425_merged949_136
    // stencil_3_FIFO_buf91_stencil_425_merged949_137
    // stencil_3_FIFO_buf91_stencil_425_merged949_138
    // stencil_3_FIFO_buf91_stencil_425_merged949_139
    // stencil_3_FIFO_buf91_stencil_425_merged949_140
    // stencil_3_FIFO_buf91_stencil_425_merged949_141
    // stencil_3_FIFO_buf91_stencil_425_merged949_142
    // stencil_3_FIFO_buf91_stencil_425_merged949_143
    // stencil_3_FIFO_buf91_stencil_425_merged949_144
    // stencil_3_FIFO_buf91_stencil_425_merged949_145
    // stencil_3_FIFO_buf91_stencil_425_merged949_146
    // stencil_3_FIFO_buf91_stencil_425_merged949_147
    // stencil_3_FIFO_buf91_stencil_425_merged949_148
    // stencil_3_FIFO_buf91_stencil_425_merged949_149
    // stencil_3_FIFO_buf91_stencil_425_merged949_150
    // stencil_3_FIFO_buf91_stencil_425_merged949_151
    // stencil_3_FIFO_buf91_stencil_425_merged949_152
    // stencil_3_FIFO_buf91_stencil_425_merged949_153
    // stencil_3_FIFO_buf91_stencil_425_merged949_154
    // stencil_3_FIFO_buf91_stencil_425_merged949_155
    // stencil_3_FIFO_buf91_stencil_425_merged949_156
    // stencil_3_FIFO_buf91_stencil_425_merged949_157
    // stencil_3_FIFO_buf91_stencil_425_merged949_158
    // stencil_3_FIFO_buf91_stencil_425_merged949_159
    // stencil_3_FIFO_buf91_stencil_425_merged949_160
    // stencil_3_FIFO_buf91_stencil_425_merged949_161
    // stencil_3_FIFO_buf91_stencil_425_merged949_162
    // stencil_3_FIFO_buf91_stencil_425_merged949_163
    // stencil_3_FIFO_buf91_stencil_425_merged949_164
    // stencil_3_FIFO_buf91_stencil_425_merged949_165
    // stencil_3_FIFO_buf91_stencil_425_merged949_166
    // stencil_3_FIFO_buf91_stencil_425_merged949_167
    // stencil_3_FIFO_buf91_stencil_425_merged949_168
    // stencil_3_FIFO_buf91_stencil_425_merged949_169
    // stencil_3_FIFO_buf91_stencil_425_merged949_170
    // stencil_3_FIFO_buf91_stencil_425_merged949_171
    // stencil_3_FIFO_buf91_stencil_425_merged949_172
    // stencil_3_FIFO_buf91_stencil_425_merged949_173
    // stencil_3_FIFO_buf91_stencil_425_merged949_174
    // stencil_3_FIFO_buf91_stencil_425_merged949_175
    // stencil_3_FIFO_buf91_stencil_425_merged949_176
    // stencil_3_FIFO_buf91_stencil_425_merged949_177
    // stencil_3_FIFO_buf91_stencil_425_merged949_178
    // stencil_3_FIFO_buf91_stencil_425_merged949_179
    // stencil_3_FIFO_buf91_stencil_425_merged949_180
    // stencil_3_FIFO_buf91_stencil_425_merged949_181
    // stencil_3_FIFO_buf91_stencil_425_merged949_182
    // stencil_3_FIFO_buf91_stencil_425_merged949_183
    // stencil_3_FIFO_buf91_stencil_425_merged949_184
    // stencil_3_FIFO_buf91_stencil_425_merged949_185
    // stencil_3_FIFO_buf91_stencil_425_merged949_186
    // stencil_3_FIFO_buf91_stencil_425_merged949_187
    // stencil_3_FIFO_buf91_stencil_425_merged949_188
    // stencil_3_FIFO_buf91_stencil_425_merged949_189
    // stencil_3_FIFO_buf91_stencil_425_merged949_190
    // stencil_3_FIFO_buf91_stencil_425_merged949_191

	hw_uint<4608> result;
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_48_res = stencil_3_FIFO_buf91_stencil_425_merged949_48_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<0, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_48_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_49_res = stencil_3_FIFO_buf91_stencil_425_merged949_49_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<32, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_49_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_50_res = stencil_3_FIFO_buf91_stencil_425_merged949_50_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<64, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_50_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_51_res = stencil_3_FIFO_buf91_stencil_425_merged949_51_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<96, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_51_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_52_res = stencil_3_FIFO_buf91_stencil_425_merged949_52_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<128, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_52_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_53_res = stencil_3_FIFO_buf91_stencil_425_merged949_53_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<160, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_53_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_54_res = stencil_3_FIFO_buf91_stencil_425_merged949_54_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<192, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_54_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_55_res = stencil_3_FIFO_buf91_stencil_425_merged949_55_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<224, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_55_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_56_res = stencil_3_FIFO_buf91_stencil_425_merged949_56_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<256, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_56_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_57_res = stencil_3_FIFO_buf91_stencil_425_merged949_57_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<288, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_57_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_58_res = stencil_3_FIFO_buf91_stencil_425_merged949_58_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<320, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_58_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_59_res = stencil_3_FIFO_buf91_stencil_425_merged949_59_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<352, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_59_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_60_res = stencil_3_FIFO_buf91_stencil_425_merged949_60_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<384, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_60_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_61_res = stencil_3_FIFO_buf91_stencil_425_merged949_61_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<416, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_61_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_62_res = stencil_3_FIFO_buf91_stencil_425_merged949_62_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<448, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_62_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_63_res = stencil_3_FIFO_buf91_stencil_425_merged949_63_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<480, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_63_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_64_res = stencil_3_FIFO_buf91_stencil_425_merged949_64_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<512, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_64_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_65_res = stencil_3_FIFO_buf91_stencil_425_merged949_65_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<544, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_65_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_66_res = stencil_3_FIFO_buf91_stencil_425_merged949_66_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<576, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_66_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_67_res = stencil_3_FIFO_buf91_stencil_425_merged949_67_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<608, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_67_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_68_res = stencil_3_FIFO_buf91_stencil_425_merged949_68_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<640, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_68_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_69_res = stencil_3_FIFO_buf91_stencil_425_merged949_69_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<672, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_69_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_70_res = stencil_3_FIFO_buf91_stencil_425_merged949_70_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<704, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_70_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_71_res = stencil_3_FIFO_buf91_stencil_425_merged949_71_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<736, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_71_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_72_res = stencil_3_FIFO_buf91_stencil_425_merged949_72_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<768, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_72_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_73_res = stencil_3_FIFO_buf91_stencil_425_merged949_73_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<800, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_73_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_74_res = stencil_3_FIFO_buf91_stencil_425_merged949_74_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<832, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_74_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_75_res = stencil_3_FIFO_buf91_stencil_425_merged949_75_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<864, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_75_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_76_res = stencil_3_FIFO_buf91_stencil_425_merged949_76_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<896, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_76_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_77_res = stencil_3_FIFO_buf91_stencil_425_merged949_77_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<928, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_77_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_78_res = stencil_3_FIFO_buf91_stencil_425_merged949_78_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<960, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_78_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_79_res = stencil_3_FIFO_buf91_stencil_425_merged949_79_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<992, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_79_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_80_res = stencil_3_FIFO_buf91_stencil_425_merged949_80_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<1024, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_80_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_81_res = stencil_3_FIFO_buf91_stencil_425_merged949_81_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<1056, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_81_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_82_res = stencil_3_FIFO_buf91_stencil_425_merged949_82_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<1088, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_82_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_83_res = stencil_3_FIFO_buf91_stencil_425_merged949_83_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<1120, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_83_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_84_res = stencil_3_FIFO_buf91_stencil_425_merged949_84_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<1152, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_84_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_85_res = stencil_3_FIFO_buf91_stencil_425_merged949_85_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<1184, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_85_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_86_res = stencil_3_FIFO_buf91_stencil_425_merged949_86_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<1216, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_86_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_87_res = stencil_3_FIFO_buf91_stencil_425_merged949_87_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<1248, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_87_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_88_res = stencil_3_FIFO_buf91_stencil_425_merged949_88_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<1280, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_88_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_89_res = stencil_3_FIFO_buf91_stencil_425_merged949_89_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<1312, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_89_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_90_res = stencil_3_FIFO_buf91_stencil_425_merged949_90_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<1344, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_90_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_91_res = stencil_3_FIFO_buf91_stencil_425_merged949_91_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<1376, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_91_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_92_res = stencil_3_FIFO_buf91_stencil_425_merged949_92_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<1408, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_92_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_93_res = stencil_3_FIFO_buf91_stencil_425_merged949_93_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<1440, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_93_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_94_res = stencil_3_FIFO_buf91_stencil_425_merged949_94_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<1472, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_94_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_95_res = stencil_3_FIFO_buf91_stencil_425_merged949_95_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<1504, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_95_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_96_res = stencil_3_FIFO_buf91_stencil_425_merged949_96_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<1536, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_96_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_97_res = stencil_3_FIFO_buf91_stencil_425_merged949_97_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<1568, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_97_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_98_res = stencil_3_FIFO_buf91_stencil_425_merged949_98_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<1600, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_98_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_99_res = stencil_3_FIFO_buf91_stencil_425_merged949_99_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<1632, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_99_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_100_res = stencil_3_FIFO_buf91_stencil_425_merged949_100_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<1664, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_100_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_101_res = stencil_3_FIFO_buf91_stencil_425_merged949_101_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<1696, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_101_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_102_res = stencil_3_FIFO_buf91_stencil_425_merged949_102_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<1728, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_102_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_103_res = stencil_3_FIFO_buf91_stencil_425_merged949_103_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<1760, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_103_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_104_res = stencil_3_FIFO_buf91_stencil_425_merged949_104_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<1792, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_104_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_105_res = stencil_3_FIFO_buf91_stencil_425_merged949_105_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<1824, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_105_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_106_res = stencil_3_FIFO_buf91_stencil_425_merged949_106_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<1856, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_106_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_107_res = stencil_3_FIFO_buf91_stencil_425_merged949_107_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<1888, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_107_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_108_res = stencil_3_FIFO_buf91_stencil_425_merged949_108_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<1920, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_108_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_109_res = stencil_3_FIFO_buf91_stencil_425_merged949_109_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<1952, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_109_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_110_res = stencil_3_FIFO_buf91_stencil_425_merged949_110_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<1984, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_110_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_111_res = stencil_3_FIFO_buf91_stencil_425_merged949_111_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<2016, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_111_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_112_res = stencil_3_FIFO_buf91_stencil_425_merged949_112_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<2048, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_112_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_113_res = stencil_3_FIFO_buf91_stencil_425_merged949_113_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<2080, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_113_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_114_res = stencil_3_FIFO_buf91_stencil_425_merged949_114_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<2112, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_114_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_115_res = stencil_3_FIFO_buf91_stencil_425_merged949_115_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<2144, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_115_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_116_res = stencil_3_FIFO_buf91_stencil_425_merged949_116_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<2176, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_116_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_117_res = stencil_3_FIFO_buf91_stencil_425_merged949_117_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<2208, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_117_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_118_res = stencil_3_FIFO_buf91_stencil_425_merged949_118_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<2240, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_118_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_119_res = stencil_3_FIFO_buf91_stencil_425_merged949_119_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<2272, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_119_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_120_res = stencil_3_FIFO_buf91_stencil_425_merged949_120_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<2304, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_120_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_121_res = stencil_3_FIFO_buf91_stencil_425_merged949_121_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<2336, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_121_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_122_res = stencil_3_FIFO_buf91_stencil_425_merged949_122_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<2368, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_122_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_123_res = stencil_3_FIFO_buf91_stencil_425_merged949_123_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<2400, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_123_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_124_res = stencil_3_FIFO_buf91_stencil_425_merged949_124_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<2432, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_124_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_125_res = stencil_3_FIFO_buf91_stencil_425_merged949_125_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<2464, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_125_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_126_res = stencil_3_FIFO_buf91_stencil_425_merged949_126_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<2496, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_126_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_127_res = stencil_3_FIFO_buf91_stencil_425_merged949_127_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<2528, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_127_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_128_res = stencil_3_FIFO_buf91_stencil_425_merged949_128_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<2560, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_128_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_129_res = stencil_3_FIFO_buf91_stencil_425_merged949_129_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<2592, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_129_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_130_res = stencil_3_FIFO_buf91_stencil_425_merged949_130_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<2624, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_130_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_131_res = stencil_3_FIFO_buf91_stencil_425_merged949_131_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<2656, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_131_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_132_res = stencil_3_FIFO_buf91_stencil_425_merged949_132_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<2688, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_132_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_133_res = stencil_3_FIFO_buf91_stencil_425_merged949_133_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<2720, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_133_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_134_res = stencil_3_FIFO_buf91_stencil_425_merged949_134_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<2752, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_134_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_135_res = stencil_3_FIFO_buf91_stencil_425_merged949_135_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<2784, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_135_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_136_res = stencil_3_FIFO_buf91_stencil_425_merged949_136_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<2816, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_136_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_137_res = stencil_3_FIFO_buf91_stencil_425_merged949_137_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<2848, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_137_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_138_res = stencil_3_FIFO_buf91_stencil_425_merged949_138_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<2880, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_138_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_139_res = stencil_3_FIFO_buf91_stencil_425_merged949_139_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<2912, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_139_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_140_res = stencil_3_FIFO_buf91_stencil_425_merged949_140_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<2944, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_140_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_141_res = stencil_3_FIFO_buf91_stencil_425_merged949_141_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<2976, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_141_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_142_res = stencil_3_FIFO_buf91_stencil_425_merged949_142_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<3008, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_142_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_143_res = stencil_3_FIFO_buf91_stencil_425_merged949_143_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<3040, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_143_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_144_res = stencil_3_FIFO_buf91_stencil_425_merged949_144_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<3072, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_144_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_145_res = stencil_3_FIFO_buf91_stencil_425_merged949_145_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<3104, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_145_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_146_res = stencil_3_FIFO_buf91_stencil_425_merged949_146_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<3136, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_146_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_147_res = stencil_3_FIFO_buf91_stencil_425_merged949_147_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<3168, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_147_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_148_res = stencil_3_FIFO_buf91_stencil_425_merged949_148_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<3200, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_148_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_149_res = stencil_3_FIFO_buf91_stencil_425_merged949_149_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<3232, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_149_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_150_res = stencil_3_FIFO_buf91_stencil_425_merged949_150_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<3264, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_150_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_151_res = stencil_3_FIFO_buf91_stencil_425_merged949_151_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<3296, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_151_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_152_res = stencil_3_FIFO_buf91_stencil_425_merged949_152_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<3328, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_152_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_153_res = stencil_3_FIFO_buf91_stencil_425_merged949_153_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<3360, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_153_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_154_res = stencil_3_FIFO_buf91_stencil_425_merged949_154_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<3392, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_154_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_155_res = stencil_3_FIFO_buf91_stencil_425_merged949_155_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<3424, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_155_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_156_res = stencil_3_FIFO_buf91_stencil_425_merged949_156_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<3456, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_156_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_157_res = stencil_3_FIFO_buf91_stencil_425_merged949_157_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<3488, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_157_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_158_res = stencil_3_FIFO_buf91_stencil_425_merged949_158_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<3520, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_158_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_159_res = stencil_3_FIFO_buf91_stencil_425_merged949_159_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<3552, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_159_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_160_res = stencil_3_FIFO_buf91_stencil_425_merged949_160_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<3584, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_160_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_161_res = stencil_3_FIFO_buf91_stencil_425_merged949_161_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<3616, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_161_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_162_res = stencil_3_FIFO_buf91_stencil_425_merged949_162_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<3648, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_162_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_163_res = stencil_3_FIFO_buf91_stencil_425_merged949_163_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<3680, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_163_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_164_res = stencil_3_FIFO_buf91_stencil_425_merged949_164_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<3712, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_164_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_165_res = stencil_3_FIFO_buf91_stencil_425_merged949_165_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<3744, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_165_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_166_res = stencil_3_FIFO_buf91_stencil_425_merged949_166_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<3776, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_166_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_167_res = stencil_3_FIFO_buf91_stencil_425_merged949_167_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<3808, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_167_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_168_res = stencil_3_FIFO_buf91_stencil_425_merged949_168_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<3840, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_168_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_169_res = stencil_3_FIFO_buf91_stencil_425_merged949_169_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<3872, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_169_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_170_res = stencil_3_FIFO_buf91_stencil_425_merged949_170_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<3904, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_170_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_171_res = stencil_3_FIFO_buf91_stencil_425_merged949_171_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<3936, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_171_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_172_res = stencil_3_FIFO_buf91_stencil_425_merged949_172_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<3968, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_172_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_173_res = stencil_3_FIFO_buf91_stencil_425_merged949_173_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<4000, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_173_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_174_res = stencil_3_FIFO_buf91_stencil_425_merged949_174_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<4032, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_174_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_175_res = stencil_3_FIFO_buf91_stencil_425_merged949_175_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<4064, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_175_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_176_res = stencil_3_FIFO_buf91_stencil_425_merged949_176_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<4096, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_176_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_177_res = stencil_3_FIFO_buf91_stencil_425_merged949_177_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<4128, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_177_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_178_res = stencil_3_FIFO_buf91_stencil_425_merged949_178_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<4160, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_178_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_179_res = stencil_3_FIFO_buf91_stencil_425_merged949_179_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<4192, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_179_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_180_res = stencil_3_FIFO_buf91_stencil_425_merged949_180_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<4224, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_180_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_181_res = stencil_3_FIFO_buf91_stencil_425_merged949_181_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<4256, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_181_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_182_res = stencil_3_FIFO_buf91_stencil_425_merged949_182_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<4288, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_182_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_183_res = stencil_3_FIFO_buf91_stencil_425_merged949_183_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<4320, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_183_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_184_res = stencil_3_FIFO_buf91_stencil_425_merged949_184_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<4352, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_184_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_185_res = stencil_3_FIFO_buf91_stencil_425_merged949_185_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<4384, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_185_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_186_res = stencil_3_FIFO_buf91_stencil_425_merged949_186_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<4416, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_186_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_187_res = stencil_3_FIFO_buf91_stencil_425_merged949_187_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<4448, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_187_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_188_res = stencil_3_FIFO_buf91_stencil_425_merged949_188_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<4480, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_188_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_189_res = stencil_3_FIFO_buf91_stencil_425_merged949_189_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<4512, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_189_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_190_res = stencil_3_FIFO_buf91_stencil_425_merged949_190_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<4544, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_190_res);
	hw_uint<32>  stencil_3_FIFO_buf91_stencil_425_merged949_191_res = stencil_3_FIFO_buf91_stencil_425_merged949_191_select(stencil_3_FIFO_buf91, root, stencil_424, stencil_425, dynamic_address);
	set_at<4576, 4608>(result, stencil_3_FIFO_buf91_stencil_425_merged949_191_res);
	return result;
}

#include "hw_classes.h"

struct stencil_4_stencil_425_merged949_32_to_stencil_4_stencil_4_ld64_merged980_16_cache {
	// RAM Box: {[13, 1949], [-2, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_4_stencil_425_merged949_33_to_stencil_4_stencil_4_ld64_merged980_17_cache {
	// RAM Box: {[12, 1948], [-2, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_4_stencil_425_merged949_34_to_stencil_4_stencil_4_ld64_merged980_18_cache {
	// RAM Box: {[11, 1947], [-2, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_4_stencil_425_merged949_35_to_stencil_4_stencil_4_ld64_merged980_19_cache {
	// RAM Box: {[10, 1946], [-2, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_4_stencil_425_merged949_36_to_stencil_4_stencil_4_ld64_merged980_20_cache {
	// RAM Box: {[9, 1945], [-2, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_4_stencil_425_merged949_37_to_stencil_4_stencil_4_ld64_merged980_21_cache {
	// RAM Box: {[8, 1944], [-2, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_4_stencil_425_merged949_38_to_stencil_4_stencil_4_ld64_merged980_22_cache {
	// RAM Box: {[7, 1943], [-2, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_4_stencil_425_merged949_39_to_stencil_4_stencil_4_ld64_merged980_23_cache {
	// RAM Box: {[6, 1942], [-2, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_4_stencil_425_merged949_40_to_stencil_4_stencil_4_ld64_merged980_24_cache {
	// RAM Box: {[5, 1941], [-2, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_4_stencil_425_merged949_41_to_stencil_4_stencil_4_ld64_merged980_25_cache {
	// RAM Box: {[4, 1940], [-2, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_4_stencil_425_merged949_42_to_stencil_4_stencil_4_ld64_merged980_26_cache {
	// RAM Box: {[3, 1939], [-2, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_4_stencil_425_merged949_43_to_stencil_4_stencil_4_ld64_merged980_27_cache {
	// RAM Box: {[2, 1938], [-2, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_4_stencil_425_merged949_44_to_stencil_4_stencil_4_ld64_merged980_28_cache {
	// RAM Box: {[1, 1937], [-2, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_4_stencil_425_merged949_45_to_stencil_4_stencil_4_ld64_merged980_29_cache {
	// RAM Box: {[0, 1936], [-2, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_4_stencil_425_merged949_46_to_stencil_4_stencil_4_ld64_merged980_30_cache {
	// RAM Box: {[-1, 1935], [-2, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_4_stencil_425_merged949_47_to_stencil_4_stencil_4_ld64_merged980_31_cache {
	// RAM Box: {[-2, 1934], [-2, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_4_cache {
  // # of banks: 16
  stencil_4_stencil_425_merged949_32_to_stencil_4_stencil_4_ld64_merged980_16_cache stencil_4_stencil_425_merged949_32_to_stencil_4_stencil_4_ld64_merged980_16;
  stencil_4_stencil_425_merged949_33_to_stencil_4_stencil_4_ld64_merged980_17_cache stencil_4_stencil_425_merged949_33_to_stencil_4_stencil_4_ld64_merged980_17;
  stencil_4_stencil_425_merged949_34_to_stencil_4_stencil_4_ld64_merged980_18_cache stencil_4_stencil_425_merged949_34_to_stencil_4_stencil_4_ld64_merged980_18;
  stencil_4_stencil_425_merged949_35_to_stencil_4_stencil_4_ld64_merged980_19_cache stencil_4_stencil_425_merged949_35_to_stencil_4_stencil_4_ld64_merged980_19;
  stencil_4_stencil_425_merged949_36_to_stencil_4_stencil_4_ld64_merged980_20_cache stencil_4_stencil_425_merged949_36_to_stencil_4_stencil_4_ld64_merged980_20;
  stencil_4_stencil_425_merged949_37_to_stencil_4_stencil_4_ld64_merged980_21_cache stencil_4_stencil_425_merged949_37_to_stencil_4_stencil_4_ld64_merged980_21;
  stencil_4_stencil_425_merged949_38_to_stencil_4_stencil_4_ld64_merged980_22_cache stencil_4_stencil_425_merged949_38_to_stencil_4_stencil_4_ld64_merged980_22;
  stencil_4_stencil_425_merged949_39_to_stencil_4_stencil_4_ld64_merged980_23_cache stencil_4_stencil_425_merged949_39_to_stencil_4_stencil_4_ld64_merged980_23;
  stencil_4_stencil_425_merged949_40_to_stencil_4_stencil_4_ld64_merged980_24_cache stencil_4_stencil_425_merged949_40_to_stencil_4_stencil_4_ld64_merged980_24;
  stencil_4_stencil_425_merged949_41_to_stencil_4_stencil_4_ld64_merged980_25_cache stencil_4_stencil_425_merged949_41_to_stencil_4_stencil_4_ld64_merged980_25;
  stencil_4_stencil_425_merged949_42_to_stencil_4_stencil_4_ld64_merged980_26_cache stencil_4_stencil_425_merged949_42_to_stencil_4_stencil_4_ld64_merged980_26;
  stencil_4_stencil_425_merged949_43_to_stencil_4_stencil_4_ld64_merged980_27_cache stencil_4_stencil_425_merged949_43_to_stencil_4_stencil_4_ld64_merged980_27;
  stencil_4_stencil_425_merged949_44_to_stencil_4_stencil_4_ld64_merged980_28_cache stencil_4_stencil_425_merged949_44_to_stencil_4_stencil_4_ld64_merged980_28;
  stencil_4_stencil_425_merged949_45_to_stencil_4_stencil_4_ld64_merged980_29_cache stencil_4_stencil_425_merged949_45_to_stencil_4_stencil_4_ld64_merged980_29;
  stencil_4_stencil_425_merged949_46_to_stencil_4_stencil_4_ld64_merged980_30_cache stencil_4_stencil_425_merged949_46_to_stencil_4_stencil_4_ld64_merged980_30;
  stencil_4_stencil_425_merged949_47_to_stencil_4_stencil_4_ld64_merged980_31_cache stencil_4_stencil_425_merged949_47_to_stencil_4_stencil_4_ld64_merged980_31;
};



inline void stencil_4_stencil_425_merged949_32_write(hw_uint<32> & stencil_4_stencil_425_merged949_32, stencil_4_cache& stencil_4, int root, int stencil_424, int stencil_425, int dynamic_address) {
  stencil_4.stencil_4_stencil_425_merged949_32_to_stencil_4_stencil_4_ld64_merged980_16.push(stencil_4_stencil_425_merged949_32);
}

inline void stencil_4_stencil_425_merged949_33_write(hw_uint<32> & stencil_4_stencil_425_merged949_33, stencil_4_cache& stencil_4, int root, int stencil_424, int stencil_425, int dynamic_address) {
  stencil_4.stencil_4_stencil_425_merged949_33_to_stencil_4_stencil_4_ld64_merged980_17.push(stencil_4_stencil_425_merged949_33);
}

inline void stencil_4_stencil_425_merged949_34_write(hw_uint<32> & stencil_4_stencil_425_merged949_34, stencil_4_cache& stencil_4, int root, int stencil_424, int stencil_425, int dynamic_address) {
  stencil_4.stencil_4_stencil_425_merged949_34_to_stencil_4_stencil_4_ld64_merged980_18.push(stencil_4_stencil_425_merged949_34);
}

inline void stencil_4_stencil_425_merged949_35_write(hw_uint<32> & stencil_4_stencil_425_merged949_35, stencil_4_cache& stencil_4, int root, int stencil_424, int stencil_425, int dynamic_address) {
  stencil_4.stencil_4_stencil_425_merged949_35_to_stencil_4_stencil_4_ld64_merged980_19.push(stencil_4_stencil_425_merged949_35);
}

inline void stencil_4_stencil_425_merged949_36_write(hw_uint<32> & stencil_4_stencil_425_merged949_36, stencil_4_cache& stencil_4, int root, int stencil_424, int stencil_425, int dynamic_address) {
  stencil_4.stencil_4_stencil_425_merged949_36_to_stencil_4_stencil_4_ld64_merged980_20.push(stencil_4_stencil_425_merged949_36);
}

inline void stencil_4_stencil_425_merged949_37_write(hw_uint<32> & stencil_4_stencil_425_merged949_37, stencil_4_cache& stencil_4, int root, int stencil_424, int stencil_425, int dynamic_address) {
  stencil_4.stencil_4_stencil_425_merged949_37_to_stencil_4_stencil_4_ld64_merged980_21.push(stencil_4_stencil_425_merged949_37);
}

inline void stencil_4_stencil_425_merged949_38_write(hw_uint<32> & stencil_4_stencil_425_merged949_38, stencil_4_cache& stencil_4, int root, int stencil_424, int stencil_425, int dynamic_address) {
  stencil_4.stencil_4_stencil_425_merged949_38_to_stencil_4_stencil_4_ld64_merged980_22.push(stencil_4_stencil_425_merged949_38);
}

inline void stencil_4_stencil_425_merged949_39_write(hw_uint<32> & stencil_4_stencil_425_merged949_39, stencil_4_cache& stencil_4, int root, int stencil_424, int stencil_425, int dynamic_address) {
  stencil_4.stencil_4_stencil_425_merged949_39_to_stencil_4_stencil_4_ld64_merged980_23.push(stencil_4_stencil_425_merged949_39);
}

inline void stencil_4_stencil_425_merged949_40_write(hw_uint<32> & stencil_4_stencil_425_merged949_40, stencil_4_cache& stencil_4, int root, int stencil_424, int stencil_425, int dynamic_address) {
  stencil_4.stencil_4_stencil_425_merged949_40_to_stencil_4_stencil_4_ld64_merged980_24.push(stencil_4_stencil_425_merged949_40);
}

inline void stencil_4_stencil_425_merged949_41_write(hw_uint<32> & stencil_4_stencil_425_merged949_41, stencil_4_cache& stencil_4, int root, int stencil_424, int stencil_425, int dynamic_address) {
  stencil_4.stencil_4_stencil_425_merged949_41_to_stencil_4_stencil_4_ld64_merged980_25.push(stencil_4_stencil_425_merged949_41);
}

inline void stencil_4_stencil_425_merged949_42_write(hw_uint<32> & stencil_4_stencil_425_merged949_42, stencil_4_cache& stencil_4, int root, int stencil_424, int stencil_425, int dynamic_address) {
  stencil_4.stencil_4_stencil_425_merged949_42_to_stencil_4_stencil_4_ld64_merged980_26.push(stencil_4_stencil_425_merged949_42);
}

inline void stencil_4_stencil_425_merged949_43_write(hw_uint<32> & stencil_4_stencil_425_merged949_43, stencil_4_cache& stencil_4, int root, int stencil_424, int stencil_425, int dynamic_address) {
  stencil_4.stencil_4_stencil_425_merged949_43_to_stencil_4_stencil_4_ld64_merged980_27.push(stencil_4_stencil_425_merged949_43);
}

inline void stencil_4_stencil_425_merged949_44_write(hw_uint<32> & stencil_4_stencil_425_merged949_44, stencil_4_cache& stencil_4, int root, int stencil_424, int stencil_425, int dynamic_address) {
  stencil_4.stencil_4_stencil_425_merged949_44_to_stencil_4_stencil_4_ld64_merged980_28.push(stencil_4_stencil_425_merged949_44);
}

inline void stencil_4_stencil_425_merged949_45_write(hw_uint<32> & stencil_4_stencil_425_merged949_45, stencil_4_cache& stencil_4, int root, int stencil_424, int stencil_425, int dynamic_address) {
  stencil_4.stencil_4_stencil_425_merged949_45_to_stencil_4_stencil_4_ld64_merged980_29.push(stencil_4_stencil_425_merged949_45);
}

inline void stencil_4_stencil_425_merged949_46_write(hw_uint<32> & stencil_4_stencil_425_merged949_46, stencil_4_cache& stencil_4, int root, int stencil_424, int stencil_425, int dynamic_address) {
  stencil_4.stencil_4_stencil_425_merged949_46_to_stencil_4_stencil_4_ld64_merged980_30.push(stencil_4_stencil_425_merged949_46);
}

inline void stencil_4_stencil_425_merged949_47_write(hw_uint<32> & stencil_4_stencil_425_merged949_47, stencil_4_cache& stencil_4, int root, int stencil_424, int stencil_425, int dynamic_address) {
  stencil_4.stencil_4_stencil_425_merged949_47_to_stencil_4_stencil_4_ld64_merged980_31.push(stencil_4_stencil_425_merged949_47);
}

inline hw_uint<32>  stencil_4_stencil_4_ld64_merged980_16_select(stencil_4_cache& stencil_4, int root, int stencil_4_ld65, int stencil_4_ld64, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_stencil_4_ld64_merged980_16 read pattern: { stencil_4_ld64_merged980[root = 0, stencil_4_ld65, stencil_4_ld64] -> stencil_4[13 + 16stencil_4_ld64, -2 + stencil_4_ld65] : 0 <= stencil_4_ld65 <= 1083 and 0 <= stencil_4_ld64 <= 121 }
  // Read schedule : { stencil_4_ld64_merged980[root = 0, stencil_4_ld65, stencil_4_ld64] -> [2 + stencil_4_ld65, 1 + stencil_4_ld64, 2] : 0 <= stencil_4_ld65 <= 1083 and 0 <= stencil_4_ld64 <= 121 }
  // Write schedule: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  auto value_stencil_4_stencil_425_merged949_32 = stencil_4.stencil_4_stencil_425_merged949_32_to_stencil_4_stencil_4_ld64_merged980_16.peek(/* one reader or all rams */ 0);
  return value_stencil_4_stencil_425_merged949_32;
  return 0;
}

inline hw_uint<32>  stencil_4_stencil_4_ld64_merged980_17_select(stencil_4_cache& stencil_4, int root, int stencil_4_ld65, int stencil_4_ld64, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_stencil_4_ld64_merged980_17 read pattern: { stencil_4_ld64_merged980[root = 0, stencil_4_ld65, stencil_4_ld64] -> stencil_4[12 + 16stencil_4_ld64, -2 + stencil_4_ld65] : 0 <= stencil_4_ld65 <= 1083 and 0 <= stencil_4_ld64 <= 121 }
  // Read schedule : { stencil_4_ld64_merged980[root = 0, stencil_4_ld65, stencil_4_ld64] -> [2 + stencil_4_ld65, 1 + stencil_4_ld64, 2] : 0 <= stencil_4_ld65 <= 1083 and 0 <= stencil_4_ld64 <= 121 }
  // Write schedule: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  auto value_stencil_4_stencil_425_merged949_33 = stencil_4.stencil_4_stencil_425_merged949_33_to_stencil_4_stencil_4_ld64_merged980_17.peek(/* one reader or all rams */ 0);
  return value_stencil_4_stencil_425_merged949_33;
  return 0;
}

inline hw_uint<32>  stencil_4_stencil_4_ld64_merged980_18_select(stencil_4_cache& stencil_4, int root, int stencil_4_ld65, int stencil_4_ld64, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_stencil_4_ld64_merged980_18 read pattern: { stencil_4_ld64_merged980[root = 0, stencil_4_ld65, stencil_4_ld64] -> stencil_4[11 + 16stencil_4_ld64, -2 + stencil_4_ld65] : 0 <= stencil_4_ld65 <= 1083 and 0 <= stencil_4_ld64 <= 121 }
  // Read schedule : { stencil_4_ld64_merged980[root = 0, stencil_4_ld65, stencil_4_ld64] -> [2 + stencil_4_ld65, 1 + stencil_4_ld64, 2] : 0 <= stencil_4_ld65 <= 1083 and 0 <= stencil_4_ld64 <= 121 }
  // Write schedule: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  auto value_stencil_4_stencil_425_merged949_34 = stencil_4.stencil_4_stencil_425_merged949_34_to_stencil_4_stencil_4_ld64_merged980_18.peek(/* one reader or all rams */ 0);
  return value_stencil_4_stencil_425_merged949_34;
  return 0;
}

inline hw_uint<32>  stencil_4_stencil_4_ld64_merged980_19_select(stencil_4_cache& stencil_4, int root, int stencil_4_ld65, int stencil_4_ld64, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_stencil_4_ld64_merged980_19 read pattern: { stencil_4_ld64_merged980[root = 0, stencil_4_ld65, stencil_4_ld64] -> stencil_4[10 + 16stencil_4_ld64, -2 + stencil_4_ld65] : 0 <= stencil_4_ld65 <= 1083 and 0 <= stencil_4_ld64 <= 121 }
  // Read schedule : { stencil_4_ld64_merged980[root = 0, stencil_4_ld65, stencil_4_ld64] -> [2 + stencil_4_ld65, 1 + stencil_4_ld64, 2] : 0 <= stencil_4_ld65 <= 1083 and 0 <= stencil_4_ld64 <= 121 }
  // Write schedule: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  auto value_stencil_4_stencil_425_merged949_35 = stencil_4.stencil_4_stencil_425_merged949_35_to_stencil_4_stencil_4_ld64_merged980_19.peek(/* one reader or all rams */ 0);
  return value_stencil_4_stencil_425_merged949_35;
  return 0;
}

inline hw_uint<32>  stencil_4_stencil_4_ld64_merged980_20_select(stencil_4_cache& stencil_4, int root, int stencil_4_ld65, int stencil_4_ld64, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_stencil_4_ld64_merged980_20 read pattern: { stencil_4_ld64_merged980[root = 0, stencil_4_ld65, stencil_4_ld64] -> stencil_4[9 + 16stencil_4_ld64, -2 + stencil_4_ld65] : 0 <= stencil_4_ld65 <= 1083 and 0 <= stencil_4_ld64 <= 121 }
  // Read schedule : { stencil_4_ld64_merged980[root = 0, stencil_4_ld65, stencil_4_ld64] -> [2 + stencil_4_ld65, 1 + stencil_4_ld64, 2] : 0 <= stencil_4_ld65 <= 1083 and 0 <= stencil_4_ld64 <= 121 }
  // Write schedule: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  auto value_stencil_4_stencil_425_merged949_36 = stencil_4.stencil_4_stencil_425_merged949_36_to_stencil_4_stencil_4_ld64_merged980_20.peek(/* one reader or all rams */ 0);
  return value_stencil_4_stencil_425_merged949_36;
  return 0;
}

inline hw_uint<32>  stencil_4_stencil_4_ld64_merged980_21_select(stencil_4_cache& stencil_4, int root, int stencil_4_ld65, int stencil_4_ld64, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_stencil_4_ld64_merged980_21 read pattern: { stencil_4_ld64_merged980[root = 0, stencil_4_ld65, stencil_4_ld64] -> stencil_4[8 + 16stencil_4_ld64, -2 + stencil_4_ld65] : 0 <= stencil_4_ld65 <= 1083 and 0 <= stencil_4_ld64 <= 121 }
  // Read schedule : { stencil_4_ld64_merged980[root = 0, stencil_4_ld65, stencil_4_ld64] -> [2 + stencil_4_ld65, 1 + stencil_4_ld64, 2] : 0 <= stencil_4_ld65 <= 1083 and 0 <= stencil_4_ld64 <= 121 }
  // Write schedule: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  auto value_stencil_4_stencil_425_merged949_37 = stencil_4.stencil_4_stencil_425_merged949_37_to_stencil_4_stencil_4_ld64_merged980_21.peek(/* one reader or all rams */ 0);
  return value_stencil_4_stencil_425_merged949_37;
  return 0;
}

inline hw_uint<32>  stencil_4_stencil_4_ld64_merged980_22_select(stencil_4_cache& stencil_4, int root, int stencil_4_ld65, int stencil_4_ld64, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_stencil_4_ld64_merged980_22 read pattern: { stencil_4_ld64_merged980[root = 0, stencil_4_ld65, stencil_4_ld64] -> stencil_4[7 + 16stencil_4_ld64, -2 + stencil_4_ld65] : 0 <= stencil_4_ld65 <= 1083 and 0 <= stencil_4_ld64 <= 121 }
  // Read schedule : { stencil_4_ld64_merged980[root = 0, stencil_4_ld65, stencil_4_ld64] -> [2 + stencil_4_ld65, 1 + stencil_4_ld64, 2] : 0 <= stencil_4_ld65 <= 1083 and 0 <= stencil_4_ld64 <= 121 }
  // Write schedule: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  auto value_stencil_4_stencil_425_merged949_38 = stencil_4.stencil_4_stencil_425_merged949_38_to_stencil_4_stencil_4_ld64_merged980_22.peek(/* one reader or all rams */ 0);
  return value_stencil_4_stencil_425_merged949_38;
  return 0;
}

inline hw_uint<32>  stencil_4_stencil_4_ld64_merged980_23_select(stencil_4_cache& stencil_4, int root, int stencil_4_ld65, int stencil_4_ld64, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_stencil_4_ld64_merged980_23 read pattern: { stencil_4_ld64_merged980[root = 0, stencil_4_ld65, stencil_4_ld64] -> stencil_4[6 + 16stencil_4_ld64, -2 + stencil_4_ld65] : 0 <= stencil_4_ld65 <= 1083 and 0 <= stencil_4_ld64 <= 121 }
  // Read schedule : { stencil_4_ld64_merged980[root = 0, stencil_4_ld65, stencil_4_ld64] -> [2 + stencil_4_ld65, 1 + stencil_4_ld64, 2] : 0 <= stencil_4_ld65 <= 1083 and 0 <= stencil_4_ld64 <= 121 }
  // Write schedule: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  auto value_stencil_4_stencil_425_merged949_39 = stencil_4.stencil_4_stencil_425_merged949_39_to_stencil_4_stencil_4_ld64_merged980_23.peek(/* one reader or all rams */ 0);
  return value_stencil_4_stencil_425_merged949_39;
  return 0;
}

inline hw_uint<32>  stencil_4_stencil_4_ld64_merged980_24_select(stencil_4_cache& stencil_4, int root, int stencil_4_ld65, int stencil_4_ld64, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_stencil_4_ld64_merged980_24 read pattern: { stencil_4_ld64_merged980[root = 0, stencil_4_ld65, stencil_4_ld64] -> stencil_4[5 + 16stencil_4_ld64, -2 + stencil_4_ld65] : 0 <= stencil_4_ld65 <= 1083 and 0 <= stencil_4_ld64 <= 121 }
  // Read schedule : { stencil_4_ld64_merged980[root = 0, stencil_4_ld65, stencil_4_ld64] -> [2 + stencil_4_ld65, 1 + stencil_4_ld64, 2] : 0 <= stencil_4_ld65 <= 1083 and 0 <= stencil_4_ld64 <= 121 }
  // Write schedule: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  auto value_stencil_4_stencil_425_merged949_40 = stencil_4.stencil_4_stencil_425_merged949_40_to_stencil_4_stencil_4_ld64_merged980_24.peek(/* one reader or all rams */ 0);
  return value_stencil_4_stencil_425_merged949_40;
  return 0;
}

inline hw_uint<32>  stencil_4_stencil_4_ld64_merged980_25_select(stencil_4_cache& stencil_4, int root, int stencil_4_ld65, int stencil_4_ld64, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_stencil_4_ld64_merged980_25 read pattern: { stencil_4_ld64_merged980[root = 0, stencil_4_ld65, stencil_4_ld64] -> stencil_4[4 + 16stencil_4_ld64, -2 + stencil_4_ld65] : 0 <= stencil_4_ld65 <= 1083 and 0 <= stencil_4_ld64 <= 121 }
  // Read schedule : { stencil_4_ld64_merged980[root = 0, stencil_4_ld65, stencil_4_ld64] -> [2 + stencil_4_ld65, 1 + stencil_4_ld64, 2] : 0 <= stencil_4_ld65 <= 1083 and 0 <= stencil_4_ld64 <= 121 }
  // Write schedule: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  auto value_stencil_4_stencil_425_merged949_41 = stencil_4.stencil_4_stencil_425_merged949_41_to_stencil_4_stencil_4_ld64_merged980_25.peek(/* one reader or all rams */ 0);
  return value_stencil_4_stencil_425_merged949_41;
  return 0;
}

inline hw_uint<32>  stencil_4_stencil_4_ld64_merged980_26_select(stencil_4_cache& stencil_4, int root, int stencil_4_ld65, int stencil_4_ld64, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_stencil_4_ld64_merged980_26 read pattern: { stencil_4_ld64_merged980[root = 0, stencil_4_ld65, stencil_4_ld64] -> stencil_4[3 + 16stencil_4_ld64, -2 + stencil_4_ld65] : 0 <= stencil_4_ld65 <= 1083 and 0 <= stencil_4_ld64 <= 121 }
  // Read schedule : { stencil_4_ld64_merged980[root = 0, stencil_4_ld65, stencil_4_ld64] -> [2 + stencil_4_ld65, 1 + stencil_4_ld64, 2] : 0 <= stencil_4_ld65 <= 1083 and 0 <= stencil_4_ld64 <= 121 }
  // Write schedule: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  auto value_stencil_4_stencil_425_merged949_42 = stencil_4.stencil_4_stencil_425_merged949_42_to_stencil_4_stencil_4_ld64_merged980_26.peek(/* one reader or all rams */ 0);
  return value_stencil_4_stencil_425_merged949_42;
  return 0;
}

inline hw_uint<32>  stencil_4_stencil_4_ld64_merged980_27_select(stencil_4_cache& stencil_4, int root, int stencil_4_ld65, int stencil_4_ld64, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_stencil_4_ld64_merged980_27 read pattern: { stencil_4_ld64_merged980[root = 0, stencil_4_ld65, stencil_4_ld64] -> stencil_4[2 + 16stencil_4_ld64, -2 + stencil_4_ld65] : 0 <= stencil_4_ld65 <= 1083 and 0 <= stencil_4_ld64 <= 121 }
  // Read schedule : { stencil_4_ld64_merged980[root = 0, stencil_4_ld65, stencil_4_ld64] -> [2 + stencil_4_ld65, 1 + stencil_4_ld64, 2] : 0 <= stencil_4_ld65 <= 1083 and 0 <= stencil_4_ld64 <= 121 }
  // Write schedule: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  auto value_stencil_4_stencil_425_merged949_43 = stencil_4.stencil_4_stencil_425_merged949_43_to_stencil_4_stencil_4_ld64_merged980_27.peek(/* one reader or all rams */ 0);
  return value_stencil_4_stencil_425_merged949_43;
  return 0;
}

inline hw_uint<32>  stencil_4_stencil_4_ld64_merged980_28_select(stencil_4_cache& stencil_4, int root, int stencil_4_ld65, int stencil_4_ld64, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_stencil_4_ld64_merged980_28 read pattern: { stencil_4_ld64_merged980[root = 0, stencil_4_ld65, stencil_4_ld64] -> stencil_4[1 + 16stencil_4_ld64, -2 + stencil_4_ld65] : 0 <= stencil_4_ld65 <= 1083 and 0 <= stencil_4_ld64 <= 121 }
  // Read schedule : { stencil_4_ld64_merged980[root = 0, stencil_4_ld65, stencil_4_ld64] -> [2 + stencil_4_ld65, 1 + stencil_4_ld64, 2] : 0 <= stencil_4_ld65 <= 1083 and 0 <= stencil_4_ld64 <= 121 }
  // Write schedule: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  auto value_stencil_4_stencil_425_merged949_44 = stencil_4.stencil_4_stencil_425_merged949_44_to_stencil_4_stencil_4_ld64_merged980_28.peek(/* one reader or all rams */ 0);
  return value_stencil_4_stencil_425_merged949_44;
  return 0;
}

inline hw_uint<32>  stencil_4_stencil_4_ld64_merged980_29_select(stencil_4_cache& stencil_4, int root, int stencil_4_ld65, int stencil_4_ld64, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_stencil_4_ld64_merged980_29 read pattern: { stencil_4_ld64_merged980[root = 0, stencil_4_ld65, stencil_4_ld64] -> stencil_4[16stencil_4_ld64, -2 + stencil_4_ld65] : 0 <= stencil_4_ld65 <= 1083 and 0 <= stencil_4_ld64 <= 121 }
  // Read schedule : { stencil_4_ld64_merged980[root = 0, stencil_4_ld65, stencil_4_ld64] -> [2 + stencil_4_ld65, 1 + stencil_4_ld64, 2] : 0 <= stencil_4_ld65 <= 1083 and 0 <= stencil_4_ld64 <= 121 }
  // Write schedule: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  auto value_stencil_4_stencil_425_merged949_45 = stencil_4.stencil_4_stencil_425_merged949_45_to_stencil_4_stencil_4_ld64_merged980_29.peek(/* one reader or all rams */ 0);
  return value_stencil_4_stencil_425_merged949_45;
  return 0;
}

inline hw_uint<32>  stencil_4_stencil_4_ld64_merged980_30_select(stencil_4_cache& stencil_4, int root, int stencil_4_ld65, int stencil_4_ld64, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_stencil_4_ld64_merged980_30 read pattern: { stencil_4_ld64_merged980[root = 0, stencil_4_ld65, stencil_4_ld64] -> stencil_4[-1 + 16stencil_4_ld64, -2 + stencil_4_ld65] : 0 <= stencil_4_ld65 <= 1083 and 0 <= stencil_4_ld64 <= 121 }
  // Read schedule : { stencil_4_ld64_merged980[root = 0, stencil_4_ld65, stencil_4_ld64] -> [2 + stencil_4_ld65, 1 + stencil_4_ld64, 2] : 0 <= stencil_4_ld65 <= 1083 and 0 <= stencil_4_ld64 <= 121 }
  // Write schedule: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  auto value_stencil_4_stencil_425_merged949_46 = stencil_4.stencil_4_stencil_425_merged949_46_to_stencil_4_stencil_4_ld64_merged980_30.peek(/* one reader or all rams */ 0);
  return value_stencil_4_stencil_425_merged949_46;
  return 0;
}

inline hw_uint<32>  stencil_4_stencil_4_ld64_merged980_31_select(stencil_4_cache& stencil_4, int root, int stencil_4_ld65, int stencil_4_ld64, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_stencil_4_ld64_merged980_31 read pattern: { stencil_4_ld64_merged980[root = 0, stencil_4_ld65, stencil_4_ld64] -> stencil_4[-2 + 16stencil_4_ld64, -2 + stencil_4_ld65] : 0 <= stencil_4_ld65 <= 1083 and 0 <= stencil_4_ld64 <= 121 }
  // Read schedule : { stencil_4_ld64_merged980[root = 0, stencil_4_ld65, stencil_4_ld64] -> [2 + stencil_4_ld65, 1 + stencil_4_ld64, 2] : 0 <= stencil_4_ld65 <= 1083 and 0 <= stencil_4_ld64 <= 121 }
  // Write schedule: { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
  auto value_stencil_4_stencil_425_merged949_47 = stencil_4.stencil_4_stencil_425_merged949_47_to_stencil_4_stencil_4_ld64_merged980_31.peek(/* one reader or all rams */ 0);
  return value_stencil_4_stencil_425_merged949_47;
  return 0;
}

// # of bundles = 2
// stencil_425_merged949_write
//	stencil_4_stencil_425_merged949_32
//	stencil_4_stencil_425_merged949_33
//	stencil_4_stencil_425_merged949_34
//	stencil_4_stencil_425_merged949_35
//	stencil_4_stencil_425_merged949_36
//	stencil_4_stencil_425_merged949_37
//	stencil_4_stencil_425_merged949_38
//	stencil_4_stencil_425_merged949_39
//	stencil_4_stencil_425_merged949_40
//	stencil_4_stencil_425_merged949_41
//	stencil_4_stencil_425_merged949_42
//	stencil_4_stencil_425_merged949_43
//	stencil_4_stencil_425_merged949_44
//	stencil_4_stencil_425_merged949_45
//	stencil_4_stencil_425_merged949_46
//	stencil_4_stencil_425_merged949_47
inline void stencil_4_stencil_425_merged949_write_bundle_write(hw_uint<512>& stencil_425_merged949_write, stencil_4_cache& stencil_4, int root, int stencil_424, int stencil_425, int dynamic_address) {
	hw_uint<32>  stencil_4_stencil_425_merged949_32_res = stencil_425_merged949_write.extract<0, 31>();
	stencil_4_stencil_425_merged949_32_write(stencil_4_stencil_425_merged949_32_res, stencil_4, root, stencil_424, stencil_425, dynamic_address);
	hw_uint<32>  stencil_4_stencil_425_merged949_33_res = stencil_425_merged949_write.extract<32, 63>();
	stencil_4_stencil_425_merged949_33_write(stencil_4_stencil_425_merged949_33_res, stencil_4, root, stencil_424, stencil_425, dynamic_address);
	hw_uint<32>  stencil_4_stencil_425_merged949_34_res = stencil_425_merged949_write.extract<64, 95>();
	stencil_4_stencil_425_merged949_34_write(stencil_4_stencil_425_merged949_34_res, stencil_4, root, stencil_424, stencil_425, dynamic_address);
	hw_uint<32>  stencil_4_stencil_425_merged949_35_res = stencil_425_merged949_write.extract<96, 127>();
	stencil_4_stencil_425_merged949_35_write(stencil_4_stencil_425_merged949_35_res, stencil_4, root, stencil_424, stencil_425, dynamic_address);
	hw_uint<32>  stencil_4_stencil_425_merged949_36_res = stencil_425_merged949_write.extract<128, 159>();
	stencil_4_stencil_425_merged949_36_write(stencil_4_stencil_425_merged949_36_res, stencil_4, root, stencil_424, stencil_425, dynamic_address);
	hw_uint<32>  stencil_4_stencil_425_merged949_37_res = stencil_425_merged949_write.extract<160, 191>();
	stencil_4_stencil_425_merged949_37_write(stencil_4_stencil_425_merged949_37_res, stencil_4, root, stencil_424, stencil_425, dynamic_address);
	hw_uint<32>  stencil_4_stencil_425_merged949_38_res = stencil_425_merged949_write.extract<192, 223>();
	stencil_4_stencil_425_merged949_38_write(stencil_4_stencil_425_merged949_38_res, stencil_4, root, stencil_424, stencil_425, dynamic_address);
	hw_uint<32>  stencil_4_stencil_425_merged949_39_res = stencil_425_merged949_write.extract<224, 255>();
	stencil_4_stencil_425_merged949_39_write(stencil_4_stencil_425_merged949_39_res, stencil_4, root, stencil_424, stencil_425, dynamic_address);
	hw_uint<32>  stencil_4_stencil_425_merged949_40_res = stencil_425_merged949_write.extract<256, 287>();
	stencil_4_stencil_425_merged949_40_write(stencil_4_stencil_425_merged949_40_res, stencil_4, root, stencil_424, stencil_425, dynamic_address);
	hw_uint<32>  stencil_4_stencil_425_merged949_41_res = stencil_425_merged949_write.extract<288, 319>();
	stencil_4_stencil_425_merged949_41_write(stencil_4_stencil_425_merged949_41_res, stencil_4, root, stencil_424, stencil_425, dynamic_address);
	hw_uint<32>  stencil_4_stencil_425_merged949_42_res = stencil_425_merged949_write.extract<320, 351>();
	stencil_4_stencil_425_merged949_42_write(stencil_4_stencil_425_merged949_42_res, stencil_4, root, stencil_424, stencil_425, dynamic_address);
	hw_uint<32>  stencil_4_stencil_425_merged949_43_res = stencil_425_merged949_write.extract<352, 383>();
	stencil_4_stencil_425_merged949_43_write(stencil_4_stencil_425_merged949_43_res, stencil_4, root, stencil_424, stencil_425, dynamic_address);
	hw_uint<32>  stencil_4_stencil_425_merged949_44_res = stencil_425_merged949_write.extract<384, 415>();
	stencil_4_stencil_425_merged949_44_write(stencil_4_stencil_425_merged949_44_res, stencil_4, root, stencil_424, stencil_425, dynamic_address);
	hw_uint<32>  stencil_4_stencil_425_merged949_45_res = stencil_425_merged949_write.extract<416, 447>();
	stencil_4_stencil_425_merged949_45_write(stencil_4_stencil_425_merged949_45_res, stencil_4, root, stencil_424, stencil_425, dynamic_address);
	hw_uint<32>  stencil_4_stencil_425_merged949_46_res = stencil_425_merged949_write.extract<448, 479>();
	stencil_4_stencil_425_merged949_46_write(stencil_4_stencil_425_merged949_46_res, stencil_4, root, stencil_424, stencil_425, dynamic_address);
	hw_uint<32>  stencil_4_stencil_425_merged949_47_res = stencil_425_merged949_write.extract<480, 511>();
	stencil_4_stencil_425_merged949_47_write(stencil_4_stencil_425_merged949_47_res, stencil_4, root, stencil_424, stencil_425, dynamic_address);
}

// stencil_4_ld64_merged980_read
//	stencil_4_stencil_4_ld64_merged980_16
//	stencil_4_stencil_4_ld64_merged980_17
//	stencil_4_stencil_4_ld64_merged980_18
//	stencil_4_stencil_4_ld64_merged980_19
//	stencil_4_stencil_4_ld64_merged980_20
//	stencil_4_stencil_4_ld64_merged980_21
//	stencil_4_stencil_4_ld64_merged980_22
//	stencil_4_stencil_4_ld64_merged980_23
//	stencil_4_stencil_4_ld64_merged980_24
//	stencil_4_stencil_4_ld64_merged980_25
//	stencil_4_stencil_4_ld64_merged980_26
//	stencil_4_stencil_4_ld64_merged980_27
//	stencil_4_stencil_4_ld64_merged980_28
//	stencil_4_stencil_4_ld64_merged980_29
//	stencil_4_stencil_4_ld64_merged980_30
//	stencil_4_stencil_4_ld64_merged980_31
inline hw_uint<512> stencil_4_stencil_4_ld64_merged980_read_bundle_read(stencil_4_cache& stencil_4, int root, int stencil_4_ld65, int stencil_4_ld64, int dynamic_address) {
  // # of ports in bundle: 16
    // stencil_4_stencil_4_ld64_merged980_16
    // stencil_4_stencil_4_ld64_merged980_17
    // stencil_4_stencil_4_ld64_merged980_18
    // stencil_4_stencil_4_ld64_merged980_19
    // stencil_4_stencil_4_ld64_merged980_20
    // stencil_4_stencil_4_ld64_merged980_21
    // stencil_4_stencil_4_ld64_merged980_22
    // stencil_4_stencil_4_ld64_merged980_23
    // stencil_4_stencil_4_ld64_merged980_24
    // stencil_4_stencil_4_ld64_merged980_25
    // stencil_4_stencil_4_ld64_merged980_26
    // stencil_4_stencil_4_ld64_merged980_27
    // stencil_4_stencil_4_ld64_merged980_28
    // stencil_4_stencil_4_ld64_merged980_29
    // stencil_4_stencil_4_ld64_merged980_30
    // stencil_4_stencil_4_ld64_merged980_31

	hw_uint<512> result;
	hw_uint<32>  stencil_4_stencil_4_ld64_merged980_16_res = stencil_4_stencil_4_ld64_merged980_16_select(stencil_4, root, stencil_4_ld65, stencil_4_ld64, dynamic_address);
	set_at<0, 512>(result, stencil_4_stencil_4_ld64_merged980_16_res);
	hw_uint<32>  stencil_4_stencil_4_ld64_merged980_17_res = stencil_4_stencil_4_ld64_merged980_17_select(stencil_4, root, stencil_4_ld65, stencil_4_ld64, dynamic_address);
	set_at<32, 512>(result, stencil_4_stencil_4_ld64_merged980_17_res);
	hw_uint<32>  stencil_4_stencil_4_ld64_merged980_18_res = stencil_4_stencil_4_ld64_merged980_18_select(stencil_4, root, stencil_4_ld65, stencil_4_ld64, dynamic_address);
	set_at<64, 512>(result, stencil_4_stencil_4_ld64_merged980_18_res);
	hw_uint<32>  stencil_4_stencil_4_ld64_merged980_19_res = stencil_4_stencil_4_ld64_merged980_19_select(stencil_4, root, stencil_4_ld65, stencil_4_ld64, dynamic_address);
	set_at<96, 512>(result, stencil_4_stencil_4_ld64_merged980_19_res);
	hw_uint<32>  stencil_4_stencil_4_ld64_merged980_20_res = stencil_4_stencil_4_ld64_merged980_20_select(stencil_4, root, stencil_4_ld65, stencil_4_ld64, dynamic_address);
	set_at<128, 512>(result, stencil_4_stencil_4_ld64_merged980_20_res);
	hw_uint<32>  stencil_4_stencil_4_ld64_merged980_21_res = stencil_4_stencil_4_ld64_merged980_21_select(stencil_4, root, stencil_4_ld65, stencil_4_ld64, dynamic_address);
	set_at<160, 512>(result, stencil_4_stencil_4_ld64_merged980_21_res);
	hw_uint<32>  stencil_4_stencil_4_ld64_merged980_22_res = stencil_4_stencil_4_ld64_merged980_22_select(stencil_4, root, stencil_4_ld65, stencil_4_ld64, dynamic_address);
	set_at<192, 512>(result, stencil_4_stencil_4_ld64_merged980_22_res);
	hw_uint<32>  stencil_4_stencil_4_ld64_merged980_23_res = stencil_4_stencil_4_ld64_merged980_23_select(stencil_4, root, stencil_4_ld65, stencil_4_ld64, dynamic_address);
	set_at<224, 512>(result, stencil_4_stencil_4_ld64_merged980_23_res);
	hw_uint<32>  stencil_4_stencil_4_ld64_merged980_24_res = stencil_4_stencil_4_ld64_merged980_24_select(stencil_4, root, stencil_4_ld65, stencil_4_ld64, dynamic_address);
	set_at<256, 512>(result, stencil_4_stencil_4_ld64_merged980_24_res);
	hw_uint<32>  stencil_4_stencil_4_ld64_merged980_25_res = stencil_4_stencil_4_ld64_merged980_25_select(stencil_4, root, stencil_4_ld65, stencil_4_ld64, dynamic_address);
	set_at<288, 512>(result, stencil_4_stencil_4_ld64_merged980_25_res);
	hw_uint<32>  stencil_4_stencil_4_ld64_merged980_26_res = stencil_4_stencil_4_ld64_merged980_26_select(stencil_4, root, stencil_4_ld65, stencil_4_ld64, dynamic_address);
	set_at<320, 512>(result, stencil_4_stencil_4_ld64_merged980_26_res);
	hw_uint<32>  stencil_4_stencil_4_ld64_merged980_27_res = stencil_4_stencil_4_ld64_merged980_27_select(stencil_4, root, stencil_4_ld65, stencil_4_ld64, dynamic_address);
	set_at<352, 512>(result, stencil_4_stencil_4_ld64_merged980_27_res);
	hw_uint<32>  stencil_4_stencil_4_ld64_merged980_28_res = stencil_4_stencil_4_ld64_merged980_28_select(stencil_4, root, stencil_4_ld65, stencil_4_ld64, dynamic_address);
	set_at<384, 512>(result, stencil_4_stencil_4_ld64_merged980_28_res);
	hw_uint<32>  stencil_4_stencil_4_ld64_merged980_29_res = stencil_4_stencil_4_ld64_merged980_29_select(stencil_4, root, stencil_4_ld65, stencil_4_ld64, dynamic_address);
	set_at<416, 512>(result, stencil_4_stencil_4_ld64_merged980_29_res);
	hw_uint<32>  stencil_4_stencil_4_ld64_merged980_30_res = stencil_4_stencil_4_ld64_merged980_30_select(stencil_4, root, stencil_4_ld65, stencil_4_ld64, dynamic_address);
	set_at<448, 512>(result, stencil_4_stencil_4_ld64_merged980_30_res);
	hw_uint<32>  stencil_4_stencil_4_ld64_merged980_31_res = stencil_4_stencil_4_ld64_merged980_31_select(stencil_4, root, stencil_4_ld65, stencil_4_ld64, dynamic_address);
	set_at<480, 512>(result, stencil_4_stencil_4_ld64_merged980_31_res);
	return result;
}

// Total re-use buffer capacity: 126464 bits


// Operation logic
inline void stencil_425_merged949(stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, stencil_4_cache& stencil_4, int root, int stencil_424, int stencil_425) {
  // Dynamic address computation

	// Consume: stencil_3_FIFO_buf91
	auto stencil_3_FIFO_buf91__lp__lp_16_m_stencil_425__p__15_rp___p___m_2_rp___p___m_1_c_______lp_stencil_424__p___m_2_rp___p___m_1_value = stencil_3_FIFO_buf91_stencil_425_merged949_read_bundle_read(stencil_3_FIFO_buf91/* source_delay */, root, stencil_424, stencil_425, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_425_cu947(stencil_3_FIFO_buf91__lp__lp_16_m_stencil_425__p__15_rp___p___m_2_rp___p___m_1_c_______lp_stencil_424__p___m_2_rp___p___m_1_value);
	// Produce: stencil_4
	stencil_4_stencil_425_merged949_write_bundle_write(/* arg names */compute_result, stencil_4, root, stencil_424, stencil_425, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stencil_4_ld64_merged980(stencil_4_cache& stencil_4, HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */stencil_4_to_gp_763, int root, int stencil_4_ld65, int stencil_4_ld64) {
  // Dynamic address computation

	// Consume: stencil_4
	auto stencil_4__lp__lp_16_m_stencil_4_ld64__p__15_rp___p___m_2_rp__c_______lp_stencil_4_ld65__p___m_2_rp__value = stencil_4_stencil_4_ld64_merged980_read_bundle_read(stencil_4/* source_delay */, root, stencil_4_ld65, stencil_4_ld64, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_4_ld64_cu979(stencil_4__lp__lp_16_m_stencil_4_ld64__p__15_rp___p___m_2_rp__c_______lp_stencil_4_ld65__p___m_2_rp__value);
	// Produce: stencil_4_to_gp_763
	stencil_4_to_gp_763.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stencil_3_to_gp_659_ld92_merged982(HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */stencil_3_to_gp_659, stencil_3_FIFO_buf91_cache& stencil_3_FIFO_buf91, int root, int stencil_3_to_gp_659_ld93, int stencil_3_to_gp_659_ld92) {
  // Dynamic address computation

	// Consume: stencil_3_to_gp_659
	auto stencil_3_to_gp_659__lp__lp_16_m_stencil_3_to_gp_659_ld92__p__15_rp___p___m_3_rp__c_______lp_stencil_3_to_gp_659_ld93__p___m_3_rp__value = stencil_3_to_gp_659.read();
	auto compute_result = stencil_3_to_gp_659_ld92_cu981(stencil_3_to_gp_659__lp__lp_16_m_stencil_3_to_gp_659_ld92__p__15_rp___p___m_3_rp__c_______lp_stencil_3_to_gp_659_ld93__p___m_3_rp__value);
	// Produce: stencil_3_FIFO_buf91
	stencil_3_FIFO_buf91_stencil_3_to_gp_659_ld92_merged982_write_bundle_write(/* arg names */compute_result, stencil_3_FIFO_buf91, root, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_3_to_gp_659_ld93_stencil_424_stencil_4_ld65_(HWStream<hw_uint<512> >& /* get_args num ports = 16 */stencil_3_to_gp_659, HWStream<hw_uint<512> >& /* no bundle get_args num ports = 16 */stencil_4_to_gp_763) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_3_to_gp_659_ld93_stencil_424_stencil_4_ld65__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_3_FIFO_buf91_cache stencil_3_FIFO_buf91;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_4_cache stencil_4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__

#endif // __VIVADO_SYNTH__

// schedule: { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122; stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121; stencil_4_ld64_merged980[root = 0, stencil_4_ld65, stencil_4_ld64] -> [2 + stencil_4_ld65, 1 + stencil_4_ld64, 2] : 0 <= stencil_4_ld65 <= 1083 and 0 <= stencil_4_ld64 <= 121 }
//   { stencil_3_to_gp_659_ld92_merged982[root = 0, stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92] -> [stencil_3_to_gp_659_ld93, stencil_3_to_gp_659_ld92, 0] : 0 <= stencil_3_to_gp_659_ld93 <= 1085 and 0 <= stencil_3_to_gp_659_ld92 <= 122 }
// Condition for stencil_3_to_gp_659_ld92_merged982(((i2 == 0) && (i0 >= 0) && (1085 - i0 >= 0) && (i1 >= 0) && (122 - i1 >= 0)))
//   { stencil_425_merged949[root = 0, stencil_424, stencil_425] -> [2 + stencil_424, 1 + stencil_425, 1] : 0 <= stencil_424 <= 1083 and 0 <= stencil_425 <= 121 }
// Condition for stencil_425_merged949(((-1 + i2 == 0) && (-2 + i0 >= 0) && (1085 - i0 >= 0) && (-1 + i1 >= 0) && (122 - i1 >= 0)))
//   { stencil_4_ld64_merged980[root = 0, stencil_4_ld65, stencil_4_ld64] -> [2 + stencil_4_ld65, 1 + stencil_4_ld64, 2] : 0 <= stencil_4_ld65 <= 1083 and 0 <= stencil_4_ld64 <= 121 }
// Condition for stencil_4_ld64_merged980(((-2 + i2 == 0) && (-2 + i0 >= 0) && (1085 - i0 >= 0) && (-1 + i1 >= 0) && (122 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 1085; c0 += 1)
  for (int c1 = 0; c1 <= 122; c1 += 1) {
    stencil_3_to_gp_659_ld92_merged982(0, c0, c1);
    if (c0 >= 2 && c1 >= 1) {
      stencil_425_merged949(0, c0 - 2, c1 - 1);
      stencil_4_ld64_merged980(0, c0 - 2, c1 - 1);
    }
  }

  */
	for (int c0 = 0; c0 <= 1085; c0 += 1)
	  for (int c1 = 0; c1 <= 122; c1 += 1) {
	    stencil_3_to_gp_659_ld92_merged982(stencil_3_to_gp_659 /* buf name */, stencil_3_FIFO_buf91, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 1) {
	      stencil_425_merged949(stencil_3_FIFO_buf91 /* buf name */, stencil_4, 0, c0 - 2, c1 - 1);
	      stencil_4_ld64_merged980(stencil_4 /* buf name */, stencil_4_to_gp_763, 0, c0 - 2, c1 - 1);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_3_to_gp_659_ld93_stencil_424_stencil_4_ld65__wrapper(HWStream<hw_uint<512> >& /* get_args num ports = 16 */stencil_3_to_gp_659, HWStream<hw_uint<512> >& /* no bundle get_args num ports = 16 */stencil_4_to_gp_763, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_3_to_gp_659_ld93_stencil_424_stencil_4_ld65_(stencil_3_to_gp_659, stencil_4_to_gp_763);
  }
}
#include "hw_classes.h"

struct stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_192_merged_banks_9_cache {
	// RAM Box: {[13, 1933], [-2, 1081]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 121> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 121> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_123() {
		return f4;
	}

	inline hw_uint<32>  peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_245() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_193_merged_banks_9_cache {
	// RAM Box: {[12, 1932], [-2, 1081]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 121> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 121> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_123() {
		return f4;
	}

	inline hw_uint<32>  peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_245() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_194_merged_banks_9_cache {
	// RAM Box: {[11, 1931], [-2, 1081]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 121> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 121> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_123() {
		return f4;
	}

	inline hw_uint<32>  peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_245() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_195_merged_banks_9_cache {
	// RAM Box: {[10, 1930], [-2, 1081]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 121> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 121> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_123() {
		return f4;
	}

	inline hw_uint<32>  peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_245() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_196_merged_banks_9_cache {
	// RAM Box: {[9, 1929], [-2, 1081]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 121> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 121> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_123() {
		return f4;
	}

	inline hw_uint<32>  peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_245() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_197_merged_banks_9_cache {
	// RAM Box: {[8, 1928], [-2, 1081]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 121> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 121> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_123() {
		return f4;
	}

	inline hw_uint<32>  peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_245() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_198_merged_banks_9_cache {
	// RAM Box: {[7, 1927], [-2, 1081]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 121> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 121> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_123() {
		return f4;
	}

	inline hw_uint<32>  peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_245() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_199_merged_banks_9_cache {
	// RAM Box: {[6, 1926], [-2, 1081]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 121> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 121> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_123() {
		return f4;
	}

	inline hw_uint<32>  peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_245() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_200_merged_banks_9_cache {
	// RAM Box: {[5, 1925], [-2, 1081]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 121> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 121> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_123() {
		return f4;
	}

	inline hw_uint<32>  peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_245() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_201_merged_banks_9_cache {
	// RAM Box: {[4, 1924], [-2, 1081]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 121> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 121> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_123() {
		return f4;
	}

	inline hw_uint<32>  peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_245() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_202_merged_banks_9_cache {
	// RAM Box: {[3, 1923], [-2, 1081]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 121> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 121> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_123() {
		return f4;
	}

	inline hw_uint<32>  peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_245() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_203_merged_banks_9_cache {
	// RAM Box: {[2, 1922], [-2, 1081]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 121> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 121> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_123() {
		return f4;
	}

	inline hw_uint<32>  peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_245() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_204_merged_banks_9_cache {
	// RAM Box: {[1, 1921], [-2, 1081]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 121> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 121> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_123() {
		return f4;
	}

	inline hw_uint<32>  peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_245() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_205_merged_banks_9_cache {
	// RAM Box: {[0, 1920], [-2, 1081]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 121> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 121> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_123() {
		return f4;
	}

	inline hw_uint<32>  peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_245() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_206_merged_banks_9_cache {
	// RAM Box: {[-1, 1935], [-2, 1081]}
	// Capacity: 246
	// # of read delays: 6
  // 0, 1, 122, 123, 244, 245
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 120> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 120> f7;
	hw_uint<32>  f8;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_122() {
		return f4;
	}

	inline hw_uint<32>  peek_123() {
		return f6;
	}

	inline hw_uint<32>  peek_243() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_244() {
		return f8;
	}

	inline hw_uint<32>  peek_245() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_207_merged_banks_9_cache {
	// RAM Box: {[-2, 1934], [-2, 1081]}
	// Capacity: 246
	// # of read delays: 6
  // 0, 1, 122, 123, 244, 245
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 120> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 120> f7;
	hw_uint<32>  f8;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_122() {
		return f4;
	}

	inline hw_uint<32>  peek_123() {
		return f6;
	}

	inline hw_uint<32>  peek_243() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_244() {
		return f8;
	}

	inline hw_uint<32>  peek_245() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_4_FIFO_buf95_cache {
  // # of banks: 16
  stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_192_merged_banks_9_cache stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_192_merged_banks_9;
  stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_193_merged_banks_9_cache stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_193_merged_banks_9;
  stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_194_merged_banks_9_cache stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_194_merged_banks_9;
  stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_195_merged_banks_9_cache stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_195_merged_banks_9;
  stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_196_merged_banks_9_cache stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_196_merged_banks_9;
  stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_197_merged_banks_9_cache stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_197_merged_banks_9;
  stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_198_merged_banks_9_cache stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_198_merged_banks_9;
  stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_199_merged_banks_9_cache stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_199_merged_banks_9;
  stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_200_merged_banks_9_cache stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_200_merged_banks_9;
  stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_201_merged_banks_9_cache stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_201_merged_banks_9;
  stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_202_merged_banks_9_cache stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_202_merged_banks_9;
  stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_203_merged_banks_9_cache stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_203_merged_banks_9;
  stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_204_merged_banks_9_cache stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_204_merged_banks_9;
  stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_205_merged_banks_9_cache stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_205_merged_banks_9;
  stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_206_merged_banks_9_cache stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_206_merged_banks_9;
  stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_207_merged_banks_9_cache stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_207_merged_banks_9;
};



inline void stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_192_write(hw_uint<32> & stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_192, stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_4_to_gp_763_ld97, int stencil_4_to_gp_763_ld96, int dynamic_address) {
  stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_192_merged_banks_9.push(stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_192);
}

inline void stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_193_write(hw_uint<32> & stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_193, stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_4_to_gp_763_ld97, int stencil_4_to_gp_763_ld96, int dynamic_address) {
  stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_193_merged_banks_9.push(stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_193);
}

inline void stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_194_write(hw_uint<32> & stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_194, stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_4_to_gp_763_ld97, int stencil_4_to_gp_763_ld96, int dynamic_address) {
  stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_194_merged_banks_9.push(stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_194);
}

inline void stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_195_write(hw_uint<32> & stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_195, stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_4_to_gp_763_ld97, int stencil_4_to_gp_763_ld96, int dynamic_address) {
  stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_195_merged_banks_9.push(stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_195);
}

inline void stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_196_write(hw_uint<32> & stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_196, stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_4_to_gp_763_ld97, int stencil_4_to_gp_763_ld96, int dynamic_address) {
  stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_196_merged_banks_9.push(stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_196);
}

inline void stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_197_write(hw_uint<32> & stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_197, stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_4_to_gp_763_ld97, int stencil_4_to_gp_763_ld96, int dynamic_address) {
  stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_197_merged_banks_9.push(stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_197);
}

inline void stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_198_write(hw_uint<32> & stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_198, stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_4_to_gp_763_ld97, int stencil_4_to_gp_763_ld96, int dynamic_address) {
  stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_198_merged_banks_9.push(stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_198);
}

inline void stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_199_write(hw_uint<32> & stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_199, stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_4_to_gp_763_ld97, int stencil_4_to_gp_763_ld96, int dynamic_address) {
  stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_199_merged_banks_9.push(stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_199);
}

inline void stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_200_write(hw_uint<32> & stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_200, stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_4_to_gp_763_ld97, int stencil_4_to_gp_763_ld96, int dynamic_address) {
  stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_200_merged_banks_9.push(stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_200);
}

inline void stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_201_write(hw_uint<32> & stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_201, stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_4_to_gp_763_ld97, int stencil_4_to_gp_763_ld96, int dynamic_address) {
  stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_201_merged_banks_9.push(stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_201);
}

inline void stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_202_write(hw_uint<32> & stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_202, stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_4_to_gp_763_ld97, int stencil_4_to_gp_763_ld96, int dynamic_address) {
  stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_202_merged_banks_9.push(stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_202);
}

inline void stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_203_write(hw_uint<32> & stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_203, stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_4_to_gp_763_ld97, int stencil_4_to_gp_763_ld96, int dynamic_address) {
  stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_203_merged_banks_9.push(stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_203);
}

inline void stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_204_write(hw_uint<32> & stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_204, stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_4_to_gp_763_ld97, int stencil_4_to_gp_763_ld96, int dynamic_address) {
  stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_204_merged_banks_9.push(stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_204);
}

inline void stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_205_write(hw_uint<32> & stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_205, stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_4_to_gp_763_ld97, int stencil_4_to_gp_763_ld96, int dynamic_address) {
  stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_205_merged_banks_9.push(stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_205);
}

inline void stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_206_write(hw_uint<32> & stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_206, stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_4_to_gp_763_ld97, int stencil_4_to_gp_763_ld96, int dynamic_address) {
  stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_206_merged_banks_9.push(stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_206);
}

inline void stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_207_write(hw_uint<32> & stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_207, stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_4_to_gp_763_ld97, int stencil_4_to_gp_763_ld96, int dynamic_address) {
  stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_207_merged_banks_9.push(stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_207);
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_100_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_100 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[10 + 16stencil_530, -1 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_195 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_195_merged_banks_9.peek_123();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_195;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_101_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_101 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[10 + 16stencil_530, stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_195 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_195_merged_banks_9.peek_1();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_195;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_102_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_102 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[7 + 16stencil_530, -2 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_198 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_198_merged_banks_9.peek_245();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_198;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_103_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_103 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[7 + 16stencil_530, -1 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_198 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_198_merged_banks_9.peek_123();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_198;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_104_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_104 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[7 + 16stencil_530, stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_198 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_198_merged_banks_9.peek_1();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_198;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_105_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_105 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[8 + 16stencil_530, -2 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_197 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_197_merged_banks_9.peek_245();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_197;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_106_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_106 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[8 + 16stencil_530, -1 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_197 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_197_merged_banks_9.peek_123();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_197;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_107_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_107 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[8 + 16stencil_530, stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_197 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_197_merged_banks_9.peek_1();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_197;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_108_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_108 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[9 + 16stencil_530, -2 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_196 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_196_merged_banks_9.peek_245();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_196;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_109_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_109 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[9 + 16stencil_530, -1 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_196 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_196_merged_banks_9.peek_123();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_196;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_110_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_110 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[9 + 16stencil_530, stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_196 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_196_merged_banks_9.peek_1();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_196;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_111_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_111 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[6 + 16stencil_530, -2 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_199 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_199_merged_banks_9.peek_245();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_199;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_112_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_112 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[6 + 16stencil_530, -1 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_199 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_199_merged_banks_9.peek_123();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_199;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_113_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_113 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[6 + 16stencil_530, stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_199 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_199_merged_banks_9.peek_1();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_199;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_114_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_114 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[7 + 16stencil_530, -2 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_198 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_198_merged_banks_9.peek_245();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_198;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_115_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_115 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[7 + 16stencil_530, -1 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_198 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_198_merged_banks_9.peek_123();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_198;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_116_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_116 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[7 + 16stencil_530, stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_198 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_198_merged_banks_9.peek_1();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_198;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_117_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_117 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[8 + 16stencil_530, -2 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_197 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_197_merged_banks_9.peek_245();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_197;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_118_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_118 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[8 + 16stencil_530, -1 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_197 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_197_merged_banks_9.peek_123();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_197;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_119_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_119 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[8 + 16stencil_530, stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_197 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_197_merged_banks_9.peek_1();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_197;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_120_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_120 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[5 + 16stencil_530, -2 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_200 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_200_merged_banks_9.peek_245();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_200;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_121_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_121 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[5 + 16stencil_530, -1 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_200 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_200_merged_banks_9.peek_123();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_200;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_122_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_122 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[5 + 16stencil_530, stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_200 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_200_merged_banks_9.peek_1();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_200;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_123_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_123 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[6 + 16stencil_530, -2 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_199 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_199_merged_banks_9.peek_245();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_199;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_124_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_124 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[6 + 16stencil_530, -1 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_199 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_199_merged_banks_9.peek_123();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_199;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_125_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_125 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[6 + 16stencil_530, stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_199 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_199_merged_banks_9.peek_1();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_199;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_126_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_126 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[7 + 16stencil_530, -2 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_198 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_198_merged_banks_9.peek_245();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_198;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_127_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_127 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[7 + 16stencil_530, -1 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_198 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_198_merged_banks_9.peek_123();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_198;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_128_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_128 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[7 + 16stencil_530, stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_198 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_198_merged_banks_9.peek_1();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_198;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_129_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_129 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[4 + 16stencil_530, -2 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_201 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_201_merged_banks_9.peek_245();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_201;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_130_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_130 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[4 + 16stencil_530, -1 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_201 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_201_merged_banks_9.peek_123();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_201;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_131_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_131 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[4 + 16stencil_530, stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_201 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_201_merged_banks_9.peek_1();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_201;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_132_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_132 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[5 + 16stencil_530, -2 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_200 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_200_merged_banks_9.peek_245();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_200;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_133_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_133 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[5 + 16stencil_530, -1 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_200 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_200_merged_banks_9.peek_123();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_200;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_134_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_134 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[5 + 16stencil_530, stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_200 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_200_merged_banks_9.peek_1();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_200;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_135_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_135 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[6 + 16stencil_530, -2 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_199 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_199_merged_banks_9.peek_245();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_199;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_136_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_136 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[6 + 16stencil_530, -1 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_199 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_199_merged_banks_9.peek_123();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_199;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_137_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_137 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[6 + 16stencil_530, stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_199 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_199_merged_banks_9.peek_1();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_199;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_138_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_138 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[3 + 16stencil_530, -2 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_202 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_202_merged_banks_9.peek_245();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_202;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_139_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_139 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[3 + 16stencil_530, -1 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_202 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_202_merged_banks_9.peek_123();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_202;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_140_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_140 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[3 + 16stencil_530, stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_202 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_202_merged_banks_9.peek_1();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_202;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_141_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_141 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[4 + 16stencil_530, -2 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_201 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_201_merged_banks_9.peek_245();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_201;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_142_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_142 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[4 + 16stencil_530, -1 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_201 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_201_merged_banks_9.peek_123();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_201;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_143_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_143 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[4 + 16stencil_530, stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_201 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_201_merged_banks_9.peek_1();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_201;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_144_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_144 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[5 + 16stencil_530, -2 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_200 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_200_merged_banks_9.peek_245();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_200;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_145_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_145 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[5 + 16stencil_530, -1 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_200 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_200_merged_banks_9.peek_123();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_200;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_146_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_146 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[5 + 16stencil_530, stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_200 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_200_merged_banks_9.peek_1();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_200;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_147_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_147 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[2 + 16stencil_530, -2 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_203 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_203_merged_banks_9.peek_245();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_203;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_148_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_148 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[2 + 16stencil_530, -1 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_203 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_203_merged_banks_9.peek_123();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_203;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_149_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_149 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[2 + 16stencil_530, stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_203 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_203_merged_banks_9.peek_1();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_203;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_150_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_150 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[3 + 16stencil_530, -2 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_202 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_202_merged_banks_9.peek_245();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_202;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_151_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_151 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[3 + 16stencil_530, -1 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_202 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_202_merged_banks_9.peek_123();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_202;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_152_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_152 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[3 + 16stencil_530, stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_202 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_202_merged_banks_9.peek_1();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_202;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_153_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_153 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[4 + 16stencil_530, -2 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_201 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_201_merged_banks_9.peek_245();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_201;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_154_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_154 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[4 + 16stencil_530, -1 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_201 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_201_merged_banks_9.peek_123();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_201;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_155_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_155 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[4 + 16stencil_530, stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_201 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_201_merged_banks_9.peek_1();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_201;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_156_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_156 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[1 + 16stencil_530, -2 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_204 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_204_merged_banks_9.peek_245();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_204;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_157_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_157 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[1 + 16stencil_530, -1 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_204 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_204_merged_banks_9.peek_123();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_204;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_158_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_158 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[1 + 16stencil_530, stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_204 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_204_merged_banks_9.peek_1();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_204;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_159_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_159 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[2 + 16stencil_530, -2 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_203 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_203_merged_banks_9.peek_245();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_203;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_160_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_160 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[2 + 16stencil_530, -1 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_203 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_203_merged_banks_9.peek_123();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_203;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_161_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_161 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[2 + 16stencil_530, stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_203 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_203_merged_banks_9.peek_1();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_203;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_162_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_162 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[3 + 16stencil_530, -2 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_202 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_202_merged_banks_9.peek_245();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_202;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_163_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_163 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[3 + 16stencil_530, -1 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_202 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_202_merged_banks_9.peek_123();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_202;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_164_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_164 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[3 + 16stencil_530, stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_202 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_202_merged_banks_9.peek_1();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_202;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_165_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_165 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[16stencil_530, -2 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_205 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_205_merged_banks_9.peek_245();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_205;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_166_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_166 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[16stencil_530, -1 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_205 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_205_merged_banks_9.peek_123();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_205;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_167_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_167 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[16stencil_530, stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_205 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_205_merged_banks_9.peek_1();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_205;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_168_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_168 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[1 + 16stencil_530, -2 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_204 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_204_merged_banks_9.peek_245();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_204;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_169_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_169 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[1 + 16stencil_530, -1 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_204 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_204_merged_banks_9.peek_123();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_204;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_170_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_170 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[1 + 16stencil_530, stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_204 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_204_merged_banks_9.peek_1();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_204;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_171_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_171 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[2 + 16stencil_530, -2 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_203 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_203_merged_banks_9.peek_245();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_203;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_172_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_172 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[2 + 16stencil_530, -1 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_203 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_203_merged_banks_9.peek_123();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_203;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_173_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_173 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[2 + 16stencil_530, stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_203 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_203_merged_banks_9.peek_1();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_203;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_174_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_174 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[-1 + 16stencil_530, -2 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_206 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_206_merged_banks_9.peek_245();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_206;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_175_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_175 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[-1 + 16stencil_530, -1 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_206 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_206_merged_banks_9.peek_123();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_206;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_176_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_176 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[-1 + 16stencil_530, stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_206 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_206_merged_banks_9.peek_1();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_206;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_177_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_177 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[16stencil_530, -2 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_205 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_205_merged_banks_9.peek_245();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_205;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_178_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_178 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[16stencil_530, -1 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_205 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_205_merged_banks_9.peek_123();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_205;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_179_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_179 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[16stencil_530, stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_205 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_205_merged_banks_9.peek_1();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_205;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_180_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_180 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[1 + 16stencil_530, -2 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_204 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_204_merged_banks_9.peek_245();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_204;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_181_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_181 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[1 + 16stencil_530, -1 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_204 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_204_merged_banks_9.peek_123();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_204;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_182_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_182 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[1 + 16stencil_530, stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_204 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_204_merged_banks_9.peek_1();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_204;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_183_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_183 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[-2 + 16stencil_530, -2 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_207 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_207_merged_banks_9.peek_245();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_207;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_184_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_184 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[-2 + 16stencil_530, -1 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_207 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_207_merged_banks_9.peek_123();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_207;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_185_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_185 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[-2 + 16stencil_530, stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_207 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_207_merged_banks_9.peek_1();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_207;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_186_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_186 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[-1 + 16stencil_530, -2 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_206 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_206_merged_banks_9.peek_245();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_206;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_187_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_187 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[-1 + 16stencil_530, -1 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_206 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_206_merged_banks_9.peek_123();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_206;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_188_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_188 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[-1 + 16stencil_530, stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_206 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_206_merged_banks_9.peek_1();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_206;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_189_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_189 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[16stencil_530, -2 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_205 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_205_merged_banks_9.peek_245();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_205;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_190_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_190 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[16stencil_530, -1 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_205 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_205_merged_banks_9.peek_123();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_205;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_191_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_191 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[16stencil_530, stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_205 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_205_merged_banks_9.peek_1();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_205;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_48_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_48 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[13 + 16stencil_530, -2 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_192 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_192_merged_banks_9.peek_245();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_192;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_49_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_49 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[13 + 16stencil_530, -1 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_192 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_192_merged_banks_9.peek_123();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_192;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_50_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_50 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[13 + 16stencil_530, stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_192 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_192_merged_banks_9.peek_1();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_192;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_51_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_51 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[14 + 16stencil_530, -2 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_207 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_207_merged_banks_9.peek_244();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_207;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_52_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_52 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[14 + 16stencil_530, -1 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_207 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_207_merged_banks_9.peek_122();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_207;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_53_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_53 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[14 + 16stencil_530, stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_207 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_207_merged_banks_9.peek_0();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_207;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_54_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_54 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[15 + 16stencil_530, -2 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_206 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_206_merged_banks_9.peek_244();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_206;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_55_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_55 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[15 + 16stencil_530, -1 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_206 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_206_merged_banks_9.peek_122();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_206;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_56_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_56 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[15 + 16stencil_530, stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_206 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_206_merged_banks_9.peek_0();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_206;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_57_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_57 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[12 + 16stencil_530, -2 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_193 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_193_merged_banks_9.peek_245();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_193;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_58_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_58 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[12 + 16stencil_530, -1 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_193 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_193_merged_banks_9.peek_123();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_193;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_59_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_59 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[12 + 16stencil_530, stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_193 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_193_merged_banks_9.peek_1();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_193;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_60_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_60 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[13 + 16stencil_530, -2 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_192 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_192_merged_banks_9.peek_245();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_192;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_61_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_61 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[13 + 16stencil_530, -1 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_192 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_192_merged_banks_9.peek_123();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_192;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_62_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_62 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[13 + 16stencil_530, stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_192 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_192_merged_banks_9.peek_1();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_192;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_63_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_63 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[14 + 16stencil_530, -2 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_207 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_207_merged_banks_9.peek_244();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_207;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_64_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_64 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[14 + 16stencil_530, -1 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_207 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_207_merged_banks_9.peek_122();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_207;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_65_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_65 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[14 + 16stencil_530, stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_207 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_207_merged_banks_9.peek_0();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_207;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_66_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_66 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[11 + 16stencil_530, -2 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_194 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_194_merged_banks_9.peek_245();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_194;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_67_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_67 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[11 + 16stencil_530, -1 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_194 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_194_merged_banks_9.peek_123();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_194;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_68_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_68 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[11 + 16stencil_530, stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_194 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_194_merged_banks_9.peek_1();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_194;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_69_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_69 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[12 + 16stencil_530, -2 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_193 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_193_merged_banks_9.peek_245();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_193;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_70_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_70 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[12 + 16stencil_530, -1 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_193 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_193_merged_banks_9.peek_123();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_193;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_71_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_71 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[12 + 16stencil_530, stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_193 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_193_merged_banks_9.peek_1();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_193;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_72_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_72 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[13 + 16stencil_530, -2 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_192 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_192_merged_banks_9.peek_245();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_192;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_73_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_73 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[13 + 16stencil_530, -1 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_192 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_192_merged_banks_9.peek_123();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_192;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_74_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_74 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[13 + 16stencil_530, stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_192 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_192_merged_banks_9.peek_1();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_192;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_75_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_75 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[10 + 16stencil_530, -2 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_195 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_195_merged_banks_9.peek_245();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_195;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_76_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_76 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[10 + 16stencil_530, -1 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_195 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_195_merged_banks_9.peek_123();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_195;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_77_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_77 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[10 + 16stencil_530, stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_195 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_195_merged_banks_9.peek_1();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_195;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_78_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_78 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[11 + 16stencil_530, -2 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_194 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_194_merged_banks_9.peek_245();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_194;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_79_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_79 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[11 + 16stencil_530, -1 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_194 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_194_merged_banks_9.peek_123();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_194;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_80_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_80 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[11 + 16stencil_530, stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_194 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_194_merged_banks_9.peek_1();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_194;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_81_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_81 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[12 + 16stencil_530, -2 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_193 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_193_merged_banks_9.peek_245();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_193;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_82_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_82 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[12 + 16stencil_530, -1 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_193 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_193_merged_banks_9.peek_123();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_193;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_83_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_83 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[12 + 16stencil_530, stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_193 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_193_merged_banks_9.peek_1();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_193;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_84_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_84 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[9 + 16stencil_530, -2 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_196 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_196_merged_banks_9.peek_245();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_196;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_85_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_85 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[9 + 16stencil_530, -1 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_196 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_196_merged_banks_9.peek_123();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_196;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_86_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_86 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[9 + 16stencil_530, stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_196 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_196_merged_banks_9.peek_1();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_196;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_87_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_87 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[10 + 16stencil_530, -2 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_195 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_195_merged_banks_9.peek_245();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_195;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_88_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_88 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[10 + 16stencil_530, -1 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_195 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_195_merged_banks_9.peek_123();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_195;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_89_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_89 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[10 + 16stencil_530, stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_195 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_195_merged_banks_9.peek_1();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_195;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_90_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_90 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[11 + 16stencil_530, -2 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_194 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_194_merged_banks_9.peek_245();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_194;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_91_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_91 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[11 + 16stencil_530, -1 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_194 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_194_merged_banks_9.peek_123();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_194;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_92_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_92 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[11 + 16stencil_530, stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_194 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_194_merged_banks_9.peek_1();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_194;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_93_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_93 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[8 + 16stencil_530, -2 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_197 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_197_merged_banks_9.peek_245();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_197;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_94_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_94 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[8 + 16stencil_530, -1 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_197 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_197_merged_banks_9.peek_123();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_197;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_95_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_95 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[8 + 16stencil_530, stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_197 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_197_merged_banks_9.peek_1();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_197;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_96_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_96 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[9 + 16stencil_530, -2 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_196 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_196_merged_banks_9.peek_245();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_196;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_97_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_97 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[9 + 16stencil_530, -1 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_196 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_196_merged_banks_9.peek_123();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_196;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_98_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_98 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[9 + 16stencil_530, stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_196 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_196_merged_banks_9.peek_1();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_196;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_99_select(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf95_stencil_530_merged952_99 read pattern: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> stencil_4_FIFO_buf95[10 + 16stencil_530, -2 + stencil_529] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Read schedule : { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  // Write schedule: { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
  auto value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_195 = stencil_4_FIFO_buf95.stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_195_merged_banks_9.peek_245();
  return value_stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_195;
  return 0;
}

// # of bundles = 2
// stencil_4_to_gp_763_ld96_merged984_write
//	stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_192
//	stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_193
//	stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_194
//	stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_195
//	stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_196
//	stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_197
//	stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_198
//	stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_199
//	stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_200
//	stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_201
//	stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_202
//	stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_203
//	stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_204
//	stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_205
//	stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_206
//	stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_207
inline void stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_write_bundle_write(hw_uint<512>& stencil_4_to_gp_763_ld96_merged984_write, stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_4_to_gp_763_ld97, int stencil_4_to_gp_763_ld96, int dynamic_address) {
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_192_res = stencil_4_to_gp_763_ld96_merged984_write.extract<0, 31>();
	stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_192_write(stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_192_res, stencil_4_FIFO_buf95, root, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, dynamic_address);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_193_res = stencil_4_to_gp_763_ld96_merged984_write.extract<32, 63>();
	stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_193_write(stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_193_res, stencil_4_FIFO_buf95, root, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, dynamic_address);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_194_res = stencil_4_to_gp_763_ld96_merged984_write.extract<64, 95>();
	stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_194_write(stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_194_res, stencil_4_FIFO_buf95, root, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, dynamic_address);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_195_res = stencil_4_to_gp_763_ld96_merged984_write.extract<96, 127>();
	stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_195_write(stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_195_res, stencil_4_FIFO_buf95, root, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, dynamic_address);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_196_res = stencil_4_to_gp_763_ld96_merged984_write.extract<128, 159>();
	stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_196_write(stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_196_res, stencil_4_FIFO_buf95, root, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, dynamic_address);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_197_res = stencil_4_to_gp_763_ld96_merged984_write.extract<160, 191>();
	stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_197_write(stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_197_res, stencil_4_FIFO_buf95, root, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, dynamic_address);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_198_res = stencil_4_to_gp_763_ld96_merged984_write.extract<192, 223>();
	stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_198_write(stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_198_res, stencil_4_FIFO_buf95, root, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, dynamic_address);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_199_res = stencil_4_to_gp_763_ld96_merged984_write.extract<224, 255>();
	stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_199_write(stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_199_res, stencil_4_FIFO_buf95, root, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, dynamic_address);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_200_res = stencil_4_to_gp_763_ld96_merged984_write.extract<256, 287>();
	stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_200_write(stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_200_res, stencil_4_FIFO_buf95, root, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, dynamic_address);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_201_res = stencil_4_to_gp_763_ld96_merged984_write.extract<288, 319>();
	stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_201_write(stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_201_res, stencil_4_FIFO_buf95, root, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, dynamic_address);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_202_res = stencil_4_to_gp_763_ld96_merged984_write.extract<320, 351>();
	stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_202_write(stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_202_res, stencil_4_FIFO_buf95, root, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, dynamic_address);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_203_res = stencil_4_to_gp_763_ld96_merged984_write.extract<352, 383>();
	stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_203_write(stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_203_res, stencil_4_FIFO_buf95, root, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, dynamic_address);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_204_res = stencil_4_to_gp_763_ld96_merged984_write.extract<384, 415>();
	stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_204_write(stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_204_res, stencil_4_FIFO_buf95, root, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, dynamic_address);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_205_res = stencil_4_to_gp_763_ld96_merged984_write.extract<416, 447>();
	stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_205_write(stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_205_res, stencil_4_FIFO_buf95, root, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, dynamic_address);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_206_res = stencil_4_to_gp_763_ld96_merged984_write.extract<448, 479>();
	stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_206_write(stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_206_res, stencil_4_FIFO_buf95, root, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, dynamic_address);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_207_res = stencil_4_to_gp_763_ld96_merged984_write.extract<480, 511>();
	stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_207_write(stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_207_res, stencil_4_FIFO_buf95, root, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, dynamic_address);
}

// stencil_530_merged952_read
//	stencil_4_FIFO_buf95_stencil_530_merged952_48
//	stencil_4_FIFO_buf95_stencil_530_merged952_49
//	stencil_4_FIFO_buf95_stencil_530_merged952_50
//	stencil_4_FIFO_buf95_stencil_530_merged952_51
//	stencil_4_FIFO_buf95_stencil_530_merged952_52
//	stencil_4_FIFO_buf95_stencil_530_merged952_53
//	stencil_4_FIFO_buf95_stencil_530_merged952_54
//	stencil_4_FIFO_buf95_stencil_530_merged952_55
//	stencil_4_FIFO_buf95_stencil_530_merged952_56
//	stencil_4_FIFO_buf95_stencil_530_merged952_57
//	stencil_4_FIFO_buf95_stencil_530_merged952_58
//	stencil_4_FIFO_buf95_stencil_530_merged952_59
//	stencil_4_FIFO_buf95_stencil_530_merged952_60
//	stencil_4_FIFO_buf95_stencil_530_merged952_61
//	stencil_4_FIFO_buf95_stencil_530_merged952_62
//	stencil_4_FIFO_buf95_stencil_530_merged952_63
//	stencil_4_FIFO_buf95_stencil_530_merged952_64
//	stencil_4_FIFO_buf95_stencil_530_merged952_65
//	stencil_4_FIFO_buf95_stencil_530_merged952_66
//	stencil_4_FIFO_buf95_stencil_530_merged952_67
//	stencil_4_FIFO_buf95_stencil_530_merged952_68
//	stencil_4_FIFO_buf95_stencil_530_merged952_69
//	stencil_4_FIFO_buf95_stencil_530_merged952_70
//	stencil_4_FIFO_buf95_stencil_530_merged952_71
//	stencil_4_FIFO_buf95_stencil_530_merged952_72
//	stencil_4_FIFO_buf95_stencil_530_merged952_73
//	stencil_4_FIFO_buf95_stencil_530_merged952_74
//	stencil_4_FIFO_buf95_stencil_530_merged952_75
//	stencil_4_FIFO_buf95_stencil_530_merged952_76
//	stencil_4_FIFO_buf95_stencil_530_merged952_77
//	stencil_4_FIFO_buf95_stencil_530_merged952_78
//	stencil_4_FIFO_buf95_stencil_530_merged952_79
//	stencil_4_FIFO_buf95_stencil_530_merged952_80
//	stencil_4_FIFO_buf95_stencil_530_merged952_81
//	stencil_4_FIFO_buf95_stencil_530_merged952_82
//	stencil_4_FIFO_buf95_stencil_530_merged952_83
//	stencil_4_FIFO_buf95_stencil_530_merged952_84
//	stencil_4_FIFO_buf95_stencil_530_merged952_85
//	stencil_4_FIFO_buf95_stencil_530_merged952_86
//	stencil_4_FIFO_buf95_stencil_530_merged952_87
//	stencil_4_FIFO_buf95_stencil_530_merged952_88
//	stencil_4_FIFO_buf95_stencil_530_merged952_89
//	stencil_4_FIFO_buf95_stencil_530_merged952_90
//	stencil_4_FIFO_buf95_stencil_530_merged952_91
//	stencil_4_FIFO_buf95_stencil_530_merged952_92
//	stencil_4_FIFO_buf95_stencil_530_merged952_93
//	stencil_4_FIFO_buf95_stencil_530_merged952_94
//	stencil_4_FIFO_buf95_stencil_530_merged952_95
//	stencil_4_FIFO_buf95_stencil_530_merged952_96
//	stencil_4_FIFO_buf95_stencil_530_merged952_97
//	stencil_4_FIFO_buf95_stencil_530_merged952_98
//	stencil_4_FIFO_buf95_stencil_530_merged952_99
//	stencil_4_FIFO_buf95_stencil_530_merged952_100
//	stencil_4_FIFO_buf95_stencil_530_merged952_101
//	stencil_4_FIFO_buf95_stencil_530_merged952_102
//	stencil_4_FIFO_buf95_stencil_530_merged952_103
//	stencil_4_FIFO_buf95_stencil_530_merged952_104
//	stencil_4_FIFO_buf95_stencil_530_merged952_105
//	stencil_4_FIFO_buf95_stencil_530_merged952_106
//	stencil_4_FIFO_buf95_stencil_530_merged952_107
//	stencil_4_FIFO_buf95_stencil_530_merged952_108
//	stencil_4_FIFO_buf95_stencil_530_merged952_109
//	stencil_4_FIFO_buf95_stencil_530_merged952_110
//	stencil_4_FIFO_buf95_stencil_530_merged952_111
//	stencil_4_FIFO_buf95_stencil_530_merged952_112
//	stencil_4_FIFO_buf95_stencil_530_merged952_113
//	stencil_4_FIFO_buf95_stencil_530_merged952_114
//	stencil_4_FIFO_buf95_stencil_530_merged952_115
//	stencil_4_FIFO_buf95_stencil_530_merged952_116
//	stencil_4_FIFO_buf95_stencil_530_merged952_117
//	stencil_4_FIFO_buf95_stencil_530_merged952_118
//	stencil_4_FIFO_buf95_stencil_530_merged952_119
//	stencil_4_FIFO_buf95_stencil_530_merged952_120
//	stencil_4_FIFO_buf95_stencil_530_merged952_121
//	stencil_4_FIFO_buf95_stencil_530_merged952_122
//	stencil_4_FIFO_buf95_stencil_530_merged952_123
//	stencil_4_FIFO_buf95_stencil_530_merged952_124
//	stencil_4_FIFO_buf95_stencil_530_merged952_125
//	stencil_4_FIFO_buf95_stencil_530_merged952_126
//	stencil_4_FIFO_buf95_stencil_530_merged952_127
//	stencil_4_FIFO_buf95_stencil_530_merged952_128
//	stencil_4_FIFO_buf95_stencil_530_merged952_129
//	stencil_4_FIFO_buf95_stencil_530_merged952_130
//	stencil_4_FIFO_buf95_stencil_530_merged952_131
//	stencil_4_FIFO_buf95_stencil_530_merged952_132
//	stencil_4_FIFO_buf95_stencil_530_merged952_133
//	stencil_4_FIFO_buf95_stencil_530_merged952_134
//	stencil_4_FIFO_buf95_stencil_530_merged952_135
//	stencil_4_FIFO_buf95_stencil_530_merged952_136
//	stencil_4_FIFO_buf95_stencil_530_merged952_137
//	stencil_4_FIFO_buf95_stencil_530_merged952_138
//	stencil_4_FIFO_buf95_stencil_530_merged952_139
//	stencil_4_FIFO_buf95_stencil_530_merged952_140
//	stencil_4_FIFO_buf95_stencil_530_merged952_141
//	stencil_4_FIFO_buf95_stencil_530_merged952_142
//	stencil_4_FIFO_buf95_stencil_530_merged952_143
//	stencil_4_FIFO_buf95_stencil_530_merged952_144
//	stencil_4_FIFO_buf95_stencil_530_merged952_145
//	stencil_4_FIFO_buf95_stencil_530_merged952_146
//	stencil_4_FIFO_buf95_stencil_530_merged952_147
//	stencil_4_FIFO_buf95_stencil_530_merged952_148
//	stencil_4_FIFO_buf95_stencil_530_merged952_149
//	stencil_4_FIFO_buf95_stencil_530_merged952_150
//	stencil_4_FIFO_buf95_stencil_530_merged952_151
//	stencil_4_FIFO_buf95_stencil_530_merged952_152
//	stencil_4_FIFO_buf95_stencil_530_merged952_153
//	stencil_4_FIFO_buf95_stencil_530_merged952_154
//	stencil_4_FIFO_buf95_stencil_530_merged952_155
//	stencil_4_FIFO_buf95_stencil_530_merged952_156
//	stencil_4_FIFO_buf95_stencil_530_merged952_157
//	stencil_4_FIFO_buf95_stencil_530_merged952_158
//	stencil_4_FIFO_buf95_stencil_530_merged952_159
//	stencil_4_FIFO_buf95_stencil_530_merged952_160
//	stencil_4_FIFO_buf95_stencil_530_merged952_161
//	stencil_4_FIFO_buf95_stencil_530_merged952_162
//	stencil_4_FIFO_buf95_stencil_530_merged952_163
//	stencil_4_FIFO_buf95_stencil_530_merged952_164
//	stencil_4_FIFO_buf95_stencil_530_merged952_165
//	stencil_4_FIFO_buf95_stencil_530_merged952_166
//	stencil_4_FIFO_buf95_stencil_530_merged952_167
//	stencil_4_FIFO_buf95_stencil_530_merged952_168
//	stencil_4_FIFO_buf95_stencil_530_merged952_169
//	stencil_4_FIFO_buf95_stencil_530_merged952_170
//	stencil_4_FIFO_buf95_stencil_530_merged952_171
//	stencil_4_FIFO_buf95_stencil_530_merged952_172
//	stencil_4_FIFO_buf95_stencil_530_merged952_173
//	stencil_4_FIFO_buf95_stencil_530_merged952_174
//	stencil_4_FIFO_buf95_stencil_530_merged952_175
//	stencil_4_FIFO_buf95_stencil_530_merged952_176
//	stencil_4_FIFO_buf95_stencil_530_merged952_177
//	stencil_4_FIFO_buf95_stencil_530_merged952_178
//	stencil_4_FIFO_buf95_stencil_530_merged952_179
//	stencil_4_FIFO_buf95_stencil_530_merged952_180
//	stencil_4_FIFO_buf95_stencil_530_merged952_181
//	stencil_4_FIFO_buf95_stencil_530_merged952_182
//	stencil_4_FIFO_buf95_stencil_530_merged952_183
//	stencil_4_FIFO_buf95_stencil_530_merged952_184
//	stencil_4_FIFO_buf95_stencil_530_merged952_185
//	stencil_4_FIFO_buf95_stencil_530_merged952_186
//	stencil_4_FIFO_buf95_stencil_530_merged952_187
//	stencil_4_FIFO_buf95_stencil_530_merged952_188
//	stencil_4_FIFO_buf95_stencil_530_merged952_189
//	stencil_4_FIFO_buf95_stencil_530_merged952_190
//	stencil_4_FIFO_buf95_stencil_530_merged952_191
inline hw_uint<4608> stencil_4_FIFO_buf95_stencil_530_merged952_read_bundle_read(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_529, int stencil_530, int dynamic_address) {
  // # of ports in bundle: 144
    // stencil_4_FIFO_buf95_stencil_530_merged952_48
    // stencil_4_FIFO_buf95_stencil_530_merged952_49
    // stencil_4_FIFO_buf95_stencil_530_merged952_50
    // stencil_4_FIFO_buf95_stencil_530_merged952_51
    // stencil_4_FIFO_buf95_stencil_530_merged952_52
    // stencil_4_FIFO_buf95_stencil_530_merged952_53
    // stencil_4_FIFO_buf95_stencil_530_merged952_54
    // stencil_4_FIFO_buf95_stencil_530_merged952_55
    // stencil_4_FIFO_buf95_stencil_530_merged952_56
    // stencil_4_FIFO_buf95_stencil_530_merged952_57
    // stencil_4_FIFO_buf95_stencil_530_merged952_58
    // stencil_4_FIFO_buf95_stencil_530_merged952_59
    // stencil_4_FIFO_buf95_stencil_530_merged952_60
    // stencil_4_FIFO_buf95_stencil_530_merged952_61
    // stencil_4_FIFO_buf95_stencil_530_merged952_62
    // stencil_4_FIFO_buf95_stencil_530_merged952_63
    // stencil_4_FIFO_buf95_stencil_530_merged952_64
    // stencil_4_FIFO_buf95_stencil_530_merged952_65
    // stencil_4_FIFO_buf95_stencil_530_merged952_66
    // stencil_4_FIFO_buf95_stencil_530_merged952_67
    // stencil_4_FIFO_buf95_stencil_530_merged952_68
    // stencil_4_FIFO_buf95_stencil_530_merged952_69
    // stencil_4_FIFO_buf95_stencil_530_merged952_70
    // stencil_4_FIFO_buf95_stencil_530_merged952_71
    // stencil_4_FIFO_buf95_stencil_530_merged952_72
    // stencil_4_FIFO_buf95_stencil_530_merged952_73
    // stencil_4_FIFO_buf95_stencil_530_merged952_74
    // stencil_4_FIFO_buf95_stencil_530_merged952_75
    // stencil_4_FIFO_buf95_stencil_530_merged952_76
    // stencil_4_FIFO_buf95_stencil_530_merged952_77
    // stencil_4_FIFO_buf95_stencil_530_merged952_78
    // stencil_4_FIFO_buf95_stencil_530_merged952_79
    // stencil_4_FIFO_buf95_stencil_530_merged952_80
    // stencil_4_FIFO_buf95_stencil_530_merged952_81
    // stencil_4_FIFO_buf95_stencil_530_merged952_82
    // stencil_4_FIFO_buf95_stencil_530_merged952_83
    // stencil_4_FIFO_buf95_stencil_530_merged952_84
    // stencil_4_FIFO_buf95_stencil_530_merged952_85
    // stencil_4_FIFO_buf95_stencil_530_merged952_86
    // stencil_4_FIFO_buf95_stencil_530_merged952_87
    // stencil_4_FIFO_buf95_stencil_530_merged952_88
    // stencil_4_FIFO_buf95_stencil_530_merged952_89
    // stencil_4_FIFO_buf95_stencil_530_merged952_90
    // stencil_4_FIFO_buf95_stencil_530_merged952_91
    // stencil_4_FIFO_buf95_stencil_530_merged952_92
    // stencil_4_FIFO_buf95_stencil_530_merged952_93
    // stencil_4_FIFO_buf95_stencil_530_merged952_94
    // stencil_4_FIFO_buf95_stencil_530_merged952_95
    // stencil_4_FIFO_buf95_stencil_530_merged952_96
    // stencil_4_FIFO_buf95_stencil_530_merged952_97
    // stencil_4_FIFO_buf95_stencil_530_merged952_98
    // stencil_4_FIFO_buf95_stencil_530_merged952_99
    // stencil_4_FIFO_buf95_stencil_530_merged952_100
    // stencil_4_FIFO_buf95_stencil_530_merged952_101
    // stencil_4_FIFO_buf95_stencil_530_merged952_102
    // stencil_4_FIFO_buf95_stencil_530_merged952_103
    // stencil_4_FIFO_buf95_stencil_530_merged952_104
    // stencil_4_FIFO_buf95_stencil_530_merged952_105
    // stencil_4_FIFO_buf95_stencil_530_merged952_106
    // stencil_4_FIFO_buf95_stencil_530_merged952_107
    // stencil_4_FIFO_buf95_stencil_530_merged952_108
    // stencil_4_FIFO_buf95_stencil_530_merged952_109
    // stencil_4_FIFO_buf95_stencil_530_merged952_110
    // stencil_4_FIFO_buf95_stencil_530_merged952_111
    // stencil_4_FIFO_buf95_stencil_530_merged952_112
    // stencil_4_FIFO_buf95_stencil_530_merged952_113
    // stencil_4_FIFO_buf95_stencil_530_merged952_114
    // stencil_4_FIFO_buf95_stencil_530_merged952_115
    // stencil_4_FIFO_buf95_stencil_530_merged952_116
    // stencil_4_FIFO_buf95_stencil_530_merged952_117
    // stencil_4_FIFO_buf95_stencil_530_merged952_118
    // stencil_4_FIFO_buf95_stencil_530_merged952_119
    // stencil_4_FIFO_buf95_stencil_530_merged952_120
    // stencil_4_FIFO_buf95_stencil_530_merged952_121
    // stencil_4_FIFO_buf95_stencil_530_merged952_122
    // stencil_4_FIFO_buf95_stencil_530_merged952_123
    // stencil_4_FIFO_buf95_stencil_530_merged952_124
    // stencil_4_FIFO_buf95_stencil_530_merged952_125
    // stencil_4_FIFO_buf95_stencil_530_merged952_126
    // stencil_4_FIFO_buf95_stencil_530_merged952_127
    // stencil_4_FIFO_buf95_stencil_530_merged952_128
    // stencil_4_FIFO_buf95_stencil_530_merged952_129
    // stencil_4_FIFO_buf95_stencil_530_merged952_130
    // stencil_4_FIFO_buf95_stencil_530_merged952_131
    // stencil_4_FIFO_buf95_stencil_530_merged952_132
    // stencil_4_FIFO_buf95_stencil_530_merged952_133
    // stencil_4_FIFO_buf95_stencil_530_merged952_134
    // stencil_4_FIFO_buf95_stencil_530_merged952_135
    // stencil_4_FIFO_buf95_stencil_530_merged952_136
    // stencil_4_FIFO_buf95_stencil_530_merged952_137
    // stencil_4_FIFO_buf95_stencil_530_merged952_138
    // stencil_4_FIFO_buf95_stencil_530_merged952_139
    // stencil_4_FIFO_buf95_stencil_530_merged952_140
    // stencil_4_FIFO_buf95_stencil_530_merged952_141
    // stencil_4_FIFO_buf95_stencil_530_merged952_142
    // stencil_4_FIFO_buf95_stencil_530_merged952_143
    // stencil_4_FIFO_buf95_stencil_530_merged952_144
    // stencil_4_FIFO_buf95_stencil_530_merged952_145
    // stencil_4_FIFO_buf95_stencil_530_merged952_146
    // stencil_4_FIFO_buf95_stencil_530_merged952_147
    // stencil_4_FIFO_buf95_stencil_530_merged952_148
    // stencil_4_FIFO_buf95_stencil_530_merged952_149
    // stencil_4_FIFO_buf95_stencil_530_merged952_150
    // stencil_4_FIFO_buf95_stencil_530_merged952_151
    // stencil_4_FIFO_buf95_stencil_530_merged952_152
    // stencil_4_FIFO_buf95_stencil_530_merged952_153
    // stencil_4_FIFO_buf95_stencil_530_merged952_154
    // stencil_4_FIFO_buf95_stencil_530_merged952_155
    // stencil_4_FIFO_buf95_stencil_530_merged952_156
    // stencil_4_FIFO_buf95_stencil_530_merged952_157
    // stencil_4_FIFO_buf95_stencil_530_merged952_158
    // stencil_4_FIFO_buf95_stencil_530_merged952_159
    // stencil_4_FIFO_buf95_stencil_530_merged952_160
    // stencil_4_FIFO_buf95_stencil_530_merged952_161
    // stencil_4_FIFO_buf95_stencil_530_merged952_162
    // stencil_4_FIFO_buf95_stencil_530_merged952_163
    // stencil_4_FIFO_buf95_stencil_530_merged952_164
    // stencil_4_FIFO_buf95_stencil_530_merged952_165
    // stencil_4_FIFO_buf95_stencil_530_merged952_166
    // stencil_4_FIFO_buf95_stencil_530_merged952_167
    // stencil_4_FIFO_buf95_stencil_530_merged952_168
    // stencil_4_FIFO_buf95_stencil_530_merged952_169
    // stencil_4_FIFO_buf95_stencil_530_merged952_170
    // stencil_4_FIFO_buf95_stencil_530_merged952_171
    // stencil_4_FIFO_buf95_stencil_530_merged952_172
    // stencil_4_FIFO_buf95_stencil_530_merged952_173
    // stencil_4_FIFO_buf95_stencil_530_merged952_174
    // stencil_4_FIFO_buf95_stencil_530_merged952_175
    // stencil_4_FIFO_buf95_stencil_530_merged952_176
    // stencil_4_FIFO_buf95_stencil_530_merged952_177
    // stencil_4_FIFO_buf95_stencil_530_merged952_178
    // stencil_4_FIFO_buf95_stencil_530_merged952_179
    // stencil_4_FIFO_buf95_stencil_530_merged952_180
    // stencil_4_FIFO_buf95_stencil_530_merged952_181
    // stencil_4_FIFO_buf95_stencil_530_merged952_182
    // stencil_4_FIFO_buf95_stencil_530_merged952_183
    // stencil_4_FIFO_buf95_stencil_530_merged952_184
    // stencil_4_FIFO_buf95_stencil_530_merged952_185
    // stencil_4_FIFO_buf95_stencil_530_merged952_186
    // stencil_4_FIFO_buf95_stencil_530_merged952_187
    // stencil_4_FIFO_buf95_stencil_530_merged952_188
    // stencil_4_FIFO_buf95_stencil_530_merged952_189
    // stencil_4_FIFO_buf95_stencil_530_merged952_190
    // stencil_4_FIFO_buf95_stencil_530_merged952_191

	hw_uint<4608> result;
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_48_res = stencil_4_FIFO_buf95_stencil_530_merged952_48_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<0, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_48_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_49_res = stencil_4_FIFO_buf95_stencil_530_merged952_49_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<32, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_49_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_50_res = stencil_4_FIFO_buf95_stencil_530_merged952_50_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<64, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_50_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_51_res = stencil_4_FIFO_buf95_stencil_530_merged952_51_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<96, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_51_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_52_res = stencil_4_FIFO_buf95_stencil_530_merged952_52_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<128, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_52_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_53_res = stencil_4_FIFO_buf95_stencil_530_merged952_53_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<160, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_53_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_54_res = stencil_4_FIFO_buf95_stencil_530_merged952_54_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<192, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_54_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_55_res = stencil_4_FIFO_buf95_stencil_530_merged952_55_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<224, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_55_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_56_res = stencil_4_FIFO_buf95_stencil_530_merged952_56_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<256, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_56_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_57_res = stencil_4_FIFO_buf95_stencil_530_merged952_57_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<288, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_57_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_58_res = stencil_4_FIFO_buf95_stencil_530_merged952_58_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<320, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_58_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_59_res = stencil_4_FIFO_buf95_stencil_530_merged952_59_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<352, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_59_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_60_res = stencil_4_FIFO_buf95_stencil_530_merged952_60_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<384, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_60_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_61_res = stencil_4_FIFO_buf95_stencil_530_merged952_61_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<416, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_61_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_62_res = stencil_4_FIFO_buf95_stencil_530_merged952_62_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<448, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_62_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_63_res = stencil_4_FIFO_buf95_stencil_530_merged952_63_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<480, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_63_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_64_res = stencil_4_FIFO_buf95_stencil_530_merged952_64_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<512, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_64_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_65_res = stencil_4_FIFO_buf95_stencil_530_merged952_65_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<544, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_65_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_66_res = stencil_4_FIFO_buf95_stencil_530_merged952_66_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<576, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_66_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_67_res = stencil_4_FIFO_buf95_stencil_530_merged952_67_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<608, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_67_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_68_res = stencil_4_FIFO_buf95_stencil_530_merged952_68_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<640, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_68_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_69_res = stencil_4_FIFO_buf95_stencil_530_merged952_69_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<672, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_69_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_70_res = stencil_4_FIFO_buf95_stencil_530_merged952_70_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<704, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_70_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_71_res = stencil_4_FIFO_buf95_stencil_530_merged952_71_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<736, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_71_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_72_res = stencil_4_FIFO_buf95_stencil_530_merged952_72_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<768, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_72_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_73_res = stencil_4_FIFO_buf95_stencil_530_merged952_73_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<800, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_73_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_74_res = stencil_4_FIFO_buf95_stencil_530_merged952_74_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<832, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_74_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_75_res = stencil_4_FIFO_buf95_stencil_530_merged952_75_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<864, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_75_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_76_res = stencil_4_FIFO_buf95_stencil_530_merged952_76_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<896, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_76_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_77_res = stencil_4_FIFO_buf95_stencil_530_merged952_77_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<928, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_77_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_78_res = stencil_4_FIFO_buf95_stencil_530_merged952_78_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<960, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_78_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_79_res = stencil_4_FIFO_buf95_stencil_530_merged952_79_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<992, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_79_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_80_res = stencil_4_FIFO_buf95_stencil_530_merged952_80_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<1024, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_80_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_81_res = stencil_4_FIFO_buf95_stencil_530_merged952_81_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<1056, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_81_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_82_res = stencil_4_FIFO_buf95_stencil_530_merged952_82_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<1088, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_82_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_83_res = stencil_4_FIFO_buf95_stencil_530_merged952_83_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<1120, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_83_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_84_res = stencil_4_FIFO_buf95_stencil_530_merged952_84_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<1152, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_84_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_85_res = stencil_4_FIFO_buf95_stencil_530_merged952_85_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<1184, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_85_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_86_res = stencil_4_FIFO_buf95_stencil_530_merged952_86_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<1216, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_86_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_87_res = stencil_4_FIFO_buf95_stencil_530_merged952_87_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<1248, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_87_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_88_res = stencil_4_FIFO_buf95_stencil_530_merged952_88_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<1280, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_88_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_89_res = stencil_4_FIFO_buf95_stencil_530_merged952_89_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<1312, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_89_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_90_res = stencil_4_FIFO_buf95_stencil_530_merged952_90_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<1344, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_90_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_91_res = stencil_4_FIFO_buf95_stencil_530_merged952_91_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<1376, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_91_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_92_res = stencil_4_FIFO_buf95_stencil_530_merged952_92_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<1408, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_92_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_93_res = stencil_4_FIFO_buf95_stencil_530_merged952_93_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<1440, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_93_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_94_res = stencil_4_FIFO_buf95_stencil_530_merged952_94_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<1472, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_94_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_95_res = stencil_4_FIFO_buf95_stencil_530_merged952_95_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<1504, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_95_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_96_res = stencil_4_FIFO_buf95_stencil_530_merged952_96_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<1536, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_96_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_97_res = stencil_4_FIFO_buf95_stencil_530_merged952_97_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<1568, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_97_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_98_res = stencil_4_FIFO_buf95_stencil_530_merged952_98_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<1600, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_98_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_99_res = stencil_4_FIFO_buf95_stencil_530_merged952_99_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<1632, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_99_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_100_res = stencil_4_FIFO_buf95_stencil_530_merged952_100_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<1664, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_100_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_101_res = stencil_4_FIFO_buf95_stencil_530_merged952_101_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<1696, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_101_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_102_res = stencil_4_FIFO_buf95_stencil_530_merged952_102_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<1728, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_102_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_103_res = stencil_4_FIFO_buf95_stencil_530_merged952_103_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<1760, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_103_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_104_res = stencil_4_FIFO_buf95_stencil_530_merged952_104_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<1792, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_104_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_105_res = stencil_4_FIFO_buf95_stencil_530_merged952_105_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<1824, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_105_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_106_res = stencil_4_FIFO_buf95_stencil_530_merged952_106_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<1856, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_106_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_107_res = stencil_4_FIFO_buf95_stencil_530_merged952_107_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<1888, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_107_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_108_res = stencil_4_FIFO_buf95_stencil_530_merged952_108_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<1920, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_108_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_109_res = stencil_4_FIFO_buf95_stencil_530_merged952_109_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<1952, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_109_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_110_res = stencil_4_FIFO_buf95_stencil_530_merged952_110_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<1984, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_110_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_111_res = stencil_4_FIFO_buf95_stencil_530_merged952_111_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<2016, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_111_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_112_res = stencil_4_FIFO_buf95_stencil_530_merged952_112_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<2048, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_112_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_113_res = stencil_4_FIFO_buf95_stencil_530_merged952_113_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<2080, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_113_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_114_res = stencil_4_FIFO_buf95_stencil_530_merged952_114_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<2112, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_114_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_115_res = stencil_4_FIFO_buf95_stencil_530_merged952_115_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<2144, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_115_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_116_res = stencil_4_FIFO_buf95_stencil_530_merged952_116_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<2176, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_116_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_117_res = stencil_4_FIFO_buf95_stencil_530_merged952_117_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<2208, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_117_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_118_res = stencil_4_FIFO_buf95_stencil_530_merged952_118_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<2240, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_118_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_119_res = stencil_4_FIFO_buf95_stencil_530_merged952_119_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<2272, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_119_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_120_res = stencil_4_FIFO_buf95_stencil_530_merged952_120_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<2304, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_120_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_121_res = stencil_4_FIFO_buf95_stencil_530_merged952_121_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<2336, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_121_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_122_res = stencil_4_FIFO_buf95_stencil_530_merged952_122_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<2368, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_122_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_123_res = stencil_4_FIFO_buf95_stencil_530_merged952_123_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<2400, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_123_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_124_res = stencil_4_FIFO_buf95_stencil_530_merged952_124_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<2432, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_124_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_125_res = stencil_4_FIFO_buf95_stencil_530_merged952_125_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<2464, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_125_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_126_res = stencil_4_FIFO_buf95_stencil_530_merged952_126_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<2496, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_126_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_127_res = stencil_4_FIFO_buf95_stencil_530_merged952_127_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<2528, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_127_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_128_res = stencil_4_FIFO_buf95_stencil_530_merged952_128_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<2560, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_128_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_129_res = stencil_4_FIFO_buf95_stencil_530_merged952_129_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<2592, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_129_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_130_res = stencil_4_FIFO_buf95_stencil_530_merged952_130_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<2624, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_130_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_131_res = stencil_4_FIFO_buf95_stencil_530_merged952_131_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<2656, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_131_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_132_res = stencil_4_FIFO_buf95_stencil_530_merged952_132_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<2688, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_132_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_133_res = stencil_4_FIFO_buf95_stencil_530_merged952_133_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<2720, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_133_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_134_res = stencil_4_FIFO_buf95_stencil_530_merged952_134_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<2752, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_134_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_135_res = stencil_4_FIFO_buf95_stencil_530_merged952_135_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<2784, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_135_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_136_res = stencil_4_FIFO_buf95_stencil_530_merged952_136_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<2816, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_136_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_137_res = stencil_4_FIFO_buf95_stencil_530_merged952_137_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<2848, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_137_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_138_res = stencil_4_FIFO_buf95_stencil_530_merged952_138_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<2880, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_138_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_139_res = stencil_4_FIFO_buf95_stencil_530_merged952_139_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<2912, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_139_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_140_res = stencil_4_FIFO_buf95_stencil_530_merged952_140_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<2944, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_140_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_141_res = stencil_4_FIFO_buf95_stencil_530_merged952_141_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<2976, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_141_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_142_res = stencil_4_FIFO_buf95_stencil_530_merged952_142_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<3008, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_142_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_143_res = stencil_4_FIFO_buf95_stencil_530_merged952_143_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<3040, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_143_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_144_res = stencil_4_FIFO_buf95_stencil_530_merged952_144_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<3072, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_144_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_145_res = stencil_4_FIFO_buf95_stencil_530_merged952_145_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<3104, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_145_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_146_res = stencil_4_FIFO_buf95_stencil_530_merged952_146_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<3136, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_146_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_147_res = stencil_4_FIFO_buf95_stencil_530_merged952_147_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<3168, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_147_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_148_res = stencil_4_FIFO_buf95_stencil_530_merged952_148_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<3200, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_148_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_149_res = stencil_4_FIFO_buf95_stencil_530_merged952_149_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<3232, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_149_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_150_res = stencil_4_FIFO_buf95_stencil_530_merged952_150_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<3264, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_150_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_151_res = stencil_4_FIFO_buf95_stencil_530_merged952_151_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<3296, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_151_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_152_res = stencil_4_FIFO_buf95_stencil_530_merged952_152_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<3328, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_152_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_153_res = stencil_4_FIFO_buf95_stencil_530_merged952_153_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<3360, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_153_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_154_res = stencil_4_FIFO_buf95_stencil_530_merged952_154_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<3392, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_154_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_155_res = stencil_4_FIFO_buf95_stencil_530_merged952_155_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<3424, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_155_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_156_res = stencil_4_FIFO_buf95_stencil_530_merged952_156_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<3456, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_156_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_157_res = stencil_4_FIFO_buf95_stencil_530_merged952_157_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<3488, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_157_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_158_res = stencil_4_FIFO_buf95_stencil_530_merged952_158_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<3520, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_158_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_159_res = stencil_4_FIFO_buf95_stencil_530_merged952_159_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<3552, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_159_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_160_res = stencil_4_FIFO_buf95_stencil_530_merged952_160_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<3584, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_160_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_161_res = stencil_4_FIFO_buf95_stencil_530_merged952_161_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<3616, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_161_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_162_res = stencil_4_FIFO_buf95_stencil_530_merged952_162_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<3648, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_162_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_163_res = stencil_4_FIFO_buf95_stencil_530_merged952_163_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<3680, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_163_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_164_res = stencil_4_FIFO_buf95_stencil_530_merged952_164_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<3712, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_164_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_165_res = stencil_4_FIFO_buf95_stencil_530_merged952_165_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<3744, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_165_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_166_res = stencil_4_FIFO_buf95_stencil_530_merged952_166_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<3776, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_166_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_167_res = stencil_4_FIFO_buf95_stencil_530_merged952_167_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<3808, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_167_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_168_res = stencil_4_FIFO_buf95_stencil_530_merged952_168_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<3840, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_168_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_169_res = stencil_4_FIFO_buf95_stencil_530_merged952_169_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<3872, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_169_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_170_res = stencil_4_FIFO_buf95_stencil_530_merged952_170_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<3904, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_170_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_171_res = stencil_4_FIFO_buf95_stencil_530_merged952_171_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<3936, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_171_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_172_res = stencil_4_FIFO_buf95_stencil_530_merged952_172_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<3968, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_172_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_173_res = stencil_4_FIFO_buf95_stencil_530_merged952_173_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<4000, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_173_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_174_res = stencil_4_FIFO_buf95_stencil_530_merged952_174_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<4032, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_174_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_175_res = stencil_4_FIFO_buf95_stencil_530_merged952_175_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<4064, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_175_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_176_res = stencil_4_FIFO_buf95_stencil_530_merged952_176_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<4096, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_176_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_177_res = stencil_4_FIFO_buf95_stencil_530_merged952_177_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<4128, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_177_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_178_res = stencil_4_FIFO_buf95_stencil_530_merged952_178_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<4160, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_178_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_179_res = stencil_4_FIFO_buf95_stencil_530_merged952_179_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<4192, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_179_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_180_res = stencil_4_FIFO_buf95_stencil_530_merged952_180_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<4224, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_180_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_181_res = stencil_4_FIFO_buf95_stencil_530_merged952_181_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<4256, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_181_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_182_res = stencil_4_FIFO_buf95_stencil_530_merged952_182_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<4288, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_182_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_183_res = stencil_4_FIFO_buf95_stencil_530_merged952_183_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<4320, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_183_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_184_res = stencil_4_FIFO_buf95_stencil_530_merged952_184_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<4352, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_184_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_185_res = stencil_4_FIFO_buf95_stencil_530_merged952_185_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<4384, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_185_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_186_res = stencil_4_FIFO_buf95_stencil_530_merged952_186_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<4416, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_186_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_187_res = stencil_4_FIFO_buf95_stencil_530_merged952_187_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<4448, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_187_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_188_res = stencil_4_FIFO_buf95_stencil_530_merged952_188_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<4480, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_188_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_189_res = stencil_4_FIFO_buf95_stencil_530_merged952_189_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<4512, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_189_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_190_res = stencil_4_FIFO_buf95_stencil_530_merged952_190_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<4544, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_190_res);
	hw_uint<32>  stencil_4_FIFO_buf95_stencil_530_merged952_191_res = stencil_4_FIFO_buf95_stencil_530_merged952_191_select(stencil_4_FIFO_buf95, root, stencil_529, stencil_530, dynamic_address);
	set_at<4576, 4608>(result, stencil_4_FIFO_buf95_stencil_530_merged952_191_res);
	return result;
}

#include "hw_classes.h"

struct stencil_5_stencil_530_merged952_32_to_stencil_5_stencil_5_ld68_merged962_16_cache {
	// RAM Box: {[14, 1934], [-1, 1080]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_5_stencil_530_merged952_33_to_stencil_5_stencil_5_ld68_merged962_17_cache {
	// RAM Box: {[13, 1933], [-1, 1080]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_5_stencil_530_merged952_34_to_stencil_5_stencil_5_ld68_merged962_18_cache {
	// RAM Box: {[12, 1932], [-1, 1080]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_5_stencil_530_merged952_35_to_stencil_5_stencil_5_ld68_merged962_19_cache {
	// RAM Box: {[11, 1931], [-1, 1080]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_5_stencil_530_merged952_36_to_stencil_5_stencil_5_ld68_merged962_20_cache {
	// RAM Box: {[10, 1930], [-1, 1080]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_5_stencil_530_merged952_37_to_stencil_5_stencil_5_ld68_merged962_21_cache {
	// RAM Box: {[9, 1929], [-1, 1080]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_5_stencil_530_merged952_38_to_stencil_5_stencil_5_ld68_merged962_22_cache {
	// RAM Box: {[8, 1928], [-1, 1080]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_5_stencil_530_merged952_39_to_stencil_5_stencil_5_ld68_merged962_23_cache {
	// RAM Box: {[7, 1927], [-1, 1080]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_5_stencil_530_merged952_40_to_stencil_5_stencil_5_ld68_merged962_24_cache {
	// RAM Box: {[6, 1926], [-1, 1080]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_5_stencil_530_merged952_41_to_stencil_5_stencil_5_ld68_merged962_25_cache {
	// RAM Box: {[5, 1925], [-1, 1080]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_5_stencil_530_merged952_42_to_stencil_5_stencil_5_ld68_merged962_26_cache {
	// RAM Box: {[4, 1924], [-1, 1080]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_5_stencil_530_merged952_43_to_stencil_5_stencil_5_ld68_merged962_27_cache {
	// RAM Box: {[3, 1923], [-1, 1080]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_5_stencil_530_merged952_44_to_stencil_5_stencil_5_ld68_merged962_28_cache {
	// RAM Box: {[2, 1922], [-1, 1080]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_5_stencil_530_merged952_45_to_stencil_5_stencil_5_ld68_merged962_29_cache {
	// RAM Box: {[1, 1921], [-1, 1080]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_5_stencil_530_merged952_46_to_stencil_5_stencil_5_ld68_merged962_30_cache {
	// RAM Box: {[0, 1920], [-1, 1080]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_5_stencil_530_merged952_47_to_stencil_5_stencil_5_ld68_merged962_31_cache {
	// RAM Box: {[-1, 1919], [-1, 1080]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_5_cache {
  // # of banks: 16
  stencil_5_stencil_530_merged952_32_to_stencil_5_stencil_5_ld68_merged962_16_cache stencil_5_stencil_530_merged952_32_to_stencil_5_stencil_5_ld68_merged962_16;
  stencil_5_stencil_530_merged952_33_to_stencil_5_stencil_5_ld68_merged962_17_cache stencil_5_stencil_530_merged952_33_to_stencil_5_stencil_5_ld68_merged962_17;
  stencil_5_stencil_530_merged952_34_to_stencil_5_stencil_5_ld68_merged962_18_cache stencil_5_stencil_530_merged952_34_to_stencil_5_stencil_5_ld68_merged962_18;
  stencil_5_stencil_530_merged952_35_to_stencil_5_stencil_5_ld68_merged962_19_cache stencil_5_stencil_530_merged952_35_to_stencil_5_stencil_5_ld68_merged962_19;
  stencil_5_stencil_530_merged952_36_to_stencil_5_stencil_5_ld68_merged962_20_cache stencil_5_stencil_530_merged952_36_to_stencil_5_stencil_5_ld68_merged962_20;
  stencil_5_stencil_530_merged952_37_to_stencil_5_stencil_5_ld68_merged962_21_cache stencil_5_stencil_530_merged952_37_to_stencil_5_stencil_5_ld68_merged962_21;
  stencil_5_stencil_530_merged952_38_to_stencil_5_stencil_5_ld68_merged962_22_cache stencil_5_stencil_530_merged952_38_to_stencil_5_stencil_5_ld68_merged962_22;
  stencil_5_stencil_530_merged952_39_to_stencil_5_stencil_5_ld68_merged962_23_cache stencil_5_stencil_530_merged952_39_to_stencil_5_stencil_5_ld68_merged962_23;
  stencil_5_stencil_530_merged952_40_to_stencil_5_stencil_5_ld68_merged962_24_cache stencil_5_stencil_530_merged952_40_to_stencil_5_stencil_5_ld68_merged962_24;
  stencil_5_stencil_530_merged952_41_to_stencil_5_stencil_5_ld68_merged962_25_cache stencil_5_stencil_530_merged952_41_to_stencil_5_stencil_5_ld68_merged962_25;
  stencil_5_stencil_530_merged952_42_to_stencil_5_stencil_5_ld68_merged962_26_cache stencil_5_stencil_530_merged952_42_to_stencil_5_stencil_5_ld68_merged962_26;
  stencil_5_stencil_530_merged952_43_to_stencil_5_stencil_5_ld68_merged962_27_cache stencil_5_stencil_530_merged952_43_to_stencil_5_stencil_5_ld68_merged962_27;
  stencil_5_stencil_530_merged952_44_to_stencil_5_stencil_5_ld68_merged962_28_cache stencil_5_stencil_530_merged952_44_to_stencil_5_stencil_5_ld68_merged962_28;
  stencil_5_stencil_530_merged952_45_to_stencil_5_stencil_5_ld68_merged962_29_cache stencil_5_stencil_530_merged952_45_to_stencil_5_stencil_5_ld68_merged962_29;
  stencil_5_stencil_530_merged952_46_to_stencil_5_stencil_5_ld68_merged962_30_cache stencil_5_stencil_530_merged952_46_to_stencil_5_stencil_5_ld68_merged962_30;
  stencil_5_stencil_530_merged952_47_to_stencil_5_stencil_5_ld68_merged962_31_cache stencil_5_stencil_530_merged952_47_to_stencil_5_stencil_5_ld68_merged962_31;
};



inline void stencil_5_stencil_530_merged952_32_write(hw_uint<32> & stencil_5_stencil_530_merged952_32, stencil_5_cache& stencil_5, int root, int stencil_529, int stencil_530, int dynamic_address) {
  stencil_5.stencil_5_stencil_530_merged952_32_to_stencil_5_stencil_5_ld68_merged962_16.push(stencil_5_stencil_530_merged952_32);
}

inline void stencil_5_stencil_530_merged952_33_write(hw_uint<32> & stencil_5_stencil_530_merged952_33, stencil_5_cache& stencil_5, int root, int stencil_529, int stencil_530, int dynamic_address) {
  stencil_5.stencil_5_stencil_530_merged952_33_to_stencil_5_stencil_5_ld68_merged962_17.push(stencil_5_stencil_530_merged952_33);
}

inline void stencil_5_stencil_530_merged952_34_write(hw_uint<32> & stencil_5_stencil_530_merged952_34, stencil_5_cache& stencil_5, int root, int stencil_529, int stencil_530, int dynamic_address) {
  stencil_5.stencil_5_stencil_530_merged952_34_to_stencil_5_stencil_5_ld68_merged962_18.push(stencil_5_stencil_530_merged952_34);
}

inline void stencil_5_stencil_530_merged952_35_write(hw_uint<32> & stencil_5_stencil_530_merged952_35, stencil_5_cache& stencil_5, int root, int stencil_529, int stencil_530, int dynamic_address) {
  stencil_5.stencil_5_stencil_530_merged952_35_to_stencil_5_stencil_5_ld68_merged962_19.push(stencil_5_stencil_530_merged952_35);
}

inline void stencil_5_stencil_530_merged952_36_write(hw_uint<32> & stencil_5_stencil_530_merged952_36, stencil_5_cache& stencil_5, int root, int stencil_529, int stencil_530, int dynamic_address) {
  stencil_5.stencil_5_stencil_530_merged952_36_to_stencil_5_stencil_5_ld68_merged962_20.push(stencil_5_stencil_530_merged952_36);
}

inline void stencil_5_stencil_530_merged952_37_write(hw_uint<32> & stencil_5_stencil_530_merged952_37, stencil_5_cache& stencil_5, int root, int stencil_529, int stencil_530, int dynamic_address) {
  stencil_5.stencil_5_stencil_530_merged952_37_to_stencil_5_stencil_5_ld68_merged962_21.push(stencil_5_stencil_530_merged952_37);
}

inline void stencil_5_stencil_530_merged952_38_write(hw_uint<32> & stencil_5_stencil_530_merged952_38, stencil_5_cache& stencil_5, int root, int stencil_529, int stencil_530, int dynamic_address) {
  stencil_5.stencil_5_stencil_530_merged952_38_to_stencil_5_stencil_5_ld68_merged962_22.push(stencil_5_stencil_530_merged952_38);
}

inline void stencil_5_stencil_530_merged952_39_write(hw_uint<32> & stencil_5_stencil_530_merged952_39, stencil_5_cache& stencil_5, int root, int stencil_529, int stencil_530, int dynamic_address) {
  stencil_5.stencil_5_stencil_530_merged952_39_to_stencil_5_stencil_5_ld68_merged962_23.push(stencil_5_stencil_530_merged952_39);
}

inline void stencil_5_stencil_530_merged952_40_write(hw_uint<32> & stencil_5_stencil_530_merged952_40, stencil_5_cache& stencil_5, int root, int stencil_529, int stencil_530, int dynamic_address) {
  stencil_5.stencil_5_stencil_530_merged952_40_to_stencil_5_stencil_5_ld68_merged962_24.push(stencil_5_stencil_530_merged952_40);
}

inline void stencil_5_stencil_530_merged952_41_write(hw_uint<32> & stencil_5_stencil_530_merged952_41, stencil_5_cache& stencil_5, int root, int stencil_529, int stencil_530, int dynamic_address) {
  stencil_5.stencil_5_stencil_530_merged952_41_to_stencil_5_stencil_5_ld68_merged962_25.push(stencil_5_stencil_530_merged952_41);
}

inline void stencil_5_stencil_530_merged952_42_write(hw_uint<32> & stencil_5_stencil_530_merged952_42, stencil_5_cache& stencil_5, int root, int stencil_529, int stencil_530, int dynamic_address) {
  stencil_5.stencil_5_stencil_530_merged952_42_to_stencil_5_stencil_5_ld68_merged962_26.push(stencil_5_stencil_530_merged952_42);
}

inline void stencil_5_stencil_530_merged952_43_write(hw_uint<32> & stencil_5_stencil_530_merged952_43, stencil_5_cache& stencil_5, int root, int stencil_529, int stencil_530, int dynamic_address) {
  stencil_5.stencil_5_stencil_530_merged952_43_to_stencil_5_stencil_5_ld68_merged962_27.push(stencil_5_stencil_530_merged952_43);
}

inline void stencil_5_stencil_530_merged952_44_write(hw_uint<32> & stencil_5_stencil_530_merged952_44, stencil_5_cache& stencil_5, int root, int stencil_529, int stencil_530, int dynamic_address) {
  stencil_5.stencil_5_stencil_530_merged952_44_to_stencil_5_stencil_5_ld68_merged962_28.push(stencil_5_stencil_530_merged952_44);
}

inline void stencil_5_stencil_530_merged952_45_write(hw_uint<32> & stencil_5_stencil_530_merged952_45, stencil_5_cache& stencil_5, int root, int stencil_529, int stencil_530, int dynamic_address) {
  stencil_5.stencil_5_stencil_530_merged952_45_to_stencil_5_stencil_5_ld68_merged962_29.push(stencil_5_stencil_530_merged952_45);
}

inline void stencil_5_stencil_530_merged952_46_write(hw_uint<32> & stencil_5_stencil_530_merged952_46, stencil_5_cache& stencil_5, int root, int stencil_529, int stencil_530, int dynamic_address) {
  stencil_5.stencil_5_stencil_530_merged952_46_to_stencil_5_stencil_5_ld68_merged962_30.push(stencil_5_stencil_530_merged952_46);
}

inline void stencil_5_stencil_530_merged952_47_write(hw_uint<32> & stencil_5_stencil_530_merged952_47, stencil_5_cache& stencil_5, int root, int stencil_529, int stencil_530, int dynamic_address) {
  stencil_5.stencil_5_stencil_530_merged952_47_to_stencil_5_stencil_5_ld68_merged962_31.push(stencil_5_stencil_530_merged952_47);
}

inline hw_uint<32>  stencil_5_stencil_5_ld68_merged962_16_select(stencil_5_cache& stencil_5, int root, int stencil_5_ld69, int stencil_5_ld68, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_stencil_5_ld68_merged962_16 read pattern: { stencil_5_ld68_merged962[root = 0, stencil_5_ld69, stencil_5_ld68] -> stencil_5[14 + 16stencil_5_ld68, -1 + stencil_5_ld69] : 0 <= stencil_5_ld69 <= 1081 and 0 <= stencil_5_ld68 <= 120 }
  // Read schedule : { stencil_5_ld68_merged962[root = 0, stencil_5_ld69, stencil_5_ld68] -> [2 + stencil_5_ld69, 1 + stencil_5_ld68, 2] : 0 <= stencil_5_ld69 <= 1081 and 0 <= stencil_5_ld68 <= 120 }
  // Write schedule: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  auto value_stencil_5_stencil_530_merged952_32 = stencil_5.stencil_5_stencil_530_merged952_32_to_stencil_5_stencil_5_ld68_merged962_16.peek(/* one reader or all rams */ 0);
  return value_stencil_5_stencil_530_merged952_32;
  return 0;
}

inline hw_uint<32>  stencil_5_stencil_5_ld68_merged962_17_select(stencil_5_cache& stencil_5, int root, int stencil_5_ld69, int stencil_5_ld68, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_stencil_5_ld68_merged962_17 read pattern: { stencil_5_ld68_merged962[root = 0, stencil_5_ld69, stencil_5_ld68] -> stencil_5[13 + 16stencil_5_ld68, -1 + stencil_5_ld69] : 0 <= stencil_5_ld69 <= 1081 and 0 <= stencil_5_ld68 <= 120 }
  // Read schedule : { stencil_5_ld68_merged962[root = 0, stencil_5_ld69, stencil_5_ld68] -> [2 + stencil_5_ld69, 1 + stencil_5_ld68, 2] : 0 <= stencil_5_ld69 <= 1081 and 0 <= stencil_5_ld68 <= 120 }
  // Write schedule: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  auto value_stencil_5_stencil_530_merged952_33 = stencil_5.stencil_5_stencil_530_merged952_33_to_stencil_5_stencil_5_ld68_merged962_17.peek(/* one reader or all rams */ 0);
  return value_stencil_5_stencil_530_merged952_33;
  return 0;
}

inline hw_uint<32>  stencil_5_stencil_5_ld68_merged962_18_select(stencil_5_cache& stencil_5, int root, int stencil_5_ld69, int stencil_5_ld68, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_stencil_5_ld68_merged962_18 read pattern: { stencil_5_ld68_merged962[root = 0, stencil_5_ld69, stencil_5_ld68] -> stencil_5[12 + 16stencil_5_ld68, -1 + stencil_5_ld69] : 0 <= stencil_5_ld69 <= 1081 and 0 <= stencil_5_ld68 <= 120 }
  // Read schedule : { stencil_5_ld68_merged962[root = 0, stencil_5_ld69, stencil_5_ld68] -> [2 + stencil_5_ld69, 1 + stencil_5_ld68, 2] : 0 <= stencil_5_ld69 <= 1081 and 0 <= stencil_5_ld68 <= 120 }
  // Write schedule: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  auto value_stencil_5_stencil_530_merged952_34 = stencil_5.stencil_5_stencil_530_merged952_34_to_stencil_5_stencil_5_ld68_merged962_18.peek(/* one reader or all rams */ 0);
  return value_stencil_5_stencil_530_merged952_34;
  return 0;
}

inline hw_uint<32>  stencil_5_stencil_5_ld68_merged962_19_select(stencil_5_cache& stencil_5, int root, int stencil_5_ld69, int stencil_5_ld68, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_stencil_5_ld68_merged962_19 read pattern: { stencil_5_ld68_merged962[root = 0, stencil_5_ld69, stencil_5_ld68] -> stencil_5[11 + 16stencil_5_ld68, -1 + stencil_5_ld69] : 0 <= stencil_5_ld69 <= 1081 and 0 <= stencil_5_ld68 <= 120 }
  // Read schedule : { stencil_5_ld68_merged962[root = 0, stencil_5_ld69, stencil_5_ld68] -> [2 + stencil_5_ld69, 1 + stencil_5_ld68, 2] : 0 <= stencil_5_ld69 <= 1081 and 0 <= stencil_5_ld68 <= 120 }
  // Write schedule: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  auto value_stencil_5_stencil_530_merged952_35 = stencil_5.stencil_5_stencil_530_merged952_35_to_stencil_5_stencil_5_ld68_merged962_19.peek(/* one reader or all rams */ 0);
  return value_stencil_5_stencil_530_merged952_35;
  return 0;
}

inline hw_uint<32>  stencil_5_stencil_5_ld68_merged962_20_select(stencil_5_cache& stencil_5, int root, int stencil_5_ld69, int stencil_5_ld68, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_stencil_5_ld68_merged962_20 read pattern: { stencil_5_ld68_merged962[root = 0, stencil_5_ld69, stencil_5_ld68] -> stencil_5[10 + 16stencil_5_ld68, -1 + stencil_5_ld69] : 0 <= stencil_5_ld69 <= 1081 and 0 <= stencil_5_ld68 <= 120 }
  // Read schedule : { stencil_5_ld68_merged962[root = 0, stencil_5_ld69, stencil_5_ld68] -> [2 + stencil_5_ld69, 1 + stencil_5_ld68, 2] : 0 <= stencil_5_ld69 <= 1081 and 0 <= stencil_5_ld68 <= 120 }
  // Write schedule: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  auto value_stencil_5_stencil_530_merged952_36 = stencil_5.stencil_5_stencil_530_merged952_36_to_stencil_5_stencil_5_ld68_merged962_20.peek(/* one reader or all rams */ 0);
  return value_stencil_5_stencil_530_merged952_36;
  return 0;
}

inline hw_uint<32>  stencil_5_stencil_5_ld68_merged962_21_select(stencil_5_cache& stencil_5, int root, int stencil_5_ld69, int stencil_5_ld68, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_stencil_5_ld68_merged962_21 read pattern: { stencil_5_ld68_merged962[root = 0, stencil_5_ld69, stencil_5_ld68] -> stencil_5[9 + 16stencil_5_ld68, -1 + stencil_5_ld69] : 0 <= stencil_5_ld69 <= 1081 and 0 <= stencil_5_ld68 <= 120 }
  // Read schedule : { stencil_5_ld68_merged962[root = 0, stencil_5_ld69, stencil_5_ld68] -> [2 + stencil_5_ld69, 1 + stencil_5_ld68, 2] : 0 <= stencil_5_ld69 <= 1081 and 0 <= stencil_5_ld68 <= 120 }
  // Write schedule: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  auto value_stencil_5_stencil_530_merged952_37 = stencil_5.stencil_5_stencil_530_merged952_37_to_stencil_5_stencil_5_ld68_merged962_21.peek(/* one reader or all rams */ 0);
  return value_stencil_5_stencil_530_merged952_37;
  return 0;
}

inline hw_uint<32>  stencil_5_stencil_5_ld68_merged962_22_select(stencil_5_cache& stencil_5, int root, int stencil_5_ld69, int stencil_5_ld68, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_stencil_5_ld68_merged962_22 read pattern: { stencil_5_ld68_merged962[root = 0, stencil_5_ld69, stencil_5_ld68] -> stencil_5[8 + 16stencil_5_ld68, -1 + stencil_5_ld69] : 0 <= stencil_5_ld69 <= 1081 and 0 <= stencil_5_ld68 <= 120 }
  // Read schedule : { stencil_5_ld68_merged962[root = 0, stencil_5_ld69, stencil_5_ld68] -> [2 + stencil_5_ld69, 1 + stencil_5_ld68, 2] : 0 <= stencil_5_ld69 <= 1081 and 0 <= stencil_5_ld68 <= 120 }
  // Write schedule: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  auto value_stencil_5_stencil_530_merged952_38 = stencil_5.stencil_5_stencil_530_merged952_38_to_stencil_5_stencil_5_ld68_merged962_22.peek(/* one reader or all rams */ 0);
  return value_stencil_5_stencil_530_merged952_38;
  return 0;
}

inline hw_uint<32>  stencil_5_stencil_5_ld68_merged962_23_select(stencil_5_cache& stencil_5, int root, int stencil_5_ld69, int stencil_5_ld68, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_stencil_5_ld68_merged962_23 read pattern: { stencil_5_ld68_merged962[root = 0, stencil_5_ld69, stencil_5_ld68] -> stencil_5[7 + 16stencil_5_ld68, -1 + stencil_5_ld69] : 0 <= stencil_5_ld69 <= 1081 and 0 <= stencil_5_ld68 <= 120 }
  // Read schedule : { stencil_5_ld68_merged962[root = 0, stencil_5_ld69, stencil_5_ld68] -> [2 + stencil_5_ld69, 1 + stencil_5_ld68, 2] : 0 <= stencil_5_ld69 <= 1081 and 0 <= stencil_5_ld68 <= 120 }
  // Write schedule: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  auto value_stencil_5_stencil_530_merged952_39 = stencil_5.stencil_5_stencil_530_merged952_39_to_stencil_5_stencil_5_ld68_merged962_23.peek(/* one reader or all rams */ 0);
  return value_stencil_5_stencil_530_merged952_39;
  return 0;
}

inline hw_uint<32>  stencil_5_stencil_5_ld68_merged962_24_select(stencil_5_cache& stencil_5, int root, int stencil_5_ld69, int stencil_5_ld68, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_stencil_5_ld68_merged962_24 read pattern: { stencil_5_ld68_merged962[root = 0, stencil_5_ld69, stencil_5_ld68] -> stencil_5[6 + 16stencil_5_ld68, -1 + stencil_5_ld69] : 0 <= stencil_5_ld69 <= 1081 and 0 <= stencil_5_ld68 <= 120 }
  // Read schedule : { stencil_5_ld68_merged962[root = 0, stencil_5_ld69, stencil_5_ld68] -> [2 + stencil_5_ld69, 1 + stencil_5_ld68, 2] : 0 <= stencil_5_ld69 <= 1081 and 0 <= stencil_5_ld68 <= 120 }
  // Write schedule: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  auto value_stencil_5_stencil_530_merged952_40 = stencil_5.stencil_5_stencil_530_merged952_40_to_stencil_5_stencil_5_ld68_merged962_24.peek(/* one reader or all rams */ 0);
  return value_stencil_5_stencil_530_merged952_40;
  return 0;
}

inline hw_uint<32>  stencil_5_stencil_5_ld68_merged962_25_select(stencil_5_cache& stencil_5, int root, int stencil_5_ld69, int stencil_5_ld68, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_stencil_5_ld68_merged962_25 read pattern: { stencil_5_ld68_merged962[root = 0, stencil_5_ld69, stencil_5_ld68] -> stencil_5[5 + 16stencil_5_ld68, -1 + stencil_5_ld69] : 0 <= stencil_5_ld69 <= 1081 and 0 <= stencil_5_ld68 <= 120 }
  // Read schedule : { stencil_5_ld68_merged962[root = 0, stencil_5_ld69, stencil_5_ld68] -> [2 + stencil_5_ld69, 1 + stencil_5_ld68, 2] : 0 <= stencil_5_ld69 <= 1081 and 0 <= stencil_5_ld68 <= 120 }
  // Write schedule: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  auto value_stencil_5_stencil_530_merged952_41 = stencil_5.stencil_5_stencil_530_merged952_41_to_stencil_5_stencil_5_ld68_merged962_25.peek(/* one reader or all rams */ 0);
  return value_stencil_5_stencil_530_merged952_41;
  return 0;
}

inline hw_uint<32>  stencil_5_stencil_5_ld68_merged962_26_select(stencil_5_cache& stencil_5, int root, int stencil_5_ld69, int stencil_5_ld68, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_stencil_5_ld68_merged962_26 read pattern: { stencil_5_ld68_merged962[root = 0, stencil_5_ld69, stencil_5_ld68] -> stencil_5[4 + 16stencil_5_ld68, -1 + stencil_5_ld69] : 0 <= stencil_5_ld69 <= 1081 and 0 <= stencil_5_ld68 <= 120 }
  // Read schedule : { stencil_5_ld68_merged962[root = 0, stencil_5_ld69, stencil_5_ld68] -> [2 + stencil_5_ld69, 1 + stencil_5_ld68, 2] : 0 <= stencil_5_ld69 <= 1081 and 0 <= stencil_5_ld68 <= 120 }
  // Write schedule: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  auto value_stencil_5_stencil_530_merged952_42 = stencil_5.stencil_5_stencil_530_merged952_42_to_stencil_5_stencil_5_ld68_merged962_26.peek(/* one reader or all rams */ 0);
  return value_stencil_5_stencil_530_merged952_42;
  return 0;
}

inline hw_uint<32>  stencil_5_stencil_5_ld68_merged962_27_select(stencil_5_cache& stencil_5, int root, int stencil_5_ld69, int stencil_5_ld68, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_stencil_5_ld68_merged962_27 read pattern: { stencil_5_ld68_merged962[root = 0, stencil_5_ld69, stencil_5_ld68] -> stencil_5[3 + 16stencil_5_ld68, -1 + stencil_5_ld69] : 0 <= stencil_5_ld69 <= 1081 and 0 <= stencil_5_ld68 <= 120 }
  // Read schedule : { stencil_5_ld68_merged962[root = 0, stencil_5_ld69, stencil_5_ld68] -> [2 + stencil_5_ld69, 1 + stencil_5_ld68, 2] : 0 <= stencil_5_ld69 <= 1081 and 0 <= stencil_5_ld68 <= 120 }
  // Write schedule: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  auto value_stencil_5_stencil_530_merged952_43 = stencil_5.stencil_5_stencil_530_merged952_43_to_stencil_5_stencil_5_ld68_merged962_27.peek(/* one reader or all rams */ 0);
  return value_stencil_5_stencil_530_merged952_43;
  return 0;
}

inline hw_uint<32>  stencil_5_stencil_5_ld68_merged962_28_select(stencil_5_cache& stencil_5, int root, int stencil_5_ld69, int stencil_5_ld68, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_stencil_5_ld68_merged962_28 read pattern: { stencil_5_ld68_merged962[root = 0, stencil_5_ld69, stencil_5_ld68] -> stencil_5[2 + 16stencil_5_ld68, -1 + stencil_5_ld69] : 0 <= stencil_5_ld69 <= 1081 and 0 <= stencil_5_ld68 <= 120 }
  // Read schedule : { stencil_5_ld68_merged962[root = 0, stencil_5_ld69, stencil_5_ld68] -> [2 + stencil_5_ld69, 1 + stencil_5_ld68, 2] : 0 <= stencil_5_ld69 <= 1081 and 0 <= stencil_5_ld68 <= 120 }
  // Write schedule: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  auto value_stencil_5_stencil_530_merged952_44 = stencil_5.stencil_5_stencil_530_merged952_44_to_stencil_5_stencil_5_ld68_merged962_28.peek(/* one reader or all rams */ 0);
  return value_stencil_5_stencil_530_merged952_44;
  return 0;
}

inline hw_uint<32>  stencil_5_stencil_5_ld68_merged962_29_select(stencil_5_cache& stencil_5, int root, int stencil_5_ld69, int stencil_5_ld68, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_stencil_5_ld68_merged962_29 read pattern: { stencil_5_ld68_merged962[root = 0, stencil_5_ld69, stencil_5_ld68] -> stencil_5[1 + 16stencil_5_ld68, -1 + stencil_5_ld69] : 0 <= stencil_5_ld69 <= 1081 and 0 <= stencil_5_ld68 <= 120 }
  // Read schedule : { stencil_5_ld68_merged962[root = 0, stencil_5_ld69, stencil_5_ld68] -> [2 + stencil_5_ld69, 1 + stencil_5_ld68, 2] : 0 <= stencil_5_ld69 <= 1081 and 0 <= stencil_5_ld68 <= 120 }
  // Write schedule: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  auto value_stencil_5_stencil_530_merged952_45 = stencil_5.stencil_5_stencil_530_merged952_45_to_stencil_5_stencil_5_ld68_merged962_29.peek(/* one reader or all rams */ 0);
  return value_stencil_5_stencil_530_merged952_45;
  return 0;
}

inline hw_uint<32>  stencil_5_stencil_5_ld68_merged962_30_select(stencil_5_cache& stencil_5, int root, int stencil_5_ld69, int stencil_5_ld68, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_stencil_5_ld68_merged962_30 read pattern: { stencil_5_ld68_merged962[root = 0, stencil_5_ld69, stencil_5_ld68] -> stencil_5[16stencil_5_ld68, -1 + stencil_5_ld69] : 0 <= stencil_5_ld69 <= 1081 and 0 <= stencil_5_ld68 <= 120 }
  // Read schedule : { stencil_5_ld68_merged962[root = 0, stencil_5_ld69, stencil_5_ld68] -> [2 + stencil_5_ld69, 1 + stencil_5_ld68, 2] : 0 <= stencil_5_ld69 <= 1081 and 0 <= stencil_5_ld68 <= 120 }
  // Write schedule: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  auto value_stencil_5_stencil_530_merged952_46 = stencil_5.stencil_5_stencil_530_merged952_46_to_stencil_5_stencil_5_ld68_merged962_30.peek(/* one reader or all rams */ 0);
  return value_stencil_5_stencil_530_merged952_46;
  return 0;
}

inline hw_uint<32>  stencil_5_stencil_5_ld68_merged962_31_select(stencil_5_cache& stencil_5, int root, int stencil_5_ld69, int stencil_5_ld68, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_stencil_5_ld68_merged962_31 read pattern: { stencil_5_ld68_merged962[root = 0, stencil_5_ld69, stencil_5_ld68] -> stencil_5[-1 + 16stencil_5_ld68, -1 + stencil_5_ld69] : 0 <= stencil_5_ld69 <= 1081 and 0 <= stencil_5_ld68 <= 120 }
  // Read schedule : { stencil_5_ld68_merged962[root = 0, stencil_5_ld69, stencil_5_ld68] -> [2 + stencil_5_ld69, 1 + stencil_5_ld68, 2] : 0 <= stencil_5_ld69 <= 1081 and 0 <= stencil_5_ld68 <= 120 }
  // Write schedule: { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
  auto value_stencil_5_stencil_530_merged952_47 = stencil_5.stencil_5_stencil_530_merged952_47_to_stencil_5_stencil_5_ld68_merged962_31.peek(/* one reader or all rams */ 0);
  return value_stencil_5_stencil_530_merged952_47;
  return 0;
}

// # of bundles = 2
// stencil_530_merged952_write
//	stencil_5_stencil_530_merged952_32
//	stencil_5_stencil_530_merged952_33
//	stencil_5_stencil_530_merged952_34
//	stencil_5_stencil_530_merged952_35
//	stencil_5_stencil_530_merged952_36
//	stencil_5_stencil_530_merged952_37
//	stencil_5_stencil_530_merged952_38
//	stencil_5_stencil_530_merged952_39
//	stencil_5_stencil_530_merged952_40
//	stencil_5_stencil_530_merged952_41
//	stencil_5_stencil_530_merged952_42
//	stencil_5_stencil_530_merged952_43
//	stencil_5_stencil_530_merged952_44
//	stencil_5_stencil_530_merged952_45
//	stencil_5_stencil_530_merged952_46
//	stencil_5_stencil_530_merged952_47
inline void stencil_5_stencil_530_merged952_write_bundle_write(hw_uint<512>& stencil_530_merged952_write, stencil_5_cache& stencil_5, int root, int stencil_529, int stencil_530, int dynamic_address) {
	hw_uint<32>  stencil_5_stencil_530_merged952_32_res = stencil_530_merged952_write.extract<0, 31>();
	stencil_5_stencil_530_merged952_32_write(stencil_5_stencil_530_merged952_32_res, stencil_5, root, stencil_529, stencil_530, dynamic_address);
	hw_uint<32>  stencil_5_stencil_530_merged952_33_res = stencil_530_merged952_write.extract<32, 63>();
	stencil_5_stencil_530_merged952_33_write(stencil_5_stencil_530_merged952_33_res, stencil_5, root, stencil_529, stencil_530, dynamic_address);
	hw_uint<32>  stencil_5_stencil_530_merged952_34_res = stencil_530_merged952_write.extract<64, 95>();
	stencil_5_stencil_530_merged952_34_write(stencil_5_stencil_530_merged952_34_res, stencil_5, root, stencil_529, stencil_530, dynamic_address);
	hw_uint<32>  stencil_5_stencil_530_merged952_35_res = stencil_530_merged952_write.extract<96, 127>();
	stencil_5_stencil_530_merged952_35_write(stencil_5_stencil_530_merged952_35_res, stencil_5, root, stencil_529, stencil_530, dynamic_address);
	hw_uint<32>  stencil_5_stencil_530_merged952_36_res = stencil_530_merged952_write.extract<128, 159>();
	stencil_5_stencil_530_merged952_36_write(stencil_5_stencil_530_merged952_36_res, stencil_5, root, stencil_529, stencil_530, dynamic_address);
	hw_uint<32>  stencil_5_stencil_530_merged952_37_res = stencil_530_merged952_write.extract<160, 191>();
	stencil_5_stencil_530_merged952_37_write(stencil_5_stencil_530_merged952_37_res, stencil_5, root, stencil_529, stencil_530, dynamic_address);
	hw_uint<32>  stencil_5_stencil_530_merged952_38_res = stencil_530_merged952_write.extract<192, 223>();
	stencil_5_stencil_530_merged952_38_write(stencil_5_stencil_530_merged952_38_res, stencil_5, root, stencil_529, stencil_530, dynamic_address);
	hw_uint<32>  stencil_5_stencil_530_merged952_39_res = stencil_530_merged952_write.extract<224, 255>();
	stencil_5_stencil_530_merged952_39_write(stencil_5_stencil_530_merged952_39_res, stencil_5, root, stencil_529, stencil_530, dynamic_address);
	hw_uint<32>  stencil_5_stencil_530_merged952_40_res = stencil_530_merged952_write.extract<256, 287>();
	stencil_5_stencil_530_merged952_40_write(stencil_5_stencil_530_merged952_40_res, stencil_5, root, stencil_529, stencil_530, dynamic_address);
	hw_uint<32>  stencil_5_stencil_530_merged952_41_res = stencil_530_merged952_write.extract<288, 319>();
	stencil_5_stencil_530_merged952_41_write(stencil_5_stencil_530_merged952_41_res, stencil_5, root, stencil_529, stencil_530, dynamic_address);
	hw_uint<32>  stencil_5_stencil_530_merged952_42_res = stencil_530_merged952_write.extract<320, 351>();
	stencil_5_stencil_530_merged952_42_write(stencil_5_stencil_530_merged952_42_res, stencil_5, root, stencil_529, stencil_530, dynamic_address);
	hw_uint<32>  stencil_5_stencil_530_merged952_43_res = stencil_530_merged952_write.extract<352, 383>();
	stencil_5_stencil_530_merged952_43_write(stencil_5_stencil_530_merged952_43_res, stencil_5, root, stencil_529, stencil_530, dynamic_address);
	hw_uint<32>  stencil_5_stencil_530_merged952_44_res = stencil_530_merged952_write.extract<384, 415>();
	stencil_5_stencil_530_merged952_44_write(stencil_5_stencil_530_merged952_44_res, stencil_5, root, stencil_529, stencil_530, dynamic_address);
	hw_uint<32>  stencil_5_stencil_530_merged952_45_res = stencil_530_merged952_write.extract<416, 447>();
	stencil_5_stencil_530_merged952_45_write(stencil_5_stencil_530_merged952_45_res, stencil_5, root, stencil_529, stencil_530, dynamic_address);
	hw_uint<32>  stencil_5_stencil_530_merged952_46_res = stencil_530_merged952_write.extract<448, 479>();
	stencil_5_stencil_530_merged952_46_write(stencil_5_stencil_530_merged952_46_res, stencil_5, root, stencil_529, stencil_530, dynamic_address);
	hw_uint<32>  stencil_5_stencil_530_merged952_47_res = stencil_530_merged952_write.extract<480, 511>();
	stencil_5_stencil_530_merged952_47_write(stencil_5_stencil_530_merged952_47_res, stencil_5, root, stencil_529, stencil_530, dynamic_address);
}

// stencil_5_ld68_merged962_read
//	stencil_5_stencil_5_ld68_merged962_16
//	stencil_5_stencil_5_ld68_merged962_17
//	stencil_5_stencil_5_ld68_merged962_18
//	stencil_5_stencil_5_ld68_merged962_19
//	stencil_5_stencil_5_ld68_merged962_20
//	stencil_5_stencil_5_ld68_merged962_21
//	stencil_5_stencil_5_ld68_merged962_22
//	stencil_5_stencil_5_ld68_merged962_23
//	stencil_5_stencil_5_ld68_merged962_24
//	stencil_5_stencil_5_ld68_merged962_25
//	stencil_5_stencil_5_ld68_merged962_26
//	stencil_5_stencil_5_ld68_merged962_27
//	stencil_5_stencil_5_ld68_merged962_28
//	stencil_5_stencil_5_ld68_merged962_29
//	stencil_5_stencil_5_ld68_merged962_30
//	stencil_5_stencil_5_ld68_merged962_31
inline hw_uint<512> stencil_5_stencil_5_ld68_merged962_read_bundle_read(stencil_5_cache& stencil_5, int root, int stencil_5_ld69, int stencil_5_ld68, int dynamic_address) {
  // # of ports in bundle: 16
    // stencil_5_stencil_5_ld68_merged962_16
    // stencil_5_stencil_5_ld68_merged962_17
    // stencil_5_stencil_5_ld68_merged962_18
    // stencil_5_stencil_5_ld68_merged962_19
    // stencil_5_stencil_5_ld68_merged962_20
    // stencil_5_stencil_5_ld68_merged962_21
    // stencil_5_stencil_5_ld68_merged962_22
    // stencil_5_stencil_5_ld68_merged962_23
    // stencil_5_stencil_5_ld68_merged962_24
    // stencil_5_stencil_5_ld68_merged962_25
    // stencil_5_stencil_5_ld68_merged962_26
    // stencil_5_stencil_5_ld68_merged962_27
    // stencil_5_stencil_5_ld68_merged962_28
    // stencil_5_stencil_5_ld68_merged962_29
    // stencil_5_stencil_5_ld68_merged962_30
    // stencil_5_stencil_5_ld68_merged962_31

	hw_uint<512> result;
	hw_uint<32>  stencil_5_stencil_5_ld68_merged962_16_res = stencil_5_stencil_5_ld68_merged962_16_select(stencil_5, root, stencil_5_ld69, stencil_5_ld68, dynamic_address);
	set_at<0, 512>(result, stencil_5_stencil_5_ld68_merged962_16_res);
	hw_uint<32>  stencil_5_stencil_5_ld68_merged962_17_res = stencil_5_stencil_5_ld68_merged962_17_select(stencil_5, root, stencil_5_ld69, stencil_5_ld68, dynamic_address);
	set_at<32, 512>(result, stencil_5_stencil_5_ld68_merged962_17_res);
	hw_uint<32>  stencil_5_stencil_5_ld68_merged962_18_res = stencil_5_stencil_5_ld68_merged962_18_select(stencil_5, root, stencil_5_ld69, stencil_5_ld68, dynamic_address);
	set_at<64, 512>(result, stencil_5_stencil_5_ld68_merged962_18_res);
	hw_uint<32>  stencil_5_stencil_5_ld68_merged962_19_res = stencil_5_stencil_5_ld68_merged962_19_select(stencil_5, root, stencil_5_ld69, stencil_5_ld68, dynamic_address);
	set_at<96, 512>(result, stencil_5_stencil_5_ld68_merged962_19_res);
	hw_uint<32>  stencil_5_stencil_5_ld68_merged962_20_res = stencil_5_stencil_5_ld68_merged962_20_select(stencil_5, root, stencil_5_ld69, stencil_5_ld68, dynamic_address);
	set_at<128, 512>(result, stencil_5_stencil_5_ld68_merged962_20_res);
	hw_uint<32>  stencil_5_stencil_5_ld68_merged962_21_res = stencil_5_stencil_5_ld68_merged962_21_select(stencil_5, root, stencil_5_ld69, stencil_5_ld68, dynamic_address);
	set_at<160, 512>(result, stencil_5_stencil_5_ld68_merged962_21_res);
	hw_uint<32>  stencil_5_stencil_5_ld68_merged962_22_res = stencil_5_stencil_5_ld68_merged962_22_select(stencil_5, root, stencil_5_ld69, stencil_5_ld68, dynamic_address);
	set_at<192, 512>(result, stencil_5_stencil_5_ld68_merged962_22_res);
	hw_uint<32>  stencil_5_stencil_5_ld68_merged962_23_res = stencil_5_stencil_5_ld68_merged962_23_select(stencil_5, root, stencil_5_ld69, stencil_5_ld68, dynamic_address);
	set_at<224, 512>(result, stencil_5_stencil_5_ld68_merged962_23_res);
	hw_uint<32>  stencil_5_stencil_5_ld68_merged962_24_res = stencil_5_stencil_5_ld68_merged962_24_select(stencil_5, root, stencil_5_ld69, stencil_5_ld68, dynamic_address);
	set_at<256, 512>(result, stencil_5_stencil_5_ld68_merged962_24_res);
	hw_uint<32>  stencil_5_stencil_5_ld68_merged962_25_res = stencil_5_stencil_5_ld68_merged962_25_select(stencil_5, root, stencil_5_ld69, stencil_5_ld68, dynamic_address);
	set_at<288, 512>(result, stencil_5_stencil_5_ld68_merged962_25_res);
	hw_uint<32>  stencil_5_stencil_5_ld68_merged962_26_res = stencil_5_stencil_5_ld68_merged962_26_select(stencil_5, root, stencil_5_ld69, stencil_5_ld68, dynamic_address);
	set_at<320, 512>(result, stencil_5_stencil_5_ld68_merged962_26_res);
	hw_uint<32>  stencil_5_stencil_5_ld68_merged962_27_res = stencil_5_stencil_5_ld68_merged962_27_select(stencil_5, root, stencil_5_ld69, stencil_5_ld68, dynamic_address);
	set_at<352, 512>(result, stencil_5_stencil_5_ld68_merged962_27_res);
	hw_uint<32>  stencil_5_stencil_5_ld68_merged962_28_res = stencil_5_stencil_5_ld68_merged962_28_select(stencil_5, root, stencil_5_ld69, stencil_5_ld68, dynamic_address);
	set_at<384, 512>(result, stencil_5_stencil_5_ld68_merged962_28_res);
	hw_uint<32>  stencil_5_stencil_5_ld68_merged962_29_res = stencil_5_stencil_5_ld68_merged962_29_select(stencil_5, root, stencil_5_ld69, stencil_5_ld68, dynamic_address);
	set_at<416, 512>(result, stencil_5_stencil_5_ld68_merged962_29_res);
	hw_uint<32>  stencil_5_stencil_5_ld68_merged962_30_res = stencil_5_stencil_5_ld68_merged962_30_select(stencil_5, root, stencil_5_ld69, stencil_5_ld68, dynamic_address);
	set_at<448, 512>(result, stencil_5_stencil_5_ld68_merged962_30_res);
	hw_uint<32>  stencil_5_stencil_5_ld68_merged962_31_res = stencil_5_stencil_5_ld68_merged962_31_select(stencil_5, root, stencil_5_ld69, stencil_5_ld68, dynamic_address);
	set_at<480, 512>(result, stencil_5_stencil_5_ld68_merged962_31_res);
	return result;
}

// Total re-use buffer capacity: 125440 bits


// Operation logic
inline void stencil_4_to_gp_763_ld96_merged984(HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */stencil_4_to_gp_763, stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, int root, int stencil_4_to_gp_763_ld97, int stencil_4_to_gp_763_ld96) {
  // Dynamic address computation

	// Consume: stencil_4_to_gp_763
	auto stencil_4_to_gp_763__lp__lp_16_m_stencil_4_to_gp_763_ld96__p__15_rp___p___m_2_rp__c_______lp_stencil_4_to_gp_763_ld97__p___m_2_rp__value = stencil_4_to_gp_763.read();
	auto compute_result = stencil_4_to_gp_763_ld96_cu983(stencil_4_to_gp_763__lp__lp_16_m_stencil_4_to_gp_763_ld96__p__15_rp___p___m_2_rp__c_______lp_stencil_4_to_gp_763_ld97__p___m_2_rp__value);
	// Produce: stencil_4_FIFO_buf95
	stencil_4_FIFO_buf95_stencil_4_to_gp_763_ld96_merged984_write_bundle_write(/* arg names */compute_result, stencil_4_FIFO_buf95, root, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stencil_530_merged952(stencil_4_FIFO_buf95_cache& stencil_4_FIFO_buf95, stencil_5_cache& stencil_5, int root, int stencil_529, int stencil_530) {
  // Dynamic address computation

	// Consume: stencil_4_FIFO_buf95
	auto stencil_4_FIFO_buf95__lp__lp_16_m_stencil_530__p__15_rp___p___m_1_rp___p___m_1_c_______lp_stencil_529__p___m_1_rp___p___m_1_value = stencil_4_FIFO_buf95_stencil_530_merged952_read_bundle_read(stencil_4_FIFO_buf95/* source_delay */, root, stencil_529, stencil_530, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_530_cu950(stencil_4_FIFO_buf95__lp__lp_16_m_stencil_530__p__15_rp___p___m_1_rp___p___m_1_c_______lp_stencil_529__p___m_1_rp___p___m_1_value);
	// Produce: stencil_5
	stencil_5_stencil_530_merged952_write_bundle_write(/* arg names */compute_result, stencil_5, root, stencil_529, stencil_530, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stencil_5_ld68_merged962(stencil_5_cache& stencil_5, HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */stencil_5_to_gp_867, int root, int stencil_5_ld69, int stencil_5_ld68) {
  // Dynamic address computation

	// Consume: stencil_5
	auto stencil_5__lp__lp_16_m_stencil_5_ld68__p__15_rp___p___m_1_rp__c_______lp_stencil_5_ld69__p___m_1_rp__value = stencil_5_stencil_5_ld68_merged962_read_bundle_read(stencil_5/* source_delay */, root, stencil_5_ld69, stencil_5_ld68, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_5_ld68_cu961(stencil_5__lp__lp_16_m_stencil_5_ld68__p__15_rp___p___m_1_rp__c_______lp_stencil_5_ld69__p___m_1_rp__value);
	// Produce: stencil_5_to_gp_867
	stencil_5_to_gp_867.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_4_to_gp_763_ld97_stencil_529_stencil_5_ld69_(HWStream<hw_uint<512> >& /* get_args num ports = 16 */stencil_4_to_gp_763, HWStream<hw_uint<512> >& /* no bundle get_args num ports = 16 */stencil_5_to_gp_867) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_4_to_gp_763_ld97_stencil_529_stencil_5_ld69__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_4_FIFO_buf95_cache stencil_4_FIFO_buf95;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_5_cache stencil_5;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__

#endif // __VIVADO_SYNTH__

// schedule: { stencil_5_ld68_merged962[root = 0, stencil_5_ld69, stencil_5_ld68] -> [2 + stencil_5_ld69, 1 + stencil_5_ld68, 2] : 0 <= stencil_5_ld69 <= 1081 and 0 <= stencil_5_ld68 <= 120; stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120; stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
//   { stencil_5_ld68_merged962[root = 0, stencil_5_ld69, stencil_5_ld68] -> [2 + stencil_5_ld69, 1 + stencil_5_ld68, 2] : 0 <= stencil_5_ld69 <= 1081 and 0 <= stencil_5_ld68 <= 120 }
// Condition for stencil_5_ld68_merged962(((-2 + i2 == 0) && (-2 + i0 >= 0) && (1083 - i0 >= 0) && (-1 + i1 >= 0) && (121 - i1 >= 0)))
//   { stencil_530_merged952[root = 0, stencil_529, stencil_530] -> [2 + stencil_529, 1 + stencil_530, 1] : 0 <= stencil_529 <= 1081 and 0 <= stencil_530 <= 120 }
// Condition for stencil_530_merged952(((-1 + i2 == 0) && (-2 + i0 >= 0) && (1083 - i0 >= 0) && (-1 + i1 >= 0) && (121 - i1 >= 0)))
//   { stencil_4_to_gp_763_ld96_merged984[root = 0, stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96] -> [stencil_4_to_gp_763_ld97, stencil_4_to_gp_763_ld96, 0] : 0 <= stencil_4_to_gp_763_ld97 <= 1083 and 0 <= stencil_4_to_gp_763_ld96 <= 121 }
// Condition for stencil_4_to_gp_763_ld96_merged984(((i2 == 0) && (i0 >= 0) && (1083 - i0 >= 0) && (i1 >= 0) && (121 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 1083; c0 += 1)
  for (int c1 = 0; c1 <= 121; c1 += 1) {
    stencil_4_to_gp_763_ld96_merged984(0, c0, c1);
    if (c0 >= 2 && c1 >= 1) {
      stencil_530_merged952(0, c0 - 2, c1 - 1);
      stencil_5_ld68_merged962(0, c0 - 2, c1 - 1);
    }
  }

  */
	for (int c0 = 0; c0 <= 1083; c0 += 1)
	  for (int c1 = 0; c1 <= 121; c1 += 1) {
	    stencil_4_to_gp_763_ld96_merged984(stencil_4_to_gp_763 /* buf name */, stencil_4_FIFO_buf95, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 1) {
	      stencil_530_merged952(stencil_4_FIFO_buf95 /* buf name */, stencil_5, 0, c0 - 2, c1 - 1);
	      stencil_5_ld68_merged962(stencil_5 /* buf name */, stencil_5_to_gp_867, 0, c0 - 2, c1 - 1);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_4_to_gp_763_ld97_stencil_529_stencil_5_ld69__wrapper(HWStream<hw_uint<512> >& /* get_args num ports = 16 */stencil_4_to_gp_763, HWStream<hw_uint<512> >& /* no bundle get_args num ports = 16 */stencil_5_to_gp_867, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_4_to_gp_763_ld97_stencil_529_stencil_5_ld69_(stencil_4_to_gp_763, stencil_5_to_gp_867);
  }
}
#include "hw_classes.h"

struct stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_192_merged_banks_9_cache {
	// RAM Box: {[14, 1918], [-1, 1080]}
	// Capacity: 244
	// # of read delays: 4
  // 0, 1, 122, 243
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 120> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 120> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_122() {
		return f4;
	}

	inline hw_uint<32>  peek_242() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_243() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_193_merged_banks_9_cache {
	// RAM Box: {[13, 1917], [-1, 1080]}
	// Capacity: 244
	// # of read delays: 4
  // 0, 1, 122, 243
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 120> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 120> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_122() {
		return f4;
	}

	inline hw_uint<32>  peek_242() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_243() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_194_merged_banks_9_cache {
	// RAM Box: {[12, 1916], [-1, 1080]}
	// Capacity: 244
	// # of read delays: 4
  // 0, 1, 122, 243
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 120> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 120> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_122() {
		return f4;
	}

	inline hw_uint<32>  peek_242() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_243() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_195_merged_banks_9_cache {
	// RAM Box: {[11, 1915], [-1, 1080]}
	// Capacity: 244
	// # of read delays: 4
  // 0, 1, 122, 243
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 120> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 120> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_122() {
		return f4;
	}

	inline hw_uint<32>  peek_242() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_243() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_196_merged_banks_9_cache {
	// RAM Box: {[10, 1914], [-1, 1080]}
	// Capacity: 244
	// # of read delays: 4
  // 0, 1, 122, 243
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 120> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 120> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_122() {
		return f4;
	}

	inline hw_uint<32>  peek_242() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_243() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_197_merged_banks_9_cache {
	// RAM Box: {[9, 1913], [-1, 1080]}
	// Capacity: 244
	// # of read delays: 4
  // 0, 1, 122, 243
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 120> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 120> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_122() {
		return f4;
	}

	inline hw_uint<32>  peek_242() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_243() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_198_merged_banks_9_cache {
	// RAM Box: {[8, 1912], [-1, 1080]}
	// Capacity: 244
	// # of read delays: 4
  // 0, 1, 122, 243
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 120> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 120> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_122() {
		return f4;
	}

	inline hw_uint<32>  peek_242() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_243() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_199_merged_banks_9_cache {
	// RAM Box: {[7, 1911], [-1, 1080]}
	// Capacity: 244
	// # of read delays: 4
  // 0, 1, 122, 243
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 120> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 120> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_122() {
		return f4;
	}

	inline hw_uint<32>  peek_242() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_243() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_200_merged_banks_9_cache {
	// RAM Box: {[6, 1910], [-1, 1080]}
	// Capacity: 244
	// # of read delays: 4
  // 0, 1, 122, 243
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 120> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 120> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_122() {
		return f4;
	}

	inline hw_uint<32>  peek_242() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_243() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_201_merged_banks_9_cache {
	// RAM Box: {[5, 1909], [-1, 1080]}
	// Capacity: 244
	// # of read delays: 4
  // 0, 1, 122, 243
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 120> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 120> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_122() {
		return f4;
	}

	inline hw_uint<32>  peek_242() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_243() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_202_merged_banks_9_cache {
	// RAM Box: {[4, 1908], [-1, 1080]}
	// Capacity: 244
	// # of read delays: 4
  // 0, 1, 122, 243
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 120> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 120> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_122() {
		return f4;
	}

	inline hw_uint<32>  peek_242() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_243() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_203_merged_banks_9_cache {
	// RAM Box: {[3, 1907], [-1, 1080]}
	// Capacity: 244
	// # of read delays: 4
  // 0, 1, 122, 243
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 120> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 120> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_122() {
		return f4;
	}

	inline hw_uint<32>  peek_242() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_243() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_204_merged_banks_9_cache {
	// RAM Box: {[2, 1906], [-1, 1080]}
	// Capacity: 244
	// # of read delays: 4
  // 0, 1, 122, 243
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 120> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 120> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_122() {
		return f4;
	}

	inline hw_uint<32>  peek_242() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_243() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_205_merged_banks_9_cache {
	// RAM Box: {[1, 1905], [-1, 1080]}
	// Capacity: 244
	// # of read delays: 4
  // 0, 1, 122, 243
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 120> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 120> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_122() {
		return f4;
	}

	inline hw_uint<32>  peek_242() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_243() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_206_merged_banks_9_cache {
	// RAM Box: {[0, 1920], [-1, 1080]}
	// Capacity: 244
	// # of read delays: 6
  // 0, 1, 121, 122, 242, 243
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 119> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 119> f7;
	hw_uint<32>  f8;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_120() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_121() {
		return f4;
	}

	inline hw_uint<32>  peek_122() {
		return f6;
	}

	inline hw_uint<32>  peek_241() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_242() {
		return f8;
	}

	inline hw_uint<32>  peek_243() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 119
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 119 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 119
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 119 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_207_merged_banks_9_cache {
	// RAM Box: {[-1, 1919], [-1, 1080]}
	// Capacity: 244
	// # of read delays: 6
  // 0, 1, 121, 122, 242, 243
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 119> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 119> f7;
	hw_uint<32>  f8;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_120() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_121() {
		return f4;
	}

	inline hw_uint<32>  peek_122() {
		return f6;
	}

	inline hw_uint<32>  peek_241() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_242() {
		return f8;
	}

	inline hw_uint<32>  peek_243() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 119
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 119 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 119
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 119 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_5_FIFO_buf99_cache {
  // # of banks: 16
  stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_192_merged_banks_9_cache stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_192_merged_banks_9;
  stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_193_merged_banks_9_cache stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_193_merged_banks_9;
  stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_194_merged_banks_9_cache stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_194_merged_banks_9;
  stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_195_merged_banks_9_cache stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_195_merged_banks_9;
  stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_196_merged_banks_9_cache stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_196_merged_banks_9;
  stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_197_merged_banks_9_cache stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_197_merged_banks_9;
  stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_198_merged_banks_9_cache stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_198_merged_banks_9;
  stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_199_merged_banks_9_cache stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_199_merged_banks_9;
  stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_200_merged_banks_9_cache stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_200_merged_banks_9;
  stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_201_merged_banks_9_cache stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_201_merged_banks_9;
  stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_202_merged_banks_9_cache stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_202_merged_banks_9;
  stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_203_merged_banks_9_cache stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_203_merged_banks_9;
  stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_204_merged_banks_9_cache stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_204_merged_banks_9;
  stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_205_merged_banks_9_cache stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_205_merged_banks_9;
  stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_206_merged_banks_9_cache stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_206_merged_banks_9;
  stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_207_merged_banks_9_cache stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_207_merged_banks_9;
};



inline void stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_192_write(hw_uint<32> & stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_192, stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_5_to_gp_867_ld101, int stencil_5_to_gp_867_ld100, int dynamic_address) {
  stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_192_merged_banks_9.push(stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_192);
}

inline void stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_193_write(hw_uint<32> & stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_193, stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_5_to_gp_867_ld101, int stencil_5_to_gp_867_ld100, int dynamic_address) {
  stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_193_merged_banks_9.push(stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_193);
}

inline void stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_194_write(hw_uint<32> & stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_194, stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_5_to_gp_867_ld101, int stencil_5_to_gp_867_ld100, int dynamic_address) {
  stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_194_merged_banks_9.push(stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_194);
}

inline void stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_195_write(hw_uint<32> & stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_195, stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_5_to_gp_867_ld101, int stencil_5_to_gp_867_ld100, int dynamic_address) {
  stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_195_merged_banks_9.push(stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_195);
}

inline void stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_196_write(hw_uint<32> & stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_196, stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_5_to_gp_867_ld101, int stencil_5_to_gp_867_ld100, int dynamic_address) {
  stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_196_merged_banks_9.push(stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_196);
}

inline void stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_197_write(hw_uint<32> & stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_197, stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_5_to_gp_867_ld101, int stencil_5_to_gp_867_ld100, int dynamic_address) {
  stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_197_merged_banks_9.push(stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_197);
}

inline void stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_198_write(hw_uint<32> & stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_198, stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_5_to_gp_867_ld101, int stencil_5_to_gp_867_ld100, int dynamic_address) {
  stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_198_merged_banks_9.push(stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_198);
}

inline void stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_199_write(hw_uint<32> & stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_199, stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_5_to_gp_867_ld101, int stencil_5_to_gp_867_ld100, int dynamic_address) {
  stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_199_merged_banks_9.push(stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_199);
}

inline void stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_200_write(hw_uint<32> & stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_200, stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_5_to_gp_867_ld101, int stencil_5_to_gp_867_ld100, int dynamic_address) {
  stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_200_merged_banks_9.push(stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_200);
}

inline void stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_201_write(hw_uint<32> & stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_201, stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_5_to_gp_867_ld101, int stencil_5_to_gp_867_ld100, int dynamic_address) {
  stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_201_merged_banks_9.push(stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_201);
}

inline void stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_202_write(hw_uint<32> & stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_202, stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_5_to_gp_867_ld101, int stencil_5_to_gp_867_ld100, int dynamic_address) {
  stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_202_merged_banks_9.push(stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_202);
}

inline void stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_203_write(hw_uint<32> & stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_203, stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_5_to_gp_867_ld101, int stencil_5_to_gp_867_ld100, int dynamic_address) {
  stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_203_merged_banks_9.push(stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_203);
}

inline void stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_204_write(hw_uint<32> & stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_204, stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_5_to_gp_867_ld101, int stencil_5_to_gp_867_ld100, int dynamic_address) {
  stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_204_merged_banks_9.push(stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_204);
}

inline void stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_205_write(hw_uint<32> & stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_205, stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_5_to_gp_867_ld101, int stencil_5_to_gp_867_ld100, int dynamic_address) {
  stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_205_merged_banks_9.push(stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_205);
}

inline void stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_206_write(hw_uint<32> & stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_206, stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_5_to_gp_867_ld101, int stencil_5_to_gp_867_ld100, int dynamic_address) {
  stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_206_merged_banks_9.push(stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_206);
}

inline void stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_207_write(hw_uint<32> & stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_207, stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_5_to_gp_867_ld101, int stencil_5_to_gp_867_ld100, int dynamic_address) {
  stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_207_merged_banks_9.push(stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_207);
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_100_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_100 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[11 + 16stencil_635, stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_195 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_195_merged_banks_9.peek_122();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_195;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_101_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_101 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[11 + 16stencil_635, 1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_195 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_195_merged_banks_9.peek_1();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_195;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_102_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_102 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[8 + 16stencil_635, -1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_198 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_198_merged_banks_9.peek_243();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_198;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_103_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_103 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[8 + 16stencil_635, stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_198 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_198_merged_banks_9.peek_122();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_198;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_104_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_104 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[8 + 16stencil_635, 1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_198 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_198_merged_banks_9.peek_1();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_198;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_105_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_105 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[9 + 16stencil_635, -1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_197 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_197_merged_banks_9.peek_243();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_197;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_106_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_106 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[9 + 16stencil_635, stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_197 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_197_merged_banks_9.peek_122();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_197;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_107_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_107 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[9 + 16stencil_635, 1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_197 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_197_merged_banks_9.peek_1();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_197;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_108_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_108 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[10 + 16stencil_635, -1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_196 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_196_merged_banks_9.peek_243();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_196;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_109_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_109 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[10 + 16stencil_635, stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_196 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_196_merged_banks_9.peek_122();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_196;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_110_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_110 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[10 + 16stencil_635, 1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_196 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_196_merged_banks_9.peek_1();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_196;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_111_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_111 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[7 + 16stencil_635, -1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_199 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_199_merged_banks_9.peek_243();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_199;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_112_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_112 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[7 + 16stencil_635, stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_199 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_199_merged_banks_9.peek_122();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_199;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_113_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_113 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[7 + 16stencil_635, 1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_199 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_199_merged_banks_9.peek_1();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_199;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_114_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_114 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[8 + 16stencil_635, -1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_198 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_198_merged_banks_9.peek_243();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_198;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_115_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_115 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[8 + 16stencil_635, stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_198 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_198_merged_banks_9.peek_122();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_198;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_116_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_116 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[8 + 16stencil_635, 1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_198 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_198_merged_banks_9.peek_1();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_198;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_117_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_117 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[9 + 16stencil_635, -1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_197 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_197_merged_banks_9.peek_243();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_197;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_118_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_118 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[9 + 16stencil_635, stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_197 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_197_merged_banks_9.peek_122();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_197;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_119_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_119 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[9 + 16stencil_635, 1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_197 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_197_merged_banks_9.peek_1();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_197;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_120_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_120 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[6 + 16stencil_635, -1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_200 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_200_merged_banks_9.peek_243();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_200;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_121_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_121 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[6 + 16stencil_635, stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_200 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_200_merged_banks_9.peek_122();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_200;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_122_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_122 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[6 + 16stencil_635, 1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_200 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_200_merged_banks_9.peek_1();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_200;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_123_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_123 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[7 + 16stencil_635, -1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_199 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_199_merged_banks_9.peek_243();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_199;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_124_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_124 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[7 + 16stencil_635, stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_199 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_199_merged_banks_9.peek_122();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_199;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_125_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_125 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[7 + 16stencil_635, 1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_199 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_199_merged_banks_9.peek_1();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_199;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_126_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_126 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[8 + 16stencil_635, -1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_198 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_198_merged_banks_9.peek_243();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_198;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_127_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_127 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[8 + 16stencil_635, stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_198 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_198_merged_banks_9.peek_122();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_198;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_128_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_128 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[8 + 16stencil_635, 1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_198 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_198_merged_banks_9.peek_1();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_198;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_129_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_129 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[5 + 16stencil_635, -1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_201 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_201_merged_banks_9.peek_243();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_201;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_130_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_130 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[5 + 16stencil_635, stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_201 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_201_merged_banks_9.peek_122();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_201;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_131_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_131 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[5 + 16stencil_635, 1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_201 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_201_merged_banks_9.peek_1();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_201;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_132_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_132 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[6 + 16stencil_635, -1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_200 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_200_merged_banks_9.peek_243();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_200;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_133_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_133 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[6 + 16stencil_635, stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_200 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_200_merged_banks_9.peek_122();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_200;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_134_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_134 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[6 + 16stencil_635, 1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_200 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_200_merged_banks_9.peek_1();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_200;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_135_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_135 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[7 + 16stencil_635, -1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_199 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_199_merged_banks_9.peek_243();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_199;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_136_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_136 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[7 + 16stencil_635, stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_199 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_199_merged_banks_9.peek_122();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_199;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_137_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_137 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[7 + 16stencil_635, 1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_199 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_199_merged_banks_9.peek_1();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_199;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_138_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_138 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[4 + 16stencil_635, -1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_202 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_202_merged_banks_9.peek_243();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_202;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_139_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_139 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[4 + 16stencil_635, stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_202 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_202_merged_banks_9.peek_122();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_202;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_140_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_140 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[4 + 16stencil_635, 1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_202 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_202_merged_banks_9.peek_1();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_202;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_141_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_141 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[5 + 16stencil_635, -1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_201 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_201_merged_banks_9.peek_243();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_201;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_142_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_142 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[5 + 16stencil_635, stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_201 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_201_merged_banks_9.peek_122();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_201;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_143_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_143 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[5 + 16stencil_635, 1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_201 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_201_merged_banks_9.peek_1();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_201;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_144_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_144 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[6 + 16stencil_635, -1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_200 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_200_merged_banks_9.peek_243();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_200;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_145_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_145 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[6 + 16stencil_635, stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_200 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_200_merged_banks_9.peek_122();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_200;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_146_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_146 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[6 + 16stencil_635, 1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_200 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_200_merged_banks_9.peek_1();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_200;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_147_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_147 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[3 + 16stencil_635, -1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_203 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_203_merged_banks_9.peek_243();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_203;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_148_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_148 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[3 + 16stencil_635, stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_203 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_203_merged_banks_9.peek_122();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_203;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_149_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_149 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[3 + 16stencil_635, 1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_203 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_203_merged_banks_9.peek_1();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_203;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_150_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_150 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[4 + 16stencil_635, -1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_202 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_202_merged_banks_9.peek_243();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_202;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_151_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_151 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[4 + 16stencil_635, stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_202 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_202_merged_banks_9.peek_122();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_202;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_152_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_152 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[4 + 16stencil_635, 1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_202 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_202_merged_banks_9.peek_1();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_202;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_153_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_153 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[5 + 16stencil_635, -1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_201 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_201_merged_banks_9.peek_243();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_201;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_154_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_154 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[5 + 16stencil_635, stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_201 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_201_merged_banks_9.peek_122();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_201;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_155_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_155 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[5 + 16stencil_635, 1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_201 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_201_merged_banks_9.peek_1();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_201;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_156_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_156 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[2 + 16stencil_635, -1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_204 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_204_merged_banks_9.peek_243();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_204;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_157_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_157 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[2 + 16stencil_635, stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_204 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_204_merged_banks_9.peek_122();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_204;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_158_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_158 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[2 + 16stencil_635, 1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_204 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_204_merged_banks_9.peek_1();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_204;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_159_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_159 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[3 + 16stencil_635, -1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_203 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_203_merged_banks_9.peek_243();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_203;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_160_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_160 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[3 + 16stencil_635, stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_203 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_203_merged_banks_9.peek_122();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_203;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_161_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_161 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[3 + 16stencil_635, 1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_203 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_203_merged_banks_9.peek_1();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_203;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_162_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_162 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[4 + 16stencil_635, -1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_202 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_202_merged_banks_9.peek_243();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_202;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_163_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_163 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[4 + 16stencil_635, stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_202 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_202_merged_banks_9.peek_122();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_202;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_164_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_164 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[4 + 16stencil_635, 1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_202 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_202_merged_banks_9.peek_1();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_202;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_165_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_165 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[1 + 16stencil_635, -1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_205 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_205_merged_banks_9.peek_243();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_205;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_166_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_166 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[1 + 16stencil_635, stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_205 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_205_merged_banks_9.peek_122();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_205;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_167_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_167 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[1 + 16stencil_635, 1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_205 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_205_merged_banks_9.peek_1();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_205;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_168_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_168 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[2 + 16stencil_635, -1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_204 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_204_merged_banks_9.peek_243();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_204;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_169_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_169 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[2 + 16stencil_635, stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_204 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_204_merged_banks_9.peek_122();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_204;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_170_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_170 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[2 + 16stencil_635, 1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_204 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_204_merged_banks_9.peek_1();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_204;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_171_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_171 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[3 + 16stencil_635, -1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_203 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_203_merged_banks_9.peek_243();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_203;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_172_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_172 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[3 + 16stencil_635, stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_203 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_203_merged_banks_9.peek_122();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_203;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_173_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_173 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[3 + 16stencil_635, 1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_203 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_203_merged_banks_9.peek_1();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_203;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_174_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_174 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[16stencil_635, -1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_206 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_206_merged_banks_9.peek_243();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_206;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_175_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_175 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[16stencil_635, stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_206 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_206_merged_banks_9.peek_122();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_206;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_176_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_176 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[16stencil_635, 1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_206 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_206_merged_banks_9.peek_1();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_206;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_177_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_177 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[1 + 16stencil_635, -1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_205 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_205_merged_banks_9.peek_243();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_205;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_178_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_178 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[1 + 16stencil_635, stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_205 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_205_merged_banks_9.peek_122();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_205;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_179_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_179 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[1 + 16stencil_635, 1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_205 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_205_merged_banks_9.peek_1();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_205;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_180_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_180 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[2 + 16stencil_635, -1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_204 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_204_merged_banks_9.peek_243();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_204;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_181_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_181 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[2 + 16stencil_635, stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_204 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_204_merged_banks_9.peek_122();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_204;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_182_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_182 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[2 + 16stencil_635, 1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_204 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_204_merged_banks_9.peek_1();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_204;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_183_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_183 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[-1 + 16stencil_635, -1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_207 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_207_merged_banks_9.peek_243();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_207;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_184_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_184 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[-1 + 16stencil_635, stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_207 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_207_merged_banks_9.peek_122();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_207;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_185_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_185 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[-1 + 16stencil_635, 1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_207 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_207_merged_banks_9.peek_1();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_207;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_186_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_186 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[16stencil_635, -1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_206 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_206_merged_banks_9.peek_243();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_206;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_187_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_187 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[16stencil_635, stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_206 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_206_merged_banks_9.peek_122();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_206;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_188_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_188 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[16stencil_635, 1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_206 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_206_merged_banks_9.peek_1();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_206;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_189_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_189 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[1 + 16stencil_635, -1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_205 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_205_merged_banks_9.peek_243();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_205;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_190_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_190 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[1 + 16stencil_635, stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_205 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_205_merged_banks_9.peek_122();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_205;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_191_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_191 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[1 + 16stencil_635, 1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_205 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_205_merged_banks_9.peek_1();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_205;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_48_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_48 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[14 + 16stencil_635, -1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_192 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_192_merged_banks_9.peek_243();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_192;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_49_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_49 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[14 + 16stencil_635, stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_192 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_192_merged_banks_9.peek_122();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_192;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_50_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_50 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[14 + 16stencil_635, 1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_192 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_192_merged_banks_9.peek_1();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_192;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_51_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_51 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[15 + 16stencil_635, -1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_207 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_207_merged_banks_9.peek_242();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_207;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_52_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_52 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[15 + 16stencil_635, stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_207 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_207_merged_banks_9.peek_121();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_207;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_53_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_53 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[15 + 16stencil_635, 1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_207 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_207_merged_banks_9.peek_0();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_207;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_54_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_54 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[16 + 16stencil_635, -1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_206 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_206_merged_banks_9.peek_242();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_206;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_55_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_55 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[16 + 16stencil_635, stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_206 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_206_merged_banks_9.peek_121();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_206;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_56_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_56 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[16 + 16stencil_635, 1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_206 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_206_merged_banks_9.peek_0();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_206;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_57_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_57 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[13 + 16stencil_635, -1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_193 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_193_merged_banks_9.peek_243();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_193;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_58_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_58 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[13 + 16stencil_635, stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_193 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_193_merged_banks_9.peek_122();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_193;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_59_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_59 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[13 + 16stencil_635, 1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_193 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_193_merged_banks_9.peek_1();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_193;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_60_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_60 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[14 + 16stencil_635, -1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_192 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_192_merged_banks_9.peek_243();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_192;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_61_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_61 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[14 + 16stencil_635, stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_192 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_192_merged_banks_9.peek_122();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_192;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_62_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_62 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[14 + 16stencil_635, 1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_192 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_192_merged_banks_9.peek_1();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_192;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_63_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_63 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[15 + 16stencil_635, -1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_207 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_207_merged_banks_9.peek_242();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_207;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_64_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_64 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[15 + 16stencil_635, stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_207 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_207_merged_banks_9.peek_121();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_207;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_65_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_65 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[15 + 16stencil_635, 1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_207 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_207_merged_banks_9.peek_0();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_207;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_66_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_66 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[12 + 16stencil_635, -1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_194 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_194_merged_banks_9.peek_243();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_194;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_67_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_67 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[12 + 16stencil_635, stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_194 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_194_merged_banks_9.peek_122();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_194;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_68_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_68 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[12 + 16stencil_635, 1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_194 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_194_merged_banks_9.peek_1();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_194;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_69_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_69 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[13 + 16stencil_635, -1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_193 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_193_merged_banks_9.peek_243();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_193;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_70_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_70 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[13 + 16stencil_635, stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_193 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_193_merged_banks_9.peek_122();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_193;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_71_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_71 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[13 + 16stencil_635, 1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_193 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_193_merged_banks_9.peek_1();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_193;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_72_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_72 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[14 + 16stencil_635, -1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_192 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_192_merged_banks_9.peek_243();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_192;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_73_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_73 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[14 + 16stencil_635, stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_192 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_192_merged_banks_9.peek_122();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_192;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_74_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_74 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[14 + 16stencil_635, 1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_192 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_192_merged_banks_9.peek_1();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_192;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_75_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_75 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[11 + 16stencil_635, -1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_195 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_195_merged_banks_9.peek_243();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_195;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_76_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_76 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[11 + 16stencil_635, stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_195 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_195_merged_banks_9.peek_122();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_195;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_77_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_77 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[11 + 16stencil_635, 1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_195 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_195_merged_banks_9.peek_1();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_195;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_78_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_78 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[12 + 16stencil_635, -1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_194 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_194_merged_banks_9.peek_243();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_194;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_79_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_79 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[12 + 16stencil_635, stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_194 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_194_merged_banks_9.peek_122();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_194;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_80_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_80 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[12 + 16stencil_635, 1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_194 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_194_merged_banks_9.peek_1();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_194;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_81_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_81 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[13 + 16stencil_635, -1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_193 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_193_merged_banks_9.peek_243();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_193;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_82_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_82 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[13 + 16stencil_635, stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_193 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_193_merged_banks_9.peek_122();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_193;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_83_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_83 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[13 + 16stencil_635, 1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_193 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_193_merged_banks_9.peek_1();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_193;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_84_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_84 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[10 + 16stencil_635, -1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_196 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_196_merged_banks_9.peek_243();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_196;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_85_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_85 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[10 + 16stencil_635, stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_196 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_196_merged_banks_9.peek_122();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_196;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_86_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_86 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[10 + 16stencil_635, 1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_196 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_196_merged_banks_9.peek_1();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_196;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_87_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_87 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[11 + 16stencil_635, -1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_195 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_195_merged_banks_9.peek_243();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_195;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_88_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_88 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[11 + 16stencil_635, stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_195 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_195_merged_banks_9.peek_122();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_195;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_89_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_89 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[11 + 16stencil_635, 1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_195 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_195_merged_banks_9.peek_1();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_195;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_90_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_90 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[12 + 16stencil_635, -1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_194 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_194_merged_banks_9.peek_243();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_194;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_91_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_91 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[12 + 16stencil_635, stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_194 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_194_merged_banks_9.peek_122();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_194;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_92_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_92 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[12 + 16stencil_635, 1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_194 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_194_merged_banks_9.peek_1();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_194;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_93_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_93 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[9 + 16stencil_635, -1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_197 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_197_merged_banks_9.peek_243();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_197;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_94_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_94 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[9 + 16stencil_635, stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_197 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_197_merged_banks_9.peek_122();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_197;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_95_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_95 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[9 + 16stencil_635, 1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_197 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_197_merged_banks_9.peek_1();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_197;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_96_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_96 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[10 + 16stencil_635, -1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_196 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_196_merged_banks_9.peek_243();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_196;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_97_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_97 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[10 + 16stencil_635, stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_196 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_196_merged_banks_9.peek_122();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_196;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_98_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_98 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[10 + 16stencil_635, 1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_196 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_196_merged_banks_9.peek_1();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_196;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_99_select(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf99_stencil_635_merged955_99 read pattern: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> stencil_5_FIFO_buf99[11 + 16stencil_635, -1 + stencil_634] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Read schedule : { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  // Write schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
  auto value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_195 = stencil_5_FIFO_buf99.stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_195_merged_banks_9.peek_243();
  return value_stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_195;
  return 0;
}

// # of bundles = 2
// stencil_5_to_gp_867_ld100_merged986_write
//	stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_192
//	stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_193
//	stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_194
//	stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_195
//	stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_196
//	stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_197
//	stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_198
//	stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_199
//	stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_200
//	stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_201
//	stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_202
//	stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_203
//	stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_204
//	stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_205
//	stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_206
//	stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_207
inline void stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_write_bundle_write(hw_uint<512>& stencil_5_to_gp_867_ld100_merged986_write, stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_5_to_gp_867_ld101, int stencil_5_to_gp_867_ld100, int dynamic_address) {
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_192_res = stencil_5_to_gp_867_ld100_merged986_write.extract<0, 31>();
	stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_192_write(stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_192_res, stencil_5_FIFO_buf99, root, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, dynamic_address);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_193_res = stencil_5_to_gp_867_ld100_merged986_write.extract<32, 63>();
	stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_193_write(stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_193_res, stencil_5_FIFO_buf99, root, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, dynamic_address);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_194_res = stencil_5_to_gp_867_ld100_merged986_write.extract<64, 95>();
	stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_194_write(stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_194_res, stencil_5_FIFO_buf99, root, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, dynamic_address);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_195_res = stencil_5_to_gp_867_ld100_merged986_write.extract<96, 127>();
	stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_195_write(stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_195_res, stencil_5_FIFO_buf99, root, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, dynamic_address);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_196_res = stencil_5_to_gp_867_ld100_merged986_write.extract<128, 159>();
	stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_196_write(stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_196_res, stencil_5_FIFO_buf99, root, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, dynamic_address);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_197_res = stencil_5_to_gp_867_ld100_merged986_write.extract<160, 191>();
	stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_197_write(stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_197_res, stencil_5_FIFO_buf99, root, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, dynamic_address);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_198_res = stencil_5_to_gp_867_ld100_merged986_write.extract<192, 223>();
	stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_198_write(stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_198_res, stencil_5_FIFO_buf99, root, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, dynamic_address);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_199_res = stencil_5_to_gp_867_ld100_merged986_write.extract<224, 255>();
	stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_199_write(stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_199_res, stencil_5_FIFO_buf99, root, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, dynamic_address);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_200_res = stencil_5_to_gp_867_ld100_merged986_write.extract<256, 287>();
	stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_200_write(stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_200_res, stencil_5_FIFO_buf99, root, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, dynamic_address);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_201_res = stencil_5_to_gp_867_ld100_merged986_write.extract<288, 319>();
	stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_201_write(stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_201_res, stencil_5_FIFO_buf99, root, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, dynamic_address);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_202_res = stencil_5_to_gp_867_ld100_merged986_write.extract<320, 351>();
	stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_202_write(stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_202_res, stencil_5_FIFO_buf99, root, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, dynamic_address);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_203_res = stencil_5_to_gp_867_ld100_merged986_write.extract<352, 383>();
	stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_203_write(stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_203_res, stencil_5_FIFO_buf99, root, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, dynamic_address);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_204_res = stencil_5_to_gp_867_ld100_merged986_write.extract<384, 415>();
	stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_204_write(stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_204_res, stencil_5_FIFO_buf99, root, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, dynamic_address);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_205_res = stencil_5_to_gp_867_ld100_merged986_write.extract<416, 447>();
	stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_205_write(stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_205_res, stencil_5_FIFO_buf99, root, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, dynamic_address);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_206_res = stencil_5_to_gp_867_ld100_merged986_write.extract<448, 479>();
	stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_206_write(stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_206_res, stencil_5_FIFO_buf99, root, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, dynamic_address);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_207_res = stencil_5_to_gp_867_ld100_merged986_write.extract<480, 511>();
	stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_207_write(stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_207_res, stencil_5_FIFO_buf99, root, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, dynamic_address);
}

// stencil_635_merged955_read
//	stencil_5_FIFO_buf99_stencil_635_merged955_48
//	stencil_5_FIFO_buf99_stencil_635_merged955_49
//	stencil_5_FIFO_buf99_stencil_635_merged955_50
//	stencil_5_FIFO_buf99_stencil_635_merged955_51
//	stencil_5_FIFO_buf99_stencil_635_merged955_52
//	stencil_5_FIFO_buf99_stencil_635_merged955_53
//	stencil_5_FIFO_buf99_stencil_635_merged955_54
//	stencil_5_FIFO_buf99_stencil_635_merged955_55
//	stencil_5_FIFO_buf99_stencil_635_merged955_56
//	stencil_5_FIFO_buf99_stencil_635_merged955_57
//	stencil_5_FIFO_buf99_stencil_635_merged955_58
//	stencil_5_FIFO_buf99_stencil_635_merged955_59
//	stencil_5_FIFO_buf99_stencil_635_merged955_60
//	stencil_5_FIFO_buf99_stencil_635_merged955_61
//	stencil_5_FIFO_buf99_stencil_635_merged955_62
//	stencil_5_FIFO_buf99_stencil_635_merged955_63
//	stencil_5_FIFO_buf99_stencil_635_merged955_64
//	stencil_5_FIFO_buf99_stencil_635_merged955_65
//	stencil_5_FIFO_buf99_stencil_635_merged955_66
//	stencil_5_FIFO_buf99_stencil_635_merged955_67
//	stencil_5_FIFO_buf99_stencil_635_merged955_68
//	stencil_5_FIFO_buf99_stencil_635_merged955_69
//	stencil_5_FIFO_buf99_stencil_635_merged955_70
//	stencil_5_FIFO_buf99_stencil_635_merged955_71
//	stencil_5_FIFO_buf99_stencil_635_merged955_72
//	stencil_5_FIFO_buf99_stencil_635_merged955_73
//	stencil_5_FIFO_buf99_stencil_635_merged955_74
//	stencil_5_FIFO_buf99_stencil_635_merged955_75
//	stencil_5_FIFO_buf99_stencil_635_merged955_76
//	stencil_5_FIFO_buf99_stencil_635_merged955_77
//	stencil_5_FIFO_buf99_stencil_635_merged955_78
//	stencil_5_FIFO_buf99_stencil_635_merged955_79
//	stencil_5_FIFO_buf99_stencil_635_merged955_80
//	stencil_5_FIFO_buf99_stencil_635_merged955_81
//	stencil_5_FIFO_buf99_stencil_635_merged955_82
//	stencil_5_FIFO_buf99_stencil_635_merged955_83
//	stencil_5_FIFO_buf99_stencil_635_merged955_84
//	stencil_5_FIFO_buf99_stencil_635_merged955_85
//	stencil_5_FIFO_buf99_stencil_635_merged955_86
//	stencil_5_FIFO_buf99_stencil_635_merged955_87
//	stencil_5_FIFO_buf99_stencil_635_merged955_88
//	stencil_5_FIFO_buf99_stencil_635_merged955_89
//	stencil_5_FIFO_buf99_stencil_635_merged955_90
//	stencil_5_FIFO_buf99_stencil_635_merged955_91
//	stencil_5_FIFO_buf99_stencil_635_merged955_92
//	stencil_5_FIFO_buf99_stencil_635_merged955_93
//	stencil_5_FIFO_buf99_stencil_635_merged955_94
//	stencil_5_FIFO_buf99_stencil_635_merged955_95
//	stencil_5_FIFO_buf99_stencil_635_merged955_96
//	stencil_5_FIFO_buf99_stencil_635_merged955_97
//	stencil_5_FIFO_buf99_stencil_635_merged955_98
//	stencil_5_FIFO_buf99_stencil_635_merged955_99
//	stencil_5_FIFO_buf99_stencil_635_merged955_100
//	stencil_5_FIFO_buf99_stencil_635_merged955_101
//	stencil_5_FIFO_buf99_stencil_635_merged955_102
//	stencil_5_FIFO_buf99_stencil_635_merged955_103
//	stencil_5_FIFO_buf99_stencil_635_merged955_104
//	stencil_5_FIFO_buf99_stencil_635_merged955_105
//	stencil_5_FIFO_buf99_stencil_635_merged955_106
//	stencil_5_FIFO_buf99_stencil_635_merged955_107
//	stencil_5_FIFO_buf99_stencil_635_merged955_108
//	stencil_5_FIFO_buf99_stencil_635_merged955_109
//	stencil_5_FIFO_buf99_stencil_635_merged955_110
//	stencil_5_FIFO_buf99_stencil_635_merged955_111
//	stencil_5_FIFO_buf99_stencil_635_merged955_112
//	stencil_5_FIFO_buf99_stencil_635_merged955_113
//	stencil_5_FIFO_buf99_stencil_635_merged955_114
//	stencil_5_FIFO_buf99_stencil_635_merged955_115
//	stencil_5_FIFO_buf99_stencil_635_merged955_116
//	stencil_5_FIFO_buf99_stencil_635_merged955_117
//	stencil_5_FIFO_buf99_stencil_635_merged955_118
//	stencil_5_FIFO_buf99_stencil_635_merged955_119
//	stencil_5_FIFO_buf99_stencil_635_merged955_120
//	stencil_5_FIFO_buf99_stencil_635_merged955_121
//	stencil_5_FIFO_buf99_stencil_635_merged955_122
//	stencil_5_FIFO_buf99_stencil_635_merged955_123
//	stencil_5_FIFO_buf99_stencil_635_merged955_124
//	stencil_5_FIFO_buf99_stencil_635_merged955_125
//	stencil_5_FIFO_buf99_stencil_635_merged955_126
//	stencil_5_FIFO_buf99_stencil_635_merged955_127
//	stencil_5_FIFO_buf99_stencil_635_merged955_128
//	stencil_5_FIFO_buf99_stencil_635_merged955_129
//	stencil_5_FIFO_buf99_stencil_635_merged955_130
//	stencil_5_FIFO_buf99_stencil_635_merged955_131
//	stencil_5_FIFO_buf99_stencil_635_merged955_132
//	stencil_5_FIFO_buf99_stencil_635_merged955_133
//	stencil_5_FIFO_buf99_stencil_635_merged955_134
//	stencil_5_FIFO_buf99_stencil_635_merged955_135
//	stencil_5_FIFO_buf99_stencil_635_merged955_136
//	stencil_5_FIFO_buf99_stencil_635_merged955_137
//	stencil_5_FIFO_buf99_stencil_635_merged955_138
//	stencil_5_FIFO_buf99_stencil_635_merged955_139
//	stencil_5_FIFO_buf99_stencil_635_merged955_140
//	stencil_5_FIFO_buf99_stencil_635_merged955_141
//	stencil_5_FIFO_buf99_stencil_635_merged955_142
//	stencil_5_FIFO_buf99_stencil_635_merged955_143
//	stencil_5_FIFO_buf99_stencil_635_merged955_144
//	stencil_5_FIFO_buf99_stencil_635_merged955_145
//	stencil_5_FIFO_buf99_stencil_635_merged955_146
//	stencil_5_FIFO_buf99_stencil_635_merged955_147
//	stencil_5_FIFO_buf99_stencil_635_merged955_148
//	stencil_5_FIFO_buf99_stencil_635_merged955_149
//	stencil_5_FIFO_buf99_stencil_635_merged955_150
//	stencil_5_FIFO_buf99_stencil_635_merged955_151
//	stencil_5_FIFO_buf99_stencil_635_merged955_152
//	stencil_5_FIFO_buf99_stencil_635_merged955_153
//	stencil_5_FIFO_buf99_stencil_635_merged955_154
//	stencil_5_FIFO_buf99_stencil_635_merged955_155
//	stencil_5_FIFO_buf99_stencil_635_merged955_156
//	stencil_5_FIFO_buf99_stencil_635_merged955_157
//	stencil_5_FIFO_buf99_stencil_635_merged955_158
//	stencil_5_FIFO_buf99_stencil_635_merged955_159
//	stencil_5_FIFO_buf99_stencil_635_merged955_160
//	stencil_5_FIFO_buf99_stencil_635_merged955_161
//	stencil_5_FIFO_buf99_stencil_635_merged955_162
//	stencil_5_FIFO_buf99_stencil_635_merged955_163
//	stencil_5_FIFO_buf99_stencil_635_merged955_164
//	stencil_5_FIFO_buf99_stencil_635_merged955_165
//	stencil_5_FIFO_buf99_stencil_635_merged955_166
//	stencil_5_FIFO_buf99_stencil_635_merged955_167
//	stencil_5_FIFO_buf99_stencil_635_merged955_168
//	stencil_5_FIFO_buf99_stencil_635_merged955_169
//	stencil_5_FIFO_buf99_stencil_635_merged955_170
//	stencil_5_FIFO_buf99_stencil_635_merged955_171
//	stencil_5_FIFO_buf99_stencil_635_merged955_172
//	stencil_5_FIFO_buf99_stencil_635_merged955_173
//	stencil_5_FIFO_buf99_stencil_635_merged955_174
//	stencil_5_FIFO_buf99_stencil_635_merged955_175
//	stencil_5_FIFO_buf99_stencil_635_merged955_176
//	stencil_5_FIFO_buf99_stencil_635_merged955_177
//	stencil_5_FIFO_buf99_stencil_635_merged955_178
//	stencil_5_FIFO_buf99_stencil_635_merged955_179
//	stencil_5_FIFO_buf99_stencil_635_merged955_180
//	stencil_5_FIFO_buf99_stencil_635_merged955_181
//	stencil_5_FIFO_buf99_stencil_635_merged955_182
//	stencil_5_FIFO_buf99_stencil_635_merged955_183
//	stencil_5_FIFO_buf99_stencil_635_merged955_184
//	stencil_5_FIFO_buf99_stencil_635_merged955_185
//	stencil_5_FIFO_buf99_stencil_635_merged955_186
//	stencil_5_FIFO_buf99_stencil_635_merged955_187
//	stencil_5_FIFO_buf99_stencil_635_merged955_188
//	stencil_5_FIFO_buf99_stencil_635_merged955_189
//	stencil_5_FIFO_buf99_stencil_635_merged955_190
//	stencil_5_FIFO_buf99_stencil_635_merged955_191
inline hw_uint<4608> stencil_5_FIFO_buf99_stencil_635_merged955_read_bundle_read(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_634, int stencil_635, int dynamic_address) {
  // # of ports in bundle: 144
    // stencil_5_FIFO_buf99_stencil_635_merged955_48
    // stencil_5_FIFO_buf99_stencil_635_merged955_49
    // stencil_5_FIFO_buf99_stencil_635_merged955_50
    // stencil_5_FIFO_buf99_stencil_635_merged955_51
    // stencil_5_FIFO_buf99_stencil_635_merged955_52
    // stencil_5_FIFO_buf99_stencil_635_merged955_53
    // stencil_5_FIFO_buf99_stencil_635_merged955_54
    // stencil_5_FIFO_buf99_stencil_635_merged955_55
    // stencil_5_FIFO_buf99_stencil_635_merged955_56
    // stencil_5_FIFO_buf99_stencil_635_merged955_57
    // stencil_5_FIFO_buf99_stencil_635_merged955_58
    // stencil_5_FIFO_buf99_stencil_635_merged955_59
    // stencil_5_FIFO_buf99_stencil_635_merged955_60
    // stencil_5_FIFO_buf99_stencil_635_merged955_61
    // stencil_5_FIFO_buf99_stencil_635_merged955_62
    // stencil_5_FIFO_buf99_stencil_635_merged955_63
    // stencil_5_FIFO_buf99_stencil_635_merged955_64
    // stencil_5_FIFO_buf99_stencil_635_merged955_65
    // stencil_5_FIFO_buf99_stencil_635_merged955_66
    // stencil_5_FIFO_buf99_stencil_635_merged955_67
    // stencil_5_FIFO_buf99_stencil_635_merged955_68
    // stencil_5_FIFO_buf99_stencil_635_merged955_69
    // stencil_5_FIFO_buf99_stencil_635_merged955_70
    // stencil_5_FIFO_buf99_stencil_635_merged955_71
    // stencil_5_FIFO_buf99_stencil_635_merged955_72
    // stencil_5_FIFO_buf99_stencil_635_merged955_73
    // stencil_5_FIFO_buf99_stencil_635_merged955_74
    // stencil_5_FIFO_buf99_stencil_635_merged955_75
    // stencil_5_FIFO_buf99_stencil_635_merged955_76
    // stencil_5_FIFO_buf99_stencil_635_merged955_77
    // stencil_5_FIFO_buf99_stencil_635_merged955_78
    // stencil_5_FIFO_buf99_stencil_635_merged955_79
    // stencil_5_FIFO_buf99_stencil_635_merged955_80
    // stencil_5_FIFO_buf99_stencil_635_merged955_81
    // stencil_5_FIFO_buf99_stencil_635_merged955_82
    // stencil_5_FIFO_buf99_stencil_635_merged955_83
    // stencil_5_FIFO_buf99_stencil_635_merged955_84
    // stencil_5_FIFO_buf99_stencil_635_merged955_85
    // stencil_5_FIFO_buf99_stencil_635_merged955_86
    // stencil_5_FIFO_buf99_stencil_635_merged955_87
    // stencil_5_FIFO_buf99_stencil_635_merged955_88
    // stencil_5_FIFO_buf99_stencil_635_merged955_89
    // stencil_5_FIFO_buf99_stencil_635_merged955_90
    // stencil_5_FIFO_buf99_stencil_635_merged955_91
    // stencil_5_FIFO_buf99_stencil_635_merged955_92
    // stencil_5_FIFO_buf99_stencil_635_merged955_93
    // stencil_5_FIFO_buf99_stencil_635_merged955_94
    // stencil_5_FIFO_buf99_stencil_635_merged955_95
    // stencil_5_FIFO_buf99_stencil_635_merged955_96
    // stencil_5_FIFO_buf99_stencil_635_merged955_97
    // stencil_5_FIFO_buf99_stencil_635_merged955_98
    // stencil_5_FIFO_buf99_stencil_635_merged955_99
    // stencil_5_FIFO_buf99_stencil_635_merged955_100
    // stencil_5_FIFO_buf99_stencil_635_merged955_101
    // stencil_5_FIFO_buf99_stencil_635_merged955_102
    // stencil_5_FIFO_buf99_stencil_635_merged955_103
    // stencil_5_FIFO_buf99_stencil_635_merged955_104
    // stencil_5_FIFO_buf99_stencil_635_merged955_105
    // stencil_5_FIFO_buf99_stencil_635_merged955_106
    // stencil_5_FIFO_buf99_stencil_635_merged955_107
    // stencil_5_FIFO_buf99_stencil_635_merged955_108
    // stencil_5_FIFO_buf99_stencil_635_merged955_109
    // stencil_5_FIFO_buf99_stencil_635_merged955_110
    // stencil_5_FIFO_buf99_stencil_635_merged955_111
    // stencil_5_FIFO_buf99_stencil_635_merged955_112
    // stencil_5_FIFO_buf99_stencil_635_merged955_113
    // stencil_5_FIFO_buf99_stencil_635_merged955_114
    // stencil_5_FIFO_buf99_stencil_635_merged955_115
    // stencil_5_FIFO_buf99_stencil_635_merged955_116
    // stencil_5_FIFO_buf99_stencil_635_merged955_117
    // stencil_5_FIFO_buf99_stencil_635_merged955_118
    // stencil_5_FIFO_buf99_stencil_635_merged955_119
    // stencil_5_FIFO_buf99_stencil_635_merged955_120
    // stencil_5_FIFO_buf99_stencil_635_merged955_121
    // stencil_5_FIFO_buf99_stencil_635_merged955_122
    // stencil_5_FIFO_buf99_stencil_635_merged955_123
    // stencil_5_FIFO_buf99_stencil_635_merged955_124
    // stencil_5_FIFO_buf99_stencil_635_merged955_125
    // stencil_5_FIFO_buf99_stencil_635_merged955_126
    // stencil_5_FIFO_buf99_stencil_635_merged955_127
    // stencil_5_FIFO_buf99_stencil_635_merged955_128
    // stencil_5_FIFO_buf99_stencil_635_merged955_129
    // stencil_5_FIFO_buf99_stencil_635_merged955_130
    // stencil_5_FIFO_buf99_stencil_635_merged955_131
    // stencil_5_FIFO_buf99_stencil_635_merged955_132
    // stencil_5_FIFO_buf99_stencil_635_merged955_133
    // stencil_5_FIFO_buf99_stencil_635_merged955_134
    // stencil_5_FIFO_buf99_stencil_635_merged955_135
    // stencil_5_FIFO_buf99_stencil_635_merged955_136
    // stencil_5_FIFO_buf99_stencil_635_merged955_137
    // stencil_5_FIFO_buf99_stencil_635_merged955_138
    // stencil_5_FIFO_buf99_stencil_635_merged955_139
    // stencil_5_FIFO_buf99_stencil_635_merged955_140
    // stencil_5_FIFO_buf99_stencil_635_merged955_141
    // stencil_5_FIFO_buf99_stencil_635_merged955_142
    // stencil_5_FIFO_buf99_stencil_635_merged955_143
    // stencil_5_FIFO_buf99_stencil_635_merged955_144
    // stencil_5_FIFO_buf99_stencil_635_merged955_145
    // stencil_5_FIFO_buf99_stencil_635_merged955_146
    // stencil_5_FIFO_buf99_stencil_635_merged955_147
    // stencil_5_FIFO_buf99_stencil_635_merged955_148
    // stencil_5_FIFO_buf99_stencil_635_merged955_149
    // stencil_5_FIFO_buf99_stencil_635_merged955_150
    // stencil_5_FIFO_buf99_stencil_635_merged955_151
    // stencil_5_FIFO_buf99_stencil_635_merged955_152
    // stencil_5_FIFO_buf99_stencil_635_merged955_153
    // stencil_5_FIFO_buf99_stencil_635_merged955_154
    // stencil_5_FIFO_buf99_stencil_635_merged955_155
    // stencil_5_FIFO_buf99_stencil_635_merged955_156
    // stencil_5_FIFO_buf99_stencil_635_merged955_157
    // stencil_5_FIFO_buf99_stencil_635_merged955_158
    // stencil_5_FIFO_buf99_stencil_635_merged955_159
    // stencil_5_FIFO_buf99_stencil_635_merged955_160
    // stencil_5_FIFO_buf99_stencil_635_merged955_161
    // stencil_5_FIFO_buf99_stencil_635_merged955_162
    // stencil_5_FIFO_buf99_stencil_635_merged955_163
    // stencil_5_FIFO_buf99_stencil_635_merged955_164
    // stencil_5_FIFO_buf99_stencil_635_merged955_165
    // stencil_5_FIFO_buf99_stencil_635_merged955_166
    // stencil_5_FIFO_buf99_stencil_635_merged955_167
    // stencil_5_FIFO_buf99_stencil_635_merged955_168
    // stencil_5_FIFO_buf99_stencil_635_merged955_169
    // stencil_5_FIFO_buf99_stencil_635_merged955_170
    // stencil_5_FIFO_buf99_stencil_635_merged955_171
    // stencil_5_FIFO_buf99_stencil_635_merged955_172
    // stencil_5_FIFO_buf99_stencil_635_merged955_173
    // stencil_5_FIFO_buf99_stencil_635_merged955_174
    // stencil_5_FIFO_buf99_stencil_635_merged955_175
    // stencil_5_FIFO_buf99_stencil_635_merged955_176
    // stencil_5_FIFO_buf99_stencil_635_merged955_177
    // stencil_5_FIFO_buf99_stencil_635_merged955_178
    // stencil_5_FIFO_buf99_stencil_635_merged955_179
    // stencil_5_FIFO_buf99_stencil_635_merged955_180
    // stencil_5_FIFO_buf99_stencil_635_merged955_181
    // stencil_5_FIFO_buf99_stencil_635_merged955_182
    // stencil_5_FIFO_buf99_stencil_635_merged955_183
    // stencil_5_FIFO_buf99_stencil_635_merged955_184
    // stencil_5_FIFO_buf99_stencil_635_merged955_185
    // stencil_5_FIFO_buf99_stencil_635_merged955_186
    // stencil_5_FIFO_buf99_stencil_635_merged955_187
    // stencil_5_FIFO_buf99_stencil_635_merged955_188
    // stencil_5_FIFO_buf99_stencil_635_merged955_189
    // stencil_5_FIFO_buf99_stencil_635_merged955_190
    // stencil_5_FIFO_buf99_stencil_635_merged955_191

	hw_uint<4608> result;
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_48_res = stencil_5_FIFO_buf99_stencil_635_merged955_48_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<0, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_48_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_49_res = stencil_5_FIFO_buf99_stencil_635_merged955_49_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<32, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_49_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_50_res = stencil_5_FIFO_buf99_stencil_635_merged955_50_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<64, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_50_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_51_res = stencil_5_FIFO_buf99_stencil_635_merged955_51_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<96, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_51_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_52_res = stencil_5_FIFO_buf99_stencil_635_merged955_52_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<128, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_52_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_53_res = stencil_5_FIFO_buf99_stencil_635_merged955_53_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<160, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_53_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_54_res = stencil_5_FIFO_buf99_stencil_635_merged955_54_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<192, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_54_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_55_res = stencil_5_FIFO_buf99_stencil_635_merged955_55_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<224, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_55_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_56_res = stencil_5_FIFO_buf99_stencil_635_merged955_56_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<256, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_56_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_57_res = stencil_5_FIFO_buf99_stencil_635_merged955_57_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<288, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_57_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_58_res = stencil_5_FIFO_buf99_stencil_635_merged955_58_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<320, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_58_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_59_res = stencil_5_FIFO_buf99_stencil_635_merged955_59_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<352, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_59_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_60_res = stencil_5_FIFO_buf99_stencil_635_merged955_60_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<384, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_60_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_61_res = stencil_5_FIFO_buf99_stencil_635_merged955_61_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<416, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_61_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_62_res = stencil_5_FIFO_buf99_stencil_635_merged955_62_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<448, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_62_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_63_res = stencil_5_FIFO_buf99_stencil_635_merged955_63_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<480, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_63_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_64_res = stencil_5_FIFO_buf99_stencil_635_merged955_64_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<512, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_64_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_65_res = stencil_5_FIFO_buf99_stencil_635_merged955_65_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<544, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_65_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_66_res = stencil_5_FIFO_buf99_stencil_635_merged955_66_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<576, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_66_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_67_res = stencil_5_FIFO_buf99_stencil_635_merged955_67_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<608, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_67_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_68_res = stencil_5_FIFO_buf99_stencil_635_merged955_68_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<640, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_68_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_69_res = stencil_5_FIFO_buf99_stencil_635_merged955_69_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<672, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_69_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_70_res = stencil_5_FIFO_buf99_stencil_635_merged955_70_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<704, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_70_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_71_res = stencil_5_FIFO_buf99_stencil_635_merged955_71_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<736, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_71_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_72_res = stencil_5_FIFO_buf99_stencil_635_merged955_72_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<768, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_72_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_73_res = stencil_5_FIFO_buf99_stencil_635_merged955_73_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<800, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_73_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_74_res = stencil_5_FIFO_buf99_stencil_635_merged955_74_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<832, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_74_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_75_res = stencil_5_FIFO_buf99_stencil_635_merged955_75_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<864, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_75_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_76_res = stencil_5_FIFO_buf99_stencil_635_merged955_76_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<896, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_76_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_77_res = stencil_5_FIFO_buf99_stencil_635_merged955_77_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<928, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_77_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_78_res = stencil_5_FIFO_buf99_stencil_635_merged955_78_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<960, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_78_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_79_res = stencil_5_FIFO_buf99_stencil_635_merged955_79_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<992, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_79_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_80_res = stencil_5_FIFO_buf99_stencil_635_merged955_80_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<1024, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_80_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_81_res = stencil_5_FIFO_buf99_stencil_635_merged955_81_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<1056, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_81_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_82_res = stencil_5_FIFO_buf99_stencil_635_merged955_82_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<1088, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_82_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_83_res = stencil_5_FIFO_buf99_stencil_635_merged955_83_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<1120, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_83_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_84_res = stencil_5_FIFO_buf99_stencil_635_merged955_84_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<1152, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_84_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_85_res = stencil_5_FIFO_buf99_stencil_635_merged955_85_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<1184, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_85_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_86_res = stencil_5_FIFO_buf99_stencil_635_merged955_86_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<1216, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_86_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_87_res = stencil_5_FIFO_buf99_stencil_635_merged955_87_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<1248, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_87_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_88_res = stencil_5_FIFO_buf99_stencil_635_merged955_88_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<1280, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_88_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_89_res = stencil_5_FIFO_buf99_stencil_635_merged955_89_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<1312, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_89_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_90_res = stencil_5_FIFO_buf99_stencil_635_merged955_90_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<1344, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_90_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_91_res = stencil_5_FIFO_buf99_stencil_635_merged955_91_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<1376, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_91_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_92_res = stencil_5_FIFO_buf99_stencil_635_merged955_92_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<1408, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_92_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_93_res = stencil_5_FIFO_buf99_stencil_635_merged955_93_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<1440, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_93_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_94_res = stencil_5_FIFO_buf99_stencil_635_merged955_94_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<1472, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_94_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_95_res = stencil_5_FIFO_buf99_stencil_635_merged955_95_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<1504, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_95_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_96_res = stencil_5_FIFO_buf99_stencil_635_merged955_96_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<1536, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_96_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_97_res = stencil_5_FIFO_buf99_stencil_635_merged955_97_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<1568, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_97_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_98_res = stencil_5_FIFO_buf99_stencil_635_merged955_98_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<1600, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_98_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_99_res = stencil_5_FIFO_buf99_stencil_635_merged955_99_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<1632, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_99_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_100_res = stencil_5_FIFO_buf99_stencil_635_merged955_100_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<1664, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_100_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_101_res = stencil_5_FIFO_buf99_stencil_635_merged955_101_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<1696, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_101_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_102_res = stencil_5_FIFO_buf99_stencil_635_merged955_102_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<1728, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_102_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_103_res = stencil_5_FIFO_buf99_stencil_635_merged955_103_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<1760, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_103_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_104_res = stencil_5_FIFO_buf99_stencil_635_merged955_104_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<1792, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_104_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_105_res = stencil_5_FIFO_buf99_stencil_635_merged955_105_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<1824, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_105_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_106_res = stencil_5_FIFO_buf99_stencil_635_merged955_106_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<1856, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_106_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_107_res = stencil_5_FIFO_buf99_stencil_635_merged955_107_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<1888, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_107_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_108_res = stencil_5_FIFO_buf99_stencil_635_merged955_108_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<1920, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_108_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_109_res = stencil_5_FIFO_buf99_stencil_635_merged955_109_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<1952, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_109_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_110_res = stencil_5_FIFO_buf99_stencil_635_merged955_110_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<1984, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_110_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_111_res = stencil_5_FIFO_buf99_stencil_635_merged955_111_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<2016, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_111_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_112_res = stencil_5_FIFO_buf99_stencil_635_merged955_112_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<2048, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_112_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_113_res = stencil_5_FIFO_buf99_stencil_635_merged955_113_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<2080, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_113_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_114_res = stencil_5_FIFO_buf99_stencil_635_merged955_114_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<2112, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_114_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_115_res = stencil_5_FIFO_buf99_stencil_635_merged955_115_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<2144, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_115_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_116_res = stencil_5_FIFO_buf99_stencil_635_merged955_116_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<2176, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_116_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_117_res = stencil_5_FIFO_buf99_stencil_635_merged955_117_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<2208, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_117_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_118_res = stencil_5_FIFO_buf99_stencil_635_merged955_118_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<2240, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_118_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_119_res = stencil_5_FIFO_buf99_stencil_635_merged955_119_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<2272, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_119_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_120_res = stencil_5_FIFO_buf99_stencil_635_merged955_120_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<2304, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_120_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_121_res = stencil_5_FIFO_buf99_stencil_635_merged955_121_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<2336, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_121_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_122_res = stencil_5_FIFO_buf99_stencil_635_merged955_122_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<2368, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_122_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_123_res = stencil_5_FIFO_buf99_stencil_635_merged955_123_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<2400, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_123_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_124_res = stencil_5_FIFO_buf99_stencil_635_merged955_124_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<2432, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_124_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_125_res = stencil_5_FIFO_buf99_stencil_635_merged955_125_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<2464, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_125_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_126_res = stencil_5_FIFO_buf99_stencil_635_merged955_126_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<2496, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_126_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_127_res = stencil_5_FIFO_buf99_stencil_635_merged955_127_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<2528, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_127_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_128_res = stencil_5_FIFO_buf99_stencil_635_merged955_128_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<2560, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_128_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_129_res = stencil_5_FIFO_buf99_stencil_635_merged955_129_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<2592, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_129_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_130_res = stencil_5_FIFO_buf99_stencil_635_merged955_130_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<2624, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_130_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_131_res = stencil_5_FIFO_buf99_stencil_635_merged955_131_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<2656, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_131_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_132_res = stencil_5_FIFO_buf99_stencil_635_merged955_132_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<2688, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_132_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_133_res = stencil_5_FIFO_buf99_stencil_635_merged955_133_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<2720, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_133_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_134_res = stencil_5_FIFO_buf99_stencil_635_merged955_134_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<2752, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_134_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_135_res = stencil_5_FIFO_buf99_stencil_635_merged955_135_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<2784, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_135_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_136_res = stencil_5_FIFO_buf99_stencil_635_merged955_136_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<2816, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_136_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_137_res = stencil_5_FIFO_buf99_stencil_635_merged955_137_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<2848, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_137_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_138_res = stencil_5_FIFO_buf99_stencil_635_merged955_138_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<2880, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_138_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_139_res = stencil_5_FIFO_buf99_stencil_635_merged955_139_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<2912, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_139_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_140_res = stencil_5_FIFO_buf99_stencil_635_merged955_140_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<2944, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_140_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_141_res = stencil_5_FIFO_buf99_stencil_635_merged955_141_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<2976, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_141_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_142_res = stencil_5_FIFO_buf99_stencil_635_merged955_142_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<3008, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_142_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_143_res = stencil_5_FIFO_buf99_stencil_635_merged955_143_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<3040, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_143_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_144_res = stencil_5_FIFO_buf99_stencil_635_merged955_144_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<3072, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_144_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_145_res = stencil_5_FIFO_buf99_stencil_635_merged955_145_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<3104, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_145_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_146_res = stencil_5_FIFO_buf99_stencil_635_merged955_146_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<3136, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_146_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_147_res = stencil_5_FIFO_buf99_stencil_635_merged955_147_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<3168, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_147_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_148_res = stencil_5_FIFO_buf99_stencil_635_merged955_148_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<3200, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_148_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_149_res = stencil_5_FIFO_buf99_stencil_635_merged955_149_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<3232, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_149_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_150_res = stencil_5_FIFO_buf99_stencil_635_merged955_150_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<3264, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_150_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_151_res = stencil_5_FIFO_buf99_stencil_635_merged955_151_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<3296, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_151_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_152_res = stencil_5_FIFO_buf99_stencil_635_merged955_152_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<3328, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_152_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_153_res = stencil_5_FIFO_buf99_stencil_635_merged955_153_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<3360, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_153_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_154_res = stencil_5_FIFO_buf99_stencil_635_merged955_154_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<3392, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_154_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_155_res = stencil_5_FIFO_buf99_stencil_635_merged955_155_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<3424, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_155_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_156_res = stencil_5_FIFO_buf99_stencil_635_merged955_156_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<3456, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_156_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_157_res = stencil_5_FIFO_buf99_stencil_635_merged955_157_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<3488, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_157_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_158_res = stencil_5_FIFO_buf99_stencil_635_merged955_158_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<3520, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_158_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_159_res = stencil_5_FIFO_buf99_stencil_635_merged955_159_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<3552, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_159_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_160_res = stencil_5_FIFO_buf99_stencil_635_merged955_160_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<3584, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_160_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_161_res = stencil_5_FIFO_buf99_stencil_635_merged955_161_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<3616, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_161_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_162_res = stencil_5_FIFO_buf99_stencil_635_merged955_162_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<3648, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_162_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_163_res = stencil_5_FIFO_buf99_stencil_635_merged955_163_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<3680, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_163_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_164_res = stencil_5_FIFO_buf99_stencil_635_merged955_164_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<3712, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_164_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_165_res = stencil_5_FIFO_buf99_stencil_635_merged955_165_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<3744, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_165_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_166_res = stencil_5_FIFO_buf99_stencil_635_merged955_166_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<3776, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_166_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_167_res = stencil_5_FIFO_buf99_stencil_635_merged955_167_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<3808, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_167_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_168_res = stencil_5_FIFO_buf99_stencil_635_merged955_168_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<3840, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_168_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_169_res = stencil_5_FIFO_buf99_stencil_635_merged955_169_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<3872, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_169_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_170_res = stencil_5_FIFO_buf99_stencil_635_merged955_170_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<3904, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_170_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_171_res = stencil_5_FIFO_buf99_stencil_635_merged955_171_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<3936, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_171_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_172_res = stencil_5_FIFO_buf99_stencil_635_merged955_172_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<3968, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_172_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_173_res = stencil_5_FIFO_buf99_stencil_635_merged955_173_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<4000, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_173_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_174_res = stencil_5_FIFO_buf99_stencil_635_merged955_174_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<4032, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_174_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_175_res = stencil_5_FIFO_buf99_stencil_635_merged955_175_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<4064, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_175_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_176_res = stencil_5_FIFO_buf99_stencil_635_merged955_176_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<4096, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_176_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_177_res = stencil_5_FIFO_buf99_stencil_635_merged955_177_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<4128, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_177_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_178_res = stencil_5_FIFO_buf99_stencil_635_merged955_178_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<4160, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_178_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_179_res = stencil_5_FIFO_buf99_stencil_635_merged955_179_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<4192, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_179_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_180_res = stencil_5_FIFO_buf99_stencil_635_merged955_180_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<4224, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_180_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_181_res = stencil_5_FIFO_buf99_stencil_635_merged955_181_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<4256, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_181_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_182_res = stencil_5_FIFO_buf99_stencil_635_merged955_182_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<4288, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_182_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_183_res = stencil_5_FIFO_buf99_stencil_635_merged955_183_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<4320, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_183_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_184_res = stencil_5_FIFO_buf99_stencil_635_merged955_184_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<4352, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_184_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_185_res = stencil_5_FIFO_buf99_stencil_635_merged955_185_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<4384, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_185_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_186_res = stencil_5_FIFO_buf99_stencil_635_merged955_186_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<4416, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_186_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_187_res = stencil_5_FIFO_buf99_stencil_635_merged955_187_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<4448, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_187_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_188_res = stencil_5_FIFO_buf99_stencil_635_merged955_188_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<4480, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_188_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_189_res = stencil_5_FIFO_buf99_stencil_635_merged955_189_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<4512, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_189_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_190_res = stencil_5_FIFO_buf99_stencil_635_merged955_190_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<4544, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_190_res);
	hw_uint<32>  stencil_5_FIFO_buf99_stencil_635_merged955_191_res = stencil_5_FIFO_buf99_stencil_635_merged955_191_select(stencil_5_FIFO_buf99, root, stencil_634, stencil_635, dynamic_address);
	set_at<4576, 4608>(result, stencil_5_FIFO_buf99_stencil_635_merged955_191_res);
	return result;
}

#include "hw_classes.h"

struct stencil_6_stencil_635_merged955_32_to_stencil_6_stencil_6_ld72_merged990_16_cache {
	// RAM Box: {[15, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_6_stencil_635_merged955_33_to_stencil_6_stencil_6_ld72_merged990_17_cache {
	// RAM Box: {[14, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_6_stencil_635_merged955_34_to_stencil_6_stencil_6_ld72_merged990_18_cache {
	// RAM Box: {[13, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_6_stencil_635_merged955_35_to_stencil_6_stencil_6_ld72_merged990_19_cache {
	// RAM Box: {[12, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_6_stencil_635_merged955_36_to_stencil_6_stencil_6_ld72_merged990_20_cache {
	// RAM Box: {[11, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_6_stencil_635_merged955_37_to_stencil_6_stencil_6_ld72_merged990_21_cache {
	// RAM Box: {[10, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_6_stencil_635_merged955_38_to_stencil_6_stencil_6_ld72_merged990_22_cache {
	// RAM Box: {[9, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_6_stencil_635_merged955_39_to_stencil_6_stencil_6_ld72_merged990_23_cache {
	// RAM Box: {[8, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_6_stencil_635_merged955_40_to_stencil_6_stencil_6_ld72_merged990_24_cache {
	// RAM Box: {[7, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_6_stencil_635_merged955_41_to_stencil_6_stencil_6_ld72_merged990_25_cache {
	// RAM Box: {[6, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_6_stencil_635_merged955_42_to_stencil_6_stencil_6_ld72_merged990_26_cache {
	// RAM Box: {[5, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_6_stencil_635_merged955_43_to_stencil_6_stencil_6_ld72_merged990_27_cache {
	// RAM Box: {[4, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_6_stencil_635_merged955_44_to_stencil_6_stencil_6_ld72_merged990_28_cache {
	// RAM Box: {[3, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_6_stencil_635_merged955_45_to_stencil_6_stencil_6_ld72_merged990_29_cache {
	// RAM Box: {[2, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_6_stencil_635_merged955_46_to_stencil_6_stencil_6_ld72_merged990_30_cache {
	// RAM Box: {[1, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_6_stencil_635_merged955_47_to_stencil_6_stencil_6_ld72_merged990_31_cache {
	// RAM Box: {[0, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_6_cache {
  // # of banks: 16
  stencil_6_stencil_635_merged955_32_to_stencil_6_stencil_6_ld72_merged990_16_cache stencil_6_stencil_635_merged955_32_to_stencil_6_stencil_6_ld72_merged990_16;
  stencil_6_stencil_635_merged955_33_to_stencil_6_stencil_6_ld72_merged990_17_cache stencil_6_stencil_635_merged955_33_to_stencil_6_stencil_6_ld72_merged990_17;
  stencil_6_stencil_635_merged955_34_to_stencil_6_stencil_6_ld72_merged990_18_cache stencil_6_stencil_635_merged955_34_to_stencil_6_stencil_6_ld72_merged990_18;
  stencil_6_stencil_635_merged955_35_to_stencil_6_stencil_6_ld72_merged990_19_cache stencil_6_stencil_635_merged955_35_to_stencil_6_stencil_6_ld72_merged990_19;
  stencil_6_stencil_635_merged955_36_to_stencil_6_stencil_6_ld72_merged990_20_cache stencil_6_stencil_635_merged955_36_to_stencil_6_stencil_6_ld72_merged990_20;
  stencil_6_stencil_635_merged955_37_to_stencil_6_stencil_6_ld72_merged990_21_cache stencil_6_stencil_635_merged955_37_to_stencil_6_stencil_6_ld72_merged990_21;
  stencil_6_stencil_635_merged955_38_to_stencil_6_stencil_6_ld72_merged990_22_cache stencil_6_stencil_635_merged955_38_to_stencil_6_stencil_6_ld72_merged990_22;
  stencil_6_stencil_635_merged955_39_to_stencil_6_stencil_6_ld72_merged990_23_cache stencil_6_stencil_635_merged955_39_to_stencil_6_stencil_6_ld72_merged990_23;
  stencil_6_stencil_635_merged955_40_to_stencil_6_stencil_6_ld72_merged990_24_cache stencil_6_stencil_635_merged955_40_to_stencil_6_stencil_6_ld72_merged990_24;
  stencil_6_stencil_635_merged955_41_to_stencil_6_stencil_6_ld72_merged990_25_cache stencil_6_stencil_635_merged955_41_to_stencil_6_stencil_6_ld72_merged990_25;
  stencil_6_stencil_635_merged955_42_to_stencil_6_stencil_6_ld72_merged990_26_cache stencil_6_stencil_635_merged955_42_to_stencil_6_stencil_6_ld72_merged990_26;
  stencil_6_stencil_635_merged955_43_to_stencil_6_stencil_6_ld72_merged990_27_cache stencil_6_stencil_635_merged955_43_to_stencil_6_stencil_6_ld72_merged990_27;
  stencil_6_stencil_635_merged955_44_to_stencil_6_stencil_6_ld72_merged990_28_cache stencil_6_stencil_635_merged955_44_to_stencil_6_stencil_6_ld72_merged990_28;
  stencil_6_stencil_635_merged955_45_to_stencil_6_stencil_6_ld72_merged990_29_cache stencil_6_stencil_635_merged955_45_to_stencil_6_stencil_6_ld72_merged990_29;
  stencil_6_stencil_635_merged955_46_to_stencil_6_stencil_6_ld72_merged990_30_cache stencil_6_stencil_635_merged955_46_to_stencil_6_stencil_6_ld72_merged990_30;
  stencil_6_stencil_635_merged955_47_to_stencil_6_stencil_6_ld72_merged990_31_cache stencil_6_stencil_635_merged955_47_to_stencil_6_stencil_6_ld72_merged990_31;
};



inline void stencil_6_stencil_635_merged955_32_write(hw_uint<32> & stencil_6_stencil_635_merged955_32, stencil_6_cache& stencil_6, int root, int stencil_634, int stencil_635, int dynamic_address) {
  stencil_6.stencil_6_stencil_635_merged955_32_to_stencil_6_stencil_6_ld72_merged990_16.push(stencil_6_stencil_635_merged955_32);
}

inline void stencil_6_stencil_635_merged955_33_write(hw_uint<32> & stencil_6_stencil_635_merged955_33, stencil_6_cache& stencil_6, int root, int stencil_634, int stencil_635, int dynamic_address) {
  stencil_6.stencil_6_stencil_635_merged955_33_to_stencil_6_stencil_6_ld72_merged990_17.push(stencil_6_stencil_635_merged955_33);
}

inline void stencil_6_stencil_635_merged955_34_write(hw_uint<32> & stencil_6_stencil_635_merged955_34, stencil_6_cache& stencil_6, int root, int stencil_634, int stencil_635, int dynamic_address) {
  stencil_6.stencil_6_stencil_635_merged955_34_to_stencil_6_stencil_6_ld72_merged990_18.push(stencil_6_stencil_635_merged955_34);
}

inline void stencil_6_stencil_635_merged955_35_write(hw_uint<32> & stencil_6_stencil_635_merged955_35, stencil_6_cache& stencil_6, int root, int stencil_634, int stencil_635, int dynamic_address) {
  stencil_6.stencil_6_stencil_635_merged955_35_to_stencil_6_stencil_6_ld72_merged990_19.push(stencil_6_stencil_635_merged955_35);
}

inline void stencil_6_stencil_635_merged955_36_write(hw_uint<32> & stencil_6_stencil_635_merged955_36, stencil_6_cache& stencil_6, int root, int stencil_634, int stencil_635, int dynamic_address) {
  stencil_6.stencil_6_stencil_635_merged955_36_to_stencil_6_stencil_6_ld72_merged990_20.push(stencil_6_stencil_635_merged955_36);
}

inline void stencil_6_stencil_635_merged955_37_write(hw_uint<32> & stencil_6_stencil_635_merged955_37, stencil_6_cache& stencil_6, int root, int stencil_634, int stencil_635, int dynamic_address) {
  stencil_6.stencil_6_stencil_635_merged955_37_to_stencil_6_stencil_6_ld72_merged990_21.push(stencil_6_stencil_635_merged955_37);
}

inline void stencil_6_stencil_635_merged955_38_write(hw_uint<32> & stencil_6_stencil_635_merged955_38, stencil_6_cache& stencil_6, int root, int stencil_634, int stencil_635, int dynamic_address) {
  stencil_6.stencil_6_stencil_635_merged955_38_to_stencil_6_stencil_6_ld72_merged990_22.push(stencil_6_stencil_635_merged955_38);
}

inline void stencil_6_stencil_635_merged955_39_write(hw_uint<32> & stencil_6_stencil_635_merged955_39, stencil_6_cache& stencil_6, int root, int stencil_634, int stencil_635, int dynamic_address) {
  stencil_6.stencil_6_stencil_635_merged955_39_to_stencil_6_stencil_6_ld72_merged990_23.push(stencil_6_stencil_635_merged955_39);
}

inline void stencil_6_stencil_635_merged955_40_write(hw_uint<32> & stencil_6_stencil_635_merged955_40, stencil_6_cache& stencil_6, int root, int stencil_634, int stencil_635, int dynamic_address) {
  stencil_6.stencil_6_stencil_635_merged955_40_to_stencil_6_stencil_6_ld72_merged990_24.push(stencil_6_stencil_635_merged955_40);
}

inline void stencil_6_stencil_635_merged955_41_write(hw_uint<32> & stencil_6_stencil_635_merged955_41, stencil_6_cache& stencil_6, int root, int stencil_634, int stencil_635, int dynamic_address) {
  stencil_6.stencil_6_stencil_635_merged955_41_to_stencil_6_stencil_6_ld72_merged990_25.push(stencil_6_stencil_635_merged955_41);
}

inline void stencil_6_stencil_635_merged955_42_write(hw_uint<32> & stencil_6_stencil_635_merged955_42, stencil_6_cache& stencil_6, int root, int stencil_634, int stencil_635, int dynamic_address) {
  stencil_6.stencil_6_stencil_635_merged955_42_to_stencil_6_stencil_6_ld72_merged990_26.push(stencil_6_stencil_635_merged955_42);
}

inline void stencil_6_stencil_635_merged955_43_write(hw_uint<32> & stencil_6_stencil_635_merged955_43, stencil_6_cache& stencil_6, int root, int stencil_634, int stencil_635, int dynamic_address) {
  stencil_6.stencil_6_stencil_635_merged955_43_to_stencil_6_stencil_6_ld72_merged990_27.push(stencil_6_stencil_635_merged955_43);
}

inline void stencil_6_stencil_635_merged955_44_write(hw_uint<32> & stencil_6_stencil_635_merged955_44, stencil_6_cache& stencil_6, int root, int stencil_634, int stencil_635, int dynamic_address) {
  stencil_6.stencil_6_stencil_635_merged955_44_to_stencil_6_stencil_6_ld72_merged990_28.push(stencil_6_stencil_635_merged955_44);
}

inline void stencil_6_stencil_635_merged955_45_write(hw_uint<32> & stencil_6_stencil_635_merged955_45, stencil_6_cache& stencil_6, int root, int stencil_634, int stencil_635, int dynamic_address) {
  stencil_6.stencil_6_stencil_635_merged955_45_to_stencil_6_stencil_6_ld72_merged990_29.push(stencil_6_stencil_635_merged955_45);
}

inline void stencil_6_stencil_635_merged955_46_write(hw_uint<32> & stencil_6_stencil_635_merged955_46, stencil_6_cache& stencil_6, int root, int stencil_634, int stencil_635, int dynamic_address) {
  stencil_6.stencil_6_stencil_635_merged955_46_to_stencil_6_stencil_6_ld72_merged990_30.push(stencil_6_stencil_635_merged955_46);
}

inline void stencil_6_stencil_635_merged955_47_write(hw_uint<32> & stencil_6_stencil_635_merged955_47, stencil_6_cache& stencil_6, int root, int stencil_634, int stencil_635, int dynamic_address) {
  stencil_6.stencil_6_stencil_635_merged955_47_to_stencil_6_stencil_6_ld72_merged990_31.push(stencil_6_stencil_635_merged955_47);
}

inline hw_uint<32>  stencil_6_stencil_6_ld72_merged990_16_select(stencil_6_cache& stencil_6, int root, int stencil_6_ld73, int stencil_6_ld72, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_6_stencil_6_ld72_merged990_16 read pattern: { stencil_6_ld72_merged990[root = 0, stencil_6_ld73, stencil_6_ld72] -> stencil_6[15 + 16stencil_6_ld72, stencil_6_ld73] : 0 <= stencil_6_ld73 <= 1079 and 0 <= stencil_6_ld72 <= 119 }
  // Read schedule : { stencil_6_ld72_merged990[root = 0, stencil_6_ld73, stencil_6_ld72] -> [2 + stencil_6_ld73, 1 + stencil_6_ld72, 2] : 0 <= stencil_6_ld73 <= 1079 and 0 <= stencil_6_ld72 <= 119 }
  // Write schedule: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  auto value_stencil_6_stencil_635_merged955_32 = stencil_6.stencil_6_stencil_635_merged955_32_to_stencil_6_stencil_6_ld72_merged990_16.peek(/* one reader or all rams */ 0);
  return value_stencil_6_stencil_635_merged955_32;
  return 0;
}

inline hw_uint<32>  stencil_6_stencil_6_ld72_merged990_17_select(stencil_6_cache& stencil_6, int root, int stencil_6_ld73, int stencil_6_ld72, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_6_stencil_6_ld72_merged990_17 read pattern: { stencil_6_ld72_merged990[root = 0, stencil_6_ld73, stencil_6_ld72] -> stencil_6[14 + 16stencil_6_ld72, stencil_6_ld73] : 0 <= stencil_6_ld73 <= 1079 and 0 <= stencil_6_ld72 <= 119 }
  // Read schedule : { stencil_6_ld72_merged990[root = 0, stencil_6_ld73, stencil_6_ld72] -> [2 + stencil_6_ld73, 1 + stencil_6_ld72, 2] : 0 <= stencil_6_ld73 <= 1079 and 0 <= stencil_6_ld72 <= 119 }
  // Write schedule: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  auto value_stencil_6_stencil_635_merged955_33 = stencil_6.stencil_6_stencil_635_merged955_33_to_stencil_6_stencil_6_ld72_merged990_17.peek(/* one reader or all rams */ 0);
  return value_stencil_6_stencil_635_merged955_33;
  return 0;
}

inline hw_uint<32>  stencil_6_stencil_6_ld72_merged990_18_select(stencil_6_cache& stencil_6, int root, int stencil_6_ld73, int stencil_6_ld72, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_6_stencil_6_ld72_merged990_18 read pattern: { stencil_6_ld72_merged990[root = 0, stencil_6_ld73, stencil_6_ld72] -> stencil_6[13 + 16stencil_6_ld72, stencil_6_ld73] : 0 <= stencil_6_ld73 <= 1079 and 0 <= stencil_6_ld72 <= 119 }
  // Read schedule : { stencil_6_ld72_merged990[root = 0, stencil_6_ld73, stencil_6_ld72] -> [2 + stencil_6_ld73, 1 + stencil_6_ld72, 2] : 0 <= stencil_6_ld73 <= 1079 and 0 <= stencil_6_ld72 <= 119 }
  // Write schedule: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  auto value_stencil_6_stencil_635_merged955_34 = stencil_6.stencil_6_stencil_635_merged955_34_to_stencil_6_stencil_6_ld72_merged990_18.peek(/* one reader or all rams */ 0);
  return value_stencil_6_stencil_635_merged955_34;
  return 0;
}

inline hw_uint<32>  stencil_6_stencil_6_ld72_merged990_19_select(stencil_6_cache& stencil_6, int root, int stencil_6_ld73, int stencil_6_ld72, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_6_stencil_6_ld72_merged990_19 read pattern: { stencil_6_ld72_merged990[root = 0, stencil_6_ld73, stencil_6_ld72] -> stencil_6[12 + 16stencil_6_ld72, stencil_6_ld73] : 0 <= stencil_6_ld73 <= 1079 and 0 <= stencil_6_ld72 <= 119 }
  // Read schedule : { stencil_6_ld72_merged990[root = 0, stencil_6_ld73, stencil_6_ld72] -> [2 + stencil_6_ld73, 1 + stencil_6_ld72, 2] : 0 <= stencil_6_ld73 <= 1079 and 0 <= stencil_6_ld72 <= 119 }
  // Write schedule: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  auto value_stencil_6_stencil_635_merged955_35 = stencil_6.stencil_6_stencil_635_merged955_35_to_stencil_6_stencil_6_ld72_merged990_19.peek(/* one reader or all rams */ 0);
  return value_stencil_6_stencil_635_merged955_35;
  return 0;
}

inline hw_uint<32>  stencil_6_stencil_6_ld72_merged990_20_select(stencil_6_cache& stencil_6, int root, int stencil_6_ld73, int stencil_6_ld72, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_6_stencil_6_ld72_merged990_20 read pattern: { stencil_6_ld72_merged990[root = 0, stencil_6_ld73, stencil_6_ld72] -> stencil_6[11 + 16stencil_6_ld72, stencil_6_ld73] : 0 <= stencil_6_ld73 <= 1079 and 0 <= stencil_6_ld72 <= 119 }
  // Read schedule : { stencil_6_ld72_merged990[root = 0, stencil_6_ld73, stencil_6_ld72] -> [2 + stencil_6_ld73, 1 + stencil_6_ld72, 2] : 0 <= stencil_6_ld73 <= 1079 and 0 <= stencil_6_ld72 <= 119 }
  // Write schedule: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  auto value_stencil_6_stencil_635_merged955_36 = stencil_6.stencil_6_stencil_635_merged955_36_to_stencil_6_stencil_6_ld72_merged990_20.peek(/* one reader or all rams */ 0);
  return value_stencil_6_stencil_635_merged955_36;
  return 0;
}

inline hw_uint<32>  stencil_6_stencil_6_ld72_merged990_21_select(stencil_6_cache& stencil_6, int root, int stencil_6_ld73, int stencil_6_ld72, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_6_stencil_6_ld72_merged990_21 read pattern: { stencil_6_ld72_merged990[root = 0, stencil_6_ld73, stencil_6_ld72] -> stencil_6[10 + 16stencil_6_ld72, stencil_6_ld73] : 0 <= stencil_6_ld73 <= 1079 and 0 <= stencil_6_ld72 <= 119 }
  // Read schedule : { stencil_6_ld72_merged990[root = 0, stencil_6_ld73, stencil_6_ld72] -> [2 + stencil_6_ld73, 1 + stencil_6_ld72, 2] : 0 <= stencil_6_ld73 <= 1079 and 0 <= stencil_6_ld72 <= 119 }
  // Write schedule: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  auto value_stencil_6_stencil_635_merged955_37 = stencil_6.stencil_6_stencil_635_merged955_37_to_stencil_6_stencil_6_ld72_merged990_21.peek(/* one reader or all rams */ 0);
  return value_stencil_6_stencil_635_merged955_37;
  return 0;
}

inline hw_uint<32>  stencil_6_stencil_6_ld72_merged990_22_select(stencil_6_cache& stencil_6, int root, int stencil_6_ld73, int stencil_6_ld72, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_6_stencil_6_ld72_merged990_22 read pattern: { stencil_6_ld72_merged990[root = 0, stencil_6_ld73, stencil_6_ld72] -> stencil_6[9 + 16stencil_6_ld72, stencil_6_ld73] : 0 <= stencil_6_ld73 <= 1079 and 0 <= stencil_6_ld72 <= 119 }
  // Read schedule : { stencil_6_ld72_merged990[root = 0, stencil_6_ld73, stencil_6_ld72] -> [2 + stencil_6_ld73, 1 + stencil_6_ld72, 2] : 0 <= stencil_6_ld73 <= 1079 and 0 <= stencil_6_ld72 <= 119 }
  // Write schedule: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  auto value_stencil_6_stencil_635_merged955_38 = stencil_6.stencil_6_stencil_635_merged955_38_to_stencil_6_stencil_6_ld72_merged990_22.peek(/* one reader or all rams */ 0);
  return value_stencil_6_stencil_635_merged955_38;
  return 0;
}

inline hw_uint<32>  stencil_6_stencil_6_ld72_merged990_23_select(stencil_6_cache& stencil_6, int root, int stencil_6_ld73, int stencil_6_ld72, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_6_stencil_6_ld72_merged990_23 read pattern: { stencil_6_ld72_merged990[root = 0, stencil_6_ld73, stencil_6_ld72] -> stencil_6[8 + 16stencil_6_ld72, stencil_6_ld73] : 0 <= stencil_6_ld73 <= 1079 and 0 <= stencil_6_ld72 <= 119 }
  // Read schedule : { stencil_6_ld72_merged990[root = 0, stencil_6_ld73, stencil_6_ld72] -> [2 + stencil_6_ld73, 1 + stencil_6_ld72, 2] : 0 <= stencil_6_ld73 <= 1079 and 0 <= stencil_6_ld72 <= 119 }
  // Write schedule: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  auto value_stencil_6_stencil_635_merged955_39 = stencil_6.stencil_6_stencil_635_merged955_39_to_stencil_6_stencil_6_ld72_merged990_23.peek(/* one reader or all rams */ 0);
  return value_stencil_6_stencil_635_merged955_39;
  return 0;
}

inline hw_uint<32>  stencil_6_stencil_6_ld72_merged990_24_select(stencil_6_cache& stencil_6, int root, int stencil_6_ld73, int stencil_6_ld72, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_6_stencil_6_ld72_merged990_24 read pattern: { stencil_6_ld72_merged990[root = 0, stencil_6_ld73, stencil_6_ld72] -> stencil_6[7 + 16stencil_6_ld72, stencil_6_ld73] : 0 <= stencil_6_ld73 <= 1079 and 0 <= stencil_6_ld72 <= 119 }
  // Read schedule : { stencil_6_ld72_merged990[root = 0, stencil_6_ld73, stencil_6_ld72] -> [2 + stencil_6_ld73, 1 + stencil_6_ld72, 2] : 0 <= stencil_6_ld73 <= 1079 and 0 <= stencil_6_ld72 <= 119 }
  // Write schedule: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  auto value_stencil_6_stencil_635_merged955_40 = stencil_6.stencil_6_stencil_635_merged955_40_to_stencil_6_stencil_6_ld72_merged990_24.peek(/* one reader or all rams */ 0);
  return value_stencil_6_stencil_635_merged955_40;
  return 0;
}

inline hw_uint<32>  stencil_6_stencil_6_ld72_merged990_25_select(stencil_6_cache& stencil_6, int root, int stencil_6_ld73, int stencil_6_ld72, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_6_stencil_6_ld72_merged990_25 read pattern: { stencil_6_ld72_merged990[root = 0, stencil_6_ld73, stencil_6_ld72] -> stencil_6[6 + 16stencil_6_ld72, stencil_6_ld73] : 0 <= stencil_6_ld73 <= 1079 and 0 <= stencil_6_ld72 <= 119 }
  // Read schedule : { stencil_6_ld72_merged990[root = 0, stencil_6_ld73, stencil_6_ld72] -> [2 + stencil_6_ld73, 1 + stencil_6_ld72, 2] : 0 <= stencil_6_ld73 <= 1079 and 0 <= stencil_6_ld72 <= 119 }
  // Write schedule: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  auto value_stencil_6_stencil_635_merged955_41 = stencil_6.stencil_6_stencil_635_merged955_41_to_stencil_6_stencil_6_ld72_merged990_25.peek(/* one reader or all rams */ 0);
  return value_stencil_6_stencil_635_merged955_41;
  return 0;
}

inline hw_uint<32>  stencil_6_stencil_6_ld72_merged990_26_select(stencil_6_cache& stencil_6, int root, int stencil_6_ld73, int stencil_6_ld72, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_6_stencil_6_ld72_merged990_26 read pattern: { stencil_6_ld72_merged990[root = 0, stencil_6_ld73, stencil_6_ld72] -> stencil_6[5 + 16stencil_6_ld72, stencil_6_ld73] : 0 <= stencil_6_ld73 <= 1079 and 0 <= stencil_6_ld72 <= 119 }
  // Read schedule : { stencil_6_ld72_merged990[root = 0, stencil_6_ld73, stencil_6_ld72] -> [2 + stencil_6_ld73, 1 + stencil_6_ld72, 2] : 0 <= stencil_6_ld73 <= 1079 and 0 <= stencil_6_ld72 <= 119 }
  // Write schedule: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  auto value_stencil_6_stencil_635_merged955_42 = stencil_6.stencil_6_stencil_635_merged955_42_to_stencil_6_stencil_6_ld72_merged990_26.peek(/* one reader or all rams */ 0);
  return value_stencil_6_stencil_635_merged955_42;
  return 0;
}

inline hw_uint<32>  stencil_6_stencil_6_ld72_merged990_27_select(stencil_6_cache& stencil_6, int root, int stencil_6_ld73, int stencil_6_ld72, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_6_stencil_6_ld72_merged990_27 read pattern: { stencil_6_ld72_merged990[root = 0, stencil_6_ld73, stencil_6_ld72] -> stencil_6[4 + 16stencil_6_ld72, stencil_6_ld73] : 0 <= stencil_6_ld73 <= 1079 and 0 <= stencil_6_ld72 <= 119 }
  // Read schedule : { stencil_6_ld72_merged990[root = 0, stencil_6_ld73, stencil_6_ld72] -> [2 + stencil_6_ld73, 1 + stencil_6_ld72, 2] : 0 <= stencil_6_ld73 <= 1079 and 0 <= stencil_6_ld72 <= 119 }
  // Write schedule: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  auto value_stencil_6_stencil_635_merged955_43 = stencil_6.stencil_6_stencil_635_merged955_43_to_stencil_6_stencil_6_ld72_merged990_27.peek(/* one reader or all rams */ 0);
  return value_stencil_6_stencil_635_merged955_43;
  return 0;
}

inline hw_uint<32>  stencil_6_stencil_6_ld72_merged990_28_select(stencil_6_cache& stencil_6, int root, int stencil_6_ld73, int stencil_6_ld72, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_6_stencil_6_ld72_merged990_28 read pattern: { stencil_6_ld72_merged990[root = 0, stencil_6_ld73, stencil_6_ld72] -> stencil_6[3 + 16stencil_6_ld72, stencil_6_ld73] : 0 <= stencil_6_ld73 <= 1079 and 0 <= stencil_6_ld72 <= 119 }
  // Read schedule : { stencil_6_ld72_merged990[root = 0, stencil_6_ld73, stencil_6_ld72] -> [2 + stencil_6_ld73, 1 + stencil_6_ld72, 2] : 0 <= stencil_6_ld73 <= 1079 and 0 <= stencil_6_ld72 <= 119 }
  // Write schedule: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  auto value_stencil_6_stencil_635_merged955_44 = stencil_6.stencil_6_stencil_635_merged955_44_to_stencil_6_stencil_6_ld72_merged990_28.peek(/* one reader or all rams */ 0);
  return value_stencil_6_stencil_635_merged955_44;
  return 0;
}

inline hw_uint<32>  stencil_6_stencil_6_ld72_merged990_29_select(stencil_6_cache& stencil_6, int root, int stencil_6_ld73, int stencil_6_ld72, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_6_stencil_6_ld72_merged990_29 read pattern: { stencil_6_ld72_merged990[root = 0, stencil_6_ld73, stencil_6_ld72] -> stencil_6[2 + 16stencil_6_ld72, stencil_6_ld73] : 0 <= stencil_6_ld73 <= 1079 and 0 <= stencil_6_ld72 <= 119 }
  // Read schedule : { stencil_6_ld72_merged990[root = 0, stencil_6_ld73, stencil_6_ld72] -> [2 + stencil_6_ld73, 1 + stencil_6_ld72, 2] : 0 <= stencil_6_ld73 <= 1079 and 0 <= stencil_6_ld72 <= 119 }
  // Write schedule: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  auto value_stencil_6_stencil_635_merged955_45 = stencil_6.stencil_6_stencil_635_merged955_45_to_stencil_6_stencil_6_ld72_merged990_29.peek(/* one reader or all rams */ 0);
  return value_stencil_6_stencil_635_merged955_45;
  return 0;
}

inline hw_uint<32>  stencil_6_stencil_6_ld72_merged990_30_select(stencil_6_cache& stencil_6, int root, int stencil_6_ld73, int stencil_6_ld72, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_6_stencil_6_ld72_merged990_30 read pattern: { stencil_6_ld72_merged990[root = 0, stencil_6_ld73, stencil_6_ld72] -> stencil_6[1 + 16stencil_6_ld72, stencil_6_ld73] : 0 <= stencil_6_ld73 <= 1079 and 0 <= stencil_6_ld72 <= 119 }
  // Read schedule : { stencil_6_ld72_merged990[root = 0, stencil_6_ld73, stencil_6_ld72] -> [2 + stencil_6_ld73, 1 + stencil_6_ld72, 2] : 0 <= stencil_6_ld73 <= 1079 and 0 <= stencil_6_ld72 <= 119 }
  // Write schedule: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  auto value_stencil_6_stencil_635_merged955_46 = stencil_6.stencil_6_stencil_635_merged955_46_to_stencil_6_stencil_6_ld72_merged990_30.peek(/* one reader or all rams */ 0);
  return value_stencil_6_stencil_635_merged955_46;
  return 0;
}

inline hw_uint<32>  stencil_6_stencil_6_ld72_merged990_31_select(stencil_6_cache& stencil_6, int root, int stencil_6_ld73, int stencil_6_ld72, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_6_stencil_6_ld72_merged990_31 read pattern: { stencil_6_ld72_merged990[root = 0, stencil_6_ld73, stencil_6_ld72] -> stencil_6[16stencil_6_ld72, stencil_6_ld73] : 0 <= stencil_6_ld73 <= 1079 and 0 <= stencil_6_ld72 <= 119 }
  // Read schedule : { stencil_6_ld72_merged990[root = 0, stencil_6_ld73, stencil_6_ld72] -> [2 + stencil_6_ld73, 1 + stencil_6_ld72, 2] : 0 <= stencil_6_ld73 <= 1079 and 0 <= stencil_6_ld72 <= 119 }
  // Write schedule: { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
  auto value_stencil_6_stencil_635_merged955_47 = stencil_6.stencil_6_stencil_635_merged955_47_to_stencil_6_stencil_6_ld72_merged990_31.peek(/* one reader or all rams */ 0);
  return value_stencil_6_stencil_635_merged955_47;
  return 0;
}

// # of bundles = 2
// stencil_635_merged955_write
//	stencil_6_stencil_635_merged955_32
//	stencil_6_stencil_635_merged955_33
//	stencil_6_stencil_635_merged955_34
//	stencil_6_stencil_635_merged955_35
//	stencil_6_stencil_635_merged955_36
//	stencil_6_stencil_635_merged955_37
//	stencil_6_stencil_635_merged955_38
//	stencil_6_stencil_635_merged955_39
//	stencil_6_stencil_635_merged955_40
//	stencil_6_stencil_635_merged955_41
//	stencil_6_stencil_635_merged955_42
//	stencil_6_stencil_635_merged955_43
//	stencil_6_stencil_635_merged955_44
//	stencil_6_stencil_635_merged955_45
//	stencil_6_stencil_635_merged955_46
//	stencil_6_stencil_635_merged955_47
inline void stencil_6_stencil_635_merged955_write_bundle_write(hw_uint<512>& stencil_635_merged955_write, stencil_6_cache& stencil_6, int root, int stencil_634, int stencil_635, int dynamic_address) {
	hw_uint<32>  stencil_6_stencil_635_merged955_32_res = stencil_635_merged955_write.extract<0, 31>();
	stencil_6_stencil_635_merged955_32_write(stencil_6_stencil_635_merged955_32_res, stencil_6, root, stencil_634, stencil_635, dynamic_address);
	hw_uint<32>  stencil_6_stencil_635_merged955_33_res = stencil_635_merged955_write.extract<32, 63>();
	stencil_6_stencil_635_merged955_33_write(stencil_6_stencil_635_merged955_33_res, stencil_6, root, stencil_634, stencil_635, dynamic_address);
	hw_uint<32>  stencil_6_stencil_635_merged955_34_res = stencil_635_merged955_write.extract<64, 95>();
	stencil_6_stencil_635_merged955_34_write(stencil_6_stencil_635_merged955_34_res, stencil_6, root, stencil_634, stencil_635, dynamic_address);
	hw_uint<32>  stencil_6_stencil_635_merged955_35_res = stencil_635_merged955_write.extract<96, 127>();
	stencil_6_stencil_635_merged955_35_write(stencil_6_stencil_635_merged955_35_res, stencil_6, root, stencil_634, stencil_635, dynamic_address);
	hw_uint<32>  stencil_6_stencil_635_merged955_36_res = stencil_635_merged955_write.extract<128, 159>();
	stencil_6_stencil_635_merged955_36_write(stencil_6_stencil_635_merged955_36_res, stencil_6, root, stencil_634, stencil_635, dynamic_address);
	hw_uint<32>  stencil_6_stencil_635_merged955_37_res = stencil_635_merged955_write.extract<160, 191>();
	stencil_6_stencil_635_merged955_37_write(stencil_6_stencil_635_merged955_37_res, stencil_6, root, stencil_634, stencil_635, dynamic_address);
	hw_uint<32>  stencil_6_stencil_635_merged955_38_res = stencil_635_merged955_write.extract<192, 223>();
	stencil_6_stencil_635_merged955_38_write(stencil_6_stencil_635_merged955_38_res, stencil_6, root, stencil_634, stencil_635, dynamic_address);
	hw_uint<32>  stencil_6_stencil_635_merged955_39_res = stencil_635_merged955_write.extract<224, 255>();
	stencil_6_stencil_635_merged955_39_write(stencil_6_stencil_635_merged955_39_res, stencil_6, root, stencil_634, stencil_635, dynamic_address);
	hw_uint<32>  stencil_6_stencil_635_merged955_40_res = stencil_635_merged955_write.extract<256, 287>();
	stencil_6_stencil_635_merged955_40_write(stencil_6_stencil_635_merged955_40_res, stencil_6, root, stencil_634, stencil_635, dynamic_address);
	hw_uint<32>  stencil_6_stencil_635_merged955_41_res = stencil_635_merged955_write.extract<288, 319>();
	stencil_6_stencil_635_merged955_41_write(stencil_6_stencil_635_merged955_41_res, stencil_6, root, stencil_634, stencil_635, dynamic_address);
	hw_uint<32>  stencil_6_stencil_635_merged955_42_res = stencil_635_merged955_write.extract<320, 351>();
	stencil_6_stencil_635_merged955_42_write(stencil_6_stencil_635_merged955_42_res, stencil_6, root, stencil_634, stencil_635, dynamic_address);
	hw_uint<32>  stencil_6_stencil_635_merged955_43_res = stencil_635_merged955_write.extract<352, 383>();
	stencil_6_stencil_635_merged955_43_write(stencil_6_stencil_635_merged955_43_res, stencil_6, root, stencil_634, stencil_635, dynamic_address);
	hw_uint<32>  stencil_6_stencil_635_merged955_44_res = stencil_635_merged955_write.extract<384, 415>();
	stencil_6_stencil_635_merged955_44_write(stencil_6_stencil_635_merged955_44_res, stencil_6, root, stencil_634, stencil_635, dynamic_address);
	hw_uint<32>  stencil_6_stencil_635_merged955_45_res = stencil_635_merged955_write.extract<416, 447>();
	stencil_6_stencil_635_merged955_45_write(stencil_6_stencil_635_merged955_45_res, stencil_6, root, stencil_634, stencil_635, dynamic_address);
	hw_uint<32>  stencil_6_stencil_635_merged955_46_res = stencil_635_merged955_write.extract<448, 479>();
	stencil_6_stencil_635_merged955_46_write(stencil_6_stencil_635_merged955_46_res, stencil_6, root, stencil_634, stencil_635, dynamic_address);
	hw_uint<32>  stencil_6_stencil_635_merged955_47_res = stencil_635_merged955_write.extract<480, 511>();
	stencil_6_stencil_635_merged955_47_write(stencil_6_stencil_635_merged955_47_res, stencil_6, root, stencil_634, stencil_635, dynamic_address);
}

// stencil_6_ld72_merged990_read
//	stencil_6_stencil_6_ld72_merged990_16
//	stencil_6_stencil_6_ld72_merged990_17
//	stencil_6_stencil_6_ld72_merged990_18
//	stencil_6_stencil_6_ld72_merged990_19
//	stencil_6_stencil_6_ld72_merged990_20
//	stencil_6_stencil_6_ld72_merged990_21
//	stencil_6_stencil_6_ld72_merged990_22
//	stencil_6_stencil_6_ld72_merged990_23
//	stencil_6_stencil_6_ld72_merged990_24
//	stencil_6_stencil_6_ld72_merged990_25
//	stencil_6_stencil_6_ld72_merged990_26
//	stencil_6_stencil_6_ld72_merged990_27
//	stencil_6_stencil_6_ld72_merged990_28
//	stencil_6_stencil_6_ld72_merged990_29
//	stencil_6_stencil_6_ld72_merged990_30
//	stencil_6_stencil_6_ld72_merged990_31
inline hw_uint<512> stencil_6_stencil_6_ld72_merged990_read_bundle_read(stencil_6_cache& stencil_6, int root, int stencil_6_ld73, int stencil_6_ld72, int dynamic_address) {
  // # of ports in bundle: 16
    // stencil_6_stencil_6_ld72_merged990_16
    // stencil_6_stencil_6_ld72_merged990_17
    // stencil_6_stencil_6_ld72_merged990_18
    // stencil_6_stencil_6_ld72_merged990_19
    // stencil_6_stencil_6_ld72_merged990_20
    // stencil_6_stencil_6_ld72_merged990_21
    // stencil_6_stencil_6_ld72_merged990_22
    // stencil_6_stencil_6_ld72_merged990_23
    // stencil_6_stencil_6_ld72_merged990_24
    // stencil_6_stencil_6_ld72_merged990_25
    // stencil_6_stencil_6_ld72_merged990_26
    // stencil_6_stencil_6_ld72_merged990_27
    // stencil_6_stencil_6_ld72_merged990_28
    // stencil_6_stencil_6_ld72_merged990_29
    // stencil_6_stencil_6_ld72_merged990_30
    // stencil_6_stencil_6_ld72_merged990_31

	hw_uint<512> result;
	hw_uint<32>  stencil_6_stencil_6_ld72_merged990_16_res = stencil_6_stencil_6_ld72_merged990_16_select(stencil_6, root, stencil_6_ld73, stencil_6_ld72, dynamic_address);
	set_at<0, 512>(result, stencil_6_stencil_6_ld72_merged990_16_res);
	hw_uint<32>  stencil_6_stencil_6_ld72_merged990_17_res = stencil_6_stencil_6_ld72_merged990_17_select(stencil_6, root, stencil_6_ld73, stencil_6_ld72, dynamic_address);
	set_at<32, 512>(result, stencil_6_stencil_6_ld72_merged990_17_res);
	hw_uint<32>  stencil_6_stencil_6_ld72_merged990_18_res = stencil_6_stencil_6_ld72_merged990_18_select(stencil_6, root, stencil_6_ld73, stencil_6_ld72, dynamic_address);
	set_at<64, 512>(result, stencil_6_stencil_6_ld72_merged990_18_res);
	hw_uint<32>  stencil_6_stencil_6_ld72_merged990_19_res = stencil_6_stencil_6_ld72_merged990_19_select(stencil_6, root, stencil_6_ld73, stencil_6_ld72, dynamic_address);
	set_at<96, 512>(result, stencil_6_stencil_6_ld72_merged990_19_res);
	hw_uint<32>  stencil_6_stencil_6_ld72_merged990_20_res = stencil_6_stencil_6_ld72_merged990_20_select(stencil_6, root, stencil_6_ld73, stencil_6_ld72, dynamic_address);
	set_at<128, 512>(result, stencil_6_stencil_6_ld72_merged990_20_res);
	hw_uint<32>  stencil_6_stencil_6_ld72_merged990_21_res = stencil_6_stencil_6_ld72_merged990_21_select(stencil_6, root, stencil_6_ld73, stencil_6_ld72, dynamic_address);
	set_at<160, 512>(result, stencil_6_stencil_6_ld72_merged990_21_res);
	hw_uint<32>  stencil_6_stencil_6_ld72_merged990_22_res = stencil_6_stencil_6_ld72_merged990_22_select(stencil_6, root, stencil_6_ld73, stencil_6_ld72, dynamic_address);
	set_at<192, 512>(result, stencil_6_stencil_6_ld72_merged990_22_res);
	hw_uint<32>  stencil_6_stencil_6_ld72_merged990_23_res = stencil_6_stencil_6_ld72_merged990_23_select(stencil_6, root, stencil_6_ld73, stencil_6_ld72, dynamic_address);
	set_at<224, 512>(result, stencil_6_stencil_6_ld72_merged990_23_res);
	hw_uint<32>  stencil_6_stencil_6_ld72_merged990_24_res = stencil_6_stencil_6_ld72_merged990_24_select(stencil_6, root, stencil_6_ld73, stencil_6_ld72, dynamic_address);
	set_at<256, 512>(result, stencil_6_stencil_6_ld72_merged990_24_res);
	hw_uint<32>  stencil_6_stencil_6_ld72_merged990_25_res = stencil_6_stencil_6_ld72_merged990_25_select(stencil_6, root, stencil_6_ld73, stencil_6_ld72, dynamic_address);
	set_at<288, 512>(result, stencil_6_stencil_6_ld72_merged990_25_res);
	hw_uint<32>  stencil_6_stencil_6_ld72_merged990_26_res = stencil_6_stencil_6_ld72_merged990_26_select(stencil_6, root, stencil_6_ld73, stencil_6_ld72, dynamic_address);
	set_at<320, 512>(result, stencil_6_stencil_6_ld72_merged990_26_res);
	hw_uint<32>  stencil_6_stencil_6_ld72_merged990_27_res = stencil_6_stencil_6_ld72_merged990_27_select(stencil_6, root, stencil_6_ld73, stencil_6_ld72, dynamic_address);
	set_at<352, 512>(result, stencil_6_stencil_6_ld72_merged990_27_res);
	hw_uint<32>  stencil_6_stencil_6_ld72_merged990_28_res = stencil_6_stencil_6_ld72_merged990_28_select(stencil_6, root, stencil_6_ld73, stencil_6_ld72, dynamic_address);
	set_at<384, 512>(result, stencil_6_stencil_6_ld72_merged990_28_res);
	hw_uint<32>  stencil_6_stencil_6_ld72_merged990_29_res = stencil_6_stencil_6_ld72_merged990_29_select(stencil_6, root, stencil_6_ld73, stencil_6_ld72, dynamic_address);
	set_at<416, 512>(result, stencil_6_stencil_6_ld72_merged990_29_res);
	hw_uint<32>  stencil_6_stencil_6_ld72_merged990_30_res = stencil_6_stencil_6_ld72_merged990_30_select(stencil_6, root, stencil_6_ld73, stencil_6_ld72, dynamic_address);
	set_at<448, 512>(result, stencil_6_stencil_6_ld72_merged990_30_res);
	hw_uint<32>  stencil_6_stencil_6_ld72_merged990_31_res = stencil_6_stencil_6_ld72_merged990_31_select(stencil_6, root, stencil_6_ld73, stencil_6_ld72, dynamic_address);
	set_at<480, 512>(result, stencil_6_stencil_6_ld72_merged990_31_res);
	return result;
}

// Total re-use buffer capacity: 124416 bits


// Operation logic
inline void stencil_5_to_gp_867_ld100_merged986(HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */stencil_5_to_gp_867, stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, int root, int stencil_5_to_gp_867_ld101, int stencil_5_to_gp_867_ld100) {
  // Dynamic address computation

	// Consume: stencil_5_to_gp_867
	auto stencil_5_to_gp_867__lp__lp_16_m_stencil_5_to_gp_867_ld100__p__15_rp___p___m_1_rp__c_______lp_stencil_5_to_gp_867_ld101__p___m_1_rp__value = stencil_5_to_gp_867.read();
	auto compute_result = stencil_5_to_gp_867_ld100_cu985(stencil_5_to_gp_867__lp__lp_16_m_stencil_5_to_gp_867_ld100__p__15_rp___p___m_1_rp__c_______lp_stencil_5_to_gp_867_ld101__p___m_1_rp__value);
	// Produce: stencil_5_FIFO_buf99
	stencil_5_FIFO_buf99_stencil_5_to_gp_867_ld100_merged986_write_bundle_write(/* arg names */compute_result, stencil_5_FIFO_buf99, root, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stencil_635_merged955(stencil_5_FIFO_buf99_cache& stencil_5_FIFO_buf99, stencil_6_cache& stencil_6, int root, int stencil_634, int stencil_635) {
  // Dynamic address computation

	// Consume: stencil_5_FIFO_buf99
	auto stencil_5_FIFO_buf99__lp_16_m_stencil_635__p__15_rp___p___m_1_c____stencil_634__p___m_1_value = stencil_5_FIFO_buf99_stencil_635_merged955_read_bundle_read(stencil_5_FIFO_buf99/* source_delay */, root, stencil_634, stencil_635, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_635_cu953(stencil_5_FIFO_buf99__lp_16_m_stencil_635__p__15_rp___p___m_1_c____stencil_634__p___m_1_value);
	// Produce: stencil_6
	stencil_6_stencil_635_merged955_write_bundle_write(/* arg names */compute_result, stencil_6, root, stencil_634, stencil_635, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stencil_6_ld72_merged990(stencil_6_cache& stencil_6, HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */stencil_6_to_gp_171, int root, int stencil_6_ld73, int stencil_6_ld72) {
  // Dynamic address computation

	// Consume: stencil_6
	auto stencil_6__lp_16_m_stencil_6_ld72__p__15_rp__c____stencil_6_ld73_value = stencil_6_stencil_6_ld72_merged990_read_bundle_read(stencil_6/* source_delay */, root, stencil_6_ld73, stencil_6_ld72, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_6_ld72_cu989(stencil_6__lp_16_m_stencil_6_ld72__p__15_rp__c____stencil_6_ld73_value);
	// Produce: stencil_6_to_gp_171
	stencil_6_to_gp_171.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_5_to_gp_867_ld101_stencil_634_stencil_6_ld73_(HWStream<hw_uint<512> >& /* get_args num ports = 16 */stencil_5_to_gp_867, HWStream<hw_uint<512> >& /* no bundle get_args num ports = 16 */stencil_6_to_gp_171) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_5_to_gp_867_ld101_stencil_634_stencil_6_ld73__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_5_FIFO_buf99_cache stencil_5_FIFO_buf99;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_6_cache stencil_6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__

#endif // __VIVADO_SYNTH__

// schedule: { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120; stencil_6_ld72_merged990[root = 0, stencil_6_ld73, stencil_6_ld72] -> [2 + stencil_6_ld73, 1 + stencil_6_ld72, 2] : 0 <= stencil_6_ld73 <= 1079 and 0 <= stencil_6_ld72 <= 119; stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
//   { stencil_5_to_gp_867_ld100_merged986[root = 0, stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100] -> [stencil_5_to_gp_867_ld101, stencil_5_to_gp_867_ld100, 0] : 0 <= stencil_5_to_gp_867_ld101 <= 1081 and 0 <= stencil_5_to_gp_867_ld100 <= 120 }
// Condition for stencil_5_to_gp_867_ld100_merged986(((i2 == 0) && (i0 >= 0) && (1081 - i0 >= 0) && (i1 >= 0) && (120 - i1 >= 0)))
//   { stencil_6_ld72_merged990[root = 0, stencil_6_ld73, stencil_6_ld72] -> [2 + stencil_6_ld73, 1 + stencil_6_ld72, 2] : 0 <= stencil_6_ld73 <= 1079 and 0 <= stencil_6_ld72 <= 119 }
// Condition for stencil_6_ld72_merged990(((-2 + i2 == 0) && (-2 + i0 >= 0) && (1081 - i0 >= 0) && (-1 + i1 >= 0) && (120 - i1 >= 0)))
//   { stencil_635_merged955[root = 0, stencil_634, stencil_635] -> [2 + stencil_634, 1 + stencil_635, 1] : 0 <= stencil_634 <= 1079 and 0 <= stencil_635 <= 119 }
// Condition for stencil_635_merged955(((-1 + i2 == 0) && (-2 + i0 >= 0) && (1081 - i0 >= 0) && (-1 + i1 >= 0) && (120 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 1081; c0 += 1)
  for (int c1 = 0; c1 <= 120; c1 += 1) {
    stencil_5_to_gp_867_ld100_merged986(0, c0, c1);
    if (c0 >= 2 && c1 >= 1) {
      stencil_635_merged955(0, c0 - 2, c1 - 1);
      stencil_6_ld72_merged990(0, c0 - 2, c1 - 1);
    }
  }

  */
	for (int c0 = 0; c0 <= 1081; c0 += 1)
	  for (int c1 = 0; c1 <= 120; c1 += 1) {
	    stencil_5_to_gp_867_ld100_merged986(stencil_5_to_gp_867 /* buf name */, stencil_5_FIFO_buf99, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 1) {
	      stencil_635_merged955(stencil_5_FIFO_buf99 /* buf name */, stencil_6, 0, c0 - 2, c1 - 1);
	      stencil_6_ld72_merged990(stencil_6 /* buf name */, stencil_6_to_gp_171, 0, c0 - 2, c1 - 1);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_5_to_gp_867_ld101_stencil_634_stencil_6_ld73__wrapper(HWStream<hw_uint<512> >& /* get_args num ports = 16 */stencil_5_to_gp_867, HWStream<hw_uint<512> >& /* no bundle get_args num ports = 16 */stencil_6_to_gp_171, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_5_to_gp_867_ld101_stencil_634_stencil_6_ld73_(stencil_5_to_gp_867, stencil_6_to_gp_171);
  }
}
// Driver function
void sc_dyn_7_32(HWStream<hw_uint<512> >& /* no bundle get_args num ports = 16 */in_oc, HWStream<hw_uint<512> >& /* no bundle get_args num ports = 16 */out) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("sc_dyn_7_32_debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__

#ifdef __VIVADO_SYNTH__
#pragma HLS dataflow
#endif //__VIVADO_SYNTH__

  HWStream< hw_uint<512> > in_to_gp_243;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=in_to_gp_243.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<512> > stencil_6_to_gp_171;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_6_to_gp_171.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<512> > stencil_0_to_gp_347;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_0_to_gp_347.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<512> > stencil_1_to_gp_451;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_1_to_gp_451.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<512> > stencil_2_to_gp_555;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_2_to_gp_555.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<512> > stencil_3_to_gp_659;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_3_to_gp_659.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<512> > stencil_4_to_gp_763;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_4_to_gp_763.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<512> > stencil_5_to_gp_867;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_5_to_gp_867.values depth=1
#endif //__VIVADO_SYNTH__


  Extracted_in_ld45_pw_math_in_oc01_(in_oc, in_to_gp_243);
  Extracted_in_to_gp_243_ld77_stencil_04_stencil_0_ld49_(in_to_gp_243, stencil_0_to_gp_347);
  Extracted_stencil_0_to_gp_347_ld81_stencil_19_stencil_1_ld53_(stencil_0_to_gp_347, stencil_1_to_gp_451);
  Extracted_stencil_1_to_gp_451_ld85_stencil_214_stencil_2_ld57_(stencil_1_to_gp_451, stencil_2_to_gp_555);
  Extracted_stencil_2_to_gp_555_ld89_stencil_319_stencil_3_ld61_(stencil_2_to_gp_555, stencil_3_to_gp_659);
  Extracted_stencil_3_to_gp_659_ld93_stencil_424_stencil_4_ld65_(stencil_3_to_gp_659, stencil_4_to_gp_763);
  Extracted_stencil_4_to_gp_763_ld97_stencil_529_stencil_5_ld69_(stencil_4_to_gp_763, stencil_5_to_gp_867);
  Extracted_stencil_5_to_gp_867_ld101_stencil_634_stencil_6_ld73_(stencil_5_to_gp_867, stencil_6_to_gp_171);
  Extracted_pw_math_stencil_63940_stencil_6_to_gp_171_ld105_(stencil_6_to_gp_171, out);

#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void sc_dyn_7_32_wrapper(HWStream<hw_uint<512> >& /* no bundle get_args num ports = 16 */in_oc, HWStream<hw_uint<512> >& /* no bundle get_args num ports = 16 */out, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    sc_dyn_7_32(in_oc, out);
  }
}
#ifdef __VIVADO_SYNTH__
  // { pw_math_in_oc02_merged934[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> in_oc[8 + 16pw_math_in_oc02, -7 + pw_math_in_oc01] : 0 <= pw_math_in_oc01 <= 1093 and 0 <= pw_math_in_oc02 <= 126; pw_math_in_oc02_merged934[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> in_oc[7 + 16pw_math_in_oc02, -7 + pw_math_in_oc01] : 0 <= pw_math_in_oc01 <= 1093 and 0 <= pw_math_in_oc02 <= 126; pw_math_in_oc02_merged934[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> in_oc[6 + 16pw_math_in_oc02, -7 + pw_math_in_oc01] : 0 <= pw_math_in_oc01 <= 1093 and 0 <= pw_math_in_oc02 <= 126; pw_math_in_oc02_merged934[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> in_oc[5 + 16pw_math_in_oc02, -7 + pw_math_in_oc01] : 0 <= pw_math_in_oc01 <= 1093 and 0 <= pw_math_in_oc02 <= 126; pw_math_in_oc02_merged934[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> in_oc[4 + 16pw_math_in_oc02, -7 + pw_math_in_oc01] : 0 <= pw_math_in_oc01 <= 1093 and 0 <= pw_math_in_oc02 <= 126; pw_math_in_oc02_merged934[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> in_oc[3 + 16pw_math_in_oc02, -7 + pw_math_in_oc01] : 0 <= pw_math_in_oc01 <= 1093 and 0 <= pw_math_in_oc02 <= 126; pw_math_in_oc02_merged934[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> in_oc[2 + 16pw_math_in_oc02, -7 + pw_math_in_oc01] : 0 <= pw_math_in_oc01 <= 1093 and 0 <= pw_math_in_oc02 <= 126; pw_math_in_oc02_merged934[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> in_oc[1 + 16pw_math_in_oc02, -7 + pw_math_in_oc01] : 0 <= pw_math_in_oc01 <= 1093 and 0 <= pw_math_in_oc02 <= 126; pw_math_in_oc02_merged934[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> in_oc[16pw_math_in_oc02, -7 + pw_math_in_oc01] : 0 <= pw_math_in_oc01 <= 1093 and 0 <= pw_math_in_oc02 <= 126; pw_math_in_oc02_merged934[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> in_oc[-1 + 16pw_math_in_oc02, -7 + pw_math_in_oc01] : 0 <= pw_math_in_oc01 <= 1093 and 0 <= pw_math_in_oc02 <= 126; pw_math_in_oc02_merged934[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> in_oc[-2 + 16pw_math_in_oc02, -7 + pw_math_in_oc01] : 0 <= pw_math_in_oc01 <= 1093 and 0 <= pw_math_in_oc02 <= 126; pw_math_in_oc02_merged934[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> in_oc[-3 + 16pw_math_in_oc02, -7 + pw_math_in_oc01] : 0 <= pw_math_in_oc01 <= 1093 and 0 <= pw_math_in_oc02 <= 126; pw_math_in_oc02_merged934[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> in_oc[-4 + 16pw_math_in_oc02, -7 + pw_math_in_oc01] : 0 <= pw_math_in_oc01 <= 1093 and 0 <= pw_math_in_oc02 <= 126; pw_math_in_oc02_merged934[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> in_oc[-5 + 16pw_math_in_oc02, -7 + pw_math_in_oc01] : 0 <= pw_math_in_oc01 <= 1093 and 0 <= pw_math_in_oc02 <= 126; pw_math_in_oc02_merged934[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> in_oc[-6 + 16pw_math_in_oc02, -7 + pw_math_in_oc01] : 0 <= pw_math_in_oc01 <= 1093 and 0 <= pw_math_in_oc02 <= 126; pw_math_in_oc02_merged934[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> in_oc[-7 + 16pw_math_in_oc02, -7 + pw_math_in_oc01] : 0 <= pw_math_in_oc01 <= 1093 and 0 <= pw_math_in_oc02 <= 126 }
const int pw_math_in_oc02_merged934_read_pipe0_num_transfers = 138938;
  // { pw_math_stencil_63941_merged958[root = 0, pw_math_stencil_63940, pw_math_stencil_63941] -> out[15 + 16pw_math_stencil_63941, pw_math_stencil_63940] : 0 <= pw_math_stencil_63940 <= 1079 and 0 <= pw_math_stencil_63941 <= 119; pw_math_stencil_63941_merged958[root = 0, pw_math_stencil_63940, pw_math_stencil_63941] -> out[14 + 16pw_math_stencil_63941, pw_math_stencil_63940] : 0 <= pw_math_stencil_63940 <= 1079 and 0 <= pw_math_stencil_63941 <= 119; pw_math_stencil_63941_merged958[root = 0, pw_math_stencil_63940, pw_math_stencil_63941] -> out[13 + 16pw_math_stencil_63941, pw_math_stencil_63940] : 0 <= pw_math_stencil_63940 <= 1079 and 0 <= pw_math_stencil_63941 <= 119; pw_math_stencil_63941_merged958[root = 0, pw_math_stencil_63940, pw_math_stencil_63941] -> out[12 + 16pw_math_stencil_63941, pw_math_stencil_63940] : 0 <= pw_math_stencil_63940 <= 1079 and 0 <= pw_math_stencil_63941 <= 119; pw_math_stencil_63941_merged958[root = 0, pw_math_stencil_63940, pw_math_stencil_63941] -> out[11 + 16pw_math_stencil_63941, pw_math_stencil_63940] : 0 <= pw_math_stencil_63940 <= 1079 and 0 <= pw_math_stencil_63941 <= 119; pw_math_stencil_63941_merged958[root = 0, pw_math_stencil_63940, pw_math_stencil_63941] -> out[10 + 16pw_math_stencil_63941, pw_math_stencil_63940] : 0 <= pw_math_stencil_63940 <= 1079 and 0 <= pw_math_stencil_63941 <= 119; pw_math_stencil_63941_merged958[root = 0, pw_math_stencil_63940, pw_math_stencil_63941] -> out[9 + 16pw_math_stencil_63941, pw_math_stencil_63940] : 0 <= pw_math_stencil_63940 <= 1079 and 0 <= pw_math_stencil_63941 <= 119; pw_math_stencil_63941_merged958[root = 0, pw_math_stencil_63940, pw_math_stencil_63941] -> out[8 + 16pw_math_stencil_63941, pw_math_stencil_63940] : 0 <= pw_math_stencil_63940 <= 1079 and 0 <= pw_math_stencil_63941 <= 119; pw_math_stencil_63941_merged958[root = 0, pw_math_stencil_63940, pw_math_stencil_63941] -> out[7 + 16pw_math_stencil_63941, pw_math_stencil_63940] : 0 <= pw_math_stencil_63940 <= 1079 and 0 <= pw_math_stencil_63941 <= 119; pw_math_stencil_63941_merged958[root = 0, pw_math_stencil_63940, pw_math_stencil_63941] -> out[6 + 16pw_math_stencil_63941, pw_math_stencil_63940] : 0 <= pw_math_stencil_63940 <= 1079 and 0 <= pw_math_stencil_63941 <= 119; pw_math_stencil_63941_merged958[root = 0, pw_math_stencil_63940, pw_math_stencil_63941] -> out[5 + 16pw_math_stencil_63941, pw_math_stencil_63940] : 0 <= pw_math_stencil_63940 <= 1079 and 0 <= pw_math_stencil_63941 <= 119; pw_math_stencil_63941_merged958[root = 0, pw_math_stencil_63940, pw_math_stencil_63941] -> out[4 + 16pw_math_stencil_63941, pw_math_stencil_63940] : 0 <= pw_math_stencil_63940 <= 1079 and 0 <= pw_math_stencil_63941 <= 119; pw_math_stencil_63941_merged958[root = 0, pw_math_stencil_63940, pw_math_stencil_63941] -> out[3 + 16pw_math_stencil_63941, pw_math_stencil_63940] : 0 <= pw_math_stencil_63940 <= 1079 and 0 <= pw_math_stencil_63941 <= 119; pw_math_stencil_63941_merged958[root = 0, pw_math_stencil_63940, pw_math_stencil_63941] -> out[2 + 16pw_math_stencil_63941, pw_math_stencil_63940] : 0 <= pw_math_stencil_63940 <= 1079 and 0 <= pw_math_stencil_63941 <= 119; pw_math_stencil_63941_merged958[root = 0, pw_math_stencil_63940, pw_math_stencil_63941] -> out[1 + 16pw_math_stencil_63941, pw_math_stencil_63940] : 0 <= pw_math_stencil_63940 <= 1079 and 0 <= pw_math_stencil_63941 <= 119; pw_math_stencil_63941_merged958[root = 0, pw_math_stencil_63940, pw_math_stencil_63941] -> out[16pw_math_stencil_63941, pw_math_stencil_63940] : 0 <= pw_math_stencil_63940 <= 1079 and 0 <= pw_math_stencil_63941 <= 119 }
const int pw_math_stencil_63941_merged958_write_pipe0_num_transfers = 129600;


extern "C" {

void sc_dyn_7_32_accel(hw_uint<512>* pw_math_in_oc02_merged934_read_pipe0, hw_uint<512>* pw_math_stencil_63941_merged958_write_pipe0, const int size) { 
#pragma HLS dataflow
#pragma HLS INTERFACE m_axi port = pw_math_in_oc02_merged934_read_pipe0 offset = slave depth = 65536 bundle = gmem0
#pragma HLS INTERFACE m_axi port = pw_math_stencil_63941_merged958_write_pipe0 offset = slave depth = 65536 bundle = gmem1

#pragma HLS INTERFACE s_axilite port = pw_math_in_oc02_merged934_read_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = pw_math_stencil_63941_merged958_write_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = size bundle = control
#pragma HLS INTERFACE s_axilite port = return bundle = control


  // Pipeline # 0
  static HWStream<hw_uint<512> > pw_math_in_oc02_merged934_read_pipe0_channel;
  static HWStream<hw_uint<512> > pw_math_stencil_63941_merged958_write_pipe0_channel;

  burst_read<512>(pw_math_in_oc02_merged934_read_pipe0, pw_math_in_oc02_merged934_read_pipe0_channel, pw_math_in_oc02_merged934_read_pipe0_num_transfers*size);

  sc_dyn_7_32_wrapper(pw_math_in_oc02_merged934_read_pipe0_channel, pw_math_stencil_63941_merged958_write_pipe0_channel, size);

  burst_write<512>(pw_math_stencil_63941_merged958_write_pipe0, pw_math_stencil_63941_merged958_write_pipe0_channel, pw_math_stencil_63941_merged958_write_pipe0_num_transfers*size);
}

}
extern "C" {

void sc_dyn_7_32_rdai(HWStream<hw_uint<512> >& pw_math_in_oc02_merged934_read_pipe0, HWStream<hw_uint<512> >&  pw_math_stencil_63941_merged958_write_pipe0) { 
#pragma HLS dataflow
#pragma HLS INTERFACE axis register port = pw_math_in_oc02_merged934_read_pipe0
#pragma HLS INTERFACE axis register port = pw_math_stencil_63941_merged958_write_pipe0

#pragma HLS INTERFACE ap_ctrl_none port = return


  // Pipeline # 0

  sc_dyn_7_32(pw_math_in_oc02_merged934_read_pipe0, pw_math_stencil_63941_merged958_write_pipe0);

}

}
#endif //__VIVADO_SYNTH__

