

================================================================
== Vitis HLS Report for 'Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc'
================================================================
* Date:           Wed Nov 12 23:19:54 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Multirate_v10
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.870 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|      147|  0.260 us|  1.470 us|   26|  147|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 6 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.47>
ST_2 : Operation 9 [2/2] (3.47ns)   --->   "%call_ln18 = call void @DECIMATOR, i16 %input_r, i2 %mod_value_2, i14 %b_FIR_dec_int_40, i32 %H_accu_FIR_dec_40, i16 %y1_phase1, i16 %y1_phase2, i16 %y1_phase3, i16 %dec_out, i32 %H_accu_FIR_dec_43, i15 %b_FIR_dec_int_43, i32 %H_accu_FIR_dec_42, i15 %b_FIR_dec_int_42, i32 %H_accu_FIR_dec_41, i15 %b_FIR_dec_int_41" [FIR_HLS.cpp:18->FIR_HLS.cpp:18]   --->   Operation 9 'call' 'call_ln18' <Predicate = true> <Delay = 3.47> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 1.28>
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %kernel_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dec_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/2] (0.00ns)   --->   "%call_ln18 = call void @DECIMATOR, i16 %input_r, i2 %mod_value_2, i14 %b_FIR_dec_int_40, i32 %H_accu_FIR_dec_40, i16 %y1_phase1, i16 %y1_phase2, i16 %y1_phase3, i16 %dec_out, i32 %H_accu_FIR_dec_43, i15 %b_FIR_dec_int_43, i32 %H_accu_FIR_dec_42, i15 %b_FIR_dec_int_42, i32 %H_accu_FIR_dec_41, i15 %b_FIR_dec_int_41" [FIR_HLS.cpp:18->FIR_HLS.cpp:18]   --->   Operation 14 'call' 'call_ln18' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%mod_value_1_load = load i16 %mod_value_1" [FIR_HLS.cpp:19->FIR_HLS.cpp:18]   --->   Operation 15 'load' 'mod_value_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.85ns)   --->   "%icmp_ln19 = icmp_eq  i16 %mod_value_1_load, i16 0" [FIR_HLS.cpp:19->FIR_HLS.cpp:18]   --->   Operation 16 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %if.else.i.i, void %if.then.i.i" [FIR_HLS.cpp:19->FIR_HLS.cpp:19->FIR_HLS.cpp:18]   --->   Operation 17 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.85ns)   --->   "%add_ln24 = add i16 %mod_value_1_load, i16 65535" [FIR_HLS.cpp:24->FIR_HLS.cpp:19->FIR_HLS.cpp:18]   --->   Operation 18 'add' 'add_ln24' <Predicate = (!icmp_ln19)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.42ns)   --->   "%br_ln0 = br void %Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc.1.exit"   --->   Operation 19 'br' 'br_ln0' <Predicate = (!icmp_ln19)> <Delay = 0.42>
ST_3 : Operation 20 [2/2] (1.23ns)   --->   "%H_accu_FIR_kernel_load = load i32 0" [FIR_HLS.cpp:39->FIR_HLS.cpp:20->FIR_HLS.cpp:19->FIR_HLS.cpp:18]   --->   Operation 20 'load' 'H_accu_FIR_kernel_load' <Predicate = (icmp_ln19)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 117> <RAM>

State 4 <SV = 3> <Delay = 3.77>
ST_4 : Operation 21 [1/1] ( I:1.83ns O:1.83ns )   --->   "%x_n = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %dec_out" [FIR_HLS.cpp:20->FIR_HLS.cpp:19->FIR_HLS.cpp:18]   --->   Operation 21 'read' 'x_n' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_4 : Operation 22 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_accu_FIR_kernel_load = load i32 0" [FIR_HLS.cpp:39->FIR_HLS.cpp:20->FIR_HLS.cpp:19->FIR_HLS.cpp:18]   --->   Operation 22 'load' 'H_accu_FIR_kernel_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 117> <RAM>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %x_n, i7 0" [FIR_HLS.cpp:39->FIR_HLS.cpp:20->FIR_HLS.cpp:19->FIR_HLS.cpp:18]   --->   Operation 23 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %x_n, i2 0" [FIR_HLS.cpp:39->FIR_HLS.cpp:20->FIR_HLS.cpp:19->FIR_HLS.cpp:18]   --->   Operation 24 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i18 %tmp" [FIR_HLS.cpp:39->FIR_HLS.cpp:20->FIR_HLS.cpp:19->FIR_HLS.cpp:18]   --->   Operation 25 'sext' 'sext_ln39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.92ns)   --->   "%sub_ln39 = sub i23 %p_shl, i23 %sext_ln39" [FIR_HLS.cpp:39->FIR_HLS.cpp:20->FIR_HLS.cpp:19->FIR_HLS.cpp:18]   --->   Operation 26 'sub' 'sub_ln39' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln39_4 = sext i23 %sub_ln39" [FIR_HLS.cpp:39->FIR_HLS.cpp:20->FIR_HLS.cpp:19->FIR_HLS.cpp:18]   --->   Operation 27 'sext' 'sext_ln39_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (1.01ns)   --->   "%add_ln39 = add i32 %H_accu_FIR_kernel_load, i32 %sext_ln39_4" [FIR_HLS.cpp:39->FIR_HLS.cpp:20->FIR_HLS.cpp:19->FIR_HLS.cpp:18]   --->   Operation 28 'add' 'add_ln39' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%y = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln39, i32 16, i32 31" [FIR_HLS.cpp:39->FIR_HLS.cpp:20->FIR_HLS.cpp:19->FIR_HLS.cpp:18]   --->   Operation 29 'partselect' 'y' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.83>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%fence_ln41 = fence void @_ssdm_op_Fence, i16 %dec_out, i16 %input_r, i32 4294967295, i16 %kernel_out" [FIR_HLS.cpp:41->FIR_HLS.cpp:20->FIR_HLS.cpp:19->FIR_HLS.cpp:18]   --->   Operation 30 'fence' 'fence_ln41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [2/2] (0.00ns)   --->   "%call_ln20 = call void @Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1, i16 %x_n, i16 %b_FIR_kernel, i32 %H_accu_FIR_kernel" [FIR_HLS.cpp:20->FIR_HLS.cpp:19->FIR_HLS.cpp:18]   --->   Operation 31 'call' 'call_ln20' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 32 [1/1] ( I:1.83ns O:1.83ns )   --->   "%write_ln20 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %kernel_out, i16 %y" [FIR_HLS.cpp:20->FIR_HLS.cpp:19->FIR_HLS.cpp:18]   --->   Operation 32 'write' 'write_ln20' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 6 <SV = 5> <Delay = 1.62>
ST_6 : Operation 33 [1/2] (1.62ns)   --->   "%call_ln20 = call void @Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1, i16 %x_n, i16 %b_FIR_kernel, i32 %H_accu_FIR_kernel" [FIR_HLS.cpp:20->FIR_HLS.cpp:19->FIR_HLS.cpp:18]   --->   Operation 33 'call' 'call_ln20' <Predicate = (icmp_ln19)> <Delay = 1.62> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 34 [1/1] (0.42ns)   --->   "%br_ln22 = br void %Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc.1.exit" [FIR_HLS.cpp:22->FIR_HLS.cpp:19->FIR_HLS.cpp:18]   --->   Operation 34 'br' 'br_ln22' <Predicate = (icmp_ln19)> <Delay = 0.42>
ST_6 : Operation 35 [2/2] (0.00ns)   --->   "%call_ln27 = call void @INTERPOLATOR, i16 %output_r, i2 %mod_value, i16 %y2, i16 %kernel_out, i14 %b_FIR_dec_int_407, i32 %H_accu_FIR_int_40, i32 %H_accu_FIR_int_41, i15 %b_FIR_dec_int_418, i32 %H_accu_FIR_int_42, i15 %b_FIR_dec_int_429, i32 %H_accu_FIR_int_43, i15 %b_FIR_dec_int_4310" [FIR_HLS.cpp:27->FIR_HLS.cpp:18]   --->   Operation 35 'call' 'call_ln27' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 1.09>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%storemerge_i_i = phi i16 %add_ln24, void %if.else.i.i, i16 3, void %if.then.i.i" [FIR_HLS.cpp:24->FIR_HLS.cpp:19->FIR_HLS.cpp:18]   --->   Operation 36 'phi' 'storemerge_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%store_ln24 = store i16 %storemerge_i_i, i16 %mod_value_1" [FIR_HLS.cpp:24->FIR_HLS.cpp:19->FIR_HLS.cpp:18]   --->   Operation 37 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/2] (1.09ns)   --->   "%call_ln27 = call void @INTERPOLATOR, i16 %output_r, i2 %mod_value, i16 %y2, i16 %kernel_out, i14 %b_FIR_dec_int_407, i32 %H_accu_FIR_int_40, i32 %H_accu_FIR_int_41, i15 %b_FIR_dec_int_418, i32 %H_accu_FIR_int_42, i15 %b_FIR_dec_int_429, i32 %H_accu_FIR_int_43, i15 %b_FIR_dec_int_4310" [FIR_HLS.cpp:27->FIR_HLS.cpp:18]   --->   Operation 38 'call' 'call_ln27' <Predicate = true> <Delay = 1.09> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 3.475ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln18', FIR_HLS.cpp:18->FIR_HLS.cpp:18) to 'DECIMATOR' [34]  (3.475 ns)

 <State 3>: 1.280ns
The critical path consists of the following:
	'load' operation 16 bit ('mod_value_1_load', FIR_HLS.cpp:19->FIR_HLS.cpp:18) on static variable 'mod_value_1' [35]  (0.000 ns)
	'add' operation 16 bit ('add_ln24', FIR_HLS.cpp:24->FIR_HLS.cpp:19->FIR_HLS.cpp:18) [39]  (0.853 ns)
	blocking operation 0.427 ns on control path)

 <State 4>: 3.778ns
The critical path consists of the following:
	fifo read operation ('x_n', FIR_HLS.cpp:20->FIR_HLS.cpp:19->FIR_HLS.cpp:18) on port 'dec_out' (FIR_HLS.cpp:20->FIR_HLS.cpp:19->FIR_HLS.cpp:18) [42]  (1.838 ns)
	'sub' operation 23 bit ('sub_ln39', FIR_HLS.cpp:39->FIR_HLS.cpp:20->FIR_HLS.cpp:19->FIR_HLS.cpp:18) [47]  (0.924 ns)
	'add' operation 32 bit ('add_ln39', FIR_HLS.cpp:39->FIR_HLS.cpp:20->FIR_HLS.cpp:19->FIR_HLS.cpp:18) [49]  (1.016 ns)

 <State 5>: 1.838ns
The critical path consists of the following:
	fifo write operation ('write_ln20', FIR_HLS.cpp:20->FIR_HLS.cpp:19->FIR_HLS.cpp:18) on port 'kernel_out' (FIR_HLS.cpp:20->FIR_HLS.cpp:19->FIR_HLS.cpp:18) [53]  (1.838 ns)

 <State 6>: 1.627ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln20', FIR_HLS.cpp:20->FIR_HLS.cpp:19->FIR_HLS.cpp:18) to 'Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1' [52]  (1.627 ns)

 <State 7>: 1.098ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln27', FIR_HLS.cpp:27->FIR_HLS.cpp:18) to 'INTERPOLATOR' [58]  (1.098 ns)

 <State 8>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
