$date
  Fri Apr  8 19:41:55 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module math_real $end
$upscope $end
$scope module i_tb $end
$var reg 16 ! id_input[15:0] $end
$var reg 16 " id_output[15:0] $end
$scope module id1 $end
$var reg 16 # id_input[15:0] $end
$var reg 16 $ id_output[15:0] $end
$var reg 16 % id_midway[15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0000000000000001 !
bXXXXXXXXXXXXXXXX "
b0000000000000001 #
bXXXXXXXXXXXXXXXX $
b0000000000000010 %
#10000000
b0000000000000011 !
b0000000000000010 "
b0000000000000011 #
b0000000000000010 $
b0000000000000100 %
#20000000
b0100111111111000 !
b0000000000000100 "
b0100111111111000 #
b0000000000000100 $
b0100111111111001 %
#30000000
b0000000000000110 !
b0100111111111001 "
b0000000000000110 #
b0100111111111001 $
b0000000000000111 %
#40000000
b0001010001001000 !
b0000000000000111 "
b0001010001001000 #
b0000000000000111 $
b0001010001001001 %
#50000000
