Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Apr 14 14:14:08 2018
| Host         : PONIAK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file arty_ntp_client_control_sets_placed.rpt
| Design       : arty_ntp_client
| Device       : xc7a35ti
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   118 |
| Unused register locations in slices containing registers |   277 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             252 |           98 |
| No           | No                    | Yes                    |             183 |           74 |
| No           | Yes                   | No                     |              80 |           23 |
| Yes          | No                    | No                     |             303 |           91 |
| Yes          | No                    | Yes                    |             585 |          167 |
| Yes          | Yes                   | No                     |             344 |          101 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------+----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|         Clock Signal        |                    Enable Signal                   |                                                                                 Set/Reset Signal                                                                                | Slice Load Count | Bel Load Count |
+-----------------------------+----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG        |                                                    |                                                                                                                                                                                 |                1 |              1 |
|  clk_wiz_0_i1/inst/clk_out2 |                                                    | packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2                                                                          |                1 |              1 |
|  clk_wiz_0_i1/inst/clk_out2 |                                                    | packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_i                                                                             |                1 |              1 |
|  eth_rx_clk_IBUF_BUFG       |                                                    | packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                                                                          |                1 |              1 |
|  eth_rx_clk_IBUF_BUFG       | resetgen_i1/reset_n                                |                                                                                                                                                                                 |                1 |              1 |
|  clk_wiz_0_i1/inst/clk_out2 | axis_ntp_i1/ipv4_sum0                              | resetgen_i1/got_ipv4_reg                                                                                                                                                        |                1 |              1 |
|  clk_wiz_0_i1/inst/clk_out2 | packet_decoder_i1/rx_pcnt[0]_i_1_n_0               | resetgen_i1/AR[0]                                                                                                                                                               |                1 |              1 |
|  clk_wiz_0_i1/inst/clk_out2 |                                                    | uartdump_i4/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                                                                                   |                1 |              1 |
|  clk_wiz_0_i1/inst/clk_out2 |                                                    | uartdump_i1/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                                                                                   |                1 |              1 |
|  clk_wiz_0_i1/inst/clk_out2 |                                                    | axis_eth_i1/fifo_2048x9_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                                                                                   |                1 |              1 |
|  clk_wiz_0_i1/inst/clk_out2 |                                                    | uartdump_i2/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                                                                                   |                1 |              1 |
|  clk_wiz_0_i1/inst/clk_out2 |                                                    | uartdump_i3/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                                                                                   |                1 |              1 |
|  eth_rx_clk_IBUF_BUFG       |                                                    | resetgen_i1/AR[0]                                                                                                                                                               |                1 |              2 |
|  clk_wiz_0_i1/inst/clk_out2 |                                                    | resetgen_i1/e_delay_reg[3]                                                                                                                                                      |                1 |              2 |
|  clk_wiz_0_i1/inst/clk_out1 |                                                    |                                                                                                                                                                                 |                2 |              2 |
|  eth_rx_clk_IBUF_BUFG       |                                                    | resetgen_i1/byte_dv_reg[1]                                                                                                                                                      |                2 |              3 |
|  clk_wiz_0_i1/inst/clk_out2 | packet_decoder_i1/ipv4_d_o[7]_i_1_n_0              | resetgen_i1/bcounter_reg[9]                                                                                                                                                     |                1 |              3 |
|  clk_wiz_0_i1/inst/clk_out2 |                                                    | axis_switch_0_i1/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_15_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/arb_gnt_r[3]_i_1_n_0 |                1 |              3 |
|  clk_wiz_0_i1/inst/clk_out2 | ipv4_decoder_i1/ntp_d_o[7]_i_1_n_0                 | resetgen_i1/byte_dv_reg[0]                                                                                                                                                      |                1 |              3 |
|  clk_wiz_0_i1/inst/clk_out2 | display_top_i1/Inst_dx_display_xmit/divider[0]     | display_top_i1/reset                                                                                                                                                            |                2 |              3 |
|  eth_rx_clk_IBUF_BUFG       | packet_decoder_i1/rx_nibble0                       |                                                                                                                                                                                 |                1 |              4 |
|  clk_wiz_0_i1/inst/clk_out2 |                                                    | resetgen_i1/AR[0]                                                                                                                                                               |                3 |              4 |
|  clk_wiz_0_i1/inst/clk_out2 |                                                    | resetgen_i1/byte_dv_reg[1]                                                                                                                                                      |                2 |              4 |
|  eth_tx_clk_IBUF_BUFG       | axis_eth_i1/e_nibble[3]_i_1_n_0                    | resetgen_i1/e_delay_reg[3]                                                                                                                                                      |                1 |              4 |
|  clk_wiz_0_i1/inst/clk_out2 |                                                    | axis_switch_0_i1/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_15_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/SR[0]                |                2 |              4 |
|  clk_wiz_0_i1/inst/clk_out2 | packet_decoder_i1/ipv4_d_o[7]_i_1_n_0              | resetgen_i1/byte_dv_reg[1]                                                                                                                                                      |                2 |              5 |
|  clk_wiz_0_i1/inst/clk_out2 | display_top_i1/Inst_dx_display/counter0            | display_top_i1/Inst_dx_display/counter[4]_i_1__0_n_0                                                                                                                            |                3 |              5 |
|  clk_wiz_0_i1/inst/clk_out2 | ipv4_decoder_i1/ntp_d_o[7]_i_1_n_0                 | resetgen_i1/byte_dv_reg[1]                                                                                                                                                      |                1 |              5 |
| ~eth_tx_clk_IBUF_BUFG       |                                                    |                                                                                                                                                                                 |                2 |              5 |
|  clk_wiz_0_i1/inst/clk_out2 |                                                    | axis_switch_0_i1/inst/areset_r                                                                                                                                                  |                3 |              5 |
|  eth_tx_clk_IBUF_BUFG       |                                                    | resetgen_i1/e_delay_reg[3]                                                                                                                                                      |                3 |              6 |
|  clk_wiz_0_i1/inst/clk_out2 | arp_decoder_i1/src_mac[23]_i_2_n_0                 | arp_decoder_i1/src_mac[23]_i_1_n_0                                                                                                                                              |                2 |              7 |
|  clk_wiz_0_i1/inst/clk_out2 | axis_ntp_i1/ipv4_sum0                              | resetgen_i1/bcounter_reg[9]                                                                                                                                                     |                3 |              7 |
|  clk_wiz_0_i1/inst/clk_out2 | arp_decoder_i1/src_ip[15]_i_2_n_0                  | arp_decoder_i1/src_ip[15]_i_1_n_0                                                                                                                                               |                4 |              7 |
|  clk_wiz_0_i1/inst/clk_out2 | uartdump_i2/UART_TX_i1/r_Clk_Count[5]_i_1__0_n_0   |                                                                                                                                                                                 |                4 |              7 |
|  clk_wiz_0_i1/inst/clk_out2 | uartdump_i1/UART_TX_i1/r_Clk_Count[5]_i_1_n_0      |                                                                                                                                                                                 |                4 |              7 |
|  clk_wiz_0_i1/inst/clk_out2 | uartdump_i4/UART_TX_i1/r_Clk_Count[5]_i_1__2_n_0   |                                                                                                                                                                                 |                4 |              7 |
|  clk_wiz_0_i1/inst/clk_out2 | arp_decoder_i1/src_mac[47]_i_2_n_0                 | arp_decoder_i1/src_mac[47]_i_1_n_0                                                                                                                                              |                1 |              7 |
|  clk_wiz_0_i1/inst/clk_out2 | display_top_i1/Inst_dx_display_xmit/bitsLeftToSend |                                                                                                                                                                                 |                2 |              7 |
|  clk_wiz_0_i1/inst/clk_out2 | uartdump_i3/UART_TX_i1/r_Clk_Count[5]_i_1__1_n_0   |                                                                                                                                                                                 |                3 |              7 |
|  clk_wiz_0_i1/inst/clk_out2 | arp_decoder_i1/src_ip[23]_i_2_n_0                  | arp_decoder_i1/src_ip[23]_i_1_n_0                                                                                                                                               |                2 |              7 |
|  clk_wiz_0_i1/inst/clk_out2 | arp_decoder_i1/src_ip[31]_i_2_n_0                  | arp_decoder_i1/src_ip[31]_i_1_n_0                                                                                                                                               |                1 |              7 |
|  clk_wiz_0_i1/inst/clk_out2 | arp_decoder_i1/src_mac[31]_i_2_n_0                 | arp_decoder_i1/src_mac[31]_i_1_n_0                                                                                                                                              |                1 |              7 |
|  clk_wiz_0_i1/inst/clk_out2 | arp_decoder_i1/src_mac[39]_i_2_n_0                 | arp_decoder_i1/src_mac[39]_i_1_n_0                                                                                                                                              |                1 |              7 |
|  clk_wiz_0_i1/inst/clk_out2 | arp_decoder_i1/src_mac[15]_i_2_n_0                 | arp_decoder_i1/src_mac[15]_i_1_n_0                                                                                                                                              |                1 |              7 |
|  clk_wiz_0_i1/inst/clk_out2 | uartdump_i3/UART_TX_i1/r_TX_Data[7]_i_1__1_n_0     |                                                                                                                                                                                 |                2 |              8 |
|  clk_wiz_0_i1/inst/clk_out2 | packet_decoder_i1/arp_d_o[7]_i_1_n_0               | resetgen_i1/byte_dv_reg[1]                                                                                                                                                      |                2 |              8 |
|  clk_wiz_0_i1/inst/clk_out2 | packet_decoder_i1/dst_mac[31]_i_1_n_0              |                                                                                                                                                                                 |                2 |              8 |
|  clk_wiz_0_i1/inst/clk_out2 | packet_decoder_i1/dst_mac[39]_i_1_n_0              |                                                                                                                                                                                 |                2 |              8 |
|  clk_wiz_0_i1/inst/clk_out2 | packet_decoder_i1/dst_mac[23]_i_1_n_0              |                                                                                                                                                                                 |                3 |              8 |
|  eth_tx_clk_IBUF_BUFG       | axis_eth_i1/i_add_crc32/p_0_in                     | axis_eth_i1/e_nibble_dv_reg_n_0                                                                                                                                                 |                1 |              8 |
|  clk_wiz_0_i1/inst/clk_out2 | packet_decoder_i1/dst_mac[47]_i_1_n_0              |                                                                                                                                                                                 |                2 |              8 |
|  clk_wiz_0_i1/inst/clk_out2 | axis_ntp_i1/M_AXIS_TDATA_o[7]_i_1__0_n_0           | resetgen_i1/AR[0]                                                                                                                                                               |                8 |              8 |
|  clk_wiz_0_i1/inst/clk_out2 | arp_decoder_i1/arp_oper0                           |                                                                                                                                                                                 |                3 |              8 |
|  clk_wiz_0_i1/inst/clk_out2 | arp_decoder_i1/M_AXIS_TDATA_o[7]_i_1_n_0           | resetgen_i1/AR[0]                                                                                                                                                               |                5 |              8 |
|  clk_wiz_0_i1/inst/clk_out2 | arp_decoder_i1/dst_ip[31]_i_2__0_n_0               | arp_decoder_i1/dst_ip[31]_i_1__0_n_0                                                                                                                                            |                2 |              8 |
|  clk_wiz_0_i1/inst/clk_out2 | arp_decoder_i1/dst_ip[7]_i_1_n_0                   |                                                                                                                                                                                 |                2 |              8 |
|  clk_wiz_0_i1/inst/clk_out2 | arp_decoder_i1/dst_ip[23]_i_2__0_n_0               | arp_decoder_i1/dst_ip[23]_i_1__0_n_0                                                                                                                                            |                2 |              8 |
|  clk_wiz_0_i1/inst/clk_out2 | arp_decoder_i1/dst_ip[15]_i_2__0_n_0               | arp_decoder_i1/dst_ip[15]_i_1__0_n_0                                                                                                                                            |                2 |              8 |
|  clk_wiz_0_i1/inst/clk_out2 | packet_decoder_i1/dst_mac[15]_i_1_n_0              |                                                                                                                                                                                 |                3 |              8 |
|  clk_wiz_0_i1/inst/clk_out2 | arp_decoder_i1/src_ip[7]_i_1_n_0                   |                                                                                                                                                                                 |                1 |              8 |
|  clk_wiz_0_i1/inst/clk_out2 | arp_decoder_i1/src_mac[7]_i_1_n_0                  |                                                                                                                                                                                 |                2 |              8 |
|  clk_wiz_0_i1/inst/clk_out2 | display_top_i1/Inst_dx_display_xmit/thisByte_0     | display_top_i1/reset                                                                                                                                                            |                3 |              8 |
|  clk_wiz_0_i1/inst/clk_out2 | ipv4_decoder_i1/dst_ip[31]_i_2_n_0                 | ipv4_decoder_i1/dst_ip[31]_i_1_n_0                                                                                                                                              |                2 |              8 |
|  clk_wiz_0_i1/inst/clk_out2 | ipv4_decoder_i1/src_port[15]_i_1_n_0               |                                                                                                                                                                                 |                2 |              8 |
|  clk_wiz_0_i1/inst/clk_out2 | ipv4_decoder_i1/dst_ip[15]_i_2_n_0                 | ipv4_decoder_i1/dst_ip[15]_i_1_n_0                                                                                                                                              |                2 |              8 |
|  clk_wiz_0_i1/inst/clk_out2 | ipv4_decoder_i1/src_port[7]_i_1_n_0                |                                                                                                                                                                                 |                2 |              8 |
|  clk_wiz_0_i1/inst/clk_out2 | ipv4_decoder_i1/dst_ip[23]_i_2_n_0                 | ipv4_decoder_i1/dst_ip[23]_i_1_n_0                                                                                                                                              |                2 |              8 |
|  clk_wiz_0_i1/inst/clk_out2 | ntp_client_i1/tns_tmstp[15]_i_2_n_0                | ntp_client_i1/tns_tmstp[15]_i_1_n_0                                                                                                                                             |                2 |              8 |
|  clk_wiz_0_i1/inst/clk_out2 | ntp_client_i1/tns_tmstp[31]_i_2_n_0                | ntp_client_i1/tns_tmstp[31]_i_1_n_0                                                                                                                                             |                2 |              8 |
|  clk_wiz_0_i1/inst/clk_out2 | ntp_client_i1/tns_tmstp[39]_i_2_n_0                | ntp_client_i1/tns_tmstp[39]_i_1_n_0                                                                                                                                             |                3 |              8 |
|  clk_wiz_0_i1/inst/clk_out2 | ntp_client_i1/tns_tmstp[55]_i_2_n_0                | ntp_client_i1/tns_tmstp[55]_i_1_n_0                                                                                                                                             |                2 |              8 |
|  clk_wiz_0_i1/inst/clk_out2 | ntp_client_i1/tns_tmstp[63]_i_2_n_0                | ntp_client_i1/tns_tmstp[63]_i_1_n_0                                                                                                                                             |                1 |              8 |
|  clk_wiz_0_i1/inst/clk_out2 | ntp_client_i1/tns_tmstp[7]_i_1_n_0                 |                                                                                                                                                                                 |                1 |              8 |
|  clk_wiz_0_i1/inst/clk_out2 | ntp_client_i1/tns_tmstp[23]_i_2_n_0                | ntp_client_i1/tns_tmstp[23]_i_1_n_0                                                                                                                                             |                1 |              8 |
|  clk_wiz_0_i1/inst/clk_out2 | ntp_client_i1/tns_tmstp[47]_i_2_n_0                | ntp_client_i1/tns_tmstp[47]_i_1_n_0                                                                                                                                             |                2 |              8 |
|  clk_wiz_0_i1/inst/clk_out2 | packet_decoder_i1/rx_byte_s0[7]_i_1_n_0            |                                                                                                                                                                                 |                2 |              8 |
|  clk_wiz_0_i1/inst/clk_out2 | uartdump_i4/UART_TX_i1/r_TX_Data[7]_i_1__2_n_0     |                                                                                                                                                                                 |                2 |              8 |
|  clk_wiz_0_i1/inst/clk_out2 | uartdump_i1/UART_TX_i1/r_TX_Data[7]_i_1_n_0        |                                                                                                                                                                                 |                2 |              8 |
|  clk_wiz_0_i1/inst/clk_out2 | uartdump_i2/UART_TX_i1/r_TX_Data[7]_i_1__0_n_0     |                                                                                                                                                                                 |                2 |              8 |
|  eth_rx_clk_IBUF_BUFG       |                                                    |                                                                                                                                                                                 |                4 |              9 |
|  eth_rx_clk_IBUF_BUFG       | packet_decoder_i1/byte[8]_i_1_n_0                  | resetgen_i1/byte_dv_reg[1]                                                                                                                                                      |                2 |              9 |
|  clk_wiz_0_i1/inst/clk_out2 | packet_decoder_i1/bcounter[31]_i_1_n_0             | resetgen_i1/bcounter_reg[9]                                                                                                                                                     |                4 |             10 |
|  clk_wiz_0_i1/inst/clk_out2 | packet_decoder_i1/E[0]                             | resetgen_i1/got_ipv4_reg                                                                                                                                                        |                7 |             11 |
|  clk_wiz_0_i1/inst/clk_out2 | ipv4_decoder_i1/E[0]                               | resetgen_i1/byte_dv_reg[0]                                                                                                                                                      |                3 |             11 |
|  clk_wiz_0_i1/inst/clk_out2 | ipv4_decoder_i1/byte_counter[10]_i_1__0_n_0        | resetgen_i1/got_ipv4_reg                                                                                                                                                        |                4 |             11 |
|  clk_wiz_0_i1/inst/clk_out2 | packet_decoder_i1/byte_counter[10]_i_1_n_0         | resetgen_i1/got_ipv4_reg                                                                                                                                                        |                4 |             11 |
|  clk_wiz_0_i1/inst/clk_out2 | axis_ntp_i1/ipv4_sum0                              | resetgen_i1/byte_dv_reg[1]                                                                                                                                                      |                2 |             12 |
|  clk_wiz_0_i1/inst/clk_out2 | axis_ntp_i1/udp_checksum0                          |                                                                                                                                                                                 |                7 |             16 |
|  clk_wiz_0_i1/inst/clk_out2 | axis_ntp_i1/ipv4_checksum0                         |                                                                                                                                                                                 |                5 |             16 |
|  clk_wiz_0_i1/inst/clk_out2 | resetgen_i1/reset_n                                |                                                                                                                                                                                 |                3 |             17 |
|  clk_wiz_0_i1/inst/clk_out2 |                                                    | resetgen_i1/TX_DV_reg                                                                                                                                                           |                7 |             20 |
|  clk_wiz_0_i1/inst/clk_out2 | axis_ntp_i1/udp_sum0                               | resetgen_i1/byte_dv_reg[1]                                                                                                                                                      |                5 |             20 |
|  clk_wiz_0_i1/inst/clk_out2 | packet_decoder_i1/bcounter[31]_i_1_n_0             | resetgen_i1/byte_dv_reg[1]                                                                                                                                                      |                5 |             22 |
|  clk_wiz_0_i1/inst/clk_out2 |                                                    | resetgen_i1/got_ipv4_reg                                                                                                                                                        |               13 |             23 |
|  clk_wiz_0_i1/inst/clk_out1 | sel                                                |                                                                                                                                                                                 |                7 |             25 |
|  eth_tx_clk_IBUF_BUFG       | axis_eth_i1/i_add_crc32/crc[31]_i_1_n_0            |                                                                                                                                                                                 |                8 |             29 |
|  clk_wiz_0_i1/inst/clk_out2 | packet_decoder_i1/rx_pcnt[0]_i_1_n_0               | resetgen_i1/got_ipv4_reg                                                                                                                                                        |                8 |             31 |
|  clk_wiz_0_i1/inst/clk_out2 | uartdump_i4/UART_TX_i1/delay_reg[0]                | resetgen_i1/TX_DV_reg                                                                                                                                                           |                8 |             32 |
|  CLK100MHZ_IBUF_BUFG        | resetgen_i1/sel                                    |                                                                                                                                                                                 |                8 |             32 |
|  clk_wiz_0_i1/inst/clk_out2 | uartdump_i1/UART_TX_i1/delay_reg[0]                | resetgen_i1/TX_DV_reg                                                                                                                                                           |                8 |             32 |
|  clk_wiz_0_i1/inst/clk_out2 | axis_ntp_i1/packet_reg[24]0                        | axis_ntp_i1/packet[25][7]_i_1_n_0                                                                                                                                               |               16 |             32 |
|  clk_wiz_0_i1/inst/clk_out2 | uartdump_i3/UART_TX_i1/delay_reg[0]                | resetgen_i1/TX_DV_reg                                                                                                                                                           |                8 |             32 |
|  clk_wiz_0_i1/inst/clk_out2 | main_clock_i1/timeout_counter[31]_i_1_n_0          | resetgen_i1/bcounter_reg[9]                                                                                                                                                     |                7 |             32 |
|  eth_tx_clk_IBUF_BUFG       | axis_eth_i1/e_delay[0]_i_1_n_0                     | resetgen_i1/e_delay_reg[3]                                                                                                                                                      |                8 |             32 |
|  clk_wiz_0_i1/inst/clk_out2 | axis_ntp_i1/counter[31]_i_1_n_0                    | resetgen_i1/bcounter_reg[9]                                                                                                                                                     |               13 |             32 |
|  clk_wiz_0_i1/inst/clk_out2 | arp_decoder_i1/data_counter[31]_i_1_n_0            | resetgen_i1/got_ipv4_reg                                                                                                                                                        |                8 |             32 |
|  clk_wiz_0_i1/inst/clk_out2 | main_clock_i1/req_counter[31]_i_1_n_0              | resetgen_i1/byte_dv_reg[1]                                                                                                                                                      |                8 |             32 |
|  clk_wiz_0_i1/inst/clk_out2 | axis_eth_i1/packet_counter[0]_i_1_n_0              | resetgen_i1/e_delay_reg[3]                                                                                                                                                      |                8 |             32 |
|  clk_wiz_0_i1/inst/clk_out2 | uartdump_i2/UART_TX_i1/delay_reg[0]                | resetgen_i1/TX_DV_reg                                                                                                                                                           |                8 |             32 |
|  clk_wiz_0_i1/inst/clk_out2 |                                                    | resetgen_i1/bcounter_reg[9]                                                                                                                                                     |               14 |             36 |
|  clk_wiz_0_i1/inst/clk_out2 |                                                    | resetgen_i1/byte_dv_reg[0]                                                                                                                                                      |               12 |             42 |
|  eth_tx_clk_IBUF_BUFG       |                                                    |                                                                                                                                                                                 |               20 |             55 |
|  clk_wiz_0_i1/inst/clk_out2 | arp_decoder_i1/arp_packet_reg[0]0                  | arp_decoder_i1/arp_packet[0][7]_i_1_n_0                                                                                                                                         |               20 |             57 |
|  clk_wiz_0_i1/inst/clk_out2 | ntp_client_i1/new_value[63]_i_1_n_0                | resetgen_i1/byte_dv_reg[0]                                                                                                                                                      |               13 |             64 |
|  clk_wiz_0_i1/inst/clk_out2 | arp_decoder_i1/arp_packet_reg[0]0                  | arp_decoder_i1/arp_packet[32][7]_i_1_n_0                                                                                                                                        |               18 |             71 |
|  clk_wiz_0_i1/inst/clk_out2 |                                                    | display_top_i1/reset                                                                                                                                                            |               25 |            101 |
|  clk_wiz_0_i1/inst/clk_out2 |                                                    |                                                                                                                                                                                 |               78 |            195 |
+-----------------------------+----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    12 |
| 2      |                     3 |
| 3      |                     5 |
| 4      |                     5 |
| 5      |                     5 |
| 6      |                     1 |
| 7      |                    14 |
| 8      |                    35 |
| 9      |                     2 |
| 10     |                     1 |
| 11     |                     4 |
| 12     |                     1 |
| 16+    |                    30 |
+--------+-----------------------+


