Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu May  2 17:49:58 2024
| Host         : DESKTOP-PI9AKPV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.555        0.000                      0                 9132        0.039        0.000                      0                 9132        8.750        0.000                       0                  3975  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.555        0.000                      0                 9132        0.039        0.000                      0                 9132        8.750        0.000                       0                  3975  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.555ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.555ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/p/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.733ns  (logic 6.500ns (36.655%)  route 11.233ns (63.345%))
  Logic Levels:           13  (DSP48E1=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 22.747 - 20.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3988, routed)        1.643     2.937    design_1_i/cnn_0/inst/ap_clk
    SLICE_X47Y66         FDRE                                         r  design_1_i/cnn_0/inst/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.419     3.356 r  design_1_i/cnn_0/inst/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=42, routed)          0.812     4.168    design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/ap_enable_reg_pp0_iter1
    SLICE_X49Y67         LUT3 (Prop_lut3_I1_O)        0.297     4.465 r  design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/j_0_i_reg_668[8]_i_2/O
                         net (fo=39, routed)          0.641     5.106    design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/icmp_ln9_reg_2106_reg[0]
    SLICE_X50Y67         LUT5 (Prop_lut5_I3_O)        0.124     5.230 r  design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/zext_ln14_reg_2125[1]_i_3/O
                         net (fo=1, routed)           0.680     5.910    design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/zext_ln14_reg_2125[1]_i_3_n_4
    SLICE_X50Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.034 f  design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/zext_ln14_reg_2125[1]_i_2/O
                         net (fo=7, routed)           0.471     6.505    design_1_i/cnn_0/inst/flat_array_V_U/cnn_max_pool_2_ouudo_ram_U/p
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.629 r  design_1_i/cnn_0/inst/flat_array_V_U/cnn_max_pool_2_ouudo_ram_U/p_i_2__2/O
                         net (fo=5, routed)           1.680     8.309    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/select_ln14_fu_1225_p3[5]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[7]_P[2])
                                                      3.841    12.150 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p/P[2]
                         net (fo=2817, routed)        3.611    15.761    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p__0[2]
    SLICE_X33Y33         LUT6 (Prop_lut6_I2_O)        0.124    15.885 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/g193_b4/O
                         net (fo=1, routed)           0.000    15.885    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/g193_b4_n_4
    SLICE_X33Y33         MUXF7 (Prop_muxf7_I1_O)      0.245    16.130 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_1812/O
                         net (fo=1, routed)           0.000    16.130    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_1812_n_4
    SLICE_X33Y33         MUXF8 (Prop_muxf8_I0_O)      0.104    16.234 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_865/O
                         net (fo=1, routed)           0.775    17.009    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_865_n_4
    SLICE_X35Y33         LUT6 (Prop_lut6_I5_O)        0.316    17.325 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_334/O
                         net (fo=1, routed)           0.000    17.325    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_334_n_4
    SLICE_X35Y33         MUXF7 (Prop_muxf7_I0_O)      0.238    17.563 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_149/O
                         net (fo=1, routed)           0.000    17.563    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_149_n_4
    SLICE_X35Y33         MUXF8 (Prop_muxf8_I0_O)      0.104    17.667 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_69/O
                         net (fo=1, routed)           1.073    18.740    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_69_n_4
    SLICE_X39Y41         LUT6 (Prop_lut6_I0_O)        0.316    19.056 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_34__1/O
                         net (fo=1, routed)           0.795    19.851    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_34__1_n_4
    SLICE_X39Y53         LUT5 (Prop_lut5_I4_O)        0.124    19.975 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_6/O
                         net (fo=1, routed)           0.695    20.670    design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/B[4]
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/p/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3988, routed)        1.568    22.747    design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/ap_clk
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/p/CLK
                         clock pessimism              0.229    22.977    
                         clock uncertainty           -0.302    22.674    
    DSP48_X2Y23          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.450    22.224    design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/p
  -------------------------------------------------------------------
                         required time                         22.224    
                         arrival time                         -20.670    
  -------------------------------------------------------------------
                         slack                                  1.555    

Slack (MET) :             1.629ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/p/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.658ns  (logic 6.462ns (36.594%)  route 11.196ns (63.406%))
  Logic Levels:           13  (DSP48E1=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 22.747 - 20.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3988, routed)        1.643     2.937    design_1_i/cnn_0/inst/ap_clk
    SLICE_X47Y66         FDRE                                         r  design_1_i/cnn_0/inst/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.419     3.356 r  design_1_i/cnn_0/inst/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=42, routed)          0.812     4.168    design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/ap_enable_reg_pp0_iter1
    SLICE_X49Y67         LUT3 (Prop_lut3_I1_O)        0.297     4.465 r  design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/j_0_i_reg_668[8]_i_2/O
                         net (fo=39, routed)          0.641     5.106    design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/icmp_ln9_reg_2106_reg[0]
    SLICE_X50Y67         LUT5 (Prop_lut5_I3_O)        0.124     5.230 r  design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/zext_ln14_reg_2125[1]_i_3/O
                         net (fo=1, routed)           0.680     5.910    design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/zext_ln14_reg_2125[1]_i_3_n_4
    SLICE_X50Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.034 f  design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/zext_ln14_reg_2125[1]_i_2/O
                         net (fo=7, routed)           0.471     6.505    design_1_i/cnn_0/inst/flat_array_V_U/cnn_max_pool_2_ouudo_ram_U/p
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.629 r  design_1_i/cnn_0/inst/flat_array_V_U/cnn_max_pool_2_ouudo_ram_U/p_i_2__2/O
                         net (fo=5, routed)           1.680     8.309    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/select_ln14_fu_1225_p3[5]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[7]_P[0])
                                                      3.841    12.150 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p/P[0]
                         net (fo=2817, routed)        3.431    15.581    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p__0[0]
    SLICE_X43Y32         LUT6 (Prop_lut6_I0_O)        0.124    15.705 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/g143_b0/O
                         net (fo=1, routed)           0.000    15.705    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/g143_b0_n_4
    SLICE_X43Y32         MUXF7 (Prop_muxf7_I1_O)      0.217    15.922 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_2351/O
                         net (fo=1, routed)           0.000    15.922    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_2351_n_4
    SLICE_X43Y32         MUXF8 (Prop_muxf8_I1_O)      0.094    16.016 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_1246/O
                         net (fo=1, routed)           0.807    16.822    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_1246_n_4
    SLICE_X45Y32         LUT6 (Prop_lut6_I0_O)        0.316    17.138 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_454/O
                         net (fo=1, routed)           0.000    17.138    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_454_n_4
    SLICE_X45Y32         MUXF7 (Prop_muxf7_I0_O)      0.238    17.376 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_199/O
                         net (fo=1, routed)           0.000    17.376    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_199_n_4
    SLICE_X45Y32         MUXF8 (Prop_muxf8_I0_O)      0.104    17.480 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_94/O
                         net (fo=1, routed)           0.923    18.404    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_94_n_4
    SLICE_X45Y36         LUT6 (Prop_lut6_I1_O)        0.316    18.720 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_42/O
                         net (fo=1, routed)           0.843    19.563    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_42_n_4
    SLICE_X42Y47         LUT5 (Prop_lut5_I4_O)        0.124    19.687 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_10/O
                         net (fo=1, routed)           0.909    20.595    design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/B[0]
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/p/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3988, routed)        1.568    22.747    design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/ap_clk
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/p/CLK
                         clock pessimism              0.229    22.977    
                         clock uncertainty           -0.302    22.674    
    DSP48_X2Y23          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.450    22.224    design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/p
  -------------------------------------------------------------------
                         required time                         22.224    
                         arrival time                         -20.595    
  -------------------------------------------------------------------
                         slack                                  1.629    

Slack (MET) :             1.846ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/p/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.441ns  (logic 6.507ns (37.308%)  route 10.934ns (62.692%))
  Logic Levels:           13  (DSP48E1=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 22.747 - 20.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3988, routed)        1.643     2.937    design_1_i/cnn_0/inst/ap_clk
    SLICE_X47Y66         FDRE                                         r  design_1_i/cnn_0/inst/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.419     3.356 r  design_1_i/cnn_0/inst/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=42, routed)          0.812     4.168    design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/ap_enable_reg_pp0_iter1
    SLICE_X49Y67         LUT3 (Prop_lut3_I1_O)        0.297     4.465 r  design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/j_0_i_reg_668[8]_i_2/O
                         net (fo=39, routed)          0.641     5.106    design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/icmp_ln9_reg_2106_reg[0]
    SLICE_X50Y67         LUT5 (Prop_lut5_I3_O)        0.124     5.230 r  design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/zext_ln14_reg_2125[1]_i_3/O
                         net (fo=1, routed)           0.680     5.910    design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/zext_ln14_reg_2125[1]_i_3_n_4
    SLICE_X50Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.034 f  design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/zext_ln14_reg_2125[1]_i_2/O
                         net (fo=7, routed)           0.471     6.505    design_1_i/cnn_0/inst/flat_array_V_U/cnn_max_pool_2_ouudo_ram_U/p
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.629 r  design_1_i/cnn_0/inst/flat_array_V_U/cnn_max_pool_2_ouudo_ram_U/p_i_2__2/O
                         net (fo=5, routed)           1.680     8.309    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/select_ln14_fu_1225_p3[5]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[7]_P[0])
                                                      3.841    12.150 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p/P[0]
                         net (fo=2817, routed)        3.702    15.852    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p__0[0]
    SLICE_X33Y37         LUT6 (Prop_lut6_I0_O)        0.124    15.976 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/g85_b1/O
                         net (fo=1, routed)           0.000    15.976    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/g85_b1_n_4
    SLICE_X33Y37         MUXF7 (Prop_muxf7_I1_O)      0.245    16.221 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_2266/O
                         net (fo=1, routed)           0.000    16.221    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_2266_n_4
    SLICE_X33Y37         MUXF8 (Prop_muxf8_I0_O)      0.104    16.325 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_1176/O
                         net (fo=1, routed)           0.734    17.059    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_1176_n_4
    SLICE_X37Y37         LUT6 (Prop_lut6_I3_O)        0.316    17.375 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_430/O
                         net (fo=1, routed)           0.000    17.375    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_430_n_4
    SLICE_X37Y37         MUXF7 (Prop_muxf7_I1_O)      0.245    17.620 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_189/O
                         net (fo=1, routed)           0.000    17.620    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_189_n_4
    SLICE_X37Y37         MUXF8 (Prop_muxf8_I0_O)      0.104    17.724 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_89/O
                         net (fo=1, routed)           0.751    18.475    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_89_n_4
    SLICE_X39Y41         LUT6 (Prop_lut6_I3_O)        0.316    18.791 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_40/O
                         net (fo=1, routed)           0.580    19.371    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_40_n_4
    SLICE_X39Y47         LUT5 (Prop_lut5_I4_O)        0.124    19.495 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_9/O
                         net (fo=1, routed)           0.883    20.378    design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/B[1]
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/p/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3988, routed)        1.568    22.747    design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/ap_clk
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/p/CLK
                         clock pessimism              0.229    22.977    
                         clock uncertainty           -0.302    22.674    
    DSP48_X2Y23          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.450    22.224    design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/p
  -------------------------------------------------------------------
                         required time                         22.224    
                         arrival time                         -20.378    
  -------------------------------------------------------------------
                         slack                                  1.846    

Slack (MET) :             2.008ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/p/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.279ns  (logic 6.499ns (37.611%)  route 10.780ns (62.389%))
  Logic Levels:           13  (DSP48E1=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 22.747 - 20.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3988, routed)        1.643     2.937    design_1_i/cnn_0/inst/ap_clk
    SLICE_X47Y66         FDRE                                         r  design_1_i/cnn_0/inst/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.419     3.356 r  design_1_i/cnn_0/inst/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=42, routed)          0.812     4.168    design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/ap_enable_reg_pp0_iter1
    SLICE_X49Y67         LUT3 (Prop_lut3_I1_O)        0.297     4.465 r  design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/j_0_i_reg_668[8]_i_2/O
                         net (fo=39, routed)          0.641     5.106    design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/icmp_ln9_reg_2106_reg[0]
    SLICE_X50Y67         LUT5 (Prop_lut5_I3_O)        0.124     5.230 r  design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/zext_ln14_reg_2125[1]_i_3/O
                         net (fo=1, routed)           0.680     5.910    design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/zext_ln14_reg_2125[1]_i_3_n_4
    SLICE_X50Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.034 f  design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/zext_ln14_reg_2125[1]_i_2/O
                         net (fo=7, routed)           0.471     6.505    design_1_i/cnn_0/inst/flat_array_V_U/cnn_max_pool_2_ouudo_ram_U/p
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.629 r  design_1_i/cnn_0/inst/flat_array_V_U/cnn_max_pool_2_ouudo_ram_U/p_i_2__2/O
                         net (fo=5, routed)           1.680     8.309    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/select_ln14_fu_1225_p3[5]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[7]_P[0])
                                                      3.841    12.150 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p/P[0]
                         net (fo=2817, routed)        3.022    15.172    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p__0[0]
    SLICE_X54Y37         LUT6 (Prop_lut6_I0_O)        0.124    15.296 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/g141_b2/O
                         net (fo=1, routed)           0.000    15.296    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/g141_b2_n_4
    SLICE_X54Y37         MUXF7 (Prop_muxf7_I1_O)      0.247    15.543 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_2094/O
                         net (fo=1, routed)           0.000    15.543    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_2094_n_4
    SLICE_X54Y37         MUXF8 (Prop_muxf8_I0_O)      0.098    15.641 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_1062/O
                         net (fo=1, routed)           0.809    16.450    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_1062_n_4
    SLICE_X57Y37         LUT6 (Prop_lut6_I0_O)        0.319    16.769 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_396/O
                         net (fo=1, routed)           0.000    16.769    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_396_n_4
    SLICE_X57Y37         MUXF7 (Prop_muxf7_I0_O)      0.238    17.007 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_175/O
                         net (fo=1, routed)           0.000    17.007    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_175_n_4
    SLICE_X57Y37         MUXF8 (Prop_muxf8_I0_O)      0.104    17.111 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_82/O
                         net (fo=1, routed)           0.791    17.902    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_82_n_4
    SLICE_X56Y39         LUT6 (Prop_lut6_I1_O)        0.316    18.218 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_38__1/O
                         net (fo=1, routed)           0.937    19.155    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_38__1_n_4
    SLICE_X47Y47         LUT5 (Prop_lut5_I4_O)        0.124    19.279 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_8/O
                         net (fo=1, routed)           0.937    20.216    design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/B[2]
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/p/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3988, routed)        1.568    22.747    design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/ap_clk
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/p/CLK
                         clock pessimism              0.229    22.977    
                         clock uncertainty           -0.302    22.674    
    DSP48_X2Y23          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.450    22.224    design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/p
  -------------------------------------------------------------------
                         required time                         22.224    
                         arrival time                         -20.216    
  -------------------------------------------------------------------
                         slack                                  2.008    

Slack (MET) :             2.097ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/p/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.190ns  (logic 6.507ns (37.854%)  route 10.683ns (62.146%))
  Logic Levels:           13  (DSP48E1=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 22.747 - 20.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3988, routed)        1.643     2.937    design_1_i/cnn_0/inst/ap_clk
    SLICE_X47Y66         FDRE                                         r  design_1_i/cnn_0/inst/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.419     3.356 r  design_1_i/cnn_0/inst/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=42, routed)          0.812     4.168    design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/ap_enable_reg_pp0_iter1
    SLICE_X49Y67         LUT3 (Prop_lut3_I1_O)        0.297     4.465 r  design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/j_0_i_reg_668[8]_i_2/O
                         net (fo=39, routed)          0.641     5.106    design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/icmp_ln9_reg_2106_reg[0]
    SLICE_X50Y67         LUT5 (Prop_lut5_I3_O)        0.124     5.230 r  design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/zext_ln14_reg_2125[1]_i_3/O
                         net (fo=1, routed)           0.680     5.910    design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/zext_ln14_reg_2125[1]_i_3_n_4
    SLICE_X50Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.034 f  design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/zext_ln14_reg_2125[1]_i_2/O
                         net (fo=7, routed)           0.471     6.505    design_1_i/cnn_0/inst/flat_array_V_U/cnn_max_pool_2_ouudo_ram_U/p
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.629 r  design_1_i/cnn_0/inst/flat_array_V_U/cnn_max_pool_2_ouudo_ram_U/p_i_2__2/O
                         net (fo=5, routed)           1.680     8.309    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/select_ln14_fu_1225_p3[5]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[7]_P[0])
                                                      3.841    12.150 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p/P[0]
                         net (fo=2817, routed)        2.529    14.679    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p__0[0]
    SLICE_X67Y45         LUT6 (Prop_lut6_I0_O)        0.124    14.803 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/g157_b5/O
                         net (fo=1, routed)           0.000    14.803    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/g157_b5_n_4
    SLICE_X67Y45         MUXF7 (Prop_muxf7_I1_O)      0.245    15.048 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_1718/O
                         net (fo=1, routed)           0.000    15.048    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_1718_n_4
    SLICE_X67Y45         MUXF8 (Prop_muxf8_I0_O)      0.104    15.152 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_790/O
                         net (fo=1, routed)           0.801    15.953    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_790_n_4
    SLICE_X67Y46         LUT6 (Prop_lut6_I0_O)        0.316    16.269 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_310/O
                         net (fo=1, routed)           0.000    16.269    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_310_n_4
    SLICE_X67Y46         MUXF7 (Prop_muxf7_I1_O)      0.245    16.514 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_139/O
                         net (fo=1, routed)           0.000    16.514    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_139_n_4
    SLICE_X67Y46         MUXF8 (Prop_muxf8_I0_O)      0.104    16.618 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_64/O
                         net (fo=1, routed)           0.923    17.541    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_64_n_4
    SLICE_X65Y42         LUT6 (Prop_lut6_I1_O)        0.316    17.857 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_32__1/O
                         net (fo=1, routed)           1.451    19.308    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_32__1_n_4
    SLICE_X39Y53         LUT5 (Prop_lut5_I4_O)        0.124    19.432 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_5__1/O
                         net (fo=1, routed)           0.695    20.127    design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/B[5]
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/p/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3988, routed)        1.568    22.747    design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/ap_clk
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/p/CLK
                         clock pessimism              0.229    22.977    
                         clock uncertainty           -0.302    22.674    
    DSP48_X2Y23          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450    22.224    design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/p
  -------------------------------------------------------------------
                         required time                         22.224    
                         arrival time                         -20.127    
  -------------------------------------------------------------------
                         slack                                  2.097    

Slack (MET) :             2.163ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/p/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.124ns  (logic 6.462ns (37.736%)  route 10.662ns (62.264%))
  Logic Levels:           13  (DSP48E1=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 22.747 - 20.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3988, routed)        1.643     2.937    design_1_i/cnn_0/inst/ap_clk
    SLICE_X47Y66         FDRE                                         r  design_1_i/cnn_0/inst/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.419     3.356 r  design_1_i/cnn_0/inst/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=42, routed)          0.812     4.168    design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/ap_enable_reg_pp0_iter1
    SLICE_X49Y67         LUT3 (Prop_lut3_I1_O)        0.297     4.465 r  design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/j_0_i_reg_668[8]_i_2/O
                         net (fo=39, routed)          0.641     5.106    design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/icmp_ln9_reg_2106_reg[0]
    SLICE_X50Y67         LUT5 (Prop_lut5_I3_O)        0.124     5.230 r  design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/zext_ln14_reg_2125[1]_i_3/O
                         net (fo=1, routed)           0.680     5.910    design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/zext_ln14_reg_2125[1]_i_3_n_4
    SLICE_X50Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.034 f  design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/zext_ln14_reg_2125[1]_i_2/O
                         net (fo=7, routed)           0.471     6.505    design_1_i/cnn_0/inst/flat_array_V_U/cnn_max_pool_2_ouudo_ram_U/p
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.629 r  design_1_i/cnn_0/inst/flat_array_V_U/cnn_max_pool_2_ouudo_ram_U/p_i_2__2/O
                         net (fo=5, routed)           1.680     8.309    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/select_ln14_fu_1225_p3[5]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[7]_P[1])
                                                      3.841    12.150 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p/P[1]
                         net (fo=2817, routed)        2.935    15.085    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p__0[1]
    SLICE_X51Y48         LUT6 (Prop_lut6_I1_O)        0.124    15.209 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/g252_b3/O
                         net (fo=1, routed)           0.000    15.209    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/g252_b3_n_4
    SLICE_X51Y48         MUXF7 (Prop_muxf7_I0_O)      0.238    15.447 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_1958/O
                         net (fo=1, routed)           0.000    15.447    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_1958_n_4
    SLICE_X51Y48         MUXF8 (Prop_muxf8_I0_O)      0.104    15.551 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_966/O
                         net (fo=1, routed)           0.810    16.361    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_966_n_4
    SLICE_X51Y47         LUT6 (Prop_lut6_I0_O)        0.316    16.677 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_366/O
                         net (fo=1, routed)           0.000    16.677    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_366_n_4
    SLICE_X51Y47         MUXF7 (Prop_muxf7_I1_O)      0.217    16.894 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_162/O
                         net (fo=1, routed)           0.000    16.894    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_162_n_4
    SLICE_X51Y47         MUXF8 (Prop_muxf8_I1_O)      0.094    16.988 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_75/O
                         net (fo=1, routed)           0.954    17.942    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_75_n_4
    SLICE_X56Y47         LUT6 (Prop_lut6_I0_O)        0.316    18.258 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_36__1/O
                         net (fo=1, routed)           0.931    19.189    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_36__1_n_4
    SLICE_X44Y50         LUT5 (Prop_lut5_I4_O)        0.124    19.313 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_7/O
                         net (fo=1, routed)           0.748    20.061    design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/B[3]
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/p/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3988, routed)        1.568    22.747    design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/ap_clk
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/p/CLK
                         clock pessimism              0.229    22.977    
                         clock uncertainty           -0.302    22.674    
    DSP48_X2Y23          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.450    22.224    design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/p
  -------------------------------------------------------------------
                         required time                         22.224    
                         arrival time                         -20.061    
  -------------------------------------------------------------------
                         slack                                  2.163    

Slack (MET) :             2.539ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/p/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.748ns  (logic 6.500ns (38.811%)  route 10.248ns (61.189%))
  Logic Levels:           13  (DSP48E1=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 22.747 - 20.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3988, routed)        1.643     2.937    design_1_i/cnn_0/inst/ap_clk
    SLICE_X47Y66         FDRE                                         r  design_1_i/cnn_0/inst/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.419     3.356 r  design_1_i/cnn_0/inst/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=42, routed)          0.812     4.168    design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/ap_enable_reg_pp0_iter1
    SLICE_X49Y67         LUT3 (Prop_lut3_I1_O)        0.297     4.465 r  design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/j_0_i_reg_668[8]_i_2/O
                         net (fo=39, routed)          0.641     5.106    design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/icmp_ln9_reg_2106_reg[0]
    SLICE_X50Y67         LUT5 (Prop_lut5_I3_O)        0.124     5.230 r  design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/zext_ln14_reg_2125[1]_i_3/O
                         net (fo=1, routed)           0.680     5.910    design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/zext_ln14_reg_2125[1]_i_3_n_4
    SLICE_X50Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.034 f  design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/zext_ln14_reg_2125[1]_i_2/O
                         net (fo=7, routed)           0.471     6.505    design_1_i/cnn_0/inst/flat_array_V_U/cnn_max_pool_2_ouudo_ram_U/p
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.629 r  design_1_i/cnn_0/inst/flat_array_V_U/cnn_max_pool_2_ouudo_ram_U/p_i_2__2/O
                         net (fo=5, routed)           1.680     8.309    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/select_ln14_fu_1225_p3[5]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[7]_P[1])
                                                      3.841    12.150 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p/P[1]
                         net (fo=2817, routed)        2.632    14.782    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p__0[1]
    SLICE_X51Y62         LUT6 (Prop_lut6_I1_O)        0.124    14.906 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/g77_b6/O
                         net (fo=1, routed)           0.000    14.906    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/g77_b6_n_4
    SLICE_X51Y62         MUXF7 (Prop_muxf7_I1_O)      0.245    15.151 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_1614/O
                         net (fo=1, routed)           0.000    15.151    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_1614_n_4
    SLICE_X51Y62         MUXF8 (Prop_muxf8_I0_O)      0.104    15.255 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_710/O
                         net (fo=1, routed)           0.844    16.099    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_710_n_4
    SLICE_X51Y63         LUT6 (Prop_lut6_I0_O)        0.316    16.415 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_284/O
                         net (fo=1, routed)           0.000    16.415    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_284_n_4
    SLICE_X51Y63         MUXF7 (Prop_muxf7_I0_O)      0.238    16.653 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_129/O
                         net (fo=1, routed)           0.000    16.653    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_129_n_4
    SLICE_X51Y63         MUXF8 (Prop_muxf8_I0_O)      0.104    16.757 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_59/O
                         net (fo=1, routed)           0.846    17.603    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_59_n_4
    SLICE_X59Y63         LUT6 (Prop_lut6_I3_O)        0.316    17.919 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_30__1/O
                         net (fo=1, routed)           0.863    18.782    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_30__1_n_4
    SLICE_X47Y61         LUT5 (Prop_lut5_I4_O)        0.124    18.906 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_4__1/O
                         net (fo=1, routed)           0.779    19.685    design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/B[6]
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/p/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3988, routed)        1.568    22.747    design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/ap_clk
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/p/CLK
                         clock pessimism              0.229    22.977    
                         clock uncertainty           -0.302    22.674    
    DSP48_X2Y23          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450    22.224    design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/p
  -------------------------------------------------------------------
                         required time                         22.224    
                         arrival time                         -19.685    
  -------------------------------------------------------------------
                         slack                                  2.539    

Slack (MET) :             2.575ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/p/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.713ns  (logic 6.493ns (38.851%)  route 10.220ns (61.149%))
  Logic Levels:           13  (DSP48E1=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 22.747 - 20.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3988, routed)        1.643     2.937    design_1_i/cnn_0/inst/ap_clk
    SLICE_X47Y66         FDRE                                         r  design_1_i/cnn_0/inst/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.419     3.356 r  design_1_i/cnn_0/inst/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=42, routed)          0.812     4.168    design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/ap_enable_reg_pp0_iter1
    SLICE_X49Y67         LUT3 (Prop_lut3_I1_O)        0.297     4.465 r  design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/j_0_i_reg_668[8]_i_2/O
                         net (fo=39, routed)          0.641     5.106    design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/icmp_ln9_reg_2106_reg[0]
    SLICE_X50Y67         LUT5 (Prop_lut5_I3_O)        0.124     5.230 r  design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/zext_ln14_reg_2125[1]_i_3/O
                         net (fo=1, routed)           0.680     5.910    design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/zext_ln14_reg_2125[1]_i_3_n_4
    SLICE_X50Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.034 f  design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/zext_ln14_reg_2125[1]_i_2/O
                         net (fo=7, routed)           0.471     6.505    design_1_i/cnn_0/inst/flat_array_V_U/cnn_max_pool_2_ouudo_ram_U/p
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.629 r  design_1_i/cnn_0/inst/flat_array_V_U/cnn_max_pool_2_ouudo_ram_U/p_i_2__2/O
                         net (fo=5, routed)           1.680     8.309    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/select_ln14_fu_1225_p3[5]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[7]_P[1])
                                                      3.841    12.150 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p/P[1]
                         net (fo=2817, routed)        2.685    14.835    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p__0[1]
    SLICE_X54Y52         LUT6 (Prop_lut6_I1_O)        0.124    14.959 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/g76_b7/O
                         net (fo=1, routed)           0.000    14.959    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/g76_b7_n_4
    SLICE_X54Y52         MUXF7 (Prop_muxf7_I0_O)      0.241    15.200 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_1486/O
                         net (fo=1, routed)           0.000    15.200    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_1486_n_4
    SLICE_X54Y52         MUXF8 (Prop_muxf8_I0_O)      0.098    15.298 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_618/O
                         net (fo=1, routed)           1.050    16.347    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_618_n_4
    SLICE_X52Y52         LUT6 (Prop_lut6_I0_O)        0.319    16.666 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_255/O
                         net (fo=1, routed)           0.000    16.666    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_255_n_4
    SLICE_X52Y52         MUXF7 (Prop_muxf7_I0_O)      0.238    16.904 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_117/O
                         net (fo=1, routed)           0.000    16.904    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_117_n_4
    SLICE_X52Y52         MUXF8 (Prop_muxf8_I0_O)      0.104    17.008 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_53/O
                         net (fo=1, routed)           0.734    17.742    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_53_n_4
    SLICE_X52Y54         LUT6 (Prop_lut6_I3_O)        0.316    18.058 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_28__1/O
                         net (fo=1, routed)           0.593    18.651    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_28__1_n_4
    SLICE_X46Y54         LUT5 (Prop_lut5_I4_O)        0.124    18.775 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_3__1/O
                         net (fo=1, routed)           0.874    19.650    design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/B[7]
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/p/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3988, routed)        1.568    22.747    design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/ap_clk
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/p/CLK
                         clock pessimism              0.229    22.977    
                         clock uncertainty           -0.302    22.674    
    DSP48_X2Y23          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.450    22.224    design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/p
  -------------------------------------------------------------------
                         required time                         22.224    
                         arrival time                         -19.650    
  -------------------------------------------------------------------
                         slack                                  2.575    

Slack (MET) :             2.638ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/p/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.649ns  (logic 6.507ns (39.083%)  route 10.142ns (60.917%))
  Logic Levels:           13  (DSP48E1=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 22.747 - 20.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3988, routed)        1.643     2.937    design_1_i/cnn_0/inst/ap_clk
    SLICE_X47Y66         FDRE                                         r  design_1_i/cnn_0/inst/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.419     3.356 r  design_1_i/cnn_0/inst/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=42, routed)          0.812     4.168    design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/ap_enable_reg_pp0_iter1
    SLICE_X49Y67         LUT3 (Prop_lut3_I1_O)        0.297     4.465 r  design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/j_0_i_reg_668[8]_i_2/O
                         net (fo=39, routed)          0.641     5.106    design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/icmp_ln9_reg_2106_reg[0]
    SLICE_X50Y67         LUT5 (Prop_lut5_I3_O)        0.124     5.230 r  design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/zext_ln14_reg_2125[1]_i_3/O
                         net (fo=1, routed)           0.680     5.910    design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/zext_ln14_reg_2125[1]_i_3_n_4
    SLICE_X50Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.034 f  design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/zext_ln14_reg_2125[1]_i_2/O
                         net (fo=7, routed)           0.471     6.505    design_1_i/cnn_0/inst/flat_array_V_U/cnn_max_pool_2_ouudo_ram_U/p
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.629 r  design_1_i/cnn_0/inst/flat_array_V_U/cnn_max_pool_2_ouudo_ram_U/p_i_2__2/O
                         net (fo=5, routed)           1.680     8.309    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/select_ln14_fu_1225_p3[5]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[7]_P[0])
                                                      3.841    12.150 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p/P[0]
                         net (fo=2817, routed)        2.804    14.954    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p__0[0]
    SLICE_X49Y58         LUT6 (Prop_lut6_I0_O)        0.124    15.078 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/g149_b8/O
                         net (fo=1, routed)           0.000    15.078    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/g149_b8_n_4
    SLICE_X49Y58         MUXF7 (Prop_muxf7_I1_O)      0.245    15.323 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_1338/O
                         net (fo=1, routed)           0.000    15.323    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_1338_n_4
    SLICE_X49Y58         MUXF8 (Prop_muxf8_I0_O)      0.104    15.427 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_516/O
                         net (fo=1, routed)           0.720    16.147    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_516_n_4
    SLICE_X52Y58         LUT6 (Prop_lut6_I3_O)        0.316    16.463 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_223/O
                         net (fo=1, routed)           0.000    16.463    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_223_n_4
    SLICE_X52Y58         MUXF7 (Prop_muxf7_I1_O)      0.245    16.708 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_103/O
                         net (fo=1, routed)           0.000    16.708    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_103_n_4
    SLICE_X52Y58         MUXF8 (Prop_muxf8_I0_O)      0.104    16.812 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_46/O
                         net (fo=1, routed)           0.834    17.646    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_46_n_4
    SLICE_X53Y61         LUT6 (Prop_lut6_I1_O)        0.316    17.962 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_26__1/O
                         net (fo=1, routed)           0.623    18.585    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_26__1_n_4
    SLICE_X41Y61         LUT5 (Prop_lut5_I4_O)        0.124    18.709 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_2__1/O
                         net (fo=10, routed)          0.877    19.586    design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/B[8]
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/p/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3988, routed)        1.568    22.747    design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/ap_clk
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/p/CLK
                         clock pessimism              0.229    22.977    
                         clock uncertainty           -0.302    22.674    
    DSP48_X2Y23          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.450    22.224    design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/p
  -------------------------------------------------------------------
                         required time                         22.224    
                         arrival time                         -19.586    
  -------------------------------------------------------------------
                         slack                                  2.638    

Slack (MET) :             2.687ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/p/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.601ns  (logic 6.507ns (39.197%)  route 10.094ns (60.803%))
  Logic Levels:           13  (DSP48E1=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 22.747 - 20.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3988, routed)        1.643     2.937    design_1_i/cnn_0/inst/ap_clk
    SLICE_X47Y66         FDRE                                         r  design_1_i/cnn_0/inst/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.419     3.356 r  design_1_i/cnn_0/inst/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=42, routed)          0.812     4.168    design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/ap_enable_reg_pp0_iter1
    SLICE_X49Y67         LUT3 (Prop_lut3_I1_O)        0.297     4.465 r  design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/j_0_i_reg_668[8]_i_2/O
                         net (fo=39, routed)          0.641     5.106    design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/icmp_ln9_reg_2106_reg[0]
    SLICE_X50Y67         LUT5 (Prop_lut5_I3_O)        0.124     5.230 r  design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/zext_ln14_reg_2125[1]_i_3/O
                         net (fo=1, routed)           0.680     5.910    design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/zext_ln14_reg_2125[1]_i_3_n_4
    SLICE_X50Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.034 f  design_1_i/cnn_0/inst/dense_1_bias_V_U/cnn_dense_1_bias_V_rom_U/zext_ln14_reg_2125[1]_i_2/O
                         net (fo=7, routed)           0.471     6.505    design_1_i/cnn_0/inst/flat_array_V_U/cnn_max_pool_2_ouudo_ram_U/p
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.629 r  design_1_i/cnn_0/inst/flat_array_V_U/cnn_max_pool_2_ouudo_ram_U/p_i_2__2/O
                         net (fo=5, routed)           1.680     8.309    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/select_ln14_fu_1225_p3[5]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[7]_P[0])
                                                      3.841    12.150 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p/P[0]
                         net (fo=2817, routed)        2.804    14.954    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p__0[0]
    SLICE_X49Y58         LUT6 (Prop_lut6_I0_O)        0.124    15.078 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/g149_b8/O
                         net (fo=1, routed)           0.000    15.078    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/g149_b8_n_4
    SLICE_X49Y58         MUXF7 (Prop_muxf7_I1_O)      0.245    15.323 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_1338/O
                         net (fo=1, routed)           0.000    15.323    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_1338_n_4
    SLICE_X49Y58         MUXF8 (Prop_muxf8_I0_O)      0.104    15.427 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_516/O
                         net (fo=1, routed)           0.720    16.147    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_516_n_4
    SLICE_X52Y58         LUT6 (Prop_lut6_I3_O)        0.316    16.463 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_223/O
                         net (fo=1, routed)           0.000    16.463    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_223_n_4
    SLICE_X52Y58         MUXF7 (Prop_muxf7_I1_O)      0.245    16.708 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_103/O
                         net (fo=1, routed)           0.000    16.708    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_103_n_4
    SLICE_X52Y58         MUXF8 (Prop_muxf8_I0_O)      0.104    16.812 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_46/O
                         net (fo=1, routed)           0.834    17.646    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_46_n_4
    SLICE_X53Y61         LUT6 (Prop_lut6_I1_O)        0.316    17.962 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_26__1/O
                         net (fo=1, routed)           0.623    18.585    design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_26__1_n_4
    SLICE_X41Y61         LUT5 (Prop_lut5_I4_O)        0.124    18.709 r  design_1_i/cnn_0/inst/cnn_mac_muladd_9nwdI_U38/cnn_mac_muladd_9nwdI_DSP48_5_U/p_i_2__1/O
                         net (fo=10, routed)          0.828    19.538    design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/B[8]
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/p/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3988, routed)        1.568    22.747    design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/ap_clk
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/p/CLK
                         clock pessimism              0.229    22.977    
                         clock uncertainty           -0.302    22.674    
    DSP48_X2Y23          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450    22.224    design_1_i/cnn_0/inst/cnn_mac_muladd_14xdS_U39/cnn_mac_muladd_14xdS_DSP48_6_U/p
  -------------------------------------------------------------------
                         required time                         22.224    
                         arrival time                         -19.538    
  -------------------------------------------------------------------
                         slack                                  2.687    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[15].axi_rdata_int_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.833%)  route 0.232ns (62.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3988, routed)        0.550     0.886    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X52Y88         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[15].axi_rdata_int_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y88         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[15].axi_rdata_int_reg[15]/Q
                         net (fo=2, routed)           0.232     1.258    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_axi_rdata[15]
    SLICE_X47Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3988, routed)        0.822     1.188    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X47Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[15]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X47Y88         FDRE (Hold_fdre_C_D)         0.066     1.219    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[3].axi_rdata_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.128ns (40.430%)  route 0.189ns (59.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3988, routed)        0.550     0.886    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X51Y88         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[3].axi_rdata_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE (Prop_fdre_C_Q)         0.128     1.014 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[3].axi_rdata_int_reg[3]/Q
                         net (fo=2, routed)           0.189     1.202    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_axi_rdata[3]
    SLICE_X46Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3988, routed)        0.822     1.188    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X46Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[3]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X46Y88         FDRE (Hold_fdre_C_D)         0.009     1.162    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3988, routed)        0.556     0.892    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X45Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.116     1.149    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X42Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3988, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X42Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X42Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.209ns (48.192%)  route 0.225ns (51.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3988, routed)        0.551     0.887    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X50Y91         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int_reg[31]/Q
                         net (fo=2, routed)           0.225     1.275    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_axi_rdata[31]
    SLICE_X46Y90         LUT3 (Prop_lut3_I0_O)        0.045     1.320 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[31]_i_1__0/O
                         net (fo=1, routed)           0.000     1.320    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer[31]
    SLICE_X46Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3988, routed)        0.823     1.189    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X46Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[31]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X46Y90         FDRE (Hold_fdre_C_D)         0.121     1.275    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[22].axi_rdata_int_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.467%)  route 0.222ns (57.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3988, routed)        0.551     0.887    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X50Y91         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[22].axi_rdata_int_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[22].axi_rdata_int_reg[22]/Q
                         net (fo=2, routed)           0.222     1.273    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_axi_rdata[22]
    SLICE_X48Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3988, routed)        0.823     1.189    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X48Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[22]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X48Y90         FDRE (Hold_fdre_C_D)         0.070     1.224    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/cnn_CRTL_BUS_s_axi_U/waddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.062%)  route 0.140ns (42.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3988, routed)        0.639     0.975    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X39Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/Q
                         net (fo=3, routed)           0.140     1.256    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg_n_0_[2]
    SLICE_X40Y99         LUT6 (Prop_lut6_I3_O)        0.045     1.301 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[2]_INST_0/O
                         net (fo=1, routed)           0.000     1.301    design_1_i/cnn_0/inst/cnn_CRTL_BUS_s_axi_U/s_axi_CRTL_BUS_AWADDR[2]
    SLICE_X40Y99         FDRE                                         r  design_1_i/cnn_0/inst/cnn_CRTL_BUS_s_axi_U/waddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3988, routed)        0.825     1.191    design_1_i/cnn_0/inst/cnn_CRTL_BUS_s_axi_U/ap_clk
    SLICE_X40Y99         FDRE                                         r  design_1_i/cnn_0/inst/cnn_CRTL_BUS_s_axi_U/waddr_reg[2]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X40Y99         FDRE (Hold_fdre_C_D)         0.092     1.248    design_1_i/cnn_0/inst/cnn_CRTL_BUS_s_axi_U/waddr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[24].axi_rdata_int_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.148ns (44.087%)  route 0.188ns (55.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3988, routed)        0.551     0.887    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X50Y91         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[24].axi_rdata_int_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.148     1.035 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[24].axi_rdata_int_reg[24]/Q
                         net (fo=2, routed)           0.188     1.222    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_axi_rdata[24]
    SLICE_X48Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3988, routed)        0.823     1.189    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X48Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[24]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X48Y90         FDRE (Hold_fdre_C_D)         0.013     1.167    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[7].axi_rdata_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.148ns (43.242%)  route 0.194ns (56.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3988, routed)        0.551     0.887    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X50Y91         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[7].axi_rdata_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.148     1.035 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[7].axi_rdata_int_reg[7]/Q
                         net (fo=2, routed)           0.194     1.229    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_axi_rdata[7]
    SLICE_X49Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3988, routed)        0.822     1.188    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X49Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[7]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X49Y89         FDRE (Hold_fdre_C_D)         0.017     1.170    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0/inst/grp_soft_max_fu_780/dense_array_V_addr_1_reg_310_pp1_iter1_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_soft_max_fu_780/dense_array_V_addr_1_reg_310_pp1_iter2_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.788%)  route 0.242ns (63.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3988, routed)        0.591     0.927    design_1_i/cnn_0/inst/grp_soft_max_fu_780/ap_clk
    SLICE_X28Y49         FDRE                                         r  design_1_i/cnn_0/inst/grp_soft_max_fu_780/dense_array_V_addr_1_reg_310_pp1_iter1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  design_1_i/cnn_0/inst/grp_soft_max_fu_780/dense_array_V_addr_1_reg_310_pp1_iter1_reg_reg[3]/Q
                         net (fo=1, routed)           0.242     1.310    design_1_i/cnn_0/inst/grp_soft_max_fu_780/dense_array_V_addr_1_reg_310_pp1_iter1_reg[3]
    SLICE_X28Y53         FDRE                                         r  design_1_i/cnn_0/inst/grp_soft_max_fu_780/dense_array_V_addr_1_reg_310_pp1_iter2_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3988, routed)        0.844     1.210    design_1_i/cnn_0/inst/grp_soft_max_fu_780/ap_clk
    SLICE_X28Y53         FDRE                                         r  design_1_i/cnn_0/inst/grp_soft_max_fu_780/dense_array_V_addr_1_reg_310_pp1_iter2_reg_reg[3]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X28Y53         FDRE (Hold_fdre_C_D)         0.070     1.250    design_1_i/cnn_0/inst/grp_soft_max_fu_780/dense_array_V_addr_1_reg_310_pp1_iter2_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0/inst/grp_conv_2_fu_792/p_Val2_15_reg_333_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_conv_2_fu_792/tmp_V_4_reg_1311_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.251ns (59.584%)  route 0.170ns (40.416%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3988, routed)        0.551     0.887    design_1_i/cnn_0/inst/grp_conv_2_fu_792/ap_clk
    SLICE_X48Y84         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_792/p_Val2_15_reg_333_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/cnn_0/inst/grp_conv_2_fu_792/p_Val2_15_reg_333_reg[9]/Q
                         net (fo=3, routed)           0.170     1.198    design_1_i/cnn_0/inst/grp_conv_2_fu_792/p_Val2_15_reg_333_reg_n_4_[9]
    SLICE_X51Y83         LUT2 (Prop_lut2_I1_O)        0.045     1.243 r  design_1_i/cnn_0/inst/grp_conv_2_fu_792/tmp_V_4_reg_1311[11]_i_4/O
                         net (fo=1, routed)           0.000     1.243    design_1_i/cnn_0/inst/grp_conv_2_fu_792/conv_2_bias_V_U/conv_2_conv_2_biaibs_rom_U/S[1]
    SLICE_X51Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.308 r  design_1_i/cnn_0/inst/grp_conv_2_fu_792/conv_2_bias_V_U/conv_2_conv_2_biaibs_rom_U/tmp_V_4_reg_1311_reg[11]_i_1/O[1]
                         net (fo=2, routed)           0.000     1.308    design_1_i/cnn_0/inst/grp_conv_2_fu_792/tmp_V_4_fu_821_p2[9]
    SLICE_X51Y83         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_792/tmp_V_4_reg_1311_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3988, routed)        0.813     1.179    design_1_i/cnn_0/inst/grp_conv_2_fu_792/ap_clk
    SLICE_X51Y83         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_792/tmp_V_4_reg_1311_reg[9]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X51Y83         FDRE (Hold_fdre_C_D)         0.102     1.246    design_1_i/cnn_0/inst/grp_conv_2_fu_792/tmp_V_4_reg_1311_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y20  design_1_i/cnn_0/inst/conv_1_out_V_U/cnn_conv_1_out_V_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y21  design_1_i/cnn_0/inst/conv_1_out_V_U/cnn_conv_1_out_V_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y15  design_1_i/cnn_0/inst/conv_2_out_V_U/cnn_conv_2_out_V_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y20  design_1_i/cnn_0/inst/dense_array_V_U/cnn_dense_array_V_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y20  design_1_i/cnn_0/inst/dense_array_V_U/cnn_dense_array_V_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y18  design_1_i/cnn_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y18  design_1_i/cnn_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y15  design_1_i/cnn_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y15  design_1_i/cnn_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y16  design_1_i/cnn_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y58  design_1_i/cnn_0/inst/dense_1_out_V_U/cnn_dense_1_out_V_ram_U/ram_reg_0_15_0_0__23/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y58  design_1_i/cnn_0/inst/dense_1_out_V_U/cnn_dense_1_out_V_ram_U/ram_reg_0_15_0_0__3/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y58  design_1_i/cnn_0/inst/dense_1_out_V_U/cnn_dense_1_out_V_ram_U/ram_reg_0_15_0_0__5/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y58  design_1_i/cnn_0/inst/dense_1_out_V_U/cnn_dense_1_out_V_ram_U/ram_reg_0_15_0_0__7/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y57  design_1_i/cnn_0/inst/dense_1_out_V_U/cnn_dense_1_out_V_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y57  design_1_i/cnn_0/inst/dense_1_out_V_U/cnn_dense_1_out_V_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y55  design_1_i/cnn_0/inst/dense_1_out_V_U/cnn_dense_1_out_V_ram_U/ram_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y55  design_1_i/cnn_0/inst/dense_1_out_V_U/cnn_dense_1_out_V_ram_U/ram_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y57  design_1_i/cnn_0/inst/dense_1_out_V_U/cnn_dense_1_out_V_ram_U/ram_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y57  design_1_i/cnn_0/inst/dense_1_out_V_U/cnn_dense_1_out_V_ram_U/ram_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y52  design_1_i/cnn_0/inst/dense_2_out_V_U/cnn_dense_2_out_V_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y53  design_1_i/cnn_0/inst/dense_2_out_V_U/cnn_dense_2_out_V_ram_U/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y52  design_1_i/cnn_0/inst/dense_2_out_V_U/cnn_dense_2_out_V_ram_U/ram_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y53  design_1_i/cnn_0/inst/dense_2_out_V_U/cnn_dense_2_out_V_ram_U/ram_reg_0_15_0_0__10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y52  design_1_i/cnn_0/inst/dense_2_out_V_U/cnn_dense_2_out_V_ram_U/ram_reg_0_15_0_0__11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y53  design_1_i/cnn_0/inst/dense_2_out_V_U/cnn_dense_2_out_V_ram_U/ram_reg_0_15_0_0__12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y52  design_1_i/cnn_0/inst/dense_2_out_V_U/cnn_dense_2_out_V_ram_U/ram_reg_0_15_0_0__13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y53  design_1_i/cnn_0/inst/dense_2_out_V_U/cnn_dense_2_out_V_ram_U/ram_reg_0_15_0_0__14/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y51  design_1_i/cnn_0/inst/dense_2_out_V_U/cnn_dense_2_out_V_ram_U/ram_reg_0_15_0_0__15/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y52  design_1_i/cnn_0/inst/dense_2_out_V_U/cnn_dense_2_out_V_ram_U/ram_reg_0_15_0_0__16/SP/CLK



