read_verilog ${path_rtl}/${TOP}.v

puts "Loaded all RTL files"
