#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Mar  9 17:45:30 2023
# Process ID: 43952
# Current directory: F:/GitHub/ECE_449/ECE449_16bitCPU/Project/Top_Level_CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7548 F:\GitHub\ECE_449\ECE449_16bitCPU\Project\Top_Level_CPU\Top_Level_CPU.xpr
# Log file: F:/GitHub/ECE_449/ECE449_16bitCPU/Project/Top_Level_CPU/vivado.log
# Journal file: F:/GitHub/ECE_449/ECE449_16bitCPU/Project/Top_Level_CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/GitHub/ECE_449/ECE449_16bitCPU/Project/Top_Level_CPU/Top_Level_CPU.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files F:/GitHub/ECE_449/ECE449_16bitCPU/Project/Intruction_Fetch_Stage/Intruction_Fetch_Stage.srcs/sources_1/new/Intruction_Fetch_Stage.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/GitHub/ECE_449/ECE449_16bitCPU/Project/decode/decode.srcs/sources_1/new/Decode.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/GitHub/ECE_449/ECE449_16bitCPU/Project/EX_Stage/EX_Stage.srcs/sources_1/new/EX_stage.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/GitHub/ECE_449/ECE449_16bitCPU/Project/Memory_Stage/Memory_Stage.srcs/sources_1/new/Memory_Stage.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/GitHub/ECE_449/ECE449_16bitCPU/Project/Write_Back_Stage/Write_Back_Stage.srcs/sources_1/new/Write_Back_Stage.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/GitHub/ECE_449/ECE449_16bitCPU/Project/RAM_16bit/RAM_16bit.srcs/sources_1/new/RAM.vhd] -no_script -reset -force -quiet
remove_files  {F:/GitHub/ECE_449/ECE449_16bitCPU/Project/Intruction_Fetch_Stage/Intruction_Fetch_Stage.srcs/sources_1/new/Intruction_Fetch_Stage.vhd F:/GitHub/ECE_449/ECE449_16bitCPU/Project/decode/decode.srcs/sources_1/new/Decode.vhd F:/GitHub/ECE_449/ECE449_16bitCPU/Project/EX_Stage/EX_Stage.srcs/sources_1/new/EX_stage.vhd F:/GitHub/ECE_449/ECE449_16bitCPU/Project/Memory_Stage/Memory_Stage.srcs/sources_1/new/Memory_Stage.vhd F:/GitHub/ECE_449/ECE449_16bitCPU/Project/Write_Back_Stage/Write_Back_Stage.srcs/sources_1/new/Write_Back_Stage.vhd F:/GitHub/ECE_449/ECE449_16bitCPU/Project/RAM_16bit/RAM_16bit.srcs/sources_1/new/RAM.vhd}
update_compile_order -fileset sources_1
update_files -from_files F:/GitHub/ECE_449/ECE449_16bitCPU/Project/src/Top_Level_CPU.vhd -to_files F:/GitHub/ECE_449/ECE449_16bitCPU/Project/Top_Level_CPU/Top_Level_CPU.srcs/sources_1/new/Top_Level_CPU.vhd -filesets [get_filesets *]
add_files -norecurse {F:/GitHub/ECE_449/ECE449_16bitCPU/Project/src/EX_stage.vhd F:/GitHub/ECE_449/ECE449_16bitCPU/Project/src/Intruction_Fetch_Stage.vhd F:/GitHub/ECE_449/ECE449_16bitCPU/Project/src/Memory_Stage.vhd}
update_compile_order -fileset sources_1
update_files -from_files F:/GitHub/ECE_449/ECE449_16bitCPU/Project/sim/Top_Level_CPU_TB.vhd -to_files F:/GitHub/ECE_449/ECE449_16bitCPU/Project/Top_Level_CPU/Top_Level_CPU.srcs/sim_1/new/Top_Level_CPU_TB.vhd -filesets [get_filesets *]
add_files -norecurse {F:/GitHub/ECE_449/ECE449_16bitCPU/Project/src/RAM.vhd F:/GitHub/ECE_449/ECE449_16bitCPU/Project/src/Write_Back_Stage.vhd}
update_compile_order -fileset sources_1
add_files -norecurse F:/GitHub/ECE_449/ECE449_16bitCPU/Project/src/Decode_stage.vhd
update_compile_order -fileset sources_1
launch_simulation
open_wave_config F:/GitHub/ECE_449/ECE449_16bitCPU/Project/Top_Level_CPU/Top_Level_CPU_TB_behav.wcfg
source Top_Level_CPU_TB.tcl
restart
run 120 us
update_files -from_files F:/GitHub/ECE_449/ECE449_16bitCPU/Project/src/RF8_16.vhd -to_files F:/GitHub/ECE_449/ECE449_16bitCPU/Project/decode/decode.srcs/sources_1/new/RF8_16.vhd -filesets [get_filesets *]
update_compile_order -fileset sources_1
add_files -norecurse {F:/GitHub/ECE_449/ECE449_16bitCPU/Project/src/MUX2_1.vhd F:/GitHub/ECE_449/ECE449_16bitCPU/Project/src/ALU.vhd}
update_compile_order -fileset sources_1
close_sim
launch_simulation
launch_simulation
open_wave_config F:/GitHub/ECE_449/ECE449_16bitCPU/Project/Top_Level_CPU/Top_Level_CPU_TB_behav.wcfg
source Top_Level_CPU_TB.tcl
restart
run 120 us
add_files -norecurse F:/GitHub/ECE_449/ECE449_16bitCPU/Project/src/Constant_Package.vhd
update_compile_order -fileset sources_1
update_files -from_files F:/GitHub/ECE_449/ECE449_16bitCPU/Project/src/Constant_Package.vhd -to_files F:/GitHub/ECE_449/ECE449_16bitCPU/Project/Top_Level_CPU/Top_Level_CPU.srcs/sources_1/new/Constant_Package.vhd -filesets [get_filesets *]
update_compile_order -fileset sources_1
update_files -from_files F:/GitHub/ECE_449/ECE449_16bitCPU/Project/src/ALU.vhd -to_files F:/GitHub/ECE_449/ECE449_16bitCPU/Project/ALU_16bit/ALU_16bit.srcs/sources_1/new/ALU.vhd -filesets [get_filesets *]
update_compile_order -fileset sources_1
update_files -from_files F:/GitHub/ECE_449/ECE449_16bitCPU/Project/src/MUX2_1.vhd -to_files F:/GitHub/ECE_449/ECE449_16bitCPU/Project/decode/decode.srcs/sources_1/new/MUX2_1.vhd -filesets [get_filesets *]
update_compile_order -fileset sources_1
update_files -from_files F:/GitHub/ECE_449/ECE449_16bitCPU/Project/src/Format_A.mem -to_files F:/GitHub/ECE_449/ECE449_16bitCPU/Project/Top_Level_CPU/Top_Level_CPU.srcs/sources_1/new/Format_A.mem -filesets [get_filesets *]
update_files -from_files F:/GitHub/ECE_449/ECE449_16bitCPU/Project/src/RAM.mem -to_files F:/GitHub/ECE_449/ECE449_16bitCPU/Source/RAM.mem -filesets [get_filesets *]
update_files -from_files F:/GitHub/ECE_449/ECE449_16bitCPU/Project/src/ROM_Test.mem -to_files F:/GitHub/ECE_449/ECE449_16bitCPU/Project/RAM_16bit/RAM_16bit.srcs/sources_1/new/Ram_Test.mem -filesets [get_filesets *]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files F:/GitHub/ECE_449/ECE449_16bitCPU/Project/src/MUX2_1.vhd] -no_script -reset -force -quiet
remove_files  F:/GitHub/ECE_449/ECE449_16bitCPU/Project/src/MUX2_1.vhd
close_sim
launch_simulation
open_wave_config F:/GitHub/ECE_449/ECE449_16bitCPU/Project/Top_Level_CPU/Top_Level_CPU_TB_behav.wcfg
source Top_Level_CPU_TB.tcl
restart
run 120 us
close_sim
launch_simulation
launch_simulation
launch_simulation
open_wave_config F:/GitHub/ECE_449/ECE449_16bitCPU/Project/Top_Level_CPU/Top_Level_CPU_TB_behav.wcfg
source Top_Level_CPU_TB.tcl
restart
run 120 us
close_sim
launch_simulation
launch_simulation
open_wave_config F:/GitHub/ECE_449/ECE449_16bitCPU/Project/Top_Level_CPU/Top_Level_CPU_TB_behav.wcfg
source Top_Level_CPU_TB.tcl
restart
run 120 us
close_sim
launch_simulation
open_wave_config F:/GitHub/ECE_449/ECE449_16bitCPU/Project/Top_Level_CPU/Top_Level_CPU_TB_behav.wcfg
source Top_Level_CPU_TB.tcl
close_sim
launch_simulation
open_wave_config F:/GitHub/ECE_449/ECE449_16bitCPU/Project/Top_Level_CPU/Top_Level_CPU_TB_behav.wcfg
source Top_Level_CPU_TB.tcl
restart
run 120 us
close_sim
launch_simulation
open_wave_config F:/GitHub/ECE_449/ECE449_16bitCPU/Project/Top_Level_CPU/Top_Level_CPU_TB_behav.wcfg
source Top_Level_CPU_TB.tcl
close_sim
launch_simulation
open_wave_config F:/GitHub/ECE_449/ECE449_16bitCPU/Project/Top_Level_CPU/Top_Level_CPU_TB_behav.wcfg
source Top_Level_CPU_TB.tcl
restart
run 120 us
close_sim
launch_simulation
update_compile_order -fileset sources_1
launch_simulation
update_compile_order -fileset sources_1
launch_simulation
open_wave_config F:/GitHub/ECE_449/ECE449_16bitCPU/Project/Top_Level_CPU/Top_Level_CPU_TB_behav.wcfg
source Top_Level_CPU_TB.tcl
restart
run 120 us
close_sim
