INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samah/Documents/Single Cycle Processor -Task 1/Single Cycle Processor -Task 1.srcs/sources_1/new/ALU_64_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samah/Documents/Single Cycle Processor -Task 1/Single Cycle Processor -Task 1.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samah/Documents/Single Cycle Processor -Task 1/Single Cycle Processor -Task 1.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samah/Documents/Single Cycle Processor -Task 1/Single Cycle Processor -Task 1.srcs/sources_1/new/Branch_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samah/Documents/Single Cycle Processor -Task 1/Single Cycle Processor -Task 1.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samah/Documents/Single Cycle Processor -Task 1/Single Cycle Processor -Task 1.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samah/Documents/Single Cycle Processor -Task 1/Single Cycle Processor -Task 1.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samah/Documents/Single Cycle Processor -Task 1/Single Cycle Processor -Task 1.srcs/sources_1/new/Instruction_Parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Parser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samah/Documents/Single Cycle Processor -Task 1/Single Cycle Processor -Task 1.srcs/sources_1/new/MUX_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samah/Documents/Single Cycle Processor -Task 1/Single Cycle Processor -Task 1.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samah/Documents/Single Cycle Processor -Task 1/Single Cycle Processor -Task 1.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samah/Documents/Single Cycle Processor -Task 1/Single Cycle Processor -Task 1.srcs/sources_1/new/RiscV_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RiscV_processor
WARNING: [VRFC 10-3676] redeclaration of ansi port 'PC_In' is not allowed [C:/Users/samah/Documents/Single Cycle Processor -Task 1/Single Cycle Processor -Task 1.srcs/sources_1/new/RiscV_processor.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Instruction' is not allowed [C:/Users/samah/Documents/Single Cycle Processor -Task 1/Single Cycle Processor -Task 1.srcs/sources_1/new/RiscV_processor.v:37]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'opcode' is not allowed [C:/Users/samah/Documents/Single Cycle Processor -Task 1/Single Cycle Processor -Task 1.srcs/sources_1/new/RiscV_processor.v:38]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rd' is not allowed [C:/Users/samah/Documents/Single Cycle Processor -Task 1/Single Cycle Processor -Task 1.srcs/sources_1/new/RiscV_processor.v:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ALUOp' is not allowed [C:/Users/samah/Documents/Single Cycle Processor -Task 1/Single Cycle Processor -Task 1.srcs/sources_1/new/RiscV_processor.v:42]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Branch' is not allowed [C:/Users/samah/Documents/Single Cycle Processor -Task 1/Single Cycle Processor -Task 1.srcs/sources_1/new/RiscV_processor.v:43]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'output0' is not allowed [C:/Users/samah/Documents/Single Cycle Processor -Task 1/Single Cycle Processor -Task 1.srcs/sources_1/new/RiscV_processor.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samah/Documents/Single Cycle Processor -Task 1/Single Cycle Processor -Task 1.srcs/sources_1/new/imm_data_extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_data_extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samah/Documents/Single Cycle Processor -Task 1/Single Cycle Processor -Task 1.srcs/sim_1/new/RISCV_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_TB
