
---------- Begin Simulation Statistics ----------
final_tick                                 9644316250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    339                       # Simulator instruction rate (inst/s)
host_mem_usage                                7894032                       # Number of bytes of host memory used
host_op_rate                                      348                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20707.20                       # Real time elapsed on the host
host_tick_rate                                 290600                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7022812                       # Number of instructions simulated
sim_ops                                       7201884                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006018                       # Number of seconds simulated
sim_ticks                                  6017521250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.061841                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  202641                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               220114                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                508                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3224                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            212224                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3317                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3826                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              509                       # Number of indirect misses.
system.cpu.branchPred.lookups                  239880                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10072                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          432                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1449354                       # Number of instructions committed
system.cpu.committedOps                       1479733                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.159333                       # CPI: cycles per instruction
system.cpu.discardedOps                          7657                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             807266                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             68740                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           381193                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1509684                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.316523                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      313                       # number of quiesce instructions executed
system.cpu.numCycles                          4578992                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       313                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1009644     68.23%     68.23% # Class of committed instruction
system.cpu.op_class_0::IntMult                    833      0.06%     68.29% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::MemRead                  73790      4.99%     73.27% # Class of committed instruction
system.cpu.op_class_0::MemWrite                395466     26.73%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1479733                       # Class of committed instruction
system.cpu.quiesceCycles                      5049042                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3069308                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          431                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2929                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        351936                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              132409                       # Transaction distribution
system.membus.trans_dist::ReadResp             135284                       # Transaction distribution
system.membus.trans_dist::WriteReq              43896                       # Transaction distribution
system.membus.trans_dist::WriteResp             43896                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          271                       # Transaction distribution
system.membus.trans_dist::WriteClean              109                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2533                       # Transaction distribution
system.membus.trans_dist::ReadExReq               138                       # Transaction distribution
system.membus.trans_dist::ReadExResp              139                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2589                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           286                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       173056                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        173056                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         7559                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         7559                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           44                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       347449                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       353991                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       346112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       346112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 707662                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       165696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       165696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        50240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6886                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        60910                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11302190                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            525496                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000851                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.029153                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  525049     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                     447      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              525496                       # Request fanout histogram
system.membus.reqLayer6.occupancy           817655268                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              13.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             6616750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             7188859                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1205000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5992640                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          770108355                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             12.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy           13266750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        81920                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        81920                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       266815                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       266815                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2366                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5246                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       692224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       692224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       697470                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3718                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         6886                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     11082470                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1220426250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             20.3                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1001982537                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         16.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    512575000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       132096                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       132096                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        40960                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        40960                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       346112                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       346112                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       199416                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       199416    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       199416                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    409587250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          6.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    701440000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2621440                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     18874368                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      8454144                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     17891328                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        81920                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4145152                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       264192                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2623488                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2700934043                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    435634523                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3136568566                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1568284283                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1404921337                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2973205620                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4269218326                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1840555860                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   6109774187                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       165696                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1280                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       166976                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       165696                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       165696                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         2589                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           20                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         2609                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     27535590                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       212712                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       27748303                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     27535590                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     27535590                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     27535590                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       212712                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      27748303                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8454144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          25920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8480064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        24320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2621440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2645760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       132096                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             405                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              132501                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          380                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        40960                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41340                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1404921337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4307421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1409228758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4041531                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    435634523                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            439676054                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4041531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1840555860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4307421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1848904813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       380.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    172787.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       403.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000438828250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           47                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           47                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              237822                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              43955                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      132500                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      41340                       # Number of write requests accepted
system.mem_ctrls.readBursts                    132500                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    41340                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    270                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2581                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4247349040                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  661150000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7718386540                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32120.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58370.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        59                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   123278                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   38361                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                132500                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                41340                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     393                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  116806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4657                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4596                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4607                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    118                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        11939                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    930.532875                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   840.215259                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   250.851256                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          359      3.01%      3.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          397      3.33%      6.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          159      1.33%      7.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          158      1.32%      8.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          196      1.64%     10.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          171      1.43%     12.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          155      1.30%     13.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          227      1.90%     15.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10117     84.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        11939                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           47                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2813.489362                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1995.784153                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            12     25.53%     25.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      2.13%     27.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            2      4.26%     31.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           16     34.04%     65.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      4.26%     70.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            8     17.02%     87.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            6     12.77%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            47                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           47                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     879.595745                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    570.111722                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    363.736805                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              7     14.89%     14.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           40     85.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            47                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8462720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2645824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8480000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2645760                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1406.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       439.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1409.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    439.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6017376875                       # Total gap between requests
system.mem_ctrls.avgGap                      34614.46                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8436928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        25792                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        25408                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2620416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1402060358.324451208115                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4286150.215090639889                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4222336.564245617948                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 435464353.366429686546                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       132096                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          404                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          380                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        40960                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   7701162180                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     17224360                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  18283159750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  99322809500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58299.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42634.55                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  48113578.29                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2424873.28                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3388003875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    325500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2304796375                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 626                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           313                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10082366.214058                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    1973627.222269                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          313    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5601750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11944500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             313                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6488535625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3155780625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       705185                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           705185                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       705185                       # number of overall hits
system.cpu.icache.overall_hits::total          705185                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2589                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2589                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2589                       # number of overall misses
system.cpu.icache.overall_misses::total          2589                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    112780625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    112780625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    112780625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    112780625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       707774                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       707774                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       707774                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       707774                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003658                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003658                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003658                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003658                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43561.461954                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43561.461954                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43561.461954                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43561.461954                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         2589                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2589                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2589                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2589                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    108763000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    108763000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    108763000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    108763000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003658                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003658                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003658                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003658                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42009.656238                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42009.656238                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42009.656238                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42009.656238                       # average overall mshr miss latency
system.cpu.icache.replacements                   2381                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       705185                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          705185                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2589                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2589                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    112780625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    112780625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       707774                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       707774                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003658                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003658                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43561.461954                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43561.461954                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2589                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2589                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    108763000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    108763000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003658                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003658                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42009.656238                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42009.656238                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           378.914432                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1457203                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2381                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            612.013020                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   378.914432                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.740067                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.740067                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          382                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          363                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.746094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1418137                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1418137                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       120679                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           120679                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       120679                       # number of overall hits
system.cpu.dcache.overall_hits::total          120679                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          555                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            555                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          555                       # number of overall misses
system.cpu.dcache.overall_misses::total           555                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     41783375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     41783375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     41783375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     41783375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       121234                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       121234                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       121234                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       121234                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004578                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004578                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004578                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004578                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75285.360360                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75285.360360                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75285.360360                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75285.360360                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          271                       # number of writebacks
system.cpu.dcache.writebacks::total               271                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          131                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          131                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          131                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          131                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          424                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          424                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          424                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          424                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3249                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3249                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     31350125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     31350125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     31350125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     31350125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      6758625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      6758625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003497                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003497                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003497                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003497                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73938.974057                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73938.974057                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73938.974057                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73938.974057                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2080.216990                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2080.216990                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    423                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        74682                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           74682                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          311                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           311                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     23643125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     23643125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        74993                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        74993                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004147                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004147                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76022.909968                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76022.909968                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           25                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          286                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          286                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          313                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          313                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     21439625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     21439625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      6758625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      6758625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003814                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003814                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74963.723776                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74963.723776                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21593.051118                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21593.051118                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        45997                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          45997                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          244                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          244                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     18140250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     18140250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        46241                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        46241                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005277                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005277                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74345.286885                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74345.286885                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          106                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          106                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          138                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          138                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2936                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2936                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      9910500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9910500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002984                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002984                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71815.217391                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71815.217391                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       173056                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       173056                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1796450750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1796450750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10380.748139                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10380.748139                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        49399                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        49399                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       123657                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       123657                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1748995768                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1748995768                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 14143.928512                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 14143.928512                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           498.848435                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                9853                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               532                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.520677                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   498.848435                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.974313                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.974313                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          346                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1869809                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1869809                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9644316250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 9644403750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    339                       # Simulator instruction rate (inst/s)
host_mem_usage                                7894032                       # Number of bytes of host memory used
host_op_rate                                      348                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20707.35                       # Real time elapsed on the host
host_tick_rate                                 290603                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7022821                       # Number of instructions simulated
sim_ops                                       7201899                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006018                       # Number of seconds simulated
sim_ticks                                  6017608750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.059367                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  202642                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               220121                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                509                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3226                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            212224                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3317                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3826                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              509                       # Number of indirect misses.
system.cpu.branchPred.lookups                  239889                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10074                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          432                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1449363                       # Number of instructions committed
system.cpu.committedOps                       1479748                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.159410                       # CPI: cycles per instruction
system.cpu.discardedOps                          7664                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             807287                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             68740                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           381194                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1509778                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.316515                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      313                       # number of quiesce instructions executed
system.cpu.numCycles                          4579132                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       313                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1009652     68.23%     68.23% # Class of committed instruction
system.cpu.op_class_0::IntMult                    833      0.06%     68.29% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::MemRead                  73796      4.99%     73.27% # Class of committed instruction
system.cpu.op_class_0::MemWrite                395466     26.73%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1479748                       # Class of committed instruction
system.cpu.quiesceCycles                      5049042                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3069354                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          431                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2930                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        351938                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              132409                       # Transaction distribution
system.membus.trans_dist::ReadResp             135285                       # Transaction distribution
system.membus.trans_dist::WriteReq              43896                       # Transaction distribution
system.membus.trans_dist::WriteResp             43896                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          272                       # Transaction distribution
system.membus.trans_dist::WriteClean              109                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2533                       # Transaction distribution
system.membus.trans_dist::ReadExReq               138                       # Transaction distribution
system.membus.trans_dist::ReadExResp              139                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2589                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           287                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       173056                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        173056                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         7559                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         7559                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           44                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       347452                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       353994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       346112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       346112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 707665                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       165696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       165696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        50368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6886                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        61038                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11302318                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            525497                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000851                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.029153                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  525050     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                     447      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              525497                       # Request fanout histogram
system.membus.reqLayer6.occupancy           817662143                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              13.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             6616750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             7188859                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1205000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5998390                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          770108355                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             12.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy           13266750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        81920                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        81920                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       266815                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       266815                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2366                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5246                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       692224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       692224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       697470                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3718                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         6886                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     11082470                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1220426250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             20.3                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1001982537                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         16.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    512575000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       132096                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       132096                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        40960                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        40960                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       346112                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       346112                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       199416                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       199416    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       199416                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    409587250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          6.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    701440000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2621440                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     18874368                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      8454144                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     17891328                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        81920                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4145152                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       264192                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2623488                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2700894770                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    435628189                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3136522959                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1568261479                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1404900909                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2973162388                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4269156249                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1840529097                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   6109685346                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       165696                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1280                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       166976                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       165696                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       165696                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         2589                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           20                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         2609                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     27535190                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       212709                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       27747899                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     27535190                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     27535190                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     27535190                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       212709                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      27747899                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8454144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          25984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8480128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        24384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2621440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2645824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       132096                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             406                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              132502                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          381                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        40960                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41341                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1404900909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4317994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1409218903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4052108                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    435628189                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            439680297                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4052108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1840529097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4317994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1848899199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       381.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    172787.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       404.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000438828250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           47                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           47                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              237825                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              43955                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      132501                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      41341                       # Number of write requests accepted
system.mem_ctrls.readBursts                    132501                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    41341                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    270                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2581                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4247349040                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  661155000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7718412790                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32120.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58370.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        59                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   123279                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   38361                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                132501                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                41341                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     546                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     393                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  116806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4657                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4596                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4607                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    118                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        11939                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    930.532875                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   840.215259                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   250.851256                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          359      3.01%      3.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          397      3.33%      6.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          159      1.33%      7.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          158      1.32%      8.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          196      1.64%     10.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          171      1.43%     12.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          155      1.30%     13.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          227      1.90%     15.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10117     84.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        11939                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           47                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2813.489362                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1995.784153                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            12     25.53%     25.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      2.13%     27.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            2      4.26%     31.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           16     34.04%     65.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      4.26%     70.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            8     17.02%     87.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            6     12.77%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            47                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           47                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     879.595745                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    570.111722                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    363.736805                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              7     14.89%     14.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           40     85.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            47                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8462784                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2645824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8480064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2645824                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1406.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       439.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1409.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    439.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6017634375                       # Total gap between requests
system.mem_ctrls.avgGap                      34615.54                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8436928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        25856                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        25408                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2620416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1402039971.442144632339                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4296723.345465090126                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4222275.168687229976                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 435458021.427531301975                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       132096                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          405                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          381                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        40960                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   7701162180                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     17250610                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  18283159750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  99322809500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58299.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42594.10                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  47987295.93                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2424873.28                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3388003875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    325500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2304883875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 626                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           313                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10082366.214058                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    1973627.222269                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          313    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5601750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11944500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             313                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6488623125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3155780625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       705197                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           705197                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       705197                       # number of overall hits
system.cpu.icache.overall_hits::total          705197                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2589                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2589                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2589                       # number of overall misses
system.cpu.icache.overall_misses::total          2589                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    112780625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    112780625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    112780625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    112780625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       707786                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       707786                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       707786                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       707786                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003658                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003658                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003658                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003658                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43561.461954                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43561.461954                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43561.461954                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43561.461954                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         2589                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2589                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2589                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2589                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    108763000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    108763000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    108763000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    108763000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003658                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003658                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003658                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003658                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42009.656238                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42009.656238                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42009.656238                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42009.656238                       # average overall mshr miss latency
system.cpu.icache.replacements                   2381                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       705197                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          705197                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2589                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2589                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    112780625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    112780625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       707786                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       707786                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003658                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003658                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43561.461954                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43561.461954                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2589                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2589                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    108763000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    108763000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003658                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003658                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42009.656238                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42009.656238                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           378.914477                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2286118                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2763                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            827.404271                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   378.914477                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.740067                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.740067                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          382                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          363                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.746094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1418161                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1418161                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       120684                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           120684                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       120684                       # number of overall hits
system.cpu.dcache.overall_hits::total          120684                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          556                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            556                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          556                       # number of overall misses
system.cpu.dcache.overall_misses::total           556                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     41844000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     41844000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     41844000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     41844000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       121240                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       121240                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       121240                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       121240                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004586                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004586                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004586                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004586                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75258.992806                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75258.992806                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75258.992806                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75258.992806                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          272                       # number of writebacks
system.cpu.dcache.writebacks::total               272                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          131                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          131                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          131                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          131                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          425                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          425                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          425                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          425                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3249                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3249                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     31409000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     31409000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     31409000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     31409000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      6758625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      6758625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003505                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003505                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003505                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003505                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73903.529412                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73903.529412                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73903.529412                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73903.529412                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2080.216990                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2080.216990                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    424                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        74687                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           74687                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          312                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           312                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     23703750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     23703750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        74999                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        74999                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004160                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004160                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75973.557692                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75973.557692                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           25                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          287                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          287                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          313                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          313                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     21498500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     21498500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      6758625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      6758625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003827                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003827                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74907.665505                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74907.665505                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21593.051118                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21593.051118                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        45997                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          45997                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          244                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          244                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     18140250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     18140250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        46241                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        46241                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005277                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005277                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74345.286885                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74345.286885                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          106                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          106                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          138                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          138                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2936                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2936                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      9910500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9910500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002984                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002984                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71815.217391                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71815.217391                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       173056                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       173056                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1796450750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1796450750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10380.748139                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10380.748139                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        49399                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        49399                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       123657                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       123657                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1748995768                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1748995768                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 14143.928512                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 14143.928512                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           498.847070                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              125804                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               938                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            134.119403                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   498.847070                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.974311                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.974311                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          345                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1869834                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1869834                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9644403750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
