

================================================================
== Vitis HLS Report for 'pu_kernel_3_Pipeline_pu_save_stream_into_pu'
================================================================
* Date:           Tue Sep  2 16:52:33 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.398 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  24.000 ns|  24.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- pu_save_stream_into_pu  |        4|        4|         2|          1|          1|     4|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.95>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%u = alloca i32 1"   --->   Operation 5 'alloca' 'u' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %u"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%u_2 = load i3 %u" [src/spmm_device_fpga.cpp:181->src/spmm_device_fpga.cpp:317]   --->   Operation 8 'load' 'u_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.49ns)   --->   "%icmp_ln181 = icmp_eq  i3 %u_2, i3 4" [src/spmm_device_fpga.cpp:181->src/spmm_device_fpga.cpp:317]   --->   Operation 9 'icmp' 'icmp_ln181' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.57ns)   --->   "%add_ln181 = add i3 %u_2, i3 1" [src/spmm_device_fpga.cpp:181->src/spmm_device_fpga.cpp:317]   --->   Operation 11 'add' 'add_ln181' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln181 = br i1 %icmp_ln181, void %for.inc.split.i, void %for.end.i.exitStub" [src/spmm_device_fpga.cpp:181->src/spmm_device_fpga.cpp:317]   --->   Operation 12 'br' 'br_ln181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln181 = zext i3 %u_2" [src/spmm_device_fpga.cpp:181->src/spmm_device_fpga.cpp:317]   --->   Operation 13 'zext' 'zext_ln181' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_v_value_addr = getelementptr i32 %p_v_value, i64 0, i64 %zext_ln181" [src/spmm_device_fpga.cpp:183->src/spmm_device_fpga.cpp:317]   --->   Operation 14 'getelementptr' 'p_v_value_addr' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_v_y_addr = getelementptr i32 %p_v_y, i64 0, i64 %zext_ln181" [src/spmm_device_fpga.cpp:183->src/spmm_device_fpga.cpp:317]   --->   Operation 15 'getelementptr' 'p_v_y_addr' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (0.69ns)   --->   "%p_v_value_load = load i2 %p_v_value_addr" [src/spmm_device_fpga.cpp:183->src/spmm_device_fpga.cpp:317]   --->   Operation 16 'load' 'p_v_value_load' <Predicate = (!icmp_ln181)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 17 [2/2] (0.69ns)   --->   "%p_v_y_load = load i2 %p_v_y_addr" [src/spmm_device_fpga.cpp:183->src/spmm_device_fpga.cpp:317]   --->   Operation 17 'load' 'p_v_y_load' <Predicate = (!icmp_ln181)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_ref_addr = getelementptr i1 %p_ref, i64 0, i64 %zext_ln181" [src/spmm_device_fpga.cpp:184->src/spmm_device_fpga.cpp:317]   --->   Operation 18 'getelementptr' 'p_ref_addr' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (0.63ns)   --->   "%p_ref_load = load i2 %p_ref_addr" [src/spmm_device_fpga.cpp:184->src/spmm_device_fpga.cpp:317]   --->   Operation 19 'load' 'p_ref_load' <Predicate = (!icmp_ln181)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln181 = store i3 %add_ln181, i3 %u" [src/spmm_device_fpga.cpp:181->src/spmm_device_fpga.cpp:317]   --->   Operation 20 'store' 'store_ln181' <Predicate = (!icmp_ln181)> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 33 'ret' 'ret_ln0' <Predicate = (icmp_ln181)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.39>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln182 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_28" [src/spmm_device_fpga.cpp:182->src/spmm_device_fpga.cpp:317]   --->   Operation 21 'specpipeline' 'specpipeline_ln182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln181 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [src/spmm_device_fpga.cpp:181->src/spmm_device_fpga.cpp:317]   --->   Operation 22 'specloopname' 'specloopname_ln181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tile_value_addr = getelementptr i32 %tile_value, i64 0, i64 %zext_ln181" [src/spmm_device_fpga.cpp:183->src/spmm_device_fpga.cpp:317]   --->   Operation 23 'getelementptr' 'tile_value_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tile_y_addr = getelementptr i32 %tile_y, i64 0, i64 %zext_ln181" [src/spmm_device_fpga.cpp:183->src/spmm_device_fpga.cpp:317]   --->   Operation 24 'getelementptr' 'tile_y_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/2] (0.69ns)   --->   "%p_v_value_load = load i2 %p_v_value_addr" [src/spmm_device_fpga.cpp:183->src/spmm_device_fpga.cpp:317]   --->   Operation 25 'load' 'p_v_value_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 26 [1/2] (0.69ns)   --->   "%p_v_y_load = load i2 %p_v_y_addr" [src/spmm_device_fpga.cpp:183->src/spmm_device_fpga.cpp:317]   --->   Operation 26 'load' 'p_v_y_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 27 [1/1] (0.69ns)   --->   "%store_ln183 = store i32 %p_v_value_load, i2 %tile_value_addr" [src/spmm_device_fpga.cpp:183->src/spmm_device_fpga.cpp:317]   --->   Operation 27 'store' 'store_ln183' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 28 [1/1] (0.69ns)   --->   "%store_ln183 = store i32 %p_v_y_load, i2 %tile_y_addr" [src/spmm_device_fpga.cpp:183->src/spmm_device_fpga.cpp:317]   --->   Operation 28 'store' 'store_ln183' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 29 [1/2] (0.63ns)   --->   "%p_ref_load = load i2 %p_ref_addr" [src/spmm_device_fpga.cpp:184->src/spmm_device_fpga.cpp:317]   --->   Operation 29 'load' 'p_ref_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tile_ref_addr = getelementptr i1 %tile_ref, i64 0, i64 %zext_ln181" [src/spmm_device_fpga.cpp:184->src/spmm_device_fpga.cpp:317]   --->   Operation 30 'getelementptr' 'tile_ref_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.63ns)   --->   "%store_ln184 = store i1 %p_ref_load, i2 %tile_ref_addr" [src/spmm_device_fpga.cpp:184->src/spmm_device_fpga.cpp:317]   --->   Operation 31 'store' 'store_ln184' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln181 = br void %for.inc.i" [src/spmm_device_fpga.cpp:181->src/spmm_device_fpga.cpp:317]   --->   Operation 32 'br' 'br_ln181' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 0.959ns
The critical path consists of the following:
	'alloca' operation ('u') [7]  (0 ns)
	'load' operation ('u', src/spmm_device_fpga.cpp:181->src/spmm_device_fpga.cpp:317) on local variable 'u' [11]  (0 ns)
	'add' operation ('add_ln181', src/spmm_device_fpga.cpp:181->src/spmm_device_fpga.cpp:317) [14]  (0.572 ns)
	'store' operation ('store_ln181', src/spmm_device_fpga.cpp:181->src/spmm_device_fpga.cpp:317) of variable 'add_ln181', src/spmm_device_fpga.cpp:181->src/spmm_device_fpga.cpp:317 on local variable 'u' [32]  (0.387 ns)

 <State 2>: 1.4ns
The critical path consists of the following:
	'load' operation ('p_v_value_load', src/spmm_device_fpga.cpp:183->src/spmm_device_fpga.cpp:317) on array 'p_v_value' [24]  (0.699 ns)
	'store' operation ('store_ln183', src/spmm_device_fpga.cpp:183->src/spmm_device_fpga.cpp:317) of variable 'p_v_value_load', src/spmm_device_fpga.cpp:183->src/spmm_device_fpga.cpp:317 on array 'tile_value' [26]  (0.699 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
