-- VHDL for IBM SMS ALD page 17.14.01.1
-- Title: HI-EQUAL-LO COMPARE LATCHES
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/10/2020 9:39:11 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_17_14_01_1_HI_EQUAL_LO_COMPARE_LATCHES is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_1401_MODE:	 in STD_LOGIC;
		PS_LOGIC_GATE_D_1:	 in STD_LOGIC;
		PS_UNITS_LATCH:	 in STD_LOGIC;
		PS_CMP_MODE_B_CYCLE:	 in STD_LOGIC;
		PS_PULL_OFF_CMP_HI_STAR_1311_SCAN:	 in STD_LOGIC;
		MS_SET_HIGH_CY:	 in STD_LOGIC;
		MS_CMP_HIGH:	 in STD_LOGIC;
		MS_COMPUTER_RESET_1:	 in STD_LOGIC;
		MS_CMP_EQUAL:	 in STD_LOGIC;
		PS_1401_MODE:	 in STD_LOGIC;
		PS_COMPARE_OP_CODE:	 in STD_LOGIC;
		PS_I_RING_4_TIME:	 in STD_LOGIC;
		PS_LOGIC_GATE_F_1:	 in STD_LOGIC;
		PS_CMP_HIGH:	 in STD_LOGIC;
		PS_SET_HIGH_CY:	 in STD_LOGIC;
		MS_UNITS_LATCH:	 in STD_LOGIC;
		MS_BODY_LATCH:	 in STD_LOGIC;
		PS_HIGH:	 out STD_LOGIC;
		MS_EQUAL_LOW_LATCHES_RESET:	 out STD_LOGIC;
		MS_HIGH:	 out STD_LOGIC;
		MS_1401_DOT_C_OP_DOT_I_RING_4_TIME:	 out STD_LOGIC;
		PS_EQUAL_LOW_LATCHES_SET:	 out STD_LOGIC;
		PS_UNITS_OR_BODY_LATCHES:	 out STD_LOGIC;
		LAMP_15A1A12:	 out STD_LOGIC);
end ALD_17_14_01_1_HI_EQUAL_LO_COMPARE_LATCHES;

architecture behavioral of ALD_17_14_01_1_HI_EQUAL_LO_COMPARE_LATCHES is 

	signal OUT_4A_C: STD_LOGIC;
	signal OUT_1A_C: STD_LOGIC;
	signal OUT_4B_C: STD_LOGIC;
	signal OUT_3B_P: STD_LOGIC;
	signal OUT_3B_P_Latch: STD_LOGIC;
	signal OUT_2B_NoPin: STD_LOGIC;
	signal OUT_2B_NoPin_Latch: STD_LOGIC;
	signal OUT_4C_G: STD_LOGIC;
	signal OUT_3C_E: STD_LOGIC;
	signal OUT_1C_B: STD_LOGIC;
	signal OUT_5D_D: STD_LOGIC;
	signal OUT_4D_G: STD_LOGIC;
	signal OUT_2D_K: STD_LOGIC;
	signal OUT_5E_G: STD_LOGIC;
	signal OUT_3E_D: STD_LOGIC;
	signal OUT_5G_C: STD_LOGIC;
	signal OUT_4G_R: STD_LOGIC;
	signal OUT_3G_K: STD_LOGIC;
	signal OUT_DOT_4B: STD_LOGIC;
	signal OUT_DOT_3B: STD_LOGIC;
	signal OUT_DOT_4C: STD_LOGIC;

begin

	OUT_4A_C <= NOT(MS_1401_MODE );
	OUT_1A_C <= NOT OUT_DOT_3B;
	OUT_4B_C <= NOT(PS_LOGIC_GATE_D_1 AND PS_UNITS_LATCH AND PS_CMP_MODE_B_CYCLE );
	OUT_3B_P_Latch <= NOT(OUT_DOT_4B AND OUT_2B_NoPin );
	OUT_2B_NoPin_Latch <= NOT(OUT_DOT_3B AND OUT_3E_D AND OUT_5E_G );
	OUT_4C_G <= NOT(PS_LOGIC_GATE_F_1 AND MS_SET_HIGH_CY AND MS_CMP_HIGH );
	OUT_3C_E <= NOT(OUT_DOT_4C AND OUT_5D_D AND MS_COMPUTER_RESET_1 );
	OUT_1C_B <= NOT OUT_2B_NoPin;
	OUT_5D_D <= NOT(PS_1401_MODE AND PS_COMPARE_OP_CODE AND PS_I_RING_4_TIME );
	OUT_4D_G <= NOT(OUT_3G_K AND MS_CMP_EQUAL );
	OUT_2D_K <= NOT OUT_1C_B;
	LAMP_15A1A12 <= OUT_2D_K;
	OUT_5E_G <= NOT(PS_LOGIC_GATE_F_1 AND PS_SET_HIGH_CY );
	OUT_3E_D <= NOT(PS_LOGIC_GATE_F_1 AND PS_CMP_HIGH AND OUT_3G_K );
	OUT_5G_C <= NOT(MS_UNITS_LATCH AND MS_BODY_LATCH );
	OUT_4G_R <= NOT(OUT_5G_C AND PS_CMP_MODE_B_CYCLE );
	OUT_3G_K <= NOT OUT_4G_R;
	OUT_DOT_4B <= OUT_4A_C OR OUT_4B_C;
	OUT_DOT_3B <= OUT_3B_P OR PS_PULL_OFF_CMP_HI_STAR_1311_SCAN OR OUT_3C_E;
	OUT_DOT_4C <= OUT_4C_G OR OUT_4D_G;

	PS_HIGH <= OUT_1A_C;
	MS_HIGH <= OUT_1C_B;
	MS_1401_DOT_C_OP_DOT_I_RING_4_TIME <= OUT_5D_D;
	PS_UNITS_OR_BODY_LATCHES <= OUT_5G_C;
	PS_EQUAL_LOW_LATCHES_SET <= OUT_3G_K;
	MS_EQUAL_LOW_LATCHES_RESET <= OUT_DOT_4B;

	Latch_3B: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3B_P_Latch,
		Q => OUT_3B_P,
		QBar => OPEN );

	Latch_2B: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_2B_NoPin_Latch,
		Q => OUT_2B_NoPin,
		QBar => OPEN );


end;
