{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554111004491 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554111004507 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 01 15:00:04 2019 " "Processing started: Mon Apr 01 15:00:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554111004507 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554111004507 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mult -c mult " "Command: quartus_map --read_settings_files=on --write_settings_files=off mult -c mult" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554111004507 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1554111005182 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1554111005182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multtop.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file multtop.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MultTop-Behavioral " "Found design unit 1: MultTop-Behavioral" {  } { { "MultTop.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/RTL_mult/MultTop.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554111019358 ""} { "Info" "ISGN_ENTITY_NAME" "1 MultTop " "Found entity 1: MultTop" {  } { { "MultTop.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/RTL_mult/MultTop.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554111019358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554111019358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_components.vhdl 7 3 " "Found 7 design units, including 3 entities, in source file mult_components.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult_components " "Found design unit 1: mult_components" {  } { { "mult_components.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/RTL_mult/mult_components.vhdl" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554111019358 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 RegN-Behavioral " "Found design unit 2: RegN-Behavioral" {  } { { "mult_components.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/RTL_mult/mult_components.vhdl" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554111019358 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AdderN-Behavioral " "Found design unit 3: AdderN-Behavioral" {  } { { "mult_components.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/RTL_mult/mult_components.vhdl" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554111019358 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 Controller-Behavioral " "Found design unit 4: Controller-Behavioral" {  } { { "mult_components.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/RTL_mult/mult_components.vhdl" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554111019358 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegN " "Found entity 1: RegN" {  } { { "mult_components.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/RTL_mult/mult_components.vhdl" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554111019358 ""} { "Info" "ISGN_ENTITY_NAME" "2 AdderN " "Found entity 2: AdderN" {  } { { "mult_components.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/RTL_mult/mult_components.vhdl" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554111019358 ""} { "Info" "ISGN_ENTITY_NAME" "3 Controller " "Found entity 3: Controller" {  } { { "mult_components.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/RTL_mult/mult_components.vhdl" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554111019358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554111019358 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MultTop " "Elaborating entity \"MultTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1554111019412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:C " "Elaborating entity \"Controller\" for hierarchy \"Controller:C\"" {  } { { "MultTop.vhdl" "C" { Text "C:/intelFPGA_lite/18.1/Projects/RTL_mult/MultTop.vhdl" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554111019427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AdderN AdderN:A " "Elaborating entity \"AdderN\" for hierarchy \"AdderN:A\"" {  } { { "MultTop.vhdl" "A" { Text "C:/intelFPGA_lite/18.1/Projects/RTL_mult/MultTop.vhdl" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554111019427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegN RegN:M " "Elaborating entity \"RegN\" for hierarchy \"RegN:M\"" {  } { { "MultTop.vhdl" "M" { Text "C:/intelFPGA_lite/18.1/Projects/RTL_mult/MultTop.vhdl" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554111019427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegN RegN:ACC " "Elaborating entity \"RegN\" for hierarchy \"RegN:ACC\"" {  } { { "MultTop.vhdl" "ACC" { Text "C:/intelFPGA_lite/18.1/Projects/RTL_mult/MultTop.vhdl" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554111019427 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "47 " "Implemented 47 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1554111019813 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1554111019813 ""} { "Info" "ICUT_CUT_TM_LCELLS" "28 " "Implemented 28 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1554111019813 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1554111019813 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554111019897 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 01 15:00:19 2019 " "Processing ended: Mon Apr 01 15:00:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554111019897 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554111019897 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554111019897 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554111019897 ""}
