
AVRASM ver. 2.1.30  E:\university\3991\Az-digital\az5\5-mahdie_ahmadi\codevision\DC_and_steper_motors\Debug\List\motors.asm Fri Oct 30 18:42:54 2020

E:\university\3991\Az-digital\az5\5-mahdie_ahmadi\codevision\DC_and_steper_motors\Debug\List\motors.asm(1088): warning: Register r5 already defined by the .DEF directive
E:\university\3991\Az-digital\az5\5-mahdie_ahmadi\codevision\DC_and_steper_motors\Debug\List\motors.asm(1089): warning: Register r4 already defined by the .DEF directive
E:\university\3991\Az-digital\az5\5-mahdie_ahmadi\codevision\DC_and_steper_motors\Debug\List\motors.asm(1090): warning: Register r7 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega16
                 ;Program type           : Application
                 ;Clock frequency        : 8.000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 256 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega16
                 	#pragma AVRPART MEMORY PROG_FLASH 16384
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x045F
                 	.EQU __DSTACK_SIZE=0x0100
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	CALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF __lcd_x=R5
                 	.DEF __lcd_y=R4
                 	.DEF __lcd_maxx=R7
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 002f 	JMP  __RESET
000002 940c 005c 	JMP  _ext_int0_isr
000004 940c 005d 	JMP  _ext_int1_isr
000006 940c 0065 	JMP  _timer2_comp_isr
000008 940c 0060 	JMP  _timer2_ovf_isr
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 005e 	JMP  _timer0_ovf_isr
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 005f 	JMP  _timer0_comp_isr
000028 940c 0000 	JMP  0x00
                 
                 _0x2000003:
00002a c080      	.DB  0x80,0xC0
                 
                 __GLOBAL_INI_TBL:
00002b 0002      	.DW  0x02
00002c 0160      	.DW  __base_y_G100
00002d 0054      	.DW  _0x2000003*2
                 
                 _0xFFFFFFFF:
00002e 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
00002f 94f8      	CLI
000030 27ee      	CLR  R30
000031 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000032 e0f1      	LDI  R31,1
000033 bffb      	OUT  GICR,R31
000034 bfeb      	OUT  GICR,R30
000035 bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
000036 e08d      	LDI  R24,(14-2)+1
000037 e0a2      	LDI  R26,2
000038 27bb      	CLR  R27
                 __CLEAR_REG:
000039 93ed      	ST   X+,R30
00003a 958a      	DEC  R24
00003b f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
00003c e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
00003d e094      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
00003e e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
00003f 93ed      	ST   X+,R30
000040 9701      	SBIW R24,1
000041 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000042 e5e6      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000043 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000044 9185      	LPM  R24,Z+
000045 9195      	LPM  R25,Z+
000046 9700      	SBIW R24,0
000047 f061      	BREQ __GLOBAL_INI_END
000048 91a5      	LPM  R26,Z+
000049 91b5      	LPM  R27,Z+
00004a 9005      	LPM  R0,Z+
00004b 9015      	LPM  R1,Z+
00004c 01bf      	MOVW R22,R30
00004d 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
00004e 9005      	LPM  R0,Z+
00004f 920d      	ST   X+,R0
000050 9701      	SBIW R24,1
000051 f7e1      	BRNE __GLOBAL_INI_LOOP
000052 01fb      	MOVW R30,R22
000053 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
000054 e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
000055 bfed      	OUT  SPL,R30
000056 e0e4      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000057 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000058 e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000059 e0d1      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
00005a 940c 0066 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x160
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 10/30/2020
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega16
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 8.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 256
                 ;*******************************************************/
                 ;
                 ;#include <mega16.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x40
                 	.EQU __sm_mask=0xB0
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0xA0
                 	.EQU __sm_ext_standby=0xB0
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;
                 ;// Alphanumeric LCD functions
                 ;#include <alcd.h>
                 ;#include <set_dutycycle.h>
                 ;
                 ;// Declare your global variables here
                 ;
                 ;// External Interrupt 0 service routine
                 ;interrupt [EXT_INT0] void ext_int0_isr(void)
                 ; 0000 0022 {
                 
                 	.CSEG
                 _ext_int0_isr:
                 ; .FSTART _ext_int0_isr
                 ; 0000 0023 // Place your code here
                 ; 0000 0024 
                 ; 0000 0025 }
00005c 9518      	RETI
                 ; .FEND
                 ;
                 ;// External Interrupt 1 service routine
                 ;interrupt [EXT_INT1] void ext_int1_isr(void)
                 ; 0000 0029 {
                 _ext_int1_isr:
                 ; .FSTART _ext_int1_isr
                 ; 0000 002A // Place your code here
                 ; 0000 002B 
                 ; 0000 002C }
00005d 9518      	RETI
                 ; .FEND
                 ;
                 ;// Timer 0 overflow interrupt service routine
                 ;interrupt [TIM0_OVF] void timer0_ovf_isr(void)
                 ; 0000 0030 {
                 _timer0_ovf_isr:
                 ; .FSTART _timer0_ovf_isr
                 ; 0000 0031 // Place your code here
                 ; 0000 0032 
                 ; 0000 0033 }
00005e 9518      	RETI
                 ; .FEND
                 ;
                 ;// Timer 0 output compare interrupt service routine
                 ;interrupt [TIM0_COMP] void timer0_comp_isr(void)
                 ; 0000 0037 {
                 _timer0_comp_isr:
                 ; .FSTART _timer0_comp_isr
                 ; 0000 0038 // Place your code here
                 ; 0000 0039 
                 ; 0000 003A }
00005f 9518      	RETI
                 ; .FEND
                 ;
                 ;// Timer2 overflow interrupt service routine
                 ;interrupt [TIM2_OVF] void timer2_ovf_isr(void)
                 ; 0000 003E {
                 _timer2_ovf_isr:
                 ; .FSTART _timer2_ovf_isr
000060 93ea      	ST   -Y,R30
                 ; 0000 003F // Reinitialize Timer2 value
                 ; 0000 0040 TCNT2=0xB2;
000061 ebe2      	LDI  R30,LOW(178)
000062 bde4      	OUT  0x24,R30
                 ; 0000 0041 // Place your code here
                 ; 0000 0042 
                 ; 0000 0043 }
000063 91e9      	LD   R30,Y+
000064 9518      	RETI
                 ; .FEND
                 ;
                 ;// Timer2 output compare interrupt service routine
                 ;interrupt [TIM2_COMP] void timer2_comp_isr(void)
                 ; 0000 0047 {
                 _timer2_comp_isr:
                 ; .FSTART _timer2_comp_isr
                 ; 0000 0048 // Place your code here
                 ; 0000 0049 
                 ; 0000 004A }
000065 9518      	RETI
                 ; .FEND
                 ;
                 ;void main(void)
                 ; 0000 004D {
                 _main:
                 ; .FSTART _main
                 ; 0000 004E // Declare your local variables here
                 ; 0000 004F 
                 ; 0000 0050 // Input/Output Ports initialization
                 ; 0000 0051 // Port A initialization
                 ; 0000 0052 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0053 DDRA=(0<<DDA7) | (0<<DDA6) | (0<<DDA5) | (0<<DDA4) | (0<<DDA3) | (0<<DDA2) | (0<<DDA1) | (0<<DDA0);
000066 e0e0      	LDI  R30,LOW(0)
000067 bbea      	OUT  0x1A,R30
                 ; 0000 0054 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0055 PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (0<<PORTA4) | (0<<PORTA3) | (0<<PORTA2) | (0<<PORTA1) | (0<<PORTA0);
000068 bbeb      	OUT  0x1B,R30
                 ; 0000 0056 
                 ; 0000 0057 // Port B initialization
                 ; 0000 0058 // Function: Bit7=Out Bit6=Out Bit5=Out Bit4=Out Bit3=Out Bit2=Out Bit1=Out Bit0=Out
                 ; 0000 0059 DDRB=(1<<DDB7) | (1<<DDB6) | (1<<DDB5) | (1<<DDB4) | (1<<DDB3) | (1<<DDB2) | (1<<DDB1) | (1<<DDB0);
000069 efef      	LDI  R30,LOW(255)
00006a bbe7      	OUT  0x17,R30
                 ; 0000 005A // State: Bit7=0 Bit6=0 Bit5=0 Bit4=0 Bit3=0 Bit2=0 Bit1=0 Bit0=0
                 ; 0000 005B PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
00006b e0e0      	LDI  R30,LOW(0)
00006c bbe8      	OUT  0x18,R30
                 ; 0000 005C 
                 ; 0000 005D // Port C initialization
                 ; 0000 005E // Function: Bit7=Out Bit6=Out Bit5=Out Bit4=Out Bit3=Out Bit2=Out Bit1=Out Bit0=Out
                 ; 0000 005F DDRC=(1<<DDC7) | (1<<DDC6) | (1<<DDC5) | (1<<DDC4) | (1<<DDC3) | (1<<DDC2) | (1<<DDC1) | (1<<DDC0);
00006d efef      	LDI  R30,LOW(255)
00006e bbe4      	OUT  0x14,R30
                 ; 0000 0060 // State: Bit7=0 Bit6=0 Bit5=0 Bit4=0 Bit3=0 Bit2=0 Bit1=0 Bit0=0
                 ; 0000 0061 PORTC=(0<<PORTC7) | (0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
00006f e0e0      	LDI  R30,LOW(0)
000070 bbe5      	OUT  0x15,R30
                 ; 0000 0062 
                 ; 0000 0063 // Port D initialization
                 ; 0000 0064 // Function: Bit7=Out Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0065 DDRD=(1<<DDD7) | (0<<DDD6) | (0<<DDD5) | (0<<DDD4) | (0<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
000071 e8e0      	LDI  R30,LOW(128)
000072 bbe1      	OUT  0x11,R30
                 ; 0000 0066 // State: Bit7=0 Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0067 PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
000073 e0e0      	LDI  R30,LOW(0)
000074 bbe2      	OUT  0x12,R30
                 ; 0000 0068 
                 ; 0000 0069 // Timer/Counter 0 initialization
                 ; 0000 006A // Clock source: System Clock
                 ; 0000 006B // Clock value: 7.813 kHz
                 ; 0000 006C // Mode: Phase correct PWM top=0xFF
                 ; 0000 006D // OC0 output: Non-Inverted PWM
                 ; 0000 006E // Timer Period: 65.28 ms
                 ; 0000 006F // Output Pulse(s):
                 ; 0000 0070 // OC0 Period: 65.28 ms Width: 6.656 ms
                 ; 0000 0071 TCCR0=(1<<WGM00) | (1<<COM01) | (0<<COM00) | (0<<WGM01) | (1<<CS02) | (0<<CS01) | (1<<CS00);
000075 e6e5      	LDI  R30,LOW(101)
000076 bfe3      	OUT  0x33,R30
                 ; 0000 0072 TCNT0=0x00;
000077 e0e0      	LDI  R30,LOW(0)
000078 bfe2      	OUT  0x32,R30
                 ; 0000 0073 OCR0=0xE5;
000079 eee5      	LDI  R30,LOW(229)
00007a bfec      	OUT  0x3C,R30
                 ; 0000 0074 
                 ; 0000 0075 // Timer/Counter 1 initialization
                 ; 0000 0076 // Clock source: System Clock
                 ; 0000 0077 // Clock value: Timer1 Stopped
                 ; 0000 0078 // Mode: Normal top=0xFFFF
                 ; 0000 0079 // OC1A output: Disconnected
                 ; 0000 007A // OC1B output: Disconnected
                 ; 0000 007B // Noise Canceler: Off
                 ; 0000 007C // Input Capture on Falling Edge
                 ; 0000 007D // Timer1 Overflow Interrupt: Off
                 ; 0000 007E // Input Capture Interrupt: Off
                 ; 0000 007F // Compare A Match Interrupt: Off
                 ; 0000 0080 // Compare B Match Interrupt: Off
                 ; 0000 0081 TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
00007b e0e0      	LDI  R30,LOW(0)
00007c bdef      	OUT  0x2F,R30
                 ; 0000 0082 TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
00007d bdee      	OUT  0x2E,R30
                 ; 0000 0083 TCNT1H=0x00;
00007e bded      	OUT  0x2D,R30
                 ; 0000 0084 TCNT1L=0x00;
00007f bdec      	OUT  0x2C,R30
                 ; 0000 0085 ICR1H=0x00;
000080 bde7      	OUT  0x27,R30
                 ; 0000 0086 ICR1L=0x00;
000081 bde6      	OUT  0x26,R30
                 ; 0000 0087 OCR1AH=0x00;
000082 bdeb      	OUT  0x2B,R30
                 ; 0000 0088 OCR1AL=0x00;
000083 bdea      	OUT  0x2A,R30
                 ; 0000 0089 OCR1BH=0x00;
000084 bde9      	OUT  0x29,R30
                 ; 0000 008A OCR1BL=0x00;
000085 bde8      	OUT  0x28,R30
                 ; 0000 008B 
                 ; 0000 008C // Timer/Counter 2 initialization
                 ; 0000 008D // Clock source: System Clock
                 ; 0000 008E // Clock value: 7.813 kHz
                 ; 0000 008F // Mode: Normal top=0xFF
                 ; 0000 0090 // OC2 output: Set on compare match
                 ; 0000 0091 // Timer Period: 9.984 ms
                 ; 0000 0092 // Output Pulse(s):
                 ; 0000 0093 // OC2 Period: 9.984 ms
                 ; 0000 0094 ASSR=0<<AS2;
000086 bde2      	OUT  0x22,R30
                 ; 0000 0095 TCCR2=(0<<PWM2) | (1<<COM21) | (1<<COM20) | (0<<CTC2) | (1<<CS22) | (1<<CS21) | (1<<CS20);
000087 e3e7      	LDI  R30,LOW(55)
000088 bde5      	OUT  0x25,R30
                 ; 0000 0096 TCNT2=0xB2;
000089 ebe2      	LDI  R30,LOW(178)
00008a bde4      	OUT  0x24,R30
                 ; 0000 0097 OCR2=0x00;
00008b e0e0      	LDI  R30,LOW(0)
00008c bde3      	OUT  0x23,R30
                 ; 0000 0098 
                 ; 0000 0099 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 009A TIMSK=(1<<OCIE2) | (1<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (1<<OCIE0) | (1<<TOIE0);
00008d ece3      	LDI  R30,LOW(195)
00008e bfe9      	OUT  0x39,R30
                 ; 0000 009B 
                 ; 0000 009C // External Interrupt(s) initialization
                 ; 0000 009D // INT0: On
                 ; 0000 009E // INT0 Mode: Falling Edge
                 ; 0000 009F // INT1: On
                 ; 0000 00A0 // INT1 Mode: Falling Edge
                 ; 0000 00A1 // INT2: Off
                 ; 0000 00A2 GICR|=(1<<INT1) | (1<<INT0) | (0<<INT2);
00008f b7eb      	IN   R30,0x3B
000090 6ce0      	ORI  R30,LOW(0xC0)
000091 bfeb      	OUT  0x3B,R30
                 ; 0000 00A3 MCUCR=(1<<ISC11) | (0<<ISC10) | (1<<ISC01) | (0<<ISC00);
000092 e0ea      	LDI  R30,LOW(10)
000093 bfe5      	OUT  0x35,R30
                 ; 0000 00A4 MCUCSR=(0<<ISC2);
000094 e0e0      	LDI  R30,LOW(0)
000095 bfe4      	OUT  0x34,R30
                 ; 0000 00A5 GIFR=(1<<INTF1) | (1<<INTF0) | (0<<INTF2);
000096 ece0      	LDI  R30,LOW(192)
000097 bfea      	OUT  0x3A,R30
                 ; 0000 00A6 
                 ; 0000 00A7 // USART initialization
                 ; 0000 00A8 // USART disabled
                 ; 0000 00A9 UCSRB=(0<<RXCIE) | (0<<TXCIE) | (0<<UDRIE) | (0<<RXEN) | (0<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
000098 e0e0      	LDI  R30,LOW(0)
000099 b9ea      	OUT  0xA,R30
                 ; 0000 00AA 
                 ; 0000 00AB // Analog Comparator initialization
                 ; 0000 00AC // Analog Comparator: Off
                 ; 0000 00AD // The Analog Comparator's positive input is
                 ; 0000 00AE // connected to the AIN0 pin
                 ; 0000 00AF // The Analog Comparator's negative input is
                 ; 0000 00B0 // connected to the AIN1 pin
                 ; 0000 00B1 ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
00009a e8e0      	LDI  R30,LOW(128)
00009b b9e8      	OUT  0x8,R30
                 ; 0000 00B2 SFIOR=(0<<ACME);
00009c e0e0      	LDI  R30,LOW(0)
00009d bfe0      	OUT  0x30,R30
                 ; 0000 00B3 
                 ; 0000 00B4 // ADC initialization
                 ; 0000 00B5 // ADC disabled
                 ; 0000 00B6 ADCSRA=(0<<ADEN) | (0<<ADSC) | (0<<ADATE) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (0<<ADPS1) | (0<<ADPS0);
00009e b9e6      	OUT  0x6,R30
                 ; 0000 00B7 
                 ; 0000 00B8 // SPI initialization
                 ; 0000 00B9 // SPI disabled
                 ; 0000 00BA SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
00009f b9ed      	OUT  0xD,R30
                 ; 0000 00BB 
                 ; 0000 00BC // TWI initialization
                 ; 0000 00BD // TWI disabled
                 ; 0000 00BE TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
0000a0 bfe6      	OUT  0x36,R30
                 ; 0000 00BF 
                 ; 0000 00C0 // Alphanumeric LCD initialization
                 ; 0000 00C1 // Connections are specified in the
                 ; 0000 00C2 // Project|Configure|C Compiler|Libraries|Alphanumeric LCD menu:
                 ; 0000 00C3 // RS - PORTC Bit 0
                 ; 0000 00C4 // RD - PORTC Bit 1
                 ; 0000 00C5 // EN - PORTC Bit 2
                 ; 0000 00C6 // D4 - PORTC Bit 4
                 ; 0000 00C7 // D5 - PORTC Bit 5
                 ; 0000 00C8 // D6 - PORTC Bit 6
                 ; 0000 00C9 // D7 - PORTC Bit 7
                 ; 0000 00CA // Characters/line: 8
                 ; 0000 00CB lcd_init(8);
0000a1 e0a8      	LDI  R26,LOW(8)
0000a2 940e 00f1 	CALL _lcd_init
                 ; 0000 00CC 
                 ; 0000 00CD // Global enable interrupts
                 ; 0000 00CE #asm("sei")
0000a4 9478      	sei
                 ; 0000 00CF 
                 ; 0000 00D0 while (1)
                 _0x3:
                 ; 0000 00D1       {
                 ; 0000 00D2       // Place your code here
                 ; 0000 00D3        set_dutycycle();
0000a5 d002      	RCALL _set_dutycycle
                 ; 0000 00D4       }
0000a6 cffe      	RJMP _0x3
                 ; 0000 00D5 }
                 _0x6:
0000a7 cfff      	RJMP _0x6
                 ; .FEND
                 ;
                 ;#include <mega16.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 ;
                 ;void set_dutycycle (void){
                 ; 0001 0004 void set_dutycycle (void){
                 
                 	.CSEG
                 _set_dutycycle:
                 ; .FSTART _set_dutycycle
                 ; 0001 0005 
                 ; 0001 0006     int pina;
                 ; 0001 0007     float duty;
                 ; 0001 0008 
                 ; 0001 0009     pina = PINA;
0000a8 9724      	SBIW R28,4
0000a9 931a      	ST   -Y,R17
0000aa 930a      	ST   -Y,R16
                 ;	pina -> R16,R17
                 ;	duty -> Y+2
0000ab b309      	IN   R16,25
0000ac 2711      	CLR  R17
                 ; 0001 000A     duty = (90*pina/255)+5;
0000ad 01f8      	MOVW R30,R16
0000ae e5aa      	LDI  R26,LOW(90)
0000af e0b0      	LDI  R27,HIGH(90)
0000b0 940e 01cd 	CALL __MULW12
0000b2 01df      	MOVW R26,R30
0000b3 efef      	LDI  R30,LOW(255)
0000b4 e0f0      	LDI  R31,HIGH(255)
0000b5 940e 01e5 	CALL __DIVW21
0000b7 9635      	ADIW R30,5
0000b8 940e 01c0 	CALL __CWD1
0000ba 940e 0186 	CALL __CDF1
                +
0000bc 83ea     +STD Y + 2 , R30
0000bd 83fb     +STD Y + 2 + 1 , R31
0000be 836c     +STD Y + 2 + 2 , R22
0000bf 837d     +STD Y + 2 + 3 , R23
                 	__PUTD1S 2
                 ; 0001 000B     OCR0 = duty;
0000c0 940e 014d 	CALL __CFD1U
0000c2 bfec      	OUT  0x3C,R30
                 ; 0001 000C 
                 ; 0001 000D }
0000c3 8119      	LDD  R17,Y+1
0000c4 8108      	LDD  R16,Y+0
0000c5 9626      	ADIW R28,6
0000c6 9508      	RET
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.DSEG
                 
                 	.CSEG
                 __lcd_write_nibble_G100:
                 ; .FSTART __lcd_write_nibble_G100
0000c7 93aa      	ST   -Y,R26
0000c8 b3e5      	IN   R30,0x15
0000c9 70ef      	ANDI R30,LOW(0xF)
0000ca 2fae      	MOV  R26,R30
0000cb 81e8      	LD   R30,Y
0000cc 7fe0      	ANDI R30,LOW(0xF0)
0000cd 2bea      	OR   R30,R26
0000ce bbe5      	OUT  0x15,R30
                +
0000cf e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
0000d0 958a     +DEC R24
0000d1 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
0000d2 9aaa      	SBI  0x15,2
                +
0000d3 e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
0000d4 958a     +DEC R24
0000d5 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
0000d6 98aa      	CBI  0x15,2
                +
0000d7 e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
0000d8 958a     +DEC R24
0000d9 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
0000da c03f      	RJMP _0x2020001
                 ; .FEND
                 __lcd_write_data:
                 ; .FSTART __lcd_write_data
0000db 93aa      	ST   -Y,R26
0000dc 81a8      	LD   R26,Y
0000dd dfe9      	RCALL __lcd_write_nibble_G100
0000de 81e8          ld    r30,y
0000df 95e2          swap  r30
0000e0 83e8          st    y,r30
0000e1 81a8      	LD   R26,Y
0000e2 dfe4      	RCALL __lcd_write_nibble_G100
                +
0000e3 e885     +LDI R24 , LOW ( 133 )
                +__DELAY_USB_LOOP :
0000e4 958a     +DEC R24
0000e5 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 133
0000e6 c033      	RJMP _0x2020001
                 ; .FEND
                 _lcd_clear:
                 ; .FSTART _lcd_clear
0000e7 e0a2      	LDI  R26,LOW(2)
0000e8 d033      	RCALL SUBOPT_0x0
0000e9 e0ac      	LDI  R26,LOW(12)
0000ea dff0      	RCALL __lcd_write_data
0000eb e0a1      	LDI  R26,LOW(1)
0000ec d02f      	RCALL SUBOPT_0x0
0000ed e0e0      	LDI  R30,LOW(0)
0000ee 2e4e      	MOV  R4,R30
0000ef 2e5e      	MOV  R5,R30
0000f0 9508      	RET
                 ; .FEND
                 _lcd_init:
                 ; .FSTART _lcd_init
0000f1 93aa      	ST   -Y,R26
0000f2 b3e4      	IN   R30,0x14
0000f3 6fe0      	ORI  R30,LOW(0xF0)
0000f4 bbe4      	OUT  0x14,R30
0000f5 9aa2      	SBI  0x14,2
0000f6 9aa0      	SBI  0x14,0
0000f7 9aa1      	SBI  0x14,1
0000f8 98aa      	CBI  0x15,2
0000f9 98a8      	CBI  0x15,0
0000fa 98a9      	CBI  0x15,1
0000fb 8078      	LDD  R7,Y+0
0000fc 81e8      	LD   R30,Y
0000fd 58e0      	SUBI R30,-LOW(128)
                +
0000fe 93e0 0162+STS __base_y_G100 + ( 2 ) , R30
                 	__PUTB1MN __base_y_G100,2
000100 81e8      	LD   R30,Y
000101 54e0      	SUBI R30,-LOW(192)
                +
000102 93e0 0163+STS __base_y_G100 + ( 3 ) , R30
                 	__PUTB1MN __base_y_G100,3
000104 e1a4      	LDI  R26,LOW(20)
000105 e0b0      	LDI  R27,0
000106 940e 0128 	CALL _delay_ms
000108 d018      	RCALL SUBOPT_0x1
000109 d017      	RCALL SUBOPT_0x1
00010a d016      	RCALL SUBOPT_0x1
00010b e2a0      	LDI  R26,LOW(32)
00010c dfba      	RCALL __lcd_write_nibble_G100
                +
00010d ec88     +LDI R24 , LOW ( 200 )
00010e e090     +LDI R25 , HIGH ( 200 )
                +__DELAY_USW_LOOP :
00010f 9701     +SBIW R24 , 1
000110 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 200
000111 e2a8      	LDI  R26,LOW(40)
000112 dfc8      	RCALL __lcd_write_data
000113 e0a4      	LDI  R26,LOW(4)
000114 dfc6      	RCALL __lcd_write_data
000115 e8a5      	LDI  R26,LOW(133)
000116 dfc4      	RCALL __lcd_write_data
000117 e0a6      	LDI  R26,LOW(6)
000118 dfc2      	RCALL __lcd_write_data
000119 dfcd      	RCALL _lcd_clear
                 _0x2020001:
00011a 9621      	ADIW R28,1
00011b 9508      	RET
                 ; .FEND
                 
                 	.DSEG
                 __base_y_G100:
000160           	.BYTE 0x4
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x0:
00011c dfbe      	RCALL __lcd_write_data
00011d e0a3      	LDI  R26,LOW(3)
00011e e0b0      	LDI  R27,0
00011f 940c 0128 	JMP  _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:7 WORDS
                 SUBOPT_0x1:
000121 e3a0      	LDI  R26,LOW(48)
000122 dfa4      	RCALL __lcd_write_nibble_G100
                +
000123 ec88     +LDI R24 , LOW ( 200 )
000124 e090     +LDI R25 , HIGH ( 200 )
                +__DELAY_USW_LOOP :
000125 9701     +SBIW R24 , 1
000126 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 200
000127 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
000128 9610      	adiw r26,0
000129 f039      	breq __delay_ms1
                 __delay_ms0:
                +
00012a ed80     +LDI R24 , LOW ( 0x7D0 )
00012b e097     +LDI R25 , HIGH ( 0x7D0 )
                +__DELAY_USW_LOOP :
00012c 9701     +SBIW R24 , 1
00012d f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0x7D0
00012e 95a8      	wdr
00012f 9711      	sbiw r26,1
000130 f7c9      	brne __delay_ms0
                 __delay_ms1:
000131 9508      	ret
                 
                 __REPACK:
000132 e850      	LDI  R21,0x80
000133 2757      	EOR  R21,R23
000134 f411      	BRNE __REPACK0
000135 935f      	PUSH R21
000136 c06b      	RJMP __ZERORES
                 __REPACK0:
000137 3f5f      	CPI  R21,0xFF
000138 f031      	BREQ __REPACK1
000139 0f66      	LSL  R22
00013a 0c00      	LSL  R0
00013b 9557      	ROR  R21
00013c 9567      	ROR  R22
00013d 2f75      	MOV  R23,R21
00013e 9508      	RET
                 __REPACK1:
00013f 935f      	PUSH R21
000140 2000      	TST  R0
000141 f00a      	BRMI __REPACK2
000142 c06b      	RJMP __MAXRES
                 __REPACK2:
000143 c064      	RJMP __MINRES
                 
                 __UNPACK1:
000144 e850      	LDI  R21,0x80
000145 2e07      	MOV  R0,R23
000146 2205      	AND  R0,R21
000147 0f66      	LSL  R22
000148 1f77      	ROL  R23
000149 2775      	EOR  R23,R21
00014a 0f55      	LSL  R21
00014b 9567      	ROR  R22
00014c 9508      	RET
                 
                 __CFD1U:
00014d 9468      	SET
00014e c001      	RJMP __CFD1U0
                 __CFD1:
00014f 94e8      	CLT
                 __CFD1U0:
000150 935f      	PUSH R21
000151 dff2      	RCALL __UNPACK1
000152 3870      	CPI  R23,0x80
000153 f018      	BRLO __CFD10
000154 3f7f      	CPI  R23,0xFF
000155 f408      	BRCC __CFD10
000156 c04b      	RJMP __ZERORES
                 __CFD10:
000157 e156      	LDI  R21,22
000158 1b57      	SUB  R21,R23
000159 f4aa      	BRPL __CFD11
00015a 9551      	NEG  R21
00015b 3058      	CPI  R21,8
00015c f40e      	BRTC __CFD19
00015d 3059      	CPI  R21,9
                 __CFD19:
00015e f030      	BRLO __CFD17
00015f efef      	SER  R30
000160 efff      	SER  R31
000161 ef6f      	SER  R22
000162 e77f      	LDI  R23,0x7F
000163 f977      	BLD  R23,7
000164 c01a      	RJMP __CFD15
                 __CFD17:
000165 2777      	CLR  R23
000166 2355      	TST  R21
000167 f0b9      	BREQ __CFD15
                 __CFD18:
000168 0fee      	LSL  R30
000169 1fff      	ROL  R31
00016a 1f66      	ROL  R22
00016b 1f77      	ROL  R23
00016c 955a      	DEC  R21
00016d f7d1      	BRNE __CFD18
00016e c010      	RJMP __CFD15
                 __CFD11:
00016f 2777      	CLR  R23
                 __CFD12:
000170 3058      	CPI  R21,8
000171 f028      	BRLO __CFD13
000172 2fef      	MOV  R30,R31
000173 2ff6      	MOV  R31,R22
000174 2f67      	MOV  R22,R23
000175 5058      	SUBI R21,8
000176 cff9      	RJMP __CFD12
                 __CFD13:
000177 2355      	TST  R21
000178 f031      	BREQ __CFD15
                 __CFD14:
000179 9576      	LSR  R23
00017a 9567      	ROR  R22
00017b 95f7      	ROR  R31
00017c 95e7      	ROR  R30
00017d 955a      	DEC  R21
00017e f7d1      	BRNE __CFD14
                 __CFD15:
00017f 2000      	TST  R0
000180 f40a      	BRPL __CFD16
000181 d036      	RCALL __ANEGD1
                 __CFD16:
000182 915f      	POP  R21
000183 9508      	RET
                 
                 __CDF1U:
000184 9468      	SET
000185 c001      	RJMP __CDF1U0
                 __CDF1:
000186 94e8      	CLT
                 __CDF1U0:
000187 9730      	SBIW R30,0
000188 4060      	SBCI R22,0
000189 4070      	SBCI R23,0
00018a f0b1      	BREQ __CDF10
00018b 2400      	CLR  R0
00018c f026      	BRTS __CDF11
00018d 2377      	TST  R23
00018e f412      	BRPL __CDF11
00018f 9400      	COM  R0
000190 d027      	RCALL __ANEGD1
                 __CDF11:
000191 2e17      	MOV  R1,R23
000192 e17e      	LDI  R23,30
000193 2011      	TST  R1
                 __CDF12:
000194 f032      	BRMI __CDF13
000195 957a      	DEC  R23
000196 0fee      	LSL  R30
000197 1fff      	ROL  R31
000198 1f66      	ROL  R22
000199 1c11      	ROL  R1
00019a cff9      	RJMP __CDF12
                 __CDF13:
00019b 2fef      	MOV  R30,R31
00019c 2ff6      	MOV  R31,R22
00019d 2d61      	MOV  R22,R1
00019e 935f      	PUSH R21
00019f df92      	RCALL __REPACK
0001a0 915f      	POP  R21
                 __CDF10:
0001a1 9508      	RET
                 
                 __ZERORES:
0001a2 27ee      	CLR  R30
0001a3 27ff      	CLR  R31
0001a4 2766      	CLR  R22
0001a5 2777      	CLR  R23
0001a6 915f      	POP  R21
0001a7 9508      	RET
                 
                 __MINRES:
0001a8 efef      	SER  R30
0001a9 efff      	SER  R31
0001aa e76f      	LDI  R22,0x7F
0001ab ef7f      	SER  R23
0001ac 915f      	POP  R21
0001ad 9508      	RET
                 
                 __MAXRES:
0001ae efef      	SER  R30
0001af efff      	SER  R31
0001b0 e76f      	LDI  R22,0x7F
0001b1 e77f      	LDI  R23,0x7F
0001b2 915f      	POP  R21
0001b3 9508      	RET
                 
                 __ANEGW1:
0001b4 95f1      	NEG  R31
0001b5 95e1      	NEG  R30
0001b6 40f0      	SBCI R31,0
0001b7 9508      	RET
                 
                 __ANEGD1:
0001b8 95f0      	COM  R31
0001b9 9560      	COM  R22
0001ba 9570      	COM  R23
0001bb 95e1      	NEG  R30
0001bc 4fff      	SBCI R31,-1
0001bd 4f6f      	SBCI R22,-1
0001be 4f7f      	SBCI R23,-1
0001bf 9508      	RET
                 
                 __CWD1:
0001c0 2f6f      	MOV  R22,R31
0001c1 0f66      	ADD  R22,R22
0001c2 0b66      	SBC  R22,R22
0001c3 2f76      	MOV  R23,R22
0001c4 9508      	RET
                 
                 __MULW12U:
0001c5 9ffa      	MUL  R31,R26
0001c6 2df0      	MOV  R31,R0
0001c7 9feb      	MUL  R30,R27
0001c8 0df0      	ADD  R31,R0
0001c9 9fea      	MUL  R30,R26
0001ca 2de0      	MOV  R30,R0
0001cb 0df1      	ADD  R31,R1
0001cc 9508      	RET
                 
                 __MULW12:
0001cd d01c      	RCALL __CHKSIGNW
0001ce dff6      	RCALL __MULW12U
0001cf f40e      	BRTC __MULW121
0001d0 dfe3      	RCALL __ANEGW1
                 __MULW121:
0001d1 9508      	RET
                 
                 __DIVW21U:
0001d2 2400      	CLR  R0
0001d3 2411      	CLR  R1
0001d4 e190      	LDI  R25,16
                 __DIVW21U1:
0001d5 0faa      	LSL  R26
0001d6 1fbb      	ROL  R27
0001d7 1c00      	ROL  R0
0001d8 1c11      	ROL  R1
0001d9 1a0e      	SUB  R0,R30
0001da 0a1f      	SBC  R1,R31
0001db f418      	BRCC __DIVW21U2
0001dc 0e0e      	ADD  R0,R30
0001dd 1e1f      	ADC  R1,R31
0001de c001      	RJMP __DIVW21U3
                 __DIVW21U2:
0001df 60a1      	SBR  R26,1
                 __DIVW21U3:
0001e0 959a      	DEC  R25
0001e1 f799      	BRNE __DIVW21U1
0001e2 01fd      	MOVW R30,R26
0001e3 01d0      	MOVW R26,R0
0001e4 9508      	RET
                 
                 __DIVW21:
0001e5 d004      	RCALL __CHKSIGNW
0001e6 dfeb      	RCALL __DIVW21U
0001e7 f40e      	BRTC __DIVW211
0001e8 dfcb      	RCALL __ANEGW1
                 __DIVW211:
0001e9 9508      	RET
                 
                 __CHKSIGNW:
0001ea 94e8      	CLT
0001eb fff7      	SBRS R31,7
0001ec c002      	RJMP __CHKSW1
0001ed dfc6      	RCALL __ANEGW1
0001ee 9468      	SET
                 __CHKSW1:
0001ef ffb7      	SBRS R27,7
0001f0 c006      	RJMP __CHKSW2
0001f1 95a0      	COM  R26
0001f2 95b0      	COM  R27
0001f3 9611      	ADIW R26,1
0001f4 f800      	BLD  R0,0
0001f5 9403      	INC  R0
0001f6 fa00      	BST  R0,0
                 __CHKSW2:
0001f7 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega16 register use summary:
r0 :  22 r1 :  10 r2 :   0 r3 :   0 r4 :   1 r5 :   1 r6 :   0 r7 :   1 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16:   4 r17:   3 r18:   0 r19:   0 r20:   0 r21:  29 r22:  27 r23:  27 
r24:  21 r25:   7 r26:  34 r27:   9 r28:   4 r29:   1 r30: 123 r31:  28 
x  :   3 y  :  21 z  :   7 
Registers used: 21 out of 35 (60.0%)

ATmega16 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   1 add   :   4 
adiw  :   5 and   :   1 andi  :   2 asr   :   0 bclr  :   0 bld   :   2 
brbc  :   0 brbs  :   0 brcc  :   2 brcs  :   0 break :   0 breq  :   6 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   3 
brlt  :   0 brmi  :   2 brne  :  15 brpl  :   3 brsh  :   0 brtc  :   3 
brts  :   1 brvc  :   0 brvs  :   0 bset  :   0 bst   :   1 call  :   7 
cbi   :   4 cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 
clr   :  12 cls   :   0 clt   :   3 clv   :   0 clz   :   0 com   :   6 
cp    :   0 cpc   :   0 cpi   :   6 cpse  :   0 dec   :   9 des   :   0 
eor   :   2 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :   4 inc   :   1 jmp   :  23 ld    :   7 ldd   :   3 ldi   :  72 
lds   :   0 lpm   :   7 lsl   :   7 lsr   :   1 mov   :  16 movw  :   7 
mul   :   3 muls  :   0 mulsu :   0 neg   :   4 nop   :   0 or    :   1 
ori   :   2 out   :  46 pop   :   5 push  :   4 rcall :  28 ret   :  20 
reti  :   6 rjmp  :  18 rol   :  10 ror   :   6 sbc   :   2 sbci  :   6 
sbi   :   4 sbic  :   0 sbis  :   0 sbiw  :   9 sbr   :   1 sbrc  :   0 
sbrs  :   2 sec   :   0 seh   :   0 sei   :   1 sen   :   0 ser   :   8 
ses   :   0 set   :   3 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  10 std   :   4 sts   :   2 sub   :   2 subi  :   3 swap  :   1 
tst   :   6 wdr   :   1 
Instructions used: 65 out of 116 (56.0%)

ATmega16 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0003f0    998     10   1008   16384   6.2%
[.dseg] 0x000060 0x000164      0      4      4    1024   0.4%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 3 warnings
