#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Mar 20 21:42:56 2025
# Process ID: 24408
# Current directory: D:/Design_DSP/Assignmnet_1/Assignment_1/Assignment_1.runs/synth_1
# Command line: vivado.exe -log EightBitAlu.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source EightBitAlu.tcl
# Log file: D:/Design_DSP/Assignmnet_1/Assignment_1/Assignment_1.runs/synth_1/EightBitAlu.vds
# Journal file: D:/Design_DSP/Assignmnet_1/Assignment_1/Assignment_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source EightBitAlu.tcl -notrace
Command: synth_design -top EightBitAlu -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26264 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 563.016 ; gain = 184.934
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'EightBitAlu' [D:/Design_DSP/Assignmnet_1/Assignment_1/Assignment_1.srcs/sources_1/new/EightBitAlu.vhd:26]
INFO: [Synth 8-3491] module 'EightBitAdder' declared at 'D:/Design_DSP/Assignmnet_1/Assignment_1/Assignment_1.srcs/sources_1/new/EightBitAdder.vhd:35' bound to instance 'Adder' of component 'EightBitAdder' [D:/Design_DSP/Assignmnet_1/Assignment_1/Assignment_1.srcs/sources_1/new/EightBitAlu.vhd:58]
INFO: [Synth 8-638] synthesizing module 'EightBitAdder' [D:/Design_DSP/Assignmnet_1/Assignment_1/Assignment_1.srcs/sources_1/new/EightBitAdder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'EightBitAdder' (1#1) [D:/Design_DSP/Assignmnet_1/Assignment_1/Assignment_1.srcs/sources_1/new/EightBitAdder.vhd:43]
INFO: [Synth 8-3491] module 'MUX4in1EightBit' declared at 'D:/Design_DSP/Assignmnet_1/Assignment_1/Assignment_1.srcs/sources_1/new/MUX4in1EightBit.vhd:19' bound to instance 'Mux' of component 'MUX4in1EightBit' [D:/Design_DSP/Assignmnet_1/Assignment_1/Assignment_1.srcs/sources_1/new/EightBitAlu.vhd:68]
INFO: [Synth 8-638] synthesizing module 'MUX4in1EightBit' [D:/Design_DSP/Assignmnet_1/Assignment_1/Assignment_1.srcs/sources_1/new/MUX4in1EightBit.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'MUX4in1EightBit' (2#1) [D:/Design_DSP/Assignmnet_1/Assignment_1/Assignment_1.srcs/sources_1/new/MUX4in1EightBit.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'EightBitAlu' (3#1) [D:/Design_DSP/Assignmnet_1/Assignment_1/Assignment_1.srcs/sources_1/new/EightBitAlu.vhd:26]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 626.586 ; gain = 248.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 626.586 ; gain = 248.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 626.586 ; gain = 248.504
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
WARNING: [Synth 8-327] inferring latch for variable 'Y_reg' [D:/Design_DSP/Assignmnet_1/Assignment_1/Assignment_1.srcs/sources_1/new/MUX4in1EightBit.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 626.586 ; gain = 248.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module EightBitAlu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module EightBitAdder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
	   3 Input      1 Bit         XORs := 1     
Module MUX4in1EightBit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (Mux/Y_reg[7]) is unused and will be removed from module EightBitAlu.
WARNING: [Synth 8-3332] Sequential element (Mux/Y_reg[6]) is unused and will be removed from module EightBitAlu.
WARNING: [Synth 8-3332] Sequential element (Mux/Y_reg[5]) is unused and will be removed from module EightBitAlu.
WARNING: [Synth 8-3332] Sequential element (Mux/Y_reg[4]) is unused and will be removed from module EightBitAlu.
WARNING: [Synth 8-3332] Sequential element (Mux/Y_reg[3]) is unused and will be removed from module EightBitAlu.
WARNING: [Synth 8-3332] Sequential element (Mux/Y_reg[2]) is unused and will be removed from module EightBitAlu.
WARNING: [Synth 8-3332] Sequential element (Mux/Y_reg[1]) is unused and will be removed from module EightBitAlu.
WARNING: [Synth 8-3332] Sequential element (Mux/Y_reg[0]) is unused and will be removed from module EightBitAlu.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 790.461 ; gain = 412.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 793.414 ; gain = 415.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 793.414 ; gain = 415.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 793.469 ; gain = 415.387
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 793.469 ; gain = 415.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 793.469 ; gain = 415.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 793.469 ; gain = 415.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 793.469 ; gain = 415.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 793.469 ; gain = 415.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     2|
|2     |LUT3 |     1|
|3     |LUT4 |     3|
|4     |LUT5 |     6|
|5     |LUT6 |     4|
|6     |IBUF |    19|
|7     |OBUF |     9|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    44|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 793.469 ; gain = 415.387
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 793.469 ; gain = 415.387
Synthesis Optimization Complete : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 793.469 ; gain = 415.387
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 912.543 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 912.543 ; gain = 559.332
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 912.543 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Design_DSP/Assignmnet_1/Assignment_1/Assignment_1.runs/synth_1/EightBitAlu.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file EightBitAlu_utilization_synth.rpt -pb EightBitAlu_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 20 21:43:16 2025...
