# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../TP_video_VGA_2019.srcs/sources_1/bd/design_1/ipshared/4fba" \
"../../../../TP_video_VGA_2019.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_clk_wiz.v" \
"../../../../TP_video_VGA_2019.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.v" \
"../../../../TP_video_VGA_2019.ip_user_files/bd/design_1/ip/design_1_const_GND_1/sim/design_1_const_GND_1.v" \
"../../../../TP_video_VGA_2019.ip_user_files/bd/design_1/ip/design_1_const_VDD_1/sim/design_1_const_VDD_1.v" \
"../../../../TP_video_VGA_2019.ip_user_files/bd/design_1/ip/design_1_v_axi4s_vid_out_0_1/sim/design_1_v_axi4s_vid_out_0_1.v" \
"../../../../TP_video_VGA_2019.ip_user_files/bd/design_1/ip/design_1_v_vid_in_axi4s_0_1/sim/design_1_v_vid_in_axi4s_0_1.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
