#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x560ca83744a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x560ca845b7e0 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
v0x560ca847c430_0 .net "bflag", 0 0, v0x560ca847b230_0;  1 drivers
v0x560ca847c4f0_0 .net "hi", 31 0, v0x560ca847b3d0_0;  1 drivers
v0x560ca847c590_0 .var "imm", 15 0;
v0x560ca847c630_0 .var "imm_instr", 31 0;
v0x560ca847c710_0 .var "instword", 31 0;
v0x560ca847c7d0_0 .net "lo", 31 0, v0x560ca847b590_0;  1 drivers
v0x560ca847c8a0_0 .var "opA", 31 0;
v0x560ca847c940_0 .var "opB", 31 0;
v0x560ca847ca00_0 .var "opcode", 5 0;
v0x560ca847cae0_0 .net "result", 31 0, v0x560ca847bad0_0;  1 drivers
v0x560ca847cbd0_0 .var "rs", 4 0;
v0x560ca847cc90_0 .var "rt", 4 0;
S_0x560ca8449130 .scope module, "dut" "alu" 3 82, 4 1 0, S_0x560ca845b7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x560ca845c560_0 .net *"_ivl_10", 15 0, L_0x560ca848cc40;  1 drivers
L_0x7f606680f018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560ca8461af0_0 .net/2u *"_ivl_14", 15 0, L_0x7f606680f018;  1 drivers
v0x560ca8461e20_0 .net *"_ivl_17", 15 0, L_0x560ca849cef0;  1 drivers
v0x560ca8462b80_0 .net *"_ivl_5", 0 0, L_0x560ca848c850;  1 drivers
v0x560ca84651b0_0 .net *"_ivl_6", 15 0, L_0x560ca848c980;  1 drivers
v0x560ca8465ed0_0 .net *"_ivl_9", 15 0, L_0x560ca848cba0;  1 drivers
v0x560ca847b150_0 .net "addr_rt", 4 0, L_0x560ca849d220;  1 drivers
v0x560ca847b230_0 .var "b_flag", 0 0;
v0x560ca847b2f0_0 .net "funct", 5 0, L_0x560ca848c7b0;  1 drivers
v0x560ca847b3d0_0 .var "hi", 31 0;
v0x560ca847b4b0_0 .net "instructionword", 31 0, v0x560ca847c710_0;  1 drivers
v0x560ca847b590_0 .var "lo", 31 0;
v0x560ca847b670_0 .var "memaddroffset", 31 0;
v0x560ca847b750_0 .var "multresult", 63 0;
v0x560ca847b830_0 .net "op1", 31 0, v0x560ca847c8a0_0;  1 drivers
v0x560ca847b910_0 .net "op2", 31 0, v0x560ca847c940_0;  1 drivers
v0x560ca847b9f0_0 .net "opcode", 5 0, L_0x560ca848c6c0;  1 drivers
v0x560ca847bad0_0 .var "result", 31 0;
v0x560ca847bbb0_0 .net "shamt", 4 0, L_0x560ca849d120;  1 drivers
v0x560ca847bc90_0 .net/s "sign_op1", 31 0, v0x560ca847c8a0_0;  alias, 1 drivers
v0x560ca847bd50_0 .net/s "sign_op2", 31 0, v0x560ca847c940_0;  alias, 1 drivers
v0x560ca847bdf0_0 .net "simmediatedata", 31 0, L_0x560ca848cd50;  1 drivers
v0x560ca847beb0_0 .net "simmediatedatas", 31 0, L_0x560ca848cd50;  alias, 1 drivers
v0x560ca847bf70_0 .net "uimmediatedata", 31 0, L_0x560ca849cfe0;  1 drivers
v0x560ca847c030_0 .net "unsign_op1", 31 0, v0x560ca847c8a0_0;  alias, 1 drivers
v0x560ca847c0f0_0 .net "unsign_op2", 31 0, v0x560ca847c940_0;  alias, 1 drivers
v0x560ca847c200_0 .var "unsigned_result", 31 0;
E_0x560ca83c09d0/0 .event anyedge, v0x560ca847b9f0_0, v0x560ca847b2f0_0, v0x560ca847b910_0, v0x560ca847bbb0_0;
E_0x560ca83c09d0/1 .event anyedge, v0x560ca847b830_0, v0x560ca847b750_0, v0x560ca847b150_0, v0x560ca847bdf0_0;
E_0x560ca83c09d0/2 .event anyedge, v0x560ca847bf70_0, v0x560ca847c200_0;
E_0x560ca83c09d0 .event/or E_0x560ca83c09d0/0, E_0x560ca83c09d0/1, E_0x560ca83c09d0/2;
L_0x560ca848c6c0 .part v0x560ca847c710_0, 26, 6;
L_0x560ca848c7b0 .part v0x560ca847c710_0, 0, 6;
L_0x560ca848c850 .part v0x560ca847c710_0, 15, 1;
LS_0x560ca848c980_0_0 .concat [ 1 1 1 1], L_0x560ca848c850, L_0x560ca848c850, L_0x560ca848c850, L_0x560ca848c850;
LS_0x560ca848c980_0_4 .concat [ 1 1 1 1], L_0x560ca848c850, L_0x560ca848c850, L_0x560ca848c850, L_0x560ca848c850;
LS_0x560ca848c980_0_8 .concat [ 1 1 1 1], L_0x560ca848c850, L_0x560ca848c850, L_0x560ca848c850, L_0x560ca848c850;
LS_0x560ca848c980_0_12 .concat [ 1 1 1 1], L_0x560ca848c850, L_0x560ca848c850, L_0x560ca848c850, L_0x560ca848c850;
L_0x560ca848c980 .concat [ 4 4 4 4], LS_0x560ca848c980_0_0, LS_0x560ca848c980_0_4, LS_0x560ca848c980_0_8, LS_0x560ca848c980_0_12;
L_0x560ca848cba0 .part v0x560ca847c710_0, 0, 16;
L_0x560ca848cc40 .concat [ 16 0 0 0], L_0x560ca848cba0;
L_0x560ca848cd50 .concat [ 16 16 0 0], L_0x560ca848cc40, L_0x560ca848c980;
L_0x560ca849cef0 .part v0x560ca847c710_0, 0, 16;
L_0x560ca849cfe0 .concat [ 16 16 0 0], L_0x560ca849cef0, L_0x7f606680f018;
L_0x560ca849d120 .part v0x560ca847c710_0, 6, 5;
L_0x560ca849d220 .part v0x560ca847c710_0, 16, 5;
S_0x560ca8435fe0 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7f60668586a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x560ca847cd70_0 .net "clk", 0 0, o0x7f60668586a8;  0 drivers
o0x7f60668586d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x560ca847ce50_0 .net "data_address", 31 0, o0x7f60668586d8;  0 drivers
o0x7f6066858708 .functor BUFZ 1, C4<z>; HiZ drive
v0x560ca847cf30_0 .net "data_read", 0 0, o0x7f6066858708;  0 drivers
v0x560ca847d000_0 .var "data_readdata", 31 0;
o0x7f6066858768 .functor BUFZ 1, C4<z>; HiZ drive
v0x560ca847d0e0_0 .net "data_write", 0 0, o0x7f6066858768;  0 drivers
o0x7f6066858798 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x560ca847d1a0_0 .net "data_writedata", 31 0, o0x7f6066858798;  0 drivers
S_0x560ca8448930 .scope module, "instruction_ram" "instruction_ram" 6 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7f60668588e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x560ca847d340_0 .net "instr_address", 31 0, o0x7f60668588e8;  0 drivers
v0x560ca847d440_0 .var "instr_readdata", 31 0;
S_0x560ca8448d00 .scope module, "multu_tb" "multu_tb" 7 1;
 .timescale 0 0;
v0x560ca848bce0_0 .net "active", 0 0, L_0x560ca84a6de0;  1 drivers
v0x560ca848bda0_0 .var "clk", 0 0;
v0x560ca848be40_0 .var "clk_enable", 0 0;
v0x560ca848bf30_0 .net "data_address", 31 0, L_0x560ca84a49b0;  1 drivers
v0x560ca848bfd0_0 .net "data_read", 0 0, L_0x560ca84a2530;  1 drivers
v0x560ca848c0c0_0 .var "data_readdata", 31 0;
v0x560ca848c190_0 .net "data_write", 0 0, L_0x560ca84a2350;  1 drivers
v0x560ca848c260_0 .net "data_writedata", 31 0, L_0x560ca84a46a0;  1 drivers
v0x560ca848c330_0 .net "instr_address", 31 0, L_0x560ca84a5d10;  1 drivers
v0x560ca848c490_0 .var "instr_readdata", 31 0;
v0x560ca848c530_0 .net "register_v0", 31 0, L_0x560ca84a4630;  1 drivers
v0x560ca848c620_0 .var "reset", 0 0;
S_0x560ca845b410 .scope begin, "$unm_blk_3" "$unm_blk_3" 7 36, 7 36 0, S_0x560ca8448d00;
 .timescale 0 0;
v0x560ca847d610_0 .var "expected", 63 0;
v0x560ca847d710_0 .var "funct", 5 0;
v0x560ca847d7f0_0 .var "i", 4 0;
v0x560ca847d8b0_0 .var "imm", 15 0;
v0x560ca847d990_0 .var "imm_instr", 31 0;
v0x560ca847dac0_0 .var "opcode", 5 0;
v0x560ca847dba0_0 .var "r_instr", 31 0;
v0x560ca847dc80_0 .var "rd", 4 0;
v0x560ca847dd60_0 .var "rs", 4 0;
v0x560ca847de40_0 .var "rt", 4 0;
v0x560ca847df20_0 .var "shamt", 4 0;
v0x560ca847e000_0 .var "test", 31 0;
E_0x560ca83bdce0 .event posedge, v0x560ca84802b0_0;
S_0x560ca847e0e0 .scope module, "dut" "mips_cpu_harvard" 7 135, 8 1 0, S_0x560ca8448d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x560ca845c440 .functor OR 1, L_0x560ca849d9e0, L_0x560ca849dd20, C4<0>, C4<0>;
L_0x560ca8461d00 .functor BUFZ 1, L_0x560ca849d530, C4<0>, C4<0>, C4<0>;
L_0x560ca8462a60 .functor BUFZ 1, L_0x560ca849d6d0, C4<0>, C4<0>, C4<0>;
L_0x560ca8465010 .functor BUFZ 1, L_0x560ca849d6d0, C4<0>, C4<0>, C4<0>;
L_0x560ca849e1d0 .functor AND 1, L_0x560ca849d530, L_0x560ca849e5e0, C4<1>, C4<1>;
L_0x560ca8465db0 .functor OR 1, L_0x560ca849e1d0, L_0x560ca849e060, C4<0>, C4<0>;
L_0x560ca83f3e40 .functor OR 1, L_0x560ca8465db0, L_0x560ca849e3f0, C4<0>, C4<0>;
L_0x560ca849e880 .functor OR 1, L_0x560ca83f3e40, L_0x560ca849fee0, C4<0>, C4<0>;
L_0x560ca849e990 .functor OR 1, L_0x560ca849e880, L_0x560ca849f750, C4<0>, C4<0>;
L_0x560ca849ea50 .functor BUFZ 1, L_0x560ca849d810, C4<0>, C4<0>, C4<0>;
L_0x560ca849f640 .functor AND 1, L_0x560ca849efa0, L_0x560ca849f410, C4<1>, C4<1>;
L_0x560ca849f750 .functor OR 1, L_0x560ca849eca0, L_0x560ca849f640, C4<0>, C4<0>;
L_0x560ca849fee0 .functor AND 1, L_0x560ca849fa10, L_0x560ca849fcc0, C4<1>, C4<1>;
L_0x560ca84a0690 .functor OR 1, L_0x560ca84a0130, L_0x560ca84a0450, C4<0>, C4<0>;
L_0x560ca849f8b0 .functor OR 1, L_0x560ca84a0c00, L_0x560ca84a0f00, C4<0>, C4<0>;
L_0x560ca84a0de0 .functor AND 1, L_0x560ca84a0910, L_0x560ca849f8b0, C4<1>, C4<1>;
L_0x560ca84a1700 .functor OR 1, L_0x560ca84a1390, L_0x560ca84a1610, C4<0>, C4<0>;
L_0x560ca84a1a00 .functor OR 1, L_0x560ca84a1700, L_0x560ca84a1810, C4<0>, C4<0>;
L_0x560ca84a1bb0 .functor AND 1, L_0x560ca849d530, L_0x560ca84a1a00, C4<1>, C4<1>;
L_0x560ca84a1d60 .functor AND 1, L_0x560ca849d530, L_0x560ca84a1c70, C4<1>, C4<1>;
L_0x560ca84a2290 .functor AND 1, L_0x560ca849d530, L_0x560ca84a1b10, C4<1>, C4<1>;
L_0x560ca84a2530 .functor BUFZ 1, L_0x560ca8462a60, C4<0>, C4<0>, C4<0>;
L_0x560ca84a31c0 .functor AND 1, L_0x560ca84a6de0, L_0x560ca849e990, C4<1>, C4<1>;
L_0x560ca84a32d0 .functor OR 1, L_0x560ca849f750, L_0x560ca849fee0, C4<0>, C4<0>;
L_0x560ca84a46a0 .functor BUFZ 32, L_0x560ca84a4520, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560ca84a4760 .functor BUFZ 32, L_0x560ca84a34b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560ca84a48b0 .functor BUFZ 32, L_0x560ca84a4520, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560ca84a49b0 .functor BUFZ 32, v0x560ca847f2e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560ca84a59b0 .functor AND 1, v0x560ca848be40_0, L_0x560ca84a1bb0, C4<1>, C4<1>;
L_0x560ca84a5a20 .functor AND 1, L_0x560ca84a59b0, v0x560ca8488e70_0, C4<1>, C4<1>;
L_0x560ca84a5d10 .functor BUFZ 32, v0x560ca8480370_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560ca84a6de0 .functor BUFZ 1, v0x560ca8488e70_0, C4<0>, C4<0>, C4<0>;
L_0x560ca84a6f60 .functor AND 1, v0x560ca848be40_0, v0x560ca8488e70_0, C4<1>, C4<1>;
v0x560ca8483170_0 .net *"_ivl_100", 31 0, L_0x560ca849f920;  1 drivers
L_0x7f606680f4e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560ca8483270_0 .net *"_ivl_103", 25 0, L_0x7f606680f4e0;  1 drivers
L_0x7f606680f528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560ca8483350_0 .net/2u *"_ivl_104", 31 0, L_0x7f606680f528;  1 drivers
v0x560ca8483410_0 .net *"_ivl_106", 0 0, L_0x560ca849fa10;  1 drivers
v0x560ca84834d0_0 .net *"_ivl_109", 5 0, L_0x560ca849fc20;  1 drivers
L_0x7f606680f570 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x560ca84835b0_0 .net/2u *"_ivl_110", 5 0, L_0x7f606680f570;  1 drivers
v0x560ca8483690_0 .net *"_ivl_112", 0 0, L_0x560ca849fcc0;  1 drivers
v0x560ca8483750_0 .net *"_ivl_116", 31 0, L_0x560ca84a0040;  1 drivers
L_0x7f606680f5b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560ca8483830_0 .net *"_ivl_119", 25 0, L_0x7f606680f5b8;  1 drivers
L_0x7f606680f0f0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x560ca8483910_0 .net/2u *"_ivl_12", 5 0, L_0x7f606680f0f0;  1 drivers
L_0x7f606680f600 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x560ca84839f0_0 .net/2u *"_ivl_120", 31 0, L_0x7f606680f600;  1 drivers
v0x560ca8483ad0_0 .net *"_ivl_122", 0 0, L_0x560ca84a0130;  1 drivers
v0x560ca8483b90_0 .net *"_ivl_124", 31 0, L_0x560ca84a0360;  1 drivers
L_0x7f606680f648 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560ca8483c70_0 .net *"_ivl_127", 25 0, L_0x7f606680f648;  1 drivers
L_0x7f606680f690 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x560ca8483d50_0 .net/2u *"_ivl_128", 31 0, L_0x7f606680f690;  1 drivers
v0x560ca8483e30_0 .net *"_ivl_130", 0 0, L_0x560ca84a0450;  1 drivers
v0x560ca8483ef0_0 .net *"_ivl_134", 31 0, L_0x560ca84a0820;  1 drivers
L_0x7f606680f6d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560ca84840e0_0 .net *"_ivl_137", 25 0, L_0x7f606680f6d8;  1 drivers
L_0x7f606680f720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560ca84841c0_0 .net/2u *"_ivl_138", 31 0, L_0x7f606680f720;  1 drivers
v0x560ca84842a0_0 .net *"_ivl_140", 0 0, L_0x560ca84a0910;  1 drivers
v0x560ca8484360_0 .net *"_ivl_143", 5 0, L_0x560ca84a0b60;  1 drivers
L_0x7f606680f768 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x560ca8484440_0 .net/2u *"_ivl_144", 5 0, L_0x7f606680f768;  1 drivers
v0x560ca8484520_0 .net *"_ivl_146", 0 0, L_0x560ca84a0c00;  1 drivers
v0x560ca84845e0_0 .net *"_ivl_149", 5 0, L_0x560ca84a0e60;  1 drivers
L_0x7f606680f7b0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x560ca84846c0_0 .net/2u *"_ivl_150", 5 0, L_0x7f606680f7b0;  1 drivers
v0x560ca84847a0_0 .net *"_ivl_152", 0 0, L_0x560ca84a0f00;  1 drivers
v0x560ca8484860_0 .net *"_ivl_155", 0 0, L_0x560ca849f8b0;  1 drivers
v0x560ca8484920_0 .net *"_ivl_159", 1 0, L_0x560ca84a12a0;  1 drivers
L_0x7f606680f138 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x560ca8484a00_0 .net/2u *"_ivl_16", 5 0, L_0x7f606680f138;  1 drivers
L_0x7f606680f7f8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x560ca8484ae0_0 .net/2u *"_ivl_160", 1 0, L_0x7f606680f7f8;  1 drivers
v0x560ca8484bc0_0 .net *"_ivl_162", 0 0, L_0x560ca84a1390;  1 drivers
L_0x7f606680f840 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x560ca8484c80_0 .net/2u *"_ivl_164", 5 0, L_0x7f606680f840;  1 drivers
v0x560ca8484d60_0 .net *"_ivl_166", 0 0, L_0x560ca84a1610;  1 drivers
v0x560ca8484e20_0 .net *"_ivl_169", 0 0, L_0x560ca84a1700;  1 drivers
L_0x7f606680f888 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x560ca8484ee0_0 .net/2u *"_ivl_170", 5 0, L_0x7f606680f888;  1 drivers
v0x560ca8484fc0_0 .net *"_ivl_172", 0 0, L_0x560ca84a1810;  1 drivers
v0x560ca8485080_0 .net *"_ivl_175", 0 0, L_0x560ca84a1a00;  1 drivers
L_0x7f606680f8d0 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x560ca8485140_0 .net/2u *"_ivl_178", 5 0, L_0x7f606680f8d0;  1 drivers
v0x560ca8485220_0 .net *"_ivl_180", 0 0, L_0x560ca84a1c70;  1 drivers
L_0x7f606680f918 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x560ca84852e0_0 .net/2u *"_ivl_184", 5 0, L_0x7f606680f918;  1 drivers
v0x560ca84853c0_0 .net *"_ivl_186", 0 0, L_0x560ca84a1b10;  1 drivers
L_0x7f606680f960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560ca8485480_0 .net/2u *"_ivl_190", 0 0, L_0x7f606680f960;  1 drivers
v0x560ca8485560_0 .net *"_ivl_20", 31 0, L_0x560ca849d8f0;  1 drivers
L_0x7f606680f9a8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x560ca8485640_0 .net/2u *"_ivl_200", 4 0, L_0x7f606680f9a8;  1 drivers
v0x560ca8485720_0 .net *"_ivl_203", 4 0, L_0x560ca84a2a50;  1 drivers
v0x560ca8485800_0 .net *"_ivl_205", 4 0, L_0x560ca84a2c70;  1 drivers
v0x560ca84858e0_0 .net *"_ivl_206", 4 0, L_0x560ca84a2d10;  1 drivers
v0x560ca84859c0_0 .net *"_ivl_213", 0 0, L_0x560ca84a32d0;  1 drivers
L_0x7f606680f9f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x560ca8485a80_0 .net/2u *"_ivl_214", 31 0, L_0x7f606680f9f0;  1 drivers
v0x560ca8485b60_0 .net *"_ivl_216", 31 0, L_0x560ca84a3410;  1 drivers
v0x560ca8485c40_0 .net *"_ivl_218", 31 0, L_0x560ca84a36c0;  1 drivers
v0x560ca8485d20_0 .net *"_ivl_220", 31 0, L_0x560ca84a3850;  1 drivers
v0x560ca8485e00_0 .net *"_ivl_222", 31 0, L_0x560ca84a3b90;  1 drivers
L_0x7f606680f180 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560ca8485ee0_0 .net *"_ivl_23", 25 0, L_0x7f606680f180;  1 drivers
v0x560ca8485fc0_0 .net *"_ivl_235", 0 0, L_0x560ca84a59b0;  1 drivers
L_0x7f606680fb10 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x560ca8486080_0 .net/2u *"_ivl_238", 31 0, L_0x7f606680fb10;  1 drivers
L_0x7f606680f1c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x560ca8486160_0 .net/2u *"_ivl_24", 31 0, L_0x7f606680f1c8;  1 drivers
v0x560ca8486240_0 .net *"_ivl_243", 15 0, L_0x560ca84a5e70;  1 drivers
v0x560ca8486320_0 .net *"_ivl_244", 17 0, L_0x560ca84a60e0;  1 drivers
L_0x7f606680fb58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560ca8486400_0 .net *"_ivl_247", 1 0, L_0x7f606680fb58;  1 drivers
v0x560ca84864e0_0 .net *"_ivl_250", 15 0, L_0x560ca84a6220;  1 drivers
L_0x7f606680fba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560ca84865c0_0 .net *"_ivl_252", 1 0, L_0x7f606680fba0;  1 drivers
v0x560ca84866a0_0 .net *"_ivl_255", 0 0, L_0x560ca84a6630;  1 drivers
L_0x7f606680fbe8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x560ca8486780_0 .net/2u *"_ivl_256", 13 0, L_0x7f606680fbe8;  1 drivers
L_0x7f606680fc30 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x560ca8486860_0 .net/2u *"_ivl_258", 13 0, L_0x7f606680fc30;  1 drivers
v0x560ca8486d50_0 .net *"_ivl_26", 0 0, L_0x560ca849d9e0;  1 drivers
v0x560ca8486e10_0 .net *"_ivl_260", 13 0, L_0x560ca84a6910;  1 drivers
v0x560ca8486ef0_0 .net *"_ivl_28", 31 0, L_0x560ca849dba0;  1 drivers
L_0x7f606680f210 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560ca8486fd0_0 .net *"_ivl_31", 25 0, L_0x7f606680f210;  1 drivers
L_0x7f606680f258 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x560ca84870b0_0 .net/2u *"_ivl_32", 31 0, L_0x7f606680f258;  1 drivers
v0x560ca8487190_0 .net *"_ivl_34", 0 0, L_0x560ca849dd20;  1 drivers
v0x560ca8487250_0 .net *"_ivl_4", 31 0, L_0x560ca849d400;  1 drivers
v0x560ca8487330_0 .net *"_ivl_45", 2 0, L_0x560ca849dfc0;  1 drivers
L_0x7f606680f2a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x560ca8487410_0 .net/2u *"_ivl_46", 2 0, L_0x7f606680f2a0;  1 drivers
v0x560ca84874f0_0 .net *"_ivl_51", 2 0, L_0x560ca849e240;  1 drivers
L_0x7f606680f2e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x560ca84875d0_0 .net/2u *"_ivl_52", 2 0, L_0x7f606680f2e8;  1 drivers
v0x560ca84876b0_0 .net *"_ivl_57", 0 0, L_0x560ca849e5e0;  1 drivers
v0x560ca8487770_0 .net *"_ivl_59", 0 0, L_0x560ca849e1d0;  1 drivers
v0x560ca8487830_0 .net *"_ivl_61", 0 0, L_0x560ca8465db0;  1 drivers
v0x560ca84878f0_0 .net *"_ivl_63", 0 0, L_0x560ca83f3e40;  1 drivers
v0x560ca84879b0_0 .net *"_ivl_65", 0 0, L_0x560ca849e880;  1 drivers
L_0x7f606680f060 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560ca8487a70_0 .net *"_ivl_7", 25 0, L_0x7f606680f060;  1 drivers
v0x560ca8487b50_0 .net *"_ivl_70", 31 0, L_0x560ca849eb70;  1 drivers
L_0x7f606680f330 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560ca8487c30_0 .net *"_ivl_73", 25 0, L_0x7f606680f330;  1 drivers
L_0x7f606680f378 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x560ca8487d10_0 .net/2u *"_ivl_74", 31 0, L_0x7f606680f378;  1 drivers
v0x560ca8487df0_0 .net *"_ivl_76", 0 0, L_0x560ca849eca0;  1 drivers
v0x560ca8487eb0_0 .net *"_ivl_78", 31 0, L_0x560ca849ee10;  1 drivers
L_0x7f606680f0a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560ca8487f90_0 .net/2u *"_ivl_8", 31 0, L_0x7f606680f0a8;  1 drivers
L_0x7f606680f3c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560ca8488070_0 .net *"_ivl_81", 25 0, L_0x7f606680f3c0;  1 drivers
L_0x7f606680f408 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x560ca8488150_0 .net/2u *"_ivl_82", 31 0, L_0x7f606680f408;  1 drivers
v0x560ca8488230_0 .net *"_ivl_84", 0 0, L_0x560ca849efa0;  1 drivers
v0x560ca84882f0_0 .net *"_ivl_87", 0 0, L_0x560ca849f110;  1 drivers
v0x560ca84883d0_0 .net *"_ivl_88", 31 0, L_0x560ca849eeb0;  1 drivers
L_0x7f606680f450 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560ca84884b0_0 .net *"_ivl_91", 30 0, L_0x7f606680f450;  1 drivers
L_0x7f606680f498 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x560ca8488590_0 .net/2u *"_ivl_92", 31 0, L_0x7f606680f498;  1 drivers
v0x560ca8488670_0 .net *"_ivl_94", 0 0, L_0x560ca849f410;  1 drivers
v0x560ca8488730_0 .net *"_ivl_97", 0 0, L_0x560ca849f640;  1 drivers
v0x560ca84887f0_0 .net "active", 0 0, L_0x560ca84a6de0;  alias, 1 drivers
v0x560ca84888b0_0 .net "alu_op1", 31 0, L_0x560ca84a4760;  1 drivers
v0x560ca8488970_0 .net "alu_op2", 31 0, L_0x560ca84a48b0;  1 drivers
v0x560ca8488a30_0 .net "alui_instr", 0 0, L_0x560ca849e060;  1 drivers
v0x560ca8488af0_0 .net "b_flag", 0 0, v0x560ca847ee10_0;  1 drivers
v0x560ca8488b90_0 .net "b_imm", 17 0, L_0x560ca84a64f0;  1 drivers
v0x560ca8488c50_0 .net "b_offset", 31 0, L_0x560ca84a6aa0;  1 drivers
v0x560ca8488d30_0 .net "clk", 0 0, v0x560ca848bda0_0;  1 drivers
v0x560ca8488dd0_0 .net "clk_enable", 0 0, v0x560ca848be40_0;  1 drivers
v0x560ca8488e70_0 .var "cpu_active", 0 0;
v0x560ca8488f10_0 .net "curr_addr", 31 0, v0x560ca8480370_0;  1 drivers
v0x560ca8489000_0 .net "curr_addr_p4", 31 0, L_0x560ca84a5c70;  1 drivers
v0x560ca84890c0_0 .net "data_address", 31 0, L_0x560ca84a49b0;  alias, 1 drivers
v0x560ca84891a0_0 .net "data_read", 0 0, L_0x560ca84a2530;  alias, 1 drivers
v0x560ca8489260_0 .net "data_readdata", 31 0, v0x560ca848c0c0_0;  1 drivers
v0x560ca8489340_0 .net "data_write", 0 0, L_0x560ca84a2350;  alias, 1 drivers
v0x560ca8489400_0 .net "data_writedata", 31 0, L_0x560ca84a46a0;  alias, 1 drivers
v0x560ca84894e0_0 .net "funct_code", 5 0, L_0x560ca849d360;  1 drivers
v0x560ca84895c0_0 .net "hi_out", 31 0, v0x560ca8480a60_0;  1 drivers
v0x560ca84896b0_0 .net "hl_reg_enable", 0 0, L_0x560ca84a5a20;  1 drivers
v0x560ca8489750_0 .net "instr_address", 31 0, L_0x560ca84a5d10;  alias, 1 drivers
v0x560ca8489810_0 .net "instr_opcode", 5 0, L_0x560ca849d2c0;  1 drivers
v0x560ca84898f0_0 .net "instr_readdata", 31 0, v0x560ca848c490_0;  1 drivers
v0x560ca84899b0_0 .net "j_imm", 0 0, L_0x560ca84a0690;  1 drivers
v0x560ca8489a50_0 .net "j_reg", 0 0, L_0x560ca84a0de0;  1 drivers
v0x560ca8489b10_0 .net "l_type", 0 0, L_0x560ca849e3f0;  1 drivers
v0x560ca8489bd0_0 .net "link_const", 0 0, L_0x560ca849f750;  1 drivers
v0x560ca8489c90_0 .net "link_reg", 0 0, L_0x560ca849fee0;  1 drivers
v0x560ca8489d50_0 .net "lo_out", 31 0, v0x560ca84812b0_0;  1 drivers
v0x560ca8489e40_0 .net "lw", 0 0, L_0x560ca849d6d0;  1 drivers
v0x560ca8489ee0_0 .net "mem_read", 0 0, L_0x560ca8462a60;  1 drivers
v0x560ca8489fa0_0 .net "mem_to_reg", 0 0, L_0x560ca8465010;  1 drivers
v0x560ca848a870_0 .net "mem_write", 0 0, L_0x560ca849ea50;  1 drivers
v0x560ca848a930_0 .net "memaddroffset", 31 0, v0x560ca847f2e0_0;  1 drivers
v0x560ca848aa20_0 .net "mfhi", 0 0, L_0x560ca84a1d60;  1 drivers
v0x560ca848aac0_0 .net "mflo", 0 0, L_0x560ca84a2290;  1 drivers
v0x560ca848ab80_0 .net "movefrom", 0 0, L_0x560ca845c440;  1 drivers
v0x560ca848ac40_0 .net "muldiv", 0 0, L_0x560ca84a1bb0;  1 drivers
v0x560ca848ad00_0 .var "next_instr_addr", 31 0;
v0x560ca848adf0_0 .net "pc_enable", 0 0, L_0x560ca84a6f60;  1 drivers
v0x560ca848aec0_0 .net "r_format", 0 0, L_0x560ca849d530;  1 drivers
v0x560ca848af60_0 .net "reg_a_read_data", 31 0, L_0x560ca84a34b0;  1 drivers
v0x560ca848b030_0 .net "reg_a_read_index", 4 0, L_0x560ca84a2700;  1 drivers
v0x560ca848b100_0 .net "reg_b_read_data", 31 0, L_0x560ca84a4520;  1 drivers
v0x560ca848b1d0_0 .net "reg_b_read_index", 4 0, L_0x560ca84a2960;  1 drivers
v0x560ca848b2a0_0 .net "reg_dst", 0 0, L_0x560ca8461d00;  1 drivers
v0x560ca848b340_0 .net "reg_write", 0 0, L_0x560ca849e990;  1 drivers
v0x560ca848b400_0 .net "reg_write_data", 31 0, L_0x560ca84a3d20;  1 drivers
v0x560ca848b4f0_0 .net "reg_write_enable", 0 0, L_0x560ca84a31c0;  1 drivers
v0x560ca848b5c0_0 .net "reg_write_index", 4 0, L_0x560ca84a3030;  1 drivers
v0x560ca848b690_0 .net "register_v0", 31 0, L_0x560ca84a4630;  alias, 1 drivers
v0x560ca848b760_0 .net "reset", 0 0, v0x560ca848c620_0;  1 drivers
v0x560ca848b890_0 .net "result", 31 0, v0x560ca847f740_0;  1 drivers
v0x560ca848b960_0 .net "result_hi", 31 0, v0x560ca847f040_0;  1 drivers
v0x560ca848ba00_0 .net "result_lo", 31 0, v0x560ca847f200_0;  1 drivers
v0x560ca848baa0_0 .net "sw", 0 0, L_0x560ca849d810;  1 drivers
E_0x560ca83bf920/0 .event anyedge, v0x560ca847ee10_0, v0x560ca8489000_0, v0x560ca8488c50_0, v0x560ca84899b0_0;
E_0x560ca83bf920/1 .event anyedge, v0x560ca847f120_0, v0x560ca8489a50_0, v0x560ca84821b0_0;
E_0x560ca83bf920 .event/or E_0x560ca83bf920/0, E_0x560ca83bf920/1;
L_0x560ca849d2c0 .part v0x560ca848c490_0, 26, 6;
L_0x560ca849d360 .part v0x560ca848c490_0, 0, 6;
L_0x560ca849d400 .concat [ 6 26 0 0], L_0x560ca849d2c0, L_0x7f606680f060;
L_0x560ca849d530 .cmp/eq 32, L_0x560ca849d400, L_0x7f606680f0a8;
L_0x560ca849d6d0 .cmp/eq 6, L_0x560ca849d2c0, L_0x7f606680f0f0;
L_0x560ca849d810 .cmp/eq 6, L_0x560ca849d2c0, L_0x7f606680f138;
L_0x560ca849d8f0 .concat [ 6 26 0 0], L_0x560ca849d2c0, L_0x7f606680f180;
L_0x560ca849d9e0 .cmp/eq 32, L_0x560ca849d8f0, L_0x7f606680f1c8;
L_0x560ca849dba0 .concat [ 6 26 0 0], L_0x560ca849d2c0, L_0x7f606680f210;
L_0x560ca849dd20 .cmp/eq 32, L_0x560ca849dba0, L_0x7f606680f258;
L_0x560ca849dfc0 .part L_0x560ca849d2c0, 3, 3;
L_0x560ca849e060 .cmp/eq 3, L_0x560ca849dfc0, L_0x7f606680f2a0;
L_0x560ca849e240 .part L_0x560ca849d2c0, 3, 3;
L_0x560ca849e3f0 .cmp/eq 3, L_0x560ca849e240, L_0x7f606680f2e8;
L_0x560ca849e5e0 .reduce/nor L_0x560ca84a1bb0;
L_0x560ca849eb70 .concat [ 6 26 0 0], L_0x560ca849d2c0, L_0x7f606680f330;
L_0x560ca849eca0 .cmp/eq 32, L_0x560ca849eb70, L_0x7f606680f378;
L_0x560ca849ee10 .concat [ 6 26 0 0], L_0x560ca849d2c0, L_0x7f606680f3c0;
L_0x560ca849efa0 .cmp/eq 32, L_0x560ca849ee10, L_0x7f606680f408;
L_0x560ca849f110 .part v0x560ca848c490_0, 20, 1;
L_0x560ca849eeb0 .concat [ 1 31 0 0], L_0x560ca849f110, L_0x7f606680f450;
L_0x560ca849f410 .cmp/eq 32, L_0x560ca849eeb0, L_0x7f606680f498;
L_0x560ca849f920 .concat [ 6 26 0 0], L_0x560ca849d2c0, L_0x7f606680f4e0;
L_0x560ca849fa10 .cmp/eq 32, L_0x560ca849f920, L_0x7f606680f528;
L_0x560ca849fc20 .part v0x560ca848c490_0, 0, 6;
L_0x560ca849fcc0 .cmp/eq 6, L_0x560ca849fc20, L_0x7f606680f570;
L_0x560ca84a0040 .concat [ 6 26 0 0], L_0x560ca849d2c0, L_0x7f606680f5b8;
L_0x560ca84a0130 .cmp/eq 32, L_0x560ca84a0040, L_0x7f606680f600;
L_0x560ca84a0360 .concat [ 6 26 0 0], L_0x560ca849d2c0, L_0x7f606680f648;
L_0x560ca84a0450 .cmp/eq 32, L_0x560ca84a0360, L_0x7f606680f690;
L_0x560ca84a0820 .concat [ 6 26 0 0], L_0x560ca849d2c0, L_0x7f606680f6d8;
L_0x560ca84a0910 .cmp/eq 32, L_0x560ca84a0820, L_0x7f606680f720;
L_0x560ca84a0b60 .part v0x560ca848c490_0, 0, 6;
L_0x560ca84a0c00 .cmp/eq 6, L_0x560ca84a0b60, L_0x7f606680f768;
L_0x560ca84a0e60 .part v0x560ca848c490_0, 0, 6;
L_0x560ca84a0f00 .cmp/eq 6, L_0x560ca84a0e60, L_0x7f606680f7b0;
L_0x560ca84a12a0 .part L_0x560ca849d360, 3, 2;
L_0x560ca84a1390 .cmp/eq 2, L_0x560ca84a12a0, L_0x7f606680f7f8;
L_0x560ca84a1610 .cmp/eq 6, L_0x560ca849d360, L_0x7f606680f840;
L_0x560ca84a1810 .cmp/eq 6, L_0x560ca849d360, L_0x7f606680f888;
L_0x560ca84a1c70 .cmp/eq 6, L_0x560ca849d360, L_0x7f606680f8d0;
L_0x560ca84a1b10 .cmp/eq 6, L_0x560ca849d360, L_0x7f606680f918;
L_0x560ca84a2350 .functor MUXZ 1, L_0x7f606680f960, L_0x560ca849ea50, L_0x560ca84a6de0, C4<>;
L_0x560ca84a2700 .part v0x560ca848c490_0, 21, 5;
L_0x560ca84a2960 .part v0x560ca848c490_0, 16, 5;
L_0x560ca84a2a50 .part v0x560ca848c490_0, 11, 5;
L_0x560ca84a2c70 .part v0x560ca848c490_0, 16, 5;
L_0x560ca84a2d10 .functor MUXZ 5, L_0x560ca84a2c70, L_0x560ca84a2a50, L_0x560ca8461d00, C4<>;
L_0x560ca84a3030 .functor MUXZ 5, L_0x560ca84a2d10, L_0x7f606680f9a8, L_0x560ca849f750, C4<>;
L_0x560ca84a3410 .arith/sum 32, L_0x560ca84a5c70, L_0x7f606680f9f0;
L_0x560ca84a36c0 .functor MUXZ 32, v0x560ca847f740_0, v0x560ca848c0c0_0, L_0x560ca8465010, C4<>;
L_0x560ca84a3850 .functor MUXZ 32, L_0x560ca84a36c0, v0x560ca84812b0_0, L_0x560ca84a2290, C4<>;
L_0x560ca84a3b90 .functor MUXZ 32, L_0x560ca84a3850, v0x560ca8480a60_0, L_0x560ca84a1d60, C4<>;
L_0x560ca84a3d20 .functor MUXZ 32, L_0x560ca84a3b90, L_0x560ca84a3410, L_0x560ca84a32d0, C4<>;
L_0x560ca84a5c70 .arith/sum 32, v0x560ca8480370_0, L_0x7f606680fb10;
L_0x560ca84a5e70 .part v0x560ca848c490_0, 0, 16;
L_0x560ca84a60e0 .concat [ 16 2 0 0], L_0x560ca84a5e70, L_0x7f606680fb58;
L_0x560ca84a6220 .part L_0x560ca84a60e0, 0, 16;
L_0x560ca84a64f0 .concat [ 2 16 0 0], L_0x7f606680fba0, L_0x560ca84a6220;
L_0x560ca84a6630 .part L_0x560ca84a64f0, 17, 1;
L_0x560ca84a6910 .functor MUXZ 14, L_0x7f606680fc30, L_0x7f606680fbe8, L_0x560ca84a6630, C4<>;
L_0x560ca84a6aa0 .concat [ 18 14 0 0], L_0x560ca84a64f0, L_0x560ca84a6910;
S_0x560ca847e400 .scope module, "cpu_alu" "alu" 8 158, 4 1 0, S_0x560ca847e0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x560ca847e7a0_0 .net *"_ivl_10", 15 0, L_0x560ca84a5370;  1 drivers
L_0x7f606680fac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560ca847e8a0_0 .net/2u *"_ivl_14", 15 0, L_0x7f606680fac8;  1 drivers
v0x560ca847e980_0 .net *"_ivl_17", 15 0, L_0x560ca84a55e0;  1 drivers
v0x560ca847ea40_0 .net *"_ivl_5", 0 0, L_0x560ca84a4c50;  1 drivers
v0x560ca847eb20_0 .net *"_ivl_6", 15 0, L_0x560ca84a4cf0;  1 drivers
v0x560ca847ec50_0 .net *"_ivl_9", 15 0, L_0x560ca84a50c0;  1 drivers
v0x560ca847ed30_0 .net "addr_rt", 4 0, L_0x560ca84a5910;  1 drivers
v0x560ca847ee10_0 .var "b_flag", 0 0;
v0x560ca847eed0_0 .net "funct", 5 0, L_0x560ca84a4bb0;  1 drivers
v0x560ca847f040_0 .var "hi", 31 0;
v0x560ca847f120_0 .net "instructionword", 31 0, v0x560ca848c490_0;  alias, 1 drivers
v0x560ca847f200_0 .var "lo", 31 0;
v0x560ca847f2e0_0 .var "memaddroffset", 31 0;
v0x560ca847f3c0_0 .var "multresult", 63 0;
v0x560ca847f4a0_0 .net "op1", 31 0, L_0x560ca84a4760;  alias, 1 drivers
v0x560ca847f580_0 .net "op2", 31 0, L_0x560ca84a48b0;  alias, 1 drivers
v0x560ca847f660_0 .net "opcode", 5 0, L_0x560ca84a4b10;  1 drivers
v0x560ca847f740_0 .var "result", 31 0;
v0x560ca847f820_0 .net "shamt", 4 0, L_0x560ca84a5810;  1 drivers
v0x560ca847f900_0 .net/s "sign_op1", 31 0, L_0x560ca84a4760;  alias, 1 drivers
v0x560ca847f9c0_0 .net/s "sign_op2", 31 0, L_0x560ca84a48b0;  alias, 1 drivers
v0x560ca847fa90_0 .net "simmediatedata", 31 0, L_0x560ca84a5450;  1 drivers
v0x560ca847fb50_0 .net "simmediatedatas", 31 0, L_0x560ca84a5450;  alias, 1 drivers
v0x560ca847fc40_0 .net "uimmediatedata", 31 0, L_0x560ca84a56d0;  1 drivers
v0x560ca847fd00_0 .net "unsign_op1", 31 0, L_0x560ca84a4760;  alias, 1 drivers
v0x560ca847fdc0_0 .net "unsign_op2", 31 0, L_0x560ca84a48b0;  alias, 1 drivers
v0x560ca847fed0_0 .var "unsigned_result", 31 0;
E_0x560ca83966f0/0 .event anyedge, v0x560ca847f660_0, v0x560ca847eed0_0, v0x560ca847f580_0, v0x560ca847f820_0;
E_0x560ca83966f0/1 .event anyedge, v0x560ca847f4a0_0, v0x560ca847f3c0_0, v0x560ca847ed30_0, v0x560ca847fa90_0;
E_0x560ca83966f0/2 .event anyedge, v0x560ca847fc40_0, v0x560ca847fed0_0;
E_0x560ca83966f0 .event/or E_0x560ca83966f0/0, E_0x560ca83966f0/1, E_0x560ca83966f0/2;
L_0x560ca84a4b10 .part v0x560ca848c490_0, 26, 6;
L_0x560ca84a4bb0 .part v0x560ca848c490_0, 0, 6;
L_0x560ca84a4c50 .part v0x560ca848c490_0, 15, 1;
LS_0x560ca84a4cf0_0_0 .concat [ 1 1 1 1], L_0x560ca84a4c50, L_0x560ca84a4c50, L_0x560ca84a4c50, L_0x560ca84a4c50;
LS_0x560ca84a4cf0_0_4 .concat [ 1 1 1 1], L_0x560ca84a4c50, L_0x560ca84a4c50, L_0x560ca84a4c50, L_0x560ca84a4c50;
LS_0x560ca84a4cf0_0_8 .concat [ 1 1 1 1], L_0x560ca84a4c50, L_0x560ca84a4c50, L_0x560ca84a4c50, L_0x560ca84a4c50;
LS_0x560ca84a4cf0_0_12 .concat [ 1 1 1 1], L_0x560ca84a4c50, L_0x560ca84a4c50, L_0x560ca84a4c50, L_0x560ca84a4c50;
L_0x560ca84a4cf0 .concat [ 4 4 4 4], LS_0x560ca84a4cf0_0_0, LS_0x560ca84a4cf0_0_4, LS_0x560ca84a4cf0_0_8, LS_0x560ca84a4cf0_0_12;
L_0x560ca84a50c0 .part v0x560ca848c490_0, 0, 16;
L_0x560ca84a5370 .concat [ 16 0 0 0], L_0x560ca84a50c0;
L_0x560ca84a5450 .concat [ 16 16 0 0], L_0x560ca84a5370, L_0x560ca84a4cf0;
L_0x560ca84a55e0 .part v0x560ca848c490_0, 0, 16;
L_0x560ca84a56d0 .concat [ 16 16 0 0], L_0x560ca84a55e0, L_0x7f606680fac8;
L_0x560ca84a5810 .part v0x560ca848c490_0, 6, 5;
L_0x560ca84a5910 .part v0x560ca848c490_0, 16, 5;
S_0x560ca8480100 .scope module, "cpu_pc" "pc" 8 235, 9 1 0, S_0x560ca847e0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x560ca84802b0_0 .net "clk", 0 0, v0x560ca848bda0_0;  alias, 1 drivers
v0x560ca8480370_0 .var "curr_addr", 31 0;
v0x560ca8480450_0 .net "enable", 0 0, L_0x560ca84a6f60;  alias, 1 drivers
v0x560ca84804f0_0 .net "next_addr", 31 0, v0x560ca848ad00_0;  1 drivers
v0x560ca84805d0_0 .net "reset", 0 0, v0x560ca848c620_0;  alias, 1 drivers
S_0x560ca8480780 .scope module, "hi" "hl_reg" 8 185, 10 1 0, S_0x560ca847e0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x560ca8480990_0 .net "clk", 0 0, v0x560ca848bda0_0;  alias, 1 drivers
v0x560ca8480a60_0 .var "data", 31 0;
v0x560ca8480b20_0 .net "data_in", 31 0, v0x560ca847f040_0;  alias, 1 drivers
v0x560ca8480c20_0 .net "data_out", 31 0, v0x560ca8480a60_0;  alias, 1 drivers
v0x560ca8480ce0_0 .net "enable", 0 0, L_0x560ca84a5a20;  alias, 1 drivers
v0x560ca8480df0_0 .net "reset", 0 0, v0x560ca848c620_0;  alias, 1 drivers
S_0x560ca8480f40 .scope module, "lo" "hl_reg" 8 177, 10 1 0, S_0x560ca847e0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x560ca84811a0_0 .net "clk", 0 0, v0x560ca848bda0_0;  alias, 1 drivers
v0x560ca84812b0_0 .var "data", 31 0;
v0x560ca8481390_0 .net "data_in", 31 0, v0x560ca847f200_0;  alias, 1 drivers
v0x560ca8481460_0 .net "data_out", 31 0, v0x560ca84812b0_0;  alias, 1 drivers
v0x560ca8481520_0 .net "enable", 0 0, L_0x560ca84a5a20;  alias, 1 drivers
v0x560ca8481610_0 .net "reset", 0 0, v0x560ca848c620_0;  alias, 1 drivers
S_0x560ca8481780 .scope module, "register" "regfile" 8 124, 11 1 0, S_0x560ca847e0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x560ca84a34b0 .functor BUFZ 32, L_0x560ca84a40c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560ca84a4520 .functor BUFZ 32, L_0x560ca84a4340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x560ca8482610_2 .array/port v0x560ca8482610, 2;
L_0x560ca84a4630 .functor BUFZ 32, v0x560ca8482610_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x560ca8481ac0_0 .net *"_ivl_0", 31 0, L_0x560ca84a40c0;  1 drivers
v0x560ca8481bc0_0 .net *"_ivl_10", 6 0, L_0x560ca84a43e0;  1 drivers
L_0x7f606680fa80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560ca8481ca0_0 .net *"_ivl_13", 1 0, L_0x7f606680fa80;  1 drivers
v0x560ca8481d60_0 .net *"_ivl_2", 6 0, L_0x560ca84a4160;  1 drivers
L_0x7f606680fa38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560ca8481e40_0 .net *"_ivl_5", 1 0, L_0x7f606680fa38;  1 drivers
v0x560ca8481f70_0 .net *"_ivl_8", 31 0, L_0x560ca84a4340;  1 drivers
v0x560ca8482050_0 .net "r_clk", 0 0, v0x560ca848bda0_0;  alias, 1 drivers
v0x560ca84820f0_0 .net "r_clk_enable", 0 0, v0x560ca848be40_0;  alias, 1 drivers
v0x560ca84821b0_0 .net "read_data1", 31 0, L_0x560ca84a34b0;  alias, 1 drivers
v0x560ca8482290_0 .net "read_data2", 31 0, L_0x560ca84a4520;  alias, 1 drivers
v0x560ca8482370_0 .net "read_reg1", 4 0, L_0x560ca84a2700;  alias, 1 drivers
v0x560ca8482450_0 .net "read_reg2", 4 0, L_0x560ca84a2960;  alias, 1 drivers
v0x560ca8482530_0 .net "register_v0", 31 0, L_0x560ca84a4630;  alias, 1 drivers
v0x560ca8482610 .array "registers", 0 31, 31 0;
v0x560ca8482be0_0 .net "reset", 0 0, v0x560ca848c620_0;  alias, 1 drivers
v0x560ca8482c80_0 .net "write_control", 0 0, L_0x560ca84a31c0;  alias, 1 drivers
v0x560ca8482d40_0 .net "write_data", 31 0, L_0x560ca84a3d20;  alias, 1 drivers
v0x560ca8482f30_0 .net "write_reg", 4 0, L_0x560ca84a3030;  alias, 1 drivers
L_0x560ca84a40c0 .array/port v0x560ca8482610, L_0x560ca84a4160;
L_0x560ca84a4160 .concat [ 5 2 0 0], L_0x560ca84a2700, L_0x7f606680fa38;
L_0x560ca84a4340 .array/port v0x560ca8482610, L_0x560ca84a43e0;
L_0x560ca84a43e0 .concat [ 5 2 0 0], L_0x560ca84a2960, L_0x7f606680fa80;
    .scope S_0x560ca8449130;
T_0 ;
    %wait E_0x560ca83c09d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560ca847b230_0, 0, 1;
    %load/vec4 v0x560ca847b9f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %jmp T_0.22;
T_0.0 ;
    %load/vec4 v0x560ca847b2f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_0.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_0.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.43, 6;
    %jmp T_0.44;
T_0.23 ;
    %load/vec4 v0x560ca847bd50_0;
    %ix/getv 4, v0x560ca847bbb0_0;
    %shiftl 4;
    %store/vec4 v0x560ca847c200_0, 0, 32;
    %jmp T_0.44;
T_0.24 ;
    %load/vec4 v0x560ca847bd50_0;
    %ix/getv 4, v0x560ca847bbb0_0;
    %shiftr 4;
    %store/vec4 v0x560ca847c200_0, 0, 32;
    %jmp T_0.44;
T_0.25 ;
    %load/vec4 v0x560ca847bd50_0;
    %ix/getv 4, v0x560ca847bbb0_0;
    %shiftr/s 4;
    %store/vec4 v0x560ca847c200_0, 0, 32;
    %jmp T_0.44;
T_0.26 ;
    %load/vec4 v0x560ca847bd50_0;
    %load/vec4 v0x560ca847c030_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x560ca847c200_0, 0, 32;
    %jmp T_0.44;
T_0.27 ;
    %load/vec4 v0x560ca847bd50_0;
    %load/vec4 v0x560ca847c030_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x560ca847c200_0, 0, 32;
    %jmp T_0.44;
T_0.28 ;
    %load/vec4 v0x560ca847bd50_0;
    %load/vec4 v0x560ca847c030_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x560ca847c200_0, 0, 32;
    %jmp T_0.44;
T_0.29 ;
    %load/vec4 v0x560ca847bc90_0;
    %pad/s 64;
    %load/vec4 v0x560ca847bd50_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x560ca847b750_0, 0, 64;
    %load/vec4 v0x560ca847b750_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x560ca847b3d0_0, 0, 32;
    %load/vec4 v0x560ca847b750_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x560ca847b590_0, 0, 32;
    %jmp T_0.44;
T_0.30 ;
    %load/vec4 v0x560ca847c030_0;
    %pad/u 64;
    %load/vec4 v0x560ca847c0f0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x560ca847b750_0, 0, 64;
    %load/vec4 v0x560ca847b750_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x560ca847b3d0_0, 0, 32;
    %load/vec4 v0x560ca847b750_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x560ca847b590_0, 0, 32;
    %jmp T_0.44;
T_0.31 ;
    %load/vec4 v0x560ca847bc90_0;
    %load/vec4 v0x560ca847bd50_0;
    %mod/s;
    %store/vec4 v0x560ca847b3d0_0, 0, 32;
    %load/vec4 v0x560ca847bc90_0;
    %load/vec4 v0x560ca847bd50_0;
    %div/s;
    %store/vec4 v0x560ca847b590_0, 0, 32;
    %jmp T_0.44;
T_0.32 ;
    %load/vec4 v0x560ca847c030_0;
    %load/vec4 v0x560ca847c0f0_0;
    %mod;
    %store/vec4 v0x560ca847b3d0_0, 0, 32;
    %load/vec4 v0x560ca847c030_0;
    %load/vec4 v0x560ca847c0f0_0;
    %div;
    %store/vec4 v0x560ca847b590_0, 0, 32;
    %jmp T_0.44;
T_0.33 ;
    %load/vec4 v0x560ca847b830_0;
    %store/vec4 v0x560ca847b3d0_0, 0, 32;
    %jmp T_0.44;
T_0.34 ;
    %load/vec4 v0x560ca847b830_0;
    %store/vec4 v0x560ca847b590_0, 0, 32;
    %jmp T_0.44;
T_0.35 ;
    %load/vec4 v0x560ca847bc90_0;
    %load/vec4 v0x560ca847bd50_0;
    %add;
    %store/vec4 v0x560ca847c200_0, 0, 32;
    %jmp T_0.44;
T_0.36 ;
    %load/vec4 v0x560ca847c030_0;
    %load/vec4 v0x560ca847c0f0_0;
    %add;
    %store/vec4 v0x560ca847c200_0, 0, 32;
    %jmp T_0.44;
T_0.37 ;
    %load/vec4 v0x560ca847c030_0;
    %load/vec4 v0x560ca847c0f0_0;
    %sub;
    %store/vec4 v0x560ca847c200_0, 0, 32;
    %jmp T_0.44;
T_0.38 ;
    %load/vec4 v0x560ca847c030_0;
    %load/vec4 v0x560ca847c0f0_0;
    %and;
    %store/vec4 v0x560ca847c200_0, 0, 32;
    %jmp T_0.44;
T_0.39 ;
    %load/vec4 v0x560ca847c030_0;
    %load/vec4 v0x560ca847c0f0_0;
    %or;
    %store/vec4 v0x560ca847c200_0, 0, 32;
    %jmp T_0.44;
T_0.40 ;
    %load/vec4 v0x560ca847c030_0;
    %load/vec4 v0x560ca847c0f0_0;
    %xor;
    %store/vec4 v0x560ca847c200_0, 0, 32;
    %jmp T_0.44;
T_0.41 ;
    %load/vec4 v0x560ca847c030_0;
    %load/vec4 v0x560ca847c0f0_0;
    %or;
    %inv;
    %store/vec4 v0x560ca847c200_0, 0, 32;
    %jmp T_0.44;
T_0.42 ;
    %load/vec4 v0x560ca847bc90_0;
    %load/vec4 v0x560ca847bd50_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.46, 8;
T_0.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.46, 8;
 ; End of false expr.
    %blend;
T_0.46;
    %store/vec4 v0x560ca847c200_0, 0, 32;
    %jmp T_0.44;
T_0.43 ;
    %load/vec4 v0x560ca847c030_0;
    %load/vec4 v0x560ca847c0f0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.48, 8;
T_0.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.48, 8;
 ; End of false expr.
    %blend;
T_0.48;
    %store/vec4 v0x560ca847c200_0, 0, 32;
    %jmp T_0.44;
T_0.44 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.1 ;
    %load/vec4 v0x560ca847b150_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.52, 6;
    %jmp T_0.53;
T_0.49 ;
    %load/vec4 v0x560ca847bc90_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560ca847b230_0, 0, 1;
    %jmp T_0.55;
T_0.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560ca847b230_0, 0, 1;
T_0.55 ;
    %jmp T_0.53;
T_0.50 ;
    %load/vec4 v0x560ca847bc90_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560ca847b230_0, 0, 1;
    %jmp T_0.57;
T_0.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560ca847b230_0, 0, 1;
T_0.57 ;
    %jmp T_0.53;
T_0.51 ;
    %load/vec4 v0x560ca847bc90_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560ca847b230_0, 0, 1;
    %jmp T_0.59;
T_0.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560ca847b230_0, 0, 1;
T_0.59 ;
    %jmp T_0.53;
T_0.52 ;
    %load/vec4 v0x560ca847bc90_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560ca847b230_0, 0, 1;
    %jmp T_0.61;
T_0.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560ca847b230_0, 0, 1;
T_0.61 ;
    %jmp T_0.53;
T_0.53 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.2 ;
    %load/vec4 v0x560ca847bc90_0;
    %load/vec4 v0x560ca847bd50_0;
    %cmp/e;
    %jmp/0xz  T_0.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560ca847b230_0, 0, 1;
    %jmp T_0.63;
T_0.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560ca847b230_0, 0, 1;
T_0.63 ;
    %jmp T_0.22;
T_0.3 ;
    %load/vec4 v0x560ca847bc90_0;
    %load/vec4 v0x560ca847b910_0;
    %cmp/ne;
    %jmp/0xz  T_0.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560ca847b230_0, 0, 1;
    %jmp T_0.65;
T_0.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560ca847b230_0, 0, 1;
T_0.65 ;
    %jmp T_0.22;
T_0.4 ;
    %load/vec4 v0x560ca847bc90_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560ca847b230_0, 0, 1;
    %jmp T_0.67;
T_0.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560ca847b230_0, 0, 1;
T_0.67 ;
    %jmp T_0.22;
T_0.5 ;
    %load/vec4 v0x560ca847bc90_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560ca847b230_0, 0, 1;
    %jmp T_0.69;
T_0.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560ca847b230_0, 0, 1;
T_0.69 ;
    %jmp T_0.22;
T_0.6 ;
    %load/vec4 v0x560ca847bc90_0;
    %load/vec4 v0x560ca847bdf0_0;
    %add;
    %store/vec4 v0x560ca847c200_0, 0, 32;
    %jmp T_0.22;
T_0.7 ;
    %load/vec4 v0x560ca847c030_0;
    %load/vec4 v0x560ca847bdf0_0;
    %add;
    %store/vec4 v0x560ca847c200_0, 0, 32;
    %jmp T_0.22;
T_0.8 ;
    %load/vec4 v0x560ca847bc90_0;
    %load/vec4 v0x560ca847bdf0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.71, 8;
T_0.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.71, 8;
 ; End of false expr.
    %blend;
T_0.71;
    %store/vec4 v0x560ca847c200_0, 0, 32;
    %jmp T_0.22;
T_0.9 ;
    %load/vec4 v0x560ca847c030_0;
    %load/vec4 v0x560ca847beb0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.73, 8;
T_0.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.73, 8;
 ; End of false expr.
    %blend;
T_0.73;
    %store/vec4 v0x560ca847c200_0, 0, 32;
    %jmp T_0.22;
T_0.10 ;
    %load/vec4 v0x560ca847c030_0;
    %load/vec4 v0x560ca847bf70_0;
    %and;
    %store/vec4 v0x560ca847c200_0, 0, 32;
    %jmp T_0.22;
T_0.11 ;
    %load/vec4 v0x560ca847c030_0;
    %load/vec4 v0x560ca847bf70_0;
    %or;
    %store/vec4 v0x560ca847c200_0, 0, 32;
    %jmp T_0.22;
T_0.12 ;
    %load/vec4 v0x560ca847c030_0;
    %load/vec4 v0x560ca847bf70_0;
    %xor;
    %store/vec4 v0x560ca847c200_0, 0, 32;
    %jmp T_0.22;
T_0.13 ;
    %load/vec4 v0x560ca847bf70_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x560ca847c200_0, 0, 32;
    %jmp T_0.22;
T_0.14 ;
    %load/vec4 v0x560ca847bc90_0;
    %load/vec4 v0x560ca847bdf0_0;
    %add;
    %store/vec4 v0x560ca847b670_0, 0, 32;
    %jmp T_0.22;
T_0.15 ;
    %load/vec4 v0x560ca847bc90_0;
    %load/vec4 v0x560ca847bdf0_0;
    %add;
    %store/vec4 v0x560ca847b670_0, 0, 32;
    %jmp T_0.22;
T_0.16 ;
    %load/vec4 v0x560ca847bc90_0;
    %load/vec4 v0x560ca847bdf0_0;
    %add;
    %store/vec4 v0x560ca847b670_0, 0, 32;
    %jmp T_0.22;
T_0.17 ;
    %load/vec4 v0x560ca847bc90_0;
    %load/vec4 v0x560ca847bdf0_0;
    %add;
    %store/vec4 v0x560ca847b670_0, 0, 32;
    %jmp T_0.22;
T_0.18 ;
    %load/vec4 v0x560ca847bc90_0;
    %load/vec4 v0x560ca847bdf0_0;
    %add;
    %store/vec4 v0x560ca847b670_0, 0, 32;
    %jmp T_0.22;
T_0.19 ;
    %load/vec4 v0x560ca847bc90_0;
    %load/vec4 v0x560ca847bdf0_0;
    %add;
    %store/vec4 v0x560ca847b670_0, 0, 32;
    %jmp T_0.22;
T_0.20 ;
    %load/vec4 v0x560ca847bc90_0;
    %load/vec4 v0x560ca847bdf0_0;
    %add;
    %store/vec4 v0x560ca847b670_0, 0, 32;
    %jmp T_0.22;
T_0.21 ;
    %load/vec4 v0x560ca847bc90_0;
    %load/vec4 v0x560ca847bdf0_0;
    %add;
    %store/vec4 v0x560ca847b670_0, 0, 32;
    %jmp T_0.22;
T_0.22 ;
    %pop/vec4 1;
    %load/vec4 v0x560ca847c200_0;
    %store/vec4 v0x560ca847bad0_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x560ca845b7e0;
T_1 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x560ca847ca00_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560ca847cbd0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x560ca847cc90_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x560ca847c590_0, 0, 16;
    %load/vec4 v0x560ca847ca00_0;
    %load/vec4 v0x560ca847cbd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560ca847cc90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560ca847c590_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560ca847c630_0, 0, 32;
    %load/vec4 v0x560ca847c630_0;
    %store/vec4 v0x560ca847c710_0, 0, 32;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x560ca847c8a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560ca847c940_0, 0, 32;
    %delay 1, 0;
    %vpi_call/w 3 38 "$display", "bflag is %h", v0x560ca847c430_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x560ca8481780;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560ca8482610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560ca8482610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560ca8482610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560ca8482610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560ca8482610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560ca8482610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560ca8482610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560ca8482610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560ca8482610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560ca8482610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560ca8482610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560ca8482610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560ca8482610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560ca8482610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560ca8482610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560ca8482610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560ca8482610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560ca8482610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560ca8482610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560ca8482610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560ca8482610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560ca8482610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560ca8482610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560ca8482610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560ca8482610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560ca8482610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560ca8482610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560ca8482610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560ca8482610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560ca8482610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560ca8482610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560ca8482610, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x560ca8481780;
T_3 ;
    %wait E_0x560ca83bdce0;
    %load/vec4 v0x560ca8482be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560ca8482610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560ca8482610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560ca8482610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560ca8482610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560ca8482610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560ca8482610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560ca8482610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560ca8482610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560ca8482610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560ca8482610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560ca8482610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560ca8482610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560ca8482610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560ca8482610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560ca8482610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560ca8482610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560ca8482610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560ca8482610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560ca8482610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560ca8482610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560ca8482610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560ca8482610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560ca8482610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560ca8482610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560ca8482610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560ca8482610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560ca8482610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560ca8482610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560ca8482610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560ca8482610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560ca8482610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560ca8482610, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x560ca84820f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x560ca8482c80_0;
    %load/vec4 v0x560ca8482f30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x560ca8482d40_0;
    %load/vec4 v0x560ca8482f30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560ca8482610, 0, 4;
T_3.4 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x560ca847e400;
T_4 ;
    %wait E_0x560ca83966f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560ca847ee10_0, 0, 1;
    %load/vec4 v0x560ca847f660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %jmp T_4.22;
T_4.0 ;
    %load/vec4 v0x560ca847eed0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %jmp T_4.44;
T_4.23 ;
    %load/vec4 v0x560ca847f9c0_0;
    %ix/getv 4, v0x560ca847f820_0;
    %shiftl 4;
    %store/vec4 v0x560ca847fed0_0, 0, 32;
    %jmp T_4.44;
T_4.24 ;
    %load/vec4 v0x560ca847f9c0_0;
    %ix/getv 4, v0x560ca847f820_0;
    %shiftr 4;
    %store/vec4 v0x560ca847fed0_0, 0, 32;
    %jmp T_4.44;
T_4.25 ;
    %load/vec4 v0x560ca847f9c0_0;
    %ix/getv 4, v0x560ca847f820_0;
    %shiftr/s 4;
    %store/vec4 v0x560ca847fed0_0, 0, 32;
    %jmp T_4.44;
T_4.26 ;
    %load/vec4 v0x560ca847f9c0_0;
    %load/vec4 v0x560ca847fd00_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x560ca847fed0_0, 0, 32;
    %jmp T_4.44;
T_4.27 ;
    %load/vec4 v0x560ca847f9c0_0;
    %load/vec4 v0x560ca847fd00_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x560ca847fed0_0, 0, 32;
    %jmp T_4.44;
T_4.28 ;
    %load/vec4 v0x560ca847f9c0_0;
    %load/vec4 v0x560ca847fd00_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x560ca847fed0_0, 0, 32;
    %jmp T_4.44;
T_4.29 ;
    %load/vec4 v0x560ca847f900_0;
    %pad/s 64;
    %load/vec4 v0x560ca847f9c0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x560ca847f3c0_0, 0, 64;
    %load/vec4 v0x560ca847f3c0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x560ca847f040_0, 0, 32;
    %load/vec4 v0x560ca847f3c0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x560ca847f200_0, 0, 32;
    %jmp T_4.44;
T_4.30 ;
    %load/vec4 v0x560ca847fd00_0;
    %pad/u 64;
    %load/vec4 v0x560ca847fdc0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x560ca847f3c0_0, 0, 64;
    %load/vec4 v0x560ca847f3c0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x560ca847f040_0, 0, 32;
    %load/vec4 v0x560ca847f3c0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x560ca847f200_0, 0, 32;
    %jmp T_4.44;
T_4.31 ;
    %load/vec4 v0x560ca847f900_0;
    %load/vec4 v0x560ca847f9c0_0;
    %mod/s;
    %store/vec4 v0x560ca847f040_0, 0, 32;
    %load/vec4 v0x560ca847f900_0;
    %load/vec4 v0x560ca847f9c0_0;
    %div/s;
    %store/vec4 v0x560ca847f200_0, 0, 32;
    %jmp T_4.44;
T_4.32 ;
    %load/vec4 v0x560ca847fd00_0;
    %load/vec4 v0x560ca847fdc0_0;
    %mod;
    %store/vec4 v0x560ca847f040_0, 0, 32;
    %load/vec4 v0x560ca847fd00_0;
    %load/vec4 v0x560ca847fdc0_0;
    %div;
    %store/vec4 v0x560ca847f200_0, 0, 32;
    %jmp T_4.44;
T_4.33 ;
    %load/vec4 v0x560ca847f4a0_0;
    %store/vec4 v0x560ca847f040_0, 0, 32;
    %jmp T_4.44;
T_4.34 ;
    %load/vec4 v0x560ca847f4a0_0;
    %store/vec4 v0x560ca847f200_0, 0, 32;
    %jmp T_4.44;
T_4.35 ;
    %load/vec4 v0x560ca847f900_0;
    %load/vec4 v0x560ca847f9c0_0;
    %add;
    %store/vec4 v0x560ca847fed0_0, 0, 32;
    %jmp T_4.44;
T_4.36 ;
    %load/vec4 v0x560ca847fd00_0;
    %load/vec4 v0x560ca847fdc0_0;
    %add;
    %store/vec4 v0x560ca847fed0_0, 0, 32;
    %jmp T_4.44;
T_4.37 ;
    %load/vec4 v0x560ca847fd00_0;
    %load/vec4 v0x560ca847fdc0_0;
    %sub;
    %store/vec4 v0x560ca847fed0_0, 0, 32;
    %jmp T_4.44;
T_4.38 ;
    %load/vec4 v0x560ca847fd00_0;
    %load/vec4 v0x560ca847fdc0_0;
    %and;
    %store/vec4 v0x560ca847fed0_0, 0, 32;
    %jmp T_4.44;
T_4.39 ;
    %load/vec4 v0x560ca847fd00_0;
    %load/vec4 v0x560ca847fdc0_0;
    %or;
    %store/vec4 v0x560ca847fed0_0, 0, 32;
    %jmp T_4.44;
T_4.40 ;
    %load/vec4 v0x560ca847fd00_0;
    %load/vec4 v0x560ca847fdc0_0;
    %xor;
    %store/vec4 v0x560ca847fed0_0, 0, 32;
    %jmp T_4.44;
T_4.41 ;
    %load/vec4 v0x560ca847fd00_0;
    %load/vec4 v0x560ca847fdc0_0;
    %or;
    %inv;
    %store/vec4 v0x560ca847fed0_0, 0, 32;
    %jmp T_4.44;
T_4.42 ;
    %load/vec4 v0x560ca847f900_0;
    %load/vec4 v0x560ca847f9c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.46, 8;
T_4.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.46, 8;
 ; End of false expr.
    %blend;
T_4.46;
    %store/vec4 v0x560ca847fed0_0, 0, 32;
    %jmp T_4.44;
T_4.43 ;
    %load/vec4 v0x560ca847fd00_0;
    %load/vec4 v0x560ca847fdc0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.48, 8;
T_4.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.48, 8;
 ; End of false expr.
    %blend;
T_4.48;
    %store/vec4 v0x560ca847fed0_0, 0, 32;
    %jmp T_4.44;
T_4.44 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.1 ;
    %load/vec4 v0x560ca847ed30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.52, 6;
    %jmp T_4.53;
T_4.49 ;
    %load/vec4 v0x560ca847f900_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560ca847ee10_0, 0, 1;
    %jmp T_4.55;
T_4.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560ca847ee10_0, 0, 1;
T_4.55 ;
    %jmp T_4.53;
T_4.50 ;
    %load/vec4 v0x560ca847f900_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560ca847ee10_0, 0, 1;
    %jmp T_4.57;
T_4.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560ca847ee10_0, 0, 1;
T_4.57 ;
    %jmp T_4.53;
T_4.51 ;
    %load/vec4 v0x560ca847f900_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560ca847ee10_0, 0, 1;
    %jmp T_4.59;
T_4.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560ca847ee10_0, 0, 1;
T_4.59 ;
    %jmp T_4.53;
T_4.52 ;
    %load/vec4 v0x560ca847f900_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560ca847ee10_0, 0, 1;
    %jmp T_4.61;
T_4.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560ca847ee10_0, 0, 1;
T_4.61 ;
    %jmp T_4.53;
T_4.53 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.2 ;
    %load/vec4 v0x560ca847f900_0;
    %load/vec4 v0x560ca847f9c0_0;
    %cmp/e;
    %jmp/0xz  T_4.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560ca847ee10_0, 0, 1;
    %jmp T_4.63;
T_4.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560ca847ee10_0, 0, 1;
T_4.63 ;
    %jmp T_4.22;
T_4.3 ;
    %load/vec4 v0x560ca847f900_0;
    %load/vec4 v0x560ca847f580_0;
    %cmp/ne;
    %jmp/0xz  T_4.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560ca847ee10_0, 0, 1;
    %jmp T_4.65;
T_4.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560ca847ee10_0, 0, 1;
T_4.65 ;
    %jmp T_4.22;
T_4.4 ;
    %load/vec4 v0x560ca847f900_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_4.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560ca847ee10_0, 0, 1;
    %jmp T_4.67;
T_4.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560ca847ee10_0, 0, 1;
T_4.67 ;
    %jmp T_4.22;
T_4.5 ;
    %load/vec4 v0x560ca847f900_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560ca847ee10_0, 0, 1;
    %jmp T_4.69;
T_4.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560ca847ee10_0, 0, 1;
T_4.69 ;
    %jmp T_4.22;
T_4.6 ;
    %load/vec4 v0x560ca847f900_0;
    %load/vec4 v0x560ca847fa90_0;
    %add;
    %store/vec4 v0x560ca847fed0_0, 0, 32;
    %jmp T_4.22;
T_4.7 ;
    %load/vec4 v0x560ca847fd00_0;
    %load/vec4 v0x560ca847fa90_0;
    %add;
    %store/vec4 v0x560ca847fed0_0, 0, 32;
    %jmp T_4.22;
T_4.8 ;
    %load/vec4 v0x560ca847f900_0;
    %load/vec4 v0x560ca847fa90_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.71, 8;
T_4.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.71, 8;
 ; End of false expr.
    %blend;
T_4.71;
    %store/vec4 v0x560ca847fed0_0, 0, 32;
    %jmp T_4.22;
T_4.9 ;
    %load/vec4 v0x560ca847fd00_0;
    %load/vec4 v0x560ca847fb50_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.73, 8;
T_4.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.73, 8;
 ; End of false expr.
    %blend;
T_4.73;
    %store/vec4 v0x560ca847fed0_0, 0, 32;
    %jmp T_4.22;
T_4.10 ;
    %load/vec4 v0x560ca847fd00_0;
    %load/vec4 v0x560ca847fc40_0;
    %and;
    %store/vec4 v0x560ca847fed0_0, 0, 32;
    %jmp T_4.22;
T_4.11 ;
    %load/vec4 v0x560ca847fd00_0;
    %load/vec4 v0x560ca847fc40_0;
    %or;
    %store/vec4 v0x560ca847fed0_0, 0, 32;
    %jmp T_4.22;
T_4.12 ;
    %load/vec4 v0x560ca847fd00_0;
    %load/vec4 v0x560ca847fc40_0;
    %xor;
    %store/vec4 v0x560ca847fed0_0, 0, 32;
    %jmp T_4.22;
T_4.13 ;
    %load/vec4 v0x560ca847fc40_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x560ca847fed0_0, 0, 32;
    %jmp T_4.22;
T_4.14 ;
    %load/vec4 v0x560ca847f900_0;
    %load/vec4 v0x560ca847fa90_0;
    %add;
    %store/vec4 v0x560ca847f2e0_0, 0, 32;
    %jmp T_4.22;
T_4.15 ;
    %load/vec4 v0x560ca847f900_0;
    %load/vec4 v0x560ca847fa90_0;
    %add;
    %store/vec4 v0x560ca847f2e0_0, 0, 32;
    %jmp T_4.22;
T_4.16 ;
    %load/vec4 v0x560ca847f900_0;
    %load/vec4 v0x560ca847fa90_0;
    %add;
    %store/vec4 v0x560ca847f2e0_0, 0, 32;
    %jmp T_4.22;
T_4.17 ;
    %load/vec4 v0x560ca847f900_0;
    %load/vec4 v0x560ca847fa90_0;
    %add;
    %store/vec4 v0x560ca847f2e0_0, 0, 32;
    %jmp T_4.22;
T_4.18 ;
    %load/vec4 v0x560ca847f900_0;
    %load/vec4 v0x560ca847fa90_0;
    %add;
    %store/vec4 v0x560ca847f2e0_0, 0, 32;
    %jmp T_4.22;
T_4.19 ;
    %load/vec4 v0x560ca847f900_0;
    %load/vec4 v0x560ca847fa90_0;
    %add;
    %store/vec4 v0x560ca847f2e0_0, 0, 32;
    %jmp T_4.22;
T_4.20 ;
    %load/vec4 v0x560ca847f900_0;
    %load/vec4 v0x560ca847fa90_0;
    %add;
    %store/vec4 v0x560ca847f2e0_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    %load/vec4 v0x560ca847f900_0;
    %load/vec4 v0x560ca847fa90_0;
    %add;
    %store/vec4 v0x560ca847f2e0_0, 0, 32;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %load/vec4 v0x560ca847fed0_0;
    %store/vec4 v0x560ca847f740_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x560ca8480f40;
T_5 ;
    %wait E_0x560ca83bdce0;
    %load/vec4 v0x560ca8481610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560ca84812b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x560ca8481520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x560ca8481390_0;
    %assign/vec4 v0x560ca84812b0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x560ca8480780;
T_6 ;
    %wait E_0x560ca83bdce0;
    %load/vec4 v0x560ca8480df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560ca8480a60_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x560ca8480ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x560ca8480b20_0;
    %assign/vec4 v0x560ca8480a60_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x560ca8480100;
T_7 ;
    %wait E_0x560ca83bdce0;
    %load/vec4 v0x560ca84805d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x560ca8480370_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x560ca8480450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x560ca84804f0_0;
    %assign/vec4 v0x560ca8480370_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x560ca847e0e0;
T_8 ;
    %wait E_0x560ca83bdce0;
    %vpi_call/w 8 115 "$display", "reset=%h", v0x560ca848b760_0 {0 0 0};
    %vpi_call/w 8 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x560ca84898f0_0, v0x560ca84887f0_0, v0x560ca848b340_0 {0 0 0};
    %vpi_call/w 8 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x560ca848b030_0, v0x560ca848b1d0_0 {0 0 0};
    %vpi_call/w 8 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x560ca848af60_0, v0x560ca848b100_0 {0 0 0};
    %vpi_call/w 8 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x560ca848b400_0, v0x560ca848b890_0, v0x560ca848b5c0_0 {0 0 0};
    %vpi_call/w 8 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x560ca848ac40_0, v0x560ca848ba00_0, v0x560ca848b960_0, v0x560ca8489d50_0, v0x560ca84895c0_0 {0 0 0};
    %vpi_call/w 8 121 "$display", "pc=%h, bflag=%h", v0x560ca8488f10_0, v0x560ca8488af0_0 {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_0x560ca847e0e0;
T_9 ;
    %wait E_0x560ca83bf920;
    %load/vec4 v0x560ca8488af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x560ca8489000_0;
    %load/vec4 v0x560ca8488c50_0;
    %add;
    %store/vec4 v0x560ca848ad00_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x560ca84899b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x560ca8489000_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x560ca84898f0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x560ca848ad00_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x560ca8489a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x560ca848af60_0;
    %store/vec4 v0x560ca848ad00_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x560ca8489000_0;
    %store/vec4 v0x560ca848ad00_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x560ca847e0e0;
T_10 ;
    %wait E_0x560ca83bdce0;
    %load/vec4 v0x560ca848b760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560ca8488e70_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x560ca8488f10_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x560ca8488e70_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x560ca8448d00;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560ca848bda0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x560ca848bda0_0;
    %inv;
    %store/vec4 v0x560ca848bda0_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x560ca8448d00;
T_12 ;
    %fork t_1, S_0x560ca845b410;
    %jmp t_0;
    .scope S_0x560ca845b410;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560ca848c620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560ca848be40_0, 0, 1;
    %wait E_0x560ca83bdce0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560ca848c620_0, 0, 1;
    %wait E_0x560ca83bdce0;
    %delay 2, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x560ca847d7f0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x560ca848c0c0_0, 0, 32;
    %pushi/vec4 29, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x560ca847dac0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560ca847dd60_0, 0, 5;
    %load/vec4 v0x560ca847d7f0_0;
    %store/vec4 v0x560ca847de40_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x560ca847d8b0_0, 0, 16;
    %load/vec4 v0x560ca847dac0_0;
    %load/vec4 v0x560ca847dd60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560ca847de40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560ca847d8b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560ca847d990_0, 0, 32;
    %load/vec4 v0x560ca847d990_0;
    %store/vec4 v0x560ca848c490_0, 0, 32;
    %wait E_0x560ca83bdce0;
    %delay 2, 0;
    %load/vec4 v0x560ca848c190_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 7 78 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.3 ;
    %load/vec4 v0x560ca848bfd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 7 79 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.5 ;
    %load/vec4 v0x560ca848c0c0_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x560ca848c0c0_0, 0, 32;
    %load/vec4 v0x560ca847d7f0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x560ca847d7f0_0, 0, 5;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x560ca847d7f0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x560ca847e000_0, 0, 32;
    %pushi/vec4 28, 0, 32;
T_12.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.7, 5;
    %jmp/1 T_12.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x560ca847dac0_0, 0, 6;
    %pushi/vec4 25, 0, 6;
    %store/vec4 v0x560ca847d710_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560ca847df20_0, 0, 5;
    %load/vec4 v0x560ca847d7f0_0;
    %store/vec4 v0x560ca847dd60_0, 0, 5;
    %load/vec4 v0x560ca847d7f0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x560ca847de40_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560ca847dc80_0, 0, 5;
    %load/vec4 v0x560ca847dac0_0;
    %load/vec4 v0x560ca847dd60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560ca847de40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560ca847dc80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560ca847df20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560ca847d710_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560ca847dba0_0, 0, 32;
    %load/vec4 v0x560ca847dba0_0;
    %store/vec4 v0x560ca848c490_0, 0, 32;
    %load/vec4 v0x560ca847e000_0;
    %pad/u 64;
    %load/vec4 v0x560ca847e000_0;
    %addi 3703181876, 0, 32;
    %pad/u 64;
    %mul;
    %store/vec4 v0x560ca847d610_0, 0, 64;
    %wait E_0x560ca83bdce0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x560ca847dac0_0, 0, 6;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0x560ca847d710_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560ca847df20_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560ca847dd60_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560ca847de40_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x560ca847dc80_0, 0, 5;
    %load/vec4 v0x560ca847dac0_0;
    %load/vec4 v0x560ca847dd60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560ca847de40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560ca847dc80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560ca847df20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560ca847d710_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560ca847dba0_0, 0, 32;
    %load/vec4 v0x560ca847dba0_0;
    %store/vec4 v0x560ca848c490_0, 0, 32;
    %wait E_0x560ca83bdce0;
    %delay 2, 0;
    %load/vec4 v0x560ca848c530_0;
    %load/vec4 v0x560ca847d610_0;
    %parti/s 32, 0, 2;
    %cmp/e;
    %jmp/0xz  T_12.8, 4;
    %jmp T_12.9;
T_12.8 ;
    %vpi_call/w 7 114 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", &PV<v0x560ca847d610_0, 0, 32>, v0x560ca848c530_0 {0 0 0};
T_12.9 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x560ca847dac0_0, 0, 6;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x560ca847d710_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560ca847df20_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560ca847dd60_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560ca847de40_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x560ca847dc80_0, 0, 5;
    %load/vec4 v0x560ca847dac0_0;
    %load/vec4 v0x560ca847dd60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560ca847de40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560ca847dc80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560ca847df20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560ca847d710_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560ca847dba0_0, 0, 32;
    %load/vec4 v0x560ca847dba0_0;
    %store/vec4 v0x560ca848c490_0, 0, 32;
    %wait E_0x560ca83bdce0;
    %delay 2, 0;
    %load/vec4 v0x560ca848c530_0;
    %load/vec4 v0x560ca847d610_0;
    %parti/s 32, 32, 7;
    %cmp/e;
    %jmp/0xz  T_12.10, 4;
    %jmp T_12.11;
T_12.10 ;
    %vpi_call/w 7 128 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", &PV<v0x560ca847d610_0, 32, 32>, v0x560ca848c530_0 {0 0 0};
T_12.11 ;
    %load/vec4 v0x560ca847e000_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x560ca847e000_0, 0, 32;
    %load/vec4 v0x560ca847d7f0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x560ca847d7f0_0, 0, 5;
    %jmp T_12.6;
T_12.7 ;
    %pop/vec4 1;
    %end;
    .scope S_0x560ca8448d00;
t_0 %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/multu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
