--- verilog_synth
+++ uhdm_synth
@@ -1,13 +1,11 @@
 /* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
-(* top =  1  *)
 (* src = "dut.sv:3.1-9.10" *)
+(* top =  1  *)
 module gate(a);
-(* src = "dut.sv:7.21-7.22" *)
+(* src = "dut.sv:3.13-3.14" *)
 output [32:0] a;
 wire [32:0] a;
-(* src = "dut.sv:5.14-5.15" *)
-wire [0:0] \genblk1[0].x ;
-(* src = "dut.sv:5.14-5.15" *)
+wire \genblk1[0].x ;
 wire [1:0] \genblk1[1].x ;
 assign a = 33'h000000016;
 assign \genblk1[0].x  = 1'h1;
