module top  (y, clk, wire0, wire1, wire2, wire3, wire4);
  output wire [(32'h2ea):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h4):(1'h0)] wire0;
  input wire [(5'h11):(1'h0)] wire1;
  input wire [(4'hb):(1'h0)] wire2;
  input wire signed [(4'hd):(1'h0)] wire3;
  input wire signed [(4'h8):(1'h0)] wire4;
  wire [(5'h11):(1'h0)] wire81;
  wire [(4'hc):(1'h0)] wire55;
  wire signed [(4'hd):(1'h0)] wire54;
  wire signed [(3'h5):(1'h0)] wire53;
  wire signed [(4'hf):(1'h0)] wire52;
  wire [(4'h8):(1'h0)] wire51;
  wire signed [(5'h11):(1'h0)] wire50;
  wire signed [(5'h12):(1'h0)] wire49;
  wire signed [(4'hc):(1'h0)] wire48;
  wire signed [(2'h2):(1'h0)] wire47;
  wire signed [(2'h3):(1'h0)] wire45;
  wire [(4'he):(1'h0)] wire44;
  wire [(4'he):(1'h0)] wire43;
  wire [(5'h14):(1'h0)] wire5;
  wire [(5'h13):(1'h0)] wire6;
  wire signed [(4'hd):(1'h0)] wire19;
  reg [(4'hf):(1'h0)] reg80 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg79 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg78 = (1'h0);
  reg [(4'h9):(1'h0)] reg77 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg76 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg75 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg74 = (1'h0);
  reg [(4'h9):(1'h0)] reg73 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg72 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg71 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg70 = (1'h0);
  reg [(5'h13):(1'h0)] reg69 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg68 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg67 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg66 = (1'h0);
  reg [(4'hd):(1'h0)] reg65 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg64 = (1'h0);
  reg [(5'h10):(1'h0)] reg63 = (1'h0);
  reg [(5'h11):(1'h0)] reg62 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg61 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg60 = (1'h0);
  reg [(3'h4):(1'h0)] reg59 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg58 = (1'h0);
  reg [(4'he):(1'h0)] reg57 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg56 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg46 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg42 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg41 = (1'h0);
  reg [(4'hf):(1'h0)] reg40 = (1'h0);
  reg [(3'h4):(1'h0)] reg39 = (1'h0);
  reg [(4'h8):(1'h0)] reg38 = (1'h0);
  reg [(3'h7):(1'h0)] reg37 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg36 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg35 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg34 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg33 = (1'h0);
  reg [(5'h11):(1'h0)] reg32 = (1'h0);
  reg [(3'h7):(1'h0)] reg31 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg30 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg29 = (1'h0);
  reg [(4'hb):(1'h0)] reg28 = (1'h0);
  reg [(4'ha):(1'h0)] reg27 = (1'h0);
  reg [(4'he):(1'h0)] reg26 = (1'h0);
  reg [(4'ha):(1'h0)] reg25 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg24 = (1'h0);
  reg [(5'h12):(1'h0)] reg23 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg22 = (1'h0);
  reg [(5'h13):(1'h0)] reg21 = (1'h0);
  assign y = {wire81,
                 wire55,
                 wire54,
                 wire53,
                 wire52,
                 wire51,
                 wire50,
                 wire49,
                 wire48,
                 wire47,
                 wire45,
                 wire44,
                 wire43,
                 wire5,
                 wire6,
                 wire19,
                 reg80,
                 reg79,
                 reg78,
                 reg77,
                 reg76,
                 reg75,
                 reg74,
                 reg73,
                 reg72,
                 reg71,
                 reg70,
                 reg69,
                 reg68,
                 reg67,
                 reg66,
                 reg65,
                 reg64,
                 reg63,
                 reg62,
                 reg61,
                 reg60,
                 reg59,
                 reg58,
                 reg57,
                 reg56,
                 reg46,
                 reg42,
                 reg41,
                 reg40,
                 reg39,
                 reg38,
                 reg37,
                 reg36,
                 reg35,
                 reg34,
                 reg33,
                 reg32,
                 reg31,
                 reg30,
                 reg29,
                 reg28,
                 reg27,
                 reg26,
                 reg25,
                 reg24,
                 reg23,
                 reg22,
                 reg21,
                 (1'h0)};
  assign wire5 = wire0[(2'h3):(1'h0)];
  assign wire6 = $signed({wire0[(2'h3):(2'h2)],
                     $signed($unsigned($unsigned(wire4)))});
  module7 #() modinst20 (wire19, clk, wire3, wire6, wire2, wire1, wire5);
  always
    @(posedge clk) begin
      if (wire1[(3'h6):(3'h4)])
        begin
          if ($unsigned((($signed((wire1 ? wire3 : wire2)) ?
              (wire2[(4'ha):(2'h3)] ?
                  (|wire1) : $signed((7'h44))) : wire1) || ($unsigned((wire3 | wire5)) ?
              $signed((!wire3)) : ({(8'ha7), (8'hac)} ?
                  ((8'had) ? wire1 : wire6) : $unsigned(wire6))))))
            begin
              reg21 <= wire0;
              reg22 <= $signed(wire2);
              reg23 <= $unsigned(wire3[(4'hc):(4'h8)]);
              reg24 <= wire0;
              reg25 <= $signed((-$unsigned((8'ha3))));
            end
          else
            begin
              reg21 <= wire2;
            end
          reg26 <= wire5[(4'hf):(3'h4)];
          reg27 <= (|(wire19 ?
              (reg26[(4'he):(4'he)] ^ ({(8'ha3)} ?
                  ((8'hb8) ?
                      wire4 : reg22) : (reg24 << (8'hb6)))) : ($unsigned((wire5 * reg25)) ?
                  ((+reg22) ?
                      (^~(8'h9d)) : $unsigned(reg22)) : (!wire6[(1'h0):(1'h0)]))));
        end
      else
        begin
          if ({reg22,
              ({reg23[(4'he):(4'h8)]} <<< {(((8'hbb) - (8'hbe)) & $unsigned(reg23))})})
            begin
              reg21 <= $unsigned($unsigned((({wire5} ?
                  wire4[(1'h0):(1'h0)] : (reg21 ?
                      wire0 : reg27)) < ($unsigned(reg21) - wire19))));
            end
          else
            begin
              reg21 <= ((8'hbf) || (~|$unsigned((^(~wire3)))));
              reg22 <= ({(|{$signed(wire19), (wire3 ? wire5 : wire5)}),
                      ($signed($unsigned(reg27)) ?
                          $unsigned(wire5) : (~(reg23 ? (8'hb3) : wire0)))} ?
                  $signed(wire6[(4'hb):(3'h7)]) : (reg22 ?
                      wire3 : {reg23[(4'hb):(4'h8)]}));
              reg23 <= (wire4[(3'h6):(3'h5)] ?
                  $unsigned({(~(!reg21))}) : wire6[(5'h12):(4'h9)]);
            end
          reg24 <= ($signed(wire2[(1'h0):(1'h0)]) || ($unsigned(wire5) * wire6[(4'hb):(4'ha)]));
          reg25 <= $signed(($signed($unsigned((-wire0))) ?
              (~^reg23[(3'h7):(3'h4)]) : ($unsigned((reg27 ? (8'hae) : wire3)) ?
                  (~&$unsigned(reg26)) : $unsigned(((8'hbc) ?
                      wire2 : wire3)))));
        end
      if ({reg24})
        begin
          if (reg23)
            begin
              reg28 <= (&$signed(reg23));
              reg29 <= ($unsigned($unsigned(wire6[(4'hc):(4'hc)])) ?
                  {reg25[(2'h3):(1'h0)],
                      wire19[(4'hd):(4'hd)]} : reg21[(5'h12):(2'h3)]);
              reg30 <= ((|{reg27[(4'h8):(3'h7)]}) ?
                  wire2 : ((&$signed(((8'ha3) < reg24))) + reg26[(3'h7):(1'h1)]));
              reg31 <= (wire6[(4'he):(3'h5)] ? wire3[(3'h5):(2'h3)] : wire5);
              reg32 <= $unsigned($signed((^((reg30 ? reg21 : (8'ha0)) ?
                  wire1[(4'hf):(4'hd)] : wire1))));
            end
          else
            begin
              reg28 <= (~|$unsigned($signed(((reg22 ?
                  wire1 : wire0) && $unsigned(reg27)))));
              reg29 <= {$signed(reg23),
                  ($signed($unsigned(wire1)) ?
                      $signed(((reg26 <<< wire0) < (reg31 ?
                          reg30 : (8'hbc)))) : reg25)};
              reg30 <= $signed(reg27);
              reg31 <= $signed(reg26);
              reg32 <= (reg29 ?
                  (reg22 ?
                      ((reg24 ? $unsigned(reg23) : $unsigned(reg25)) ?
                          ((wire19 ? reg30 : reg22) ?
                              reg22[(4'hb):(3'h4)] : (8'hb7)) : $unsigned((~reg32))) : $unsigned(((reg26 ?
                              (7'h42) : wire5) ?
                          (reg32 <<< (8'hb5)) : ((8'ha2) >> reg26)))) : ($unsigned(reg30[(2'h2):(1'h0)]) >> (^~reg28[(4'ha):(2'h2)])));
            end
          reg33 <= wire2[(4'h8):(4'h8)];
          reg34 <= wire0;
        end
      else
        begin
          reg28 <= (~(({((8'hb5) ? reg33 : wire0),
              (+reg21)} <<< reg33) * ($signed({wire0, wire1}) ?
              ($signed(wire19) - (reg25 ?
                  reg33 : reg31)) : (wire19[(3'h4):(1'h0)] & $unsigned(wire2)))));
          reg29 <= ($unsigned($unsigned((^~(reg25 ? wire5 : wire2)))) ?
              (|(~|reg27[(3'h4):(1'h0)])) : ((~wire4) < wire19));
        end
      reg35 <= ((~reg22[(4'he):(3'h4)]) ?
          $unsigned(($unsigned(((8'had) == reg21)) ?
              reg31 : (7'h40))) : reg26[(3'h6):(1'h1)]);
      reg36 <= ((wire6[(3'h5):(2'h2)] << (^~((reg28 ? reg29 : wire6) ?
          (^~reg29) : reg30))) ~^ (wire4 ?
          ($unsigned($signed(reg31)) ?
              (+(wire6 ? reg28 : (8'h9f))) : ($signed((8'hb0)) ?
                  (wire6 ^ wire1) : reg25)) : reg22));
      reg37 <= $unsigned($unsigned((reg31 ?
          $signed((-(8'had))) : ((reg23 != wire19) == reg30))));
    end
  always
    @(posedge clk) begin
      reg38 <= ((^reg27) < $unsigned(((8'ha0) ~^ (wire19 ~^ (reg29 ?
          wire4 : reg37)))));
      reg39 <= $signed($unsigned($signed({(reg21 ? wire1 : reg36)})));
      reg40 <= (reg21 - {$signed(((|reg23) ? (&reg25) : reg22))});
      reg41 <= $unsigned((8'hbb));
      reg42 <= ((((~{(8'hb7)}) < (reg28 << (8'hb6))) >= (~|(8'h9f))) || $signed(wire6));
    end
  assign wire43 = $signed($unsigned(((reg27[(1'h1):(1'h1)] ?
                      (wire0 ?
                          reg37 : (7'h44)) : wire19) << $unsigned((reg30 <<< reg40)))));
  assign wire44 = (~reg25[(3'h7):(3'h7)]);
  assign wire45 = $signed(((((reg34 ? reg38 : wire43) ^ (^~reg37)) ?
                          $unsigned($signed(reg36)) : reg36) ?
                      {wire44[(1'h0):(1'h0)]} : ($signed(reg22) == reg38[(1'h1):(1'h1)])));
  always
    @(posedge clk) begin
      reg46 <= (wire44[(3'h6):(2'h3)] < ($signed($signed((wire1 ?
              wire0 : reg31))) ?
          $signed($signed($signed((8'hbe)))) : $unsigned($unsigned($signed(wire43)))));
    end
  assign wire47 = (wire19[(4'h8):(2'h2)] + $signed((+wire45[(1'h1):(1'h1)])));
  assign wire48 = (~&(&(~&$signed((8'hbd)))));
  assign wire49 = (((8'ha6) ^ ($unsigned(reg22) >> ({reg42, reg36} ?
                          {(8'ha3)} : (-reg38)))) ?
                      wire4[(2'h2):(2'h2)] : $unsigned(wire1));
  assign wire50 = reg32[(4'ha):(1'h1)];
  assign wire51 = (wire44 >= reg35);
  assign wire52 = $unsigned(reg39);
  assign wire53 = wire0[(3'h4):(2'h3)];
  assign wire54 = reg25[(4'h8):(3'h6)];
  assign wire55 = (~^$unsigned((~|wire6)));
  always
    @(posedge clk) begin
      reg56 <= $unsigned(wire45[(2'h2):(2'h2)]);
      if (((reg31 ?
          (^~(reg56 ?
              (reg46 ^ reg33) : $unsigned(reg36))) : wire6[(4'he):(1'h1)]) << (((&(+wire19)) ?
          (wire52 ?
              (~(8'hb4)) : (8'hbc)) : $signed((~reg34))) >= $unsigned((^wire1[(4'hd):(2'h3)])))))
        begin
          reg57 <= (reg39[(3'h4):(1'h0)] ?
              ((((reg37 - wire49) ?
                      {reg38,
                          reg24} : wire47[(2'h2):(1'h0)]) > reg27[(3'h5):(1'h1)]) ?
                  (($unsigned(reg25) <= {wire2,
                      reg25}) >> wire2) : wire0) : (($unsigned(reg46) ~^ (~|reg28[(3'h4):(2'h2)])) ?
                  $unsigned(wire3[(3'h4):(2'h3)]) : $unsigned(((^~reg24) ?
                      (reg40 << reg40) : wire0[(1'h1):(1'h1)]))));
          reg58 <= ((reg57 ?
                  ({$unsigned(wire19)} || (|wire51[(4'h8):(1'h0)])) : (((reg37 ?
                          reg32 : (8'hb1)) || {reg23, (8'hb5)}) ?
                      $signed((reg34 ? reg33 : reg46)) : {(reg28 - reg56)})) ?
              {(^$unsigned($signed(reg57))),
                  ($unsigned(wire48) ?
                      (~|{reg30,
                          wire50}) : ((wire53 < reg34) || $unsigned((8'ha5))))} : (({reg28[(1'h0):(1'h0)]} >= $signed({reg25,
                      reg57})) ?
                  {(reg22[(4'h8):(3'h4)] << $signed(wire49))} : (($signed(reg32) ?
                          (wire45 & reg22) : (reg25 * wire54)) ?
                      reg40 : {$signed(wire5)})));
          reg59 <= (^~(!reg57[(4'hd):(2'h2)]));
          reg60 <= wire55[(4'ha):(3'h6)];
        end
      else
        begin
          reg57 <= ($signed({$signed(wire19),
              reg41}) >>> $unsigned($signed(reg25)));
          reg58 <= $unsigned(((8'hb5) ?
              (~$signed((wire49 ? reg23 : reg24))) : ($unsigned((reg38 ?
                  reg29 : reg56)) ^~ $signed((!reg34)))));
          if (($unsigned((8'hb3)) && $unsigned(reg30[(2'h2):(1'h1)])))
            begin
              reg59 <= {(^~wire1), $unsigned($unsigned((~|$unsigned(wire19))))};
              reg60 <= wire3;
              reg61 <= $signed((reg29[(2'h2):(2'h2)] < (wire5 ?
                  $signed((^~reg37)) : {{reg42, reg56}, $unsigned(reg42)})));
              reg62 <= ({reg60[(1'h1):(1'h1)], reg33} ?
                  ($unsigned((wire54 ?
                      $unsigned(reg22) : (reg33 ?
                          wire19 : wire2))) | (^($unsigned((8'hab)) && (wire1 ?
                      wire2 : reg61)))) : reg56);
            end
          else
            begin
              reg59 <= wire53[(3'h4):(1'h1)];
              reg60 <= (wire3[(4'h9):(3'h5)] <<< reg41);
              reg61 <= $unsigned({$signed($signed($signed(reg37)))});
              reg62 <= reg21;
            end
        end
      reg63 <= $unsigned(wire2[(3'h5):(3'h4)]);
      if ($signed(reg60[(2'h3):(1'h1)]))
        begin
          reg64 <= $unsigned((reg56 ?
              (reg28 ?
                  (wire55[(3'h6):(3'h6)] >= wire55[(2'h2):(2'h2)]) : $unsigned((reg23 ?
                      wire1 : reg40))) : $unsigned(wire45[(1'h0):(1'h0)])));
          reg65 <= {$signed(wire44)};
        end
      else
        begin
          reg64 <= (($signed(reg57[(3'h4):(2'h3)]) + $unsigned((8'hab))) << reg42);
        end
      if ((&$unsigned(((~&(reg29 >> reg40)) ?
          (reg61[(3'h5):(2'h2)] ? reg30 : $signed(reg56)) : reg63))))
        begin
          reg66 <= wire54[(4'hd):(1'h1)];
          if ({{$unsigned((^(wire44 ? reg25 : reg57))), wire5[(4'hd):(3'h6)]}})
            begin
              reg67 <= (~&reg60);
              reg68 <= ($signed(reg56) ? reg42[(2'h2):(2'h2)] : reg27);
              reg69 <= {(8'h9c)};
            end
          else
            begin
              reg67 <= ($signed((((reg37 >= reg63) ?
                          reg62[(3'h6):(1'h0)] : (!(8'ha4))) ?
                      wire6 : (&$signed(reg61)))) ?
                  wire1 : (&reg34[(4'h9):(2'h2)]));
              reg68 <= wire2;
              reg69 <= {{($signed($signed(reg35)) >= ($signed(reg40) ?
                          (^reg65) : $unsigned(reg39))),
                      ((wire5 * {reg32, wire4}) <<< reg21[(1'h0):(1'h0)])}};
              reg70 <= {reg41, ($unsigned(reg63[(4'hb):(3'h4)]) || wire6)};
              reg71 <= (wire19 ^ $signed(($signed(reg24) ?
                  ((reg65 - reg68) ?
                      (|(8'hb9)) : $unsigned(reg24)) : ($signed(reg33) << $signed(wire5)))));
            end
          if ($signed((wire54 ^ (((reg28 < reg27) ^~ wire44[(3'h6):(3'h4)]) ?
              $unsigned(reg30[(2'h2):(1'h1)]) : $unsigned($unsigned((8'h9c)))))))
            begin
              reg72 <= ((($unsigned(((8'hac) <= reg36)) >>> {(reg31 <<< reg32)}) ?
                  $signed(wire44[(4'ha):(2'h2)]) : (wire5[(4'h9):(3'h5)] <= (reg46 ?
                      (reg24 * reg40) : (reg62 ?
                          (8'hb1) : wire47)))) + (($signed(reg27[(3'h6):(3'h6)]) ?
                  wire45 : reg30[(1'h0):(1'h0)]) & (-{(~&(8'hab)),
                  reg33[(3'h4):(2'h2)]})));
            end
          else
            begin
              reg72 <= reg65;
              reg73 <= wire50[(4'hb):(2'h3)];
              reg74 <= ((^{(~&(reg46 != wire50)), {(reg41 && reg27), wire50}}) ?
                  (~$signed($unsigned((reg29 > reg58)))) : $signed($signed($unsigned((~reg67)))));
            end
        end
      else
        begin
          if (reg65[(2'h2):(1'h0)])
            begin
              reg66 <= $signed(reg29[(3'h5):(3'h5)]);
              reg67 <= $unsigned((8'ha5));
              reg68 <= $signed((!(((reg63 >>> reg65) ^ (reg70 ?
                  reg73 : reg25)) == (8'hb6))));
            end
          else
            begin
              reg66 <= ((({wire45,
                      ((8'hbb) ?
                          reg58 : wire6)} <<< (!(-reg23))) && (~|$signed((reg69 ?
                      reg61 : reg22)))) ?
                  ($signed(($unsigned(wire54) ?
                          (+wire1) : wire19[(1'h0):(1'h0)])) ?
                      $signed(reg67[(4'hd):(1'h0)]) : (reg56[(5'h11):(4'hb)] * ($unsigned(wire0) ?
                          (8'hb9) : $unsigned(reg68)))) : {$signed(($unsigned(wire45) ^~ reg30[(1'h0):(1'h0)])),
                      (8'hb4)});
              reg67 <= reg58;
            end
          if ((~|(^~(reg36 ?
              $unsigned(reg27[(4'h8):(1'h1)]) : (^wire6[(3'h5):(1'h1)])))))
            begin
              reg69 <= $unsigned($signed({(~&(^~reg73))}));
              reg70 <= reg31[(3'h6):(3'h6)];
              reg71 <= $unsigned($signed((reg64[(3'h6):(1'h0)] ?
                  $unsigned(wire5[(4'he):(3'h4)]) : $unsigned(reg33))));
              reg72 <= (~|$signed((+$signed($unsigned(wire53)))));
              reg73 <= (wire50 ~^ {$unsigned(wire19)});
            end
          else
            begin
              reg69 <= ($unsigned(((^(reg59 ^ reg67)) > $signed(((7'h41) ?
                      reg28 : wire1)))) ?
                  (~$unsigned($unsigned((reg71 < reg34)))) : wire53[(1'h0):(1'h0)]);
            end
          reg74 <= (|$unsigned($unsigned(reg32[(3'h5):(3'h4)])));
        end
    end
  always
    @(posedge clk) begin
      reg75 <= (~^(((~&(wire1 ?
          (8'ha6) : (8'hb4))) && ($signed(reg56) >= reg40[(4'he):(4'hd)])) | {(^(reg29 ?
              reg28 : wire48)),
          (|((8'h9d) + (8'hb2)))}));
      reg76 <= (reg63[(5'h10):(2'h2)] ?
          $signed($signed($unsigned(reg74[(1'h0):(1'h0)]))) : (reg66[(1'h0):(1'h0)] ?
              (~^(((8'hbd) ? wire47 : reg66) ?
                  (reg63 >= wire47) : (!wire0))) : (((&reg72) ?
                      reg26[(1'h1):(1'h0)] : reg42) ?
                  {reg46[(3'h5):(1'h0)]} : ($unsigned(reg60) ?
                      (|(7'h44)) : {wire54}))));
    end
  always
    @(posedge clk) begin
      reg77 <= wire49[(4'hd):(4'ha)];
      reg78 <= wire19;
    end
  always
    @(posedge clk) begin
      reg79 <= (^reg34[(1'h1):(1'h1)]);
      reg80 <= $unsigned(reg32);
    end
  assign wire81 = (~(((~reg23[(3'h5):(2'h2)]) ?
                          $signed((reg41 ? (7'h41) : reg63)) : ((^~reg76) ?
                              $unsigned(reg27) : reg57)) ?
                      $unsigned($signed(reg79[(4'h9):(1'h0)])) : reg25[(3'h4):(3'h4)]));
endmodule

module module7
#(parameter param18 = ({(+(((8'hb4) & (8'hb8)) ? (+(8'hbf)) : ((8'hbb) + (8'ha9))))} ? ((+((^(8'ha2)) ? {(8'hb6)} : (~^(8'hbf)))) ? ((((8'ha8) | (8'h9d)) ? {(8'hac)} : ((8'had) <= (8'h9c))) ? (|((8'hbc) && (8'hb7))) : {((8'hb9) ? (8'hae) : (8'ha8)), ((8'hb5) | (8'hac))}) : ((7'h44) ? (7'h40) : (((7'h43) == (8'ha4)) ? (~|(8'h9c)) : (~&(8'h9c))))) : (8'hb0)))
(y, clk, wire12, wire11, wire10, wire9, wire8);
  output wire [(32'h33):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h7):(1'h0)] wire12;
  input wire signed [(5'h13):(1'h0)] wire11;
  input wire [(3'h7):(1'h0)] wire10;
  input wire [(4'h9):(1'h0)] wire9;
  input wire signed [(5'h14):(1'h0)] wire8;
  wire [(3'h7):(1'h0)] wire17;
  wire signed [(4'hf):(1'h0)] wire16;
  wire signed [(3'h4):(1'h0)] wire15;
  wire [(3'h4):(1'h0)] wire14;
  wire signed [(5'h14):(1'h0)] wire13;
  assign y = {wire17, wire16, wire15, wire14, wire13, (1'h0)};
  assign wire13 = ((wire10 ?
                          (wire11[(3'h7):(3'h5)] ?
                              wire10[(3'h6):(1'h1)] : $unsigned(wire11)) : ((wire10 <= (~wire9)) != wire9[(4'h8):(1'h1)])) ?
                      $unsigned(wire11[(5'h13):(3'h5)]) : {($unsigned(wire8) ?
                              wire10[(2'h3):(2'h2)] : wire9)});
  assign wire14 = wire11;
  assign wire15 = wire13[(3'h5):(1'h1)];
  assign wire16 = ($unsigned(($signed(wire14[(1'h1):(1'h0)]) <<< $signed((&wire15)))) == wire14);
  assign wire17 = (~&wire14);
endmodule
