#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55825c0028c0 .scope module, "imm_extender" "imm_extender" 2 3;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "cs_imm_src"
    .port_info 1 /INPUT 25 "instr"
    .port_info 2 /OUTPUT 32 "imm_ext"
o0x7effc2a27018 .functor BUFZ 2, C4<zz>; HiZ drive
v0x55825c005fa0_0 .net "cs_imm_src", 1 0, o0x7effc2a27018;  0 drivers
v0x55825c008300_0 .var "imm_ext", 31 0;
o0x7effc2a27078 .functor BUFZ 25, C4<zzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55825c0087c0_0 .net "instr", 31 7, o0x7effc2a27078;  0 drivers
E_0x55825bff4660 .event edge, v0x55825c005fa0_0, v0x55825c0087c0_0;
S_0x55825c0004a0 .scope module, "instr_decode" "instr_decode" 3 5;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 7 "opcode"
    .port_info 2 /OUTPUT 5 "rd"
    .port_info 3 /OUTPUT 5 "rs1"
    .port_info 4 /OUTPUT 5 "rs2"
    .port_info 5 /OUTPUT 7 "funct7"
    .port_info 6 /OUTPUT 3 "funct3"
    .port_info 7 /OUTPUT 25 "imm"
v0x55825c00a6d0_0 .net "funct3", 2 0, L_0x55825c030f80;  1 drivers
v0x55825c00ab90_0 .net "funct7", 6 0, L_0x55825c031280;  1 drivers
v0x55825c00bbb0_0 .net "imm", 24 0, L_0x55825c031390;  1 drivers
o0x7effc2a271c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55825c00beb0_0 .net "instr", 31 0, o0x7effc2a271c8;  0 drivers
v0x55825c02c160_0 .net "opcode", 6 0, L_0x55825c030db0;  1 drivers
v0x55825c02c290_0 .net "rd", 4 0, L_0x55825c030eb0;  1 drivers
v0x55825c02c370_0 .net "rs1", 4 0, L_0x55825c031020;  1 drivers
v0x55825c02c450_0 .net "rs2", 4 0, L_0x55825c0311b0;  1 drivers
L_0x55825c030db0 .part o0x7effc2a271c8, 0, 7;
L_0x55825c030eb0 .part o0x7effc2a271c8, 7, 5;
L_0x55825c030f80 .part o0x7effc2a271c8, 12, 3;
L_0x55825c031020 .part o0x7effc2a271c8, 15, 5;
L_0x55825c0311b0 .part o0x7effc2a271c8, 20, 5;
L_0x55825c031280 .part o0x7effc2a271c8, 25, 7;
L_0x55825c031390 .part o0x7effc2a271c8, 7, 25;
S_0x55825bfd7ce0 .scope module, "multi_cycle_rv" "multi_cycle_rv" 4 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
P_0x55825bfd4b60 .param/str "NAME" 0 4 2, "multi_cycle";
o0x7effc2a277c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55825c02e4a0_0 .net "clk", 0 0, o0x7effc2a277c8;  0 drivers
v0x55825c02e560_0 .net "instr", 31 0, L_0x55825c041b00;  1 drivers
v0x55825c02e630_0 .net "pc", 31 0, v0x55825c02e230_0;  1 drivers
v0x55825c02e700_0 .net "pc_next", 31 0, L_0x55825c041d20;  1 drivers
o0x7effc2a27858 .functor BUFZ 1, C4<z>; HiZ drive
v0x55825c02e7f0_0 .net "rst_n", 0 0, o0x7effc2a27858;  0 drivers
S_0x55825c02c680 .scope module, "imm" "instr_mem" 4 28, 5 1 0, S_0x55825bfd7ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr"
    .port_info 1 /OUTPUT 32 "instr"
P_0x55825c005530 .param/l "MEM_DEPTH" 0 5 2, +C4<00000000000000000000000100000000>;
P_0x55825c005570 .param/str "MEM_FILE" 1 5 9, "sw/mem/fibonacci.mem";
P_0x55825c0055b0 .param/l "START_ADDR" 0 5 3, +C4<00000000000000000000000000000000>;
L_0x7effc29de060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55825c02c9b0_0 .net/2u *"_s0", 31 0, L_0x7effc29de060;  1 drivers
L_0x7effc29de0f0 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0x55825c02cab0_0 .net/2u *"_s10", 31 0, L_0x7effc29de0f0;  1 drivers
v0x55825c02cb90_0 .net *"_s12", 0 0, L_0x55825c041870;  1 drivers
v0x55825c02cc30_0 .net *"_s14", 31 0, L_0x55825c041a10;  1 drivers
L_0x7effc29de138 .functor BUFT 1, C4<00000000000000000000000000010011>, C4<0>, C4<0>, C4<0>;
v0x55825c02cd10_0 .net/2u *"_s16", 31 0, L_0x7effc29de138;  1 drivers
v0x55825c02ce40_0 .net *"_s6", 31 0, L_0x55825c041700;  1 drivers
L_0x7effc29de0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55825c02cf20_0 .net *"_s9", 1 0, L_0x7effc29de0a8;  1 drivers
v0x55825c02d000_0 .net "addr", 31 0, v0x55825c02e230_0;  alias, 1 drivers
v0x55825c02d0e0_0 .var/i "i", 31 0;
v0x55825c02d1c0_0 .net "instr", 31 0, L_0x55825c041b00;  alias, 1 drivers
v0x55825c02d2a0 .array "memory", 255 0, 31 0;
v0x55825c02d360_0 .net "offset", 31 0, L_0x55825c041590;  1 drivers
v0x55825c02d440_0 .net "word_index", 31 2, L_0x55825c041660;  1 drivers
L_0x55825c041590 .arith/sub 32, v0x55825c02e230_0, L_0x7effc29de060;
L_0x55825c041660 .part L_0x55825c041590, 2, 30;
L_0x55825c041700 .concat [ 30 2 0 0], L_0x55825c041660, L_0x7effc29de0a8;
L_0x55825c041870 .cmp/gt 32, L_0x7effc29de0f0, L_0x55825c041700;
L_0x55825c041a10 .array/port v0x55825c02d2a0, L_0x55825c041660;
L_0x55825c041b00 .functor MUXZ 32, L_0x7effc29de138, L_0x55825c041a10, L_0x55825c041870, C4<>;
S_0x55825c02d580 .scope module, "pc_adder" "adder32" 4 33, 6 2 0, S_0x55825bfd7ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "sum"
v0x55825c02d750_0 .net "a", 31 0, v0x55825c02e230_0;  alias, 1 drivers
L_0x7effc29de180 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55825c02d830_0 .net "b", 31 0, L_0x7effc29de180;  1 drivers
v0x55825c02d8f0_0 .net "sum", 31 0, L_0x55825c041d20;  alias, 1 drivers
L_0x55825c041d20 .arith/sum 32, v0x55825c02e230_0, L_0x7effc29de180;
S_0x55825c02da60 .scope module, "program_counter" "register" 4 14, 7 1 0, S_0x55825bfd7ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 32 "pc_next"
    .port_info 4 /OUTPUT 32 "pc"
P_0x55825c02dc60 .param/l "RESET_VALUE" 0 7 3, C4<00000000000000000000000000000000>;
P_0x55825c02dca0 .param/l "WIDTH" 0 7 2, +C4<00000000000000000000000000100000>;
v0x55825c02ded0_0 .net "clk", 0 0, o0x7effc2a277c8;  alias, 0 drivers
L_0x7effc29de018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55825c02df90_0 .net "en", 0 0, L_0x7effc29de018;  1 drivers
v0x55825c02e050_0 .net "pc", 31 0, v0x55825c02e230_0;  alias, 1 drivers
v0x55825c02e170_0 .net "pc_next", 31 0, L_0x55825c041d20;  alias, 1 drivers
v0x55825c02e230_0 .var "pc_reg", 31 0;
v0x55825c02e340_0 .net "rst_n", 0 0, o0x7effc2a27858;  alias, 0 drivers
E_0x55825bff89d0 .event posedge, v0x55825c02ded0_0;
S_0x55825bfd9cb0 .scope module, "register_file_tb" "register_file_tb" 8 3;
 .timescale -9 -12;
P_0x55825c005ab0 .param/l "ADDR_WIDTH" 1 8 8, +C4<00000000000000000000000000000101>;
P_0x55825c005af0 .param/l "DATA_WIDTH" 1 8 7, +C4<00000000000000000000000000100000>;
P_0x55825c005b30 .param/l "REG_COUNT" 1 8 6, +C4<00000000000000000000000000100000>;
v0x55825c030670_0 .var "clk", 0 0;
v0x55825c030730_0 .var "rd", 4 0;
v0x55825c030800_0 .var "rs1", 4 0;
v0x55825c030900_0 .net "rs1_data", 31 0, L_0x55825c0422e0;  1 drivers
v0x55825c0309d0_0 .var "rs2", 4 0;
v0x55825c030a70_0 .net "rs2_data", 31 0, L_0x55825c0429b0;  1 drivers
v0x55825c030b40_0 .var "rst_n", 0 0;
v0x55825c030c10_0 .var "write_data", 31 0;
v0x55825c030ce0_0 .var "write_enable", 0 0;
E_0x55825bff8df0 .event negedge, v0x55825c02fc30_0;
S_0x55825c02e940 .scope module, "uut" "register_file" 8 28, 9 3 0, S_0x55825bfd9cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "write_enable"
    .port_info 3 /INPUT 5 "rs1"
    .port_info 4 /INPUT 5 "rs2"
    .port_info 5 /INPUT 5 "rd"
    .port_info 6 /INPUT 32 "write_data"
    .port_info 7 /OUTPUT 32 "rs1_data"
    .port_info 8 /OUTPUT 32 "rs2_data"
P_0x55825c005200 .param/l "ADDR_WIDTH" 0 9 6, +C4<00000000000000000000000000000101>;
P_0x55825c005240 .param/l "DATA_WIDTH" 0 9 5, +C4<00000000000000000000000000100000>;
P_0x55825c005280 .param/l "REG_COUNT" 0 9 4, +C4<00000000000000000000000000100000>;
v0x55825c02edf0_0 .net *"_s0", 31 0, L_0x55825c041e10;  1 drivers
v0x55825c02eef0_0 .net *"_s10", 31 0, L_0x55825c042120;  1 drivers
v0x55825c02efd0_0 .net *"_s12", 6 0, L_0x55825c0421c0;  1 drivers
L_0x7effc29de2a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55825c02f0c0_0 .net *"_s15", 1 0, L_0x7effc29de2a0;  1 drivers
v0x55825c02f1a0_0 .net *"_s18", 31 0, L_0x55825c0424c0;  1 drivers
L_0x7effc29de2e8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55825c02f2d0_0 .net *"_s21", 26 0, L_0x7effc29de2e8;  1 drivers
L_0x7effc29de330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55825c02f3b0_0 .net/2u *"_s22", 31 0, L_0x7effc29de330;  1 drivers
v0x55825c02f490_0 .net *"_s24", 0 0, L_0x55825c042640;  1 drivers
L_0x7effc29de378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55825c02f550_0 .net/2u *"_s26", 31 0, L_0x7effc29de378;  1 drivers
v0x55825c02f630_0 .net *"_s28", 31 0, L_0x55825c042780;  1 drivers
L_0x7effc29de1c8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55825c02f710_0 .net *"_s3", 26 0, L_0x7effc29de1c8;  1 drivers
v0x55825c02f7f0_0 .net *"_s30", 6 0, L_0x55825c042870;  1 drivers
L_0x7effc29de3c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55825c02f8d0_0 .net *"_s33", 1 0, L_0x7effc29de3c0;  1 drivers
L_0x7effc29de210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55825c02f9b0_0 .net/2u *"_s4", 31 0, L_0x7effc29de210;  1 drivers
v0x55825c02fa90_0 .net *"_s6", 0 0, L_0x55825c041f50;  1 drivers
L_0x7effc29de258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55825c02fb50_0 .net/2u *"_s8", 31 0, L_0x7effc29de258;  1 drivers
v0x55825c02fc30_0 .net "clk", 0 0, v0x55825c030670_0;  1 drivers
v0x55825c02fcf0_0 .var/i "i", 31 0;
v0x55825c02fdd0_0 .net "rd", 4 0, v0x55825c030730_0;  1 drivers
v0x55825c02feb0 .array "regfile", 31 0, 31 0;
v0x55825c02ff70_0 .net "rs1", 4 0, v0x55825c030800_0;  1 drivers
v0x55825c030050_0 .net "rs1_data", 31 0, L_0x55825c0422e0;  alias, 1 drivers
v0x55825c030130_0 .net "rs2", 4 0, v0x55825c0309d0_0;  1 drivers
v0x55825c030210_0 .net "rs2_data", 31 0, L_0x55825c0429b0;  alias, 1 drivers
v0x55825c0302f0_0 .net "rst_n", 0 0, v0x55825c030b40_0;  1 drivers
v0x55825c0303b0_0 .net "write_data", 31 0, v0x55825c030c10_0;  1 drivers
v0x55825c030490_0 .net "write_enable", 0 0, v0x55825c030ce0_0;  1 drivers
E_0x55825bff91d0 .event posedge, v0x55825c02fc30_0;
L_0x55825c041e10 .concat [ 5 27 0 0], v0x55825c030800_0, L_0x7effc29de1c8;
L_0x55825c041f50 .cmp/eq 32, L_0x55825c041e10, L_0x7effc29de210;
L_0x55825c042120 .array/port v0x55825c02feb0, L_0x55825c0421c0;
L_0x55825c0421c0 .concat [ 5 2 0 0], v0x55825c030800_0, L_0x7effc29de2a0;
L_0x55825c0422e0 .functor MUXZ 32, L_0x55825c042120, L_0x7effc29de258, L_0x55825c041f50, C4<>;
L_0x55825c0424c0 .concat [ 5 27 0 0], v0x55825c0309d0_0, L_0x7effc29de2e8;
L_0x55825c042640 .cmp/eq 32, L_0x55825c0424c0, L_0x7effc29de330;
L_0x55825c042780 .array/port v0x55825c02feb0, L_0x55825c042870;
L_0x55825c042870 .concat [ 5 2 0 0], v0x55825c0309d0_0, L_0x7effc29de3c0;
L_0x55825c0429b0 .functor MUXZ 32, L_0x55825c042780, L_0x7effc29de378, L_0x55825c042640, C4<>;
    .scope S_0x55825c0028c0;
T_0 ;
    %wait E_0x55825bff4660;
    %load/vec4 v0x55825c005fa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55825c008300_0, 0, 32;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v0x55825c0087c0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x55825c0087c0_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55825c008300_0, 0, 32;
    %jmp T_0.5;
T_0.1 ;
    %load/vec4 v0x55825c0087c0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x55825c0087c0_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55825c0087c0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55825c008300_0, 0, 32;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v0x55825c0087c0_0;
    %parti/s 1, 24, 6;
    %replicate 19;
    %load/vec4 v0x55825c0087c0_0;
    %parti/s 1, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55825c0087c0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55825c0087c0_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55825c0087c0_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x55825c008300_0, 0, 32;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0x55825c0087c0_0;
    %parti/s 1, 24, 6;
    %replicate 11;
    %load/vec4 v0x55825c0087c0_0;
    %parti/s 1, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55825c0087c0_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55825c0087c0_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55825c0087c0_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x55825c008300_0, 0, 32;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55825c02da60;
T_1 ;
    %wait E_0x55825bff89d0;
    %load/vec4 v0x55825c02e340_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55825c02e230_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55825c02df90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55825c02e170_0;
    %assign/vec4 v0x55825c02e230_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55825c02c680;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55825c02d0e0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x55825c02d0e0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55825c02d0e0_0;
    %store/vec4a v0x55825c02d2a0, 4, 0;
    %load/vec4 v0x55825c02d0e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55825c02d0e0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call 5 30 "$display", "Loading memory from: %s", P_0x55825c005570 {0 0 0};
    %vpi_call 5 31 "$readmemh", P_0x55825c005570, v0x55825c02d2a0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x55825c02e940;
T_3 ;
    %wait E_0x55825bff91d0;
    %load/vec4 v0x55825c0302f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55825c02fcf0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x55825c02fcf0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55825c02fcf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55825c02feb0, 0, 4;
    %load/vec4 v0x55825c02fcf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55825c02fcf0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55825c030490_0;
    %load/vec4 v0x55825c02fdd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x55825c0303b0_0;
    %load/vec4 v0x55825c02fdd0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55825c02feb0, 0, 4;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55825bfd9cb0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55825c030670_0, 0, 1;
T_4.0 ;
    %delay 5000, 0;
    %load/vec4 v0x55825c030670_0;
    %inv;
    %store/vec4 v0x55825c030670_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x55825bfd9cb0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55825c030b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55825c030ce0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55825c030800_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55825c0309d0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55825c030730_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55825c030c10_0, 0, 32;
    %wait E_0x55825bff8df0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55825c030b40_0, 0, 1;
    %wait E_0x55825bff8df0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55825c030b40_0, 0, 1;
    %wait E_0x55825bff8df0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55825c030730_0, 0, 5;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x55825c030c10_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55825c030ce0_0, 0, 1;
    %wait E_0x55825bff8df0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55825c030ce0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55825c030800_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55825c0309d0_0, 0, 5;
    %wait E_0x55825bff8df0;
    %vpi_call 8 77 "$display", "Read rs1_data (reg1): 0x%h (expected 0xDEADBEEF)", v0x55825c030900_0 {0 0 0};
    %vpi_call 8 78 "$display", "Read rs2_data (reg0): 0x%h (expected 0x00000000)", v0x55825c030a70_0 {0 0 0};
    %load/vec4 v0x55825c030900_0;
    %cmpi/ne 3735928559, 0, 32;
    %jmp/0xz  T_5.0, 6;
    %vpi_call 8 81 "$display", "ERROR: rs1_data mismatch" {0 0 0};
T_5.0 ;
    %load/vec4 v0x55825c030a70_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.2, 6;
    %vpi_call 8 83 "$display", "ERROR: rs2_data mismatch" {0 0 0};
T_5.2 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55825c030730_0, 0, 5;
    %pushi/vec4 3405691582, 0, 32;
    %store/vec4 v0x55825c030c10_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55825c030ce0_0, 0, 1;
    %wait E_0x55825bff8df0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55825c030ce0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55825c030800_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55825c0309d0_0, 0, 5;
    %wait E_0x55825bff8df0;
    %vpi_call 8 99 "$display", "Read rs1_data (reg1): 0x%h (expected 0xDEADBEEF)", v0x55825c030900_0 {0 0 0};
    %vpi_call 8 100 "$display", "Read rs2_data (reg2): 0x%h (expected 0xCAFEBABE)", v0x55825c030a70_0 {0 0 0};
    %load/vec4 v0x55825c030900_0;
    %cmpi/ne 3735928559, 0, 32;
    %jmp/0xz  T_5.4, 6;
    %vpi_call 8 103 "$display", "ERROR: rs1_data mismatch" {0 0 0};
T_5.4 ;
    %load/vec4 v0x55825c030a70_0;
    %cmpi/ne 3405691582, 0, 32;
    %jmp/0xz  T_5.6, 6;
    %vpi_call 8 105 "$display", "ERROR: rs2_data mismatch" {0 0 0};
T_5.6 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55825c030730_0, 0, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x55825c030c10_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55825c030ce0_0, 0, 1;
    %wait E_0x55825bff8df0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55825c030ce0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55825c030800_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55825c0309d0_0, 0, 5;
    %wait E_0x55825bff8df0;
    %vpi_call 8 120 "$display", "Read rs1_data (reg0): 0x%h (expected 0x00000000)", v0x55825c030900_0 {0 0 0};
    %vpi_call 8 121 "$display", "Read rs2_data (reg0): 0x%h (expected 0x00000000)", v0x55825c030a70_0 {0 0 0};
    %load/vec4 v0x55825c030900_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.8, 6;
    %vpi_call 8 124 "$display", "ERROR: reg0 changed, which should not happen" {0 0 0};
T_5.8 ;
    %load/vec4 v0x55825c030a70_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.10, 6;
    %vpi_call 8 126 "$display", "ERROR: reg0 changed, which should not happen" {0 0 0};
T_5.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55825c030b40_0, 0, 1;
    %wait E_0x55825bff8df0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55825c030b40_0, 0, 1;
    %wait E_0x55825bff8df0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55825c030800_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55825c0309d0_0, 0, 5;
    %wait E_0x55825bff8df0;
    %vpi_call 8 138 "$display", "After reset:" {0 0 0};
    %vpi_call 8 139 "$display", "rs1_data (reg1): 0x%h (expected 0x00000000)", v0x55825c030900_0 {0 0 0};
    %vpi_call 8 140 "$display", "rs2_data (reg2): 0x%h (expected 0x00000000)", v0x55825c030a70_0 {0 0 0};
    %load/vec4 v0x55825c030900_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.12, 6;
    %vpi_call 8 143 "$display", "ERROR: reg1 not cleared after reset" {0 0 0};
T_5.12 ;
    %load/vec4 v0x55825c030a70_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.14, 6;
    %vpi_call 8 145 "$display", "ERROR: reg2 not cleared after reset" {0 0 0};
T_5.14 ;
    %vpi_call 8 147 "$display", "Test completed." {0 0 0};
    %vpi_call 8 148 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "rtl/basic/imm_extender.v";
    "rtl/basic/instr_decode.v";
    "rtl/core/multi_cycle_rv.v";
    "rtl/memory/instr_mem.v";
    "rtl/basic/adder32.v";
    "rtl/basic/register.v";
    "testbench/basic/register_file_tb.v";
    "rtl/basic/register_file.v";
