# memory-design-verilog
Verilog-based parameterized memory module with read/write support and testbench
