# carry-chain-compare-unit
A ten-function compare unit written in Verilog,  The design uses an adder instead of multiplexers.  As such, it targets FPGA devices with 6-input lookup tables and dedicated carry chain hardware.
