<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab9.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SingleCycleProcTest_v_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SingleCycleProcTest_v_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="SingleCycleProcTest_v_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SingleCycleProcTest_v_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SingleCycleProc_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SingleCycleProc_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1511678701" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1511678701">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1512015540" xil_pn:in_ck="-474831208963505505" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1512015540">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../Lab07/ALU(4).v"/>
      <outfile xil_pn:name="../Lab07/RegisterFile.v"/>
      <outfile xil_pn:name="../Lab07/SignExtender.v"/>
      <outfile xil_pn:name="../Lab8/ALUControl.v"/>
      <outfile xil_pn:name="../Lab8/NextPclogic.v"/>
      <outfile xil_pn:name="DataMemory(4).v"/>
      <outfile xil_pn:name="InstructionMemory(4).v"/>
      <outfile xil_pn:name="SingleCycleControl(4).v"/>
      <outfile xil_pn:name="SingleCycleProc(4).v"/>
      <outfile xil_pn:name="SingleCycleProcTest(4).v"/>
    </transform>
    <transform xil_pn:end_ts="1511842703" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7989343754690456466" xil_pn:start_ts="1511842703">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511842703" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6672613915414421680" xil_pn:start_ts="1511842703">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511842256" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8957391278795313800" xil_pn:start_ts="1511842256">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1512015540" xil_pn:in_ck="-474831208963505505" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1512015540">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../Lab07/ALU(4).v"/>
      <outfile xil_pn:name="../Lab07/RegisterFile.v"/>
      <outfile xil_pn:name="../Lab07/SignExtender.v"/>
      <outfile xil_pn:name="../Lab8/ALUControl.v"/>
      <outfile xil_pn:name="../Lab8/NextPclogic.v"/>
      <outfile xil_pn:name="DataMemory(4).v"/>
      <outfile xil_pn:name="InstructionMemory(4).v"/>
      <outfile xil_pn:name="SingleCycleControl(4).v"/>
      <outfile xil_pn:name="SingleCycleProc(4).v"/>
      <outfile xil_pn:name="SingleCycleProcTest(4).v"/>
    </transform>
    <transform xil_pn:end_ts="1512724400" xil_pn:in_ck="-474831208963505505" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6491903148045349261" xil_pn:start_ts="1512724397">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="SingleCycleProcTest_v_beh.prj"/>
      <outfile xil_pn:name="SingleCycleProcTest_v_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1512724400" xil_pn:in_ck="-8824172204327241793" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3391853411077314122" xil_pn:start_ts="1512724400">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="SingleCycleProcTest_v_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
