<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SystemZMachineScheduler.cpp source code [llvm/llvm/lib/Target/SystemZ/SystemZMachineScheduler.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/SystemZ/SystemZMachineScheduler.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>SystemZ</a>/<a href='SystemZMachineScheduler.cpp.html'>SystemZMachineScheduler.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//-- SystemZMachineScheduler.cpp - SystemZ Scheduler Interface -*- C++ -*---==//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// -------------------------- Post RA scheduling ---------------------------- //</i></td></tr>
<tr><th id="10">10</th><td><i>// SystemZPostRASchedStrategy is a scheduling strategy which is plugged into</i></td></tr>
<tr><th id="11">11</th><td><i>// the MachineScheduler. It has a sorted Available set of SUs and a pickNode()</i></td></tr>
<tr><th id="12">12</th><td><i>// implementation that looks to optimize decoder grouping and balance the</i></td></tr>
<tr><th id="13">13</th><td><i>// usage of processor resources. Scheduler states are saved for the end</i></td></tr>
<tr><th id="14">14</th><td><i>// region of each MBB, so that a successor block can learn from it.</i></td></tr>
<tr><th id="15">15</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="SystemZMachineScheduler.h.html">"SystemZMachineScheduler.h"</a></u></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "machine-scheduler"</u></td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><u>#<span data-ppcond="23">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="24">24</th><td><i>// Print the set of SUs</i></td></tr>
<tr><th id="25">25</th><td><em>void</em> <a class="type" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy" title='llvm::SystemZPostRASchedStrategy' data-ref="llvm::SystemZPostRASchedStrategy">SystemZPostRASchedStrategy</a>::<a class="type" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::SUSet" title='llvm::SystemZPostRASchedStrategy::SUSet' data-ref="llvm::SystemZPostRASchedStrategy::SUSet">SUSet</a>::</td></tr>
<tr><th id="26">26</th><td><dfn class="decl def" id="_ZNK4llvm26SystemZPostRASchedStrategy5SUSet4dumpERNS_23SystemZHazardRecognizerE" title='llvm::SystemZPostRASchedStrategy::SUSet::dump' data-ref="_ZNK4llvm26SystemZPostRASchedStrategy5SUSet4dumpERNS_23SystemZHazardRecognizerE">dump</dfn>(<a class="type" href="SystemZHazardRecognizer.h.html#llvm::SystemZHazardRecognizer" title='llvm::SystemZHazardRecognizer' data-ref="llvm::SystemZHazardRecognizer">SystemZHazardRecognizer</a> &amp;<dfn class="local col9 decl" id="19HazardRec" title='HazardRec' data-type='llvm::SystemZHazardRecognizer &amp;' data-ref="19HazardRec">HazardRec</dfn>) <em>const</em> {</td></tr>
<tr><th id="27">27</th><td>  <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"{"</q>;</td></tr>
<tr><th id="28">28</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col0 decl" id="20SU" title='SU' data-type='llvm::SUnit *const &amp;' data-ref="20SU">SU</dfn> : *<b>this</b>) {</td></tr>
<tr><th id="29">29</th><td>    <a class="local col9 ref" href="#19HazardRec" title='HazardRec' data-ref="19HazardRec">HazardRec</a>.<a class="ref" href="SystemZHazardRecognizer.h.html#_ZNK4llvm23SystemZHazardRecognizer6dumpSUEPNS_5SUnitERNS_11raw_ostreamE" title='llvm::SystemZHazardRecognizer::dumpSU' data-ref="_ZNK4llvm23SystemZHazardRecognizer6dumpSUEPNS_5SUnitERNS_11raw_ostreamE">dumpSU</a>(<a class="local col0 ref" href="#20SU" title='SU' data-ref="20SU">SU</a>, <span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()</span>);</td></tr>
<tr><th id="30">30</th><td>    <b>if</b> (<a class="local col0 ref" href="#20SU" title='SU' data-ref="20SU">SU</a> != <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#_ZNKSt16reverse_iteratordeEv" title='std::reverse_iterator::operator*' data-ref="_ZNKSt16reverse_iteratordeEv">*</a><a class="member" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set6rbeginEv" title='std::set::rbegin' data-ref="_ZNKSt3set6rbeginEv">rbegin</a>())</td></tr>
<tr><th id="31">31</th><td>      <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>",  "</q>;</td></tr>
<tr><th id="32">32</th><td>  }</td></tr>
<tr><th id="33">33</th><td>  <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"}\n"</q>;</td></tr>
<tr><th id="34">34</th><td>}</td></tr>
<tr><th id="35">35</th><td><u>#<span data-ppcond="23">endif</span></u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><i  data-doc="_ZL18getSingleSchedPredPN4llvm17MachineBasicBlockEPKNS_11MachineLoopE">// Try to find a single predecessor that would be interesting for the</i></td></tr>
<tr><th id="38">38</th><td><i  data-doc="_ZL18getSingleSchedPredPN4llvm17MachineBasicBlockEPKNS_11MachineLoopE">// scheduler in the top-most region of MBB.</i></td></tr>
<tr><th id="39">39</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="tu decl def" id="_ZL18getSingleSchedPredPN4llvm17MachineBasicBlockEPKNS_11MachineLoopE" title='getSingleSchedPred' data-type='llvm::MachineBasicBlock * getSingleSchedPred(llvm::MachineBasicBlock * MBB, const llvm::MachineLoop * Loop)' data-ref="_ZL18getSingleSchedPredPN4llvm17MachineBasicBlockEPKNS_11MachineLoopE">getSingleSchedPred</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="21MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="21MBB">MBB</dfn>,</td></tr>
<tr><th id="40">40</th><td>                                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a> *<dfn class="local col2 decl" id="22Loop" title='Loop' data-type='const llvm::MachineLoop *' data-ref="22Loop">Loop</dfn>) {</td></tr>
<tr><th id="41">41</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="23PredMBB" title='PredMBB' data-type='llvm::MachineBasicBlock *' data-ref="23PredMBB">PredMBB</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="42">42</th><td>  <b>if</b> (<a class="local col1 ref" href="#21MBB" title='MBB' data-ref="21MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9pred_sizeEv" title='llvm::MachineBasicBlock::pred_size' data-ref="_ZNK4llvm17MachineBasicBlock9pred_sizeEv">pred_size</a>() == <var>1</var>)</td></tr>
<tr><th id="43">43</th><td>    <a class="local col3 ref" href="#23PredMBB" title='PredMBB' data-ref="23PredMBB">PredMBB</a> = <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col1 ref" href="#21MBB" title='MBB' data-ref="21MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10pred_beginEv" title='llvm::MachineBasicBlock::pred_begin' data-ref="_ZN4llvm17MachineBasicBlock10pred_beginEv">pred_begin</a>();</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td>  <i>// The loop header has two predecessors, return the latch, but not for a</i></td></tr>
<tr><th id="46">46</th><td><i>  // single block loop.</i></td></tr>
<tr><th id="47">47</th><td>  <b>if</b> (<a class="local col1 ref" href="#21MBB" title='MBB' data-ref="21MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9pred_sizeEv" title='llvm::MachineBasicBlock::pred_size' data-ref="_ZNK4llvm17MachineBasicBlock9pred_sizeEv">pred_size</a>() == <var>2</var> &amp;&amp; <a class="local col2 ref" href="#22Loop" title='Loop' data-ref="22Loop">Loop</a> != <b>nullptr</b> &amp;&amp; <a class="local col2 ref" href="#22Loop" title='Loop' data-ref="22Loop">Loop</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase9getHeaderEv" title='llvm::LoopBase::getHeader' data-ref="_ZNK4llvm8LoopBase9getHeaderEv">getHeader</a>() == <a class="local col1 ref" href="#21MBB" title='MBB' data-ref="21MBB">MBB</a>) {</td></tr>
<tr><th id="48">48</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col4 decl" id="24I" title='I' data-type='__gnu_cxx::__normal_iterator&lt;llvm::MachineBasicBlock **, std::vector&lt;llvm::MachineBasicBlock *, std::allocator&lt;llvm::MachineBasicBlock *&gt; &gt; &gt;' data-ref="24I">I</dfn> = <a class="local col1 ref" href="#21MBB" title='MBB' data-ref="21MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10pred_beginEv" title='llvm::MachineBasicBlock::pred_begin' data-ref="_ZN4llvm17MachineBasicBlock10pred_beginEv">pred_begin</a>(); <a class="local col4 ref" href="#24I" title='I' data-ref="24I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col1 ref" href="#21MBB" title='MBB' data-ref="21MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock8pred_endEv" title='llvm::MachineBasicBlock::pred_end' data-ref="_ZN4llvm17MachineBasicBlock8pred_endEv">pred_end</a>(); <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col4 ref" href="#24I" title='I' data-ref="24I">I</a>)</td></tr>
<tr><th id="49">49</th><td>      <b>if</b> (<a class="local col2 ref" href="#22Loop" title='Loop' data-ref="22Loop">Loop</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase8containsEPKT_" title='llvm::LoopBase::contains' data-ref="_ZNK4llvm8LoopBase8containsEPKT_">contains</a>(<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col4 ref" href="#24I" title='I' data-ref="24I">I</a>))</td></tr>
<tr><th id="50">50</th><td>        <a class="local col3 ref" href="#23PredMBB" title='PredMBB' data-ref="23PredMBB">PredMBB</a> = (<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col4 ref" href="#24I" title='I' data-ref="24I">I</a> == <a class="local col1 ref" href="#21MBB" title='MBB' data-ref="21MBB">MBB</a> ? <b>nullptr</b> : <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col4 ref" href="#24I" title='I' data-ref="24I">I</a>);</td></tr>
<tr><th id="51">51</th><td>  }</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((PredMBB == nullptr || !Loop || Loop-&gt;contains(PredMBB)) &amp;&amp; &quot;Loop MBB should not consider predecessor outside of loop.&quot;) ? void (0) : __assert_fail (&quot;(PredMBB == nullptr || !Loop || Loop-&gt;contains(PredMBB)) &amp;&amp; \&quot;Loop MBB should not consider predecessor outside of loop.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/SystemZ/SystemZMachineScheduler.cpp&quot;, 54, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a> ((<a class="local col3 ref" href="#23PredMBB" title='PredMBB' data-ref="23PredMBB">PredMBB</a> == <b>nullptr</b> || !<a class="local col2 ref" href="#22Loop" title='Loop' data-ref="22Loop">Loop</a> || <a class="local col2 ref" href="#22Loop" title='Loop' data-ref="22Loop">Loop</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase8containsEPKT_" title='llvm::LoopBase::contains' data-ref="_ZNK4llvm8LoopBase8containsEPKT_">contains</a>(<a class="local col3 ref" href="#23PredMBB" title='PredMBB' data-ref="23PredMBB">PredMBB</a>))</td></tr>
<tr><th id="54">54</th><td>          &amp;&amp; <q>"Loop MBB should not consider predecessor outside of loop."</q>);</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td>  <b>return</b> <a class="local col3 ref" href="#23PredMBB" title='PredMBB' data-ref="23PredMBB">PredMBB</a>;</td></tr>
<tr><th id="57">57</th><td>}</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><em>void</em> <a class="type" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy" title='llvm::SystemZPostRASchedStrategy' data-ref="llvm::SystemZPostRASchedStrategy">SystemZPostRASchedStrategy</a>::</td></tr>
<tr><th id="60">60</th><td><dfn class="decl def" id="_ZN4llvm26SystemZPostRASchedStrategy9advanceToENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::SystemZPostRASchedStrategy::advanceTo' data-ref="_ZN4llvm26SystemZPostRASchedStrategy9advanceToENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">advanceTo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="25NextBegin" title='NextBegin' data-type='MachineBasicBlock::iterator' data-ref="25NextBegin">NextBegin</dfn>) {</td></tr>
<tr><th id="61">61</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="26LastEmittedMI" title='LastEmittedMI' data-type='MachineBasicBlock::iterator' data-ref="26LastEmittedMI">LastEmittedMI</dfn> = <a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::HazardRec" title='llvm::SystemZPostRASchedStrategy::HazardRec' data-ref="llvm::SystemZPostRASchedStrategy::HazardRec">HazardRec</a>-&gt;<a class="ref" href="SystemZHazardRecognizer.h.html#_ZN4llvm23SystemZHazardRecognizer16getLastEmittedMIEv" title='llvm::SystemZHazardRecognizer::getLastEmittedMI' data-ref="_ZN4llvm23SystemZHazardRecognizer16getLastEmittedMIEv">getLastEmittedMI</a>();</td></tr>
<tr><th id="62">62</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="27I" title='I' data-type='MachineBasicBlock::iterator' data-ref="27I">I</dfn> =</td></tr>
<tr><th id="63">63</th><td>    ((<a class="local col6 ref" href="#26LastEmittedMI" title='LastEmittedMI' data-ref="26LastEmittedMI">LastEmittedMI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEENS_32MachineInstrBundleIteratorTraitsIS1_XT0_EE14instr_iterator13const_pointerE" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEENS_32MachineInstrBundleIteratorTraitsIS1_XT0_EE14instr_iterator13const_pointerE">!=</a> <b>nullptr</b> &amp;&amp; <a class="local col6 ref" href="#26LastEmittedMI" title='LastEmittedMI' data-ref="26LastEmittedMI">LastEmittedMI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() == <a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::MBB" title='llvm::SystemZPostRASchedStrategy::MBB' data-ref="llvm::SystemZPostRASchedStrategy::MBB">MBB</a>) ?</td></tr>
<tr><th id="64">64</th><td>     <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#26LastEmittedMI" title='LastEmittedMI' data-ref="26LastEmittedMI">LastEmittedMI</a>) : <a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::MBB" title='llvm::SystemZPostRASchedStrategy::MBB' data-ref="llvm::SystemZPostRASchedStrategy::MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>());</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td>  <b>for</b> (; <a class="local col7 ref" href="#27I" title='I' data-ref="27I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col5 ref" href="#25NextBegin" title='NextBegin' data-ref="25NextBegin">NextBegin</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col7 ref" href="#27I" title='I' data-ref="27I">I</a>) {</td></tr>
<tr><th id="67">67</th><td>    <b>if</b> (<a class="local col7 ref" href="#27I" title='I' data-ref="27I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isPositionEv" title='llvm::MachineInstr::isPosition' data-ref="_ZNK4llvm12MachineInstr10isPositionEv">isPosition</a>() || <a class="local col7 ref" href="#27I" title='I' data-ref="27I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="68">68</th><td>      <b>continue</b>;</td></tr>
<tr><th id="69">69</th><td>    <a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::HazardRec" title='llvm::SystemZPostRASchedStrategy::HazardRec' data-ref="llvm::SystemZPostRASchedStrategy::HazardRec">HazardRec</a>-&gt;<a class="ref" href="SystemZHazardRecognizer.h.html#_ZN4llvm23SystemZHazardRecognizer15emitInstructionEPNS_12MachineInstrEb" title='llvm::SystemZHazardRecognizer::emitInstruction' data-ref="_ZN4llvm23SystemZHazardRecognizer15emitInstructionEPNS_12MachineInstrEb">emitInstruction</a>(&amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#27I" title='I' data-ref="27I">I</a>);</td></tr>
<tr><th id="70">70</th><td>  }</td></tr>
<tr><th id="71">71</th><td>}</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><em>void</em> <a class="type" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy" title='llvm::SystemZPostRASchedStrategy' data-ref="llvm::SystemZPostRASchedStrategy">SystemZPostRASchedStrategy</a>::<dfn class="virtual decl def" id="_ZN4llvm26SystemZPostRASchedStrategy10initializeEPNS_13ScheduleDAGMIE" title='llvm::SystemZPostRASchedStrategy::initialize' data-ref="_ZN4llvm26SystemZPostRASchedStrategy10initializeEPNS_13ScheduleDAGMIE">initialize</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a> *<dfn class="local col8 decl" id="28dag" title='dag' data-type='llvm::ScheduleDAGMI *' data-ref="28dag">dag</dfn>) {</td></tr>
<tr><th id="74">74</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { HazardRec-&gt;dumpState();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::HazardRec" title='llvm::SystemZPostRASchedStrategy::HazardRec' data-ref="llvm::SystemZPostRASchedStrategy::HazardRec">HazardRec</a>-&gt;<a class="ref" href="SystemZHazardRecognizer.h.html#_ZNK4llvm23SystemZHazardRecognizer9dumpStateEv" title='llvm::SystemZHazardRecognizer::dumpState' data-ref="_ZNK4llvm23SystemZHazardRecognizer9dumpStateEv">dumpState</a>(););</td></tr>
<tr><th id="75">75</th><td>}</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><em>void</em> <a class="type" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy" title='llvm::SystemZPostRASchedStrategy' data-ref="llvm::SystemZPostRASchedStrategy">SystemZPostRASchedStrategy</a>::<dfn class="virtual decl def" id="_ZN4llvm26SystemZPostRASchedStrategy8enterMBBEPNS_17MachineBasicBlockE" title='llvm::SystemZPostRASchedStrategy::enterMBB' data-ref="_ZN4llvm26SystemZPostRASchedStrategy8enterMBBEPNS_17MachineBasicBlockE">enterMBB</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="29NextMBB" title='NextMBB' data-type='llvm::MachineBasicBlock *' data-ref="29NextMBB">NextMBB</dfn>) {</td></tr>
<tr><th id="78">78</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((SchedStates.find(NextMBB) == SchedStates.end()) &amp;&amp; &quot;Entering MBB twice?&quot;) ? void (0) : __assert_fail (&quot;(SchedStates.find(NextMBB) == SchedStates.end()) &amp;&amp; \&quot;Entering MBB twice?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/SystemZ/SystemZMachineScheduler.cpp&quot;, 79, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a> ((<a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::SchedStates" title='llvm::SystemZPostRASchedStrategy::SchedStates' data-ref="llvm::SystemZPostRASchedStrategy::SchedStates">SchedStates</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map4findERKT_" title='std::map::find' data-ref="_ZNSt3map4findERKT_">find</a>(<a class="local col9 ref" href="#29NextMBB" title='NextMBB' data-ref="29NextMBB">NextMBB</a>) <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratoreqERKSt17_Rb_tree_iteratorIT_E" title='std::_Rb_tree_iterator::operator==' data-ref="_ZNKSt17_Rb_tree_iteratoreqERKSt17_Rb_tree_iteratorIT_E">==</a> <a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::SchedStates" title='llvm::SystemZPostRASchedStrategy::SchedStates' data-ref="llvm::SystemZPostRASchedStrategy::SchedStates">SchedStates</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map3endEv" title='std::map::end' data-ref="_ZNSt3map3endEv">end</a>()) &amp;&amp;</td></tr>
<tr><th id="79">79</th><td>          <q>"Entering MBB twice?"</q>);</td></tr>
<tr><th id="80">80</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;** Entering &quot; &lt;&lt; printMBBReference(*NextMBB); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"** Entering "</q> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="local col9 ref" href="#29NextMBB" title='NextMBB' data-ref="29NextMBB">NextMBB</a>));</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>  <a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::MBB" title='llvm::SystemZPostRASchedStrategy::MBB' data-ref="llvm::SystemZPostRASchedStrategy::MBB">MBB</a> = <a class="local col9 ref" href="#29NextMBB" title='NextMBB' data-ref="29NextMBB">NextMBB</a>;</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td>  <i class="doc">/// Create a HazardRec for MBB, save it in SchedStates and set HazardRec to</i></td></tr>
<tr><th id="85">85</th><td><i class="doc">  /// point to it.</i></td></tr>
<tr><th id="86">86</th><td>  <a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::HazardRec" title='llvm::SystemZPostRASchedStrategy::HazardRec' data-ref="llvm::SystemZPostRASchedStrategy::HazardRec">HazardRec</a> = <a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::SchedStates" title='llvm::SystemZPostRASchedStrategy::SchedStates' data-ref="llvm::SystemZPostRASchedStrategy::SchedStates">SchedStates</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::MBB" title='llvm::SystemZPostRASchedStrategy::MBB' data-ref="llvm::SystemZPostRASchedStrategy::MBB">MBB</a>]</a> = <b>new</b> <a class="type" href="SystemZHazardRecognizer.h.html#llvm::SystemZHazardRecognizer" title='llvm::SystemZHazardRecognizer' data-ref="llvm::SystemZHazardRecognizer">SystemZHazardRecognizer</a><a class="ref" href="SystemZHazardRecognizer.h.html#_ZN4llvm23SystemZHazardRecognizerC1EPKNS_16SystemZInstrInfoEPKNS_16TargetSchedModelE" title='llvm::SystemZHazardRecognizer::SystemZHazardRecognizer' data-ref="_ZN4llvm23SystemZHazardRecognizerC1EPKNS_16SystemZInstrInfoEPKNS_16TargetSchedModelE">(</a><a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::TII" title='llvm::SystemZPostRASchedStrategy::TII' data-ref="llvm::SystemZPostRASchedStrategy::TII">TII</a>, &amp;<a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::SchedModel" title='llvm::SystemZPostRASchedStrategy::SchedModel' data-ref="llvm::SystemZPostRASchedStrategy::SchedModel">SchedModel</a>);</td></tr>
<tr><th id="87">87</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { const MachineLoop *Loop = MLI-&gt;getLoopFor(MBB); if (Loop &amp;&amp; Loop-&gt;getHeader() == MBB) dbgs() &lt;&lt; &quot; (Loop header)&quot;; dbgs() &lt;&lt; &quot;:\n&quot;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a> *<dfn class="local col0 decl" id="30Loop" title='Loop' data-type='const llvm::MachineLoop *' data-ref="30Loop">Loop</dfn> = <a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::MLI" title='llvm::SystemZPostRASchedStrategy::MLI' data-ref="llvm::SystemZPostRASchedStrategy::MLI">MLI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZNK4llvm15MachineLoopInfo10getLoopForEPKNS_17MachineBasicBlockE" title='llvm::MachineLoopInfo::getLoopFor' data-ref="_ZNK4llvm15MachineLoopInfo10getLoopForEPKNS_17MachineBasicBlockE">getLoopFor</a>(<a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::MBB" title='llvm::SystemZPostRASchedStrategy::MBB' data-ref="llvm::SystemZPostRASchedStrategy::MBB">MBB</a>);</td></tr>
<tr><th id="88">88</th><td>             <b>if</b> (<a class="local col0 ref" href="#87" title='Loop' data-ref="30Loop">Loop</a> &amp;&amp; <a class="local col0 ref" href="#87" title='Loop' data-ref="30Loop">Loop</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase9getHeaderEv" title='llvm::LoopBase::getHeader' data-ref="_ZNK4llvm8LoopBase9getHeaderEv">getHeader</a>() == <a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::MBB" title='llvm::SystemZPostRASchedStrategy::MBB' data-ref="llvm::SystemZPostRASchedStrategy::MBB">MBB</a>) <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" (Loop header)"</q>;</td></tr>
<tr><th id="89">89</th><td>             <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>":\n"</q>;);</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>  <i>// Try to take over the state from a single predecessor, if it has been</i></td></tr>
<tr><th id="92">92</th><td><i>  // scheduled. If this is not possible, we are done.</i></td></tr>
<tr><th id="93">93</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="31SinglePredMBB" title='SinglePredMBB' data-type='llvm::MachineBasicBlock *' data-ref="31SinglePredMBB">SinglePredMBB</dfn> =</td></tr>
<tr><th id="94">94</th><td>    <a class="tu ref" href="#_ZL18getSingleSchedPredPN4llvm17MachineBasicBlockEPKNS_11MachineLoopE" title='getSingleSchedPred' data-use='c' data-ref="_ZL18getSingleSchedPredPN4llvm17MachineBasicBlockEPKNS_11MachineLoopE">getSingleSchedPred</a>(<a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::MBB" title='llvm::SystemZPostRASchedStrategy::MBB' data-ref="llvm::SystemZPostRASchedStrategy::MBB">MBB</a>, <a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::MLI" title='llvm::SystemZPostRASchedStrategy::MLI' data-ref="llvm::SystemZPostRASchedStrategy::MLI">MLI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZNK4llvm15MachineLoopInfo10getLoopForEPKNS_17MachineBasicBlockE" title='llvm::MachineLoopInfo::getLoopFor' data-ref="_ZNK4llvm15MachineLoopInfo10getLoopForEPKNS_17MachineBasicBlockE">getLoopFor</a>(<a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::MBB" title='llvm::SystemZPostRASchedStrategy::MBB' data-ref="llvm::SystemZPostRASchedStrategy::MBB">MBB</a>));</td></tr>
<tr><th id="95">95</th><td>  <b>if</b> (<a class="local col1 ref" href="#31SinglePredMBB" title='SinglePredMBB' data-ref="31SinglePredMBB">SinglePredMBB</a> == <b>nullptr</b> ||</td></tr>
<tr><th id="96">96</th><td>      <a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::SchedStates" title='llvm::SystemZPostRASchedStrategy::SchedStates' data-ref="llvm::SystemZPostRASchedStrategy::SchedStates">SchedStates</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map4findERKT_" title='std::map::find' data-ref="_ZNSt3map4findERKT_">find</a>(<a class="local col1 ref" href="#31SinglePredMBB" title='SinglePredMBB' data-ref="31SinglePredMBB">SinglePredMBB</a>) <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratoreqERKSt17_Rb_tree_iteratorIT_E" title='std::_Rb_tree_iterator::operator==' data-ref="_ZNKSt17_Rb_tree_iteratoreqERKSt17_Rb_tree_iteratorIT_E">==</a> <a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::SchedStates" title='llvm::SystemZPostRASchedStrategy::SchedStates' data-ref="llvm::SystemZPostRASchedStrategy::SchedStates">SchedStates</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map3endEv" title='std::map::end' data-ref="_ZNSt3map3endEv">end</a>())</td></tr>
<tr><th id="97">97</th><td>    <b>return</b>;</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;** Continued scheduling from &quot; &lt;&lt; printMBBReference(*SinglePredMBB) &lt;&lt; &quot;\n&quot;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"** Continued scheduling from "</q></td></tr>
<tr><th id="100">100</th><td>                    <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="local col1 ref" href="#31SinglePredMBB" title='SinglePredMBB' data-ref="31SinglePredMBB">SinglePredMBB</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;);</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>  <a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::HazardRec" title='llvm::SystemZPostRASchedStrategy::HazardRec' data-ref="llvm::SystemZPostRASchedStrategy::HazardRec">HazardRec</a>-&gt;<a class="ref" href="SystemZHazardRecognizer.h.html#_ZN4llvm23SystemZHazardRecognizer9copyStateEPS0_" title='llvm::SystemZHazardRecognizer::copyState' data-ref="_ZN4llvm23SystemZHazardRecognizer9copyStateEPS0_">copyState</a>(<a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::SchedStates" title='llvm::SystemZPostRASchedStrategy::SchedStates' data-ref="llvm::SystemZPostRASchedStrategy::SchedStates">SchedStates</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col1 ref" href="#31SinglePredMBB" title='SinglePredMBB' data-ref="31SinglePredMBB">SinglePredMBB</a>]</a>);</td></tr>
<tr><th id="103">103</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { HazardRec-&gt;dumpState();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::HazardRec" title='llvm::SystemZPostRASchedStrategy::HazardRec' data-ref="llvm::SystemZPostRASchedStrategy::HazardRec">HazardRec</a>-&gt;<a class="ref" href="SystemZHazardRecognizer.h.html#_ZNK4llvm23SystemZHazardRecognizer9dumpStateEv" title='llvm::SystemZHazardRecognizer::dumpState' data-ref="_ZNK4llvm23SystemZHazardRecognizer9dumpStateEv">dumpState</a>(););</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td>  <i>// Emit incoming terminator(s). Be optimistic and assume that branch</i></td></tr>
<tr><th id="106">106</th><td><i>  // prediction will generally do "the right thing".</i></td></tr>
<tr><th id="107">107</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="32I" title='I' data-type='MachineBasicBlock::iterator' data-ref="32I">I</dfn> = <a class="local col1 ref" href="#31SinglePredMBB" title='SinglePredMBB' data-ref="31SinglePredMBB">SinglePredMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>();</td></tr>
<tr><th id="108">108</th><td>       <a class="local col2 ref" href="#32I" title='I' data-ref="32I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#31SinglePredMBB" title='SinglePredMBB' data-ref="31SinglePredMBB">SinglePredMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(); <a class="local col2 ref" href="#32I" title='I' data-ref="32I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEi" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEi">++</a>) {</td></tr>
<tr><th id="109">109</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;** Emitting incoming branch: &quot;; I-&gt;dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"** Emitting incoming branch: "</q>; <a class="local col2 ref" href="#32I" title='I' data-ref="32I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>(););</td></tr>
<tr><th id="110">110</th><td>    <em>bool</em> <dfn class="local col3 decl" id="33TakenBranch" title='TakenBranch' data-type='bool' data-ref="33TakenBranch">TakenBranch</dfn> = (<a class="local col2 ref" href="#32I" title='I' data-ref="32I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>() &amp;&amp;</td></tr>
<tr><th id="111">111</th><td>      (<a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::TII" title='llvm::SystemZPostRASchedStrategy::TII' data-ref="llvm::SystemZPostRASchedStrategy::TII">TII</a>-&gt;<a class="ref" href="SystemZInstrInfo.h.html#_ZNK4llvm16SystemZInstrInfo13getBranchInfoERKNS_12MachineInstrE" title='llvm::SystemZInstrInfo::getBranchInfo' data-ref="_ZNK4llvm16SystemZInstrInfo13getBranchInfoERKNS_12MachineInstrE">getBranchInfo</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#32I" title='I' data-ref="32I">I</a>).<a class="ref" href="SystemZInstrInfo.h.html#llvm::SystemZII::Branch::Target" title='llvm::SystemZII::Branch::Target' data-ref="llvm::SystemZII::Branch::Target">Target</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <i>// Relative branch</i></td></tr>
<tr><th id="112">112</th><td>       <a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::TII" title='llvm::SystemZPostRASchedStrategy::TII' data-ref="llvm::SystemZPostRASchedStrategy::TII">TII</a>-&gt;<a class="ref" href="SystemZInstrInfo.h.html#_ZNK4llvm16SystemZInstrInfo13getBranchInfoERKNS_12MachineInstrE" title='llvm::SystemZInstrInfo::getBranchInfo' data-ref="_ZNK4llvm16SystemZInstrInfo13getBranchInfoERKNS_12MachineInstrE">getBranchInfo</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#32I" title='I' data-ref="32I">I</a>).<a class="ref" href="SystemZInstrInfo.h.html#llvm::SystemZII::Branch::Target" title='llvm::SystemZII::Branch::Target' data-ref="llvm::SystemZII::Branch::Target">Target</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>() == <a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::MBB" title='llvm::SystemZPostRASchedStrategy::MBB' data-ref="llvm::SystemZPostRASchedStrategy::MBB">MBB</a>));</td></tr>
<tr><th id="113">113</th><td>    <a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::HazardRec" title='llvm::SystemZPostRASchedStrategy::HazardRec' data-ref="llvm::SystemZPostRASchedStrategy::HazardRec">HazardRec</a>-&gt;<a class="ref" href="SystemZHazardRecognizer.h.html#_ZN4llvm23SystemZHazardRecognizer15emitInstructionEPNS_12MachineInstrEb" title='llvm::SystemZHazardRecognizer::emitInstruction' data-ref="_ZN4llvm23SystemZHazardRecognizer15emitInstructionEPNS_12MachineInstrEb">emitInstruction</a>(&amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#32I" title='I' data-ref="32I">I</a>, <a class="local col3 ref" href="#33TakenBranch" title='TakenBranch' data-ref="33TakenBranch">TakenBranch</a>);</td></tr>
<tr><th id="114">114</th><td>    <b>if</b> (<a class="local col3 ref" href="#33TakenBranch" title='TakenBranch' data-ref="33TakenBranch">TakenBranch</a>)</td></tr>
<tr><th id="115">115</th><td>      <b>break</b>;</td></tr>
<tr><th id="116">116</th><td>  }</td></tr>
<tr><th id="117">117</th><td>}</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><em>void</em> <a class="type" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy" title='llvm::SystemZPostRASchedStrategy' data-ref="llvm::SystemZPostRASchedStrategy">SystemZPostRASchedStrategy</a>::<dfn class="virtual decl def" id="_ZN4llvm26SystemZPostRASchedStrategy8leaveMBBEv" title='llvm::SystemZPostRASchedStrategy::leaveMBB' data-ref="_ZN4llvm26SystemZPostRASchedStrategy8leaveMBBEv">leaveMBB</dfn>() {</td></tr>
<tr><th id="120">120</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;** Leaving &quot; &lt;&lt; printMBBReference(*MBB) &lt;&lt; &quot;\n&quot;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"** Leaving "</q> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::MBB" title='llvm::SystemZPostRASchedStrategy::MBB' data-ref="llvm::SystemZPostRASchedStrategy::MBB">MBB</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;);</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td>  <i>// Advance to first terminator. The successor block will handle terminators</i></td></tr>
<tr><th id="123">123</th><td><i>  // dependent on CFG layout (T/NT branch etc).</i></td></tr>
<tr><th id="124">124</th><td>  <a class="member" href="#_ZN4llvm26SystemZPostRASchedStrategy9advanceToENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::SystemZPostRASchedStrategy::advanceTo' data-ref="_ZN4llvm26SystemZPostRASchedStrategy9advanceToENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">advanceTo</a>(<a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::MBB" title='llvm::SystemZPostRASchedStrategy::MBB' data-ref="llvm::SystemZPostRASchedStrategy::MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>());</td></tr>
<tr><th id="125">125</th><td>}</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td><a class="type" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy" title='llvm::SystemZPostRASchedStrategy' data-ref="llvm::SystemZPostRASchedStrategy">SystemZPostRASchedStrategy</a>::</td></tr>
<tr><th id="128">128</th><td><dfn class="decl def" id="_ZN4llvm26SystemZPostRASchedStrategyC1EPKNS_19MachineSchedContextE" title='llvm::SystemZPostRASchedStrategy::SystemZPostRASchedStrategy' data-ref="_ZN4llvm26SystemZPostRASchedStrategyC1EPKNS_19MachineSchedContextE">SystemZPostRASchedStrategy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext" title='llvm::MachineSchedContext' data-ref="llvm::MachineSchedContext">MachineSchedContext</a> *<dfn class="local col4 decl" id="34C" title='C' data-type='const llvm::MachineSchedContext *' data-ref="34C">C</dfn>)</td></tr>
<tr><th id="129">129</th><td>  : <a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::MLI" title='llvm::SystemZPostRASchedStrategy::MLI' data-ref="llvm::SystemZPostRASchedStrategy::MLI">MLI</a>(<a class="local col4 ref" href="#34C" title='C' data-ref="34C">C</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext::MLI" title='llvm::MachineSchedContext::MLI' data-ref="llvm::MachineSchedContext::MLI">MLI</a>),</td></tr>
<tr><th id="130">130</th><td>    TII(<span class='error' title="static_cast from &apos;const llvm::TargetInstrInfo *&apos; to &apos;const llvm::SystemZInstrInfo *&apos;, which are not related by inheritance, is not allowed"><b>static_cast</b></span>&lt;<em>const</em> SystemZInstrInfo *&gt;</td></tr>
<tr><th id="131">131</th><td>        (C-&gt;MF-&gt;getSubtarget().getInstrInfo())),</td></tr>
<tr><th id="132">132</th><td>    <a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::MBB" title='llvm::SystemZPostRASchedStrategy::MBB' data-ref="llvm::SystemZPostRASchedStrategy::MBB">MBB</a>(<b>nullptr</b>), <a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::HazardRec" title='llvm::SystemZPostRASchedStrategy::HazardRec' data-ref="llvm::SystemZPostRASchedStrategy::HazardRec">HazardRec</a>(<b>nullptr</b>) {</td></tr>
<tr><th id="133">133</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> *<dfn class="local col5 decl" id="35ST" title='ST' data-type='const llvm::TargetSubtargetInfo *' data-ref="35ST">ST</dfn> = &amp;<a class="local col4 ref" href="#34C" title='C' data-ref="34C">C</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext::MF" title='llvm::MachineSchedContext::MF' data-ref="llvm::MachineSchedContext::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>();</td></tr>
<tr><th id="134">134</th><td>  <a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::SchedModel" title='llvm::SystemZPostRASchedStrategy::SchedModel' data-ref="llvm::SystemZPostRASchedStrategy::SchedModel">SchedModel</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetSchedule.h.html#_ZN4llvm16TargetSchedModel4initEPKNS_19TargetSubtargetInfoE" title='llvm::TargetSchedModel::init' data-ref="_ZN4llvm16TargetSchedModel4initEPKNS_19TargetSubtargetInfoE">init</a>(<a class="local col5 ref" href="#35ST" title='ST' data-ref="35ST">ST</a>);</td></tr>
<tr><th id="135">135</th><td>}</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td><a class="type" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy" title='llvm::SystemZPostRASchedStrategy' data-ref="llvm::SystemZPostRASchedStrategy">SystemZPostRASchedStrategy</a>::<dfn class="virtual decl def" id="_ZN4llvm26SystemZPostRASchedStrategyD1Ev" title='llvm::SystemZPostRASchedStrategy::~SystemZPostRASchedStrategy' data-ref="_ZN4llvm26SystemZPostRASchedStrategyD1Ev">~SystemZPostRASchedStrategy</dfn>() {</td></tr>
<tr><th id="138">138</th><td>  <i>// Delete hazard recognizers kept around for each MBB.</i></td></tr>
<tr><th id="139">139</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col6 decl" id="36I" title='I' data-type='std::pair&lt;llvm::MachineBasicBlock *const, llvm::SystemZHazardRecognizer *&gt;' data-ref="36I">I</dfn> : <a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::SchedStates" title='llvm::SystemZPostRASchedStrategy::SchedStates' data-ref="llvm::SystemZPostRASchedStrategy::SchedStates">SchedStates</a>) {</td></tr>
<tr><th id="140">140</th><td>    <a class="type" href="SystemZHazardRecognizer.h.html#llvm::SystemZHazardRecognizer" title='llvm::SystemZHazardRecognizer' data-ref="llvm::SystemZHazardRecognizer">SystemZHazardRecognizer</a> *<dfn class="local col7 decl" id="37hazrec" title='hazrec' data-type='llvm::SystemZHazardRecognizer *' data-ref="37hazrec">hazrec</dfn> = <a class="local col6 ref" href="#36I" title='I' data-ref="36I">I</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineBasicBlock *const, llvm::SystemZHazardRecognizer *&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="141">141</th><td>    <b>delete</b> <a class="local col7 ref" href="#37hazrec" title='hazrec' data-ref="37hazrec">hazrec</a>;</td></tr>
<tr><th id="142">142</th><td>  }</td></tr>
<tr><th id="143">143</th><td>}</td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td><em>void</em> <a class="type" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy" title='llvm::SystemZPostRASchedStrategy' data-ref="llvm::SystemZPostRASchedStrategy">SystemZPostRASchedStrategy</a>::<dfn class="virtual decl def" id="_ZN4llvm26SystemZPostRASchedStrategy10initPolicyENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_j" title='llvm::SystemZPostRASchedStrategy::initPolicy' data-ref="_ZN4llvm26SystemZPostRASchedStrategy10initPolicyENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_j">initPolicy</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="38Begin" title='Begin' data-type='MachineBasicBlock::iterator' data-ref="38Begin">Begin</dfn>,</td></tr>
<tr><th id="146">146</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="39End" title='End' data-type='MachineBasicBlock::iterator' data-ref="39End">End</dfn>,</td></tr>
<tr><th id="147">147</th><td>                                            <em>unsigned</em> <dfn class="local col0 decl" id="40NumRegionInstrs" title='NumRegionInstrs' data-type='unsigned int' data-ref="40NumRegionInstrs">NumRegionInstrs</dfn>) {</td></tr>
<tr><th id="148">148</th><td>  <i>// Don't emit the terminators.</i></td></tr>
<tr><th id="149">149</th><td>  <b>if</b> (<a class="local col8 ref" href="#38Begin" title='Begin' data-ref="38Begin">Begin</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>())</td></tr>
<tr><th id="150">150</th><td>    <b>return</b>;</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td>  <i>// Emit any instructions before start of region.</i></td></tr>
<tr><th id="153">153</th><td>  <a class="member" href="#_ZN4llvm26SystemZPostRASchedStrategy9advanceToENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::SystemZPostRASchedStrategy::advanceTo' data-ref="_ZN4llvm26SystemZPostRASchedStrategy9advanceToENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">advanceTo</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#38Begin" title='Begin' data-ref="38Begin">Begin</a>);</td></tr>
<tr><th id="154">154</th><td>}</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td><i>// Pick the next node to schedule.</i></td></tr>
<tr><th id="157">157</th><td><a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<a class="type" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy" title='llvm::SystemZPostRASchedStrategy' data-ref="llvm::SystemZPostRASchedStrategy">SystemZPostRASchedStrategy</a>::<dfn class="virtual decl def" id="_ZN4llvm26SystemZPostRASchedStrategy8pickNodeERb" title='llvm::SystemZPostRASchedStrategy::pickNode' data-ref="_ZN4llvm26SystemZPostRASchedStrategy8pickNodeERb">pickNode</dfn>(<em>bool</em> &amp;<dfn class="local col1 decl" id="41IsTopNode" title='IsTopNode' data-type='bool &amp;' data-ref="41IsTopNode">IsTopNode</dfn>) {</td></tr>
<tr><th id="158">158</th><td>  <i>// Only scheduling top-down.</i></td></tr>
<tr><th id="159">159</th><td>  <a class="local col1 ref" href="#41IsTopNode" title='IsTopNode' data-ref="41IsTopNode">IsTopNode</a> = <b>true</b>;</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td>  <b>if</b> (<a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::Available" title='llvm::SystemZPostRASchedStrategy::Available' data-ref="llvm::SystemZPostRASchedStrategy::Available">Available</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set5emptyEv" title='std::set::empty' data-ref="_ZNKSt3set5emptyEv">empty</a>())</td></tr>
<tr><th id="162">162</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td>  <i>// If only one choice, return it.</i></td></tr>
<tr><th id="165">165</th><td>  <b>if</b> (<a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::Available" title='llvm::SystemZPostRASchedStrategy::Available' data-ref="llvm::SystemZPostRASchedStrategy::Available">Available</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set4sizeEv" title='std::set::size' data-ref="_ZNKSt3set4sizeEv">size</a>() == <var>1</var>) {</td></tr>
<tr><th id="166">166</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;** Only one: &quot;; HazardRec-&gt;dumpSU(*Available.begin(), dbgs()); dbgs() &lt;&lt; &quot;\n&quot;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"** Only one: "</q>;</td></tr>
<tr><th id="167">167</th><td>               <a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::HazardRec" title='llvm::SystemZPostRASchedStrategy::HazardRec' data-ref="llvm::SystemZPostRASchedStrategy::HazardRec">HazardRec</a>-&gt;<a class="ref" href="SystemZHazardRecognizer.h.html#_ZNK4llvm23SystemZHazardRecognizer6dumpSUEPNS_5SUnitERNS_11raw_ostreamE" title='llvm::SystemZHazardRecognizer::dumpSU' data-ref="_ZNK4llvm23SystemZHazardRecognizer6dumpSUEPNS_5SUnitERNS_11raw_ostreamE">dumpSU</a>(<a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratordeEv" title='std::_Rb_tree_const_iterator::operator*' data-ref="_ZNKSt23_Rb_tree_const_iteratordeEv">*</a><a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::Available" title='llvm::SystemZPostRASchedStrategy::Available' data-ref="llvm::SystemZPostRASchedStrategy::Available">Available</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set5beginEv" title='std::set::begin' data-ref="_ZNKSt3set5beginEv">begin</a>(), <span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a></span>()); <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;);</td></tr>
<tr><th id="168">168</th><td>    <b>return</b> <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratordeEv" title='std::_Rb_tree_const_iterator::operator*' data-ref="_ZNKSt23_Rb_tree_const_iteratordeEv">*</a><a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::Available" title='llvm::SystemZPostRASchedStrategy::Available' data-ref="llvm::SystemZPostRASchedStrategy::Available">Available</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set5beginEv" title='std::set::begin' data-ref="_ZNKSt3set5beginEv">begin</a>();</td></tr>
<tr><th id="169">169</th><td>  }</td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td>  <i>// All nodes that are possible to schedule are stored in the Available set.</i></td></tr>
<tr><th id="172">172</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;** Available: &quot;; Available.dump(*HazardRec);; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"** Available: "</q>; <a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::Available" title='llvm::SystemZPostRASchedStrategy::Available' data-ref="llvm::SystemZPostRASchedStrategy::Available">Available</a>.<a class="ref" href="#_ZNK4llvm26SystemZPostRASchedStrategy5SUSet4dumpERNS_23SystemZHazardRecognizerE" title='llvm::SystemZPostRASchedStrategy::SUSet::dump' data-ref="_ZNK4llvm26SystemZPostRASchedStrategy5SUSet4dumpERNS_23SystemZHazardRecognizerE">dump</a>(<span class='refarg'>*</span><a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::HazardRec" title='llvm::SystemZPostRASchedStrategy::HazardRec' data-ref="llvm::SystemZPostRASchedStrategy::HazardRec">HazardRec</a>););</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td>  <a class="type" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::Candidate" title='llvm::SystemZPostRASchedStrategy::Candidate' data-ref="llvm::SystemZPostRASchedStrategy::Candidate">Candidate</a> <a class="ref fake" href="SystemZMachineScheduler.h.html#_ZN4llvm26SystemZPostRASchedStrategy9CandidateC1Ev" title='llvm::SystemZPostRASchedStrategy::Candidate::Candidate' data-ref="_ZN4llvm26SystemZPostRASchedStrategy9CandidateC1Ev"></a><dfn class="local col2 decl" id="42Best" title='Best' data-type='llvm::SystemZPostRASchedStrategy::Candidate' data-ref="42Best">Best</dfn>;</td></tr>
<tr><th id="175">175</th><td>  <b>for</b> (<em>auto</em> *<dfn class="local col3 decl" id="43SU" title='SU' data-type='llvm::SUnit *' data-ref="43SU">SU</dfn> : <a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::Available" title='llvm::SystemZPostRASchedStrategy::Available' data-ref="llvm::SystemZPostRASchedStrategy::Available">Available</a>) {</td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td>    <i>// SU is the next candidate to be compared against current Best.</i></td></tr>
<tr><th id="178">178</th><td>    <a class="type" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::Candidate" title='llvm::SystemZPostRASchedStrategy::Candidate' data-ref="llvm::SystemZPostRASchedStrategy::Candidate">Candidate</a> <dfn class="local col4 decl" id="44c" title='c' data-type='llvm::SystemZPostRASchedStrategy::Candidate' data-ref="44c">c</dfn><a class="ref" href="#_ZN4llvm26SystemZPostRASchedStrategy9CandidateC1EPNS_5SUnitERNS_23SystemZHazardRecognizerE" title='llvm::SystemZPostRASchedStrategy::Candidate::Candidate' data-ref="_ZN4llvm26SystemZPostRASchedStrategy9CandidateC1EPNS_5SUnitERNS_23SystemZHazardRecognizerE">(</a><a class="local col3 ref" href="#43SU" title='SU' data-ref="43SU">SU</a>, *<a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::HazardRec" title='llvm::SystemZPostRASchedStrategy::HazardRec' data-ref="llvm::SystemZPostRASchedStrategy::HazardRec">HazardRec</a>);</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>    <i>// Remeber which SU is the best candidate.</i></td></tr>
<tr><th id="181">181</th><td>    <b>if</b> (<a class="local col2 ref" href="#42Best" title='Best' data-ref="42Best">Best</a>.<a class="ref" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::Candidate::SU" title='llvm::SystemZPostRASchedStrategy::Candidate::SU' data-ref="llvm::SystemZPostRASchedStrategy::Candidate::SU">SU</a> == <b>nullptr</b> || <a class="local col4 ref" href="#44c" title='c' data-ref="44c">c</a> <a class="ref" href="#_ZN4llvm26SystemZPostRASchedStrategy9CandidateltERKS1_" title='llvm::SystemZPostRASchedStrategy::Candidate::operator&lt;' data-ref="_ZN4llvm26SystemZPostRASchedStrategy9CandidateltERKS1_">&lt;</a> <a class="local col2 ref" href="#42Best" title='Best' data-ref="42Best">Best</a>) {</td></tr>
<tr><th id="182">182</th><td>      <a class="local col2 ref" href="#42Best" title='Best' data-ref="42Best">Best</a> <a class="ref" href="SystemZMachineScheduler.h.html#41" title='llvm::SystemZPostRASchedStrategy::Candidate::operator=' data-ref="_ZN4llvm26SystemZPostRASchedStrategy9CandidateaSERKS1_">=</a> <a class="local col4 ref" href="#44c" title='c' data-ref="44c">c</a>;</td></tr>
<tr><th id="183">183</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;** Best so far: &quot;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"** Best so far: "</q>;);</td></tr>
<tr><th id="184">184</th><td>    } <b>else</b></td></tr>
<tr><th id="185">185</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;** Tried      : &quot;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"** Tried      : "</q>;);</td></tr>
<tr><th id="186">186</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { HazardRec-&gt;dumpSU(c.SU, dbgs()); c.dumpCosts(); dbgs() &lt;&lt; &quot; Height:&quot; &lt;&lt; c.SU-&gt;getHeight(); dbgs() &lt;&lt; &quot;\n&quot;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::HazardRec" title='llvm::SystemZPostRASchedStrategy::HazardRec' data-ref="llvm::SystemZPostRASchedStrategy::HazardRec">HazardRec</a>-&gt;<a class="ref" href="SystemZHazardRecognizer.h.html#_ZNK4llvm23SystemZHazardRecognizer6dumpSUEPNS_5SUnitERNS_11raw_ostreamE" title='llvm::SystemZHazardRecognizer::dumpSU' data-ref="_ZNK4llvm23SystemZHazardRecognizer6dumpSUEPNS_5SUnitERNS_11raw_ostreamE">dumpSU</a>(<a class="local col4 ref" href="#44c" title='c' data-ref="44c">c</a>.<a class="ref" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::Candidate::SU" title='llvm::SystemZPostRASchedStrategy::Candidate::SU' data-ref="llvm::SystemZPostRASchedStrategy::Candidate::SU">SU</a>, <span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a></span>()); <a class="local col4 ref" href="#44c" title='c' data-ref="44c">c</a>.<a class="ref" href="SystemZMachineScheduler.h.html#_ZN4llvm26SystemZPostRASchedStrategy9Candidate9dumpCostsEv" title='llvm::SystemZPostRASchedStrategy::Candidate::dumpCosts' data-ref="_ZN4llvm26SystemZPostRASchedStrategy9Candidate9dumpCostsEv">dumpCosts</a>();</td></tr>
<tr><th id="187">187</th><td>               <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" Height:"</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col4 ref" href="#44c" title='c' data-ref="44c">c</a>.<a class="ref" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::Candidate::SU" title='llvm::SystemZPostRASchedStrategy::Candidate::SU' data-ref="llvm::SystemZPostRASchedStrategy::Candidate::SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>(); <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;);</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td>    <i>// Once we know we have seen all SUs that affect grouping or use unbuffered</i></td></tr>
<tr><th id="190">190</th><td><i>    // resources, we can stop iterating if Best looks good.</i></td></tr>
<tr><th id="191">191</th><td>    <b>if</b> (!<a class="local col3 ref" href="#43SU" title='SU' data-ref="43SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isScheduleHigh" title='llvm::SUnit::isScheduleHigh' data-ref="llvm::SUnit::isScheduleHigh">isScheduleHigh</a> &amp;&amp; <a class="local col2 ref" href="#42Best" title='Best' data-ref="42Best">Best</a>.<a class="ref" href="SystemZMachineScheduler.h.html#_ZNK4llvm26SystemZPostRASchedStrategy9Candidate6noCostEv" title='llvm::SystemZPostRASchedStrategy::Candidate::noCost' data-ref="_ZNK4llvm26SystemZPostRASchedStrategy9Candidate6noCostEv">noCost</a>())</td></tr>
<tr><th id="192">192</th><td>      <b>break</b>;</td></tr>
<tr><th id="193">193</th><td>  }</td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Best.SU != nullptr) ? void (0) : __assert_fail (&quot;Best.SU != nullptr&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/SystemZ/SystemZMachineScheduler.cpp&quot;, 195, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a> (<a class="local col2 ref" href="#42Best" title='Best' data-ref="42Best">Best</a>.<a class="ref" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::Candidate::SU" title='llvm::SystemZPostRASchedStrategy::Candidate::SU' data-ref="llvm::SystemZPostRASchedStrategy::Candidate::SU">SU</a> != <b>nullptr</b>);</td></tr>
<tr><th id="196">196</th><td>  <b>return</b> <a class="local col2 ref" href="#42Best" title='Best' data-ref="42Best">Best</a>.<a class="ref" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::Candidate::SU" title='llvm::SystemZPostRASchedStrategy::Candidate::SU' data-ref="llvm::SystemZPostRASchedStrategy::Candidate::SU">SU</a>;</td></tr>
<tr><th id="197">197</th><td>}</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td><a class="type" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy" title='llvm::SystemZPostRASchedStrategy' data-ref="llvm::SystemZPostRASchedStrategy">SystemZPostRASchedStrategy</a>::<a class="type" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::Candidate" title='llvm::SystemZPostRASchedStrategy::Candidate' data-ref="llvm::SystemZPostRASchedStrategy::Candidate">Candidate</a>::</td></tr>
<tr><th id="200">200</th><td><dfn class="decl def" id="_ZN4llvm26SystemZPostRASchedStrategy9CandidateC1EPNS_5SUnitERNS_23SystemZHazardRecognizerE" title='llvm::SystemZPostRASchedStrategy::Candidate::Candidate' data-ref="_ZN4llvm26SystemZPostRASchedStrategy9CandidateC1EPNS_5SUnitERNS_23SystemZHazardRecognizerE">Candidate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="45SU_" title='SU_' data-type='llvm::SUnit *' data-ref="45SU_">SU_</dfn>, <a class="type" href="SystemZHazardRecognizer.h.html#llvm::SystemZHazardRecognizer" title='llvm::SystemZHazardRecognizer' data-ref="llvm::SystemZHazardRecognizer">SystemZHazardRecognizer</a> &amp;<dfn class="local col6 decl" id="46HazardRec" title='HazardRec' data-type='llvm::SystemZHazardRecognizer &amp;' data-ref="46HazardRec">HazardRec</dfn>) : <a class="type" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::Candidate" title='llvm::SystemZPostRASchedStrategy::Candidate' data-ref="llvm::SystemZPostRASchedStrategy::Candidate">Candidate</a><a class="ref" href="SystemZMachineScheduler.h.html#_ZN4llvm26SystemZPostRASchedStrategy9CandidateC1Ev" title='llvm::SystemZPostRASchedStrategy::Candidate::Candidate' data-ref="_ZN4llvm26SystemZPostRASchedStrategy9CandidateC1Ev">(</a>) {</td></tr>
<tr><th id="201">201</th><td>  <a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::Candidate::SU" title='llvm::SystemZPostRASchedStrategy::Candidate::SU' data-ref="llvm::SystemZPostRASchedStrategy::Candidate::SU">SU</a> = <a class="local col5 ref" href="#45SU_" title='SU_' data-ref="45SU_">SU_</a>;</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td>  <i>// Check the grouping cost. For a node that must begin / end a</i></td></tr>
<tr><th id="204">204</th><td><i>  // group, it is positive if it would do so prematurely, or negative</i></td></tr>
<tr><th id="205">205</th><td><i>  // if it would fit naturally into the schedule.</i></td></tr>
<tr><th id="206">206</th><td>  <a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::Candidate::GroupingCost" title='llvm::SystemZPostRASchedStrategy::Candidate::GroupingCost' data-ref="llvm::SystemZPostRASchedStrategy::Candidate::GroupingCost">GroupingCost</a> = <a class="local col6 ref" href="#46HazardRec" title='HazardRec' data-ref="46HazardRec">HazardRec</a>.<a class="ref" href="SystemZHazardRecognizer.h.html#_ZNK4llvm23SystemZHazardRecognizer12groupingCostEPNS_5SUnitE" title='llvm::SystemZHazardRecognizer::groupingCost' data-ref="_ZNK4llvm23SystemZHazardRecognizer12groupingCostEPNS_5SUnitE">groupingCost</a>(<a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::Candidate::SU" title='llvm::SystemZPostRASchedStrategy::Candidate::SU' data-ref="llvm::SystemZPostRASchedStrategy::Candidate::SU">SU</a>);</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td>  <i>// Check the resources cost for this SU.</i></td></tr>
<tr><th id="209">209</th><td>  <a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::Candidate::ResourcesCost" title='llvm::SystemZPostRASchedStrategy::Candidate::ResourcesCost' data-ref="llvm::SystemZPostRASchedStrategy::Candidate::ResourcesCost">ResourcesCost</a> = <a class="local col6 ref" href="#46HazardRec" title='HazardRec' data-ref="46HazardRec">HazardRec</a>.<a class="ref" href="SystemZHazardRecognizer.h.html#_ZN4llvm23SystemZHazardRecognizer13resourcesCostEPNS_5SUnitE" title='llvm::SystemZHazardRecognizer::resourcesCost' data-ref="_ZN4llvm23SystemZHazardRecognizer13resourcesCostEPNS_5SUnitE">resourcesCost</a>(<a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::Candidate::SU" title='llvm::SystemZPostRASchedStrategy::Candidate::SU' data-ref="llvm::SystemZPostRASchedStrategy::Candidate::SU">SU</a>);</td></tr>
<tr><th id="210">210</th><td>}</td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td><em>bool</em> <a class="type" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy" title='llvm::SystemZPostRASchedStrategy' data-ref="llvm::SystemZPostRASchedStrategy">SystemZPostRASchedStrategy</a>::<a class="type" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::Candidate" title='llvm::SystemZPostRASchedStrategy::Candidate' data-ref="llvm::SystemZPostRASchedStrategy::Candidate">Candidate</a>::</td></tr>
<tr><th id="213">213</th><td><dfn class="decl def" id="_ZN4llvm26SystemZPostRASchedStrategy9CandidateltERKS1_" title='llvm::SystemZPostRASchedStrategy::Candidate::operator&lt;' data-ref="_ZN4llvm26SystemZPostRASchedStrategy9CandidateltERKS1_"><b>operator</b>&lt;</dfn>(<em>const</em> <a class="type" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::Candidate" title='llvm::SystemZPostRASchedStrategy::Candidate' data-ref="llvm::SystemZPostRASchedStrategy::Candidate">Candidate</a> &amp;<dfn class="local col7 decl" id="47other" title='other' data-type='const llvm::SystemZPostRASchedStrategy::Candidate &amp;' data-ref="47other">other</dfn>) {</td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td>  <i>// Check decoder grouping.</i></td></tr>
<tr><th id="216">216</th><td>  <b>if</b> (<a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::Candidate::GroupingCost" title='llvm::SystemZPostRASchedStrategy::Candidate::GroupingCost' data-ref="llvm::SystemZPostRASchedStrategy::Candidate::GroupingCost">GroupingCost</a> &lt; <a class="local col7 ref" href="#47other" title='other' data-ref="47other">other</a>.<a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::Candidate::GroupingCost" title='llvm::SystemZPostRASchedStrategy::Candidate::GroupingCost' data-ref="llvm::SystemZPostRASchedStrategy::Candidate::GroupingCost">GroupingCost</a>)</td></tr>
<tr><th id="217">217</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="218">218</th><td>  <b>if</b> (<a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::Candidate::GroupingCost" title='llvm::SystemZPostRASchedStrategy::Candidate::GroupingCost' data-ref="llvm::SystemZPostRASchedStrategy::Candidate::GroupingCost">GroupingCost</a> &gt; <a class="local col7 ref" href="#47other" title='other' data-ref="47other">other</a>.<a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::Candidate::GroupingCost" title='llvm::SystemZPostRASchedStrategy::Candidate::GroupingCost' data-ref="llvm::SystemZPostRASchedStrategy::Candidate::GroupingCost">GroupingCost</a>)</td></tr>
<tr><th id="219">219</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td>  <i>// Compare the use of resources.</i></td></tr>
<tr><th id="222">222</th><td>  <b>if</b> (<a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::Candidate::ResourcesCost" title='llvm::SystemZPostRASchedStrategy::Candidate::ResourcesCost' data-ref="llvm::SystemZPostRASchedStrategy::Candidate::ResourcesCost">ResourcesCost</a> &lt; <a class="local col7 ref" href="#47other" title='other' data-ref="47other">other</a>.<a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::Candidate::ResourcesCost" title='llvm::SystemZPostRASchedStrategy::Candidate::ResourcesCost' data-ref="llvm::SystemZPostRASchedStrategy::Candidate::ResourcesCost">ResourcesCost</a>)</td></tr>
<tr><th id="223">223</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="224">224</th><td>  <b>if</b> (<a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::Candidate::ResourcesCost" title='llvm::SystemZPostRASchedStrategy::Candidate::ResourcesCost' data-ref="llvm::SystemZPostRASchedStrategy::Candidate::ResourcesCost">ResourcesCost</a> &gt; <a class="local col7 ref" href="#47other" title='other' data-ref="47other">other</a>.<a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::Candidate::ResourcesCost" title='llvm::SystemZPostRASchedStrategy::Candidate::ResourcesCost' data-ref="llvm::SystemZPostRASchedStrategy::Candidate::ResourcesCost">ResourcesCost</a>)</td></tr>
<tr><th id="225">225</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td>  <i>// Higher SU is otherwise generally better.</i></td></tr>
<tr><th id="228">228</th><td>  <b>if</b> (<a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::Candidate::SU" title='llvm::SystemZPostRASchedStrategy::Candidate::SU' data-ref="llvm::SystemZPostRASchedStrategy::Candidate::SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>() &gt; <a class="local col7 ref" href="#47other" title='other' data-ref="47other">other</a>.<a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::Candidate::SU" title='llvm::SystemZPostRASchedStrategy::Candidate::SU' data-ref="llvm::SystemZPostRASchedStrategy::Candidate::SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>())</td></tr>
<tr><th id="229">229</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="230">230</th><td>  <b>if</b> (<a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::Candidate::SU" title='llvm::SystemZPostRASchedStrategy::Candidate::SU' data-ref="llvm::SystemZPostRASchedStrategy::Candidate::SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>() &lt; <a class="local col7 ref" href="#47other" title='other' data-ref="47other">other</a>.<a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::Candidate::SU" title='llvm::SystemZPostRASchedStrategy::Candidate::SU' data-ref="llvm::SystemZPostRASchedStrategy::Candidate::SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>())</td></tr>
<tr><th id="231">231</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td>  <i>// If all same, fall back to original order.</i></td></tr>
<tr><th id="234">234</th><td>  <b>if</b> (<a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::Candidate::SU" title='llvm::SystemZPostRASchedStrategy::Candidate::SU' data-ref="llvm::SystemZPostRASchedStrategy::Candidate::SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> &lt; <a class="local col7 ref" href="#47other" title='other' data-ref="47other">other</a>.<a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::Candidate::SU" title='llvm::SystemZPostRASchedStrategy::Candidate::SU' data-ref="llvm::SystemZPostRASchedStrategy::Candidate::SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>)</td></tr>
<tr><th id="235">235</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="238">238</th><td>}</td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td><em>void</em> <a class="type" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy" title='llvm::SystemZPostRASchedStrategy' data-ref="llvm::SystemZPostRASchedStrategy">SystemZPostRASchedStrategy</a>::<dfn class="virtual decl def" id="_ZN4llvm26SystemZPostRASchedStrategy9schedNodeEPNS_5SUnitEb" title='llvm::SystemZPostRASchedStrategy::schedNode' data-ref="_ZN4llvm26SystemZPostRASchedStrategy9schedNodeEPNS_5SUnitEb">schedNode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="48SU" title='SU' data-type='llvm::SUnit *' data-ref="48SU">SU</dfn>, <em>bool</em> <dfn class="local col9 decl" id="49IsTopNode" title='IsTopNode' data-type='bool' data-ref="49IsTopNode">IsTopNode</dfn>) {</td></tr>
<tr><th id="241">241</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;** Scheduling SU(&quot; &lt;&lt; SU-&gt;NodeNum &lt;&lt; &quot;) &quot;; if (Available.size() == 1) dbgs() &lt;&lt; &quot;(only one) &quot;; Candidate c(SU, *HazardRec); c.dumpCosts(); dbgs() &lt;&lt; &quot;\n&quot;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"** Scheduling SU("</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col8 ref" href="#48SU" title='SU' data-ref="48SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>") "</q>;</td></tr>
<tr><th id="242">242</th><td>             <b>if</b> (<a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::Available" title='llvm::SystemZPostRASchedStrategy::Available' data-ref="llvm::SystemZPostRASchedStrategy::Available">Available</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set4sizeEv" title='std::set::size' data-ref="_ZNKSt3set4sizeEv">size</a>() == <var>1</var>) <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"(only one) "</q>;</td></tr>
<tr><th id="243">243</th><td>             <a class="type" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::Candidate" title='llvm::SystemZPostRASchedStrategy::Candidate' data-ref="llvm::SystemZPostRASchedStrategy::Candidate">Candidate</a> <dfn class="local col0 decl" id="50c" title='c' data-type='llvm::SystemZPostRASchedStrategy::Candidate' data-ref="50c">c</dfn><a class="ref" href="#_ZN4llvm26SystemZPostRASchedStrategy9CandidateC1EPNS_5SUnitERNS_23SystemZHazardRecognizerE" title='llvm::SystemZPostRASchedStrategy::Candidate::Candidate' data-ref="_ZN4llvm26SystemZPostRASchedStrategy9CandidateC1EPNS_5SUnitERNS_23SystemZHazardRecognizerE">(</a><a class="local col8 ref" href="#48SU" title='SU' data-ref="48SU">SU</a>, *<a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::HazardRec" title='llvm::SystemZPostRASchedStrategy::HazardRec' data-ref="llvm::SystemZPostRASchedStrategy::HazardRec">HazardRec</a>); <a class="local col0 ref" href="#241" title='c' data-ref="50c">c</a>.<a class="ref" href="SystemZMachineScheduler.h.html#_ZN4llvm26SystemZPostRASchedStrategy9Candidate9dumpCostsEv" title='llvm::SystemZPostRASchedStrategy::Candidate::dumpCosts' data-ref="_ZN4llvm26SystemZPostRASchedStrategy9Candidate9dumpCostsEv">dumpCosts</a>(); <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;);</td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td>  <i>// Remove SU from Available set and update HazardRec.</i></td></tr>
<tr><th id="246">246</th><td>  <a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::Available" title='llvm::SystemZPostRASchedStrategy::Available' data-ref="llvm::SystemZPostRASchedStrategy::Available">Available</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set5eraseERKT_" title='std::set::erase' data-ref="_ZNSt3set5eraseERKT_">erase</a>(<a class="local col8 ref" href="#48SU" title='SU' data-ref="48SU">SU</a>);</td></tr>
<tr><th id="247">247</th><td>  <a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::HazardRec" title='llvm::SystemZPostRASchedStrategy::HazardRec' data-ref="llvm::SystemZPostRASchedStrategy::HazardRec">HazardRec</a>-&gt;<a class="virtual ref" href="SystemZHazardRecognizer.h.html#_ZN4llvm23SystemZHazardRecognizer15EmitInstructionEPNS_5SUnitE" title='llvm::SystemZHazardRecognizer::EmitInstruction' data-ref="_ZN4llvm23SystemZHazardRecognizer15EmitInstructionEPNS_5SUnitE">EmitInstruction</a>(<a class="local col8 ref" href="#48SU" title='SU' data-ref="48SU">SU</a>);</td></tr>
<tr><th id="248">248</th><td>}</td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td><em>void</em> <a class="type" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy" title='llvm::SystemZPostRASchedStrategy' data-ref="llvm::SystemZPostRASchedStrategy">SystemZPostRASchedStrategy</a>::<dfn class="virtual decl def" id="_ZN4llvm26SystemZPostRASchedStrategy14releaseTopNodeEPNS_5SUnitE" title='llvm::SystemZPostRASchedStrategy::releaseTopNode' data-ref="_ZN4llvm26SystemZPostRASchedStrategy14releaseTopNodeEPNS_5SUnitE">releaseTopNode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="51SU" title='SU' data-type='llvm::SUnit *' data-ref="51SU">SU</dfn>) {</td></tr>
<tr><th id="251">251</th><td>  <i>// Set isScheduleHigh flag on all SUs that we want to consider first in</i></td></tr>
<tr><th id="252">252</th><td><i>  // pickNode().</i></td></tr>
<tr><th id="253">253</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCSchedule.h.html#llvm::MCSchedClassDesc" title='llvm::MCSchedClassDesc' data-ref="llvm::MCSchedClassDesc">MCSchedClassDesc</a> *<dfn class="local col2 decl" id="52SC" title='SC' data-type='const llvm::MCSchedClassDesc *' data-ref="52SC">SC</dfn> = <a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::HazardRec" title='llvm::SystemZPostRASchedStrategy::HazardRec' data-ref="llvm::SystemZPostRASchedStrategy::HazardRec">HazardRec</a>-&gt;<a class="ref" href="SystemZHazardRecognizer.h.html#_ZNK4llvm23SystemZHazardRecognizer13getSchedClassEPNS_5SUnitE" title='llvm::SystemZHazardRecognizer::getSchedClass' data-ref="_ZNK4llvm23SystemZHazardRecognizer13getSchedClassEPNS_5SUnitE">getSchedClass</a>(<a class="local col1 ref" href="#51SU" title='SU' data-ref="51SU">SU</a>);</td></tr>
<tr><th id="254">254</th><td>  <em>bool</em> <dfn class="local col3 decl" id="53AffectsGrouping" title='AffectsGrouping' data-type='bool' data-ref="53AffectsGrouping">AffectsGrouping</dfn> = (<a class="local col2 ref" href="#52SC" title='SC' data-ref="52SC">SC</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCSchedule.h.html#_ZNK4llvm16MCSchedClassDesc7isValidEv" title='llvm::MCSchedClassDesc::isValid' data-ref="_ZNK4llvm16MCSchedClassDesc7isValidEv">isValid</a>() &amp;&amp; (<a class="local col2 ref" href="#52SC" title='SC' data-ref="52SC">SC</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCSchedule.h.html#llvm::MCSchedClassDesc::BeginGroup" title='llvm::MCSchedClassDesc::BeginGroup' data-ref="llvm::MCSchedClassDesc::BeginGroup">BeginGroup</a> || <a class="local col2 ref" href="#52SC" title='SC' data-ref="52SC">SC</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCSchedule.h.html#llvm::MCSchedClassDesc::EndGroup" title='llvm::MCSchedClassDesc::EndGroup' data-ref="llvm::MCSchedClassDesc::EndGroup">EndGroup</a>));</td></tr>
<tr><th id="255">255</th><td>  <a class="local col1 ref" href="#51SU" title='SU' data-ref="51SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isScheduleHigh" title='llvm::SUnit::isScheduleHigh' data-ref="llvm::SUnit::isScheduleHigh">isScheduleHigh</a> = (<a class="local col3 ref" href="#53AffectsGrouping" title='AffectsGrouping' data-ref="53AffectsGrouping">AffectsGrouping</a> || <a class="local col1 ref" href="#51SU" title='SU' data-ref="51SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isUnbuffered" title='llvm::SUnit::isUnbuffered' data-ref="llvm::SUnit::isUnbuffered">isUnbuffered</a>);</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td>  <i>// Put all released SUs in the Available set.</i></td></tr>
<tr><th id="258">258</th><td>  <a class="member" href="SystemZMachineScheduler.h.html#llvm::SystemZPostRASchedStrategy::Available" title='llvm::SystemZPostRASchedStrategy::Available' data-ref="llvm::SystemZPostRASchedStrategy::Available">Available</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertERKT_" title='std::set::insert' data-ref="_ZNSt3set6insertERKT_">insert</a>(<a class="local col1 ref" href="#51SU" title='SU' data-ref="51SU">SU</a>);</td></tr>
<tr><th id="259">259</th><td>}</td></tr>
<tr><th id="260">260</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
