INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado Labs/LAb 01/SR_Latch/SR_Latch.srcs/sim_1/new/SR_Latch_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_latch_TB
