
*** Running vivado
    with args -log MotorDriver.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MotorDriver.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source MotorDriver.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/utils_1/imports/synth_1/MotorDriver.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/utils_1/imports/synth_1/MotorDriver.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top MotorDriver -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
INFO: [Synth 8-7075] Helper process launched with PID 3332
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1056.703 ; gain = 438.402
---------------------------------------------------------------------------------
WARNING: [Synth 8-11121] redeclaration of ANSI port 'Count_o' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:33]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'setpoint_reached_o' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:35]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'current_error' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:41]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'next_position_o' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:60]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:29]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:30]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:37]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:38]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:39]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:40]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:41]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:42]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:43]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:45]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:47]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:48]
WARNING: [Synth 8-11065] parameter 'Bits' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:50]
WARNING: [Synth 8-11065] parameter 'BitShift' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:51]
WARNING: [Synth 8-11065] parameter 'Deadband' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:52]
WARNING: [Synth 8-11065] parameter 'ExternalFeedback' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:66]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'setpoint_reached_w' is not allowed [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:57]
WARNING: [Synth 8-11065] parameter 'HighestPossibleNumber' becomes localparam in 'MotorDriver' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:39]
WARNING: [Synth 8-11065] parameter 'FrequencyCount' becomes localparam in 'MotorDriver' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:40]
WARNING: [Synth 8-11065] parameter 'MotorSteps' becomes localparam in 'MotorDriver' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:41]
INFO: [Synth 8-6157] synthesizing module 'MotorDriver' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:28]
INFO: [Synth 8-6157] synthesizing module 'SingleDecrementCounter' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:22]
WARNING: [Synth 8-153] case item 3'b1zz will never be executed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:68]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:68]
INFO: [Synth 8-6155] done synthesizing module 'SingleDecrementCounter' (0#1) [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:22]
INFO: [Synth 8-6157] synthesizing module 'PID' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:25]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:81]
INFO: [Synth 8-6155] done synthesizing module 'PID' (0#1) [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:25]
WARNING: [Synth 8-689] width (9) of port connection 'setpoint_i' does not match port width (8) of module 'PID' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:63]
WARNING: [Synth 8-689] width (9) of port connection 'current_error' does not match port width (16) of module 'PID' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:63]
WARNING: [Synth 8-689] width (9) of port connection 'Count_o' does not match port width (32) of module 'SingleDecrementCounter' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:66]
INFO: [Synth 8-6155] done synthesizing module 'MotorDriver' (0#1) [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:28]
WARNING: [Synth 8-6014] Unused sequential element reset_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:72]
WARNING: [Synth 8-6014] Unused sequential element last_error_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:93]
WARNING: [Synth 8-6014] Unused sequential element delta_error_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:100]
WARNING: [Synth 8-6014] Unused sequential element d_calc_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:112]
WARNING: [Synth 8-7129] Port reset_i in module PID is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1165.332 ; gain = 547.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1165.332 ; gain = 547.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1165.332 ; gain = 547.031
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s50csga324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1165.332 ; gain = 547.031
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 3     
	   3 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 6     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   33 Bit        Muxes := 6     
	   2 Input   16 Bit        Muxes := 3     
	   2 Input    9 Bit        Muxes := 1     
	   7 Input    9 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 11    
	   7 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP pid_controller/delta_w, operation Mode is: C'+((D'-A2)*(B:0x19))'.
DSP Report: register pid_controller/delta_w is absorbed into DSP pid_controller/delta_w.
DSP Report: register pid_controller/delta_w is absorbed into DSP pid_controller/delta_w.
DSP Report: register pid_controller/i_total_reg is absorbed into DSP pid_controller/delta_w.
DSP Report: register pid_controller/p_calc_reg is absorbed into DSP pid_controller/delta_w.
DSP Report: register pid_controller/current_error_reg is absorbed into DSP pid_controller/delta_w.
DSP Report: operator pid_controller/p_calc0 is absorbed into DSP pid_controller/delta_w.
DSP Report: operator pid_controller/current_error0 is absorbed into DSP pid_controller/delta_w.
DSP Report: operator pid_controller/delta_w is absorbed into DSP pid_controller/delta_w.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1345.723 ; gain = 727.422
---------------------------------------------------------------------------------
 Sort Area is  pid_controller/delta_w_0 : 0 0 : 299 299 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MotorDriver | C'+((D'-A2)*(B:0x19))' | 9      | 6      | 16     | 9      | 16     | 1    | 0    | 1    | 1    | 1     | 1    | 0    | 
+------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1345.723 ; gain = 727.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1352.660 ; gain = 734.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1352.660 ; gain = 734.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1352.660 ; gain = 734.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1352.660 ; gain = 734.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1352.660 ; gain = 734.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1352.660 ; gain = 734.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1352.660 ; gain = 734.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MotorDriver | (C'+((D'-A')'*B)')' | 8      | 5      | 48     | 7      | 16     | 1    | 0    | 0    | 0    | 1     | 1    | 1    | 
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    38|
|3     |DSP48E1 |     1|
|4     |LUT1    |   104|
|5     |LUT2    |    58|
|6     |LUT3    |    37|
|7     |LUT4    |    28|
|8     |LUT5    |     3|
|9     |LUT6    |     7|
|10    |FDRE    |   181|
|11    |FDSE    |    11|
|12    |IBUF    |     3|
|13    |OBUF    |    10|
+------+--------+------+

Report Instance Areas: 
+------+-----------------+-------------------------+------+
|      |Instance         |Module                   |Cells |
+------+-----------------+-------------------------+------+
|1     |top              |                         |   482|
|2     |  f_divide       |SingleDecrementCounter   |    79|
|3     |  f_divide_scale |SingleDecrementCounter_0 |    92|
|4     |  motor_pos      |SingleDecrementCounter_1 |    72|
|5     |  pid_controller |PID                      |   205|
+------+-----------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1352.660 ; gain = 734.359
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 35 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1352.660 ; gain = 734.359
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1352.660 ; gain = 734.359
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1355.551 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1449.445 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: 880170c5
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1449.445 ; gain = 839.645
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1449.445 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.runs/synth_1/MotorDriver.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MotorDriver_utilization_synth.rpt -pb MotorDriver_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug 29 11:51:12 2024...
