

================================================================
== Vitis HLS Report for 'process_data_Pipeline_frame_chan_loop'
================================================================
* Date:           Mon Aug  7 11:50:33 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        processapa
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.536 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- frame_chan_loop  |      256|      256|         2|          1|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      296|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        1|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|       24|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        1|     0|       24|      332|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------+---------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |                             Module                            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |adc_words_U  |process_data_Pipeline_frame_chan_loop_adc_words_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    +-------------+---------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                                               |        1|  0|   0|    0|   256|   32|     1|         8192|
    +-------------+---------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+-----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+-----+------------+------------+
    |add_ln111_fu_316_p2             |         +|   0|  0|   15|           8|           1|
    |add_ln73_fu_335_p2              |         +|   0|  0|   25|          18|          18|
    |iChan_2_fu_245_p2               |         +|   0|  0|   16|           9|           1|
    |sub_ln102_fu_291_p2             |         -|   0|  0|   20|          13|          13|
    |sub_ln106_fu_358_p2             |         -|   0|  0|   14|           7|           6|
    |icmp_ln106_fu_368_p2            |      icmp|   0|  0|   13|           6|           4|
    |icmp_ln110_fu_392_p2            |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln66_fu_239_p2             |      icmp|   0|  0|   17|           9|          10|
    |adc_fu_382_p2                   |      lshr|   0|  0|  100|          32|          32|
    |adc_1_fu_420_p2                 |        or|   0|  0|   14|          14|          14|
    |bits_from_first_word_fu_374_p3  |    select|   0|  0|    4|           1|           3|
    |select_ln110_fu_412_p3          |    select|   0|  0|   14|           1|          14|
    |shl_ln111_fu_406_p2             |       shl|   0|  0|   30|          14|          14|
    |ap_enable_pp0                   |       xor|   0|  0|    2|           1|           2|
    +--------------------------------+----------+----+---+-----+------------+------------+
    |Total                           |          |   0|  0|  296|         137|         135|
    +--------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_sig_allocacmp_iChan_1  |   9|          2|    9|         18|
    |iChan_fu_88               |   9|          2|    9|         18|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  36|          8|   20|         40|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+---+----+-----+-----------+
    |            Name            | FF| LUT| Bits| Const Bits|
    +----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                   |  1|   0|    1|          0|
    |ap_done_reg                 |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |  1|   0|    1|          0|
    |empty_reg_449               |  3|   0|    3|          0|
    |first_bit_position_reg_458  |  4|   0|    5|          1|
    |iChan_fu_88                 |  9|   0|    9|          0|
    |lshr_ln1_reg_453            |  5|   0|    5|          0|
    +----------------------------+---+----+-----+-----------+
    |Total                       | 24|   0|   25|          1|
    +----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|                             RTL Ports                             | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk                                                             |   in|    1|  ap_ctrl_hs|                     process_data_Pipeline_frame_chan_loop|  return value|
|ap_rst                                                             |   in|    1|  ap_ctrl_hs|                     process_data_Pipeline_frame_chan_loop|  return value|
|ap_start                                                           |   in|    1|  ap_ctrl_hs|                     process_data_Pipeline_frame_chan_loop|  return value|
|ap_done                                                            |  out|    1|  ap_ctrl_hs|                     process_data_Pipeline_frame_chan_loop|  return value|
|ap_idle                                                            |  out|    1|  ap_ctrl_hs|                     process_data_Pipeline_frame_chan_loop|  return value|
|ap_ready                                                           |  out|    1|  ap_ctrl_hs|                     process_data_Pipeline_frame_chan_loop|  return value|
|phi_mul                                                            |   in|   18|     ap_none|                                                   phi_mul|        scalar|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_address0    |  out|   18|   ap_memory|    process_data_int_char_FDHDChannelMapSP_int_adc_vectors|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_ce0         |  out|    1|   ap_memory|    process_data_int_char_FDHDChannelMapSP_int_adc_vectors|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_we0         |  out|    1|   ap_memory|    process_data_int_char_FDHDChannelMapSP_int_adc_vectors|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_d0          |  out|   14|   ap_memory|    process_data_int_char_FDHDChannelMapSP_int_adc_vectors|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_address0  |  out|   18|   ap_memory|  process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_ce0       |  out|    1|   ap_memory|  process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_we0       |  out|    1|   ap_memory|  process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_d0        |  out|   14|   ap_memory|  process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_address0  |  out|   18|   ap_memory|  process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_ce0       |  out|    1|   ap_memory|  process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_we0       |  out|    1|   ap_memory|  process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_d0        |  out|   14|   ap_memory|  process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_address0  |  out|   18|   ap_memory|  process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_ce0       |  out|    1|   ap_memory|  process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_we0       |  out|    1|   ap_memory|  process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_d0        |  out|   14|   ap_memory|  process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_address0  |  out|   18|   ap_memory|  process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_ce0       |  out|    1|   ap_memory|  process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_we0       |  out|    1|   ap_memory|  process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_d0        |  out|   14|   ap_memory|  process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_address0  |  out|   18|   ap_memory|  process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_ce0       |  out|    1|   ap_memory|  process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_we0       |  out|    1|   ap_memory|  process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_d0        |  out|   14|   ap_memory|  process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_address0  |  out|   18|   ap_memory|  process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_ce0       |  out|    1|   ap_memory|  process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_we0       |  out|    1|   ap_memory|  process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_d0        |  out|   14|   ap_memory|  process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_address0  |  out|   18|   ap_memory|  process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_ce0       |  out|    1|   ap_memory|  process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_we0       |  out|    1|   ap_memory|  process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_d0        |  out|   14|   ap_memory|  process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8|         array|
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.16>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%iChan = alloca i32 1"   --->   Operation 5 'alloca' 'iChan' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_mul_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %phi_mul"   --->   Operation 6 'read' 'phi_mul_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.29ns)   --->   "%adc_words = alloca i64 1" [./WIB2Frame.hpp:97->kernel.cpp:70]   --->   Operation 7 'alloca' 'adc_words' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 8 [1/1] (0.46ns)   --->   "%store_ln0 = store i9 0, i9 %iChan"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%iChan_1 = load i9 %iChan" [./WIB2Frame.hpp:102->kernel.cpp:70]   --->   Operation 10 'load' 'iChan_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.90ns)   --->   "%icmp_ln66 = icmp_eq  i9 %iChan_1, i9 256" [kernel.cpp:66]   --->   Operation 12 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.90ns)   --->   "%iChan_2 = add i9 %iChan_1, i9 1" [kernel.cpp:66]   --->   Operation 13 'add' 'iChan_2' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %for.inc.split_ifconv, void %for.inc29.exitStub" [kernel.cpp:66]   --->   Operation 14 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = trunc i9 %iChan_1" [./WIB2Frame.hpp:102->kernel.cpp:70]   --->   Operation 15 'trunc' 'empty' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %iChan_1, i32 3, i32 7" [kernel.cpp:66]   --->   Operation 16 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node sub_ln102)   --->   "%trunc_ln102 = trunc i9 %iChan_1" [./WIB2Frame.hpp:102->kernel.cpp:70]   --->   Operation 17 'trunc' 'trunc_ln102' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node sub_ln102)   --->   "%shl_ln2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln102, i4 0" [./WIB2Frame.hpp:102->kernel.cpp:70]   --->   Operation 18 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node sub_ln102)   --->   "%zext_ln102 = zext i12 %shl_ln2" [./WIB2Frame.hpp:102->kernel.cpp:70]   --->   Operation 19 'zext' 'zext_ln102' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node sub_ln102)   --->   "%shl_ln102 = shl i9 %iChan_1, i9 1" [./WIB2Frame.hpp:102->kernel.cpp:70]   --->   Operation 20 'shl' 'shl_ln102' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node sub_ln102)   --->   "%zext_ln102_1 = zext i9 %shl_ln102" [./WIB2Frame.hpp:102->kernel.cpp:70]   --->   Operation 21 'zext' 'zext_ln102_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.99ns) (out node of the LUT)   --->   "%sub_ln102 = sub i13 %zext_ln102, i13 %zext_ln102_1" [./WIB2Frame.hpp:102->kernel.cpp:70]   --->   Operation 22 'sub' 'sub_ln102' <Predicate = (!icmp_ln66)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%first_bit_position = trunc i13 %sub_ln102" [./WIB2Frame.hpp:102->kernel.cpp:70]   --->   Operation 23 'trunc' 'first_bit_position' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%word_index = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %sub_ln102, i32 5, i32 12" [./WIB2Frame.hpp:102->kernel.cpp:70]   --->   Operation 24 'partselect' 'word_index' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i8 %word_index" [./WIB2Frame.hpp:108->kernel.cpp:70]   --->   Operation 25 'zext' 'zext_ln108' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%adc_words_addr = getelementptr i32 %adc_words, i64 0, i64 %zext_ln108" [./WIB2Frame.hpp:108->kernel.cpp:70]   --->   Operation 26 'getelementptr' 'adc_words_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (1.29ns)   --->   "%adc_words_load = load i8 %adc_words_addr" [./WIB2Frame.hpp:108->kernel.cpp:70]   --->   Operation 27 'load' 'adc_words_load' <Predicate = (!icmp_ln66)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 28 [1/1] (0.87ns)   --->   "%add_ln111 = add i8 %word_index, i8 1" [./WIB2Frame.hpp:111->kernel.cpp:70]   --->   Operation 28 'add' 'add_ln111' <Predicate = (!icmp_ln66)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i8 %add_ln111" [./WIB2Frame.hpp:111->kernel.cpp:70]   --->   Operation 29 'zext' 'zext_ln111' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%adc_words_addr_1 = getelementptr i32 %adc_words, i64 0, i64 %zext_ln111" [./WIB2Frame.hpp:111->kernel.cpp:70]   --->   Operation 30 'getelementptr' 'adc_words_addr_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (1.29ns)   --->   "%adc_words_load_1 = load i8 %adc_words_addr_1" [./WIB2Frame.hpp:111->kernel.cpp:70]   --->   Operation 31 'load' 'adc_words_load_1' <Predicate = (!icmp_ln66)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 32 [1/1] (0.88ns)   --->   "%switch_ln73 = switch i3 %empty, void %arrayidx288.case.7, i3 0, void %arrayidx288.case.0, i3 1, void %arrayidx288.case.1, i3 2, void %arrayidx288.case.2, i3 3, void %arrayidx288.case.3, i3 4, void %arrayidx288.case.4, i3 5, void %arrayidx288.case.5, i3 6, void %arrayidx288.case.6" [kernel.cpp:73]   --->   Operation 32 'switch' 'switch_ln73' <Predicate = (!icmp_ln66)> <Delay = 0.88>
ST_1 : Operation 33 [1/1] (0.46ns)   --->   "%store_ln66 = store i9 %iChan_2, i9 %iChan" [kernel.cpp:66]   --->   Operation 33 'store' 'store_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.46>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln66 = br void %for.inc" [kernel.cpp:66]   --->   Operation 34 'br' 'br_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 80 'ret' 'ret_ln0' <Predicate = (icmp_ln66)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.53>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%speclooptripcount_ln66 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [kernel.cpp:66]   --->   Operation 35 'speclooptripcount' 'speclooptripcount_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [kernel.cpp:66]   --->   Operation 36 'specloopname' 'specloopname_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i5 %lshr_ln1" [kernel.cpp:73]   --->   Operation 37 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.12ns)   --->   "%add_ln73 = add i18 %phi_mul_read, i18 %zext_ln73" [kernel.cpp:73]   --->   Operation 38 'add' 'add_ln73' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln73_1 = zext i18 %add_ln73" [kernel.cpp:73]   --->   Operation 39 'zext' 'zext_ln73_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_addr = getelementptr i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors, i64 0, i64 %zext_ln73_1" [kernel.cpp:73]   --->   Operation 40 'getelementptr' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_addr = getelementptr i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2, i64 0, i64 %zext_ln73_1" [kernel.cpp:73]   --->   Operation 41 'getelementptr' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_addr = getelementptr i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3, i64 0, i64 %zext_ln73_1" [kernel.cpp:73]   --->   Operation 42 'getelementptr' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_addr = getelementptr i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4, i64 0, i64 %zext_ln73_1" [kernel.cpp:73]   --->   Operation 43 'getelementptr' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_addr = getelementptr i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5, i64 0, i64 %zext_ln73_1" [kernel.cpp:73]   --->   Operation 44 'getelementptr' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_addr = getelementptr i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6, i64 0, i64 %zext_ln73_1" [kernel.cpp:73]   --->   Operation 45 'getelementptr' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_addr = getelementptr i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7, i64 0, i64 %zext_ln73_1" [kernel.cpp:73]   --->   Operation 46 'getelementptr' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_addr = getelementptr i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8, i64 0, i64 %zext_ln73_1" [kernel.cpp:73]   --->   Operation 47 'getelementptr' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i5 %first_bit_position" [./WIB2Frame.hpp:104->kernel.cpp:70]   --->   Operation 48 'zext' 'zext_ln104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln104_1 = zext i5 %first_bit_position" [./WIB2Frame.hpp:104->kernel.cpp:70]   --->   Operation 49 'zext' 'zext_ln104_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.84ns)   --->   "%sub_ln106 = sub i6 32, i6 %zext_ln104_1" [./WIB2Frame.hpp:106->kernel.cpp:70]   --->   Operation 50 'sub' 'sub_ln106' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i6 %sub_ln106" [./WIB2Frame.hpp:106->kernel.cpp:70]   --->   Operation 51 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.84ns)   --->   "%icmp_ln106 = icmp_ugt  i6 %sub_ln106, i6 14" [./WIB2Frame.hpp:106->kernel.cpp:70]   --->   Operation 52 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.18ns)   --->   "%bits_from_first_word = select i1 %icmp_ln106, i4 14, i4 %trunc_ln106" [./WIB2Frame.hpp:106->kernel.cpp:70]   --->   Operation 53 'select' 'bits_from_first_word' <Predicate = true> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/2] (1.29ns)   --->   "%adc_words_load = load i8 %adc_words_addr" [./WIB2Frame.hpp:108->kernel.cpp:70]   --->   Operation 54 'load' 'adc_words_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 55 [1/1] (1.27ns)   --->   "%adc = lshr i32 %adc_words_load, i32 %zext_ln104" [./WIB2Frame.hpp:108->kernel.cpp:70]   --->   Operation 55 'lshr' 'adc' <Predicate = true> <Delay = 1.27> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node adc_1)   --->   "%trunc_ln108 = trunc i32 %adc" [./WIB2Frame.hpp:108->kernel.cpp:70]   --->   Operation 56 'trunc' 'trunc_ln108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.80ns)   --->   "%icmp_ln110 = icmp_ult  i4 %bits_from_first_word, i4 14" [./WIB2Frame.hpp:110->kernel.cpp:70]   --->   Operation 57 'icmp' 'icmp_ln110' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/2] (1.29ns)   --->   "%adc_words_load_1 = load i8 %adc_words_addr_1" [./WIB2Frame.hpp:111->kernel.cpp:70]   --->   Operation 58 'load' 'adc_words_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%empty_102 = trunc i32 %adc_words_load_1" [./WIB2Frame.hpp:111->kernel.cpp:70]   --->   Operation 59 'trunc' 'empty_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%bits_from_first_wordcast = zext i4 %bits_from_first_word" [./WIB2Frame.hpp:111->kernel.cpp:70]   --->   Operation 60 'zext' 'bits_from_first_wordcast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.95ns)   --->   "%shl_ln111 = shl i14 %empty_102, i14 %bits_from_first_wordcast" [./WIB2Frame.hpp:111->kernel.cpp:70]   --->   Operation 61 'shl' 'shl_ln111' <Predicate = true> <Delay = 0.95> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node adc_1)   --->   "%select_ln110 = select i1 %icmp_ln110, i14 %shl_ln111, i14 0" [./WIB2Frame.hpp:110->kernel.cpp:70]   --->   Operation 62 'select' 'select_ln110' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.41ns) (out node of the LUT)   --->   "%adc_1 = or i14 %trunc_ln108, i14 %select_ln110" [./WIB2Frame.hpp:110->kernel.cpp:70]   --->   Operation 63 'or' 'adc_1' <Predicate = true> <Delay = 0.41> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (1.29ns)   --->   "%store_ln73 = store i14 %adc_1, i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_addr" [kernel.cpp:73]   --->   Operation 64 'store' 'store_ln73' <Predicate = (empty == 6)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx288.exit" [kernel.cpp:73]   --->   Operation 65 'br' 'br_ln73' <Predicate = (empty == 6)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.29ns)   --->   "%store_ln73 = store i14 %adc_1, i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_addr" [kernel.cpp:73]   --->   Operation 66 'store' 'store_ln73' <Predicate = (empty == 5)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx288.exit" [kernel.cpp:73]   --->   Operation 67 'br' 'br_ln73' <Predicate = (empty == 5)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.29ns)   --->   "%store_ln73 = store i14 %adc_1, i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_addr" [kernel.cpp:73]   --->   Operation 68 'store' 'store_ln73' <Predicate = (empty == 4)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx288.exit" [kernel.cpp:73]   --->   Operation 69 'br' 'br_ln73' <Predicate = (empty == 4)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.29ns)   --->   "%store_ln73 = store i14 %adc_1, i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_addr" [kernel.cpp:73]   --->   Operation 70 'store' 'store_ln73' <Predicate = (empty == 3)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx288.exit" [kernel.cpp:73]   --->   Operation 71 'br' 'br_ln73' <Predicate = (empty == 3)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.29ns)   --->   "%store_ln73 = store i14 %adc_1, i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_addr" [kernel.cpp:73]   --->   Operation 72 'store' 'store_ln73' <Predicate = (empty == 2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx288.exit" [kernel.cpp:73]   --->   Operation 73 'br' 'br_ln73' <Predicate = (empty == 2)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.29ns)   --->   "%store_ln73 = store i14 %adc_1, i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_addr" [kernel.cpp:73]   --->   Operation 74 'store' 'store_ln73' <Predicate = (empty == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx288.exit" [kernel.cpp:73]   --->   Operation 75 'br' 'br_ln73' <Predicate = (empty == 1)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (1.29ns)   --->   "%store_ln73 = store i14 %adc_1, i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_addr" [kernel.cpp:73]   --->   Operation 76 'store' 'store_ln73' <Predicate = (empty == 0)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx288.exit" [kernel.cpp:73]   --->   Operation 77 'br' 'br_ln73' <Predicate = (empty == 0)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.29ns)   --->   "%store_ln73 = store i14 %adc_1, i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_addr" [kernel.cpp:73]   --->   Operation 78 'store' 'store_ln73' <Predicate = (empty == 7)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx288.exit" [kernel.cpp:73]   --->   Operation 79 'br' 'br_ln73' <Predicate = (empty == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ phi_mul]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ process_data_int_char_FDHDChannelMapSP_int_adc_vectors]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
iChan                                                         (alloca           ) [ 010]
phi_mul_read                                                  (read             ) [ 011]
adc_words                                                     (alloca           ) [ 000]
store_ln0                                                     (store            ) [ 000]
br_ln0                                                        (br               ) [ 000]
iChan_1                                                       (load             ) [ 000]
specpipeline_ln0                                              (specpipeline     ) [ 000]
icmp_ln66                                                     (icmp             ) [ 010]
iChan_2                                                       (add              ) [ 000]
br_ln66                                                       (br               ) [ 000]
empty                                                         (trunc            ) [ 011]
lshr_ln1                                                      (partselect       ) [ 011]
trunc_ln102                                                   (trunc            ) [ 000]
shl_ln2                                                       (bitconcatenate   ) [ 000]
zext_ln102                                                    (zext             ) [ 000]
shl_ln102                                                     (shl              ) [ 000]
zext_ln102_1                                                  (zext             ) [ 000]
sub_ln102                                                     (sub              ) [ 000]
first_bit_position                                            (trunc            ) [ 011]
word_index                                                    (partselect       ) [ 000]
zext_ln108                                                    (zext             ) [ 000]
adc_words_addr                                                (getelementptr    ) [ 011]
add_ln111                                                     (add              ) [ 000]
zext_ln111                                                    (zext             ) [ 000]
adc_words_addr_1                                              (getelementptr    ) [ 011]
switch_ln73                                                   (switch           ) [ 000]
store_ln66                                                    (store            ) [ 000]
br_ln66                                                       (br               ) [ 000]
speclooptripcount_ln66                                        (speclooptripcount) [ 000]
specloopname_ln66                                             (specloopname     ) [ 000]
zext_ln73                                                     (zext             ) [ 000]
add_ln73                                                      (add              ) [ 000]
zext_ln73_1                                                   (zext             ) [ 000]
process_data_int_char_FDHDChannelMapSP_int_adc_vectors_addr   (getelementptr    ) [ 000]
process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_addr (getelementptr    ) [ 000]
process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_addr (getelementptr    ) [ 000]
process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_addr (getelementptr    ) [ 000]
process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_addr (getelementptr    ) [ 000]
process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_addr (getelementptr    ) [ 000]
process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_addr (getelementptr    ) [ 000]
process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_addr (getelementptr    ) [ 000]
zext_ln104                                                    (zext             ) [ 000]
zext_ln104_1                                                  (zext             ) [ 000]
sub_ln106                                                     (sub              ) [ 000]
trunc_ln106                                                   (trunc            ) [ 000]
icmp_ln106                                                    (icmp             ) [ 000]
bits_from_first_word                                          (select           ) [ 000]
adc_words_load                                                (load             ) [ 000]
adc                                                           (lshr             ) [ 000]
trunc_ln108                                                   (trunc            ) [ 000]
icmp_ln110                                                    (icmp             ) [ 000]
adc_words_load_1                                              (load             ) [ 000]
empty_102                                                     (trunc            ) [ 000]
bits_from_first_wordcast                                      (zext             ) [ 000]
shl_ln111                                                     (shl              ) [ 000]
select_ln110                                                  (select           ) [ 000]
adc_1                                                         (or               ) [ 000]
store_ln73                                                    (store            ) [ 000]
br_ln73                                                       (br               ) [ 000]
store_ln73                                                    (store            ) [ 000]
br_ln73                                                       (br               ) [ 000]
store_ln73                                                    (store            ) [ 000]
br_ln73                                                       (br               ) [ 000]
store_ln73                                                    (store            ) [ 000]
br_ln73                                                       (br               ) [ 000]
store_ln73                                                    (store            ) [ 000]
br_ln73                                                       (br               ) [ 000]
store_ln73                                                    (store            ) [ 000]
br_ln73                                                       (br               ) [ 000]
store_ln73                                                    (store            ) [ 000]
br_ln73                                                       (br               ) [ 000]
store_ln73                                                    (store            ) [ 000]
br_ln73                                                       (br               ) [ 000]
ret_ln0                                                       (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="phi_mul">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phi_mul"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="iChan_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="iChan/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="adc_words_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="adc_words/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="phi_mul_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="18" slack="0"/>
<pin id="98" dir="0" index="1" bw="18" slack="0"/>
<pin id="99" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="phi_mul_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="adc_words_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="8" slack="0"/>
<pin id="106" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="adc_words_addr/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="0" slack="0"/>
<pin id="114" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="115" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="116" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="32" slack="0"/>
<pin id="117" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="adc_words_load/1 adc_words_load_1/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="adc_words_addr_1_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="8" slack="0"/>
<pin id="123" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="adc_words_addr_1/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="14" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="18" slack="0"/>
<pin id="131" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_addr/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="14" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="18" slack="0"/>
<pin id="138" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_addr/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="14" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="18" slack="0"/>
<pin id="145" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_addr/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="14" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="18" slack="0"/>
<pin id="152" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_addr/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="14" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="18" slack="0"/>
<pin id="159" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_addr/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="14" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="18" slack="0"/>
<pin id="166" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_addr/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="14" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="18" slack="0"/>
<pin id="173" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_addr/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="14" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="18" slack="0"/>
<pin id="180" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_addr/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln73_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="18" slack="0"/>
<pin id="185" dir="0" index="1" bw="14" slack="0"/>
<pin id="186" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln73_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="18" slack="0"/>
<pin id="191" dir="0" index="1" bw="14" slack="0"/>
<pin id="192" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln73_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="18" slack="0"/>
<pin id="197" dir="0" index="1" bw="14" slack="0"/>
<pin id="198" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln73_access_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="18" slack="0"/>
<pin id="203" dir="0" index="1" bw="14" slack="0"/>
<pin id="204" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln73_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="18" slack="0"/>
<pin id="209" dir="0" index="1" bw="14" slack="0"/>
<pin id="210" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln73_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="18" slack="0"/>
<pin id="215" dir="0" index="1" bw="14" slack="0"/>
<pin id="216" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln73_access_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="18" slack="0"/>
<pin id="221" dir="0" index="1" bw="14" slack="0"/>
<pin id="222" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln73_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="18" slack="0"/>
<pin id="227" dir="0" index="1" bw="14" slack="0"/>
<pin id="228" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln0_store_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="9" slack="0"/>
<pin id="234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="iChan_1_load_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="9" slack="0"/>
<pin id="238" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="iChan_1/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="icmp_ln66_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="9" slack="0"/>
<pin id="241" dir="0" index="1" bw="9" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="iChan_2_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="9" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="iChan_2/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="empty_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="9" slack="0"/>
<pin id="253" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="lshr_ln1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="5" slack="0"/>
<pin id="257" dir="0" index="1" bw="9" slack="0"/>
<pin id="258" dir="0" index="2" bw="3" slack="0"/>
<pin id="259" dir="0" index="3" bw="4" slack="0"/>
<pin id="260" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="trunc_ln102_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="9" slack="0"/>
<pin id="267" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln102/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="shl_ln2_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="12" slack="0"/>
<pin id="271" dir="0" index="1" bw="8" slack="0"/>
<pin id="272" dir="0" index="2" bw="1" slack="0"/>
<pin id="273" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="zext_ln102_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="12" slack="0"/>
<pin id="279" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="shl_ln102_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="9" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln102/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="zext_ln102_1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="9" slack="0"/>
<pin id="289" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102_1/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="sub_ln102_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="12" slack="0"/>
<pin id="293" dir="0" index="1" bw="9" slack="0"/>
<pin id="294" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln102/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="first_bit_position_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="13" slack="0"/>
<pin id="299" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="first_bit_position/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="word_index_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="0"/>
<pin id="303" dir="0" index="1" bw="13" slack="0"/>
<pin id="304" dir="0" index="2" bw="4" slack="0"/>
<pin id="305" dir="0" index="3" bw="5" slack="0"/>
<pin id="306" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="word_index/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="zext_ln108_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln108/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="add_ln111_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln111_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="0"/>
<pin id="324" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="store_ln66_store_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="9" slack="0"/>
<pin id="329" dir="0" index="1" bw="9" slack="0"/>
<pin id="330" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln73_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="1"/>
<pin id="334" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="add_ln73_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="18" slack="1"/>
<pin id="337" dir="0" index="1" bw="5" slack="0"/>
<pin id="338" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="zext_ln73_1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="18" slack="0"/>
<pin id="342" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_1/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln104_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="5" slack="1"/>
<pin id="354" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="zext_ln104_1_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="5" slack="1"/>
<pin id="357" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104_1/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="sub_ln106_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="6" slack="0"/>
<pin id="360" dir="0" index="1" bw="5" slack="0"/>
<pin id="361" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln106/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="trunc_ln106_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="6" slack="0"/>
<pin id="366" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="icmp_ln106_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="6" slack="0"/>
<pin id="370" dir="0" index="1" bw="6" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln106/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="bits_from_first_word_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="4" slack="0"/>
<pin id="377" dir="0" index="2" bw="4" slack="0"/>
<pin id="378" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="bits_from_first_word/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="adc_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="0" index="1" bw="5" slack="0"/>
<pin id="385" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="adc/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="trunc_ln108_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln108/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="icmp_ln110_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="4" slack="0"/>
<pin id="394" dir="0" index="1" bw="4" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln110/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="empty_102_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_102/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="bits_from_first_wordcast_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="4" slack="0"/>
<pin id="404" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="bits_from_first_wordcast/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="shl_ln111_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="14" slack="0"/>
<pin id="408" dir="0" index="1" bw="4" slack="0"/>
<pin id="409" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln111/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="select_ln110_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="14" slack="0"/>
<pin id="415" dir="0" index="2" bw="14" slack="0"/>
<pin id="416" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln110/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="adc_1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="14" slack="0"/>
<pin id="422" dir="0" index="1" bw="14" slack="0"/>
<pin id="423" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="adc_1/2 "/>
</bind>
</comp>

<comp id="434" class="1005" name="iChan_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="9" slack="0"/>
<pin id="436" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="iChan "/>
</bind>
</comp>

<comp id="441" class="1005" name="phi_mul_read_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="18" slack="1"/>
<pin id="443" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul_read "/>
</bind>
</comp>

<comp id="449" class="1005" name="empty_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="3" slack="1"/>
<pin id="451" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="453" class="1005" name="lshr_ln1_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="5" slack="1"/>
<pin id="455" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln1 "/>
</bind>
</comp>

<comp id="458" class="1005" name="first_bit_position_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="5" slack="1"/>
<pin id="460" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="first_bit_position "/>
</bind>
</comp>

<comp id="464" class="1005" name="adc_words_addr_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="8" slack="1"/>
<pin id="466" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="adc_words_addr "/>
</bind>
</comp>

<comp id="469" class="1005" name="adc_words_addr_1_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="8" slack="1"/>
<pin id="471" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="adc_words_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="22" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="20" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="92" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="54" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="118"><net_src comp="102" pin="3"/><net_sink comp="109" pin=2"/></net>

<net id="124"><net_src comp="92" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="54" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="119" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="132"><net_src comp="2" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="54" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="54" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="6" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="54" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="54" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="10" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="54" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="12" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="54" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="14" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="54" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="16" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="54" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="169" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="194"><net_src comp="162" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="200"><net_src comp="155" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="206"><net_src comp="148" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="212"><net_src comp="141" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="218"><net_src comp="134" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="224"><net_src comp="127" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="230"><net_src comp="176" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="24" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="243"><net_src comp="236" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="34" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="236" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="36" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="254"><net_src comp="236" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="38" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="236" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="263"><net_src comp="40" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="264"><net_src comp="42" pin="0"/><net_sink comp="255" pin=3"/></net>

<net id="268"><net_src comp="236" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="44" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="265" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="46" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="280"><net_src comp="269" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="236" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="36" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="290"><net_src comp="281" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="277" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="287" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="300"><net_src comp="291" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="307"><net_src comp="48" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="291" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="309"><net_src comp="50" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="310"><net_src comp="52" pin="0"/><net_sink comp="301" pin=3"/></net>

<net id="314"><net_src comp="301" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="320"><net_src comp="301" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="56" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="325"><net_src comp="316" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="331"><net_src comp="245" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="339"><net_src comp="332" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="343"><net_src comp="335" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="345"><net_src comp="340" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="346"><net_src comp="340" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="347"><net_src comp="340" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="348"><net_src comp="340" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="349"><net_src comp="340" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="350"><net_src comp="340" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="351"><net_src comp="340" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="362"><net_src comp="80" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="355" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="367"><net_src comp="358" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="358" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="82" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="379"><net_src comp="368" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="84" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="364" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="386"><net_src comp="109" pin="7"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="352" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="391"><net_src comp="382" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="396"><net_src comp="374" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="84" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="401"><net_src comp="109" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="374" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="410"><net_src comp="398" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="402" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="417"><net_src comp="392" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="406" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="86" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="424"><net_src comp="388" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="412" pin="3"/><net_sink comp="420" pin=1"/></net>

<net id="426"><net_src comp="420" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="427"><net_src comp="420" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="428"><net_src comp="420" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="429"><net_src comp="420" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="430"><net_src comp="420" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="431"><net_src comp="420" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="432"><net_src comp="420" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="433"><net_src comp="420" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="437"><net_src comp="88" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="439"><net_src comp="434" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="440"><net_src comp="434" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="444"><net_src comp="96" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="452"><net_src comp="251" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="255" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="461"><net_src comp="297" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="463"><net_src comp="458" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="467"><net_src comp="102" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="472"><net_src comp="119" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="109" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: process_data_int_char_FDHDChannelMapSP_int_adc_vectors | {2 }
	Port: process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2 | {2 }
	Port: process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3 | {2 }
	Port: process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4 | {2 }
	Port: process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5 | {2 }
	Port: process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6 | {2 }
	Port: process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7 | {2 }
	Port: process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8 | {2 }
 - Input state : 
	Port: process_data_Pipeline_frame_chan_loop : phi_mul | {1 }
	Port: process_data_Pipeline_frame_chan_loop : process_data_int_char_FDHDChannelMapSP_int_adc_vectors | {}
	Port: process_data_Pipeline_frame_chan_loop : process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2 | {}
	Port: process_data_Pipeline_frame_chan_loop : process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3 | {}
	Port: process_data_Pipeline_frame_chan_loop : process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4 | {}
	Port: process_data_Pipeline_frame_chan_loop : process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5 | {}
	Port: process_data_Pipeline_frame_chan_loop : process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6 | {}
	Port: process_data_Pipeline_frame_chan_loop : process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7 | {}
	Port: process_data_Pipeline_frame_chan_loop : process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		iChan_1 : 1
		icmp_ln66 : 2
		iChan_2 : 2
		br_ln66 : 3
		empty : 2
		lshr_ln1 : 2
		trunc_ln102 : 2
		shl_ln2 : 3
		zext_ln102 : 4
		shl_ln102 : 2
		zext_ln102_1 : 2
		sub_ln102 : 5
		first_bit_position : 6
		word_index : 6
		zext_ln108 : 7
		adc_words_addr : 8
		adc_words_load : 9
		add_ln111 : 7
		zext_ln111 : 8
		adc_words_addr_1 : 9
		adc_words_load_1 : 10
		switch_ln73 : 3
		store_ln66 : 3
	State 2
		add_ln73 : 1
		zext_ln73_1 : 2
		process_data_int_char_FDHDChannelMapSP_int_adc_vectors_addr : 3
		process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_addr : 3
		process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_addr : 3
		process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_addr : 3
		process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_addr : 3
		process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_addr : 3
		process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_addr : 3
		process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_addr : 3
		sub_ln106 : 1
		trunc_ln106 : 2
		icmp_ln106 : 2
		bits_from_first_word : 3
		adc : 1
		trunc_ln108 : 2
		icmp_ln110 : 4
		empty_102 : 1
		bits_from_first_wordcast : 4
		shl_ln111 : 5
		select_ln110 : 6
		adc_1 : 7
		store_ln73 : 7
		store_ln73 : 7
		store_ln73 : 7
		store_ln73 : 7
		store_ln73 : 7
		store_ln73 : 7
		store_ln73 : 7
		store_ln73 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|   lshr   |            adc_fu_382           |    0    |   100   |
|----------|---------------------------------|---------|---------|
|          |          iChan_2_fu_245         |    0    |    16   |
|    add   |         add_ln111_fu_316        |    0    |    15   |
|          |         add_ln73_fu_335         |    0    |    25   |
|----------|---------------------------------|---------|---------|
|          |         icmp_ln66_fu_239        |    0    |    16   |
|   icmp   |        icmp_ln106_fu_368        |    0    |    13   |
|          |        icmp_ln110_fu_392        |    0    |    12   |
|----------|---------------------------------|---------|---------|
|    sub   |         sub_ln102_fu_291        |    0    |    19   |
|          |         sub_ln106_fu_358        |    0    |    13   |
|----------|---------------------------------|---------|---------|
|    shl   |         shl_ln102_fu_281        |    0    |    0    |
|          |         shl_ln111_fu_406        |    0    |    30   |
|----------|---------------------------------|---------|---------|
|  select  |   bits_from_first_word_fu_374   |    0    |    4    |
|          |       select_ln110_fu_412       |    0    |    14   |
|----------|---------------------------------|---------|---------|
|    or    |           adc_1_fu_420          |    0    |    14   |
|----------|---------------------------------|---------|---------|
|   read   |     phi_mul_read_read_fu_96     |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |           empty_fu_251          |    0    |    0    |
|          |        trunc_ln102_fu_265       |    0    |    0    |
|   trunc  |    first_bit_position_fu_297    |    0    |    0    |
|          |        trunc_ln106_fu_364       |    0    |    0    |
|          |        trunc_ln108_fu_388       |    0    |    0    |
|          |         empty_102_fu_398        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|partselect|         lshr_ln1_fu_255         |    0    |    0    |
|          |        word_index_fu_301        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|bitconcatenate|          shl_ln2_fu_269         |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        zext_ln102_fu_277        |    0    |    0    |
|          |       zext_ln102_1_fu_287       |    0    |    0    |
|          |        zext_ln108_fu_311        |    0    |    0    |
|          |        zext_ln111_fu_322        |    0    |    0    |
|   zext   |         zext_ln73_fu_332        |    0    |    0    |
|          |        zext_ln73_1_fu_340       |    0    |    0    |
|          |        zext_ln104_fu_352        |    0    |    0    |
|          |       zext_ln104_1_fu_355       |    0    |    0    |
|          | bits_from_first_wordcast_fu_402 |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |   291   |
|----------|---------------------------------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|adc_words|    1   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    1   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
| adc_words_addr_1_reg_469 |    8   |
|  adc_words_addr_reg_464  |    8   |
|       empty_reg_449      |    3   |
|first_bit_position_reg_458|    5   |
|       iChan_reg_434      |    9   |
|     lshr_ln1_reg_453     |    5   |
|   phi_mul_read_reg_441   |   18   |
+--------------------------+--------+
|           Total          |   56   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_109 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_109 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   16   ||   0.92  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   291  |    -   |
|   Memory  |    1   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    0   |    -   |   18   |    -   |
|  Register |    -   |    -   |   56   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   56   |   309  |    0   |
+-----------+--------+--------+--------+--------+--------+
