/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [4:0] _03_;
  wire [10:0] _04_;
  reg [2:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [9:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire [20:0] celloutsig_0_28z;
  wire [10:0] celloutsig_0_2z;
  wire [7:0] celloutsig_0_36z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [14:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire [46:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_21z = celloutsig_0_13z ? celloutsig_0_16z[0] : celloutsig_0_4z;
  assign celloutsig_1_13z = ~(celloutsig_1_11z & celloutsig_1_0z);
  assign celloutsig_0_23z = ~(celloutsig_0_1z & celloutsig_0_9z);
  assign celloutsig_0_4z = !(celloutsig_0_2z[2] ? celloutsig_0_2z[10] : celloutsig_0_1z);
  assign celloutsig_1_2z = !(celloutsig_1_0z ? celloutsig_1_1z[2] : celloutsig_1_1z[3]);
  assign celloutsig_1_5z = !(celloutsig_1_4z ? celloutsig_1_2z : celloutsig_1_0z);
  assign celloutsig_0_12z = !(in_data[14] ? celloutsig_0_0z : celloutsig_0_0z);
  assign celloutsig_0_52z = ~celloutsig_0_46z;
  assign celloutsig_0_5z = ~celloutsig_0_11z;
  assign celloutsig_1_8z = ~celloutsig_1_4z;
  assign celloutsig_0_8z = ~celloutsig_0_2z[10];
  assign celloutsig_1_10z = ~((1'h0 | celloutsig_1_9z[41]) & celloutsig_1_6z);
  assign celloutsig_1_19z = ~((celloutsig_1_1z[3] | celloutsig_1_6z) & celloutsig_1_13z);
  assign celloutsig_0_17z = ~((celloutsig_0_11z | celloutsig_0_4z) & celloutsig_0_0z);
  assign celloutsig_0_11z = celloutsig_0_1z | ~(celloutsig_0_1z);
  assign celloutsig_0_53z = celloutsig_0_36z[3] | ~(celloutsig_0_26z);
  assign celloutsig_0_0z = in_data[45] | in_data[52];
  assign celloutsig_0_13z = celloutsig_0_0z | celloutsig_0_9z;
  assign celloutsig_0_46z = celloutsig_0_13z ^ celloutsig_0_12z;
  assign celloutsig_0_20z = celloutsig_0_7z ^ _02_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _03_ <= 5'h00;
    else _03_ <= celloutsig_1_1z;
  reg [10:0] _27_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _27_ <= 11'h000;
    else _27_ <= in_data[70:60];
  assign { _04_[10:8], _00_, _04_[6:3], _02_, _01_, _04_[0] } = _27_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _05_ <= 3'h0;
    else _05_ <= { celloutsig_0_2z[10:9], celloutsig_0_5z };
  assign celloutsig_0_28z = { in_data[22:3], celloutsig_0_26z } / { 1'h1, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_19z, celloutsig_0_21z, celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_13z };
  assign celloutsig_1_6z = in_data[177:166] == { 3'h0, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_1_15z = { celloutsig_1_6z, celloutsig_1_10z, _03_, celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_11z, 1'h0 } == celloutsig_1_9z[38:27];
  assign celloutsig_0_1z = { in_data[68:67], celloutsig_0_0z } >= { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_26z = { in_data[94:93], celloutsig_0_20z } >= { _05_[2:1], celloutsig_0_11z };
  assign celloutsig_1_0z = in_data[118:114] <= in_data[172:168];
  assign celloutsig_0_7z = celloutsig_0_11z & ~(celloutsig_0_0z);
  assign celloutsig_1_18z = celloutsig_1_10z ? { in_data[187:175], celloutsig_1_11z, celloutsig_1_8z } : { in_data[175:169], 1'h0, celloutsig_1_1z, celloutsig_1_15z, celloutsig_1_6z };
  assign celloutsig_0_16z = in_data[79] ? { _01_, celloutsig_0_8z, celloutsig_0_1z } : { celloutsig_0_5z, 1'h1, celloutsig_0_5z };
  assign celloutsig_1_4z = | in_data[163:160];
  assign celloutsig_0_9z = { in_data[40:37], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_1z } != { in_data[56:53], 1'h1, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_19z = { celloutsig_0_14z, celloutsig_0_13z } != in_data[73:63];
  assign celloutsig_0_36z = { celloutsig_0_28z[10:4], celloutsig_0_23z } | celloutsig_0_2z[8:1];
  assign celloutsig_0_15z = { celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_11z } | { celloutsig_0_14z[8:7], celloutsig_0_0z };
  assign celloutsig_1_11z = | { celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_3z[5] };
  assign celloutsig_1_1z = in_data[101:97] >> in_data[108:104];
  assign celloutsig_1_9z = in_data[183:137] >> { 4'h0, _03_, celloutsig_1_5z, _03_, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_1z, _03_, celloutsig_1_8z, 4'h0, celloutsig_1_3z[5], 5'h00, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_0_2z = in_data[10:0] >> in_data[89:79];
  assign celloutsig_0_14z = celloutsig_0_2z[9:0] ^ { celloutsig_0_2z[8:0], celloutsig_0_0z };
  assign celloutsig_1_3z[5] = celloutsig_1_0z ^ celloutsig_1_1z[0];
  assign { _04_[7], _04_[2:1] } = { _00_, _02_, _01_ };
  assign { celloutsig_1_3z[9:6], celloutsig_1_3z[4:0] } = 9'h000;
  assign { out_data[142:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_52z, celloutsig_0_53z };
endmodule
