// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rx_app_stream_if (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        appRxDataReq_V_TVALID,
        rxSar2rxApp_upd_rsp_s_44_dout,
        rxSar2rxApp_upd_rsp_s_44_empty_n,
        rxSar2rxApp_upd_rsp_s_44_read,
        rxApp2rxSar_upd_req_s_47_din,
        rxApp2rxSar_upd_req_s_47_full_n,
        rxApp2rxSar_upd_req_s_47_write,
        rxBufferReadCmd_V_V_din,
        rxBufferReadCmd_V_V_full_n,
        rxBufferReadCmd_V_V_write,
        appRxDataRspMetadata_V_V_TREADY,
        appRxDataReq_V_TDATA,
        appRxDataReq_V_TREADY,
        appRxDataRspMetadata_V_V_TDATA,
        appRxDataRspMetadata_V_V_TVALID
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input   appRxDataReq_V_TVALID;
input  [34:0] rxSar2rxApp_upd_rsp_s_44_dout;
input   rxSar2rxApp_upd_rsp_s_44_empty_n;
output   rxSar2rxApp_upd_rsp_s_44_read;
output  [34:0] rxApp2rxSar_upd_req_s_47_din;
input   rxApp2rxSar_upd_req_s_47_full_n;
output   rxApp2rxSar_upd_req_s_47_write;
output  [0:0] rxBufferReadCmd_V_V_din;
input   rxBufferReadCmd_V_V_full_n;
output   rxBufferReadCmd_V_V_write;
input   appRxDataRspMetadata_V_V_TREADY;
input  [31:0] appRxDataReq_V_TDATA;
output   appRxDataReq_V_TREADY;
output  [15:0] appRxDataRspMetadata_V_V_TDATA;
output   appRxDataRspMetadata_V_V_TVALID;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rxSar2rxApp_upd_rsp_s_44_read;
reg[34:0] rxApp2rxSar_upd_req_s_47_din;
reg rxApp2rxSar_upd_req_s_47_write;
reg rxBufferReadCmd_V_V_write;
reg appRxDataReq_V_TREADY;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire   [0:0] tmp_292_nbreadreq_fu_74_p3;
reg    ap_predicate_op8_read_state1;
wire   [0:0] tmp_nbreadreq_fu_88_p3;
reg    ap_predicate_op17_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] rasi_fsmState_V_load_reg_211;
reg   [0:0] tmp_292_reg_215;
reg   [0:0] icmp_ln883_reg_219;
reg    ap_predicate_op22_write_state2;
reg   [0:0] tmp_reg_228;
reg    ap_predicate_op24_write_state2;
reg    ap_predicate_op29_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_predicate_op23_write_state2;
reg    ap_block_state2_io;
wire    regslice_both_appRxDataRspMetadata_V_V_U_apdone_blk;
reg    ap_block_state3_pp0_stage0_iter2;
reg   [0:0] rasi_fsmState_V_load_reg_211_pp0_iter1_reg;
reg   [0:0] tmp_reg_228_pp0_iter1_reg;
reg    ap_predicate_op39_write_state3;
reg    ap_block_state3_io;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] rasi_fsmState_V;
reg   [15:0] rasi_readLength_V;
reg    appRxDataReq_V_TDATA_blk_n;
wire    ap_block_pp0_stage0;
reg    appRxDataRspMetadata_V_V_TDATA_blk_n;
reg    rxApp2rxSar_upd_req_s_47_blk_n;
reg    rxSar2rxApp_upd_rsp_s_44_blk_n;
reg    rxBufferReadCmd_V_V_blk_n;
wire   [0:0] icmp_ln883_fu_138_p2;
wire   [15:0] tmp_sessionID_V_6_fu_144_p1;
reg   [15:0] tmp_sessionID_V_6_reg_223;
wire   [15:0] tmp_V_fu_160_p1;
reg   [15:0] tmp_V_reg_232;
reg   [17:0] tmp_appd_V_load_new_s_reg_238;
reg    ap_block_pp0_stage0_subdone;
wire   [15:0] tmp_length_V_load_ne_1_fu_128_p4;
wire   [34:0] tmp_1_fu_180_p3;
reg    ap_block_pp0_stage0_01001;
wire   [34:0] tmp_3_fu_201_p4;
wire   [17:0] zext_ln209_fu_192_p1;
wire   [17:0] tmp_appd_V_fu_196_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    appRxDataRspMetadata_V_V_TVALID_int;
wire    appRxDataRspMetadata_V_V_TREADY_int;
wire    regslice_both_appRxDataRspMetadata_V_V_U_vld_out;
reg    ap_condition_177;
reg    ap_condition_133;
reg    ap_condition_214;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 rasi_fsmState_V = 1'd0;
#0 rasi_readLength_V = 16'd0;
end

regslice_both #(
    .DataWidth( 16 ))
regslice_both_appRxDataRspMetadata_V_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(tmp_V_reg_232),
    .vld_in(appRxDataRspMetadata_V_V_TVALID_int),
    .ack_in(appRxDataRspMetadata_V_V_TREADY_int),
    .data_out(appRxDataRspMetadata_V_V_TDATA),
    .vld_out(regslice_both_appRxDataRspMetadata_V_V_U_vld_out),
    .ack_out(appRxDataRspMetadata_V_V_TREADY),
    .apdone_blk(regslice_both_appRxDataRspMetadata_V_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_133)) begin
        if (((tmp_nbreadreq_fu_88_p3 == 1'd1) & (rasi_fsmState_V == 1'd1))) begin
            rasi_fsmState_V <= 1'd0;
        end else if ((1'b1 == ap_condition_177)) begin
            rasi_fsmState_V <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_292_nbreadreq_fu_74_p3 == 1'd1) & (rasi_fsmState_V == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln883_reg_219 <= icmp_ln883_fu_138_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rasi_fsmState_V_load_reg_211 <= rasi_fsmState_V;
        rasi_fsmState_V_load_reg_211_pp0_iter1_reg <= rasi_fsmState_V_load_reg_211;
        tmp_reg_228_pp0_iter1_reg <= tmp_reg_228;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_292_nbreadreq_fu_74_p3 == 1'd1) & (icmp_ln883_fu_138_p2 == 1'd0) & (rasi_fsmState_V == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rasi_readLength_V <= {{appRxDataReq_V_TDATA[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((rasi_fsmState_V == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_292_reg_215 <= tmp_292_nbreadreq_fu_74_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_nbreadreq_fu_88_p3 == 1'd1) & (rasi_fsmState_V == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_reg_232 <= tmp_V_fu_160_p1;
        tmp_appd_V_load_new_s_reg_238 <= {{rxSar2rxApp_upd_rsp_s_44_dout[33:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((rasi_fsmState_V == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_reg_228 <= tmp_nbreadreq_fu_88_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_292_nbreadreq_fu_74_p3 == 1'd1) & (icmp_ln883_fu_138_p2 == 1'd0) & (rasi_fsmState_V == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_sessionID_V_6_reg_223 <= tmp_sessionID_V_6_fu_144_p1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op8_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        appRxDataReq_V_TDATA_blk_n = appRxDataReq_V_TVALID;
    end else begin
        appRxDataReq_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op8_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        appRxDataReq_V_TREADY = 1'b1;
    end else begin
        appRxDataReq_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op23_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op39_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        appRxDataRspMetadata_V_V_TDATA_blk_n = appRxDataRspMetadata_V_V_TREADY_int;
    end else begin
        appRxDataRspMetadata_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op23_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        appRxDataRspMetadata_V_V_TVALID_int = 1'b1;
    end else begin
        appRxDataRspMetadata_V_V_TVALID_int = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op29_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op22_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        rxApp2rxSar_upd_req_s_47_blk_n = rxApp2rxSar_upd_req_s_47_full_n;
    end else begin
        rxApp2rxSar_upd_req_s_47_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_214)) begin
        if ((ap_predicate_op29_write_state2 == 1'b1)) begin
            rxApp2rxSar_upd_req_s_47_din = tmp_3_fu_201_p4;
        end else if ((ap_predicate_op22_write_state2 == 1'b1)) begin
            rxApp2rxSar_upd_req_s_47_din = tmp_1_fu_180_p3;
        end else begin
            rxApp2rxSar_upd_req_s_47_din = 'bx;
        end
    end else begin
        rxApp2rxSar_upd_req_s_47_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op29_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op22_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rxApp2rxSar_upd_req_s_47_write = 1'b1;
    end else begin
        rxApp2rxSar_upd_req_s_47_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op24_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        rxBufferReadCmd_V_V_blk_n = rxBufferReadCmd_V_V_full_n;
    end else begin
        rxBufferReadCmd_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op24_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rxBufferReadCmd_V_V_write = 1'b1;
    end else begin
        rxBufferReadCmd_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op17_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        rxSar2rxApp_upd_rsp_s_44_blk_n = rxSar2rxApp_upd_rsp_s_44_empty_n;
    end else begin
        rxSar2rxApp_upd_rsp_s_44_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op17_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rxSar2rxApp_upd_rsp_s_44_read = 1'b1;
    end else begin
        rxSar2rxApp_upd_rsp_s_44_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((rxBufferReadCmd_V_V_full_n == 1'b0) & (ap_predicate_op24_write_state2 == 1'b1)) | ((rxApp2rxSar_upd_req_s_47_full_n == 1'b0) & (ap_predicate_op29_write_state2 == 1'b1)) | ((rxApp2rxSar_upd_req_s_47_full_n == 1'b0) & (ap_predicate_op22_write_state2 == 1'b1)))) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((rxSar2rxApp_upd_rsp_s_44_empty_n == 1'b0) & (ap_predicate_op17_read_state1 == 1'b1)) | ((appRxDataReq_V_TVALID == 1'b0) & (ap_predicate_op8_read_state1 == 1'b1)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (regslice_both_appRxDataRspMetadata_V_V_U_apdone_blk == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((rxSar2rxApp_upd_rsp_s_44_empty_n == 1'b0) & (ap_predicate_op17_read_state1 == 1'b1)) | ((appRxDataReq_V_TVALID == 1'b0) & (ap_predicate_op8_read_state1 == 1'b1)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((regslice_both_appRxDataRspMetadata_V_V_U_apdone_blk == 1'b1) | (1'b1 == ap_block_state3_io))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state2_io) | ((rxBufferReadCmd_V_V_full_n == 1'b0) & (ap_predicate_op24_write_state2 == 1'b1)) | ((rxApp2rxSar_upd_req_s_47_full_n == 1'b0) & (ap_predicate_op29_write_state2 == 1'b1)) | ((rxApp2rxSar_upd_req_s_47_full_n == 1'b0) & (ap_predicate_op22_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((rxSar2rxApp_upd_rsp_s_44_empty_n == 1'b0) & (ap_predicate_op17_read_state1 == 1'b1)) | ((appRxDataReq_V_TVALID == 1'b0) & (ap_predicate_op8_read_state1 == 1'b1)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((regslice_both_appRxDataRspMetadata_V_V_U_apdone_blk == 1'b1) | (1'b1 == ap_block_state3_io))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state2_io) | ((rxBufferReadCmd_V_V_full_n == 1'b0) & (ap_predicate_op24_write_state2 == 1'b1)) | ((rxApp2rxSar_upd_req_s_47_full_n == 1'b0) & (ap_predicate_op29_write_state2 == 1'b1)) | ((rxApp2rxSar_upd_req_s_47_full_n == 1'b0) & (ap_predicate_op22_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((rxSar2rxApp_upd_rsp_s_44_empty_n == 1'b0) & (ap_predicate_op17_read_state1 == 1'b1)) | ((appRxDataReq_V_TVALID == 1'b0) & (ap_predicate_op8_read_state1 == 1'b1)));
end

always @ (*) begin
    ap_block_state2_io = ((appRxDataRspMetadata_V_V_TREADY_int == 1'b0) & (ap_predicate_op23_write_state2 == 1'b1));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((rxBufferReadCmd_V_V_full_n == 1'b0) & (ap_predicate_op24_write_state2 == 1'b1)) | ((rxApp2rxSar_upd_req_s_47_full_n == 1'b0) & (ap_predicate_op29_write_state2 == 1'b1)) | ((rxApp2rxSar_upd_req_s_47_full_n == 1'b0) & (ap_predicate_op22_write_state2 == 1'b1)));
end

always @ (*) begin
    ap_block_state3_io = ((appRxDataRspMetadata_V_V_TREADY_int == 1'b0) & (ap_predicate_op39_write_state3 == 1'b1));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = (regslice_both_appRxDataRspMetadata_V_V_U_apdone_blk == 1'b1);
end

always @ (*) begin
    ap_condition_133 = ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_177 = ((tmp_292_nbreadreq_fu_74_p3 == 1'd1) & (icmp_ln883_fu_138_p2 == 1'd0) & (rasi_fsmState_V == 1'd0));
end

always @ (*) begin
    ap_condition_214 = ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

always @ (*) begin
    ap_predicate_op17_read_state1 = ((tmp_nbreadreq_fu_88_p3 == 1'd1) & (rasi_fsmState_V == 1'd1));
end

always @ (*) begin
    ap_predicate_op22_write_state2 = ((tmp_292_reg_215 == 1'd1) & (icmp_ln883_reg_219 == 1'd0) & (rasi_fsmState_V_load_reg_211 == 1'd0));
end

always @ (*) begin
    ap_predicate_op23_write_state2 = ((tmp_reg_228 == 1'd1) & (rasi_fsmState_V_load_reg_211 == 1'd1));
end

always @ (*) begin
    ap_predicate_op24_write_state2 = ((tmp_reg_228 == 1'd1) & (rasi_fsmState_V_load_reg_211 == 1'd1));
end

always @ (*) begin
    ap_predicate_op29_write_state2 = ((tmp_reg_228 == 1'd1) & (rasi_fsmState_V_load_reg_211 == 1'd1));
end

always @ (*) begin
    ap_predicate_op39_write_state3 = ((tmp_reg_228_pp0_iter1_reg == 1'd1) & (rasi_fsmState_V_load_reg_211_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op8_read_state1 = ((tmp_292_nbreadreq_fu_74_p3 == 1'd1) & (rasi_fsmState_V == 1'd0));
end

assign appRxDataRspMetadata_V_V_TVALID = regslice_both_appRxDataRspMetadata_V_V_U_vld_out;

assign icmp_ln883_fu_138_p2 = ((tmp_length_V_load_ne_1_fu_128_p4 == 16'd0) ? 1'b1 : 1'b0);

assign rxBufferReadCmd_V_V_din = 1'd1;

assign tmp_1_fu_180_p3 = {{19'd0}, {tmp_sessionID_V_6_reg_223}};

assign tmp_292_nbreadreq_fu_74_p3 = appRxDataReq_V_TVALID;

assign tmp_3_fu_201_p4 = {{{{1'd1}, {tmp_appd_V_fu_196_p2}}}, {tmp_V_reg_232}};

assign tmp_V_fu_160_p1 = rxSar2rxApp_upd_rsp_s_44_dout[15:0];

assign tmp_appd_V_fu_196_p2 = (zext_ln209_fu_192_p1 + tmp_appd_V_load_new_s_reg_238);

assign tmp_length_V_load_ne_1_fu_128_p4 = {{appRxDataReq_V_TDATA[31:16]}};

assign tmp_nbreadreq_fu_88_p3 = rxSar2rxApp_upd_rsp_s_44_empty_n;

assign tmp_sessionID_V_6_fu_144_p1 = appRxDataReq_V_TDATA[15:0];

assign zext_ln209_fu_192_p1 = rasi_readLength_V;

endmodule //rx_app_stream_if
