Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 17:13:31 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/generic_fifo_sc_a/post_route_timing.rpt
| Design       : generic_fifo_sc_a
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
rp_reg[1]/C                    empty_r_reg/D                  7.236         
wp_reg[1]/C                    gb_reg/D                       7.262         
wp_reg[1]/C                    full_r_reg/D                   7.387         
wp_reg[1]/C                    gb2_reg/D                      7.408         
cnt_reg[0]/C                   empty_n_r_reg/D                7.450         
wp_reg[0]/C                    ram1/ram_reg_0/ADDRBWRADDR[5]  7.940         
rp_reg[2]/C                    ram1/ram_reg_1/ADDRARDADDR[7]  8.034         
rp_reg[1]/C                    ram1/ram_reg_0/ADDRARDADDR[6]  8.169         
wp_reg[2]/C                    ram1/ram_reg_0/ADDRBWRADDR[7]  8.204         
wp_reg[0]/C                    ram1/ram_reg_1/ADDRBWRADDR[5]  8.220         
rp_reg[2]/C                    rp_reg[3]/D                    8.261         
cnt_reg[0]/C                   cnt_reg[0]/D                   8.267         
rp_reg[2]/C                    ram1/ram_reg_0/ADDRARDADDR[7]  8.314         
cnt_reg[1]/C                   cnt_reg[6]/D                   8.321         
wp_reg[1]/C                    ram1/ram_reg_0/ADDRBWRADDR[6]  8.376         
cnt_reg[1]/C                   cnt_reg[5]/D                   8.392         
wp_reg[0]/C                    wp_reg[5]/D                    8.392         
rp_reg[1]/C                    ram1/ram_reg_1/ADDRARDADDR[6]  8.449         
rp_reg[0]/C                    ram1/ram_reg_1/ADDRARDADDR[5]  8.467         
wp_reg[2]/C                    ram1/ram_reg_1/ADDRBWRADDR[7]  8.484         
cnt_reg[1]/C                   cnt_reg[4]/D                   8.494         
cnt_reg[1]/C                   cnt_reg[3]/D                   8.539         
rp_reg[2]/C                    rp_reg[4]/D                    8.638         
rp_reg[2]/C                    rp_reg[5]/D                    8.641         
cnt_reg[1]/C                   cnt_reg[2]/D                   8.643         
wp_reg[1]/C                    ram1/ram_reg_1/ADDRBWRADDR[6]  8.656         
rp_reg[0]/C                    ram1/ram_reg_0/ADDRARDADDR[5]  8.747         
cnt_reg[1]/C                   cnt_reg[1]/D                   8.759         
wp_reg[0]/C                    wp_reg[0]/D                    8.793         
wp_reg[2]/C                    wp_reg[2]/D                    8.819         
wp_reg[1]/C                    wp_reg[3]/D                    8.930         
wp_reg[4]/C                    wp_reg[4]/D                    8.935         
rp_reg[0]/C                    rp_reg[1]/D                    8.975         
rp_reg[0]/C                    rp_reg[0]/D                    8.981         
rp_reg[0]/C                    rp_reg[2]/D                    9.001         
wp_reg[0]/C                    wp_reg[1]/D                    9.075         



