/*==============================================================================
 Copyright (c) 2018-2019 Qualcomm Technologies, Inc.
 All Rights Reserved.
 Confidential and Proprietary - Qualcomm Technologies, Inc.
==============================================================================*/
#ifndef TITAN480_IFE_LITE_WRAPPER_H
#define TITAN480_IFE_LITE_WRAPPER_H

/*----------------------------------------------------------------------
        Offset and Mask
----------------------------------------------------------------------*/

#define IFE_LITE_WRAPPER_REGS_FIRST 0x0

#define IFE_LITE_WRAPPER_REGS_LAST 0xa780

#define IFE_LITE_WRAPPER_REGS_COUNT 0x8f7

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_HW_VERSION 0x0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_HW_VERSION_REVISION_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_HW_VERSION_REVISION_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_HW_VERSION_MINOR_VERSION_MASK 0xfff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_HW_VERSION_MINOR_VERSION_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_HW_VERSION_MAJOR_VERSION_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_HW_VERSION_MAJOR_VERSION_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_TITAN_VERSION 0x4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_TITAN_VERSION_STEP_MASK 0xff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_TITAN_VERSION_STEP_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_TITAN_VERSION_TIER_MASK 0xff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_TITAN_VERSION_TIER_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_TITAN_VERSION_GENERATION_MASK 0xff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_TITAN_VERSION_GENERATION_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_TITAN_VERSION_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_TITAN_VERSION_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_HW_CAPABILITY 0x8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_HW_CAPABILITY_NUM_OF_BUS_CLIENTS_MASK 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_HW_CAPABILITY_NUM_OF_BUS_CLIENTS_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_HW_CAPABILITY_MAIN_LINE_BUFFER_FEATURE_MASK 0x7fff8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_HW_CAPABILITY_MAIN_LINE_BUFFER_FEATURE_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_HW_CAPABILITY_UNUSED0_MASK 0x7ff80000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_HW_CAPABILITY_UNUSED0_SHIFT 0x13
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_HW_CAPABILITY_INPUT_FORMAT_FEATURE_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_HW_CAPABILITY_INPUT_FORMAT_FEATURE_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_RST_CMD 0xc  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_RST_CMD_CORE_HW_RST_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_RST_CMD_CORE_HW_RST_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_RST_CMD_CORE_SW_RST_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_RST_CMD_CORE_SW_RST_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_RST_CMD_RDI0_HW_RST_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_RST_CMD_RDI0_HW_RST_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_RST_CMD_RDI1_HW_RST_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_RST_CMD_RDI1_HW_RST_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_RST_CMD_RDI2_HW_RST_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_RST_CMD_RDI2_HW_RST_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_RST_CMD_RDI3_HW_RST_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_RST_CMD_RDI3_HW_RST_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_RST_CMD_UNUSED0_MASK 0xffffffc0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_RST_CMD_UNUSED0_SHIFT 0x6

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_CORE_CLK_CGC_OVERRIDE_0 0x10  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_CORE_CLK_CGC_OVERRIDE_0_CAMIF_CLK_CGC_OVERRIDE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_CORE_CLK_CGC_OVERRIDE_0_CAMIF_CLK_CGC_OVERRIDE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_CORE_CLK_CGC_OVERRIDE_0_WE_CORE_CLK_CGC_OVERRIDE_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_CORE_CLK_CGC_OVERRIDE_0_WE_CORE_CLK_CGC_OVERRIDE_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_CORE_CLK_CGC_OVERRIDE_0_TOP_CORE_CLK_CGC_OVERRIDE_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_CORE_CLK_CGC_OVERRIDE_0_TOP_CORE_CLK_CGC_OVERRIDE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_CORE_CLK_CGC_OVERRIDE_0_CSID_CORE_CLK_CGC_OVERRIDE_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_CORE_CLK_CGC_OVERRIDE_0_CSID_CORE_CLK_CGC_OVERRIDE_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_CORE_CLK_CGC_OVERRIDE_0_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_CORE_CLK_CGC_OVERRIDE_0_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_AHB_CLK_CGC_OVERRIDE 0x14  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_AHB_CLK_CGC_OVERRIDE_AHB_CLK_CGC_OVERRIDE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_AHB_CLK_CGC_OVERRIDE_AHB_CLK_CGC_OVERRIDE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_AHB_CLK_CGC_OVERRIDE_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_AHB_CLK_CGC_OVERRIDE_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_NOC_CLK_CGC_OVERRIDE 0x18  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_NOC_CLK_CGC_OVERRIDE_NOC_CLK_CGC_OVERRIDE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_NOC_CLK_CGC_OVERRIDE_NOC_CLK_CGC_OVERRIDE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_NOC_CLK_CGC_OVERRIDE_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_NOC_CLK_CGC_OVERRIDE_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_REG_UPDATE_CMD 0x20  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_REG_UPDATE_CMD_RDI0_UPDATE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_REG_UPDATE_CMD_RDI0_UPDATE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_REG_UPDATE_CMD_RDI1_UPDATE_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_REG_UPDATE_CMD_RDI1_UPDATE_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_REG_UPDATE_CMD_RDI2_UPDATE_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_REG_UPDATE_CMD_RDI2_UPDATE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_REG_UPDATE_CMD_RDI3_UPDATE_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_REG_UPDATE_CMD_RDI3_UPDATE_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_REG_UPDATE_CMD_RDI0_UPDATE_IMD_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_REG_UPDATE_CMD_RDI0_UPDATE_IMD_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_REG_UPDATE_CMD_RDI1_UPDATE_IMD_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_REG_UPDATE_CMD_RDI1_UPDATE_IMD_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_REG_UPDATE_CMD_RDI2_UPDATE_IMD_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_REG_UPDATE_CMD_RDI2_UPDATE_IMD_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_REG_UPDATE_CMD_RDI3_UPDATE_IMD_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_REG_UPDATE_CMD_RDI3_UPDATE_IMD_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_REG_UPDATE_CMD_UNUSED0_MASK 0xffffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_REG_UPDATE_CMD_UNUSED0_SHIFT 0x8

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CMD 0x24  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CMD_CLEAR_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CMD_CLEAR_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CMD_SET_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CMD_SET_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CMD_UNUSED0_MASK 0xfffffffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CMD_UNUSED0_SHIFT 0x2

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_0 0x28  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_0_RDI0_OVERFLOW_IRQ_MASK_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_0_RDI0_OVERFLOW_IRQ_MASK_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_0_RDI1_OVERFLOW_IRQ_MASK_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_0_RDI1_OVERFLOW_IRQ_MASK_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_0_RDI2_OVERFLOW_IRQ_MASK_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_0_RDI2_OVERFLOW_IRQ_MASK_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_0_RDI3_OVERFLOW_IRQ_MASK_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_0_RDI3_OVERFLOW_IRQ_MASK_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_0_BUS_WR_IRQ_MASK_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_0_BUS_WR_IRQ_MASK_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_0_RDI0_FRAME_DROP_IRQ_MASK_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_0_RDI0_FRAME_DROP_IRQ_MASK_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_0_RDI1_FRAME_DROP_IRQ_MASK_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_0_RDI1_FRAME_DROP_IRQ_MASK_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_0_RDI2_FRAME_DROP_IRQ_MASK_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_0_RDI2_FRAME_DROP_IRQ_MASK_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_0_RDI3_FRAME_DROP_IRQ_MASK_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_0_RDI3_FRAME_DROP_IRQ_MASK_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_0_UNUSED0_MASK 0x1fe00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_0_UNUSED0_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_0_RST_DONE_IRQ_MASK_MASK 0x20000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_0_RST_DONE_IRQ_MASK_SHIFT 0x11
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_0_UNUSED1_MASK 0xfffc0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_0_UNUSED1_SHIFT 0x12

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_1 0x2c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_1_RDI0_CAMIF_SOF_IRQ_MASK_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_1_RDI0_CAMIF_SOF_IRQ_MASK_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_1_RDI0_CAMIF_EOF_IRQ_MASK_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_1_RDI0_CAMIF_EOF_IRQ_MASK_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_1_RDI0_CAMIF_EPOCH0_IRQ_MASK_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_1_RDI0_CAMIF_EPOCH0_IRQ_MASK_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_1_RDI0_CAMIF_EPOCH1_IRQ_MASK_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_1_RDI0_CAMIF_EPOCH1_IRQ_MASK_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_1_RDI1_CAMIF_SOF_IRQ_MASK_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_1_RDI1_CAMIF_SOF_IRQ_MASK_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_1_RDI1_CAMIF_EOF_IRQ_MASK_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_1_RDI1_CAMIF_EOF_IRQ_MASK_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_1_RDI1_CAMIF_EPOCH0_IRQ_MASK_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_1_RDI1_CAMIF_EPOCH0_IRQ_MASK_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_1_RDI1_CAMIF_EPOCH1_IRQ_MASK_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_1_RDI1_CAMIF_EPOCH1_IRQ_MASK_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_1_RDI2_CAMIF_SOF_IRQ_MASK_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_1_RDI2_CAMIF_SOF_IRQ_MASK_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_1_RDI2_CAMIF_EOF_IRQ_MASK_MASK 0x200
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_1_RDI2_CAMIF_EOF_IRQ_MASK_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_1_RDI2_CAMIF_EPOCH0_IRQ_MASK_MASK 0x400
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_1_RDI2_CAMIF_EPOCH0_IRQ_MASK_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_1_RDI2_CAMIF_EPOCH1_IRQ_MASK_MASK 0x800
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_1_RDI2_CAMIF_EPOCH1_IRQ_MASK_SHIFT 0xb
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_1_RDI3_CAMIF_SOF_IRQ_MASK_MASK 0x1000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_1_RDI3_CAMIF_SOF_IRQ_MASK_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_1_RDI3_CAMIF_EOF_IRQ_MASK_MASK 0x2000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_1_RDI3_CAMIF_EOF_IRQ_MASK_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_1_RDI3_CAMIF_EPOCH0_IRQ_MASK_MASK 0x4000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_1_RDI3_CAMIF_EPOCH0_IRQ_MASK_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_1_RDI3_CAMIF_EPOCH1_IRQ_MASK_MASK 0x8000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_1_RDI3_CAMIF_EPOCH1_IRQ_MASK_SHIFT 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_1_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_1_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_2 0x30  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_2_UNUSED0_MASK 0xff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_2_UNUSED0_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_2_RDI0_CAMIF_VIOLATION_IRQ_MASK_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_2_RDI0_CAMIF_VIOLATION_IRQ_MASK_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_2_RDI1_CAMIF_VIOLATION_IRQ_MASK_MASK 0x200
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_2_RDI1_CAMIF_VIOLATION_IRQ_MASK_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_2_RDI2_CAMIF_VIOLATION_IRQ_MASK_MASK 0x400
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_2_RDI2_CAMIF_VIOLATION_IRQ_MASK_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_2_RDI3_CAMIF_VIOLATION_IRQ_MASK_MASK 0x800
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_2_RDI3_CAMIF_VIOLATION_IRQ_MASK_SHIFT 0xb
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_2_DIAG_VIOLATION_IRQ_MASK_MASK 0x1000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_2_DIAG_VIOLATION_IRQ_MASK_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_2_UNUSED1_MASK 0xffffe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_2_UNUSED1_SHIFT 0xd

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_0 0x34  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_0_RDI0_OVERFLOW_IRQ_CLEAR_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_0_RDI0_OVERFLOW_IRQ_CLEAR_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_0_RDI1_OVERFLOW_IRQ_CLEAR_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_0_RDI1_OVERFLOW_IRQ_CLEAR_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_0_RDI2_OVERFLOW_IRQ_CLEAR_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_0_RDI2_OVERFLOW_IRQ_CLEAR_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_0_RDI3_OVERFLOW_IRQ_CLEAR_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_0_RDI3_OVERFLOW_IRQ_CLEAR_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_0_BUS_WR_IRQ_CLEAR_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_0_BUS_WR_IRQ_CLEAR_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_0_RDI0_FRAME_DROP_IRQ_CLEAR_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_0_RDI0_FRAME_DROP_IRQ_CLEAR_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_0_RDI1_FRAME_DROP_IRQ_CLEAR_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_0_RDI1_FRAME_DROP_IRQ_CLEAR_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_0_RDI2_FRAME_DROP_IRQ_CLEAR_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_0_RDI2_FRAME_DROP_IRQ_CLEAR_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_0_RDI3_FRAME_DROP_IRQ_CLEAR_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_0_RDI3_FRAME_DROP_IRQ_CLEAR_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_0_UNUSED0_MASK 0x1fe00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_0_UNUSED0_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_0_RST_DONE_IRQ_CLEAR_MASK 0x20000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_0_RST_DONE_IRQ_CLEAR_SHIFT 0x11
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_0_UNUSED1_MASK 0xfffc0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_0_UNUSED1_SHIFT 0x12

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_1 0x38  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_1_RDI0_CAMIF_SOF_IRQ_CLEAR_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_1_RDI0_CAMIF_SOF_IRQ_CLEAR_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_1_RDI0_CAMIF_EOF_IRQ_CLEAR_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_1_RDI0_CAMIF_EOF_IRQ_CLEAR_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_1_RDI0_CAMIF_EPOCH0_IRQ_CLEAR_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_1_RDI0_CAMIF_EPOCH0_IRQ_CLEAR_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_1_RDI0_CAMIF_EPOCH1_IRQ_CLEAR_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_1_RDI0_CAMIF_EPOCH1_IRQ_CLEAR_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_1_RDI1_CAMIF_SOF_IRQ_CLEAR_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_1_RDI1_CAMIF_SOF_IRQ_CLEAR_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_1_RDI1_CAMIF_EOF_IRQ_CLEAR_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_1_RDI1_CAMIF_EOF_IRQ_CLEAR_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_1_RDI1_CAMIF_EPOCH0_IRQ_CLEAR_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_1_RDI1_CAMIF_EPOCH0_IRQ_CLEAR_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_1_RDI1_CAMIF_EPOCH1_IRQ_CLEAR_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_1_RDI1_CAMIF_EPOCH1_IRQ_CLEAR_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_1_RDI2_CAMIF_SOF_IRQ_CLEAR_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_1_RDI2_CAMIF_SOF_IRQ_CLEAR_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_1_RDI2_CAMIF_EOF_IRQ_CLEAR_MASK 0x200
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_1_RDI2_CAMIF_EOF_IRQ_CLEAR_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_1_RDI2_CAMIF_EPOCH0_IRQ_CLEAR_MASK 0x400
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_1_RDI2_CAMIF_EPOCH0_IRQ_CLEAR_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_1_RDI2_CAMIF_EPOCH1_IRQ_CLEAR_MASK 0x800
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_1_RDI2_CAMIF_EPOCH1_IRQ_CLEAR_SHIFT 0xb
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_1_RDI3_CAMIF_SOF_IRQ_CLEAR_MASK 0x1000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_1_RDI3_CAMIF_SOF_IRQ_CLEAR_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_1_RDI3_CAMIF_EOF_IRQ_CLEAR_MASK 0x2000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_1_RDI3_CAMIF_EOF_IRQ_CLEAR_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_1_RDI3_CAMIF_EPOCH0_IRQ_CLEAR_MASK 0x4000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_1_RDI3_CAMIF_EPOCH0_IRQ_CLEAR_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_1_RDI3_CAMIF_EPOCH1_IRQ_CLEAR_MASK 0x8000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_1_RDI3_CAMIF_EPOCH1_IRQ_CLEAR_SHIFT 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_1_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_1_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_2 0x3c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_2_UNUSED0_MASK 0xff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_2_UNUSED0_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_2_RDI0_CAMIF_VIOLATION_IRQ_CLEAR_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_2_RDI0_CAMIF_VIOLATION_IRQ_CLEAR_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_2_RDI1_CAMIF_VIOLATION_IRQ_CLEAR_MASK 0x200
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_2_RDI1_CAMIF_VIOLATION_IRQ_CLEAR_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_2_RDI2_CAMIF_VIOLATION_IRQ_CLEAR_MASK 0x400
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_2_RDI2_CAMIF_VIOLATION_IRQ_CLEAR_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_2_RDI3_CAMIF_VIOLATION_IRQ_CLEAR_MASK 0x800
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_2_RDI3_CAMIF_VIOLATION_IRQ_CLEAR_SHIFT 0xb
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_2_DIAG_VIOLATION_IRQ_CLEAR_MASK 0x1000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_2_DIAG_VIOLATION_IRQ_CLEAR_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_2_UNUSED1_MASK 0xffffe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_2_UNUSED1_SHIFT 0xd

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_0 0x40  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_0_RDI0_OVERFLOW_IRQ_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_0_RDI0_OVERFLOW_IRQ_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_0_RDI1_OVERFLOW_IRQ_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_0_RDI1_OVERFLOW_IRQ_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_0_RDI2_OVERFLOW_IRQ_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_0_RDI2_OVERFLOW_IRQ_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_0_RDI3_OVERFLOW_IRQ_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_0_RDI3_OVERFLOW_IRQ_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_0_BUS_WR_IRQ_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_0_BUS_WR_IRQ_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_0_RDI0_FRAME_DROP_IRQ_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_0_RDI0_FRAME_DROP_IRQ_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_0_RDI1_FRAME_DROP_IRQ_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_0_RDI1_FRAME_DROP_IRQ_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_0_RDI2_FRAME_DROP_IRQ_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_0_RDI2_FRAME_DROP_IRQ_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_0_RDI3_FRAME_DROP_IRQ_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_0_RDI3_FRAME_DROP_IRQ_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_0_UNUSED0_MASK 0x1fe00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_0_UNUSED0_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_0_RST_DONE_IRQ_MASK 0x20000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_0_RST_DONE_IRQ_SHIFT 0x11
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_0_UNUSED1_MASK 0xfffc0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_0_UNUSED1_SHIFT 0x12

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_1 0x44  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_1_RDI0_CAMIF_SOF_IRQ_STATUS_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_1_RDI0_CAMIF_SOF_IRQ_STATUS_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_1_RDI0_CAMIF_EOF_IRQ_STATUS_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_1_RDI0_CAMIF_EOF_IRQ_STATUS_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_1_RDI0_CAMIF_EPOCH0_IRQ_STATUS_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_1_RDI0_CAMIF_EPOCH0_IRQ_STATUS_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_1_RDI0_CAMIF_EPOCH1_IRQ_STATUS_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_1_RDI0_CAMIF_EPOCH1_IRQ_STATUS_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_1_RDI1_CAMIF_SOF_IRQ_STATUS_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_1_RDI1_CAMIF_SOF_IRQ_STATUS_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_1_RDI1_CAMIF_EOF_IRQ_STATUS_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_1_RDI1_CAMIF_EOF_IRQ_STATUS_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_1_RDI1_CAMIF_EPOCH0_IRQ_STATUS_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_1_RDI1_CAMIF_EPOCH0_IRQ_STATUS_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_1_RDI1_CAMIF_EPOCH1_IRQ_STATUS_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_1_RDI1_CAMIF_EPOCH1_IRQ_STATUS_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_1_RDI2_CAMIF_SOF_IRQ_STATUS_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_1_RDI2_CAMIF_SOF_IRQ_STATUS_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_1_RDI2_CAMIF_EOF_IRQ_STATUS_MASK 0x200
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_1_RDI2_CAMIF_EOF_IRQ_STATUS_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_1_RDI2_CAMIF_EPOCH0_IRQ_STATUS_MASK 0x400
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_1_RDI2_CAMIF_EPOCH0_IRQ_STATUS_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_1_RDI2_CAMIF_EPOCH1_IRQ_STATUS_MASK 0x800
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_1_RDI2_CAMIF_EPOCH1_IRQ_STATUS_SHIFT 0xb
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_1_RDI3_CAMIF_SOF_IRQ_STATUS_MASK 0x1000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_1_RDI3_CAMIF_SOF_IRQ_STATUS_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_1_RDI3_CAMIF_EOF_IRQ_STATUS_MASK 0x2000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_1_RDI3_CAMIF_EOF_IRQ_STATUS_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_1_RDI3_CAMIF_EPOCH0_IRQ_STATUS_MASK 0x4000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_1_RDI3_CAMIF_EPOCH0_IRQ_STATUS_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_1_RDI3_CAMIF_EPOCH1_IRQ_STATUS_MASK 0x8000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_1_RDI3_CAMIF_EPOCH1_IRQ_STATUS_SHIFT 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_1_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_1_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_2 0x48  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_2_UNUSED0_MASK 0xff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_2_UNUSED0_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_2_RDI0_CAMIF_VIOLATION_IRQ_STATUS_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_2_RDI0_CAMIF_VIOLATION_IRQ_STATUS_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_2_RDI1_CAMIF_VIOLATION_IRQ_STATUS_MASK 0x200
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_2_RDI1_CAMIF_VIOLATION_IRQ_STATUS_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_2_RDI2_CAMIF_VIOLATION_IRQ_STATUS_MASK 0x400
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_2_RDI2_CAMIF_VIOLATION_IRQ_STATUS_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_2_RDI3_CAMIF_VIOLATION_IRQ_STATUS_MASK 0x800
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_2_RDI3_CAMIF_VIOLATION_IRQ_STATUS_SHIFT 0xb
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_2_DIAG_VIOLATION_IRQ_STATUS_MASK 0x1000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_2_DIAG_VIOLATION_IRQ_STATUS_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_2_UNUSED1_MASK 0xffffe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_2_UNUSED1_SHIFT 0xd

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_SET 0x4c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_SET_UNUSED0_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_SET_UNUSED0_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_SET_BUS_WR_IRQ_SET_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_SET_BUS_WR_IRQ_SET_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_SET_UNUSED1_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_SET_UNUSED1_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DIAG_CFG 0x50  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DIAG_CFG_RDI0_FRM_CNT_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DIAG_CFG_RDI0_FRM_CNT_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DIAG_CFG_RDI1_FRM_CNT_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DIAG_CFG_RDI1_FRM_CNT_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DIAG_CFG_RDI2_FRM_CNT_EN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DIAG_CFG_RDI2_FRM_CNT_EN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DIAG_CFG_RDI3_FRM_CNT_EN_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DIAG_CFG_RDI3_FRM_CNT_EN_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DIAG_CFG_SENSOR_SEL_MASK 0x30
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DIAG_CFG_SENSOR_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DIAG_CFG_DIAG_EN_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DIAG_CFG_DIAG_EN_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DIAG_CFG_UNUSED0_MASK 0xffffff80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DIAG_CFG_UNUSED0_SHIFT 0x7

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DIAG_SENSOR_STATUS 0x54  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DIAG_SENSOR_STATUS_SENSOR_HBI_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DIAG_SENSOR_STATUS_SENSOR_HBI_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DIAG_SENSOR_STATUS_SENSOR_NEQ_HBI_MASK 0x4000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DIAG_SENSOR_STATUS_SENSOR_NEQ_HBI_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DIAG_SENSOR_STATUS_SENSOR_HBI_MIN_ERROR_MASK 0x8000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DIAG_SENSOR_STATUS_SENSOR_HBI_MIN_ERROR_SHIFT 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DIAG_SENSOR_STATUS_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DIAG_SENSOR_STATUS_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0 0x58  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0_RDI0_CAMIF_FRM_CNT_MASK 0xff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0_RDI0_CAMIF_FRM_CNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0_RDI1_CAMIF_FRM_CNT_MASK 0xff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0_RDI1_CAMIF_FRM_CNT_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0_RDI2_CAMIF_FRM_CNT_MASK 0xff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0_RDI2_CAMIF_FRM_CNT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0_RDI3_CAMIF_FRM_CNT_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0_RDI3_CAMIF_FRM_CNT_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DEBUG_0 0x5c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DEBUG_0_STATUS_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DEBUG_0_STATUS_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_SPARE 0x60  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_SPARE_SPARE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_SPARE_SPARE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_SCRATCH 0x64  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_SCRATCH_STATUS_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_SCRATCH_STATUS_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DEBUG_1 0x68  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DEBUG_1_STATUS_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DEBUG_1_STATUS_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DEBUG_2 0x6c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DEBUG_2_STATUS_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DEBUG_2_STATUS_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DEBUG_3 0x70  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DEBUG_3_STATUS_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DEBUG_3_STATUS_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DEBUG_CFG 0x74  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DEBUG_CFG_DEBUG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DEBUG_CFG_DEBUG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DEBUG_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DEBUG_CFG_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_HW_VERSION 0x200  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_HW_VERSION_STEP_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_HW_VERSION_STEP_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_HW_VERSION_REV_MASK 0xfff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_HW_VERSION_REV_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CFG0 0x204  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CFG0_CGC_MODE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CFG0_CGC_MODE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CFG0_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CFG0_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CTRL 0x208  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CTRL_GLOBAL_HALT_CMD_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CTRL_GLOBAL_HALT_CMD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CTRL_UNUSED0_MASK 0xfffffffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CTRL_UNUSED0_SHIFT 0x2

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RESET 0x20c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RESET_IFE_CLK_DOMAIN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RESET_IFE_CLK_DOMAIN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RESET_PHY_CLK_DOMAIN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RESET_PHY_CLK_DOMAIN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RESET_CSID_CLK_DOMAIN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RESET_CSID_CLK_DOMAIN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RESET_SW_REGS_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RESET_SW_REGS_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RESET_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RESET_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RST_STROBES 0x210  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RST_STROBES_RST_STROBES_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RST_STROBES_RST_STROBES_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RST_STROBES_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RST_STROBES_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TEST_BUS_CTRL 0x214  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TEST_BUS_CTRL_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TEST_BUS_CTRL_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TEST_BUS_CTRL_DOMAIN_SEL_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TEST_BUS_CTRL_DOMAIN_SEL_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_IRQ_STATUS 0x220  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_IRQ_STATUS_STATUS_VEC_MASK 0xfffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_IRQ_STATUS_STATUS_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_IRQ_STATUS_UNUSED0_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_IRQ_STATUS_UNUSED0_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_IRQ_MASK 0x224  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_IRQ_MASK_MASK_VEC_MASK 0xfffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_IRQ_MASK_MASK_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_IRQ_MASK_UNUSED0_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_IRQ_MASK_UNUSED0_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_IRQ_CLEAR 0x228  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_IRQ_CLEAR_CLEAR_VEC_MASK 0xfffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_IRQ_CLEAR_CLEAR_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_IRQ_CLEAR_UNUSED0_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_IRQ_CLEAR_UNUSED0_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_IRQ_SET 0x22c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_IRQ_SET_SET_VEC_MASK 0xfffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_IRQ_SET_SET_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_IRQ_SET_UNUSED0_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_IRQ_SET_UNUSED0_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_IRQ_STATUS 0x230  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_IRQ_STATUS_STATUS_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_IRQ_STATUS_STATUS_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_IRQ_STATUS_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_IRQ_STATUS_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_IRQ_MASK 0x234  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_IRQ_MASK_MASK_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_IRQ_MASK_MASK_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_IRQ_MASK_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_IRQ_MASK_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_IRQ_CLEAR 0x238  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_IRQ_CLEAR_CLEAR_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_IRQ_CLEAR_CLEAR_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_IRQ_CLEAR_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_IRQ_CLEAR_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_IRQ_SET 0x23c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_IRQ_SET_SET_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_IRQ_SET_SET_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_IRQ_SET_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_IRQ_SET_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_IRQ_STATUS 0x240  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_IRQ_STATUS_STATUS_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_IRQ_STATUS_STATUS_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_IRQ_STATUS_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_IRQ_STATUS_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_IRQ_MASK 0x244  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_IRQ_MASK_MASK_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_IRQ_MASK_MASK_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_IRQ_MASK_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_IRQ_MASK_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_IRQ_CLEAR 0x248  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_IRQ_CLEAR_CLEAR_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_IRQ_CLEAR_CLEAR_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_IRQ_CLEAR_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_IRQ_CLEAR_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_IRQ_SET 0x24c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_IRQ_SET_SET_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_IRQ_SET_SET_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_IRQ_SET_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_IRQ_SET_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_IRQ_STATUS 0x250  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_IRQ_STATUS_STATUS_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_IRQ_STATUS_STATUS_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_IRQ_STATUS_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_IRQ_STATUS_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_IRQ_MASK 0x254  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_IRQ_MASK_MASK_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_IRQ_MASK_MASK_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_IRQ_MASK_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_IRQ_MASK_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_IRQ_CLEAR 0x258  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_IRQ_CLEAR_CLEAR_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_IRQ_CLEAR_CLEAR_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_IRQ_CLEAR_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_IRQ_CLEAR_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_IRQ_SET 0x25c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_IRQ_SET_SET_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_IRQ_SET_SET_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_IRQ_SET_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_IRQ_SET_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_IRQ_STATUS 0x260  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_IRQ_STATUS_STATUS_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_IRQ_STATUS_STATUS_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_IRQ_STATUS_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_IRQ_STATUS_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_IRQ_MASK 0x264  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_IRQ_MASK_MASK_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_IRQ_MASK_MASK_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_IRQ_MASK_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_IRQ_MASK_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_IRQ_CLEAR 0x268  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_IRQ_CLEAR_CLEAR_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_IRQ_CLEAR_CLEAR_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_IRQ_CLEAR_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_IRQ_CLEAR_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_IRQ_SET 0x26c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_IRQ_SET_SET_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_IRQ_SET_SET_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_IRQ_SET_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_IRQ_SET_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TOP_IRQ_STATUS 0x270  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TOP_IRQ_STATUS_STATUS_VEC_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TOP_IRQ_STATUS_STATUS_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TOP_IRQ_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TOP_IRQ_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TOP_IRQ_MASK 0x274  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TOP_IRQ_MASK_MASK_VEC_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TOP_IRQ_MASK_MASK_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TOP_IRQ_MASK_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TOP_IRQ_MASK_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TOP_IRQ_CLEAR 0x278  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TOP_IRQ_CLEAR_CLEAR_VEC_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TOP_IRQ_CLEAR_CLEAR_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TOP_IRQ_CLEAR_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TOP_IRQ_CLEAR_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TOP_IRQ_SET 0x27c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TOP_IRQ_SET_SET_VEC_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TOP_IRQ_SET_SET_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TOP_IRQ_SET_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TOP_IRQ_SET_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_IRQ_CMD 0x280  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_IRQ_CMD_CLEAR_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_IRQ_CMD_CLEAR_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_IRQ_CMD_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_IRQ_CMD_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_IRQ_CMD_SET_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_IRQ_CMD_SET_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_IRQ_CMD_UNUSED1_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_IRQ_CMD_UNUSED1_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_SPARE 0x290  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_SPARE_SPARE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_SPARE_SPARE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CFG0 0x300  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CFG0_NUM_ACTIVE_LANES_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CFG0_NUM_ACTIVE_LANES_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CFG0_UNUSED0_MASK 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CFG0_UNUSED0_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CFG0_DL0_INPUT_SEL_MASK 0x30
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CFG0_DL0_INPUT_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CFG0_UNUSED1_MASK 0xc0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CFG0_UNUSED1_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CFG0_DL1_INPUT_SEL_MASK 0x300
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CFG0_DL1_INPUT_SEL_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CFG0_UNUSED2_MASK 0xc00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CFG0_UNUSED2_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CFG0_DL2_INPUT_SEL_MASK 0x3000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CFG0_DL2_INPUT_SEL_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CFG0_UNUSED3_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CFG0_UNUSED3_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CFG0_DL3_INPUT_SEL_MASK 0x30000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CFG0_DL3_INPUT_SEL_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CFG0_UNUSED4_MASK 0xc0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CFG0_UNUSED4_SHIFT 0x12
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CFG0_PHY_NUM_SEL_MASK 0x700000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CFG0_PHY_NUM_SEL_SHIFT 0x14
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CFG0_UNUSED5_MASK 0x800000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CFG0_UNUSED5_SHIFT 0x17
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CFG0_PHY_TYPE_SEL_MASK 0x1000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CFG0_PHY_TYPE_SEL_SHIFT 0x18
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CFG0_UNUSED6_MASK 0xfe000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CFG0_UNUSED6_SHIFT 0x19

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CFG1 0x304  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CFG1_PACKET_ECC_CORRECTION_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CFG1_PACKET_ECC_CORRECTION_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CFG1_DE_SCRAMBLE_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CFG1_DE_SCRAMBLE_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CFG1_VC_MODE_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CFG1_VC_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CFG1_UNUSED0_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CFG1_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CFG1_COMPLETE_STREAM_EN_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CFG1_COMPLETE_STREAM_EN_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CFG1_COMPLETE_STREAM_FRAME_TIMING_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CFG1_COMPLETE_STREAM_FRAME_TIMING_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CFG1_MISR_EN_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CFG1_MISR_EN_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CFG1_CGC_MODE_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CFG1_CGC_MODE_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CFG1_UNUSED1_MASK 0xffffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CFG1_UNUSED1_SHIFT 0x8

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURE_CTRL 0x308  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURE_CTRL_LONG_PKT_CAPTURE_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURE_CTRL_LONG_PKT_CAPTURE_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURE_CTRL_SHORT_PKT_CAPTURE_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURE_CTRL_SHORT_PKT_CAPTURE_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURE_CTRL_CPHY_PKT_CAPTURE_EN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURE_CTRL_CPHY_PKT_CAPTURE_EN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURE_CTRL_UNUSED0_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURE_CTRL_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURE_CTRL_LONG_PKT_CAPTURE_VC_DT_MASK 0x7ff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURE_CTRL_LONG_PKT_CAPTURE_VC_DT_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURE_CTRL_SHORT_PKT_CAPTURE_VC_MASK 0xf8000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURE_CTRL_SHORT_PKT_CAPTURE_VC_SHIFT 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURE_CTRL_CPHY_PKT_CAPTURE_VC_DT_MASK 0x7ff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURE_CTRL_CPHY_PKT_CAPTURE_VC_DT_SHIFT 0x14
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURE_CTRL_UNUSED1_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURE_CTRL_UNUSED1_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_RST_STROBES 0x310  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_RST_STROBES_RST_STROBES_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_RST_STROBES_RST_STROBES_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_RST_STROBES_UNUSED0_MASK 0xffffc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_RST_STROBES_UNUSED0_SHIFT 0xe

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0 0x320  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_WC_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_WC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_DT_MASK 0x3f0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_DT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_VC_MASK 0x7c00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_VC_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_UNUSED0_MASK 0xf8000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_UNUSED0_SHIFT 0x1b

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_1 0x324  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_1_ECC_MASK 0x3f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_1_ECC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_1_UNUSED0_MASK 0xffffffc0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_1_UNUSED0_SHIFT 0x6

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0 0x328  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_FRAME_LINE_COUNT_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_FRAME_LINE_COUNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_DT_MASK 0x3f0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_DT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_VC_MASK 0x7c00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_VC_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_UNUSED0_MASK 0xf8000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_UNUSED0_SHIFT 0x1b

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_1 0x32c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_1_ECC_MASK 0x3f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_1_ECC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_1_UNUSED0_MASK 0xffffffc0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_1_UNUSED0_SHIFT 0x6

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0 0x330  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_WC_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_WC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_DT_MASK 0x3f0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_DT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_VC_MASK 0x7c00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_VC_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_UNUSED0_MASK 0xf8000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_UNUSED0_SHIFT 0x1b

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_1 0x334  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_1_ECC_MASK 0x3f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_1_ECC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_1_UNUSED0_MASK 0xffffffc0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_1_UNUSED0_SHIFT 0x6

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_FTR 0x338  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_FTR_EXPECTED_CRC_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_FTR_EXPECTED_CRC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_FTR_CALCULATED_CRC_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_FTR_CALCULATED_CRC_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR 0x33c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_WC_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_WC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_DT_MASK 0x3f0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_DT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_VC_MASK 0x7c00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_VC_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_UNUSED0_MASK 0xf8000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_UNUSED0_SHIFT 0x1b

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_LANE0_MISR 0x350  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_LANE0_MISR_MISR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_LANE0_MISR_MISR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_LANE1_MISR 0x354  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_LANE1_MISR_MISR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_LANE1_MISR_MISR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_LANE2_MISR 0x358  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_LANE2_MISR_MISR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_LANE2_MISR_MISR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_LANE3_MISR 0x35c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_LANE3_MISR_MISR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_LANE3_MISR_MISR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_TOTAL_PKTS_RCVD 0x360  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_TOTAL_PKTS_RCVD_TOTAL_PKTS_RCVD_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_TOTAL_PKTS_RCVD_TOTAL_PKTS_RCVD_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_STATS_ECC 0x364  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_STATS_ECC_TOTAL_RECOVERED_PKTS_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_STATS_ECC_TOTAL_RECOVERED_PKTS_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_STATS_ECC_TOTAL_UNRECOVERABLE_PKTS_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_STATS_ECC_TOTAL_UNRECOVERABLE_PKTS_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_TOTAL_CRC_ERRORS 0x368  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_TOTAL_CRC_ERRORS_TOTAL_CRC_ERRORS_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_TOTAL_CRC_ERRORS_TOTAL_CRC_ERRORS_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_TOTAL_CRC_ERRORS_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_TOTAL_CRC_ERRORS_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG0 0x370  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG0_LANE1_SEED_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG0_LANE1_SEED_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG0_LANE0_SEED_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG0_LANE0_SEED_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG1 0x374  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG1_LANE3_SEED_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG1_LANE3_SEED_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG1_LANE2_SEED_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG1_LANE2_SEED_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG0 0x378  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG0_LANE1_SEED_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG0_LANE1_SEED_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG0_LANE0_SEED_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG0_LANE0_SEED_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG1 0x37c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG1_LANE3_SEED_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG1_LANE3_SEED_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG1_LANE2_SEED_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG1_LANE2_SEED_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG0 0x380  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG0_LANE1_SEED_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG0_LANE1_SEED_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG0_LANE0_SEED_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG0_LANE0_SEED_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG1 0x384  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG1_LANE3_SEED_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG1_LANE3_SEED_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG1_LANE2_SEED_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG1_LANE2_SEED_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG0 0x388  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG0_LANE1_SEED_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG0_LANE1_SEED_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG0_LANE0_SEED_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG0_LANE0_SEED_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG1 0x38c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG1_LANE3_SEED_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG1_LANE3_SEED_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG1_LANE2_SEED_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG1_LANE2_SEED_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0 0x400  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_BYTE_CNTR_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_BYTE_CNTR_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_FORMAT_MEASURE_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_FORMAT_MEASURE_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_TIMESTAMP_EN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_TIMESTAMP_EN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_DROP_H_EN_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_DROP_H_EN_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_DROP_V_EN_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_DROP_V_EN_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_CROP_H_EN_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_CROP_H_EN_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_CROP_V_EN_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_CROP_V_EN_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_MISR_EN_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_MISR_EN_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_CGC_MODE_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_CGC_MODE_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_PLAIN_ALIGNMENT_MASK 0x200
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_PLAIN_ALIGNMENT_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_PLAIN_FORMAT_MASK 0xc00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_PLAIN_FORMAT_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_DT_MASK 0x3f0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_DT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_VC_MASK 0x7c00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_VC_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_DT_ID_MASK 0x18000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_DT_ID_SHIFT 0x1b
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_EARLY_EOF_EN_MASK 0x20000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_EARLY_EOF_EN_SHIFT 0x1d
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_PACKING_FORMAT_MASK 0x40000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_PACKING_FORMAT_SHIFT 0x1e
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_EN_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_EN_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG1 0x404  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG1_TIMESTAMP_STB_SEL_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG1_TIMESTAMP_STB_SEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG1_UNUSED0_MASK 0xfffffffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG1_UNUSED0_SHIFT 0x2

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CTRL 0x408  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CTRL_HALT_CMD_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CTRL_HALT_CMD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CTRL_HALT_MODE_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CTRL_HALT_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CTRL_UNUSED0_MASK 0xfffffff8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CTRL_UNUSED0_SHIFT 0x3

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_FRAME_DROP_PATTERN 0x40c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_FRAME_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_FRAME_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_FRAME_DROP_PERIOD 0x410  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_FRAME_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_FRAME_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_FRAME_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_FRAME_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PATTERN 0x414  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PERIOD 0x418  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_RPP_HCROP 0x41c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_RPP_HCROP_START_PIXEL_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_RPP_HCROP_START_PIXEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_RPP_HCROP_END_PIXEL_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_RPP_HCROP_END_PIXEL_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_RPP_VCROP 0x420  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_RPP_VCROP_START_LINE_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_RPP_VCROP_START_LINE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_RPP_VCROP_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_RPP_VCROP_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_RPP_VCROP_END_LINE_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_RPP_VCROP_END_LINE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_RPP_VCROP_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_RPP_VCROP_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_RPP_PIX_DROP_PATTERN 0x424  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_RPP_PIX_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_RPP_PIX_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_RPP_PIX_DROP_PERIOD 0x428  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_RPP_PIX_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_RPP_PIX_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_RPP_PIX_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_RPP_PIX_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_RPP_LINE_DROP_PATTERN 0x42c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_RPP_LINE_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_RPP_LINE_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_RPP_LINE_DROP_PERIOD 0x430  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_RPP_LINE_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_RPP_LINE_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_RPP_LINE_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_RPP_LINE_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_RST_STROBES 0x440  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_RST_STROBES_CSID_CLK_RST_STB_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_RST_STROBES_CSID_CLK_RST_STB_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_RST_STROBES_IFE_CLK_RST_STB_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_RST_STROBES_IFE_CLK_RST_STB_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_RST_STROBES_MISR_RST_STB_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_RST_STROBES_MISR_RST_STB_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_RST_STROBES_FORMAT_MEASURE_RST_STB_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_RST_STROBES_FORMAT_MEASURE_RST_STB_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_RST_STROBES_TIMESTAMP_RST_STB_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_RST_STROBES_TIMESTAMP_RST_STB_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_RST_STROBES_FRAMEDROP_RST_STB_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_RST_STROBES_FRAMEDROP_RST_STB_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_RST_STROBES_BYTE_CNTR_RST_STB_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_RST_STROBES_BYTE_CNTR_RST_STB_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_RST_STROBES_UNUSED0_MASK 0xffffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_RST_STROBES_UNUSED0_SHIFT 0x8

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_STATUS 0x450  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_STATUS_HALT_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_STATUS_HALT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_MISR_VAL0 0x454  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_MISR_VAL0_MISR_VAL_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_MISR_VAL0_MISR_VAL_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_MISR_VAL1 0x458  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_MISR_VAL1_MISR_VAL_63_32_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_MISR_VAL1_MISR_VAL_63_32_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_MISR_VAL2 0x45c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_MISR_VAL2_MISR_VAL_95_64_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_MISR_VAL2_MISR_VAL_95_64_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_MISR_VAL3 0x460  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_MISR_VAL3_MISR_VAL_127_96_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_MISR_VAL3_MISR_VAL_127_96_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_FORMAT_MEASURE_CFG0 0x470  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_FORMAT_MEASURE_CFG0_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_FORMAT_MEASURE_CFG0_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_FORMAT_MEASURE_CFG1 0x474  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_FORMAT_MEASURE_CFG1_NUM_PIX_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_FORMAT_MEASURE_CFG1_NUM_PIX_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_FORMAT_MEASURE_CFG1_NUM_LINES_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_FORMAT_MEASURE_CFG1_NUM_LINES_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_FORMAT_MEASURE_CFG1_UNUSED0_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_FORMAT_MEASURE_CFG1_UNUSED0_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_FORMAT_MEASURE0 0x478  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_FORMAT_MEASURE0_PIX_COUNT_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_FORMAT_MEASURE0_PIX_COUNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_FORMAT_MEASURE0_LINE_COUNT_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_FORMAT_MEASURE0_LINE_COUNT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_FORMAT_MEASURE0_UNUSED0_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_FORMAT_MEASURE0_UNUSED0_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_FORMAT_MEASURE1 0x47c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_FORMAT_MEASURE1_HBLANKING_MIN_MASK 0xfff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_FORMAT_MEASURE1_HBLANKING_MIN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_FORMAT_MEASURE1_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_FORMAT_MEASURE1_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_FORMAT_MEASURE1_HBLANKING_MAX_MASK 0xfff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_FORMAT_MEASURE1_HBLANKING_MAX_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_FORMAT_MEASURE1_UNUSED1_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_FORMAT_MEASURE1_UNUSED1_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_FORMAT_MEASURE2 0x480  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_FORMAT_MEASURE2_VBLANKING_COUNT_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_FORMAT_MEASURE2_VBLANKING_COUNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_FORMAT_MEASURE2_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_FORMAT_MEASURE2_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_TIMESTAMP_CURR0_SOF 0x490  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_TIMESTAMP_CURR1_SOF 0x494  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_TIMESTAMP_CURR1_SOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_TIMESTAMP_CURR1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_TIMESTAMP_PREV0_SOF 0x498  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_TIMESTAMP_PREV1_SOF 0x49c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_TIMESTAMP_PREV1_SOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_TIMESTAMP_PREV1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_TIMESTAMP_CURR0_EOF 0x4a0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_TIMESTAMP_CURR1_EOF 0x4a4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_TIMESTAMP_CURR1_EOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_TIMESTAMP_CURR1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_TIMESTAMP_PREV0_EOF 0x4a8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_TIMESTAMP_PREV1_EOF 0x4ac  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_TIMESTAMP_PREV1_EOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_TIMESTAMP_PREV1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0 0x4b0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_FORCE_OVERFLOW_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_FORCE_OVERFLOW_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_MODE_MASK 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_PADDING_ALL_ONE_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_PADDING_ALL_ONE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_ERROR_RECOVERY_CFG1 0x4b4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_ERROR_RECOVERY_CFG1_NUM_PADDING_PIXELS_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_ERROR_RECOVERY_CFG1_NUM_PADDING_PIXELS_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_ERROR_RECOVERY_CFG1_NUM_PADDING_ROWS_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_ERROR_RECOVERY_CFG1_NUM_PADDING_ROWS_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_ERROR_RECOVERY_CFG2 0x4b8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_ERROR_RECOVERY_CFG2_NUM_HBI_CYCLES_MASK 0xfff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_ERROR_RECOVERY_CFG2_NUM_HBI_CYCLES_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_ERROR_RECOVERY_CFG2_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_ERROR_RECOVERY_CFG2_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_ERROR_RECOVERY_CFG2_NUM_VBI_LINES_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_ERROR_RECOVERY_CFG2_NUM_VBI_LINES_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_MULTI_VCDT_CFG0 0x4bc  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_MULTI_VCDT_CFG0_MULTI_VCDT_EN_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_MULTI_VCDT_CFG0_MULTI_VCDT_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_MULTI_VCDT_CFG0_VC1_MASK 0x7c
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_MULTI_VCDT_CFG0_VC1_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_MULTI_VCDT_CFG0_DT1_MASK 0x1f80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_MULTI_VCDT_CFG0_DT1_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_MULTI_VCDT_CFG0_TS_COMB_VCDT_EN_MASK 0x2000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_MULTI_VCDT_CFG0_TS_COMB_VCDT_EN_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_MULTI_VCDT_CFG0_VCDT_INFO_DIS_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_MULTI_VCDT_CFG0_VCDT_INFO_DIS_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_MULTI_VCDT_CFG0_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_MULTI_VCDT_CFG0_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_BYTE_CNTR_PING 0x4e0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_BYTE_CNTR_PING_BYTE_COUNT_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_BYTE_CNTR_PING_BYTE_COUNT_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_BYTE_CNTR_PONG 0x4e4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_BYTE_CNTR_PONG_BYTE_COUNT_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_BYTE_CNTR_PONG_BYTE_COUNT_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0 0x500  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_BYTE_CNTR_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_BYTE_CNTR_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_FORMAT_MEASURE_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_FORMAT_MEASURE_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_TIMESTAMP_EN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_TIMESTAMP_EN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_DROP_H_EN_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_DROP_H_EN_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_DROP_V_EN_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_DROP_V_EN_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_CROP_H_EN_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_CROP_H_EN_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_CROP_V_EN_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_CROP_V_EN_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_MISR_EN_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_MISR_EN_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_CGC_MODE_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_CGC_MODE_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_PLAIN_ALIGNMENT_MASK 0x200
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_PLAIN_ALIGNMENT_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_PLAIN_FORMAT_MASK 0xc00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_PLAIN_FORMAT_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_DT_MASK 0x3f0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_DT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_VC_MASK 0x7c00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_VC_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_DT_ID_MASK 0x18000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_DT_ID_SHIFT 0x1b
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_EARLY_EOF_EN_MASK 0x20000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_EARLY_EOF_EN_SHIFT 0x1d
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_PACKING_FORMAT_MASK 0x40000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_PACKING_FORMAT_SHIFT 0x1e
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_EN_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_EN_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG1 0x504  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG1_TIMESTAMP_STB_SEL_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG1_TIMESTAMP_STB_SEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG1_UNUSED0_MASK 0xfffffffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG1_UNUSED0_SHIFT 0x2

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CTRL 0x508  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CTRL_HALT_CMD_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CTRL_HALT_CMD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CTRL_HALT_MODE_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CTRL_HALT_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CTRL_UNUSED0_MASK 0xfffffff8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CTRL_UNUSED0_SHIFT 0x3

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_FRAME_DROP_PATTERN 0x50c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_FRAME_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_FRAME_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_FRAME_DROP_PERIOD 0x510  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_FRAME_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_FRAME_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_FRAME_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_FRAME_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PATTERN 0x514  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PERIOD 0x518  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_RPP_HCROP 0x51c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_RPP_HCROP_START_PIXEL_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_RPP_HCROP_START_PIXEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_RPP_HCROP_END_PIXEL_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_RPP_HCROP_END_PIXEL_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_RPP_VCROP 0x520  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_RPP_VCROP_START_LINE_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_RPP_VCROP_START_LINE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_RPP_VCROP_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_RPP_VCROP_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_RPP_VCROP_END_LINE_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_RPP_VCROP_END_LINE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_RPP_VCROP_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_RPP_VCROP_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_RPP_PIX_DROP_PATTERN 0x524  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_RPP_PIX_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_RPP_PIX_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_RPP_PIX_DROP_PERIOD 0x528  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_RPP_PIX_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_RPP_PIX_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_RPP_PIX_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_RPP_PIX_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_RPP_LINE_DROP_PATTERN 0x52c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_RPP_LINE_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_RPP_LINE_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_RPP_LINE_DROP_PERIOD 0x530  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_RPP_LINE_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_RPP_LINE_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_RPP_LINE_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_RPP_LINE_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_RST_STROBES 0x540  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_RST_STROBES_CSID_CLK_RST_STB_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_RST_STROBES_CSID_CLK_RST_STB_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_RST_STROBES_IFE_CLK_RST_STB_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_RST_STROBES_IFE_CLK_RST_STB_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_RST_STROBES_MISR_RST_STB_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_RST_STROBES_MISR_RST_STB_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_RST_STROBES_FORMAT_MEASURE_RST_STB_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_RST_STROBES_FORMAT_MEASURE_RST_STB_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_RST_STROBES_TIMESTAMP_RST_STB_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_RST_STROBES_TIMESTAMP_RST_STB_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_RST_STROBES_FRAMEDROP_RST_STB_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_RST_STROBES_FRAMEDROP_RST_STB_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_RST_STROBES_BYTE_CNTR_RST_STB_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_RST_STROBES_BYTE_CNTR_RST_STB_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_RST_STROBES_UNUSED0_MASK 0xffffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_RST_STROBES_UNUSED0_SHIFT 0x8

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_STATUS 0x550  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_STATUS_HALT_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_STATUS_HALT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_MISR_VAL0 0x554  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_MISR_VAL0_MISR_VAL_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_MISR_VAL0_MISR_VAL_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_MISR_VAL1 0x558  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_MISR_VAL1_MISR_VAL_63_32_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_MISR_VAL1_MISR_VAL_63_32_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_MISR_VAL2 0x55c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_MISR_VAL2_MISR_VAL_95_64_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_MISR_VAL2_MISR_VAL_95_64_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_MISR_VAL3 0x560  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_MISR_VAL3_MISR_VAL_127_96_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_MISR_VAL3_MISR_VAL_127_96_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_FORMAT_MEASURE_CFG0 0x570  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_FORMAT_MEASURE_CFG0_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_FORMAT_MEASURE_CFG0_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_FORMAT_MEASURE_CFG1 0x574  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_FORMAT_MEASURE_CFG1_NUM_PIX_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_FORMAT_MEASURE_CFG1_NUM_PIX_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_FORMAT_MEASURE_CFG1_NUM_LINES_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_FORMAT_MEASURE_CFG1_NUM_LINES_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_FORMAT_MEASURE_CFG1_UNUSED0_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_FORMAT_MEASURE_CFG1_UNUSED0_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_FORMAT_MEASURE0 0x578  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_FORMAT_MEASURE0_PIX_COUNT_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_FORMAT_MEASURE0_PIX_COUNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_FORMAT_MEASURE0_LINE_COUNT_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_FORMAT_MEASURE0_LINE_COUNT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_FORMAT_MEASURE0_UNUSED0_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_FORMAT_MEASURE0_UNUSED0_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_FORMAT_MEASURE1 0x57c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_FORMAT_MEASURE1_HBLANKING_MIN_MASK 0xfff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_FORMAT_MEASURE1_HBLANKING_MIN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_FORMAT_MEASURE1_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_FORMAT_MEASURE1_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_FORMAT_MEASURE1_HBLANKING_MAX_MASK 0xfff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_FORMAT_MEASURE1_HBLANKING_MAX_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_FORMAT_MEASURE1_UNUSED1_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_FORMAT_MEASURE1_UNUSED1_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_FORMAT_MEASURE2 0x580  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_FORMAT_MEASURE2_VBLANKING_COUNT_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_FORMAT_MEASURE2_VBLANKING_COUNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_FORMAT_MEASURE2_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_FORMAT_MEASURE2_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_TIMESTAMP_CURR0_SOF 0x590  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_TIMESTAMP_CURR1_SOF 0x594  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_TIMESTAMP_CURR1_SOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_TIMESTAMP_CURR1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_TIMESTAMP_PREV0_SOF 0x598  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_TIMESTAMP_PREV1_SOF 0x59c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_TIMESTAMP_PREV1_SOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_TIMESTAMP_PREV1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_TIMESTAMP_CURR0_EOF 0x5a0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_TIMESTAMP_CURR1_EOF 0x5a4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_TIMESTAMP_CURR1_EOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_TIMESTAMP_CURR1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_TIMESTAMP_PREV0_EOF 0x5a8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_TIMESTAMP_PREV1_EOF 0x5ac  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_TIMESTAMP_PREV1_EOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_TIMESTAMP_PREV1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0 0x5b0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_FORCE_OVERFLOW_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_FORCE_OVERFLOW_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_MODE_MASK 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_PADDING_ALL_ONE_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_PADDING_ALL_ONE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_ERROR_RECOVERY_CFG1 0x5b4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_ERROR_RECOVERY_CFG1_NUM_PADDING_PIXELS_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_ERROR_RECOVERY_CFG1_NUM_PADDING_PIXELS_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_ERROR_RECOVERY_CFG1_NUM_PADDING_ROWS_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_ERROR_RECOVERY_CFG1_NUM_PADDING_ROWS_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_ERROR_RECOVERY_CFG2 0x5b8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_ERROR_RECOVERY_CFG2_NUM_HBI_CYCLES_MASK 0xfff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_ERROR_RECOVERY_CFG2_NUM_HBI_CYCLES_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_ERROR_RECOVERY_CFG2_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_ERROR_RECOVERY_CFG2_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_ERROR_RECOVERY_CFG2_NUM_VBI_LINES_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_ERROR_RECOVERY_CFG2_NUM_VBI_LINES_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_MULTI_VCDT_CFG0 0x5bc  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_MULTI_VCDT_CFG0_MULTI_VCDT_EN_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_MULTI_VCDT_CFG0_MULTI_VCDT_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_MULTI_VCDT_CFG0_VC1_MASK 0x7c
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_MULTI_VCDT_CFG0_VC1_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_MULTI_VCDT_CFG0_DT1_MASK 0x1f80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_MULTI_VCDT_CFG0_DT1_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_MULTI_VCDT_CFG0_TS_COMB_VCDT_EN_MASK 0x2000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_MULTI_VCDT_CFG0_TS_COMB_VCDT_EN_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_MULTI_VCDT_CFG0_VCDT_INFO_DIS_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_MULTI_VCDT_CFG0_VCDT_INFO_DIS_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_MULTI_VCDT_CFG0_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_MULTI_VCDT_CFG0_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_BYTE_CNTR_PING 0x5e0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_BYTE_CNTR_PING_BYTE_COUNT_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_BYTE_CNTR_PING_BYTE_COUNT_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_BYTE_CNTR_PONG 0x5e4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_BYTE_CNTR_PONG_BYTE_COUNT_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_BYTE_CNTR_PONG_BYTE_COUNT_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0 0x600  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_BYTE_CNTR_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_BYTE_CNTR_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_FORMAT_MEASURE_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_FORMAT_MEASURE_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_TIMESTAMP_EN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_TIMESTAMP_EN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_DROP_H_EN_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_DROP_H_EN_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_DROP_V_EN_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_DROP_V_EN_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_CROP_H_EN_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_CROP_H_EN_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_CROP_V_EN_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_CROP_V_EN_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_MISR_EN_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_MISR_EN_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_CGC_MODE_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_CGC_MODE_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_PLAIN_ALIGNMENT_MASK 0x200
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_PLAIN_ALIGNMENT_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_PLAIN_FORMAT_MASK 0xc00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_PLAIN_FORMAT_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_DT_MASK 0x3f0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_DT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_VC_MASK 0x7c00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_VC_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_DT_ID_MASK 0x18000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_DT_ID_SHIFT 0x1b
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_EARLY_EOF_EN_MASK 0x20000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_EARLY_EOF_EN_SHIFT 0x1d
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_PACKING_FORMAT_MASK 0x40000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_PACKING_FORMAT_SHIFT 0x1e
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_EN_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_EN_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG1 0x604  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG1_TIMESTAMP_STB_SEL_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG1_TIMESTAMP_STB_SEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG1_UNUSED0_MASK 0xfffffffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG1_UNUSED0_SHIFT 0x2

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CTRL 0x608  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CTRL_HALT_CMD_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CTRL_HALT_CMD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CTRL_HALT_MODE_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CTRL_HALT_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CTRL_UNUSED0_MASK 0xfffffff8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CTRL_UNUSED0_SHIFT 0x3

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_FRAME_DROP_PATTERN 0x60c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_FRAME_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_FRAME_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_FRAME_DROP_PERIOD 0x610  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_FRAME_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_FRAME_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_FRAME_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_FRAME_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PATTERN 0x614  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PERIOD 0x618  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_RPP_HCROP 0x61c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_RPP_HCROP_START_PIXEL_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_RPP_HCROP_START_PIXEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_RPP_HCROP_END_PIXEL_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_RPP_HCROP_END_PIXEL_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_RPP_VCROP 0x620  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_RPP_VCROP_START_LINE_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_RPP_VCROP_START_LINE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_RPP_VCROP_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_RPP_VCROP_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_RPP_VCROP_END_LINE_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_RPP_VCROP_END_LINE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_RPP_VCROP_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_RPP_VCROP_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_RPP_PIX_DROP_PATTERN 0x624  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_RPP_PIX_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_RPP_PIX_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_RPP_PIX_DROP_PERIOD 0x628  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_RPP_PIX_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_RPP_PIX_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_RPP_PIX_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_RPP_PIX_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_RPP_LINE_DROP_PATTERN 0x62c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_RPP_LINE_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_RPP_LINE_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_RPP_LINE_DROP_PERIOD 0x630  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_RPP_LINE_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_RPP_LINE_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_RPP_LINE_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_RPP_LINE_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_RST_STROBES 0x640  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_RST_STROBES_CSID_CLK_RST_STB_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_RST_STROBES_CSID_CLK_RST_STB_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_RST_STROBES_IFE_CLK_RST_STB_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_RST_STROBES_IFE_CLK_RST_STB_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_RST_STROBES_MISR_RST_STB_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_RST_STROBES_MISR_RST_STB_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_RST_STROBES_FORMAT_MEASURE_RST_STB_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_RST_STROBES_FORMAT_MEASURE_RST_STB_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_RST_STROBES_TIMESTAMP_RST_STB_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_RST_STROBES_TIMESTAMP_RST_STB_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_RST_STROBES_FRAMEDROP_RST_STB_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_RST_STROBES_FRAMEDROP_RST_STB_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_RST_STROBES_BYTE_CNTR_RST_STB_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_RST_STROBES_BYTE_CNTR_RST_STB_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_RST_STROBES_UNUSED0_MASK 0xffffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_RST_STROBES_UNUSED0_SHIFT 0x8

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_STATUS 0x650  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_STATUS_HALT_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_STATUS_HALT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_MISR_VAL0 0x654  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_MISR_VAL0_MISR_VAL_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_MISR_VAL0_MISR_VAL_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_MISR_VAL1 0x658  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_MISR_VAL1_MISR_VAL_63_32_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_MISR_VAL1_MISR_VAL_63_32_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_MISR_VAL2 0x65c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_MISR_VAL2_MISR_VAL_95_64_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_MISR_VAL2_MISR_VAL_95_64_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_MISR_VAL3 0x660  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_MISR_VAL3_MISR_VAL_127_96_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_MISR_VAL3_MISR_VAL_127_96_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_FORMAT_MEASURE_CFG0 0x670  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_FORMAT_MEASURE_CFG0_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_FORMAT_MEASURE_CFG0_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_FORMAT_MEASURE_CFG1 0x674  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_FORMAT_MEASURE_CFG1_NUM_PIX_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_FORMAT_MEASURE_CFG1_NUM_PIX_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_FORMAT_MEASURE_CFG1_NUM_LINES_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_FORMAT_MEASURE_CFG1_NUM_LINES_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_FORMAT_MEASURE_CFG1_UNUSED0_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_FORMAT_MEASURE_CFG1_UNUSED0_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_FORMAT_MEASURE0 0x678  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_FORMAT_MEASURE0_PIX_COUNT_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_FORMAT_MEASURE0_PIX_COUNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_FORMAT_MEASURE0_LINE_COUNT_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_FORMAT_MEASURE0_LINE_COUNT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_FORMAT_MEASURE0_UNUSED0_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_FORMAT_MEASURE0_UNUSED0_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_FORMAT_MEASURE1 0x67c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_FORMAT_MEASURE1_HBLANKING_MIN_MASK 0xfff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_FORMAT_MEASURE1_HBLANKING_MIN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_FORMAT_MEASURE1_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_FORMAT_MEASURE1_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_FORMAT_MEASURE1_HBLANKING_MAX_MASK 0xfff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_FORMAT_MEASURE1_HBLANKING_MAX_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_FORMAT_MEASURE1_UNUSED1_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_FORMAT_MEASURE1_UNUSED1_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_FORMAT_MEASURE2 0x680  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_FORMAT_MEASURE2_VBLANKING_COUNT_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_FORMAT_MEASURE2_VBLANKING_COUNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_FORMAT_MEASURE2_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_FORMAT_MEASURE2_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_TIMESTAMP_CURR0_SOF 0x690  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_TIMESTAMP_CURR1_SOF 0x694  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_TIMESTAMP_CURR1_SOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_TIMESTAMP_CURR1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_TIMESTAMP_PREV0_SOF 0x698  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_TIMESTAMP_PREV1_SOF 0x69c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_TIMESTAMP_PREV1_SOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_TIMESTAMP_PREV1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_TIMESTAMP_CURR0_EOF 0x6a0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_TIMESTAMP_CURR1_EOF 0x6a4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_TIMESTAMP_CURR1_EOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_TIMESTAMP_CURR1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_TIMESTAMP_PREV0_EOF 0x6a8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_TIMESTAMP_PREV1_EOF 0x6ac  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_TIMESTAMP_PREV1_EOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_TIMESTAMP_PREV1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0 0x6b0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_FORCE_OVERFLOW_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_FORCE_OVERFLOW_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_MODE_MASK 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_PADDING_ALL_ONE_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_PADDING_ALL_ONE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_ERROR_RECOVERY_CFG1 0x6b4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_ERROR_RECOVERY_CFG1_NUM_PADDING_PIXELS_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_ERROR_RECOVERY_CFG1_NUM_PADDING_PIXELS_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_ERROR_RECOVERY_CFG1_NUM_PADDING_ROWS_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_ERROR_RECOVERY_CFG1_NUM_PADDING_ROWS_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_ERROR_RECOVERY_CFG2 0x6b8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_ERROR_RECOVERY_CFG2_NUM_HBI_CYCLES_MASK 0xfff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_ERROR_RECOVERY_CFG2_NUM_HBI_CYCLES_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_ERROR_RECOVERY_CFG2_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_ERROR_RECOVERY_CFG2_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_ERROR_RECOVERY_CFG2_NUM_VBI_LINES_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_ERROR_RECOVERY_CFG2_NUM_VBI_LINES_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_MULTI_VCDT_CFG0 0x6bc  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_MULTI_VCDT_CFG0_MULTI_VCDT_EN_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_MULTI_VCDT_CFG0_MULTI_VCDT_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_MULTI_VCDT_CFG0_VC1_MASK 0x7c
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_MULTI_VCDT_CFG0_VC1_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_MULTI_VCDT_CFG0_DT1_MASK 0x1f80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_MULTI_VCDT_CFG0_DT1_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_MULTI_VCDT_CFG0_TS_COMB_VCDT_EN_MASK 0x2000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_MULTI_VCDT_CFG0_TS_COMB_VCDT_EN_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_MULTI_VCDT_CFG0_VCDT_INFO_DIS_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_MULTI_VCDT_CFG0_VCDT_INFO_DIS_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_MULTI_VCDT_CFG0_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_MULTI_VCDT_CFG0_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_BYTE_CNTR_PING 0x6e0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_BYTE_CNTR_PING_BYTE_COUNT_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_BYTE_CNTR_PING_BYTE_COUNT_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_BYTE_CNTR_PONG 0x6e4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_BYTE_CNTR_PONG_BYTE_COUNT_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_BYTE_CNTR_PONG_BYTE_COUNT_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0 0x700  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_BYTE_CNTR_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_BYTE_CNTR_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_FORMAT_MEASURE_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_FORMAT_MEASURE_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_TIMESTAMP_EN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_TIMESTAMP_EN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_DROP_H_EN_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_DROP_H_EN_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_DROP_V_EN_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_DROP_V_EN_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_CROP_H_EN_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_CROP_H_EN_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_CROP_V_EN_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_CROP_V_EN_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_MISR_EN_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_MISR_EN_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_CGC_MODE_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_CGC_MODE_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_PLAIN_ALIGNMENT_MASK 0x200
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_PLAIN_ALIGNMENT_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_PLAIN_FORMAT_MASK 0xc00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_PLAIN_FORMAT_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_DT_MASK 0x3f0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_DT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_VC_MASK 0x7c00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_VC_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_DT_ID_MASK 0x18000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_DT_ID_SHIFT 0x1b
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_EARLY_EOF_EN_MASK 0x20000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_EARLY_EOF_EN_SHIFT 0x1d
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_PACKING_FORMAT_MASK 0x40000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_PACKING_FORMAT_SHIFT 0x1e
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_EN_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_EN_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG1 0x704  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG1_TIMESTAMP_STB_SEL_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG1_TIMESTAMP_STB_SEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG1_UNUSED0_MASK 0xfffffffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG1_UNUSED0_SHIFT 0x2

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CTRL 0x708  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CTRL_HALT_CMD_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CTRL_HALT_CMD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CTRL_HALT_MODE_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CTRL_HALT_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CTRL_UNUSED0_MASK 0xfffffff8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CTRL_UNUSED0_SHIFT 0x3

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_FRAME_DROP_PATTERN 0x70c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_FRAME_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_FRAME_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_FRAME_DROP_PERIOD 0x710  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_FRAME_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_FRAME_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_FRAME_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_FRAME_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_IRQ_SUBSAMPLE_PATTERN 0x714  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_IRQ_SUBSAMPLE_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_IRQ_SUBSAMPLE_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_IRQ_SUBSAMPLE_PERIOD 0x718  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_IRQ_SUBSAMPLE_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_IRQ_SUBSAMPLE_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_IRQ_SUBSAMPLE_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_IRQ_SUBSAMPLE_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_RPP_HCROP 0x71c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_RPP_HCROP_START_PIXEL_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_RPP_HCROP_START_PIXEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_RPP_HCROP_END_PIXEL_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_RPP_HCROP_END_PIXEL_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_RPP_VCROP 0x720  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_RPP_VCROP_START_LINE_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_RPP_VCROP_START_LINE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_RPP_VCROP_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_RPP_VCROP_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_RPP_VCROP_END_LINE_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_RPP_VCROP_END_LINE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_RPP_VCROP_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_RPP_VCROP_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_RPP_PIX_DROP_PATTERN 0x724  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_RPP_PIX_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_RPP_PIX_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_RPP_PIX_DROP_PERIOD 0x728  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_RPP_PIX_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_RPP_PIX_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_RPP_PIX_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_RPP_PIX_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_RPP_LINE_DROP_PATTERN 0x72c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_RPP_LINE_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_RPP_LINE_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_RPP_LINE_DROP_PERIOD 0x730  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_RPP_LINE_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_RPP_LINE_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_RPP_LINE_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_RPP_LINE_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_YUV_CHROMA_CONVERSION 0x734  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_YUV_CHROMA_CONVERSION_COMPONENT_SWAP_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_YUV_CHROMA_CONVERSION_COMPONENT_SWAP_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_YUV_CHROMA_CONVERSION_ROUNDING_MODE_MASK 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_YUV_CHROMA_CONVERSION_ROUNDING_MODE_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_YUV_CHROMA_CONVERSION_EN_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_YUV_CHROMA_CONVERSION_EN_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_YUV_CHROMA_CONVERSION_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_YUV_CHROMA_CONVERSION_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_RST_STROBES 0x740  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_RST_STROBES_CSID_CLK_RST_STB_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_RST_STROBES_CSID_CLK_RST_STB_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_RST_STROBES_IFE_CLK_RST_STB_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_RST_STROBES_IFE_CLK_RST_STB_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_RST_STROBES_MISR_RST_STB_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_RST_STROBES_MISR_RST_STB_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_RST_STROBES_FORMAT_MEASURE_RST_STB_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_RST_STROBES_FORMAT_MEASURE_RST_STB_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_RST_STROBES_TIMESTAMP_RST_STB_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_RST_STROBES_TIMESTAMP_RST_STB_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_RST_STROBES_FRAMEDROP_RST_STB_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_RST_STROBES_FRAMEDROP_RST_STB_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_RST_STROBES_BYTE_CNTR_RST_STB_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_RST_STROBES_BYTE_CNTR_RST_STB_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_RST_STROBES_UNUSED0_MASK 0xffffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_RST_STROBES_UNUSED0_SHIFT 0x8

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_STATUS 0x750  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_STATUS_HALT_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_STATUS_HALT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_MISR_VAL0 0x754  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_MISR_VAL0_MISR_VAL_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_MISR_VAL0_MISR_VAL_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_MISR_VAL1 0x758  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_MISR_VAL1_MISR_VAL_63_32_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_MISR_VAL1_MISR_VAL_63_32_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_MISR_VAL2 0x75c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_MISR_VAL2_MISR_VAL_95_64_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_MISR_VAL2_MISR_VAL_95_64_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_MISR_VAL3 0x760  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_MISR_VAL3_MISR_VAL_127_96_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_MISR_VAL3_MISR_VAL_127_96_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_FORMAT_MEASURE_CFG0 0x770  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_FORMAT_MEASURE_CFG0_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_FORMAT_MEASURE_CFG0_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_FORMAT_MEASURE_CFG1 0x774  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_FORMAT_MEASURE_CFG1_NUM_PIX_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_FORMAT_MEASURE_CFG1_NUM_PIX_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_FORMAT_MEASURE_CFG1_NUM_LINES_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_FORMAT_MEASURE_CFG1_NUM_LINES_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_FORMAT_MEASURE_CFG1_UNUSED0_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_FORMAT_MEASURE_CFG1_UNUSED0_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_FORMAT_MEASURE0 0x778  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_FORMAT_MEASURE0_PIX_COUNT_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_FORMAT_MEASURE0_PIX_COUNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_FORMAT_MEASURE0_LINE_COUNT_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_FORMAT_MEASURE0_LINE_COUNT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_FORMAT_MEASURE0_UNUSED0_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_FORMAT_MEASURE0_UNUSED0_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_FORMAT_MEASURE1 0x77c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_FORMAT_MEASURE1_HBLANKING_MIN_MASK 0xfff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_FORMAT_MEASURE1_HBLANKING_MIN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_FORMAT_MEASURE1_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_FORMAT_MEASURE1_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_FORMAT_MEASURE1_HBLANKING_MAX_MASK 0xfff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_FORMAT_MEASURE1_HBLANKING_MAX_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_FORMAT_MEASURE1_UNUSED1_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_FORMAT_MEASURE1_UNUSED1_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_FORMAT_MEASURE2 0x780  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_FORMAT_MEASURE2_VBLANKING_COUNT_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_FORMAT_MEASURE2_VBLANKING_COUNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_FORMAT_MEASURE2_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_FORMAT_MEASURE2_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_TIMESTAMP_CURR0_SOF 0x790  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_TIMESTAMP_CURR1_SOF 0x794  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_TIMESTAMP_CURR1_SOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_TIMESTAMP_CURR1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_TIMESTAMP_PREV0_SOF 0x798  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_TIMESTAMP_PREV1_SOF 0x79c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_TIMESTAMP_PREV1_SOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_TIMESTAMP_PREV1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_TIMESTAMP_CURR0_EOF 0x7a0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_TIMESTAMP_CURR1_EOF 0x7a4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_TIMESTAMP_CURR1_EOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_TIMESTAMP_CURR1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_TIMESTAMP_PREV0_EOF 0x7a8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_TIMESTAMP_PREV1_EOF 0x7ac  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_TIMESTAMP_PREV1_EOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_TIMESTAMP_PREV1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0 0x7b0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0_FORCE_OVERFLOW_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0_FORCE_OVERFLOW_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_MODE_MASK 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0_PADDING_ALL_ONE_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0_PADDING_ALL_ONE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_ERROR_RECOVERY_CFG1 0x7b4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_ERROR_RECOVERY_CFG1_NUM_PADDING_PIXELS_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_ERROR_RECOVERY_CFG1_NUM_PADDING_PIXELS_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_ERROR_RECOVERY_CFG1_NUM_PADDING_ROWS_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_ERROR_RECOVERY_CFG1_NUM_PADDING_ROWS_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_ERROR_RECOVERY_CFG2 0x7b8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_ERROR_RECOVERY_CFG2_NUM_HBI_CYCLES_MASK 0xfff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_ERROR_RECOVERY_CFG2_NUM_HBI_CYCLES_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_ERROR_RECOVERY_CFG2_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_ERROR_RECOVERY_CFG2_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_ERROR_RECOVERY_CFG2_NUM_VBI_LINES_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_ERROR_RECOVERY_CFG2_NUM_VBI_LINES_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_MULTI_VCDT_CFG0 0x7bc  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_MULTI_VCDT_CFG0_MULTI_VCDT_EN_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_MULTI_VCDT_CFG0_MULTI_VCDT_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_MULTI_VCDT_CFG0_VC1_MASK 0x7c
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_MULTI_VCDT_CFG0_VC1_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_MULTI_VCDT_CFG0_DT1_MASK 0x1f80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_MULTI_VCDT_CFG0_DT1_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_MULTI_VCDT_CFG0_TS_COMB_VCDT_EN_MASK 0x2000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_MULTI_VCDT_CFG0_TS_COMB_VCDT_EN_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_MULTI_VCDT_CFG0_VCDT_INFO_DIS_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_MULTI_VCDT_CFG0_VCDT_INFO_DIS_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_MULTI_VCDT_CFG0_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_MULTI_VCDT_CFG0_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_BYTE_CNTR_PING 0x7e0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_BYTE_CNTR_PING_BYTE_COUNT_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_BYTE_CNTR_PING_BYTE_COUNT_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_BYTE_CNTR_PONG 0x7e4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_BYTE_CNTR_PONG_BYTE_COUNT_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_BYTE_CNTR_PONG_BYTE_COUNT_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CTRL 0x800  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CTRL_TEST_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CTRL_TEST_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CTRL_FS_PKT_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CTRL_FS_PKT_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CTRL_FE_PKT_EN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CTRL_FE_PKT_EN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CTRL_PHY_SEL_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CTRL_PHY_SEL_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CTRL_NUM_ACTIVE_LANES_MASK 0x30
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CTRL_NUM_ACTIVE_LANES_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CTRL_UNUSED0_MASK 0xc0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CTRL_UNUSED0_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CTRL_CYCLES_BETWEEN_PKTS_MASK 0x3ff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CTRL_CYCLES_BETWEEN_PKTS_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CTRL_UNUSED1_MASK 0xc0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CTRL_UNUSED1_SHIFT 0x12
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CTRL_NUM_TRAIL_BYTES_MASK 0x3ff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CTRL_NUM_TRAIL_BYTES_SHIFT 0x14
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CTRL_UNUSED2_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CTRL_UNUSED2_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_VC_CFG0 0x804  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_VC_CFG0_VC_NUM_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_VC_CFG0_VC_NUM_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_VC_CFG0_UNUSED0_MASK 0xf0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_VC_CFG0_UNUSED0_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_VC_CFG0_NUM_ACTIVE_DTS_MASK 0x300
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_VC_CFG0_NUM_ACTIVE_DTS_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_VC_CFG0_LINE_INTERLEAVING_MODE_MASK 0xc00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_VC_CFG0_LINE_INTERLEAVING_MODE_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_VC_CFG0_UNUSED1_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_VC_CFG0_UNUSED1_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_VC_CFG0_NUM_FRAMES_MASK 0xff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_VC_CFG0_NUM_FRAMES_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_VC_CFG0_UNUSED2_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_VC_CFG0_UNUSED2_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_VC_CFG1 0x808  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_VC_CFG1_H_BLANKING_COUNT_MASK 0x7ff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_VC_CFG1_H_BLANKING_COUNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_VC_CFG1_UNUSED0_MASK 0x800
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_VC_CFG1_UNUSED0_SHIFT 0xb
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_VC_CFG1_V_BLANKING_COUNT_MASK 0x3ff000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_VC_CFG1_V_BLANKING_COUNT_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_VC_CFG1_UNUSED1_MASK 0xc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_VC_CFG1_UNUSED1_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_VC_CFG1_V_BLANK_FRAME_WIDTH_SEL_MASK 0x3000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_VC_CFG1_V_BLANK_FRAME_WIDTH_SEL_SHIFT 0x18
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_VC_CFG1_UNUSED2_MASK 0xfc000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_VC_CFG1_UNUSED2_SHIFT 0x1a

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_LFSR_SEED 0x80c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_LFSR_SEED_SEED_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_LFSR_SEED_SEED_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_0_CFG_0 0x810  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_0_CFG_0_FRAME_HEIGHT_MASK 0x7fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_0_CFG_0_FRAME_HEIGHT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_0_CFG_0_UNUSED0_MASK 0x8000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_0_CFG_0_UNUSED0_SHIFT 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_0_CFG_0_FRAME_WIDTH_MASK 0x7fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_0_CFG_0_FRAME_WIDTH_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_0_CFG_0_UNUSED1_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_0_CFG_0_UNUSED1_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_0_CFG_1 0x814  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_0_CFG_1_DATA_TYPE_MASK 0x3f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_0_CFG_1_DATA_TYPE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_0_CFG_1_UNUSED0_MASK 0xc0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_0_CFG_1_UNUSED0_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_0_CFG_1_ECC_XOR_MASK_MASK 0x3f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_0_CFG_1_ECC_XOR_MASK_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_0_CFG_1_UNUSED1_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_0_CFG_1_UNUSED1_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_0_CFG_1_CRC_XOR_MASK_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_0_CFG_1_CRC_XOR_MASK_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_0_CFG_2 0x818  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_0_CFG_2_PAYLOAD_MODE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_0_CFG_2_PAYLOAD_MODE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_0_CFG_2_USER_SPECIFIED_PAYLOAD_MASK 0xff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_0_CFG_2_USER_SPECIFIED_PAYLOAD_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_0_CFG_2_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_0_CFG_2_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_0_CFG_2_ENCODE_FORMAT_MASK 0xf0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_0_CFG_2_ENCODE_FORMAT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_0_CFG_2_UNUSED1_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_0_CFG_2_UNUSED1_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_1_CFG_0 0x81c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_1_CFG_0_FRAME_HEIGHT_MASK 0x7fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_1_CFG_0_FRAME_HEIGHT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_1_CFG_0_UNUSED0_MASK 0x8000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_1_CFG_0_UNUSED0_SHIFT 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_1_CFG_0_FRAME_WIDTH_MASK 0x7fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_1_CFG_0_FRAME_WIDTH_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_1_CFG_0_UNUSED1_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_1_CFG_0_UNUSED1_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_1_CFG_1 0x820  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_1_CFG_1_DATA_TYPE_MASK 0x3f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_1_CFG_1_DATA_TYPE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_1_CFG_1_UNUSED0_MASK 0xc0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_1_CFG_1_UNUSED0_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_1_CFG_1_ECC_XOR_MASK_MASK 0x3f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_1_CFG_1_ECC_XOR_MASK_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_1_CFG_1_UNUSED1_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_1_CFG_1_UNUSED1_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_1_CFG_1_CRC_XOR_MASK_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_1_CFG_1_CRC_XOR_MASK_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_1_CFG_2 0x824  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_1_CFG_2_PAYLOAD_MODE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_1_CFG_2_PAYLOAD_MODE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_1_CFG_2_USER_SPECIFIED_PAYLOAD_MASK 0xff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_1_CFG_2_USER_SPECIFIED_PAYLOAD_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_1_CFG_2_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_1_CFG_2_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_1_CFG_2_ENCODE_FORMAT_MASK 0xf0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_1_CFG_2_ENCODE_FORMAT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_1_CFG_2_UNUSED1_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_1_CFG_2_UNUSED1_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_2_CFG_0 0x828  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_2_CFG_0_FRAME_HEIGHT_MASK 0x7fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_2_CFG_0_FRAME_HEIGHT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_2_CFG_0_UNUSED0_MASK 0x8000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_2_CFG_0_UNUSED0_SHIFT 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_2_CFG_0_FRAME_WIDTH_MASK 0x7fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_2_CFG_0_FRAME_WIDTH_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_2_CFG_0_UNUSED1_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_2_CFG_0_UNUSED1_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_2_CFG_1 0x82c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_2_CFG_1_DATA_TYPE_MASK 0x3f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_2_CFG_1_DATA_TYPE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_2_CFG_1_UNUSED0_MASK 0xc0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_2_CFG_1_UNUSED0_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_2_CFG_1_ECC_XOR_MASK_MASK 0x3f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_2_CFG_1_ECC_XOR_MASK_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_2_CFG_1_UNUSED1_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_2_CFG_1_UNUSED1_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_2_CFG_1_CRC_XOR_MASK_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_2_CFG_1_CRC_XOR_MASK_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_2_CFG_2 0x830  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_2_CFG_2_PAYLOAD_MODE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_2_CFG_2_PAYLOAD_MODE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_2_CFG_2_USER_SPECIFIED_PAYLOAD_MASK 0xff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_2_CFG_2_USER_SPECIFIED_PAYLOAD_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_2_CFG_2_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_2_CFG_2_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_2_CFG_2_ENCODE_FORMAT_MASK 0xf0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_2_CFG_2_ENCODE_FORMAT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_2_CFG_2_UNUSED1_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_2_CFG_2_UNUSED1_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_3_CFG_0 0x834  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_3_CFG_0_FRAME_HEIGHT_MASK 0x7fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_3_CFG_0_FRAME_HEIGHT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_3_CFG_0_UNUSED0_MASK 0x8000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_3_CFG_0_UNUSED0_SHIFT 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_3_CFG_0_FRAME_WIDTH_MASK 0x7fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_3_CFG_0_FRAME_WIDTH_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_3_CFG_0_UNUSED1_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_3_CFG_0_UNUSED1_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_3_CFG_1 0x838  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_3_CFG_1_DATA_TYPE_MASK 0x3f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_3_CFG_1_DATA_TYPE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_3_CFG_1_UNUSED0_MASK 0xc0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_3_CFG_1_UNUSED0_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_3_CFG_1_ECC_XOR_MASK_MASK 0x3f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_3_CFG_1_ECC_XOR_MASK_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_3_CFG_1_UNUSED1_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_3_CFG_1_UNUSED1_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_3_CFG_1_CRC_XOR_MASK_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_3_CFG_1_CRC_XOR_MASK_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_3_CFG_2 0x83c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_3_CFG_2_PAYLOAD_MODE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_3_CFG_2_PAYLOAD_MODE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_3_CFG_2_USER_SPECIFIED_PAYLOAD_MASK 0xff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_3_CFG_2_USER_SPECIFIED_PAYLOAD_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_3_CFG_2_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_3_CFG_2_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_3_CFG_2_ENCODE_FORMAT_MASK 0xf0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_3_CFG_2_ENCODE_FORMAT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_3_CFG_2_UNUSED1_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_3_CFG_2_UNUSED1_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_COLOR_BARS_CFG 0x840  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_COLOR_BARS_CFG_UNICOLOR_BAR_SEL_MASK 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_COLOR_BARS_CFG_UNICOLOR_BAR_SEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_COLOR_BARS_CFG_UNUSED0_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_COLOR_BARS_CFG_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_COLOR_BARS_CFG_UNICOLOR_BAR_EN_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_COLOR_BARS_CFG_UNICOLOR_BAR_EN_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_COLOR_BARS_CFG_SPLIT_EN_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_COLOR_BARS_CFG_SPLIT_EN_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_COLOR_BARS_CFG_UNUSED1_MASK 0xc0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_COLOR_BARS_CFG_UNUSED1_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_COLOR_BARS_CFG_ROTATE_PERIOD_MASK 0x3f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_COLOR_BARS_CFG_ROTATE_PERIOD_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_COLOR_BARS_CFG_UNUSED2_MASK 0xffffc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_COLOR_BARS_CFG_UNUSED2_SHIFT 0xe

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_COLOR_BOX_CFG 0x844  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_COLOR_BOX_CFG_MODE_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_COLOR_BOX_CFG_MODE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_COLOR_BOX_CFG_PATTERN_SEL_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_COLOR_BOX_CFG_PATTERN_SEL_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_COLOR_BOX_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_COLOR_BOX_CFG_UNUSED0_SHIFT 0x3

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_COMMON_GEN_CFG 0x848  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_COMMON_GEN_CFG_PIX_PATTERN_MASK 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_COMMON_GEN_CFG_PIX_PATTERN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_COMMON_GEN_CFG_UNUSED0_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_COMMON_GEN_CFG_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_COMMON_GEN_CFG_GAIN_MASK 0xf0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_COMMON_GEN_CFG_GAIN_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_COMMON_GEN_CFG_NUM_NOISE_BITS_MASK 0xf00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_COMMON_GEN_CFG_NUM_NOISE_BITS_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_COMMON_GEN_CFG_NOISE_EN_MASK 0x1000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_COMMON_GEN_CFG_NOISE_EN_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_COMMON_GEN_CFG_UNUSED1_MASK 0xffffe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_COMMON_GEN_CFG_UNUSED1_SHIFT 0xd

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN0_CFG 0x850  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN0_CFG_MODE_MASK 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN0_CFG_MODE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN0_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN0_CFG_UNUSED0_SHIFT 0x3

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN0_X0 0x854  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN0_X0_X0_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN0_X0_X0_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN0_X0_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN0_X0_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN0_X1 0x858  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN0_X1_X1_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN0_X1_X1_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN0_X1_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN0_X1_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN0_X2 0x85c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN0_X2_X2_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN0_X2_X2_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN0_X2_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN0_X2_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN0_XY 0x860  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN0_XY_XY_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN0_XY_XY_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN0_XY_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN0_XY_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN0_Y1 0x864  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN0_Y1_Y1_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN0_Y1_Y1_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN0_Y1_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN0_Y1_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN0_Y2 0x868  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN0_Y2_Y2_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN0_Y2_Y2_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN0_Y2_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN0_Y2_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN1_CFG 0x870  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN1_CFG_MODE_MASK 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN1_CFG_MODE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN1_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN1_CFG_UNUSED0_SHIFT 0x3

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN1_X0 0x874  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN1_X0_X0_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN1_X0_X0_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN1_X0_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN1_X0_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN1_X1 0x878  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN1_X1_X1_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN1_X1_X1_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN1_X1_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN1_X1_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN1_X2 0x87c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN1_X2_X2_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN1_X2_X2_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN1_X2_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN1_X2_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN1_XY 0x880  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN1_XY_XY_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN1_XY_XY_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN1_XY_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN1_XY_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN1_Y1 0x884  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN1_Y1_Y1_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN1_Y1_Y1_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN1_Y1_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN1_Y1_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN1_Y2 0x888  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN1_Y2_Y2_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN1_Y2_Y2_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN1_Y2_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN1_Y2_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN2_CFG 0x890  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN2_CFG_MODE_MASK 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN2_CFG_MODE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN2_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN2_CFG_UNUSED0_SHIFT 0x3

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN2_X0 0x894  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN2_X0_X0_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN2_X0_X0_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN2_X0_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN2_X0_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN2_X1 0x898  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN2_X1_X1_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN2_X1_X1_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN2_X1_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN2_X1_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN2_X2 0x89c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN2_X2_X2_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN2_X2_X2_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN2_X2_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN2_X2_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN2_XY 0x8a0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN2_XY_XY_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN2_XY_XY_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN2_XY_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN2_XY_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN2_Y1 0x8a4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN2_Y1_Y1_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN2_Y1_Y1_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN2_Y1_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN2_Y1_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN2_Y2 0x8a8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN2_Y2_Y2_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN2_Y2_Y2_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN2_Y2_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN2_Y2_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_HW_VERSION 0x1200  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_HW_VERSION_STEP_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_HW_VERSION_STEP_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_HW_VERSION_REV_MASK 0xfff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_HW_VERSION_REV_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_HW_STATUS 0x1204  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_MODULE_CFG 0x1260  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_MODULE_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_MODULE_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_MODULE_CFG_UNUSED0_MASK 0xffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_MODULE_CFG_STRIPE_LOC_MASK 0x300000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_MODULE_CFG_STRIPE_LOC_SHIFT 0x14
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_MODULE_CFG_UNUSED1_MASK 0xc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_MODULE_CFG_UNUSED1_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_MODULE_CFG_PIXEL_PATTERN_MASK 0x7000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_MODULE_CFG_PIXEL_PATTERN_SHIFT 0x18
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_MODULE_CFG_UNUSED2_MASK 0xf8000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_MODULE_CFG_UNUSED2_SHIFT 0x1b

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_PERIOD_CFG 0x1268  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_PERIOD_CFG_IRQ_SUBSAMPLE_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_PERIOD_CFG_IRQ_SUBSAMPLE_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_PERIOD_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_PERIOD_CFG_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_IRQ_SUBSAMPLE_PATTERN_CFG 0x126c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_IRQ_SUBSAMPLE_PATTERN_CFG_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_IRQ_SUBSAMPLE_PATTERN_CFG_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_EPOCH_IRQ_CFG 0x1270  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_EPOCH_IRQ_CFG_EPOCH0_LINE_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_EPOCH_IRQ_CFG_EPOCH0_LINE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_EPOCH_IRQ_CFG_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_EPOCH_IRQ_CFG_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_EPOCH_IRQ_CFG_EPOCH1_LINE_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_EPOCH_IRQ_CFG_EPOCH1_LINE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_EPOCH_IRQ_CFG_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_EPOCH_IRQ_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_DEBUG_1 0x13f0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_DEBUG_1_STATUS_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_DEBUG_1_STATUS_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_DEBUG_0 0x13f4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_DEBUG_0_FRAME_WIDTH_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_DEBUG_0_FRAME_WIDTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_DEBUG_0_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_DEBUG_0_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_DEBUG_0_FRAME_HEIGHT_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_DEBUG_0_FRAME_HEIGHT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_DEBUG_0_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_DEBUG_0_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_TEST_BUS_CTRL 0x13f8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_SPARE 0x13fc  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_SPARE_SPARE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_SPARE_SPARE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_HW_VERSION 0x1400  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_HW_VERSION_STEP_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_HW_VERSION_STEP_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_HW_VERSION_REV_MASK 0xfff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_HW_VERSION_REV_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_HW_STATUS 0x1404  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_MODULE_CFG 0x1460  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_MODULE_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_MODULE_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_MODULE_CFG_UNUSED0_MASK 0xffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_MODULE_CFG_STRIPE_LOC_MASK 0x300000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_MODULE_CFG_STRIPE_LOC_SHIFT 0x14
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_MODULE_CFG_UNUSED1_MASK 0xc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_MODULE_CFG_UNUSED1_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_MODULE_CFG_PIXEL_PATTERN_MASK 0x7000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_MODULE_CFG_PIXEL_PATTERN_SHIFT 0x18
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_MODULE_CFG_UNUSED2_MASK 0xf8000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_MODULE_CFG_UNUSED2_SHIFT 0x1b

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_PERIOD_CFG 0x1468  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_PERIOD_CFG_IRQ_SUBSAMPLE_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_PERIOD_CFG_IRQ_SUBSAMPLE_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_PERIOD_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_PERIOD_CFG_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_IRQ_SUBSAMPLE_PATTERN_CFG 0x146c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_IRQ_SUBSAMPLE_PATTERN_CFG_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_IRQ_SUBSAMPLE_PATTERN_CFG_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_EPOCH_IRQ_CFG 0x1470  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_EPOCH_IRQ_CFG_EPOCH0_LINE_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_EPOCH_IRQ_CFG_EPOCH0_LINE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_EPOCH_IRQ_CFG_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_EPOCH_IRQ_CFG_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_EPOCH_IRQ_CFG_EPOCH1_LINE_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_EPOCH_IRQ_CFG_EPOCH1_LINE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_EPOCH_IRQ_CFG_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_EPOCH_IRQ_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_DEBUG_1 0x15f0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_DEBUG_1_STATUS_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_DEBUG_1_STATUS_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_DEBUG_0 0x15f4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_DEBUG_0_FRAME_WIDTH_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_DEBUG_0_FRAME_WIDTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_DEBUG_0_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_DEBUG_0_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_DEBUG_0_FRAME_HEIGHT_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_DEBUG_0_FRAME_HEIGHT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_DEBUG_0_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_DEBUG_0_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_TEST_BUS_CTRL 0x15f8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_SPARE 0x15fc  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_SPARE_SPARE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_SPARE_SPARE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_HW_VERSION 0x1600  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_HW_VERSION_STEP_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_HW_VERSION_STEP_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_HW_VERSION_REV_MASK 0xfff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_HW_VERSION_REV_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_HW_STATUS 0x1604  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_MODULE_CFG 0x1660  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_MODULE_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_MODULE_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_MODULE_CFG_UNUSED0_MASK 0xffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_MODULE_CFG_STRIPE_LOC_MASK 0x300000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_MODULE_CFG_STRIPE_LOC_SHIFT 0x14
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_MODULE_CFG_UNUSED1_MASK 0xc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_MODULE_CFG_UNUSED1_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_MODULE_CFG_PIXEL_PATTERN_MASK 0x7000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_MODULE_CFG_PIXEL_PATTERN_SHIFT 0x18
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_MODULE_CFG_UNUSED2_MASK 0xf8000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_MODULE_CFG_UNUSED2_SHIFT 0x1b

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_PERIOD_CFG 0x1668  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_PERIOD_CFG_IRQ_SUBSAMPLE_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_PERIOD_CFG_IRQ_SUBSAMPLE_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_PERIOD_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_PERIOD_CFG_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_IRQ_SUBSAMPLE_PATTERN_CFG 0x166c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_IRQ_SUBSAMPLE_PATTERN_CFG_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_IRQ_SUBSAMPLE_PATTERN_CFG_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_EPOCH_IRQ_CFG 0x1670  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_EPOCH_IRQ_CFG_EPOCH0_LINE_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_EPOCH_IRQ_CFG_EPOCH0_LINE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_EPOCH_IRQ_CFG_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_EPOCH_IRQ_CFG_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_EPOCH_IRQ_CFG_EPOCH1_LINE_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_EPOCH_IRQ_CFG_EPOCH1_LINE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_EPOCH_IRQ_CFG_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_EPOCH_IRQ_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_DEBUG_1 0x17f0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_DEBUG_1_STATUS_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_DEBUG_1_STATUS_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_DEBUG_0 0x17f4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_DEBUG_0_FRAME_WIDTH_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_DEBUG_0_FRAME_WIDTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_DEBUG_0_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_DEBUG_0_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_DEBUG_0_FRAME_HEIGHT_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_DEBUG_0_FRAME_HEIGHT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_DEBUG_0_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_DEBUG_0_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_TEST_BUS_CTRL 0x17f8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_SPARE 0x17fc  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_SPARE_SPARE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_SPARE_SPARE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_HW_VERSION 0x1800  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_HW_VERSION_STEP_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_HW_VERSION_STEP_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_HW_VERSION_REV_MASK 0xfff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_HW_VERSION_REV_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_HW_STATUS 0x1804  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_MODULE_CFG 0x1860  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_MODULE_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_MODULE_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_MODULE_CFG_UNUSED0_MASK 0xffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_MODULE_CFG_STRIPE_LOC_MASK 0x300000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_MODULE_CFG_STRIPE_LOC_SHIFT 0x14
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_MODULE_CFG_UNUSED1_MASK 0xc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_MODULE_CFG_UNUSED1_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_MODULE_CFG_PIXEL_PATTERN_MASK 0x7000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_MODULE_CFG_PIXEL_PATTERN_SHIFT 0x18
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_MODULE_CFG_UNUSED2_MASK 0xf8000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_MODULE_CFG_UNUSED2_SHIFT 0x1b

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_PERIOD_CFG 0x1868  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_PERIOD_CFG_IRQ_SUBSAMPLE_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_PERIOD_CFG_IRQ_SUBSAMPLE_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_PERIOD_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_PERIOD_CFG_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_IRQ_SUBSAMPLE_PATTERN_CFG 0x186c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_IRQ_SUBSAMPLE_PATTERN_CFG_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_IRQ_SUBSAMPLE_PATTERN_CFG_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_EPOCH_IRQ_CFG 0x1870  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_EPOCH_IRQ_CFG_EPOCH0_LINE_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_EPOCH_IRQ_CFG_EPOCH0_LINE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_EPOCH_IRQ_CFG_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_EPOCH_IRQ_CFG_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_EPOCH_IRQ_CFG_EPOCH1_LINE_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_EPOCH_IRQ_CFG_EPOCH1_LINE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_EPOCH_IRQ_CFG_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_EPOCH_IRQ_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_DEBUG_1 0x19f0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_DEBUG_1_STATUS_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_DEBUG_1_STATUS_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_DEBUG_0 0x19f4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_DEBUG_0_FRAME_WIDTH_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_DEBUG_0_FRAME_WIDTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_DEBUG_0_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_DEBUG_0_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_DEBUG_0_FRAME_HEIGHT_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_DEBUG_0_FRAME_HEIGHT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_DEBUG_0_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_DEBUG_0_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_TEST_BUS_CTRL 0x19f8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_SPARE 0x19fc  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_SPARE_SPARE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_SPARE_SPARE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_HW_VERSION 0x1a00  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_HW_VERSION_STEP_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_HW_VERSION_STEP_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_HW_VERSION_REV_MASK 0xfff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_HW_VERSION_REV_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_CGC_OVERRIDE 0x1a08  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_CGC_OVERRIDE_CGC_OVERRIDE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_CGC_OVERRIDE_CGC_OVERRIDE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_CGC_OVERRIDE_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_CGC_OVERRIDE_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_MASK_0 0x1a18  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_MASK_0_COMP_REG_UPDATE_DONE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_MASK_0_COMP_REG_UPDATE_DONE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_MASK_0_COMP_BUF_DONE_MASK 0xf0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_MASK_0_COMP_BUF_DONE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_MASK_0_UNUSED0_MASK 0x3fffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_MASK_0_UNUSED0_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_MASK_0_VIOLATION_MASK 0x40000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_MASK_0_VIOLATION_SHIFT 0x1e
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_MASK_0_IMAGE_SIZE_VIOLATION_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_MASK_0_IMAGE_SIZE_VIOLATION_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_MASK_1 0x1a1c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_MASK_1_WR_CLIENT_BUF_DONE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_MASK_1_WR_CLIENT_BUF_DONE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_MASK_1_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_MASK_1_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_CLEAR_0 0x1a20  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_CLEAR_0_COMP_REG_UPDATE_DONE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_CLEAR_0_COMP_REG_UPDATE_DONE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_CLEAR_0_COMP_BUF_DONE_MASK 0xf0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_CLEAR_0_COMP_BUF_DONE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_CLEAR_0_UNUSED0_MASK 0x3fffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_CLEAR_0_UNUSED0_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_CLEAR_0_VIOLATION_MASK 0x40000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_CLEAR_0_VIOLATION_SHIFT 0x1e
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_CLEAR_0_IMAGE_SIZE_VIOLATION_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_CLEAR_0_IMAGE_SIZE_VIOLATION_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_CLEAR_1 0x1a24  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_CLEAR_1_WR_CLIENT_BUF_DONE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_CLEAR_1_WR_CLIENT_BUF_DONE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_CLEAR_1_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_CLEAR_1_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_STATUS_0 0x1a28  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_STATUS_0_COMP_REG_UPDATE_DONE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_STATUS_0_COMP_REG_UPDATE_DONE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_STATUS_0_COMP_BUF_DONE_MASK 0xf0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_STATUS_0_COMP_BUF_DONE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_STATUS_0_UNUSED0_MASK 0x3fffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_STATUS_0_UNUSED0_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_STATUS_0_VIOLATION_MASK 0x40000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_STATUS_0_VIOLATION_SHIFT 0x1e
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_STATUS_0_IMAGE_SIZE_VIOLATION_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_STATUS_0_IMAGE_SIZE_VIOLATION_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_STATUS_1 0x1a2c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_STATUS_1_WR_CLIENT_BUF_DONE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_STATUS_1_WR_CLIENT_BUF_DONE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_STATUS_1_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_STATUS_1_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_CMD 0x1a30  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_CMD_CLEAR_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_CMD_CLEAR_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_CMD_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_CMD_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_CMD_SET_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_CMD_SET_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_CMD_UNUSED1_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_CMD_UNUSED1_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_0 0x1a34  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_0_CFG_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_0_CFG_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_1 0x1a38  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_1_CFG_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_1_CFG_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_2 0x1a3c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_2_CFG_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_2_CFG_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_3 0x1a40  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_3_CFG_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_3_CFG_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_SET_0 0x1a50  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_SET_0_COMP_REG_UPDATE_DONE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_SET_0_COMP_REG_UPDATE_DONE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_SET_0_COMP_BUF_DONE_MASK 0xf0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_SET_0_COMP_BUF_DONE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_SET_0_UNUSED0_MASK 0x3fffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_SET_0_UNUSED0_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_SET_0_VIOLATION_MASK 0x40000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_SET_0_VIOLATION_SHIFT 0x1e
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_SET_0_IMAGE_SIZE_VIOLATION_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_SET_0_IMAGE_SIZE_VIOLATION_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_SET_1 0x1a54  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_SET_1_WR_CLIENT_BUF_DONE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_SET_1_WR_CLIENT_BUF_DONE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_SET_1_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_SET_1_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PWR_ISO_CFG 0x1a5c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PWR_ISO_CFG_PWR_ISO_ENABLE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PWR_ISO_CFG_PWR_ISO_ENABLE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PWR_ISO_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PWR_ISO_CFG_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_STATUS_CLEAR 0x1a60  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_STATUS_CLEAR_OVERFLOW_CLEAR_CMD_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_STATUS_CLEAR_OVERFLOW_CLEAR_CMD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_STATUS_CLEAR_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_STATUS_CLEAR_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_VIOLATION_STATUS 0x1a64  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_VIOLATION_STATUS_ERROR_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_VIOLATION_STATUS_ERROR_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_VIOLATION_STATUS_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_VIOLATION_STATUS_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_OVERFLOW_STATUS 0x1a68  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_OVERFLOW_STATUS_ERROR_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_OVERFLOW_STATUS_ERROR_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_OVERFLOW_STATUS_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_OVERFLOW_STATUS_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_IMAGE_SIZE_VIOLATION_STATUS 0x1a70  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_IMAGE_SIZE_VIOLATION_STATUS_ERROR_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_IMAGE_SIZE_VIOLATION_STATUS_ERROR_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_IMAGE_SIZE_VIOLATION_STATUS_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_IMAGE_SIZE_VIOLATION_STATUS_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_0 0x1a74  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_0_CNTR_START_CMD_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_0_CNTR_START_CMD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_0_CNTR_STOP_CMD_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_0_CNTR_STOP_CMD_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_0_CONTINUOUS_MODE_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_0_CONTINUOUS_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_0_UNUSED0_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_0_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_0_EVENT_SEL_MASK 0x70
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_0_EVENT_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_0_UNUSED1_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_0_UNUSED1_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_0_CLIENT_SEL_MASK 0x1f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_0_CLIENT_SEL_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_0_UNUSED2_MASK 0xe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_0_UNUSED2_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_0_WINDOW_START_SEL_MASK 0xf0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_0_WINDOW_START_SEL_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_0_WINDOW_END_SEL_MASK 0xf00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_0_WINDOW_END_SEL_SHIFT 0x14
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_0_NUM_WINDOW_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_0_NUM_WINDOW_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_1 0x1a78  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_1_CNTR_START_CMD_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_1_CNTR_START_CMD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_1_CNTR_STOP_CMD_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_1_CNTR_STOP_CMD_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_1_CONTINUOUS_MODE_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_1_CONTINUOUS_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_1_UNUSED0_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_1_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_1_EVENT_SEL_MASK 0x70
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_1_EVENT_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_1_UNUSED1_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_1_UNUSED1_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_1_CLIENT_SEL_MASK 0x1f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_1_CLIENT_SEL_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_1_UNUSED2_MASK 0xe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_1_UNUSED2_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_1_WINDOW_START_SEL_MASK 0xf0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_1_WINDOW_START_SEL_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_1_WINDOW_END_SEL_MASK 0xf00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_1_WINDOW_END_SEL_SHIFT 0x14
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_1_NUM_WINDOW_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_1_NUM_WINDOW_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_2 0x1a7c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_2_CNTR_START_CMD_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_2_CNTR_START_CMD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_2_CNTR_STOP_CMD_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_2_CNTR_STOP_CMD_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_2_CONTINUOUS_MODE_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_2_CONTINUOUS_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_2_UNUSED0_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_2_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_2_EVENT_SEL_MASK 0x70
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_2_EVENT_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_2_UNUSED1_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_2_UNUSED1_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_2_CLIENT_SEL_MASK 0x1f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_2_CLIENT_SEL_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_2_UNUSED2_MASK 0xe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_2_UNUSED2_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_2_WINDOW_START_SEL_MASK 0xf0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_2_WINDOW_START_SEL_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_2_WINDOW_END_SEL_MASK 0xf00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_2_WINDOW_END_SEL_SHIFT 0x14
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_2_NUM_WINDOW_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_2_NUM_WINDOW_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_3 0x1a80  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_3_CNTR_START_CMD_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_3_CNTR_START_CMD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_3_CNTR_STOP_CMD_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_3_CNTR_STOP_CMD_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_3_CONTINUOUS_MODE_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_3_CONTINUOUS_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_3_UNUSED0_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_3_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_3_EVENT_SEL_MASK 0x70
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_3_EVENT_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_3_UNUSED1_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_3_UNUSED1_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_3_CLIENT_SEL_MASK 0x1f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_3_CLIENT_SEL_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_3_UNUSED2_MASK 0xe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_3_UNUSED2_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_3_WINDOW_START_SEL_MASK 0xf0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_3_WINDOW_START_SEL_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_3_WINDOW_END_SEL_MASK 0xf00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_3_WINDOW_END_SEL_SHIFT 0x14
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_3_NUM_WINDOW_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_3_NUM_WINDOW_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_VAL_0 0x1a94  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_VAL_0_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_VAL_0_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_VAL_1 0x1a98  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_VAL_1_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_VAL_1_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_VAL_2 0x1a9c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_VAL_2_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_VAL_2_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_VAL_3 0x1aa0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_VAL_3_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_VAL_3_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_STATUS 0x1ab4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_STATUS_DONE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_STATUS_DONE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_STATUS_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_STATUS_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_MISR_CFG_0 0x1ab8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_MISR_CFG_0_MISR_0_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_MISR_CFG_0_MISR_0_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_MISR_CFG_0_MISR_1_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_MISR_CFG_0_MISR_1_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_MISR_CFG_0_UNUSED0_MASK 0xfffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_MISR_CFG_0_UNUSED0_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_MISR_CFG_0_MISR_0_SAMPLE_MODE_MASK 0x10000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_MISR_CFG_0_MISR_0_SAMPLE_MODE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_MISR_CFG_0_MISR_1_SAMPLE_MODE_MASK 0x20000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_MISR_CFG_0_MISR_1_SAMPLE_MODE_SHIFT 0x11
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_MISR_CFG_0_UNUSED1_MASK 0xfffc0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_MISR_CFG_0_UNUSED1_SHIFT 0x12

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_MISR_CFG_1 0x1abc  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_MISR_CFG_1_MISR_0_ID_MASK 0xff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_MISR_CFG_1_MISR_0_ID_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_MISR_CFG_1_MISR_1_ID_MASK 0xff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_MISR_CFG_1_MISR_1_ID_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_MISR_CFG_1_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_MISR_CFG_1_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_MISR_RD_SEL 0x1ac8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_MISR_RD_SEL_MISR_SEL_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_MISR_RD_SEL_MISR_SEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_MISR_RD_SEL_WORD_SEL_MASK 0x70
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_MISR_RD_SEL_WORD_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_MISR_RD_SEL_UNUSED0_MASK 0xffffff80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_MISR_RD_SEL_UNUSED0_SHIFT 0x7

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_MISR_RST 0x1acc  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_MISR_RST_RST_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_MISR_RST_RST_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_MISR_RST_UNUSED0_MASK 0xfffffffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_MISR_RST_UNUSED0_SHIFT 0x2

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_MISR_VAL 0x1ad0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_MISR_VAL_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_MISR_VAL_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_DEBUG_STATUS_TOP_CFG 0x1ad4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_DEBUG_STATUS_TOP_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_DEBUG_STATUS_TOP_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_DEBUG_STATUS_TOP_CFG_UNUSED0_MASK 0xffffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_DEBUG_STATUS_TOP_CFG_UNUSED0_SHIFT 0x8

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_DEBUG_STATUS_TOP_0 0x1ad8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_DEBUG_STATUS_TOP_0_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_DEBUG_STATUS_TOP_0_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_TEST_BUS_CTRL 0x1adc  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_TEST_BUS_CTRL_TEST_BUS_SOURCE_SEL_MASK 0xff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_TEST_BUS_CTRL_TEST_BUS_SOURCE_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_TEST_BUS_CTRL_TEST_BUS_INTERNAL_SEL_MASK 0xff000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_TEST_BUS_CTRL_TEST_BUS_INTERNAL_SEL_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_TEST_BUS_CTRL_UNUSED1_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_TEST_BUS_CTRL_UNUSED1_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_SPARE 0x1ae0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_SPARE_SPARE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_SPARE_SPARE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_CFG 0x1c00  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_CFG_VIRTUALFRAME_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_CFG_VIRTUALFRAME_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_CFG_FRAMEHEADER_EN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_CFG_FRAMEHEADER_EN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_CFG_ADDR_REUSE_EN_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_CFG_ADDR_REUSE_EN_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_CFG_AUTO_RECOVERY_EN_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_CFG_AUTO_RECOVERY_EN_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_CFG_UNUSED0_MASK 0xffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_CFG_UNUSED0_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_CFG_MODE_MASK 0x30000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_CFG_MODE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_CFG_UNUSED1_MASK 0xfffc0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_CFG_UNUSED1_SHIFT 0x12

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_ADDR_IMAGE 0x1c04  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_ADDR_FRAME_INCR 0x1c08  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_IMAGE_CFG_0 0x1c0c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_IMAGE_CFG_0_WIDTH_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_IMAGE_CFG_0_WIDTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_IMAGE_CFG_0_HEIGHT_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_IMAGE_CFG_0_HEIGHT_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_IMAGE_CFG_1 0x1c10  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_IMAGE_CFG_1_X_INIT_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_IMAGE_CFG_1_X_INIT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_IMAGE_CFG_1_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_IMAGE_CFG_1_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_IMAGE_CFG_2 0x1c14  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_IMAGE_CFG_2_STRIDE_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_IMAGE_CFG_2_STRIDE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_IMAGE_CFG_2_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_IMAGE_CFG_2_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_PACKER_CFG 0x1c18  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_PACKER_CFG_FORMAT_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_PACKER_CFG_FORMAT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_BW_LIMIT 0x1c1c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_BW_LIMIT_ENABLE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_BW_LIMIT_ENABLE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_ADDR_FRAME_HEADER 0x1c20  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_ADDR_FRAME_HEADER_INCR 0x1c24  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_FRAME_HEADER_CFG 0x1c28  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_LINE_DONE_CFG 0x1c2c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_LINE_DONE_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_LINE_DONE_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_LINE_DONE_CFG_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_LINE_DONE_CFG_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_LINE_DONE_CFG_LINE_COUNT_MASK 0xffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_LINE_DONE_CFG_LINE_COUNT_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_LINE_DONE_CFG_UNUSED1_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_LINE_DONE_CFG_UNUSED1_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_0 0x1c30  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_0_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_0_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_1 0x1c34  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_FRAMEDROP_CFG_0 0x1c38  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_FRAMEDROP_CFG_0_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_FRAMEDROP_CFG_0_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_FRAMEDROP_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_FRAMEDROP_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_FRAMEDROP_CFG_1 0x1c3c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_FRAMEDROP_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_FRAMEDROP_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG 0x1c60  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_BURST_LIMIT_CFG 0x1c64  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x2

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_ADDR_STATUS_0 0x1c68  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_ADDR_STATUS_1 0x1c6c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_ADDR_STATUS_2 0x1c70  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_MASK 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_ADDR_STATUS_2_UNUSED0_MASK 0x38
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_ADDR_STATUS_2_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_MASK 0x1c0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_ADDR_STATUS_2_UNUSED1_MASK 0xfffffe00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_ADDR_STATUS_2_UNUSED1_SHIFT 0x9

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_ADDR_STATUS_3 0x1c74  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG 0x1c78  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_DEBUG_STATUS_0 0x1c7c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_DEBUG_STATUS_1 0x1c80  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_CFG 0x1d00  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_CFG_VIRTUALFRAME_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_CFG_VIRTUALFRAME_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_CFG_FRAMEHEADER_EN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_CFG_FRAMEHEADER_EN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_CFG_ADDR_REUSE_EN_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_CFG_ADDR_REUSE_EN_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_CFG_AUTO_RECOVERY_EN_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_CFG_AUTO_RECOVERY_EN_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_CFG_UNUSED0_MASK 0xffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_CFG_UNUSED0_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_CFG_MODE_MASK 0x30000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_CFG_MODE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_CFG_UNUSED1_MASK 0xfffc0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_CFG_UNUSED1_SHIFT 0x12

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_ADDR_IMAGE 0x1d04  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_ADDR_FRAME_INCR 0x1d08  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_IMAGE_CFG_0 0x1d0c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_IMAGE_CFG_0_WIDTH_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_IMAGE_CFG_0_WIDTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_IMAGE_CFG_0_HEIGHT_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_IMAGE_CFG_0_HEIGHT_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_IMAGE_CFG_1 0x1d10  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_IMAGE_CFG_1_X_INIT_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_IMAGE_CFG_1_X_INIT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_IMAGE_CFG_1_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_IMAGE_CFG_1_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_IMAGE_CFG_2 0x1d14  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_IMAGE_CFG_2_STRIDE_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_IMAGE_CFG_2_STRIDE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_IMAGE_CFG_2_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_IMAGE_CFG_2_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_PACKER_CFG 0x1d18  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_PACKER_CFG_FORMAT_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_PACKER_CFG_FORMAT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_BW_LIMIT 0x1d1c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_BW_LIMIT_ENABLE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_BW_LIMIT_ENABLE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_ADDR_FRAME_HEADER 0x1d20  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_ADDR_FRAME_HEADER_INCR 0x1d24  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_FRAME_HEADER_CFG 0x1d28  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_LINE_DONE_CFG 0x1d2c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_LINE_DONE_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_LINE_DONE_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_LINE_DONE_CFG_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_LINE_DONE_CFG_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_LINE_DONE_CFG_LINE_COUNT_MASK 0xffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_LINE_DONE_CFG_LINE_COUNT_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_LINE_DONE_CFG_UNUSED1_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_LINE_DONE_CFG_UNUSED1_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_0 0x1d30  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_0_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_0_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_1 0x1d34  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_FRAMEDROP_CFG_0 0x1d38  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_FRAMEDROP_CFG_0_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_FRAMEDROP_CFG_0_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_FRAMEDROP_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_FRAMEDROP_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_FRAMEDROP_CFG_1 0x1d3c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_FRAMEDROP_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_FRAMEDROP_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG 0x1d60  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_BURST_LIMIT_CFG 0x1d64  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x2

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_ADDR_STATUS_0 0x1d68  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_ADDR_STATUS_1 0x1d6c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_ADDR_STATUS_2 0x1d70  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_MASK 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_ADDR_STATUS_2_UNUSED0_MASK 0x38
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_ADDR_STATUS_2_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_MASK 0x1c0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_ADDR_STATUS_2_UNUSED1_MASK 0xfffffe00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_ADDR_STATUS_2_UNUSED1_SHIFT 0x9

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_ADDR_STATUS_3 0x1d74  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG 0x1d78  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_DEBUG_STATUS_0 0x1d7c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_DEBUG_STATUS_1 0x1d80  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_CFG 0x1e00  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_CFG_VIRTUALFRAME_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_CFG_VIRTUALFRAME_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_CFG_FRAMEHEADER_EN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_CFG_FRAMEHEADER_EN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_CFG_ADDR_REUSE_EN_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_CFG_ADDR_REUSE_EN_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_CFG_AUTO_RECOVERY_EN_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_CFG_AUTO_RECOVERY_EN_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_CFG_UNUSED0_MASK 0xffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_CFG_UNUSED0_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_CFG_MODE_MASK 0x30000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_CFG_MODE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_CFG_UNUSED1_MASK 0xfffc0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_CFG_UNUSED1_SHIFT 0x12

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_ADDR_IMAGE 0x1e04  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_ADDR_FRAME_INCR 0x1e08  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_IMAGE_CFG_0 0x1e0c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_IMAGE_CFG_0_WIDTH_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_IMAGE_CFG_0_WIDTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_IMAGE_CFG_0_HEIGHT_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_IMAGE_CFG_0_HEIGHT_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_IMAGE_CFG_1 0x1e10  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_IMAGE_CFG_1_X_INIT_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_IMAGE_CFG_1_X_INIT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_IMAGE_CFG_1_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_IMAGE_CFG_1_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_IMAGE_CFG_2 0x1e14  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_IMAGE_CFG_2_STRIDE_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_IMAGE_CFG_2_STRIDE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_IMAGE_CFG_2_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_IMAGE_CFG_2_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_PACKER_CFG 0x1e18  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_PACKER_CFG_FORMAT_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_PACKER_CFG_FORMAT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_BW_LIMIT 0x1e1c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_BW_LIMIT_ENABLE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_BW_LIMIT_ENABLE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_ADDR_FRAME_HEADER 0x1e20  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_ADDR_FRAME_HEADER_INCR 0x1e24  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_FRAME_HEADER_CFG 0x1e28  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_LINE_DONE_CFG 0x1e2c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_LINE_DONE_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_LINE_DONE_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_LINE_DONE_CFG_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_LINE_DONE_CFG_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_LINE_DONE_CFG_LINE_COUNT_MASK 0xffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_LINE_DONE_CFG_LINE_COUNT_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_LINE_DONE_CFG_UNUSED1_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_LINE_DONE_CFG_UNUSED1_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_0 0x1e30  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_0_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_0_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_1 0x1e34  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_FRAMEDROP_CFG_0 0x1e38  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_FRAMEDROP_CFG_0_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_FRAMEDROP_CFG_0_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_FRAMEDROP_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_FRAMEDROP_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_FRAMEDROP_CFG_1 0x1e3c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_FRAMEDROP_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_FRAMEDROP_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG 0x1e60  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_BURST_LIMIT_CFG 0x1e64  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x2

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_ADDR_STATUS_0 0x1e68  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_ADDR_STATUS_1 0x1e6c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_ADDR_STATUS_2 0x1e70  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_MASK 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_ADDR_STATUS_2_UNUSED0_MASK 0x38
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_ADDR_STATUS_2_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_MASK 0x1c0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_ADDR_STATUS_2_UNUSED1_MASK 0xfffffe00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_ADDR_STATUS_2_UNUSED1_SHIFT 0x9

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_ADDR_STATUS_3 0x1e74  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG 0x1e78  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_DEBUG_STATUS_0 0x1e7c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_DEBUG_STATUS_1 0x1e80  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_CFG 0x1f00  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_CFG_VIRTUALFRAME_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_CFG_VIRTUALFRAME_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_CFG_FRAMEHEADER_EN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_CFG_FRAMEHEADER_EN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_CFG_ADDR_REUSE_EN_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_CFG_ADDR_REUSE_EN_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_CFG_AUTO_RECOVERY_EN_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_CFG_AUTO_RECOVERY_EN_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_CFG_UNUSED0_MASK 0xffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_CFG_UNUSED0_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_CFG_MODE_MASK 0x30000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_CFG_MODE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_CFG_UNUSED1_MASK 0xfffc0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_CFG_UNUSED1_SHIFT 0x12

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_ADDR_IMAGE 0x1f04  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_ADDR_FRAME_INCR 0x1f08  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_IMAGE_CFG_0 0x1f0c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_IMAGE_CFG_0_WIDTH_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_IMAGE_CFG_0_WIDTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_IMAGE_CFG_0_HEIGHT_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_IMAGE_CFG_0_HEIGHT_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_IMAGE_CFG_1 0x1f10  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_IMAGE_CFG_1_X_INIT_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_IMAGE_CFG_1_X_INIT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_IMAGE_CFG_1_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_IMAGE_CFG_1_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_IMAGE_CFG_2 0x1f14  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_IMAGE_CFG_2_STRIDE_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_IMAGE_CFG_2_STRIDE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_IMAGE_CFG_2_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_IMAGE_CFG_2_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_PACKER_CFG 0x1f18  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_PACKER_CFG_FORMAT_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_PACKER_CFG_FORMAT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_BW_LIMIT 0x1f1c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_BW_LIMIT_ENABLE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_BW_LIMIT_ENABLE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_ADDR_FRAME_HEADER 0x1f20  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_ADDR_FRAME_HEADER_INCR 0x1f24  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_FRAME_HEADER_CFG 0x1f28  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_LINE_DONE_CFG 0x1f2c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_LINE_DONE_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_LINE_DONE_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_LINE_DONE_CFG_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_LINE_DONE_CFG_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_LINE_DONE_CFG_LINE_COUNT_MASK 0xffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_LINE_DONE_CFG_LINE_COUNT_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_LINE_DONE_CFG_UNUSED1_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_LINE_DONE_CFG_UNUSED1_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_0 0x1f30  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_0_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_0_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_1 0x1f34  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_FRAMEDROP_CFG_0 0x1f38  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_FRAMEDROP_CFG_0_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_FRAMEDROP_CFG_0_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_FRAMEDROP_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_FRAMEDROP_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_FRAMEDROP_CFG_1 0x1f3c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_FRAMEDROP_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_FRAMEDROP_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG 0x1f60  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_BURST_LIMIT_CFG 0x1f64  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x2

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_ADDR_STATUS_0 0x1f68  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_ADDR_STATUS_1 0x1f6c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_ADDR_STATUS_2 0x1f70  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_MASK 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_ADDR_STATUS_2_UNUSED0_MASK 0x38
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_ADDR_STATUS_2_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_MASK 0x1c0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_ADDR_STATUS_2_UNUSED1_MASK 0xfffffe00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_ADDR_STATUS_2_UNUSED1_SHIFT 0x9

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_ADDR_STATUS_3 0x1f74  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG 0x1f78  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_DEBUG_STATUS_0 0x1f7c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_DEBUG_STATUS_1 0x1f80  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_HW_VERSION 0x2200  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_HW_VERSION_REVISION_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_HW_VERSION_REVISION_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_HW_VERSION_MINOR_VERSION_MASK 0xfff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_HW_VERSION_MINOR_VERSION_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_HW_VERSION_MAJOR_VERSION_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_HW_VERSION_MAJOR_VERSION_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_TITAN_VERSION 0x2204  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_TITAN_VERSION_STEP_MASK 0xff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_TITAN_VERSION_STEP_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_TITAN_VERSION_TIER_MASK 0xff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_TITAN_VERSION_TIER_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_TITAN_VERSION_GENERATION_MASK 0xff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_TITAN_VERSION_GENERATION_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_TITAN_VERSION_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_TITAN_VERSION_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_HW_CAPABILITY 0x2208  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_HW_CAPABILITY_NUM_OF_BUS_CLIENTS_MASK 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_HW_CAPABILITY_NUM_OF_BUS_CLIENTS_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_HW_CAPABILITY_MAIN_LINE_BUFFER_FEATURE_MASK 0x7fff8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_HW_CAPABILITY_MAIN_LINE_BUFFER_FEATURE_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_HW_CAPABILITY_UNUSED0_MASK 0x7ff80000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_HW_CAPABILITY_UNUSED0_SHIFT 0x13
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_HW_CAPABILITY_INPUT_FORMAT_FEATURE_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_HW_CAPABILITY_INPUT_FORMAT_FEATURE_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_RST_CMD 0x220c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_RST_CMD_CORE_HW_RST_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_RST_CMD_CORE_HW_RST_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_RST_CMD_CORE_SW_RST_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_RST_CMD_CORE_SW_RST_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_RST_CMD_RDI0_HW_RST_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_RST_CMD_RDI0_HW_RST_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_RST_CMD_RDI1_HW_RST_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_RST_CMD_RDI1_HW_RST_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_RST_CMD_RDI2_HW_RST_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_RST_CMD_RDI2_HW_RST_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_RST_CMD_RDI3_HW_RST_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_RST_CMD_RDI3_HW_RST_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_RST_CMD_UNUSED0_MASK 0xffffffc0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_RST_CMD_UNUSED0_SHIFT 0x6

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_CORE_CLK_CGC_OVERRIDE_0 0x2210  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_CORE_CLK_CGC_OVERRIDE_0_CAMIF_CLK_CGC_OVERRIDE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_CORE_CLK_CGC_OVERRIDE_0_CAMIF_CLK_CGC_OVERRIDE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_CORE_CLK_CGC_OVERRIDE_0_WE_CORE_CLK_CGC_OVERRIDE_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_CORE_CLK_CGC_OVERRIDE_0_WE_CORE_CLK_CGC_OVERRIDE_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_CORE_CLK_CGC_OVERRIDE_0_TOP_CORE_CLK_CGC_OVERRIDE_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_CORE_CLK_CGC_OVERRIDE_0_TOP_CORE_CLK_CGC_OVERRIDE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_CORE_CLK_CGC_OVERRIDE_0_CSID_CORE_CLK_CGC_OVERRIDE_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_CORE_CLK_CGC_OVERRIDE_0_CSID_CORE_CLK_CGC_OVERRIDE_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_CORE_CLK_CGC_OVERRIDE_0_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_CORE_CLK_CGC_OVERRIDE_0_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_AHB_CLK_CGC_OVERRIDE 0x2214  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_AHB_CLK_CGC_OVERRIDE_AHB_CLK_CGC_OVERRIDE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_AHB_CLK_CGC_OVERRIDE_AHB_CLK_CGC_OVERRIDE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_AHB_CLK_CGC_OVERRIDE_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_AHB_CLK_CGC_OVERRIDE_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_NOC_CLK_CGC_OVERRIDE 0x2218  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_NOC_CLK_CGC_OVERRIDE_NOC_CLK_CGC_OVERRIDE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_NOC_CLK_CGC_OVERRIDE_NOC_CLK_CGC_OVERRIDE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_NOC_CLK_CGC_OVERRIDE_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_NOC_CLK_CGC_OVERRIDE_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_REG_UPDATE_CMD 0x2220  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_REG_UPDATE_CMD_RDI0_UPDATE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_REG_UPDATE_CMD_RDI0_UPDATE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_REG_UPDATE_CMD_RDI1_UPDATE_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_REG_UPDATE_CMD_RDI1_UPDATE_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_REG_UPDATE_CMD_RDI2_UPDATE_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_REG_UPDATE_CMD_RDI2_UPDATE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_REG_UPDATE_CMD_RDI3_UPDATE_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_REG_UPDATE_CMD_RDI3_UPDATE_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_REG_UPDATE_CMD_RDI0_UPDATE_IMD_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_REG_UPDATE_CMD_RDI0_UPDATE_IMD_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_REG_UPDATE_CMD_RDI1_UPDATE_IMD_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_REG_UPDATE_CMD_RDI1_UPDATE_IMD_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_REG_UPDATE_CMD_RDI2_UPDATE_IMD_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_REG_UPDATE_CMD_RDI2_UPDATE_IMD_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_REG_UPDATE_CMD_RDI3_UPDATE_IMD_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_REG_UPDATE_CMD_RDI3_UPDATE_IMD_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_REG_UPDATE_CMD_UNUSED0_MASK 0xffffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_REG_UPDATE_CMD_UNUSED0_SHIFT 0x8

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CMD 0x2224  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CMD_CLEAR_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CMD_CLEAR_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CMD_SET_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CMD_SET_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CMD_UNUSED0_MASK 0xfffffffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CMD_UNUSED0_SHIFT 0x2

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_0 0x2228  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_0_RDI0_OVERFLOW_IRQ_MASK_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_0_RDI0_OVERFLOW_IRQ_MASK_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_0_RDI1_OVERFLOW_IRQ_MASK_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_0_RDI1_OVERFLOW_IRQ_MASK_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_0_RDI2_OVERFLOW_IRQ_MASK_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_0_RDI2_OVERFLOW_IRQ_MASK_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_0_RDI3_OVERFLOW_IRQ_MASK_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_0_RDI3_OVERFLOW_IRQ_MASK_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_0_BUS_WR_IRQ_MASK_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_0_BUS_WR_IRQ_MASK_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_0_RDI0_FRAME_DROP_IRQ_MASK_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_0_RDI0_FRAME_DROP_IRQ_MASK_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_0_RDI1_FRAME_DROP_IRQ_MASK_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_0_RDI1_FRAME_DROP_IRQ_MASK_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_0_RDI2_FRAME_DROP_IRQ_MASK_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_0_RDI2_FRAME_DROP_IRQ_MASK_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_0_RDI3_FRAME_DROP_IRQ_MASK_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_0_RDI3_FRAME_DROP_IRQ_MASK_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_0_UNUSED0_MASK 0x1fe00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_0_UNUSED0_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_0_RST_DONE_IRQ_MASK_MASK 0x20000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_0_RST_DONE_IRQ_MASK_SHIFT 0x11
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_0_UNUSED1_MASK 0xfffc0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_0_UNUSED1_SHIFT 0x12

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_1 0x222c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_1_RDI0_CAMIF_SOF_IRQ_MASK_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_1_RDI0_CAMIF_SOF_IRQ_MASK_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_1_RDI0_CAMIF_EOF_IRQ_MASK_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_1_RDI0_CAMIF_EOF_IRQ_MASK_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_1_RDI0_CAMIF_EPOCH0_IRQ_MASK_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_1_RDI0_CAMIF_EPOCH0_IRQ_MASK_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_1_RDI0_CAMIF_EPOCH1_IRQ_MASK_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_1_RDI0_CAMIF_EPOCH1_IRQ_MASK_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_1_RDI1_CAMIF_SOF_IRQ_MASK_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_1_RDI1_CAMIF_SOF_IRQ_MASK_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_1_RDI1_CAMIF_EOF_IRQ_MASK_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_1_RDI1_CAMIF_EOF_IRQ_MASK_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_1_RDI1_CAMIF_EPOCH0_IRQ_MASK_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_1_RDI1_CAMIF_EPOCH0_IRQ_MASK_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_1_RDI1_CAMIF_EPOCH1_IRQ_MASK_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_1_RDI1_CAMIF_EPOCH1_IRQ_MASK_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_1_RDI2_CAMIF_SOF_IRQ_MASK_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_1_RDI2_CAMIF_SOF_IRQ_MASK_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_1_RDI2_CAMIF_EOF_IRQ_MASK_MASK 0x200
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_1_RDI2_CAMIF_EOF_IRQ_MASK_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_1_RDI2_CAMIF_EPOCH0_IRQ_MASK_MASK 0x400
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_1_RDI2_CAMIF_EPOCH0_IRQ_MASK_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_1_RDI2_CAMIF_EPOCH1_IRQ_MASK_MASK 0x800
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_1_RDI2_CAMIF_EPOCH1_IRQ_MASK_SHIFT 0xb
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_1_RDI3_CAMIF_SOF_IRQ_MASK_MASK 0x1000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_1_RDI3_CAMIF_SOF_IRQ_MASK_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_1_RDI3_CAMIF_EOF_IRQ_MASK_MASK 0x2000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_1_RDI3_CAMIF_EOF_IRQ_MASK_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_1_RDI3_CAMIF_EPOCH0_IRQ_MASK_MASK 0x4000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_1_RDI3_CAMIF_EPOCH0_IRQ_MASK_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_1_RDI3_CAMIF_EPOCH1_IRQ_MASK_MASK 0x8000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_1_RDI3_CAMIF_EPOCH1_IRQ_MASK_SHIFT 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_1_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_1_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_2 0x2230  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_2_UNUSED0_MASK 0xff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_2_UNUSED0_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_2_RDI0_CAMIF_VIOLATION_IRQ_MASK_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_2_RDI0_CAMIF_VIOLATION_IRQ_MASK_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_2_RDI1_CAMIF_VIOLATION_IRQ_MASK_MASK 0x200
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_2_RDI1_CAMIF_VIOLATION_IRQ_MASK_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_2_RDI2_CAMIF_VIOLATION_IRQ_MASK_MASK 0x400
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_2_RDI2_CAMIF_VIOLATION_IRQ_MASK_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_2_RDI3_CAMIF_VIOLATION_IRQ_MASK_MASK 0x800
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_2_RDI3_CAMIF_VIOLATION_IRQ_MASK_SHIFT 0xb
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_2_DIAG_VIOLATION_IRQ_MASK_MASK 0x1000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_2_DIAG_VIOLATION_IRQ_MASK_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_2_UNUSED1_MASK 0xffffe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_2_UNUSED1_SHIFT 0xd

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_0 0x2234  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_0_RDI0_OVERFLOW_IRQ_CLEAR_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_0_RDI0_OVERFLOW_IRQ_CLEAR_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_0_RDI1_OVERFLOW_IRQ_CLEAR_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_0_RDI1_OVERFLOW_IRQ_CLEAR_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_0_RDI2_OVERFLOW_IRQ_CLEAR_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_0_RDI2_OVERFLOW_IRQ_CLEAR_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_0_RDI3_OVERFLOW_IRQ_CLEAR_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_0_RDI3_OVERFLOW_IRQ_CLEAR_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_0_BUS_WR_IRQ_CLEAR_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_0_BUS_WR_IRQ_CLEAR_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_0_RDI0_FRAME_DROP_IRQ_CLEAR_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_0_RDI0_FRAME_DROP_IRQ_CLEAR_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_0_RDI1_FRAME_DROP_IRQ_CLEAR_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_0_RDI1_FRAME_DROP_IRQ_CLEAR_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_0_RDI2_FRAME_DROP_IRQ_CLEAR_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_0_RDI2_FRAME_DROP_IRQ_CLEAR_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_0_RDI3_FRAME_DROP_IRQ_CLEAR_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_0_RDI3_FRAME_DROP_IRQ_CLEAR_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_0_UNUSED0_MASK 0x1fe00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_0_UNUSED0_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_0_RST_DONE_IRQ_CLEAR_MASK 0x20000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_0_RST_DONE_IRQ_CLEAR_SHIFT 0x11
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_0_UNUSED1_MASK 0xfffc0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_0_UNUSED1_SHIFT 0x12

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_1 0x2238  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_1_RDI0_CAMIF_SOF_IRQ_CLEAR_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_1_RDI0_CAMIF_SOF_IRQ_CLEAR_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_1_RDI0_CAMIF_EOF_IRQ_CLEAR_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_1_RDI0_CAMIF_EOF_IRQ_CLEAR_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_1_RDI0_CAMIF_EPOCH0_IRQ_CLEAR_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_1_RDI0_CAMIF_EPOCH0_IRQ_CLEAR_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_1_RDI0_CAMIF_EPOCH1_IRQ_CLEAR_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_1_RDI0_CAMIF_EPOCH1_IRQ_CLEAR_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_1_RDI1_CAMIF_SOF_IRQ_CLEAR_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_1_RDI1_CAMIF_SOF_IRQ_CLEAR_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_1_RDI1_CAMIF_EOF_IRQ_CLEAR_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_1_RDI1_CAMIF_EOF_IRQ_CLEAR_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_1_RDI1_CAMIF_EPOCH0_IRQ_CLEAR_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_1_RDI1_CAMIF_EPOCH0_IRQ_CLEAR_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_1_RDI1_CAMIF_EPOCH1_IRQ_CLEAR_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_1_RDI1_CAMIF_EPOCH1_IRQ_CLEAR_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_1_RDI2_CAMIF_SOF_IRQ_CLEAR_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_1_RDI2_CAMIF_SOF_IRQ_CLEAR_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_1_RDI2_CAMIF_EOF_IRQ_CLEAR_MASK 0x200
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_1_RDI2_CAMIF_EOF_IRQ_CLEAR_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_1_RDI2_CAMIF_EPOCH0_IRQ_CLEAR_MASK 0x400
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_1_RDI2_CAMIF_EPOCH0_IRQ_CLEAR_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_1_RDI2_CAMIF_EPOCH1_IRQ_CLEAR_MASK 0x800
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_1_RDI2_CAMIF_EPOCH1_IRQ_CLEAR_SHIFT 0xb
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_1_RDI3_CAMIF_SOF_IRQ_CLEAR_MASK 0x1000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_1_RDI3_CAMIF_SOF_IRQ_CLEAR_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_1_RDI3_CAMIF_EOF_IRQ_CLEAR_MASK 0x2000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_1_RDI3_CAMIF_EOF_IRQ_CLEAR_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_1_RDI3_CAMIF_EPOCH0_IRQ_CLEAR_MASK 0x4000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_1_RDI3_CAMIF_EPOCH0_IRQ_CLEAR_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_1_RDI3_CAMIF_EPOCH1_IRQ_CLEAR_MASK 0x8000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_1_RDI3_CAMIF_EPOCH1_IRQ_CLEAR_SHIFT 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_1_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_1_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_2 0x223c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_2_UNUSED0_MASK 0xff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_2_UNUSED0_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_2_RDI0_CAMIF_VIOLATION_IRQ_CLEAR_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_2_RDI0_CAMIF_VIOLATION_IRQ_CLEAR_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_2_RDI1_CAMIF_VIOLATION_IRQ_CLEAR_MASK 0x200
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_2_RDI1_CAMIF_VIOLATION_IRQ_CLEAR_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_2_RDI2_CAMIF_VIOLATION_IRQ_CLEAR_MASK 0x400
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_2_RDI2_CAMIF_VIOLATION_IRQ_CLEAR_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_2_RDI3_CAMIF_VIOLATION_IRQ_CLEAR_MASK 0x800
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_2_RDI3_CAMIF_VIOLATION_IRQ_CLEAR_SHIFT 0xb
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_2_DIAG_VIOLATION_IRQ_CLEAR_MASK 0x1000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_2_DIAG_VIOLATION_IRQ_CLEAR_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_2_UNUSED1_MASK 0xffffe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_2_UNUSED1_SHIFT 0xd

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_0 0x2240  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_0_RDI0_OVERFLOW_IRQ_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_0_RDI0_OVERFLOW_IRQ_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_0_RDI1_OVERFLOW_IRQ_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_0_RDI1_OVERFLOW_IRQ_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_0_RDI2_OVERFLOW_IRQ_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_0_RDI2_OVERFLOW_IRQ_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_0_RDI3_OVERFLOW_IRQ_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_0_RDI3_OVERFLOW_IRQ_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_0_BUS_WR_IRQ_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_0_BUS_WR_IRQ_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_0_RDI0_FRAME_DROP_IRQ_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_0_RDI0_FRAME_DROP_IRQ_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_0_RDI1_FRAME_DROP_IRQ_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_0_RDI1_FRAME_DROP_IRQ_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_0_RDI2_FRAME_DROP_IRQ_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_0_RDI2_FRAME_DROP_IRQ_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_0_RDI3_FRAME_DROP_IRQ_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_0_RDI3_FRAME_DROP_IRQ_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_0_UNUSED0_MASK 0x1fe00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_0_UNUSED0_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_0_RST_DONE_IRQ_MASK 0x20000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_0_RST_DONE_IRQ_SHIFT 0x11
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_0_UNUSED1_MASK 0xfffc0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_0_UNUSED1_SHIFT 0x12

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_1 0x2244  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_1_RDI0_CAMIF_SOF_IRQ_STATUS_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_1_RDI0_CAMIF_SOF_IRQ_STATUS_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_1_RDI0_CAMIF_EOF_IRQ_STATUS_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_1_RDI0_CAMIF_EOF_IRQ_STATUS_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_1_RDI0_CAMIF_EPOCH0_IRQ_STATUS_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_1_RDI0_CAMIF_EPOCH0_IRQ_STATUS_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_1_RDI0_CAMIF_EPOCH1_IRQ_STATUS_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_1_RDI0_CAMIF_EPOCH1_IRQ_STATUS_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_1_RDI1_CAMIF_SOF_IRQ_STATUS_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_1_RDI1_CAMIF_SOF_IRQ_STATUS_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_1_RDI1_CAMIF_EOF_IRQ_STATUS_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_1_RDI1_CAMIF_EOF_IRQ_STATUS_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_1_RDI1_CAMIF_EPOCH0_IRQ_STATUS_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_1_RDI1_CAMIF_EPOCH0_IRQ_STATUS_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_1_RDI1_CAMIF_EPOCH1_IRQ_STATUS_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_1_RDI1_CAMIF_EPOCH1_IRQ_STATUS_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_1_RDI2_CAMIF_SOF_IRQ_STATUS_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_1_RDI2_CAMIF_SOF_IRQ_STATUS_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_1_RDI2_CAMIF_EOF_IRQ_STATUS_MASK 0x200
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_1_RDI2_CAMIF_EOF_IRQ_STATUS_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_1_RDI2_CAMIF_EPOCH0_IRQ_STATUS_MASK 0x400
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_1_RDI2_CAMIF_EPOCH0_IRQ_STATUS_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_1_RDI2_CAMIF_EPOCH1_IRQ_STATUS_MASK 0x800
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_1_RDI2_CAMIF_EPOCH1_IRQ_STATUS_SHIFT 0xb
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_1_RDI3_CAMIF_SOF_IRQ_STATUS_MASK 0x1000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_1_RDI3_CAMIF_SOF_IRQ_STATUS_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_1_RDI3_CAMIF_EOF_IRQ_STATUS_MASK 0x2000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_1_RDI3_CAMIF_EOF_IRQ_STATUS_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_1_RDI3_CAMIF_EPOCH0_IRQ_STATUS_MASK 0x4000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_1_RDI3_CAMIF_EPOCH0_IRQ_STATUS_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_1_RDI3_CAMIF_EPOCH1_IRQ_STATUS_MASK 0x8000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_1_RDI3_CAMIF_EPOCH1_IRQ_STATUS_SHIFT 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_1_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_1_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_2 0x2248  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_2_UNUSED0_MASK 0xff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_2_UNUSED0_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_2_RDI0_CAMIF_VIOLATION_IRQ_STATUS_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_2_RDI0_CAMIF_VIOLATION_IRQ_STATUS_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_2_RDI1_CAMIF_VIOLATION_IRQ_STATUS_MASK 0x200
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_2_RDI1_CAMIF_VIOLATION_IRQ_STATUS_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_2_RDI2_CAMIF_VIOLATION_IRQ_STATUS_MASK 0x400
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_2_RDI2_CAMIF_VIOLATION_IRQ_STATUS_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_2_RDI3_CAMIF_VIOLATION_IRQ_STATUS_MASK 0x800
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_2_RDI3_CAMIF_VIOLATION_IRQ_STATUS_SHIFT 0xb
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_2_DIAG_VIOLATION_IRQ_STATUS_MASK 0x1000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_2_DIAG_VIOLATION_IRQ_STATUS_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_2_UNUSED1_MASK 0xffffe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_2_UNUSED1_SHIFT 0xd

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_SET 0x224c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_SET_UNUSED0_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_SET_UNUSED0_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_SET_BUS_WR_IRQ_SET_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_SET_BUS_WR_IRQ_SET_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_SET_UNUSED1_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_SET_UNUSED1_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DIAG_CFG 0x2250  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DIAG_CFG_RDI0_FRM_CNT_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DIAG_CFG_RDI0_FRM_CNT_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DIAG_CFG_RDI1_FRM_CNT_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DIAG_CFG_RDI1_FRM_CNT_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DIAG_CFG_RDI2_FRM_CNT_EN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DIAG_CFG_RDI2_FRM_CNT_EN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DIAG_CFG_RDI3_FRM_CNT_EN_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DIAG_CFG_RDI3_FRM_CNT_EN_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DIAG_CFG_SENSOR_SEL_MASK 0x30
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DIAG_CFG_SENSOR_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DIAG_CFG_DIAG_EN_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DIAG_CFG_DIAG_EN_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DIAG_CFG_UNUSED0_MASK 0xffffff80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DIAG_CFG_UNUSED0_SHIFT 0x7

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DIAG_SENSOR_STATUS 0x2254  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DIAG_SENSOR_STATUS_SENSOR_HBI_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DIAG_SENSOR_STATUS_SENSOR_HBI_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DIAG_SENSOR_STATUS_SENSOR_NEQ_HBI_MASK 0x4000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DIAG_SENSOR_STATUS_SENSOR_NEQ_HBI_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DIAG_SENSOR_STATUS_SENSOR_HBI_MIN_ERROR_MASK 0x8000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DIAG_SENSOR_STATUS_SENSOR_HBI_MIN_ERROR_SHIFT 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DIAG_SENSOR_STATUS_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DIAG_SENSOR_STATUS_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0 0x2258  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0_RDI0_CAMIF_FRM_CNT_MASK 0xff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0_RDI0_CAMIF_FRM_CNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0_RDI1_CAMIF_FRM_CNT_MASK 0xff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0_RDI1_CAMIF_FRM_CNT_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0_RDI2_CAMIF_FRM_CNT_MASK 0xff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0_RDI2_CAMIF_FRM_CNT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0_RDI3_CAMIF_FRM_CNT_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0_RDI3_CAMIF_FRM_CNT_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DEBUG_0 0x225c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DEBUG_0_STATUS_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DEBUG_0_STATUS_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_SPARE 0x2260  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_SPARE_SPARE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_SPARE_SPARE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_SCRATCH 0x2264  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_SCRATCH_STATUS_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_SCRATCH_STATUS_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DEBUG_1 0x2268  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DEBUG_1_STATUS_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DEBUG_1_STATUS_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DEBUG_2 0x226c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DEBUG_2_STATUS_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DEBUG_2_STATUS_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DEBUG_3 0x2270  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DEBUG_3_STATUS_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DEBUG_3_STATUS_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DEBUG_CFG 0x2274  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DEBUG_CFG_DEBUG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DEBUG_CFG_DEBUG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DEBUG_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DEBUG_CFG_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_HW_VERSION 0x2400  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_HW_VERSION_STEP_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_HW_VERSION_STEP_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_HW_VERSION_REV_MASK 0xfff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_HW_VERSION_REV_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CFG0 0x2404  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CFG0_CGC_MODE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CFG0_CGC_MODE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CFG0_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CFG0_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CTRL 0x2408  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CTRL_GLOBAL_HALT_CMD_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CTRL_GLOBAL_HALT_CMD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CTRL_UNUSED0_MASK 0xfffffffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CTRL_UNUSED0_SHIFT 0x2

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RESET 0x240c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RESET_IFE_CLK_DOMAIN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RESET_IFE_CLK_DOMAIN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RESET_PHY_CLK_DOMAIN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RESET_PHY_CLK_DOMAIN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RESET_CSID_CLK_DOMAIN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RESET_CSID_CLK_DOMAIN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RESET_SW_REGS_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RESET_SW_REGS_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RESET_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RESET_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RST_STROBES 0x2410  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RST_STROBES_RST_STROBES_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RST_STROBES_RST_STROBES_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RST_STROBES_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RST_STROBES_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TEST_BUS_CTRL 0x2414  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TEST_BUS_CTRL_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TEST_BUS_CTRL_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TEST_BUS_CTRL_DOMAIN_SEL_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TEST_BUS_CTRL_DOMAIN_SEL_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_IRQ_STATUS 0x2420  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_IRQ_STATUS_STATUS_VEC_MASK 0xfffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_IRQ_STATUS_STATUS_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_IRQ_STATUS_UNUSED0_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_IRQ_STATUS_UNUSED0_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_IRQ_MASK 0x2424  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_IRQ_MASK_MASK_VEC_MASK 0xfffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_IRQ_MASK_MASK_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_IRQ_MASK_UNUSED0_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_IRQ_MASK_UNUSED0_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_IRQ_CLEAR 0x2428  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_IRQ_CLEAR_CLEAR_VEC_MASK 0xfffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_IRQ_CLEAR_CLEAR_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_IRQ_CLEAR_UNUSED0_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_IRQ_CLEAR_UNUSED0_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_IRQ_SET 0x242c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_IRQ_SET_SET_VEC_MASK 0xfffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_IRQ_SET_SET_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_IRQ_SET_UNUSED0_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_IRQ_SET_UNUSED0_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_IRQ_STATUS 0x2430  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_IRQ_STATUS_STATUS_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_IRQ_STATUS_STATUS_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_IRQ_STATUS_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_IRQ_STATUS_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_IRQ_MASK 0x2434  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_IRQ_MASK_MASK_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_IRQ_MASK_MASK_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_IRQ_MASK_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_IRQ_MASK_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_IRQ_CLEAR 0x2438  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_IRQ_CLEAR_CLEAR_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_IRQ_CLEAR_CLEAR_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_IRQ_CLEAR_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_IRQ_CLEAR_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_IRQ_SET 0x243c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_IRQ_SET_SET_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_IRQ_SET_SET_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_IRQ_SET_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_IRQ_SET_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_IRQ_STATUS 0x2440  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_IRQ_STATUS_STATUS_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_IRQ_STATUS_STATUS_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_IRQ_STATUS_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_IRQ_STATUS_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_IRQ_MASK 0x2444  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_IRQ_MASK_MASK_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_IRQ_MASK_MASK_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_IRQ_MASK_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_IRQ_MASK_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_IRQ_CLEAR 0x2448  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_IRQ_CLEAR_CLEAR_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_IRQ_CLEAR_CLEAR_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_IRQ_CLEAR_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_IRQ_CLEAR_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_IRQ_SET 0x244c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_IRQ_SET_SET_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_IRQ_SET_SET_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_IRQ_SET_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_IRQ_SET_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_IRQ_STATUS 0x2450  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_IRQ_STATUS_STATUS_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_IRQ_STATUS_STATUS_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_IRQ_STATUS_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_IRQ_STATUS_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_IRQ_MASK 0x2454  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_IRQ_MASK_MASK_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_IRQ_MASK_MASK_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_IRQ_MASK_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_IRQ_MASK_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_IRQ_CLEAR 0x2458  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_IRQ_CLEAR_CLEAR_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_IRQ_CLEAR_CLEAR_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_IRQ_CLEAR_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_IRQ_CLEAR_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_IRQ_SET 0x245c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_IRQ_SET_SET_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_IRQ_SET_SET_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_IRQ_SET_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_IRQ_SET_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_IRQ_STATUS 0x2460  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_IRQ_STATUS_STATUS_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_IRQ_STATUS_STATUS_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_IRQ_STATUS_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_IRQ_STATUS_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_IRQ_MASK 0x2464  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_IRQ_MASK_MASK_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_IRQ_MASK_MASK_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_IRQ_MASK_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_IRQ_MASK_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_IRQ_CLEAR 0x2468  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_IRQ_CLEAR_CLEAR_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_IRQ_CLEAR_CLEAR_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_IRQ_CLEAR_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_IRQ_CLEAR_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_IRQ_SET 0x246c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_IRQ_SET_SET_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_IRQ_SET_SET_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_IRQ_SET_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_IRQ_SET_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TOP_IRQ_STATUS 0x2470  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TOP_IRQ_STATUS_STATUS_VEC_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TOP_IRQ_STATUS_STATUS_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TOP_IRQ_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TOP_IRQ_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TOP_IRQ_MASK 0x2474  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TOP_IRQ_MASK_MASK_VEC_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TOP_IRQ_MASK_MASK_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TOP_IRQ_MASK_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TOP_IRQ_MASK_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TOP_IRQ_CLEAR 0x2478  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TOP_IRQ_CLEAR_CLEAR_VEC_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TOP_IRQ_CLEAR_CLEAR_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TOP_IRQ_CLEAR_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TOP_IRQ_CLEAR_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TOP_IRQ_SET 0x247c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TOP_IRQ_SET_SET_VEC_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TOP_IRQ_SET_SET_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TOP_IRQ_SET_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TOP_IRQ_SET_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_IRQ_CMD 0x2480  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_IRQ_CMD_CLEAR_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_IRQ_CMD_CLEAR_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_IRQ_CMD_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_IRQ_CMD_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_IRQ_CMD_SET_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_IRQ_CMD_SET_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_IRQ_CMD_UNUSED1_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_IRQ_CMD_UNUSED1_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_SPARE 0x2490  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_SPARE_SPARE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_SPARE_SPARE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CFG0 0x2500  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CFG0_NUM_ACTIVE_LANES_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CFG0_NUM_ACTIVE_LANES_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CFG0_UNUSED0_MASK 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CFG0_UNUSED0_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CFG0_DL0_INPUT_SEL_MASK 0x30
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CFG0_DL0_INPUT_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CFG0_UNUSED1_MASK 0xc0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CFG0_UNUSED1_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CFG0_DL1_INPUT_SEL_MASK 0x300
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CFG0_DL1_INPUT_SEL_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CFG0_UNUSED2_MASK 0xc00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CFG0_UNUSED2_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CFG0_DL2_INPUT_SEL_MASK 0x3000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CFG0_DL2_INPUT_SEL_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CFG0_UNUSED3_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CFG0_UNUSED3_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CFG0_DL3_INPUT_SEL_MASK 0x30000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CFG0_DL3_INPUT_SEL_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CFG0_UNUSED4_MASK 0xc0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CFG0_UNUSED4_SHIFT 0x12
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CFG0_PHY_NUM_SEL_MASK 0x700000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CFG0_PHY_NUM_SEL_SHIFT 0x14
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CFG0_UNUSED5_MASK 0x800000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CFG0_UNUSED5_SHIFT 0x17
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CFG0_PHY_TYPE_SEL_MASK 0x1000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CFG0_PHY_TYPE_SEL_SHIFT 0x18
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CFG0_UNUSED6_MASK 0xfe000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CFG0_UNUSED6_SHIFT 0x19

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CFG1 0x2504  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CFG1_PACKET_ECC_CORRECTION_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CFG1_PACKET_ECC_CORRECTION_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CFG1_DE_SCRAMBLE_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CFG1_DE_SCRAMBLE_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CFG1_VC_MODE_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CFG1_VC_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CFG1_UNUSED0_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CFG1_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CFG1_COMPLETE_STREAM_EN_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CFG1_COMPLETE_STREAM_EN_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CFG1_COMPLETE_STREAM_FRAME_TIMING_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CFG1_COMPLETE_STREAM_FRAME_TIMING_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CFG1_MISR_EN_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CFG1_MISR_EN_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CFG1_CGC_MODE_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CFG1_CGC_MODE_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CFG1_UNUSED1_MASK 0xffffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CFG1_UNUSED1_SHIFT 0x8

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURE_CTRL 0x2508  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURE_CTRL_LONG_PKT_CAPTURE_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURE_CTRL_LONG_PKT_CAPTURE_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURE_CTRL_SHORT_PKT_CAPTURE_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURE_CTRL_SHORT_PKT_CAPTURE_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURE_CTRL_CPHY_PKT_CAPTURE_EN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURE_CTRL_CPHY_PKT_CAPTURE_EN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURE_CTRL_UNUSED0_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURE_CTRL_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURE_CTRL_LONG_PKT_CAPTURE_VC_DT_MASK 0x7ff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURE_CTRL_LONG_PKT_CAPTURE_VC_DT_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURE_CTRL_SHORT_PKT_CAPTURE_VC_MASK 0xf8000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURE_CTRL_SHORT_PKT_CAPTURE_VC_SHIFT 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURE_CTRL_CPHY_PKT_CAPTURE_VC_DT_MASK 0x7ff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURE_CTRL_CPHY_PKT_CAPTURE_VC_DT_SHIFT 0x14
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURE_CTRL_UNUSED1_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURE_CTRL_UNUSED1_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_RST_STROBES 0x2510  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_RST_STROBES_RST_STROBES_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_RST_STROBES_RST_STROBES_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_RST_STROBES_UNUSED0_MASK 0xffffc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_RST_STROBES_UNUSED0_SHIFT 0xe

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0 0x2520  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_WC_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_WC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_DT_MASK 0x3f0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_DT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_VC_MASK 0x7c00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_VC_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_UNUSED0_MASK 0xf8000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_UNUSED0_SHIFT 0x1b

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_1 0x2524  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_1_ECC_MASK 0x3f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_1_ECC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_1_UNUSED0_MASK 0xffffffc0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_1_UNUSED0_SHIFT 0x6

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0 0x2528  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_FRAME_LINE_COUNT_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_FRAME_LINE_COUNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_DT_MASK 0x3f0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_DT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_VC_MASK 0x7c00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_VC_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_UNUSED0_MASK 0xf8000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_UNUSED0_SHIFT 0x1b

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_1 0x252c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_1_ECC_MASK 0x3f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_1_ECC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_1_UNUSED0_MASK 0xffffffc0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_1_UNUSED0_SHIFT 0x6

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0 0x2530  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_WC_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_WC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_DT_MASK 0x3f0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_DT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_VC_MASK 0x7c00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_VC_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_UNUSED0_MASK 0xf8000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_UNUSED0_SHIFT 0x1b

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_1 0x2534  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_1_ECC_MASK 0x3f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_1_ECC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_1_UNUSED0_MASK 0xffffffc0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_1_UNUSED0_SHIFT 0x6

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_FTR 0x2538  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_FTR_EXPECTED_CRC_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_FTR_EXPECTED_CRC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_FTR_CALCULATED_CRC_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_FTR_CALCULATED_CRC_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR 0x253c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_WC_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_WC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_DT_MASK 0x3f0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_DT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_VC_MASK 0x7c00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_VC_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_UNUSED0_MASK 0xf8000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_UNUSED0_SHIFT 0x1b

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_LANE0_MISR 0x2550  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_LANE0_MISR_MISR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_LANE0_MISR_MISR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_LANE1_MISR 0x2554  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_LANE1_MISR_MISR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_LANE1_MISR_MISR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_LANE2_MISR 0x2558  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_LANE2_MISR_MISR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_LANE2_MISR_MISR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_LANE3_MISR 0x255c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_LANE3_MISR_MISR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_LANE3_MISR_MISR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_TOTAL_PKTS_RCVD 0x2560  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_TOTAL_PKTS_RCVD_TOTAL_PKTS_RCVD_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_TOTAL_PKTS_RCVD_TOTAL_PKTS_RCVD_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_STATS_ECC 0x2564  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_STATS_ECC_TOTAL_RECOVERED_PKTS_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_STATS_ECC_TOTAL_RECOVERED_PKTS_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_STATS_ECC_TOTAL_UNRECOVERABLE_PKTS_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_STATS_ECC_TOTAL_UNRECOVERABLE_PKTS_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_TOTAL_CRC_ERRORS 0x2568  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_TOTAL_CRC_ERRORS_TOTAL_CRC_ERRORS_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_TOTAL_CRC_ERRORS_TOTAL_CRC_ERRORS_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_TOTAL_CRC_ERRORS_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_TOTAL_CRC_ERRORS_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG0 0x2570  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG0_LANE1_SEED_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG0_LANE1_SEED_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG0_LANE0_SEED_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG0_LANE0_SEED_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG1 0x2574  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG1_LANE3_SEED_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG1_LANE3_SEED_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG1_LANE2_SEED_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG1_LANE2_SEED_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG0 0x2578  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG0_LANE1_SEED_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG0_LANE1_SEED_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG0_LANE0_SEED_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG0_LANE0_SEED_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG1 0x257c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG1_LANE3_SEED_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG1_LANE3_SEED_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG1_LANE2_SEED_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG1_LANE2_SEED_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG0 0x2580  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG0_LANE1_SEED_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG0_LANE1_SEED_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG0_LANE0_SEED_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG0_LANE0_SEED_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG1 0x2584  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG1_LANE3_SEED_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG1_LANE3_SEED_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG1_LANE2_SEED_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG1_LANE2_SEED_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG0 0x2588  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG0_LANE1_SEED_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG0_LANE1_SEED_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG0_LANE0_SEED_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG0_LANE0_SEED_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG1 0x258c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG1_LANE3_SEED_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG1_LANE3_SEED_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG1_LANE2_SEED_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG1_LANE2_SEED_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0 0x2600  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_BYTE_CNTR_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_BYTE_CNTR_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_FORMAT_MEASURE_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_FORMAT_MEASURE_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_TIMESTAMP_EN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_TIMESTAMP_EN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_DROP_H_EN_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_DROP_H_EN_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_DROP_V_EN_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_DROP_V_EN_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_CROP_H_EN_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_CROP_H_EN_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_CROP_V_EN_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_CROP_V_EN_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_MISR_EN_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_MISR_EN_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_CGC_MODE_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_CGC_MODE_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_PLAIN_ALIGNMENT_MASK 0x200
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_PLAIN_ALIGNMENT_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_PLAIN_FORMAT_MASK 0xc00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_PLAIN_FORMAT_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_DT_MASK 0x3f0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_DT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_VC_MASK 0x7c00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_VC_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_DT_ID_MASK 0x18000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_DT_ID_SHIFT 0x1b
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_EARLY_EOF_EN_MASK 0x20000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_EARLY_EOF_EN_SHIFT 0x1d
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_PACKING_FORMAT_MASK 0x40000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_PACKING_FORMAT_SHIFT 0x1e
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_EN_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_EN_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG1 0x2604  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG1_TIMESTAMP_STB_SEL_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG1_TIMESTAMP_STB_SEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG1_UNUSED0_MASK 0xfffffffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG1_UNUSED0_SHIFT 0x2

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CTRL 0x2608  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CTRL_HALT_CMD_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CTRL_HALT_CMD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CTRL_HALT_MODE_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CTRL_HALT_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CTRL_UNUSED0_MASK 0xfffffff8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CTRL_UNUSED0_SHIFT 0x3

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_FRAME_DROP_PATTERN 0x260c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_FRAME_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_FRAME_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_FRAME_DROP_PERIOD 0x2610  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_FRAME_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_FRAME_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_FRAME_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_FRAME_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PATTERN 0x2614  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PERIOD 0x2618  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_RPP_HCROP 0x261c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_RPP_HCROP_START_PIXEL_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_RPP_HCROP_START_PIXEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_RPP_HCROP_END_PIXEL_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_RPP_HCROP_END_PIXEL_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_RPP_VCROP 0x2620  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_RPP_VCROP_START_LINE_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_RPP_VCROP_START_LINE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_RPP_VCROP_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_RPP_VCROP_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_RPP_VCROP_END_LINE_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_RPP_VCROP_END_LINE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_RPP_VCROP_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_RPP_VCROP_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_RPP_PIX_DROP_PATTERN 0x2624  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_RPP_PIX_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_RPP_PIX_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_RPP_PIX_DROP_PERIOD 0x2628  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_RPP_PIX_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_RPP_PIX_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_RPP_PIX_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_RPP_PIX_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_RPP_LINE_DROP_PATTERN 0x262c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_RPP_LINE_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_RPP_LINE_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_RPP_LINE_DROP_PERIOD 0x2630  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_RPP_LINE_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_RPP_LINE_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_RPP_LINE_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_RPP_LINE_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_RST_STROBES 0x2640  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_RST_STROBES_CSID_CLK_RST_STB_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_RST_STROBES_CSID_CLK_RST_STB_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_RST_STROBES_IFE_CLK_RST_STB_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_RST_STROBES_IFE_CLK_RST_STB_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_RST_STROBES_MISR_RST_STB_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_RST_STROBES_MISR_RST_STB_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_RST_STROBES_FORMAT_MEASURE_RST_STB_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_RST_STROBES_FORMAT_MEASURE_RST_STB_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_RST_STROBES_TIMESTAMP_RST_STB_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_RST_STROBES_TIMESTAMP_RST_STB_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_RST_STROBES_FRAMEDROP_RST_STB_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_RST_STROBES_FRAMEDROP_RST_STB_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_RST_STROBES_BYTE_CNTR_RST_STB_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_RST_STROBES_BYTE_CNTR_RST_STB_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_RST_STROBES_UNUSED0_MASK 0xffffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_RST_STROBES_UNUSED0_SHIFT 0x8

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_STATUS 0x2650  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_STATUS_HALT_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_STATUS_HALT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_MISR_VAL0 0x2654  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_MISR_VAL0_MISR_VAL_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_MISR_VAL0_MISR_VAL_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_MISR_VAL1 0x2658  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_MISR_VAL1_MISR_VAL_63_32_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_MISR_VAL1_MISR_VAL_63_32_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_MISR_VAL2 0x265c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_MISR_VAL2_MISR_VAL_95_64_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_MISR_VAL2_MISR_VAL_95_64_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_MISR_VAL3 0x2660  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_MISR_VAL3_MISR_VAL_127_96_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_MISR_VAL3_MISR_VAL_127_96_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_FORMAT_MEASURE_CFG0 0x2670  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_FORMAT_MEASURE_CFG0_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_FORMAT_MEASURE_CFG0_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_FORMAT_MEASURE_CFG1 0x2674  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_FORMAT_MEASURE_CFG1_NUM_PIX_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_FORMAT_MEASURE_CFG1_NUM_PIX_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_FORMAT_MEASURE_CFG1_NUM_LINES_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_FORMAT_MEASURE_CFG1_NUM_LINES_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_FORMAT_MEASURE_CFG1_UNUSED0_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_FORMAT_MEASURE_CFG1_UNUSED0_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_FORMAT_MEASURE0 0x2678  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_FORMAT_MEASURE0_PIX_COUNT_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_FORMAT_MEASURE0_PIX_COUNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_FORMAT_MEASURE0_LINE_COUNT_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_FORMAT_MEASURE0_LINE_COUNT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_FORMAT_MEASURE0_UNUSED0_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_FORMAT_MEASURE0_UNUSED0_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_FORMAT_MEASURE1 0x267c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_FORMAT_MEASURE1_HBLANKING_MIN_MASK 0xfff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_FORMAT_MEASURE1_HBLANKING_MIN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_FORMAT_MEASURE1_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_FORMAT_MEASURE1_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_FORMAT_MEASURE1_HBLANKING_MAX_MASK 0xfff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_FORMAT_MEASURE1_HBLANKING_MAX_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_FORMAT_MEASURE1_UNUSED1_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_FORMAT_MEASURE1_UNUSED1_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_FORMAT_MEASURE2 0x2680  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_FORMAT_MEASURE2_VBLANKING_COUNT_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_FORMAT_MEASURE2_VBLANKING_COUNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_FORMAT_MEASURE2_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_FORMAT_MEASURE2_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_TIMESTAMP_CURR0_SOF 0x2690  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_TIMESTAMP_CURR1_SOF 0x2694  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_TIMESTAMP_CURR1_SOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_TIMESTAMP_CURR1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_TIMESTAMP_PREV0_SOF 0x2698  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_TIMESTAMP_PREV1_SOF 0x269c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_TIMESTAMP_PREV1_SOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_TIMESTAMP_PREV1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_TIMESTAMP_CURR0_EOF 0x26a0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_TIMESTAMP_CURR1_EOF 0x26a4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_TIMESTAMP_CURR1_EOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_TIMESTAMP_CURR1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_TIMESTAMP_PREV0_EOF 0x26a8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_TIMESTAMP_PREV1_EOF 0x26ac  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_TIMESTAMP_PREV1_EOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_TIMESTAMP_PREV1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0 0x26b0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_FORCE_OVERFLOW_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_FORCE_OVERFLOW_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_MODE_MASK 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_PADDING_ALL_ONE_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_PADDING_ALL_ONE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_ERROR_RECOVERY_CFG1 0x26b4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_ERROR_RECOVERY_CFG1_NUM_PADDING_PIXELS_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_ERROR_RECOVERY_CFG1_NUM_PADDING_PIXELS_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_ERROR_RECOVERY_CFG1_NUM_PADDING_ROWS_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_ERROR_RECOVERY_CFG1_NUM_PADDING_ROWS_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_ERROR_RECOVERY_CFG2 0x26b8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_ERROR_RECOVERY_CFG2_NUM_HBI_CYCLES_MASK 0xfff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_ERROR_RECOVERY_CFG2_NUM_HBI_CYCLES_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_ERROR_RECOVERY_CFG2_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_ERROR_RECOVERY_CFG2_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_ERROR_RECOVERY_CFG2_NUM_VBI_LINES_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_ERROR_RECOVERY_CFG2_NUM_VBI_LINES_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_MULTI_VCDT_CFG0 0x26bc  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_MULTI_VCDT_CFG0_MULTI_VCDT_EN_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_MULTI_VCDT_CFG0_MULTI_VCDT_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_MULTI_VCDT_CFG0_VC1_MASK 0x7c
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_MULTI_VCDT_CFG0_VC1_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_MULTI_VCDT_CFG0_DT1_MASK 0x1f80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_MULTI_VCDT_CFG0_DT1_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_MULTI_VCDT_CFG0_TS_COMB_VCDT_EN_MASK 0x2000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_MULTI_VCDT_CFG0_TS_COMB_VCDT_EN_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_MULTI_VCDT_CFG0_VCDT_INFO_DIS_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_MULTI_VCDT_CFG0_VCDT_INFO_DIS_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_MULTI_VCDT_CFG0_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_MULTI_VCDT_CFG0_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_BYTE_CNTR_PING 0x26e0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_BYTE_CNTR_PING_BYTE_COUNT_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_BYTE_CNTR_PING_BYTE_COUNT_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_BYTE_CNTR_PONG 0x26e4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_BYTE_CNTR_PONG_BYTE_COUNT_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_BYTE_CNTR_PONG_BYTE_COUNT_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0 0x2700  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_BYTE_CNTR_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_BYTE_CNTR_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_FORMAT_MEASURE_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_FORMAT_MEASURE_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_TIMESTAMP_EN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_TIMESTAMP_EN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_DROP_H_EN_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_DROP_H_EN_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_DROP_V_EN_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_DROP_V_EN_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_CROP_H_EN_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_CROP_H_EN_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_CROP_V_EN_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_CROP_V_EN_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_MISR_EN_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_MISR_EN_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_CGC_MODE_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_CGC_MODE_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_PLAIN_ALIGNMENT_MASK 0x200
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_PLAIN_ALIGNMENT_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_PLAIN_FORMAT_MASK 0xc00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_PLAIN_FORMAT_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_DT_MASK 0x3f0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_DT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_VC_MASK 0x7c00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_VC_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_DT_ID_MASK 0x18000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_DT_ID_SHIFT 0x1b
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_EARLY_EOF_EN_MASK 0x20000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_EARLY_EOF_EN_SHIFT 0x1d
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_PACKING_FORMAT_MASK 0x40000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_PACKING_FORMAT_SHIFT 0x1e
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_EN_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_EN_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG1 0x2704  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG1_TIMESTAMP_STB_SEL_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG1_TIMESTAMP_STB_SEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG1_UNUSED0_MASK 0xfffffffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG1_UNUSED0_SHIFT 0x2

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CTRL 0x2708  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CTRL_HALT_CMD_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CTRL_HALT_CMD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CTRL_HALT_MODE_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CTRL_HALT_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CTRL_UNUSED0_MASK 0xfffffff8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CTRL_UNUSED0_SHIFT 0x3

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_FRAME_DROP_PATTERN 0x270c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_FRAME_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_FRAME_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_FRAME_DROP_PERIOD 0x2710  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_FRAME_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_FRAME_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_FRAME_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_FRAME_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PATTERN 0x2714  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PERIOD 0x2718  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_RPP_HCROP 0x271c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_RPP_HCROP_START_PIXEL_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_RPP_HCROP_START_PIXEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_RPP_HCROP_END_PIXEL_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_RPP_HCROP_END_PIXEL_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_RPP_VCROP 0x2720  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_RPP_VCROP_START_LINE_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_RPP_VCROP_START_LINE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_RPP_VCROP_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_RPP_VCROP_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_RPP_VCROP_END_LINE_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_RPP_VCROP_END_LINE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_RPP_VCROP_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_RPP_VCROP_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_RPP_PIX_DROP_PATTERN 0x2724  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_RPP_PIX_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_RPP_PIX_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_RPP_PIX_DROP_PERIOD 0x2728  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_RPP_PIX_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_RPP_PIX_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_RPP_PIX_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_RPP_PIX_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_RPP_LINE_DROP_PATTERN 0x272c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_RPP_LINE_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_RPP_LINE_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_RPP_LINE_DROP_PERIOD 0x2730  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_RPP_LINE_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_RPP_LINE_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_RPP_LINE_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_RPP_LINE_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_RST_STROBES 0x2740  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_RST_STROBES_CSID_CLK_RST_STB_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_RST_STROBES_CSID_CLK_RST_STB_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_RST_STROBES_IFE_CLK_RST_STB_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_RST_STROBES_IFE_CLK_RST_STB_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_RST_STROBES_MISR_RST_STB_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_RST_STROBES_MISR_RST_STB_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_RST_STROBES_FORMAT_MEASURE_RST_STB_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_RST_STROBES_FORMAT_MEASURE_RST_STB_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_RST_STROBES_TIMESTAMP_RST_STB_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_RST_STROBES_TIMESTAMP_RST_STB_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_RST_STROBES_FRAMEDROP_RST_STB_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_RST_STROBES_FRAMEDROP_RST_STB_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_RST_STROBES_BYTE_CNTR_RST_STB_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_RST_STROBES_BYTE_CNTR_RST_STB_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_RST_STROBES_UNUSED0_MASK 0xffffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_RST_STROBES_UNUSED0_SHIFT 0x8

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_STATUS 0x2750  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_STATUS_HALT_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_STATUS_HALT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_MISR_VAL0 0x2754  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_MISR_VAL0_MISR_VAL_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_MISR_VAL0_MISR_VAL_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_MISR_VAL1 0x2758  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_MISR_VAL1_MISR_VAL_63_32_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_MISR_VAL1_MISR_VAL_63_32_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_MISR_VAL2 0x275c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_MISR_VAL2_MISR_VAL_95_64_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_MISR_VAL2_MISR_VAL_95_64_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_MISR_VAL3 0x2760  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_MISR_VAL3_MISR_VAL_127_96_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_MISR_VAL3_MISR_VAL_127_96_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_FORMAT_MEASURE_CFG0 0x2770  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_FORMAT_MEASURE_CFG0_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_FORMAT_MEASURE_CFG0_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_FORMAT_MEASURE_CFG1 0x2774  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_FORMAT_MEASURE_CFG1_NUM_PIX_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_FORMAT_MEASURE_CFG1_NUM_PIX_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_FORMAT_MEASURE_CFG1_NUM_LINES_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_FORMAT_MEASURE_CFG1_NUM_LINES_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_FORMAT_MEASURE_CFG1_UNUSED0_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_FORMAT_MEASURE_CFG1_UNUSED0_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_FORMAT_MEASURE0 0x2778  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_FORMAT_MEASURE0_PIX_COUNT_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_FORMAT_MEASURE0_PIX_COUNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_FORMAT_MEASURE0_LINE_COUNT_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_FORMAT_MEASURE0_LINE_COUNT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_FORMAT_MEASURE0_UNUSED0_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_FORMAT_MEASURE0_UNUSED0_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_FORMAT_MEASURE1 0x277c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_FORMAT_MEASURE1_HBLANKING_MIN_MASK 0xfff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_FORMAT_MEASURE1_HBLANKING_MIN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_FORMAT_MEASURE1_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_FORMAT_MEASURE1_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_FORMAT_MEASURE1_HBLANKING_MAX_MASK 0xfff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_FORMAT_MEASURE1_HBLANKING_MAX_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_FORMAT_MEASURE1_UNUSED1_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_FORMAT_MEASURE1_UNUSED1_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_FORMAT_MEASURE2 0x2780  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_FORMAT_MEASURE2_VBLANKING_COUNT_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_FORMAT_MEASURE2_VBLANKING_COUNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_FORMAT_MEASURE2_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_FORMAT_MEASURE2_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_TIMESTAMP_CURR0_SOF 0x2790  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_TIMESTAMP_CURR1_SOF 0x2794  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_TIMESTAMP_CURR1_SOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_TIMESTAMP_CURR1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_TIMESTAMP_PREV0_SOF 0x2798  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_TIMESTAMP_PREV1_SOF 0x279c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_TIMESTAMP_PREV1_SOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_TIMESTAMP_PREV1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_TIMESTAMP_CURR0_EOF 0x27a0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_TIMESTAMP_CURR1_EOF 0x27a4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_TIMESTAMP_CURR1_EOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_TIMESTAMP_CURR1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_TIMESTAMP_PREV0_EOF 0x27a8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_TIMESTAMP_PREV1_EOF 0x27ac  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_TIMESTAMP_PREV1_EOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_TIMESTAMP_PREV1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0 0x27b0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_FORCE_OVERFLOW_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_FORCE_OVERFLOW_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_MODE_MASK 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_PADDING_ALL_ONE_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_PADDING_ALL_ONE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_ERROR_RECOVERY_CFG1 0x27b4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_ERROR_RECOVERY_CFG1_NUM_PADDING_PIXELS_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_ERROR_RECOVERY_CFG1_NUM_PADDING_PIXELS_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_ERROR_RECOVERY_CFG1_NUM_PADDING_ROWS_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_ERROR_RECOVERY_CFG1_NUM_PADDING_ROWS_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_ERROR_RECOVERY_CFG2 0x27b8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_ERROR_RECOVERY_CFG2_NUM_HBI_CYCLES_MASK 0xfff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_ERROR_RECOVERY_CFG2_NUM_HBI_CYCLES_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_ERROR_RECOVERY_CFG2_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_ERROR_RECOVERY_CFG2_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_ERROR_RECOVERY_CFG2_NUM_VBI_LINES_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_ERROR_RECOVERY_CFG2_NUM_VBI_LINES_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_MULTI_VCDT_CFG0 0x27bc  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_MULTI_VCDT_CFG0_MULTI_VCDT_EN_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_MULTI_VCDT_CFG0_MULTI_VCDT_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_MULTI_VCDT_CFG0_VC1_MASK 0x7c
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_MULTI_VCDT_CFG0_VC1_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_MULTI_VCDT_CFG0_DT1_MASK 0x1f80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_MULTI_VCDT_CFG0_DT1_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_MULTI_VCDT_CFG0_TS_COMB_VCDT_EN_MASK 0x2000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_MULTI_VCDT_CFG0_TS_COMB_VCDT_EN_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_MULTI_VCDT_CFG0_VCDT_INFO_DIS_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_MULTI_VCDT_CFG0_VCDT_INFO_DIS_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_MULTI_VCDT_CFG0_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_MULTI_VCDT_CFG0_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_BYTE_CNTR_PING 0x27e0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_BYTE_CNTR_PING_BYTE_COUNT_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_BYTE_CNTR_PING_BYTE_COUNT_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_BYTE_CNTR_PONG 0x27e4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_BYTE_CNTR_PONG_BYTE_COUNT_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_BYTE_CNTR_PONG_BYTE_COUNT_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0 0x2800  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_BYTE_CNTR_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_BYTE_CNTR_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_FORMAT_MEASURE_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_FORMAT_MEASURE_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_TIMESTAMP_EN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_TIMESTAMP_EN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_DROP_H_EN_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_DROP_H_EN_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_DROP_V_EN_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_DROP_V_EN_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_CROP_H_EN_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_CROP_H_EN_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_CROP_V_EN_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_CROP_V_EN_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_MISR_EN_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_MISR_EN_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_CGC_MODE_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_CGC_MODE_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_PLAIN_ALIGNMENT_MASK 0x200
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_PLAIN_ALIGNMENT_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_PLAIN_FORMAT_MASK 0xc00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_PLAIN_FORMAT_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_DT_MASK 0x3f0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_DT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_VC_MASK 0x7c00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_VC_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_DT_ID_MASK 0x18000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_DT_ID_SHIFT 0x1b
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_EARLY_EOF_EN_MASK 0x20000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_EARLY_EOF_EN_SHIFT 0x1d
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_PACKING_FORMAT_MASK 0x40000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_PACKING_FORMAT_SHIFT 0x1e
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_EN_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_EN_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG1 0x2804  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG1_TIMESTAMP_STB_SEL_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG1_TIMESTAMP_STB_SEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG1_UNUSED0_MASK 0xfffffffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG1_UNUSED0_SHIFT 0x2

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CTRL 0x2808  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CTRL_HALT_CMD_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CTRL_HALT_CMD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CTRL_HALT_MODE_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CTRL_HALT_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CTRL_UNUSED0_MASK 0xfffffff8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CTRL_UNUSED0_SHIFT 0x3

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_FRAME_DROP_PATTERN 0x280c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_FRAME_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_FRAME_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_FRAME_DROP_PERIOD 0x2810  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_FRAME_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_FRAME_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_FRAME_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_FRAME_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PATTERN 0x2814  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PERIOD 0x2818  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_RPP_HCROP 0x281c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_RPP_HCROP_START_PIXEL_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_RPP_HCROP_START_PIXEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_RPP_HCROP_END_PIXEL_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_RPP_HCROP_END_PIXEL_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_RPP_VCROP 0x2820  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_RPP_VCROP_START_LINE_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_RPP_VCROP_START_LINE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_RPP_VCROP_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_RPP_VCROP_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_RPP_VCROP_END_LINE_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_RPP_VCROP_END_LINE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_RPP_VCROP_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_RPP_VCROP_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_RPP_PIX_DROP_PATTERN 0x2824  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_RPP_PIX_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_RPP_PIX_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_RPP_PIX_DROP_PERIOD 0x2828  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_RPP_PIX_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_RPP_PIX_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_RPP_PIX_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_RPP_PIX_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_RPP_LINE_DROP_PATTERN 0x282c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_RPP_LINE_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_RPP_LINE_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_RPP_LINE_DROP_PERIOD 0x2830  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_RPP_LINE_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_RPP_LINE_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_RPP_LINE_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_RPP_LINE_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_RST_STROBES 0x2840  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_RST_STROBES_CSID_CLK_RST_STB_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_RST_STROBES_CSID_CLK_RST_STB_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_RST_STROBES_IFE_CLK_RST_STB_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_RST_STROBES_IFE_CLK_RST_STB_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_RST_STROBES_MISR_RST_STB_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_RST_STROBES_MISR_RST_STB_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_RST_STROBES_FORMAT_MEASURE_RST_STB_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_RST_STROBES_FORMAT_MEASURE_RST_STB_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_RST_STROBES_TIMESTAMP_RST_STB_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_RST_STROBES_TIMESTAMP_RST_STB_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_RST_STROBES_FRAMEDROP_RST_STB_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_RST_STROBES_FRAMEDROP_RST_STB_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_RST_STROBES_BYTE_CNTR_RST_STB_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_RST_STROBES_BYTE_CNTR_RST_STB_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_RST_STROBES_UNUSED0_MASK 0xffffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_RST_STROBES_UNUSED0_SHIFT 0x8

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_STATUS 0x2850  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_STATUS_HALT_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_STATUS_HALT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_MISR_VAL0 0x2854  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_MISR_VAL0_MISR_VAL_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_MISR_VAL0_MISR_VAL_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_MISR_VAL1 0x2858  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_MISR_VAL1_MISR_VAL_63_32_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_MISR_VAL1_MISR_VAL_63_32_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_MISR_VAL2 0x285c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_MISR_VAL2_MISR_VAL_95_64_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_MISR_VAL2_MISR_VAL_95_64_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_MISR_VAL3 0x2860  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_MISR_VAL3_MISR_VAL_127_96_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_MISR_VAL3_MISR_VAL_127_96_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_FORMAT_MEASURE_CFG0 0x2870  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_FORMAT_MEASURE_CFG0_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_FORMAT_MEASURE_CFG0_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_FORMAT_MEASURE_CFG1 0x2874  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_FORMAT_MEASURE_CFG1_NUM_PIX_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_FORMAT_MEASURE_CFG1_NUM_PIX_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_FORMAT_MEASURE_CFG1_NUM_LINES_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_FORMAT_MEASURE_CFG1_NUM_LINES_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_FORMAT_MEASURE_CFG1_UNUSED0_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_FORMAT_MEASURE_CFG1_UNUSED0_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_FORMAT_MEASURE0 0x2878  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_FORMAT_MEASURE0_PIX_COUNT_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_FORMAT_MEASURE0_PIX_COUNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_FORMAT_MEASURE0_LINE_COUNT_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_FORMAT_MEASURE0_LINE_COUNT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_FORMAT_MEASURE0_UNUSED0_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_FORMAT_MEASURE0_UNUSED0_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_FORMAT_MEASURE1 0x287c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_FORMAT_MEASURE1_HBLANKING_MIN_MASK 0xfff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_FORMAT_MEASURE1_HBLANKING_MIN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_FORMAT_MEASURE1_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_FORMAT_MEASURE1_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_FORMAT_MEASURE1_HBLANKING_MAX_MASK 0xfff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_FORMAT_MEASURE1_HBLANKING_MAX_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_FORMAT_MEASURE1_UNUSED1_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_FORMAT_MEASURE1_UNUSED1_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_FORMAT_MEASURE2 0x2880  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_FORMAT_MEASURE2_VBLANKING_COUNT_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_FORMAT_MEASURE2_VBLANKING_COUNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_FORMAT_MEASURE2_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_FORMAT_MEASURE2_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_TIMESTAMP_CURR0_SOF 0x2890  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_TIMESTAMP_CURR1_SOF 0x2894  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_TIMESTAMP_CURR1_SOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_TIMESTAMP_CURR1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_TIMESTAMP_PREV0_SOF 0x2898  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_TIMESTAMP_PREV1_SOF 0x289c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_TIMESTAMP_PREV1_SOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_TIMESTAMP_PREV1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_TIMESTAMP_CURR0_EOF 0x28a0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_TIMESTAMP_CURR1_EOF 0x28a4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_TIMESTAMP_CURR1_EOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_TIMESTAMP_CURR1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_TIMESTAMP_PREV0_EOF 0x28a8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_TIMESTAMP_PREV1_EOF 0x28ac  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_TIMESTAMP_PREV1_EOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_TIMESTAMP_PREV1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0 0x28b0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_FORCE_OVERFLOW_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_FORCE_OVERFLOW_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_MODE_MASK 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_PADDING_ALL_ONE_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_PADDING_ALL_ONE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_ERROR_RECOVERY_CFG1 0x28b4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_ERROR_RECOVERY_CFG1_NUM_PADDING_PIXELS_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_ERROR_RECOVERY_CFG1_NUM_PADDING_PIXELS_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_ERROR_RECOVERY_CFG1_NUM_PADDING_ROWS_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_ERROR_RECOVERY_CFG1_NUM_PADDING_ROWS_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_ERROR_RECOVERY_CFG2 0x28b8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_ERROR_RECOVERY_CFG2_NUM_HBI_CYCLES_MASK 0xfff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_ERROR_RECOVERY_CFG2_NUM_HBI_CYCLES_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_ERROR_RECOVERY_CFG2_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_ERROR_RECOVERY_CFG2_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_ERROR_RECOVERY_CFG2_NUM_VBI_LINES_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_ERROR_RECOVERY_CFG2_NUM_VBI_LINES_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_MULTI_VCDT_CFG0 0x28bc  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_MULTI_VCDT_CFG0_MULTI_VCDT_EN_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_MULTI_VCDT_CFG0_MULTI_VCDT_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_MULTI_VCDT_CFG0_VC1_MASK 0x7c
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_MULTI_VCDT_CFG0_VC1_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_MULTI_VCDT_CFG0_DT1_MASK 0x1f80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_MULTI_VCDT_CFG0_DT1_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_MULTI_VCDT_CFG0_TS_COMB_VCDT_EN_MASK 0x2000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_MULTI_VCDT_CFG0_TS_COMB_VCDT_EN_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_MULTI_VCDT_CFG0_VCDT_INFO_DIS_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_MULTI_VCDT_CFG0_VCDT_INFO_DIS_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_MULTI_VCDT_CFG0_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_MULTI_VCDT_CFG0_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_BYTE_CNTR_PING 0x28e0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_BYTE_CNTR_PING_BYTE_COUNT_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_BYTE_CNTR_PING_BYTE_COUNT_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_BYTE_CNTR_PONG 0x28e4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_BYTE_CNTR_PONG_BYTE_COUNT_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_BYTE_CNTR_PONG_BYTE_COUNT_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0 0x2900  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_BYTE_CNTR_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_BYTE_CNTR_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_FORMAT_MEASURE_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_FORMAT_MEASURE_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_TIMESTAMP_EN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_TIMESTAMP_EN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_DROP_H_EN_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_DROP_H_EN_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_DROP_V_EN_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_DROP_V_EN_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_CROP_H_EN_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_CROP_H_EN_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_CROP_V_EN_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_CROP_V_EN_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_MISR_EN_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_MISR_EN_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_CGC_MODE_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_CGC_MODE_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_PLAIN_ALIGNMENT_MASK 0x200
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_PLAIN_ALIGNMENT_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_PLAIN_FORMAT_MASK 0xc00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_PLAIN_FORMAT_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_DT_MASK 0x3f0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_DT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_VC_MASK 0x7c00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_VC_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_DT_ID_MASK 0x18000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_DT_ID_SHIFT 0x1b
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_EARLY_EOF_EN_MASK 0x20000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_EARLY_EOF_EN_SHIFT 0x1d
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_PACKING_FORMAT_MASK 0x40000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_PACKING_FORMAT_SHIFT 0x1e
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_EN_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_EN_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG1 0x2904  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG1_TIMESTAMP_STB_SEL_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG1_TIMESTAMP_STB_SEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG1_UNUSED0_MASK 0xfffffffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG1_UNUSED0_SHIFT 0x2

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CTRL 0x2908  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CTRL_HALT_CMD_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CTRL_HALT_CMD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CTRL_HALT_MODE_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CTRL_HALT_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CTRL_UNUSED0_MASK 0xfffffff8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CTRL_UNUSED0_SHIFT 0x3

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_FRAME_DROP_PATTERN 0x290c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_FRAME_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_FRAME_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_FRAME_DROP_PERIOD 0x2910  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_FRAME_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_FRAME_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_FRAME_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_FRAME_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_IRQ_SUBSAMPLE_PATTERN 0x2914  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_IRQ_SUBSAMPLE_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_IRQ_SUBSAMPLE_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_IRQ_SUBSAMPLE_PERIOD 0x2918  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_IRQ_SUBSAMPLE_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_IRQ_SUBSAMPLE_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_IRQ_SUBSAMPLE_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_IRQ_SUBSAMPLE_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_RPP_HCROP 0x291c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_RPP_HCROP_START_PIXEL_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_RPP_HCROP_START_PIXEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_RPP_HCROP_END_PIXEL_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_RPP_HCROP_END_PIXEL_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_RPP_VCROP 0x2920  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_RPP_VCROP_START_LINE_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_RPP_VCROP_START_LINE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_RPP_VCROP_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_RPP_VCROP_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_RPP_VCROP_END_LINE_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_RPP_VCROP_END_LINE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_RPP_VCROP_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_RPP_VCROP_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_RPP_PIX_DROP_PATTERN 0x2924  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_RPP_PIX_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_RPP_PIX_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_RPP_PIX_DROP_PERIOD 0x2928  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_RPP_PIX_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_RPP_PIX_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_RPP_PIX_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_RPP_PIX_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_RPP_LINE_DROP_PATTERN 0x292c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_RPP_LINE_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_RPP_LINE_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_RPP_LINE_DROP_PERIOD 0x2930  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_RPP_LINE_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_RPP_LINE_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_RPP_LINE_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_RPP_LINE_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_YUV_CHROMA_CONVERSION 0x2934  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_YUV_CHROMA_CONVERSION_COMPONENT_SWAP_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_YUV_CHROMA_CONVERSION_COMPONENT_SWAP_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_YUV_CHROMA_CONVERSION_ROUNDING_MODE_MASK 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_YUV_CHROMA_CONVERSION_ROUNDING_MODE_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_YUV_CHROMA_CONVERSION_EN_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_YUV_CHROMA_CONVERSION_EN_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_YUV_CHROMA_CONVERSION_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_YUV_CHROMA_CONVERSION_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_RST_STROBES 0x2940  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_RST_STROBES_CSID_CLK_RST_STB_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_RST_STROBES_CSID_CLK_RST_STB_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_RST_STROBES_IFE_CLK_RST_STB_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_RST_STROBES_IFE_CLK_RST_STB_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_RST_STROBES_MISR_RST_STB_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_RST_STROBES_MISR_RST_STB_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_RST_STROBES_FORMAT_MEASURE_RST_STB_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_RST_STROBES_FORMAT_MEASURE_RST_STB_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_RST_STROBES_TIMESTAMP_RST_STB_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_RST_STROBES_TIMESTAMP_RST_STB_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_RST_STROBES_FRAMEDROP_RST_STB_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_RST_STROBES_FRAMEDROP_RST_STB_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_RST_STROBES_BYTE_CNTR_RST_STB_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_RST_STROBES_BYTE_CNTR_RST_STB_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_RST_STROBES_UNUSED0_MASK 0xffffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_RST_STROBES_UNUSED0_SHIFT 0x8

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_STATUS 0x2950  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_STATUS_HALT_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_STATUS_HALT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_MISR_VAL0 0x2954  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_MISR_VAL0_MISR_VAL_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_MISR_VAL0_MISR_VAL_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_MISR_VAL1 0x2958  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_MISR_VAL1_MISR_VAL_63_32_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_MISR_VAL1_MISR_VAL_63_32_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_MISR_VAL2 0x295c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_MISR_VAL2_MISR_VAL_95_64_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_MISR_VAL2_MISR_VAL_95_64_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_MISR_VAL3 0x2960  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_MISR_VAL3_MISR_VAL_127_96_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_MISR_VAL3_MISR_VAL_127_96_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_FORMAT_MEASURE_CFG0 0x2970  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_FORMAT_MEASURE_CFG0_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_FORMAT_MEASURE_CFG0_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_FORMAT_MEASURE_CFG1 0x2974  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_FORMAT_MEASURE_CFG1_NUM_PIX_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_FORMAT_MEASURE_CFG1_NUM_PIX_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_FORMAT_MEASURE_CFG1_NUM_LINES_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_FORMAT_MEASURE_CFG1_NUM_LINES_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_FORMAT_MEASURE_CFG1_UNUSED0_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_FORMAT_MEASURE_CFG1_UNUSED0_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_FORMAT_MEASURE0 0x2978  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_FORMAT_MEASURE0_PIX_COUNT_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_FORMAT_MEASURE0_PIX_COUNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_FORMAT_MEASURE0_LINE_COUNT_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_FORMAT_MEASURE0_LINE_COUNT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_FORMAT_MEASURE0_UNUSED0_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_FORMAT_MEASURE0_UNUSED0_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_FORMAT_MEASURE1 0x297c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_FORMAT_MEASURE1_HBLANKING_MIN_MASK 0xfff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_FORMAT_MEASURE1_HBLANKING_MIN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_FORMAT_MEASURE1_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_FORMAT_MEASURE1_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_FORMAT_MEASURE1_HBLANKING_MAX_MASK 0xfff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_FORMAT_MEASURE1_HBLANKING_MAX_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_FORMAT_MEASURE1_UNUSED1_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_FORMAT_MEASURE1_UNUSED1_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_FORMAT_MEASURE2 0x2980  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_FORMAT_MEASURE2_VBLANKING_COUNT_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_FORMAT_MEASURE2_VBLANKING_COUNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_FORMAT_MEASURE2_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_FORMAT_MEASURE2_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_TIMESTAMP_CURR0_SOF 0x2990  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_TIMESTAMP_CURR1_SOF 0x2994  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_TIMESTAMP_CURR1_SOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_TIMESTAMP_CURR1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_TIMESTAMP_PREV0_SOF 0x2998  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_TIMESTAMP_PREV1_SOF 0x299c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_TIMESTAMP_PREV1_SOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_TIMESTAMP_PREV1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_TIMESTAMP_CURR0_EOF 0x29a0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_TIMESTAMP_CURR1_EOF 0x29a4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_TIMESTAMP_CURR1_EOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_TIMESTAMP_CURR1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_TIMESTAMP_PREV0_EOF 0x29a8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_TIMESTAMP_PREV1_EOF 0x29ac  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_TIMESTAMP_PREV1_EOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_TIMESTAMP_PREV1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0 0x29b0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0_FORCE_OVERFLOW_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0_FORCE_OVERFLOW_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_MODE_MASK 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0_PADDING_ALL_ONE_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0_PADDING_ALL_ONE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_ERROR_RECOVERY_CFG1 0x29b4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_ERROR_RECOVERY_CFG1_NUM_PADDING_PIXELS_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_ERROR_RECOVERY_CFG1_NUM_PADDING_PIXELS_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_ERROR_RECOVERY_CFG1_NUM_PADDING_ROWS_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_ERROR_RECOVERY_CFG1_NUM_PADDING_ROWS_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_ERROR_RECOVERY_CFG2 0x29b8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_ERROR_RECOVERY_CFG2_NUM_HBI_CYCLES_MASK 0xfff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_ERROR_RECOVERY_CFG2_NUM_HBI_CYCLES_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_ERROR_RECOVERY_CFG2_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_ERROR_RECOVERY_CFG2_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_ERROR_RECOVERY_CFG2_NUM_VBI_LINES_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_ERROR_RECOVERY_CFG2_NUM_VBI_LINES_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_MULTI_VCDT_CFG0 0x29bc  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_MULTI_VCDT_CFG0_MULTI_VCDT_EN_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_MULTI_VCDT_CFG0_MULTI_VCDT_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_MULTI_VCDT_CFG0_VC1_MASK 0x7c
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_MULTI_VCDT_CFG0_VC1_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_MULTI_VCDT_CFG0_DT1_MASK 0x1f80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_MULTI_VCDT_CFG0_DT1_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_MULTI_VCDT_CFG0_TS_COMB_VCDT_EN_MASK 0x2000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_MULTI_VCDT_CFG0_TS_COMB_VCDT_EN_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_MULTI_VCDT_CFG0_VCDT_INFO_DIS_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_MULTI_VCDT_CFG0_VCDT_INFO_DIS_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_MULTI_VCDT_CFG0_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_MULTI_VCDT_CFG0_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_BYTE_CNTR_PING 0x29e0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_BYTE_CNTR_PING_BYTE_COUNT_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_BYTE_CNTR_PING_BYTE_COUNT_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_BYTE_CNTR_PONG 0x29e4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_BYTE_CNTR_PONG_BYTE_COUNT_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_BYTE_CNTR_PONG_BYTE_COUNT_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CTRL 0x2a00  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CTRL_TEST_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CTRL_TEST_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CTRL_FS_PKT_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CTRL_FS_PKT_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CTRL_FE_PKT_EN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CTRL_FE_PKT_EN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CTRL_PHY_SEL_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CTRL_PHY_SEL_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CTRL_NUM_ACTIVE_LANES_MASK 0x30
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CTRL_NUM_ACTIVE_LANES_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CTRL_UNUSED0_MASK 0xc0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CTRL_UNUSED0_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CTRL_CYCLES_BETWEEN_PKTS_MASK 0x3ff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CTRL_CYCLES_BETWEEN_PKTS_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CTRL_UNUSED1_MASK 0xc0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CTRL_UNUSED1_SHIFT 0x12
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CTRL_NUM_TRAIL_BYTES_MASK 0x3ff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CTRL_NUM_TRAIL_BYTES_SHIFT 0x14
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CTRL_UNUSED2_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CTRL_UNUSED2_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_VC_CFG0 0x2a04  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_VC_CFG0_VC_NUM_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_VC_CFG0_VC_NUM_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_VC_CFG0_UNUSED0_MASK 0xf0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_VC_CFG0_UNUSED0_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_VC_CFG0_NUM_ACTIVE_DTS_MASK 0x300
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_VC_CFG0_NUM_ACTIVE_DTS_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_VC_CFG0_LINE_INTERLEAVING_MODE_MASK 0xc00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_VC_CFG0_LINE_INTERLEAVING_MODE_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_VC_CFG0_UNUSED1_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_VC_CFG0_UNUSED1_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_VC_CFG0_NUM_FRAMES_MASK 0xff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_VC_CFG0_NUM_FRAMES_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_VC_CFG0_UNUSED2_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_VC_CFG0_UNUSED2_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_VC_CFG1 0x2a08  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_VC_CFG1_H_BLANKING_COUNT_MASK 0x7ff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_VC_CFG1_H_BLANKING_COUNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_VC_CFG1_UNUSED0_MASK 0x800
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_VC_CFG1_UNUSED0_SHIFT 0xb
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_VC_CFG1_V_BLANKING_COUNT_MASK 0x3ff000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_VC_CFG1_V_BLANKING_COUNT_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_VC_CFG1_UNUSED1_MASK 0xc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_VC_CFG1_UNUSED1_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_VC_CFG1_V_BLANK_FRAME_WIDTH_SEL_MASK 0x3000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_VC_CFG1_V_BLANK_FRAME_WIDTH_SEL_SHIFT 0x18
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_VC_CFG1_UNUSED2_MASK 0xfc000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_VC_CFG1_UNUSED2_SHIFT 0x1a

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_LFSR_SEED 0x2a0c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_LFSR_SEED_SEED_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_LFSR_SEED_SEED_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_0_CFG_0 0x2a10  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_0_CFG_0_FRAME_HEIGHT_MASK 0x7fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_0_CFG_0_FRAME_HEIGHT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_0_CFG_0_UNUSED0_MASK 0x8000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_0_CFG_0_UNUSED0_SHIFT 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_0_CFG_0_FRAME_WIDTH_MASK 0x7fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_0_CFG_0_FRAME_WIDTH_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_0_CFG_0_UNUSED1_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_0_CFG_0_UNUSED1_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_0_CFG_1 0x2a14  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_0_CFG_1_DATA_TYPE_MASK 0x3f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_0_CFG_1_DATA_TYPE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_0_CFG_1_UNUSED0_MASK 0xc0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_0_CFG_1_UNUSED0_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_0_CFG_1_ECC_XOR_MASK_MASK 0x3f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_0_CFG_1_ECC_XOR_MASK_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_0_CFG_1_UNUSED1_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_0_CFG_1_UNUSED1_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_0_CFG_1_CRC_XOR_MASK_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_0_CFG_1_CRC_XOR_MASK_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_0_CFG_2 0x2a18  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_0_CFG_2_PAYLOAD_MODE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_0_CFG_2_PAYLOAD_MODE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_0_CFG_2_USER_SPECIFIED_PAYLOAD_MASK 0xff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_0_CFG_2_USER_SPECIFIED_PAYLOAD_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_0_CFG_2_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_0_CFG_2_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_0_CFG_2_ENCODE_FORMAT_MASK 0xf0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_0_CFG_2_ENCODE_FORMAT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_0_CFG_2_UNUSED1_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_0_CFG_2_UNUSED1_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_1_CFG_0 0x2a1c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_1_CFG_0_FRAME_HEIGHT_MASK 0x7fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_1_CFG_0_FRAME_HEIGHT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_1_CFG_0_UNUSED0_MASK 0x8000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_1_CFG_0_UNUSED0_SHIFT 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_1_CFG_0_FRAME_WIDTH_MASK 0x7fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_1_CFG_0_FRAME_WIDTH_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_1_CFG_0_UNUSED1_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_1_CFG_0_UNUSED1_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_1_CFG_1 0x2a20  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_1_CFG_1_DATA_TYPE_MASK 0x3f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_1_CFG_1_DATA_TYPE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_1_CFG_1_UNUSED0_MASK 0xc0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_1_CFG_1_UNUSED0_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_1_CFG_1_ECC_XOR_MASK_MASK 0x3f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_1_CFG_1_ECC_XOR_MASK_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_1_CFG_1_UNUSED1_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_1_CFG_1_UNUSED1_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_1_CFG_1_CRC_XOR_MASK_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_1_CFG_1_CRC_XOR_MASK_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_1_CFG_2 0x2a24  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_1_CFG_2_PAYLOAD_MODE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_1_CFG_2_PAYLOAD_MODE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_1_CFG_2_USER_SPECIFIED_PAYLOAD_MASK 0xff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_1_CFG_2_USER_SPECIFIED_PAYLOAD_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_1_CFG_2_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_1_CFG_2_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_1_CFG_2_ENCODE_FORMAT_MASK 0xf0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_1_CFG_2_ENCODE_FORMAT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_1_CFG_2_UNUSED1_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_1_CFG_2_UNUSED1_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_2_CFG_0 0x2a28  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_2_CFG_0_FRAME_HEIGHT_MASK 0x7fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_2_CFG_0_FRAME_HEIGHT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_2_CFG_0_UNUSED0_MASK 0x8000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_2_CFG_0_UNUSED0_SHIFT 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_2_CFG_0_FRAME_WIDTH_MASK 0x7fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_2_CFG_0_FRAME_WIDTH_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_2_CFG_0_UNUSED1_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_2_CFG_0_UNUSED1_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_2_CFG_1 0x2a2c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_2_CFG_1_DATA_TYPE_MASK 0x3f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_2_CFG_1_DATA_TYPE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_2_CFG_1_UNUSED0_MASK 0xc0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_2_CFG_1_UNUSED0_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_2_CFG_1_ECC_XOR_MASK_MASK 0x3f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_2_CFG_1_ECC_XOR_MASK_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_2_CFG_1_UNUSED1_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_2_CFG_1_UNUSED1_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_2_CFG_1_CRC_XOR_MASK_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_2_CFG_1_CRC_XOR_MASK_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_2_CFG_2 0x2a30  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_2_CFG_2_PAYLOAD_MODE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_2_CFG_2_PAYLOAD_MODE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_2_CFG_2_USER_SPECIFIED_PAYLOAD_MASK 0xff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_2_CFG_2_USER_SPECIFIED_PAYLOAD_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_2_CFG_2_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_2_CFG_2_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_2_CFG_2_ENCODE_FORMAT_MASK 0xf0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_2_CFG_2_ENCODE_FORMAT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_2_CFG_2_UNUSED1_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_2_CFG_2_UNUSED1_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_3_CFG_0 0x2a34  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_3_CFG_0_FRAME_HEIGHT_MASK 0x7fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_3_CFG_0_FRAME_HEIGHT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_3_CFG_0_UNUSED0_MASK 0x8000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_3_CFG_0_UNUSED0_SHIFT 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_3_CFG_0_FRAME_WIDTH_MASK 0x7fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_3_CFG_0_FRAME_WIDTH_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_3_CFG_0_UNUSED1_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_3_CFG_0_UNUSED1_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_3_CFG_1 0x2a38  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_3_CFG_1_DATA_TYPE_MASK 0x3f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_3_CFG_1_DATA_TYPE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_3_CFG_1_UNUSED0_MASK 0xc0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_3_CFG_1_UNUSED0_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_3_CFG_1_ECC_XOR_MASK_MASK 0x3f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_3_CFG_1_ECC_XOR_MASK_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_3_CFG_1_UNUSED1_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_3_CFG_1_UNUSED1_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_3_CFG_1_CRC_XOR_MASK_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_3_CFG_1_CRC_XOR_MASK_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_3_CFG_2 0x2a3c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_3_CFG_2_PAYLOAD_MODE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_3_CFG_2_PAYLOAD_MODE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_3_CFG_2_USER_SPECIFIED_PAYLOAD_MASK 0xff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_3_CFG_2_USER_SPECIFIED_PAYLOAD_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_3_CFG_2_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_3_CFG_2_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_3_CFG_2_ENCODE_FORMAT_MASK 0xf0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_3_CFG_2_ENCODE_FORMAT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_3_CFG_2_UNUSED1_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_3_CFG_2_UNUSED1_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_COLOR_BARS_CFG 0x2a40  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_COLOR_BARS_CFG_UNICOLOR_BAR_SEL_MASK 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_COLOR_BARS_CFG_UNICOLOR_BAR_SEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_COLOR_BARS_CFG_UNUSED0_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_COLOR_BARS_CFG_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_COLOR_BARS_CFG_UNICOLOR_BAR_EN_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_COLOR_BARS_CFG_UNICOLOR_BAR_EN_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_COLOR_BARS_CFG_SPLIT_EN_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_COLOR_BARS_CFG_SPLIT_EN_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_COLOR_BARS_CFG_UNUSED1_MASK 0xc0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_COLOR_BARS_CFG_UNUSED1_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_COLOR_BARS_CFG_ROTATE_PERIOD_MASK 0x3f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_COLOR_BARS_CFG_ROTATE_PERIOD_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_COLOR_BARS_CFG_UNUSED2_MASK 0xffffc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_COLOR_BARS_CFG_UNUSED2_SHIFT 0xe

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_COLOR_BOX_CFG 0x2a44  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_COLOR_BOX_CFG_MODE_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_COLOR_BOX_CFG_MODE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_COLOR_BOX_CFG_PATTERN_SEL_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_COLOR_BOX_CFG_PATTERN_SEL_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_COLOR_BOX_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_COLOR_BOX_CFG_UNUSED0_SHIFT 0x3

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_COMMON_GEN_CFG 0x2a48  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_COMMON_GEN_CFG_PIX_PATTERN_MASK 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_COMMON_GEN_CFG_PIX_PATTERN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_COMMON_GEN_CFG_UNUSED0_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_COMMON_GEN_CFG_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_COMMON_GEN_CFG_GAIN_MASK 0xf0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_COMMON_GEN_CFG_GAIN_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_COMMON_GEN_CFG_NUM_NOISE_BITS_MASK 0xf00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_COMMON_GEN_CFG_NUM_NOISE_BITS_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_COMMON_GEN_CFG_NOISE_EN_MASK 0x1000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_COMMON_GEN_CFG_NOISE_EN_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_COMMON_GEN_CFG_UNUSED1_MASK 0xffffe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_COMMON_GEN_CFG_UNUSED1_SHIFT 0xd

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN0_CFG 0x2a50  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN0_CFG_MODE_MASK 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN0_CFG_MODE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN0_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN0_CFG_UNUSED0_SHIFT 0x3

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN0_X0 0x2a54  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN0_X0_X0_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN0_X0_X0_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN0_X0_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN0_X0_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN0_X1 0x2a58  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN0_X1_X1_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN0_X1_X1_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN0_X1_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN0_X1_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN0_X2 0x2a5c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN0_X2_X2_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN0_X2_X2_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN0_X2_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN0_X2_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN0_XY 0x2a60  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN0_XY_XY_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN0_XY_XY_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN0_XY_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN0_XY_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN0_Y1 0x2a64  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN0_Y1_Y1_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN0_Y1_Y1_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN0_Y1_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN0_Y1_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN0_Y2 0x2a68  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN0_Y2_Y2_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN0_Y2_Y2_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN0_Y2_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN0_Y2_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN1_CFG 0x2a70  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN1_CFG_MODE_MASK 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN1_CFG_MODE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN1_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN1_CFG_UNUSED0_SHIFT 0x3

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN1_X0 0x2a74  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN1_X0_X0_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN1_X0_X0_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN1_X0_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN1_X0_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN1_X1 0x2a78  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN1_X1_X1_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN1_X1_X1_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN1_X1_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN1_X1_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN1_X2 0x2a7c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN1_X2_X2_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN1_X2_X2_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN1_X2_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN1_X2_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN1_XY 0x2a80  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN1_XY_XY_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN1_XY_XY_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN1_XY_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN1_XY_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN1_Y1 0x2a84  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN1_Y1_Y1_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN1_Y1_Y1_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN1_Y1_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN1_Y1_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN1_Y2 0x2a88  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN1_Y2_Y2_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN1_Y2_Y2_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN1_Y2_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN1_Y2_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN2_CFG 0x2a90  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN2_CFG_MODE_MASK 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN2_CFG_MODE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN2_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN2_CFG_UNUSED0_SHIFT 0x3

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN2_X0 0x2a94  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN2_X0_X0_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN2_X0_X0_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN2_X0_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN2_X0_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN2_X1 0x2a98  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN2_X1_X1_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN2_X1_X1_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN2_X1_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN2_X1_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN2_X2 0x2a9c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN2_X2_X2_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN2_X2_X2_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN2_X2_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN2_X2_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN2_XY 0x2aa0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN2_XY_XY_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN2_XY_XY_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN2_XY_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN2_XY_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN2_Y1 0x2aa4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN2_Y1_Y1_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN2_Y1_Y1_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN2_Y1_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN2_Y1_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN2_Y2 0x2aa8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN2_Y2_Y2_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN2_Y2_Y2_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN2_Y2_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN2_Y2_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_HW_VERSION 0x3400  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_HW_VERSION_STEP_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_HW_VERSION_STEP_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_HW_VERSION_REV_MASK 0xfff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_HW_VERSION_REV_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_HW_STATUS 0x3404  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_MODULE_CFG 0x3460  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_MODULE_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_MODULE_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_MODULE_CFG_UNUSED0_MASK 0xffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_MODULE_CFG_STRIPE_LOC_MASK 0x300000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_MODULE_CFG_STRIPE_LOC_SHIFT 0x14
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_MODULE_CFG_UNUSED1_MASK 0xc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_MODULE_CFG_UNUSED1_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_MODULE_CFG_PIXEL_PATTERN_MASK 0x7000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_MODULE_CFG_PIXEL_PATTERN_SHIFT 0x18
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_MODULE_CFG_UNUSED2_MASK 0xf8000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_MODULE_CFG_UNUSED2_SHIFT 0x1b

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_PERIOD_CFG 0x3468  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_PERIOD_CFG_IRQ_SUBSAMPLE_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_PERIOD_CFG_IRQ_SUBSAMPLE_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_PERIOD_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_PERIOD_CFG_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_IRQ_SUBSAMPLE_PATTERN_CFG 0x346c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_IRQ_SUBSAMPLE_PATTERN_CFG_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_IRQ_SUBSAMPLE_PATTERN_CFG_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_EPOCH_IRQ_CFG 0x3470  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_EPOCH_IRQ_CFG_EPOCH0_LINE_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_EPOCH_IRQ_CFG_EPOCH0_LINE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_EPOCH_IRQ_CFG_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_EPOCH_IRQ_CFG_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_EPOCH_IRQ_CFG_EPOCH1_LINE_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_EPOCH_IRQ_CFG_EPOCH1_LINE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_EPOCH_IRQ_CFG_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_EPOCH_IRQ_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_DEBUG_1 0x35f0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_DEBUG_1_STATUS_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_DEBUG_1_STATUS_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_DEBUG_0 0x35f4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_DEBUG_0_FRAME_WIDTH_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_DEBUG_0_FRAME_WIDTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_DEBUG_0_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_DEBUG_0_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_DEBUG_0_FRAME_HEIGHT_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_DEBUG_0_FRAME_HEIGHT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_DEBUG_0_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_DEBUG_0_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_TEST_BUS_CTRL 0x35f8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_SPARE 0x35fc  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_SPARE_SPARE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_SPARE_SPARE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_HW_VERSION 0x3600  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_HW_VERSION_STEP_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_HW_VERSION_STEP_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_HW_VERSION_REV_MASK 0xfff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_HW_VERSION_REV_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_HW_STATUS 0x3604  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_MODULE_CFG 0x3660  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_MODULE_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_MODULE_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_MODULE_CFG_UNUSED0_MASK 0xffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_MODULE_CFG_STRIPE_LOC_MASK 0x300000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_MODULE_CFG_STRIPE_LOC_SHIFT 0x14
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_MODULE_CFG_UNUSED1_MASK 0xc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_MODULE_CFG_UNUSED1_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_MODULE_CFG_PIXEL_PATTERN_MASK 0x7000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_MODULE_CFG_PIXEL_PATTERN_SHIFT 0x18
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_MODULE_CFG_UNUSED2_MASK 0xf8000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_MODULE_CFG_UNUSED2_SHIFT 0x1b

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_PERIOD_CFG 0x3668  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_PERIOD_CFG_IRQ_SUBSAMPLE_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_PERIOD_CFG_IRQ_SUBSAMPLE_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_PERIOD_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_PERIOD_CFG_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_IRQ_SUBSAMPLE_PATTERN_CFG 0x366c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_IRQ_SUBSAMPLE_PATTERN_CFG_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_IRQ_SUBSAMPLE_PATTERN_CFG_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_EPOCH_IRQ_CFG 0x3670  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_EPOCH_IRQ_CFG_EPOCH0_LINE_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_EPOCH_IRQ_CFG_EPOCH0_LINE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_EPOCH_IRQ_CFG_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_EPOCH_IRQ_CFG_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_EPOCH_IRQ_CFG_EPOCH1_LINE_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_EPOCH_IRQ_CFG_EPOCH1_LINE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_EPOCH_IRQ_CFG_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_EPOCH_IRQ_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_DEBUG_1 0x37f0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_DEBUG_1_STATUS_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_DEBUG_1_STATUS_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_DEBUG_0 0x37f4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_DEBUG_0_FRAME_WIDTH_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_DEBUG_0_FRAME_WIDTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_DEBUG_0_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_DEBUG_0_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_DEBUG_0_FRAME_HEIGHT_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_DEBUG_0_FRAME_HEIGHT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_DEBUG_0_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_DEBUG_0_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_TEST_BUS_CTRL 0x37f8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_SPARE 0x37fc  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_SPARE_SPARE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_SPARE_SPARE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_HW_VERSION 0x3800  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_HW_VERSION_STEP_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_HW_VERSION_STEP_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_HW_VERSION_REV_MASK 0xfff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_HW_VERSION_REV_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_HW_STATUS 0x3804  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_MODULE_CFG 0x3860  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_MODULE_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_MODULE_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_MODULE_CFG_UNUSED0_MASK 0xffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_MODULE_CFG_STRIPE_LOC_MASK 0x300000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_MODULE_CFG_STRIPE_LOC_SHIFT 0x14
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_MODULE_CFG_UNUSED1_MASK 0xc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_MODULE_CFG_UNUSED1_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_MODULE_CFG_PIXEL_PATTERN_MASK 0x7000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_MODULE_CFG_PIXEL_PATTERN_SHIFT 0x18
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_MODULE_CFG_UNUSED2_MASK 0xf8000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_MODULE_CFG_UNUSED2_SHIFT 0x1b

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_PERIOD_CFG 0x3868  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_PERIOD_CFG_IRQ_SUBSAMPLE_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_PERIOD_CFG_IRQ_SUBSAMPLE_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_PERIOD_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_PERIOD_CFG_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_IRQ_SUBSAMPLE_PATTERN_CFG 0x386c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_IRQ_SUBSAMPLE_PATTERN_CFG_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_IRQ_SUBSAMPLE_PATTERN_CFG_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_EPOCH_IRQ_CFG 0x3870  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_EPOCH_IRQ_CFG_EPOCH0_LINE_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_EPOCH_IRQ_CFG_EPOCH0_LINE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_EPOCH_IRQ_CFG_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_EPOCH_IRQ_CFG_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_EPOCH_IRQ_CFG_EPOCH1_LINE_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_EPOCH_IRQ_CFG_EPOCH1_LINE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_EPOCH_IRQ_CFG_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_EPOCH_IRQ_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_DEBUG_1 0x39f0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_DEBUG_1_STATUS_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_DEBUG_1_STATUS_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_DEBUG_0 0x39f4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_DEBUG_0_FRAME_WIDTH_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_DEBUG_0_FRAME_WIDTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_DEBUG_0_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_DEBUG_0_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_DEBUG_0_FRAME_HEIGHT_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_DEBUG_0_FRAME_HEIGHT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_DEBUG_0_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_DEBUG_0_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_TEST_BUS_CTRL 0x39f8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_SPARE 0x39fc  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_SPARE_SPARE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_SPARE_SPARE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_HW_VERSION 0x3a00  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_HW_VERSION_STEP_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_HW_VERSION_STEP_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_HW_VERSION_REV_MASK 0xfff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_HW_VERSION_REV_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_HW_STATUS 0x3a04  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_MODULE_CFG 0x3a60  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_MODULE_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_MODULE_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_MODULE_CFG_UNUSED0_MASK 0xffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_MODULE_CFG_STRIPE_LOC_MASK 0x300000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_MODULE_CFG_STRIPE_LOC_SHIFT 0x14
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_MODULE_CFG_UNUSED1_MASK 0xc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_MODULE_CFG_UNUSED1_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_MODULE_CFG_PIXEL_PATTERN_MASK 0x7000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_MODULE_CFG_PIXEL_PATTERN_SHIFT 0x18
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_MODULE_CFG_UNUSED2_MASK 0xf8000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_MODULE_CFG_UNUSED2_SHIFT 0x1b

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_PERIOD_CFG 0x3a68  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_PERIOD_CFG_IRQ_SUBSAMPLE_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_PERIOD_CFG_IRQ_SUBSAMPLE_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_PERIOD_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_PERIOD_CFG_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_IRQ_SUBSAMPLE_PATTERN_CFG 0x3a6c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_IRQ_SUBSAMPLE_PATTERN_CFG_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_IRQ_SUBSAMPLE_PATTERN_CFG_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_EPOCH_IRQ_CFG 0x3a70  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_EPOCH_IRQ_CFG_EPOCH0_LINE_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_EPOCH_IRQ_CFG_EPOCH0_LINE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_EPOCH_IRQ_CFG_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_EPOCH_IRQ_CFG_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_EPOCH_IRQ_CFG_EPOCH1_LINE_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_EPOCH_IRQ_CFG_EPOCH1_LINE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_EPOCH_IRQ_CFG_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_EPOCH_IRQ_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_DEBUG_1 0x3bf0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_DEBUG_1_STATUS_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_DEBUG_1_STATUS_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_DEBUG_0 0x3bf4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_DEBUG_0_FRAME_WIDTH_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_DEBUG_0_FRAME_WIDTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_DEBUG_0_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_DEBUG_0_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_DEBUG_0_FRAME_HEIGHT_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_DEBUG_0_FRAME_HEIGHT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_DEBUG_0_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_DEBUG_0_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_TEST_BUS_CTRL 0x3bf8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_SPARE 0x3bfc  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_SPARE_SPARE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_SPARE_SPARE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_HW_VERSION 0x3c00  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_HW_VERSION_STEP_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_HW_VERSION_STEP_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_HW_VERSION_REV_MASK 0xfff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_HW_VERSION_REV_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_CGC_OVERRIDE 0x3c08  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_CGC_OVERRIDE_CGC_OVERRIDE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_CGC_OVERRIDE_CGC_OVERRIDE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_CGC_OVERRIDE_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_CGC_OVERRIDE_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_MASK_0 0x3c18  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_MASK_0_COMP_REG_UPDATE_DONE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_MASK_0_COMP_REG_UPDATE_DONE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_MASK_0_COMP_BUF_DONE_MASK 0xf0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_MASK_0_COMP_BUF_DONE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_MASK_0_UNUSED0_MASK 0x3fffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_MASK_0_UNUSED0_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_MASK_0_VIOLATION_MASK 0x40000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_MASK_0_VIOLATION_SHIFT 0x1e
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_MASK_0_IMAGE_SIZE_VIOLATION_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_MASK_0_IMAGE_SIZE_VIOLATION_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_MASK_1 0x3c1c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_MASK_1_WR_CLIENT_BUF_DONE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_MASK_1_WR_CLIENT_BUF_DONE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_MASK_1_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_MASK_1_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_CLEAR_0 0x3c20  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_CLEAR_0_COMP_REG_UPDATE_DONE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_CLEAR_0_COMP_REG_UPDATE_DONE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_CLEAR_0_COMP_BUF_DONE_MASK 0xf0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_CLEAR_0_COMP_BUF_DONE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_CLEAR_0_UNUSED0_MASK 0x3fffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_CLEAR_0_UNUSED0_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_CLEAR_0_VIOLATION_MASK 0x40000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_CLEAR_0_VIOLATION_SHIFT 0x1e
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_CLEAR_0_IMAGE_SIZE_VIOLATION_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_CLEAR_0_IMAGE_SIZE_VIOLATION_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_CLEAR_1 0x3c24  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_CLEAR_1_WR_CLIENT_BUF_DONE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_CLEAR_1_WR_CLIENT_BUF_DONE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_CLEAR_1_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_CLEAR_1_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_STATUS_0 0x3c28  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_STATUS_0_COMP_REG_UPDATE_DONE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_STATUS_0_COMP_REG_UPDATE_DONE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_STATUS_0_COMP_BUF_DONE_MASK 0xf0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_STATUS_0_COMP_BUF_DONE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_STATUS_0_UNUSED0_MASK 0x3fffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_STATUS_0_UNUSED0_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_STATUS_0_VIOLATION_MASK 0x40000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_STATUS_0_VIOLATION_SHIFT 0x1e
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_STATUS_0_IMAGE_SIZE_VIOLATION_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_STATUS_0_IMAGE_SIZE_VIOLATION_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_STATUS_1 0x3c2c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_STATUS_1_WR_CLIENT_BUF_DONE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_STATUS_1_WR_CLIENT_BUF_DONE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_STATUS_1_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_STATUS_1_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_CMD 0x3c30  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_CMD_CLEAR_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_CMD_CLEAR_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_CMD_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_CMD_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_CMD_SET_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_CMD_SET_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_CMD_UNUSED1_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_CMD_UNUSED1_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_0 0x3c34  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_0_CFG_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_0_CFG_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_1 0x3c38  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_1_CFG_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_1_CFG_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_2 0x3c3c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_2_CFG_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_2_CFG_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_3 0x3c40  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_3_CFG_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_3_CFG_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_SET_0 0x3c50  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_SET_0_COMP_REG_UPDATE_DONE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_SET_0_COMP_REG_UPDATE_DONE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_SET_0_COMP_BUF_DONE_MASK 0xf0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_SET_0_COMP_BUF_DONE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_SET_0_UNUSED0_MASK 0x3fffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_SET_0_UNUSED0_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_SET_0_VIOLATION_MASK 0x40000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_SET_0_VIOLATION_SHIFT 0x1e
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_SET_0_IMAGE_SIZE_VIOLATION_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_SET_0_IMAGE_SIZE_VIOLATION_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_SET_1 0x3c54  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_SET_1_WR_CLIENT_BUF_DONE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_SET_1_WR_CLIENT_BUF_DONE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_SET_1_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_SET_1_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PWR_ISO_CFG 0x3c5c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PWR_ISO_CFG_PWR_ISO_ENABLE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PWR_ISO_CFG_PWR_ISO_ENABLE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PWR_ISO_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PWR_ISO_CFG_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_STATUS_CLEAR 0x3c60  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_STATUS_CLEAR_OVERFLOW_CLEAR_CMD_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_STATUS_CLEAR_OVERFLOW_CLEAR_CMD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_STATUS_CLEAR_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_STATUS_CLEAR_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_VIOLATION_STATUS 0x3c64  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_VIOLATION_STATUS_ERROR_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_VIOLATION_STATUS_ERROR_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_VIOLATION_STATUS_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_VIOLATION_STATUS_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_OVERFLOW_STATUS 0x3c68  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_OVERFLOW_STATUS_ERROR_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_OVERFLOW_STATUS_ERROR_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_OVERFLOW_STATUS_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_OVERFLOW_STATUS_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_IMAGE_SIZE_VIOLATION_STATUS 0x3c70  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_IMAGE_SIZE_VIOLATION_STATUS_ERROR_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_IMAGE_SIZE_VIOLATION_STATUS_ERROR_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_IMAGE_SIZE_VIOLATION_STATUS_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_IMAGE_SIZE_VIOLATION_STATUS_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_0 0x3c74  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_0_CNTR_START_CMD_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_0_CNTR_START_CMD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_0_CNTR_STOP_CMD_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_0_CNTR_STOP_CMD_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_0_CONTINUOUS_MODE_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_0_CONTINUOUS_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_0_UNUSED0_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_0_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_0_EVENT_SEL_MASK 0x70
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_0_EVENT_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_0_UNUSED1_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_0_UNUSED1_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_0_CLIENT_SEL_MASK 0x1f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_0_CLIENT_SEL_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_0_UNUSED2_MASK 0xe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_0_UNUSED2_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_0_WINDOW_START_SEL_MASK 0xf0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_0_WINDOW_START_SEL_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_0_WINDOW_END_SEL_MASK 0xf00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_0_WINDOW_END_SEL_SHIFT 0x14
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_0_NUM_WINDOW_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_0_NUM_WINDOW_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_1 0x3c78  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_1_CNTR_START_CMD_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_1_CNTR_START_CMD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_1_CNTR_STOP_CMD_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_1_CNTR_STOP_CMD_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_1_CONTINUOUS_MODE_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_1_CONTINUOUS_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_1_UNUSED0_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_1_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_1_EVENT_SEL_MASK 0x70
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_1_EVENT_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_1_UNUSED1_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_1_UNUSED1_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_1_CLIENT_SEL_MASK 0x1f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_1_CLIENT_SEL_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_1_UNUSED2_MASK 0xe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_1_UNUSED2_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_1_WINDOW_START_SEL_MASK 0xf0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_1_WINDOW_START_SEL_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_1_WINDOW_END_SEL_MASK 0xf00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_1_WINDOW_END_SEL_SHIFT 0x14
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_1_NUM_WINDOW_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_1_NUM_WINDOW_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_2 0x3c7c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_2_CNTR_START_CMD_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_2_CNTR_START_CMD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_2_CNTR_STOP_CMD_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_2_CNTR_STOP_CMD_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_2_CONTINUOUS_MODE_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_2_CONTINUOUS_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_2_UNUSED0_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_2_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_2_EVENT_SEL_MASK 0x70
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_2_EVENT_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_2_UNUSED1_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_2_UNUSED1_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_2_CLIENT_SEL_MASK 0x1f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_2_CLIENT_SEL_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_2_UNUSED2_MASK 0xe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_2_UNUSED2_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_2_WINDOW_START_SEL_MASK 0xf0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_2_WINDOW_START_SEL_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_2_WINDOW_END_SEL_MASK 0xf00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_2_WINDOW_END_SEL_SHIFT 0x14
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_2_NUM_WINDOW_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_2_NUM_WINDOW_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_3 0x3c80  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_3_CNTR_START_CMD_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_3_CNTR_START_CMD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_3_CNTR_STOP_CMD_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_3_CNTR_STOP_CMD_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_3_CONTINUOUS_MODE_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_3_CONTINUOUS_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_3_UNUSED0_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_3_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_3_EVENT_SEL_MASK 0x70
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_3_EVENT_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_3_UNUSED1_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_3_UNUSED1_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_3_CLIENT_SEL_MASK 0x1f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_3_CLIENT_SEL_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_3_UNUSED2_MASK 0xe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_3_UNUSED2_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_3_WINDOW_START_SEL_MASK 0xf0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_3_WINDOW_START_SEL_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_3_WINDOW_END_SEL_MASK 0xf00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_3_WINDOW_END_SEL_SHIFT 0x14
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_3_NUM_WINDOW_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_3_NUM_WINDOW_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_VAL_0 0x3c94  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_VAL_0_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_VAL_0_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_VAL_1 0x3c98  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_VAL_1_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_VAL_1_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_VAL_2 0x3c9c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_VAL_2_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_VAL_2_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_VAL_3 0x3ca0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_VAL_3_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_VAL_3_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_STATUS 0x3cb4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_STATUS_DONE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_STATUS_DONE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_STATUS_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_STATUS_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_MISR_CFG_0 0x3cb8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_MISR_CFG_0_MISR_0_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_MISR_CFG_0_MISR_0_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_MISR_CFG_0_MISR_1_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_MISR_CFG_0_MISR_1_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_MISR_CFG_0_UNUSED0_MASK 0xfffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_MISR_CFG_0_UNUSED0_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_MISR_CFG_0_MISR_0_SAMPLE_MODE_MASK 0x10000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_MISR_CFG_0_MISR_0_SAMPLE_MODE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_MISR_CFG_0_MISR_1_SAMPLE_MODE_MASK 0x20000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_MISR_CFG_0_MISR_1_SAMPLE_MODE_SHIFT 0x11
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_MISR_CFG_0_UNUSED1_MASK 0xfffc0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_MISR_CFG_0_UNUSED1_SHIFT 0x12

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_MISR_CFG_1 0x3cbc  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_MISR_CFG_1_MISR_0_ID_MASK 0xff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_MISR_CFG_1_MISR_0_ID_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_MISR_CFG_1_MISR_1_ID_MASK 0xff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_MISR_CFG_1_MISR_1_ID_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_MISR_CFG_1_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_MISR_CFG_1_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_MISR_RD_SEL 0x3cc8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_MISR_RD_SEL_MISR_SEL_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_MISR_RD_SEL_MISR_SEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_MISR_RD_SEL_WORD_SEL_MASK 0x70
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_MISR_RD_SEL_WORD_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_MISR_RD_SEL_UNUSED0_MASK 0xffffff80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_MISR_RD_SEL_UNUSED0_SHIFT 0x7

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_MISR_RST 0x3ccc  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_MISR_RST_RST_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_MISR_RST_RST_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_MISR_RST_UNUSED0_MASK 0xfffffffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_MISR_RST_UNUSED0_SHIFT 0x2

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_MISR_VAL 0x3cd0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_MISR_VAL_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_MISR_VAL_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_DEBUG_STATUS_TOP_CFG 0x3cd4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_DEBUG_STATUS_TOP_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_DEBUG_STATUS_TOP_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_DEBUG_STATUS_TOP_CFG_UNUSED0_MASK 0xffffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_DEBUG_STATUS_TOP_CFG_UNUSED0_SHIFT 0x8

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_DEBUG_STATUS_TOP_0 0x3cd8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_DEBUG_STATUS_TOP_0_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_DEBUG_STATUS_TOP_0_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_TEST_BUS_CTRL 0x3cdc  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_TEST_BUS_CTRL_TEST_BUS_SOURCE_SEL_MASK 0xff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_TEST_BUS_CTRL_TEST_BUS_SOURCE_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_TEST_BUS_CTRL_TEST_BUS_INTERNAL_SEL_MASK 0xff000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_TEST_BUS_CTRL_TEST_BUS_INTERNAL_SEL_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_TEST_BUS_CTRL_UNUSED1_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_TEST_BUS_CTRL_UNUSED1_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_SPARE 0x3ce0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_SPARE_SPARE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_SPARE_SPARE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_CFG 0x3e00  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_CFG_VIRTUALFRAME_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_CFG_VIRTUALFRAME_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_CFG_FRAMEHEADER_EN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_CFG_FRAMEHEADER_EN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_CFG_ADDR_REUSE_EN_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_CFG_ADDR_REUSE_EN_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_CFG_AUTO_RECOVERY_EN_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_CFG_AUTO_RECOVERY_EN_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_CFG_UNUSED0_MASK 0xffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_CFG_UNUSED0_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_CFG_MODE_MASK 0x30000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_CFG_MODE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_CFG_UNUSED1_MASK 0xfffc0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_CFG_UNUSED1_SHIFT 0x12

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_ADDR_IMAGE 0x3e04  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_ADDR_FRAME_INCR 0x3e08  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_IMAGE_CFG_0 0x3e0c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_IMAGE_CFG_0_WIDTH_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_IMAGE_CFG_0_WIDTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_IMAGE_CFG_0_HEIGHT_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_IMAGE_CFG_0_HEIGHT_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_IMAGE_CFG_1 0x3e10  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_IMAGE_CFG_1_X_INIT_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_IMAGE_CFG_1_X_INIT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_IMAGE_CFG_1_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_IMAGE_CFG_1_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_IMAGE_CFG_2 0x3e14  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_IMAGE_CFG_2_STRIDE_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_IMAGE_CFG_2_STRIDE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_IMAGE_CFG_2_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_IMAGE_CFG_2_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_PACKER_CFG 0x3e18  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_PACKER_CFG_FORMAT_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_PACKER_CFG_FORMAT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_BW_LIMIT 0x3e1c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_BW_LIMIT_ENABLE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_BW_LIMIT_ENABLE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_ADDR_FRAME_HEADER 0x3e20  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_ADDR_FRAME_HEADER_INCR 0x3e24  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_FRAME_HEADER_CFG 0x3e28  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_LINE_DONE_CFG 0x3e2c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_LINE_DONE_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_LINE_DONE_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_LINE_DONE_CFG_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_LINE_DONE_CFG_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_LINE_DONE_CFG_LINE_COUNT_MASK 0xffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_LINE_DONE_CFG_LINE_COUNT_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_LINE_DONE_CFG_UNUSED1_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_LINE_DONE_CFG_UNUSED1_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_0 0x3e30  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_0_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_0_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_1 0x3e34  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_FRAMEDROP_CFG_0 0x3e38  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_FRAMEDROP_CFG_0_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_FRAMEDROP_CFG_0_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_FRAMEDROP_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_FRAMEDROP_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_FRAMEDROP_CFG_1 0x3e3c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_FRAMEDROP_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_FRAMEDROP_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG 0x3e60  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_BURST_LIMIT_CFG 0x3e64  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x2

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_ADDR_STATUS_0 0x3e68  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_ADDR_STATUS_1 0x3e6c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_ADDR_STATUS_2 0x3e70  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_MASK 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_ADDR_STATUS_2_UNUSED0_MASK 0x38
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_ADDR_STATUS_2_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_MASK 0x1c0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_ADDR_STATUS_2_UNUSED1_MASK 0xfffffe00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_ADDR_STATUS_2_UNUSED1_SHIFT 0x9

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_ADDR_STATUS_3 0x3e74  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG 0x3e78  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_DEBUG_STATUS_0 0x3e7c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_DEBUG_STATUS_1 0x3e80  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_CFG 0x3f00  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_CFG_VIRTUALFRAME_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_CFG_VIRTUALFRAME_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_CFG_FRAMEHEADER_EN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_CFG_FRAMEHEADER_EN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_CFG_ADDR_REUSE_EN_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_CFG_ADDR_REUSE_EN_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_CFG_AUTO_RECOVERY_EN_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_CFG_AUTO_RECOVERY_EN_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_CFG_UNUSED0_MASK 0xffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_CFG_UNUSED0_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_CFG_MODE_MASK 0x30000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_CFG_MODE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_CFG_UNUSED1_MASK 0xfffc0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_CFG_UNUSED1_SHIFT 0x12

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_ADDR_IMAGE 0x3f04  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_ADDR_FRAME_INCR 0x3f08  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_IMAGE_CFG_0 0x3f0c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_IMAGE_CFG_0_WIDTH_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_IMAGE_CFG_0_WIDTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_IMAGE_CFG_0_HEIGHT_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_IMAGE_CFG_0_HEIGHT_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_IMAGE_CFG_1 0x3f10  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_IMAGE_CFG_1_X_INIT_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_IMAGE_CFG_1_X_INIT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_IMAGE_CFG_1_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_IMAGE_CFG_1_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_IMAGE_CFG_2 0x3f14  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_IMAGE_CFG_2_STRIDE_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_IMAGE_CFG_2_STRIDE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_IMAGE_CFG_2_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_IMAGE_CFG_2_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_PACKER_CFG 0x3f18  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_PACKER_CFG_FORMAT_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_PACKER_CFG_FORMAT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_BW_LIMIT 0x3f1c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_BW_LIMIT_ENABLE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_BW_LIMIT_ENABLE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_ADDR_FRAME_HEADER 0x3f20  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_ADDR_FRAME_HEADER_INCR 0x3f24  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_FRAME_HEADER_CFG 0x3f28  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_LINE_DONE_CFG 0x3f2c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_LINE_DONE_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_LINE_DONE_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_LINE_DONE_CFG_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_LINE_DONE_CFG_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_LINE_DONE_CFG_LINE_COUNT_MASK 0xffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_LINE_DONE_CFG_LINE_COUNT_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_LINE_DONE_CFG_UNUSED1_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_LINE_DONE_CFG_UNUSED1_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_0 0x3f30  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_0_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_0_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_1 0x3f34  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_FRAMEDROP_CFG_0 0x3f38  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_FRAMEDROP_CFG_0_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_FRAMEDROP_CFG_0_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_FRAMEDROP_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_FRAMEDROP_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_FRAMEDROP_CFG_1 0x3f3c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_FRAMEDROP_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_FRAMEDROP_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG 0x3f60  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_BURST_LIMIT_CFG 0x3f64  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x2

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_ADDR_STATUS_0 0x3f68  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_ADDR_STATUS_1 0x3f6c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_ADDR_STATUS_2 0x3f70  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_MASK 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_ADDR_STATUS_2_UNUSED0_MASK 0x38
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_ADDR_STATUS_2_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_MASK 0x1c0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_ADDR_STATUS_2_UNUSED1_MASK 0xfffffe00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_ADDR_STATUS_2_UNUSED1_SHIFT 0x9

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_ADDR_STATUS_3 0x3f74  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG 0x3f78  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_DEBUG_STATUS_0 0x3f7c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_DEBUG_STATUS_1 0x3f80  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_CFG 0x4000  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_CFG_VIRTUALFRAME_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_CFG_VIRTUALFRAME_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_CFG_FRAMEHEADER_EN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_CFG_FRAMEHEADER_EN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_CFG_ADDR_REUSE_EN_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_CFG_ADDR_REUSE_EN_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_CFG_AUTO_RECOVERY_EN_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_CFG_AUTO_RECOVERY_EN_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_CFG_UNUSED0_MASK 0xffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_CFG_UNUSED0_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_CFG_MODE_MASK 0x30000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_CFG_MODE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_CFG_UNUSED1_MASK 0xfffc0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_CFG_UNUSED1_SHIFT 0x12

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_ADDR_IMAGE 0x4004  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_ADDR_FRAME_INCR 0x4008  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_IMAGE_CFG_0 0x400c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_IMAGE_CFG_0_WIDTH_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_IMAGE_CFG_0_WIDTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_IMAGE_CFG_0_HEIGHT_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_IMAGE_CFG_0_HEIGHT_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_IMAGE_CFG_1 0x4010  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_IMAGE_CFG_1_X_INIT_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_IMAGE_CFG_1_X_INIT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_IMAGE_CFG_1_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_IMAGE_CFG_1_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_IMAGE_CFG_2 0x4014  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_IMAGE_CFG_2_STRIDE_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_IMAGE_CFG_2_STRIDE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_IMAGE_CFG_2_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_IMAGE_CFG_2_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_PACKER_CFG 0x4018  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_PACKER_CFG_FORMAT_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_PACKER_CFG_FORMAT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_BW_LIMIT 0x401c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_BW_LIMIT_ENABLE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_BW_LIMIT_ENABLE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_ADDR_FRAME_HEADER 0x4020  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_ADDR_FRAME_HEADER_INCR 0x4024  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_FRAME_HEADER_CFG 0x4028  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_LINE_DONE_CFG 0x402c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_LINE_DONE_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_LINE_DONE_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_LINE_DONE_CFG_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_LINE_DONE_CFG_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_LINE_DONE_CFG_LINE_COUNT_MASK 0xffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_LINE_DONE_CFG_LINE_COUNT_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_LINE_DONE_CFG_UNUSED1_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_LINE_DONE_CFG_UNUSED1_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_0 0x4030  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_0_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_0_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_1 0x4034  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_FRAMEDROP_CFG_0 0x4038  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_FRAMEDROP_CFG_0_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_FRAMEDROP_CFG_0_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_FRAMEDROP_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_FRAMEDROP_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_FRAMEDROP_CFG_1 0x403c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_FRAMEDROP_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_FRAMEDROP_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG 0x4060  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_BURST_LIMIT_CFG 0x4064  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x2

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_ADDR_STATUS_0 0x4068  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_ADDR_STATUS_1 0x406c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_ADDR_STATUS_2 0x4070  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_MASK 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_ADDR_STATUS_2_UNUSED0_MASK 0x38
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_ADDR_STATUS_2_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_MASK 0x1c0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_ADDR_STATUS_2_UNUSED1_MASK 0xfffffe00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_ADDR_STATUS_2_UNUSED1_SHIFT 0x9

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_ADDR_STATUS_3 0x4074  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG 0x4078  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_DEBUG_STATUS_0 0x407c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_DEBUG_STATUS_1 0x4080  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_CFG 0x4100  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_CFG_VIRTUALFRAME_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_CFG_VIRTUALFRAME_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_CFG_FRAMEHEADER_EN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_CFG_FRAMEHEADER_EN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_CFG_ADDR_REUSE_EN_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_CFG_ADDR_REUSE_EN_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_CFG_AUTO_RECOVERY_EN_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_CFG_AUTO_RECOVERY_EN_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_CFG_UNUSED0_MASK 0xffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_CFG_UNUSED0_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_CFG_MODE_MASK 0x30000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_CFG_MODE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_CFG_UNUSED1_MASK 0xfffc0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_CFG_UNUSED1_SHIFT 0x12

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_ADDR_IMAGE 0x4104  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_ADDR_FRAME_INCR 0x4108  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_IMAGE_CFG_0 0x410c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_IMAGE_CFG_0_WIDTH_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_IMAGE_CFG_0_WIDTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_IMAGE_CFG_0_HEIGHT_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_IMAGE_CFG_0_HEIGHT_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_IMAGE_CFG_1 0x4110  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_IMAGE_CFG_1_X_INIT_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_IMAGE_CFG_1_X_INIT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_IMAGE_CFG_1_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_IMAGE_CFG_1_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_IMAGE_CFG_2 0x4114  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_IMAGE_CFG_2_STRIDE_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_IMAGE_CFG_2_STRIDE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_IMAGE_CFG_2_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_IMAGE_CFG_2_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_PACKER_CFG 0x4118  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_PACKER_CFG_FORMAT_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_PACKER_CFG_FORMAT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_BW_LIMIT 0x411c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_BW_LIMIT_ENABLE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_BW_LIMIT_ENABLE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_ADDR_FRAME_HEADER 0x4120  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_ADDR_FRAME_HEADER_INCR 0x4124  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_FRAME_HEADER_CFG 0x4128  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_LINE_DONE_CFG 0x412c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_LINE_DONE_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_LINE_DONE_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_LINE_DONE_CFG_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_LINE_DONE_CFG_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_LINE_DONE_CFG_LINE_COUNT_MASK 0xffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_LINE_DONE_CFG_LINE_COUNT_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_LINE_DONE_CFG_UNUSED1_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_LINE_DONE_CFG_UNUSED1_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_0 0x4130  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_0_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_0_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_1 0x4134  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_FRAMEDROP_CFG_0 0x4138  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_FRAMEDROP_CFG_0_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_FRAMEDROP_CFG_0_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_FRAMEDROP_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_FRAMEDROP_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_FRAMEDROP_CFG_1 0x413c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_FRAMEDROP_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_FRAMEDROP_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG 0x4160  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_BURST_LIMIT_CFG 0x4164  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x2

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_ADDR_STATUS_0 0x4168  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_ADDR_STATUS_1 0x416c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_ADDR_STATUS_2 0x4170  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_MASK 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_ADDR_STATUS_2_UNUSED0_MASK 0x38
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_ADDR_STATUS_2_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_MASK 0x1c0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_ADDR_STATUS_2_UNUSED1_MASK 0xfffffe00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_ADDR_STATUS_2_UNUSED1_SHIFT 0x9

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_ADDR_STATUS_3 0x4174  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG 0x4178  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_DEBUG_STATUS_0 0x417c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_DEBUG_STATUS_1 0x4180  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_HW_VERSION 0x4400  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_HW_VERSION_REVISION_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_HW_VERSION_REVISION_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_HW_VERSION_MINOR_VERSION_MASK 0xfff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_HW_VERSION_MINOR_VERSION_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_HW_VERSION_MAJOR_VERSION_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_HW_VERSION_MAJOR_VERSION_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_TITAN_VERSION 0x4404  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_TITAN_VERSION_STEP_MASK 0xff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_TITAN_VERSION_STEP_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_TITAN_VERSION_TIER_MASK 0xff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_TITAN_VERSION_TIER_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_TITAN_VERSION_GENERATION_MASK 0xff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_TITAN_VERSION_GENERATION_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_TITAN_VERSION_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_TITAN_VERSION_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_HW_CAPABILITY 0x4408  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_HW_CAPABILITY_NUM_OF_BUS_CLIENTS_MASK 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_HW_CAPABILITY_NUM_OF_BUS_CLIENTS_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_HW_CAPABILITY_MAIN_LINE_BUFFER_FEATURE_MASK 0x7fff8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_HW_CAPABILITY_MAIN_LINE_BUFFER_FEATURE_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_HW_CAPABILITY_UNUSED0_MASK 0x7ff80000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_HW_CAPABILITY_UNUSED0_SHIFT 0x13
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_HW_CAPABILITY_INPUT_FORMAT_FEATURE_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_HW_CAPABILITY_INPUT_FORMAT_FEATURE_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_RST_CMD 0x440c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_RST_CMD_CORE_HW_RST_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_RST_CMD_CORE_HW_RST_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_RST_CMD_CORE_SW_RST_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_RST_CMD_CORE_SW_RST_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_RST_CMD_RDI0_HW_RST_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_RST_CMD_RDI0_HW_RST_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_RST_CMD_RDI1_HW_RST_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_RST_CMD_RDI1_HW_RST_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_RST_CMD_RDI2_HW_RST_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_RST_CMD_RDI2_HW_RST_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_RST_CMD_RDI3_HW_RST_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_RST_CMD_RDI3_HW_RST_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_RST_CMD_UNUSED0_MASK 0xffffffc0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_RST_CMD_UNUSED0_SHIFT 0x6

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_CORE_CLK_CGC_OVERRIDE_0 0x4410  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_CORE_CLK_CGC_OVERRIDE_0_CAMIF_CLK_CGC_OVERRIDE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_CORE_CLK_CGC_OVERRIDE_0_CAMIF_CLK_CGC_OVERRIDE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_CORE_CLK_CGC_OVERRIDE_0_WE_CORE_CLK_CGC_OVERRIDE_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_CORE_CLK_CGC_OVERRIDE_0_WE_CORE_CLK_CGC_OVERRIDE_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_CORE_CLK_CGC_OVERRIDE_0_TOP_CORE_CLK_CGC_OVERRIDE_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_CORE_CLK_CGC_OVERRIDE_0_TOP_CORE_CLK_CGC_OVERRIDE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_CORE_CLK_CGC_OVERRIDE_0_CSID_CORE_CLK_CGC_OVERRIDE_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_CORE_CLK_CGC_OVERRIDE_0_CSID_CORE_CLK_CGC_OVERRIDE_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_CORE_CLK_CGC_OVERRIDE_0_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_CORE_CLK_CGC_OVERRIDE_0_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_AHB_CLK_CGC_OVERRIDE 0x4414  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_AHB_CLK_CGC_OVERRIDE_AHB_CLK_CGC_OVERRIDE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_AHB_CLK_CGC_OVERRIDE_AHB_CLK_CGC_OVERRIDE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_AHB_CLK_CGC_OVERRIDE_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_AHB_CLK_CGC_OVERRIDE_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_NOC_CLK_CGC_OVERRIDE 0x4418  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_NOC_CLK_CGC_OVERRIDE_NOC_CLK_CGC_OVERRIDE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_NOC_CLK_CGC_OVERRIDE_NOC_CLK_CGC_OVERRIDE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_NOC_CLK_CGC_OVERRIDE_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_NOC_CLK_CGC_OVERRIDE_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_REG_UPDATE_CMD 0x4420  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_REG_UPDATE_CMD_RDI0_UPDATE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_REG_UPDATE_CMD_RDI0_UPDATE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_REG_UPDATE_CMD_RDI1_UPDATE_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_REG_UPDATE_CMD_RDI1_UPDATE_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_REG_UPDATE_CMD_RDI2_UPDATE_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_REG_UPDATE_CMD_RDI2_UPDATE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_REG_UPDATE_CMD_RDI3_UPDATE_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_REG_UPDATE_CMD_RDI3_UPDATE_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_REG_UPDATE_CMD_RDI0_UPDATE_IMD_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_REG_UPDATE_CMD_RDI0_UPDATE_IMD_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_REG_UPDATE_CMD_RDI1_UPDATE_IMD_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_REG_UPDATE_CMD_RDI1_UPDATE_IMD_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_REG_UPDATE_CMD_RDI2_UPDATE_IMD_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_REG_UPDATE_CMD_RDI2_UPDATE_IMD_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_REG_UPDATE_CMD_RDI3_UPDATE_IMD_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_REG_UPDATE_CMD_RDI3_UPDATE_IMD_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_REG_UPDATE_CMD_UNUSED0_MASK 0xffffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_REG_UPDATE_CMD_UNUSED0_SHIFT 0x8

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CMD 0x4424  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CMD_CLEAR_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CMD_CLEAR_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CMD_SET_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CMD_SET_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CMD_UNUSED0_MASK 0xfffffffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CMD_UNUSED0_SHIFT 0x2

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_0 0x4428  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_0_RDI0_OVERFLOW_IRQ_MASK_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_0_RDI0_OVERFLOW_IRQ_MASK_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_0_RDI1_OVERFLOW_IRQ_MASK_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_0_RDI1_OVERFLOW_IRQ_MASK_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_0_RDI2_OVERFLOW_IRQ_MASK_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_0_RDI2_OVERFLOW_IRQ_MASK_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_0_RDI3_OVERFLOW_IRQ_MASK_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_0_RDI3_OVERFLOW_IRQ_MASK_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_0_BUS_WR_IRQ_MASK_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_0_BUS_WR_IRQ_MASK_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_0_RDI0_FRAME_DROP_IRQ_MASK_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_0_RDI0_FRAME_DROP_IRQ_MASK_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_0_RDI1_FRAME_DROP_IRQ_MASK_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_0_RDI1_FRAME_DROP_IRQ_MASK_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_0_RDI2_FRAME_DROP_IRQ_MASK_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_0_RDI2_FRAME_DROP_IRQ_MASK_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_0_RDI3_FRAME_DROP_IRQ_MASK_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_0_RDI3_FRAME_DROP_IRQ_MASK_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_0_UNUSED0_MASK 0x1fe00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_0_UNUSED0_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_0_RST_DONE_IRQ_MASK_MASK 0x20000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_0_RST_DONE_IRQ_MASK_SHIFT 0x11
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_0_UNUSED1_MASK 0xfffc0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_0_UNUSED1_SHIFT 0x12

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_1 0x442c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_1_RDI0_CAMIF_SOF_IRQ_MASK_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_1_RDI0_CAMIF_SOF_IRQ_MASK_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_1_RDI0_CAMIF_EOF_IRQ_MASK_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_1_RDI0_CAMIF_EOF_IRQ_MASK_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_1_RDI0_CAMIF_EPOCH0_IRQ_MASK_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_1_RDI0_CAMIF_EPOCH0_IRQ_MASK_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_1_RDI0_CAMIF_EPOCH1_IRQ_MASK_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_1_RDI0_CAMIF_EPOCH1_IRQ_MASK_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_1_RDI1_CAMIF_SOF_IRQ_MASK_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_1_RDI1_CAMIF_SOF_IRQ_MASK_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_1_RDI1_CAMIF_EOF_IRQ_MASK_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_1_RDI1_CAMIF_EOF_IRQ_MASK_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_1_RDI1_CAMIF_EPOCH0_IRQ_MASK_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_1_RDI1_CAMIF_EPOCH0_IRQ_MASK_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_1_RDI1_CAMIF_EPOCH1_IRQ_MASK_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_1_RDI1_CAMIF_EPOCH1_IRQ_MASK_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_1_RDI2_CAMIF_SOF_IRQ_MASK_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_1_RDI2_CAMIF_SOF_IRQ_MASK_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_1_RDI2_CAMIF_EOF_IRQ_MASK_MASK 0x200
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_1_RDI2_CAMIF_EOF_IRQ_MASK_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_1_RDI2_CAMIF_EPOCH0_IRQ_MASK_MASK 0x400
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_1_RDI2_CAMIF_EPOCH0_IRQ_MASK_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_1_RDI2_CAMIF_EPOCH1_IRQ_MASK_MASK 0x800
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_1_RDI2_CAMIF_EPOCH1_IRQ_MASK_SHIFT 0xb
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_1_RDI3_CAMIF_SOF_IRQ_MASK_MASK 0x1000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_1_RDI3_CAMIF_SOF_IRQ_MASK_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_1_RDI3_CAMIF_EOF_IRQ_MASK_MASK 0x2000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_1_RDI3_CAMIF_EOF_IRQ_MASK_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_1_RDI3_CAMIF_EPOCH0_IRQ_MASK_MASK 0x4000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_1_RDI3_CAMIF_EPOCH0_IRQ_MASK_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_1_RDI3_CAMIF_EPOCH1_IRQ_MASK_MASK 0x8000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_1_RDI3_CAMIF_EPOCH1_IRQ_MASK_SHIFT 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_1_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_1_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_2 0x4430  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_2_UNUSED0_MASK 0xff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_2_UNUSED0_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_2_RDI0_CAMIF_VIOLATION_IRQ_MASK_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_2_RDI0_CAMIF_VIOLATION_IRQ_MASK_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_2_RDI1_CAMIF_VIOLATION_IRQ_MASK_MASK 0x200
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_2_RDI1_CAMIF_VIOLATION_IRQ_MASK_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_2_RDI2_CAMIF_VIOLATION_IRQ_MASK_MASK 0x400
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_2_RDI2_CAMIF_VIOLATION_IRQ_MASK_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_2_RDI3_CAMIF_VIOLATION_IRQ_MASK_MASK 0x800
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_2_RDI3_CAMIF_VIOLATION_IRQ_MASK_SHIFT 0xb
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_2_DIAG_VIOLATION_IRQ_MASK_MASK 0x1000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_2_DIAG_VIOLATION_IRQ_MASK_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_2_UNUSED1_MASK 0xffffe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_2_UNUSED1_SHIFT 0xd

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_0 0x4434  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_0_RDI0_OVERFLOW_IRQ_CLEAR_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_0_RDI0_OVERFLOW_IRQ_CLEAR_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_0_RDI1_OVERFLOW_IRQ_CLEAR_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_0_RDI1_OVERFLOW_IRQ_CLEAR_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_0_RDI2_OVERFLOW_IRQ_CLEAR_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_0_RDI2_OVERFLOW_IRQ_CLEAR_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_0_RDI3_OVERFLOW_IRQ_CLEAR_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_0_RDI3_OVERFLOW_IRQ_CLEAR_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_0_BUS_WR_IRQ_CLEAR_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_0_BUS_WR_IRQ_CLEAR_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_0_RDI0_FRAME_DROP_IRQ_CLEAR_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_0_RDI0_FRAME_DROP_IRQ_CLEAR_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_0_RDI1_FRAME_DROP_IRQ_CLEAR_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_0_RDI1_FRAME_DROP_IRQ_CLEAR_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_0_RDI2_FRAME_DROP_IRQ_CLEAR_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_0_RDI2_FRAME_DROP_IRQ_CLEAR_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_0_RDI3_FRAME_DROP_IRQ_CLEAR_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_0_RDI3_FRAME_DROP_IRQ_CLEAR_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_0_UNUSED0_MASK 0x1fe00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_0_UNUSED0_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_0_RST_DONE_IRQ_CLEAR_MASK 0x20000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_0_RST_DONE_IRQ_CLEAR_SHIFT 0x11
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_0_UNUSED1_MASK 0xfffc0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_0_UNUSED1_SHIFT 0x12

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_1 0x4438  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_1_RDI0_CAMIF_SOF_IRQ_CLEAR_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_1_RDI0_CAMIF_SOF_IRQ_CLEAR_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_1_RDI0_CAMIF_EOF_IRQ_CLEAR_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_1_RDI0_CAMIF_EOF_IRQ_CLEAR_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_1_RDI0_CAMIF_EPOCH0_IRQ_CLEAR_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_1_RDI0_CAMIF_EPOCH0_IRQ_CLEAR_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_1_RDI0_CAMIF_EPOCH1_IRQ_CLEAR_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_1_RDI0_CAMIF_EPOCH1_IRQ_CLEAR_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_1_RDI1_CAMIF_SOF_IRQ_CLEAR_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_1_RDI1_CAMIF_SOF_IRQ_CLEAR_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_1_RDI1_CAMIF_EOF_IRQ_CLEAR_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_1_RDI1_CAMIF_EOF_IRQ_CLEAR_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_1_RDI1_CAMIF_EPOCH0_IRQ_CLEAR_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_1_RDI1_CAMIF_EPOCH0_IRQ_CLEAR_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_1_RDI1_CAMIF_EPOCH1_IRQ_CLEAR_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_1_RDI1_CAMIF_EPOCH1_IRQ_CLEAR_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_1_RDI2_CAMIF_SOF_IRQ_CLEAR_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_1_RDI2_CAMIF_SOF_IRQ_CLEAR_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_1_RDI2_CAMIF_EOF_IRQ_CLEAR_MASK 0x200
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_1_RDI2_CAMIF_EOF_IRQ_CLEAR_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_1_RDI2_CAMIF_EPOCH0_IRQ_CLEAR_MASK 0x400
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_1_RDI2_CAMIF_EPOCH0_IRQ_CLEAR_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_1_RDI2_CAMIF_EPOCH1_IRQ_CLEAR_MASK 0x800
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_1_RDI2_CAMIF_EPOCH1_IRQ_CLEAR_SHIFT 0xb
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_1_RDI3_CAMIF_SOF_IRQ_CLEAR_MASK 0x1000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_1_RDI3_CAMIF_SOF_IRQ_CLEAR_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_1_RDI3_CAMIF_EOF_IRQ_CLEAR_MASK 0x2000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_1_RDI3_CAMIF_EOF_IRQ_CLEAR_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_1_RDI3_CAMIF_EPOCH0_IRQ_CLEAR_MASK 0x4000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_1_RDI3_CAMIF_EPOCH0_IRQ_CLEAR_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_1_RDI3_CAMIF_EPOCH1_IRQ_CLEAR_MASK 0x8000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_1_RDI3_CAMIF_EPOCH1_IRQ_CLEAR_SHIFT 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_1_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_1_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_2 0x443c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_2_UNUSED0_MASK 0xff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_2_UNUSED0_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_2_RDI0_CAMIF_VIOLATION_IRQ_CLEAR_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_2_RDI0_CAMIF_VIOLATION_IRQ_CLEAR_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_2_RDI1_CAMIF_VIOLATION_IRQ_CLEAR_MASK 0x200
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_2_RDI1_CAMIF_VIOLATION_IRQ_CLEAR_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_2_RDI2_CAMIF_VIOLATION_IRQ_CLEAR_MASK 0x400
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_2_RDI2_CAMIF_VIOLATION_IRQ_CLEAR_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_2_RDI3_CAMIF_VIOLATION_IRQ_CLEAR_MASK 0x800
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_2_RDI3_CAMIF_VIOLATION_IRQ_CLEAR_SHIFT 0xb
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_2_DIAG_VIOLATION_IRQ_CLEAR_MASK 0x1000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_2_DIAG_VIOLATION_IRQ_CLEAR_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_2_UNUSED1_MASK 0xffffe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_2_UNUSED1_SHIFT 0xd

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_0 0x4440  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_0_RDI0_OVERFLOW_IRQ_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_0_RDI0_OVERFLOW_IRQ_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_0_RDI1_OVERFLOW_IRQ_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_0_RDI1_OVERFLOW_IRQ_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_0_RDI2_OVERFLOW_IRQ_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_0_RDI2_OVERFLOW_IRQ_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_0_RDI3_OVERFLOW_IRQ_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_0_RDI3_OVERFLOW_IRQ_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_0_BUS_WR_IRQ_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_0_BUS_WR_IRQ_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_0_RDI0_FRAME_DROP_IRQ_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_0_RDI0_FRAME_DROP_IRQ_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_0_RDI1_FRAME_DROP_IRQ_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_0_RDI1_FRAME_DROP_IRQ_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_0_RDI2_FRAME_DROP_IRQ_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_0_RDI2_FRAME_DROP_IRQ_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_0_RDI3_FRAME_DROP_IRQ_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_0_RDI3_FRAME_DROP_IRQ_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_0_UNUSED0_MASK 0x1fe00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_0_UNUSED0_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_0_RST_DONE_IRQ_MASK 0x20000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_0_RST_DONE_IRQ_SHIFT 0x11
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_0_UNUSED1_MASK 0xfffc0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_0_UNUSED1_SHIFT 0x12

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_1 0x4444  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_1_RDI0_CAMIF_SOF_IRQ_STATUS_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_1_RDI0_CAMIF_SOF_IRQ_STATUS_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_1_RDI0_CAMIF_EOF_IRQ_STATUS_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_1_RDI0_CAMIF_EOF_IRQ_STATUS_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_1_RDI0_CAMIF_EPOCH0_IRQ_STATUS_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_1_RDI0_CAMIF_EPOCH0_IRQ_STATUS_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_1_RDI0_CAMIF_EPOCH1_IRQ_STATUS_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_1_RDI0_CAMIF_EPOCH1_IRQ_STATUS_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_1_RDI1_CAMIF_SOF_IRQ_STATUS_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_1_RDI1_CAMIF_SOF_IRQ_STATUS_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_1_RDI1_CAMIF_EOF_IRQ_STATUS_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_1_RDI1_CAMIF_EOF_IRQ_STATUS_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_1_RDI1_CAMIF_EPOCH0_IRQ_STATUS_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_1_RDI1_CAMIF_EPOCH0_IRQ_STATUS_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_1_RDI1_CAMIF_EPOCH1_IRQ_STATUS_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_1_RDI1_CAMIF_EPOCH1_IRQ_STATUS_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_1_RDI2_CAMIF_SOF_IRQ_STATUS_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_1_RDI2_CAMIF_SOF_IRQ_STATUS_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_1_RDI2_CAMIF_EOF_IRQ_STATUS_MASK 0x200
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_1_RDI2_CAMIF_EOF_IRQ_STATUS_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_1_RDI2_CAMIF_EPOCH0_IRQ_STATUS_MASK 0x400
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_1_RDI2_CAMIF_EPOCH0_IRQ_STATUS_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_1_RDI2_CAMIF_EPOCH1_IRQ_STATUS_MASK 0x800
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_1_RDI2_CAMIF_EPOCH1_IRQ_STATUS_SHIFT 0xb
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_1_RDI3_CAMIF_SOF_IRQ_STATUS_MASK 0x1000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_1_RDI3_CAMIF_SOF_IRQ_STATUS_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_1_RDI3_CAMIF_EOF_IRQ_STATUS_MASK 0x2000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_1_RDI3_CAMIF_EOF_IRQ_STATUS_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_1_RDI3_CAMIF_EPOCH0_IRQ_STATUS_MASK 0x4000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_1_RDI3_CAMIF_EPOCH0_IRQ_STATUS_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_1_RDI3_CAMIF_EPOCH1_IRQ_STATUS_MASK 0x8000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_1_RDI3_CAMIF_EPOCH1_IRQ_STATUS_SHIFT 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_1_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_1_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_2 0x4448  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_2_UNUSED0_MASK 0xff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_2_UNUSED0_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_2_RDI0_CAMIF_VIOLATION_IRQ_STATUS_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_2_RDI0_CAMIF_VIOLATION_IRQ_STATUS_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_2_RDI1_CAMIF_VIOLATION_IRQ_STATUS_MASK 0x200
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_2_RDI1_CAMIF_VIOLATION_IRQ_STATUS_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_2_RDI2_CAMIF_VIOLATION_IRQ_STATUS_MASK 0x400
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_2_RDI2_CAMIF_VIOLATION_IRQ_STATUS_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_2_RDI3_CAMIF_VIOLATION_IRQ_STATUS_MASK 0x800
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_2_RDI3_CAMIF_VIOLATION_IRQ_STATUS_SHIFT 0xb
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_2_DIAG_VIOLATION_IRQ_STATUS_MASK 0x1000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_2_DIAG_VIOLATION_IRQ_STATUS_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_2_UNUSED1_MASK 0xffffe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_2_UNUSED1_SHIFT 0xd

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_SET 0x444c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_SET_UNUSED0_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_SET_UNUSED0_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_SET_BUS_WR_IRQ_SET_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_SET_BUS_WR_IRQ_SET_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_SET_UNUSED1_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_SET_UNUSED1_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DIAG_CFG 0x4450  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DIAG_CFG_RDI0_FRM_CNT_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DIAG_CFG_RDI0_FRM_CNT_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DIAG_CFG_RDI1_FRM_CNT_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DIAG_CFG_RDI1_FRM_CNT_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DIAG_CFG_RDI2_FRM_CNT_EN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DIAG_CFG_RDI2_FRM_CNT_EN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DIAG_CFG_RDI3_FRM_CNT_EN_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DIAG_CFG_RDI3_FRM_CNT_EN_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DIAG_CFG_SENSOR_SEL_MASK 0x30
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DIAG_CFG_SENSOR_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DIAG_CFG_DIAG_EN_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DIAG_CFG_DIAG_EN_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DIAG_CFG_UNUSED0_MASK 0xffffff80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DIAG_CFG_UNUSED0_SHIFT 0x7

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DIAG_SENSOR_STATUS 0x4454  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DIAG_SENSOR_STATUS_SENSOR_HBI_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DIAG_SENSOR_STATUS_SENSOR_HBI_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DIAG_SENSOR_STATUS_SENSOR_NEQ_HBI_MASK 0x4000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DIAG_SENSOR_STATUS_SENSOR_NEQ_HBI_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DIAG_SENSOR_STATUS_SENSOR_HBI_MIN_ERROR_MASK 0x8000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DIAG_SENSOR_STATUS_SENSOR_HBI_MIN_ERROR_SHIFT 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DIAG_SENSOR_STATUS_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DIAG_SENSOR_STATUS_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0 0x4458  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0_RDI0_CAMIF_FRM_CNT_MASK 0xff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0_RDI0_CAMIF_FRM_CNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0_RDI1_CAMIF_FRM_CNT_MASK 0xff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0_RDI1_CAMIF_FRM_CNT_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0_RDI2_CAMIF_FRM_CNT_MASK 0xff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0_RDI2_CAMIF_FRM_CNT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0_RDI3_CAMIF_FRM_CNT_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0_RDI3_CAMIF_FRM_CNT_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DEBUG_0 0x445c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DEBUG_0_STATUS_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DEBUG_0_STATUS_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_SPARE 0x4460  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_SPARE_SPARE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_SPARE_SPARE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_SCRATCH 0x4464  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_SCRATCH_STATUS_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_SCRATCH_STATUS_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DEBUG_1 0x4468  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DEBUG_1_STATUS_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DEBUG_1_STATUS_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DEBUG_2 0x446c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DEBUG_2_STATUS_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DEBUG_2_STATUS_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DEBUG_3 0x4470  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DEBUG_3_STATUS_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DEBUG_3_STATUS_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DEBUG_CFG 0x4474  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DEBUG_CFG_DEBUG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DEBUG_CFG_DEBUG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DEBUG_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DEBUG_CFG_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_HW_VERSION 0x4600  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_HW_VERSION_STEP_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_HW_VERSION_STEP_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_HW_VERSION_REV_MASK 0xfff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_HW_VERSION_REV_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CFG0 0x4604  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CFG0_CGC_MODE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CFG0_CGC_MODE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CFG0_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CFG0_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CTRL 0x4608  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CTRL_GLOBAL_HALT_CMD_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CTRL_GLOBAL_HALT_CMD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CTRL_UNUSED0_MASK 0xfffffffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CTRL_UNUSED0_SHIFT 0x2

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RESET 0x460c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RESET_IFE_CLK_DOMAIN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RESET_IFE_CLK_DOMAIN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RESET_PHY_CLK_DOMAIN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RESET_PHY_CLK_DOMAIN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RESET_CSID_CLK_DOMAIN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RESET_CSID_CLK_DOMAIN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RESET_SW_REGS_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RESET_SW_REGS_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RESET_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RESET_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RST_STROBES 0x4610  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RST_STROBES_RST_STROBES_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RST_STROBES_RST_STROBES_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RST_STROBES_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RST_STROBES_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TEST_BUS_CTRL 0x4614  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TEST_BUS_CTRL_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TEST_BUS_CTRL_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TEST_BUS_CTRL_DOMAIN_SEL_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TEST_BUS_CTRL_DOMAIN_SEL_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_IRQ_STATUS 0x4620  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_IRQ_STATUS_STATUS_VEC_MASK 0xfffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_IRQ_STATUS_STATUS_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_IRQ_STATUS_UNUSED0_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_IRQ_STATUS_UNUSED0_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_IRQ_MASK 0x4624  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_IRQ_MASK_MASK_VEC_MASK 0xfffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_IRQ_MASK_MASK_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_IRQ_MASK_UNUSED0_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_IRQ_MASK_UNUSED0_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_IRQ_CLEAR 0x4628  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_IRQ_CLEAR_CLEAR_VEC_MASK 0xfffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_IRQ_CLEAR_CLEAR_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_IRQ_CLEAR_UNUSED0_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_IRQ_CLEAR_UNUSED0_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_IRQ_SET 0x462c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_IRQ_SET_SET_VEC_MASK 0xfffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_IRQ_SET_SET_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_IRQ_SET_UNUSED0_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_IRQ_SET_UNUSED0_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_IRQ_STATUS 0x4630  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_IRQ_STATUS_STATUS_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_IRQ_STATUS_STATUS_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_IRQ_STATUS_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_IRQ_STATUS_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_IRQ_MASK 0x4634  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_IRQ_MASK_MASK_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_IRQ_MASK_MASK_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_IRQ_MASK_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_IRQ_MASK_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_IRQ_CLEAR 0x4638  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_IRQ_CLEAR_CLEAR_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_IRQ_CLEAR_CLEAR_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_IRQ_CLEAR_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_IRQ_CLEAR_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_IRQ_SET 0x463c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_IRQ_SET_SET_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_IRQ_SET_SET_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_IRQ_SET_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_IRQ_SET_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_IRQ_STATUS 0x4640  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_IRQ_STATUS_STATUS_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_IRQ_STATUS_STATUS_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_IRQ_STATUS_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_IRQ_STATUS_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_IRQ_MASK 0x4644  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_IRQ_MASK_MASK_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_IRQ_MASK_MASK_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_IRQ_MASK_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_IRQ_MASK_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_IRQ_CLEAR 0x4648  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_IRQ_CLEAR_CLEAR_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_IRQ_CLEAR_CLEAR_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_IRQ_CLEAR_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_IRQ_CLEAR_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_IRQ_SET 0x464c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_IRQ_SET_SET_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_IRQ_SET_SET_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_IRQ_SET_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_IRQ_SET_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_IRQ_STATUS 0x4650  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_IRQ_STATUS_STATUS_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_IRQ_STATUS_STATUS_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_IRQ_STATUS_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_IRQ_STATUS_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_IRQ_MASK 0x4654  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_IRQ_MASK_MASK_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_IRQ_MASK_MASK_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_IRQ_MASK_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_IRQ_MASK_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_IRQ_CLEAR 0x4658  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_IRQ_CLEAR_CLEAR_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_IRQ_CLEAR_CLEAR_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_IRQ_CLEAR_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_IRQ_CLEAR_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_IRQ_SET 0x465c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_IRQ_SET_SET_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_IRQ_SET_SET_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_IRQ_SET_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_IRQ_SET_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_IRQ_STATUS 0x4660  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_IRQ_STATUS_STATUS_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_IRQ_STATUS_STATUS_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_IRQ_STATUS_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_IRQ_STATUS_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_IRQ_MASK 0x4664  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_IRQ_MASK_MASK_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_IRQ_MASK_MASK_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_IRQ_MASK_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_IRQ_MASK_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_IRQ_CLEAR 0x4668  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_IRQ_CLEAR_CLEAR_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_IRQ_CLEAR_CLEAR_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_IRQ_CLEAR_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_IRQ_CLEAR_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_IRQ_SET 0x466c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_IRQ_SET_SET_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_IRQ_SET_SET_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_IRQ_SET_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_IRQ_SET_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TOP_IRQ_STATUS 0x4670  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TOP_IRQ_STATUS_STATUS_VEC_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TOP_IRQ_STATUS_STATUS_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TOP_IRQ_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TOP_IRQ_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TOP_IRQ_MASK 0x4674  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TOP_IRQ_MASK_MASK_VEC_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TOP_IRQ_MASK_MASK_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TOP_IRQ_MASK_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TOP_IRQ_MASK_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TOP_IRQ_CLEAR 0x4678  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TOP_IRQ_CLEAR_CLEAR_VEC_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TOP_IRQ_CLEAR_CLEAR_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TOP_IRQ_CLEAR_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TOP_IRQ_CLEAR_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TOP_IRQ_SET 0x467c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TOP_IRQ_SET_SET_VEC_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TOP_IRQ_SET_SET_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TOP_IRQ_SET_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TOP_IRQ_SET_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_IRQ_CMD 0x4680  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_IRQ_CMD_CLEAR_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_IRQ_CMD_CLEAR_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_IRQ_CMD_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_IRQ_CMD_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_IRQ_CMD_SET_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_IRQ_CMD_SET_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_IRQ_CMD_UNUSED1_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_IRQ_CMD_UNUSED1_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_SPARE 0x4690  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_SPARE_SPARE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_SPARE_SPARE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CFG0 0x4700  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CFG0_NUM_ACTIVE_LANES_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CFG0_NUM_ACTIVE_LANES_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CFG0_UNUSED0_MASK 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CFG0_UNUSED0_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CFG0_DL0_INPUT_SEL_MASK 0x30
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CFG0_DL0_INPUT_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CFG0_UNUSED1_MASK 0xc0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CFG0_UNUSED1_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CFG0_DL1_INPUT_SEL_MASK 0x300
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CFG0_DL1_INPUT_SEL_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CFG0_UNUSED2_MASK 0xc00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CFG0_UNUSED2_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CFG0_DL2_INPUT_SEL_MASK 0x3000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CFG0_DL2_INPUT_SEL_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CFG0_UNUSED3_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CFG0_UNUSED3_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CFG0_DL3_INPUT_SEL_MASK 0x30000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CFG0_DL3_INPUT_SEL_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CFG0_UNUSED4_MASK 0xc0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CFG0_UNUSED4_SHIFT 0x12
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CFG0_PHY_NUM_SEL_MASK 0x700000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CFG0_PHY_NUM_SEL_SHIFT 0x14
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CFG0_UNUSED5_MASK 0x800000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CFG0_UNUSED5_SHIFT 0x17
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CFG0_PHY_TYPE_SEL_MASK 0x1000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CFG0_PHY_TYPE_SEL_SHIFT 0x18
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CFG0_UNUSED6_MASK 0xfe000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CFG0_UNUSED6_SHIFT 0x19

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CFG1 0x4704  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CFG1_PACKET_ECC_CORRECTION_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CFG1_PACKET_ECC_CORRECTION_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CFG1_DE_SCRAMBLE_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CFG1_DE_SCRAMBLE_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CFG1_VC_MODE_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CFG1_VC_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CFG1_UNUSED0_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CFG1_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CFG1_COMPLETE_STREAM_EN_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CFG1_COMPLETE_STREAM_EN_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CFG1_COMPLETE_STREAM_FRAME_TIMING_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CFG1_COMPLETE_STREAM_FRAME_TIMING_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CFG1_MISR_EN_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CFG1_MISR_EN_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CFG1_CGC_MODE_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CFG1_CGC_MODE_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CFG1_UNUSED1_MASK 0xffffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CFG1_UNUSED1_SHIFT 0x8

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURE_CTRL 0x4708  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURE_CTRL_LONG_PKT_CAPTURE_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURE_CTRL_LONG_PKT_CAPTURE_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURE_CTRL_SHORT_PKT_CAPTURE_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURE_CTRL_SHORT_PKT_CAPTURE_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURE_CTRL_CPHY_PKT_CAPTURE_EN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURE_CTRL_CPHY_PKT_CAPTURE_EN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURE_CTRL_UNUSED0_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURE_CTRL_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURE_CTRL_LONG_PKT_CAPTURE_VC_DT_MASK 0x7ff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURE_CTRL_LONG_PKT_CAPTURE_VC_DT_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURE_CTRL_SHORT_PKT_CAPTURE_VC_MASK 0xf8000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURE_CTRL_SHORT_PKT_CAPTURE_VC_SHIFT 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURE_CTRL_CPHY_PKT_CAPTURE_VC_DT_MASK 0x7ff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURE_CTRL_CPHY_PKT_CAPTURE_VC_DT_SHIFT 0x14
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURE_CTRL_UNUSED1_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURE_CTRL_UNUSED1_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_RST_STROBES 0x4710  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_RST_STROBES_RST_STROBES_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_RST_STROBES_RST_STROBES_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_RST_STROBES_UNUSED0_MASK 0xffffc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_RST_STROBES_UNUSED0_SHIFT 0xe

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0 0x4720  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_WC_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_WC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_DT_MASK 0x3f0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_DT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_VC_MASK 0x7c00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_VC_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_UNUSED0_MASK 0xf8000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_UNUSED0_SHIFT 0x1b

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_1 0x4724  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_1_ECC_MASK 0x3f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_1_ECC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_1_UNUSED0_MASK 0xffffffc0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_1_UNUSED0_SHIFT 0x6

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0 0x4728  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_FRAME_LINE_COUNT_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_FRAME_LINE_COUNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_DT_MASK 0x3f0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_DT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_VC_MASK 0x7c00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_VC_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_UNUSED0_MASK 0xf8000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_UNUSED0_SHIFT 0x1b

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_1 0x472c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_1_ECC_MASK 0x3f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_1_ECC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_1_UNUSED0_MASK 0xffffffc0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_1_UNUSED0_SHIFT 0x6

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0 0x4730  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_WC_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_WC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_DT_MASK 0x3f0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_DT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_VC_MASK 0x7c00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_VC_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_UNUSED0_MASK 0xf8000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_UNUSED0_SHIFT 0x1b

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_1 0x4734  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_1_ECC_MASK 0x3f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_1_ECC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_1_UNUSED0_MASK 0xffffffc0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_1_UNUSED0_SHIFT 0x6

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_FTR 0x4738  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_FTR_EXPECTED_CRC_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_FTR_EXPECTED_CRC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_FTR_CALCULATED_CRC_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_FTR_CALCULATED_CRC_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR 0x473c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_WC_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_WC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_DT_MASK 0x3f0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_DT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_VC_MASK 0x7c00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_VC_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_UNUSED0_MASK 0xf8000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_UNUSED0_SHIFT 0x1b

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_LANE0_MISR 0x4750  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_LANE0_MISR_MISR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_LANE0_MISR_MISR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_LANE1_MISR 0x4754  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_LANE1_MISR_MISR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_LANE1_MISR_MISR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_LANE2_MISR 0x4758  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_LANE2_MISR_MISR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_LANE2_MISR_MISR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_LANE3_MISR 0x475c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_LANE3_MISR_MISR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_LANE3_MISR_MISR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_TOTAL_PKTS_RCVD 0x4760  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_TOTAL_PKTS_RCVD_TOTAL_PKTS_RCVD_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_TOTAL_PKTS_RCVD_TOTAL_PKTS_RCVD_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_STATS_ECC 0x4764  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_STATS_ECC_TOTAL_RECOVERED_PKTS_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_STATS_ECC_TOTAL_RECOVERED_PKTS_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_STATS_ECC_TOTAL_UNRECOVERABLE_PKTS_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_STATS_ECC_TOTAL_UNRECOVERABLE_PKTS_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_TOTAL_CRC_ERRORS 0x4768  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_TOTAL_CRC_ERRORS_TOTAL_CRC_ERRORS_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_TOTAL_CRC_ERRORS_TOTAL_CRC_ERRORS_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_TOTAL_CRC_ERRORS_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_TOTAL_CRC_ERRORS_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG0 0x4770  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG0_LANE1_SEED_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG0_LANE1_SEED_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG0_LANE0_SEED_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG0_LANE0_SEED_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG1 0x4774  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG1_LANE3_SEED_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG1_LANE3_SEED_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG1_LANE2_SEED_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG1_LANE2_SEED_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG0 0x4778  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG0_LANE1_SEED_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG0_LANE1_SEED_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG0_LANE0_SEED_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG0_LANE0_SEED_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG1 0x477c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG1_LANE3_SEED_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG1_LANE3_SEED_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG1_LANE2_SEED_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG1_LANE2_SEED_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG0 0x4780  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG0_LANE1_SEED_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG0_LANE1_SEED_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG0_LANE0_SEED_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG0_LANE0_SEED_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG1 0x4784  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG1_LANE3_SEED_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG1_LANE3_SEED_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG1_LANE2_SEED_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG1_LANE2_SEED_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG0 0x4788  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG0_LANE1_SEED_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG0_LANE1_SEED_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG0_LANE0_SEED_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG0_LANE0_SEED_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG1 0x478c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG1_LANE3_SEED_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG1_LANE3_SEED_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG1_LANE2_SEED_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG1_LANE2_SEED_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0 0x4800  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_BYTE_CNTR_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_BYTE_CNTR_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_FORMAT_MEASURE_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_FORMAT_MEASURE_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_TIMESTAMP_EN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_TIMESTAMP_EN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_DROP_H_EN_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_DROP_H_EN_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_DROP_V_EN_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_DROP_V_EN_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_CROP_H_EN_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_CROP_H_EN_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_CROP_V_EN_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_CROP_V_EN_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_MISR_EN_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_MISR_EN_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_CGC_MODE_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_CGC_MODE_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_PLAIN_ALIGNMENT_MASK 0x200
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_PLAIN_ALIGNMENT_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_PLAIN_FORMAT_MASK 0xc00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_PLAIN_FORMAT_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_DT_MASK 0x3f0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_DT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_VC_MASK 0x7c00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_VC_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_DT_ID_MASK 0x18000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_DT_ID_SHIFT 0x1b
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_EARLY_EOF_EN_MASK 0x20000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_EARLY_EOF_EN_SHIFT 0x1d
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_PACKING_FORMAT_MASK 0x40000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_PACKING_FORMAT_SHIFT 0x1e
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_EN_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_EN_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG1 0x4804  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG1_TIMESTAMP_STB_SEL_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG1_TIMESTAMP_STB_SEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG1_UNUSED0_MASK 0xfffffffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG1_UNUSED0_SHIFT 0x2

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CTRL 0x4808  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CTRL_HALT_CMD_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CTRL_HALT_CMD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CTRL_HALT_MODE_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CTRL_HALT_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CTRL_UNUSED0_MASK 0xfffffff8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CTRL_UNUSED0_SHIFT 0x3

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_FRAME_DROP_PATTERN 0x480c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_FRAME_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_FRAME_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_FRAME_DROP_PERIOD 0x4810  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_FRAME_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_FRAME_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_FRAME_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_FRAME_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PATTERN 0x4814  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PERIOD 0x4818  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_RPP_HCROP 0x481c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_RPP_HCROP_START_PIXEL_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_RPP_HCROP_START_PIXEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_RPP_HCROP_END_PIXEL_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_RPP_HCROP_END_PIXEL_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_RPP_VCROP 0x4820  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_RPP_VCROP_START_LINE_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_RPP_VCROP_START_LINE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_RPP_VCROP_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_RPP_VCROP_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_RPP_VCROP_END_LINE_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_RPP_VCROP_END_LINE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_RPP_VCROP_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_RPP_VCROP_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_RPP_PIX_DROP_PATTERN 0x4824  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_RPP_PIX_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_RPP_PIX_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_RPP_PIX_DROP_PERIOD 0x4828  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_RPP_PIX_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_RPP_PIX_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_RPP_PIX_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_RPP_PIX_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_RPP_LINE_DROP_PATTERN 0x482c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_RPP_LINE_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_RPP_LINE_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_RPP_LINE_DROP_PERIOD 0x4830  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_RPP_LINE_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_RPP_LINE_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_RPP_LINE_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_RPP_LINE_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_RST_STROBES 0x4840  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_RST_STROBES_CSID_CLK_RST_STB_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_RST_STROBES_CSID_CLK_RST_STB_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_RST_STROBES_IFE_CLK_RST_STB_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_RST_STROBES_IFE_CLK_RST_STB_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_RST_STROBES_MISR_RST_STB_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_RST_STROBES_MISR_RST_STB_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_RST_STROBES_FORMAT_MEASURE_RST_STB_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_RST_STROBES_FORMAT_MEASURE_RST_STB_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_RST_STROBES_TIMESTAMP_RST_STB_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_RST_STROBES_TIMESTAMP_RST_STB_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_RST_STROBES_FRAMEDROP_RST_STB_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_RST_STROBES_FRAMEDROP_RST_STB_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_RST_STROBES_BYTE_CNTR_RST_STB_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_RST_STROBES_BYTE_CNTR_RST_STB_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_RST_STROBES_UNUSED0_MASK 0xffffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_RST_STROBES_UNUSED0_SHIFT 0x8

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_STATUS 0x4850  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_STATUS_HALT_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_STATUS_HALT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_MISR_VAL0 0x4854  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_MISR_VAL0_MISR_VAL_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_MISR_VAL0_MISR_VAL_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_MISR_VAL1 0x4858  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_MISR_VAL1_MISR_VAL_63_32_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_MISR_VAL1_MISR_VAL_63_32_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_MISR_VAL2 0x485c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_MISR_VAL2_MISR_VAL_95_64_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_MISR_VAL2_MISR_VAL_95_64_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_MISR_VAL3 0x4860  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_MISR_VAL3_MISR_VAL_127_96_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_MISR_VAL3_MISR_VAL_127_96_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_FORMAT_MEASURE_CFG0 0x4870  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_FORMAT_MEASURE_CFG0_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_FORMAT_MEASURE_CFG0_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_FORMAT_MEASURE_CFG1 0x4874  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_FORMAT_MEASURE_CFG1_NUM_PIX_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_FORMAT_MEASURE_CFG1_NUM_PIX_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_FORMAT_MEASURE_CFG1_NUM_LINES_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_FORMAT_MEASURE_CFG1_NUM_LINES_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_FORMAT_MEASURE_CFG1_UNUSED0_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_FORMAT_MEASURE_CFG1_UNUSED0_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_FORMAT_MEASURE0 0x4878  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_FORMAT_MEASURE0_PIX_COUNT_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_FORMAT_MEASURE0_PIX_COUNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_FORMAT_MEASURE0_LINE_COUNT_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_FORMAT_MEASURE0_LINE_COUNT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_FORMAT_MEASURE0_UNUSED0_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_FORMAT_MEASURE0_UNUSED0_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_FORMAT_MEASURE1 0x487c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_FORMAT_MEASURE1_HBLANKING_MIN_MASK 0xfff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_FORMAT_MEASURE1_HBLANKING_MIN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_FORMAT_MEASURE1_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_FORMAT_MEASURE1_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_FORMAT_MEASURE1_HBLANKING_MAX_MASK 0xfff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_FORMAT_MEASURE1_HBLANKING_MAX_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_FORMAT_MEASURE1_UNUSED1_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_FORMAT_MEASURE1_UNUSED1_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_FORMAT_MEASURE2 0x4880  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_FORMAT_MEASURE2_VBLANKING_COUNT_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_FORMAT_MEASURE2_VBLANKING_COUNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_FORMAT_MEASURE2_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_FORMAT_MEASURE2_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_TIMESTAMP_CURR0_SOF 0x4890  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_TIMESTAMP_CURR1_SOF 0x4894  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_TIMESTAMP_CURR1_SOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_TIMESTAMP_CURR1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_TIMESTAMP_PREV0_SOF 0x4898  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_TIMESTAMP_PREV1_SOF 0x489c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_TIMESTAMP_PREV1_SOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_TIMESTAMP_PREV1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_TIMESTAMP_CURR0_EOF 0x48a0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_TIMESTAMP_CURR1_EOF 0x48a4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_TIMESTAMP_CURR1_EOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_TIMESTAMP_CURR1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_TIMESTAMP_PREV0_EOF 0x48a8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_TIMESTAMP_PREV1_EOF 0x48ac  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_TIMESTAMP_PREV1_EOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_TIMESTAMP_PREV1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0 0x48b0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_FORCE_OVERFLOW_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_FORCE_OVERFLOW_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_MODE_MASK 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_PADDING_ALL_ONE_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_PADDING_ALL_ONE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_ERROR_RECOVERY_CFG1 0x48b4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_ERROR_RECOVERY_CFG1_NUM_PADDING_PIXELS_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_ERROR_RECOVERY_CFG1_NUM_PADDING_PIXELS_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_ERROR_RECOVERY_CFG1_NUM_PADDING_ROWS_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_ERROR_RECOVERY_CFG1_NUM_PADDING_ROWS_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_ERROR_RECOVERY_CFG2 0x48b8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_ERROR_RECOVERY_CFG2_NUM_HBI_CYCLES_MASK 0xfff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_ERROR_RECOVERY_CFG2_NUM_HBI_CYCLES_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_ERROR_RECOVERY_CFG2_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_ERROR_RECOVERY_CFG2_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_ERROR_RECOVERY_CFG2_NUM_VBI_LINES_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_ERROR_RECOVERY_CFG2_NUM_VBI_LINES_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_MULTI_VCDT_CFG0 0x48bc  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_MULTI_VCDT_CFG0_MULTI_VCDT_EN_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_MULTI_VCDT_CFG0_MULTI_VCDT_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_MULTI_VCDT_CFG0_VC1_MASK 0x7c
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_MULTI_VCDT_CFG0_VC1_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_MULTI_VCDT_CFG0_DT1_MASK 0x1f80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_MULTI_VCDT_CFG0_DT1_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_MULTI_VCDT_CFG0_TS_COMB_VCDT_EN_MASK 0x2000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_MULTI_VCDT_CFG0_TS_COMB_VCDT_EN_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_MULTI_VCDT_CFG0_VCDT_INFO_DIS_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_MULTI_VCDT_CFG0_VCDT_INFO_DIS_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_MULTI_VCDT_CFG0_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_MULTI_VCDT_CFG0_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_BYTE_CNTR_PING 0x48e0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_BYTE_CNTR_PING_BYTE_COUNT_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_BYTE_CNTR_PING_BYTE_COUNT_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_BYTE_CNTR_PONG 0x48e4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_BYTE_CNTR_PONG_BYTE_COUNT_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_BYTE_CNTR_PONG_BYTE_COUNT_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0 0x4900  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_BYTE_CNTR_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_BYTE_CNTR_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_FORMAT_MEASURE_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_FORMAT_MEASURE_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_TIMESTAMP_EN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_TIMESTAMP_EN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_DROP_H_EN_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_DROP_H_EN_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_DROP_V_EN_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_DROP_V_EN_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_CROP_H_EN_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_CROP_H_EN_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_CROP_V_EN_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_CROP_V_EN_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_MISR_EN_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_MISR_EN_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_CGC_MODE_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_CGC_MODE_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_PLAIN_ALIGNMENT_MASK 0x200
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_PLAIN_ALIGNMENT_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_PLAIN_FORMAT_MASK 0xc00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_PLAIN_FORMAT_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_DT_MASK 0x3f0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_DT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_VC_MASK 0x7c00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_VC_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_DT_ID_MASK 0x18000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_DT_ID_SHIFT 0x1b
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_EARLY_EOF_EN_MASK 0x20000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_EARLY_EOF_EN_SHIFT 0x1d
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_PACKING_FORMAT_MASK 0x40000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_PACKING_FORMAT_SHIFT 0x1e
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_EN_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_EN_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG1 0x4904  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG1_TIMESTAMP_STB_SEL_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG1_TIMESTAMP_STB_SEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG1_UNUSED0_MASK 0xfffffffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG1_UNUSED0_SHIFT 0x2

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CTRL 0x4908  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CTRL_HALT_CMD_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CTRL_HALT_CMD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CTRL_HALT_MODE_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CTRL_HALT_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CTRL_UNUSED0_MASK 0xfffffff8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CTRL_UNUSED0_SHIFT 0x3

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_FRAME_DROP_PATTERN 0x490c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_FRAME_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_FRAME_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_FRAME_DROP_PERIOD 0x4910  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_FRAME_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_FRAME_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_FRAME_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_FRAME_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PATTERN 0x4914  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PERIOD 0x4918  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_RPP_HCROP 0x491c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_RPP_HCROP_START_PIXEL_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_RPP_HCROP_START_PIXEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_RPP_HCROP_END_PIXEL_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_RPP_HCROP_END_PIXEL_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_RPP_VCROP 0x4920  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_RPP_VCROP_START_LINE_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_RPP_VCROP_START_LINE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_RPP_VCROP_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_RPP_VCROP_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_RPP_VCROP_END_LINE_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_RPP_VCROP_END_LINE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_RPP_VCROP_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_RPP_VCROP_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_RPP_PIX_DROP_PATTERN 0x4924  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_RPP_PIX_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_RPP_PIX_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_RPP_PIX_DROP_PERIOD 0x4928  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_RPP_PIX_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_RPP_PIX_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_RPP_PIX_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_RPP_PIX_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_RPP_LINE_DROP_PATTERN 0x492c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_RPP_LINE_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_RPP_LINE_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_RPP_LINE_DROP_PERIOD 0x4930  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_RPP_LINE_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_RPP_LINE_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_RPP_LINE_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_RPP_LINE_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_RST_STROBES 0x4940  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_RST_STROBES_CSID_CLK_RST_STB_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_RST_STROBES_CSID_CLK_RST_STB_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_RST_STROBES_IFE_CLK_RST_STB_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_RST_STROBES_IFE_CLK_RST_STB_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_RST_STROBES_MISR_RST_STB_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_RST_STROBES_MISR_RST_STB_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_RST_STROBES_FORMAT_MEASURE_RST_STB_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_RST_STROBES_FORMAT_MEASURE_RST_STB_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_RST_STROBES_TIMESTAMP_RST_STB_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_RST_STROBES_TIMESTAMP_RST_STB_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_RST_STROBES_FRAMEDROP_RST_STB_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_RST_STROBES_FRAMEDROP_RST_STB_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_RST_STROBES_BYTE_CNTR_RST_STB_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_RST_STROBES_BYTE_CNTR_RST_STB_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_RST_STROBES_UNUSED0_MASK 0xffffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_RST_STROBES_UNUSED0_SHIFT 0x8

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_STATUS 0x4950  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_STATUS_HALT_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_STATUS_HALT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_MISR_VAL0 0x4954  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_MISR_VAL0_MISR_VAL_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_MISR_VAL0_MISR_VAL_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_MISR_VAL1 0x4958  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_MISR_VAL1_MISR_VAL_63_32_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_MISR_VAL1_MISR_VAL_63_32_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_MISR_VAL2 0x495c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_MISR_VAL2_MISR_VAL_95_64_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_MISR_VAL2_MISR_VAL_95_64_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_MISR_VAL3 0x4960  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_MISR_VAL3_MISR_VAL_127_96_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_MISR_VAL3_MISR_VAL_127_96_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_FORMAT_MEASURE_CFG0 0x4970  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_FORMAT_MEASURE_CFG0_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_FORMAT_MEASURE_CFG0_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_FORMAT_MEASURE_CFG1 0x4974  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_FORMAT_MEASURE_CFG1_NUM_PIX_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_FORMAT_MEASURE_CFG1_NUM_PIX_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_FORMAT_MEASURE_CFG1_NUM_LINES_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_FORMAT_MEASURE_CFG1_NUM_LINES_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_FORMAT_MEASURE_CFG1_UNUSED0_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_FORMAT_MEASURE_CFG1_UNUSED0_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_FORMAT_MEASURE0 0x4978  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_FORMAT_MEASURE0_PIX_COUNT_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_FORMAT_MEASURE0_PIX_COUNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_FORMAT_MEASURE0_LINE_COUNT_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_FORMAT_MEASURE0_LINE_COUNT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_FORMAT_MEASURE0_UNUSED0_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_FORMAT_MEASURE0_UNUSED0_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_FORMAT_MEASURE1 0x497c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_FORMAT_MEASURE1_HBLANKING_MIN_MASK 0xfff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_FORMAT_MEASURE1_HBLANKING_MIN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_FORMAT_MEASURE1_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_FORMAT_MEASURE1_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_FORMAT_MEASURE1_HBLANKING_MAX_MASK 0xfff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_FORMAT_MEASURE1_HBLANKING_MAX_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_FORMAT_MEASURE1_UNUSED1_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_FORMAT_MEASURE1_UNUSED1_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_FORMAT_MEASURE2 0x4980  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_FORMAT_MEASURE2_VBLANKING_COUNT_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_FORMAT_MEASURE2_VBLANKING_COUNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_FORMAT_MEASURE2_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_FORMAT_MEASURE2_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_TIMESTAMP_CURR0_SOF 0x4990  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_TIMESTAMP_CURR1_SOF 0x4994  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_TIMESTAMP_CURR1_SOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_TIMESTAMP_CURR1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_TIMESTAMP_PREV0_SOF 0x4998  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_TIMESTAMP_PREV1_SOF 0x499c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_TIMESTAMP_PREV1_SOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_TIMESTAMP_PREV1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_TIMESTAMP_CURR0_EOF 0x49a0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_TIMESTAMP_CURR1_EOF 0x49a4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_TIMESTAMP_CURR1_EOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_TIMESTAMP_CURR1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_TIMESTAMP_PREV0_EOF 0x49a8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_TIMESTAMP_PREV1_EOF 0x49ac  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_TIMESTAMP_PREV1_EOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_TIMESTAMP_PREV1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0 0x49b0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_FORCE_OVERFLOW_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_FORCE_OVERFLOW_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_MODE_MASK 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_PADDING_ALL_ONE_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_PADDING_ALL_ONE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_ERROR_RECOVERY_CFG1 0x49b4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_ERROR_RECOVERY_CFG1_NUM_PADDING_PIXELS_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_ERROR_RECOVERY_CFG1_NUM_PADDING_PIXELS_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_ERROR_RECOVERY_CFG1_NUM_PADDING_ROWS_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_ERROR_RECOVERY_CFG1_NUM_PADDING_ROWS_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_ERROR_RECOVERY_CFG2 0x49b8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_ERROR_RECOVERY_CFG2_NUM_HBI_CYCLES_MASK 0xfff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_ERROR_RECOVERY_CFG2_NUM_HBI_CYCLES_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_ERROR_RECOVERY_CFG2_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_ERROR_RECOVERY_CFG2_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_ERROR_RECOVERY_CFG2_NUM_VBI_LINES_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_ERROR_RECOVERY_CFG2_NUM_VBI_LINES_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_MULTI_VCDT_CFG0 0x49bc  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_MULTI_VCDT_CFG0_MULTI_VCDT_EN_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_MULTI_VCDT_CFG0_MULTI_VCDT_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_MULTI_VCDT_CFG0_VC1_MASK 0x7c
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_MULTI_VCDT_CFG0_VC1_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_MULTI_VCDT_CFG0_DT1_MASK 0x1f80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_MULTI_VCDT_CFG0_DT1_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_MULTI_VCDT_CFG0_TS_COMB_VCDT_EN_MASK 0x2000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_MULTI_VCDT_CFG0_TS_COMB_VCDT_EN_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_MULTI_VCDT_CFG0_VCDT_INFO_DIS_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_MULTI_VCDT_CFG0_VCDT_INFO_DIS_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_MULTI_VCDT_CFG0_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_MULTI_VCDT_CFG0_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_BYTE_CNTR_PING 0x49e0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_BYTE_CNTR_PING_BYTE_COUNT_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_BYTE_CNTR_PING_BYTE_COUNT_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_BYTE_CNTR_PONG 0x49e4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_BYTE_CNTR_PONG_BYTE_COUNT_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_BYTE_CNTR_PONG_BYTE_COUNT_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0 0x4a00  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_BYTE_CNTR_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_BYTE_CNTR_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_FORMAT_MEASURE_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_FORMAT_MEASURE_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_TIMESTAMP_EN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_TIMESTAMP_EN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_DROP_H_EN_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_DROP_H_EN_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_DROP_V_EN_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_DROP_V_EN_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_CROP_H_EN_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_CROP_H_EN_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_CROP_V_EN_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_CROP_V_EN_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_MISR_EN_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_MISR_EN_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_CGC_MODE_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_CGC_MODE_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_PLAIN_ALIGNMENT_MASK 0x200
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_PLAIN_ALIGNMENT_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_PLAIN_FORMAT_MASK 0xc00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_PLAIN_FORMAT_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_DT_MASK 0x3f0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_DT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_VC_MASK 0x7c00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_VC_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_DT_ID_MASK 0x18000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_DT_ID_SHIFT 0x1b
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_EARLY_EOF_EN_MASK 0x20000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_EARLY_EOF_EN_SHIFT 0x1d
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_PACKING_FORMAT_MASK 0x40000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_PACKING_FORMAT_SHIFT 0x1e
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_EN_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_EN_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG1 0x4a04  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG1_TIMESTAMP_STB_SEL_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG1_TIMESTAMP_STB_SEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG1_UNUSED0_MASK 0xfffffffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG1_UNUSED0_SHIFT 0x2

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CTRL 0x4a08  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CTRL_HALT_CMD_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CTRL_HALT_CMD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CTRL_HALT_MODE_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CTRL_HALT_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CTRL_UNUSED0_MASK 0xfffffff8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CTRL_UNUSED0_SHIFT 0x3

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_FRAME_DROP_PATTERN 0x4a0c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_FRAME_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_FRAME_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_FRAME_DROP_PERIOD 0x4a10  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_FRAME_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_FRAME_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_FRAME_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_FRAME_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PATTERN 0x4a14  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PERIOD 0x4a18  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_RPP_HCROP 0x4a1c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_RPP_HCROP_START_PIXEL_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_RPP_HCROP_START_PIXEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_RPP_HCROP_END_PIXEL_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_RPP_HCROP_END_PIXEL_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_RPP_VCROP 0x4a20  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_RPP_VCROP_START_LINE_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_RPP_VCROP_START_LINE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_RPP_VCROP_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_RPP_VCROP_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_RPP_VCROP_END_LINE_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_RPP_VCROP_END_LINE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_RPP_VCROP_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_RPP_VCROP_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_RPP_PIX_DROP_PATTERN 0x4a24  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_RPP_PIX_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_RPP_PIX_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_RPP_PIX_DROP_PERIOD 0x4a28  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_RPP_PIX_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_RPP_PIX_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_RPP_PIX_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_RPP_PIX_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_RPP_LINE_DROP_PATTERN 0x4a2c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_RPP_LINE_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_RPP_LINE_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_RPP_LINE_DROP_PERIOD 0x4a30  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_RPP_LINE_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_RPP_LINE_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_RPP_LINE_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_RPP_LINE_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_RST_STROBES 0x4a40  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_RST_STROBES_CSID_CLK_RST_STB_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_RST_STROBES_CSID_CLK_RST_STB_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_RST_STROBES_IFE_CLK_RST_STB_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_RST_STROBES_IFE_CLK_RST_STB_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_RST_STROBES_MISR_RST_STB_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_RST_STROBES_MISR_RST_STB_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_RST_STROBES_FORMAT_MEASURE_RST_STB_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_RST_STROBES_FORMAT_MEASURE_RST_STB_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_RST_STROBES_TIMESTAMP_RST_STB_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_RST_STROBES_TIMESTAMP_RST_STB_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_RST_STROBES_FRAMEDROP_RST_STB_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_RST_STROBES_FRAMEDROP_RST_STB_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_RST_STROBES_BYTE_CNTR_RST_STB_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_RST_STROBES_BYTE_CNTR_RST_STB_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_RST_STROBES_UNUSED0_MASK 0xffffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_RST_STROBES_UNUSED0_SHIFT 0x8

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_STATUS 0x4a50  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_STATUS_HALT_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_STATUS_HALT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_MISR_VAL0 0x4a54  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_MISR_VAL0_MISR_VAL_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_MISR_VAL0_MISR_VAL_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_MISR_VAL1 0x4a58  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_MISR_VAL1_MISR_VAL_63_32_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_MISR_VAL1_MISR_VAL_63_32_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_MISR_VAL2 0x4a5c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_MISR_VAL2_MISR_VAL_95_64_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_MISR_VAL2_MISR_VAL_95_64_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_MISR_VAL3 0x4a60  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_MISR_VAL3_MISR_VAL_127_96_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_MISR_VAL3_MISR_VAL_127_96_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_FORMAT_MEASURE_CFG0 0x4a70  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_FORMAT_MEASURE_CFG0_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_FORMAT_MEASURE_CFG0_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_FORMAT_MEASURE_CFG1 0x4a74  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_FORMAT_MEASURE_CFG1_NUM_PIX_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_FORMAT_MEASURE_CFG1_NUM_PIX_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_FORMAT_MEASURE_CFG1_NUM_LINES_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_FORMAT_MEASURE_CFG1_NUM_LINES_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_FORMAT_MEASURE_CFG1_UNUSED0_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_FORMAT_MEASURE_CFG1_UNUSED0_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_FORMAT_MEASURE0 0x4a78  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_FORMAT_MEASURE0_PIX_COUNT_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_FORMAT_MEASURE0_PIX_COUNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_FORMAT_MEASURE0_LINE_COUNT_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_FORMAT_MEASURE0_LINE_COUNT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_FORMAT_MEASURE0_UNUSED0_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_FORMAT_MEASURE0_UNUSED0_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_FORMAT_MEASURE1 0x4a7c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_FORMAT_MEASURE1_HBLANKING_MIN_MASK 0xfff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_FORMAT_MEASURE1_HBLANKING_MIN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_FORMAT_MEASURE1_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_FORMAT_MEASURE1_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_FORMAT_MEASURE1_HBLANKING_MAX_MASK 0xfff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_FORMAT_MEASURE1_HBLANKING_MAX_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_FORMAT_MEASURE1_UNUSED1_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_FORMAT_MEASURE1_UNUSED1_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_FORMAT_MEASURE2 0x4a80  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_FORMAT_MEASURE2_VBLANKING_COUNT_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_FORMAT_MEASURE2_VBLANKING_COUNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_FORMAT_MEASURE2_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_FORMAT_MEASURE2_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_TIMESTAMP_CURR0_SOF 0x4a90  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_TIMESTAMP_CURR1_SOF 0x4a94  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_TIMESTAMP_CURR1_SOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_TIMESTAMP_CURR1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_TIMESTAMP_PREV0_SOF 0x4a98  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_TIMESTAMP_PREV1_SOF 0x4a9c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_TIMESTAMP_PREV1_SOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_TIMESTAMP_PREV1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_TIMESTAMP_CURR0_EOF 0x4aa0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_TIMESTAMP_CURR1_EOF 0x4aa4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_TIMESTAMP_CURR1_EOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_TIMESTAMP_CURR1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_TIMESTAMP_PREV0_EOF 0x4aa8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_TIMESTAMP_PREV1_EOF 0x4aac  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_TIMESTAMP_PREV1_EOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_TIMESTAMP_PREV1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0 0x4ab0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_FORCE_OVERFLOW_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_FORCE_OVERFLOW_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_MODE_MASK 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_PADDING_ALL_ONE_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_PADDING_ALL_ONE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_ERROR_RECOVERY_CFG1 0x4ab4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_ERROR_RECOVERY_CFG1_NUM_PADDING_PIXELS_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_ERROR_RECOVERY_CFG1_NUM_PADDING_PIXELS_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_ERROR_RECOVERY_CFG1_NUM_PADDING_ROWS_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_ERROR_RECOVERY_CFG1_NUM_PADDING_ROWS_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_ERROR_RECOVERY_CFG2 0x4ab8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_ERROR_RECOVERY_CFG2_NUM_HBI_CYCLES_MASK 0xfff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_ERROR_RECOVERY_CFG2_NUM_HBI_CYCLES_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_ERROR_RECOVERY_CFG2_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_ERROR_RECOVERY_CFG2_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_ERROR_RECOVERY_CFG2_NUM_VBI_LINES_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_ERROR_RECOVERY_CFG2_NUM_VBI_LINES_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_MULTI_VCDT_CFG0 0x4abc  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_MULTI_VCDT_CFG0_MULTI_VCDT_EN_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_MULTI_VCDT_CFG0_MULTI_VCDT_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_MULTI_VCDT_CFG0_VC1_MASK 0x7c
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_MULTI_VCDT_CFG0_VC1_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_MULTI_VCDT_CFG0_DT1_MASK 0x1f80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_MULTI_VCDT_CFG0_DT1_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_MULTI_VCDT_CFG0_TS_COMB_VCDT_EN_MASK 0x2000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_MULTI_VCDT_CFG0_TS_COMB_VCDT_EN_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_MULTI_VCDT_CFG0_VCDT_INFO_DIS_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_MULTI_VCDT_CFG0_VCDT_INFO_DIS_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_MULTI_VCDT_CFG0_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_MULTI_VCDT_CFG0_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_BYTE_CNTR_PING 0x4ae0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_BYTE_CNTR_PING_BYTE_COUNT_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_BYTE_CNTR_PING_BYTE_COUNT_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_BYTE_CNTR_PONG 0x4ae4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_BYTE_CNTR_PONG_BYTE_COUNT_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_BYTE_CNTR_PONG_BYTE_COUNT_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0 0x4b00  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_BYTE_CNTR_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_BYTE_CNTR_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_FORMAT_MEASURE_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_FORMAT_MEASURE_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_TIMESTAMP_EN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_TIMESTAMP_EN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_DROP_H_EN_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_DROP_H_EN_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_DROP_V_EN_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_DROP_V_EN_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_CROP_H_EN_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_CROP_H_EN_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_CROP_V_EN_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_CROP_V_EN_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_MISR_EN_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_MISR_EN_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_CGC_MODE_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_CGC_MODE_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_PLAIN_ALIGNMENT_MASK 0x200
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_PLAIN_ALIGNMENT_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_PLAIN_FORMAT_MASK 0xc00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_PLAIN_FORMAT_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_DT_MASK 0x3f0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_DT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_VC_MASK 0x7c00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_VC_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_DT_ID_MASK 0x18000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_DT_ID_SHIFT 0x1b
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_EARLY_EOF_EN_MASK 0x20000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_EARLY_EOF_EN_SHIFT 0x1d
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_PACKING_FORMAT_MASK 0x40000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_PACKING_FORMAT_SHIFT 0x1e
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_EN_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_EN_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG1 0x4b04  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG1_TIMESTAMP_STB_SEL_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG1_TIMESTAMP_STB_SEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG1_UNUSED0_MASK 0xfffffffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG1_UNUSED0_SHIFT 0x2

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CTRL 0x4b08  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CTRL_HALT_CMD_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CTRL_HALT_CMD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CTRL_HALT_MODE_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CTRL_HALT_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CTRL_UNUSED0_MASK 0xfffffff8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CTRL_UNUSED0_SHIFT 0x3

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_FRAME_DROP_PATTERN 0x4b0c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_FRAME_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_FRAME_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_FRAME_DROP_PERIOD 0x4b10  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_FRAME_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_FRAME_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_FRAME_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_FRAME_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_IRQ_SUBSAMPLE_PATTERN 0x4b14  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_IRQ_SUBSAMPLE_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_IRQ_SUBSAMPLE_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_IRQ_SUBSAMPLE_PERIOD 0x4b18  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_IRQ_SUBSAMPLE_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_IRQ_SUBSAMPLE_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_IRQ_SUBSAMPLE_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_IRQ_SUBSAMPLE_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_RPP_HCROP 0x4b1c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_RPP_HCROP_START_PIXEL_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_RPP_HCROP_START_PIXEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_RPP_HCROP_END_PIXEL_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_RPP_HCROP_END_PIXEL_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_RPP_VCROP 0x4b20  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_RPP_VCROP_START_LINE_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_RPP_VCROP_START_LINE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_RPP_VCROP_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_RPP_VCROP_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_RPP_VCROP_END_LINE_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_RPP_VCROP_END_LINE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_RPP_VCROP_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_RPP_VCROP_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_RPP_PIX_DROP_PATTERN 0x4b24  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_RPP_PIX_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_RPP_PIX_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_RPP_PIX_DROP_PERIOD 0x4b28  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_RPP_PIX_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_RPP_PIX_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_RPP_PIX_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_RPP_PIX_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_RPP_LINE_DROP_PATTERN 0x4b2c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_RPP_LINE_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_RPP_LINE_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_RPP_LINE_DROP_PERIOD 0x4b30  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_RPP_LINE_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_RPP_LINE_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_RPP_LINE_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_RPP_LINE_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_YUV_CHROMA_CONVERSION 0x4b34  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_YUV_CHROMA_CONVERSION_COMPONENT_SWAP_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_YUV_CHROMA_CONVERSION_COMPONENT_SWAP_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_YUV_CHROMA_CONVERSION_ROUNDING_MODE_MASK 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_YUV_CHROMA_CONVERSION_ROUNDING_MODE_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_YUV_CHROMA_CONVERSION_EN_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_YUV_CHROMA_CONVERSION_EN_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_YUV_CHROMA_CONVERSION_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_YUV_CHROMA_CONVERSION_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_RST_STROBES 0x4b40  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_RST_STROBES_CSID_CLK_RST_STB_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_RST_STROBES_CSID_CLK_RST_STB_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_RST_STROBES_IFE_CLK_RST_STB_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_RST_STROBES_IFE_CLK_RST_STB_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_RST_STROBES_MISR_RST_STB_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_RST_STROBES_MISR_RST_STB_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_RST_STROBES_FORMAT_MEASURE_RST_STB_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_RST_STROBES_FORMAT_MEASURE_RST_STB_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_RST_STROBES_TIMESTAMP_RST_STB_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_RST_STROBES_TIMESTAMP_RST_STB_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_RST_STROBES_FRAMEDROP_RST_STB_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_RST_STROBES_FRAMEDROP_RST_STB_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_RST_STROBES_BYTE_CNTR_RST_STB_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_RST_STROBES_BYTE_CNTR_RST_STB_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_RST_STROBES_UNUSED0_MASK 0xffffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_RST_STROBES_UNUSED0_SHIFT 0x8

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_STATUS 0x4b50  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_STATUS_HALT_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_STATUS_HALT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_MISR_VAL0 0x4b54  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_MISR_VAL0_MISR_VAL_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_MISR_VAL0_MISR_VAL_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_MISR_VAL1 0x4b58  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_MISR_VAL1_MISR_VAL_63_32_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_MISR_VAL1_MISR_VAL_63_32_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_MISR_VAL2 0x4b5c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_MISR_VAL2_MISR_VAL_95_64_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_MISR_VAL2_MISR_VAL_95_64_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_MISR_VAL3 0x4b60  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_MISR_VAL3_MISR_VAL_127_96_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_MISR_VAL3_MISR_VAL_127_96_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_FORMAT_MEASURE_CFG0 0x4b70  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_FORMAT_MEASURE_CFG0_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_FORMAT_MEASURE_CFG0_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_FORMAT_MEASURE_CFG1 0x4b74  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_FORMAT_MEASURE_CFG1_NUM_PIX_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_FORMAT_MEASURE_CFG1_NUM_PIX_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_FORMAT_MEASURE_CFG1_NUM_LINES_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_FORMAT_MEASURE_CFG1_NUM_LINES_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_FORMAT_MEASURE_CFG1_UNUSED0_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_FORMAT_MEASURE_CFG1_UNUSED0_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_FORMAT_MEASURE0 0x4b78  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_FORMAT_MEASURE0_PIX_COUNT_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_FORMAT_MEASURE0_PIX_COUNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_FORMAT_MEASURE0_LINE_COUNT_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_FORMAT_MEASURE0_LINE_COUNT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_FORMAT_MEASURE0_UNUSED0_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_FORMAT_MEASURE0_UNUSED0_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_FORMAT_MEASURE1 0x4b7c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_FORMAT_MEASURE1_HBLANKING_MIN_MASK 0xfff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_FORMAT_MEASURE1_HBLANKING_MIN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_FORMAT_MEASURE1_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_FORMAT_MEASURE1_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_FORMAT_MEASURE1_HBLANKING_MAX_MASK 0xfff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_FORMAT_MEASURE1_HBLANKING_MAX_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_FORMAT_MEASURE1_UNUSED1_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_FORMAT_MEASURE1_UNUSED1_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_FORMAT_MEASURE2 0x4b80  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_FORMAT_MEASURE2_VBLANKING_COUNT_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_FORMAT_MEASURE2_VBLANKING_COUNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_FORMAT_MEASURE2_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_FORMAT_MEASURE2_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_TIMESTAMP_CURR0_SOF 0x4b90  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_TIMESTAMP_CURR1_SOF 0x4b94  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_TIMESTAMP_CURR1_SOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_TIMESTAMP_CURR1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_TIMESTAMP_PREV0_SOF 0x4b98  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_TIMESTAMP_PREV1_SOF 0x4b9c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_TIMESTAMP_PREV1_SOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_TIMESTAMP_PREV1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_TIMESTAMP_CURR0_EOF 0x4ba0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_TIMESTAMP_CURR1_EOF 0x4ba4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_TIMESTAMP_CURR1_EOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_TIMESTAMP_CURR1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_TIMESTAMP_PREV0_EOF 0x4ba8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_TIMESTAMP_PREV1_EOF 0x4bac  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_TIMESTAMP_PREV1_EOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_TIMESTAMP_PREV1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0 0x4bb0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0_FORCE_OVERFLOW_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0_FORCE_OVERFLOW_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_MODE_MASK 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0_PADDING_ALL_ONE_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0_PADDING_ALL_ONE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_ERROR_RECOVERY_CFG1 0x4bb4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_ERROR_RECOVERY_CFG1_NUM_PADDING_PIXELS_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_ERROR_RECOVERY_CFG1_NUM_PADDING_PIXELS_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_ERROR_RECOVERY_CFG1_NUM_PADDING_ROWS_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_ERROR_RECOVERY_CFG1_NUM_PADDING_ROWS_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_ERROR_RECOVERY_CFG2 0x4bb8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_ERROR_RECOVERY_CFG2_NUM_HBI_CYCLES_MASK 0xfff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_ERROR_RECOVERY_CFG2_NUM_HBI_CYCLES_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_ERROR_RECOVERY_CFG2_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_ERROR_RECOVERY_CFG2_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_ERROR_RECOVERY_CFG2_NUM_VBI_LINES_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_ERROR_RECOVERY_CFG2_NUM_VBI_LINES_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_MULTI_VCDT_CFG0 0x4bbc  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_MULTI_VCDT_CFG0_MULTI_VCDT_EN_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_MULTI_VCDT_CFG0_MULTI_VCDT_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_MULTI_VCDT_CFG0_VC1_MASK 0x7c
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_MULTI_VCDT_CFG0_VC1_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_MULTI_VCDT_CFG0_DT1_MASK 0x1f80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_MULTI_VCDT_CFG0_DT1_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_MULTI_VCDT_CFG0_TS_COMB_VCDT_EN_MASK 0x2000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_MULTI_VCDT_CFG0_TS_COMB_VCDT_EN_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_MULTI_VCDT_CFG0_VCDT_INFO_DIS_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_MULTI_VCDT_CFG0_VCDT_INFO_DIS_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_MULTI_VCDT_CFG0_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_MULTI_VCDT_CFG0_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_BYTE_CNTR_PING 0x4be0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_BYTE_CNTR_PING_BYTE_COUNT_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_BYTE_CNTR_PING_BYTE_COUNT_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_BYTE_CNTR_PONG 0x4be4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_BYTE_CNTR_PONG_BYTE_COUNT_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_BYTE_CNTR_PONG_BYTE_COUNT_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CTRL 0x4c00  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CTRL_TEST_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CTRL_TEST_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CTRL_FS_PKT_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CTRL_FS_PKT_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CTRL_FE_PKT_EN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CTRL_FE_PKT_EN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CTRL_PHY_SEL_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CTRL_PHY_SEL_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CTRL_NUM_ACTIVE_LANES_MASK 0x30
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CTRL_NUM_ACTIVE_LANES_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CTRL_UNUSED0_MASK 0xc0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CTRL_UNUSED0_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CTRL_CYCLES_BETWEEN_PKTS_MASK 0x3ff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CTRL_CYCLES_BETWEEN_PKTS_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CTRL_UNUSED1_MASK 0xc0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CTRL_UNUSED1_SHIFT 0x12
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CTRL_NUM_TRAIL_BYTES_MASK 0x3ff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CTRL_NUM_TRAIL_BYTES_SHIFT 0x14
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CTRL_UNUSED2_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CTRL_UNUSED2_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_VC_CFG0 0x4c04  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_VC_CFG0_VC_NUM_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_VC_CFG0_VC_NUM_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_VC_CFG0_UNUSED0_MASK 0xf0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_VC_CFG0_UNUSED0_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_VC_CFG0_NUM_ACTIVE_DTS_MASK 0x300
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_VC_CFG0_NUM_ACTIVE_DTS_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_VC_CFG0_LINE_INTERLEAVING_MODE_MASK 0xc00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_VC_CFG0_LINE_INTERLEAVING_MODE_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_VC_CFG0_UNUSED1_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_VC_CFG0_UNUSED1_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_VC_CFG0_NUM_FRAMES_MASK 0xff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_VC_CFG0_NUM_FRAMES_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_VC_CFG0_UNUSED2_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_VC_CFG0_UNUSED2_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_VC_CFG1 0x4c08  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_VC_CFG1_H_BLANKING_COUNT_MASK 0x7ff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_VC_CFG1_H_BLANKING_COUNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_VC_CFG1_UNUSED0_MASK 0x800
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_VC_CFG1_UNUSED0_SHIFT 0xb
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_VC_CFG1_V_BLANKING_COUNT_MASK 0x3ff000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_VC_CFG1_V_BLANKING_COUNT_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_VC_CFG1_UNUSED1_MASK 0xc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_VC_CFG1_UNUSED1_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_VC_CFG1_V_BLANK_FRAME_WIDTH_SEL_MASK 0x3000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_VC_CFG1_V_BLANK_FRAME_WIDTH_SEL_SHIFT 0x18
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_VC_CFG1_UNUSED2_MASK 0xfc000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_VC_CFG1_UNUSED2_SHIFT 0x1a

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_LFSR_SEED 0x4c0c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_LFSR_SEED_SEED_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_LFSR_SEED_SEED_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_0_CFG_0 0x4c10  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_0_CFG_0_FRAME_HEIGHT_MASK 0x7fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_0_CFG_0_FRAME_HEIGHT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_0_CFG_0_UNUSED0_MASK 0x8000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_0_CFG_0_UNUSED0_SHIFT 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_0_CFG_0_FRAME_WIDTH_MASK 0x7fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_0_CFG_0_FRAME_WIDTH_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_0_CFG_0_UNUSED1_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_0_CFG_0_UNUSED1_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_0_CFG_1 0x4c14  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_0_CFG_1_DATA_TYPE_MASK 0x3f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_0_CFG_1_DATA_TYPE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_0_CFG_1_UNUSED0_MASK 0xc0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_0_CFG_1_UNUSED0_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_0_CFG_1_ECC_XOR_MASK_MASK 0x3f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_0_CFG_1_ECC_XOR_MASK_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_0_CFG_1_UNUSED1_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_0_CFG_1_UNUSED1_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_0_CFG_1_CRC_XOR_MASK_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_0_CFG_1_CRC_XOR_MASK_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_0_CFG_2 0x4c18  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_0_CFG_2_PAYLOAD_MODE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_0_CFG_2_PAYLOAD_MODE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_0_CFG_2_USER_SPECIFIED_PAYLOAD_MASK 0xff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_0_CFG_2_USER_SPECIFIED_PAYLOAD_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_0_CFG_2_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_0_CFG_2_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_0_CFG_2_ENCODE_FORMAT_MASK 0xf0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_0_CFG_2_ENCODE_FORMAT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_0_CFG_2_UNUSED1_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_0_CFG_2_UNUSED1_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_1_CFG_0 0x4c1c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_1_CFG_0_FRAME_HEIGHT_MASK 0x7fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_1_CFG_0_FRAME_HEIGHT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_1_CFG_0_UNUSED0_MASK 0x8000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_1_CFG_0_UNUSED0_SHIFT 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_1_CFG_0_FRAME_WIDTH_MASK 0x7fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_1_CFG_0_FRAME_WIDTH_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_1_CFG_0_UNUSED1_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_1_CFG_0_UNUSED1_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_1_CFG_1 0x4c20  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_1_CFG_1_DATA_TYPE_MASK 0x3f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_1_CFG_1_DATA_TYPE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_1_CFG_1_UNUSED0_MASK 0xc0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_1_CFG_1_UNUSED0_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_1_CFG_1_ECC_XOR_MASK_MASK 0x3f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_1_CFG_1_ECC_XOR_MASK_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_1_CFG_1_UNUSED1_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_1_CFG_1_UNUSED1_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_1_CFG_1_CRC_XOR_MASK_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_1_CFG_1_CRC_XOR_MASK_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_1_CFG_2 0x4c24  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_1_CFG_2_PAYLOAD_MODE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_1_CFG_2_PAYLOAD_MODE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_1_CFG_2_USER_SPECIFIED_PAYLOAD_MASK 0xff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_1_CFG_2_USER_SPECIFIED_PAYLOAD_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_1_CFG_2_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_1_CFG_2_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_1_CFG_2_ENCODE_FORMAT_MASK 0xf0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_1_CFG_2_ENCODE_FORMAT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_1_CFG_2_UNUSED1_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_1_CFG_2_UNUSED1_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_2_CFG_0 0x4c28  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_2_CFG_0_FRAME_HEIGHT_MASK 0x7fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_2_CFG_0_FRAME_HEIGHT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_2_CFG_0_UNUSED0_MASK 0x8000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_2_CFG_0_UNUSED0_SHIFT 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_2_CFG_0_FRAME_WIDTH_MASK 0x7fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_2_CFG_0_FRAME_WIDTH_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_2_CFG_0_UNUSED1_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_2_CFG_0_UNUSED1_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_2_CFG_1 0x4c2c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_2_CFG_1_DATA_TYPE_MASK 0x3f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_2_CFG_1_DATA_TYPE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_2_CFG_1_UNUSED0_MASK 0xc0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_2_CFG_1_UNUSED0_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_2_CFG_1_ECC_XOR_MASK_MASK 0x3f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_2_CFG_1_ECC_XOR_MASK_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_2_CFG_1_UNUSED1_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_2_CFG_1_UNUSED1_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_2_CFG_1_CRC_XOR_MASK_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_2_CFG_1_CRC_XOR_MASK_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_2_CFG_2 0x4c30  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_2_CFG_2_PAYLOAD_MODE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_2_CFG_2_PAYLOAD_MODE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_2_CFG_2_USER_SPECIFIED_PAYLOAD_MASK 0xff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_2_CFG_2_USER_SPECIFIED_PAYLOAD_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_2_CFG_2_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_2_CFG_2_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_2_CFG_2_ENCODE_FORMAT_MASK 0xf0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_2_CFG_2_ENCODE_FORMAT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_2_CFG_2_UNUSED1_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_2_CFG_2_UNUSED1_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_3_CFG_0 0x4c34  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_3_CFG_0_FRAME_HEIGHT_MASK 0x7fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_3_CFG_0_FRAME_HEIGHT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_3_CFG_0_UNUSED0_MASK 0x8000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_3_CFG_0_UNUSED0_SHIFT 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_3_CFG_0_FRAME_WIDTH_MASK 0x7fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_3_CFG_0_FRAME_WIDTH_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_3_CFG_0_UNUSED1_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_3_CFG_0_UNUSED1_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_3_CFG_1 0x4c38  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_3_CFG_1_DATA_TYPE_MASK 0x3f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_3_CFG_1_DATA_TYPE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_3_CFG_1_UNUSED0_MASK 0xc0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_3_CFG_1_UNUSED0_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_3_CFG_1_ECC_XOR_MASK_MASK 0x3f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_3_CFG_1_ECC_XOR_MASK_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_3_CFG_1_UNUSED1_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_3_CFG_1_UNUSED1_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_3_CFG_1_CRC_XOR_MASK_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_3_CFG_1_CRC_XOR_MASK_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_3_CFG_2 0x4c3c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_3_CFG_2_PAYLOAD_MODE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_3_CFG_2_PAYLOAD_MODE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_3_CFG_2_USER_SPECIFIED_PAYLOAD_MASK 0xff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_3_CFG_2_USER_SPECIFIED_PAYLOAD_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_3_CFG_2_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_3_CFG_2_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_3_CFG_2_ENCODE_FORMAT_MASK 0xf0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_3_CFG_2_ENCODE_FORMAT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_3_CFG_2_UNUSED1_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_3_CFG_2_UNUSED1_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_COLOR_BARS_CFG 0x4c40  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_COLOR_BARS_CFG_UNICOLOR_BAR_SEL_MASK 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_COLOR_BARS_CFG_UNICOLOR_BAR_SEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_COLOR_BARS_CFG_UNUSED0_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_COLOR_BARS_CFG_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_COLOR_BARS_CFG_UNICOLOR_BAR_EN_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_COLOR_BARS_CFG_UNICOLOR_BAR_EN_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_COLOR_BARS_CFG_SPLIT_EN_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_COLOR_BARS_CFG_SPLIT_EN_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_COLOR_BARS_CFG_UNUSED1_MASK 0xc0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_COLOR_BARS_CFG_UNUSED1_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_COLOR_BARS_CFG_ROTATE_PERIOD_MASK 0x3f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_COLOR_BARS_CFG_ROTATE_PERIOD_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_COLOR_BARS_CFG_UNUSED2_MASK 0xffffc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_COLOR_BARS_CFG_UNUSED2_SHIFT 0xe

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_COLOR_BOX_CFG 0x4c44  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_COLOR_BOX_CFG_MODE_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_COLOR_BOX_CFG_MODE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_COLOR_BOX_CFG_PATTERN_SEL_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_COLOR_BOX_CFG_PATTERN_SEL_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_COLOR_BOX_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_COLOR_BOX_CFG_UNUSED0_SHIFT 0x3

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_COMMON_GEN_CFG 0x4c48  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_COMMON_GEN_CFG_PIX_PATTERN_MASK 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_COMMON_GEN_CFG_PIX_PATTERN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_COMMON_GEN_CFG_UNUSED0_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_COMMON_GEN_CFG_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_COMMON_GEN_CFG_GAIN_MASK 0xf0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_COMMON_GEN_CFG_GAIN_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_COMMON_GEN_CFG_NUM_NOISE_BITS_MASK 0xf00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_COMMON_GEN_CFG_NUM_NOISE_BITS_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_COMMON_GEN_CFG_NOISE_EN_MASK 0x1000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_COMMON_GEN_CFG_NOISE_EN_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_COMMON_GEN_CFG_UNUSED1_MASK 0xffffe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_COMMON_GEN_CFG_UNUSED1_SHIFT 0xd

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN0_CFG 0x4c50  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN0_CFG_MODE_MASK 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN0_CFG_MODE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN0_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN0_CFG_UNUSED0_SHIFT 0x3

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN0_X0 0x4c54  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN0_X0_X0_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN0_X0_X0_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN0_X0_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN0_X0_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN0_X1 0x4c58  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN0_X1_X1_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN0_X1_X1_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN0_X1_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN0_X1_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN0_X2 0x4c5c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN0_X2_X2_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN0_X2_X2_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN0_X2_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN0_X2_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN0_XY 0x4c60  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN0_XY_XY_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN0_XY_XY_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN0_XY_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN0_XY_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN0_Y1 0x4c64  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN0_Y1_Y1_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN0_Y1_Y1_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN0_Y1_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN0_Y1_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN0_Y2 0x4c68  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN0_Y2_Y2_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN0_Y2_Y2_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN0_Y2_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN0_Y2_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN1_CFG 0x4c70  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN1_CFG_MODE_MASK 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN1_CFG_MODE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN1_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN1_CFG_UNUSED0_SHIFT 0x3

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN1_X0 0x4c74  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN1_X0_X0_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN1_X0_X0_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN1_X0_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN1_X0_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN1_X1 0x4c78  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN1_X1_X1_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN1_X1_X1_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN1_X1_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN1_X1_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN1_X2 0x4c7c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN1_X2_X2_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN1_X2_X2_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN1_X2_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN1_X2_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN1_XY 0x4c80  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN1_XY_XY_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN1_XY_XY_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN1_XY_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN1_XY_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN1_Y1 0x4c84  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN1_Y1_Y1_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN1_Y1_Y1_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN1_Y1_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN1_Y1_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN1_Y2 0x4c88  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN1_Y2_Y2_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN1_Y2_Y2_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN1_Y2_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN1_Y2_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN2_CFG 0x4c90  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN2_CFG_MODE_MASK 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN2_CFG_MODE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN2_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN2_CFG_UNUSED0_SHIFT 0x3

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN2_X0 0x4c94  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN2_X0_X0_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN2_X0_X0_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN2_X0_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN2_X0_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN2_X1 0x4c98  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN2_X1_X1_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN2_X1_X1_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN2_X1_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN2_X1_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN2_X2 0x4c9c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN2_X2_X2_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN2_X2_X2_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN2_X2_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN2_X2_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN2_XY 0x4ca0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN2_XY_XY_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN2_XY_XY_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN2_XY_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN2_XY_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN2_Y1 0x4ca4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN2_Y1_Y1_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN2_Y1_Y1_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN2_Y1_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN2_Y1_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN2_Y2 0x4ca8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN2_Y2_Y2_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN2_Y2_Y2_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN2_Y2_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN2_Y2_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_HW_VERSION 0x5600  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_HW_VERSION_STEP_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_HW_VERSION_STEP_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_HW_VERSION_REV_MASK 0xfff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_HW_VERSION_REV_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_HW_STATUS 0x5604  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_MODULE_CFG 0x5660  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_MODULE_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_MODULE_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_MODULE_CFG_UNUSED0_MASK 0xffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_MODULE_CFG_STRIPE_LOC_MASK 0x300000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_MODULE_CFG_STRIPE_LOC_SHIFT 0x14
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_MODULE_CFG_UNUSED1_MASK 0xc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_MODULE_CFG_UNUSED1_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_MODULE_CFG_PIXEL_PATTERN_MASK 0x7000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_MODULE_CFG_PIXEL_PATTERN_SHIFT 0x18
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_MODULE_CFG_UNUSED2_MASK 0xf8000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_MODULE_CFG_UNUSED2_SHIFT 0x1b

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_PERIOD_CFG 0x5668  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_PERIOD_CFG_IRQ_SUBSAMPLE_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_PERIOD_CFG_IRQ_SUBSAMPLE_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_PERIOD_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_PERIOD_CFG_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_IRQ_SUBSAMPLE_PATTERN_CFG 0x566c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_IRQ_SUBSAMPLE_PATTERN_CFG_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_IRQ_SUBSAMPLE_PATTERN_CFG_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_EPOCH_IRQ_CFG 0x5670  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_EPOCH_IRQ_CFG_EPOCH0_LINE_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_EPOCH_IRQ_CFG_EPOCH0_LINE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_EPOCH_IRQ_CFG_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_EPOCH_IRQ_CFG_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_EPOCH_IRQ_CFG_EPOCH1_LINE_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_EPOCH_IRQ_CFG_EPOCH1_LINE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_EPOCH_IRQ_CFG_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_EPOCH_IRQ_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_DEBUG_1 0x57f0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_DEBUG_1_STATUS_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_DEBUG_1_STATUS_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_DEBUG_0 0x57f4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_DEBUG_0_FRAME_WIDTH_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_DEBUG_0_FRAME_WIDTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_DEBUG_0_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_DEBUG_0_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_DEBUG_0_FRAME_HEIGHT_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_DEBUG_0_FRAME_HEIGHT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_DEBUG_0_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_DEBUG_0_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_TEST_BUS_CTRL 0x57f8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_SPARE 0x57fc  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_SPARE_SPARE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_SPARE_SPARE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_HW_VERSION 0x5800  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_HW_VERSION_STEP_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_HW_VERSION_STEP_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_HW_VERSION_REV_MASK 0xfff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_HW_VERSION_REV_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_HW_STATUS 0x5804  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_MODULE_CFG 0x5860  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_MODULE_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_MODULE_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_MODULE_CFG_UNUSED0_MASK 0xffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_MODULE_CFG_STRIPE_LOC_MASK 0x300000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_MODULE_CFG_STRIPE_LOC_SHIFT 0x14
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_MODULE_CFG_UNUSED1_MASK 0xc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_MODULE_CFG_UNUSED1_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_MODULE_CFG_PIXEL_PATTERN_MASK 0x7000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_MODULE_CFG_PIXEL_PATTERN_SHIFT 0x18
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_MODULE_CFG_UNUSED2_MASK 0xf8000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_MODULE_CFG_UNUSED2_SHIFT 0x1b

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_PERIOD_CFG 0x5868  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_PERIOD_CFG_IRQ_SUBSAMPLE_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_PERIOD_CFG_IRQ_SUBSAMPLE_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_PERIOD_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_PERIOD_CFG_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_IRQ_SUBSAMPLE_PATTERN_CFG 0x586c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_IRQ_SUBSAMPLE_PATTERN_CFG_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_IRQ_SUBSAMPLE_PATTERN_CFG_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_EPOCH_IRQ_CFG 0x5870  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_EPOCH_IRQ_CFG_EPOCH0_LINE_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_EPOCH_IRQ_CFG_EPOCH0_LINE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_EPOCH_IRQ_CFG_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_EPOCH_IRQ_CFG_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_EPOCH_IRQ_CFG_EPOCH1_LINE_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_EPOCH_IRQ_CFG_EPOCH1_LINE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_EPOCH_IRQ_CFG_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_EPOCH_IRQ_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_DEBUG_1 0x59f0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_DEBUG_1_STATUS_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_DEBUG_1_STATUS_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_DEBUG_0 0x59f4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_DEBUG_0_FRAME_WIDTH_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_DEBUG_0_FRAME_WIDTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_DEBUG_0_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_DEBUG_0_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_DEBUG_0_FRAME_HEIGHT_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_DEBUG_0_FRAME_HEIGHT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_DEBUG_0_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_DEBUG_0_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_TEST_BUS_CTRL 0x59f8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_SPARE 0x59fc  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_SPARE_SPARE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_SPARE_SPARE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_HW_VERSION 0x5a00  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_HW_VERSION_STEP_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_HW_VERSION_STEP_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_HW_VERSION_REV_MASK 0xfff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_HW_VERSION_REV_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_HW_STATUS 0x5a04  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_MODULE_CFG 0x5a60  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_MODULE_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_MODULE_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_MODULE_CFG_UNUSED0_MASK 0xffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_MODULE_CFG_STRIPE_LOC_MASK 0x300000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_MODULE_CFG_STRIPE_LOC_SHIFT 0x14
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_MODULE_CFG_UNUSED1_MASK 0xc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_MODULE_CFG_UNUSED1_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_MODULE_CFG_PIXEL_PATTERN_MASK 0x7000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_MODULE_CFG_PIXEL_PATTERN_SHIFT 0x18
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_MODULE_CFG_UNUSED2_MASK 0xf8000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_MODULE_CFG_UNUSED2_SHIFT 0x1b

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_PERIOD_CFG 0x5a68  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_PERIOD_CFG_IRQ_SUBSAMPLE_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_PERIOD_CFG_IRQ_SUBSAMPLE_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_PERIOD_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_PERIOD_CFG_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_IRQ_SUBSAMPLE_PATTERN_CFG 0x5a6c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_IRQ_SUBSAMPLE_PATTERN_CFG_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_IRQ_SUBSAMPLE_PATTERN_CFG_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_EPOCH_IRQ_CFG 0x5a70  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_EPOCH_IRQ_CFG_EPOCH0_LINE_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_EPOCH_IRQ_CFG_EPOCH0_LINE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_EPOCH_IRQ_CFG_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_EPOCH_IRQ_CFG_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_EPOCH_IRQ_CFG_EPOCH1_LINE_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_EPOCH_IRQ_CFG_EPOCH1_LINE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_EPOCH_IRQ_CFG_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_EPOCH_IRQ_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_DEBUG_1 0x5bf0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_DEBUG_1_STATUS_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_DEBUG_1_STATUS_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_DEBUG_0 0x5bf4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_DEBUG_0_FRAME_WIDTH_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_DEBUG_0_FRAME_WIDTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_DEBUG_0_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_DEBUG_0_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_DEBUG_0_FRAME_HEIGHT_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_DEBUG_0_FRAME_HEIGHT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_DEBUG_0_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_DEBUG_0_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_TEST_BUS_CTRL 0x5bf8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_SPARE 0x5bfc  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_SPARE_SPARE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_SPARE_SPARE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_HW_VERSION 0x5c00  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_HW_VERSION_STEP_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_HW_VERSION_STEP_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_HW_VERSION_REV_MASK 0xfff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_HW_VERSION_REV_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_HW_STATUS 0x5c04  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_MODULE_CFG 0x5c60  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_MODULE_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_MODULE_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_MODULE_CFG_UNUSED0_MASK 0xffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_MODULE_CFG_STRIPE_LOC_MASK 0x300000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_MODULE_CFG_STRIPE_LOC_SHIFT 0x14
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_MODULE_CFG_UNUSED1_MASK 0xc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_MODULE_CFG_UNUSED1_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_MODULE_CFG_PIXEL_PATTERN_MASK 0x7000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_MODULE_CFG_PIXEL_PATTERN_SHIFT 0x18
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_MODULE_CFG_UNUSED2_MASK 0xf8000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_MODULE_CFG_UNUSED2_SHIFT 0x1b

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_PERIOD_CFG 0x5c68  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_PERIOD_CFG_IRQ_SUBSAMPLE_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_PERIOD_CFG_IRQ_SUBSAMPLE_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_PERIOD_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_PERIOD_CFG_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_IRQ_SUBSAMPLE_PATTERN_CFG 0x5c6c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_IRQ_SUBSAMPLE_PATTERN_CFG_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_IRQ_SUBSAMPLE_PATTERN_CFG_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_EPOCH_IRQ_CFG 0x5c70  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_EPOCH_IRQ_CFG_EPOCH0_LINE_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_EPOCH_IRQ_CFG_EPOCH0_LINE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_EPOCH_IRQ_CFG_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_EPOCH_IRQ_CFG_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_EPOCH_IRQ_CFG_EPOCH1_LINE_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_EPOCH_IRQ_CFG_EPOCH1_LINE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_EPOCH_IRQ_CFG_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_EPOCH_IRQ_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_DEBUG_1 0x5df0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_DEBUG_1_STATUS_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_DEBUG_1_STATUS_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_DEBUG_0 0x5df4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_DEBUG_0_FRAME_WIDTH_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_DEBUG_0_FRAME_WIDTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_DEBUG_0_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_DEBUG_0_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_DEBUG_0_FRAME_HEIGHT_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_DEBUG_0_FRAME_HEIGHT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_DEBUG_0_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_DEBUG_0_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_TEST_BUS_CTRL 0x5df8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_SPARE 0x5dfc  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_SPARE_SPARE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_SPARE_SPARE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_HW_VERSION 0x5e00  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_HW_VERSION_STEP_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_HW_VERSION_STEP_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_HW_VERSION_REV_MASK 0xfff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_HW_VERSION_REV_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_CGC_OVERRIDE 0x5e08  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_CGC_OVERRIDE_CGC_OVERRIDE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_CGC_OVERRIDE_CGC_OVERRIDE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_CGC_OVERRIDE_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_CGC_OVERRIDE_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_MASK_0 0x5e18  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_MASK_0_COMP_REG_UPDATE_DONE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_MASK_0_COMP_REG_UPDATE_DONE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_MASK_0_COMP_BUF_DONE_MASK 0xf0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_MASK_0_COMP_BUF_DONE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_MASK_0_UNUSED0_MASK 0x3fffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_MASK_0_UNUSED0_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_MASK_0_VIOLATION_MASK 0x40000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_MASK_0_VIOLATION_SHIFT 0x1e
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_MASK_0_IMAGE_SIZE_VIOLATION_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_MASK_0_IMAGE_SIZE_VIOLATION_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_MASK_1 0x5e1c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_MASK_1_WR_CLIENT_BUF_DONE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_MASK_1_WR_CLIENT_BUF_DONE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_MASK_1_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_MASK_1_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_CLEAR_0 0x5e20  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_CLEAR_0_COMP_REG_UPDATE_DONE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_CLEAR_0_COMP_REG_UPDATE_DONE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_CLEAR_0_COMP_BUF_DONE_MASK 0xf0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_CLEAR_0_COMP_BUF_DONE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_CLEAR_0_UNUSED0_MASK 0x3fffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_CLEAR_0_UNUSED0_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_CLEAR_0_VIOLATION_MASK 0x40000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_CLEAR_0_VIOLATION_SHIFT 0x1e
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_CLEAR_0_IMAGE_SIZE_VIOLATION_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_CLEAR_0_IMAGE_SIZE_VIOLATION_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_CLEAR_1 0x5e24  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_CLEAR_1_WR_CLIENT_BUF_DONE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_CLEAR_1_WR_CLIENT_BUF_DONE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_CLEAR_1_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_CLEAR_1_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_STATUS_0 0x5e28  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_STATUS_0_COMP_REG_UPDATE_DONE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_STATUS_0_COMP_REG_UPDATE_DONE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_STATUS_0_COMP_BUF_DONE_MASK 0xf0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_STATUS_0_COMP_BUF_DONE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_STATUS_0_UNUSED0_MASK 0x3fffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_STATUS_0_UNUSED0_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_STATUS_0_VIOLATION_MASK 0x40000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_STATUS_0_VIOLATION_SHIFT 0x1e
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_STATUS_0_IMAGE_SIZE_VIOLATION_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_STATUS_0_IMAGE_SIZE_VIOLATION_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_STATUS_1 0x5e2c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_STATUS_1_WR_CLIENT_BUF_DONE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_STATUS_1_WR_CLIENT_BUF_DONE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_STATUS_1_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_STATUS_1_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_CMD 0x5e30  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_CMD_CLEAR_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_CMD_CLEAR_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_CMD_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_CMD_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_CMD_SET_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_CMD_SET_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_CMD_UNUSED1_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_CMD_UNUSED1_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_0 0x5e34  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_0_CFG_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_0_CFG_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_1 0x5e38  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_1_CFG_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_1_CFG_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_2 0x5e3c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_2_CFG_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_2_CFG_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_3 0x5e40  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_3_CFG_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_3_CFG_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_SET_0 0x5e50  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_SET_0_COMP_REG_UPDATE_DONE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_SET_0_COMP_REG_UPDATE_DONE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_SET_0_COMP_BUF_DONE_MASK 0xf0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_SET_0_COMP_BUF_DONE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_SET_0_UNUSED0_MASK 0x3fffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_SET_0_UNUSED0_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_SET_0_VIOLATION_MASK 0x40000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_SET_0_VIOLATION_SHIFT 0x1e
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_SET_0_IMAGE_SIZE_VIOLATION_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_SET_0_IMAGE_SIZE_VIOLATION_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_SET_1 0x5e54  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_SET_1_WR_CLIENT_BUF_DONE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_SET_1_WR_CLIENT_BUF_DONE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_SET_1_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_SET_1_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PWR_ISO_CFG 0x5e5c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PWR_ISO_CFG_PWR_ISO_ENABLE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PWR_ISO_CFG_PWR_ISO_ENABLE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PWR_ISO_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PWR_ISO_CFG_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_STATUS_CLEAR 0x5e60  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_STATUS_CLEAR_OVERFLOW_CLEAR_CMD_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_STATUS_CLEAR_OVERFLOW_CLEAR_CMD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_STATUS_CLEAR_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_STATUS_CLEAR_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_VIOLATION_STATUS 0x5e64  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_VIOLATION_STATUS_ERROR_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_VIOLATION_STATUS_ERROR_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_VIOLATION_STATUS_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_VIOLATION_STATUS_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_OVERFLOW_STATUS 0x5e68  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_OVERFLOW_STATUS_ERROR_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_OVERFLOW_STATUS_ERROR_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_OVERFLOW_STATUS_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_OVERFLOW_STATUS_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_IMAGE_SIZE_VIOLATION_STATUS 0x5e70  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_IMAGE_SIZE_VIOLATION_STATUS_ERROR_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_IMAGE_SIZE_VIOLATION_STATUS_ERROR_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_IMAGE_SIZE_VIOLATION_STATUS_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_IMAGE_SIZE_VIOLATION_STATUS_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_0 0x5e74  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_0_CNTR_START_CMD_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_0_CNTR_START_CMD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_0_CNTR_STOP_CMD_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_0_CNTR_STOP_CMD_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_0_CONTINUOUS_MODE_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_0_CONTINUOUS_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_0_UNUSED0_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_0_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_0_EVENT_SEL_MASK 0x70
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_0_EVENT_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_0_UNUSED1_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_0_UNUSED1_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_0_CLIENT_SEL_MASK 0x1f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_0_CLIENT_SEL_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_0_UNUSED2_MASK 0xe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_0_UNUSED2_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_0_WINDOW_START_SEL_MASK 0xf0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_0_WINDOW_START_SEL_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_0_WINDOW_END_SEL_MASK 0xf00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_0_WINDOW_END_SEL_SHIFT 0x14
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_0_NUM_WINDOW_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_0_NUM_WINDOW_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_1 0x5e78  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_1_CNTR_START_CMD_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_1_CNTR_START_CMD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_1_CNTR_STOP_CMD_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_1_CNTR_STOP_CMD_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_1_CONTINUOUS_MODE_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_1_CONTINUOUS_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_1_UNUSED0_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_1_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_1_EVENT_SEL_MASK 0x70
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_1_EVENT_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_1_UNUSED1_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_1_UNUSED1_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_1_CLIENT_SEL_MASK 0x1f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_1_CLIENT_SEL_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_1_UNUSED2_MASK 0xe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_1_UNUSED2_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_1_WINDOW_START_SEL_MASK 0xf0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_1_WINDOW_START_SEL_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_1_WINDOW_END_SEL_MASK 0xf00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_1_WINDOW_END_SEL_SHIFT 0x14
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_1_NUM_WINDOW_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_1_NUM_WINDOW_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_2 0x5e7c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_2_CNTR_START_CMD_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_2_CNTR_START_CMD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_2_CNTR_STOP_CMD_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_2_CNTR_STOP_CMD_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_2_CONTINUOUS_MODE_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_2_CONTINUOUS_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_2_UNUSED0_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_2_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_2_EVENT_SEL_MASK 0x70
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_2_EVENT_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_2_UNUSED1_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_2_UNUSED1_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_2_CLIENT_SEL_MASK 0x1f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_2_CLIENT_SEL_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_2_UNUSED2_MASK 0xe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_2_UNUSED2_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_2_WINDOW_START_SEL_MASK 0xf0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_2_WINDOW_START_SEL_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_2_WINDOW_END_SEL_MASK 0xf00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_2_WINDOW_END_SEL_SHIFT 0x14
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_2_NUM_WINDOW_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_2_NUM_WINDOW_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_3 0x5e80  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_3_CNTR_START_CMD_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_3_CNTR_START_CMD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_3_CNTR_STOP_CMD_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_3_CNTR_STOP_CMD_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_3_CONTINUOUS_MODE_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_3_CONTINUOUS_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_3_UNUSED0_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_3_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_3_EVENT_SEL_MASK 0x70
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_3_EVENT_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_3_UNUSED1_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_3_UNUSED1_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_3_CLIENT_SEL_MASK 0x1f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_3_CLIENT_SEL_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_3_UNUSED2_MASK 0xe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_3_UNUSED2_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_3_WINDOW_START_SEL_MASK 0xf0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_3_WINDOW_START_SEL_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_3_WINDOW_END_SEL_MASK 0xf00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_3_WINDOW_END_SEL_SHIFT 0x14
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_3_NUM_WINDOW_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_3_NUM_WINDOW_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_VAL_0 0x5e94  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_VAL_0_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_VAL_0_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_VAL_1 0x5e98  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_VAL_1_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_VAL_1_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_VAL_2 0x5e9c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_VAL_2_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_VAL_2_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_VAL_3 0x5ea0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_VAL_3_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_VAL_3_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_STATUS 0x5eb4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_STATUS_DONE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_STATUS_DONE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_STATUS_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_STATUS_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_MISR_CFG_0 0x5eb8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_MISR_CFG_0_MISR_0_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_MISR_CFG_0_MISR_0_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_MISR_CFG_0_MISR_1_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_MISR_CFG_0_MISR_1_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_MISR_CFG_0_UNUSED0_MASK 0xfffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_MISR_CFG_0_UNUSED0_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_MISR_CFG_0_MISR_0_SAMPLE_MODE_MASK 0x10000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_MISR_CFG_0_MISR_0_SAMPLE_MODE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_MISR_CFG_0_MISR_1_SAMPLE_MODE_MASK 0x20000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_MISR_CFG_0_MISR_1_SAMPLE_MODE_SHIFT 0x11
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_MISR_CFG_0_UNUSED1_MASK 0xfffc0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_MISR_CFG_0_UNUSED1_SHIFT 0x12

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_MISR_CFG_1 0x5ebc  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_MISR_CFG_1_MISR_0_ID_MASK 0xff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_MISR_CFG_1_MISR_0_ID_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_MISR_CFG_1_MISR_1_ID_MASK 0xff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_MISR_CFG_1_MISR_1_ID_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_MISR_CFG_1_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_MISR_CFG_1_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_MISR_RD_SEL 0x5ec8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_MISR_RD_SEL_MISR_SEL_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_MISR_RD_SEL_MISR_SEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_MISR_RD_SEL_WORD_SEL_MASK 0x70
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_MISR_RD_SEL_WORD_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_MISR_RD_SEL_UNUSED0_MASK 0xffffff80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_MISR_RD_SEL_UNUSED0_SHIFT 0x7

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_MISR_RST 0x5ecc  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_MISR_RST_RST_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_MISR_RST_RST_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_MISR_RST_UNUSED0_MASK 0xfffffffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_MISR_RST_UNUSED0_SHIFT 0x2

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_MISR_VAL 0x5ed0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_MISR_VAL_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_MISR_VAL_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_DEBUG_STATUS_TOP_CFG 0x5ed4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_DEBUG_STATUS_TOP_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_DEBUG_STATUS_TOP_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_DEBUG_STATUS_TOP_CFG_UNUSED0_MASK 0xffffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_DEBUG_STATUS_TOP_CFG_UNUSED0_SHIFT 0x8

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_DEBUG_STATUS_TOP_0 0x5ed8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_DEBUG_STATUS_TOP_0_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_DEBUG_STATUS_TOP_0_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_TEST_BUS_CTRL 0x5edc  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_TEST_BUS_CTRL_TEST_BUS_SOURCE_SEL_MASK 0xff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_TEST_BUS_CTRL_TEST_BUS_SOURCE_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_TEST_BUS_CTRL_TEST_BUS_INTERNAL_SEL_MASK 0xff000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_TEST_BUS_CTRL_TEST_BUS_INTERNAL_SEL_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_TEST_BUS_CTRL_UNUSED1_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_TEST_BUS_CTRL_UNUSED1_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_SPARE 0x5ee0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_SPARE_SPARE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_SPARE_SPARE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_CFG 0x6000  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_CFG_VIRTUALFRAME_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_CFG_VIRTUALFRAME_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_CFG_FRAMEHEADER_EN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_CFG_FRAMEHEADER_EN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_CFG_ADDR_REUSE_EN_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_CFG_ADDR_REUSE_EN_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_CFG_AUTO_RECOVERY_EN_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_CFG_AUTO_RECOVERY_EN_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_CFG_UNUSED0_MASK 0xffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_CFG_UNUSED0_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_CFG_MODE_MASK 0x30000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_CFG_MODE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_CFG_UNUSED1_MASK 0xfffc0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_CFG_UNUSED1_SHIFT 0x12

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_ADDR_IMAGE 0x6004  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_ADDR_FRAME_INCR 0x6008  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_IMAGE_CFG_0 0x600c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_IMAGE_CFG_0_WIDTH_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_IMAGE_CFG_0_WIDTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_IMAGE_CFG_0_HEIGHT_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_IMAGE_CFG_0_HEIGHT_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_IMAGE_CFG_1 0x6010  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_IMAGE_CFG_1_X_INIT_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_IMAGE_CFG_1_X_INIT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_IMAGE_CFG_1_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_IMAGE_CFG_1_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_IMAGE_CFG_2 0x6014  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_IMAGE_CFG_2_STRIDE_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_IMAGE_CFG_2_STRIDE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_IMAGE_CFG_2_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_IMAGE_CFG_2_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_PACKER_CFG 0x6018  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_PACKER_CFG_FORMAT_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_PACKER_CFG_FORMAT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_BW_LIMIT 0x601c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_BW_LIMIT_ENABLE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_BW_LIMIT_ENABLE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_ADDR_FRAME_HEADER 0x6020  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_ADDR_FRAME_HEADER_INCR 0x6024  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_FRAME_HEADER_CFG 0x6028  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_LINE_DONE_CFG 0x602c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_LINE_DONE_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_LINE_DONE_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_LINE_DONE_CFG_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_LINE_DONE_CFG_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_LINE_DONE_CFG_LINE_COUNT_MASK 0xffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_LINE_DONE_CFG_LINE_COUNT_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_LINE_DONE_CFG_UNUSED1_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_LINE_DONE_CFG_UNUSED1_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_0 0x6030  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_0_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_0_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_1 0x6034  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_FRAMEDROP_CFG_0 0x6038  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_FRAMEDROP_CFG_0_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_FRAMEDROP_CFG_0_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_FRAMEDROP_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_FRAMEDROP_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_FRAMEDROP_CFG_1 0x603c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_FRAMEDROP_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_FRAMEDROP_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG 0x6060  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_BURST_LIMIT_CFG 0x6064  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x2

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_ADDR_STATUS_0 0x6068  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_ADDR_STATUS_1 0x606c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_ADDR_STATUS_2 0x6070  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_MASK 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_ADDR_STATUS_2_UNUSED0_MASK 0x38
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_ADDR_STATUS_2_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_MASK 0x1c0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_ADDR_STATUS_2_UNUSED1_MASK 0xfffffe00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_ADDR_STATUS_2_UNUSED1_SHIFT 0x9

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_ADDR_STATUS_3 0x6074  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG 0x6078  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_DEBUG_STATUS_0 0x607c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_DEBUG_STATUS_1 0x6080  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_CFG 0x6100  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_CFG_VIRTUALFRAME_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_CFG_VIRTUALFRAME_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_CFG_FRAMEHEADER_EN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_CFG_FRAMEHEADER_EN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_CFG_ADDR_REUSE_EN_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_CFG_ADDR_REUSE_EN_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_CFG_AUTO_RECOVERY_EN_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_CFG_AUTO_RECOVERY_EN_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_CFG_UNUSED0_MASK 0xffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_CFG_UNUSED0_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_CFG_MODE_MASK 0x30000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_CFG_MODE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_CFG_UNUSED1_MASK 0xfffc0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_CFG_UNUSED1_SHIFT 0x12

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_ADDR_IMAGE 0x6104  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_ADDR_FRAME_INCR 0x6108  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_IMAGE_CFG_0 0x610c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_IMAGE_CFG_0_WIDTH_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_IMAGE_CFG_0_WIDTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_IMAGE_CFG_0_HEIGHT_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_IMAGE_CFG_0_HEIGHT_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_IMAGE_CFG_1 0x6110  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_IMAGE_CFG_1_X_INIT_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_IMAGE_CFG_1_X_INIT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_IMAGE_CFG_1_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_IMAGE_CFG_1_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_IMAGE_CFG_2 0x6114  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_IMAGE_CFG_2_STRIDE_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_IMAGE_CFG_2_STRIDE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_IMAGE_CFG_2_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_IMAGE_CFG_2_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_PACKER_CFG 0x6118  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_PACKER_CFG_FORMAT_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_PACKER_CFG_FORMAT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_BW_LIMIT 0x611c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_BW_LIMIT_ENABLE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_BW_LIMIT_ENABLE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_ADDR_FRAME_HEADER 0x6120  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_ADDR_FRAME_HEADER_INCR 0x6124  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_FRAME_HEADER_CFG 0x6128  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_LINE_DONE_CFG 0x612c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_LINE_DONE_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_LINE_DONE_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_LINE_DONE_CFG_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_LINE_DONE_CFG_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_LINE_DONE_CFG_LINE_COUNT_MASK 0xffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_LINE_DONE_CFG_LINE_COUNT_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_LINE_DONE_CFG_UNUSED1_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_LINE_DONE_CFG_UNUSED1_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_0 0x6130  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_0_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_0_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_1 0x6134  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_FRAMEDROP_CFG_0 0x6138  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_FRAMEDROP_CFG_0_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_FRAMEDROP_CFG_0_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_FRAMEDROP_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_FRAMEDROP_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_FRAMEDROP_CFG_1 0x613c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_FRAMEDROP_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_FRAMEDROP_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG 0x6160  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_BURST_LIMIT_CFG 0x6164  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x2

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_ADDR_STATUS_0 0x6168  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_ADDR_STATUS_1 0x616c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_ADDR_STATUS_2 0x6170  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_MASK 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_ADDR_STATUS_2_UNUSED0_MASK 0x38
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_ADDR_STATUS_2_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_MASK 0x1c0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_ADDR_STATUS_2_UNUSED1_MASK 0xfffffe00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_ADDR_STATUS_2_UNUSED1_SHIFT 0x9

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_ADDR_STATUS_3 0x6174  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG 0x6178  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_DEBUG_STATUS_0 0x617c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_DEBUG_STATUS_1 0x6180  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_CFG 0x6200  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_CFG_VIRTUALFRAME_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_CFG_VIRTUALFRAME_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_CFG_FRAMEHEADER_EN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_CFG_FRAMEHEADER_EN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_CFG_ADDR_REUSE_EN_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_CFG_ADDR_REUSE_EN_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_CFG_AUTO_RECOVERY_EN_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_CFG_AUTO_RECOVERY_EN_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_CFG_UNUSED0_MASK 0xffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_CFG_UNUSED0_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_CFG_MODE_MASK 0x30000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_CFG_MODE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_CFG_UNUSED1_MASK 0xfffc0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_CFG_UNUSED1_SHIFT 0x12

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_ADDR_IMAGE 0x6204  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_ADDR_FRAME_INCR 0x6208  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_IMAGE_CFG_0 0x620c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_IMAGE_CFG_0_WIDTH_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_IMAGE_CFG_0_WIDTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_IMAGE_CFG_0_HEIGHT_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_IMAGE_CFG_0_HEIGHT_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_IMAGE_CFG_1 0x6210  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_IMAGE_CFG_1_X_INIT_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_IMAGE_CFG_1_X_INIT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_IMAGE_CFG_1_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_IMAGE_CFG_1_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_IMAGE_CFG_2 0x6214  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_IMAGE_CFG_2_STRIDE_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_IMAGE_CFG_2_STRIDE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_IMAGE_CFG_2_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_IMAGE_CFG_2_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_PACKER_CFG 0x6218  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_PACKER_CFG_FORMAT_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_PACKER_CFG_FORMAT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_BW_LIMIT 0x621c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_BW_LIMIT_ENABLE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_BW_LIMIT_ENABLE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_ADDR_FRAME_HEADER 0x6220  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_ADDR_FRAME_HEADER_INCR 0x6224  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_FRAME_HEADER_CFG 0x6228  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_LINE_DONE_CFG 0x622c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_LINE_DONE_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_LINE_DONE_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_LINE_DONE_CFG_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_LINE_DONE_CFG_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_LINE_DONE_CFG_LINE_COUNT_MASK 0xffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_LINE_DONE_CFG_LINE_COUNT_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_LINE_DONE_CFG_UNUSED1_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_LINE_DONE_CFG_UNUSED1_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_0 0x6230  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_0_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_0_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_1 0x6234  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_FRAMEDROP_CFG_0 0x6238  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_FRAMEDROP_CFG_0_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_FRAMEDROP_CFG_0_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_FRAMEDROP_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_FRAMEDROP_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_FRAMEDROP_CFG_1 0x623c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_FRAMEDROP_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_FRAMEDROP_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG 0x6260  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_BURST_LIMIT_CFG 0x6264  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x2

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_ADDR_STATUS_0 0x6268  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_ADDR_STATUS_1 0x626c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_ADDR_STATUS_2 0x6270  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_MASK 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_ADDR_STATUS_2_UNUSED0_MASK 0x38
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_ADDR_STATUS_2_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_MASK 0x1c0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_ADDR_STATUS_2_UNUSED1_MASK 0xfffffe00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_ADDR_STATUS_2_UNUSED1_SHIFT 0x9

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_ADDR_STATUS_3 0x6274  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG 0x6278  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_DEBUG_STATUS_0 0x627c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_DEBUG_STATUS_1 0x6280  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_CFG 0x6300  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_CFG_VIRTUALFRAME_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_CFG_VIRTUALFRAME_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_CFG_FRAMEHEADER_EN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_CFG_FRAMEHEADER_EN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_CFG_ADDR_REUSE_EN_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_CFG_ADDR_REUSE_EN_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_CFG_AUTO_RECOVERY_EN_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_CFG_AUTO_RECOVERY_EN_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_CFG_UNUSED0_MASK 0xffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_CFG_UNUSED0_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_CFG_MODE_MASK 0x30000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_CFG_MODE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_CFG_UNUSED1_MASK 0xfffc0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_CFG_UNUSED1_SHIFT 0x12

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_ADDR_IMAGE 0x6304  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_ADDR_FRAME_INCR 0x6308  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_IMAGE_CFG_0 0x630c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_IMAGE_CFG_0_WIDTH_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_IMAGE_CFG_0_WIDTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_IMAGE_CFG_0_HEIGHT_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_IMAGE_CFG_0_HEIGHT_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_IMAGE_CFG_1 0x6310  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_IMAGE_CFG_1_X_INIT_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_IMAGE_CFG_1_X_INIT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_IMAGE_CFG_1_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_IMAGE_CFG_1_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_IMAGE_CFG_2 0x6314  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_IMAGE_CFG_2_STRIDE_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_IMAGE_CFG_2_STRIDE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_IMAGE_CFG_2_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_IMAGE_CFG_2_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_PACKER_CFG 0x6318  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_PACKER_CFG_FORMAT_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_PACKER_CFG_FORMAT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_BW_LIMIT 0x631c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_BW_LIMIT_ENABLE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_BW_LIMIT_ENABLE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_ADDR_FRAME_HEADER 0x6320  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_ADDR_FRAME_HEADER_INCR 0x6324  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_FRAME_HEADER_CFG 0x6328  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_LINE_DONE_CFG 0x632c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_LINE_DONE_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_LINE_DONE_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_LINE_DONE_CFG_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_LINE_DONE_CFG_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_LINE_DONE_CFG_LINE_COUNT_MASK 0xffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_LINE_DONE_CFG_LINE_COUNT_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_LINE_DONE_CFG_UNUSED1_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_LINE_DONE_CFG_UNUSED1_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_0 0x6330  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_0_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_0_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_1 0x6334  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_FRAMEDROP_CFG_0 0x6338  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_FRAMEDROP_CFG_0_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_FRAMEDROP_CFG_0_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_FRAMEDROP_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_FRAMEDROP_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_FRAMEDROP_CFG_1 0x633c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_FRAMEDROP_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_FRAMEDROP_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG 0x6360  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_BURST_LIMIT_CFG 0x6364  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x2

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_ADDR_STATUS_0 0x6368  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_ADDR_STATUS_1 0x636c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_ADDR_STATUS_2 0x6370  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_MASK 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_ADDR_STATUS_2_UNUSED0_MASK 0x38
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_ADDR_STATUS_2_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_MASK 0x1c0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_ADDR_STATUS_2_UNUSED1_MASK 0xfffffe00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_ADDR_STATUS_2_UNUSED1_SHIFT 0x9

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_ADDR_STATUS_3 0x6374  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG 0x6378  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_DEBUG_STATUS_0 0x637c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_DEBUG_STATUS_1 0x6380  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_HW_VERSION 0x6600  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_HW_VERSION_REVISION_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_HW_VERSION_REVISION_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_HW_VERSION_MINOR_VERSION_MASK 0xfff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_HW_VERSION_MINOR_VERSION_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_HW_VERSION_MAJOR_VERSION_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_HW_VERSION_MAJOR_VERSION_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_TITAN_VERSION 0x6604  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_TITAN_VERSION_STEP_MASK 0xff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_TITAN_VERSION_STEP_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_TITAN_VERSION_TIER_MASK 0xff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_TITAN_VERSION_TIER_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_TITAN_VERSION_GENERATION_MASK 0xff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_TITAN_VERSION_GENERATION_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_TITAN_VERSION_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_TITAN_VERSION_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_HW_CAPABILITY 0x6608  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_HW_CAPABILITY_NUM_OF_BUS_CLIENTS_MASK 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_HW_CAPABILITY_NUM_OF_BUS_CLIENTS_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_HW_CAPABILITY_MAIN_LINE_BUFFER_FEATURE_MASK 0x7fff8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_HW_CAPABILITY_MAIN_LINE_BUFFER_FEATURE_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_HW_CAPABILITY_UNUSED0_MASK 0x7ff80000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_HW_CAPABILITY_UNUSED0_SHIFT 0x13
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_HW_CAPABILITY_INPUT_FORMAT_FEATURE_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_HW_CAPABILITY_INPUT_FORMAT_FEATURE_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_RST_CMD 0x660c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_RST_CMD_CORE_HW_RST_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_RST_CMD_CORE_HW_RST_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_RST_CMD_CORE_SW_RST_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_RST_CMD_CORE_SW_RST_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_RST_CMD_RDI0_HW_RST_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_RST_CMD_RDI0_HW_RST_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_RST_CMD_RDI1_HW_RST_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_RST_CMD_RDI1_HW_RST_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_RST_CMD_RDI2_HW_RST_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_RST_CMD_RDI2_HW_RST_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_RST_CMD_RDI3_HW_RST_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_RST_CMD_RDI3_HW_RST_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_RST_CMD_UNUSED0_MASK 0xffffffc0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_RST_CMD_UNUSED0_SHIFT 0x6

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_CORE_CLK_CGC_OVERRIDE_0 0x6610  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_CORE_CLK_CGC_OVERRIDE_0_CAMIF_CLK_CGC_OVERRIDE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_CORE_CLK_CGC_OVERRIDE_0_CAMIF_CLK_CGC_OVERRIDE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_CORE_CLK_CGC_OVERRIDE_0_WE_CORE_CLK_CGC_OVERRIDE_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_CORE_CLK_CGC_OVERRIDE_0_WE_CORE_CLK_CGC_OVERRIDE_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_CORE_CLK_CGC_OVERRIDE_0_TOP_CORE_CLK_CGC_OVERRIDE_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_CORE_CLK_CGC_OVERRIDE_0_TOP_CORE_CLK_CGC_OVERRIDE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_CORE_CLK_CGC_OVERRIDE_0_CSID_CORE_CLK_CGC_OVERRIDE_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_CORE_CLK_CGC_OVERRIDE_0_CSID_CORE_CLK_CGC_OVERRIDE_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_CORE_CLK_CGC_OVERRIDE_0_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_CORE_CLK_CGC_OVERRIDE_0_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_AHB_CLK_CGC_OVERRIDE 0x6614  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_AHB_CLK_CGC_OVERRIDE_AHB_CLK_CGC_OVERRIDE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_AHB_CLK_CGC_OVERRIDE_AHB_CLK_CGC_OVERRIDE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_AHB_CLK_CGC_OVERRIDE_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_AHB_CLK_CGC_OVERRIDE_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_NOC_CLK_CGC_OVERRIDE 0x6618  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_NOC_CLK_CGC_OVERRIDE_NOC_CLK_CGC_OVERRIDE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_NOC_CLK_CGC_OVERRIDE_NOC_CLK_CGC_OVERRIDE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_NOC_CLK_CGC_OVERRIDE_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_NOC_CLK_CGC_OVERRIDE_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_REG_UPDATE_CMD 0x6620  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_REG_UPDATE_CMD_RDI0_UPDATE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_REG_UPDATE_CMD_RDI0_UPDATE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_REG_UPDATE_CMD_RDI1_UPDATE_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_REG_UPDATE_CMD_RDI1_UPDATE_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_REG_UPDATE_CMD_RDI2_UPDATE_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_REG_UPDATE_CMD_RDI2_UPDATE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_REG_UPDATE_CMD_RDI3_UPDATE_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_REG_UPDATE_CMD_RDI3_UPDATE_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_REG_UPDATE_CMD_RDI0_UPDATE_IMD_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_REG_UPDATE_CMD_RDI0_UPDATE_IMD_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_REG_UPDATE_CMD_RDI1_UPDATE_IMD_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_REG_UPDATE_CMD_RDI1_UPDATE_IMD_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_REG_UPDATE_CMD_RDI2_UPDATE_IMD_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_REG_UPDATE_CMD_RDI2_UPDATE_IMD_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_REG_UPDATE_CMD_RDI3_UPDATE_IMD_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_REG_UPDATE_CMD_RDI3_UPDATE_IMD_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_REG_UPDATE_CMD_UNUSED0_MASK 0xffffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_REG_UPDATE_CMD_UNUSED0_SHIFT 0x8

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CMD 0x6624  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CMD_CLEAR_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CMD_CLEAR_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CMD_SET_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CMD_SET_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CMD_UNUSED0_MASK 0xfffffffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CMD_UNUSED0_SHIFT 0x2

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_0 0x6628  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_0_RDI0_OVERFLOW_IRQ_MASK_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_0_RDI0_OVERFLOW_IRQ_MASK_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_0_RDI1_OVERFLOW_IRQ_MASK_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_0_RDI1_OVERFLOW_IRQ_MASK_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_0_RDI2_OVERFLOW_IRQ_MASK_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_0_RDI2_OVERFLOW_IRQ_MASK_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_0_RDI3_OVERFLOW_IRQ_MASK_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_0_RDI3_OVERFLOW_IRQ_MASK_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_0_BUS_WR_IRQ_MASK_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_0_BUS_WR_IRQ_MASK_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_0_RDI0_FRAME_DROP_IRQ_MASK_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_0_RDI0_FRAME_DROP_IRQ_MASK_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_0_RDI1_FRAME_DROP_IRQ_MASK_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_0_RDI1_FRAME_DROP_IRQ_MASK_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_0_RDI2_FRAME_DROP_IRQ_MASK_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_0_RDI2_FRAME_DROP_IRQ_MASK_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_0_RDI3_FRAME_DROP_IRQ_MASK_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_0_RDI3_FRAME_DROP_IRQ_MASK_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_0_UNUSED0_MASK 0x1fe00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_0_UNUSED0_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_0_RST_DONE_IRQ_MASK_MASK 0x20000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_0_RST_DONE_IRQ_MASK_SHIFT 0x11
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_0_UNUSED1_MASK 0xfffc0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_0_UNUSED1_SHIFT 0x12

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_1 0x662c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_1_RDI0_CAMIF_SOF_IRQ_MASK_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_1_RDI0_CAMIF_SOF_IRQ_MASK_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_1_RDI0_CAMIF_EOF_IRQ_MASK_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_1_RDI0_CAMIF_EOF_IRQ_MASK_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_1_RDI0_CAMIF_EPOCH0_IRQ_MASK_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_1_RDI0_CAMIF_EPOCH0_IRQ_MASK_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_1_RDI0_CAMIF_EPOCH1_IRQ_MASK_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_1_RDI0_CAMIF_EPOCH1_IRQ_MASK_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_1_RDI1_CAMIF_SOF_IRQ_MASK_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_1_RDI1_CAMIF_SOF_IRQ_MASK_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_1_RDI1_CAMIF_EOF_IRQ_MASK_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_1_RDI1_CAMIF_EOF_IRQ_MASK_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_1_RDI1_CAMIF_EPOCH0_IRQ_MASK_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_1_RDI1_CAMIF_EPOCH0_IRQ_MASK_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_1_RDI1_CAMIF_EPOCH1_IRQ_MASK_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_1_RDI1_CAMIF_EPOCH1_IRQ_MASK_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_1_RDI2_CAMIF_SOF_IRQ_MASK_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_1_RDI2_CAMIF_SOF_IRQ_MASK_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_1_RDI2_CAMIF_EOF_IRQ_MASK_MASK 0x200
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_1_RDI2_CAMIF_EOF_IRQ_MASK_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_1_RDI2_CAMIF_EPOCH0_IRQ_MASK_MASK 0x400
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_1_RDI2_CAMIF_EPOCH0_IRQ_MASK_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_1_RDI2_CAMIF_EPOCH1_IRQ_MASK_MASK 0x800
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_1_RDI2_CAMIF_EPOCH1_IRQ_MASK_SHIFT 0xb
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_1_RDI3_CAMIF_SOF_IRQ_MASK_MASK 0x1000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_1_RDI3_CAMIF_SOF_IRQ_MASK_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_1_RDI3_CAMIF_EOF_IRQ_MASK_MASK 0x2000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_1_RDI3_CAMIF_EOF_IRQ_MASK_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_1_RDI3_CAMIF_EPOCH0_IRQ_MASK_MASK 0x4000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_1_RDI3_CAMIF_EPOCH0_IRQ_MASK_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_1_RDI3_CAMIF_EPOCH1_IRQ_MASK_MASK 0x8000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_1_RDI3_CAMIF_EPOCH1_IRQ_MASK_SHIFT 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_1_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_1_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_2 0x6630  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_2_UNUSED0_MASK 0xff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_2_UNUSED0_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_2_RDI0_CAMIF_VIOLATION_IRQ_MASK_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_2_RDI0_CAMIF_VIOLATION_IRQ_MASK_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_2_RDI1_CAMIF_VIOLATION_IRQ_MASK_MASK 0x200
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_2_RDI1_CAMIF_VIOLATION_IRQ_MASK_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_2_RDI2_CAMIF_VIOLATION_IRQ_MASK_MASK 0x400
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_2_RDI2_CAMIF_VIOLATION_IRQ_MASK_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_2_RDI3_CAMIF_VIOLATION_IRQ_MASK_MASK 0x800
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_2_RDI3_CAMIF_VIOLATION_IRQ_MASK_SHIFT 0xb
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_2_DIAG_VIOLATION_IRQ_MASK_MASK 0x1000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_2_DIAG_VIOLATION_IRQ_MASK_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_2_UNUSED1_MASK 0xffffe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_2_UNUSED1_SHIFT 0xd

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_0 0x6634  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_0_RDI0_OVERFLOW_IRQ_CLEAR_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_0_RDI0_OVERFLOW_IRQ_CLEAR_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_0_RDI1_OVERFLOW_IRQ_CLEAR_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_0_RDI1_OVERFLOW_IRQ_CLEAR_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_0_RDI2_OVERFLOW_IRQ_CLEAR_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_0_RDI2_OVERFLOW_IRQ_CLEAR_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_0_RDI3_OVERFLOW_IRQ_CLEAR_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_0_RDI3_OVERFLOW_IRQ_CLEAR_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_0_BUS_WR_IRQ_CLEAR_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_0_BUS_WR_IRQ_CLEAR_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_0_RDI0_FRAME_DROP_IRQ_CLEAR_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_0_RDI0_FRAME_DROP_IRQ_CLEAR_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_0_RDI1_FRAME_DROP_IRQ_CLEAR_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_0_RDI1_FRAME_DROP_IRQ_CLEAR_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_0_RDI2_FRAME_DROP_IRQ_CLEAR_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_0_RDI2_FRAME_DROP_IRQ_CLEAR_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_0_RDI3_FRAME_DROP_IRQ_CLEAR_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_0_RDI3_FRAME_DROP_IRQ_CLEAR_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_0_UNUSED0_MASK 0x1fe00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_0_UNUSED0_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_0_RST_DONE_IRQ_CLEAR_MASK 0x20000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_0_RST_DONE_IRQ_CLEAR_SHIFT 0x11
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_0_UNUSED1_MASK 0xfffc0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_0_UNUSED1_SHIFT 0x12

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_1 0x6638  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_1_RDI0_CAMIF_SOF_IRQ_CLEAR_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_1_RDI0_CAMIF_SOF_IRQ_CLEAR_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_1_RDI0_CAMIF_EOF_IRQ_CLEAR_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_1_RDI0_CAMIF_EOF_IRQ_CLEAR_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_1_RDI0_CAMIF_EPOCH0_IRQ_CLEAR_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_1_RDI0_CAMIF_EPOCH0_IRQ_CLEAR_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_1_RDI0_CAMIF_EPOCH1_IRQ_CLEAR_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_1_RDI0_CAMIF_EPOCH1_IRQ_CLEAR_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_1_RDI1_CAMIF_SOF_IRQ_CLEAR_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_1_RDI1_CAMIF_SOF_IRQ_CLEAR_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_1_RDI1_CAMIF_EOF_IRQ_CLEAR_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_1_RDI1_CAMIF_EOF_IRQ_CLEAR_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_1_RDI1_CAMIF_EPOCH0_IRQ_CLEAR_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_1_RDI1_CAMIF_EPOCH0_IRQ_CLEAR_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_1_RDI1_CAMIF_EPOCH1_IRQ_CLEAR_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_1_RDI1_CAMIF_EPOCH1_IRQ_CLEAR_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_1_RDI2_CAMIF_SOF_IRQ_CLEAR_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_1_RDI2_CAMIF_SOF_IRQ_CLEAR_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_1_RDI2_CAMIF_EOF_IRQ_CLEAR_MASK 0x200
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_1_RDI2_CAMIF_EOF_IRQ_CLEAR_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_1_RDI2_CAMIF_EPOCH0_IRQ_CLEAR_MASK 0x400
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_1_RDI2_CAMIF_EPOCH0_IRQ_CLEAR_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_1_RDI2_CAMIF_EPOCH1_IRQ_CLEAR_MASK 0x800
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_1_RDI2_CAMIF_EPOCH1_IRQ_CLEAR_SHIFT 0xb
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_1_RDI3_CAMIF_SOF_IRQ_CLEAR_MASK 0x1000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_1_RDI3_CAMIF_SOF_IRQ_CLEAR_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_1_RDI3_CAMIF_EOF_IRQ_CLEAR_MASK 0x2000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_1_RDI3_CAMIF_EOF_IRQ_CLEAR_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_1_RDI3_CAMIF_EPOCH0_IRQ_CLEAR_MASK 0x4000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_1_RDI3_CAMIF_EPOCH0_IRQ_CLEAR_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_1_RDI3_CAMIF_EPOCH1_IRQ_CLEAR_MASK 0x8000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_1_RDI3_CAMIF_EPOCH1_IRQ_CLEAR_SHIFT 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_1_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_1_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_2 0x663c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_2_UNUSED0_MASK 0xff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_2_UNUSED0_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_2_RDI0_CAMIF_VIOLATION_IRQ_CLEAR_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_2_RDI0_CAMIF_VIOLATION_IRQ_CLEAR_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_2_RDI1_CAMIF_VIOLATION_IRQ_CLEAR_MASK 0x200
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_2_RDI1_CAMIF_VIOLATION_IRQ_CLEAR_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_2_RDI2_CAMIF_VIOLATION_IRQ_CLEAR_MASK 0x400
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_2_RDI2_CAMIF_VIOLATION_IRQ_CLEAR_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_2_RDI3_CAMIF_VIOLATION_IRQ_CLEAR_MASK 0x800
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_2_RDI3_CAMIF_VIOLATION_IRQ_CLEAR_SHIFT 0xb
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_2_DIAG_VIOLATION_IRQ_CLEAR_MASK 0x1000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_2_DIAG_VIOLATION_IRQ_CLEAR_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_2_UNUSED1_MASK 0xffffe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_2_UNUSED1_SHIFT 0xd

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_0 0x6640  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_0_RDI0_OVERFLOW_IRQ_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_0_RDI0_OVERFLOW_IRQ_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_0_RDI1_OVERFLOW_IRQ_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_0_RDI1_OVERFLOW_IRQ_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_0_RDI2_OVERFLOW_IRQ_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_0_RDI2_OVERFLOW_IRQ_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_0_RDI3_OVERFLOW_IRQ_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_0_RDI3_OVERFLOW_IRQ_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_0_BUS_WR_IRQ_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_0_BUS_WR_IRQ_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_0_RDI0_FRAME_DROP_IRQ_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_0_RDI0_FRAME_DROP_IRQ_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_0_RDI1_FRAME_DROP_IRQ_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_0_RDI1_FRAME_DROP_IRQ_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_0_RDI2_FRAME_DROP_IRQ_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_0_RDI2_FRAME_DROP_IRQ_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_0_RDI3_FRAME_DROP_IRQ_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_0_RDI3_FRAME_DROP_IRQ_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_0_UNUSED0_MASK 0x1fe00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_0_UNUSED0_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_0_RST_DONE_IRQ_MASK 0x20000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_0_RST_DONE_IRQ_SHIFT 0x11
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_0_UNUSED1_MASK 0xfffc0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_0_UNUSED1_SHIFT 0x12

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_1 0x6644  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_1_RDI0_CAMIF_SOF_IRQ_STATUS_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_1_RDI0_CAMIF_SOF_IRQ_STATUS_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_1_RDI0_CAMIF_EOF_IRQ_STATUS_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_1_RDI0_CAMIF_EOF_IRQ_STATUS_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_1_RDI0_CAMIF_EPOCH0_IRQ_STATUS_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_1_RDI0_CAMIF_EPOCH0_IRQ_STATUS_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_1_RDI0_CAMIF_EPOCH1_IRQ_STATUS_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_1_RDI0_CAMIF_EPOCH1_IRQ_STATUS_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_1_RDI1_CAMIF_SOF_IRQ_STATUS_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_1_RDI1_CAMIF_SOF_IRQ_STATUS_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_1_RDI1_CAMIF_EOF_IRQ_STATUS_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_1_RDI1_CAMIF_EOF_IRQ_STATUS_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_1_RDI1_CAMIF_EPOCH0_IRQ_STATUS_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_1_RDI1_CAMIF_EPOCH0_IRQ_STATUS_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_1_RDI1_CAMIF_EPOCH1_IRQ_STATUS_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_1_RDI1_CAMIF_EPOCH1_IRQ_STATUS_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_1_RDI2_CAMIF_SOF_IRQ_STATUS_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_1_RDI2_CAMIF_SOF_IRQ_STATUS_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_1_RDI2_CAMIF_EOF_IRQ_STATUS_MASK 0x200
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_1_RDI2_CAMIF_EOF_IRQ_STATUS_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_1_RDI2_CAMIF_EPOCH0_IRQ_STATUS_MASK 0x400
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_1_RDI2_CAMIF_EPOCH0_IRQ_STATUS_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_1_RDI2_CAMIF_EPOCH1_IRQ_STATUS_MASK 0x800
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_1_RDI2_CAMIF_EPOCH1_IRQ_STATUS_SHIFT 0xb
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_1_RDI3_CAMIF_SOF_IRQ_STATUS_MASK 0x1000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_1_RDI3_CAMIF_SOF_IRQ_STATUS_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_1_RDI3_CAMIF_EOF_IRQ_STATUS_MASK 0x2000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_1_RDI3_CAMIF_EOF_IRQ_STATUS_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_1_RDI3_CAMIF_EPOCH0_IRQ_STATUS_MASK 0x4000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_1_RDI3_CAMIF_EPOCH0_IRQ_STATUS_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_1_RDI3_CAMIF_EPOCH1_IRQ_STATUS_MASK 0x8000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_1_RDI3_CAMIF_EPOCH1_IRQ_STATUS_SHIFT 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_1_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_1_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_2 0x6648  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_2_UNUSED0_MASK 0xff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_2_UNUSED0_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_2_RDI0_CAMIF_VIOLATION_IRQ_STATUS_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_2_RDI0_CAMIF_VIOLATION_IRQ_STATUS_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_2_RDI1_CAMIF_VIOLATION_IRQ_STATUS_MASK 0x200
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_2_RDI1_CAMIF_VIOLATION_IRQ_STATUS_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_2_RDI2_CAMIF_VIOLATION_IRQ_STATUS_MASK 0x400
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_2_RDI2_CAMIF_VIOLATION_IRQ_STATUS_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_2_RDI3_CAMIF_VIOLATION_IRQ_STATUS_MASK 0x800
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_2_RDI3_CAMIF_VIOLATION_IRQ_STATUS_SHIFT 0xb
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_2_DIAG_VIOLATION_IRQ_STATUS_MASK 0x1000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_2_DIAG_VIOLATION_IRQ_STATUS_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_2_UNUSED1_MASK 0xffffe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_2_UNUSED1_SHIFT 0xd

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_SET 0x664c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_SET_UNUSED0_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_SET_UNUSED0_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_SET_BUS_WR_IRQ_SET_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_SET_BUS_WR_IRQ_SET_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_SET_UNUSED1_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_SET_UNUSED1_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DIAG_CFG 0x6650  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DIAG_CFG_RDI0_FRM_CNT_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DIAG_CFG_RDI0_FRM_CNT_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DIAG_CFG_RDI1_FRM_CNT_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DIAG_CFG_RDI1_FRM_CNT_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DIAG_CFG_RDI2_FRM_CNT_EN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DIAG_CFG_RDI2_FRM_CNT_EN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DIAG_CFG_RDI3_FRM_CNT_EN_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DIAG_CFG_RDI3_FRM_CNT_EN_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DIAG_CFG_SENSOR_SEL_MASK 0x30
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DIAG_CFG_SENSOR_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DIAG_CFG_DIAG_EN_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DIAG_CFG_DIAG_EN_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DIAG_CFG_UNUSED0_MASK 0xffffff80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DIAG_CFG_UNUSED0_SHIFT 0x7

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DIAG_SENSOR_STATUS 0x6654  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DIAG_SENSOR_STATUS_SENSOR_HBI_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DIAG_SENSOR_STATUS_SENSOR_HBI_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DIAG_SENSOR_STATUS_SENSOR_NEQ_HBI_MASK 0x4000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DIAG_SENSOR_STATUS_SENSOR_NEQ_HBI_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DIAG_SENSOR_STATUS_SENSOR_HBI_MIN_ERROR_MASK 0x8000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DIAG_SENSOR_STATUS_SENSOR_HBI_MIN_ERROR_SHIFT 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DIAG_SENSOR_STATUS_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DIAG_SENSOR_STATUS_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0 0x6658  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0_RDI0_CAMIF_FRM_CNT_MASK 0xff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0_RDI0_CAMIF_FRM_CNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0_RDI1_CAMIF_FRM_CNT_MASK 0xff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0_RDI1_CAMIF_FRM_CNT_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0_RDI2_CAMIF_FRM_CNT_MASK 0xff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0_RDI2_CAMIF_FRM_CNT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0_RDI3_CAMIF_FRM_CNT_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0_RDI3_CAMIF_FRM_CNT_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DEBUG_0 0x665c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DEBUG_0_STATUS_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DEBUG_0_STATUS_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_SPARE 0x6660  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_SPARE_SPARE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_SPARE_SPARE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_SCRATCH 0x6664  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_SCRATCH_STATUS_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_SCRATCH_STATUS_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DEBUG_1 0x6668  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DEBUG_1_STATUS_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DEBUG_1_STATUS_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DEBUG_2 0x666c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DEBUG_2_STATUS_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DEBUG_2_STATUS_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DEBUG_3 0x6670  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DEBUG_3_STATUS_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DEBUG_3_STATUS_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DEBUG_CFG 0x6674  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DEBUG_CFG_DEBUG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DEBUG_CFG_DEBUG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DEBUG_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DEBUG_CFG_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_HW_VERSION 0x6800  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_HW_VERSION_STEP_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_HW_VERSION_STEP_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_HW_VERSION_REV_MASK 0xfff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_HW_VERSION_REV_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CFG0 0x6804  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CFG0_CGC_MODE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CFG0_CGC_MODE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CFG0_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CFG0_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CTRL 0x6808  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CTRL_GLOBAL_HALT_CMD_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CTRL_GLOBAL_HALT_CMD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CTRL_UNUSED0_MASK 0xfffffffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CTRL_UNUSED0_SHIFT 0x2

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RESET 0x680c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RESET_IFE_CLK_DOMAIN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RESET_IFE_CLK_DOMAIN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RESET_PHY_CLK_DOMAIN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RESET_PHY_CLK_DOMAIN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RESET_CSID_CLK_DOMAIN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RESET_CSID_CLK_DOMAIN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RESET_SW_REGS_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RESET_SW_REGS_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RESET_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RESET_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RST_STROBES 0x6810  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RST_STROBES_RST_STROBES_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RST_STROBES_RST_STROBES_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RST_STROBES_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RST_STROBES_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TEST_BUS_CTRL 0x6814  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TEST_BUS_CTRL_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TEST_BUS_CTRL_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TEST_BUS_CTRL_DOMAIN_SEL_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TEST_BUS_CTRL_DOMAIN_SEL_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_IRQ_STATUS 0x6820  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_IRQ_STATUS_STATUS_VEC_MASK 0xfffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_IRQ_STATUS_STATUS_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_IRQ_STATUS_UNUSED0_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_IRQ_STATUS_UNUSED0_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_IRQ_MASK 0x6824  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_IRQ_MASK_MASK_VEC_MASK 0xfffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_IRQ_MASK_MASK_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_IRQ_MASK_UNUSED0_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_IRQ_MASK_UNUSED0_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_IRQ_CLEAR 0x6828  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_IRQ_CLEAR_CLEAR_VEC_MASK 0xfffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_IRQ_CLEAR_CLEAR_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_IRQ_CLEAR_UNUSED0_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_IRQ_CLEAR_UNUSED0_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_IRQ_SET 0x682c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_IRQ_SET_SET_VEC_MASK 0xfffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_IRQ_SET_SET_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_IRQ_SET_UNUSED0_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_IRQ_SET_UNUSED0_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_IRQ_STATUS 0x6830  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_IRQ_STATUS_STATUS_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_IRQ_STATUS_STATUS_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_IRQ_STATUS_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_IRQ_STATUS_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_IRQ_MASK 0x6834  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_IRQ_MASK_MASK_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_IRQ_MASK_MASK_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_IRQ_MASK_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_IRQ_MASK_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_IRQ_CLEAR 0x6838  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_IRQ_CLEAR_CLEAR_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_IRQ_CLEAR_CLEAR_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_IRQ_CLEAR_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_IRQ_CLEAR_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_IRQ_SET 0x683c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_IRQ_SET_SET_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_IRQ_SET_SET_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_IRQ_SET_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_IRQ_SET_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_IRQ_STATUS 0x6840  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_IRQ_STATUS_STATUS_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_IRQ_STATUS_STATUS_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_IRQ_STATUS_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_IRQ_STATUS_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_IRQ_MASK 0x6844  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_IRQ_MASK_MASK_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_IRQ_MASK_MASK_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_IRQ_MASK_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_IRQ_MASK_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_IRQ_CLEAR 0x6848  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_IRQ_CLEAR_CLEAR_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_IRQ_CLEAR_CLEAR_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_IRQ_CLEAR_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_IRQ_CLEAR_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_IRQ_SET 0x684c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_IRQ_SET_SET_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_IRQ_SET_SET_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_IRQ_SET_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_IRQ_SET_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_IRQ_STATUS 0x6850  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_IRQ_STATUS_STATUS_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_IRQ_STATUS_STATUS_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_IRQ_STATUS_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_IRQ_STATUS_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_IRQ_MASK 0x6854  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_IRQ_MASK_MASK_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_IRQ_MASK_MASK_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_IRQ_MASK_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_IRQ_MASK_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_IRQ_CLEAR 0x6858  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_IRQ_CLEAR_CLEAR_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_IRQ_CLEAR_CLEAR_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_IRQ_CLEAR_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_IRQ_CLEAR_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_IRQ_SET 0x685c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_IRQ_SET_SET_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_IRQ_SET_SET_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_IRQ_SET_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_IRQ_SET_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_IRQ_STATUS 0x6860  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_IRQ_STATUS_STATUS_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_IRQ_STATUS_STATUS_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_IRQ_STATUS_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_IRQ_STATUS_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_IRQ_MASK 0x6864  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_IRQ_MASK_MASK_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_IRQ_MASK_MASK_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_IRQ_MASK_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_IRQ_MASK_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_IRQ_CLEAR 0x6868  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_IRQ_CLEAR_CLEAR_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_IRQ_CLEAR_CLEAR_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_IRQ_CLEAR_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_IRQ_CLEAR_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_IRQ_SET 0x686c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_IRQ_SET_SET_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_IRQ_SET_SET_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_IRQ_SET_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_IRQ_SET_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TOP_IRQ_STATUS 0x6870  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TOP_IRQ_STATUS_STATUS_VEC_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TOP_IRQ_STATUS_STATUS_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TOP_IRQ_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TOP_IRQ_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TOP_IRQ_MASK 0x6874  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TOP_IRQ_MASK_MASK_VEC_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TOP_IRQ_MASK_MASK_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TOP_IRQ_MASK_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TOP_IRQ_MASK_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TOP_IRQ_CLEAR 0x6878  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TOP_IRQ_CLEAR_CLEAR_VEC_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TOP_IRQ_CLEAR_CLEAR_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TOP_IRQ_CLEAR_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TOP_IRQ_CLEAR_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TOP_IRQ_SET 0x687c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TOP_IRQ_SET_SET_VEC_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TOP_IRQ_SET_SET_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TOP_IRQ_SET_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TOP_IRQ_SET_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_IRQ_CMD 0x6880  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_IRQ_CMD_CLEAR_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_IRQ_CMD_CLEAR_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_IRQ_CMD_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_IRQ_CMD_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_IRQ_CMD_SET_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_IRQ_CMD_SET_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_IRQ_CMD_UNUSED1_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_IRQ_CMD_UNUSED1_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_SPARE 0x6890  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_SPARE_SPARE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_SPARE_SPARE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CFG0 0x6900  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CFG0_NUM_ACTIVE_LANES_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CFG0_NUM_ACTIVE_LANES_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CFG0_UNUSED0_MASK 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CFG0_UNUSED0_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CFG0_DL0_INPUT_SEL_MASK 0x30
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CFG0_DL0_INPUT_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CFG0_UNUSED1_MASK 0xc0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CFG0_UNUSED1_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CFG0_DL1_INPUT_SEL_MASK 0x300
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CFG0_DL1_INPUT_SEL_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CFG0_UNUSED2_MASK 0xc00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CFG0_UNUSED2_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CFG0_DL2_INPUT_SEL_MASK 0x3000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CFG0_DL2_INPUT_SEL_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CFG0_UNUSED3_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CFG0_UNUSED3_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CFG0_DL3_INPUT_SEL_MASK 0x30000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CFG0_DL3_INPUT_SEL_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CFG0_UNUSED4_MASK 0xc0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CFG0_UNUSED4_SHIFT 0x12
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CFG0_PHY_NUM_SEL_MASK 0x700000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CFG0_PHY_NUM_SEL_SHIFT 0x14
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CFG0_UNUSED5_MASK 0x800000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CFG0_UNUSED5_SHIFT 0x17
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CFG0_PHY_TYPE_SEL_MASK 0x1000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CFG0_PHY_TYPE_SEL_SHIFT 0x18
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CFG0_UNUSED6_MASK 0xfe000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CFG0_UNUSED6_SHIFT 0x19

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CFG1 0x6904  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CFG1_PACKET_ECC_CORRECTION_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CFG1_PACKET_ECC_CORRECTION_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CFG1_DE_SCRAMBLE_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CFG1_DE_SCRAMBLE_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CFG1_VC_MODE_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CFG1_VC_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CFG1_UNUSED0_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CFG1_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CFG1_COMPLETE_STREAM_EN_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CFG1_COMPLETE_STREAM_EN_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CFG1_COMPLETE_STREAM_FRAME_TIMING_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CFG1_COMPLETE_STREAM_FRAME_TIMING_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CFG1_MISR_EN_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CFG1_MISR_EN_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CFG1_CGC_MODE_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CFG1_CGC_MODE_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CFG1_UNUSED1_MASK 0xffffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CFG1_UNUSED1_SHIFT 0x8

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURE_CTRL 0x6908  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURE_CTRL_LONG_PKT_CAPTURE_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURE_CTRL_LONG_PKT_CAPTURE_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURE_CTRL_SHORT_PKT_CAPTURE_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURE_CTRL_SHORT_PKT_CAPTURE_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURE_CTRL_CPHY_PKT_CAPTURE_EN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURE_CTRL_CPHY_PKT_CAPTURE_EN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURE_CTRL_UNUSED0_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURE_CTRL_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURE_CTRL_LONG_PKT_CAPTURE_VC_DT_MASK 0x7ff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURE_CTRL_LONG_PKT_CAPTURE_VC_DT_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURE_CTRL_SHORT_PKT_CAPTURE_VC_MASK 0xf8000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURE_CTRL_SHORT_PKT_CAPTURE_VC_SHIFT 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURE_CTRL_CPHY_PKT_CAPTURE_VC_DT_MASK 0x7ff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURE_CTRL_CPHY_PKT_CAPTURE_VC_DT_SHIFT 0x14
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURE_CTRL_UNUSED1_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURE_CTRL_UNUSED1_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_RST_STROBES 0x6910  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_RST_STROBES_RST_STROBES_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_RST_STROBES_RST_STROBES_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_RST_STROBES_UNUSED0_MASK 0xffffc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_RST_STROBES_UNUSED0_SHIFT 0xe

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0 0x6920  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_WC_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_WC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_DT_MASK 0x3f0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_DT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_VC_MASK 0x7c00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_VC_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_UNUSED0_MASK 0xf8000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_UNUSED0_SHIFT 0x1b

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_1 0x6924  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_1_ECC_MASK 0x3f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_1_ECC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_1_UNUSED0_MASK 0xffffffc0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_1_UNUSED0_SHIFT 0x6

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0 0x6928  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_FRAME_LINE_COUNT_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_FRAME_LINE_COUNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_DT_MASK 0x3f0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_DT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_VC_MASK 0x7c00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_VC_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_UNUSED0_MASK 0xf8000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_UNUSED0_SHIFT 0x1b

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_1 0x692c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_1_ECC_MASK 0x3f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_1_ECC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_1_UNUSED0_MASK 0xffffffc0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_1_UNUSED0_SHIFT 0x6

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0 0x6930  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_WC_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_WC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_DT_MASK 0x3f0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_DT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_VC_MASK 0x7c00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_VC_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_UNUSED0_MASK 0xf8000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_UNUSED0_SHIFT 0x1b

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_1 0x6934  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_1_ECC_MASK 0x3f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_1_ECC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_1_UNUSED0_MASK 0xffffffc0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_1_UNUSED0_SHIFT 0x6

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_FTR 0x6938  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_FTR_EXPECTED_CRC_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_FTR_EXPECTED_CRC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_FTR_CALCULATED_CRC_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_FTR_CALCULATED_CRC_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR 0x693c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_WC_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_WC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_DT_MASK 0x3f0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_DT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_VC_MASK 0x7c00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_VC_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_UNUSED0_MASK 0xf8000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_UNUSED0_SHIFT 0x1b

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_LANE0_MISR 0x6950  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_LANE0_MISR_MISR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_LANE0_MISR_MISR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_LANE1_MISR 0x6954  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_LANE1_MISR_MISR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_LANE1_MISR_MISR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_LANE2_MISR 0x6958  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_LANE2_MISR_MISR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_LANE2_MISR_MISR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_LANE3_MISR 0x695c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_LANE3_MISR_MISR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_LANE3_MISR_MISR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_TOTAL_PKTS_RCVD 0x6960  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_TOTAL_PKTS_RCVD_TOTAL_PKTS_RCVD_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_TOTAL_PKTS_RCVD_TOTAL_PKTS_RCVD_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_STATS_ECC 0x6964  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_STATS_ECC_TOTAL_RECOVERED_PKTS_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_STATS_ECC_TOTAL_RECOVERED_PKTS_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_STATS_ECC_TOTAL_UNRECOVERABLE_PKTS_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_STATS_ECC_TOTAL_UNRECOVERABLE_PKTS_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_TOTAL_CRC_ERRORS 0x6968  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_TOTAL_CRC_ERRORS_TOTAL_CRC_ERRORS_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_TOTAL_CRC_ERRORS_TOTAL_CRC_ERRORS_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_TOTAL_CRC_ERRORS_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_TOTAL_CRC_ERRORS_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG0 0x6970  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG0_LANE1_SEED_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG0_LANE1_SEED_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG0_LANE0_SEED_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG0_LANE0_SEED_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG1 0x6974  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG1_LANE3_SEED_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG1_LANE3_SEED_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG1_LANE2_SEED_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG1_LANE2_SEED_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG0 0x6978  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG0_LANE1_SEED_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG0_LANE1_SEED_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG0_LANE0_SEED_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG0_LANE0_SEED_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG1 0x697c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG1_LANE3_SEED_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG1_LANE3_SEED_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG1_LANE2_SEED_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG1_LANE2_SEED_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG0 0x6980  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG0_LANE1_SEED_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG0_LANE1_SEED_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG0_LANE0_SEED_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG0_LANE0_SEED_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG1 0x6984  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG1_LANE3_SEED_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG1_LANE3_SEED_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG1_LANE2_SEED_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG1_LANE2_SEED_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG0 0x6988  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG0_LANE1_SEED_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG0_LANE1_SEED_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG0_LANE0_SEED_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG0_LANE0_SEED_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG1 0x698c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG1_LANE3_SEED_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG1_LANE3_SEED_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG1_LANE2_SEED_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG1_LANE2_SEED_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0 0x6a00  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_BYTE_CNTR_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_BYTE_CNTR_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_FORMAT_MEASURE_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_FORMAT_MEASURE_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_TIMESTAMP_EN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_TIMESTAMP_EN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_DROP_H_EN_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_DROP_H_EN_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_DROP_V_EN_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_DROP_V_EN_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_CROP_H_EN_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_CROP_H_EN_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_CROP_V_EN_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_CROP_V_EN_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_MISR_EN_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_MISR_EN_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_CGC_MODE_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_CGC_MODE_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_PLAIN_ALIGNMENT_MASK 0x200
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_PLAIN_ALIGNMENT_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_PLAIN_FORMAT_MASK 0xc00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_PLAIN_FORMAT_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_DT_MASK 0x3f0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_DT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_VC_MASK 0x7c00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_VC_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_DT_ID_MASK 0x18000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_DT_ID_SHIFT 0x1b
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_EARLY_EOF_EN_MASK 0x20000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_EARLY_EOF_EN_SHIFT 0x1d
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_PACKING_FORMAT_MASK 0x40000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_PACKING_FORMAT_SHIFT 0x1e
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_EN_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_EN_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG1 0x6a04  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG1_TIMESTAMP_STB_SEL_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG1_TIMESTAMP_STB_SEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG1_UNUSED0_MASK 0xfffffffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG1_UNUSED0_SHIFT 0x2

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CTRL 0x6a08  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CTRL_HALT_CMD_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CTRL_HALT_CMD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CTRL_HALT_MODE_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CTRL_HALT_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CTRL_UNUSED0_MASK 0xfffffff8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CTRL_UNUSED0_SHIFT 0x3

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_FRAME_DROP_PATTERN 0x6a0c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_FRAME_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_FRAME_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_FRAME_DROP_PERIOD 0x6a10  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_FRAME_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_FRAME_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_FRAME_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_FRAME_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PATTERN 0x6a14  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PERIOD 0x6a18  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_RPP_HCROP 0x6a1c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_RPP_HCROP_START_PIXEL_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_RPP_HCROP_START_PIXEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_RPP_HCROP_END_PIXEL_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_RPP_HCROP_END_PIXEL_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_RPP_VCROP 0x6a20  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_RPP_VCROP_START_LINE_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_RPP_VCROP_START_LINE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_RPP_VCROP_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_RPP_VCROP_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_RPP_VCROP_END_LINE_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_RPP_VCROP_END_LINE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_RPP_VCROP_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_RPP_VCROP_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_RPP_PIX_DROP_PATTERN 0x6a24  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_RPP_PIX_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_RPP_PIX_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_RPP_PIX_DROP_PERIOD 0x6a28  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_RPP_PIX_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_RPP_PIX_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_RPP_PIX_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_RPP_PIX_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_RPP_LINE_DROP_PATTERN 0x6a2c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_RPP_LINE_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_RPP_LINE_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_RPP_LINE_DROP_PERIOD 0x6a30  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_RPP_LINE_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_RPP_LINE_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_RPP_LINE_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_RPP_LINE_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_RST_STROBES 0x6a40  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_RST_STROBES_CSID_CLK_RST_STB_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_RST_STROBES_CSID_CLK_RST_STB_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_RST_STROBES_IFE_CLK_RST_STB_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_RST_STROBES_IFE_CLK_RST_STB_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_RST_STROBES_MISR_RST_STB_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_RST_STROBES_MISR_RST_STB_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_RST_STROBES_FORMAT_MEASURE_RST_STB_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_RST_STROBES_FORMAT_MEASURE_RST_STB_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_RST_STROBES_TIMESTAMP_RST_STB_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_RST_STROBES_TIMESTAMP_RST_STB_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_RST_STROBES_FRAMEDROP_RST_STB_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_RST_STROBES_FRAMEDROP_RST_STB_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_RST_STROBES_BYTE_CNTR_RST_STB_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_RST_STROBES_BYTE_CNTR_RST_STB_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_RST_STROBES_UNUSED0_MASK 0xffffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_RST_STROBES_UNUSED0_SHIFT 0x8

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_STATUS 0x6a50  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_STATUS_HALT_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_STATUS_HALT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_MISR_VAL0 0x6a54  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_MISR_VAL0_MISR_VAL_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_MISR_VAL0_MISR_VAL_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_MISR_VAL1 0x6a58  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_MISR_VAL1_MISR_VAL_63_32_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_MISR_VAL1_MISR_VAL_63_32_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_MISR_VAL2 0x6a5c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_MISR_VAL2_MISR_VAL_95_64_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_MISR_VAL2_MISR_VAL_95_64_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_MISR_VAL3 0x6a60  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_MISR_VAL3_MISR_VAL_127_96_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_MISR_VAL3_MISR_VAL_127_96_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_FORMAT_MEASURE_CFG0 0x6a70  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_FORMAT_MEASURE_CFG0_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_FORMAT_MEASURE_CFG0_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_FORMAT_MEASURE_CFG1 0x6a74  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_FORMAT_MEASURE_CFG1_NUM_PIX_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_FORMAT_MEASURE_CFG1_NUM_PIX_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_FORMAT_MEASURE_CFG1_NUM_LINES_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_FORMAT_MEASURE_CFG1_NUM_LINES_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_FORMAT_MEASURE_CFG1_UNUSED0_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_FORMAT_MEASURE_CFG1_UNUSED0_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_FORMAT_MEASURE0 0x6a78  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_FORMAT_MEASURE0_PIX_COUNT_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_FORMAT_MEASURE0_PIX_COUNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_FORMAT_MEASURE0_LINE_COUNT_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_FORMAT_MEASURE0_LINE_COUNT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_FORMAT_MEASURE0_UNUSED0_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_FORMAT_MEASURE0_UNUSED0_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_FORMAT_MEASURE1 0x6a7c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_FORMAT_MEASURE1_HBLANKING_MIN_MASK 0xfff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_FORMAT_MEASURE1_HBLANKING_MIN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_FORMAT_MEASURE1_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_FORMAT_MEASURE1_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_FORMAT_MEASURE1_HBLANKING_MAX_MASK 0xfff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_FORMAT_MEASURE1_HBLANKING_MAX_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_FORMAT_MEASURE1_UNUSED1_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_FORMAT_MEASURE1_UNUSED1_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_FORMAT_MEASURE2 0x6a80  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_FORMAT_MEASURE2_VBLANKING_COUNT_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_FORMAT_MEASURE2_VBLANKING_COUNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_FORMAT_MEASURE2_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_FORMAT_MEASURE2_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_TIMESTAMP_CURR0_SOF 0x6a90  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_TIMESTAMP_CURR1_SOF 0x6a94  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_TIMESTAMP_CURR1_SOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_TIMESTAMP_CURR1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_TIMESTAMP_PREV0_SOF 0x6a98  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_TIMESTAMP_PREV1_SOF 0x6a9c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_TIMESTAMP_PREV1_SOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_TIMESTAMP_PREV1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_TIMESTAMP_CURR0_EOF 0x6aa0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_TIMESTAMP_CURR1_EOF 0x6aa4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_TIMESTAMP_CURR1_EOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_TIMESTAMP_CURR1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_TIMESTAMP_PREV0_EOF 0x6aa8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_TIMESTAMP_PREV1_EOF 0x6aac  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_TIMESTAMP_PREV1_EOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_TIMESTAMP_PREV1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0 0x6ab0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_FORCE_OVERFLOW_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_FORCE_OVERFLOW_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_MODE_MASK 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_PADDING_ALL_ONE_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_PADDING_ALL_ONE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_ERROR_RECOVERY_CFG1 0x6ab4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_ERROR_RECOVERY_CFG1_NUM_PADDING_PIXELS_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_ERROR_RECOVERY_CFG1_NUM_PADDING_PIXELS_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_ERROR_RECOVERY_CFG1_NUM_PADDING_ROWS_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_ERROR_RECOVERY_CFG1_NUM_PADDING_ROWS_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_ERROR_RECOVERY_CFG2 0x6ab8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_ERROR_RECOVERY_CFG2_NUM_HBI_CYCLES_MASK 0xfff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_ERROR_RECOVERY_CFG2_NUM_HBI_CYCLES_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_ERROR_RECOVERY_CFG2_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_ERROR_RECOVERY_CFG2_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_ERROR_RECOVERY_CFG2_NUM_VBI_LINES_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_ERROR_RECOVERY_CFG2_NUM_VBI_LINES_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_MULTI_VCDT_CFG0 0x6abc  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_MULTI_VCDT_CFG0_MULTI_VCDT_EN_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_MULTI_VCDT_CFG0_MULTI_VCDT_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_MULTI_VCDT_CFG0_VC1_MASK 0x7c
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_MULTI_VCDT_CFG0_VC1_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_MULTI_VCDT_CFG0_DT1_MASK 0x1f80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_MULTI_VCDT_CFG0_DT1_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_MULTI_VCDT_CFG0_TS_COMB_VCDT_EN_MASK 0x2000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_MULTI_VCDT_CFG0_TS_COMB_VCDT_EN_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_MULTI_VCDT_CFG0_VCDT_INFO_DIS_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_MULTI_VCDT_CFG0_VCDT_INFO_DIS_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_MULTI_VCDT_CFG0_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_MULTI_VCDT_CFG0_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_BYTE_CNTR_PING 0x6ae0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_BYTE_CNTR_PING_BYTE_COUNT_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_BYTE_CNTR_PING_BYTE_COUNT_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_BYTE_CNTR_PONG 0x6ae4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_BYTE_CNTR_PONG_BYTE_COUNT_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_BYTE_CNTR_PONG_BYTE_COUNT_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0 0x6b00  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_BYTE_CNTR_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_BYTE_CNTR_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_FORMAT_MEASURE_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_FORMAT_MEASURE_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_TIMESTAMP_EN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_TIMESTAMP_EN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_DROP_H_EN_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_DROP_H_EN_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_DROP_V_EN_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_DROP_V_EN_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_CROP_H_EN_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_CROP_H_EN_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_CROP_V_EN_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_CROP_V_EN_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_MISR_EN_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_MISR_EN_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_CGC_MODE_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_CGC_MODE_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_PLAIN_ALIGNMENT_MASK 0x200
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_PLAIN_ALIGNMENT_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_PLAIN_FORMAT_MASK 0xc00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_PLAIN_FORMAT_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_DT_MASK 0x3f0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_DT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_VC_MASK 0x7c00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_VC_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_DT_ID_MASK 0x18000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_DT_ID_SHIFT 0x1b
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_EARLY_EOF_EN_MASK 0x20000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_EARLY_EOF_EN_SHIFT 0x1d
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_PACKING_FORMAT_MASK 0x40000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_PACKING_FORMAT_SHIFT 0x1e
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_EN_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_EN_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG1 0x6b04  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG1_TIMESTAMP_STB_SEL_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG1_TIMESTAMP_STB_SEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG1_UNUSED0_MASK 0xfffffffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG1_UNUSED0_SHIFT 0x2

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CTRL 0x6b08  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CTRL_HALT_CMD_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CTRL_HALT_CMD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CTRL_HALT_MODE_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CTRL_HALT_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CTRL_UNUSED0_MASK 0xfffffff8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CTRL_UNUSED0_SHIFT 0x3

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_FRAME_DROP_PATTERN 0x6b0c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_FRAME_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_FRAME_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_FRAME_DROP_PERIOD 0x6b10  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_FRAME_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_FRAME_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_FRAME_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_FRAME_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PATTERN 0x6b14  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PERIOD 0x6b18  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_RPP_HCROP 0x6b1c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_RPP_HCROP_START_PIXEL_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_RPP_HCROP_START_PIXEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_RPP_HCROP_END_PIXEL_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_RPP_HCROP_END_PIXEL_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_RPP_VCROP 0x6b20  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_RPP_VCROP_START_LINE_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_RPP_VCROP_START_LINE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_RPP_VCROP_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_RPP_VCROP_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_RPP_VCROP_END_LINE_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_RPP_VCROP_END_LINE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_RPP_VCROP_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_RPP_VCROP_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_RPP_PIX_DROP_PATTERN 0x6b24  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_RPP_PIX_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_RPP_PIX_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_RPP_PIX_DROP_PERIOD 0x6b28  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_RPP_PIX_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_RPP_PIX_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_RPP_PIX_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_RPP_PIX_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_RPP_LINE_DROP_PATTERN 0x6b2c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_RPP_LINE_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_RPP_LINE_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_RPP_LINE_DROP_PERIOD 0x6b30  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_RPP_LINE_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_RPP_LINE_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_RPP_LINE_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_RPP_LINE_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_RST_STROBES 0x6b40  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_RST_STROBES_CSID_CLK_RST_STB_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_RST_STROBES_CSID_CLK_RST_STB_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_RST_STROBES_IFE_CLK_RST_STB_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_RST_STROBES_IFE_CLK_RST_STB_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_RST_STROBES_MISR_RST_STB_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_RST_STROBES_MISR_RST_STB_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_RST_STROBES_FORMAT_MEASURE_RST_STB_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_RST_STROBES_FORMAT_MEASURE_RST_STB_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_RST_STROBES_TIMESTAMP_RST_STB_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_RST_STROBES_TIMESTAMP_RST_STB_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_RST_STROBES_FRAMEDROP_RST_STB_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_RST_STROBES_FRAMEDROP_RST_STB_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_RST_STROBES_BYTE_CNTR_RST_STB_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_RST_STROBES_BYTE_CNTR_RST_STB_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_RST_STROBES_UNUSED0_MASK 0xffffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_RST_STROBES_UNUSED0_SHIFT 0x8

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_STATUS 0x6b50  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_STATUS_HALT_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_STATUS_HALT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_MISR_VAL0 0x6b54  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_MISR_VAL0_MISR_VAL_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_MISR_VAL0_MISR_VAL_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_MISR_VAL1 0x6b58  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_MISR_VAL1_MISR_VAL_63_32_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_MISR_VAL1_MISR_VAL_63_32_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_MISR_VAL2 0x6b5c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_MISR_VAL2_MISR_VAL_95_64_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_MISR_VAL2_MISR_VAL_95_64_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_MISR_VAL3 0x6b60  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_MISR_VAL3_MISR_VAL_127_96_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_MISR_VAL3_MISR_VAL_127_96_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_FORMAT_MEASURE_CFG0 0x6b70  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_FORMAT_MEASURE_CFG0_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_FORMAT_MEASURE_CFG0_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_FORMAT_MEASURE_CFG1 0x6b74  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_FORMAT_MEASURE_CFG1_NUM_PIX_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_FORMAT_MEASURE_CFG1_NUM_PIX_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_FORMAT_MEASURE_CFG1_NUM_LINES_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_FORMAT_MEASURE_CFG1_NUM_LINES_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_FORMAT_MEASURE_CFG1_UNUSED0_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_FORMAT_MEASURE_CFG1_UNUSED0_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_FORMAT_MEASURE0 0x6b78  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_FORMAT_MEASURE0_PIX_COUNT_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_FORMAT_MEASURE0_PIX_COUNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_FORMAT_MEASURE0_LINE_COUNT_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_FORMAT_MEASURE0_LINE_COUNT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_FORMAT_MEASURE0_UNUSED0_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_FORMAT_MEASURE0_UNUSED0_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_FORMAT_MEASURE1 0x6b7c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_FORMAT_MEASURE1_HBLANKING_MIN_MASK 0xfff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_FORMAT_MEASURE1_HBLANKING_MIN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_FORMAT_MEASURE1_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_FORMAT_MEASURE1_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_FORMAT_MEASURE1_HBLANKING_MAX_MASK 0xfff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_FORMAT_MEASURE1_HBLANKING_MAX_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_FORMAT_MEASURE1_UNUSED1_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_FORMAT_MEASURE1_UNUSED1_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_FORMAT_MEASURE2 0x6b80  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_FORMAT_MEASURE2_VBLANKING_COUNT_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_FORMAT_MEASURE2_VBLANKING_COUNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_FORMAT_MEASURE2_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_FORMAT_MEASURE2_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_TIMESTAMP_CURR0_SOF 0x6b90  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_TIMESTAMP_CURR1_SOF 0x6b94  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_TIMESTAMP_CURR1_SOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_TIMESTAMP_CURR1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_TIMESTAMP_PREV0_SOF 0x6b98  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_TIMESTAMP_PREV1_SOF 0x6b9c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_TIMESTAMP_PREV1_SOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_TIMESTAMP_PREV1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_TIMESTAMP_CURR0_EOF 0x6ba0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_TIMESTAMP_CURR1_EOF 0x6ba4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_TIMESTAMP_CURR1_EOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_TIMESTAMP_CURR1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_TIMESTAMP_PREV0_EOF 0x6ba8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_TIMESTAMP_PREV1_EOF 0x6bac  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_TIMESTAMP_PREV1_EOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_TIMESTAMP_PREV1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0 0x6bb0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_FORCE_OVERFLOW_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_FORCE_OVERFLOW_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_MODE_MASK 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_PADDING_ALL_ONE_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_PADDING_ALL_ONE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_ERROR_RECOVERY_CFG1 0x6bb4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_ERROR_RECOVERY_CFG1_NUM_PADDING_PIXELS_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_ERROR_RECOVERY_CFG1_NUM_PADDING_PIXELS_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_ERROR_RECOVERY_CFG1_NUM_PADDING_ROWS_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_ERROR_RECOVERY_CFG1_NUM_PADDING_ROWS_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_ERROR_RECOVERY_CFG2 0x6bb8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_ERROR_RECOVERY_CFG2_NUM_HBI_CYCLES_MASK 0xfff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_ERROR_RECOVERY_CFG2_NUM_HBI_CYCLES_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_ERROR_RECOVERY_CFG2_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_ERROR_RECOVERY_CFG2_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_ERROR_RECOVERY_CFG2_NUM_VBI_LINES_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_ERROR_RECOVERY_CFG2_NUM_VBI_LINES_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_MULTI_VCDT_CFG0 0x6bbc  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_MULTI_VCDT_CFG0_MULTI_VCDT_EN_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_MULTI_VCDT_CFG0_MULTI_VCDT_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_MULTI_VCDT_CFG0_VC1_MASK 0x7c
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_MULTI_VCDT_CFG0_VC1_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_MULTI_VCDT_CFG0_DT1_MASK 0x1f80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_MULTI_VCDT_CFG0_DT1_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_MULTI_VCDT_CFG0_TS_COMB_VCDT_EN_MASK 0x2000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_MULTI_VCDT_CFG0_TS_COMB_VCDT_EN_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_MULTI_VCDT_CFG0_VCDT_INFO_DIS_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_MULTI_VCDT_CFG0_VCDT_INFO_DIS_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_MULTI_VCDT_CFG0_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_MULTI_VCDT_CFG0_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_BYTE_CNTR_PING 0x6be0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_BYTE_CNTR_PING_BYTE_COUNT_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_BYTE_CNTR_PING_BYTE_COUNT_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_BYTE_CNTR_PONG 0x6be4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_BYTE_CNTR_PONG_BYTE_COUNT_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_BYTE_CNTR_PONG_BYTE_COUNT_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0 0x6c00  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_BYTE_CNTR_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_BYTE_CNTR_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_FORMAT_MEASURE_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_FORMAT_MEASURE_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_TIMESTAMP_EN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_TIMESTAMP_EN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_DROP_H_EN_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_DROP_H_EN_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_DROP_V_EN_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_DROP_V_EN_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_CROP_H_EN_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_CROP_H_EN_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_CROP_V_EN_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_CROP_V_EN_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_MISR_EN_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_MISR_EN_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_CGC_MODE_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_CGC_MODE_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_PLAIN_ALIGNMENT_MASK 0x200
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_PLAIN_ALIGNMENT_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_PLAIN_FORMAT_MASK 0xc00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_PLAIN_FORMAT_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_DT_MASK 0x3f0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_DT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_VC_MASK 0x7c00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_VC_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_DT_ID_MASK 0x18000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_DT_ID_SHIFT 0x1b
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_EARLY_EOF_EN_MASK 0x20000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_EARLY_EOF_EN_SHIFT 0x1d
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_PACKING_FORMAT_MASK 0x40000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_PACKING_FORMAT_SHIFT 0x1e
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_EN_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_EN_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG1 0x6c04  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG1_TIMESTAMP_STB_SEL_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG1_TIMESTAMP_STB_SEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG1_UNUSED0_MASK 0xfffffffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG1_UNUSED0_SHIFT 0x2

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CTRL 0x6c08  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CTRL_HALT_CMD_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CTRL_HALT_CMD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CTRL_HALT_MODE_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CTRL_HALT_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CTRL_UNUSED0_MASK 0xfffffff8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CTRL_UNUSED0_SHIFT 0x3

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_FRAME_DROP_PATTERN 0x6c0c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_FRAME_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_FRAME_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_FRAME_DROP_PERIOD 0x6c10  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_FRAME_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_FRAME_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_FRAME_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_FRAME_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PATTERN 0x6c14  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PERIOD 0x6c18  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_RPP_HCROP 0x6c1c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_RPP_HCROP_START_PIXEL_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_RPP_HCROP_START_PIXEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_RPP_HCROP_END_PIXEL_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_RPP_HCROP_END_PIXEL_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_RPP_VCROP 0x6c20  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_RPP_VCROP_START_LINE_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_RPP_VCROP_START_LINE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_RPP_VCROP_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_RPP_VCROP_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_RPP_VCROP_END_LINE_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_RPP_VCROP_END_LINE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_RPP_VCROP_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_RPP_VCROP_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_RPP_PIX_DROP_PATTERN 0x6c24  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_RPP_PIX_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_RPP_PIX_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_RPP_PIX_DROP_PERIOD 0x6c28  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_RPP_PIX_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_RPP_PIX_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_RPP_PIX_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_RPP_PIX_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_RPP_LINE_DROP_PATTERN 0x6c2c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_RPP_LINE_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_RPP_LINE_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_RPP_LINE_DROP_PERIOD 0x6c30  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_RPP_LINE_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_RPP_LINE_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_RPP_LINE_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_RPP_LINE_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_RST_STROBES 0x6c40  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_RST_STROBES_CSID_CLK_RST_STB_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_RST_STROBES_CSID_CLK_RST_STB_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_RST_STROBES_IFE_CLK_RST_STB_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_RST_STROBES_IFE_CLK_RST_STB_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_RST_STROBES_MISR_RST_STB_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_RST_STROBES_MISR_RST_STB_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_RST_STROBES_FORMAT_MEASURE_RST_STB_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_RST_STROBES_FORMAT_MEASURE_RST_STB_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_RST_STROBES_TIMESTAMP_RST_STB_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_RST_STROBES_TIMESTAMP_RST_STB_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_RST_STROBES_FRAMEDROP_RST_STB_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_RST_STROBES_FRAMEDROP_RST_STB_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_RST_STROBES_BYTE_CNTR_RST_STB_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_RST_STROBES_BYTE_CNTR_RST_STB_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_RST_STROBES_UNUSED0_MASK 0xffffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_RST_STROBES_UNUSED0_SHIFT 0x8

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_STATUS 0x6c50  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_STATUS_HALT_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_STATUS_HALT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_MISR_VAL0 0x6c54  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_MISR_VAL0_MISR_VAL_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_MISR_VAL0_MISR_VAL_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_MISR_VAL1 0x6c58  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_MISR_VAL1_MISR_VAL_63_32_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_MISR_VAL1_MISR_VAL_63_32_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_MISR_VAL2 0x6c5c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_MISR_VAL2_MISR_VAL_95_64_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_MISR_VAL2_MISR_VAL_95_64_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_MISR_VAL3 0x6c60  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_MISR_VAL3_MISR_VAL_127_96_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_MISR_VAL3_MISR_VAL_127_96_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_FORMAT_MEASURE_CFG0 0x6c70  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_FORMAT_MEASURE_CFG0_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_FORMAT_MEASURE_CFG0_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_FORMAT_MEASURE_CFG1 0x6c74  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_FORMAT_MEASURE_CFG1_NUM_PIX_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_FORMAT_MEASURE_CFG1_NUM_PIX_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_FORMAT_MEASURE_CFG1_NUM_LINES_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_FORMAT_MEASURE_CFG1_NUM_LINES_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_FORMAT_MEASURE_CFG1_UNUSED0_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_FORMAT_MEASURE_CFG1_UNUSED0_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_FORMAT_MEASURE0 0x6c78  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_FORMAT_MEASURE0_PIX_COUNT_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_FORMAT_MEASURE0_PIX_COUNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_FORMAT_MEASURE0_LINE_COUNT_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_FORMAT_MEASURE0_LINE_COUNT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_FORMAT_MEASURE0_UNUSED0_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_FORMAT_MEASURE0_UNUSED0_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_FORMAT_MEASURE1 0x6c7c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_FORMAT_MEASURE1_HBLANKING_MIN_MASK 0xfff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_FORMAT_MEASURE1_HBLANKING_MIN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_FORMAT_MEASURE1_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_FORMAT_MEASURE1_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_FORMAT_MEASURE1_HBLANKING_MAX_MASK 0xfff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_FORMAT_MEASURE1_HBLANKING_MAX_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_FORMAT_MEASURE1_UNUSED1_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_FORMAT_MEASURE1_UNUSED1_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_FORMAT_MEASURE2 0x6c80  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_FORMAT_MEASURE2_VBLANKING_COUNT_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_FORMAT_MEASURE2_VBLANKING_COUNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_FORMAT_MEASURE2_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_FORMAT_MEASURE2_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_TIMESTAMP_CURR0_SOF 0x6c90  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_TIMESTAMP_CURR1_SOF 0x6c94  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_TIMESTAMP_CURR1_SOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_TIMESTAMP_CURR1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_TIMESTAMP_PREV0_SOF 0x6c98  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_TIMESTAMP_PREV1_SOF 0x6c9c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_TIMESTAMP_PREV1_SOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_TIMESTAMP_PREV1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_TIMESTAMP_CURR0_EOF 0x6ca0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_TIMESTAMP_CURR1_EOF 0x6ca4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_TIMESTAMP_CURR1_EOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_TIMESTAMP_CURR1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_TIMESTAMP_PREV0_EOF 0x6ca8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_TIMESTAMP_PREV1_EOF 0x6cac  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_TIMESTAMP_PREV1_EOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_TIMESTAMP_PREV1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0 0x6cb0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_FORCE_OVERFLOW_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_FORCE_OVERFLOW_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_MODE_MASK 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_PADDING_ALL_ONE_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_PADDING_ALL_ONE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_ERROR_RECOVERY_CFG1 0x6cb4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_ERROR_RECOVERY_CFG1_NUM_PADDING_PIXELS_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_ERROR_RECOVERY_CFG1_NUM_PADDING_PIXELS_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_ERROR_RECOVERY_CFG1_NUM_PADDING_ROWS_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_ERROR_RECOVERY_CFG1_NUM_PADDING_ROWS_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_ERROR_RECOVERY_CFG2 0x6cb8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_ERROR_RECOVERY_CFG2_NUM_HBI_CYCLES_MASK 0xfff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_ERROR_RECOVERY_CFG2_NUM_HBI_CYCLES_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_ERROR_RECOVERY_CFG2_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_ERROR_RECOVERY_CFG2_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_ERROR_RECOVERY_CFG2_NUM_VBI_LINES_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_ERROR_RECOVERY_CFG2_NUM_VBI_LINES_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_MULTI_VCDT_CFG0 0x6cbc  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_MULTI_VCDT_CFG0_MULTI_VCDT_EN_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_MULTI_VCDT_CFG0_MULTI_VCDT_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_MULTI_VCDT_CFG0_VC1_MASK 0x7c
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_MULTI_VCDT_CFG0_VC1_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_MULTI_VCDT_CFG0_DT1_MASK 0x1f80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_MULTI_VCDT_CFG0_DT1_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_MULTI_VCDT_CFG0_TS_COMB_VCDT_EN_MASK 0x2000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_MULTI_VCDT_CFG0_TS_COMB_VCDT_EN_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_MULTI_VCDT_CFG0_VCDT_INFO_DIS_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_MULTI_VCDT_CFG0_VCDT_INFO_DIS_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_MULTI_VCDT_CFG0_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_MULTI_VCDT_CFG0_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_BYTE_CNTR_PING 0x6ce0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_BYTE_CNTR_PING_BYTE_COUNT_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_BYTE_CNTR_PING_BYTE_COUNT_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_BYTE_CNTR_PONG 0x6ce4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_BYTE_CNTR_PONG_BYTE_COUNT_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_BYTE_CNTR_PONG_BYTE_COUNT_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0 0x6d00  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_BYTE_CNTR_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_BYTE_CNTR_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_FORMAT_MEASURE_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_FORMAT_MEASURE_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_TIMESTAMP_EN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_TIMESTAMP_EN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_DROP_H_EN_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_DROP_H_EN_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_DROP_V_EN_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_DROP_V_EN_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_CROP_H_EN_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_CROP_H_EN_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_CROP_V_EN_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_CROP_V_EN_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_MISR_EN_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_MISR_EN_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_CGC_MODE_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_CGC_MODE_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_PLAIN_ALIGNMENT_MASK 0x200
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_PLAIN_ALIGNMENT_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_PLAIN_FORMAT_MASK 0xc00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_PLAIN_FORMAT_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_DT_MASK 0x3f0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_DT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_VC_MASK 0x7c00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_VC_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_DT_ID_MASK 0x18000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_DT_ID_SHIFT 0x1b
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_EARLY_EOF_EN_MASK 0x20000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_EARLY_EOF_EN_SHIFT 0x1d
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_PACKING_FORMAT_MASK 0x40000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_PACKING_FORMAT_SHIFT 0x1e
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_EN_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_EN_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG1 0x6d04  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG1_TIMESTAMP_STB_SEL_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG1_TIMESTAMP_STB_SEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG1_UNUSED0_MASK 0xfffffffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG1_UNUSED0_SHIFT 0x2

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CTRL 0x6d08  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CTRL_HALT_CMD_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CTRL_HALT_CMD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CTRL_HALT_MODE_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CTRL_HALT_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CTRL_UNUSED0_MASK 0xfffffff8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CTRL_UNUSED0_SHIFT 0x3

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_FRAME_DROP_PATTERN 0x6d0c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_FRAME_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_FRAME_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_FRAME_DROP_PERIOD 0x6d10  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_FRAME_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_FRAME_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_FRAME_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_FRAME_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_IRQ_SUBSAMPLE_PATTERN 0x6d14  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_IRQ_SUBSAMPLE_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_IRQ_SUBSAMPLE_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_IRQ_SUBSAMPLE_PERIOD 0x6d18  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_IRQ_SUBSAMPLE_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_IRQ_SUBSAMPLE_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_IRQ_SUBSAMPLE_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_IRQ_SUBSAMPLE_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_RPP_HCROP 0x6d1c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_RPP_HCROP_START_PIXEL_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_RPP_HCROP_START_PIXEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_RPP_HCROP_END_PIXEL_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_RPP_HCROP_END_PIXEL_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_RPP_VCROP 0x6d20  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_RPP_VCROP_START_LINE_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_RPP_VCROP_START_LINE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_RPP_VCROP_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_RPP_VCROP_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_RPP_VCROP_END_LINE_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_RPP_VCROP_END_LINE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_RPP_VCROP_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_RPP_VCROP_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_RPP_PIX_DROP_PATTERN 0x6d24  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_RPP_PIX_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_RPP_PIX_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_RPP_PIX_DROP_PERIOD 0x6d28  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_RPP_PIX_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_RPP_PIX_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_RPP_PIX_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_RPP_PIX_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_RPP_LINE_DROP_PATTERN 0x6d2c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_RPP_LINE_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_RPP_LINE_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_RPP_LINE_DROP_PERIOD 0x6d30  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_RPP_LINE_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_RPP_LINE_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_RPP_LINE_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_RPP_LINE_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_YUV_CHROMA_CONVERSION 0x6d34  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_YUV_CHROMA_CONVERSION_COMPONENT_SWAP_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_YUV_CHROMA_CONVERSION_COMPONENT_SWAP_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_YUV_CHROMA_CONVERSION_ROUNDING_MODE_MASK 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_YUV_CHROMA_CONVERSION_ROUNDING_MODE_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_YUV_CHROMA_CONVERSION_EN_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_YUV_CHROMA_CONVERSION_EN_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_YUV_CHROMA_CONVERSION_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_YUV_CHROMA_CONVERSION_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_RST_STROBES 0x6d40  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_RST_STROBES_CSID_CLK_RST_STB_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_RST_STROBES_CSID_CLK_RST_STB_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_RST_STROBES_IFE_CLK_RST_STB_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_RST_STROBES_IFE_CLK_RST_STB_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_RST_STROBES_MISR_RST_STB_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_RST_STROBES_MISR_RST_STB_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_RST_STROBES_FORMAT_MEASURE_RST_STB_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_RST_STROBES_FORMAT_MEASURE_RST_STB_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_RST_STROBES_TIMESTAMP_RST_STB_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_RST_STROBES_TIMESTAMP_RST_STB_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_RST_STROBES_FRAMEDROP_RST_STB_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_RST_STROBES_FRAMEDROP_RST_STB_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_RST_STROBES_BYTE_CNTR_RST_STB_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_RST_STROBES_BYTE_CNTR_RST_STB_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_RST_STROBES_UNUSED0_MASK 0xffffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_RST_STROBES_UNUSED0_SHIFT 0x8

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_STATUS 0x6d50  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_STATUS_HALT_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_STATUS_HALT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_MISR_VAL0 0x6d54  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_MISR_VAL0_MISR_VAL_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_MISR_VAL0_MISR_VAL_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_MISR_VAL1 0x6d58  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_MISR_VAL1_MISR_VAL_63_32_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_MISR_VAL1_MISR_VAL_63_32_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_MISR_VAL2 0x6d5c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_MISR_VAL2_MISR_VAL_95_64_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_MISR_VAL2_MISR_VAL_95_64_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_MISR_VAL3 0x6d60  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_MISR_VAL3_MISR_VAL_127_96_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_MISR_VAL3_MISR_VAL_127_96_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_FORMAT_MEASURE_CFG0 0x6d70  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_FORMAT_MEASURE_CFG0_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_FORMAT_MEASURE_CFG0_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_FORMAT_MEASURE_CFG1 0x6d74  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_FORMAT_MEASURE_CFG1_NUM_PIX_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_FORMAT_MEASURE_CFG1_NUM_PIX_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_FORMAT_MEASURE_CFG1_NUM_LINES_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_FORMAT_MEASURE_CFG1_NUM_LINES_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_FORMAT_MEASURE_CFG1_UNUSED0_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_FORMAT_MEASURE_CFG1_UNUSED0_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_FORMAT_MEASURE0 0x6d78  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_FORMAT_MEASURE0_PIX_COUNT_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_FORMAT_MEASURE0_PIX_COUNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_FORMAT_MEASURE0_LINE_COUNT_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_FORMAT_MEASURE0_LINE_COUNT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_FORMAT_MEASURE0_UNUSED0_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_FORMAT_MEASURE0_UNUSED0_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_FORMAT_MEASURE1 0x6d7c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_FORMAT_MEASURE1_HBLANKING_MIN_MASK 0xfff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_FORMAT_MEASURE1_HBLANKING_MIN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_FORMAT_MEASURE1_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_FORMAT_MEASURE1_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_FORMAT_MEASURE1_HBLANKING_MAX_MASK 0xfff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_FORMAT_MEASURE1_HBLANKING_MAX_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_FORMAT_MEASURE1_UNUSED1_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_FORMAT_MEASURE1_UNUSED1_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_FORMAT_MEASURE2 0x6d80  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_FORMAT_MEASURE2_VBLANKING_COUNT_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_FORMAT_MEASURE2_VBLANKING_COUNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_FORMAT_MEASURE2_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_FORMAT_MEASURE2_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_TIMESTAMP_CURR0_SOF 0x6d90  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_TIMESTAMP_CURR1_SOF 0x6d94  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_TIMESTAMP_CURR1_SOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_TIMESTAMP_CURR1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_TIMESTAMP_PREV0_SOF 0x6d98  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_TIMESTAMP_PREV1_SOF 0x6d9c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_TIMESTAMP_PREV1_SOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_TIMESTAMP_PREV1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_TIMESTAMP_CURR0_EOF 0x6da0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_TIMESTAMP_CURR1_EOF 0x6da4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_TIMESTAMP_CURR1_EOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_TIMESTAMP_CURR1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_TIMESTAMP_PREV0_EOF 0x6da8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_TIMESTAMP_PREV1_EOF 0x6dac  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_TIMESTAMP_PREV1_EOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_TIMESTAMP_PREV1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0 0x6db0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0_FORCE_OVERFLOW_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0_FORCE_OVERFLOW_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_MODE_MASK 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0_PADDING_ALL_ONE_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0_PADDING_ALL_ONE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_ERROR_RECOVERY_CFG1 0x6db4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_ERROR_RECOVERY_CFG1_NUM_PADDING_PIXELS_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_ERROR_RECOVERY_CFG1_NUM_PADDING_PIXELS_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_ERROR_RECOVERY_CFG1_NUM_PADDING_ROWS_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_ERROR_RECOVERY_CFG1_NUM_PADDING_ROWS_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_ERROR_RECOVERY_CFG2 0x6db8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_ERROR_RECOVERY_CFG2_NUM_HBI_CYCLES_MASK 0xfff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_ERROR_RECOVERY_CFG2_NUM_HBI_CYCLES_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_ERROR_RECOVERY_CFG2_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_ERROR_RECOVERY_CFG2_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_ERROR_RECOVERY_CFG2_NUM_VBI_LINES_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_ERROR_RECOVERY_CFG2_NUM_VBI_LINES_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_MULTI_VCDT_CFG0 0x6dbc  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_MULTI_VCDT_CFG0_MULTI_VCDT_EN_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_MULTI_VCDT_CFG0_MULTI_VCDT_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_MULTI_VCDT_CFG0_VC1_MASK 0x7c
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_MULTI_VCDT_CFG0_VC1_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_MULTI_VCDT_CFG0_DT1_MASK 0x1f80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_MULTI_VCDT_CFG0_DT1_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_MULTI_VCDT_CFG0_TS_COMB_VCDT_EN_MASK 0x2000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_MULTI_VCDT_CFG0_TS_COMB_VCDT_EN_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_MULTI_VCDT_CFG0_VCDT_INFO_DIS_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_MULTI_VCDT_CFG0_VCDT_INFO_DIS_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_MULTI_VCDT_CFG0_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_MULTI_VCDT_CFG0_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_BYTE_CNTR_PING 0x6de0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_BYTE_CNTR_PING_BYTE_COUNT_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_BYTE_CNTR_PING_BYTE_COUNT_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_BYTE_CNTR_PONG 0x6de4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_BYTE_CNTR_PONG_BYTE_COUNT_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_BYTE_CNTR_PONG_BYTE_COUNT_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CTRL 0x6e00  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CTRL_TEST_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CTRL_TEST_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CTRL_FS_PKT_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CTRL_FS_PKT_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CTRL_FE_PKT_EN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CTRL_FE_PKT_EN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CTRL_PHY_SEL_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CTRL_PHY_SEL_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CTRL_NUM_ACTIVE_LANES_MASK 0x30
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CTRL_NUM_ACTIVE_LANES_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CTRL_UNUSED0_MASK 0xc0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CTRL_UNUSED0_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CTRL_CYCLES_BETWEEN_PKTS_MASK 0x3ff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CTRL_CYCLES_BETWEEN_PKTS_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CTRL_UNUSED1_MASK 0xc0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CTRL_UNUSED1_SHIFT 0x12
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CTRL_NUM_TRAIL_BYTES_MASK 0x3ff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CTRL_NUM_TRAIL_BYTES_SHIFT 0x14
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CTRL_UNUSED2_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CTRL_UNUSED2_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_VC_CFG0 0x6e04  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_VC_CFG0_VC_NUM_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_VC_CFG0_VC_NUM_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_VC_CFG0_UNUSED0_MASK 0xf0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_VC_CFG0_UNUSED0_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_VC_CFG0_NUM_ACTIVE_DTS_MASK 0x300
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_VC_CFG0_NUM_ACTIVE_DTS_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_VC_CFG0_LINE_INTERLEAVING_MODE_MASK 0xc00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_VC_CFG0_LINE_INTERLEAVING_MODE_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_VC_CFG0_UNUSED1_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_VC_CFG0_UNUSED1_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_VC_CFG0_NUM_FRAMES_MASK 0xff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_VC_CFG0_NUM_FRAMES_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_VC_CFG0_UNUSED2_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_VC_CFG0_UNUSED2_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_VC_CFG1 0x6e08  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_VC_CFG1_H_BLANKING_COUNT_MASK 0x7ff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_VC_CFG1_H_BLANKING_COUNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_VC_CFG1_UNUSED0_MASK 0x800
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_VC_CFG1_UNUSED0_SHIFT 0xb
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_VC_CFG1_V_BLANKING_COUNT_MASK 0x3ff000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_VC_CFG1_V_BLANKING_COUNT_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_VC_CFG1_UNUSED1_MASK 0xc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_VC_CFG1_UNUSED1_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_VC_CFG1_V_BLANK_FRAME_WIDTH_SEL_MASK 0x3000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_VC_CFG1_V_BLANK_FRAME_WIDTH_SEL_SHIFT 0x18
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_VC_CFG1_UNUSED2_MASK 0xfc000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_VC_CFG1_UNUSED2_SHIFT 0x1a

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_LFSR_SEED 0x6e0c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_LFSR_SEED_SEED_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_LFSR_SEED_SEED_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_0_CFG_0 0x6e10  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_0_CFG_0_FRAME_HEIGHT_MASK 0x7fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_0_CFG_0_FRAME_HEIGHT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_0_CFG_0_UNUSED0_MASK 0x8000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_0_CFG_0_UNUSED0_SHIFT 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_0_CFG_0_FRAME_WIDTH_MASK 0x7fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_0_CFG_0_FRAME_WIDTH_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_0_CFG_0_UNUSED1_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_0_CFG_0_UNUSED1_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_0_CFG_1 0x6e14  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_0_CFG_1_DATA_TYPE_MASK 0x3f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_0_CFG_1_DATA_TYPE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_0_CFG_1_UNUSED0_MASK 0xc0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_0_CFG_1_UNUSED0_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_0_CFG_1_ECC_XOR_MASK_MASK 0x3f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_0_CFG_1_ECC_XOR_MASK_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_0_CFG_1_UNUSED1_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_0_CFG_1_UNUSED1_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_0_CFG_1_CRC_XOR_MASK_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_0_CFG_1_CRC_XOR_MASK_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_0_CFG_2 0x6e18  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_0_CFG_2_PAYLOAD_MODE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_0_CFG_2_PAYLOAD_MODE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_0_CFG_2_USER_SPECIFIED_PAYLOAD_MASK 0xff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_0_CFG_2_USER_SPECIFIED_PAYLOAD_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_0_CFG_2_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_0_CFG_2_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_0_CFG_2_ENCODE_FORMAT_MASK 0xf0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_0_CFG_2_ENCODE_FORMAT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_0_CFG_2_UNUSED1_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_0_CFG_2_UNUSED1_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_1_CFG_0 0x6e1c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_1_CFG_0_FRAME_HEIGHT_MASK 0x7fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_1_CFG_0_FRAME_HEIGHT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_1_CFG_0_UNUSED0_MASK 0x8000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_1_CFG_0_UNUSED0_SHIFT 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_1_CFG_0_FRAME_WIDTH_MASK 0x7fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_1_CFG_0_FRAME_WIDTH_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_1_CFG_0_UNUSED1_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_1_CFG_0_UNUSED1_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_1_CFG_1 0x6e20  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_1_CFG_1_DATA_TYPE_MASK 0x3f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_1_CFG_1_DATA_TYPE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_1_CFG_1_UNUSED0_MASK 0xc0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_1_CFG_1_UNUSED0_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_1_CFG_1_ECC_XOR_MASK_MASK 0x3f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_1_CFG_1_ECC_XOR_MASK_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_1_CFG_1_UNUSED1_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_1_CFG_1_UNUSED1_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_1_CFG_1_CRC_XOR_MASK_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_1_CFG_1_CRC_XOR_MASK_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_1_CFG_2 0x6e24  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_1_CFG_2_PAYLOAD_MODE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_1_CFG_2_PAYLOAD_MODE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_1_CFG_2_USER_SPECIFIED_PAYLOAD_MASK 0xff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_1_CFG_2_USER_SPECIFIED_PAYLOAD_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_1_CFG_2_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_1_CFG_2_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_1_CFG_2_ENCODE_FORMAT_MASK 0xf0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_1_CFG_2_ENCODE_FORMAT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_1_CFG_2_UNUSED1_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_1_CFG_2_UNUSED1_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_2_CFG_0 0x6e28  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_2_CFG_0_FRAME_HEIGHT_MASK 0x7fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_2_CFG_0_FRAME_HEIGHT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_2_CFG_0_UNUSED0_MASK 0x8000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_2_CFG_0_UNUSED0_SHIFT 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_2_CFG_0_FRAME_WIDTH_MASK 0x7fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_2_CFG_0_FRAME_WIDTH_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_2_CFG_0_UNUSED1_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_2_CFG_0_UNUSED1_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_2_CFG_1 0x6e2c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_2_CFG_1_DATA_TYPE_MASK 0x3f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_2_CFG_1_DATA_TYPE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_2_CFG_1_UNUSED0_MASK 0xc0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_2_CFG_1_UNUSED0_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_2_CFG_1_ECC_XOR_MASK_MASK 0x3f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_2_CFG_1_ECC_XOR_MASK_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_2_CFG_1_UNUSED1_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_2_CFG_1_UNUSED1_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_2_CFG_1_CRC_XOR_MASK_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_2_CFG_1_CRC_XOR_MASK_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_2_CFG_2 0x6e30  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_2_CFG_2_PAYLOAD_MODE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_2_CFG_2_PAYLOAD_MODE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_2_CFG_2_USER_SPECIFIED_PAYLOAD_MASK 0xff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_2_CFG_2_USER_SPECIFIED_PAYLOAD_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_2_CFG_2_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_2_CFG_2_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_2_CFG_2_ENCODE_FORMAT_MASK 0xf0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_2_CFG_2_ENCODE_FORMAT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_2_CFG_2_UNUSED1_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_2_CFG_2_UNUSED1_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_3_CFG_0 0x6e34  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_3_CFG_0_FRAME_HEIGHT_MASK 0x7fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_3_CFG_0_FRAME_HEIGHT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_3_CFG_0_UNUSED0_MASK 0x8000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_3_CFG_0_UNUSED0_SHIFT 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_3_CFG_0_FRAME_WIDTH_MASK 0x7fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_3_CFG_0_FRAME_WIDTH_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_3_CFG_0_UNUSED1_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_3_CFG_0_UNUSED1_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_3_CFG_1 0x6e38  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_3_CFG_1_DATA_TYPE_MASK 0x3f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_3_CFG_1_DATA_TYPE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_3_CFG_1_UNUSED0_MASK 0xc0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_3_CFG_1_UNUSED0_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_3_CFG_1_ECC_XOR_MASK_MASK 0x3f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_3_CFG_1_ECC_XOR_MASK_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_3_CFG_1_UNUSED1_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_3_CFG_1_UNUSED1_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_3_CFG_1_CRC_XOR_MASK_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_3_CFG_1_CRC_XOR_MASK_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_3_CFG_2 0x6e3c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_3_CFG_2_PAYLOAD_MODE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_3_CFG_2_PAYLOAD_MODE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_3_CFG_2_USER_SPECIFIED_PAYLOAD_MASK 0xff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_3_CFG_2_USER_SPECIFIED_PAYLOAD_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_3_CFG_2_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_3_CFG_2_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_3_CFG_2_ENCODE_FORMAT_MASK 0xf0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_3_CFG_2_ENCODE_FORMAT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_3_CFG_2_UNUSED1_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_3_CFG_2_UNUSED1_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_COLOR_BARS_CFG 0x6e40  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_COLOR_BARS_CFG_UNICOLOR_BAR_SEL_MASK 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_COLOR_BARS_CFG_UNICOLOR_BAR_SEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_COLOR_BARS_CFG_UNUSED0_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_COLOR_BARS_CFG_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_COLOR_BARS_CFG_UNICOLOR_BAR_EN_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_COLOR_BARS_CFG_UNICOLOR_BAR_EN_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_COLOR_BARS_CFG_SPLIT_EN_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_COLOR_BARS_CFG_SPLIT_EN_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_COLOR_BARS_CFG_UNUSED1_MASK 0xc0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_COLOR_BARS_CFG_UNUSED1_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_COLOR_BARS_CFG_ROTATE_PERIOD_MASK 0x3f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_COLOR_BARS_CFG_ROTATE_PERIOD_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_COLOR_BARS_CFG_UNUSED2_MASK 0xffffc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_COLOR_BARS_CFG_UNUSED2_SHIFT 0xe

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_COLOR_BOX_CFG 0x6e44  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_COLOR_BOX_CFG_MODE_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_COLOR_BOX_CFG_MODE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_COLOR_BOX_CFG_PATTERN_SEL_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_COLOR_BOX_CFG_PATTERN_SEL_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_COLOR_BOX_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_COLOR_BOX_CFG_UNUSED0_SHIFT 0x3

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_COMMON_GEN_CFG 0x6e48  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_COMMON_GEN_CFG_PIX_PATTERN_MASK 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_COMMON_GEN_CFG_PIX_PATTERN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_COMMON_GEN_CFG_UNUSED0_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_COMMON_GEN_CFG_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_COMMON_GEN_CFG_GAIN_MASK 0xf0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_COMMON_GEN_CFG_GAIN_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_COMMON_GEN_CFG_NUM_NOISE_BITS_MASK 0xf00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_COMMON_GEN_CFG_NUM_NOISE_BITS_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_COMMON_GEN_CFG_NOISE_EN_MASK 0x1000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_COMMON_GEN_CFG_NOISE_EN_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_COMMON_GEN_CFG_UNUSED1_MASK 0xffffe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_COMMON_GEN_CFG_UNUSED1_SHIFT 0xd

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN0_CFG 0x6e50  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN0_CFG_MODE_MASK 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN0_CFG_MODE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN0_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN0_CFG_UNUSED0_SHIFT 0x3

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN0_X0 0x6e54  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN0_X0_X0_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN0_X0_X0_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN0_X0_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN0_X0_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN0_X1 0x6e58  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN0_X1_X1_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN0_X1_X1_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN0_X1_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN0_X1_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN0_X2 0x6e5c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN0_X2_X2_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN0_X2_X2_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN0_X2_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN0_X2_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN0_XY 0x6e60  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN0_XY_XY_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN0_XY_XY_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN0_XY_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN0_XY_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN0_Y1 0x6e64  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN0_Y1_Y1_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN0_Y1_Y1_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN0_Y1_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN0_Y1_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN0_Y2 0x6e68  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN0_Y2_Y2_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN0_Y2_Y2_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN0_Y2_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN0_Y2_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN1_CFG 0x6e70  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN1_CFG_MODE_MASK 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN1_CFG_MODE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN1_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN1_CFG_UNUSED0_SHIFT 0x3

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN1_X0 0x6e74  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN1_X0_X0_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN1_X0_X0_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN1_X0_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN1_X0_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN1_X1 0x6e78  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN1_X1_X1_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN1_X1_X1_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN1_X1_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN1_X1_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN1_X2 0x6e7c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN1_X2_X2_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN1_X2_X2_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN1_X2_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN1_X2_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN1_XY 0x6e80  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN1_XY_XY_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN1_XY_XY_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN1_XY_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN1_XY_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN1_Y1 0x6e84  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN1_Y1_Y1_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN1_Y1_Y1_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN1_Y1_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN1_Y1_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN1_Y2 0x6e88  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN1_Y2_Y2_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN1_Y2_Y2_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN1_Y2_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN1_Y2_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN2_CFG 0x6e90  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN2_CFG_MODE_MASK 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN2_CFG_MODE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN2_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN2_CFG_UNUSED0_SHIFT 0x3

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN2_X0 0x6e94  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN2_X0_X0_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN2_X0_X0_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN2_X0_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN2_X0_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN2_X1 0x6e98  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN2_X1_X1_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN2_X1_X1_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN2_X1_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN2_X1_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN2_X2 0x6e9c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN2_X2_X2_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN2_X2_X2_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN2_X2_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN2_X2_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN2_XY 0x6ea0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN2_XY_XY_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN2_XY_XY_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN2_XY_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN2_XY_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN2_Y1 0x6ea4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN2_Y1_Y1_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN2_Y1_Y1_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN2_Y1_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN2_Y1_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN2_Y2 0x6ea8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN2_Y2_Y2_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN2_Y2_Y2_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN2_Y2_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN2_Y2_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_HW_VERSION 0x7800  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_HW_VERSION_STEP_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_HW_VERSION_STEP_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_HW_VERSION_REV_MASK 0xfff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_HW_VERSION_REV_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_HW_STATUS 0x7804  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_MODULE_CFG 0x7860  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_MODULE_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_MODULE_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_MODULE_CFG_UNUSED0_MASK 0xffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_MODULE_CFG_STRIPE_LOC_MASK 0x300000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_MODULE_CFG_STRIPE_LOC_SHIFT 0x14
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_MODULE_CFG_UNUSED1_MASK 0xc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_MODULE_CFG_UNUSED1_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_MODULE_CFG_PIXEL_PATTERN_MASK 0x7000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_MODULE_CFG_PIXEL_PATTERN_SHIFT 0x18
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_MODULE_CFG_UNUSED2_MASK 0xf8000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_MODULE_CFG_UNUSED2_SHIFT 0x1b

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_PERIOD_CFG 0x7868  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_PERIOD_CFG_IRQ_SUBSAMPLE_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_PERIOD_CFG_IRQ_SUBSAMPLE_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_PERIOD_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_PERIOD_CFG_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_IRQ_SUBSAMPLE_PATTERN_CFG 0x786c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_IRQ_SUBSAMPLE_PATTERN_CFG_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_IRQ_SUBSAMPLE_PATTERN_CFG_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_EPOCH_IRQ_CFG 0x7870  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_EPOCH_IRQ_CFG_EPOCH0_LINE_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_EPOCH_IRQ_CFG_EPOCH0_LINE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_EPOCH_IRQ_CFG_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_EPOCH_IRQ_CFG_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_EPOCH_IRQ_CFG_EPOCH1_LINE_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_EPOCH_IRQ_CFG_EPOCH1_LINE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_EPOCH_IRQ_CFG_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_EPOCH_IRQ_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_DEBUG_1 0x79f0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_DEBUG_1_STATUS_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_DEBUG_1_STATUS_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_DEBUG_0 0x79f4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_DEBUG_0_FRAME_WIDTH_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_DEBUG_0_FRAME_WIDTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_DEBUG_0_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_DEBUG_0_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_DEBUG_0_FRAME_HEIGHT_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_DEBUG_0_FRAME_HEIGHT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_DEBUG_0_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_DEBUG_0_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_TEST_BUS_CTRL 0x79f8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_SPARE 0x79fc  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_SPARE_SPARE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_SPARE_SPARE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_HW_VERSION 0x7a00  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_HW_VERSION_STEP_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_HW_VERSION_STEP_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_HW_VERSION_REV_MASK 0xfff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_HW_VERSION_REV_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_HW_STATUS 0x7a04  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_MODULE_CFG 0x7a60  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_MODULE_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_MODULE_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_MODULE_CFG_UNUSED0_MASK 0xffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_MODULE_CFG_STRIPE_LOC_MASK 0x300000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_MODULE_CFG_STRIPE_LOC_SHIFT 0x14
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_MODULE_CFG_UNUSED1_MASK 0xc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_MODULE_CFG_UNUSED1_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_MODULE_CFG_PIXEL_PATTERN_MASK 0x7000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_MODULE_CFG_PIXEL_PATTERN_SHIFT 0x18
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_MODULE_CFG_UNUSED2_MASK 0xf8000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_MODULE_CFG_UNUSED2_SHIFT 0x1b

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_PERIOD_CFG 0x7a68  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_PERIOD_CFG_IRQ_SUBSAMPLE_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_PERIOD_CFG_IRQ_SUBSAMPLE_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_PERIOD_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_PERIOD_CFG_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_IRQ_SUBSAMPLE_PATTERN_CFG 0x7a6c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_IRQ_SUBSAMPLE_PATTERN_CFG_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_IRQ_SUBSAMPLE_PATTERN_CFG_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_EPOCH_IRQ_CFG 0x7a70  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_EPOCH_IRQ_CFG_EPOCH0_LINE_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_EPOCH_IRQ_CFG_EPOCH0_LINE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_EPOCH_IRQ_CFG_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_EPOCH_IRQ_CFG_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_EPOCH_IRQ_CFG_EPOCH1_LINE_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_EPOCH_IRQ_CFG_EPOCH1_LINE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_EPOCH_IRQ_CFG_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_EPOCH_IRQ_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_DEBUG_1 0x7bf0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_DEBUG_1_STATUS_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_DEBUG_1_STATUS_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_DEBUG_0 0x7bf4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_DEBUG_0_FRAME_WIDTH_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_DEBUG_0_FRAME_WIDTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_DEBUG_0_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_DEBUG_0_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_DEBUG_0_FRAME_HEIGHT_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_DEBUG_0_FRAME_HEIGHT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_DEBUG_0_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_DEBUG_0_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_TEST_BUS_CTRL 0x7bf8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_SPARE 0x7bfc  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_SPARE_SPARE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_SPARE_SPARE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_HW_VERSION 0x7c00  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_HW_VERSION_STEP_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_HW_VERSION_STEP_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_HW_VERSION_REV_MASK 0xfff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_HW_VERSION_REV_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_HW_STATUS 0x7c04  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_MODULE_CFG 0x7c60  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_MODULE_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_MODULE_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_MODULE_CFG_UNUSED0_MASK 0xffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_MODULE_CFG_STRIPE_LOC_MASK 0x300000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_MODULE_CFG_STRIPE_LOC_SHIFT 0x14
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_MODULE_CFG_UNUSED1_MASK 0xc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_MODULE_CFG_UNUSED1_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_MODULE_CFG_PIXEL_PATTERN_MASK 0x7000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_MODULE_CFG_PIXEL_PATTERN_SHIFT 0x18
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_MODULE_CFG_UNUSED2_MASK 0xf8000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_MODULE_CFG_UNUSED2_SHIFT 0x1b

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_PERIOD_CFG 0x7c68  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_PERIOD_CFG_IRQ_SUBSAMPLE_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_PERIOD_CFG_IRQ_SUBSAMPLE_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_PERIOD_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_PERIOD_CFG_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_IRQ_SUBSAMPLE_PATTERN_CFG 0x7c6c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_IRQ_SUBSAMPLE_PATTERN_CFG_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_IRQ_SUBSAMPLE_PATTERN_CFG_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_EPOCH_IRQ_CFG 0x7c70  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_EPOCH_IRQ_CFG_EPOCH0_LINE_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_EPOCH_IRQ_CFG_EPOCH0_LINE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_EPOCH_IRQ_CFG_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_EPOCH_IRQ_CFG_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_EPOCH_IRQ_CFG_EPOCH1_LINE_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_EPOCH_IRQ_CFG_EPOCH1_LINE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_EPOCH_IRQ_CFG_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_EPOCH_IRQ_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_DEBUG_1 0x7df0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_DEBUG_1_STATUS_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_DEBUG_1_STATUS_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_DEBUG_0 0x7df4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_DEBUG_0_FRAME_WIDTH_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_DEBUG_0_FRAME_WIDTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_DEBUG_0_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_DEBUG_0_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_DEBUG_0_FRAME_HEIGHT_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_DEBUG_0_FRAME_HEIGHT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_DEBUG_0_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_DEBUG_0_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_TEST_BUS_CTRL 0x7df8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_SPARE 0x7dfc  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_SPARE_SPARE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_SPARE_SPARE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_HW_VERSION 0x7e00  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_HW_VERSION_STEP_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_HW_VERSION_STEP_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_HW_VERSION_REV_MASK 0xfff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_HW_VERSION_REV_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_HW_STATUS 0x7e04  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_MODULE_CFG 0x7e60  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_MODULE_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_MODULE_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_MODULE_CFG_UNUSED0_MASK 0xffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_MODULE_CFG_STRIPE_LOC_MASK 0x300000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_MODULE_CFG_STRIPE_LOC_SHIFT 0x14
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_MODULE_CFG_UNUSED1_MASK 0xc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_MODULE_CFG_UNUSED1_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_MODULE_CFG_PIXEL_PATTERN_MASK 0x7000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_MODULE_CFG_PIXEL_PATTERN_SHIFT 0x18
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_MODULE_CFG_UNUSED2_MASK 0xf8000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_MODULE_CFG_UNUSED2_SHIFT 0x1b

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_PERIOD_CFG 0x7e68  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_PERIOD_CFG_IRQ_SUBSAMPLE_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_PERIOD_CFG_IRQ_SUBSAMPLE_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_PERIOD_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_PERIOD_CFG_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_IRQ_SUBSAMPLE_PATTERN_CFG 0x7e6c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_IRQ_SUBSAMPLE_PATTERN_CFG_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_IRQ_SUBSAMPLE_PATTERN_CFG_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_EPOCH_IRQ_CFG 0x7e70  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_EPOCH_IRQ_CFG_EPOCH0_LINE_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_EPOCH_IRQ_CFG_EPOCH0_LINE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_EPOCH_IRQ_CFG_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_EPOCH_IRQ_CFG_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_EPOCH_IRQ_CFG_EPOCH1_LINE_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_EPOCH_IRQ_CFG_EPOCH1_LINE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_EPOCH_IRQ_CFG_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_EPOCH_IRQ_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_DEBUG_1 0x7ff0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_DEBUG_1_STATUS_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_DEBUG_1_STATUS_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_DEBUG_0 0x7ff4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_DEBUG_0_FRAME_WIDTH_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_DEBUG_0_FRAME_WIDTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_DEBUG_0_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_DEBUG_0_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_DEBUG_0_FRAME_HEIGHT_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_DEBUG_0_FRAME_HEIGHT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_DEBUG_0_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_DEBUG_0_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_TEST_BUS_CTRL 0x7ff8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_SPARE 0x7ffc  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_SPARE_SPARE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_SPARE_SPARE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_HW_VERSION 0x8000  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_HW_VERSION_STEP_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_HW_VERSION_STEP_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_HW_VERSION_REV_MASK 0xfff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_HW_VERSION_REV_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_CGC_OVERRIDE 0x8008  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_CGC_OVERRIDE_CGC_OVERRIDE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_CGC_OVERRIDE_CGC_OVERRIDE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_CGC_OVERRIDE_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_CGC_OVERRIDE_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_MASK_0 0x8018  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_MASK_0_COMP_REG_UPDATE_DONE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_MASK_0_COMP_REG_UPDATE_DONE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_MASK_0_COMP_BUF_DONE_MASK 0xf0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_MASK_0_COMP_BUF_DONE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_MASK_0_UNUSED0_MASK 0x3fffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_MASK_0_UNUSED0_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_MASK_0_VIOLATION_MASK 0x40000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_MASK_0_VIOLATION_SHIFT 0x1e
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_MASK_0_IMAGE_SIZE_VIOLATION_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_MASK_0_IMAGE_SIZE_VIOLATION_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_MASK_1 0x801c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_MASK_1_WR_CLIENT_BUF_DONE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_MASK_1_WR_CLIENT_BUF_DONE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_MASK_1_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_MASK_1_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_CLEAR_0 0x8020  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_CLEAR_0_COMP_REG_UPDATE_DONE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_CLEAR_0_COMP_REG_UPDATE_DONE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_CLEAR_0_COMP_BUF_DONE_MASK 0xf0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_CLEAR_0_COMP_BUF_DONE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_CLEAR_0_UNUSED0_MASK 0x3fffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_CLEAR_0_UNUSED0_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_CLEAR_0_VIOLATION_MASK 0x40000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_CLEAR_0_VIOLATION_SHIFT 0x1e
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_CLEAR_0_IMAGE_SIZE_VIOLATION_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_CLEAR_0_IMAGE_SIZE_VIOLATION_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_CLEAR_1 0x8024  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_CLEAR_1_WR_CLIENT_BUF_DONE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_CLEAR_1_WR_CLIENT_BUF_DONE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_CLEAR_1_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_CLEAR_1_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_STATUS_0 0x8028  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_STATUS_0_COMP_REG_UPDATE_DONE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_STATUS_0_COMP_REG_UPDATE_DONE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_STATUS_0_COMP_BUF_DONE_MASK 0xf0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_STATUS_0_COMP_BUF_DONE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_STATUS_0_UNUSED0_MASK 0x3fffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_STATUS_0_UNUSED0_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_STATUS_0_VIOLATION_MASK 0x40000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_STATUS_0_VIOLATION_SHIFT 0x1e
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_STATUS_0_IMAGE_SIZE_VIOLATION_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_STATUS_0_IMAGE_SIZE_VIOLATION_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_STATUS_1 0x802c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_STATUS_1_WR_CLIENT_BUF_DONE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_STATUS_1_WR_CLIENT_BUF_DONE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_STATUS_1_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_STATUS_1_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_CMD 0x8030  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_CMD_CLEAR_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_CMD_CLEAR_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_CMD_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_CMD_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_CMD_SET_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_CMD_SET_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_CMD_UNUSED1_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_CMD_UNUSED1_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_0 0x8034  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_0_CFG_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_0_CFG_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_1 0x8038  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_1_CFG_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_1_CFG_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_2 0x803c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_2_CFG_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_2_CFG_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_3 0x8040  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_3_CFG_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_3_CFG_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_SET_0 0x8050  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_SET_0_COMP_REG_UPDATE_DONE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_SET_0_COMP_REG_UPDATE_DONE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_SET_0_COMP_BUF_DONE_MASK 0xf0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_SET_0_COMP_BUF_DONE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_SET_0_UNUSED0_MASK 0x3fffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_SET_0_UNUSED0_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_SET_0_VIOLATION_MASK 0x40000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_SET_0_VIOLATION_SHIFT 0x1e
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_SET_0_IMAGE_SIZE_VIOLATION_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_SET_0_IMAGE_SIZE_VIOLATION_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_SET_1 0x8054  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_SET_1_WR_CLIENT_BUF_DONE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_SET_1_WR_CLIENT_BUF_DONE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_SET_1_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_SET_1_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PWR_ISO_CFG 0x805c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PWR_ISO_CFG_PWR_ISO_ENABLE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PWR_ISO_CFG_PWR_ISO_ENABLE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PWR_ISO_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PWR_ISO_CFG_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_STATUS_CLEAR 0x8060  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_STATUS_CLEAR_OVERFLOW_CLEAR_CMD_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_STATUS_CLEAR_OVERFLOW_CLEAR_CMD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_STATUS_CLEAR_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_STATUS_CLEAR_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_VIOLATION_STATUS 0x8064  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_VIOLATION_STATUS_ERROR_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_VIOLATION_STATUS_ERROR_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_VIOLATION_STATUS_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_VIOLATION_STATUS_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_OVERFLOW_STATUS 0x8068  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_OVERFLOW_STATUS_ERROR_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_OVERFLOW_STATUS_ERROR_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_OVERFLOW_STATUS_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_OVERFLOW_STATUS_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_IMAGE_SIZE_VIOLATION_STATUS 0x8070  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_IMAGE_SIZE_VIOLATION_STATUS_ERROR_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_IMAGE_SIZE_VIOLATION_STATUS_ERROR_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_IMAGE_SIZE_VIOLATION_STATUS_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_IMAGE_SIZE_VIOLATION_STATUS_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_0 0x8074  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_0_CNTR_START_CMD_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_0_CNTR_START_CMD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_0_CNTR_STOP_CMD_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_0_CNTR_STOP_CMD_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_0_CONTINUOUS_MODE_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_0_CONTINUOUS_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_0_UNUSED0_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_0_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_0_EVENT_SEL_MASK 0x70
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_0_EVENT_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_0_UNUSED1_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_0_UNUSED1_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_0_CLIENT_SEL_MASK 0x1f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_0_CLIENT_SEL_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_0_UNUSED2_MASK 0xe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_0_UNUSED2_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_0_WINDOW_START_SEL_MASK 0xf0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_0_WINDOW_START_SEL_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_0_WINDOW_END_SEL_MASK 0xf00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_0_WINDOW_END_SEL_SHIFT 0x14
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_0_NUM_WINDOW_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_0_NUM_WINDOW_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_1 0x8078  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_1_CNTR_START_CMD_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_1_CNTR_START_CMD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_1_CNTR_STOP_CMD_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_1_CNTR_STOP_CMD_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_1_CONTINUOUS_MODE_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_1_CONTINUOUS_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_1_UNUSED0_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_1_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_1_EVENT_SEL_MASK 0x70
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_1_EVENT_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_1_UNUSED1_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_1_UNUSED1_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_1_CLIENT_SEL_MASK 0x1f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_1_CLIENT_SEL_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_1_UNUSED2_MASK 0xe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_1_UNUSED2_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_1_WINDOW_START_SEL_MASK 0xf0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_1_WINDOW_START_SEL_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_1_WINDOW_END_SEL_MASK 0xf00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_1_WINDOW_END_SEL_SHIFT 0x14
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_1_NUM_WINDOW_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_1_NUM_WINDOW_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_2 0x807c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_2_CNTR_START_CMD_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_2_CNTR_START_CMD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_2_CNTR_STOP_CMD_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_2_CNTR_STOP_CMD_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_2_CONTINUOUS_MODE_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_2_CONTINUOUS_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_2_UNUSED0_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_2_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_2_EVENT_SEL_MASK 0x70
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_2_EVENT_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_2_UNUSED1_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_2_UNUSED1_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_2_CLIENT_SEL_MASK 0x1f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_2_CLIENT_SEL_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_2_UNUSED2_MASK 0xe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_2_UNUSED2_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_2_WINDOW_START_SEL_MASK 0xf0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_2_WINDOW_START_SEL_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_2_WINDOW_END_SEL_MASK 0xf00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_2_WINDOW_END_SEL_SHIFT 0x14
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_2_NUM_WINDOW_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_2_NUM_WINDOW_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_3 0x8080  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_3_CNTR_START_CMD_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_3_CNTR_START_CMD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_3_CNTR_STOP_CMD_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_3_CNTR_STOP_CMD_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_3_CONTINUOUS_MODE_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_3_CONTINUOUS_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_3_UNUSED0_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_3_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_3_EVENT_SEL_MASK 0x70
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_3_EVENT_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_3_UNUSED1_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_3_UNUSED1_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_3_CLIENT_SEL_MASK 0x1f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_3_CLIENT_SEL_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_3_UNUSED2_MASK 0xe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_3_UNUSED2_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_3_WINDOW_START_SEL_MASK 0xf0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_3_WINDOW_START_SEL_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_3_WINDOW_END_SEL_MASK 0xf00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_3_WINDOW_END_SEL_SHIFT 0x14
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_3_NUM_WINDOW_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_3_NUM_WINDOW_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_VAL_0 0x8094  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_VAL_0_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_VAL_0_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_VAL_1 0x8098  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_VAL_1_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_VAL_1_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_VAL_2 0x809c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_VAL_2_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_VAL_2_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_VAL_3 0x80a0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_VAL_3_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_VAL_3_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_STATUS 0x80b4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_STATUS_DONE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_STATUS_DONE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_STATUS_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_STATUS_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_MISR_CFG_0 0x80b8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_MISR_CFG_0_MISR_0_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_MISR_CFG_0_MISR_0_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_MISR_CFG_0_MISR_1_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_MISR_CFG_0_MISR_1_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_MISR_CFG_0_UNUSED0_MASK 0xfffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_MISR_CFG_0_UNUSED0_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_MISR_CFG_0_MISR_0_SAMPLE_MODE_MASK 0x10000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_MISR_CFG_0_MISR_0_SAMPLE_MODE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_MISR_CFG_0_MISR_1_SAMPLE_MODE_MASK 0x20000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_MISR_CFG_0_MISR_1_SAMPLE_MODE_SHIFT 0x11
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_MISR_CFG_0_UNUSED1_MASK 0xfffc0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_MISR_CFG_0_UNUSED1_SHIFT 0x12

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_MISR_CFG_1 0x80bc  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_MISR_CFG_1_MISR_0_ID_MASK 0xff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_MISR_CFG_1_MISR_0_ID_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_MISR_CFG_1_MISR_1_ID_MASK 0xff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_MISR_CFG_1_MISR_1_ID_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_MISR_CFG_1_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_MISR_CFG_1_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_MISR_RD_SEL 0x80c8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_MISR_RD_SEL_MISR_SEL_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_MISR_RD_SEL_MISR_SEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_MISR_RD_SEL_WORD_SEL_MASK 0x70
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_MISR_RD_SEL_WORD_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_MISR_RD_SEL_UNUSED0_MASK 0xffffff80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_MISR_RD_SEL_UNUSED0_SHIFT 0x7

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_MISR_RST 0x80cc  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_MISR_RST_RST_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_MISR_RST_RST_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_MISR_RST_UNUSED0_MASK 0xfffffffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_MISR_RST_UNUSED0_SHIFT 0x2

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_MISR_VAL 0x80d0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_MISR_VAL_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_MISR_VAL_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_DEBUG_STATUS_TOP_CFG 0x80d4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_DEBUG_STATUS_TOP_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_DEBUG_STATUS_TOP_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_DEBUG_STATUS_TOP_CFG_UNUSED0_MASK 0xffffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_DEBUG_STATUS_TOP_CFG_UNUSED0_SHIFT 0x8

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_DEBUG_STATUS_TOP_0 0x80d8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_DEBUG_STATUS_TOP_0_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_DEBUG_STATUS_TOP_0_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_TEST_BUS_CTRL 0x80dc  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_TEST_BUS_CTRL_TEST_BUS_SOURCE_SEL_MASK 0xff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_TEST_BUS_CTRL_TEST_BUS_SOURCE_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_TEST_BUS_CTRL_TEST_BUS_INTERNAL_SEL_MASK 0xff000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_TEST_BUS_CTRL_TEST_BUS_INTERNAL_SEL_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_TEST_BUS_CTRL_UNUSED1_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_TEST_BUS_CTRL_UNUSED1_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_SPARE 0x80e0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_SPARE_SPARE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_SPARE_SPARE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_CFG 0x8200  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_CFG_VIRTUALFRAME_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_CFG_VIRTUALFRAME_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_CFG_FRAMEHEADER_EN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_CFG_FRAMEHEADER_EN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_CFG_ADDR_REUSE_EN_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_CFG_ADDR_REUSE_EN_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_CFG_AUTO_RECOVERY_EN_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_CFG_AUTO_RECOVERY_EN_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_CFG_UNUSED0_MASK 0xffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_CFG_UNUSED0_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_CFG_MODE_MASK 0x30000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_CFG_MODE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_CFG_UNUSED1_MASK 0xfffc0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_CFG_UNUSED1_SHIFT 0x12

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_ADDR_IMAGE 0x8204  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_ADDR_FRAME_INCR 0x8208  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_IMAGE_CFG_0 0x820c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_IMAGE_CFG_0_WIDTH_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_IMAGE_CFG_0_WIDTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_IMAGE_CFG_0_HEIGHT_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_IMAGE_CFG_0_HEIGHT_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_IMAGE_CFG_1 0x8210  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_IMAGE_CFG_1_X_INIT_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_IMAGE_CFG_1_X_INIT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_IMAGE_CFG_1_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_IMAGE_CFG_1_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_IMAGE_CFG_2 0x8214  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_IMAGE_CFG_2_STRIDE_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_IMAGE_CFG_2_STRIDE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_IMAGE_CFG_2_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_IMAGE_CFG_2_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_PACKER_CFG 0x8218  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_PACKER_CFG_FORMAT_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_PACKER_CFG_FORMAT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_BW_LIMIT 0x821c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_BW_LIMIT_ENABLE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_BW_LIMIT_ENABLE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_ADDR_FRAME_HEADER 0x8220  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_ADDR_FRAME_HEADER_INCR 0x8224  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_FRAME_HEADER_CFG 0x8228  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_LINE_DONE_CFG 0x822c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_LINE_DONE_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_LINE_DONE_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_LINE_DONE_CFG_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_LINE_DONE_CFG_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_LINE_DONE_CFG_LINE_COUNT_MASK 0xffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_LINE_DONE_CFG_LINE_COUNT_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_LINE_DONE_CFG_UNUSED1_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_LINE_DONE_CFG_UNUSED1_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_0 0x8230  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_0_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_0_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_1 0x8234  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_FRAMEDROP_CFG_0 0x8238  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_FRAMEDROP_CFG_0_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_FRAMEDROP_CFG_0_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_FRAMEDROP_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_FRAMEDROP_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_FRAMEDROP_CFG_1 0x823c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_FRAMEDROP_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_FRAMEDROP_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG 0x8260  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_BURST_LIMIT_CFG 0x8264  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x2

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_ADDR_STATUS_0 0x8268  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_ADDR_STATUS_1 0x826c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_ADDR_STATUS_2 0x8270  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_MASK 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_ADDR_STATUS_2_UNUSED0_MASK 0x38
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_ADDR_STATUS_2_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_MASK 0x1c0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_ADDR_STATUS_2_UNUSED1_MASK 0xfffffe00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_ADDR_STATUS_2_UNUSED1_SHIFT 0x9

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_ADDR_STATUS_3 0x8274  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG 0x8278  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_DEBUG_STATUS_0 0x827c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_DEBUG_STATUS_1 0x8280  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_CFG 0x8300  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_CFG_VIRTUALFRAME_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_CFG_VIRTUALFRAME_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_CFG_FRAMEHEADER_EN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_CFG_FRAMEHEADER_EN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_CFG_ADDR_REUSE_EN_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_CFG_ADDR_REUSE_EN_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_CFG_AUTO_RECOVERY_EN_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_CFG_AUTO_RECOVERY_EN_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_CFG_UNUSED0_MASK 0xffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_CFG_UNUSED0_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_CFG_MODE_MASK 0x30000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_CFG_MODE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_CFG_UNUSED1_MASK 0xfffc0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_CFG_UNUSED1_SHIFT 0x12

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_ADDR_IMAGE 0x8304  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_ADDR_FRAME_INCR 0x8308  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_IMAGE_CFG_0 0x830c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_IMAGE_CFG_0_WIDTH_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_IMAGE_CFG_0_WIDTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_IMAGE_CFG_0_HEIGHT_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_IMAGE_CFG_0_HEIGHT_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_IMAGE_CFG_1 0x8310  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_IMAGE_CFG_1_X_INIT_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_IMAGE_CFG_1_X_INIT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_IMAGE_CFG_1_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_IMAGE_CFG_1_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_IMAGE_CFG_2 0x8314  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_IMAGE_CFG_2_STRIDE_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_IMAGE_CFG_2_STRIDE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_IMAGE_CFG_2_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_IMAGE_CFG_2_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_PACKER_CFG 0x8318  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_PACKER_CFG_FORMAT_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_PACKER_CFG_FORMAT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_BW_LIMIT 0x831c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_BW_LIMIT_ENABLE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_BW_LIMIT_ENABLE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_ADDR_FRAME_HEADER 0x8320  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_ADDR_FRAME_HEADER_INCR 0x8324  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_FRAME_HEADER_CFG 0x8328  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_LINE_DONE_CFG 0x832c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_LINE_DONE_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_LINE_DONE_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_LINE_DONE_CFG_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_LINE_DONE_CFG_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_LINE_DONE_CFG_LINE_COUNT_MASK 0xffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_LINE_DONE_CFG_LINE_COUNT_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_LINE_DONE_CFG_UNUSED1_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_LINE_DONE_CFG_UNUSED1_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_0 0x8330  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_0_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_0_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_1 0x8334  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_FRAMEDROP_CFG_0 0x8338  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_FRAMEDROP_CFG_0_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_FRAMEDROP_CFG_0_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_FRAMEDROP_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_FRAMEDROP_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_FRAMEDROP_CFG_1 0x833c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_FRAMEDROP_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_FRAMEDROP_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG 0x8360  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_BURST_LIMIT_CFG 0x8364  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x2

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_ADDR_STATUS_0 0x8368  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_ADDR_STATUS_1 0x836c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_ADDR_STATUS_2 0x8370  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_MASK 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_ADDR_STATUS_2_UNUSED0_MASK 0x38
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_ADDR_STATUS_2_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_MASK 0x1c0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_ADDR_STATUS_2_UNUSED1_MASK 0xfffffe00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_ADDR_STATUS_2_UNUSED1_SHIFT 0x9

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_ADDR_STATUS_3 0x8374  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG 0x8378  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_DEBUG_STATUS_0 0x837c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_DEBUG_STATUS_1 0x8380  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_CFG 0x8400  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_CFG_VIRTUALFRAME_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_CFG_VIRTUALFRAME_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_CFG_FRAMEHEADER_EN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_CFG_FRAMEHEADER_EN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_CFG_ADDR_REUSE_EN_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_CFG_ADDR_REUSE_EN_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_CFG_AUTO_RECOVERY_EN_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_CFG_AUTO_RECOVERY_EN_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_CFG_UNUSED0_MASK 0xffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_CFG_UNUSED0_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_CFG_MODE_MASK 0x30000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_CFG_MODE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_CFG_UNUSED1_MASK 0xfffc0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_CFG_UNUSED1_SHIFT 0x12

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_ADDR_IMAGE 0x8404  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_ADDR_FRAME_INCR 0x8408  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_IMAGE_CFG_0 0x840c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_IMAGE_CFG_0_WIDTH_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_IMAGE_CFG_0_WIDTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_IMAGE_CFG_0_HEIGHT_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_IMAGE_CFG_0_HEIGHT_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_IMAGE_CFG_1 0x8410  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_IMAGE_CFG_1_X_INIT_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_IMAGE_CFG_1_X_INIT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_IMAGE_CFG_1_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_IMAGE_CFG_1_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_IMAGE_CFG_2 0x8414  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_IMAGE_CFG_2_STRIDE_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_IMAGE_CFG_2_STRIDE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_IMAGE_CFG_2_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_IMAGE_CFG_2_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_PACKER_CFG 0x8418  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_PACKER_CFG_FORMAT_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_PACKER_CFG_FORMAT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_BW_LIMIT 0x841c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_BW_LIMIT_ENABLE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_BW_LIMIT_ENABLE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_ADDR_FRAME_HEADER 0x8420  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_ADDR_FRAME_HEADER_INCR 0x8424  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_FRAME_HEADER_CFG 0x8428  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_LINE_DONE_CFG 0x842c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_LINE_DONE_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_LINE_DONE_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_LINE_DONE_CFG_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_LINE_DONE_CFG_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_LINE_DONE_CFG_LINE_COUNT_MASK 0xffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_LINE_DONE_CFG_LINE_COUNT_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_LINE_DONE_CFG_UNUSED1_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_LINE_DONE_CFG_UNUSED1_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_0 0x8430  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_0_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_0_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_1 0x8434  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_FRAMEDROP_CFG_0 0x8438  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_FRAMEDROP_CFG_0_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_FRAMEDROP_CFG_0_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_FRAMEDROP_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_FRAMEDROP_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_FRAMEDROP_CFG_1 0x843c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_FRAMEDROP_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_FRAMEDROP_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG 0x8460  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_BURST_LIMIT_CFG 0x8464  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x2

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_ADDR_STATUS_0 0x8468  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_ADDR_STATUS_1 0x846c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_ADDR_STATUS_2 0x8470  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_MASK 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_ADDR_STATUS_2_UNUSED0_MASK 0x38
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_ADDR_STATUS_2_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_MASK 0x1c0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_ADDR_STATUS_2_UNUSED1_MASK 0xfffffe00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_ADDR_STATUS_2_UNUSED1_SHIFT 0x9

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_ADDR_STATUS_3 0x8474  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG 0x8478  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_DEBUG_STATUS_0 0x847c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_DEBUG_STATUS_1 0x8480  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_CFG 0x8500  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_CFG_VIRTUALFRAME_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_CFG_VIRTUALFRAME_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_CFG_FRAMEHEADER_EN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_CFG_FRAMEHEADER_EN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_CFG_ADDR_REUSE_EN_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_CFG_ADDR_REUSE_EN_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_CFG_AUTO_RECOVERY_EN_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_CFG_AUTO_RECOVERY_EN_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_CFG_UNUSED0_MASK 0xffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_CFG_UNUSED0_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_CFG_MODE_MASK 0x30000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_CFG_MODE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_CFG_UNUSED1_MASK 0xfffc0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_CFG_UNUSED1_SHIFT 0x12

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_ADDR_IMAGE 0x8504  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_ADDR_FRAME_INCR 0x8508  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_IMAGE_CFG_0 0x850c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_IMAGE_CFG_0_WIDTH_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_IMAGE_CFG_0_WIDTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_IMAGE_CFG_0_HEIGHT_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_IMAGE_CFG_0_HEIGHT_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_IMAGE_CFG_1 0x8510  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_IMAGE_CFG_1_X_INIT_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_IMAGE_CFG_1_X_INIT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_IMAGE_CFG_1_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_IMAGE_CFG_1_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_IMAGE_CFG_2 0x8514  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_IMAGE_CFG_2_STRIDE_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_IMAGE_CFG_2_STRIDE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_IMAGE_CFG_2_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_IMAGE_CFG_2_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_PACKER_CFG 0x8518  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_PACKER_CFG_FORMAT_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_PACKER_CFG_FORMAT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_BW_LIMIT 0x851c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_BW_LIMIT_ENABLE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_BW_LIMIT_ENABLE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_ADDR_FRAME_HEADER 0x8520  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_ADDR_FRAME_HEADER_INCR 0x8524  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_FRAME_HEADER_CFG 0x8528  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_LINE_DONE_CFG 0x852c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_LINE_DONE_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_LINE_DONE_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_LINE_DONE_CFG_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_LINE_DONE_CFG_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_LINE_DONE_CFG_LINE_COUNT_MASK 0xffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_LINE_DONE_CFG_LINE_COUNT_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_LINE_DONE_CFG_UNUSED1_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_LINE_DONE_CFG_UNUSED1_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_0 0x8530  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_0_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_0_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_1 0x8534  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_FRAMEDROP_CFG_0 0x8538  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_FRAMEDROP_CFG_0_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_FRAMEDROP_CFG_0_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_FRAMEDROP_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_FRAMEDROP_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_FRAMEDROP_CFG_1 0x853c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_FRAMEDROP_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_FRAMEDROP_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG 0x8560  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_BURST_LIMIT_CFG 0x8564  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x2

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_ADDR_STATUS_0 0x8568  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_ADDR_STATUS_1 0x856c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_ADDR_STATUS_2 0x8570  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_MASK 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_ADDR_STATUS_2_UNUSED0_MASK 0x38
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_ADDR_STATUS_2_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_MASK 0x1c0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_ADDR_STATUS_2_UNUSED1_MASK 0xfffffe00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_ADDR_STATUS_2_UNUSED1_SHIFT 0x9

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_ADDR_STATUS_3 0x8574  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG 0x8578  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_DEBUG_STATUS_0 0x857c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_DEBUG_STATUS_1 0x8580  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_HW_VERSION 0x8800  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_HW_VERSION_REVISION_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_HW_VERSION_REVISION_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_HW_VERSION_MINOR_VERSION_MASK 0xfff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_HW_VERSION_MINOR_VERSION_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_HW_VERSION_MAJOR_VERSION_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_HW_VERSION_MAJOR_VERSION_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_TITAN_VERSION 0x8804  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_TITAN_VERSION_STEP_MASK 0xff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_TITAN_VERSION_STEP_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_TITAN_VERSION_TIER_MASK 0xff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_TITAN_VERSION_TIER_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_TITAN_VERSION_GENERATION_MASK 0xff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_TITAN_VERSION_GENERATION_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_TITAN_VERSION_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_TITAN_VERSION_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_HW_CAPABILITY 0x8808  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_HW_CAPABILITY_NUM_OF_BUS_CLIENTS_MASK 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_HW_CAPABILITY_NUM_OF_BUS_CLIENTS_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_HW_CAPABILITY_MAIN_LINE_BUFFER_FEATURE_MASK 0x7fff8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_HW_CAPABILITY_MAIN_LINE_BUFFER_FEATURE_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_HW_CAPABILITY_UNUSED0_MASK 0x7ff80000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_HW_CAPABILITY_UNUSED0_SHIFT 0x13
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_HW_CAPABILITY_INPUT_FORMAT_FEATURE_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_HW_CAPABILITY_INPUT_FORMAT_FEATURE_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_RST_CMD 0x880c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_RST_CMD_CORE_HW_RST_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_RST_CMD_CORE_HW_RST_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_RST_CMD_CORE_SW_RST_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_RST_CMD_CORE_SW_RST_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_RST_CMD_RDI0_HW_RST_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_RST_CMD_RDI0_HW_RST_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_RST_CMD_RDI1_HW_RST_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_RST_CMD_RDI1_HW_RST_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_RST_CMD_RDI2_HW_RST_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_RST_CMD_RDI2_HW_RST_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_RST_CMD_RDI3_HW_RST_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_RST_CMD_RDI3_HW_RST_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_RST_CMD_UNUSED0_MASK 0xffffffc0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_RST_CMD_UNUSED0_SHIFT 0x6

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_CORE_CLK_CGC_OVERRIDE_0 0x8810  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_CORE_CLK_CGC_OVERRIDE_0_CAMIF_CLK_CGC_OVERRIDE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_CORE_CLK_CGC_OVERRIDE_0_CAMIF_CLK_CGC_OVERRIDE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_CORE_CLK_CGC_OVERRIDE_0_WE_CORE_CLK_CGC_OVERRIDE_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_CORE_CLK_CGC_OVERRIDE_0_WE_CORE_CLK_CGC_OVERRIDE_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_CORE_CLK_CGC_OVERRIDE_0_TOP_CORE_CLK_CGC_OVERRIDE_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_CORE_CLK_CGC_OVERRIDE_0_TOP_CORE_CLK_CGC_OVERRIDE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_CORE_CLK_CGC_OVERRIDE_0_CSID_CORE_CLK_CGC_OVERRIDE_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_CORE_CLK_CGC_OVERRIDE_0_CSID_CORE_CLK_CGC_OVERRIDE_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_CORE_CLK_CGC_OVERRIDE_0_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_CORE_CLK_CGC_OVERRIDE_0_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_AHB_CLK_CGC_OVERRIDE 0x8814  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_AHB_CLK_CGC_OVERRIDE_AHB_CLK_CGC_OVERRIDE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_AHB_CLK_CGC_OVERRIDE_AHB_CLK_CGC_OVERRIDE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_AHB_CLK_CGC_OVERRIDE_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_AHB_CLK_CGC_OVERRIDE_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_NOC_CLK_CGC_OVERRIDE 0x8818  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_NOC_CLK_CGC_OVERRIDE_NOC_CLK_CGC_OVERRIDE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_NOC_CLK_CGC_OVERRIDE_NOC_CLK_CGC_OVERRIDE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_NOC_CLK_CGC_OVERRIDE_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_NOC_CLK_CGC_OVERRIDE_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_REG_UPDATE_CMD 0x8820  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_REG_UPDATE_CMD_RDI0_UPDATE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_REG_UPDATE_CMD_RDI0_UPDATE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_REG_UPDATE_CMD_RDI1_UPDATE_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_REG_UPDATE_CMD_RDI1_UPDATE_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_REG_UPDATE_CMD_RDI2_UPDATE_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_REG_UPDATE_CMD_RDI2_UPDATE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_REG_UPDATE_CMD_RDI3_UPDATE_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_REG_UPDATE_CMD_RDI3_UPDATE_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_REG_UPDATE_CMD_RDI0_UPDATE_IMD_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_REG_UPDATE_CMD_RDI0_UPDATE_IMD_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_REG_UPDATE_CMD_RDI1_UPDATE_IMD_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_REG_UPDATE_CMD_RDI1_UPDATE_IMD_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_REG_UPDATE_CMD_RDI2_UPDATE_IMD_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_REG_UPDATE_CMD_RDI2_UPDATE_IMD_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_REG_UPDATE_CMD_RDI3_UPDATE_IMD_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_REG_UPDATE_CMD_RDI3_UPDATE_IMD_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_REG_UPDATE_CMD_UNUSED0_MASK 0xffffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_REG_UPDATE_CMD_UNUSED0_SHIFT 0x8

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CMD 0x8824  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CMD_CLEAR_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CMD_CLEAR_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CMD_SET_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CMD_SET_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CMD_UNUSED0_MASK 0xfffffffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CMD_UNUSED0_SHIFT 0x2

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_0 0x8828  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_0_RDI0_OVERFLOW_IRQ_MASK_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_0_RDI0_OVERFLOW_IRQ_MASK_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_0_RDI1_OVERFLOW_IRQ_MASK_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_0_RDI1_OVERFLOW_IRQ_MASK_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_0_RDI2_OVERFLOW_IRQ_MASK_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_0_RDI2_OVERFLOW_IRQ_MASK_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_0_RDI3_OVERFLOW_IRQ_MASK_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_0_RDI3_OVERFLOW_IRQ_MASK_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_0_BUS_WR_IRQ_MASK_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_0_BUS_WR_IRQ_MASK_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_0_RDI0_FRAME_DROP_IRQ_MASK_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_0_RDI0_FRAME_DROP_IRQ_MASK_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_0_RDI1_FRAME_DROP_IRQ_MASK_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_0_RDI1_FRAME_DROP_IRQ_MASK_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_0_RDI2_FRAME_DROP_IRQ_MASK_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_0_RDI2_FRAME_DROP_IRQ_MASK_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_0_RDI3_FRAME_DROP_IRQ_MASK_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_0_RDI3_FRAME_DROP_IRQ_MASK_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_0_UNUSED0_MASK 0x1fe00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_0_UNUSED0_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_0_RST_DONE_IRQ_MASK_MASK 0x20000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_0_RST_DONE_IRQ_MASK_SHIFT 0x11
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_0_UNUSED1_MASK 0xfffc0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_0_UNUSED1_SHIFT 0x12

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_1 0x882c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_1_RDI0_CAMIF_SOF_IRQ_MASK_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_1_RDI0_CAMIF_SOF_IRQ_MASK_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_1_RDI0_CAMIF_EOF_IRQ_MASK_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_1_RDI0_CAMIF_EOF_IRQ_MASK_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_1_RDI0_CAMIF_EPOCH0_IRQ_MASK_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_1_RDI0_CAMIF_EPOCH0_IRQ_MASK_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_1_RDI0_CAMIF_EPOCH1_IRQ_MASK_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_1_RDI0_CAMIF_EPOCH1_IRQ_MASK_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_1_RDI1_CAMIF_SOF_IRQ_MASK_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_1_RDI1_CAMIF_SOF_IRQ_MASK_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_1_RDI1_CAMIF_EOF_IRQ_MASK_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_1_RDI1_CAMIF_EOF_IRQ_MASK_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_1_RDI1_CAMIF_EPOCH0_IRQ_MASK_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_1_RDI1_CAMIF_EPOCH0_IRQ_MASK_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_1_RDI1_CAMIF_EPOCH1_IRQ_MASK_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_1_RDI1_CAMIF_EPOCH1_IRQ_MASK_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_1_RDI2_CAMIF_SOF_IRQ_MASK_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_1_RDI2_CAMIF_SOF_IRQ_MASK_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_1_RDI2_CAMIF_EOF_IRQ_MASK_MASK 0x200
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_1_RDI2_CAMIF_EOF_IRQ_MASK_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_1_RDI2_CAMIF_EPOCH0_IRQ_MASK_MASK 0x400
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_1_RDI2_CAMIF_EPOCH0_IRQ_MASK_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_1_RDI2_CAMIF_EPOCH1_IRQ_MASK_MASK 0x800
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_1_RDI2_CAMIF_EPOCH1_IRQ_MASK_SHIFT 0xb
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_1_RDI3_CAMIF_SOF_IRQ_MASK_MASK 0x1000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_1_RDI3_CAMIF_SOF_IRQ_MASK_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_1_RDI3_CAMIF_EOF_IRQ_MASK_MASK 0x2000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_1_RDI3_CAMIF_EOF_IRQ_MASK_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_1_RDI3_CAMIF_EPOCH0_IRQ_MASK_MASK 0x4000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_1_RDI3_CAMIF_EPOCH0_IRQ_MASK_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_1_RDI3_CAMIF_EPOCH1_IRQ_MASK_MASK 0x8000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_1_RDI3_CAMIF_EPOCH1_IRQ_MASK_SHIFT 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_1_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_1_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_2 0x8830  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_2_UNUSED0_MASK 0xff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_2_UNUSED0_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_2_RDI0_CAMIF_VIOLATION_IRQ_MASK_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_2_RDI0_CAMIF_VIOLATION_IRQ_MASK_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_2_RDI1_CAMIF_VIOLATION_IRQ_MASK_MASK 0x200
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_2_RDI1_CAMIF_VIOLATION_IRQ_MASK_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_2_RDI2_CAMIF_VIOLATION_IRQ_MASK_MASK 0x400
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_2_RDI2_CAMIF_VIOLATION_IRQ_MASK_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_2_RDI3_CAMIF_VIOLATION_IRQ_MASK_MASK 0x800
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_2_RDI3_CAMIF_VIOLATION_IRQ_MASK_SHIFT 0xb
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_2_DIAG_VIOLATION_IRQ_MASK_MASK 0x1000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_2_DIAG_VIOLATION_IRQ_MASK_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_2_UNUSED1_MASK 0xffffe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_2_UNUSED1_SHIFT 0xd

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_0 0x8834  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_0_RDI0_OVERFLOW_IRQ_CLEAR_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_0_RDI0_OVERFLOW_IRQ_CLEAR_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_0_RDI1_OVERFLOW_IRQ_CLEAR_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_0_RDI1_OVERFLOW_IRQ_CLEAR_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_0_RDI2_OVERFLOW_IRQ_CLEAR_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_0_RDI2_OVERFLOW_IRQ_CLEAR_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_0_RDI3_OVERFLOW_IRQ_CLEAR_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_0_RDI3_OVERFLOW_IRQ_CLEAR_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_0_BUS_WR_IRQ_CLEAR_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_0_BUS_WR_IRQ_CLEAR_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_0_RDI0_FRAME_DROP_IRQ_CLEAR_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_0_RDI0_FRAME_DROP_IRQ_CLEAR_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_0_RDI1_FRAME_DROP_IRQ_CLEAR_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_0_RDI1_FRAME_DROP_IRQ_CLEAR_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_0_RDI2_FRAME_DROP_IRQ_CLEAR_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_0_RDI2_FRAME_DROP_IRQ_CLEAR_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_0_RDI3_FRAME_DROP_IRQ_CLEAR_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_0_RDI3_FRAME_DROP_IRQ_CLEAR_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_0_UNUSED0_MASK 0x1fe00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_0_UNUSED0_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_0_RST_DONE_IRQ_CLEAR_MASK 0x20000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_0_RST_DONE_IRQ_CLEAR_SHIFT 0x11
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_0_UNUSED1_MASK 0xfffc0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_0_UNUSED1_SHIFT 0x12

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_1 0x8838  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_1_RDI0_CAMIF_SOF_IRQ_CLEAR_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_1_RDI0_CAMIF_SOF_IRQ_CLEAR_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_1_RDI0_CAMIF_EOF_IRQ_CLEAR_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_1_RDI0_CAMIF_EOF_IRQ_CLEAR_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_1_RDI0_CAMIF_EPOCH0_IRQ_CLEAR_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_1_RDI0_CAMIF_EPOCH0_IRQ_CLEAR_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_1_RDI0_CAMIF_EPOCH1_IRQ_CLEAR_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_1_RDI0_CAMIF_EPOCH1_IRQ_CLEAR_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_1_RDI1_CAMIF_SOF_IRQ_CLEAR_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_1_RDI1_CAMIF_SOF_IRQ_CLEAR_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_1_RDI1_CAMIF_EOF_IRQ_CLEAR_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_1_RDI1_CAMIF_EOF_IRQ_CLEAR_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_1_RDI1_CAMIF_EPOCH0_IRQ_CLEAR_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_1_RDI1_CAMIF_EPOCH0_IRQ_CLEAR_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_1_RDI1_CAMIF_EPOCH1_IRQ_CLEAR_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_1_RDI1_CAMIF_EPOCH1_IRQ_CLEAR_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_1_RDI2_CAMIF_SOF_IRQ_CLEAR_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_1_RDI2_CAMIF_SOF_IRQ_CLEAR_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_1_RDI2_CAMIF_EOF_IRQ_CLEAR_MASK 0x200
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_1_RDI2_CAMIF_EOF_IRQ_CLEAR_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_1_RDI2_CAMIF_EPOCH0_IRQ_CLEAR_MASK 0x400
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_1_RDI2_CAMIF_EPOCH0_IRQ_CLEAR_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_1_RDI2_CAMIF_EPOCH1_IRQ_CLEAR_MASK 0x800
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_1_RDI2_CAMIF_EPOCH1_IRQ_CLEAR_SHIFT 0xb
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_1_RDI3_CAMIF_SOF_IRQ_CLEAR_MASK 0x1000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_1_RDI3_CAMIF_SOF_IRQ_CLEAR_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_1_RDI3_CAMIF_EOF_IRQ_CLEAR_MASK 0x2000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_1_RDI3_CAMIF_EOF_IRQ_CLEAR_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_1_RDI3_CAMIF_EPOCH0_IRQ_CLEAR_MASK 0x4000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_1_RDI3_CAMIF_EPOCH0_IRQ_CLEAR_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_1_RDI3_CAMIF_EPOCH1_IRQ_CLEAR_MASK 0x8000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_1_RDI3_CAMIF_EPOCH1_IRQ_CLEAR_SHIFT 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_1_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_1_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_2 0x883c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_2_UNUSED0_MASK 0xff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_2_UNUSED0_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_2_RDI0_CAMIF_VIOLATION_IRQ_CLEAR_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_2_RDI0_CAMIF_VIOLATION_IRQ_CLEAR_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_2_RDI1_CAMIF_VIOLATION_IRQ_CLEAR_MASK 0x200
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_2_RDI1_CAMIF_VIOLATION_IRQ_CLEAR_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_2_RDI2_CAMIF_VIOLATION_IRQ_CLEAR_MASK 0x400
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_2_RDI2_CAMIF_VIOLATION_IRQ_CLEAR_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_2_RDI3_CAMIF_VIOLATION_IRQ_CLEAR_MASK 0x800
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_2_RDI3_CAMIF_VIOLATION_IRQ_CLEAR_SHIFT 0xb
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_2_DIAG_VIOLATION_IRQ_CLEAR_MASK 0x1000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_2_DIAG_VIOLATION_IRQ_CLEAR_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_2_UNUSED1_MASK 0xffffe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_2_UNUSED1_SHIFT 0xd

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_0 0x8840  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_0_RDI0_OVERFLOW_IRQ_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_0_RDI0_OVERFLOW_IRQ_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_0_RDI1_OVERFLOW_IRQ_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_0_RDI1_OVERFLOW_IRQ_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_0_RDI2_OVERFLOW_IRQ_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_0_RDI2_OVERFLOW_IRQ_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_0_RDI3_OVERFLOW_IRQ_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_0_RDI3_OVERFLOW_IRQ_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_0_BUS_WR_IRQ_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_0_BUS_WR_IRQ_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_0_RDI0_FRAME_DROP_IRQ_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_0_RDI0_FRAME_DROP_IRQ_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_0_RDI1_FRAME_DROP_IRQ_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_0_RDI1_FRAME_DROP_IRQ_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_0_RDI2_FRAME_DROP_IRQ_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_0_RDI2_FRAME_DROP_IRQ_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_0_RDI3_FRAME_DROP_IRQ_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_0_RDI3_FRAME_DROP_IRQ_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_0_UNUSED0_MASK 0x1fe00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_0_UNUSED0_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_0_RST_DONE_IRQ_MASK 0x20000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_0_RST_DONE_IRQ_SHIFT 0x11
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_0_UNUSED1_MASK 0xfffc0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_0_UNUSED1_SHIFT 0x12

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_1 0x8844  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_1_RDI0_CAMIF_SOF_IRQ_STATUS_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_1_RDI0_CAMIF_SOF_IRQ_STATUS_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_1_RDI0_CAMIF_EOF_IRQ_STATUS_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_1_RDI0_CAMIF_EOF_IRQ_STATUS_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_1_RDI0_CAMIF_EPOCH0_IRQ_STATUS_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_1_RDI0_CAMIF_EPOCH0_IRQ_STATUS_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_1_RDI0_CAMIF_EPOCH1_IRQ_STATUS_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_1_RDI0_CAMIF_EPOCH1_IRQ_STATUS_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_1_RDI1_CAMIF_SOF_IRQ_STATUS_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_1_RDI1_CAMIF_SOF_IRQ_STATUS_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_1_RDI1_CAMIF_EOF_IRQ_STATUS_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_1_RDI1_CAMIF_EOF_IRQ_STATUS_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_1_RDI1_CAMIF_EPOCH0_IRQ_STATUS_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_1_RDI1_CAMIF_EPOCH0_IRQ_STATUS_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_1_RDI1_CAMIF_EPOCH1_IRQ_STATUS_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_1_RDI1_CAMIF_EPOCH1_IRQ_STATUS_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_1_RDI2_CAMIF_SOF_IRQ_STATUS_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_1_RDI2_CAMIF_SOF_IRQ_STATUS_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_1_RDI2_CAMIF_EOF_IRQ_STATUS_MASK 0x200
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_1_RDI2_CAMIF_EOF_IRQ_STATUS_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_1_RDI2_CAMIF_EPOCH0_IRQ_STATUS_MASK 0x400
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_1_RDI2_CAMIF_EPOCH0_IRQ_STATUS_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_1_RDI2_CAMIF_EPOCH1_IRQ_STATUS_MASK 0x800
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_1_RDI2_CAMIF_EPOCH1_IRQ_STATUS_SHIFT 0xb
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_1_RDI3_CAMIF_SOF_IRQ_STATUS_MASK 0x1000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_1_RDI3_CAMIF_SOF_IRQ_STATUS_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_1_RDI3_CAMIF_EOF_IRQ_STATUS_MASK 0x2000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_1_RDI3_CAMIF_EOF_IRQ_STATUS_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_1_RDI3_CAMIF_EPOCH0_IRQ_STATUS_MASK 0x4000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_1_RDI3_CAMIF_EPOCH0_IRQ_STATUS_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_1_RDI3_CAMIF_EPOCH1_IRQ_STATUS_MASK 0x8000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_1_RDI3_CAMIF_EPOCH1_IRQ_STATUS_SHIFT 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_1_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_1_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_2 0x8848  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_2_UNUSED0_MASK 0xff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_2_UNUSED0_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_2_RDI0_CAMIF_VIOLATION_IRQ_STATUS_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_2_RDI0_CAMIF_VIOLATION_IRQ_STATUS_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_2_RDI1_CAMIF_VIOLATION_IRQ_STATUS_MASK 0x200
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_2_RDI1_CAMIF_VIOLATION_IRQ_STATUS_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_2_RDI2_CAMIF_VIOLATION_IRQ_STATUS_MASK 0x400
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_2_RDI2_CAMIF_VIOLATION_IRQ_STATUS_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_2_RDI3_CAMIF_VIOLATION_IRQ_STATUS_MASK 0x800
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_2_RDI3_CAMIF_VIOLATION_IRQ_STATUS_SHIFT 0xb
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_2_DIAG_VIOLATION_IRQ_STATUS_MASK 0x1000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_2_DIAG_VIOLATION_IRQ_STATUS_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_2_UNUSED1_MASK 0xffffe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_2_UNUSED1_SHIFT 0xd

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_SET 0x884c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_SET_UNUSED0_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_SET_UNUSED0_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_SET_BUS_WR_IRQ_SET_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_SET_BUS_WR_IRQ_SET_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_SET_UNUSED1_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_SET_UNUSED1_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DIAG_CFG 0x8850  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DIAG_CFG_RDI0_FRM_CNT_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DIAG_CFG_RDI0_FRM_CNT_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DIAG_CFG_RDI1_FRM_CNT_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DIAG_CFG_RDI1_FRM_CNT_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DIAG_CFG_RDI2_FRM_CNT_EN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DIAG_CFG_RDI2_FRM_CNT_EN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DIAG_CFG_RDI3_FRM_CNT_EN_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DIAG_CFG_RDI3_FRM_CNT_EN_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DIAG_CFG_SENSOR_SEL_MASK 0x30
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DIAG_CFG_SENSOR_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DIAG_CFG_DIAG_EN_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DIAG_CFG_DIAG_EN_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DIAG_CFG_UNUSED0_MASK 0xffffff80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DIAG_CFG_UNUSED0_SHIFT 0x7

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DIAG_SENSOR_STATUS 0x8854  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DIAG_SENSOR_STATUS_SENSOR_HBI_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DIAG_SENSOR_STATUS_SENSOR_HBI_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DIAG_SENSOR_STATUS_SENSOR_NEQ_HBI_MASK 0x4000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DIAG_SENSOR_STATUS_SENSOR_NEQ_HBI_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DIAG_SENSOR_STATUS_SENSOR_HBI_MIN_ERROR_MASK 0x8000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DIAG_SENSOR_STATUS_SENSOR_HBI_MIN_ERROR_SHIFT 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DIAG_SENSOR_STATUS_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DIAG_SENSOR_STATUS_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0 0x8858  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0_RDI0_CAMIF_FRM_CNT_MASK 0xff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0_RDI0_CAMIF_FRM_CNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0_RDI1_CAMIF_FRM_CNT_MASK 0xff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0_RDI1_CAMIF_FRM_CNT_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0_RDI2_CAMIF_FRM_CNT_MASK 0xff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0_RDI2_CAMIF_FRM_CNT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0_RDI3_CAMIF_FRM_CNT_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0_RDI3_CAMIF_FRM_CNT_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DEBUG_0 0x885c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DEBUG_0_STATUS_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DEBUG_0_STATUS_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_SPARE 0x8860  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_SPARE_SPARE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_SPARE_SPARE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_SCRATCH 0x8864  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_SCRATCH_STATUS_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_SCRATCH_STATUS_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DEBUG_1 0x8868  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DEBUG_1_STATUS_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DEBUG_1_STATUS_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DEBUG_2 0x886c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DEBUG_2_STATUS_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DEBUG_2_STATUS_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DEBUG_3 0x8870  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DEBUG_3_STATUS_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DEBUG_3_STATUS_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DEBUG_CFG 0x8874  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DEBUG_CFG_DEBUG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DEBUG_CFG_DEBUG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DEBUG_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DEBUG_CFG_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_HW_VERSION 0x8a00  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_HW_VERSION_STEP_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_HW_VERSION_STEP_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_HW_VERSION_REV_MASK 0xfff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_HW_VERSION_REV_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CFG0 0x8a04  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CFG0_CGC_MODE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CFG0_CGC_MODE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CFG0_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CFG0_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CTRL 0x8a08  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CTRL_GLOBAL_HALT_CMD_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CTRL_GLOBAL_HALT_CMD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CTRL_UNUSED0_MASK 0xfffffffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CTRL_UNUSED0_SHIFT 0x2

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RESET 0x8a0c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RESET_IFE_CLK_DOMAIN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RESET_IFE_CLK_DOMAIN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RESET_PHY_CLK_DOMAIN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RESET_PHY_CLK_DOMAIN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RESET_CSID_CLK_DOMAIN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RESET_CSID_CLK_DOMAIN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RESET_SW_REGS_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RESET_SW_REGS_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RESET_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RESET_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RST_STROBES 0x8a10  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RST_STROBES_RST_STROBES_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RST_STROBES_RST_STROBES_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RST_STROBES_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RST_STROBES_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TEST_BUS_CTRL 0x8a14  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TEST_BUS_CTRL_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TEST_BUS_CTRL_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TEST_BUS_CTRL_DOMAIN_SEL_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TEST_BUS_CTRL_DOMAIN_SEL_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_IRQ_STATUS 0x8a20  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_IRQ_STATUS_STATUS_VEC_MASK 0xfffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_IRQ_STATUS_STATUS_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_IRQ_STATUS_UNUSED0_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_IRQ_STATUS_UNUSED0_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_IRQ_MASK 0x8a24  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_IRQ_MASK_MASK_VEC_MASK 0xfffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_IRQ_MASK_MASK_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_IRQ_MASK_UNUSED0_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_IRQ_MASK_UNUSED0_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_IRQ_CLEAR 0x8a28  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_IRQ_CLEAR_CLEAR_VEC_MASK 0xfffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_IRQ_CLEAR_CLEAR_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_IRQ_CLEAR_UNUSED0_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_IRQ_CLEAR_UNUSED0_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_IRQ_SET 0x8a2c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_IRQ_SET_SET_VEC_MASK 0xfffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_IRQ_SET_SET_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_IRQ_SET_UNUSED0_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_IRQ_SET_UNUSED0_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_IRQ_STATUS 0x8a30  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_IRQ_STATUS_STATUS_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_IRQ_STATUS_STATUS_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_IRQ_STATUS_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_IRQ_STATUS_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_IRQ_MASK 0x8a34  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_IRQ_MASK_MASK_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_IRQ_MASK_MASK_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_IRQ_MASK_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_IRQ_MASK_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_IRQ_CLEAR 0x8a38  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_IRQ_CLEAR_CLEAR_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_IRQ_CLEAR_CLEAR_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_IRQ_CLEAR_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_IRQ_CLEAR_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_IRQ_SET 0x8a3c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_IRQ_SET_SET_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_IRQ_SET_SET_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_IRQ_SET_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_IRQ_SET_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_IRQ_STATUS 0x8a40  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_IRQ_STATUS_STATUS_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_IRQ_STATUS_STATUS_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_IRQ_STATUS_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_IRQ_STATUS_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_IRQ_MASK 0x8a44  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_IRQ_MASK_MASK_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_IRQ_MASK_MASK_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_IRQ_MASK_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_IRQ_MASK_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_IRQ_CLEAR 0x8a48  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_IRQ_CLEAR_CLEAR_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_IRQ_CLEAR_CLEAR_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_IRQ_CLEAR_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_IRQ_CLEAR_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_IRQ_SET 0x8a4c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_IRQ_SET_SET_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_IRQ_SET_SET_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_IRQ_SET_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_IRQ_SET_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_IRQ_STATUS 0x8a50  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_IRQ_STATUS_STATUS_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_IRQ_STATUS_STATUS_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_IRQ_STATUS_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_IRQ_STATUS_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_IRQ_MASK 0x8a54  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_IRQ_MASK_MASK_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_IRQ_MASK_MASK_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_IRQ_MASK_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_IRQ_MASK_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_IRQ_CLEAR 0x8a58  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_IRQ_CLEAR_CLEAR_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_IRQ_CLEAR_CLEAR_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_IRQ_CLEAR_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_IRQ_CLEAR_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_IRQ_SET 0x8a5c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_IRQ_SET_SET_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_IRQ_SET_SET_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_IRQ_SET_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_IRQ_SET_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_IRQ_STATUS 0x8a60  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_IRQ_STATUS_STATUS_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_IRQ_STATUS_STATUS_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_IRQ_STATUS_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_IRQ_STATUS_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_IRQ_MASK 0x8a64  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_IRQ_MASK_MASK_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_IRQ_MASK_MASK_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_IRQ_MASK_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_IRQ_MASK_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_IRQ_CLEAR 0x8a68  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_IRQ_CLEAR_CLEAR_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_IRQ_CLEAR_CLEAR_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_IRQ_CLEAR_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_IRQ_CLEAR_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_IRQ_SET 0x8a6c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_IRQ_SET_SET_VEC_MASK 0x3fffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_IRQ_SET_SET_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_IRQ_SET_UNUSED0_MASK 0xffc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_IRQ_SET_UNUSED0_SHIFT 0x16

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TOP_IRQ_STATUS 0x8a70  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TOP_IRQ_STATUS_STATUS_VEC_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TOP_IRQ_STATUS_STATUS_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TOP_IRQ_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TOP_IRQ_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TOP_IRQ_MASK 0x8a74  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TOP_IRQ_MASK_MASK_VEC_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TOP_IRQ_MASK_MASK_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TOP_IRQ_MASK_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TOP_IRQ_MASK_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TOP_IRQ_CLEAR 0x8a78  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TOP_IRQ_CLEAR_CLEAR_VEC_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TOP_IRQ_CLEAR_CLEAR_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TOP_IRQ_CLEAR_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TOP_IRQ_CLEAR_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TOP_IRQ_SET 0x8a7c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TOP_IRQ_SET_SET_VEC_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TOP_IRQ_SET_SET_VEC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TOP_IRQ_SET_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TOP_IRQ_SET_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_IRQ_CMD 0x8a80  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_IRQ_CMD_CLEAR_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_IRQ_CMD_CLEAR_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_IRQ_CMD_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_IRQ_CMD_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_IRQ_CMD_SET_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_IRQ_CMD_SET_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_IRQ_CMD_UNUSED1_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_IRQ_CMD_UNUSED1_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_SPARE 0x8a90  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_SPARE_SPARE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_SPARE_SPARE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CFG0 0x8b00  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CFG0_NUM_ACTIVE_LANES_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CFG0_NUM_ACTIVE_LANES_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CFG0_UNUSED0_MASK 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CFG0_UNUSED0_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CFG0_DL0_INPUT_SEL_MASK 0x30
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CFG0_DL0_INPUT_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CFG0_UNUSED1_MASK 0xc0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CFG0_UNUSED1_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CFG0_DL1_INPUT_SEL_MASK 0x300
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CFG0_DL1_INPUT_SEL_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CFG0_UNUSED2_MASK 0xc00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CFG0_UNUSED2_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CFG0_DL2_INPUT_SEL_MASK 0x3000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CFG0_DL2_INPUT_SEL_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CFG0_UNUSED3_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CFG0_UNUSED3_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CFG0_DL3_INPUT_SEL_MASK 0x30000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CFG0_DL3_INPUT_SEL_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CFG0_UNUSED4_MASK 0xc0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CFG0_UNUSED4_SHIFT 0x12
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CFG0_PHY_NUM_SEL_MASK 0x700000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CFG0_PHY_NUM_SEL_SHIFT 0x14
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CFG0_UNUSED5_MASK 0x800000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CFG0_UNUSED5_SHIFT 0x17
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CFG0_PHY_TYPE_SEL_MASK 0x1000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CFG0_PHY_TYPE_SEL_SHIFT 0x18
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CFG0_UNUSED6_MASK 0xfe000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CFG0_UNUSED6_SHIFT 0x19

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CFG1 0x8b04  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CFG1_PACKET_ECC_CORRECTION_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CFG1_PACKET_ECC_CORRECTION_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CFG1_DE_SCRAMBLE_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CFG1_DE_SCRAMBLE_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CFG1_VC_MODE_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CFG1_VC_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CFG1_UNUSED0_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CFG1_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CFG1_COMPLETE_STREAM_EN_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CFG1_COMPLETE_STREAM_EN_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CFG1_COMPLETE_STREAM_FRAME_TIMING_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CFG1_COMPLETE_STREAM_FRAME_TIMING_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CFG1_MISR_EN_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CFG1_MISR_EN_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CFG1_CGC_MODE_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CFG1_CGC_MODE_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CFG1_UNUSED1_MASK 0xffffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CFG1_UNUSED1_SHIFT 0x8

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURE_CTRL 0x8b08  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURE_CTRL_LONG_PKT_CAPTURE_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURE_CTRL_LONG_PKT_CAPTURE_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURE_CTRL_SHORT_PKT_CAPTURE_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURE_CTRL_SHORT_PKT_CAPTURE_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURE_CTRL_CPHY_PKT_CAPTURE_EN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURE_CTRL_CPHY_PKT_CAPTURE_EN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURE_CTRL_UNUSED0_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURE_CTRL_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURE_CTRL_LONG_PKT_CAPTURE_VC_DT_MASK 0x7ff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURE_CTRL_LONG_PKT_CAPTURE_VC_DT_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURE_CTRL_SHORT_PKT_CAPTURE_VC_MASK 0xf8000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURE_CTRL_SHORT_PKT_CAPTURE_VC_SHIFT 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURE_CTRL_CPHY_PKT_CAPTURE_VC_DT_MASK 0x7ff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURE_CTRL_CPHY_PKT_CAPTURE_VC_DT_SHIFT 0x14
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURE_CTRL_UNUSED1_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURE_CTRL_UNUSED1_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_RST_STROBES 0x8b10  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_RST_STROBES_RST_STROBES_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_RST_STROBES_RST_STROBES_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_RST_STROBES_UNUSED0_MASK 0xffffc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_RST_STROBES_UNUSED0_SHIFT 0xe

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0 0x8b20  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_WC_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_WC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_DT_MASK 0x3f0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_DT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_VC_MASK 0x7c00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_VC_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_UNUSED0_MASK 0xf8000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_UNUSED0_SHIFT 0x1b

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_1 0x8b24  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_1_ECC_MASK 0x3f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_1_ECC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_1_UNUSED0_MASK 0xffffffc0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_1_UNUSED0_SHIFT 0x6

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0 0x8b28  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_FRAME_LINE_COUNT_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_FRAME_LINE_COUNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_DT_MASK 0x3f0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_DT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_VC_MASK 0x7c00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_VC_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_UNUSED0_MASK 0xf8000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_UNUSED0_SHIFT 0x1b

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_1 0x8b2c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_1_ECC_MASK 0x3f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_1_ECC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_1_UNUSED0_MASK 0xffffffc0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_1_UNUSED0_SHIFT 0x6

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0 0x8b30  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_WC_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_WC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_DT_MASK 0x3f0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_DT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_VC_MASK 0x7c00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_VC_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_UNUSED0_MASK 0xf8000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_UNUSED0_SHIFT 0x1b

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_1 0x8b34  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_1_ECC_MASK 0x3f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_1_ECC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_1_UNUSED0_MASK 0xffffffc0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_1_UNUSED0_SHIFT 0x6

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_FTR 0x8b38  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_FTR_EXPECTED_CRC_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_FTR_EXPECTED_CRC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_FTR_CALCULATED_CRC_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_FTR_CALCULATED_CRC_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR 0x8b3c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_WC_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_WC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_DT_MASK 0x3f0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_DT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_VC_MASK 0x7c00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_VC_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_UNUSED0_MASK 0xf8000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_UNUSED0_SHIFT 0x1b

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_LANE0_MISR 0x8b50  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_LANE0_MISR_MISR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_LANE0_MISR_MISR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_LANE1_MISR 0x8b54  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_LANE1_MISR_MISR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_LANE1_MISR_MISR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_LANE2_MISR 0x8b58  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_LANE2_MISR_MISR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_LANE2_MISR_MISR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_LANE3_MISR 0x8b5c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_LANE3_MISR_MISR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_LANE3_MISR_MISR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_TOTAL_PKTS_RCVD 0x8b60  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_TOTAL_PKTS_RCVD_TOTAL_PKTS_RCVD_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_TOTAL_PKTS_RCVD_TOTAL_PKTS_RCVD_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_STATS_ECC 0x8b64  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_STATS_ECC_TOTAL_RECOVERED_PKTS_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_STATS_ECC_TOTAL_RECOVERED_PKTS_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_STATS_ECC_TOTAL_UNRECOVERABLE_PKTS_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_STATS_ECC_TOTAL_UNRECOVERABLE_PKTS_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_TOTAL_CRC_ERRORS 0x8b68  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_TOTAL_CRC_ERRORS_TOTAL_CRC_ERRORS_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_TOTAL_CRC_ERRORS_TOTAL_CRC_ERRORS_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_TOTAL_CRC_ERRORS_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_TOTAL_CRC_ERRORS_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG0 0x8b70  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG0_LANE1_SEED_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG0_LANE1_SEED_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG0_LANE0_SEED_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG0_LANE0_SEED_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG1 0x8b74  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG1_LANE3_SEED_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG1_LANE3_SEED_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG1_LANE2_SEED_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG1_LANE2_SEED_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG0 0x8b78  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG0_LANE1_SEED_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG0_LANE1_SEED_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG0_LANE0_SEED_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG0_LANE0_SEED_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG1 0x8b7c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG1_LANE3_SEED_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG1_LANE3_SEED_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG1_LANE2_SEED_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG1_LANE2_SEED_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG0 0x8b80  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG0_LANE1_SEED_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG0_LANE1_SEED_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG0_LANE0_SEED_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG0_LANE0_SEED_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG1 0x8b84  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG1_LANE3_SEED_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG1_LANE3_SEED_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG1_LANE2_SEED_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG1_LANE2_SEED_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG0 0x8b88  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG0_LANE1_SEED_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG0_LANE1_SEED_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG0_LANE0_SEED_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG0_LANE0_SEED_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG1 0x8b8c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG1_LANE3_SEED_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG1_LANE3_SEED_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG1_LANE2_SEED_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG1_LANE2_SEED_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0 0x8c00  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_BYTE_CNTR_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_BYTE_CNTR_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_FORMAT_MEASURE_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_FORMAT_MEASURE_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_TIMESTAMP_EN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_TIMESTAMP_EN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_DROP_H_EN_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_DROP_H_EN_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_DROP_V_EN_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_DROP_V_EN_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_CROP_H_EN_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_CROP_H_EN_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_CROP_V_EN_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_CROP_V_EN_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_MISR_EN_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_MISR_EN_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_CGC_MODE_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_CGC_MODE_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_PLAIN_ALIGNMENT_MASK 0x200
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_PLAIN_ALIGNMENT_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_PLAIN_FORMAT_MASK 0xc00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_PLAIN_FORMAT_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_DT_MASK 0x3f0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_DT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_VC_MASK 0x7c00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_VC_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_DT_ID_MASK 0x18000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_DT_ID_SHIFT 0x1b
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_EARLY_EOF_EN_MASK 0x20000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_EARLY_EOF_EN_SHIFT 0x1d
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_PACKING_FORMAT_MASK 0x40000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_PACKING_FORMAT_SHIFT 0x1e
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_EN_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_EN_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG1 0x8c04  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG1_TIMESTAMP_STB_SEL_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG1_TIMESTAMP_STB_SEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG1_UNUSED0_MASK 0xfffffffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG1_UNUSED0_SHIFT 0x2

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CTRL 0x8c08  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CTRL_HALT_CMD_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CTRL_HALT_CMD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CTRL_HALT_MODE_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CTRL_HALT_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CTRL_UNUSED0_MASK 0xfffffff8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CTRL_UNUSED0_SHIFT 0x3

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_FRAME_DROP_PATTERN 0x8c0c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_FRAME_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_FRAME_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_FRAME_DROP_PERIOD 0x8c10  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_FRAME_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_FRAME_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_FRAME_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_FRAME_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PATTERN 0x8c14  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PERIOD 0x8c18  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_RPP_HCROP 0x8c1c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_RPP_HCROP_START_PIXEL_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_RPP_HCROP_START_PIXEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_RPP_HCROP_END_PIXEL_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_RPP_HCROP_END_PIXEL_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_RPP_VCROP 0x8c20  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_RPP_VCROP_START_LINE_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_RPP_VCROP_START_LINE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_RPP_VCROP_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_RPP_VCROP_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_RPP_VCROP_END_LINE_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_RPP_VCROP_END_LINE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_RPP_VCROP_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_RPP_VCROP_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_RPP_PIX_DROP_PATTERN 0x8c24  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_RPP_PIX_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_RPP_PIX_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_RPP_PIX_DROP_PERIOD 0x8c28  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_RPP_PIX_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_RPP_PIX_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_RPP_PIX_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_RPP_PIX_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_RPP_LINE_DROP_PATTERN 0x8c2c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_RPP_LINE_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_RPP_LINE_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_RPP_LINE_DROP_PERIOD 0x8c30  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_RPP_LINE_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_RPP_LINE_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_RPP_LINE_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_RPP_LINE_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_RST_STROBES 0x8c40  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_RST_STROBES_CSID_CLK_RST_STB_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_RST_STROBES_CSID_CLK_RST_STB_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_RST_STROBES_IFE_CLK_RST_STB_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_RST_STROBES_IFE_CLK_RST_STB_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_RST_STROBES_MISR_RST_STB_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_RST_STROBES_MISR_RST_STB_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_RST_STROBES_FORMAT_MEASURE_RST_STB_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_RST_STROBES_FORMAT_MEASURE_RST_STB_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_RST_STROBES_TIMESTAMP_RST_STB_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_RST_STROBES_TIMESTAMP_RST_STB_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_RST_STROBES_FRAMEDROP_RST_STB_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_RST_STROBES_FRAMEDROP_RST_STB_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_RST_STROBES_BYTE_CNTR_RST_STB_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_RST_STROBES_BYTE_CNTR_RST_STB_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_RST_STROBES_UNUSED0_MASK 0xffffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_RST_STROBES_UNUSED0_SHIFT 0x8

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_STATUS 0x8c50  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_STATUS_HALT_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_STATUS_HALT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_MISR_VAL0 0x8c54  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_MISR_VAL0_MISR_VAL_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_MISR_VAL0_MISR_VAL_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_MISR_VAL1 0x8c58  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_MISR_VAL1_MISR_VAL_63_32_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_MISR_VAL1_MISR_VAL_63_32_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_MISR_VAL2 0x8c5c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_MISR_VAL2_MISR_VAL_95_64_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_MISR_VAL2_MISR_VAL_95_64_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_MISR_VAL3 0x8c60  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_MISR_VAL3_MISR_VAL_127_96_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_MISR_VAL3_MISR_VAL_127_96_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_FORMAT_MEASURE_CFG0 0x8c70  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_FORMAT_MEASURE_CFG0_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_FORMAT_MEASURE_CFG0_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_FORMAT_MEASURE_CFG1 0x8c74  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_FORMAT_MEASURE_CFG1_NUM_PIX_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_FORMAT_MEASURE_CFG1_NUM_PIX_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_FORMAT_MEASURE_CFG1_NUM_LINES_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_FORMAT_MEASURE_CFG1_NUM_LINES_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_FORMAT_MEASURE_CFG1_UNUSED0_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_FORMAT_MEASURE_CFG1_UNUSED0_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_FORMAT_MEASURE0 0x8c78  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_FORMAT_MEASURE0_PIX_COUNT_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_FORMAT_MEASURE0_PIX_COUNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_FORMAT_MEASURE0_LINE_COUNT_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_FORMAT_MEASURE0_LINE_COUNT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_FORMAT_MEASURE0_UNUSED0_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_FORMAT_MEASURE0_UNUSED0_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_FORMAT_MEASURE1 0x8c7c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_FORMAT_MEASURE1_HBLANKING_MIN_MASK 0xfff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_FORMAT_MEASURE1_HBLANKING_MIN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_FORMAT_MEASURE1_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_FORMAT_MEASURE1_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_FORMAT_MEASURE1_HBLANKING_MAX_MASK 0xfff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_FORMAT_MEASURE1_HBLANKING_MAX_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_FORMAT_MEASURE1_UNUSED1_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_FORMAT_MEASURE1_UNUSED1_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_FORMAT_MEASURE2 0x8c80  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_FORMAT_MEASURE2_VBLANKING_COUNT_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_FORMAT_MEASURE2_VBLANKING_COUNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_FORMAT_MEASURE2_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_FORMAT_MEASURE2_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_TIMESTAMP_CURR0_SOF 0x8c90  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_TIMESTAMP_CURR1_SOF 0x8c94  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_TIMESTAMP_CURR1_SOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_TIMESTAMP_CURR1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_TIMESTAMP_PREV0_SOF 0x8c98  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_TIMESTAMP_PREV1_SOF 0x8c9c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_TIMESTAMP_PREV1_SOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_TIMESTAMP_PREV1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_TIMESTAMP_CURR0_EOF 0x8ca0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_TIMESTAMP_CURR1_EOF 0x8ca4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_TIMESTAMP_CURR1_EOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_TIMESTAMP_CURR1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_TIMESTAMP_PREV0_EOF 0x8ca8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_TIMESTAMP_PREV1_EOF 0x8cac  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_TIMESTAMP_PREV1_EOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_TIMESTAMP_PREV1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0 0x8cb0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_FORCE_OVERFLOW_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_FORCE_OVERFLOW_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_MODE_MASK 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_PADDING_ALL_ONE_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_PADDING_ALL_ONE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_ERROR_RECOVERY_CFG1 0x8cb4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_ERROR_RECOVERY_CFG1_NUM_PADDING_PIXELS_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_ERROR_RECOVERY_CFG1_NUM_PADDING_PIXELS_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_ERROR_RECOVERY_CFG1_NUM_PADDING_ROWS_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_ERROR_RECOVERY_CFG1_NUM_PADDING_ROWS_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_ERROR_RECOVERY_CFG2 0x8cb8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_ERROR_RECOVERY_CFG2_NUM_HBI_CYCLES_MASK 0xfff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_ERROR_RECOVERY_CFG2_NUM_HBI_CYCLES_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_ERROR_RECOVERY_CFG2_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_ERROR_RECOVERY_CFG2_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_ERROR_RECOVERY_CFG2_NUM_VBI_LINES_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_ERROR_RECOVERY_CFG2_NUM_VBI_LINES_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_MULTI_VCDT_CFG0 0x8cbc  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_MULTI_VCDT_CFG0_MULTI_VCDT_EN_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_MULTI_VCDT_CFG0_MULTI_VCDT_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_MULTI_VCDT_CFG0_VC1_MASK 0x7c
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_MULTI_VCDT_CFG0_VC1_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_MULTI_VCDT_CFG0_DT1_MASK 0x1f80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_MULTI_VCDT_CFG0_DT1_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_MULTI_VCDT_CFG0_TS_COMB_VCDT_EN_MASK 0x2000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_MULTI_VCDT_CFG0_TS_COMB_VCDT_EN_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_MULTI_VCDT_CFG0_VCDT_INFO_DIS_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_MULTI_VCDT_CFG0_VCDT_INFO_DIS_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_MULTI_VCDT_CFG0_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_MULTI_VCDT_CFG0_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_BYTE_CNTR_PING 0x8ce0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_BYTE_CNTR_PING_BYTE_COUNT_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_BYTE_CNTR_PING_BYTE_COUNT_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_BYTE_CNTR_PONG 0x8ce4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_BYTE_CNTR_PONG_BYTE_COUNT_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_BYTE_CNTR_PONG_BYTE_COUNT_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0 0x8d00  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_BYTE_CNTR_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_BYTE_CNTR_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_FORMAT_MEASURE_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_FORMAT_MEASURE_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_TIMESTAMP_EN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_TIMESTAMP_EN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_DROP_H_EN_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_DROP_H_EN_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_DROP_V_EN_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_DROP_V_EN_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_CROP_H_EN_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_CROP_H_EN_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_CROP_V_EN_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_CROP_V_EN_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_MISR_EN_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_MISR_EN_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_CGC_MODE_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_CGC_MODE_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_PLAIN_ALIGNMENT_MASK 0x200
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_PLAIN_ALIGNMENT_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_PLAIN_FORMAT_MASK 0xc00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_PLAIN_FORMAT_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_DT_MASK 0x3f0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_DT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_VC_MASK 0x7c00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_VC_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_DT_ID_MASK 0x18000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_DT_ID_SHIFT 0x1b
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_EARLY_EOF_EN_MASK 0x20000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_EARLY_EOF_EN_SHIFT 0x1d
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_PACKING_FORMAT_MASK 0x40000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_PACKING_FORMAT_SHIFT 0x1e
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_EN_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_EN_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG1 0x8d04  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG1_TIMESTAMP_STB_SEL_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG1_TIMESTAMP_STB_SEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG1_UNUSED0_MASK 0xfffffffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG1_UNUSED0_SHIFT 0x2

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CTRL 0x8d08  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CTRL_HALT_CMD_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CTRL_HALT_CMD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CTRL_HALT_MODE_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CTRL_HALT_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CTRL_UNUSED0_MASK 0xfffffff8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CTRL_UNUSED0_SHIFT 0x3

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_FRAME_DROP_PATTERN 0x8d0c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_FRAME_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_FRAME_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_FRAME_DROP_PERIOD 0x8d10  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_FRAME_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_FRAME_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_FRAME_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_FRAME_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PATTERN 0x8d14  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PERIOD 0x8d18  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_RPP_HCROP 0x8d1c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_RPP_HCROP_START_PIXEL_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_RPP_HCROP_START_PIXEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_RPP_HCROP_END_PIXEL_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_RPP_HCROP_END_PIXEL_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_RPP_VCROP 0x8d20  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_RPP_VCROP_START_LINE_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_RPP_VCROP_START_LINE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_RPP_VCROP_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_RPP_VCROP_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_RPP_VCROP_END_LINE_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_RPP_VCROP_END_LINE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_RPP_VCROP_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_RPP_VCROP_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_RPP_PIX_DROP_PATTERN 0x8d24  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_RPP_PIX_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_RPP_PIX_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_RPP_PIX_DROP_PERIOD 0x8d28  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_RPP_PIX_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_RPP_PIX_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_RPP_PIX_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_RPP_PIX_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_RPP_LINE_DROP_PATTERN 0x8d2c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_RPP_LINE_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_RPP_LINE_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_RPP_LINE_DROP_PERIOD 0x8d30  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_RPP_LINE_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_RPP_LINE_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_RPP_LINE_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_RPP_LINE_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_RST_STROBES 0x8d40  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_RST_STROBES_CSID_CLK_RST_STB_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_RST_STROBES_CSID_CLK_RST_STB_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_RST_STROBES_IFE_CLK_RST_STB_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_RST_STROBES_IFE_CLK_RST_STB_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_RST_STROBES_MISR_RST_STB_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_RST_STROBES_MISR_RST_STB_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_RST_STROBES_FORMAT_MEASURE_RST_STB_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_RST_STROBES_FORMAT_MEASURE_RST_STB_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_RST_STROBES_TIMESTAMP_RST_STB_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_RST_STROBES_TIMESTAMP_RST_STB_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_RST_STROBES_FRAMEDROP_RST_STB_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_RST_STROBES_FRAMEDROP_RST_STB_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_RST_STROBES_BYTE_CNTR_RST_STB_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_RST_STROBES_BYTE_CNTR_RST_STB_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_RST_STROBES_UNUSED0_MASK 0xffffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_RST_STROBES_UNUSED0_SHIFT 0x8

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_STATUS 0x8d50  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_STATUS_HALT_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_STATUS_HALT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_MISR_VAL0 0x8d54  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_MISR_VAL0_MISR_VAL_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_MISR_VAL0_MISR_VAL_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_MISR_VAL1 0x8d58  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_MISR_VAL1_MISR_VAL_63_32_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_MISR_VAL1_MISR_VAL_63_32_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_MISR_VAL2 0x8d5c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_MISR_VAL2_MISR_VAL_95_64_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_MISR_VAL2_MISR_VAL_95_64_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_MISR_VAL3 0x8d60  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_MISR_VAL3_MISR_VAL_127_96_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_MISR_VAL3_MISR_VAL_127_96_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_FORMAT_MEASURE_CFG0 0x8d70  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_FORMAT_MEASURE_CFG0_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_FORMAT_MEASURE_CFG0_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_FORMAT_MEASURE_CFG1 0x8d74  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_FORMAT_MEASURE_CFG1_NUM_PIX_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_FORMAT_MEASURE_CFG1_NUM_PIX_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_FORMAT_MEASURE_CFG1_NUM_LINES_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_FORMAT_MEASURE_CFG1_NUM_LINES_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_FORMAT_MEASURE_CFG1_UNUSED0_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_FORMAT_MEASURE_CFG1_UNUSED0_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_FORMAT_MEASURE0 0x8d78  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_FORMAT_MEASURE0_PIX_COUNT_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_FORMAT_MEASURE0_PIX_COUNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_FORMAT_MEASURE0_LINE_COUNT_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_FORMAT_MEASURE0_LINE_COUNT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_FORMAT_MEASURE0_UNUSED0_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_FORMAT_MEASURE0_UNUSED0_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_FORMAT_MEASURE1 0x8d7c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_FORMAT_MEASURE1_HBLANKING_MIN_MASK 0xfff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_FORMAT_MEASURE1_HBLANKING_MIN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_FORMAT_MEASURE1_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_FORMAT_MEASURE1_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_FORMAT_MEASURE1_HBLANKING_MAX_MASK 0xfff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_FORMAT_MEASURE1_HBLANKING_MAX_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_FORMAT_MEASURE1_UNUSED1_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_FORMAT_MEASURE1_UNUSED1_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_FORMAT_MEASURE2 0x8d80  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_FORMAT_MEASURE2_VBLANKING_COUNT_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_FORMAT_MEASURE2_VBLANKING_COUNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_FORMAT_MEASURE2_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_FORMAT_MEASURE2_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_TIMESTAMP_CURR0_SOF 0x8d90  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_TIMESTAMP_CURR1_SOF 0x8d94  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_TIMESTAMP_CURR1_SOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_TIMESTAMP_CURR1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_TIMESTAMP_PREV0_SOF 0x8d98  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_TIMESTAMP_PREV1_SOF 0x8d9c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_TIMESTAMP_PREV1_SOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_TIMESTAMP_PREV1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_TIMESTAMP_CURR0_EOF 0x8da0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_TIMESTAMP_CURR1_EOF 0x8da4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_TIMESTAMP_CURR1_EOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_TIMESTAMP_CURR1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_TIMESTAMP_PREV0_EOF 0x8da8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_TIMESTAMP_PREV1_EOF 0x8dac  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_TIMESTAMP_PREV1_EOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_TIMESTAMP_PREV1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0 0x8db0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_FORCE_OVERFLOW_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_FORCE_OVERFLOW_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_MODE_MASK 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_PADDING_ALL_ONE_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_PADDING_ALL_ONE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_ERROR_RECOVERY_CFG1 0x8db4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_ERROR_RECOVERY_CFG1_NUM_PADDING_PIXELS_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_ERROR_RECOVERY_CFG1_NUM_PADDING_PIXELS_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_ERROR_RECOVERY_CFG1_NUM_PADDING_ROWS_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_ERROR_RECOVERY_CFG1_NUM_PADDING_ROWS_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_ERROR_RECOVERY_CFG2 0x8db8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_ERROR_RECOVERY_CFG2_NUM_HBI_CYCLES_MASK 0xfff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_ERROR_RECOVERY_CFG2_NUM_HBI_CYCLES_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_ERROR_RECOVERY_CFG2_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_ERROR_RECOVERY_CFG2_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_ERROR_RECOVERY_CFG2_NUM_VBI_LINES_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_ERROR_RECOVERY_CFG2_NUM_VBI_LINES_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_MULTI_VCDT_CFG0 0x8dbc  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_MULTI_VCDT_CFG0_MULTI_VCDT_EN_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_MULTI_VCDT_CFG0_MULTI_VCDT_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_MULTI_VCDT_CFG0_VC1_MASK 0x7c
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_MULTI_VCDT_CFG0_VC1_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_MULTI_VCDT_CFG0_DT1_MASK 0x1f80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_MULTI_VCDT_CFG0_DT1_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_MULTI_VCDT_CFG0_TS_COMB_VCDT_EN_MASK 0x2000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_MULTI_VCDT_CFG0_TS_COMB_VCDT_EN_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_MULTI_VCDT_CFG0_VCDT_INFO_DIS_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_MULTI_VCDT_CFG0_VCDT_INFO_DIS_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_MULTI_VCDT_CFG0_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_MULTI_VCDT_CFG0_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_BYTE_CNTR_PING 0x8de0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_BYTE_CNTR_PING_BYTE_COUNT_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_BYTE_CNTR_PING_BYTE_COUNT_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_BYTE_CNTR_PONG 0x8de4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_BYTE_CNTR_PONG_BYTE_COUNT_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_BYTE_CNTR_PONG_BYTE_COUNT_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0 0x8e00  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_BYTE_CNTR_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_BYTE_CNTR_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_FORMAT_MEASURE_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_FORMAT_MEASURE_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_TIMESTAMP_EN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_TIMESTAMP_EN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_DROP_H_EN_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_DROP_H_EN_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_DROP_V_EN_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_DROP_V_EN_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_CROP_H_EN_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_CROP_H_EN_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_CROP_V_EN_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_CROP_V_EN_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_MISR_EN_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_MISR_EN_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_CGC_MODE_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_CGC_MODE_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_PLAIN_ALIGNMENT_MASK 0x200
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_PLAIN_ALIGNMENT_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_PLAIN_FORMAT_MASK 0xc00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_PLAIN_FORMAT_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_DT_MASK 0x3f0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_DT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_VC_MASK 0x7c00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_VC_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_DT_ID_MASK 0x18000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_DT_ID_SHIFT 0x1b
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_EARLY_EOF_EN_MASK 0x20000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_EARLY_EOF_EN_SHIFT 0x1d
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_PACKING_FORMAT_MASK 0x40000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_PACKING_FORMAT_SHIFT 0x1e
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_EN_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_EN_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG1 0x8e04  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG1_TIMESTAMP_STB_SEL_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG1_TIMESTAMP_STB_SEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG1_UNUSED0_MASK 0xfffffffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG1_UNUSED0_SHIFT 0x2

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CTRL 0x8e08  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CTRL_HALT_CMD_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CTRL_HALT_CMD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CTRL_HALT_MODE_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CTRL_HALT_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CTRL_UNUSED0_MASK 0xfffffff8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CTRL_UNUSED0_SHIFT 0x3

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_FRAME_DROP_PATTERN 0x8e0c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_FRAME_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_FRAME_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_FRAME_DROP_PERIOD 0x8e10  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_FRAME_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_FRAME_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_FRAME_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_FRAME_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PATTERN 0x8e14  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PERIOD 0x8e18  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_RPP_HCROP 0x8e1c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_RPP_HCROP_START_PIXEL_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_RPP_HCROP_START_PIXEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_RPP_HCROP_END_PIXEL_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_RPP_HCROP_END_PIXEL_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_RPP_VCROP 0x8e20  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_RPP_VCROP_START_LINE_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_RPP_VCROP_START_LINE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_RPP_VCROP_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_RPP_VCROP_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_RPP_VCROP_END_LINE_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_RPP_VCROP_END_LINE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_RPP_VCROP_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_RPP_VCROP_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_RPP_PIX_DROP_PATTERN 0x8e24  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_RPP_PIX_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_RPP_PIX_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_RPP_PIX_DROP_PERIOD 0x8e28  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_RPP_PIX_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_RPP_PIX_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_RPP_PIX_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_RPP_PIX_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_RPP_LINE_DROP_PATTERN 0x8e2c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_RPP_LINE_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_RPP_LINE_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_RPP_LINE_DROP_PERIOD 0x8e30  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_RPP_LINE_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_RPP_LINE_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_RPP_LINE_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_RPP_LINE_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_RST_STROBES 0x8e40  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_RST_STROBES_CSID_CLK_RST_STB_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_RST_STROBES_CSID_CLK_RST_STB_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_RST_STROBES_IFE_CLK_RST_STB_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_RST_STROBES_IFE_CLK_RST_STB_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_RST_STROBES_MISR_RST_STB_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_RST_STROBES_MISR_RST_STB_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_RST_STROBES_FORMAT_MEASURE_RST_STB_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_RST_STROBES_FORMAT_MEASURE_RST_STB_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_RST_STROBES_TIMESTAMP_RST_STB_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_RST_STROBES_TIMESTAMP_RST_STB_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_RST_STROBES_FRAMEDROP_RST_STB_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_RST_STROBES_FRAMEDROP_RST_STB_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_RST_STROBES_BYTE_CNTR_RST_STB_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_RST_STROBES_BYTE_CNTR_RST_STB_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_RST_STROBES_UNUSED0_MASK 0xffffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_RST_STROBES_UNUSED0_SHIFT 0x8

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_STATUS 0x8e50  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_STATUS_HALT_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_STATUS_HALT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_MISR_VAL0 0x8e54  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_MISR_VAL0_MISR_VAL_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_MISR_VAL0_MISR_VAL_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_MISR_VAL1 0x8e58  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_MISR_VAL1_MISR_VAL_63_32_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_MISR_VAL1_MISR_VAL_63_32_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_MISR_VAL2 0x8e5c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_MISR_VAL2_MISR_VAL_95_64_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_MISR_VAL2_MISR_VAL_95_64_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_MISR_VAL3 0x8e60  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_MISR_VAL3_MISR_VAL_127_96_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_MISR_VAL3_MISR_VAL_127_96_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_FORMAT_MEASURE_CFG0 0x8e70  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_FORMAT_MEASURE_CFG0_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_FORMAT_MEASURE_CFG0_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_FORMAT_MEASURE_CFG1 0x8e74  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_FORMAT_MEASURE_CFG1_NUM_PIX_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_FORMAT_MEASURE_CFG1_NUM_PIX_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_FORMAT_MEASURE_CFG1_NUM_LINES_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_FORMAT_MEASURE_CFG1_NUM_LINES_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_FORMAT_MEASURE_CFG1_UNUSED0_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_FORMAT_MEASURE_CFG1_UNUSED0_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_FORMAT_MEASURE0 0x8e78  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_FORMAT_MEASURE0_PIX_COUNT_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_FORMAT_MEASURE0_PIX_COUNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_FORMAT_MEASURE0_LINE_COUNT_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_FORMAT_MEASURE0_LINE_COUNT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_FORMAT_MEASURE0_UNUSED0_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_FORMAT_MEASURE0_UNUSED0_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_FORMAT_MEASURE1 0x8e7c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_FORMAT_MEASURE1_HBLANKING_MIN_MASK 0xfff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_FORMAT_MEASURE1_HBLANKING_MIN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_FORMAT_MEASURE1_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_FORMAT_MEASURE1_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_FORMAT_MEASURE1_HBLANKING_MAX_MASK 0xfff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_FORMAT_MEASURE1_HBLANKING_MAX_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_FORMAT_MEASURE1_UNUSED1_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_FORMAT_MEASURE1_UNUSED1_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_FORMAT_MEASURE2 0x8e80  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_FORMAT_MEASURE2_VBLANKING_COUNT_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_FORMAT_MEASURE2_VBLANKING_COUNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_FORMAT_MEASURE2_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_FORMAT_MEASURE2_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_TIMESTAMP_CURR0_SOF 0x8e90  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_TIMESTAMP_CURR1_SOF 0x8e94  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_TIMESTAMP_CURR1_SOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_TIMESTAMP_CURR1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_TIMESTAMP_PREV0_SOF 0x8e98  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_TIMESTAMP_PREV1_SOF 0x8e9c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_TIMESTAMP_PREV1_SOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_TIMESTAMP_PREV1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_TIMESTAMP_CURR0_EOF 0x8ea0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_TIMESTAMP_CURR1_EOF 0x8ea4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_TIMESTAMP_CURR1_EOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_TIMESTAMP_CURR1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_TIMESTAMP_PREV0_EOF 0x8ea8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_TIMESTAMP_PREV1_EOF 0x8eac  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_TIMESTAMP_PREV1_EOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_TIMESTAMP_PREV1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0 0x8eb0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_FORCE_OVERFLOW_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_FORCE_OVERFLOW_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_MODE_MASK 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_PADDING_ALL_ONE_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_PADDING_ALL_ONE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_ERROR_RECOVERY_CFG1 0x8eb4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_ERROR_RECOVERY_CFG1_NUM_PADDING_PIXELS_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_ERROR_RECOVERY_CFG1_NUM_PADDING_PIXELS_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_ERROR_RECOVERY_CFG1_NUM_PADDING_ROWS_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_ERROR_RECOVERY_CFG1_NUM_PADDING_ROWS_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_ERROR_RECOVERY_CFG2 0x8eb8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_ERROR_RECOVERY_CFG2_NUM_HBI_CYCLES_MASK 0xfff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_ERROR_RECOVERY_CFG2_NUM_HBI_CYCLES_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_ERROR_RECOVERY_CFG2_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_ERROR_RECOVERY_CFG2_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_ERROR_RECOVERY_CFG2_NUM_VBI_LINES_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_ERROR_RECOVERY_CFG2_NUM_VBI_LINES_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_MULTI_VCDT_CFG0 0x8ebc  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_MULTI_VCDT_CFG0_MULTI_VCDT_EN_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_MULTI_VCDT_CFG0_MULTI_VCDT_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_MULTI_VCDT_CFG0_VC1_MASK 0x7c
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_MULTI_VCDT_CFG0_VC1_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_MULTI_VCDT_CFG0_DT1_MASK 0x1f80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_MULTI_VCDT_CFG0_DT1_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_MULTI_VCDT_CFG0_TS_COMB_VCDT_EN_MASK 0x2000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_MULTI_VCDT_CFG0_TS_COMB_VCDT_EN_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_MULTI_VCDT_CFG0_VCDT_INFO_DIS_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_MULTI_VCDT_CFG0_VCDT_INFO_DIS_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_MULTI_VCDT_CFG0_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_MULTI_VCDT_CFG0_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_BYTE_CNTR_PING 0x8ee0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_BYTE_CNTR_PING_BYTE_COUNT_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_BYTE_CNTR_PING_BYTE_COUNT_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_BYTE_CNTR_PONG 0x8ee4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_BYTE_CNTR_PONG_BYTE_COUNT_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_BYTE_CNTR_PONG_BYTE_COUNT_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0 0x8f00  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_BYTE_CNTR_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_BYTE_CNTR_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_FORMAT_MEASURE_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_FORMAT_MEASURE_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_TIMESTAMP_EN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_TIMESTAMP_EN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_DROP_H_EN_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_DROP_H_EN_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_DROP_V_EN_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_DROP_V_EN_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_CROP_H_EN_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_CROP_H_EN_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_CROP_V_EN_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_CROP_V_EN_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_MISR_EN_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_MISR_EN_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_CGC_MODE_MASK 0x100
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_CGC_MODE_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_PLAIN_ALIGNMENT_MASK 0x200
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_PLAIN_ALIGNMENT_SHIFT 0x9
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_PLAIN_FORMAT_MASK 0xc00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_PLAIN_FORMAT_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_DT_MASK 0x3f0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_DT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_VC_MASK 0x7c00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_VC_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_DT_ID_MASK 0x18000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_DT_ID_SHIFT 0x1b
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_EARLY_EOF_EN_MASK 0x20000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_EARLY_EOF_EN_SHIFT 0x1d
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_PACKING_FORMAT_MASK 0x40000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_PACKING_FORMAT_SHIFT 0x1e
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_EN_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_EN_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG1 0x8f04  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG1_TIMESTAMP_STB_SEL_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG1_TIMESTAMP_STB_SEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG1_UNUSED0_MASK 0xfffffffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG1_UNUSED0_SHIFT 0x2

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CTRL 0x8f08  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CTRL_HALT_CMD_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CTRL_HALT_CMD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CTRL_HALT_MODE_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CTRL_HALT_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CTRL_UNUSED0_MASK 0xfffffff8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CTRL_UNUSED0_SHIFT 0x3

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_FRAME_DROP_PATTERN 0x8f0c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_FRAME_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_FRAME_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_FRAME_DROP_PERIOD 0x8f10  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_FRAME_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_FRAME_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_FRAME_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_FRAME_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_IRQ_SUBSAMPLE_PATTERN 0x8f14  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_IRQ_SUBSAMPLE_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_IRQ_SUBSAMPLE_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_IRQ_SUBSAMPLE_PERIOD 0x8f18  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_IRQ_SUBSAMPLE_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_IRQ_SUBSAMPLE_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_IRQ_SUBSAMPLE_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_IRQ_SUBSAMPLE_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_RPP_HCROP 0x8f1c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_RPP_HCROP_START_PIXEL_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_RPP_HCROP_START_PIXEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_RPP_HCROP_END_PIXEL_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_RPP_HCROP_END_PIXEL_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_RPP_VCROP 0x8f20  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_RPP_VCROP_START_LINE_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_RPP_VCROP_START_LINE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_RPP_VCROP_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_RPP_VCROP_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_RPP_VCROP_END_LINE_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_RPP_VCROP_END_LINE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_RPP_VCROP_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_RPP_VCROP_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_RPP_PIX_DROP_PATTERN 0x8f24  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_RPP_PIX_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_RPP_PIX_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_RPP_PIX_DROP_PERIOD 0x8f28  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_RPP_PIX_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_RPP_PIX_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_RPP_PIX_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_RPP_PIX_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_RPP_LINE_DROP_PATTERN 0x8f2c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_RPP_LINE_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_RPP_LINE_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_RPP_LINE_DROP_PERIOD 0x8f30  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_RPP_LINE_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_RPP_LINE_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_RPP_LINE_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_RPP_LINE_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_YUV_CHROMA_CONVERSION 0x8f34  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_YUV_CHROMA_CONVERSION_COMPONENT_SWAP_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_YUV_CHROMA_CONVERSION_COMPONENT_SWAP_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_YUV_CHROMA_CONVERSION_ROUNDING_MODE_MASK 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_YUV_CHROMA_CONVERSION_ROUNDING_MODE_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_YUV_CHROMA_CONVERSION_EN_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_YUV_CHROMA_CONVERSION_EN_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_YUV_CHROMA_CONVERSION_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_YUV_CHROMA_CONVERSION_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_RST_STROBES 0x8f40  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_RST_STROBES_CSID_CLK_RST_STB_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_RST_STROBES_CSID_CLK_RST_STB_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_RST_STROBES_IFE_CLK_RST_STB_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_RST_STROBES_IFE_CLK_RST_STB_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_RST_STROBES_MISR_RST_STB_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_RST_STROBES_MISR_RST_STB_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_RST_STROBES_FORMAT_MEASURE_RST_STB_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_RST_STROBES_FORMAT_MEASURE_RST_STB_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_RST_STROBES_TIMESTAMP_RST_STB_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_RST_STROBES_TIMESTAMP_RST_STB_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_RST_STROBES_FRAMEDROP_RST_STB_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_RST_STROBES_FRAMEDROP_RST_STB_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_MASK 0x40
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_RST_STROBES_BYTE_CNTR_RST_STB_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_RST_STROBES_BYTE_CNTR_RST_STB_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_RST_STROBES_UNUSED0_MASK 0xffffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_RST_STROBES_UNUSED0_SHIFT 0x8

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_STATUS 0x8f50  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_STATUS_HALT_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_STATUS_HALT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_MISR_VAL0 0x8f54  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_MISR_VAL0_MISR_VAL_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_MISR_VAL0_MISR_VAL_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_MISR_VAL1 0x8f58  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_MISR_VAL1_MISR_VAL_63_32_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_MISR_VAL1_MISR_VAL_63_32_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_MISR_VAL2 0x8f5c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_MISR_VAL2_MISR_VAL_95_64_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_MISR_VAL2_MISR_VAL_95_64_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_MISR_VAL3 0x8f60  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_MISR_VAL3_MISR_VAL_127_96_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_MISR_VAL3_MISR_VAL_127_96_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_FORMAT_MEASURE_CFG0 0x8f70  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_FORMAT_MEASURE_CFG0_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_FORMAT_MEASURE_CFG0_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_FORMAT_MEASURE_CFG1 0x8f74  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_FORMAT_MEASURE_CFG1_NUM_PIX_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_FORMAT_MEASURE_CFG1_NUM_PIX_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_FORMAT_MEASURE_CFG1_NUM_LINES_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_FORMAT_MEASURE_CFG1_NUM_LINES_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_FORMAT_MEASURE_CFG1_UNUSED0_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_FORMAT_MEASURE_CFG1_UNUSED0_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_FORMAT_MEASURE0 0x8f78  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_FORMAT_MEASURE0_PIX_COUNT_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_FORMAT_MEASURE0_PIX_COUNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_FORMAT_MEASURE0_LINE_COUNT_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_FORMAT_MEASURE0_LINE_COUNT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_FORMAT_MEASURE0_UNUSED0_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_FORMAT_MEASURE0_UNUSED0_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_FORMAT_MEASURE1 0x8f7c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_FORMAT_MEASURE1_HBLANKING_MIN_MASK 0xfff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_FORMAT_MEASURE1_HBLANKING_MIN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_FORMAT_MEASURE1_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_FORMAT_MEASURE1_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_FORMAT_MEASURE1_HBLANKING_MAX_MASK 0xfff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_FORMAT_MEASURE1_HBLANKING_MAX_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_FORMAT_MEASURE1_UNUSED1_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_FORMAT_MEASURE1_UNUSED1_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_FORMAT_MEASURE2 0x8f80  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_FORMAT_MEASURE2_VBLANKING_COUNT_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_FORMAT_MEASURE2_VBLANKING_COUNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_FORMAT_MEASURE2_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_FORMAT_MEASURE2_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_TIMESTAMP_CURR0_SOF 0x8f90  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_TIMESTAMP_CURR1_SOF 0x8f94  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_TIMESTAMP_CURR1_SOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_TIMESTAMP_CURR1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_TIMESTAMP_PREV0_SOF 0x8f98  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_TIMESTAMP_PREV1_SOF 0x8f9c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_TIMESTAMP_PREV1_SOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_TIMESTAMP_PREV1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_TIMESTAMP_CURR0_EOF 0x8fa0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_TIMESTAMP_CURR1_EOF 0x8fa4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_TIMESTAMP_CURR1_EOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_TIMESTAMP_CURR1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_TIMESTAMP_PREV0_EOF 0x8fa8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_TIMESTAMP_PREV1_EOF 0x8fac  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_TIMESTAMP_PREV1_EOF_UNUSED0_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_TIMESTAMP_PREV1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0 0x8fb0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0_FORCE_OVERFLOW_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0_FORCE_OVERFLOW_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_MODE_MASK 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0_PADDING_ALL_ONE_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0_PADDING_ALL_ONE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_ERROR_RECOVERY_CFG1 0x8fb4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_ERROR_RECOVERY_CFG1_NUM_PADDING_PIXELS_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_ERROR_RECOVERY_CFG1_NUM_PADDING_PIXELS_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_ERROR_RECOVERY_CFG1_NUM_PADDING_ROWS_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_ERROR_RECOVERY_CFG1_NUM_PADDING_ROWS_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_ERROR_RECOVERY_CFG2 0x8fb8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_ERROR_RECOVERY_CFG2_NUM_HBI_CYCLES_MASK 0xfff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_ERROR_RECOVERY_CFG2_NUM_HBI_CYCLES_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_ERROR_RECOVERY_CFG2_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_ERROR_RECOVERY_CFG2_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_ERROR_RECOVERY_CFG2_NUM_VBI_LINES_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_ERROR_RECOVERY_CFG2_NUM_VBI_LINES_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_MULTI_VCDT_CFG0 0x8fbc  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_MULTI_VCDT_CFG0_MULTI_VCDT_EN_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_MULTI_VCDT_CFG0_MULTI_VCDT_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_MULTI_VCDT_CFG0_VC1_MASK 0x7c
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_MULTI_VCDT_CFG0_VC1_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_MULTI_VCDT_CFG0_DT1_MASK 0x1f80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_MULTI_VCDT_CFG0_DT1_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_MULTI_VCDT_CFG0_TS_COMB_VCDT_EN_MASK 0x2000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_MULTI_VCDT_CFG0_TS_COMB_VCDT_EN_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_MULTI_VCDT_CFG0_VCDT_INFO_DIS_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_MULTI_VCDT_CFG0_VCDT_INFO_DIS_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_MULTI_VCDT_CFG0_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_MULTI_VCDT_CFG0_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_BYTE_CNTR_PING 0x8fe0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_BYTE_CNTR_PING_BYTE_COUNT_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_BYTE_CNTR_PING_BYTE_COUNT_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_BYTE_CNTR_PONG 0x8fe4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_BYTE_CNTR_PONG_BYTE_COUNT_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_BYTE_CNTR_PONG_BYTE_COUNT_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CTRL 0x9000  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CTRL_TEST_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CTRL_TEST_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CTRL_FS_PKT_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CTRL_FS_PKT_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CTRL_FE_PKT_EN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CTRL_FE_PKT_EN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CTRL_PHY_SEL_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CTRL_PHY_SEL_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CTRL_NUM_ACTIVE_LANES_MASK 0x30
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CTRL_NUM_ACTIVE_LANES_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CTRL_UNUSED0_MASK 0xc0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CTRL_UNUSED0_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CTRL_CYCLES_BETWEEN_PKTS_MASK 0x3ff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CTRL_CYCLES_BETWEEN_PKTS_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CTRL_UNUSED1_MASK 0xc0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CTRL_UNUSED1_SHIFT 0x12
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CTRL_NUM_TRAIL_BYTES_MASK 0x3ff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CTRL_NUM_TRAIL_BYTES_SHIFT 0x14
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CTRL_UNUSED2_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CTRL_UNUSED2_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_VC_CFG0 0x9004  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_VC_CFG0_VC_NUM_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_VC_CFG0_VC_NUM_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_VC_CFG0_UNUSED0_MASK 0xf0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_VC_CFG0_UNUSED0_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_VC_CFG0_NUM_ACTIVE_DTS_MASK 0x300
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_VC_CFG0_NUM_ACTIVE_DTS_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_VC_CFG0_LINE_INTERLEAVING_MODE_MASK 0xc00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_VC_CFG0_LINE_INTERLEAVING_MODE_SHIFT 0xa
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_VC_CFG0_UNUSED1_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_VC_CFG0_UNUSED1_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_VC_CFG0_NUM_FRAMES_MASK 0xff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_VC_CFG0_NUM_FRAMES_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_VC_CFG0_UNUSED2_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_VC_CFG0_UNUSED2_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_VC_CFG1 0x9008  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_VC_CFG1_H_BLANKING_COUNT_MASK 0x7ff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_VC_CFG1_H_BLANKING_COUNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_VC_CFG1_UNUSED0_MASK 0x800
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_VC_CFG1_UNUSED0_SHIFT 0xb
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_VC_CFG1_V_BLANKING_COUNT_MASK 0x3ff000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_VC_CFG1_V_BLANKING_COUNT_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_VC_CFG1_UNUSED1_MASK 0xc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_VC_CFG1_UNUSED1_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_VC_CFG1_V_BLANK_FRAME_WIDTH_SEL_MASK 0x3000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_VC_CFG1_V_BLANK_FRAME_WIDTH_SEL_SHIFT 0x18
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_VC_CFG1_UNUSED2_MASK 0xfc000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_VC_CFG1_UNUSED2_SHIFT 0x1a

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_LFSR_SEED 0x900c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_LFSR_SEED_SEED_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_LFSR_SEED_SEED_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_0_CFG_0 0x9010  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_0_CFG_0_FRAME_HEIGHT_MASK 0x7fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_0_CFG_0_FRAME_HEIGHT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_0_CFG_0_UNUSED0_MASK 0x8000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_0_CFG_0_UNUSED0_SHIFT 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_0_CFG_0_FRAME_WIDTH_MASK 0x7fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_0_CFG_0_FRAME_WIDTH_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_0_CFG_0_UNUSED1_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_0_CFG_0_UNUSED1_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_0_CFG_1 0x9014  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_0_CFG_1_DATA_TYPE_MASK 0x3f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_0_CFG_1_DATA_TYPE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_0_CFG_1_UNUSED0_MASK 0xc0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_0_CFG_1_UNUSED0_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_0_CFG_1_ECC_XOR_MASK_MASK 0x3f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_0_CFG_1_ECC_XOR_MASK_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_0_CFG_1_UNUSED1_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_0_CFG_1_UNUSED1_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_0_CFG_1_CRC_XOR_MASK_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_0_CFG_1_CRC_XOR_MASK_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_0_CFG_2 0x9018  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_0_CFG_2_PAYLOAD_MODE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_0_CFG_2_PAYLOAD_MODE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_0_CFG_2_USER_SPECIFIED_PAYLOAD_MASK 0xff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_0_CFG_2_USER_SPECIFIED_PAYLOAD_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_0_CFG_2_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_0_CFG_2_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_0_CFG_2_ENCODE_FORMAT_MASK 0xf0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_0_CFG_2_ENCODE_FORMAT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_0_CFG_2_UNUSED1_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_0_CFG_2_UNUSED1_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_1_CFG_0 0x901c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_1_CFG_0_FRAME_HEIGHT_MASK 0x7fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_1_CFG_0_FRAME_HEIGHT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_1_CFG_0_UNUSED0_MASK 0x8000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_1_CFG_0_UNUSED0_SHIFT 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_1_CFG_0_FRAME_WIDTH_MASK 0x7fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_1_CFG_0_FRAME_WIDTH_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_1_CFG_0_UNUSED1_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_1_CFG_0_UNUSED1_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_1_CFG_1 0x9020  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_1_CFG_1_DATA_TYPE_MASK 0x3f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_1_CFG_1_DATA_TYPE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_1_CFG_1_UNUSED0_MASK 0xc0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_1_CFG_1_UNUSED0_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_1_CFG_1_ECC_XOR_MASK_MASK 0x3f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_1_CFG_1_ECC_XOR_MASK_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_1_CFG_1_UNUSED1_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_1_CFG_1_UNUSED1_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_1_CFG_1_CRC_XOR_MASK_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_1_CFG_1_CRC_XOR_MASK_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_1_CFG_2 0x9024  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_1_CFG_2_PAYLOAD_MODE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_1_CFG_2_PAYLOAD_MODE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_1_CFG_2_USER_SPECIFIED_PAYLOAD_MASK 0xff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_1_CFG_2_USER_SPECIFIED_PAYLOAD_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_1_CFG_2_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_1_CFG_2_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_1_CFG_2_ENCODE_FORMAT_MASK 0xf0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_1_CFG_2_ENCODE_FORMAT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_1_CFG_2_UNUSED1_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_1_CFG_2_UNUSED1_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_2_CFG_0 0x9028  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_2_CFG_0_FRAME_HEIGHT_MASK 0x7fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_2_CFG_0_FRAME_HEIGHT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_2_CFG_0_UNUSED0_MASK 0x8000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_2_CFG_0_UNUSED0_SHIFT 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_2_CFG_0_FRAME_WIDTH_MASK 0x7fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_2_CFG_0_FRAME_WIDTH_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_2_CFG_0_UNUSED1_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_2_CFG_0_UNUSED1_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_2_CFG_1 0x902c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_2_CFG_1_DATA_TYPE_MASK 0x3f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_2_CFG_1_DATA_TYPE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_2_CFG_1_UNUSED0_MASK 0xc0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_2_CFG_1_UNUSED0_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_2_CFG_1_ECC_XOR_MASK_MASK 0x3f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_2_CFG_1_ECC_XOR_MASK_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_2_CFG_1_UNUSED1_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_2_CFG_1_UNUSED1_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_2_CFG_1_CRC_XOR_MASK_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_2_CFG_1_CRC_XOR_MASK_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_2_CFG_2 0x9030  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_2_CFG_2_PAYLOAD_MODE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_2_CFG_2_PAYLOAD_MODE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_2_CFG_2_USER_SPECIFIED_PAYLOAD_MASK 0xff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_2_CFG_2_USER_SPECIFIED_PAYLOAD_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_2_CFG_2_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_2_CFG_2_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_2_CFG_2_ENCODE_FORMAT_MASK 0xf0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_2_CFG_2_ENCODE_FORMAT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_2_CFG_2_UNUSED1_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_2_CFG_2_UNUSED1_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_3_CFG_0 0x9034  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_3_CFG_0_FRAME_HEIGHT_MASK 0x7fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_3_CFG_0_FRAME_HEIGHT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_3_CFG_0_UNUSED0_MASK 0x8000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_3_CFG_0_UNUSED0_SHIFT 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_3_CFG_0_FRAME_WIDTH_MASK 0x7fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_3_CFG_0_FRAME_WIDTH_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_3_CFG_0_UNUSED1_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_3_CFG_0_UNUSED1_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_3_CFG_1 0x9038  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_3_CFG_1_DATA_TYPE_MASK 0x3f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_3_CFG_1_DATA_TYPE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_3_CFG_1_UNUSED0_MASK 0xc0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_3_CFG_1_UNUSED0_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_3_CFG_1_ECC_XOR_MASK_MASK 0x3f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_3_CFG_1_ECC_XOR_MASK_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_3_CFG_1_UNUSED1_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_3_CFG_1_UNUSED1_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_3_CFG_1_CRC_XOR_MASK_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_3_CFG_1_CRC_XOR_MASK_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_3_CFG_2 0x903c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_3_CFG_2_PAYLOAD_MODE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_3_CFG_2_PAYLOAD_MODE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_3_CFG_2_USER_SPECIFIED_PAYLOAD_MASK 0xff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_3_CFG_2_USER_SPECIFIED_PAYLOAD_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_3_CFG_2_UNUSED0_MASK 0xf000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_3_CFG_2_UNUSED0_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_3_CFG_2_ENCODE_FORMAT_MASK 0xf0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_3_CFG_2_ENCODE_FORMAT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_3_CFG_2_UNUSED1_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_3_CFG_2_UNUSED1_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_COLOR_BARS_CFG 0x9040  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_COLOR_BARS_CFG_UNICOLOR_BAR_SEL_MASK 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_COLOR_BARS_CFG_UNICOLOR_BAR_SEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_COLOR_BARS_CFG_UNUSED0_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_COLOR_BARS_CFG_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_COLOR_BARS_CFG_UNICOLOR_BAR_EN_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_COLOR_BARS_CFG_UNICOLOR_BAR_EN_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_COLOR_BARS_CFG_SPLIT_EN_MASK 0x20
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_COLOR_BARS_CFG_SPLIT_EN_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_COLOR_BARS_CFG_UNUSED1_MASK 0xc0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_COLOR_BARS_CFG_UNUSED1_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_COLOR_BARS_CFG_ROTATE_PERIOD_MASK 0x3f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_COLOR_BARS_CFG_ROTATE_PERIOD_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_COLOR_BARS_CFG_UNUSED2_MASK 0xffffc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_COLOR_BARS_CFG_UNUSED2_SHIFT 0xe

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_COLOR_BOX_CFG 0x9044  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_COLOR_BOX_CFG_MODE_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_COLOR_BOX_CFG_MODE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_COLOR_BOX_CFG_PATTERN_SEL_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_COLOR_BOX_CFG_PATTERN_SEL_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_COLOR_BOX_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_COLOR_BOX_CFG_UNUSED0_SHIFT 0x3

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_COMMON_GEN_CFG 0x9048  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_COMMON_GEN_CFG_PIX_PATTERN_MASK 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_COMMON_GEN_CFG_PIX_PATTERN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_COMMON_GEN_CFG_UNUSED0_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_COMMON_GEN_CFG_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_COMMON_GEN_CFG_GAIN_MASK 0xf0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_COMMON_GEN_CFG_GAIN_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_COMMON_GEN_CFG_NUM_NOISE_BITS_MASK 0xf00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_COMMON_GEN_CFG_NUM_NOISE_BITS_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_COMMON_GEN_CFG_NOISE_EN_MASK 0x1000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_COMMON_GEN_CFG_NOISE_EN_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_COMMON_GEN_CFG_UNUSED1_MASK 0xffffe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_COMMON_GEN_CFG_UNUSED1_SHIFT 0xd

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN0_CFG 0x9050  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN0_CFG_MODE_MASK 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN0_CFG_MODE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN0_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN0_CFG_UNUSED0_SHIFT 0x3

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN0_X0 0x9054  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN0_X0_X0_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN0_X0_X0_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN0_X0_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN0_X0_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN0_X1 0x9058  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN0_X1_X1_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN0_X1_X1_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN0_X1_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN0_X1_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN0_X2 0x905c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN0_X2_X2_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN0_X2_X2_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN0_X2_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN0_X2_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN0_XY 0x9060  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN0_XY_XY_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN0_XY_XY_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN0_XY_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN0_XY_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN0_Y1 0x9064  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN0_Y1_Y1_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN0_Y1_Y1_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN0_Y1_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN0_Y1_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN0_Y2 0x9068  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN0_Y2_Y2_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN0_Y2_Y2_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN0_Y2_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN0_Y2_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN1_CFG 0x9070  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN1_CFG_MODE_MASK 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN1_CFG_MODE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN1_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN1_CFG_UNUSED0_SHIFT 0x3

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN1_X0 0x9074  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN1_X0_X0_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN1_X0_X0_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN1_X0_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN1_X0_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN1_X1 0x9078  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN1_X1_X1_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN1_X1_X1_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN1_X1_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN1_X1_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN1_X2 0x907c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN1_X2_X2_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN1_X2_X2_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN1_X2_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN1_X2_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN1_XY 0x9080  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN1_XY_XY_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN1_XY_XY_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN1_XY_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN1_XY_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN1_Y1 0x9084  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN1_Y1_Y1_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN1_Y1_Y1_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN1_Y1_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN1_Y1_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN1_Y2 0x9088  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN1_Y2_Y2_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN1_Y2_Y2_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN1_Y2_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN1_Y2_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN2_CFG 0x9090  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN2_CFG_MODE_MASK 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN2_CFG_MODE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN2_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN2_CFG_UNUSED0_SHIFT 0x3

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN2_X0 0x9094  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN2_X0_X0_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN2_X0_X0_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN2_X0_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN2_X0_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN2_X1 0x9098  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN2_X1_X1_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN2_X1_X1_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN2_X1_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN2_X1_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN2_X2 0x909c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN2_X2_X2_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN2_X2_X2_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN2_X2_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN2_X2_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN2_XY 0x90a0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN2_XY_XY_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN2_XY_XY_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN2_XY_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN2_XY_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN2_Y1 0x90a4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN2_Y1_Y1_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN2_Y1_Y1_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN2_Y1_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN2_Y1_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN2_Y2 0x90a8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN2_Y2_Y2_MASK 0xfffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN2_Y2_Y2_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN2_Y2_UNUSED0_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN2_Y2_UNUSED0_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_HW_VERSION 0x9a00  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_HW_VERSION_STEP_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_HW_VERSION_STEP_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_HW_VERSION_REV_MASK 0xfff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_HW_VERSION_REV_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_HW_STATUS 0x9a04  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_MODULE_CFG 0x9a60  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_MODULE_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_MODULE_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_MODULE_CFG_UNUSED0_MASK 0xffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_MODULE_CFG_STRIPE_LOC_MASK 0x300000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_MODULE_CFG_STRIPE_LOC_SHIFT 0x14
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_MODULE_CFG_UNUSED1_MASK 0xc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_MODULE_CFG_UNUSED1_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_MODULE_CFG_PIXEL_PATTERN_MASK 0x7000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_MODULE_CFG_PIXEL_PATTERN_SHIFT 0x18
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_MODULE_CFG_UNUSED2_MASK 0xf8000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_MODULE_CFG_UNUSED2_SHIFT 0x1b

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_PERIOD_CFG 0x9a68  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_PERIOD_CFG_IRQ_SUBSAMPLE_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_PERIOD_CFG_IRQ_SUBSAMPLE_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_PERIOD_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_PERIOD_CFG_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_IRQ_SUBSAMPLE_PATTERN_CFG 0x9a6c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_IRQ_SUBSAMPLE_PATTERN_CFG_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_IRQ_SUBSAMPLE_PATTERN_CFG_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_EPOCH_IRQ_CFG 0x9a70  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_EPOCH_IRQ_CFG_EPOCH0_LINE_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_EPOCH_IRQ_CFG_EPOCH0_LINE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_EPOCH_IRQ_CFG_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_EPOCH_IRQ_CFG_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_EPOCH_IRQ_CFG_EPOCH1_LINE_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_EPOCH_IRQ_CFG_EPOCH1_LINE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_EPOCH_IRQ_CFG_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_EPOCH_IRQ_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_DEBUG_1 0x9bf0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_DEBUG_1_STATUS_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_DEBUG_1_STATUS_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_DEBUG_0 0x9bf4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_DEBUG_0_FRAME_WIDTH_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_DEBUG_0_FRAME_WIDTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_DEBUG_0_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_DEBUG_0_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_DEBUG_0_FRAME_HEIGHT_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_DEBUG_0_FRAME_HEIGHT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_DEBUG_0_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_DEBUG_0_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_TEST_BUS_CTRL 0x9bf8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_SPARE 0x9bfc  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_SPARE_SPARE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_SPARE_SPARE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_HW_VERSION 0x9c00  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_HW_VERSION_STEP_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_HW_VERSION_STEP_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_HW_VERSION_REV_MASK 0xfff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_HW_VERSION_REV_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_HW_STATUS 0x9c04  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_MODULE_CFG 0x9c60  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_MODULE_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_MODULE_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_MODULE_CFG_UNUSED0_MASK 0xffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_MODULE_CFG_STRIPE_LOC_MASK 0x300000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_MODULE_CFG_STRIPE_LOC_SHIFT 0x14
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_MODULE_CFG_UNUSED1_MASK 0xc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_MODULE_CFG_UNUSED1_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_MODULE_CFG_PIXEL_PATTERN_MASK 0x7000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_MODULE_CFG_PIXEL_PATTERN_SHIFT 0x18
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_MODULE_CFG_UNUSED2_MASK 0xf8000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_MODULE_CFG_UNUSED2_SHIFT 0x1b

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_PERIOD_CFG 0x9c68  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_PERIOD_CFG_IRQ_SUBSAMPLE_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_PERIOD_CFG_IRQ_SUBSAMPLE_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_PERIOD_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_PERIOD_CFG_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_IRQ_SUBSAMPLE_PATTERN_CFG 0x9c6c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_IRQ_SUBSAMPLE_PATTERN_CFG_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_IRQ_SUBSAMPLE_PATTERN_CFG_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_EPOCH_IRQ_CFG 0x9c70  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_EPOCH_IRQ_CFG_EPOCH0_LINE_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_EPOCH_IRQ_CFG_EPOCH0_LINE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_EPOCH_IRQ_CFG_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_EPOCH_IRQ_CFG_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_EPOCH_IRQ_CFG_EPOCH1_LINE_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_EPOCH_IRQ_CFG_EPOCH1_LINE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_EPOCH_IRQ_CFG_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_EPOCH_IRQ_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_DEBUG_1 0x9df0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_DEBUG_1_STATUS_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_DEBUG_1_STATUS_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_DEBUG_0 0x9df4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_DEBUG_0_FRAME_WIDTH_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_DEBUG_0_FRAME_WIDTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_DEBUG_0_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_DEBUG_0_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_DEBUG_0_FRAME_HEIGHT_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_DEBUG_0_FRAME_HEIGHT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_DEBUG_0_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_DEBUG_0_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_TEST_BUS_CTRL 0x9df8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_SPARE 0x9dfc  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_SPARE_SPARE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_SPARE_SPARE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_HW_VERSION 0x9e00  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_HW_VERSION_STEP_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_HW_VERSION_STEP_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_HW_VERSION_REV_MASK 0xfff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_HW_VERSION_REV_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_HW_STATUS 0x9e04  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_MODULE_CFG 0x9e60  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_MODULE_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_MODULE_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_MODULE_CFG_UNUSED0_MASK 0xffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_MODULE_CFG_STRIPE_LOC_MASK 0x300000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_MODULE_CFG_STRIPE_LOC_SHIFT 0x14
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_MODULE_CFG_UNUSED1_MASK 0xc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_MODULE_CFG_UNUSED1_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_MODULE_CFG_PIXEL_PATTERN_MASK 0x7000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_MODULE_CFG_PIXEL_PATTERN_SHIFT 0x18
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_MODULE_CFG_UNUSED2_MASK 0xf8000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_MODULE_CFG_UNUSED2_SHIFT 0x1b

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_PERIOD_CFG 0x9e68  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_PERIOD_CFG_IRQ_SUBSAMPLE_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_PERIOD_CFG_IRQ_SUBSAMPLE_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_PERIOD_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_PERIOD_CFG_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_IRQ_SUBSAMPLE_PATTERN_CFG 0x9e6c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_IRQ_SUBSAMPLE_PATTERN_CFG_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_IRQ_SUBSAMPLE_PATTERN_CFG_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_EPOCH_IRQ_CFG 0x9e70  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_EPOCH_IRQ_CFG_EPOCH0_LINE_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_EPOCH_IRQ_CFG_EPOCH0_LINE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_EPOCH_IRQ_CFG_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_EPOCH_IRQ_CFG_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_EPOCH_IRQ_CFG_EPOCH1_LINE_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_EPOCH_IRQ_CFG_EPOCH1_LINE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_EPOCH_IRQ_CFG_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_EPOCH_IRQ_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_DEBUG_1 0x9ff0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_DEBUG_1_STATUS_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_DEBUG_1_STATUS_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_DEBUG_0 0x9ff4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_DEBUG_0_FRAME_WIDTH_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_DEBUG_0_FRAME_WIDTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_DEBUG_0_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_DEBUG_0_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_DEBUG_0_FRAME_HEIGHT_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_DEBUG_0_FRAME_HEIGHT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_DEBUG_0_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_DEBUG_0_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_TEST_BUS_CTRL 0x9ff8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_SPARE 0x9ffc  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_SPARE_SPARE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_SPARE_SPARE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_HW_VERSION 0xa000  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_HW_VERSION_STEP_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_HW_VERSION_STEP_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_HW_VERSION_REV_MASK 0xfff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_HW_VERSION_REV_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_HW_STATUS 0xa004  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_MODULE_CFG 0xa060  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_MODULE_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_MODULE_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_MODULE_CFG_UNUSED0_MASK 0xffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_MODULE_CFG_STRIPE_LOC_MASK 0x300000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_MODULE_CFG_STRIPE_LOC_SHIFT 0x14
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_MODULE_CFG_UNUSED1_MASK 0xc00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_MODULE_CFG_UNUSED1_SHIFT 0x16
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_MODULE_CFG_PIXEL_PATTERN_MASK 0x7000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_MODULE_CFG_PIXEL_PATTERN_SHIFT 0x18
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_MODULE_CFG_UNUSED2_MASK 0xf8000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_MODULE_CFG_UNUSED2_SHIFT 0x1b

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_PERIOD_CFG 0xa068  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_PERIOD_CFG_IRQ_SUBSAMPLE_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_PERIOD_CFG_IRQ_SUBSAMPLE_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_PERIOD_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_PERIOD_CFG_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_IRQ_SUBSAMPLE_PATTERN_CFG 0xa06c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_IRQ_SUBSAMPLE_PATTERN_CFG_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_IRQ_SUBSAMPLE_PATTERN_CFG_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_EPOCH_IRQ_CFG 0xa070  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_EPOCH_IRQ_CFG_EPOCH0_LINE_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_EPOCH_IRQ_CFG_EPOCH0_LINE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_EPOCH_IRQ_CFG_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_EPOCH_IRQ_CFG_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_EPOCH_IRQ_CFG_EPOCH1_LINE_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_EPOCH_IRQ_CFG_EPOCH1_LINE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_EPOCH_IRQ_CFG_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_EPOCH_IRQ_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_DEBUG_1 0xa1f0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_DEBUG_1_STATUS_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_DEBUG_1_STATUS_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_DEBUG_0 0xa1f4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_DEBUG_0_FRAME_WIDTH_MASK 0x3fff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_DEBUG_0_FRAME_WIDTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_DEBUG_0_UNUSED0_MASK 0xc000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_DEBUG_0_UNUSED0_SHIFT 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_DEBUG_0_FRAME_HEIGHT_MASK 0x3fff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_DEBUG_0_FRAME_HEIGHT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_DEBUG_0_UNUSED1_MASK 0xc0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_DEBUG_0_UNUSED1_SHIFT 0x1e

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_TEST_BUS_CTRL 0xa1f8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_SPARE 0xa1fc  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_SPARE_SPARE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_SPARE_SPARE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_HW_VERSION 0xa200  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_HW_VERSION_STEP_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_HW_VERSION_STEP_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_HW_VERSION_REV_MASK 0xfff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_HW_VERSION_REV_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_CGC_OVERRIDE 0xa208  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_CGC_OVERRIDE_CGC_OVERRIDE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_CGC_OVERRIDE_CGC_OVERRIDE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_CGC_OVERRIDE_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_CGC_OVERRIDE_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_MASK_0 0xa218  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_MASK_0_COMP_REG_UPDATE_DONE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_MASK_0_COMP_REG_UPDATE_DONE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_MASK_0_COMP_BUF_DONE_MASK 0xf0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_MASK_0_COMP_BUF_DONE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_MASK_0_UNUSED0_MASK 0x3fffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_MASK_0_UNUSED0_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_MASK_0_VIOLATION_MASK 0x40000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_MASK_0_VIOLATION_SHIFT 0x1e
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_MASK_0_IMAGE_SIZE_VIOLATION_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_MASK_0_IMAGE_SIZE_VIOLATION_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_MASK_1 0xa21c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_MASK_1_WR_CLIENT_BUF_DONE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_MASK_1_WR_CLIENT_BUF_DONE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_MASK_1_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_MASK_1_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_CLEAR_0 0xa220  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_CLEAR_0_COMP_REG_UPDATE_DONE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_CLEAR_0_COMP_REG_UPDATE_DONE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_CLEAR_0_COMP_BUF_DONE_MASK 0xf0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_CLEAR_0_COMP_BUF_DONE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_CLEAR_0_UNUSED0_MASK 0x3fffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_CLEAR_0_UNUSED0_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_CLEAR_0_VIOLATION_MASK 0x40000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_CLEAR_0_VIOLATION_SHIFT 0x1e
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_CLEAR_0_IMAGE_SIZE_VIOLATION_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_CLEAR_0_IMAGE_SIZE_VIOLATION_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_CLEAR_1 0xa224  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_CLEAR_1_WR_CLIENT_BUF_DONE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_CLEAR_1_WR_CLIENT_BUF_DONE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_CLEAR_1_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_CLEAR_1_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_STATUS_0 0xa228  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_STATUS_0_COMP_REG_UPDATE_DONE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_STATUS_0_COMP_REG_UPDATE_DONE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_STATUS_0_COMP_BUF_DONE_MASK 0xf0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_STATUS_0_COMP_BUF_DONE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_STATUS_0_UNUSED0_MASK 0x3fffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_STATUS_0_UNUSED0_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_STATUS_0_VIOLATION_MASK 0x40000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_STATUS_0_VIOLATION_SHIFT 0x1e
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_STATUS_0_IMAGE_SIZE_VIOLATION_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_STATUS_0_IMAGE_SIZE_VIOLATION_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_STATUS_1 0xa22c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_STATUS_1_WR_CLIENT_BUF_DONE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_STATUS_1_WR_CLIENT_BUF_DONE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_STATUS_1_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_STATUS_1_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_CMD 0xa230  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_CMD_CLEAR_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_CMD_CLEAR_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_CMD_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_CMD_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_CMD_SET_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_CMD_SET_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_CMD_UNUSED1_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_CMD_UNUSED1_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_0 0xa234  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_0_CFG_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_0_CFG_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_1 0xa238  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_1_CFG_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_1_CFG_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_2 0xa23c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_2_CFG_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_2_CFG_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_3 0xa240  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_3_CFG_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_3_CFG_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_SET_0 0xa250  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_SET_0_COMP_REG_UPDATE_DONE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_SET_0_COMP_REG_UPDATE_DONE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_SET_0_COMP_BUF_DONE_MASK 0xf0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_SET_0_COMP_BUF_DONE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_SET_0_UNUSED0_MASK 0x3fffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_SET_0_UNUSED0_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_SET_0_VIOLATION_MASK 0x40000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_SET_0_VIOLATION_SHIFT 0x1e
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_SET_0_IMAGE_SIZE_VIOLATION_MASK 0x80000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_SET_0_IMAGE_SIZE_VIOLATION_SHIFT 0x1f

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_SET_1 0xa254  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_SET_1_WR_CLIENT_BUF_DONE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_SET_1_WR_CLIENT_BUF_DONE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_SET_1_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_SET_1_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PWR_ISO_CFG 0xa25c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PWR_ISO_CFG_PWR_ISO_ENABLE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PWR_ISO_CFG_PWR_ISO_ENABLE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PWR_ISO_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PWR_ISO_CFG_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_STATUS_CLEAR 0xa260  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_STATUS_CLEAR_OVERFLOW_CLEAR_CMD_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_STATUS_CLEAR_OVERFLOW_CLEAR_CMD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_STATUS_CLEAR_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_STATUS_CLEAR_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_VIOLATION_STATUS 0xa264  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_VIOLATION_STATUS_ERROR_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_VIOLATION_STATUS_ERROR_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_VIOLATION_STATUS_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_VIOLATION_STATUS_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_OVERFLOW_STATUS 0xa268  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_OVERFLOW_STATUS_ERROR_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_OVERFLOW_STATUS_ERROR_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_OVERFLOW_STATUS_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_OVERFLOW_STATUS_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_IMAGE_SIZE_VIOLATION_STATUS 0xa270  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_IMAGE_SIZE_VIOLATION_STATUS_ERROR_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_IMAGE_SIZE_VIOLATION_STATUS_ERROR_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_IMAGE_SIZE_VIOLATION_STATUS_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_IMAGE_SIZE_VIOLATION_STATUS_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_0 0xa274  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_0_CNTR_START_CMD_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_0_CNTR_START_CMD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_0_CNTR_STOP_CMD_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_0_CNTR_STOP_CMD_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_0_CONTINUOUS_MODE_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_0_CONTINUOUS_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_0_UNUSED0_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_0_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_0_EVENT_SEL_MASK 0x70
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_0_EVENT_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_0_UNUSED1_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_0_UNUSED1_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_0_CLIENT_SEL_MASK 0x1f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_0_CLIENT_SEL_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_0_UNUSED2_MASK 0xe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_0_UNUSED2_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_0_WINDOW_START_SEL_MASK 0xf0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_0_WINDOW_START_SEL_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_0_WINDOW_END_SEL_MASK 0xf00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_0_WINDOW_END_SEL_SHIFT 0x14
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_0_NUM_WINDOW_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_0_NUM_WINDOW_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_1 0xa278  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_1_CNTR_START_CMD_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_1_CNTR_START_CMD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_1_CNTR_STOP_CMD_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_1_CNTR_STOP_CMD_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_1_CONTINUOUS_MODE_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_1_CONTINUOUS_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_1_UNUSED0_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_1_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_1_EVENT_SEL_MASK 0x70
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_1_EVENT_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_1_UNUSED1_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_1_UNUSED1_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_1_CLIENT_SEL_MASK 0x1f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_1_CLIENT_SEL_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_1_UNUSED2_MASK 0xe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_1_UNUSED2_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_1_WINDOW_START_SEL_MASK 0xf0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_1_WINDOW_START_SEL_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_1_WINDOW_END_SEL_MASK 0xf00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_1_WINDOW_END_SEL_SHIFT 0x14
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_1_NUM_WINDOW_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_1_NUM_WINDOW_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_2 0xa27c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_2_CNTR_START_CMD_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_2_CNTR_START_CMD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_2_CNTR_STOP_CMD_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_2_CNTR_STOP_CMD_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_2_CONTINUOUS_MODE_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_2_CONTINUOUS_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_2_UNUSED0_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_2_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_2_EVENT_SEL_MASK 0x70
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_2_EVENT_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_2_UNUSED1_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_2_UNUSED1_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_2_CLIENT_SEL_MASK 0x1f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_2_CLIENT_SEL_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_2_UNUSED2_MASK 0xe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_2_UNUSED2_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_2_WINDOW_START_SEL_MASK 0xf0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_2_WINDOW_START_SEL_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_2_WINDOW_END_SEL_MASK 0xf00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_2_WINDOW_END_SEL_SHIFT 0x14
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_2_NUM_WINDOW_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_2_NUM_WINDOW_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_3 0xa280  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_3_CNTR_START_CMD_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_3_CNTR_START_CMD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_3_CNTR_STOP_CMD_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_3_CNTR_STOP_CMD_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_3_CONTINUOUS_MODE_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_3_CONTINUOUS_MODE_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_3_UNUSED0_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_3_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_3_EVENT_SEL_MASK 0x70
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_3_EVENT_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_3_UNUSED1_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_3_UNUSED1_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_3_CLIENT_SEL_MASK 0x1f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_3_CLIENT_SEL_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_3_UNUSED2_MASK 0xe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_3_UNUSED2_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_3_WINDOW_START_SEL_MASK 0xf0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_3_WINDOW_START_SEL_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_3_WINDOW_END_SEL_MASK 0xf00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_3_WINDOW_END_SEL_SHIFT 0x14
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_3_NUM_WINDOW_MASK 0xff000000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_3_NUM_WINDOW_SHIFT 0x18

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_VAL_0 0xa294  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_VAL_0_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_VAL_0_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_VAL_1 0xa298  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_VAL_1_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_VAL_1_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_VAL_2 0xa29c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_VAL_2_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_VAL_2_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_VAL_3 0xa2a0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_VAL_3_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_VAL_3_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_STATUS 0xa2b4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_STATUS_DONE_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_STATUS_DONE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_STATUS_UNUSED0_MASK 0xfffffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_STATUS_UNUSED0_SHIFT 0x4

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_MISR_CFG_0 0xa2b8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_MISR_CFG_0_MISR_0_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_MISR_CFG_0_MISR_0_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_MISR_CFG_0_MISR_1_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_MISR_CFG_0_MISR_1_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_MISR_CFG_0_UNUSED0_MASK 0xfffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_MISR_CFG_0_UNUSED0_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_MISR_CFG_0_MISR_0_SAMPLE_MODE_MASK 0x10000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_MISR_CFG_0_MISR_0_SAMPLE_MODE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_MISR_CFG_0_MISR_1_SAMPLE_MODE_MASK 0x20000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_MISR_CFG_0_MISR_1_SAMPLE_MODE_SHIFT 0x11
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_MISR_CFG_0_UNUSED1_MASK 0xfffc0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_MISR_CFG_0_UNUSED1_SHIFT 0x12

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_MISR_CFG_1 0xa2bc  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_MISR_CFG_1_MISR_0_ID_MASK 0xff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_MISR_CFG_1_MISR_0_ID_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_MISR_CFG_1_MISR_1_ID_MASK 0xff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_MISR_CFG_1_MISR_1_ID_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_MISR_CFG_1_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_MISR_CFG_1_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_MISR_RD_SEL 0xa2c8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_MISR_RD_SEL_MISR_SEL_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_MISR_RD_SEL_MISR_SEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_MISR_RD_SEL_WORD_SEL_MASK 0x70
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_MISR_RD_SEL_WORD_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_MISR_RD_SEL_UNUSED0_MASK 0xffffff80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_MISR_RD_SEL_UNUSED0_SHIFT 0x7

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_MISR_RST 0xa2cc  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_MISR_RST_RST_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_MISR_RST_RST_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_MISR_RST_UNUSED0_MASK 0xfffffffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_MISR_RST_UNUSED0_SHIFT 0x2

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_MISR_VAL 0xa2d0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_MISR_VAL_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_MISR_VAL_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_DEBUG_STATUS_TOP_CFG 0xa2d4  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_DEBUG_STATUS_TOP_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_DEBUG_STATUS_TOP_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_DEBUG_STATUS_TOP_CFG_UNUSED0_MASK 0xffffff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_DEBUG_STATUS_TOP_CFG_UNUSED0_SHIFT 0x8

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_DEBUG_STATUS_TOP_0 0xa2d8  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_DEBUG_STATUS_TOP_0_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_DEBUG_STATUS_TOP_0_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_TEST_BUS_CTRL 0xa2dc  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_TEST_BUS_CTRL_TEST_BUS_SOURCE_SEL_MASK 0xff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_TEST_BUS_CTRL_TEST_BUS_SOURCE_SEL_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_TEST_BUS_CTRL_TEST_BUS_INTERNAL_SEL_MASK 0xff000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_TEST_BUS_CTRL_TEST_BUS_INTERNAL_SEL_SHIFT 0xc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_TEST_BUS_CTRL_UNUSED1_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_TEST_BUS_CTRL_UNUSED1_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_SPARE 0xa2e0  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_SPARE_SPARE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_SPARE_SPARE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_CFG 0xa400  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_CFG_VIRTUALFRAME_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_CFG_VIRTUALFRAME_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_CFG_FRAMEHEADER_EN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_CFG_FRAMEHEADER_EN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_CFG_ADDR_REUSE_EN_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_CFG_ADDR_REUSE_EN_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_CFG_AUTO_RECOVERY_EN_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_CFG_AUTO_RECOVERY_EN_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_CFG_UNUSED0_MASK 0xffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_CFG_UNUSED0_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_CFG_MODE_MASK 0x30000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_CFG_MODE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_CFG_UNUSED1_MASK 0xfffc0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_CFG_UNUSED1_SHIFT 0x12

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_ADDR_IMAGE 0xa404  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_ADDR_FRAME_INCR 0xa408  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_IMAGE_CFG_0 0xa40c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_IMAGE_CFG_0_WIDTH_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_IMAGE_CFG_0_WIDTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_IMAGE_CFG_0_HEIGHT_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_IMAGE_CFG_0_HEIGHT_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_IMAGE_CFG_1 0xa410  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_IMAGE_CFG_1_X_INIT_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_IMAGE_CFG_1_X_INIT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_IMAGE_CFG_1_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_IMAGE_CFG_1_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_IMAGE_CFG_2 0xa414  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_IMAGE_CFG_2_STRIDE_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_IMAGE_CFG_2_STRIDE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_IMAGE_CFG_2_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_IMAGE_CFG_2_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_PACKER_CFG 0xa418  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_PACKER_CFG_FORMAT_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_PACKER_CFG_FORMAT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_BW_LIMIT 0xa41c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_BW_LIMIT_ENABLE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_BW_LIMIT_ENABLE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_ADDR_FRAME_HEADER 0xa420  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_ADDR_FRAME_HEADER_INCR 0xa424  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_FRAME_HEADER_CFG 0xa428  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_LINE_DONE_CFG 0xa42c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_LINE_DONE_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_LINE_DONE_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_LINE_DONE_CFG_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_LINE_DONE_CFG_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_LINE_DONE_CFG_LINE_COUNT_MASK 0xffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_LINE_DONE_CFG_LINE_COUNT_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_LINE_DONE_CFG_UNUSED1_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_LINE_DONE_CFG_UNUSED1_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_0 0xa430  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_0_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_0_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_1 0xa434  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_FRAMEDROP_CFG_0 0xa438  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_FRAMEDROP_CFG_0_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_FRAMEDROP_CFG_0_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_FRAMEDROP_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_FRAMEDROP_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_FRAMEDROP_CFG_1 0xa43c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_FRAMEDROP_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_FRAMEDROP_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG 0xa460  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_BURST_LIMIT_CFG 0xa464  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x2

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_ADDR_STATUS_0 0xa468  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_ADDR_STATUS_1 0xa46c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_ADDR_STATUS_2 0xa470  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_MASK 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_ADDR_STATUS_2_UNUSED0_MASK 0x38
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_ADDR_STATUS_2_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_MASK 0x1c0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_ADDR_STATUS_2_UNUSED1_MASK 0xfffffe00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_ADDR_STATUS_2_UNUSED1_SHIFT 0x9

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_ADDR_STATUS_3 0xa474  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG 0xa478  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_DEBUG_STATUS_0 0xa47c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_DEBUG_STATUS_1 0xa480  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_CFG 0xa500  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_CFG_VIRTUALFRAME_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_CFG_VIRTUALFRAME_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_CFG_FRAMEHEADER_EN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_CFG_FRAMEHEADER_EN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_CFG_ADDR_REUSE_EN_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_CFG_ADDR_REUSE_EN_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_CFG_AUTO_RECOVERY_EN_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_CFG_AUTO_RECOVERY_EN_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_CFG_UNUSED0_MASK 0xffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_CFG_UNUSED0_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_CFG_MODE_MASK 0x30000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_CFG_MODE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_CFG_UNUSED1_MASK 0xfffc0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_CFG_UNUSED1_SHIFT 0x12

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_ADDR_IMAGE 0xa504  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_ADDR_FRAME_INCR 0xa508  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_IMAGE_CFG_0 0xa50c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_IMAGE_CFG_0_WIDTH_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_IMAGE_CFG_0_WIDTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_IMAGE_CFG_0_HEIGHT_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_IMAGE_CFG_0_HEIGHT_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_IMAGE_CFG_1 0xa510  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_IMAGE_CFG_1_X_INIT_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_IMAGE_CFG_1_X_INIT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_IMAGE_CFG_1_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_IMAGE_CFG_1_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_IMAGE_CFG_2 0xa514  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_IMAGE_CFG_2_STRIDE_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_IMAGE_CFG_2_STRIDE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_IMAGE_CFG_2_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_IMAGE_CFG_2_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_PACKER_CFG 0xa518  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_PACKER_CFG_FORMAT_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_PACKER_CFG_FORMAT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_BW_LIMIT 0xa51c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_BW_LIMIT_ENABLE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_BW_LIMIT_ENABLE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_ADDR_FRAME_HEADER 0xa520  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_ADDR_FRAME_HEADER_INCR 0xa524  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_FRAME_HEADER_CFG 0xa528  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_LINE_DONE_CFG 0xa52c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_LINE_DONE_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_LINE_DONE_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_LINE_DONE_CFG_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_LINE_DONE_CFG_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_LINE_DONE_CFG_LINE_COUNT_MASK 0xffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_LINE_DONE_CFG_LINE_COUNT_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_LINE_DONE_CFG_UNUSED1_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_LINE_DONE_CFG_UNUSED1_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_0 0xa530  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_0_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_0_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_1 0xa534  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_FRAMEDROP_CFG_0 0xa538  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_FRAMEDROP_CFG_0_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_FRAMEDROP_CFG_0_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_FRAMEDROP_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_FRAMEDROP_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_FRAMEDROP_CFG_1 0xa53c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_FRAMEDROP_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_FRAMEDROP_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG 0xa560  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_BURST_LIMIT_CFG 0xa564  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x2

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_ADDR_STATUS_0 0xa568  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_ADDR_STATUS_1 0xa56c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_ADDR_STATUS_2 0xa570  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_MASK 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_ADDR_STATUS_2_UNUSED0_MASK 0x38
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_ADDR_STATUS_2_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_MASK 0x1c0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_ADDR_STATUS_2_UNUSED1_MASK 0xfffffe00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_ADDR_STATUS_2_UNUSED1_SHIFT 0x9

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_ADDR_STATUS_3 0xa574  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG 0xa578  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_DEBUG_STATUS_0 0xa57c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_DEBUG_STATUS_1 0xa580  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_CFG 0xa600  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_CFG_VIRTUALFRAME_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_CFG_VIRTUALFRAME_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_CFG_FRAMEHEADER_EN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_CFG_FRAMEHEADER_EN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_CFG_ADDR_REUSE_EN_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_CFG_ADDR_REUSE_EN_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_CFG_AUTO_RECOVERY_EN_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_CFG_AUTO_RECOVERY_EN_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_CFG_UNUSED0_MASK 0xffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_CFG_UNUSED0_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_CFG_MODE_MASK 0x30000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_CFG_MODE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_CFG_UNUSED1_MASK 0xfffc0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_CFG_UNUSED1_SHIFT 0x12

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_ADDR_IMAGE 0xa604  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_ADDR_FRAME_INCR 0xa608  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_IMAGE_CFG_0 0xa60c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_IMAGE_CFG_0_WIDTH_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_IMAGE_CFG_0_WIDTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_IMAGE_CFG_0_HEIGHT_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_IMAGE_CFG_0_HEIGHT_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_IMAGE_CFG_1 0xa610  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_IMAGE_CFG_1_X_INIT_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_IMAGE_CFG_1_X_INIT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_IMAGE_CFG_1_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_IMAGE_CFG_1_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_IMAGE_CFG_2 0xa614  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_IMAGE_CFG_2_STRIDE_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_IMAGE_CFG_2_STRIDE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_IMAGE_CFG_2_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_IMAGE_CFG_2_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_PACKER_CFG 0xa618  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_PACKER_CFG_FORMAT_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_PACKER_CFG_FORMAT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_BW_LIMIT 0xa61c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_BW_LIMIT_ENABLE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_BW_LIMIT_ENABLE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_ADDR_FRAME_HEADER 0xa620  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_ADDR_FRAME_HEADER_INCR 0xa624  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_FRAME_HEADER_CFG 0xa628  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_LINE_DONE_CFG 0xa62c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_LINE_DONE_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_LINE_DONE_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_LINE_DONE_CFG_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_LINE_DONE_CFG_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_LINE_DONE_CFG_LINE_COUNT_MASK 0xffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_LINE_DONE_CFG_LINE_COUNT_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_LINE_DONE_CFG_UNUSED1_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_LINE_DONE_CFG_UNUSED1_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_0 0xa630  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_0_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_0_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_1 0xa634  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_FRAMEDROP_CFG_0 0xa638  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_FRAMEDROP_CFG_0_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_FRAMEDROP_CFG_0_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_FRAMEDROP_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_FRAMEDROP_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_FRAMEDROP_CFG_1 0xa63c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_FRAMEDROP_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_FRAMEDROP_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG 0xa660  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_BURST_LIMIT_CFG 0xa664  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x2

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_ADDR_STATUS_0 0xa668  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_ADDR_STATUS_1 0xa66c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_ADDR_STATUS_2 0xa670  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_MASK 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_ADDR_STATUS_2_UNUSED0_MASK 0x38
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_ADDR_STATUS_2_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_MASK 0x1c0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_ADDR_STATUS_2_UNUSED1_MASK 0xfffffe00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_ADDR_STATUS_2_UNUSED1_SHIFT 0x9

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_ADDR_STATUS_3 0xa674  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG 0xa678  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_DEBUG_STATUS_0 0xa67c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_DEBUG_STATUS_1 0xa680  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_CFG 0xa700  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_CFG_VIRTUALFRAME_EN_MASK 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_CFG_VIRTUALFRAME_EN_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_CFG_FRAMEHEADER_EN_MASK 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_CFG_FRAMEHEADER_EN_SHIFT 0x2
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_CFG_ADDR_REUSE_EN_MASK 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_CFG_ADDR_REUSE_EN_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_CFG_AUTO_RECOVERY_EN_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_CFG_AUTO_RECOVERY_EN_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_CFG_UNUSED0_MASK 0xffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_CFG_UNUSED0_SHIFT 0x5
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_CFG_MODE_MASK 0x30000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_CFG_MODE_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_CFG_UNUSED1_MASK 0xfffc0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_CFG_UNUSED1_SHIFT 0x12

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_ADDR_IMAGE 0xa704  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_ADDR_FRAME_INCR 0xa708  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_IMAGE_CFG_0 0xa70c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_IMAGE_CFG_0_WIDTH_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_IMAGE_CFG_0_WIDTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_IMAGE_CFG_0_HEIGHT_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_IMAGE_CFG_0_HEIGHT_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_IMAGE_CFG_1 0xa710  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_IMAGE_CFG_1_X_INIT_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_IMAGE_CFG_1_X_INIT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_IMAGE_CFG_1_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_IMAGE_CFG_1_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_IMAGE_CFG_2 0xa714  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_IMAGE_CFG_2_STRIDE_MASK 0xffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_IMAGE_CFG_2_STRIDE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_IMAGE_CFG_2_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_IMAGE_CFG_2_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_PACKER_CFG 0xa718  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_PACKER_CFG_FORMAT_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_PACKER_CFG_FORMAT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_BW_LIMIT 0xa71c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_BW_LIMIT_ENABLE_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_BW_LIMIT_ENABLE_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_ADDR_FRAME_HEADER 0xa720  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_ADDR_FRAME_HEADER_INCR 0xa724  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_FRAME_HEADER_CFG 0xa728  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_LINE_DONE_CFG 0xa72c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_LINE_DONE_CFG_EN_MASK 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_LINE_DONE_CFG_EN_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_LINE_DONE_CFG_UNUSED0_MASK 0xe
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_LINE_DONE_CFG_UNUSED0_SHIFT 0x1
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_LINE_DONE_CFG_LINE_COUNT_MASK 0xffff0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_LINE_DONE_CFG_LINE_COUNT_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_LINE_DONE_CFG_UNUSED1_MASK 0xfff00000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_LINE_DONE_CFG_UNUSED1_SHIFT 0x14

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_0 0xa730  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_0_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_0_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_1 0xa734  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_FRAMEDROP_CFG_0 0xa738  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_FRAMEDROP_CFG_0_PERIOD_MASK 0x1f
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_FRAMEDROP_CFG_0_PERIOD_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_FRAMEDROP_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_FRAMEDROP_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_FRAMEDROP_CFG_1 0xa73c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_FRAMEDROP_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_FRAMEDROP_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG 0xa760  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_BURST_LIMIT_CFG 0xa764  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x2

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_ADDR_STATUS_0 0xa768  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_ADDR_STATUS_1 0xa76c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_ADDR_STATUS_2 0xa770  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_MASK 0x7
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_ADDR_STATUS_2_UNUSED0_MASK 0x38
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_ADDR_STATUS_2_UNUSED0_SHIFT 0x3
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_MASK 0x1c0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_SHIFT 0x6
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_ADDR_STATUS_2_UNUSED1_MASK 0xfffffe00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_ADDR_STATUS_2_UNUSED1_SHIFT 0x9

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_ADDR_STATUS_3 0xa774  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG 0xa778  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_DEBUG_STATUS_0 0xa77c  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_DEBUG_STATUS_1 0xa780  /*register offset*/
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_DEBUG_STATUS_1_VAL_SHIFT 0x0

/*----------------------------------------------------------------------
        Register Data Structures
----------------------------------------------------------------------*/

typedef struct{
    unsigned  REVISION : 16; /* 15:0 */
    unsigned  MINOR_VERSION : 12; /* 27:16 */
    unsigned  MAJOR_VERSION : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_hw_version;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_HW_VERSION;

typedef struct{
    unsigned  STEP : 8; /* 7:0 */
    unsigned  TIER : 8; /* 15:8 */
    unsigned  GENERATION : 8; /* 23:16 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_titan_version;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_titan_version bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_TITAN_VERSION;

typedef struct{
    unsigned  NUM_OF_BUS_CLIENTS : 3; /* 2:0 */
    unsigned  MAIN_LINE_BUFFER_FEATURE : 16; /* 18:3 */
    unsigned  UNUSED0 : 12; /* 30:19 */
    unsigned  INPUT_FORMAT_FEATURE : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_hw_capability;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_hw_capability bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_HW_CAPABILITY;

typedef struct{
    unsigned  CORE_HW_RST : 1; /* 0:0 */
    unsigned  CORE_SW_RST : 1; /* 1:1 */
    unsigned  RDI0_HW_RST : 1; /* 2:2 */
    unsigned  RDI1_HW_RST : 1; /* 3:3 */
    unsigned  RDI2_HW_RST : 1; /* 4:4 */
    unsigned  RDI3_HW_RST : 1; /* 5:5 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_rst_cmd;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_rst_cmd bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_RST_CMD;

typedef struct{
    unsigned  CAMIF_CLK_CGC_OVERRIDE : 1; /* 0:0 */
    unsigned  WE_CORE_CLK_CGC_OVERRIDE : 1; /* 1:1 */
    unsigned  TOP_CORE_CLK_CGC_OVERRIDE : 1; /* 2:2 */
    unsigned  CSID_CORE_CLK_CGC_OVERRIDE : 1; /* 3:3 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_core_clk_cgc_override_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_core_clk_cgc_override_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_CORE_CLK_CGC_OVERRIDE_0;

typedef struct{
    unsigned  AHB_CLK_CGC_OVERRIDE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_ahb_clk_cgc_override;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_ahb_clk_cgc_override bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_AHB_CLK_CGC_OVERRIDE;

typedef struct{
    unsigned  NOC_CLK_CGC_OVERRIDE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_noc_clk_cgc_override;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_noc_clk_cgc_override bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_NOC_CLK_CGC_OVERRIDE;

typedef struct{
    unsigned  RDI0_UPDATE : 1; /* 0:0 */
    unsigned  RDI1_UPDATE : 1; /* 1:1 */
    unsigned  RDI2_UPDATE : 1; /* 2:2 */
    unsigned  RDI3_UPDATE : 1; /* 3:3 */
    unsigned  RDI0_UPDATE_IMD : 1; /* 4:4 */
    unsigned  RDI1_UPDATE_IMD : 1; /* 5:5 */
    unsigned  RDI2_UPDATE_IMD : 1; /* 6:6 */
    unsigned  RDI3_UPDATE_IMD : 1; /* 7:7 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_reg_update_cmd;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_reg_update_cmd bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_REG_UPDATE_CMD;

typedef struct{
    unsigned  CLEAR : 1; /* 0:0 */
    unsigned  SET : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_irq_cmd;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_irq_cmd bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CMD;

typedef struct{
    unsigned  RDI0_OVERFLOW_IRQ_MASK : 1; /* 0:0 */
    unsigned  RDI1_OVERFLOW_IRQ_MASK : 1; /* 1:1 */
    unsigned  RDI2_OVERFLOW_IRQ_MASK : 1; /* 2:2 */
    unsigned  RDI3_OVERFLOW_IRQ_MASK : 1; /* 3:3 */
    unsigned  BUS_WR_IRQ_MASK : 1; /* 4:4 */
    unsigned  RDI0_FRAME_DROP_IRQ_MASK : 1; /* 5:5 */
    unsigned  RDI1_FRAME_DROP_IRQ_MASK : 1; /* 6:6 */
    unsigned  RDI2_FRAME_DROP_IRQ_MASK : 1; /* 7:7 */
    unsigned  RDI3_FRAME_DROP_IRQ_MASK : 1; /* 8:8 */
    unsigned  UNUSED0 : 8; /* 16:9 */
    unsigned  RST_DONE_IRQ_MASK : 1; /* 17:17 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_irq_mask_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_irq_mask_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_0;

typedef struct{
    unsigned  RDI0_CAMIF_SOF_IRQ_MASK : 1; /* 0:0 */
    unsigned  RDI0_CAMIF_EOF_IRQ_MASK : 1; /* 1:1 */
    unsigned  RDI0_CAMIF_EPOCH0_IRQ_MASK : 1; /* 2:2 */
    unsigned  RDI0_CAMIF_EPOCH1_IRQ_MASK : 1; /* 3:3 */
    unsigned  RDI1_CAMIF_SOF_IRQ_MASK : 1; /* 4:4 */
    unsigned  RDI1_CAMIF_EOF_IRQ_MASK : 1; /* 5:5 */
    unsigned  RDI1_CAMIF_EPOCH0_IRQ_MASK : 1; /* 6:6 */
    unsigned  RDI1_CAMIF_EPOCH1_IRQ_MASK : 1; /* 7:7 */
    unsigned  RDI2_CAMIF_SOF_IRQ_MASK : 1; /* 8:8 */
    unsigned  RDI2_CAMIF_EOF_IRQ_MASK : 1; /* 9:9 */
    unsigned  RDI2_CAMIF_EPOCH0_IRQ_MASK : 1; /* 10:10 */
    unsigned  RDI2_CAMIF_EPOCH1_IRQ_MASK : 1; /* 11:11 */
    unsigned  RDI3_CAMIF_SOF_IRQ_MASK : 1; /* 12:12 */
    unsigned  RDI3_CAMIF_EOF_IRQ_MASK : 1; /* 13:13 */
    unsigned  RDI3_CAMIF_EPOCH0_IRQ_MASK : 1; /* 14:14 */
    unsigned  RDI3_CAMIF_EPOCH1_IRQ_MASK : 1; /* 15:15 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_irq_mask_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_irq_mask_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_1;

typedef struct{
    unsigned  UNUSED0 : 8; /* 7:0 */
    unsigned  RDI0_CAMIF_VIOLATION_IRQ_MASK : 1; /* 8:8 */
    unsigned  RDI1_CAMIF_VIOLATION_IRQ_MASK : 1; /* 9:9 */
    unsigned  RDI2_CAMIF_VIOLATION_IRQ_MASK : 1; /* 10:10 */
    unsigned  RDI3_CAMIF_VIOLATION_IRQ_MASK : 1; /* 11:11 */
    unsigned  DIAG_VIOLATION_IRQ_MASK : 1; /* 12:12 */
    unsigned  UNUSED1 : 19; /* 31:13 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_irq_mask_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_irq_mask_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_MASK_2;

typedef struct{
    unsigned  RDI0_OVERFLOW_IRQ_CLEAR : 1; /* 0:0 */
    unsigned  RDI1_OVERFLOW_IRQ_CLEAR : 1; /* 1:1 */
    unsigned  RDI2_OVERFLOW_IRQ_CLEAR : 1; /* 2:2 */
    unsigned  RDI3_OVERFLOW_IRQ_CLEAR : 1; /* 3:3 */
    unsigned  BUS_WR_IRQ_CLEAR : 1; /* 4:4 */
    unsigned  RDI0_FRAME_DROP_IRQ_CLEAR : 1; /* 5:5 */
    unsigned  RDI1_FRAME_DROP_IRQ_CLEAR : 1; /* 6:6 */
    unsigned  RDI2_FRAME_DROP_IRQ_CLEAR : 1; /* 7:7 */
    unsigned  RDI3_FRAME_DROP_IRQ_CLEAR : 1; /* 8:8 */
    unsigned  UNUSED0 : 8; /* 16:9 */
    unsigned  RST_DONE_IRQ_CLEAR : 1; /* 17:17 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_irq_clear_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_irq_clear_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_0;

typedef struct{
    unsigned  RDI0_CAMIF_SOF_IRQ_CLEAR : 1; /* 0:0 */
    unsigned  RDI0_CAMIF_EOF_IRQ_CLEAR : 1; /* 1:1 */
    unsigned  RDI0_CAMIF_EPOCH0_IRQ_CLEAR : 1; /* 2:2 */
    unsigned  RDI0_CAMIF_EPOCH1_IRQ_CLEAR : 1; /* 3:3 */
    unsigned  RDI1_CAMIF_SOF_IRQ_CLEAR : 1; /* 4:4 */
    unsigned  RDI1_CAMIF_EOF_IRQ_CLEAR : 1; /* 5:5 */
    unsigned  RDI1_CAMIF_EPOCH0_IRQ_CLEAR : 1; /* 6:6 */
    unsigned  RDI1_CAMIF_EPOCH1_IRQ_CLEAR : 1; /* 7:7 */
    unsigned  RDI2_CAMIF_SOF_IRQ_CLEAR : 1; /* 8:8 */
    unsigned  RDI2_CAMIF_EOF_IRQ_CLEAR : 1; /* 9:9 */
    unsigned  RDI2_CAMIF_EPOCH0_IRQ_CLEAR : 1; /* 10:10 */
    unsigned  RDI2_CAMIF_EPOCH1_IRQ_CLEAR : 1; /* 11:11 */
    unsigned  RDI3_CAMIF_SOF_IRQ_CLEAR : 1; /* 12:12 */
    unsigned  RDI3_CAMIF_EOF_IRQ_CLEAR : 1; /* 13:13 */
    unsigned  RDI3_CAMIF_EPOCH0_IRQ_CLEAR : 1; /* 14:14 */
    unsigned  RDI3_CAMIF_EPOCH1_IRQ_CLEAR : 1; /* 15:15 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_irq_clear_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_irq_clear_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_1;

typedef struct{
    unsigned  UNUSED0 : 8; /* 7:0 */
    unsigned  RDI0_CAMIF_VIOLATION_IRQ_CLEAR : 1; /* 8:8 */
    unsigned  RDI1_CAMIF_VIOLATION_IRQ_CLEAR : 1; /* 9:9 */
    unsigned  RDI2_CAMIF_VIOLATION_IRQ_CLEAR : 1; /* 10:10 */
    unsigned  RDI3_CAMIF_VIOLATION_IRQ_CLEAR : 1; /* 11:11 */
    unsigned  DIAG_VIOLATION_IRQ_CLEAR : 1; /* 12:12 */
    unsigned  UNUSED1 : 19; /* 31:13 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_irq_clear_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_irq_clear_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_CLEAR_2;

typedef struct{
    unsigned  RDI0_OVERFLOW_IRQ : 1; /* 0:0 */
    unsigned  RDI1_OVERFLOW_IRQ : 1; /* 1:1 */
    unsigned  RDI2_OVERFLOW_IRQ : 1; /* 2:2 */
    unsigned  RDI3_OVERFLOW_IRQ : 1; /* 3:3 */
    unsigned  BUS_WR_IRQ : 1; /* 4:4 */
    unsigned  RDI0_FRAME_DROP_IRQ : 1; /* 5:5 */
    unsigned  RDI1_FRAME_DROP_IRQ : 1; /* 6:6 */
    unsigned  RDI2_FRAME_DROP_IRQ : 1; /* 7:7 */
    unsigned  RDI3_FRAME_DROP_IRQ : 1; /* 8:8 */
    unsigned  UNUSED0 : 8; /* 16:9 */
    unsigned  RST_DONE_IRQ : 1; /* 17:17 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_irq_status_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_irq_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_0;

typedef struct{
    unsigned  RDI0_CAMIF_SOF_IRQ_STATUS : 1; /* 0:0 */
    unsigned  RDI0_CAMIF_EOF_IRQ_STATUS : 1; /* 1:1 */
    unsigned  RDI0_CAMIF_EPOCH0_IRQ_STATUS : 1; /* 2:2 */
    unsigned  RDI0_CAMIF_EPOCH1_IRQ_STATUS : 1; /* 3:3 */
    unsigned  RDI1_CAMIF_SOF_IRQ_STATUS : 1; /* 4:4 */
    unsigned  RDI1_CAMIF_EOF_IRQ_STATUS : 1; /* 5:5 */
    unsigned  RDI1_CAMIF_EPOCH0_IRQ_STATUS : 1; /* 6:6 */
    unsigned  RDI1_CAMIF_EPOCH1_IRQ_STATUS : 1; /* 7:7 */
    unsigned  RDI2_CAMIF_SOF_IRQ_STATUS : 1; /* 8:8 */
    unsigned  RDI2_CAMIF_EOF_IRQ_STATUS : 1; /* 9:9 */
    unsigned  RDI2_CAMIF_EPOCH0_IRQ_STATUS : 1; /* 10:10 */
    unsigned  RDI2_CAMIF_EPOCH1_IRQ_STATUS : 1; /* 11:11 */
    unsigned  RDI3_CAMIF_SOF_IRQ_STATUS : 1; /* 12:12 */
    unsigned  RDI3_CAMIF_EOF_IRQ_STATUS : 1; /* 13:13 */
    unsigned  RDI3_CAMIF_EPOCH0_IRQ_STATUS : 1; /* 14:14 */
    unsigned  RDI3_CAMIF_EPOCH1_IRQ_STATUS : 1; /* 15:15 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_irq_status_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_irq_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_1;

typedef struct{
    unsigned  UNUSED0 : 8; /* 7:0 */
    unsigned  RDI0_CAMIF_VIOLATION_IRQ_STATUS : 1; /* 8:8 */
    unsigned  RDI1_CAMIF_VIOLATION_IRQ_STATUS : 1; /* 9:9 */
    unsigned  RDI2_CAMIF_VIOLATION_IRQ_STATUS : 1; /* 10:10 */
    unsigned  RDI3_CAMIF_VIOLATION_IRQ_STATUS : 1; /* 11:11 */
    unsigned  DIAG_VIOLATION_IRQ_STATUS : 1; /* 12:12 */
    unsigned  UNUSED1 : 19; /* 31:13 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_irq_status_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_irq_status_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_STATUS_2;

typedef struct{
    unsigned  UNUSED0 : 4; /* 3:0 */
    unsigned  BUS_WR_IRQ_SET : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_irq_set;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_irq_set bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_IRQ_SET;

typedef struct{
    unsigned  RDI0_FRM_CNT_EN : 1; /* 0:0 */
    unsigned  RDI1_FRM_CNT_EN : 1; /* 1:1 */
    unsigned  RDI2_FRM_CNT_EN : 1; /* 2:2 */
    unsigned  RDI3_FRM_CNT_EN : 1; /* 3:3 */
    unsigned  SENSOR_SEL : 2; /* 5:4 */
    unsigned  DIAG_EN : 1; /* 6:6 */
    unsigned  UNUSED0 : 25; /* 31:7 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_diag_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_diag_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DIAG_CFG;

typedef struct{
    unsigned  SENSOR_HBI : 14; /* 13:0 */
    unsigned  SENSOR_NEQ_HBI : 1; /* 14:14 */
    unsigned  SENSOR_HBI_MIN_ERROR : 1; /* 15:15 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_diag_sensor_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_diag_sensor_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DIAG_SENSOR_STATUS;

typedef struct{
    unsigned  RDI0_CAMIF_FRM_CNT : 8; /* 7:0 */
    unsigned  RDI1_CAMIF_FRM_CNT : 8; /* 15:8 */
    unsigned  RDI2_CAMIF_FRM_CNT : 8; /* 23:16 */
    unsigned  RDI3_CAMIF_FRM_CNT : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_diag_sensor_frm_cnt_status_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_diag_sensor_frm_cnt_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_debug_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_debug_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DEBUG_0;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_spare;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_spare bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_SPARE;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_scratch;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_scratch bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_SCRATCH;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_debug_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_debug_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DEBUG_1;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_debug_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_debug_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DEBUG_2;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_debug_3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_debug_3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DEBUG_3;

typedef struct{
    unsigned  DEBUG_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_debug_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_top_debug_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DEBUG_CFG;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_hw_version;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_HW_VERSION;

typedef struct{
    unsigned  CGC_MODE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CFG0;

typedef struct{
    unsigned  GLOBAL_HALT_CMD : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CTRL;

typedef struct{
    unsigned  IFE_CLK_DOMAIN : 1; /* 0:0 */
    unsigned  PHY_CLK_DOMAIN : 1; /* 1:1 */
    unsigned  CSID_CLK_DOMAIN : 1; /* 2:2 */
    unsigned  SW_REGS : 1; /* 3:3 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_reset;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_reset bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RESET;

typedef struct{
    unsigned  RST_STROBES : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rst_strobes;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rst_strobes bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RST_STROBES;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 24; /* 27:4 */
    unsigned  DOMAIN_SEL : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_test_bus_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TEST_BUS_CTRL;

typedef struct{
    unsigned  STATUS_VEC : 28; /* 27:0 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_irq_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_irq_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_IRQ_STATUS;

typedef struct{
    unsigned  MASK_VEC : 28; /* 27:0 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_irq_mask;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_irq_mask bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_IRQ_MASK;

typedef struct{
    unsigned  CLEAR_VEC : 28; /* 27:0 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_irq_clear;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_irq_clear bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_IRQ_CLEAR;

typedef struct{
    unsigned  SET_VEC : 28; /* 27:0 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_irq_set;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_irq_set bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_IRQ_SET;

typedef struct{
    unsigned  STATUS_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_irq_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_irq_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_IRQ_STATUS;

typedef struct{
    unsigned  MASK_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_irq_mask;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_irq_mask bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_IRQ_MASK;

typedef struct{
    unsigned  CLEAR_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_irq_clear;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_irq_clear bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_IRQ_CLEAR;

typedef struct{
    unsigned  SET_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_irq_set;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_irq_set bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_IRQ_SET;

typedef struct{
    unsigned  STATUS_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_irq_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_irq_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_IRQ_STATUS;

typedef struct{
    unsigned  MASK_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_irq_mask;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_irq_mask bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_IRQ_MASK;

typedef struct{
    unsigned  CLEAR_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_irq_clear;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_irq_clear bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_IRQ_CLEAR;

typedef struct{
    unsigned  SET_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_irq_set;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_irq_set bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_IRQ_SET;

typedef struct{
    unsigned  STATUS_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_irq_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_irq_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_IRQ_STATUS;

typedef struct{
    unsigned  MASK_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_irq_mask;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_irq_mask bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_IRQ_MASK;

typedef struct{
    unsigned  CLEAR_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_irq_clear;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_irq_clear bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_IRQ_CLEAR;

typedef struct{
    unsigned  SET_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_irq_set;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_irq_set bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_IRQ_SET;

typedef struct{
    unsigned  STATUS_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_irq_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_irq_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_IRQ_STATUS;

typedef struct{
    unsigned  MASK_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_irq_mask;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_irq_mask bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_IRQ_MASK;

typedef struct{
    unsigned  CLEAR_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_irq_clear;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_irq_clear bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_IRQ_CLEAR;

typedef struct{
    unsigned  SET_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_irq_set;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_irq_set bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_IRQ_SET;

typedef struct{
    unsigned  STATUS_VEC : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_top_irq_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_top_irq_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TOP_IRQ_STATUS;

typedef struct{
    unsigned  MASK_VEC : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_top_irq_mask;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_top_irq_mask bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TOP_IRQ_MASK;

typedef struct{
    unsigned  CLEAR_VEC : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_top_irq_clear;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_top_irq_clear bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TOP_IRQ_CLEAR;

typedef struct{
    unsigned  SET_VEC : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_top_irq_set;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_top_irq_set bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TOP_IRQ_SET;

typedef struct{
    unsigned  CLEAR : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  SET : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_irq_cmd;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_irq_cmd bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_IRQ_CMD;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_spare;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_spare bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_SPARE;

typedef struct{
    unsigned  NUM_ACTIVE_LANES : 2; /* 1:0 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  DL0_INPUT_SEL : 2; /* 5:4 */
    unsigned  UNUSED1 : 2; /* 7:6 */
    unsigned  DL1_INPUT_SEL : 2; /* 9:8 */
    unsigned  UNUSED2 : 2; /* 11:10 */
    unsigned  DL2_INPUT_SEL : 2; /* 13:12 */
    unsigned  UNUSED3 : 2; /* 15:14 */
    unsigned  DL3_INPUT_SEL : 2; /* 17:16 */
    unsigned  UNUSED4 : 2; /* 19:18 */
    unsigned  PHY_NUM_SEL : 3; /* 22:20 */
    unsigned  UNUSED5 : 1; /* 23:23 */
    unsigned  PHY_TYPE_SEL : 1; /* 24:24 */
    unsigned  UNUSED6 : 7; /* 31:25 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CFG0;

typedef struct{
    unsigned  PACKET_ECC_CORRECTION_EN : 1; /* 0:0 */
    unsigned  DE_SCRAMBLE_EN : 1; /* 1:1 */
    unsigned  VC_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  COMPLETE_STREAM_EN : 1; /* 4:4 */
    unsigned  COMPLETE_STREAM_FRAME_TIMING : 1; /* 5:5 */
    unsigned  MISR_EN : 1; /* 6:6 */
    unsigned  CGC_MODE : 1; /* 7:7 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CFG1;

typedef struct{
    unsigned  LONG_PKT_CAPTURE_EN : 1; /* 0:0 */
    unsigned  SHORT_PKT_CAPTURE_EN : 1; /* 1:1 */
    unsigned  CPHY_PKT_CAPTURE_EN : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  LONG_PKT_CAPTURE_VC_DT : 11; /* 14:4 */
    unsigned  SHORT_PKT_CAPTURE_VC : 5; /* 19:15 */
    unsigned  CPHY_PKT_CAPTURE_VC_DT : 11; /* 30:20 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_capture_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_capture_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURE_CTRL;

typedef struct{
    unsigned  RST_STROBES : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_rst_strobes;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_rst_strobes bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_RST_STROBES;

typedef struct{
    unsigned  WC : 16; /* 15:0 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  UNUSED0 : 5; /* 31:27 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_captured_unmapped_long_pkt_hdr_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_captured_unmapped_long_pkt_hdr_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0;

typedef struct{
    unsigned  ECC : 6; /* 5:0 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_captured_unmapped_long_pkt_hdr_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_captured_unmapped_long_pkt_hdr_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_1;

typedef struct{
    unsigned  FRAME_LINE_COUNT : 16; /* 15:0 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  UNUSED0 : 5; /* 31:27 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_captured_short_pkt_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_captured_short_pkt_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0;

typedef struct{
    unsigned  ECC : 6; /* 5:0 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_captured_short_pkt_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_captured_short_pkt_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_1;

typedef struct{
    unsigned  WC : 16; /* 15:0 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  UNUSED0 : 5; /* 31:27 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_captured_long_pkt_hdr_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_captured_long_pkt_hdr_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0;

typedef struct{
    unsigned  ECC : 6; /* 5:0 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_captured_long_pkt_hdr_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_captured_long_pkt_hdr_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_1;

typedef struct{
    unsigned  EXPECTED_CRC : 16; /* 15:0 */
    unsigned  CALCULATED_CRC : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_captured_long_pkt_ftr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_captured_long_pkt_ftr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_FTR;

typedef struct{
    unsigned  WC : 16; /* 15:0 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  UNUSED0 : 5; /* 31:27 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_captured_cphy_pkt_hdr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_captured_cphy_pkt_hdr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR;

typedef struct{
    unsigned  MISR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_lane0_misr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_lane0_misr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_LANE0_MISR;

typedef struct{
    unsigned  MISR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_lane1_misr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_lane1_misr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_LANE1_MISR;

typedef struct{
    unsigned  MISR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_lane2_misr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_lane2_misr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_LANE2_MISR;

typedef struct{
    unsigned  MISR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_lane3_misr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_lane3_misr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_LANE3_MISR;

typedef struct{
    unsigned  TOTAL_PKTS_RCVD : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_total_pkts_rcvd;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_total_pkts_rcvd bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_TOTAL_PKTS_RCVD;

typedef struct{
    unsigned  TOTAL_RECOVERED_PKTS : 16; /* 15:0 */
    unsigned  TOTAL_UNRECOVERABLE_PKTS : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_stats_ecc;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_stats_ecc bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_STATS_ECC;

typedef struct{
    unsigned  TOTAL_CRC_ERRORS : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_total_crc_errors;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_total_crc_errors bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_TOTAL_CRC_ERRORS;

typedef struct{
    unsigned  LANE1_SEED : 16; /* 15:0 */
    unsigned  LANE0_SEED : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_de_scramble_type3_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_de_scramble_type3_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG0;

typedef struct{
    unsigned  LANE3_SEED : 16; /* 15:0 */
    unsigned  LANE2_SEED : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_de_scramble_type3_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_de_scramble_type3_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG1;

typedef struct{
    unsigned  LANE1_SEED : 16; /* 15:0 */
    unsigned  LANE0_SEED : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_de_scramble_type2_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_de_scramble_type2_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG0;

typedef struct{
    unsigned  LANE3_SEED : 16; /* 15:0 */
    unsigned  LANE2_SEED : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_de_scramble_type2_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_de_scramble_type2_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG1;

typedef struct{
    unsigned  LANE1_SEED : 16; /* 15:0 */
    unsigned  LANE0_SEED : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_de_scramble_type1_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_de_scramble_type1_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG0;

typedef struct{
    unsigned  LANE3_SEED : 16; /* 15:0 */
    unsigned  LANE2_SEED : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_de_scramble_type1_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_de_scramble_type1_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG1;

typedef struct{
    unsigned  LANE1_SEED : 16; /* 15:0 */
    unsigned  LANE0_SEED : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_de_scramble_type0_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_de_scramble_type0_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG0;

typedef struct{
    unsigned  LANE3_SEED : 16; /* 15:0 */
    unsigned  LANE2_SEED : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_de_scramble_type0_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_csi2_rx_de_scramble_type0_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG1;

typedef struct{
    unsigned  BYTE_CNTR_EN : 1; /* 0:0 */
    unsigned  FORMAT_MEASURE_EN : 1; /* 1:1 */
    unsigned  TIMESTAMP_EN : 1; /* 2:2 */
    unsigned  DROP_H_EN : 1; /* 3:3 */
    unsigned  DROP_V_EN : 1; /* 4:4 */
    unsigned  CROP_H_EN : 1; /* 5:5 */
    unsigned  CROP_V_EN : 1; /* 6:6 */
    unsigned  MISR_EN : 1; /* 7:7 */
    unsigned  CGC_MODE : 1; /* 8:8 */
    unsigned  PLAIN_ALIGNMENT : 1; /* 9:9 */
    unsigned  PLAIN_FORMAT : 2; /* 11:10 */
    unsigned  DECODE_FORMAT : 4; /* 15:12 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  DT_ID : 2; /* 28:27 */
    unsigned  EARLY_EOF_EN : 1; /* 29:29 */
    unsigned  PACKING_FORMAT : 1; /* 30:30 */
    unsigned  EN : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0;

typedef struct{
    unsigned  TIMESTAMP_STB_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG1;

typedef struct{
    unsigned  HALT_CMD : 2; /* 1:0 */
    unsigned  HALT_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CTRL;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_frame_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_frame_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_FRAME_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_frame_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_frame_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_FRAME_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_irq_subsample_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_irq_subsample_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_irq_subsample_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_irq_subsample_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PERIOD;

typedef struct{
    unsigned  START_PIXEL : 16; /* 15:0 */
    unsigned  END_PIXEL : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_rpp_hcrop;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_rpp_hcrop bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_RPP_HCROP;

typedef struct{
    unsigned  START_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  END_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_rpp_vcrop;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_rpp_vcrop bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_RPP_VCROP;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_rpp_pix_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_rpp_pix_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_RPP_PIX_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_rpp_pix_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_rpp_pix_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_RPP_PIX_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_rpp_line_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_rpp_line_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_RPP_LINE_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_rpp_line_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_rpp_line_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_RPP_LINE_DROP_PERIOD;

typedef struct{
    unsigned  CSID_CLK_RST_STB : 1; /* 0:0 */
    unsigned  IFE_CLK_RST_STB : 1; /* 1:1 */
    unsigned  MISR_RST_STB : 1; /* 2:2 */
    unsigned  FORMAT_MEASURE_RST_STB : 1; /* 3:3 */
    unsigned  TIMESTAMP_RST_STB : 1; /* 4:4 */
    unsigned  FRAMEDROP_RST_STB : 1; /* 5:5 */
    unsigned  IRQ_SUBSAMPLE_RST_STB : 1; /* 6:6 */
    unsigned  BYTE_CNTR_RST_STB : 1; /* 7:7 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_rst_strobes;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_rst_strobes bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_RST_STROBES;

typedef struct{
    unsigned  HALT : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_STATUS;

typedef struct{
    unsigned  MISR_VAL_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_misr_val0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_misr_val0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_MISR_VAL0;

typedef struct{
    unsigned  MISR_VAL_63_32 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_misr_val1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_misr_val1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_MISR_VAL1;

typedef struct{
    unsigned  MISR_VAL_95_64 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_misr_val2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_misr_val2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_MISR_VAL2;

typedef struct{
    unsigned  MISR_VAL_127_96 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_misr_val3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_misr_val3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_MISR_VAL3;

typedef struct{
    unsigned  COUNTER_ENABLES : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_format_measure_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_format_measure_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_FORMAT_MEASURE_CFG0;

typedef struct{
    unsigned  NUM_PIX : 16; /* 15:0 */
    unsigned  NUM_LINES : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_format_measure_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_format_measure_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_FORMAT_MEASURE_CFG1;

typedef struct{
    unsigned  PIX_COUNT : 16; /* 15:0 */
    unsigned  LINE_COUNT : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_format_measure0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_format_measure0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_FORMAT_MEASURE0;

typedef struct{
    unsigned  HBLANKING_MIN : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  HBLANKING_MAX : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_format_measure1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_format_measure1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_FORMAT_MEASURE1;

typedef struct{
    unsigned  VBLANKING_COUNT : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_format_measure2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_format_measure2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_FORMAT_MEASURE2;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_timestamp_curr0_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_timestamp_curr0_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_TIMESTAMP_CURR0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_timestamp_curr1_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_timestamp_curr1_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_TIMESTAMP_CURR1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_timestamp_prev0_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_timestamp_prev0_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_TIMESTAMP_PREV0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_timestamp_prev1_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_timestamp_prev1_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_TIMESTAMP_PREV1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_timestamp_curr0_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_timestamp_curr0_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_TIMESTAMP_CURR0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_timestamp_curr1_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_timestamp_curr1_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_TIMESTAMP_CURR1_EOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_timestamp_prev0_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_timestamp_prev0_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_TIMESTAMP_PREV0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_timestamp_prev1_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_timestamp_prev1_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_TIMESTAMP_PREV1_EOF;

typedef struct{
    unsigned  OVERFLOW_CTRL_EN : 1; /* 0:0 */
    unsigned  FORCE_OVERFLOW : 1; /* 1:1 */
    unsigned  OVERFLOW_CTRL_MODE : 2; /* 3:2 */
    unsigned  PADDING_ALL_ONE : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_error_recovery_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_error_recovery_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0;

typedef struct{
    unsigned  NUM_PADDING_PIXELS : 16; /* 15:0 */
    unsigned  NUM_PADDING_ROWS : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_error_recovery_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_error_recovery_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_ERROR_RECOVERY_CFG1;

typedef struct{
    unsigned  NUM_HBI_CYCLES : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  NUM_VBI_LINES : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_error_recovery_cfg2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_error_recovery_cfg2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_ERROR_RECOVERY_CFG2;

typedef struct{
    unsigned  MULTI_VCDT_EN : 2; /* 1:0 */
    unsigned  VC1 : 5; /* 6:2 */
    unsigned  DT1 : 6; /* 12:7 */
    unsigned  TS_COMB_VCDT_EN : 1; /* 13:13 */
    unsigned  VCDT_INFO_DIS : 2; /* 15:14 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_multi_vcdt_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_multi_vcdt_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_MULTI_VCDT_CFG0;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_byte_cntr_ping;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_byte_cntr_ping bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_BYTE_CNTR_PING;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_byte_cntr_pong;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi0_byte_cntr_pong bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_BYTE_CNTR_PONG;

typedef struct{
    unsigned  BYTE_CNTR_EN : 1; /* 0:0 */
    unsigned  FORMAT_MEASURE_EN : 1; /* 1:1 */
    unsigned  TIMESTAMP_EN : 1; /* 2:2 */
    unsigned  DROP_H_EN : 1; /* 3:3 */
    unsigned  DROP_V_EN : 1; /* 4:4 */
    unsigned  CROP_H_EN : 1; /* 5:5 */
    unsigned  CROP_V_EN : 1; /* 6:6 */
    unsigned  MISR_EN : 1; /* 7:7 */
    unsigned  CGC_MODE : 1; /* 8:8 */
    unsigned  PLAIN_ALIGNMENT : 1; /* 9:9 */
    unsigned  PLAIN_FORMAT : 2; /* 11:10 */
    unsigned  DECODE_FORMAT : 4; /* 15:12 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  DT_ID : 2; /* 28:27 */
    unsigned  EARLY_EOF_EN : 1; /* 29:29 */
    unsigned  PACKING_FORMAT : 1; /* 30:30 */
    unsigned  EN : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0;

typedef struct{
    unsigned  TIMESTAMP_STB_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG1;

typedef struct{
    unsigned  HALT_CMD : 2; /* 1:0 */
    unsigned  HALT_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CTRL;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_frame_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_frame_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_FRAME_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_frame_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_frame_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_FRAME_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_irq_subsample_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_irq_subsample_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_irq_subsample_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_irq_subsample_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PERIOD;

typedef struct{
    unsigned  START_PIXEL : 16; /* 15:0 */
    unsigned  END_PIXEL : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_rpp_hcrop;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_rpp_hcrop bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_RPP_HCROP;

typedef struct{
    unsigned  START_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  END_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_rpp_vcrop;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_rpp_vcrop bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_RPP_VCROP;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_rpp_pix_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_rpp_pix_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_RPP_PIX_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_rpp_pix_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_rpp_pix_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_RPP_PIX_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_rpp_line_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_rpp_line_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_RPP_LINE_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_rpp_line_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_rpp_line_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_RPP_LINE_DROP_PERIOD;

typedef struct{
    unsigned  CSID_CLK_RST_STB : 1; /* 0:0 */
    unsigned  IFE_CLK_RST_STB : 1; /* 1:1 */
    unsigned  MISR_RST_STB : 1; /* 2:2 */
    unsigned  FORMAT_MEASURE_RST_STB : 1; /* 3:3 */
    unsigned  TIMESTAMP_RST_STB : 1; /* 4:4 */
    unsigned  FRAMEDROP_RST_STB : 1; /* 5:5 */
    unsigned  IRQ_SUBSAMPLE_RST_STB : 1; /* 6:6 */
    unsigned  BYTE_CNTR_RST_STB : 1; /* 7:7 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_rst_strobes;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_rst_strobes bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_RST_STROBES;

typedef struct{
    unsigned  HALT : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_STATUS;

typedef struct{
    unsigned  MISR_VAL_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_misr_val0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_misr_val0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_MISR_VAL0;

typedef struct{
    unsigned  MISR_VAL_63_32 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_misr_val1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_misr_val1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_MISR_VAL1;

typedef struct{
    unsigned  MISR_VAL_95_64 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_misr_val2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_misr_val2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_MISR_VAL2;

typedef struct{
    unsigned  MISR_VAL_127_96 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_misr_val3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_misr_val3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_MISR_VAL3;

typedef struct{
    unsigned  COUNTER_ENABLES : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_format_measure_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_format_measure_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_FORMAT_MEASURE_CFG0;

typedef struct{
    unsigned  NUM_PIX : 16; /* 15:0 */
    unsigned  NUM_LINES : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_format_measure_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_format_measure_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_FORMAT_MEASURE_CFG1;

typedef struct{
    unsigned  PIX_COUNT : 16; /* 15:0 */
    unsigned  LINE_COUNT : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_format_measure0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_format_measure0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_FORMAT_MEASURE0;

typedef struct{
    unsigned  HBLANKING_MIN : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  HBLANKING_MAX : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_format_measure1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_format_measure1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_FORMAT_MEASURE1;

typedef struct{
    unsigned  VBLANKING_COUNT : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_format_measure2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_format_measure2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_FORMAT_MEASURE2;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_timestamp_curr0_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_timestamp_curr0_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_TIMESTAMP_CURR0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_timestamp_curr1_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_timestamp_curr1_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_TIMESTAMP_CURR1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_timestamp_prev0_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_timestamp_prev0_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_TIMESTAMP_PREV0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_timestamp_prev1_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_timestamp_prev1_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_TIMESTAMP_PREV1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_timestamp_curr0_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_timestamp_curr0_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_TIMESTAMP_CURR0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_timestamp_curr1_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_timestamp_curr1_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_TIMESTAMP_CURR1_EOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_timestamp_prev0_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_timestamp_prev0_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_TIMESTAMP_PREV0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_timestamp_prev1_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_timestamp_prev1_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_TIMESTAMP_PREV1_EOF;

typedef struct{
    unsigned  OVERFLOW_CTRL_EN : 1; /* 0:0 */
    unsigned  FORCE_OVERFLOW : 1; /* 1:1 */
    unsigned  OVERFLOW_CTRL_MODE : 2; /* 3:2 */
    unsigned  PADDING_ALL_ONE : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_error_recovery_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_error_recovery_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0;

typedef struct{
    unsigned  NUM_PADDING_PIXELS : 16; /* 15:0 */
    unsigned  NUM_PADDING_ROWS : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_error_recovery_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_error_recovery_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_ERROR_RECOVERY_CFG1;

typedef struct{
    unsigned  NUM_HBI_CYCLES : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  NUM_VBI_LINES : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_error_recovery_cfg2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_error_recovery_cfg2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_ERROR_RECOVERY_CFG2;

typedef struct{
    unsigned  MULTI_VCDT_EN : 2; /* 1:0 */
    unsigned  VC1 : 5; /* 6:2 */
    unsigned  DT1 : 6; /* 12:7 */
    unsigned  TS_COMB_VCDT_EN : 1; /* 13:13 */
    unsigned  VCDT_INFO_DIS : 2; /* 15:14 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_multi_vcdt_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_multi_vcdt_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_MULTI_VCDT_CFG0;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_byte_cntr_ping;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_byte_cntr_ping bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_BYTE_CNTR_PING;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_byte_cntr_pong;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi1_byte_cntr_pong bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_BYTE_CNTR_PONG;

typedef struct{
    unsigned  BYTE_CNTR_EN : 1; /* 0:0 */
    unsigned  FORMAT_MEASURE_EN : 1; /* 1:1 */
    unsigned  TIMESTAMP_EN : 1; /* 2:2 */
    unsigned  DROP_H_EN : 1; /* 3:3 */
    unsigned  DROP_V_EN : 1; /* 4:4 */
    unsigned  CROP_H_EN : 1; /* 5:5 */
    unsigned  CROP_V_EN : 1; /* 6:6 */
    unsigned  MISR_EN : 1; /* 7:7 */
    unsigned  CGC_MODE : 1; /* 8:8 */
    unsigned  PLAIN_ALIGNMENT : 1; /* 9:9 */
    unsigned  PLAIN_FORMAT : 2; /* 11:10 */
    unsigned  DECODE_FORMAT : 4; /* 15:12 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  DT_ID : 2; /* 28:27 */
    unsigned  EARLY_EOF_EN : 1; /* 29:29 */
    unsigned  PACKING_FORMAT : 1; /* 30:30 */
    unsigned  EN : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0;

typedef struct{
    unsigned  TIMESTAMP_STB_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG1;

typedef struct{
    unsigned  HALT_CMD : 2; /* 1:0 */
    unsigned  HALT_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CTRL;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_frame_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_frame_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_FRAME_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_frame_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_frame_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_FRAME_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_irq_subsample_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_irq_subsample_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_irq_subsample_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_irq_subsample_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PERIOD;

typedef struct{
    unsigned  START_PIXEL : 16; /* 15:0 */
    unsigned  END_PIXEL : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_rpp_hcrop;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_rpp_hcrop bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_RPP_HCROP;

typedef struct{
    unsigned  START_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  END_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_rpp_vcrop;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_rpp_vcrop bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_RPP_VCROP;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_rpp_pix_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_rpp_pix_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_RPP_PIX_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_rpp_pix_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_rpp_pix_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_RPP_PIX_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_rpp_line_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_rpp_line_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_RPP_LINE_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_rpp_line_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_rpp_line_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_RPP_LINE_DROP_PERIOD;

typedef struct{
    unsigned  CSID_CLK_RST_STB : 1; /* 0:0 */
    unsigned  IFE_CLK_RST_STB : 1; /* 1:1 */
    unsigned  MISR_RST_STB : 1; /* 2:2 */
    unsigned  FORMAT_MEASURE_RST_STB : 1; /* 3:3 */
    unsigned  TIMESTAMP_RST_STB : 1; /* 4:4 */
    unsigned  FRAMEDROP_RST_STB : 1; /* 5:5 */
    unsigned  IRQ_SUBSAMPLE_RST_STB : 1; /* 6:6 */
    unsigned  BYTE_CNTR_RST_STB : 1; /* 7:7 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_rst_strobes;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_rst_strobes bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_RST_STROBES;

typedef struct{
    unsigned  HALT : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_STATUS;

typedef struct{
    unsigned  MISR_VAL_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_misr_val0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_misr_val0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_MISR_VAL0;

typedef struct{
    unsigned  MISR_VAL_63_32 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_misr_val1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_misr_val1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_MISR_VAL1;

typedef struct{
    unsigned  MISR_VAL_95_64 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_misr_val2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_misr_val2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_MISR_VAL2;

typedef struct{
    unsigned  MISR_VAL_127_96 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_misr_val3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_misr_val3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_MISR_VAL3;

typedef struct{
    unsigned  COUNTER_ENABLES : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_format_measure_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_format_measure_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_FORMAT_MEASURE_CFG0;

typedef struct{
    unsigned  NUM_PIX : 16; /* 15:0 */
    unsigned  NUM_LINES : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_format_measure_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_format_measure_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_FORMAT_MEASURE_CFG1;

typedef struct{
    unsigned  PIX_COUNT : 16; /* 15:0 */
    unsigned  LINE_COUNT : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_format_measure0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_format_measure0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_FORMAT_MEASURE0;

typedef struct{
    unsigned  HBLANKING_MIN : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  HBLANKING_MAX : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_format_measure1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_format_measure1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_FORMAT_MEASURE1;

typedef struct{
    unsigned  VBLANKING_COUNT : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_format_measure2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_format_measure2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_FORMAT_MEASURE2;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_timestamp_curr0_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_timestamp_curr0_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_TIMESTAMP_CURR0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_timestamp_curr1_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_timestamp_curr1_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_TIMESTAMP_CURR1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_timestamp_prev0_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_timestamp_prev0_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_TIMESTAMP_PREV0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_timestamp_prev1_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_timestamp_prev1_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_TIMESTAMP_PREV1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_timestamp_curr0_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_timestamp_curr0_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_TIMESTAMP_CURR0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_timestamp_curr1_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_timestamp_curr1_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_TIMESTAMP_CURR1_EOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_timestamp_prev0_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_timestamp_prev0_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_TIMESTAMP_PREV0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_timestamp_prev1_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_timestamp_prev1_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_TIMESTAMP_PREV1_EOF;

typedef struct{
    unsigned  OVERFLOW_CTRL_EN : 1; /* 0:0 */
    unsigned  FORCE_OVERFLOW : 1; /* 1:1 */
    unsigned  OVERFLOW_CTRL_MODE : 2; /* 3:2 */
    unsigned  PADDING_ALL_ONE : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_error_recovery_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_error_recovery_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0;

typedef struct{
    unsigned  NUM_PADDING_PIXELS : 16; /* 15:0 */
    unsigned  NUM_PADDING_ROWS : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_error_recovery_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_error_recovery_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_ERROR_RECOVERY_CFG1;

typedef struct{
    unsigned  NUM_HBI_CYCLES : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  NUM_VBI_LINES : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_error_recovery_cfg2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_error_recovery_cfg2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_ERROR_RECOVERY_CFG2;

typedef struct{
    unsigned  MULTI_VCDT_EN : 2; /* 1:0 */
    unsigned  VC1 : 5; /* 6:2 */
    unsigned  DT1 : 6; /* 12:7 */
    unsigned  TS_COMB_VCDT_EN : 1; /* 13:13 */
    unsigned  VCDT_INFO_DIS : 2; /* 15:14 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_multi_vcdt_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_multi_vcdt_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_MULTI_VCDT_CFG0;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_byte_cntr_ping;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_byte_cntr_ping bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_BYTE_CNTR_PING;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_byte_cntr_pong;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi2_byte_cntr_pong bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_BYTE_CNTR_PONG;

typedef struct{
    unsigned  BYTE_CNTR_EN : 1; /* 0:0 */
    unsigned  FORMAT_MEASURE_EN : 1; /* 1:1 */
    unsigned  TIMESTAMP_EN : 1; /* 2:2 */
    unsigned  DROP_H_EN : 1; /* 3:3 */
    unsigned  DROP_V_EN : 1; /* 4:4 */
    unsigned  CROP_H_EN : 1; /* 5:5 */
    unsigned  CROP_V_EN : 1; /* 6:6 */
    unsigned  MISR_EN : 1; /* 7:7 */
    unsigned  CGC_MODE : 1; /* 8:8 */
    unsigned  PLAIN_ALIGNMENT : 1; /* 9:9 */
    unsigned  PLAIN_FORMAT : 2; /* 11:10 */
    unsigned  DECODE_FORMAT : 4; /* 15:12 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  DT_ID : 2; /* 28:27 */
    unsigned  EARLY_EOF_EN : 1; /* 29:29 */
    unsigned  PACKING_FORMAT : 1; /* 30:30 */
    unsigned  EN : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0;

typedef struct{
    unsigned  TIMESTAMP_STB_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG1;

typedef struct{
    unsigned  HALT_CMD : 2; /* 1:0 */
    unsigned  HALT_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CTRL;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_frame_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_frame_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_FRAME_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_frame_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_frame_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_FRAME_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_irq_subsample_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_irq_subsample_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_IRQ_SUBSAMPLE_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_irq_subsample_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_irq_subsample_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_IRQ_SUBSAMPLE_PERIOD;

typedef struct{
    unsigned  START_PIXEL : 16; /* 15:0 */
    unsigned  END_PIXEL : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_rpp_hcrop;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_rpp_hcrop bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_RPP_HCROP;

typedef struct{
    unsigned  START_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  END_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_rpp_vcrop;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_rpp_vcrop bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_RPP_VCROP;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_rpp_pix_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_rpp_pix_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_RPP_PIX_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_rpp_pix_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_rpp_pix_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_RPP_PIX_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_rpp_line_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_rpp_line_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_RPP_LINE_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_rpp_line_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_rpp_line_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_RPP_LINE_DROP_PERIOD;

typedef struct{
    unsigned  COMPONENT_SWAP_EN : 1; /* 0:0 */
    unsigned  ROUNDING_MODE : 2; /* 2:1 */
    unsigned  EN : 1; /* 3:3 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_yuv_chroma_conversion;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_yuv_chroma_conversion bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_YUV_CHROMA_CONVERSION;

typedef struct{
    unsigned  CSID_CLK_RST_STB : 1; /* 0:0 */
    unsigned  IFE_CLK_RST_STB : 1; /* 1:1 */
    unsigned  MISR_RST_STB : 1; /* 2:2 */
    unsigned  FORMAT_MEASURE_RST_STB : 1; /* 3:3 */
    unsigned  TIMESTAMP_RST_STB : 1; /* 4:4 */
    unsigned  FRAMEDROP_RST_STB : 1; /* 5:5 */
    unsigned  IRQ_SUBSAMPLE_RST_STB : 1; /* 6:6 */
    unsigned  BYTE_CNTR_RST_STB : 1; /* 7:7 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_rst_strobes;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_rst_strobes bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_RST_STROBES;

typedef struct{
    unsigned  HALT : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_STATUS;

typedef struct{
    unsigned  MISR_VAL_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_misr_val0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_misr_val0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_MISR_VAL0;

typedef struct{
    unsigned  MISR_VAL_63_32 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_misr_val1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_misr_val1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_MISR_VAL1;

typedef struct{
    unsigned  MISR_VAL_95_64 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_misr_val2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_misr_val2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_MISR_VAL2;

typedef struct{
    unsigned  MISR_VAL_127_96 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_misr_val3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_misr_val3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_MISR_VAL3;

typedef struct{
    unsigned  COUNTER_ENABLES : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_format_measure_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_format_measure_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_FORMAT_MEASURE_CFG0;

typedef struct{
    unsigned  NUM_PIX : 16; /* 15:0 */
    unsigned  NUM_LINES : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_format_measure_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_format_measure_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_FORMAT_MEASURE_CFG1;

typedef struct{
    unsigned  PIX_COUNT : 16; /* 15:0 */
    unsigned  LINE_COUNT : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_format_measure0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_format_measure0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_FORMAT_MEASURE0;

typedef struct{
    unsigned  HBLANKING_MIN : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  HBLANKING_MAX : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_format_measure1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_format_measure1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_FORMAT_MEASURE1;

typedef struct{
    unsigned  VBLANKING_COUNT : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_format_measure2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_format_measure2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_FORMAT_MEASURE2;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_timestamp_curr0_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_timestamp_curr0_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_TIMESTAMP_CURR0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_timestamp_curr1_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_timestamp_curr1_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_TIMESTAMP_CURR1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_timestamp_prev0_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_timestamp_prev0_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_TIMESTAMP_PREV0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_timestamp_prev1_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_timestamp_prev1_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_TIMESTAMP_PREV1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_timestamp_curr0_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_timestamp_curr0_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_TIMESTAMP_CURR0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_timestamp_curr1_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_timestamp_curr1_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_TIMESTAMP_CURR1_EOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_timestamp_prev0_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_timestamp_prev0_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_TIMESTAMP_PREV0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_timestamp_prev1_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_timestamp_prev1_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_TIMESTAMP_PREV1_EOF;

typedef struct{
    unsigned  OVERFLOW_CTRL_EN : 1; /* 0:0 */
    unsigned  FORCE_OVERFLOW : 1; /* 1:1 */
    unsigned  OVERFLOW_CTRL_MODE : 2; /* 3:2 */
    unsigned  PADDING_ALL_ONE : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_error_recovery_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_error_recovery_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0;

typedef struct{
    unsigned  NUM_PADDING_PIXELS : 16; /* 15:0 */
    unsigned  NUM_PADDING_ROWS : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_error_recovery_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_error_recovery_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_ERROR_RECOVERY_CFG1;

typedef struct{
    unsigned  NUM_HBI_CYCLES : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  NUM_VBI_LINES : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_error_recovery_cfg2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_error_recovery_cfg2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_ERROR_RECOVERY_CFG2;

typedef struct{
    unsigned  MULTI_VCDT_EN : 2; /* 1:0 */
    unsigned  VC1 : 5; /* 6:2 */
    unsigned  DT1 : 6; /* 12:7 */
    unsigned  TS_COMB_VCDT_EN : 1; /* 13:13 */
    unsigned  VCDT_INFO_DIS : 2; /* 15:14 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_multi_vcdt_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_multi_vcdt_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_MULTI_VCDT_CFG0;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_byte_cntr_ping;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_byte_cntr_ping bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_BYTE_CNTR_PING;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_byte_cntr_pong;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_rdi3_byte_cntr_pong bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_BYTE_CNTR_PONG;

typedef struct{
    unsigned  TEST_EN : 1; /* 0:0 */
    unsigned  FS_PKT_EN : 1; /* 1:1 */
    unsigned  FE_PKT_EN : 1; /* 2:2 */
    unsigned  PHY_SEL : 1; /* 3:3 */
    unsigned  NUM_ACTIVE_LANES : 2; /* 5:4 */
    unsigned  UNUSED0 : 2; /* 7:6 */
    unsigned  CYCLES_BETWEEN_PKTS : 10; /* 17:8 */
    unsigned  UNUSED1 : 2; /* 19:18 */
    unsigned  NUM_TRAIL_BYTES : 10; /* 29:20 */
    unsigned  UNUSED2 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CTRL;

typedef struct{
    unsigned  VC_NUM : 4; /* 3:0 */
    unsigned  UNUSED0 : 4; /* 7:4 */
    unsigned  NUM_ACTIVE_DTS : 2; /* 9:8 */
    unsigned  LINE_INTERLEAVING_MODE : 2; /* 11:10 */
    unsigned  UNUSED1 : 4; /* 15:12 */
    unsigned  NUM_FRAMES : 8; /* 23:16 */
    unsigned  UNUSED2 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_vc_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_vc_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_VC_CFG0;

typedef struct{
    unsigned  H_BLANKING_COUNT : 11; /* 10:0 */
    unsigned  UNUSED0 : 1; /* 11:11 */
    unsigned  V_BLANKING_COUNT : 10; /* 21:12 */
    unsigned  UNUSED1 : 2; /* 23:22 */
    unsigned  V_BLANK_FRAME_WIDTH_SEL : 2; /* 25:24 */
    unsigned  UNUSED2 : 6; /* 31:26 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_vc_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_vc_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_VC_CFG1;

typedef struct{
    unsigned  SEED : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_lfsr_seed;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_lfsr_seed bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_LFSR_SEED;

typedef struct{
    unsigned  FRAME_HEIGHT : 15; /* 14:0 */
    unsigned  UNUSED0 : 1; /* 15:15 */
    unsigned  FRAME_WIDTH : 15; /* 30:16 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_dt_0_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_dt_0_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_0_CFG_0;

typedef struct{
    unsigned  DATA_TYPE : 6; /* 5:0 */
    unsigned  UNUSED0 : 2; /* 7:6 */
    unsigned  ECC_XOR_MASK : 6; /* 13:8 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  CRC_XOR_MASK : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_dt_0_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_dt_0_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_0_CFG_1;

typedef struct{
    unsigned  PAYLOAD_MODE : 4; /* 3:0 */
    unsigned  USER_SPECIFIED_PAYLOAD : 8; /* 11:4 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  ENCODE_FORMAT : 4; /* 19:16 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_dt_0_cfg_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_dt_0_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_0_CFG_2;

typedef struct{
    unsigned  FRAME_HEIGHT : 15; /* 14:0 */
    unsigned  UNUSED0 : 1; /* 15:15 */
    unsigned  FRAME_WIDTH : 15; /* 30:16 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_dt_1_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_dt_1_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_1_CFG_0;

typedef struct{
    unsigned  DATA_TYPE : 6; /* 5:0 */
    unsigned  UNUSED0 : 2; /* 7:6 */
    unsigned  ECC_XOR_MASK : 6; /* 13:8 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  CRC_XOR_MASK : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_dt_1_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_dt_1_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_1_CFG_1;

typedef struct{
    unsigned  PAYLOAD_MODE : 4; /* 3:0 */
    unsigned  USER_SPECIFIED_PAYLOAD : 8; /* 11:4 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  ENCODE_FORMAT : 4; /* 19:16 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_dt_1_cfg_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_dt_1_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_1_CFG_2;

typedef struct{
    unsigned  FRAME_HEIGHT : 15; /* 14:0 */
    unsigned  UNUSED0 : 1; /* 15:15 */
    unsigned  FRAME_WIDTH : 15; /* 30:16 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_dt_2_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_dt_2_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_2_CFG_0;

typedef struct{
    unsigned  DATA_TYPE : 6; /* 5:0 */
    unsigned  UNUSED0 : 2; /* 7:6 */
    unsigned  ECC_XOR_MASK : 6; /* 13:8 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  CRC_XOR_MASK : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_dt_2_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_dt_2_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_2_CFG_1;

typedef struct{
    unsigned  PAYLOAD_MODE : 4; /* 3:0 */
    unsigned  USER_SPECIFIED_PAYLOAD : 8; /* 11:4 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  ENCODE_FORMAT : 4; /* 19:16 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_dt_2_cfg_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_dt_2_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_2_CFG_2;

typedef struct{
    unsigned  FRAME_HEIGHT : 15; /* 14:0 */
    unsigned  UNUSED0 : 1; /* 15:15 */
    unsigned  FRAME_WIDTH : 15; /* 30:16 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_dt_3_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_dt_3_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_3_CFG_0;

typedef struct{
    unsigned  DATA_TYPE : 6; /* 5:0 */
    unsigned  UNUSED0 : 2; /* 7:6 */
    unsigned  ECC_XOR_MASK : 6; /* 13:8 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  CRC_XOR_MASK : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_dt_3_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_dt_3_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_3_CFG_1;

typedef struct{
    unsigned  PAYLOAD_MODE : 4; /* 3:0 */
    unsigned  USER_SPECIFIED_PAYLOAD : 8; /* 11:4 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  ENCODE_FORMAT : 4; /* 19:16 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_dt_3_cfg_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_dt_3_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_DT_3_CFG_2;

typedef struct{
    unsigned  UNICOLOR_BAR_SEL : 3; /* 2:0 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  UNICOLOR_BAR_EN : 1; /* 4:4 */
    unsigned  SPLIT_EN : 1; /* 5:5 */
    unsigned  UNUSED1 : 2; /* 7:6 */
    unsigned  ROTATE_PERIOD : 6; /* 13:8 */
    unsigned  UNUSED2 : 18; /* 31:14 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_color_bars_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_color_bars_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_COLOR_BARS_CFG;

typedef struct{
    unsigned  MODE : 2; /* 1:0 */
    unsigned  PATTERN_SEL : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_color_box_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_color_box_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_COLOR_BOX_CFG;

typedef struct{
    unsigned  PIX_PATTERN : 3; /* 2:0 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  GAIN : 4; /* 7:4 */
    unsigned  NUM_NOISE_BITS : 4; /* 11:8 */
    unsigned  NOISE_EN : 1; /* 12:12 */
    unsigned  UNUSED1 : 19; /* 31:13 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_common_gen_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_common_gen_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_COMMON_GEN_CFG;

typedef struct{
    unsigned  MODE : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_cgen0_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_cgen0_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN0_CFG;

typedef struct{
    unsigned  X0 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_cgen0_x0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_cgen0_x0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN0_X0;

typedef struct{
    unsigned  X1 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_cgen0_x1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_cgen0_x1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN0_X1;

typedef struct{
    unsigned  X2 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_cgen0_x2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_cgen0_x2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN0_X2;

typedef struct{
    unsigned  XY : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_cgen0_xy;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_cgen0_xy bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN0_XY;

typedef struct{
    unsigned  Y1 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_cgen0_y1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_cgen0_y1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN0_Y1;

typedef struct{
    unsigned  Y2 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_cgen0_y2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_cgen0_y2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN0_Y2;

typedef struct{
    unsigned  MODE : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_cgen1_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_cgen1_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN1_CFG;

typedef struct{
    unsigned  X0 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_cgen1_x0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_cgen1_x0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN1_X0;

typedef struct{
    unsigned  X1 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_cgen1_x1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_cgen1_x1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN1_X1;

typedef struct{
    unsigned  X2 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_cgen1_x2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_cgen1_x2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN1_X2;

typedef struct{
    unsigned  XY : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_cgen1_xy;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_cgen1_xy bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN1_XY;

typedef struct{
    unsigned  Y1 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_cgen1_y1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_cgen1_y1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN1_Y1;

typedef struct{
    unsigned  Y2 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_cgen1_y2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_cgen1_y2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN1_Y2;

typedef struct{
    unsigned  MODE : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_cgen2_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_cgen2_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN2_CFG;

typedef struct{
    unsigned  X0 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_cgen2_x0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_cgen2_x0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN2_X0;

typedef struct{
    unsigned  X1 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_cgen2_x1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_cgen2_x1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN2_X1;

typedef struct{
    unsigned  X2 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_cgen2_x2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_cgen2_x2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN2_X2;

typedef struct{
    unsigned  XY : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_cgen2_xy;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_cgen2_xy bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN2_XY;

typedef struct{
    unsigned  Y1 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_cgen2_y1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_cgen2_y1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN2_Y1;

typedef struct{
    unsigned  Y2 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_cgen2_y2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_csid_tpg_cgen2_y2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CGEN2_Y2;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif0_hw_version;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif0_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif0_hw_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif0_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 19; /* 19:1 */
    unsigned  STRIPE_LOC : 2; /* 21:20 */
    unsigned  UNUSED1 : 2; /* 23:22 */
    unsigned  PIXEL_PATTERN : 3; /* 26:24 */
    unsigned  UNUSED2 : 5; /* 31:27 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif0_module_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif0_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_MODULE_CFG;

typedef struct{
    unsigned  IRQ_SUBSAMPLE_PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif0_period_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif0_period_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_PERIOD_CFG;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif0_irq_subsample_pattern_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif0_irq_subsample_pattern_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_IRQ_SUBSAMPLE_PATTERN_CFG;

typedef struct{
    unsigned  EPOCH0_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  EPOCH1_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif0_epoch_irq_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif0_epoch_irq_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_EPOCH_IRQ_CFG;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif0_debug_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif0_debug_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_DEBUG_1;

typedef struct{
    unsigned  FRAME_WIDTH : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FRAME_HEIGHT : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif0_debug_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif0_debug_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_DEBUG_0;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif0_test_bus_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif0_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif0_spare;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif0_spare bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif1_hw_version;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif1_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif1_hw_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif1_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 19; /* 19:1 */
    unsigned  STRIPE_LOC : 2; /* 21:20 */
    unsigned  UNUSED1 : 2; /* 23:22 */
    unsigned  PIXEL_PATTERN : 3; /* 26:24 */
    unsigned  UNUSED2 : 5; /* 31:27 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif1_module_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif1_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_MODULE_CFG;

typedef struct{
    unsigned  IRQ_SUBSAMPLE_PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif1_period_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif1_period_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_PERIOD_CFG;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif1_irq_subsample_pattern_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif1_irq_subsample_pattern_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_IRQ_SUBSAMPLE_PATTERN_CFG;

typedef struct{
    unsigned  EPOCH0_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  EPOCH1_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif1_epoch_irq_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif1_epoch_irq_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_EPOCH_IRQ_CFG;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif1_debug_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif1_debug_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_DEBUG_1;

typedef struct{
    unsigned  FRAME_WIDTH : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FRAME_HEIGHT : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif1_debug_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif1_debug_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_DEBUG_0;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif1_test_bus_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif1_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif1_spare;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif1_spare bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif2_hw_version;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif2_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif2_hw_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif2_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 19; /* 19:1 */
    unsigned  STRIPE_LOC : 2; /* 21:20 */
    unsigned  UNUSED1 : 2; /* 23:22 */
    unsigned  PIXEL_PATTERN : 3; /* 26:24 */
    unsigned  UNUSED2 : 5; /* 31:27 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif2_module_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif2_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_MODULE_CFG;

typedef struct{
    unsigned  IRQ_SUBSAMPLE_PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif2_period_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif2_period_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_PERIOD_CFG;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif2_irq_subsample_pattern_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif2_irq_subsample_pattern_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_IRQ_SUBSAMPLE_PATTERN_CFG;

typedef struct{
    unsigned  EPOCH0_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  EPOCH1_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif2_epoch_irq_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif2_epoch_irq_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_EPOCH_IRQ_CFG;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif2_debug_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif2_debug_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_DEBUG_1;

typedef struct{
    unsigned  FRAME_WIDTH : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FRAME_HEIGHT : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif2_debug_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif2_debug_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_DEBUG_0;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif2_test_bus_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif2_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif2_spare;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif2_spare bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif3_hw_version;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif3_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif3_hw_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif3_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 19; /* 19:1 */
    unsigned  STRIPE_LOC : 2; /* 21:20 */
    unsigned  UNUSED1 : 2; /* 23:22 */
    unsigned  PIXEL_PATTERN : 3; /* 26:24 */
    unsigned  UNUSED2 : 5; /* 31:27 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif3_module_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif3_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_MODULE_CFG;

typedef struct{
    unsigned  IRQ_SUBSAMPLE_PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif3_period_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif3_period_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_PERIOD_CFG;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif3_irq_subsample_pattern_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif3_irq_subsample_pattern_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_IRQ_SUBSAMPLE_PATTERN_CFG;

typedef struct{
    unsigned  EPOCH0_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  EPOCH1_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif3_epoch_irq_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif3_epoch_irq_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_EPOCH_IRQ_CFG;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif3_debug_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif3_debug_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_DEBUG_1;

typedef struct{
    unsigned  FRAME_WIDTH : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FRAME_HEIGHT : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif3_debug_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif3_debug_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_DEBUG_0;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif3_test_bus_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif3_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif3_spare;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_clc_camif3_spare bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_hw_version;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_HW_VERSION;

typedef struct{
    unsigned  CGC_OVERRIDE : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_input_if_cgc_override;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_input_if_cgc_override bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_CGC_OVERRIDE;

typedef struct{
    unsigned  COMP_REG_UPDATE_DONE : 4; /* 3:0 */
    unsigned  COMP_BUF_DONE : 4; /* 7:4 */
    unsigned  UNUSED0 : 22; /* 29:8 */
    unsigned  VIOLATION : 1; /* 30:30 */
    unsigned  IMAGE_SIZE_VIOLATION : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_input_if_irq_mask_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_input_if_irq_mask_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_MASK_0;

typedef struct{
    unsigned  WR_CLIENT_BUF_DONE : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_input_if_irq_mask_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_input_if_irq_mask_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_MASK_1;

typedef struct{
    unsigned  COMP_REG_UPDATE_DONE : 4; /* 3:0 */
    unsigned  COMP_BUF_DONE : 4; /* 7:4 */
    unsigned  UNUSED0 : 22; /* 29:8 */
    unsigned  VIOLATION : 1; /* 30:30 */
    unsigned  IMAGE_SIZE_VIOLATION : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_input_if_irq_clear_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_input_if_irq_clear_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_CLEAR_0;

typedef struct{
    unsigned  WR_CLIENT_BUF_DONE : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_input_if_irq_clear_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_input_if_irq_clear_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_CLEAR_1;

typedef struct{
    unsigned  COMP_REG_UPDATE_DONE : 4; /* 3:0 */
    unsigned  COMP_BUF_DONE : 4; /* 7:4 */
    unsigned  UNUSED0 : 22; /* 29:8 */
    unsigned  VIOLATION : 1; /* 30:30 */
    unsigned  IMAGE_SIZE_VIOLATION : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_input_if_irq_status_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_input_if_irq_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_STATUS_0;

typedef struct{
    unsigned  WR_CLIENT_BUF_DONE : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_input_if_irq_status_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_input_if_irq_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_STATUS_1;

typedef struct{
    unsigned  CLEAR : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  SET : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_input_if_irq_cmd;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_input_if_irq_cmd bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_CMD;

typedef struct{
    unsigned  CFG : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_input_if_frameheader_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_input_if_frameheader_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_0;

typedef struct{
    unsigned  CFG : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_input_if_frameheader_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_input_if_frameheader_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_1;

typedef struct{
    unsigned  CFG : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_input_if_frameheader_cfg_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_input_if_frameheader_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_2;

typedef struct{
    unsigned  CFG : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_input_if_frameheader_cfg_3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_input_if_frameheader_cfg_3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_3;

typedef struct{
    unsigned  COMP_REG_UPDATE_DONE : 4; /* 3:0 */
    unsigned  COMP_BUF_DONE : 4; /* 7:4 */
    unsigned  UNUSED0 : 22; /* 29:8 */
    unsigned  VIOLATION : 1; /* 30:30 */
    unsigned  IMAGE_SIZE_VIOLATION : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_input_if_irq_set_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_input_if_irq_set_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_SET_0;

typedef struct{
    unsigned  WR_CLIENT_BUF_DONE : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_input_if_irq_set_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_input_if_irq_set_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_INPUT_IF_IRQ_SET_1;

typedef struct{
    unsigned  PWR_ISO_ENABLE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_pwr_iso_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_pwr_iso_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PWR_ISO_CFG;

typedef struct{
    unsigned  OVERFLOW_CLEAR_CMD : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_status_clear;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_status_clear bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_STATUS_CLEAR;

typedef struct{
    unsigned  ERROR : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_violation_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_violation_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_VIOLATION_STATUS;

typedef struct{
    unsigned  ERROR : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_overflow_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_overflow_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_OVERFLOW_STATUS;

typedef struct{
    unsigned  ERROR : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_image_size_violation_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_image_size_violation_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_IMAGE_SIZE_VIOLATION_STATUS;

typedef struct{
    unsigned  CNTR_START_CMD : 1; /* 0:0 */
    unsigned  CNTR_STOP_CMD : 1; /* 1:1 */
    unsigned  CONTINUOUS_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  EVENT_SEL : 3; /* 6:4 */
    unsigned  UNUSED1 : 1; /* 7:7 */
    unsigned  CLIENT_SEL : 5; /* 12:8 */
    unsigned  UNUSED2 : 3; /* 15:13 */
    unsigned  WINDOW_START_SEL : 4; /* 19:16 */
    unsigned  WINDOW_END_SEL : 4; /* 23:20 */
    unsigned  NUM_WINDOW : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_perf_count_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_perf_count_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_0;

typedef struct{
    unsigned  CNTR_START_CMD : 1; /* 0:0 */
    unsigned  CNTR_STOP_CMD : 1; /* 1:1 */
    unsigned  CONTINUOUS_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  EVENT_SEL : 3; /* 6:4 */
    unsigned  UNUSED1 : 1; /* 7:7 */
    unsigned  CLIENT_SEL : 5; /* 12:8 */
    unsigned  UNUSED2 : 3; /* 15:13 */
    unsigned  WINDOW_START_SEL : 4; /* 19:16 */
    unsigned  WINDOW_END_SEL : 4; /* 23:20 */
    unsigned  NUM_WINDOW : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_perf_count_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_perf_count_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_1;

typedef struct{
    unsigned  CNTR_START_CMD : 1; /* 0:0 */
    unsigned  CNTR_STOP_CMD : 1; /* 1:1 */
    unsigned  CONTINUOUS_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  EVENT_SEL : 3; /* 6:4 */
    unsigned  UNUSED1 : 1; /* 7:7 */
    unsigned  CLIENT_SEL : 5; /* 12:8 */
    unsigned  UNUSED2 : 3; /* 15:13 */
    unsigned  WINDOW_START_SEL : 4; /* 19:16 */
    unsigned  WINDOW_END_SEL : 4; /* 23:20 */
    unsigned  NUM_WINDOW : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_perf_count_cfg_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_perf_count_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_2;

typedef struct{
    unsigned  CNTR_START_CMD : 1; /* 0:0 */
    unsigned  CNTR_STOP_CMD : 1; /* 1:1 */
    unsigned  CONTINUOUS_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  EVENT_SEL : 3; /* 6:4 */
    unsigned  UNUSED1 : 1; /* 7:7 */
    unsigned  CLIENT_SEL : 5; /* 12:8 */
    unsigned  UNUSED2 : 3; /* 15:13 */
    unsigned  WINDOW_START_SEL : 4; /* 19:16 */
    unsigned  WINDOW_END_SEL : 4; /* 23:20 */
    unsigned  NUM_WINDOW : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_perf_count_cfg_3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_perf_count_cfg_3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_CFG_3;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_perf_count_val_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_perf_count_val_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_VAL_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_perf_count_val_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_perf_count_val_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_VAL_1;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_perf_count_val_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_perf_count_val_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_VAL_2;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_perf_count_val_3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_perf_count_val_3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_VAL_3;

typedef struct{
    unsigned  DONE : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_perf_count_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_perf_count_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_PERF_COUNT_STATUS;

typedef struct{
    unsigned  MISR_0_EN : 1; /* 0:0 */
    unsigned  MISR_1_EN : 1; /* 1:1 */
    unsigned  UNUSED0 : 14; /* 15:2 */
    unsigned  MISR_0_SAMPLE_MODE : 1; /* 16:16 */
    unsigned  MISR_1_SAMPLE_MODE : 1; /* 17:17 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_misr_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_misr_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_MISR_CFG_0;

typedef struct{
    unsigned  MISR_0_ID : 8; /* 7:0 */
    unsigned  MISR_1_ID : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_misr_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_misr_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_MISR_CFG_1;

typedef struct{
    unsigned  MISR_SEL : 4; /* 3:0 */
    unsigned  WORD_SEL : 3; /* 6:4 */
    unsigned  UNUSED0 : 25; /* 31:7 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_misr_rd_sel;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_misr_rd_sel bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_MISR_RD_SEL;

typedef struct{
    unsigned  RST : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_misr_rst;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_misr_rst bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_MISR_RST;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_misr_val;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_misr_val bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_MISR_VAL;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_debug_status_top_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_debug_status_top_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_DEBUG_STATUS_TOP_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_debug_status_top_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_debug_status_top_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_DEBUG_STATUS_TOP_0;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SOURCE_SEL : 8; /* 11:4 */
    unsigned  TEST_BUS_INTERNAL_SEL : 8; /* 19:12 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_test_bus_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_spare;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_spare bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_SPARE;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  VIRTUALFRAME_EN : 1; /* 1:1 */
    unsigned  FRAMEHEADER_EN : 1; /* 2:2 */
    unsigned  ADDR_REUSE_EN : 1; /* 3:3 */
    unsigned  AUTO_RECOVERY_EN : 1; /* 4:4 */
    unsigned  UNUSED0 : 11; /* 15:5 */
    unsigned  MODE : 2; /* 17:16 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_0_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_0_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_0_addr_image;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_0_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_ADDR_IMAGE;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_0_addr_frame_incr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_0_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_ADDR_FRAME_INCR;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_0_image_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_0_image_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_IMAGE_CFG_0;

typedef struct{
    unsigned  X_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_0_image_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_0_image_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_IMAGE_CFG_1;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_0_image_cfg_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_0_image_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_IMAGE_CFG_2;

typedef struct{
    unsigned  FORMAT : 4; /* 3:0 */
    unsigned  ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_0_packer_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_0_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_PACKER_CFG;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_0_bw_limit;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_0_bw_limit bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_BW_LIMIT;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_0_addr_frame_header;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_0_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_0_addr_frame_header_incr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_0_addr_frame_header_incr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_ADDR_FRAME_HEADER_INCR;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_0_frame_header_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_0_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_FRAME_HEADER_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  LINE_COUNT : 16; /* 19:4 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_0_line_done_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_0_line_done_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_LINE_DONE_CFG;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_0_irq_subsample_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_0_irq_subsample_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_0_irq_subsample_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_0_irq_subsample_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_1;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_0_framedrop_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_0_framedrop_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_FRAMEDROP_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_0_framedrop_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_0_framedrop_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_FRAMEDROP_CFG_1;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_0_system_cache_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_0_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_0_burst_limit_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_0_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_BURST_LIMIT_CFG;

typedef struct{
    unsigned  LAST_COMSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_0_addr_status_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_0_addr_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_ADDR_STATUS_0;

typedef struct{
    unsigned  LAST_COMSUMED_FRAMEHEADER_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_0_addr_status_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_0_addr_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_ADDR_STATUS_1;

typedef struct{
    unsigned  IMAGE_ADDR_FIFO_WORD_CNT : 3; /* 2:0 */
    unsigned  UNUSED0 : 3; /* 5:3 */
    unsigned  FH_ADDR_FIFO_WORD_CNT : 3; /* 8:6 */
    unsigned  UNUSED1 : 23; /* 31:9 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_0_addr_status_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_0_addr_status_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_ADDR_STATUS_2;

typedef struct{
    unsigned  CURR_FRAME_CLIENT_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_0_addr_status_3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_0_addr_status_3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_ADDR_STATUS_3;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_0_debug_status_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_0_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_0_debug_status_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_0_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_0_debug_status_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_0_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_0_DEBUG_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  VIRTUALFRAME_EN : 1; /* 1:1 */
    unsigned  FRAMEHEADER_EN : 1; /* 2:2 */
    unsigned  ADDR_REUSE_EN : 1; /* 3:3 */
    unsigned  AUTO_RECOVERY_EN : 1; /* 4:4 */
    unsigned  UNUSED0 : 11; /* 15:5 */
    unsigned  MODE : 2; /* 17:16 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_1_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_1_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_1_addr_image;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_1_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_ADDR_IMAGE;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_1_addr_frame_incr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_1_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_ADDR_FRAME_INCR;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_1_image_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_1_image_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_IMAGE_CFG_0;

typedef struct{
    unsigned  X_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_1_image_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_1_image_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_IMAGE_CFG_1;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_1_image_cfg_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_1_image_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_IMAGE_CFG_2;

typedef struct{
    unsigned  FORMAT : 4; /* 3:0 */
    unsigned  ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_1_packer_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_1_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_PACKER_CFG;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_1_bw_limit;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_1_bw_limit bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_BW_LIMIT;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_1_addr_frame_header;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_1_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_1_addr_frame_header_incr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_1_addr_frame_header_incr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_ADDR_FRAME_HEADER_INCR;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_1_frame_header_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_1_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_FRAME_HEADER_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  LINE_COUNT : 16; /* 19:4 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_1_line_done_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_1_line_done_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_LINE_DONE_CFG;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_1_irq_subsample_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_1_irq_subsample_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_1_irq_subsample_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_1_irq_subsample_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_1;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_1_framedrop_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_1_framedrop_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_FRAMEDROP_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_1_framedrop_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_1_framedrop_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_FRAMEDROP_CFG_1;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_1_system_cache_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_1_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_1_burst_limit_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_1_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_BURST_LIMIT_CFG;

typedef struct{
    unsigned  LAST_COMSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_1_addr_status_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_1_addr_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_ADDR_STATUS_0;

typedef struct{
    unsigned  LAST_COMSUMED_FRAMEHEADER_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_1_addr_status_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_1_addr_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_ADDR_STATUS_1;

typedef struct{
    unsigned  IMAGE_ADDR_FIFO_WORD_CNT : 3; /* 2:0 */
    unsigned  UNUSED0 : 3; /* 5:3 */
    unsigned  FH_ADDR_FIFO_WORD_CNT : 3; /* 8:6 */
    unsigned  UNUSED1 : 23; /* 31:9 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_1_addr_status_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_1_addr_status_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_ADDR_STATUS_2;

typedef struct{
    unsigned  CURR_FRAME_CLIENT_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_1_addr_status_3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_1_addr_status_3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_ADDR_STATUS_3;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_1_debug_status_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_1_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_1_debug_status_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_1_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_1_debug_status_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_1_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_1_DEBUG_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  VIRTUALFRAME_EN : 1; /* 1:1 */
    unsigned  FRAMEHEADER_EN : 1; /* 2:2 */
    unsigned  ADDR_REUSE_EN : 1; /* 3:3 */
    unsigned  AUTO_RECOVERY_EN : 1; /* 4:4 */
    unsigned  UNUSED0 : 11; /* 15:5 */
    unsigned  MODE : 2; /* 17:16 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_2_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_2_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_2_addr_image;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_2_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_ADDR_IMAGE;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_2_addr_frame_incr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_2_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_ADDR_FRAME_INCR;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_2_image_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_2_image_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_IMAGE_CFG_0;

typedef struct{
    unsigned  X_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_2_image_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_2_image_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_IMAGE_CFG_1;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_2_image_cfg_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_2_image_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_IMAGE_CFG_2;

typedef struct{
    unsigned  FORMAT : 4; /* 3:0 */
    unsigned  ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_2_packer_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_2_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_PACKER_CFG;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_2_bw_limit;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_2_bw_limit bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_BW_LIMIT;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_2_addr_frame_header;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_2_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_2_addr_frame_header_incr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_2_addr_frame_header_incr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_ADDR_FRAME_HEADER_INCR;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_2_frame_header_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_2_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_FRAME_HEADER_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  LINE_COUNT : 16; /* 19:4 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_2_line_done_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_2_line_done_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_LINE_DONE_CFG;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_2_irq_subsample_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_2_irq_subsample_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_2_irq_subsample_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_2_irq_subsample_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_1;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_2_framedrop_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_2_framedrop_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_FRAMEDROP_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_2_framedrop_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_2_framedrop_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_FRAMEDROP_CFG_1;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_2_system_cache_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_2_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_2_burst_limit_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_2_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_BURST_LIMIT_CFG;

typedef struct{
    unsigned  LAST_COMSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_2_addr_status_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_2_addr_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_ADDR_STATUS_0;

typedef struct{
    unsigned  LAST_COMSUMED_FRAMEHEADER_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_2_addr_status_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_2_addr_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_ADDR_STATUS_1;

typedef struct{
    unsigned  IMAGE_ADDR_FIFO_WORD_CNT : 3; /* 2:0 */
    unsigned  UNUSED0 : 3; /* 5:3 */
    unsigned  FH_ADDR_FIFO_WORD_CNT : 3; /* 8:6 */
    unsigned  UNUSED1 : 23; /* 31:9 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_2_addr_status_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_2_addr_status_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_ADDR_STATUS_2;

typedef struct{
    unsigned  CURR_FRAME_CLIENT_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_2_addr_status_3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_2_addr_status_3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_ADDR_STATUS_3;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_2_debug_status_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_2_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_2_debug_status_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_2_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_2_debug_status_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_2_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_2_DEBUG_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  VIRTUALFRAME_EN : 1; /* 1:1 */
    unsigned  FRAMEHEADER_EN : 1; /* 2:2 */
    unsigned  ADDR_REUSE_EN : 1; /* 3:3 */
    unsigned  AUTO_RECOVERY_EN : 1; /* 4:4 */
    unsigned  UNUSED0 : 11; /* 15:5 */
    unsigned  MODE : 2; /* 17:16 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_3_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_3_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_3_addr_image;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_3_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_ADDR_IMAGE;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_3_addr_frame_incr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_3_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_ADDR_FRAME_INCR;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_3_image_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_3_image_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_IMAGE_CFG_0;

typedef struct{
    unsigned  X_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_3_image_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_3_image_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_IMAGE_CFG_1;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_3_image_cfg_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_3_image_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_IMAGE_CFG_2;

typedef struct{
    unsigned  FORMAT : 4; /* 3:0 */
    unsigned  ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_3_packer_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_3_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_PACKER_CFG;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_3_bw_limit;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_3_bw_limit bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_BW_LIMIT;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_3_addr_frame_header;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_3_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_3_addr_frame_header_incr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_3_addr_frame_header_incr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_ADDR_FRAME_HEADER_INCR;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_3_frame_header_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_3_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_FRAME_HEADER_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  LINE_COUNT : 16; /* 19:4 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_3_line_done_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_3_line_done_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_LINE_DONE_CFG;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_3_irq_subsample_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_3_irq_subsample_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_3_irq_subsample_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_3_irq_subsample_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_1;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_3_framedrop_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_3_framedrop_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_FRAMEDROP_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_3_framedrop_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_3_framedrop_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_FRAMEDROP_CFG_1;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_3_system_cache_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_3_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_3_burst_limit_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_3_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_BURST_LIMIT_CFG;

typedef struct{
    unsigned  LAST_COMSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_3_addr_status_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_3_addr_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_ADDR_STATUS_0;

typedef struct{
    unsigned  LAST_COMSUMED_FRAMEHEADER_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_3_addr_status_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_3_addr_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_ADDR_STATUS_1;

typedef struct{
    unsigned  IMAGE_ADDR_FIFO_WORD_CNT : 3; /* 2:0 */
    unsigned  UNUSED0 : 3; /* 5:3 */
    unsigned  FH_ADDR_FIFO_WORD_CNT : 3; /* 8:6 */
    unsigned  UNUSED1 : 23; /* 31:9 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_3_addr_status_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_3_addr_status_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_ADDR_STATUS_2;

typedef struct{
    unsigned  CURR_FRAME_CLIENT_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_3_addr_status_3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_3_addr_status_3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_ADDR_STATUS_3;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_3_debug_status_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_3_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_3_debug_status_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_3_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_3_debug_status_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite0_bus_wr_client_3_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_BUS_WR_CLIENT_3_DEBUG_STATUS_1;

typedef struct{
    unsigned  REVISION : 16; /* 15:0 */
    unsigned  MINOR_VERSION : 12; /* 27:16 */
    unsigned  MAJOR_VERSION : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_hw_version;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_HW_VERSION;

typedef struct{
    unsigned  STEP : 8; /* 7:0 */
    unsigned  TIER : 8; /* 15:8 */
    unsigned  GENERATION : 8; /* 23:16 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_titan_version;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_titan_version bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_TITAN_VERSION;

typedef struct{
    unsigned  NUM_OF_BUS_CLIENTS : 3; /* 2:0 */
    unsigned  MAIN_LINE_BUFFER_FEATURE : 16; /* 18:3 */
    unsigned  UNUSED0 : 12; /* 30:19 */
    unsigned  INPUT_FORMAT_FEATURE : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_hw_capability;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_hw_capability bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_HW_CAPABILITY;

typedef struct{
    unsigned  CORE_HW_RST : 1; /* 0:0 */
    unsigned  CORE_SW_RST : 1; /* 1:1 */
    unsigned  RDI0_HW_RST : 1; /* 2:2 */
    unsigned  RDI1_HW_RST : 1; /* 3:3 */
    unsigned  RDI2_HW_RST : 1; /* 4:4 */
    unsigned  RDI3_HW_RST : 1; /* 5:5 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_rst_cmd;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_rst_cmd bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_RST_CMD;

typedef struct{
    unsigned  CAMIF_CLK_CGC_OVERRIDE : 1; /* 0:0 */
    unsigned  WE_CORE_CLK_CGC_OVERRIDE : 1; /* 1:1 */
    unsigned  TOP_CORE_CLK_CGC_OVERRIDE : 1; /* 2:2 */
    unsigned  CSID_CORE_CLK_CGC_OVERRIDE : 1; /* 3:3 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_core_clk_cgc_override_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_core_clk_cgc_override_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_CORE_CLK_CGC_OVERRIDE_0;

typedef struct{
    unsigned  AHB_CLK_CGC_OVERRIDE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_ahb_clk_cgc_override;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_ahb_clk_cgc_override bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_AHB_CLK_CGC_OVERRIDE;

typedef struct{
    unsigned  NOC_CLK_CGC_OVERRIDE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_noc_clk_cgc_override;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_noc_clk_cgc_override bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_NOC_CLK_CGC_OVERRIDE;

typedef struct{
    unsigned  RDI0_UPDATE : 1; /* 0:0 */
    unsigned  RDI1_UPDATE : 1; /* 1:1 */
    unsigned  RDI2_UPDATE : 1; /* 2:2 */
    unsigned  RDI3_UPDATE : 1; /* 3:3 */
    unsigned  RDI0_UPDATE_IMD : 1; /* 4:4 */
    unsigned  RDI1_UPDATE_IMD : 1; /* 5:5 */
    unsigned  RDI2_UPDATE_IMD : 1; /* 6:6 */
    unsigned  RDI3_UPDATE_IMD : 1; /* 7:7 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_reg_update_cmd;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_reg_update_cmd bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_REG_UPDATE_CMD;

typedef struct{
    unsigned  CLEAR : 1; /* 0:0 */
    unsigned  SET : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_irq_cmd;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_irq_cmd bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CMD;

typedef struct{
    unsigned  RDI0_OVERFLOW_IRQ_MASK : 1; /* 0:0 */
    unsigned  RDI1_OVERFLOW_IRQ_MASK : 1; /* 1:1 */
    unsigned  RDI2_OVERFLOW_IRQ_MASK : 1; /* 2:2 */
    unsigned  RDI3_OVERFLOW_IRQ_MASK : 1; /* 3:3 */
    unsigned  BUS_WR_IRQ_MASK : 1; /* 4:4 */
    unsigned  RDI0_FRAME_DROP_IRQ_MASK : 1; /* 5:5 */
    unsigned  RDI1_FRAME_DROP_IRQ_MASK : 1; /* 6:6 */
    unsigned  RDI2_FRAME_DROP_IRQ_MASK : 1; /* 7:7 */
    unsigned  RDI3_FRAME_DROP_IRQ_MASK : 1; /* 8:8 */
    unsigned  UNUSED0 : 8; /* 16:9 */
    unsigned  RST_DONE_IRQ_MASK : 1; /* 17:17 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_irq_mask_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_irq_mask_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_0;

typedef struct{
    unsigned  RDI0_CAMIF_SOF_IRQ_MASK : 1; /* 0:0 */
    unsigned  RDI0_CAMIF_EOF_IRQ_MASK : 1; /* 1:1 */
    unsigned  RDI0_CAMIF_EPOCH0_IRQ_MASK : 1; /* 2:2 */
    unsigned  RDI0_CAMIF_EPOCH1_IRQ_MASK : 1; /* 3:3 */
    unsigned  RDI1_CAMIF_SOF_IRQ_MASK : 1; /* 4:4 */
    unsigned  RDI1_CAMIF_EOF_IRQ_MASK : 1; /* 5:5 */
    unsigned  RDI1_CAMIF_EPOCH0_IRQ_MASK : 1; /* 6:6 */
    unsigned  RDI1_CAMIF_EPOCH1_IRQ_MASK : 1; /* 7:7 */
    unsigned  RDI2_CAMIF_SOF_IRQ_MASK : 1; /* 8:8 */
    unsigned  RDI2_CAMIF_EOF_IRQ_MASK : 1; /* 9:9 */
    unsigned  RDI2_CAMIF_EPOCH0_IRQ_MASK : 1; /* 10:10 */
    unsigned  RDI2_CAMIF_EPOCH1_IRQ_MASK : 1; /* 11:11 */
    unsigned  RDI3_CAMIF_SOF_IRQ_MASK : 1; /* 12:12 */
    unsigned  RDI3_CAMIF_EOF_IRQ_MASK : 1; /* 13:13 */
    unsigned  RDI3_CAMIF_EPOCH0_IRQ_MASK : 1; /* 14:14 */
    unsigned  RDI3_CAMIF_EPOCH1_IRQ_MASK : 1; /* 15:15 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_irq_mask_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_irq_mask_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_1;

typedef struct{
    unsigned  UNUSED0 : 8; /* 7:0 */
    unsigned  RDI0_CAMIF_VIOLATION_IRQ_MASK : 1; /* 8:8 */
    unsigned  RDI1_CAMIF_VIOLATION_IRQ_MASK : 1; /* 9:9 */
    unsigned  RDI2_CAMIF_VIOLATION_IRQ_MASK : 1; /* 10:10 */
    unsigned  RDI3_CAMIF_VIOLATION_IRQ_MASK : 1; /* 11:11 */
    unsigned  DIAG_VIOLATION_IRQ_MASK : 1; /* 12:12 */
    unsigned  UNUSED1 : 19; /* 31:13 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_irq_mask_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_irq_mask_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_MASK_2;

typedef struct{
    unsigned  RDI0_OVERFLOW_IRQ_CLEAR : 1; /* 0:0 */
    unsigned  RDI1_OVERFLOW_IRQ_CLEAR : 1; /* 1:1 */
    unsigned  RDI2_OVERFLOW_IRQ_CLEAR : 1; /* 2:2 */
    unsigned  RDI3_OVERFLOW_IRQ_CLEAR : 1; /* 3:3 */
    unsigned  BUS_WR_IRQ_CLEAR : 1; /* 4:4 */
    unsigned  RDI0_FRAME_DROP_IRQ_CLEAR : 1; /* 5:5 */
    unsigned  RDI1_FRAME_DROP_IRQ_CLEAR : 1; /* 6:6 */
    unsigned  RDI2_FRAME_DROP_IRQ_CLEAR : 1; /* 7:7 */
    unsigned  RDI3_FRAME_DROP_IRQ_CLEAR : 1; /* 8:8 */
    unsigned  UNUSED0 : 8; /* 16:9 */
    unsigned  RST_DONE_IRQ_CLEAR : 1; /* 17:17 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_irq_clear_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_irq_clear_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_0;

typedef struct{
    unsigned  RDI0_CAMIF_SOF_IRQ_CLEAR : 1; /* 0:0 */
    unsigned  RDI0_CAMIF_EOF_IRQ_CLEAR : 1; /* 1:1 */
    unsigned  RDI0_CAMIF_EPOCH0_IRQ_CLEAR : 1; /* 2:2 */
    unsigned  RDI0_CAMIF_EPOCH1_IRQ_CLEAR : 1; /* 3:3 */
    unsigned  RDI1_CAMIF_SOF_IRQ_CLEAR : 1; /* 4:4 */
    unsigned  RDI1_CAMIF_EOF_IRQ_CLEAR : 1; /* 5:5 */
    unsigned  RDI1_CAMIF_EPOCH0_IRQ_CLEAR : 1; /* 6:6 */
    unsigned  RDI1_CAMIF_EPOCH1_IRQ_CLEAR : 1; /* 7:7 */
    unsigned  RDI2_CAMIF_SOF_IRQ_CLEAR : 1; /* 8:8 */
    unsigned  RDI2_CAMIF_EOF_IRQ_CLEAR : 1; /* 9:9 */
    unsigned  RDI2_CAMIF_EPOCH0_IRQ_CLEAR : 1; /* 10:10 */
    unsigned  RDI2_CAMIF_EPOCH1_IRQ_CLEAR : 1; /* 11:11 */
    unsigned  RDI3_CAMIF_SOF_IRQ_CLEAR : 1; /* 12:12 */
    unsigned  RDI3_CAMIF_EOF_IRQ_CLEAR : 1; /* 13:13 */
    unsigned  RDI3_CAMIF_EPOCH0_IRQ_CLEAR : 1; /* 14:14 */
    unsigned  RDI3_CAMIF_EPOCH1_IRQ_CLEAR : 1; /* 15:15 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_irq_clear_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_irq_clear_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_1;

typedef struct{
    unsigned  UNUSED0 : 8; /* 7:0 */
    unsigned  RDI0_CAMIF_VIOLATION_IRQ_CLEAR : 1; /* 8:8 */
    unsigned  RDI1_CAMIF_VIOLATION_IRQ_CLEAR : 1; /* 9:9 */
    unsigned  RDI2_CAMIF_VIOLATION_IRQ_CLEAR : 1; /* 10:10 */
    unsigned  RDI3_CAMIF_VIOLATION_IRQ_CLEAR : 1; /* 11:11 */
    unsigned  DIAG_VIOLATION_IRQ_CLEAR : 1; /* 12:12 */
    unsigned  UNUSED1 : 19; /* 31:13 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_irq_clear_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_irq_clear_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_CLEAR_2;

typedef struct{
    unsigned  RDI0_OVERFLOW_IRQ : 1; /* 0:0 */
    unsigned  RDI1_OVERFLOW_IRQ : 1; /* 1:1 */
    unsigned  RDI2_OVERFLOW_IRQ : 1; /* 2:2 */
    unsigned  RDI3_OVERFLOW_IRQ : 1; /* 3:3 */
    unsigned  BUS_WR_IRQ : 1; /* 4:4 */
    unsigned  RDI0_FRAME_DROP_IRQ : 1; /* 5:5 */
    unsigned  RDI1_FRAME_DROP_IRQ : 1; /* 6:6 */
    unsigned  RDI2_FRAME_DROP_IRQ : 1; /* 7:7 */
    unsigned  RDI3_FRAME_DROP_IRQ : 1; /* 8:8 */
    unsigned  UNUSED0 : 8; /* 16:9 */
    unsigned  RST_DONE_IRQ : 1; /* 17:17 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_irq_status_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_irq_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_0;

typedef struct{
    unsigned  RDI0_CAMIF_SOF_IRQ_STATUS : 1; /* 0:0 */
    unsigned  RDI0_CAMIF_EOF_IRQ_STATUS : 1; /* 1:1 */
    unsigned  RDI0_CAMIF_EPOCH0_IRQ_STATUS : 1; /* 2:2 */
    unsigned  RDI0_CAMIF_EPOCH1_IRQ_STATUS : 1; /* 3:3 */
    unsigned  RDI1_CAMIF_SOF_IRQ_STATUS : 1; /* 4:4 */
    unsigned  RDI1_CAMIF_EOF_IRQ_STATUS : 1; /* 5:5 */
    unsigned  RDI1_CAMIF_EPOCH0_IRQ_STATUS : 1; /* 6:6 */
    unsigned  RDI1_CAMIF_EPOCH1_IRQ_STATUS : 1; /* 7:7 */
    unsigned  RDI2_CAMIF_SOF_IRQ_STATUS : 1; /* 8:8 */
    unsigned  RDI2_CAMIF_EOF_IRQ_STATUS : 1; /* 9:9 */
    unsigned  RDI2_CAMIF_EPOCH0_IRQ_STATUS : 1; /* 10:10 */
    unsigned  RDI2_CAMIF_EPOCH1_IRQ_STATUS : 1; /* 11:11 */
    unsigned  RDI3_CAMIF_SOF_IRQ_STATUS : 1; /* 12:12 */
    unsigned  RDI3_CAMIF_EOF_IRQ_STATUS : 1; /* 13:13 */
    unsigned  RDI3_CAMIF_EPOCH0_IRQ_STATUS : 1; /* 14:14 */
    unsigned  RDI3_CAMIF_EPOCH1_IRQ_STATUS : 1; /* 15:15 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_irq_status_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_irq_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_1;

typedef struct{
    unsigned  UNUSED0 : 8; /* 7:0 */
    unsigned  RDI0_CAMIF_VIOLATION_IRQ_STATUS : 1; /* 8:8 */
    unsigned  RDI1_CAMIF_VIOLATION_IRQ_STATUS : 1; /* 9:9 */
    unsigned  RDI2_CAMIF_VIOLATION_IRQ_STATUS : 1; /* 10:10 */
    unsigned  RDI3_CAMIF_VIOLATION_IRQ_STATUS : 1; /* 11:11 */
    unsigned  DIAG_VIOLATION_IRQ_STATUS : 1; /* 12:12 */
    unsigned  UNUSED1 : 19; /* 31:13 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_irq_status_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_irq_status_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_STATUS_2;

typedef struct{
    unsigned  UNUSED0 : 4; /* 3:0 */
    unsigned  BUS_WR_IRQ_SET : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_irq_set;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_irq_set bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_IRQ_SET;

typedef struct{
    unsigned  RDI0_FRM_CNT_EN : 1; /* 0:0 */
    unsigned  RDI1_FRM_CNT_EN : 1; /* 1:1 */
    unsigned  RDI2_FRM_CNT_EN : 1; /* 2:2 */
    unsigned  RDI3_FRM_CNT_EN : 1; /* 3:3 */
    unsigned  SENSOR_SEL : 2; /* 5:4 */
    unsigned  DIAG_EN : 1; /* 6:6 */
    unsigned  UNUSED0 : 25; /* 31:7 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_diag_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_diag_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DIAG_CFG;

typedef struct{
    unsigned  SENSOR_HBI : 14; /* 13:0 */
    unsigned  SENSOR_NEQ_HBI : 1; /* 14:14 */
    unsigned  SENSOR_HBI_MIN_ERROR : 1; /* 15:15 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_diag_sensor_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_diag_sensor_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DIAG_SENSOR_STATUS;

typedef struct{
    unsigned  RDI0_CAMIF_FRM_CNT : 8; /* 7:0 */
    unsigned  RDI1_CAMIF_FRM_CNT : 8; /* 15:8 */
    unsigned  RDI2_CAMIF_FRM_CNT : 8; /* 23:16 */
    unsigned  RDI3_CAMIF_FRM_CNT : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_diag_sensor_frm_cnt_status_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_diag_sensor_frm_cnt_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_debug_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_debug_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DEBUG_0;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_spare;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_spare bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_SPARE;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_scratch;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_scratch bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_SCRATCH;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_debug_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_debug_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DEBUG_1;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_debug_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_debug_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DEBUG_2;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_debug_3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_debug_3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DEBUG_3;

typedef struct{
    unsigned  DEBUG_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_debug_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_top_debug_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DEBUG_CFG;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_hw_version;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_HW_VERSION;

typedef struct{
    unsigned  CGC_MODE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CFG0;

typedef struct{
    unsigned  GLOBAL_HALT_CMD : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CTRL;

typedef struct{
    unsigned  IFE_CLK_DOMAIN : 1; /* 0:0 */
    unsigned  PHY_CLK_DOMAIN : 1; /* 1:1 */
    unsigned  CSID_CLK_DOMAIN : 1; /* 2:2 */
    unsigned  SW_REGS : 1; /* 3:3 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_reset;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_reset bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RESET;

typedef struct{
    unsigned  RST_STROBES : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rst_strobes;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rst_strobes bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RST_STROBES;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 24; /* 27:4 */
    unsigned  DOMAIN_SEL : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_test_bus_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TEST_BUS_CTRL;

typedef struct{
    unsigned  STATUS_VEC : 28; /* 27:0 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_irq_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_irq_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_IRQ_STATUS;

typedef struct{
    unsigned  MASK_VEC : 28; /* 27:0 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_irq_mask;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_irq_mask bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_IRQ_MASK;

typedef struct{
    unsigned  CLEAR_VEC : 28; /* 27:0 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_irq_clear;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_irq_clear bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_IRQ_CLEAR;

typedef struct{
    unsigned  SET_VEC : 28; /* 27:0 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_irq_set;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_irq_set bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_IRQ_SET;

typedef struct{
    unsigned  STATUS_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_irq_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_irq_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_IRQ_STATUS;

typedef struct{
    unsigned  MASK_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_irq_mask;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_irq_mask bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_IRQ_MASK;

typedef struct{
    unsigned  CLEAR_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_irq_clear;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_irq_clear bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_IRQ_CLEAR;

typedef struct{
    unsigned  SET_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_irq_set;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_irq_set bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_IRQ_SET;

typedef struct{
    unsigned  STATUS_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_irq_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_irq_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_IRQ_STATUS;

typedef struct{
    unsigned  MASK_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_irq_mask;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_irq_mask bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_IRQ_MASK;

typedef struct{
    unsigned  CLEAR_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_irq_clear;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_irq_clear bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_IRQ_CLEAR;

typedef struct{
    unsigned  SET_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_irq_set;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_irq_set bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_IRQ_SET;

typedef struct{
    unsigned  STATUS_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_irq_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_irq_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_IRQ_STATUS;

typedef struct{
    unsigned  MASK_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_irq_mask;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_irq_mask bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_IRQ_MASK;

typedef struct{
    unsigned  CLEAR_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_irq_clear;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_irq_clear bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_IRQ_CLEAR;

typedef struct{
    unsigned  SET_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_irq_set;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_irq_set bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_IRQ_SET;

typedef struct{
    unsigned  STATUS_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_irq_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_irq_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_IRQ_STATUS;

typedef struct{
    unsigned  MASK_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_irq_mask;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_irq_mask bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_IRQ_MASK;

typedef struct{
    unsigned  CLEAR_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_irq_clear;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_irq_clear bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_IRQ_CLEAR;

typedef struct{
    unsigned  SET_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_irq_set;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_irq_set bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_IRQ_SET;

typedef struct{
    unsigned  STATUS_VEC : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_top_irq_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_top_irq_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TOP_IRQ_STATUS;

typedef struct{
    unsigned  MASK_VEC : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_top_irq_mask;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_top_irq_mask bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TOP_IRQ_MASK;

typedef struct{
    unsigned  CLEAR_VEC : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_top_irq_clear;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_top_irq_clear bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TOP_IRQ_CLEAR;

typedef struct{
    unsigned  SET_VEC : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_top_irq_set;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_top_irq_set bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TOP_IRQ_SET;

typedef struct{
    unsigned  CLEAR : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  SET : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_irq_cmd;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_irq_cmd bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_IRQ_CMD;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_spare;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_spare bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_SPARE;

typedef struct{
    unsigned  NUM_ACTIVE_LANES : 2; /* 1:0 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  DL0_INPUT_SEL : 2; /* 5:4 */
    unsigned  UNUSED1 : 2; /* 7:6 */
    unsigned  DL1_INPUT_SEL : 2; /* 9:8 */
    unsigned  UNUSED2 : 2; /* 11:10 */
    unsigned  DL2_INPUT_SEL : 2; /* 13:12 */
    unsigned  UNUSED3 : 2; /* 15:14 */
    unsigned  DL3_INPUT_SEL : 2; /* 17:16 */
    unsigned  UNUSED4 : 2; /* 19:18 */
    unsigned  PHY_NUM_SEL : 3; /* 22:20 */
    unsigned  UNUSED5 : 1; /* 23:23 */
    unsigned  PHY_TYPE_SEL : 1; /* 24:24 */
    unsigned  UNUSED6 : 7; /* 31:25 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CFG0;

typedef struct{
    unsigned  PACKET_ECC_CORRECTION_EN : 1; /* 0:0 */
    unsigned  DE_SCRAMBLE_EN : 1; /* 1:1 */
    unsigned  VC_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  COMPLETE_STREAM_EN : 1; /* 4:4 */
    unsigned  COMPLETE_STREAM_FRAME_TIMING : 1; /* 5:5 */
    unsigned  MISR_EN : 1; /* 6:6 */
    unsigned  CGC_MODE : 1; /* 7:7 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CFG1;

typedef struct{
    unsigned  LONG_PKT_CAPTURE_EN : 1; /* 0:0 */
    unsigned  SHORT_PKT_CAPTURE_EN : 1; /* 1:1 */
    unsigned  CPHY_PKT_CAPTURE_EN : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  LONG_PKT_CAPTURE_VC_DT : 11; /* 14:4 */
    unsigned  SHORT_PKT_CAPTURE_VC : 5; /* 19:15 */
    unsigned  CPHY_PKT_CAPTURE_VC_DT : 11; /* 30:20 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_capture_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_capture_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURE_CTRL;

typedef struct{
    unsigned  RST_STROBES : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_rst_strobes;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_rst_strobes bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_RST_STROBES;

typedef struct{
    unsigned  WC : 16; /* 15:0 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  UNUSED0 : 5; /* 31:27 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_captured_unmapped_long_pkt_hdr_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_captured_unmapped_long_pkt_hdr_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0;

typedef struct{
    unsigned  ECC : 6; /* 5:0 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_captured_unmapped_long_pkt_hdr_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_captured_unmapped_long_pkt_hdr_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_1;

typedef struct{
    unsigned  FRAME_LINE_COUNT : 16; /* 15:0 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  UNUSED0 : 5; /* 31:27 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_captured_short_pkt_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_captured_short_pkt_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0;

typedef struct{
    unsigned  ECC : 6; /* 5:0 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_captured_short_pkt_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_captured_short_pkt_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_1;

typedef struct{
    unsigned  WC : 16; /* 15:0 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  UNUSED0 : 5; /* 31:27 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_captured_long_pkt_hdr_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_captured_long_pkt_hdr_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0;

typedef struct{
    unsigned  ECC : 6; /* 5:0 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_captured_long_pkt_hdr_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_captured_long_pkt_hdr_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_1;

typedef struct{
    unsigned  EXPECTED_CRC : 16; /* 15:0 */
    unsigned  CALCULATED_CRC : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_captured_long_pkt_ftr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_captured_long_pkt_ftr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_FTR;

typedef struct{
    unsigned  WC : 16; /* 15:0 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  UNUSED0 : 5; /* 31:27 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_captured_cphy_pkt_hdr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_captured_cphy_pkt_hdr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR;

typedef struct{
    unsigned  MISR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_lane0_misr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_lane0_misr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_LANE0_MISR;

typedef struct{
    unsigned  MISR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_lane1_misr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_lane1_misr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_LANE1_MISR;

typedef struct{
    unsigned  MISR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_lane2_misr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_lane2_misr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_LANE2_MISR;

typedef struct{
    unsigned  MISR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_lane3_misr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_lane3_misr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_LANE3_MISR;

typedef struct{
    unsigned  TOTAL_PKTS_RCVD : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_total_pkts_rcvd;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_total_pkts_rcvd bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_TOTAL_PKTS_RCVD;

typedef struct{
    unsigned  TOTAL_RECOVERED_PKTS : 16; /* 15:0 */
    unsigned  TOTAL_UNRECOVERABLE_PKTS : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_stats_ecc;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_stats_ecc bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_STATS_ECC;

typedef struct{
    unsigned  TOTAL_CRC_ERRORS : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_total_crc_errors;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_total_crc_errors bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_TOTAL_CRC_ERRORS;

typedef struct{
    unsigned  LANE1_SEED : 16; /* 15:0 */
    unsigned  LANE0_SEED : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_de_scramble_type3_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_de_scramble_type3_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG0;

typedef struct{
    unsigned  LANE3_SEED : 16; /* 15:0 */
    unsigned  LANE2_SEED : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_de_scramble_type3_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_de_scramble_type3_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG1;

typedef struct{
    unsigned  LANE1_SEED : 16; /* 15:0 */
    unsigned  LANE0_SEED : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_de_scramble_type2_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_de_scramble_type2_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG0;

typedef struct{
    unsigned  LANE3_SEED : 16; /* 15:0 */
    unsigned  LANE2_SEED : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_de_scramble_type2_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_de_scramble_type2_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG1;

typedef struct{
    unsigned  LANE1_SEED : 16; /* 15:0 */
    unsigned  LANE0_SEED : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_de_scramble_type1_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_de_scramble_type1_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG0;

typedef struct{
    unsigned  LANE3_SEED : 16; /* 15:0 */
    unsigned  LANE2_SEED : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_de_scramble_type1_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_de_scramble_type1_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG1;

typedef struct{
    unsigned  LANE1_SEED : 16; /* 15:0 */
    unsigned  LANE0_SEED : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_de_scramble_type0_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_de_scramble_type0_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG0;

typedef struct{
    unsigned  LANE3_SEED : 16; /* 15:0 */
    unsigned  LANE2_SEED : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_de_scramble_type0_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_csi2_rx_de_scramble_type0_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG1;

typedef struct{
    unsigned  BYTE_CNTR_EN : 1; /* 0:0 */
    unsigned  FORMAT_MEASURE_EN : 1; /* 1:1 */
    unsigned  TIMESTAMP_EN : 1; /* 2:2 */
    unsigned  DROP_H_EN : 1; /* 3:3 */
    unsigned  DROP_V_EN : 1; /* 4:4 */
    unsigned  CROP_H_EN : 1; /* 5:5 */
    unsigned  CROP_V_EN : 1; /* 6:6 */
    unsigned  MISR_EN : 1; /* 7:7 */
    unsigned  CGC_MODE : 1; /* 8:8 */
    unsigned  PLAIN_ALIGNMENT : 1; /* 9:9 */
    unsigned  PLAIN_FORMAT : 2; /* 11:10 */
    unsigned  DECODE_FORMAT : 4; /* 15:12 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  DT_ID : 2; /* 28:27 */
    unsigned  EARLY_EOF_EN : 1; /* 29:29 */
    unsigned  PACKING_FORMAT : 1; /* 30:30 */
    unsigned  EN : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0;

typedef struct{
    unsigned  TIMESTAMP_STB_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG1;

typedef struct{
    unsigned  HALT_CMD : 2; /* 1:0 */
    unsigned  HALT_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CTRL;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_frame_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_frame_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_FRAME_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_frame_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_frame_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_FRAME_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_irq_subsample_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_irq_subsample_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_irq_subsample_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_irq_subsample_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PERIOD;

typedef struct{
    unsigned  START_PIXEL : 16; /* 15:0 */
    unsigned  END_PIXEL : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_rpp_hcrop;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_rpp_hcrop bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_RPP_HCROP;

typedef struct{
    unsigned  START_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  END_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_rpp_vcrop;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_rpp_vcrop bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_RPP_VCROP;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_rpp_pix_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_rpp_pix_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_RPP_PIX_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_rpp_pix_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_rpp_pix_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_RPP_PIX_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_rpp_line_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_rpp_line_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_RPP_LINE_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_rpp_line_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_rpp_line_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_RPP_LINE_DROP_PERIOD;

typedef struct{
    unsigned  CSID_CLK_RST_STB : 1; /* 0:0 */
    unsigned  IFE_CLK_RST_STB : 1; /* 1:1 */
    unsigned  MISR_RST_STB : 1; /* 2:2 */
    unsigned  FORMAT_MEASURE_RST_STB : 1; /* 3:3 */
    unsigned  TIMESTAMP_RST_STB : 1; /* 4:4 */
    unsigned  FRAMEDROP_RST_STB : 1; /* 5:5 */
    unsigned  IRQ_SUBSAMPLE_RST_STB : 1; /* 6:6 */
    unsigned  BYTE_CNTR_RST_STB : 1; /* 7:7 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_rst_strobes;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_rst_strobes bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_RST_STROBES;

typedef struct{
    unsigned  HALT : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_STATUS;

typedef struct{
    unsigned  MISR_VAL_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_misr_val0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_misr_val0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_MISR_VAL0;

typedef struct{
    unsigned  MISR_VAL_63_32 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_misr_val1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_misr_val1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_MISR_VAL1;

typedef struct{
    unsigned  MISR_VAL_95_64 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_misr_val2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_misr_val2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_MISR_VAL2;

typedef struct{
    unsigned  MISR_VAL_127_96 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_misr_val3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_misr_val3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_MISR_VAL3;

typedef struct{
    unsigned  COUNTER_ENABLES : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_format_measure_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_format_measure_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_FORMAT_MEASURE_CFG0;

typedef struct{
    unsigned  NUM_PIX : 16; /* 15:0 */
    unsigned  NUM_LINES : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_format_measure_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_format_measure_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_FORMAT_MEASURE_CFG1;

typedef struct{
    unsigned  PIX_COUNT : 16; /* 15:0 */
    unsigned  LINE_COUNT : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_format_measure0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_format_measure0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_FORMAT_MEASURE0;

typedef struct{
    unsigned  HBLANKING_MIN : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  HBLANKING_MAX : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_format_measure1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_format_measure1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_FORMAT_MEASURE1;

typedef struct{
    unsigned  VBLANKING_COUNT : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_format_measure2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_format_measure2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_FORMAT_MEASURE2;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_timestamp_curr0_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_timestamp_curr0_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_TIMESTAMP_CURR0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_timestamp_curr1_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_timestamp_curr1_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_TIMESTAMP_CURR1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_timestamp_prev0_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_timestamp_prev0_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_TIMESTAMP_PREV0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_timestamp_prev1_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_timestamp_prev1_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_TIMESTAMP_PREV1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_timestamp_curr0_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_timestamp_curr0_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_TIMESTAMP_CURR0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_timestamp_curr1_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_timestamp_curr1_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_TIMESTAMP_CURR1_EOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_timestamp_prev0_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_timestamp_prev0_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_TIMESTAMP_PREV0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_timestamp_prev1_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_timestamp_prev1_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_TIMESTAMP_PREV1_EOF;

typedef struct{
    unsigned  OVERFLOW_CTRL_EN : 1; /* 0:0 */
    unsigned  FORCE_OVERFLOW : 1; /* 1:1 */
    unsigned  OVERFLOW_CTRL_MODE : 2; /* 3:2 */
    unsigned  PADDING_ALL_ONE : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_error_recovery_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_error_recovery_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0;

typedef struct{
    unsigned  NUM_PADDING_PIXELS : 16; /* 15:0 */
    unsigned  NUM_PADDING_ROWS : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_error_recovery_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_error_recovery_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_ERROR_RECOVERY_CFG1;

typedef struct{
    unsigned  NUM_HBI_CYCLES : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  NUM_VBI_LINES : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_error_recovery_cfg2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_error_recovery_cfg2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_ERROR_RECOVERY_CFG2;

typedef struct{
    unsigned  MULTI_VCDT_EN : 2; /* 1:0 */
    unsigned  VC1 : 5; /* 6:2 */
    unsigned  DT1 : 6; /* 12:7 */
    unsigned  TS_COMB_VCDT_EN : 1; /* 13:13 */
    unsigned  VCDT_INFO_DIS : 2; /* 15:14 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_multi_vcdt_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_multi_vcdt_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_MULTI_VCDT_CFG0;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_byte_cntr_ping;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_byte_cntr_ping bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_BYTE_CNTR_PING;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_byte_cntr_pong;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi0_byte_cntr_pong bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_BYTE_CNTR_PONG;

typedef struct{
    unsigned  BYTE_CNTR_EN : 1; /* 0:0 */
    unsigned  FORMAT_MEASURE_EN : 1; /* 1:1 */
    unsigned  TIMESTAMP_EN : 1; /* 2:2 */
    unsigned  DROP_H_EN : 1; /* 3:3 */
    unsigned  DROP_V_EN : 1; /* 4:4 */
    unsigned  CROP_H_EN : 1; /* 5:5 */
    unsigned  CROP_V_EN : 1; /* 6:6 */
    unsigned  MISR_EN : 1; /* 7:7 */
    unsigned  CGC_MODE : 1; /* 8:8 */
    unsigned  PLAIN_ALIGNMENT : 1; /* 9:9 */
    unsigned  PLAIN_FORMAT : 2; /* 11:10 */
    unsigned  DECODE_FORMAT : 4; /* 15:12 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  DT_ID : 2; /* 28:27 */
    unsigned  EARLY_EOF_EN : 1; /* 29:29 */
    unsigned  PACKING_FORMAT : 1; /* 30:30 */
    unsigned  EN : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0;

typedef struct{
    unsigned  TIMESTAMP_STB_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG1;

typedef struct{
    unsigned  HALT_CMD : 2; /* 1:0 */
    unsigned  HALT_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CTRL;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_frame_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_frame_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_FRAME_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_frame_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_frame_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_FRAME_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_irq_subsample_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_irq_subsample_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_irq_subsample_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_irq_subsample_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PERIOD;

typedef struct{
    unsigned  START_PIXEL : 16; /* 15:0 */
    unsigned  END_PIXEL : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_rpp_hcrop;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_rpp_hcrop bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_RPP_HCROP;

typedef struct{
    unsigned  START_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  END_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_rpp_vcrop;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_rpp_vcrop bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_RPP_VCROP;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_rpp_pix_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_rpp_pix_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_RPP_PIX_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_rpp_pix_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_rpp_pix_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_RPP_PIX_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_rpp_line_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_rpp_line_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_RPP_LINE_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_rpp_line_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_rpp_line_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_RPP_LINE_DROP_PERIOD;

typedef struct{
    unsigned  CSID_CLK_RST_STB : 1; /* 0:0 */
    unsigned  IFE_CLK_RST_STB : 1; /* 1:1 */
    unsigned  MISR_RST_STB : 1; /* 2:2 */
    unsigned  FORMAT_MEASURE_RST_STB : 1; /* 3:3 */
    unsigned  TIMESTAMP_RST_STB : 1; /* 4:4 */
    unsigned  FRAMEDROP_RST_STB : 1; /* 5:5 */
    unsigned  IRQ_SUBSAMPLE_RST_STB : 1; /* 6:6 */
    unsigned  BYTE_CNTR_RST_STB : 1; /* 7:7 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_rst_strobes;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_rst_strobes bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_RST_STROBES;

typedef struct{
    unsigned  HALT : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_STATUS;

typedef struct{
    unsigned  MISR_VAL_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_misr_val0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_misr_val0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_MISR_VAL0;

typedef struct{
    unsigned  MISR_VAL_63_32 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_misr_val1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_misr_val1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_MISR_VAL1;

typedef struct{
    unsigned  MISR_VAL_95_64 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_misr_val2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_misr_val2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_MISR_VAL2;

typedef struct{
    unsigned  MISR_VAL_127_96 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_misr_val3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_misr_val3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_MISR_VAL3;

typedef struct{
    unsigned  COUNTER_ENABLES : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_format_measure_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_format_measure_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_FORMAT_MEASURE_CFG0;

typedef struct{
    unsigned  NUM_PIX : 16; /* 15:0 */
    unsigned  NUM_LINES : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_format_measure_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_format_measure_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_FORMAT_MEASURE_CFG1;

typedef struct{
    unsigned  PIX_COUNT : 16; /* 15:0 */
    unsigned  LINE_COUNT : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_format_measure0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_format_measure0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_FORMAT_MEASURE0;

typedef struct{
    unsigned  HBLANKING_MIN : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  HBLANKING_MAX : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_format_measure1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_format_measure1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_FORMAT_MEASURE1;

typedef struct{
    unsigned  VBLANKING_COUNT : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_format_measure2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_format_measure2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_FORMAT_MEASURE2;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_timestamp_curr0_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_timestamp_curr0_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_TIMESTAMP_CURR0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_timestamp_curr1_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_timestamp_curr1_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_TIMESTAMP_CURR1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_timestamp_prev0_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_timestamp_prev0_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_TIMESTAMP_PREV0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_timestamp_prev1_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_timestamp_prev1_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_TIMESTAMP_PREV1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_timestamp_curr0_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_timestamp_curr0_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_TIMESTAMP_CURR0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_timestamp_curr1_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_timestamp_curr1_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_TIMESTAMP_CURR1_EOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_timestamp_prev0_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_timestamp_prev0_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_TIMESTAMP_PREV0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_timestamp_prev1_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_timestamp_prev1_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_TIMESTAMP_PREV1_EOF;

typedef struct{
    unsigned  OVERFLOW_CTRL_EN : 1; /* 0:0 */
    unsigned  FORCE_OVERFLOW : 1; /* 1:1 */
    unsigned  OVERFLOW_CTRL_MODE : 2; /* 3:2 */
    unsigned  PADDING_ALL_ONE : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_error_recovery_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_error_recovery_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0;

typedef struct{
    unsigned  NUM_PADDING_PIXELS : 16; /* 15:0 */
    unsigned  NUM_PADDING_ROWS : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_error_recovery_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_error_recovery_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_ERROR_RECOVERY_CFG1;

typedef struct{
    unsigned  NUM_HBI_CYCLES : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  NUM_VBI_LINES : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_error_recovery_cfg2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_error_recovery_cfg2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_ERROR_RECOVERY_CFG2;

typedef struct{
    unsigned  MULTI_VCDT_EN : 2; /* 1:0 */
    unsigned  VC1 : 5; /* 6:2 */
    unsigned  DT1 : 6; /* 12:7 */
    unsigned  TS_COMB_VCDT_EN : 1; /* 13:13 */
    unsigned  VCDT_INFO_DIS : 2; /* 15:14 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_multi_vcdt_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_multi_vcdt_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_MULTI_VCDT_CFG0;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_byte_cntr_ping;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_byte_cntr_ping bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_BYTE_CNTR_PING;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_byte_cntr_pong;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi1_byte_cntr_pong bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_BYTE_CNTR_PONG;

typedef struct{
    unsigned  BYTE_CNTR_EN : 1; /* 0:0 */
    unsigned  FORMAT_MEASURE_EN : 1; /* 1:1 */
    unsigned  TIMESTAMP_EN : 1; /* 2:2 */
    unsigned  DROP_H_EN : 1; /* 3:3 */
    unsigned  DROP_V_EN : 1; /* 4:4 */
    unsigned  CROP_H_EN : 1; /* 5:5 */
    unsigned  CROP_V_EN : 1; /* 6:6 */
    unsigned  MISR_EN : 1; /* 7:7 */
    unsigned  CGC_MODE : 1; /* 8:8 */
    unsigned  PLAIN_ALIGNMENT : 1; /* 9:9 */
    unsigned  PLAIN_FORMAT : 2; /* 11:10 */
    unsigned  DECODE_FORMAT : 4; /* 15:12 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  DT_ID : 2; /* 28:27 */
    unsigned  EARLY_EOF_EN : 1; /* 29:29 */
    unsigned  PACKING_FORMAT : 1; /* 30:30 */
    unsigned  EN : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0;

typedef struct{
    unsigned  TIMESTAMP_STB_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG1;

typedef struct{
    unsigned  HALT_CMD : 2; /* 1:0 */
    unsigned  HALT_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CTRL;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_frame_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_frame_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_FRAME_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_frame_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_frame_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_FRAME_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_irq_subsample_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_irq_subsample_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_irq_subsample_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_irq_subsample_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PERIOD;

typedef struct{
    unsigned  START_PIXEL : 16; /* 15:0 */
    unsigned  END_PIXEL : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_rpp_hcrop;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_rpp_hcrop bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_RPP_HCROP;

typedef struct{
    unsigned  START_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  END_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_rpp_vcrop;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_rpp_vcrop bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_RPP_VCROP;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_rpp_pix_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_rpp_pix_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_RPP_PIX_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_rpp_pix_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_rpp_pix_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_RPP_PIX_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_rpp_line_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_rpp_line_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_RPP_LINE_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_rpp_line_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_rpp_line_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_RPP_LINE_DROP_PERIOD;

typedef struct{
    unsigned  CSID_CLK_RST_STB : 1; /* 0:0 */
    unsigned  IFE_CLK_RST_STB : 1; /* 1:1 */
    unsigned  MISR_RST_STB : 1; /* 2:2 */
    unsigned  FORMAT_MEASURE_RST_STB : 1; /* 3:3 */
    unsigned  TIMESTAMP_RST_STB : 1; /* 4:4 */
    unsigned  FRAMEDROP_RST_STB : 1; /* 5:5 */
    unsigned  IRQ_SUBSAMPLE_RST_STB : 1; /* 6:6 */
    unsigned  BYTE_CNTR_RST_STB : 1; /* 7:7 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_rst_strobes;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_rst_strobes bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_RST_STROBES;

typedef struct{
    unsigned  HALT : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_STATUS;

typedef struct{
    unsigned  MISR_VAL_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_misr_val0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_misr_val0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_MISR_VAL0;

typedef struct{
    unsigned  MISR_VAL_63_32 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_misr_val1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_misr_val1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_MISR_VAL1;

typedef struct{
    unsigned  MISR_VAL_95_64 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_misr_val2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_misr_val2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_MISR_VAL2;

typedef struct{
    unsigned  MISR_VAL_127_96 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_misr_val3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_misr_val3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_MISR_VAL3;

typedef struct{
    unsigned  COUNTER_ENABLES : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_format_measure_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_format_measure_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_FORMAT_MEASURE_CFG0;

typedef struct{
    unsigned  NUM_PIX : 16; /* 15:0 */
    unsigned  NUM_LINES : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_format_measure_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_format_measure_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_FORMAT_MEASURE_CFG1;

typedef struct{
    unsigned  PIX_COUNT : 16; /* 15:0 */
    unsigned  LINE_COUNT : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_format_measure0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_format_measure0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_FORMAT_MEASURE0;

typedef struct{
    unsigned  HBLANKING_MIN : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  HBLANKING_MAX : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_format_measure1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_format_measure1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_FORMAT_MEASURE1;

typedef struct{
    unsigned  VBLANKING_COUNT : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_format_measure2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_format_measure2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_FORMAT_MEASURE2;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_timestamp_curr0_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_timestamp_curr0_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_TIMESTAMP_CURR0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_timestamp_curr1_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_timestamp_curr1_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_TIMESTAMP_CURR1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_timestamp_prev0_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_timestamp_prev0_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_TIMESTAMP_PREV0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_timestamp_prev1_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_timestamp_prev1_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_TIMESTAMP_PREV1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_timestamp_curr0_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_timestamp_curr0_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_TIMESTAMP_CURR0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_timestamp_curr1_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_timestamp_curr1_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_TIMESTAMP_CURR1_EOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_timestamp_prev0_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_timestamp_prev0_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_TIMESTAMP_PREV0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_timestamp_prev1_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_timestamp_prev1_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_TIMESTAMP_PREV1_EOF;

typedef struct{
    unsigned  OVERFLOW_CTRL_EN : 1; /* 0:0 */
    unsigned  FORCE_OVERFLOW : 1; /* 1:1 */
    unsigned  OVERFLOW_CTRL_MODE : 2; /* 3:2 */
    unsigned  PADDING_ALL_ONE : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_error_recovery_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_error_recovery_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0;

typedef struct{
    unsigned  NUM_PADDING_PIXELS : 16; /* 15:0 */
    unsigned  NUM_PADDING_ROWS : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_error_recovery_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_error_recovery_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_ERROR_RECOVERY_CFG1;

typedef struct{
    unsigned  NUM_HBI_CYCLES : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  NUM_VBI_LINES : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_error_recovery_cfg2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_error_recovery_cfg2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_ERROR_RECOVERY_CFG2;

typedef struct{
    unsigned  MULTI_VCDT_EN : 2; /* 1:0 */
    unsigned  VC1 : 5; /* 6:2 */
    unsigned  DT1 : 6; /* 12:7 */
    unsigned  TS_COMB_VCDT_EN : 1; /* 13:13 */
    unsigned  VCDT_INFO_DIS : 2; /* 15:14 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_multi_vcdt_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_multi_vcdt_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_MULTI_VCDT_CFG0;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_byte_cntr_ping;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_byte_cntr_ping bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_BYTE_CNTR_PING;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_byte_cntr_pong;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi2_byte_cntr_pong bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_BYTE_CNTR_PONG;

typedef struct{
    unsigned  BYTE_CNTR_EN : 1; /* 0:0 */
    unsigned  FORMAT_MEASURE_EN : 1; /* 1:1 */
    unsigned  TIMESTAMP_EN : 1; /* 2:2 */
    unsigned  DROP_H_EN : 1; /* 3:3 */
    unsigned  DROP_V_EN : 1; /* 4:4 */
    unsigned  CROP_H_EN : 1; /* 5:5 */
    unsigned  CROP_V_EN : 1; /* 6:6 */
    unsigned  MISR_EN : 1; /* 7:7 */
    unsigned  CGC_MODE : 1; /* 8:8 */
    unsigned  PLAIN_ALIGNMENT : 1; /* 9:9 */
    unsigned  PLAIN_FORMAT : 2; /* 11:10 */
    unsigned  DECODE_FORMAT : 4; /* 15:12 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  DT_ID : 2; /* 28:27 */
    unsigned  EARLY_EOF_EN : 1; /* 29:29 */
    unsigned  PACKING_FORMAT : 1; /* 30:30 */
    unsigned  EN : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0;

typedef struct{
    unsigned  TIMESTAMP_STB_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG1;

typedef struct{
    unsigned  HALT_CMD : 2; /* 1:0 */
    unsigned  HALT_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CTRL;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_frame_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_frame_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_FRAME_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_frame_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_frame_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_FRAME_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_irq_subsample_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_irq_subsample_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_IRQ_SUBSAMPLE_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_irq_subsample_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_irq_subsample_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_IRQ_SUBSAMPLE_PERIOD;

typedef struct{
    unsigned  START_PIXEL : 16; /* 15:0 */
    unsigned  END_PIXEL : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_rpp_hcrop;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_rpp_hcrop bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_RPP_HCROP;

typedef struct{
    unsigned  START_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  END_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_rpp_vcrop;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_rpp_vcrop bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_RPP_VCROP;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_rpp_pix_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_rpp_pix_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_RPP_PIX_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_rpp_pix_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_rpp_pix_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_RPP_PIX_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_rpp_line_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_rpp_line_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_RPP_LINE_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_rpp_line_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_rpp_line_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_RPP_LINE_DROP_PERIOD;

typedef struct{
    unsigned  COMPONENT_SWAP_EN : 1; /* 0:0 */
    unsigned  ROUNDING_MODE : 2; /* 2:1 */
    unsigned  EN : 1; /* 3:3 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_yuv_chroma_conversion;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_yuv_chroma_conversion bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_YUV_CHROMA_CONVERSION;

typedef struct{
    unsigned  CSID_CLK_RST_STB : 1; /* 0:0 */
    unsigned  IFE_CLK_RST_STB : 1; /* 1:1 */
    unsigned  MISR_RST_STB : 1; /* 2:2 */
    unsigned  FORMAT_MEASURE_RST_STB : 1; /* 3:3 */
    unsigned  TIMESTAMP_RST_STB : 1; /* 4:4 */
    unsigned  FRAMEDROP_RST_STB : 1; /* 5:5 */
    unsigned  IRQ_SUBSAMPLE_RST_STB : 1; /* 6:6 */
    unsigned  BYTE_CNTR_RST_STB : 1; /* 7:7 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_rst_strobes;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_rst_strobes bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_RST_STROBES;

typedef struct{
    unsigned  HALT : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_STATUS;

typedef struct{
    unsigned  MISR_VAL_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_misr_val0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_misr_val0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_MISR_VAL0;

typedef struct{
    unsigned  MISR_VAL_63_32 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_misr_val1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_misr_val1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_MISR_VAL1;

typedef struct{
    unsigned  MISR_VAL_95_64 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_misr_val2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_misr_val2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_MISR_VAL2;

typedef struct{
    unsigned  MISR_VAL_127_96 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_misr_val3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_misr_val3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_MISR_VAL3;

typedef struct{
    unsigned  COUNTER_ENABLES : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_format_measure_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_format_measure_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_FORMAT_MEASURE_CFG0;

typedef struct{
    unsigned  NUM_PIX : 16; /* 15:0 */
    unsigned  NUM_LINES : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_format_measure_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_format_measure_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_FORMAT_MEASURE_CFG1;

typedef struct{
    unsigned  PIX_COUNT : 16; /* 15:0 */
    unsigned  LINE_COUNT : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_format_measure0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_format_measure0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_FORMAT_MEASURE0;

typedef struct{
    unsigned  HBLANKING_MIN : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  HBLANKING_MAX : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_format_measure1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_format_measure1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_FORMAT_MEASURE1;

typedef struct{
    unsigned  VBLANKING_COUNT : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_format_measure2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_format_measure2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_FORMAT_MEASURE2;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_timestamp_curr0_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_timestamp_curr0_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_TIMESTAMP_CURR0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_timestamp_curr1_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_timestamp_curr1_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_TIMESTAMP_CURR1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_timestamp_prev0_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_timestamp_prev0_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_TIMESTAMP_PREV0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_timestamp_prev1_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_timestamp_prev1_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_TIMESTAMP_PREV1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_timestamp_curr0_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_timestamp_curr0_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_TIMESTAMP_CURR0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_timestamp_curr1_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_timestamp_curr1_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_TIMESTAMP_CURR1_EOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_timestamp_prev0_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_timestamp_prev0_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_TIMESTAMP_PREV0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_timestamp_prev1_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_timestamp_prev1_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_TIMESTAMP_PREV1_EOF;

typedef struct{
    unsigned  OVERFLOW_CTRL_EN : 1; /* 0:0 */
    unsigned  FORCE_OVERFLOW : 1; /* 1:1 */
    unsigned  OVERFLOW_CTRL_MODE : 2; /* 3:2 */
    unsigned  PADDING_ALL_ONE : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_error_recovery_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_error_recovery_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0;

typedef struct{
    unsigned  NUM_PADDING_PIXELS : 16; /* 15:0 */
    unsigned  NUM_PADDING_ROWS : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_error_recovery_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_error_recovery_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_ERROR_RECOVERY_CFG1;

typedef struct{
    unsigned  NUM_HBI_CYCLES : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  NUM_VBI_LINES : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_error_recovery_cfg2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_error_recovery_cfg2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_ERROR_RECOVERY_CFG2;

typedef struct{
    unsigned  MULTI_VCDT_EN : 2; /* 1:0 */
    unsigned  VC1 : 5; /* 6:2 */
    unsigned  DT1 : 6; /* 12:7 */
    unsigned  TS_COMB_VCDT_EN : 1; /* 13:13 */
    unsigned  VCDT_INFO_DIS : 2; /* 15:14 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_multi_vcdt_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_multi_vcdt_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_MULTI_VCDT_CFG0;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_byte_cntr_ping;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_byte_cntr_ping bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_BYTE_CNTR_PING;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_byte_cntr_pong;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_rdi3_byte_cntr_pong bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_BYTE_CNTR_PONG;

typedef struct{
    unsigned  TEST_EN : 1; /* 0:0 */
    unsigned  FS_PKT_EN : 1; /* 1:1 */
    unsigned  FE_PKT_EN : 1; /* 2:2 */
    unsigned  PHY_SEL : 1; /* 3:3 */
    unsigned  NUM_ACTIVE_LANES : 2; /* 5:4 */
    unsigned  UNUSED0 : 2; /* 7:6 */
    unsigned  CYCLES_BETWEEN_PKTS : 10; /* 17:8 */
    unsigned  UNUSED1 : 2; /* 19:18 */
    unsigned  NUM_TRAIL_BYTES : 10; /* 29:20 */
    unsigned  UNUSED2 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CTRL;

typedef struct{
    unsigned  VC_NUM : 4; /* 3:0 */
    unsigned  UNUSED0 : 4; /* 7:4 */
    unsigned  NUM_ACTIVE_DTS : 2; /* 9:8 */
    unsigned  LINE_INTERLEAVING_MODE : 2; /* 11:10 */
    unsigned  UNUSED1 : 4; /* 15:12 */
    unsigned  NUM_FRAMES : 8; /* 23:16 */
    unsigned  UNUSED2 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_vc_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_vc_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_VC_CFG0;

typedef struct{
    unsigned  H_BLANKING_COUNT : 11; /* 10:0 */
    unsigned  UNUSED0 : 1; /* 11:11 */
    unsigned  V_BLANKING_COUNT : 10; /* 21:12 */
    unsigned  UNUSED1 : 2; /* 23:22 */
    unsigned  V_BLANK_FRAME_WIDTH_SEL : 2; /* 25:24 */
    unsigned  UNUSED2 : 6; /* 31:26 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_vc_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_vc_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_VC_CFG1;

typedef struct{
    unsigned  SEED : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_lfsr_seed;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_lfsr_seed bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_LFSR_SEED;

typedef struct{
    unsigned  FRAME_HEIGHT : 15; /* 14:0 */
    unsigned  UNUSED0 : 1; /* 15:15 */
    unsigned  FRAME_WIDTH : 15; /* 30:16 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_dt_0_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_dt_0_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_0_CFG_0;

typedef struct{
    unsigned  DATA_TYPE : 6; /* 5:0 */
    unsigned  UNUSED0 : 2; /* 7:6 */
    unsigned  ECC_XOR_MASK : 6; /* 13:8 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  CRC_XOR_MASK : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_dt_0_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_dt_0_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_0_CFG_1;

typedef struct{
    unsigned  PAYLOAD_MODE : 4; /* 3:0 */
    unsigned  USER_SPECIFIED_PAYLOAD : 8; /* 11:4 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  ENCODE_FORMAT : 4; /* 19:16 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_dt_0_cfg_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_dt_0_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_0_CFG_2;

typedef struct{
    unsigned  FRAME_HEIGHT : 15; /* 14:0 */
    unsigned  UNUSED0 : 1; /* 15:15 */
    unsigned  FRAME_WIDTH : 15; /* 30:16 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_dt_1_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_dt_1_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_1_CFG_0;

typedef struct{
    unsigned  DATA_TYPE : 6; /* 5:0 */
    unsigned  UNUSED0 : 2; /* 7:6 */
    unsigned  ECC_XOR_MASK : 6; /* 13:8 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  CRC_XOR_MASK : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_dt_1_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_dt_1_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_1_CFG_1;

typedef struct{
    unsigned  PAYLOAD_MODE : 4; /* 3:0 */
    unsigned  USER_SPECIFIED_PAYLOAD : 8; /* 11:4 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  ENCODE_FORMAT : 4; /* 19:16 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_dt_1_cfg_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_dt_1_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_1_CFG_2;

typedef struct{
    unsigned  FRAME_HEIGHT : 15; /* 14:0 */
    unsigned  UNUSED0 : 1; /* 15:15 */
    unsigned  FRAME_WIDTH : 15; /* 30:16 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_dt_2_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_dt_2_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_2_CFG_0;

typedef struct{
    unsigned  DATA_TYPE : 6; /* 5:0 */
    unsigned  UNUSED0 : 2; /* 7:6 */
    unsigned  ECC_XOR_MASK : 6; /* 13:8 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  CRC_XOR_MASK : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_dt_2_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_dt_2_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_2_CFG_1;

typedef struct{
    unsigned  PAYLOAD_MODE : 4; /* 3:0 */
    unsigned  USER_SPECIFIED_PAYLOAD : 8; /* 11:4 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  ENCODE_FORMAT : 4; /* 19:16 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_dt_2_cfg_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_dt_2_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_2_CFG_2;

typedef struct{
    unsigned  FRAME_HEIGHT : 15; /* 14:0 */
    unsigned  UNUSED0 : 1; /* 15:15 */
    unsigned  FRAME_WIDTH : 15; /* 30:16 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_dt_3_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_dt_3_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_3_CFG_0;

typedef struct{
    unsigned  DATA_TYPE : 6; /* 5:0 */
    unsigned  UNUSED0 : 2; /* 7:6 */
    unsigned  ECC_XOR_MASK : 6; /* 13:8 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  CRC_XOR_MASK : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_dt_3_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_dt_3_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_3_CFG_1;

typedef struct{
    unsigned  PAYLOAD_MODE : 4; /* 3:0 */
    unsigned  USER_SPECIFIED_PAYLOAD : 8; /* 11:4 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  ENCODE_FORMAT : 4; /* 19:16 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_dt_3_cfg_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_dt_3_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_DT_3_CFG_2;

typedef struct{
    unsigned  UNICOLOR_BAR_SEL : 3; /* 2:0 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  UNICOLOR_BAR_EN : 1; /* 4:4 */
    unsigned  SPLIT_EN : 1; /* 5:5 */
    unsigned  UNUSED1 : 2; /* 7:6 */
    unsigned  ROTATE_PERIOD : 6; /* 13:8 */
    unsigned  UNUSED2 : 18; /* 31:14 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_color_bars_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_color_bars_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_COLOR_BARS_CFG;

typedef struct{
    unsigned  MODE : 2; /* 1:0 */
    unsigned  PATTERN_SEL : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_color_box_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_color_box_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_COLOR_BOX_CFG;

typedef struct{
    unsigned  PIX_PATTERN : 3; /* 2:0 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  GAIN : 4; /* 7:4 */
    unsigned  NUM_NOISE_BITS : 4; /* 11:8 */
    unsigned  NOISE_EN : 1; /* 12:12 */
    unsigned  UNUSED1 : 19; /* 31:13 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_common_gen_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_common_gen_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_COMMON_GEN_CFG;

typedef struct{
    unsigned  MODE : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_cgen0_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_cgen0_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN0_CFG;

typedef struct{
    unsigned  X0 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_cgen0_x0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_cgen0_x0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN0_X0;

typedef struct{
    unsigned  X1 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_cgen0_x1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_cgen0_x1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN0_X1;

typedef struct{
    unsigned  X2 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_cgen0_x2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_cgen0_x2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN0_X2;

typedef struct{
    unsigned  XY : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_cgen0_xy;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_cgen0_xy bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN0_XY;

typedef struct{
    unsigned  Y1 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_cgen0_y1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_cgen0_y1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN0_Y1;

typedef struct{
    unsigned  Y2 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_cgen0_y2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_cgen0_y2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN0_Y2;

typedef struct{
    unsigned  MODE : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_cgen1_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_cgen1_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN1_CFG;

typedef struct{
    unsigned  X0 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_cgen1_x0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_cgen1_x0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN1_X0;

typedef struct{
    unsigned  X1 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_cgen1_x1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_cgen1_x1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN1_X1;

typedef struct{
    unsigned  X2 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_cgen1_x2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_cgen1_x2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN1_X2;

typedef struct{
    unsigned  XY : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_cgen1_xy;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_cgen1_xy bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN1_XY;

typedef struct{
    unsigned  Y1 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_cgen1_y1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_cgen1_y1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN1_Y1;

typedef struct{
    unsigned  Y2 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_cgen1_y2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_cgen1_y2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN1_Y2;

typedef struct{
    unsigned  MODE : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_cgen2_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_cgen2_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN2_CFG;

typedef struct{
    unsigned  X0 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_cgen2_x0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_cgen2_x0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN2_X0;

typedef struct{
    unsigned  X1 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_cgen2_x1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_cgen2_x1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN2_X1;

typedef struct{
    unsigned  X2 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_cgen2_x2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_cgen2_x2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN2_X2;

typedef struct{
    unsigned  XY : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_cgen2_xy;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_cgen2_xy bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN2_XY;

typedef struct{
    unsigned  Y1 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_cgen2_y1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_cgen2_y1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN2_Y1;

typedef struct{
    unsigned  Y2 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_cgen2_y2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_csid_tpg_cgen2_y2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CGEN2_Y2;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif0_hw_version;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif0_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif0_hw_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif0_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 19; /* 19:1 */
    unsigned  STRIPE_LOC : 2; /* 21:20 */
    unsigned  UNUSED1 : 2; /* 23:22 */
    unsigned  PIXEL_PATTERN : 3; /* 26:24 */
    unsigned  UNUSED2 : 5; /* 31:27 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif0_module_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif0_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_MODULE_CFG;

typedef struct{
    unsigned  IRQ_SUBSAMPLE_PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif0_period_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif0_period_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_PERIOD_CFG;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif0_irq_subsample_pattern_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif0_irq_subsample_pattern_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_IRQ_SUBSAMPLE_PATTERN_CFG;

typedef struct{
    unsigned  EPOCH0_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  EPOCH1_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif0_epoch_irq_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif0_epoch_irq_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_EPOCH_IRQ_CFG;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif0_debug_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif0_debug_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_DEBUG_1;

typedef struct{
    unsigned  FRAME_WIDTH : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FRAME_HEIGHT : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif0_debug_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif0_debug_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_DEBUG_0;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif0_test_bus_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif0_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif0_spare;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif0_spare bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif1_hw_version;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif1_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif1_hw_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif1_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 19; /* 19:1 */
    unsigned  STRIPE_LOC : 2; /* 21:20 */
    unsigned  UNUSED1 : 2; /* 23:22 */
    unsigned  PIXEL_PATTERN : 3; /* 26:24 */
    unsigned  UNUSED2 : 5; /* 31:27 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif1_module_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif1_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_MODULE_CFG;

typedef struct{
    unsigned  IRQ_SUBSAMPLE_PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif1_period_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif1_period_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_PERIOD_CFG;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif1_irq_subsample_pattern_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif1_irq_subsample_pattern_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_IRQ_SUBSAMPLE_PATTERN_CFG;

typedef struct{
    unsigned  EPOCH0_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  EPOCH1_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif1_epoch_irq_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif1_epoch_irq_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_EPOCH_IRQ_CFG;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif1_debug_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif1_debug_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_DEBUG_1;

typedef struct{
    unsigned  FRAME_WIDTH : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FRAME_HEIGHT : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif1_debug_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif1_debug_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_DEBUG_0;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif1_test_bus_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif1_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif1_spare;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif1_spare bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif2_hw_version;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif2_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif2_hw_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif2_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 19; /* 19:1 */
    unsigned  STRIPE_LOC : 2; /* 21:20 */
    unsigned  UNUSED1 : 2; /* 23:22 */
    unsigned  PIXEL_PATTERN : 3; /* 26:24 */
    unsigned  UNUSED2 : 5; /* 31:27 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif2_module_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif2_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_MODULE_CFG;

typedef struct{
    unsigned  IRQ_SUBSAMPLE_PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif2_period_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif2_period_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_PERIOD_CFG;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif2_irq_subsample_pattern_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif2_irq_subsample_pattern_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_IRQ_SUBSAMPLE_PATTERN_CFG;

typedef struct{
    unsigned  EPOCH0_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  EPOCH1_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif2_epoch_irq_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif2_epoch_irq_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_EPOCH_IRQ_CFG;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif2_debug_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif2_debug_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_DEBUG_1;

typedef struct{
    unsigned  FRAME_WIDTH : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FRAME_HEIGHT : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif2_debug_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif2_debug_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_DEBUG_0;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif2_test_bus_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif2_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif2_spare;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif2_spare bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif3_hw_version;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif3_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif3_hw_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif3_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 19; /* 19:1 */
    unsigned  STRIPE_LOC : 2; /* 21:20 */
    unsigned  UNUSED1 : 2; /* 23:22 */
    unsigned  PIXEL_PATTERN : 3; /* 26:24 */
    unsigned  UNUSED2 : 5; /* 31:27 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif3_module_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif3_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_MODULE_CFG;

typedef struct{
    unsigned  IRQ_SUBSAMPLE_PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif3_period_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif3_period_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_PERIOD_CFG;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif3_irq_subsample_pattern_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif3_irq_subsample_pattern_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_IRQ_SUBSAMPLE_PATTERN_CFG;

typedef struct{
    unsigned  EPOCH0_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  EPOCH1_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif3_epoch_irq_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif3_epoch_irq_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_EPOCH_IRQ_CFG;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif3_debug_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif3_debug_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_DEBUG_1;

typedef struct{
    unsigned  FRAME_WIDTH : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FRAME_HEIGHT : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif3_debug_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif3_debug_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_DEBUG_0;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif3_test_bus_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif3_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif3_spare;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_clc_camif3_spare bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_hw_version;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_HW_VERSION;

typedef struct{
    unsigned  CGC_OVERRIDE : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_input_if_cgc_override;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_input_if_cgc_override bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_CGC_OVERRIDE;

typedef struct{
    unsigned  COMP_REG_UPDATE_DONE : 4; /* 3:0 */
    unsigned  COMP_BUF_DONE : 4; /* 7:4 */
    unsigned  UNUSED0 : 22; /* 29:8 */
    unsigned  VIOLATION : 1; /* 30:30 */
    unsigned  IMAGE_SIZE_VIOLATION : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_input_if_irq_mask_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_input_if_irq_mask_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_MASK_0;

typedef struct{
    unsigned  WR_CLIENT_BUF_DONE : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_input_if_irq_mask_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_input_if_irq_mask_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_MASK_1;

typedef struct{
    unsigned  COMP_REG_UPDATE_DONE : 4; /* 3:0 */
    unsigned  COMP_BUF_DONE : 4; /* 7:4 */
    unsigned  UNUSED0 : 22; /* 29:8 */
    unsigned  VIOLATION : 1; /* 30:30 */
    unsigned  IMAGE_SIZE_VIOLATION : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_input_if_irq_clear_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_input_if_irq_clear_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_CLEAR_0;

typedef struct{
    unsigned  WR_CLIENT_BUF_DONE : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_input_if_irq_clear_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_input_if_irq_clear_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_CLEAR_1;

typedef struct{
    unsigned  COMP_REG_UPDATE_DONE : 4; /* 3:0 */
    unsigned  COMP_BUF_DONE : 4; /* 7:4 */
    unsigned  UNUSED0 : 22; /* 29:8 */
    unsigned  VIOLATION : 1; /* 30:30 */
    unsigned  IMAGE_SIZE_VIOLATION : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_input_if_irq_status_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_input_if_irq_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_STATUS_0;

typedef struct{
    unsigned  WR_CLIENT_BUF_DONE : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_input_if_irq_status_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_input_if_irq_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_STATUS_1;

typedef struct{
    unsigned  CLEAR : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  SET : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_input_if_irq_cmd;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_input_if_irq_cmd bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_CMD;

typedef struct{
    unsigned  CFG : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_input_if_frameheader_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_input_if_frameheader_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_0;

typedef struct{
    unsigned  CFG : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_input_if_frameheader_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_input_if_frameheader_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_1;

typedef struct{
    unsigned  CFG : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_input_if_frameheader_cfg_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_input_if_frameheader_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_2;

typedef struct{
    unsigned  CFG : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_input_if_frameheader_cfg_3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_input_if_frameheader_cfg_3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_3;

typedef struct{
    unsigned  COMP_REG_UPDATE_DONE : 4; /* 3:0 */
    unsigned  COMP_BUF_DONE : 4; /* 7:4 */
    unsigned  UNUSED0 : 22; /* 29:8 */
    unsigned  VIOLATION : 1; /* 30:30 */
    unsigned  IMAGE_SIZE_VIOLATION : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_input_if_irq_set_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_input_if_irq_set_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_SET_0;

typedef struct{
    unsigned  WR_CLIENT_BUF_DONE : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_input_if_irq_set_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_input_if_irq_set_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_INPUT_IF_IRQ_SET_1;

typedef struct{
    unsigned  PWR_ISO_ENABLE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_pwr_iso_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_pwr_iso_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PWR_ISO_CFG;

typedef struct{
    unsigned  OVERFLOW_CLEAR_CMD : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_status_clear;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_status_clear bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_STATUS_CLEAR;

typedef struct{
    unsigned  ERROR : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_violation_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_violation_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_VIOLATION_STATUS;

typedef struct{
    unsigned  ERROR : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_overflow_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_overflow_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_OVERFLOW_STATUS;

typedef struct{
    unsigned  ERROR : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_image_size_violation_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_image_size_violation_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_IMAGE_SIZE_VIOLATION_STATUS;

typedef struct{
    unsigned  CNTR_START_CMD : 1; /* 0:0 */
    unsigned  CNTR_STOP_CMD : 1; /* 1:1 */
    unsigned  CONTINUOUS_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  EVENT_SEL : 3; /* 6:4 */
    unsigned  UNUSED1 : 1; /* 7:7 */
    unsigned  CLIENT_SEL : 5; /* 12:8 */
    unsigned  UNUSED2 : 3; /* 15:13 */
    unsigned  WINDOW_START_SEL : 4; /* 19:16 */
    unsigned  WINDOW_END_SEL : 4; /* 23:20 */
    unsigned  NUM_WINDOW : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_perf_count_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_perf_count_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_0;

typedef struct{
    unsigned  CNTR_START_CMD : 1; /* 0:0 */
    unsigned  CNTR_STOP_CMD : 1; /* 1:1 */
    unsigned  CONTINUOUS_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  EVENT_SEL : 3; /* 6:4 */
    unsigned  UNUSED1 : 1; /* 7:7 */
    unsigned  CLIENT_SEL : 5; /* 12:8 */
    unsigned  UNUSED2 : 3; /* 15:13 */
    unsigned  WINDOW_START_SEL : 4; /* 19:16 */
    unsigned  WINDOW_END_SEL : 4; /* 23:20 */
    unsigned  NUM_WINDOW : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_perf_count_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_perf_count_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_1;

typedef struct{
    unsigned  CNTR_START_CMD : 1; /* 0:0 */
    unsigned  CNTR_STOP_CMD : 1; /* 1:1 */
    unsigned  CONTINUOUS_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  EVENT_SEL : 3; /* 6:4 */
    unsigned  UNUSED1 : 1; /* 7:7 */
    unsigned  CLIENT_SEL : 5; /* 12:8 */
    unsigned  UNUSED2 : 3; /* 15:13 */
    unsigned  WINDOW_START_SEL : 4; /* 19:16 */
    unsigned  WINDOW_END_SEL : 4; /* 23:20 */
    unsigned  NUM_WINDOW : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_perf_count_cfg_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_perf_count_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_2;

typedef struct{
    unsigned  CNTR_START_CMD : 1; /* 0:0 */
    unsigned  CNTR_STOP_CMD : 1; /* 1:1 */
    unsigned  CONTINUOUS_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  EVENT_SEL : 3; /* 6:4 */
    unsigned  UNUSED1 : 1; /* 7:7 */
    unsigned  CLIENT_SEL : 5; /* 12:8 */
    unsigned  UNUSED2 : 3; /* 15:13 */
    unsigned  WINDOW_START_SEL : 4; /* 19:16 */
    unsigned  WINDOW_END_SEL : 4; /* 23:20 */
    unsigned  NUM_WINDOW : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_perf_count_cfg_3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_perf_count_cfg_3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_CFG_3;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_perf_count_val_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_perf_count_val_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_VAL_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_perf_count_val_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_perf_count_val_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_VAL_1;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_perf_count_val_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_perf_count_val_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_VAL_2;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_perf_count_val_3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_perf_count_val_3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_VAL_3;

typedef struct{
    unsigned  DONE : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_perf_count_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_perf_count_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_PERF_COUNT_STATUS;

typedef struct{
    unsigned  MISR_0_EN : 1; /* 0:0 */
    unsigned  MISR_1_EN : 1; /* 1:1 */
    unsigned  UNUSED0 : 14; /* 15:2 */
    unsigned  MISR_0_SAMPLE_MODE : 1; /* 16:16 */
    unsigned  MISR_1_SAMPLE_MODE : 1; /* 17:17 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_misr_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_misr_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_MISR_CFG_0;

typedef struct{
    unsigned  MISR_0_ID : 8; /* 7:0 */
    unsigned  MISR_1_ID : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_misr_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_misr_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_MISR_CFG_1;

typedef struct{
    unsigned  MISR_SEL : 4; /* 3:0 */
    unsigned  WORD_SEL : 3; /* 6:4 */
    unsigned  UNUSED0 : 25; /* 31:7 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_misr_rd_sel;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_misr_rd_sel bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_MISR_RD_SEL;

typedef struct{
    unsigned  RST : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_misr_rst;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_misr_rst bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_MISR_RST;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_misr_val;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_misr_val bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_MISR_VAL;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_debug_status_top_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_debug_status_top_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_DEBUG_STATUS_TOP_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_debug_status_top_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_debug_status_top_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_DEBUG_STATUS_TOP_0;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SOURCE_SEL : 8; /* 11:4 */
    unsigned  TEST_BUS_INTERNAL_SEL : 8; /* 19:12 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_test_bus_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_spare;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_spare bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_SPARE;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  VIRTUALFRAME_EN : 1; /* 1:1 */
    unsigned  FRAMEHEADER_EN : 1; /* 2:2 */
    unsigned  ADDR_REUSE_EN : 1; /* 3:3 */
    unsigned  AUTO_RECOVERY_EN : 1; /* 4:4 */
    unsigned  UNUSED0 : 11; /* 15:5 */
    unsigned  MODE : 2; /* 17:16 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_0_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_0_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_0_addr_image;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_0_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_ADDR_IMAGE;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_0_addr_frame_incr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_0_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_ADDR_FRAME_INCR;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_0_image_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_0_image_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_IMAGE_CFG_0;

typedef struct{
    unsigned  X_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_0_image_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_0_image_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_IMAGE_CFG_1;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_0_image_cfg_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_0_image_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_IMAGE_CFG_2;

typedef struct{
    unsigned  FORMAT : 4; /* 3:0 */
    unsigned  ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_0_packer_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_0_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_PACKER_CFG;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_0_bw_limit;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_0_bw_limit bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_BW_LIMIT;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_0_addr_frame_header;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_0_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_0_addr_frame_header_incr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_0_addr_frame_header_incr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_ADDR_FRAME_HEADER_INCR;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_0_frame_header_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_0_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_FRAME_HEADER_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  LINE_COUNT : 16; /* 19:4 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_0_line_done_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_0_line_done_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_LINE_DONE_CFG;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_0_irq_subsample_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_0_irq_subsample_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_0_irq_subsample_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_0_irq_subsample_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_1;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_0_framedrop_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_0_framedrop_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_FRAMEDROP_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_0_framedrop_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_0_framedrop_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_FRAMEDROP_CFG_1;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_0_system_cache_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_0_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_0_burst_limit_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_0_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_BURST_LIMIT_CFG;

typedef struct{
    unsigned  LAST_COMSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_0_addr_status_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_0_addr_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_ADDR_STATUS_0;

typedef struct{
    unsigned  LAST_COMSUMED_FRAMEHEADER_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_0_addr_status_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_0_addr_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_ADDR_STATUS_1;

typedef struct{
    unsigned  IMAGE_ADDR_FIFO_WORD_CNT : 3; /* 2:0 */
    unsigned  UNUSED0 : 3; /* 5:3 */
    unsigned  FH_ADDR_FIFO_WORD_CNT : 3; /* 8:6 */
    unsigned  UNUSED1 : 23; /* 31:9 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_0_addr_status_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_0_addr_status_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_ADDR_STATUS_2;

typedef struct{
    unsigned  CURR_FRAME_CLIENT_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_0_addr_status_3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_0_addr_status_3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_ADDR_STATUS_3;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_0_debug_status_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_0_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_0_debug_status_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_0_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_0_debug_status_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_0_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_0_DEBUG_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  VIRTUALFRAME_EN : 1; /* 1:1 */
    unsigned  FRAMEHEADER_EN : 1; /* 2:2 */
    unsigned  ADDR_REUSE_EN : 1; /* 3:3 */
    unsigned  AUTO_RECOVERY_EN : 1; /* 4:4 */
    unsigned  UNUSED0 : 11; /* 15:5 */
    unsigned  MODE : 2; /* 17:16 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_1_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_1_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_1_addr_image;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_1_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_ADDR_IMAGE;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_1_addr_frame_incr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_1_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_ADDR_FRAME_INCR;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_1_image_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_1_image_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_IMAGE_CFG_0;

typedef struct{
    unsigned  X_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_1_image_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_1_image_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_IMAGE_CFG_1;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_1_image_cfg_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_1_image_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_IMAGE_CFG_2;

typedef struct{
    unsigned  FORMAT : 4; /* 3:0 */
    unsigned  ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_1_packer_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_1_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_PACKER_CFG;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_1_bw_limit;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_1_bw_limit bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_BW_LIMIT;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_1_addr_frame_header;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_1_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_1_addr_frame_header_incr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_1_addr_frame_header_incr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_ADDR_FRAME_HEADER_INCR;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_1_frame_header_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_1_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_FRAME_HEADER_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  LINE_COUNT : 16; /* 19:4 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_1_line_done_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_1_line_done_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_LINE_DONE_CFG;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_1_irq_subsample_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_1_irq_subsample_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_1_irq_subsample_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_1_irq_subsample_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_1;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_1_framedrop_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_1_framedrop_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_FRAMEDROP_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_1_framedrop_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_1_framedrop_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_FRAMEDROP_CFG_1;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_1_system_cache_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_1_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_1_burst_limit_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_1_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_BURST_LIMIT_CFG;

typedef struct{
    unsigned  LAST_COMSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_1_addr_status_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_1_addr_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_ADDR_STATUS_0;

typedef struct{
    unsigned  LAST_COMSUMED_FRAMEHEADER_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_1_addr_status_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_1_addr_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_ADDR_STATUS_1;

typedef struct{
    unsigned  IMAGE_ADDR_FIFO_WORD_CNT : 3; /* 2:0 */
    unsigned  UNUSED0 : 3; /* 5:3 */
    unsigned  FH_ADDR_FIFO_WORD_CNT : 3; /* 8:6 */
    unsigned  UNUSED1 : 23; /* 31:9 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_1_addr_status_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_1_addr_status_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_ADDR_STATUS_2;

typedef struct{
    unsigned  CURR_FRAME_CLIENT_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_1_addr_status_3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_1_addr_status_3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_ADDR_STATUS_3;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_1_debug_status_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_1_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_1_debug_status_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_1_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_1_debug_status_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_1_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_1_DEBUG_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  VIRTUALFRAME_EN : 1; /* 1:1 */
    unsigned  FRAMEHEADER_EN : 1; /* 2:2 */
    unsigned  ADDR_REUSE_EN : 1; /* 3:3 */
    unsigned  AUTO_RECOVERY_EN : 1; /* 4:4 */
    unsigned  UNUSED0 : 11; /* 15:5 */
    unsigned  MODE : 2; /* 17:16 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_2_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_2_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_2_addr_image;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_2_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_ADDR_IMAGE;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_2_addr_frame_incr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_2_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_ADDR_FRAME_INCR;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_2_image_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_2_image_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_IMAGE_CFG_0;

typedef struct{
    unsigned  X_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_2_image_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_2_image_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_IMAGE_CFG_1;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_2_image_cfg_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_2_image_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_IMAGE_CFG_2;

typedef struct{
    unsigned  FORMAT : 4; /* 3:0 */
    unsigned  ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_2_packer_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_2_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_PACKER_CFG;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_2_bw_limit;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_2_bw_limit bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_BW_LIMIT;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_2_addr_frame_header;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_2_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_2_addr_frame_header_incr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_2_addr_frame_header_incr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_ADDR_FRAME_HEADER_INCR;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_2_frame_header_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_2_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_FRAME_HEADER_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  LINE_COUNT : 16; /* 19:4 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_2_line_done_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_2_line_done_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_LINE_DONE_CFG;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_2_irq_subsample_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_2_irq_subsample_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_2_irq_subsample_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_2_irq_subsample_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_1;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_2_framedrop_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_2_framedrop_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_FRAMEDROP_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_2_framedrop_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_2_framedrop_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_FRAMEDROP_CFG_1;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_2_system_cache_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_2_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_2_burst_limit_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_2_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_BURST_LIMIT_CFG;

typedef struct{
    unsigned  LAST_COMSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_2_addr_status_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_2_addr_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_ADDR_STATUS_0;

typedef struct{
    unsigned  LAST_COMSUMED_FRAMEHEADER_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_2_addr_status_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_2_addr_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_ADDR_STATUS_1;

typedef struct{
    unsigned  IMAGE_ADDR_FIFO_WORD_CNT : 3; /* 2:0 */
    unsigned  UNUSED0 : 3; /* 5:3 */
    unsigned  FH_ADDR_FIFO_WORD_CNT : 3; /* 8:6 */
    unsigned  UNUSED1 : 23; /* 31:9 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_2_addr_status_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_2_addr_status_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_ADDR_STATUS_2;

typedef struct{
    unsigned  CURR_FRAME_CLIENT_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_2_addr_status_3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_2_addr_status_3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_ADDR_STATUS_3;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_2_debug_status_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_2_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_2_debug_status_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_2_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_2_debug_status_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_2_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_2_DEBUG_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  VIRTUALFRAME_EN : 1; /* 1:1 */
    unsigned  FRAMEHEADER_EN : 1; /* 2:2 */
    unsigned  ADDR_REUSE_EN : 1; /* 3:3 */
    unsigned  AUTO_RECOVERY_EN : 1; /* 4:4 */
    unsigned  UNUSED0 : 11; /* 15:5 */
    unsigned  MODE : 2; /* 17:16 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_3_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_3_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_3_addr_image;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_3_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_ADDR_IMAGE;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_3_addr_frame_incr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_3_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_ADDR_FRAME_INCR;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_3_image_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_3_image_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_IMAGE_CFG_0;

typedef struct{
    unsigned  X_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_3_image_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_3_image_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_IMAGE_CFG_1;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_3_image_cfg_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_3_image_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_IMAGE_CFG_2;

typedef struct{
    unsigned  FORMAT : 4; /* 3:0 */
    unsigned  ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_3_packer_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_3_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_PACKER_CFG;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_3_bw_limit;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_3_bw_limit bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_BW_LIMIT;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_3_addr_frame_header;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_3_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_3_addr_frame_header_incr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_3_addr_frame_header_incr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_ADDR_FRAME_HEADER_INCR;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_3_frame_header_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_3_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_FRAME_HEADER_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  LINE_COUNT : 16; /* 19:4 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_3_line_done_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_3_line_done_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_LINE_DONE_CFG;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_3_irq_subsample_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_3_irq_subsample_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_3_irq_subsample_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_3_irq_subsample_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_1;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_3_framedrop_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_3_framedrop_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_FRAMEDROP_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_3_framedrop_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_3_framedrop_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_FRAMEDROP_CFG_1;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_3_system_cache_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_3_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_3_burst_limit_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_3_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_BURST_LIMIT_CFG;

typedef struct{
    unsigned  LAST_COMSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_3_addr_status_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_3_addr_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_ADDR_STATUS_0;

typedef struct{
    unsigned  LAST_COMSUMED_FRAMEHEADER_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_3_addr_status_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_3_addr_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_ADDR_STATUS_1;

typedef struct{
    unsigned  IMAGE_ADDR_FIFO_WORD_CNT : 3; /* 2:0 */
    unsigned  UNUSED0 : 3; /* 5:3 */
    unsigned  FH_ADDR_FIFO_WORD_CNT : 3; /* 8:6 */
    unsigned  UNUSED1 : 23; /* 31:9 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_3_addr_status_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_3_addr_status_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_ADDR_STATUS_2;

typedef struct{
    unsigned  CURR_FRAME_CLIENT_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_3_addr_status_3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_3_addr_status_3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_ADDR_STATUS_3;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_3_debug_status_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_3_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_3_debug_status_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_3_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_3_debug_status_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite1_bus_wr_client_3_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_BUS_WR_CLIENT_3_DEBUG_STATUS_1;

typedef struct{
    unsigned  REVISION : 16; /* 15:0 */
    unsigned  MINOR_VERSION : 12; /* 27:16 */
    unsigned  MAJOR_VERSION : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_hw_version;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_HW_VERSION;

typedef struct{
    unsigned  STEP : 8; /* 7:0 */
    unsigned  TIER : 8; /* 15:8 */
    unsigned  GENERATION : 8; /* 23:16 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_titan_version;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_titan_version bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_TITAN_VERSION;

typedef struct{
    unsigned  NUM_OF_BUS_CLIENTS : 3; /* 2:0 */
    unsigned  MAIN_LINE_BUFFER_FEATURE : 16; /* 18:3 */
    unsigned  UNUSED0 : 12; /* 30:19 */
    unsigned  INPUT_FORMAT_FEATURE : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_hw_capability;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_hw_capability bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_HW_CAPABILITY;

typedef struct{
    unsigned  CORE_HW_RST : 1; /* 0:0 */
    unsigned  CORE_SW_RST : 1; /* 1:1 */
    unsigned  RDI0_HW_RST : 1; /* 2:2 */
    unsigned  RDI1_HW_RST : 1; /* 3:3 */
    unsigned  RDI2_HW_RST : 1; /* 4:4 */
    unsigned  RDI3_HW_RST : 1; /* 5:5 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_rst_cmd;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_rst_cmd bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_RST_CMD;

typedef struct{
    unsigned  CAMIF_CLK_CGC_OVERRIDE : 1; /* 0:0 */
    unsigned  WE_CORE_CLK_CGC_OVERRIDE : 1; /* 1:1 */
    unsigned  TOP_CORE_CLK_CGC_OVERRIDE : 1; /* 2:2 */
    unsigned  CSID_CORE_CLK_CGC_OVERRIDE : 1; /* 3:3 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_core_clk_cgc_override_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_core_clk_cgc_override_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_CORE_CLK_CGC_OVERRIDE_0;

typedef struct{
    unsigned  AHB_CLK_CGC_OVERRIDE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_ahb_clk_cgc_override;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_ahb_clk_cgc_override bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_AHB_CLK_CGC_OVERRIDE;

typedef struct{
    unsigned  NOC_CLK_CGC_OVERRIDE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_noc_clk_cgc_override;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_noc_clk_cgc_override bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_NOC_CLK_CGC_OVERRIDE;

typedef struct{
    unsigned  RDI0_UPDATE : 1; /* 0:0 */
    unsigned  RDI1_UPDATE : 1; /* 1:1 */
    unsigned  RDI2_UPDATE : 1; /* 2:2 */
    unsigned  RDI3_UPDATE : 1; /* 3:3 */
    unsigned  RDI0_UPDATE_IMD : 1; /* 4:4 */
    unsigned  RDI1_UPDATE_IMD : 1; /* 5:5 */
    unsigned  RDI2_UPDATE_IMD : 1; /* 6:6 */
    unsigned  RDI3_UPDATE_IMD : 1; /* 7:7 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_reg_update_cmd;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_reg_update_cmd bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_REG_UPDATE_CMD;

typedef struct{
    unsigned  CLEAR : 1; /* 0:0 */
    unsigned  SET : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_irq_cmd;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_irq_cmd bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CMD;

typedef struct{
    unsigned  RDI0_OVERFLOW_IRQ_MASK : 1; /* 0:0 */
    unsigned  RDI1_OVERFLOW_IRQ_MASK : 1; /* 1:1 */
    unsigned  RDI2_OVERFLOW_IRQ_MASK : 1; /* 2:2 */
    unsigned  RDI3_OVERFLOW_IRQ_MASK : 1; /* 3:3 */
    unsigned  BUS_WR_IRQ_MASK : 1; /* 4:4 */
    unsigned  RDI0_FRAME_DROP_IRQ_MASK : 1; /* 5:5 */
    unsigned  RDI1_FRAME_DROP_IRQ_MASK : 1; /* 6:6 */
    unsigned  RDI2_FRAME_DROP_IRQ_MASK : 1; /* 7:7 */
    unsigned  RDI3_FRAME_DROP_IRQ_MASK : 1; /* 8:8 */
    unsigned  UNUSED0 : 8; /* 16:9 */
    unsigned  RST_DONE_IRQ_MASK : 1; /* 17:17 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_irq_mask_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_irq_mask_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_0;

typedef struct{
    unsigned  RDI0_CAMIF_SOF_IRQ_MASK : 1; /* 0:0 */
    unsigned  RDI0_CAMIF_EOF_IRQ_MASK : 1; /* 1:1 */
    unsigned  RDI0_CAMIF_EPOCH0_IRQ_MASK : 1; /* 2:2 */
    unsigned  RDI0_CAMIF_EPOCH1_IRQ_MASK : 1; /* 3:3 */
    unsigned  RDI1_CAMIF_SOF_IRQ_MASK : 1; /* 4:4 */
    unsigned  RDI1_CAMIF_EOF_IRQ_MASK : 1; /* 5:5 */
    unsigned  RDI1_CAMIF_EPOCH0_IRQ_MASK : 1; /* 6:6 */
    unsigned  RDI1_CAMIF_EPOCH1_IRQ_MASK : 1; /* 7:7 */
    unsigned  RDI2_CAMIF_SOF_IRQ_MASK : 1; /* 8:8 */
    unsigned  RDI2_CAMIF_EOF_IRQ_MASK : 1; /* 9:9 */
    unsigned  RDI2_CAMIF_EPOCH0_IRQ_MASK : 1; /* 10:10 */
    unsigned  RDI2_CAMIF_EPOCH1_IRQ_MASK : 1; /* 11:11 */
    unsigned  RDI3_CAMIF_SOF_IRQ_MASK : 1; /* 12:12 */
    unsigned  RDI3_CAMIF_EOF_IRQ_MASK : 1; /* 13:13 */
    unsigned  RDI3_CAMIF_EPOCH0_IRQ_MASK : 1; /* 14:14 */
    unsigned  RDI3_CAMIF_EPOCH1_IRQ_MASK : 1; /* 15:15 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_irq_mask_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_irq_mask_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_1;

typedef struct{
    unsigned  UNUSED0 : 8; /* 7:0 */
    unsigned  RDI0_CAMIF_VIOLATION_IRQ_MASK : 1; /* 8:8 */
    unsigned  RDI1_CAMIF_VIOLATION_IRQ_MASK : 1; /* 9:9 */
    unsigned  RDI2_CAMIF_VIOLATION_IRQ_MASK : 1; /* 10:10 */
    unsigned  RDI3_CAMIF_VIOLATION_IRQ_MASK : 1; /* 11:11 */
    unsigned  DIAG_VIOLATION_IRQ_MASK : 1; /* 12:12 */
    unsigned  UNUSED1 : 19; /* 31:13 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_irq_mask_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_irq_mask_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_MASK_2;

typedef struct{
    unsigned  RDI0_OVERFLOW_IRQ_CLEAR : 1; /* 0:0 */
    unsigned  RDI1_OVERFLOW_IRQ_CLEAR : 1; /* 1:1 */
    unsigned  RDI2_OVERFLOW_IRQ_CLEAR : 1; /* 2:2 */
    unsigned  RDI3_OVERFLOW_IRQ_CLEAR : 1; /* 3:3 */
    unsigned  BUS_WR_IRQ_CLEAR : 1; /* 4:4 */
    unsigned  RDI0_FRAME_DROP_IRQ_CLEAR : 1; /* 5:5 */
    unsigned  RDI1_FRAME_DROP_IRQ_CLEAR : 1; /* 6:6 */
    unsigned  RDI2_FRAME_DROP_IRQ_CLEAR : 1; /* 7:7 */
    unsigned  RDI3_FRAME_DROP_IRQ_CLEAR : 1; /* 8:8 */
    unsigned  UNUSED0 : 8; /* 16:9 */
    unsigned  RST_DONE_IRQ_CLEAR : 1; /* 17:17 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_irq_clear_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_irq_clear_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_0;

typedef struct{
    unsigned  RDI0_CAMIF_SOF_IRQ_CLEAR : 1; /* 0:0 */
    unsigned  RDI0_CAMIF_EOF_IRQ_CLEAR : 1; /* 1:1 */
    unsigned  RDI0_CAMIF_EPOCH0_IRQ_CLEAR : 1; /* 2:2 */
    unsigned  RDI0_CAMIF_EPOCH1_IRQ_CLEAR : 1; /* 3:3 */
    unsigned  RDI1_CAMIF_SOF_IRQ_CLEAR : 1; /* 4:4 */
    unsigned  RDI1_CAMIF_EOF_IRQ_CLEAR : 1; /* 5:5 */
    unsigned  RDI1_CAMIF_EPOCH0_IRQ_CLEAR : 1; /* 6:6 */
    unsigned  RDI1_CAMIF_EPOCH1_IRQ_CLEAR : 1; /* 7:7 */
    unsigned  RDI2_CAMIF_SOF_IRQ_CLEAR : 1; /* 8:8 */
    unsigned  RDI2_CAMIF_EOF_IRQ_CLEAR : 1; /* 9:9 */
    unsigned  RDI2_CAMIF_EPOCH0_IRQ_CLEAR : 1; /* 10:10 */
    unsigned  RDI2_CAMIF_EPOCH1_IRQ_CLEAR : 1; /* 11:11 */
    unsigned  RDI3_CAMIF_SOF_IRQ_CLEAR : 1; /* 12:12 */
    unsigned  RDI3_CAMIF_EOF_IRQ_CLEAR : 1; /* 13:13 */
    unsigned  RDI3_CAMIF_EPOCH0_IRQ_CLEAR : 1; /* 14:14 */
    unsigned  RDI3_CAMIF_EPOCH1_IRQ_CLEAR : 1; /* 15:15 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_irq_clear_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_irq_clear_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_1;

typedef struct{
    unsigned  UNUSED0 : 8; /* 7:0 */
    unsigned  RDI0_CAMIF_VIOLATION_IRQ_CLEAR : 1; /* 8:8 */
    unsigned  RDI1_CAMIF_VIOLATION_IRQ_CLEAR : 1; /* 9:9 */
    unsigned  RDI2_CAMIF_VIOLATION_IRQ_CLEAR : 1; /* 10:10 */
    unsigned  RDI3_CAMIF_VIOLATION_IRQ_CLEAR : 1; /* 11:11 */
    unsigned  DIAG_VIOLATION_IRQ_CLEAR : 1; /* 12:12 */
    unsigned  UNUSED1 : 19; /* 31:13 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_irq_clear_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_irq_clear_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_CLEAR_2;

typedef struct{
    unsigned  RDI0_OVERFLOW_IRQ : 1; /* 0:0 */
    unsigned  RDI1_OVERFLOW_IRQ : 1; /* 1:1 */
    unsigned  RDI2_OVERFLOW_IRQ : 1; /* 2:2 */
    unsigned  RDI3_OVERFLOW_IRQ : 1; /* 3:3 */
    unsigned  BUS_WR_IRQ : 1; /* 4:4 */
    unsigned  RDI0_FRAME_DROP_IRQ : 1; /* 5:5 */
    unsigned  RDI1_FRAME_DROP_IRQ : 1; /* 6:6 */
    unsigned  RDI2_FRAME_DROP_IRQ : 1; /* 7:7 */
    unsigned  RDI3_FRAME_DROP_IRQ : 1; /* 8:8 */
    unsigned  UNUSED0 : 8; /* 16:9 */
    unsigned  RST_DONE_IRQ : 1; /* 17:17 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_irq_status_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_irq_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_0;

typedef struct{
    unsigned  RDI0_CAMIF_SOF_IRQ_STATUS : 1; /* 0:0 */
    unsigned  RDI0_CAMIF_EOF_IRQ_STATUS : 1; /* 1:1 */
    unsigned  RDI0_CAMIF_EPOCH0_IRQ_STATUS : 1; /* 2:2 */
    unsigned  RDI0_CAMIF_EPOCH1_IRQ_STATUS : 1; /* 3:3 */
    unsigned  RDI1_CAMIF_SOF_IRQ_STATUS : 1; /* 4:4 */
    unsigned  RDI1_CAMIF_EOF_IRQ_STATUS : 1; /* 5:5 */
    unsigned  RDI1_CAMIF_EPOCH0_IRQ_STATUS : 1; /* 6:6 */
    unsigned  RDI1_CAMIF_EPOCH1_IRQ_STATUS : 1; /* 7:7 */
    unsigned  RDI2_CAMIF_SOF_IRQ_STATUS : 1; /* 8:8 */
    unsigned  RDI2_CAMIF_EOF_IRQ_STATUS : 1; /* 9:9 */
    unsigned  RDI2_CAMIF_EPOCH0_IRQ_STATUS : 1; /* 10:10 */
    unsigned  RDI2_CAMIF_EPOCH1_IRQ_STATUS : 1; /* 11:11 */
    unsigned  RDI3_CAMIF_SOF_IRQ_STATUS : 1; /* 12:12 */
    unsigned  RDI3_CAMIF_EOF_IRQ_STATUS : 1; /* 13:13 */
    unsigned  RDI3_CAMIF_EPOCH0_IRQ_STATUS : 1; /* 14:14 */
    unsigned  RDI3_CAMIF_EPOCH1_IRQ_STATUS : 1; /* 15:15 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_irq_status_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_irq_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_1;

typedef struct{
    unsigned  UNUSED0 : 8; /* 7:0 */
    unsigned  RDI0_CAMIF_VIOLATION_IRQ_STATUS : 1; /* 8:8 */
    unsigned  RDI1_CAMIF_VIOLATION_IRQ_STATUS : 1; /* 9:9 */
    unsigned  RDI2_CAMIF_VIOLATION_IRQ_STATUS : 1; /* 10:10 */
    unsigned  RDI3_CAMIF_VIOLATION_IRQ_STATUS : 1; /* 11:11 */
    unsigned  DIAG_VIOLATION_IRQ_STATUS : 1; /* 12:12 */
    unsigned  UNUSED1 : 19; /* 31:13 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_irq_status_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_irq_status_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_STATUS_2;

typedef struct{
    unsigned  UNUSED0 : 4; /* 3:0 */
    unsigned  BUS_WR_IRQ_SET : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_irq_set;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_irq_set bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_IRQ_SET;

typedef struct{
    unsigned  RDI0_FRM_CNT_EN : 1; /* 0:0 */
    unsigned  RDI1_FRM_CNT_EN : 1; /* 1:1 */
    unsigned  RDI2_FRM_CNT_EN : 1; /* 2:2 */
    unsigned  RDI3_FRM_CNT_EN : 1; /* 3:3 */
    unsigned  SENSOR_SEL : 2; /* 5:4 */
    unsigned  DIAG_EN : 1; /* 6:6 */
    unsigned  UNUSED0 : 25; /* 31:7 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_diag_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_diag_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DIAG_CFG;

typedef struct{
    unsigned  SENSOR_HBI : 14; /* 13:0 */
    unsigned  SENSOR_NEQ_HBI : 1; /* 14:14 */
    unsigned  SENSOR_HBI_MIN_ERROR : 1; /* 15:15 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_diag_sensor_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_diag_sensor_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DIAG_SENSOR_STATUS;

typedef struct{
    unsigned  RDI0_CAMIF_FRM_CNT : 8; /* 7:0 */
    unsigned  RDI1_CAMIF_FRM_CNT : 8; /* 15:8 */
    unsigned  RDI2_CAMIF_FRM_CNT : 8; /* 23:16 */
    unsigned  RDI3_CAMIF_FRM_CNT : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_diag_sensor_frm_cnt_status_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_diag_sensor_frm_cnt_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_debug_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_debug_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DEBUG_0;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_spare;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_spare bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_SPARE;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_scratch;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_scratch bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_SCRATCH;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_debug_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_debug_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DEBUG_1;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_debug_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_debug_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DEBUG_2;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_debug_3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_debug_3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DEBUG_3;

typedef struct{
    unsigned  DEBUG_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_debug_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_top_debug_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DEBUG_CFG;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_hw_version;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_HW_VERSION;

typedef struct{
    unsigned  CGC_MODE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CFG0;

typedef struct{
    unsigned  GLOBAL_HALT_CMD : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CTRL;

typedef struct{
    unsigned  IFE_CLK_DOMAIN : 1; /* 0:0 */
    unsigned  PHY_CLK_DOMAIN : 1; /* 1:1 */
    unsigned  CSID_CLK_DOMAIN : 1; /* 2:2 */
    unsigned  SW_REGS : 1; /* 3:3 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_reset;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_reset bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RESET;

typedef struct{
    unsigned  RST_STROBES : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rst_strobes;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rst_strobes bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RST_STROBES;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 24; /* 27:4 */
    unsigned  DOMAIN_SEL : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_test_bus_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TEST_BUS_CTRL;

typedef struct{
    unsigned  STATUS_VEC : 28; /* 27:0 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_irq_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_irq_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_IRQ_STATUS;

typedef struct{
    unsigned  MASK_VEC : 28; /* 27:0 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_irq_mask;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_irq_mask bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_IRQ_MASK;

typedef struct{
    unsigned  CLEAR_VEC : 28; /* 27:0 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_irq_clear;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_irq_clear bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_IRQ_CLEAR;

typedef struct{
    unsigned  SET_VEC : 28; /* 27:0 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_irq_set;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_irq_set bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_IRQ_SET;

typedef struct{
    unsigned  STATUS_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_irq_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_irq_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_IRQ_STATUS;

typedef struct{
    unsigned  MASK_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_irq_mask;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_irq_mask bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_IRQ_MASK;

typedef struct{
    unsigned  CLEAR_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_irq_clear;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_irq_clear bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_IRQ_CLEAR;

typedef struct{
    unsigned  SET_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_irq_set;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_irq_set bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_IRQ_SET;

typedef struct{
    unsigned  STATUS_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_irq_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_irq_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_IRQ_STATUS;

typedef struct{
    unsigned  MASK_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_irq_mask;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_irq_mask bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_IRQ_MASK;

typedef struct{
    unsigned  CLEAR_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_irq_clear;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_irq_clear bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_IRQ_CLEAR;

typedef struct{
    unsigned  SET_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_irq_set;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_irq_set bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_IRQ_SET;

typedef struct{
    unsigned  STATUS_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_irq_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_irq_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_IRQ_STATUS;

typedef struct{
    unsigned  MASK_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_irq_mask;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_irq_mask bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_IRQ_MASK;

typedef struct{
    unsigned  CLEAR_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_irq_clear;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_irq_clear bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_IRQ_CLEAR;

typedef struct{
    unsigned  SET_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_irq_set;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_irq_set bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_IRQ_SET;

typedef struct{
    unsigned  STATUS_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_irq_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_irq_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_IRQ_STATUS;

typedef struct{
    unsigned  MASK_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_irq_mask;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_irq_mask bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_IRQ_MASK;

typedef struct{
    unsigned  CLEAR_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_irq_clear;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_irq_clear bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_IRQ_CLEAR;

typedef struct{
    unsigned  SET_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_irq_set;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_irq_set bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_IRQ_SET;

typedef struct{
    unsigned  STATUS_VEC : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_top_irq_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_top_irq_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TOP_IRQ_STATUS;

typedef struct{
    unsigned  MASK_VEC : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_top_irq_mask;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_top_irq_mask bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TOP_IRQ_MASK;

typedef struct{
    unsigned  CLEAR_VEC : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_top_irq_clear;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_top_irq_clear bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TOP_IRQ_CLEAR;

typedef struct{
    unsigned  SET_VEC : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_top_irq_set;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_top_irq_set bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TOP_IRQ_SET;

typedef struct{
    unsigned  CLEAR : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  SET : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_irq_cmd;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_irq_cmd bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_IRQ_CMD;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_spare;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_spare bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_SPARE;

typedef struct{
    unsigned  NUM_ACTIVE_LANES : 2; /* 1:0 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  DL0_INPUT_SEL : 2; /* 5:4 */
    unsigned  UNUSED1 : 2; /* 7:6 */
    unsigned  DL1_INPUT_SEL : 2; /* 9:8 */
    unsigned  UNUSED2 : 2; /* 11:10 */
    unsigned  DL2_INPUT_SEL : 2; /* 13:12 */
    unsigned  UNUSED3 : 2; /* 15:14 */
    unsigned  DL3_INPUT_SEL : 2; /* 17:16 */
    unsigned  UNUSED4 : 2; /* 19:18 */
    unsigned  PHY_NUM_SEL : 3; /* 22:20 */
    unsigned  UNUSED5 : 1; /* 23:23 */
    unsigned  PHY_TYPE_SEL : 1; /* 24:24 */
    unsigned  UNUSED6 : 7; /* 31:25 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CFG0;

typedef struct{
    unsigned  PACKET_ECC_CORRECTION_EN : 1; /* 0:0 */
    unsigned  DE_SCRAMBLE_EN : 1; /* 1:1 */
    unsigned  VC_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  COMPLETE_STREAM_EN : 1; /* 4:4 */
    unsigned  COMPLETE_STREAM_FRAME_TIMING : 1; /* 5:5 */
    unsigned  MISR_EN : 1; /* 6:6 */
    unsigned  CGC_MODE : 1; /* 7:7 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CFG1;

typedef struct{
    unsigned  LONG_PKT_CAPTURE_EN : 1; /* 0:0 */
    unsigned  SHORT_PKT_CAPTURE_EN : 1; /* 1:1 */
    unsigned  CPHY_PKT_CAPTURE_EN : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  LONG_PKT_CAPTURE_VC_DT : 11; /* 14:4 */
    unsigned  SHORT_PKT_CAPTURE_VC : 5; /* 19:15 */
    unsigned  CPHY_PKT_CAPTURE_VC_DT : 11; /* 30:20 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_capture_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_capture_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURE_CTRL;

typedef struct{
    unsigned  RST_STROBES : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_rst_strobes;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_rst_strobes bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_RST_STROBES;

typedef struct{
    unsigned  WC : 16; /* 15:0 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  UNUSED0 : 5; /* 31:27 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_captured_unmapped_long_pkt_hdr_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_captured_unmapped_long_pkt_hdr_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0;

typedef struct{
    unsigned  ECC : 6; /* 5:0 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_captured_unmapped_long_pkt_hdr_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_captured_unmapped_long_pkt_hdr_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_1;

typedef struct{
    unsigned  FRAME_LINE_COUNT : 16; /* 15:0 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  UNUSED0 : 5; /* 31:27 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_captured_short_pkt_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_captured_short_pkt_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0;

typedef struct{
    unsigned  ECC : 6; /* 5:0 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_captured_short_pkt_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_captured_short_pkt_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_1;

typedef struct{
    unsigned  WC : 16; /* 15:0 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  UNUSED0 : 5; /* 31:27 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_captured_long_pkt_hdr_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_captured_long_pkt_hdr_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0;

typedef struct{
    unsigned  ECC : 6; /* 5:0 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_captured_long_pkt_hdr_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_captured_long_pkt_hdr_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_1;

typedef struct{
    unsigned  EXPECTED_CRC : 16; /* 15:0 */
    unsigned  CALCULATED_CRC : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_captured_long_pkt_ftr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_captured_long_pkt_ftr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_FTR;

typedef struct{
    unsigned  WC : 16; /* 15:0 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  UNUSED0 : 5; /* 31:27 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_captured_cphy_pkt_hdr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_captured_cphy_pkt_hdr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR;

typedef struct{
    unsigned  MISR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_lane0_misr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_lane0_misr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_LANE0_MISR;

typedef struct{
    unsigned  MISR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_lane1_misr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_lane1_misr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_LANE1_MISR;

typedef struct{
    unsigned  MISR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_lane2_misr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_lane2_misr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_LANE2_MISR;

typedef struct{
    unsigned  MISR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_lane3_misr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_lane3_misr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_LANE3_MISR;

typedef struct{
    unsigned  TOTAL_PKTS_RCVD : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_total_pkts_rcvd;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_total_pkts_rcvd bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_TOTAL_PKTS_RCVD;

typedef struct{
    unsigned  TOTAL_RECOVERED_PKTS : 16; /* 15:0 */
    unsigned  TOTAL_UNRECOVERABLE_PKTS : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_stats_ecc;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_stats_ecc bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_STATS_ECC;

typedef struct{
    unsigned  TOTAL_CRC_ERRORS : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_total_crc_errors;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_total_crc_errors bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_TOTAL_CRC_ERRORS;

typedef struct{
    unsigned  LANE1_SEED : 16; /* 15:0 */
    unsigned  LANE0_SEED : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_de_scramble_type3_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_de_scramble_type3_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG0;

typedef struct{
    unsigned  LANE3_SEED : 16; /* 15:0 */
    unsigned  LANE2_SEED : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_de_scramble_type3_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_de_scramble_type3_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG1;

typedef struct{
    unsigned  LANE1_SEED : 16; /* 15:0 */
    unsigned  LANE0_SEED : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_de_scramble_type2_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_de_scramble_type2_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG0;

typedef struct{
    unsigned  LANE3_SEED : 16; /* 15:0 */
    unsigned  LANE2_SEED : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_de_scramble_type2_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_de_scramble_type2_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG1;

typedef struct{
    unsigned  LANE1_SEED : 16; /* 15:0 */
    unsigned  LANE0_SEED : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_de_scramble_type1_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_de_scramble_type1_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG0;

typedef struct{
    unsigned  LANE3_SEED : 16; /* 15:0 */
    unsigned  LANE2_SEED : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_de_scramble_type1_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_de_scramble_type1_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG1;

typedef struct{
    unsigned  LANE1_SEED : 16; /* 15:0 */
    unsigned  LANE0_SEED : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_de_scramble_type0_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_de_scramble_type0_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG0;

typedef struct{
    unsigned  LANE3_SEED : 16; /* 15:0 */
    unsigned  LANE2_SEED : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_de_scramble_type0_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_csi2_rx_de_scramble_type0_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG1;

typedef struct{
    unsigned  BYTE_CNTR_EN : 1; /* 0:0 */
    unsigned  FORMAT_MEASURE_EN : 1; /* 1:1 */
    unsigned  TIMESTAMP_EN : 1; /* 2:2 */
    unsigned  DROP_H_EN : 1; /* 3:3 */
    unsigned  DROP_V_EN : 1; /* 4:4 */
    unsigned  CROP_H_EN : 1; /* 5:5 */
    unsigned  CROP_V_EN : 1; /* 6:6 */
    unsigned  MISR_EN : 1; /* 7:7 */
    unsigned  CGC_MODE : 1; /* 8:8 */
    unsigned  PLAIN_ALIGNMENT : 1; /* 9:9 */
    unsigned  PLAIN_FORMAT : 2; /* 11:10 */
    unsigned  DECODE_FORMAT : 4; /* 15:12 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  DT_ID : 2; /* 28:27 */
    unsigned  EARLY_EOF_EN : 1; /* 29:29 */
    unsigned  PACKING_FORMAT : 1; /* 30:30 */
    unsigned  EN : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0;

typedef struct{
    unsigned  TIMESTAMP_STB_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG1;

typedef struct{
    unsigned  HALT_CMD : 2; /* 1:0 */
    unsigned  HALT_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CTRL;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_frame_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_frame_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_FRAME_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_frame_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_frame_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_FRAME_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_irq_subsample_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_irq_subsample_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_irq_subsample_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_irq_subsample_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PERIOD;

typedef struct{
    unsigned  START_PIXEL : 16; /* 15:0 */
    unsigned  END_PIXEL : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_rpp_hcrop;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_rpp_hcrop bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_RPP_HCROP;

typedef struct{
    unsigned  START_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  END_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_rpp_vcrop;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_rpp_vcrop bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_RPP_VCROP;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_rpp_pix_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_rpp_pix_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_RPP_PIX_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_rpp_pix_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_rpp_pix_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_RPP_PIX_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_rpp_line_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_rpp_line_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_RPP_LINE_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_rpp_line_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_rpp_line_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_RPP_LINE_DROP_PERIOD;

typedef struct{
    unsigned  CSID_CLK_RST_STB : 1; /* 0:0 */
    unsigned  IFE_CLK_RST_STB : 1; /* 1:1 */
    unsigned  MISR_RST_STB : 1; /* 2:2 */
    unsigned  FORMAT_MEASURE_RST_STB : 1; /* 3:3 */
    unsigned  TIMESTAMP_RST_STB : 1; /* 4:4 */
    unsigned  FRAMEDROP_RST_STB : 1; /* 5:5 */
    unsigned  IRQ_SUBSAMPLE_RST_STB : 1; /* 6:6 */
    unsigned  BYTE_CNTR_RST_STB : 1; /* 7:7 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_rst_strobes;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_rst_strobes bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_RST_STROBES;

typedef struct{
    unsigned  HALT : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_STATUS;

typedef struct{
    unsigned  MISR_VAL_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_misr_val0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_misr_val0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_MISR_VAL0;

typedef struct{
    unsigned  MISR_VAL_63_32 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_misr_val1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_misr_val1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_MISR_VAL1;

typedef struct{
    unsigned  MISR_VAL_95_64 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_misr_val2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_misr_val2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_MISR_VAL2;

typedef struct{
    unsigned  MISR_VAL_127_96 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_misr_val3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_misr_val3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_MISR_VAL3;

typedef struct{
    unsigned  COUNTER_ENABLES : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_format_measure_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_format_measure_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_FORMAT_MEASURE_CFG0;

typedef struct{
    unsigned  NUM_PIX : 16; /* 15:0 */
    unsigned  NUM_LINES : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_format_measure_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_format_measure_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_FORMAT_MEASURE_CFG1;

typedef struct{
    unsigned  PIX_COUNT : 16; /* 15:0 */
    unsigned  LINE_COUNT : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_format_measure0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_format_measure0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_FORMAT_MEASURE0;

typedef struct{
    unsigned  HBLANKING_MIN : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  HBLANKING_MAX : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_format_measure1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_format_measure1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_FORMAT_MEASURE1;

typedef struct{
    unsigned  VBLANKING_COUNT : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_format_measure2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_format_measure2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_FORMAT_MEASURE2;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_timestamp_curr0_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_timestamp_curr0_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_TIMESTAMP_CURR0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_timestamp_curr1_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_timestamp_curr1_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_TIMESTAMP_CURR1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_timestamp_prev0_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_timestamp_prev0_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_TIMESTAMP_PREV0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_timestamp_prev1_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_timestamp_prev1_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_TIMESTAMP_PREV1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_timestamp_curr0_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_timestamp_curr0_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_TIMESTAMP_CURR0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_timestamp_curr1_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_timestamp_curr1_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_TIMESTAMP_CURR1_EOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_timestamp_prev0_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_timestamp_prev0_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_TIMESTAMP_PREV0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_timestamp_prev1_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_timestamp_prev1_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_TIMESTAMP_PREV1_EOF;

typedef struct{
    unsigned  OVERFLOW_CTRL_EN : 1; /* 0:0 */
    unsigned  FORCE_OVERFLOW : 1; /* 1:1 */
    unsigned  OVERFLOW_CTRL_MODE : 2; /* 3:2 */
    unsigned  PADDING_ALL_ONE : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_error_recovery_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_error_recovery_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0;

typedef struct{
    unsigned  NUM_PADDING_PIXELS : 16; /* 15:0 */
    unsigned  NUM_PADDING_ROWS : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_error_recovery_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_error_recovery_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_ERROR_RECOVERY_CFG1;

typedef struct{
    unsigned  NUM_HBI_CYCLES : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  NUM_VBI_LINES : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_error_recovery_cfg2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_error_recovery_cfg2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_ERROR_RECOVERY_CFG2;

typedef struct{
    unsigned  MULTI_VCDT_EN : 2; /* 1:0 */
    unsigned  VC1 : 5; /* 6:2 */
    unsigned  DT1 : 6; /* 12:7 */
    unsigned  TS_COMB_VCDT_EN : 1; /* 13:13 */
    unsigned  VCDT_INFO_DIS : 2; /* 15:14 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_multi_vcdt_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_multi_vcdt_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_MULTI_VCDT_CFG0;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_byte_cntr_ping;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_byte_cntr_ping bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_BYTE_CNTR_PING;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_byte_cntr_pong;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi0_byte_cntr_pong bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_BYTE_CNTR_PONG;

typedef struct{
    unsigned  BYTE_CNTR_EN : 1; /* 0:0 */
    unsigned  FORMAT_MEASURE_EN : 1; /* 1:1 */
    unsigned  TIMESTAMP_EN : 1; /* 2:2 */
    unsigned  DROP_H_EN : 1; /* 3:3 */
    unsigned  DROP_V_EN : 1; /* 4:4 */
    unsigned  CROP_H_EN : 1; /* 5:5 */
    unsigned  CROP_V_EN : 1; /* 6:6 */
    unsigned  MISR_EN : 1; /* 7:7 */
    unsigned  CGC_MODE : 1; /* 8:8 */
    unsigned  PLAIN_ALIGNMENT : 1; /* 9:9 */
    unsigned  PLAIN_FORMAT : 2; /* 11:10 */
    unsigned  DECODE_FORMAT : 4; /* 15:12 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  DT_ID : 2; /* 28:27 */
    unsigned  EARLY_EOF_EN : 1; /* 29:29 */
    unsigned  PACKING_FORMAT : 1; /* 30:30 */
    unsigned  EN : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0;

typedef struct{
    unsigned  TIMESTAMP_STB_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG1;

typedef struct{
    unsigned  HALT_CMD : 2; /* 1:0 */
    unsigned  HALT_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CTRL;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_frame_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_frame_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_FRAME_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_frame_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_frame_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_FRAME_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_irq_subsample_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_irq_subsample_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_irq_subsample_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_irq_subsample_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PERIOD;

typedef struct{
    unsigned  START_PIXEL : 16; /* 15:0 */
    unsigned  END_PIXEL : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_rpp_hcrop;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_rpp_hcrop bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_RPP_HCROP;

typedef struct{
    unsigned  START_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  END_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_rpp_vcrop;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_rpp_vcrop bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_RPP_VCROP;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_rpp_pix_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_rpp_pix_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_RPP_PIX_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_rpp_pix_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_rpp_pix_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_RPP_PIX_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_rpp_line_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_rpp_line_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_RPP_LINE_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_rpp_line_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_rpp_line_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_RPP_LINE_DROP_PERIOD;

typedef struct{
    unsigned  CSID_CLK_RST_STB : 1; /* 0:0 */
    unsigned  IFE_CLK_RST_STB : 1; /* 1:1 */
    unsigned  MISR_RST_STB : 1; /* 2:2 */
    unsigned  FORMAT_MEASURE_RST_STB : 1; /* 3:3 */
    unsigned  TIMESTAMP_RST_STB : 1; /* 4:4 */
    unsigned  FRAMEDROP_RST_STB : 1; /* 5:5 */
    unsigned  IRQ_SUBSAMPLE_RST_STB : 1; /* 6:6 */
    unsigned  BYTE_CNTR_RST_STB : 1; /* 7:7 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_rst_strobes;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_rst_strobes bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_RST_STROBES;

typedef struct{
    unsigned  HALT : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_STATUS;

typedef struct{
    unsigned  MISR_VAL_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_misr_val0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_misr_val0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_MISR_VAL0;

typedef struct{
    unsigned  MISR_VAL_63_32 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_misr_val1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_misr_val1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_MISR_VAL1;

typedef struct{
    unsigned  MISR_VAL_95_64 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_misr_val2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_misr_val2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_MISR_VAL2;

typedef struct{
    unsigned  MISR_VAL_127_96 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_misr_val3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_misr_val3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_MISR_VAL3;

typedef struct{
    unsigned  COUNTER_ENABLES : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_format_measure_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_format_measure_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_FORMAT_MEASURE_CFG0;

typedef struct{
    unsigned  NUM_PIX : 16; /* 15:0 */
    unsigned  NUM_LINES : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_format_measure_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_format_measure_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_FORMAT_MEASURE_CFG1;

typedef struct{
    unsigned  PIX_COUNT : 16; /* 15:0 */
    unsigned  LINE_COUNT : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_format_measure0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_format_measure0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_FORMAT_MEASURE0;

typedef struct{
    unsigned  HBLANKING_MIN : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  HBLANKING_MAX : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_format_measure1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_format_measure1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_FORMAT_MEASURE1;

typedef struct{
    unsigned  VBLANKING_COUNT : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_format_measure2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_format_measure2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_FORMAT_MEASURE2;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_timestamp_curr0_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_timestamp_curr0_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_TIMESTAMP_CURR0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_timestamp_curr1_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_timestamp_curr1_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_TIMESTAMP_CURR1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_timestamp_prev0_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_timestamp_prev0_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_TIMESTAMP_PREV0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_timestamp_prev1_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_timestamp_prev1_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_TIMESTAMP_PREV1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_timestamp_curr0_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_timestamp_curr0_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_TIMESTAMP_CURR0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_timestamp_curr1_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_timestamp_curr1_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_TIMESTAMP_CURR1_EOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_timestamp_prev0_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_timestamp_prev0_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_TIMESTAMP_PREV0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_timestamp_prev1_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_timestamp_prev1_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_TIMESTAMP_PREV1_EOF;

typedef struct{
    unsigned  OVERFLOW_CTRL_EN : 1; /* 0:0 */
    unsigned  FORCE_OVERFLOW : 1; /* 1:1 */
    unsigned  OVERFLOW_CTRL_MODE : 2; /* 3:2 */
    unsigned  PADDING_ALL_ONE : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_error_recovery_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_error_recovery_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0;

typedef struct{
    unsigned  NUM_PADDING_PIXELS : 16; /* 15:0 */
    unsigned  NUM_PADDING_ROWS : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_error_recovery_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_error_recovery_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_ERROR_RECOVERY_CFG1;

typedef struct{
    unsigned  NUM_HBI_CYCLES : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  NUM_VBI_LINES : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_error_recovery_cfg2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_error_recovery_cfg2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_ERROR_RECOVERY_CFG2;

typedef struct{
    unsigned  MULTI_VCDT_EN : 2; /* 1:0 */
    unsigned  VC1 : 5; /* 6:2 */
    unsigned  DT1 : 6; /* 12:7 */
    unsigned  TS_COMB_VCDT_EN : 1; /* 13:13 */
    unsigned  VCDT_INFO_DIS : 2; /* 15:14 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_multi_vcdt_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_multi_vcdt_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_MULTI_VCDT_CFG0;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_byte_cntr_ping;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_byte_cntr_ping bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_BYTE_CNTR_PING;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_byte_cntr_pong;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi1_byte_cntr_pong bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_BYTE_CNTR_PONG;

typedef struct{
    unsigned  BYTE_CNTR_EN : 1; /* 0:0 */
    unsigned  FORMAT_MEASURE_EN : 1; /* 1:1 */
    unsigned  TIMESTAMP_EN : 1; /* 2:2 */
    unsigned  DROP_H_EN : 1; /* 3:3 */
    unsigned  DROP_V_EN : 1; /* 4:4 */
    unsigned  CROP_H_EN : 1; /* 5:5 */
    unsigned  CROP_V_EN : 1; /* 6:6 */
    unsigned  MISR_EN : 1; /* 7:7 */
    unsigned  CGC_MODE : 1; /* 8:8 */
    unsigned  PLAIN_ALIGNMENT : 1; /* 9:9 */
    unsigned  PLAIN_FORMAT : 2; /* 11:10 */
    unsigned  DECODE_FORMAT : 4; /* 15:12 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  DT_ID : 2; /* 28:27 */
    unsigned  EARLY_EOF_EN : 1; /* 29:29 */
    unsigned  PACKING_FORMAT : 1; /* 30:30 */
    unsigned  EN : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0;

typedef struct{
    unsigned  TIMESTAMP_STB_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG1;

typedef struct{
    unsigned  HALT_CMD : 2; /* 1:0 */
    unsigned  HALT_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CTRL;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_frame_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_frame_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_FRAME_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_frame_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_frame_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_FRAME_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_irq_subsample_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_irq_subsample_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_irq_subsample_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_irq_subsample_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PERIOD;

typedef struct{
    unsigned  START_PIXEL : 16; /* 15:0 */
    unsigned  END_PIXEL : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_rpp_hcrop;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_rpp_hcrop bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_RPP_HCROP;

typedef struct{
    unsigned  START_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  END_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_rpp_vcrop;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_rpp_vcrop bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_RPP_VCROP;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_rpp_pix_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_rpp_pix_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_RPP_PIX_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_rpp_pix_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_rpp_pix_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_RPP_PIX_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_rpp_line_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_rpp_line_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_RPP_LINE_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_rpp_line_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_rpp_line_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_RPP_LINE_DROP_PERIOD;

typedef struct{
    unsigned  CSID_CLK_RST_STB : 1; /* 0:0 */
    unsigned  IFE_CLK_RST_STB : 1; /* 1:1 */
    unsigned  MISR_RST_STB : 1; /* 2:2 */
    unsigned  FORMAT_MEASURE_RST_STB : 1; /* 3:3 */
    unsigned  TIMESTAMP_RST_STB : 1; /* 4:4 */
    unsigned  FRAMEDROP_RST_STB : 1; /* 5:5 */
    unsigned  IRQ_SUBSAMPLE_RST_STB : 1; /* 6:6 */
    unsigned  BYTE_CNTR_RST_STB : 1; /* 7:7 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_rst_strobes;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_rst_strobes bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_RST_STROBES;

typedef struct{
    unsigned  HALT : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_STATUS;

typedef struct{
    unsigned  MISR_VAL_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_misr_val0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_misr_val0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_MISR_VAL0;

typedef struct{
    unsigned  MISR_VAL_63_32 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_misr_val1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_misr_val1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_MISR_VAL1;

typedef struct{
    unsigned  MISR_VAL_95_64 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_misr_val2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_misr_val2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_MISR_VAL2;

typedef struct{
    unsigned  MISR_VAL_127_96 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_misr_val3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_misr_val3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_MISR_VAL3;

typedef struct{
    unsigned  COUNTER_ENABLES : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_format_measure_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_format_measure_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_FORMAT_MEASURE_CFG0;

typedef struct{
    unsigned  NUM_PIX : 16; /* 15:0 */
    unsigned  NUM_LINES : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_format_measure_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_format_measure_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_FORMAT_MEASURE_CFG1;

typedef struct{
    unsigned  PIX_COUNT : 16; /* 15:0 */
    unsigned  LINE_COUNT : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_format_measure0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_format_measure0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_FORMAT_MEASURE0;

typedef struct{
    unsigned  HBLANKING_MIN : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  HBLANKING_MAX : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_format_measure1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_format_measure1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_FORMAT_MEASURE1;

typedef struct{
    unsigned  VBLANKING_COUNT : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_format_measure2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_format_measure2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_FORMAT_MEASURE2;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_timestamp_curr0_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_timestamp_curr0_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_TIMESTAMP_CURR0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_timestamp_curr1_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_timestamp_curr1_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_TIMESTAMP_CURR1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_timestamp_prev0_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_timestamp_prev0_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_TIMESTAMP_PREV0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_timestamp_prev1_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_timestamp_prev1_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_TIMESTAMP_PREV1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_timestamp_curr0_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_timestamp_curr0_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_TIMESTAMP_CURR0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_timestamp_curr1_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_timestamp_curr1_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_TIMESTAMP_CURR1_EOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_timestamp_prev0_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_timestamp_prev0_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_TIMESTAMP_PREV0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_timestamp_prev1_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_timestamp_prev1_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_TIMESTAMP_PREV1_EOF;

typedef struct{
    unsigned  OVERFLOW_CTRL_EN : 1; /* 0:0 */
    unsigned  FORCE_OVERFLOW : 1; /* 1:1 */
    unsigned  OVERFLOW_CTRL_MODE : 2; /* 3:2 */
    unsigned  PADDING_ALL_ONE : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_error_recovery_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_error_recovery_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0;

typedef struct{
    unsigned  NUM_PADDING_PIXELS : 16; /* 15:0 */
    unsigned  NUM_PADDING_ROWS : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_error_recovery_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_error_recovery_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_ERROR_RECOVERY_CFG1;

typedef struct{
    unsigned  NUM_HBI_CYCLES : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  NUM_VBI_LINES : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_error_recovery_cfg2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_error_recovery_cfg2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_ERROR_RECOVERY_CFG2;

typedef struct{
    unsigned  MULTI_VCDT_EN : 2; /* 1:0 */
    unsigned  VC1 : 5; /* 6:2 */
    unsigned  DT1 : 6; /* 12:7 */
    unsigned  TS_COMB_VCDT_EN : 1; /* 13:13 */
    unsigned  VCDT_INFO_DIS : 2; /* 15:14 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_multi_vcdt_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_multi_vcdt_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_MULTI_VCDT_CFG0;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_byte_cntr_ping;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_byte_cntr_ping bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_BYTE_CNTR_PING;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_byte_cntr_pong;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi2_byte_cntr_pong bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_BYTE_CNTR_PONG;

typedef struct{
    unsigned  BYTE_CNTR_EN : 1; /* 0:0 */
    unsigned  FORMAT_MEASURE_EN : 1; /* 1:1 */
    unsigned  TIMESTAMP_EN : 1; /* 2:2 */
    unsigned  DROP_H_EN : 1; /* 3:3 */
    unsigned  DROP_V_EN : 1; /* 4:4 */
    unsigned  CROP_H_EN : 1; /* 5:5 */
    unsigned  CROP_V_EN : 1; /* 6:6 */
    unsigned  MISR_EN : 1; /* 7:7 */
    unsigned  CGC_MODE : 1; /* 8:8 */
    unsigned  PLAIN_ALIGNMENT : 1; /* 9:9 */
    unsigned  PLAIN_FORMAT : 2; /* 11:10 */
    unsigned  DECODE_FORMAT : 4; /* 15:12 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  DT_ID : 2; /* 28:27 */
    unsigned  EARLY_EOF_EN : 1; /* 29:29 */
    unsigned  PACKING_FORMAT : 1; /* 30:30 */
    unsigned  EN : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0;

typedef struct{
    unsigned  TIMESTAMP_STB_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG1;

typedef struct{
    unsigned  HALT_CMD : 2; /* 1:0 */
    unsigned  HALT_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CTRL;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_frame_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_frame_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_FRAME_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_frame_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_frame_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_FRAME_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_irq_subsample_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_irq_subsample_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_IRQ_SUBSAMPLE_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_irq_subsample_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_irq_subsample_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_IRQ_SUBSAMPLE_PERIOD;

typedef struct{
    unsigned  START_PIXEL : 16; /* 15:0 */
    unsigned  END_PIXEL : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_rpp_hcrop;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_rpp_hcrop bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_RPP_HCROP;

typedef struct{
    unsigned  START_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  END_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_rpp_vcrop;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_rpp_vcrop bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_RPP_VCROP;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_rpp_pix_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_rpp_pix_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_RPP_PIX_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_rpp_pix_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_rpp_pix_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_RPP_PIX_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_rpp_line_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_rpp_line_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_RPP_LINE_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_rpp_line_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_rpp_line_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_RPP_LINE_DROP_PERIOD;

typedef struct{
    unsigned  COMPONENT_SWAP_EN : 1; /* 0:0 */
    unsigned  ROUNDING_MODE : 2; /* 2:1 */
    unsigned  EN : 1; /* 3:3 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_yuv_chroma_conversion;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_yuv_chroma_conversion bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_YUV_CHROMA_CONVERSION;

typedef struct{
    unsigned  CSID_CLK_RST_STB : 1; /* 0:0 */
    unsigned  IFE_CLK_RST_STB : 1; /* 1:1 */
    unsigned  MISR_RST_STB : 1; /* 2:2 */
    unsigned  FORMAT_MEASURE_RST_STB : 1; /* 3:3 */
    unsigned  TIMESTAMP_RST_STB : 1; /* 4:4 */
    unsigned  FRAMEDROP_RST_STB : 1; /* 5:5 */
    unsigned  IRQ_SUBSAMPLE_RST_STB : 1; /* 6:6 */
    unsigned  BYTE_CNTR_RST_STB : 1; /* 7:7 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_rst_strobes;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_rst_strobes bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_RST_STROBES;

typedef struct{
    unsigned  HALT : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_STATUS;

typedef struct{
    unsigned  MISR_VAL_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_misr_val0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_misr_val0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_MISR_VAL0;

typedef struct{
    unsigned  MISR_VAL_63_32 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_misr_val1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_misr_val1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_MISR_VAL1;

typedef struct{
    unsigned  MISR_VAL_95_64 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_misr_val2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_misr_val2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_MISR_VAL2;

typedef struct{
    unsigned  MISR_VAL_127_96 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_misr_val3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_misr_val3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_MISR_VAL3;

typedef struct{
    unsigned  COUNTER_ENABLES : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_format_measure_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_format_measure_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_FORMAT_MEASURE_CFG0;

typedef struct{
    unsigned  NUM_PIX : 16; /* 15:0 */
    unsigned  NUM_LINES : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_format_measure_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_format_measure_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_FORMAT_MEASURE_CFG1;

typedef struct{
    unsigned  PIX_COUNT : 16; /* 15:0 */
    unsigned  LINE_COUNT : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_format_measure0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_format_measure0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_FORMAT_MEASURE0;

typedef struct{
    unsigned  HBLANKING_MIN : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  HBLANKING_MAX : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_format_measure1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_format_measure1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_FORMAT_MEASURE1;

typedef struct{
    unsigned  VBLANKING_COUNT : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_format_measure2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_format_measure2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_FORMAT_MEASURE2;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_timestamp_curr0_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_timestamp_curr0_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_TIMESTAMP_CURR0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_timestamp_curr1_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_timestamp_curr1_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_TIMESTAMP_CURR1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_timestamp_prev0_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_timestamp_prev0_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_TIMESTAMP_PREV0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_timestamp_prev1_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_timestamp_prev1_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_TIMESTAMP_PREV1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_timestamp_curr0_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_timestamp_curr0_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_TIMESTAMP_CURR0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_timestamp_curr1_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_timestamp_curr1_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_TIMESTAMP_CURR1_EOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_timestamp_prev0_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_timestamp_prev0_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_TIMESTAMP_PREV0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_timestamp_prev1_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_timestamp_prev1_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_TIMESTAMP_PREV1_EOF;

typedef struct{
    unsigned  OVERFLOW_CTRL_EN : 1; /* 0:0 */
    unsigned  FORCE_OVERFLOW : 1; /* 1:1 */
    unsigned  OVERFLOW_CTRL_MODE : 2; /* 3:2 */
    unsigned  PADDING_ALL_ONE : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_error_recovery_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_error_recovery_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0;

typedef struct{
    unsigned  NUM_PADDING_PIXELS : 16; /* 15:0 */
    unsigned  NUM_PADDING_ROWS : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_error_recovery_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_error_recovery_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_ERROR_RECOVERY_CFG1;

typedef struct{
    unsigned  NUM_HBI_CYCLES : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  NUM_VBI_LINES : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_error_recovery_cfg2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_error_recovery_cfg2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_ERROR_RECOVERY_CFG2;

typedef struct{
    unsigned  MULTI_VCDT_EN : 2; /* 1:0 */
    unsigned  VC1 : 5; /* 6:2 */
    unsigned  DT1 : 6; /* 12:7 */
    unsigned  TS_COMB_VCDT_EN : 1; /* 13:13 */
    unsigned  VCDT_INFO_DIS : 2; /* 15:14 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_multi_vcdt_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_multi_vcdt_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_MULTI_VCDT_CFG0;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_byte_cntr_ping;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_byte_cntr_ping bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_BYTE_CNTR_PING;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_byte_cntr_pong;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_rdi3_byte_cntr_pong bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_BYTE_CNTR_PONG;

typedef struct{
    unsigned  TEST_EN : 1; /* 0:0 */
    unsigned  FS_PKT_EN : 1; /* 1:1 */
    unsigned  FE_PKT_EN : 1; /* 2:2 */
    unsigned  PHY_SEL : 1; /* 3:3 */
    unsigned  NUM_ACTIVE_LANES : 2; /* 5:4 */
    unsigned  UNUSED0 : 2; /* 7:6 */
    unsigned  CYCLES_BETWEEN_PKTS : 10; /* 17:8 */
    unsigned  UNUSED1 : 2; /* 19:18 */
    unsigned  NUM_TRAIL_BYTES : 10; /* 29:20 */
    unsigned  UNUSED2 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CTRL;

typedef struct{
    unsigned  VC_NUM : 4; /* 3:0 */
    unsigned  UNUSED0 : 4; /* 7:4 */
    unsigned  NUM_ACTIVE_DTS : 2; /* 9:8 */
    unsigned  LINE_INTERLEAVING_MODE : 2; /* 11:10 */
    unsigned  UNUSED1 : 4; /* 15:12 */
    unsigned  NUM_FRAMES : 8; /* 23:16 */
    unsigned  UNUSED2 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_vc_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_vc_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_VC_CFG0;

typedef struct{
    unsigned  H_BLANKING_COUNT : 11; /* 10:0 */
    unsigned  UNUSED0 : 1; /* 11:11 */
    unsigned  V_BLANKING_COUNT : 10; /* 21:12 */
    unsigned  UNUSED1 : 2; /* 23:22 */
    unsigned  V_BLANK_FRAME_WIDTH_SEL : 2; /* 25:24 */
    unsigned  UNUSED2 : 6; /* 31:26 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_vc_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_vc_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_VC_CFG1;

typedef struct{
    unsigned  SEED : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_lfsr_seed;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_lfsr_seed bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_LFSR_SEED;

typedef struct{
    unsigned  FRAME_HEIGHT : 15; /* 14:0 */
    unsigned  UNUSED0 : 1; /* 15:15 */
    unsigned  FRAME_WIDTH : 15; /* 30:16 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_dt_0_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_dt_0_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_0_CFG_0;

typedef struct{
    unsigned  DATA_TYPE : 6; /* 5:0 */
    unsigned  UNUSED0 : 2; /* 7:6 */
    unsigned  ECC_XOR_MASK : 6; /* 13:8 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  CRC_XOR_MASK : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_dt_0_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_dt_0_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_0_CFG_1;

typedef struct{
    unsigned  PAYLOAD_MODE : 4; /* 3:0 */
    unsigned  USER_SPECIFIED_PAYLOAD : 8; /* 11:4 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  ENCODE_FORMAT : 4; /* 19:16 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_dt_0_cfg_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_dt_0_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_0_CFG_2;

typedef struct{
    unsigned  FRAME_HEIGHT : 15; /* 14:0 */
    unsigned  UNUSED0 : 1; /* 15:15 */
    unsigned  FRAME_WIDTH : 15; /* 30:16 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_dt_1_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_dt_1_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_1_CFG_0;

typedef struct{
    unsigned  DATA_TYPE : 6; /* 5:0 */
    unsigned  UNUSED0 : 2; /* 7:6 */
    unsigned  ECC_XOR_MASK : 6; /* 13:8 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  CRC_XOR_MASK : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_dt_1_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_dt_1_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_1_CFG_1;

typedef struct{
    unsigned  PAYLOAD_MODE : 4; /* 3:0 */
    unsigned  USER_SPECIFIED_PAYLOAD : 8; /* 11:4 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  ENCODE_FORMAT : 4; /* 19:16 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_dt_1_cfg_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_dt_1_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_1_CFG_2;

typedef struct{
    unsigned  FRAME_HEIGHT : 15; /* 14:0 */
    unsigned  UNUSED0 : 1; /* 15:15 */
    unsigned  FRAME_WIDTH : 15; /* 30:16 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_dt_2_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_dt_2_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_2_CFG_0;

typedef struct{
    unsigned  DATA_TYPE : 6; /* 5:0 */
    unsigned  UNUSED0 : 2; /* 7:6 */
    unsigned  ECC_XOR_MASK : 6; /* 13:8 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  CRC_XOR_MASK : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_dt_2_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_dt_2_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_2_CFG_1;

typedef struct{
    unsigned  PAYLOAD_MODE : 4; /* 3:0 */
    unsigned  USER_SPECIFIED_PAYLOAD : 8; /* 11:4 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  ENCODE_FORMAT : 4; /* 19:16 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_dt_2_cfg_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_dt_2_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_2_CFG_2;

typedef struct{
    unsigned  FRAME_HEIGHT : 15; /* 14:0 */
    unsigned  UNUSED0 : 1; /* 15:15 */
    unsigned  FRAME_WIDTH : 15; /* 30:16 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_dt_3_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_dt_3_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_3_CFG_0;

typedef struct{
    unsigned  DATA_TYPE : 6; /* 5:0 */
    unsigned  UNUSED0 : 2; /* 7:6 */
    unsigned  ECC_XOR_MASK : 6; /* 13:8 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  CRC_XOR_MASK : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_dt_3_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_dt_3_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_3_CFG_1;

typedef struct{
    unsigned  PAYLOAD_MODE : 4; /* 3:0 */
    unsigned  USER_SPECIFIED_PAYLOAD : 8; /* 11:4 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  ENCODE_FORMAT : 4; /* 19:16 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_dt_3_cfg_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_dt_3_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_DT_3_CFG_2;

typedef struct{
    unsigned  UNICOLOR_BAR_SEL : 3; /* 2:0 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  UNICOLOR_BAR_EN : 1; /* 4:4 */
    unsigned  SPLIT_EN : 1; /* 5:5 */
    unsigned  UNUSED1 : 2; /* 7:6 */
    unsigned  ROTATE_PERIOD : 6; /* 13:8 */
    unsigned  UNUSED2 : 18; /* 31:14 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_color_bars_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_color_bars_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_COLOR_BARS_CFG;

typedef struct{
    unsigned  MODE : 2; /* 1:0 */
    unsigned  PATTERN_SEL : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_color_box_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_color_box_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_COLOR_BOX_CFG;

typedef struct{
    unsigned  PIX_PATTERN : 3; /* 2:0 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  GAIN : 4; /* 7:4 */
    unsigned  NUM_NOISE_BITS : 4; /* 11:8 */
    unsigned  NOISE_EN : 1; /* 12:12 */
    unsigned  UNUSED1 : 19; /* 31:13 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_common_gen_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_common_gen_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_COMMON_GEN_CFG;

typedef struct{
    unsigned  MODE : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_cgen0_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_cgen0_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN0_CFG;

typedef struct{
    unsigned  X0 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_cgen0_x0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_cgen0_x0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN0_X0;

typedef struct{
    unsigned  X1 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_cgen0_x1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_cgen0_x1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN0_X1;

typedef struct{
    unsigned  X2 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_cgen0_x2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_cgen0_x2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN0_X2;

typedef struct{
    unsigned  XY : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_cgen0_xy;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_cgen0_xy bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN0_XY;

typedef struct{
    unsigned  Y1 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_cgen0_y1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_cgen0_y1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN0_Y1;

typedef struct{
    unsigned  Y2 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_cgen0_y2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_cgen0_y2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN0_Y2;

typedef struct{
    unsigned  MODE : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_cgen1_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_cgen1_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN1_CFG;

typedef struct{
    unsigned  X0 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_cgen1_x0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_cgen1_x0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN1_X0;

typedef struct{
    unsigned  X1 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_cgen1_x1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_cgen1_x1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN1_X1;

typedef struct{
    unsigned  X2 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_cgen1_x2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_cgen1_x2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN1_X2;

typedef struct{
    unsigned  XY : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_cgen1_xy;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_cgen1_xy bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN1_XY;

typedef struct{
    unsigned  Y1 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_cgen1_y1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_cgen1_y1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN1_Y1;

typedef struct{
    unsigned  Y2 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_cgen1_y2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_cgen1_y2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN1_Y2;

typedef struct{
    unsigned  MODE : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_cgen2_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_cgen2_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN2_CFG;

typedef struct{
    unsigned  X0 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_cgen2_x0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_cgen2_x0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN2_X0;

typedef struct{
    unsigned  X1 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_cgen2_x1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_cgen2_x1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN2_X1;

typedef struct{
    unsigned  X2 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_cgen2_x2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_cgen2_x2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN2_X2;

typedef struct{
    unsigned  XY : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_cgen2_xy;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_cgen2_xy bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN2_XY;

typedef struct{
    unsigned  Y1 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_cgen2_y1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_cgen2_y1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN2_Y1;

typedef struct{
    unsigned  Y2 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_cgen2_y2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_csid_tpg_cgen2_y2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CGEN2_Y2;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif0_hw_version;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif0_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif0_hw_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif0_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 19; /* 19:1 */
    unsigned  STRIPE_LOC : 2; /* 21:20 */
    unsigned  UNUSED1 : 2; /* 23:22 */
    unsigned  PIXEL_PATTERN : 3; /* 26:24 */
    unsigned  UNUSED2 : 5; /* 31:27 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif0_module_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif0_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_MODULE_CFG;

typedef struct{
    unsigned  IRQ_SUBSAMPLE_PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif0_period_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif0_period_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_PERIOD_CFG;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif0_irq_subsample_pattern_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif0_irq_subsample_pattern_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_IRQ_SUBSAMPLE_PATTERN_CFG;

typedef struct{
    unsigned  EPOCH0_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  EPOCH1_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif0_epoch_irq_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif0_epoch_irq_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_EPOCH_IRQ_CFG;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif0_debug_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif0_debug_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_DEBUG_1;

typedef struct{
    unsigned  FRAME_WIDTH : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FRAME_HEIGHT : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif0_debug_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif0_debug_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_DEBUG_0;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif0_test_bus_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif0_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif0_spare;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif0_spare bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif1_hw_version;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif1_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif1_hw_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif1_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 19; /* 19:1 */
    unsigned  STRIPE_LOC : 2; /* 21:20 */
    unsigned  UNUSED1 : 2; /* 23:22 */
    unsigned  PIXEL_PATTERN : 3; /* 26:24 */
    unsigned  UNUSED2 : 5; /* 31:27 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif1_module_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif1_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_MODULE_CFG;

typedef struct{
    unsigned  IRQ_SUBSAMPLE_PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif1_period_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif1_period_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_PERIOD_CFG;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif1_irq_subsample_pattern_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif1_irq_subsample_pattern_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_IRQ_SUBSAMPLE_PATTERN_CFG;

typedef struct{
    unsigned  EPOCH0_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  EPOCH1_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif1_epoch_irq_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif1_epoch_irq_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_EPOCH_IRQ_CFG;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif1_debug_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif1_debug_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_DEBUG_1;

typedef struct{
    unsigned  FRAME_WIDTH : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FRAME_HEIGHT : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif1_debug_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif1_debug_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_DEBUG_0;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif1_test_bus_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif1_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif1_spare;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif1_spare bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif2_hw_version;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif2_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif2_hw_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif2_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 19; /* 19:1 */
    unsigned  STRIPE_LOC : 2; /* 21:20 */
    unsigned  UNUSED1 : 2; /* 23:22 */
    unsigned  PIXEL_PATTERN : 3; /* 26:24 */
    unsigned  UNUSED2 : 5; /* 31:27 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif2_module_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif2_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_MODULE_CFG;

typedef struct{
    unsigned  IRQ_SUBSAMPLE_PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif2_period_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif2_period_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_PERIOD_CFG;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif2_irq_subsample_pattern_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif2_irq_subsample_pattern_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_IRQ_SUBSAMPLE_PATTERN_CFG;

typedef struct{
    unsigned  EPOCH0_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  EPOCH1_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif2_epoch_irq_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif2_epoch_irq_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_EPOCH_IRQ_CFG;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif2_debug_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif2_debug_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_DEBUG_1;

typedef struct{
    unsigned  FRAME_WIDTH : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FRAME_HEIGHT : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif2_debug_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif2_debug_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_DEBUG_0;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif2_test_bus_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif2_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif2_spare;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif2_spare bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif3_hw_version;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif3_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif3_hw_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif3_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 19; /* 19:1 */
    unsigned  STRIPE_LOC : 2; /* 21:20 */
    unsigned  UNUSED1 : 2; /* 23:22 */
    unsigned  PIXEL_PATTERN : 3; /* 26:24 */
    unsigned  UNUSED2 : 5; /* 31:27 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif3_module_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif3_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_MODULE_CFG;

typedef struct{
    unsigned  IRQ_SUBSAMPLE_PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif3_period_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif3_period_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_PERIOD_CFG;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif3_irq_subsample_pattern_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif3_irq_subsample_pattern_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_IRQ_SUBSAMPLE_PATTERN_CFG;

typedef struct{
    unsigned  EPOCH0_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  EPOCH1_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif3_epoch_irq_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif3_epoch_irq_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_EPOCH_IRQ_CFG;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif3_debug_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif3_debug_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_DEBUG_1;

typedef struct{
    unsigned  FRAME_WIDTH : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FRAME_HEIGHT : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif3_debug_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif3_debug_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_DEBUG_0;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif3_test_bus_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif3_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif3_spare;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_clc_camif3_spare bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_hw_version;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_HW_VERSION;

typedef struct{
    unsigned  CGC_OVERRIDE : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_input_if_cgc_override;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_input_if_cgc_override bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_CGC_OVERRIDE;

typedef struct{
    unsigned  COMP_REG_UPDATE_DONE : 4; /* 3:0 */
    unsigned  COMP_BUF_DONE : 4; /* 7:4 */
    unsigned  UNUSED0 : 22; /* 29:8 */
    unsigned  VIOLATION : 1; /* 30:30 */
    unsigned  IMAGE_SIZE_VIOLATION : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_input_if_irq_mask_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_input_if_irq_mask_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_MASK_0;

typedef struct{
    unsigned  WR_CLIENT_BUF_DONE : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_input_if_irq_mask_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_input_if_irq_mask_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_MASK_1;

typedef struct{
    unsigned  COMP_REG_UPDATE_DONE : 4; /* 3:0 */
    unsigned  COMP_BUF_DONE : 4; /* 7:4 */
    unsigned  UNUSED0 : 22; /* 29:8 */
    unsigned  VIOLATION : 1; /* 30:30 */
    unsigned  IMAGE_SIZE_VIOLATION : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_input_if_irq_clear_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_input_if_irq_clear_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_CLEAR_0;

typedef struct{
    unsigned  WR_CLIENT_BUF_DONE : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_input_if_irq_clear_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_input_if_irq_clear_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_CLEAR_1;

typedef struct{
    unsigned  COMP_REG_UPDATE_DONE : 4; /* 3:0 */
    unsigned  COMP_BUF_DONE : 4; /* 7:4 */
    unsigned  UNUSED0 : 22; /* 29:8 */
    unsigned  VIOLATION : 1; /* 30:30 */
    unsigned  IMAGE_SIZE_VIOLATION : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_input_if_irq_status_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_input_if_irq_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_STATUS_0;

typedef struct{
    unsigned  WR_CLIENT_BUF_DONE : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_input_if_irq_status_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_input_if_irq_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_STATUS_1;

typedef struct{
    unsigned  CLEAR : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  SET : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_input_if_irq_cmd;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_input_if_irq_cmd bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_CMD;

typedef struct{
    unsigned  CFG : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_input_if_frameheader_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_input_if_frameheader_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_0;

typedef struct{
    unsigned  CFG : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_input_if_frameheader_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_input_if_frameheader_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_1;

typedef struct{
    unsigned  CFG : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_input_if_frameheader_cfg_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_input_if_frameheader_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_2;

typedef struct{
    unsigned  CFG : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_input_if_frameheader_cfg_3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_input_if_frameheader_cfg_3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_3;

typedef struct{
    unsigned  COMP_REG_UPDATE_DONE : 4; /* 3:0 */
    unsigned  COMP_BUF_DONE : 4; /* 7:4 */
    unsigned  UNUSED0 : 22; /* 29:8 */
    unsigned  VIOLATION : 1; /* 30:30 */
    unsigned  IMAGE_SIZE_VIOLATION : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_input_if_irq_set_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_input_if_irq_set_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_SET_0;

typedef struct{
    unsigned  WR_CLIENT_BUF_DONE : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_input_if_irq_set_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_input_if_irq_set_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_INPUT_IF_IRQ_SET_1;

typedef struct{
    unsigned  PWR_ISO_ENABLE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_pwr_iso_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_pwr_iso_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PWR_ISO_CFG;

typedef struct{
    unsigned  OVERFLOW_CLEAR_CMD : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_status_clear;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_status_clear bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_STATUS_CLEAR;

typedef struct{
    unsigned  ERROR : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_violation_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_violation_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_VIOLATION_STATUS;

typedef struct{
    unsigned  ERROR : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_overflow_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_overflow_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_OVERFLOW_STATUS;

typedef struct{
    unsigned  ERROR : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_image_size_violation_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_image_size_violation_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_IMAGE_SIZE_VIOLATION_STATUS;

typedef struct{
    unsigned  CNTR_START_CMD : 1; /* 0:0 */
    unsigned  CNTR_STOP_CMD : 1; /* 1:1 */
    unsigned  CONTINUOUS_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  EVENT_SEL : 3; /* 6:4 */
    unsigned  UNUSED1 : 1; /* 7:7 */
    unsigned  CLIENT_SEL : 5; /* 12:8 */
    unsigned  UNUSED2 : 3; /* 15:13 */
    unsigned  WINDOW_START_SEL : 4; /* 19:16 */
    unsigned  WINDOW_END_SEL : 4; /* 23:20 */
    unsigned  NUM_WINDOW : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_perf_count_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_perf_count_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_0;

typedef struct{
    unsigned  CNTR_START_CMD : 1; /* 0:0 */
    unsigned  CNTR_STOP_CMD : 1; /* 1:1 */
    unsigned  CONTINUOUS_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  EVENT_SEL : 3; /* 6:4 */
    unsigned  UNUSED1 : 1; /* 7:7 */
    unsigned  CLIENT_SEL : 5; /* 12:8 */
    unsigned  UNUSED2 : 3; /* 15:13 */
    unsigned  WINDOW_START_SEL : 4; /* 19:16 */
    unsigned  WINDOW_END_SEL : 4; /* 23:20 */
    unsigned  NUM_WINDOW : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_perf_count_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_perf_count_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_1;

typedef struct{
    unsigned  CNTR_START_CMD : 1; /* 0:0 */
    unsigned  CNTR_STOP_CMD : 1; /* 1:1 */
    unsigned  CONTINUOUS_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  EVENT_SEL : 3; /* 6:4 */
    unsigned  UNUSED1 : 1; /* 7:7 */
    unsigned  CLIENT_SEL : 5; /* 12:8 */
    unsigned  UNUSED2 : 3; /* 15:13 */
    unsigned  WINDOW_START_SEL : 4; /* 19:16 */
    unsigned  WINDOW_END_SEL : 4; /* 23:20 */
    unsigned  NUM_WINDOW : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_perf_count_cfg_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_perf_count_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_2;

typedef struct{
    unsigned  CNTR_START_CMD : 1; /* 0:0 */
    unsigned  CNTR_STOP_CMD : 1; /* 1:1 */
    unsigned  CONTINUOUS_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  EVENT_SEL : 3; /* 6:4 */
    unsigned  UNUSED1 : 1; /* 7:7 */
    unsigned  CLIENT_SEL : 5; /* 12:8 */
    unsigned  UNUSED2 : 3; /* 15:13 */
    unsigned  WINDOW_START_SEL : 4; /* 19:16 */
    unsigned  WINDOW_END_SEL : 4; /* 23:20 */
    unsigned  NUM_WINDOW : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_perf_count_cfg_3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_perf_count_cfg_3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_CFG_3;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_perf_count_val_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_perf_count_val_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_VAL_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_perf_count_val_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_perf_count_val_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_VAL_1;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_perf_count_val_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_perf_count_val_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_VAL_2;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_perf_count_val_3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_perf_count_val_3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_VAL_3;

typedef struct{
    unsigned  DONE : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_perf_count_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_perf_count_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_PERF_COUNT_STATUS;

typedef struct{
    unsigned  MISR_0_EN : 1; /* 0:0 */
    unsigned  MISR_1_EN : 1; /* 1:1 */
    unsigned  UNUSED0 : 14; /* 15:2 */
    unsigned  MISR_0_SAMPLE_MODE : 1; /* 16:16 */
    unsigned  MISR_1_SAMPLE_MODE : 1; /* 17:17 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_misr_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_misr_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_MISR_CFG_0;

typedef struct{
    unsigned  MISR_0_ID : 8; /* 7:0 */
    unsigned  MISR_1_ID : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_misr_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_misr_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_MISR_CFG_1;

typedef struct{
    unsigned  MISR_SEL : 4; /* 3:0 */
    unsigned  WORD_SEL : 3; /* 6:4 */
    unsigned  UNUSED0 : 25; /* 31:7 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_misr_rd_sel;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_misr_rd_sel bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_MISR_RD_SEL;

typedef struct{
    unsigned  RST : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_misr_rst;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_misr_rst bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_MISR_RST;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_misr_val;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_misr_val bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_MISR_VAL;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_debug_status_top_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_debug_status_top_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_DEBUG_STATUS_TOP_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_debug_status_top_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_debug_status_top_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_DEBUG_STATUS_TOP_0;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SOURCE_SEL : 8; /* 11:4 */
    unsigned  TEST_BUS_INTERNAL_SEL : 8; /* 19:12 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_test_bus_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_spare;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_spare bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_SPARE;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  VIRTUALFRAME_EN : 1; /* 1:1 */
    unsigned  FRAMEHEADER_EN : 1; /* 2:2 */
    unsigned  ADDR_REUSE_EN : 1; /* 3:3 */
    unsigned  AUTO_RECOVERY_EN : 1; /* 4:4 */
    unsigned  UNUSED0 : 11; /* 15:5 */
    unsigned  MODE : 2; /* 17:16 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_0_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_0_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_0_addr_image;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_0_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_ADDR_IMAGE;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_0_addr_frame_incr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_0_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_ADDR_FRAME_INCR;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_0_image_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_0_image_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_IMAGE_CFG_0;

typedef struct{
    unsigned  X_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_0_image_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_0_image_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_IMAGE_CFG_1;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_0_image_cfg_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_0_image_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_IMAGE_CFG_2;

typedef struct{
    unsigned  FORMAT : 4; /* 3:0 */
    unsigned  ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_0_packer_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_0_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_PACKER_CFG;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_0_bw_limit;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_0_bw_limit bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_BW_LIMIT;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_0_addr_frame_header;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_0_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_0_addr_frame_header_incr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_0_addr_frame_header_incr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_ADDR_FRAME_HEADER_INCR;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_0_frame_header_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_0_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_FRAME_HEADER_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  LINE_COUNT : 16; /* 19:4 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_0_line_done_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_0_line_done_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_LINE_DONE_CFG;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_0_irq_subsample_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_0_irq_subsample_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_0_irq_subsample_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_0_irq_subsample_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_1;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_0_framedrop_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_0_framedrop_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_FRAMEDROP_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_0_framedrop_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_0_framedrop_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_FRAMEDROP_CFG_1;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_0_system_cache_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_0_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_0_burst_limit_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_0_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_BURST_LIMIT_CFG;

typedef struct{
    unsigned  LAST_COMSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_0_addr_status_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_0_addr_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_ADDR_STATUS_0;

typedef struct{
    unsigned  LAST_COMSUMED_FRAMEHEADER_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_0_addr_status_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_0_addr_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_ADDR_STATUS_1;

typedef struct{
    unsigned  IMAGE_ADDR_FIFO_WORD_CNT : 3; /* 2:0 */
    unsigned  UNUSED0 : 3; /* 5:3 */
    unsigned  FH_ADDR_FIFO_WORD_CNT : 3; /* 8:6 */
    unsigned  UNUSED1 : 23; /* 31:9 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_0_addr_status_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_0_addr_status_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_ADDR_STATUS_2;

typedef struct{
    unsigned  CURR_FRAME_CLIENT_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_0_addr_status_3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_0_addr_status_3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_ADDR_STATUS_3;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_0_debug_status_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_0_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_0_debug_status_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_0_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_0_debug_status_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_0_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_0_DEBUG_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  VIRTUALFRAME_EN : 1; /* 1:1 */
    unsigned  FRAMEHEADER_EN : 1; /* 2:2 */
    unsigned  ADDR_REUSE_EN : 1; /* 3:3 */
    unsigned  AUTO_RECOVERY_EN : 1; /* 4:4 */
    unsigned  UNUSED0 : 11; /* 15:5 */
    unsigned  MODE : 2; /* 17:16 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_1_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_1_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_1_addr_image;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_1_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_ADDR_IMAGE;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_1_addr_frame_incr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_1_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_ADDR_FRAME_INCR;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_1_image_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_1_image_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_IMAGE_CFG_0;

typedef struct{
    unsigned  X_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_1_image_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_1_image_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_IMAGE_CFG_1;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_1_image_cfg_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_1_image_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_IMAGE_CFG_2;

typedef struct{
    unsigned  FORMAT : 4; /* 3:0 */
    unsigned  ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_1_packer_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_1_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_PACKER_CFG;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_1_bw_limit;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_1_bw_limit bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_BW_LIMIT;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_1_addr_frame_header;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_1_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_1_addr_frame_header_incr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_1_addr_frame_header_incr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_ADDR_FRAME_HEADER_INCR;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_1_frame_header_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_1_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_FRAME_HEADER_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  LINE_COUNT : 16; /* 19:4 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_1_line_done_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_1_line_done_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_LINE_DONE_CFG;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_1_irq_subsample_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_1_irq_subsample_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_1_irq_subsample_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_1_irq_subsample_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_1;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_1_framedrop_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_1_framedrop_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_FRAMEDROP_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_1_framedrop_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_1_framedrop_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_FRAMEDROP_CFG_1;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_1_system_cache_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_1_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_1_burst_limit_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_1_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_BURST_LIMIT_CFG;

typedef struct{
    unsigned  LAST_COMSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_1_addr_status_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_1_addr_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_ADDR_STATUS_0;

typedef struct{
    unsigned  LAST_COMSUMED_FRAMEHEADER_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_1_addr_status_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_1_addr_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_ADDR_STATUS_1;

typedef struct{
    unsigned  IMAGE_ADDR_FIFO_WORD_CNT : 3; /* 2:0 */
    unsigned  UNUSED0 : 3; /* 5:3 */
    unsigned  FH_ADDR_FIFO_WORD_CNT : 3; /* 8:6 */
    unsigned  UNUSED1 : 23; /* 31:9 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_1_addr_status_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_1_addr_status_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_ADDR_STATUS_2;

typedef struct{
    unsigned  CURR_FRAME_CLIENT_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_1_addr_status_3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_1_addr_status_3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_ADDR_STATUS_3;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_1_debug_status_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_1_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_1_debug_status_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_1_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_1_debug_status_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_1_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_1_DEBUG_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  VIRTUALFRAME_EN : 1; /* 1:1 */
    unsigned  FRAMEHEADER_EN : 1; /* 2:2 */
    unsigned  ADDR_REUSE_EN : 1; /* 3:3 */
    unsigned  AUTO_RECOVERY_EN : 1; /* 4:4 */
    unsigned  UNUSED0 : 11; /* 15:5 */
    unsigned  MODE : 2; /* 17:16 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_2_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_2_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_2_addr_image;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_2_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_ADDR_IMAGE;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_2_addr_frame_incr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_2_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_ADDR_FRAME_INCR;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_2_image_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_2_image_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_IMAGE_CFG_0;

typedef struct{
    unsigned  X_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_2_image_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_2_image_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_IMAGE_CFG_1;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_2_image_cfg_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_2_image_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_IMAGE_CFG_2;

typedef struct{
    unsigned  FORMAT : 4; /* 3:0 */
    unsigned  ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_2_packer_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_2_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_PACKER_CFG;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_2_bw_limit;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_2_bw_limit bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_BW_LIMIT;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_2_addr_frame_header;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_2_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_2_addr_frame_header_incr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_2_addr_frame_header_incr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_ADDR_FRAME_HEADER_INCR;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_2_frame_header_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_2_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_FRAME_HEADER_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  LINE_COUNT : 16; /* 19:4 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_2_line_done_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_2_line_done_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_LINE_DONE_CFG;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_2_irq_subsample_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_2_irq_subsample_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_2_irq_subsample_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_2_irq_subsample_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_1;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_2_framedrop_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_2_framedrop_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_FRAMEDROP_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_2_framedrop_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_2_framedrop_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_FRAMEDROP_CFG_1;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_2_system_cache_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_2_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_2_burst_limit_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_2_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_BURST_LIMIT_CFG;

typedef struct{
    unsigned  LAST_COMSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_2_addr_status_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_2_addr_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_ADDR_STATUS_0;

typedef struct{
    unsigned  LAST_COMSUMED_FRAMEHEADER_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_2_addr_status_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_2_addr_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_ADDR_STATUS_1;

typedef struct{
    unsigned  IMAGE_ADDR_FIFO_WORD_CNT : 3; /* 2:0 */
    unsigned  UNUSED0 : 3; /* 5:3 */
    unsigned  FH_ADDR_FIFO_WORD_CNT : 3; /* 8:6 */
    unsigned  UNUSED1 : 23; /* 31:9 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_2_addr_status_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_2_addr_status_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_ADDR_STATUS_2;

typedef struct{
    unsigned  CURR_FRAME_CLIENT_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_2_addr_status_3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_2_addr_status_3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_ADDR_STATUS_3;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_2_debug_status_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_2_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_2_debug_status_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_2_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_2_debug_status_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_2_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_2_DEBUG_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  VIRTUALFRAME_EN : 1; /* 1:1 */
    unsigned  FRAMEHEADER_EN : 1; /* 2:2 */
    unsigned  ADDR_REUSE_EN : 1; /* 3:3 */
    unsigned  AUTO_RECOVERY_EN : 1; /* 4:4 */
    unsigned  UNUSED0 : 11; /* 15:5 */
    unsigned  MODE : 2; /* 17:16 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_3_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_3_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_3_addr_image;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_3_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_ADDR_IMAGE;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_3_addr_frame_incr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_3_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_ADDR_FRAME_INCR;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_3_image_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_3_image_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_IMAGE_CFG_0;

typedef struct{
    unsigned  X_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_3_image_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_3_image_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_IMAGE_CFG_1;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_3_image_cfg_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_3_image_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_IMAGE_CFG_2;

typedef struct{
    unsigned  FORMAT : 4; /* 3:0 */
    unsigned  ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_3_packer_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_3_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_PACKER_CFG;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_3_bw_limit;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_3_bw_limit bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_BW_LIMIT;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_3_addr_frame_header;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_3_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_3_addr_frame_header_incr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_3_addr_frame_header_incr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_ADDR_FRAME_HEADER_INCR;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_3_frame_header_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_3_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_FRAME_HEADER_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  LINE_COUNT : 16; /* 19:4 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_3_line_done_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_3_line_done_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_LINE_DONE_CFG;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_3_irq_subsample_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_3_irq_subsample_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_3_irq_subsample_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_3_irq_subsample_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_1;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_3_framedrop_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_3_framedrop_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_FRAMEDROP_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_3_framedrop_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_3_framedrop_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_FRAMEDROP_CFG_1;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_3_system_cache_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_3_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_3_burst_limit_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_3_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_BURST_LIMIT_CFG;

typedef struct{
    unsigned  LAST_COMSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_3_addr_status_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_3_addr_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_ADDR_STATUS_0;

typedef struct{
    unsigned  LAST_COMSUMED_FRAMEHEADER_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_3_addr_status_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_3_addr_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_ADDR_STATUS_1;

typedef struct{
    unsigned  IMAGE_ADDR_FIFO_WORD_CNT : 3; /* 2:0 */
    unsigned  UNUSED0 : 3; /* 5:3 */
    unsigned  FH_ADDR_FIFO_WORD_CNT : 3; /* 8:6 */
    unsigned  UNUSED1 : 23; /* 31:9 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_3_addr_status_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_3_addr_status_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_ADDR_STATUS_2;

typedef struct{
    unsigned  CURR_FRAME_CLIENT_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_3_addr_status_3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_3_addr_status_3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_ADDR_STATUS_3;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_3_debug_status_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_3_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_3_debug_status_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_3_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_3_debug_status_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite2_bus_wr_client_3_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_BUS_WR_CLIENT_3_DEBUG_STATUS_1;

typedef struct{
    unsigned  REVISION : 16; /* 15:0 */
    unsigned  MINOR_VERSION : 12; /* 27:16 */
    unsigned  MAJOR_VERSION : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_hw_version;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_HW_VERSION;

typedef struct{
    unsigned  STEP : 8; /* 7:0 */
    unsigned  TIER : 8; /* 15:8 */
    unsigned  GENERATION : 8; /* 23:16 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_titan_version;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_titan_version bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_TITAN_VERSION;

typedef struct{
    unsigned  NUM_OF_BUS_CLIENTS : 3; /* 2:0 */
    unsigned  MAIN_LINE_BUFFER_FEATURE : 16; /* 18:3 */
    unsigned  UNUSED0 : 12; /* 30:19 */
    unsigned  INPUT_FORMAT_FEATURE : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_hw_capability;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_hw_capability bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_HW_CAPABILITY;

typedef struct{
    unsigned  CORE_HW_RST : 1; /* 0:0 */
    unsigned  CORE_SW_RST : 1; /* 1:1 */
    unsigned  RDI0_HW_RST : 1; /* 2:2 */
    unsigned  RDI1_HW_RST : 1; /* 3:3 */
    unsigned  RDI2_HW_RST : 1; /* 4:4 */
    unsigned  RDI3_HW_RST : 1; /* 5:5 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_rst_cmd;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_rst_cmd bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_RST_CMD;

typedef struct{
    unsigned  CAMIF_CLK_CGC_OVERRIDE : 1; /* 0:0 */
    unsigned  WE_CORE_CLK_CGC_OVERRIDE : 1; /* 1:1 */
    unsigned  TOP_CORE_CLK_CGC_OVERRIDE : 1; /* 2:2 */
    unsigned  CSID_CORE_CLK_CGC_OVERRIDE : 1; /* 3:3 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_core_clk_cgc_override_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_core_clk_cgc_override_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_CORE_CLK_CGC_OVERRIDE_0;

typedef struct{
    unsigned  AHB_CLK_CGC_OVERRIDE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_ahb_clk_cgc_override;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_ahb_clk_cgc_override bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_AHB_CLK_CGC_OVERRIDE;

typedef struct{
    unsigned  NOC_CLK_CGC_OVERRIDE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_noc_clk_cgc_override;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_noc_clk_cgc_override bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_NOC_CLK_CGC_OVERRIDE;

typedef struct{
    unsigned  RDI0_UPDATE : 1; /* 0:0 */
    unsigned  RDI1_UPDATE : 1; /* 1:1 */
    unsigned  RDI2_UPDATE : 1; /* 2:2 */
    unsigned  RDI3_UPDATE : 1; /* 3:3 */
    unsigned  RDI0_UPDATE_IMD : 1; /* 4:4 */
    unsigned  RDI1_UPDATE_IMD : 1; /* 5:5 */
    unsigned  RDI2_UPDATE_IMD : 1; /* 6:6 */
    unsigned  RDI3_UPDATE_IMD : 1; /* 7:7 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_reg_update_cmd;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_reg_update_cmd bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_REG_UPDATE_CMD;

typedef struct{
    unsigned  CLEAR : 1; /* 0:0 */
    unsigned  SET : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_irq_cmd;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_irq_cmd bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CMD;

typedef struct{
    unsigned  RDI0_OVERFLOW_IRQ_MASK : 1; /* 0:0 */
    unsigned  RDI1_OVERFLOW_IRQ_MASK : 1; /* 1:1 */
    unsigned  RDI2_OVERFLOW_IRQ_MASK : 1; /* 2:2 */
    unsigned  RDI3_OVERFLOW_IRQ_MASK : 1; /* 3:3 */
    unsigned  BUS_WR_IRQ_MASK : 1; /* 4:4 */
    unsigned  RDI0_FRAME_DROP_IRQ_MASK : 1; /* 5:5 */
    unsigned  RDI1_FRAME_DROP_IRQ_MASK : 1; /* 6:6 */
    unsigned  RDI2_FRAME_DROP_IRQ_MASK : 1; /* 7:7 */
    unsigned  RDI3_FRAME_DROP_IRQ_MASK : 1; /* 8:8 */
    unsigned  UNUSED0 : 8; /* 16:9 */
    unsigned  RST_DONE_IRQ_MASK : 1; /* 17:17 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_irq_mask_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_irq_mask_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_0;

typedef struct{
    unsigned  RDI0_CAMIF_SOF_IRQ_MASK : 1; /* 0:0 */
    unsigned  RDI0_CAMIF_EOF_IRQ_MASK : 1; /* 1:1 */
    unsigned  RDI0_CAMIF_EPOCH0_IRQ_MASK : 1; /* 2:2 */
    unsigned  RDI0_CAMIF_EPOCH1_IRQ_MASK : 1; /* 3:3 */
    unsigned  RDI1_CAMIF_SOF_IRQ_MASK : 1; /* 4:4 */
    unsigned  RDI1_CAMIF_EOF_IRQ_MASK : 1; /* 5:5 */
    unsigned  RDI1_CAMIF_EPOCH0_IRQ_MASK : 1; /* 6:6 */
    unsigned  RDI1_CAMIF_EPOCH1_IRQ_MASK : 1; /* 7:7 */
    unsigned  RDI2_CAMIF_SOF_IRQ_MASK : 1; /* 8:8 */
    unsigned  RDI2_CAMIF_EOF_IRQ_MASK : 1; /* 9:9 */
    unsigned  RDI2_CAMIF_EPOCH0_IRQ_MASK : 1; /* 10:10 */
    unsigned  RDI2_CAMIF_EPOCH1_IRQ_MASK : 1; /* 11:11 */
    unsigned  RDI3_CAMIF_SOF_IRQ_MASK : 1; /* 12:12 */
    unsigned  RDI3_CAMIF_EOF_IRQ_MASK : 1; /* 13:13 */
    unsigned  RDI3_CAMIF_EPOCH0_IRQ_MASK : 1; /* 14:14 */
    unsigned  RDI3_CAMIF_EPOCH1_IRQ_MASK : 1; /* 15:15 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_irq_mask_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_irq_mask_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_1;

typedef struct{
    unsigned  UNUSED0 : 8; /* 7:0 */
    unsigned  RDI0_CAMIF_VIOLATION_IRQ_MASK : 1; /* 8:8 */
    unsigned  RDI1_CAMIF_VIOLATION_IRQ_MASK : 1; /* 9:9 */
    unsigned  RDI2_CAMIF_VIOLATION_IRQ_MASK : 1; /* 10:10 */
    unsigned  RDI3_CAMIF_VIOLATION_IRQ_MASK : 1; /* 11:11 */
    unsigned  DIAG_VIOLATION_IRQ_MASK : 1; /* 12:12 */
    unsigned  UNUSED1 : 19; /* 31:13 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_irq_mask_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_irq_mask_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_MASK_2;

typedef struct{
    unsigned  RDI0_OVERFLOW_IRQ_CLEAR : 1; /* 0:0 */
    unsigned  RDI1_OVERFLOW_IRQ_CLEAR : 1; /* 1:1 */
    unsigned  RDI2_OVERFLOW_IRQ_CLEAR : 1; /* 2:2 */
    unsigned  RDI3_OVERFLOW_IRQ_CLEAR : 1; /* 3:3 */
    unsigned  BUS_WR_IRQ_CLEAR : 1; /* 4:4 */
    unsigned  RDI0_FRAME_DROP_IRQ_CLEAR : 1; /* 5:5 */
    unsigned  RDI1_FRAME_DROP_IRQ_CLEAR : 1; /* 6:6 */
    unsigned  RDI2_FRAME_DROP_IRQ_CLEAR : 1; /* 7:7 */
    unsigned  RDI3_FRAME_DROP_IRQ_CLEAR : 1; /* 8:8 */
    unsigned  UNUSED0 : 8; /* 16:9 */
    unsigned  RST_DONE_IRQ_CLEAR : 1; /* 17:17 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_irq_clear_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_irq_clear_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_0;

typedef struct{
    unsigned  RDI0_CAMIF_SOF_IRQ_CLEAR : 1; /* 0:0 */
    unsigned  RDI0_CAMIF_EOF_IRQ_CLEAR : 1; /* 1:1 */
    unsigned  RDI0_CAMIF_EPOCH0_IRQ_CLEAR : 1; /* 2:2 */
    unsigned  RDI0_CAMIF_EPOCH1_IRQ_CLEAR : 1; /* 3:3 */
    unsigned  RDI1_CAMIF_SOF_IRQ_CLEAR : 1; /* 4:4 */
    unsigned  RDI1_CAMIF_EOF_IRQ_CLEAR : 1; /* 5:5 */
    unsigned  RDI1_CAMIF_EPOCH0_IRQ_CLEAR : 1; /* 6:6 */
    unsigned  RDI1_CAMIF_EPOCH1_IRQ_CLEAR : 1; /* 7:7 */
    unsigned  RDI2_CAMIF_SOF_IRQ_CLEAR : 1; /* 8:8 */
    unsigned  RDI2_CAMIF_EOF_IRQ_CLEAR : 1; /* 9:9 */
    unsigned  RDI2_CAMIF_EPOCH0_IRQ_CLEAR : 1; /* 10:10 */
    unsigned  RDI2_CAMIF_EPOCH1_IRQ_CLEAR : 1; /* 11:11 */
    unsigned  RDI3_CAMIF_SOF_IRQ_CLEAR : 1; /* 12:12 */
    unsigned  RDI3_CAMIF_EOF_IRQ_CLEAR : 1; /* 13:13 */
    unsigned  RDI3_CAMIF_EPOCH0_IRQ_CLEAR : 1; /* 14:14 */
    unsigned  RDI3_CAMIF_EPOCH1_IRQ_CLEAR : 1; /* 15:15 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_irq_clear_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_irq_clear_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_1;

typedef struct{
    unsigned  UNUSED0 : 8; /* 7:0 */
    unsigned  RDI0_CAMIF_VIOLATION_IRQ_CLEAR : 1; /* 8:8 */
    unsigned  RDI1_CAMIF_VIOLATION_IRQ_CLEAR : 1; /* 9:9 */
    unsigned  RDI2_CAMIF_VIOLATION_IRQ_CLEAR : 1; /* 10:10 */
    unsigned  RDI3_CAMIF_VIOLATION_IRQ_CLEAR : 1; /* 11:11 */
    unsigned  DIAG_VIOLATION_IRQ_CLEAR : 1; /* 12:12 */
    unsigned  UNUSED1 : 19; /* 31:13 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_irq_clear_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_irq_clear_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_CLEAR_2;

typedef struct{
    unsigned  RDI0_OVERFLOW_IRQ : 1; /* 0:0 */
    unsigned  RDI1_OVERFLOW_IRQ : 1; /* 1:1 */
    unsigned  RDI2_OVERFLOW_IRQ : 1; /* 2:2 */
    unsigned  RDI3_OVERFLOW_IRQ : 1; /* 3:3 */
    unsigned  BUS_WR_IRQ : 1; /* 4:4 */
    unsigned  RDI0_FRAME_DROP_IRQ : 1; /* 5:5 */
    unsigned  RDI1_FRAME_DROP_IRQ : 1; /* 6:6 */
    unsigned  RDI2_FRAME_DROP_IRQ : 1; /* 7:7 */
    unsigned  RDI3_FRAME_DROP_IRQ : 1; /* 8:8 */
    unsigned  UNUSED0 : 8; /* 16:9 */
    unsigned  RST_DONE_IRQ : 1; /* 17:17 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_irq_status_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_irq_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_0;

typedef struct{
    unsigned  RDI0_CAMIF_SOF_IRQ_STATUS : 1; /* 0:0 */
    unsigned  RDI0_CAMIF_EOF_IRQ_STATUS : 1; /* 1:1 */
    unsigned  RDI0_CAMIF_EPOCH0_IRQ_STATUS : 1; /* 2:2 */
    unsigned  RDI0_CAMIF_EPOCH1_IRQ_STATUS : 1; /* 3:3 */
    unsigned  RDI1_CAMIF_SOF_IRQ_STATUS : 1; /* 4:4 */
    unsigned  RDI1_CAMIF_EOF_IRQ_STATUS : 1; /* 5:5 */
    unsigned  RDI1_CAMIF_EPOCH0_IRQ_STATUS : 1; /* 6:6 */
    unsigned  RDI1_CAMIF_EPOCH1_IRQ_STATUS : 1; /* 7:7 */
    unsigned  RDI2_CAMIF_SOF_IRQ_STATUS : 1; /* 8:8 */
    unsigned  RDI2_CAMIF_EOF_IRQ_STATUS : 1; /* 9:9 */
    unsigned  RDI2_CAMIF_EPOCH0_IRQ_STATUS : 1; /* 10:10 */
    unsigned  RDI2_CAMIF_EPOCH1_IRQ_STATUS : 1; /* 11:11 */
    unsigned  RDI3_CAMIF_SOF_IRQ_STATUS : 1; /* 12:12 */
    unsigned  RDI3_CAMIF_EOF_IRQ_STATUS : 1; /* 13:13 */
    unsigned  RDI3_CAMIF_EPOCH0_IRQ_STATUS : 1; /* 14:14 */
    unsigned  RDI3_CAMIF_EPOCH1_IRQ_STATUS : 1; /* 15:15 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_irq_status_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_irq_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_1;

typedef struct{
    unsigned  UNUSED0 : 8; /* 7:0 */
    unsigned  RDI0_CAMIF_VIOLATION_IRQ_STATUS : 1; /* 8:8 */
    unsigned  RDI1_CAMIF_VIOLATION_IRQ_STATUS : 1; /* 9:9 */
    unsigned  RDI2_CAMIF_VIOLATION_IRQ_STATUS : 1; /* 10:10 */
    unsigned  RDI3_CAMIF_VIOLATION_IRQ_STATUS : 1; /* 11:11 */
    unsigned  DIAG_VIOLATION_IRQ_STATUS : 1; /* 12:12 */
    unsigned  UNUSED1 : 19; /* 31:13 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_irq_status_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_irq_status_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_STATUS_2;

typedef struct{
    unsigned  UNUSED0 : 4; /* 3:0 */
    unsigned  BUS_WR_IRQ_SET : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_irq_set;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_irq_set bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_IRQ_SET;

typedef struct{
    unsigned  RDI0_FRM_CNT_EN : 1; /* 0:0 */
    unsigned  RDI1_FRM_CNT_EN : 1; /* 1:1 */
    unsigned  RDI2_FRM_CNT_EN : 1; /* 2:2 */
    unsigned  RDI3_FRM_CNT_EN : 1; /* 3:3 */
    unsigned  SENSOR_SEL : 2; /* 5:4 */
    unsigned  DIAG_EN : 1; /* 6:6 */
    unsigned  UNUSED0 : 25; /* 31:7 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_diag_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_diag_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DIAG_CFG;

typedef struct{
    unsigned  SENSOR_HBI : 14; /* 13:0 */
    unsigned  SENSOR_NEQ_HBI : 1; /* 14:14 */
    unsigned  SENSOR_HBI_MIN_ERROR : 1; /* 15:15 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_diag_sensor_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_diag_sensor_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DIAG_SENSOR_STATUS;

typedef struct{
    unsigned  RDI0_CAMIF_FRM_CNT : 8; /* 7:0 */
    unsigned  RDI1_CAMIF_FRM_CNT : 8; /* 15:8 */
    unsigned  RDI2_CAMIF_FRM_CNT : 8; /* 23:16 */
    unsigned  RDI3_CAMIF_FRM_CNT : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_diag_sensor_frm_cnt_status_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_diag_sensor_frm_cnt_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_debug_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_debug_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DEBUG_0;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_spare;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_spare bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_SPARE;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_scratch;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_scratch bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_SCRATCH;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_debug_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_debug_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DEBUG_1;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_debug_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_debug_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DEBUG_2;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_debug_3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_debug_3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DEBUG_3;

typedef struct{
    unsigned  DEBUG_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_debug_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_top_debug_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DEBUG_CFG;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_hw_version;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_HW_VERSION;

typedef struct{
    unsigned  CGC_MODE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CFG0;

typedef struct{
    unsigned  GLOBAL_HALT_CMD : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CTRL;

typedef struct{
    unsigned  IFE_CLK_DOMAIN : 1; /* 0:0 */
    unsigned  PHY_CLK_DOMAIN : 1; /* 1:1 */
    unsigned  CSID_CLK_DOMAIN : 1; /* 2:2 */
    unsigned  SW_REGS : 1; /* 3:3 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_reset;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_reset bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RESET;

typedef struct{
    unsigned  RST_STROBES : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rst_strobes;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rst_strobes bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RST_STROBES;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 24; /* 27:4 */
    unsigned  DOMAIN_SEL : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_test_bus_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TEST_BUS_CTRL;

typedef struct{
    unsigned  STATUS_VEC : 28; /* 27:0 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_irq_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_irq_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_IRQ_STATUS;

typedef struct{
    unsigned  MASK_VEC : 28; /* 27:0 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_irq_mask;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_irq_mask bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_IRQ_MASK;

typedef struct{
    unsigned  CLEAR_VEC : 28; /* 27:0 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_irq_clear;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_irq_clear bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_IRQ_CLEAR;

typedef struct{
    unsigned  SET_VEC : 28; /* 27:0 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_irq_set;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_irq_set bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_IRQ_SET;

typedef struct{
    unsigned  STATUS_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_irq_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_irq_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_IRQ_STATUS;

typedef struct{
    unsigned  MASK_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_irq_mask;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_irq_mask bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_IRQ_MASK;

typedef struct{
    unsigned  CLEAR_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_irq_clear;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_irq_clear bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_IRQ_CLEAR;

typedef struct{
    unsigned  SET_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_irq_set;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_irq_set bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_IRQ_SET;

typedef struct{
    unsigned  STATUS_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_irq_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_irq_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_IRQ_STATUS;

typedef struct{
    unsigned  MASK_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_irq_mask;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_irq_mask bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_IRQ_MASK;

typedef struct{
    unsigned  CLEAR_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_irq_clear;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_irq_clear bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_IRQ_CLEAR;

typedef struct{
    unsigned  SET_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_irq_set;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_irq_set bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_IRQ_SET;

typedef struct{
    unsigned  STATUS_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_irq_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_irq_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_IRQ_STATUS;

typedef struct{
    unsigned  MASK_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_irq_mask;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_irq_mask bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_IRQ_MASK;

typedef struct{
    unsigned  CLEAR_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_irq_clear;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_irq_clear bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_IRQ_CLEAR;

typedef struct{
    unsigned  SET_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_irq_set;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_irq_set bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_IRQ_SET;

typedef struct{
    unsigned  STATUS_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_irq_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_irq_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_IRQ_STATUS;

typedef struct{
    unsigned  MASK_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_irq_mask;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_irq_mask bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_IRQ_MASK;

typedef struct{
    unsigned  CLEAR_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_irq_clear;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_irq_clear bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_IRQ_CLEAR;

typedef struct{
    unsigned  SET_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_irq_set;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_irq_set bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_IRQ_SET;

typedef struct{
    unsigned  STATUS_VEC : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_top_irq_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_top_irq_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TOP_IRQ_STATUS;

typedef struct{
    unsigned  MASK_VEC : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_top_irq_mask;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_top_irq_mask bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TOP_IRQ_MASK;

typedef struct{
    unsigned  CLEAR_VEC : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_top_irq_clear;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_top_irq_clear bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TOP_IRQ_CLEAR;

typedef struct{
    unsigned  SET_VEC : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_top_irq_set;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_top_irq_set bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TOP_IRQ_SET;

typedef struct{
    unsigned  CLEAR : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  SET : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_irq_cmd;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_irq_cmd bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_IRQ_CMD;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_spare;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_spare bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_SPARE;

typedef struct{
    unsigned  NUM_ACTIVE_LANES : 2; /* 1:0 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  DL0_INPUT_SEL : 2; /* 5:4 */
    unsigned  UNUSED1 : 2; /* 7:6 */
    unsigned  DL1_INPUT_SEL : 2; /* 9:8 */
    unsigned  UNUSED2 : 2; /* 11:10 */
    unsigned  DL2_INPUT_SEL : 2; /* 13:12 */
    unsigned  UNUSED3 : 2; /* 15:14 */
    unsigned  DL3_INPUT_SEL : 2; /* 17:16 */
    unsigned  UNUSED4 : 2; /* 19:18 */
    unsigned  PHY_NUM_SEL : 3; /* 22:20 */
    unsigned  UNUSED5 : 1; /* 23:23 */
    unsigned  PHY_TYPE_SEL : 1; /* 24:24 */
    unsigned  UNUSED6 : 7; /* 31:25 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CFG0;

typedef struct{
    unsigned  PACKET_ECC_CORRECTION_EN : 1; /* 0:0 */
    unsigned  DE_SCRAMBLE_EN : 1; /* 1:1 */
    unsigned  VC_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  COMPLETE_STREAM_EN : 1; /* 4:4 */
    unsigned  COMPLETE_STREAM_FRAME_TIMING : 1; /* 5:5 */
    unsigned  MISR_EN : 1; /* 6:6 */
    unsigned  CGC_MODE : 1; /* 7:7 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CFG1;

typedef struct{
    unsigned  LONG_PKT_CAPTURE_EN : 1; /* 0:0 */
    unsigned  SHORT_PKT_CAPTURE_EN : 1; /* 1:1 */
    unsigned  CPHY_PKT_CAPTURE_EN : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  LONG_PKT_CAPTURE_VC_DT : 11; /* 14:4 */
    unsigned  SHORT_PKT_CAPTURE_VC : 5; /* 19:15 */
    unsigned  CPHY_PKT_CAPTURE_VC_DT : 11; /* 30:20 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_capture_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_capture_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURE_CTRL;

typedef struct{
    unsigned  RST_STROBES : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_rst_strobes;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_rst_strobes bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_RST_STROBES;

typedef struct{
    unsigned  WC : 16; /* 15:0 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  UNUSED0 : 5; /* 31:27 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_captured_unmapped_long_pkt_hdr_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_captured_unmapped_long_pkt_hdr_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0;

typedef struct{
    unsigned  ECC : 6; /* 5:0 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_captured_unmapped_long_pkt_hdr_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_captured_unmapped_long_pkt_hdr_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_1;

typedef struct{
    unsigned  FRAME_LINE_COUNT : 16; /* 15:0 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  UNUSED0 : 5; /* 31:27 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_captured_short_pkt_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_captured_short_pkt_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0;

typedef struct{
    unsigned  ECC : 6; /* 5:0 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_captured_short_pkt_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_captured_short_pkt_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_1;

typedef struct{
    unsigned  WC : 16; /* 15:0 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  UNUSED0 : 5; /* 31:27 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_captured_long_pkt_hdr_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_captured_long_pkt_hdr_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0;

typedef struct{
    unsigned  ECC : 6; /* 5:0 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_captured_long_pkt_hdr_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_captured_long_pkt_hdr_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_1;

typedef struct{
    unsigned  EXPECTED_CRC : 16; /* 15:0 */
    unsigned  CALCULATED_CRC : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_captured_long_pkt_ftr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_captured_long_pkt_ftr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_FTR;

typedef struct{
    unsigned  WC : 16; /* 15:0 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  UNUSED0 : 5; /* 31:27 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_captured_cphy_pkt_hdr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_captured_cphy_pkt_hdr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR;

typedef struct{
    unsigned  MISR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_lane0_misr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_lane0_misr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_LANE0_MISR;

typedef struct{
    unsigned  MISR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_lane1_misr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_lane1_misr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_LANE1_MISR;

typedef struct{
    unsigned  MISR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_lane2_misr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_lane2_misr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_LANE2_MISR;

typedef struct{
    unsigned  MISR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_lane3_misr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_lane3_misr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_LANE3_MISR;

typedef struct{
    unsigned  TOTAL_PKTS_RCVD : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_total_pkts_rcvd;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_total_pkts_rcvd bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_TOTAL_PKTS_RCVD;

typedef struct{
    unsigned  TOTAL_RECOVERED_PKTS : 16; /* 15:0 */
    unsigned  TOTAL_UNRECOVERABLE_PKTS : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_stats_ecc;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_stats_ecc bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_STATS_ECC;

typedef struct{
    unsigned  TOTAL_CRC_ERRORS : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_total_crc_errors;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_total_crc_errors bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_TOTAL_CRC_ERRORS;

typedef struct{
    unsigned  LANE1_SEED : 16; /* 15:0 */
    unsigned  LANE0_SEED : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_de_scramble_type3_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_de_scramble_type3_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG0;

typedef struct{
    unsigned  LANE3_SEED : 16; /* 15:0 */
    unsigned  LANE2_SEED : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_de_scramble_type3_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_de_scramble_type3_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG1;

typedef struct{
    unsigned  LANE1_SEED : 16; /* 15:0 */
    unsigned  LANE0_SEED : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_de_scramble_type2_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_de_scramble_type2_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG0;

typedef struct{
    unsigned  LANE3_SEED : 16; /* 15:0 */
    unsigned  LANE2_SEED : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_de_scramble_type2_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_de_scramble_type2_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG1;

typedef struct{
    unsigned  LANE1_SEED : 16; /* 15:0 */
    unsigned  LANE0_SEED : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_de_scramble_type1_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_de_scramble_type1_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG0;

typedef struct{
    unsigned  LANE3_SEED : 16; /* 15:0 */
    unsigned  LANE2_SEED : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_de_scramble_type1_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_de_scramble_type1_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG1;

typedef struct{
    unsigned  LANE1_SEED : 16; /* 15:0 */
    unsigned  LANE0_SEED : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_de_scramble_type0_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_de_scramble_type0_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG0;

typedef struct{
    unsigned  LANE3_SEED : 16; /* 15:0 */
    unsigned  LANE2_SEED : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_de_scramble_type0_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_csi2_rx_de_scramble_type0_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG1;

typedef struct{
    unsigned  BYTE_CNTR_EN : 1; /* 0:0 */
    unsigned  FORMAT_MEASURE_EN : 1; /* 1:1 */
    unsigned  TIMESTAMP_EN : 1; /* 2:2 */
    unsigned  DROP_H_EN : 1; /* 3:3 */
    unsigned  DROP_V_EN : 1; /* 4:4 */
    unsigned  CROP_H_EN : 1; /* 5:5 */
    unsigned  CROP_V_EN : 1; /* 6:6 */
    unsigned  MISR_EN : 1; /* 7:7 */
    unsigned  CGC_MODE : 1; /* 8:8 */
    unsigned  PLAIN_ALIGNMENT : 1; /* 9:9 */
    unsigned  PLAIN_FORMAT : 2; /* 11:10 */
    unsigned  DECODE_FORMAT : 4; /* 15:12 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  DT_ID : 2; /* 28:27 */
    unsigned  EARLY_EOF_EN : 1; /* 29:29 */
    unsigned  PACKING_FORMAT : 1; /* 30:30 */
    unsigned  EN : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0;

typedef struct{
    unsigned  TIMESTAMP_STB_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG1;

typedef struct{
    unsigned  HALT_CMD : 2; /* 1:0 */
    unsigned  HALT_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CTRL;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_frame_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_frame_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_FRAME_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_frame_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_frame_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_FRAME_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_irq_subsample_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_irq_subsample_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_irq_subsample_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_irq_subsample_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PERIOD;

typedef struct{
    unsigned  START_PIXEL : 16; /* 15:0 */
    unsigned  END_PIXEL : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_rpp_hcrop;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_rpp_hcrop bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_RPP_HCROP;

typedef struct{
    unsigned  START_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  END_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_rpp_vcrop;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_rpp_vcrop bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_RPP_VCROP;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_rpp_pix_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_rpp_pix_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_RPP_PIX_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_rpp_pix_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_rpp_pix_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_RPP_PIX_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_rpp_line_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_rpp_line_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_RPP_LINE_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_rpp_line_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_rpp_line_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_RPP_LINE_DROP_PERIOD;

typedef struct{
    unsigned  CSID_CLK_RST_STB : 1; /* 0:0 */
    unsigned  IFE_CLK_RST_STB : 1; /* 1:1 */
    unsigned  MISR_RST_STB : 1; /* 2:2 */
    unsigned  FORMAT_MEASURE_RST_STB : 1; /* 3:3 */
    unsigned  TIMESTAMP_RST_STB : 1; /* 4:4 */
    unsigned  FRAMEDROP_RST_STB : 1; /* 5:5 */
    unsigned  IRQ_SUBSAMPLE_RST_STB : 1; /* 6:6 */
    unsigned  BYTE_CNTR_RST_STB : 1; /* 7:7 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_rst_strobes;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_rst_strobes bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_RST_STROBES;

typedef struct{
    unsigned  HALT : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_STATUS;

typedef struct{
    unsigned  MISR_VAL_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_misr_val0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_misr_val0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_MISR_VAL0;

typedef struct{
    unsigned  MISR_VAL_63_32 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_misr_val1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_misr_val1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_MISR_VAL1;

typedef struct{
    unsigned  MISR_VAL_95_64 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_misr_val2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_misr_val2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_MISR_VAL2;

typedef struct{
    unsigned  MISR_VAL_127_96 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_misr_val3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_misr_val3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_MISR_VAL3;

typedef struct{
    unsigned  COUNTER_ENABLES : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_format_measure_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_format_measure_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_FORMAT_MEASURE_CFG0;

typedef struct{
    unsigned  NUM_PIX : 16; /* 15:0 */
    unsigned  NUM_LINES : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_format_measure_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_format_measure_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_FORMAT_MEASURE_CFG1;

typedef struct{
    unsigned  PIX_COUNT : 16; /* 15:0 */
    unsigned  LINE_COUNT : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_format_measure0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_format_measure0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_FORMAT_MEASURE0;

typedef struct{
    unsigned  HBLANKING_MIN : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  HBLANKING_MAX : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_format_measure1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_format_measure1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_FORMAT_MEASURE1;

typedef struct{
    unsigned  VBLANKING_COUNT : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_format_measure2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_format_measure2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_FORMAT_MEASURE2;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_timestamp_curr0_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_timestamp_curr0_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_TIMESTAMP_CURR0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_timestamp_curr1_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_timestamp_curr1_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_TIMESTAMP_CURR1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_timestamp_prev0_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_timestamp_prev0_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_TIMESTAMP_PREV0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_timestamp_prev1_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_timestamp_prev1_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_TIMESTAMP_PREV1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_timestamp_curr0_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_timestamp_curr0_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_TIMESTAMP_CURR0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_timestamp_curr1_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_timestamp_curr1_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_TIMESTAMP_CURR1_EOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_timestamp_prev0_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_timestamp_prev0_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_TIMESTAMP_PREV0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_timestamp_prev1_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_timestamp_prev1_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_TIMESTAMP_PREV1_EOF;

typedef struct{
    unsigned  OVERFLOW_CTRL_EN : 1; /* 0:0 */
    unsigned  FORCE_OVERFLOW : 1; /* 1:1 */
    unsigned  OVERFLOW_CTRL_MODE : 2; /* 3:2 */
    unsigned  PADDING_ALL_ONE : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_error_recovery_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_error_recovery_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0;

typedef struct{
    unsigned  NUM_PADDING_PIXELS : 16; /* 15:0 */
    unsigned  NUM_PADDING_ROWS : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_error_recovery_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_error_recovery_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_ERROR_RECOVERY_CFG1;

typedef struct{
    unsigned  NUM_HBI_CYCLES : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  NUM_VBI_LINES : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_error_recovery_cfg2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_error_recovery_cfg2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_ERROR_RECOVERY_CFG2;

typedef struct{
    unsigned  MULTI_VCDT_EN : 2; /* 1:0 */
    unsigned  VC1 : 5; /* 6:2 */
    unsigned  DT1 : 6; /* 12:7 */
    unsigned  TS_COMB_VCDT_EN : 1; /* 13:13 */
    unsigned  VCDT_INFO_DIS : 2; /* 15:14 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_multi_vcdt_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_multi_vcdt_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_MULTI_VCDT_CFG0;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_byte_cntr_ping;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_byte_cntr_ping bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_BYTE_CNTR_PING;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_byte_cntr_pong;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi0_byte_cntr_pong bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_BYTE_CNTR_PONG;

typedef struct{
    unsigned  BYTE_CNTR_EN : 1; /* 0:0 */
    unsigned  FORMAT_MEASURE_EN : 1; /* 1:1 */
    unsigned  TIMESTAMP_EN : 1; /* 2:2 */
    unsigned  DROP_H_EN : 1; /* 3:3 */
    unsigned  DROP_V_EN : 1; /* 4:4 */
    unsigned  CROP_H_EN : 1; /* 5:5 */
    unsigned  CROP_V_EN : 1; /* 6:6 */
    unsigned  MISR_EN : 1; /* 7:7 */
    unsigned  CGC_MODE : 1; /* 8:8 */
    unsigned  PLAIN_ALIGNMENT : 1; /* 9:9 */
    unsigned  PLAIN_FORMAT : 2; /* 11:10 */
    unsigned  DECODE_FORMAT : 4; /* 15:12 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  DT_ID : 2; /* 28:27 */
    unsigned  EARLY_EOF_EN : 1; /* 29:29 */
    unsigned  PACKING_FORMAT : 1; /* 30:30 */
    unsigned  EN : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0;

typedef struct{
    unsigned  TIMESTAMP_STB_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG1;

typedef struct{
    unsigned  HALT_CMD : 2; /* 1:0 */
    unsigned  HALT_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CTRL;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_frame_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_frame_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_FRAME_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_frame_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_frame_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_FRAME_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_irq_subsample_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_irq_subsample_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_irq_subsample_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_irq_subsample_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PERIOD;

typedef struct{
    unsigned  START_PIXEL : 16; /* 15:0 */
    unsigned  END_PIXEL : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_rpp_hcrop;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_rpp_hcrop bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_RPP_HCROP;

typedef struct{
    unsigned  START_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  END_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_rpp_vcrop;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_rpp_vcrop bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_RPP_VCROP;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_rpp_pix_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_rpp_pix_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_RPP_PIX_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_rpp_pix_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_rpp_pix_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_RPP_PIX_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_rpp_line_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_rpp_line_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_RPP_LINE_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_rpp_line_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_rpp_line_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_RPP_LINE_DROP_PERIOD;

typedef struct{
    unsigned  CSID_CLK_RST_STB : 1; /* 0:0 */
    unsigned  IFE_CLK_RST_STB : 1; /* 1:1 */
    unsigned  MISR_RST_STB : 1; /* 2:2 */
    unsigned  FORMAT_MEASURE_RST_STB : 1; /* 3:3 */
    unsigned  TIMESTAMP_RST_STB : 1; /* 4:4 */
    unsigned  FRAMEDROP_RST_STB : 1; /* 5:5 */
    unsigned  IRQ_SUBSAMPLE_RST_STB : 1; /* 6:6 */
    unsigned  BYTE_CNTR_RST_STB : 1; /* 7:7 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_rst_strobes;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_rst_strobes bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_RST_STROBES;

typedef struct{
    unsigned  HALT : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_STATUS;

typedef struct{
    unsigned  MISR_VAL_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_misr_val0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_misr_val0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_MISR_VAL0;

typedef struct{
    unsigned  MISR_VAL_63_32 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_misr_val1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_misr_val1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_MISR_VAL1;

typedef struct{
    unsigned  MISR_VAL_95_64 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_misr_val2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_misr_val2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_MISR_VAL2;

typedef struct{
    unsigned  MISR_VAL_127_96 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_misr_val3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_misr_val3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_MISR_VAL3;

typedef struct{
    unsigned  COUNTER_ENABLES : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_format_measure_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_format_measure_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_FORMAT_MEASURE_CFG0;

typedef struct{
    unsigned  NUM_PIX : 16; /* 15:0 */
    unsigned  NUM_LINES : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_format_measure_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_format_measure_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_FORMAT_MEASURE_CFG1;

typedef struct{
    unsigned  PIX_COUNT : 16; /* 15:0 */
    unsigned  LINE_COUNT : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_format_measure0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_format_measure0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_FORMAT_MEASURE0;

typedef struct{
    unsigned  HBLANKING_MIN : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  HBLANKING_MAX : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_format_measure1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_format_measure1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_FORMAT_MEASURE1;

typedef struct{
    unsigned  VBLANKING_COUNT : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_format_measure2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_format_measure2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_FORMAT_MEASURE2;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_timestamp_curr0_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_timestamp_curr0_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_TIMESTAMP_CURR0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_timestamp_curr1_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_timestamp_curr1_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_TIMESTAMP_CURR1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_timestamp_prev0_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_timestamp_prev0_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_TIMESTAMP_PREV0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_timestamp_prev1_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_timestamp_prev1_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_TIMESTAMP_PREV1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_timestamp_curr0_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_timestamp_curr0_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_TIMESTAMP_CURR0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_timestamp_curr1_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_timestamp_curr1_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_TIMESTAMP_CURR1_EOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_timestamp_prev0_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_timestamp_prev0_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_TIMESTAMP_PREV0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_timestamp_prev1_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_timestamp_prev1_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_TIMESTAMP_PREV1_EOF;

typedef struct{
    unsigned  OVERFLOW_CTRL_EN : 1; /* 0:0 */
    unsigned  FORCE_OVERFLOW : 1; /* 1:1 */
    unsigned  OVERFLOW_CTRL_MODE : 2; /* 3:2 */
    unsigned  PADDING_ALL_ONE : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_error_recovery_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_error_recovery_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0;

typedef struct{
    unsigned  NUM_PADDING_PIXELS : 16; /* 15:0 */
    unsigned  NUM_PADDING_ROWS : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_error_recovery_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_error_recovery_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_ERROR_RECOVERY_CFG1;

typedef struct{
    unsigned  NUM_HBI_CYCLES : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  NUM_VBI_LINES : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_error_recovery_cfg2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_error_recovery_cfg2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_ERROR_RECOVERY_CFG2;

typedef struct{
    unsigned  MULTI_VCDT_EN : 2; /* 1:0 */
    unsigned  VC1 : 5; /* 6:2 */
    unsigned  DT1 : 6; /* 12:7 */
    unsigned  TS_COMB_VCDT_EN : 1; /* 13:13 */
    unsigned  VCDT_INFO_DIS : 2; /* 15:14 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_multi_vcdt_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_multi_vcdt_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_MULTI_VCDT_CFG0;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_byte_cntr_ping;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_byte_cntr_ping bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_BYTE_CNTR_PING;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_byte_cntr_pong;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi1_byte_cntr_pong bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_BYTE_CNTR_PONG;

typedef struct{
    unsigned  BYTE_CNTR_EN : 1; /* 0:0 */
    unsigned  FORMAT_MEASURE_EN : 1; /* 1:1 */
    unsigned  TIMESTAMP_EN : 1; /* 2:2 */
    unsigned  DROP_H_EN : 1; /* 3:3 */
    unsigned  DROP_V_EN : 1; /* 4:4 */
    unsigned  CROP_H_EN : 1; /* 5:5 */
    unsigned  CROP_V_EN : 1; /* 6:6 */
    unsigned  MISR_EN : 1; /* 7:7 */
    unsigned  CGC_MODE : 1; /* 8:8 */
    unsigned  PLAIN_ALIGNMENT : 1; /* 9:9 */
    unsigned  PLAIN_FORMAT : 2; /* 11:10 */
    unsigned  DECODE_FORMAT : 4; /* 15:12 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  DT_ID : 2; /* 28:27 */
    unsigned  EARLY_EOF_EN : 1; /* 29:29 */
    unsigned  PACKING_FORMAT : 1; /* 30:30 */
    unsigned  EN : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0;

typedef struct{
    unsigned  TIMESTAMP_STB_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG1;

typedef struct{
    unsigned  HALT_CMD : 2; /* 1:0 */
    unsigned  HALT_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CTRL;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_frame_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_frame_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_FRAME_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_frame_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_frame_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_FRAME_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_irq_subsample_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_irq_subsample_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_irq_subsample_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_irq_subsample_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PERIOD;

typedef struct{
    unsigned  START_PIXEL : 16; /* 15:0 */
    unsigned  END_PIXEL : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_rpp_hcrop;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_rpp_hcrop bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_RPP_HCROP;

typedef struct{
    unsigned  START_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  END_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_rpp_vcrop;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_rpp_vcrop bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_RPP_VCROP;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_rpp_pix_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_rpp_pix_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_RPP_PIX_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_rpp_pix_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_rpp_pix_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_RPP_PIX_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_rpp_line_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_rpp_line_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_RPP_LINE_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_rpp_line_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_rpp_line_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_RPP_LINE_DROP_PERIOD;

typedef struct{
    unsigned  CSID_CLK_RST_STB : 1; /* 0:0 */
    unsigned  IFE_CLK_RST_STB : 1; /* 1:1 */
    unsigned  MISR_RST_STB : 1; /* 2:2 */
    unsigned  FORMAT_MEASURE_RST_STB : 1; /* 3:3 */
    unsigned  TIMESTAMP_RST_STB : 1; /* 4:4 */
    unsigned  FRAMEDROP_RST_STB : 1; /* 5:5 */
    unsigned  IRQ_SUBSAMPLE_RST_STB : 1; /* 6:6 */
    unsigned  BYTE_CNTR_RST_STB : 1; /* 7:7 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_rst_strobes;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_rst_strobes bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_RST_STROBES;

typedef struct{
    unsigned  HALT : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_STATUS;

typedef struct{
    unsigned  MISR_VAL_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_misr_val0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_misr_val0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_MISR_VAL0;

typedef struct{
    unsigned  MISR_VAL_63_32 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_misr_val1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_misr_val1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_MISR_VAL1;

typedef struct{
    unsigned  MISR_VAL_95_64 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_misr_val2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_misr_val2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_MISR_VAL2;

typedef struct{
    unsigned  MISR_VAL_127_96 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_misr_val3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_misr_val3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_MISR_VAL3;

typedef struct{
    unsigned  COUNTER_ENABLES : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_format_measure_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_format_measure_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_FORMAT_MEASURE_CFG0;

typedef struct{
    unsigned  NUM_PIX : 16; /* 15:0 */
    unsigned  NUM_LINES : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_format_measure_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_format_measure_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_FORMAT_MEASURE_CFG1;

typedef struct{
    unsigned  PIX_COUNT : 16; /* 15:0 */
    unsigned  LINE_COUNT : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_format_measure0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_format_measure0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_FORMAT_MEASURE0;

typedef struct{
    unsigned  HBLANKING_MIN : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  HBLANKING_MAX : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_format_measure1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_format_measure1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_FORMAT_MEASURE1;

typedef struct{
    unsigned  VBLANKING_COUNT : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_format_measure2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_format_measure2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_FORMAT_MEASURE2;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_timestamp_curr0_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_timestamp_curr0_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_TIMESTAMP_CURR0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_timestamp_curr1_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_timestamp_curr1_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_TIMESTAMP_CURR1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_timestamp_prev0_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_timestamp_prev0_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_TIMESTAMP_PREV0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_timestamp_prev1_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_timestamp_prev1_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_TIMESTAMP_PREV1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_timestamp_curr0_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_timestamp_curr0_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_TIMESTAMP_CURR0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_timestamp_curr1_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_timestamp_curr1_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_TIMESTAMP_CURR1_EOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_timestamp_prev0_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_timestamp_prev0_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_TIMESTAMP_PREV0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_timestamp_prev1_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_timestamp_prev1_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_TIMESTAMP_PREV1_EOF;

typedef struct{
    unsigned  OVERFLOW_CTRL_EN : 1; /* 0:0 */
    unsigned  FORCE_OVERFLOW : 1; /* 1:1 */
    unsigned  OVERFLOW_CTRL_MODE : 2; /* 3:2 */
    unsigned  PADDING_ALL_ONE : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_error_recovery_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_error_recovery_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0;

typedef struct{
    unsigned  NUM_PADDING_PIXELS : 16; /* 15:0 */
    unsigned  NUM_PADDING_ROWS : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_error_recovery_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_error_recovery_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_ERROR_RECOVERY_CFG1;

typedef struct{
    unsigned  NUM_HBI_CYCLES : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  NUM_VBI_LINES : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_error_recovery_cfg2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_error_recovery_cfg2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_ERROR_RECOVERY_CFG2;

typedef struct{
    unsigned  MULTI_VCDT_EN : 2; /* 1:0 */
    unsigned  VC1 : 5; /* 6:2 */
    unsigned  DT1 : 6; /* 12:7 */
    unsigned  TS_COMB_VCDT_EN : 1; /* 13:13 */
    unsigned  VCDT_INFO_DIS : 2; /* 15:14 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_multi_vcdt_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_multi_vcdt_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_MULTI_VCDT_CFG0;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_byte_cntr_ping;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_byte_cntr_ping bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_BYTE_CNTR_PING;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_byte_cntr_pong;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi2_byte_cntr_pong bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_BYTE_CNTR_PONG;

typedef struct{
    unsigned  BYTE_CNTR_EN : 1; /* 0:0 */
    unsigned  FORMAT_MEASURE_EN : 1; /* 1:1 */
    unsigned  TIMESTAMP_EN : 1; /* 2:2 */
    unsigned  DROP_H_EN : 1; /* 3:3 */
    unsigned  DROP_V_EN : 1; /* 4:4 */
    unsigned  CROP_H_EN : 1; /* 5:5 */
    unsigned  CROP_V_EN : 1; /* 6:6 */
    unsigned  MISR_EN : 1; /* 7:7 */
    unsigned  CGC_MODE : 1; /* 8:8 */
    unsigned  PLAIN_ALIGNMENT : 1; /* 9:9 */
    unsigned  PLAIN_FORMAT : 2; /* 11:10 */
    unsigned  DECODE_FORMAT : 4; /* 15:12 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  DT_ID : 2; /* 28:27 */
    unsigned  EARLY_EOF_EN : 1; /* 29:29 */
    unsigned  PACKING_FORMAT : 1; /* 30:30 */
    unsigned  EN : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0;

typedef struct{
    unsigned  TIMESTAMP_STB_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG1;

typedef struct{
    unsigned  HALT_CMD : 2; /* 1:0 */
    unsigned  HALT_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CTRL;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_frame_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_frame_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_FRAME_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_frame_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_frame_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_FRAME_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_irq_subsample_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_irq_subsample_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_IRQ_SUBSAMPLE_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_irq_subsample_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_irq_subsample_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_IRQ_SUBSAMPLE_PERIOD;

typedef struct{
    unsigned  START_PIXEL : 16; /* 15:0 */
    unsigned  END_PIXEL : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_rpp_hcrop;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_rpp_hcrop bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_RPP_HCROP;

typedef struct{
    unsigned  START_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  END_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_rpp_vcrop;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_rpp_vcrop bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_RPP_VCROP;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_rpp_pix_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_rpp_pix_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_RPP_PIX_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_rpp_pix_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_rpp_pix_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_RPP_PIX_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_rpp_line_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_rpp_line_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_RPP_LINE_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_rpp_line_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_rpp_line_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_RPP_LINE_DROP_PERIOD;

typedef struct{
    unsigned  COMPONENT_SWAP_EN : 1; /* 0:0 */
    unsigned  ROUNDING_MODE : 2; /* 2:1 */
    unsigned  EN : 1; /* 3:3 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_yuv_chroma_conversion;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_yuv_chroma_conversion bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_YUV_CHROMA_CONVERSION;

typedef struct{
    unsigned  CSID_CLK_RST_STB : 1; /* 0:0 */
    unsigned  IFE_CLK_RST_STB : 1; /* 1:1 */
    unsigned  MISR_RST_STB : 1; /* 2:2 */
    unsigned  FORMAT_MEASURE_RST_STB : 1; /* 3:3 */
    unsigned  TIMESTAMP_RST_STB : 1; /* 4:4 */
    unsigned  FRAMEDROP_RST_STB : 1; /* 5:5 */
    unsigned  IRQ_SUBSAMPLE_RST_STB : 1; /* 6:6 */
    unsigned  BYTE_CNTR_RST_STB : 1; /* 7:7 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_rst_strobes;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_rst_strobes bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_RST_STROBES;

typedef struct{
    unsigned  HALT : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_STATUS;

typedef struct{
    unsigned  MISR_VAL_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_misr_val0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_misr_val0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_MISR_VAL0;

typedef struct{
    unsigned  MISR_VAL_63_32 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_misr_val1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_misr_val1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_MISR_VAL1;

typedef struct{
    unsigned  MISR_VAL_95_64 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_misr_val2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_misr_val2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_MISR_VAL2;

typedef struct{
    unsigned  MISR_VAL_127_96 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_misr_val3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_misr_val3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_MISR_VAL3;

typedef struct{
    unsigned  COUNTER_ENABLES : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_format_measure_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_format_measure_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_FORMAT_MEASURE_CFG0;

typedef struct{
    unsigned  NUM_PIX : 16; /* 15:0 */
    unsigned  NUM_LINES : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_format_measure_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_format_measure_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_FORMAT_MEASURE_CFG1;

typedef struct{
    unsigned  PIX_COUNT : 16; /* 15:0 */
    unsigned  LINE_COUNT : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_format_measure0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_format_measure0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_FORMAT_MEASURE0;

typedef struct{
    unsigned  HBLANKING_MIN : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  HBLANKING_MAX : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_format_measure1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_format_measure1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_FORMAT_MEASURE1;

typedef struct{
    unsigned  VBLANKING_COUNT : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_format_measure2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_format_measure2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_FORMAT_MEASURE2;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_timestamp_curr0_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_timestamp_curr0_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_TIMESTAMP_CURR0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_timestamp_curr1_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_timestamp_curr1_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_TIMESTAMP_CURR1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_timestamp_prev0_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_timestamp_prev0_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_TIMESTAMP_PREV0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_timestamp_prev1_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_timestamp_prev1_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_TIMESTAMP_PREV1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_timestamp_curr0_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_timestamp_curr0_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_TIMESTAMP_CURR0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_timestamp_curr1_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_timestamp_curr1_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_TIMESTAMP_CURR1_EOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_timestamp_prev0_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_timestamp_prev0_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_TIMESTAMP_PREV0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_timestamp_prev1_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_timestamp_prev1_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_TIMESTAMP_PREV1_EOF;

typedef struct{
    unsigned  OVERFLOW_CTRL_EN : 1; /* 0:0 */
    unsigned  FORCE_OVERFLOW : 1; /* 1:1 */
    unsigned  OVERFLOW_CTRL_MODE : 2; /* 3:2 */
    unsigned  PADDING_ALL_ONE : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_error_recovery_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_error_recovery_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0;

typedef struct{
    unsigned  NUM_PADDING_PIXELS : 16; /* 15:0 */
    unsigned  NUM_PADDING_ROWS : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_error_recovery_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_error_recovery_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_ERROR_RECOVERY_CFG1;

typedef struct{
    unsigned  NUM_HBI_CYCLES : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  NUM_VBI_LINES : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_error_recovery_cfg2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_error_recovery_cfg2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_ERROR_RECOVERY_CFG2;

typedef struct{
    unsigned  MULTI_VCDT_EN : 2; /* 1:0 */
    unsigned  VC1 : 5; /* 6:2 */
    unsigned  DT1 : 6; /* 12:7 */
    unsigned  TS_COMB_VCDT_EN : 1; /* 13:13 */
    unsigned  VCDT_INFO_DIS : 2; /* 15:14 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_multi_vcdt_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_multi_vcdt_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_MULTI_VCDT_CFG0;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_byte_cntr_ping;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_byte_cntr_ping bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_BYTE_CNTR_PING;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_byte_cntr_pong;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_rdi3_byte_cntr_pong bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_BYTE_CNTR_PONG;

typedef struct{
    unsigned  TEST_EN : 1; /* 0:0 */
    unsigned  FS_PKT_EN : 1; /* 1:1 */
    unsigned  FE_PKT_EN : 1; /* 2:2 */
    unsigned  PHY_SEL : 1; /* 3:3 */
    unsigned  NUM_ACTIVE_LANES : 2; /* 5:4 */
    unsigned  UNUSED0 : 2; /* 7:6 */
    unsigned  CYCLES_BETWEEN_PKTS : 10; /* 17:8 */
    unsigned  UNUSED1 : 2; /* 19:18 */
    unsigned  NUM_TRAIL_BYTES : 10; /* 29:20 */
    unsigned  UNUSED2 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CTRL;

typedef struct{
    unsigned  VC_NUM : 4; /* 3:0 */
    unsigned  UNUSED0 : 4; /* 7:4 */
    unsigned  NUM_ACTIVE_DTS : 2; /* 9:8 */
    unsigned  LINE_INTERLEAVING_MODE : 2; /* 11:10 */
    unsigned  UNUSED1 : 4; /* 15:12 */
    unsigned  NUM_FRAMES : 8; /* 23:16 */
    unsigned  UNUSED2 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_vc_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_vc_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_VC_CFG0;

typedef struct{
    unsigned  H_BLANKING_COUNT : 11; /* 10:0 */
    unsigned  UNUSED0 : 1; /* 11:11 */
    unsigned  V_BLANKING_COUNT : 10; /* 21:12 */
    unsigned  UNUSED1 : 2; /* 23:22 */
    unsigned  V_BLANK_FRAME_WIDTH_SEL : 2; /* 25:24 */
    unsigned  UNUSED2 : 6; /* 31:26 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_vc_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_vc_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_VC_CFG1;

typedef struct{
    unsigned  SEED : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_lfsr_seed;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_lfsr_seed bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_LFSR_SEED;

typedef struct{
    unsigned  FRAME_HEIGHT : 15; /* 14:0 */
    unsigned  UNUSED0 : 1; /* 15:15 */
    unsigned  FRAME_WIDTH : 15; /* 30:16 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_dt_0_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_dt_0_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_0_CFG_0;

typedef struct{
    unsigned  DATA_TYPE : 6; /* 5:0 */
    unsigned  UNUSED0 : 2; /* 7:6 */
    unsigned  ECC_XOR_MASK : 6; /* 13:8 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  CRC_XOR_MASK : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_dt_0_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_dt_0_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_0_CFG_1;

typedef struct{
    unsigned  PAYLOAD_MODE : 4; /* 3:0 */
    unsigned  USER_SPECIFIED_PAYLOAD : 8; /* 11:4 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  ENCODE_FORMAT : 4; /* 19:16 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_dt_0_cfg_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_dt_0_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_0_CFG_2;

typedef struct{
    unsigned  FRAME_HEIGHT : 15; /* 14:0 */
    unsigned  UNUSED0 : 1; /* 15:15 */
    unsigned  FRAME_WIDTH : 15; /* 30:16 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_dt_1_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_dt_1_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_1_CFG_0;

typedef struct{
    unsigned  DATA_TYPE : 6; /* 5:0 */
    unsigned  UNUSED0 : 2; /* 7:6 */
    unsigned  ECC_XOR_MASK : 6; /* 13:8 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  CRC_XOR_MASK : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_dt_1_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_dt_1_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_1_CFG_1;

typedef struct{
    unsigned  PAYLOAD_MODE : 4; /* 3:0 */
    unsigned  USER_SPECIFIED_PAYLOAD : 8; /* 11:4 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  ENCODE_FORMAT : 4; /* 19:16 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_dt_1_cfg_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_dt_1_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_1_CFG_2;

typedef struct{
    unsigned  FRAME_HEIGHT : 15; /* 14:0 */
    unsigned  UNUSED0 : 1; /* 15:15 */
    unsigned  FRAME_WIDTH : 15; /* 30:16 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_dt_2_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_dt_2_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_2_CFG_0;

typedef struct{
    unsigned  DATA_TYPE : 6; /* 5:0 */
    unsigned  UNUSED0 : 2; /* 7:6 */
    unsigned  ECC_XOR_MASK : 6; /* 13:8 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  CRC_XOR_MASK : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_dt_2_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_dt_2_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_2_CFG_1;

typedef struct{
    unsigned  PAYLOAD_MODE : 4; /* 3:0 */
    unsigned  USER_SPECIFIED_PAYLOAD : 8; /* 11:4 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  ENCODE_FORMAT : 4; /* 19:16 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_dt_2_cfg_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_dt_2_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_2_CFG_2;

typedef struct{
    unsigned  FRAME_HEIGHT : 15; /* 14:0 */
    unsigned  UNUSED0 : 1; /* 15:15 */
    unsigned  FRAME_WIDTH : 15; /* 30:16 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_dt_3_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_dt_3_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_3_CFG_0;

typedef struct{
    unsigned  DATA_TYPE : 6; /* 5:0 */
    unsigned  UNUSED0 : 2; /* 7:6 */
    unsigned  ECC_XOR_MASK : 6; /* 13:8 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  CRC_XOR_MASK : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_dt_3_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_dt_3_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_3_CFG_1;

typedef struct{
    unsigned  PAYLOAD_MODE : 4; /* 3:0 */
    unsigned  USER_SPECIFIED_PAYLOAD : 8; /* 11:4 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  ENCODE_FORMAT : 4; /* 19:16 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_dt_3_cfg_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_dt_3_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_DT_3_CFG_2;

typedef struct{
    unsigned  UNICOLOR_BAR_SEL : 3; /* 2:0 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  UNICOLOR_BAR_EN : 1; /* 4:4 */
    unsigned  SPLIT_EN : 1; /* 5:5 */
    unsigned  UNUSED1 : 2; /* 7:6 */
    unsigned  ROTATE_PERIOD : 6; /* 13:8 */
    unsigned  UNUSED2 : 18; /* 31:14 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_color_bars_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_color_bars_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_COLOR_BARS_CFG;

typedef struct{
    unsigned  MODE : 2; /* 1:0 */
    unsigned  PATTERN_SEL : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_color_box_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_color_box_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_COLOR_BOX_CFG;

typedef struct{
    unsigned  PIX_PATTERN : 3; /* 2:0 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  GAIN : 4; /* 7:4 */
    unsigned  NUM_NOISE_BITS : 4; /* 11:8 */
    unsigned  NOISE_EN : 1; /* 12:12 */
    unsigned  UNUSED1 : 19; /* 31:13 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_common_gen_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_common_gen_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_COMMON_GEN_CFG;

typedef struct{
    unsigned  MODE : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_cgen0_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_cgen0_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN0_CFG;

typedef struct{
    unsigned  X0 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_cgen0_x0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_cgen0_x0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN0_X0;

typedef struct{
    unsigned  X1 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_cgen0_x1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_cgen0_x1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN0_X1;

typedef struct{
    unsigned  X2 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_cgen0_x2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_cgen0_x2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN0_X2;

typedef struct{
    unsigned  XY : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_cgen0_xy;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_cgen0_xy bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN0_XY;

typedef struct{
    unsigned  Y1 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_cgen0_y1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_cgen0_y1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN0_Y1;

typedef struct{
    unsigned  Y2 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_cgen0_y2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_cgen0_y2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN0_Y2;

typedef struct{
    unsigned  MODE : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_cgen1_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_cgen1_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN1_CFG;

typedef struct{
    unsigned  X0 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_cgen1_x0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_cgen1_x0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN1_X0;

typedef struct{
    unsigned  X1 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_cgen1_x1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_cgen1_x1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN1_X1;

typedef struct{
    unsigned  X2 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_cgen1_x2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_cgen1_x2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN1_X2;

typedef struct{
    unsigned  XY : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_cgen1_xy;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_cgen1_xy bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN1_XY;

typedef struct{
    unsigned  Y1 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_cgen1_y1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_cgen1_y1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN1_Y1;

typedef struct{
    unsigned  Y2 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_cgen1_y2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_cgen1_y2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN1_Y2;

typedef struct{
    unsigned  MODE : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_cgen2_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_cgen2_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN2_CFG;

typedef struct{
    unsigned  X0 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_cgen2_x0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_cgen2_x0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN2_X0;

typedef struct{
    unsigned  X1 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_cgen2_x1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_cgen2_x1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN2_X1;

typedef struct{
    unsigned  X2 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_cgen2_x2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_cgen2_x2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN2_X2;

typedef struct{
    unsigned  XY : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_cgen2_xy;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_cgen2_xy bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN2_XY;

typedef struct{
    unsigned  Y1 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_cgen2_y1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_cgen2_y1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN2_Y1;

typedef struct{
    unsigned  Y2 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_cgen2_y2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_csid_tpg_cgen2_y2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CGEN2_Y2;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif0_hw_version;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif0_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif0_hw_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif0_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 19; /* 19:1 */
    unsigned  STRIPE_LOC : 2; /* 21:20 */
    unsigned  UNUSED1 : 2; /* 23:22 */
    unsigned  PIXEL_PATTERN : 3; /* 26:24 */
    unsigned  UNUSED2 : 5; /* 31:27 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif0_module_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif0_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_MODULE_CFG;

typedef struct{
    unsigned  IRQ_SUBSAMPLE_PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif0_period_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif0_period_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_PERIOD_CFG;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif0_irq_subsample_pattern_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif0_irq_subsample_pattern_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_IRQ_SUBSAMPLE_PATTERN_CFG;

typedef struct{
    unsigned  EPOCH0_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  EPOCH1_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif0_epoch_irq_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif0_epoch_irq_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_EPOCH_IRQ_CFG;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif0_debug_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif0_debug_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_DEBUG_1;

typedef struct{
    unsigned  FRAME_WIDTH : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FRAME_HEIGHT : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif0_debug_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif0_debug_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_DEBUG_0;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif0_test_bus_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif0_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif0_spare;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif0_spare bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif1_hw_version;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif1_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif1_hw_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif1_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 19; /* 19:1 */
    unsigned  STRIPE_LOC : 2; /* 21:20 */
    unsigned  UNUSED1 : 2; /* 23:22 */
    unsigned  PIXEL_PATTERN : 3; /* 26:24 */
    unsigned  UNUSED2 : 5; /* 31:27 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif1_module_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif1_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_MODULE_CFG;

typedef struct{
    unsigned  IRQ_SUBSAMPLE_PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif1_period_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif1_period_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_PERIOD_CFG;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif1_irq_subsample_pattern_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif1_irq_subsample_pattern_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_IRQ_SUBSAMPLE_PATTERN_CFG;

typedef struct{
    unsigned  EPOCH0_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  EPOCH1_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif1_epoch_irq_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif1_epoch_irq_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_EPOCH_IRQ_CFG;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif1_debug_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif1_debug_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_DEBUG_1;

typedef struct{
    unsigned  FRAME_WIDTH : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FRAME_HEIGHT : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif1_debug_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif1_debug_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_DEBUG_0;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif1_test_bus_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif1_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif1_spare;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif1_spare bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif2_hw_version;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif2_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif2_hw_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif2_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 19; /* 19:1 */
    unsigned  STRIPE_LOC : 2; /* 21:20 */
    unsigned  UNUSED1 : 2; /* 23:22 */
    unsigned  PIXEL_PATTERN : 3; /* 26:24 */
    unsigned  UNUSED2 : 5; /* 31:27 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif2_module_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif2_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_MODULE_CFG;

typedef struct{
    unsigned  IRQ_SUBSAMPLE_PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif2_period_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif2_period_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_PERIOD_CFG;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif2_irq_subsample_pattern_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif2_irq_subsample_pattern_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_IRQ_SUBSAMPLE_PATTERN_CFG;

typedef struct{
    unsigned  EPOCH0_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  EPOCH1_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif2_epoch_irq_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif2_epoch_irq_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_EPOCH_IRQ_CFG;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif2_debug_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif2_debug_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_DEBUG_1;

typedef struct{
    unsigned  FRAME_WIDTH : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FRAME_HEIGHT : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif2_debug_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif2_debug_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_DEBUG_0;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif2_test_bus_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif2_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif2_spare;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif2_spare bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif3_hw_version;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif3_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif3_hw_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif3_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 19; /* 19:1 */
    unsigned  STRIPE_LOC : 2; /* 21:20 */
    unsigned  UNUSED1 : 2; /* 23:22 */
    unsigned  PIXEL_PATTERN : 3; /* 26:24 */
    unsigned  UNUSED2 : 5; /* 31:27 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif3_module_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif3_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_MODULE_CFG;

typedef struct{
    unsigned  IRQ_SUBSAMPLE_PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif3_period_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif3_period_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_PERIOD_CFG;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif3_irq_subsample_pattern_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif3_irq_subsample_pattern_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_IRQ_SUBSAMPLE_PATTERN_CFG;

typedef struct{
    unsigned  EPOCH0_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  EPOCH1_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif3_epoch_irq_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif3_epoch_irq_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_EPOCH_IRQ_CFG;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif3_debug_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif3_debug_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_DEBUG_1;

typedef struct{
    unsigned  FRAME_WIDTH : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FRAME_HEIGHT : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif3_debug_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif3_debug_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_DEBUG_0;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif3_test_bus_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif3_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif3_spare;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_clc_camif3_spare bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_hw_version;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_HW_VERSION;

typedef struct{
    unsigned  CGC_OVERRIDE : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_input_if_cgc_override;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_input_if_cgc_override bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_CGC_OVERRIDE;

typedef struct{
    unsigned  COMP_REG_UPDATE_DONE : 4; /* 3:0 */
    unsigned  COMP_BUF_DONE : 4; /* 7:4 */
    unsigned  UNUSED0 : 22; /* 29:8 */
    unsigned  VIOLATION : 1; /* 30:30 */
    unsigned  IMAGE_SIZE_VIOLATION : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_input_if_irq_mask_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_input_if_irq_mask_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_MASK_0;

typedef struct{
    unsigned  WR_CLIENT_BUF_DONE : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_input_if_irq_mask_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_input_if_irq_mask_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_MASK_1;

typedef struct{
    unsigned  COMP_REG_UPDATE_DONE : 4; /* 3:0 */
    unsigned  COMP_BUF_DONE : 4; /* 7:4 */
    unsigned  UNUSED0 : 22; /* 29:8 */
    unsigned  VIOLATION : 1; /* 30:30 */
    unsigned  IMAGE_SIZE_VIOLATION : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_input_if_irq_clear_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_input_if_irq_clear_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_CLEAR_0;

typedef struct{
    unsigned  WR_CLIENT_BUF_DONE : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_input_if_irq_clear_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_input_if_irq_clear_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_CLEAR_1;

typedef struct{
    unsigned  COMP_REG_UPDATE_DONE : 4; /* 3:0 */
    unsigned  COMP_BUF_DONE : 4; /* 7:4 */
    unsigned  UNUSED0 : 22; /* 29:8 */
    unsigned  VIOLATION : 1; /* 30:30 */
    unsigned  IMAGE_SIZE_VIOLATION : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_input_if_irq_status_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_input_if_irq_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_STATUS_0;

typedef struct{
    unsigned  WR_CLIENT_BUF_DONE : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_input_if_irq_status_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_input_if_irq_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_STATUS_1;

typedef struct{
    unsigned  CLEAR : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  SET : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_input_if_irq_cmd;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_input_if_irq_cmd bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_CMD;

typedef struct{
    unsigned  CFG : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_input_if_frameheader_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_input_if_frameheader_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_0;

typedef struct{
    unsigned  CFG : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_input_if_frameheader_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_input_if_frameheader_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_1;

typedef struct{
    unsigned  CFG : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_input_if_frameheader_cfg_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_input_if_frameheader_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_2;

typedef struct{
    unsigned  CFG : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_input_if_frameheader_cfg_3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_input_if_frameheader_cfg_3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_3;

typedef struct{
    unsigned  COMP_REG_UPDATE_DONE : 4; /* 3:0 */
    unsigned  COMP_BUF_DONE : 4; /* 7:4 */
    unsigned  UNUSED0 : 22; /* 29:8 */
    unsigned  VIOLATION : 1; /* 30:30 */
    unsigned  IMAGE_SIZE_VIOLATION : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_input_if_irq_set_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_input_if_irq_set_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_SET_0;

typedef struct{
    unsigned  WR_CLIENT_BUF_DONE : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_input_if_irq_set_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_input_if_irq_set_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_INPUT_IF_IRQ_SET_1;

typedef struct{
    unsigned  PWR_ISO_ENABLE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_pwr_iso_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_pwr_iso_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PWR_ISO_CFG;

typedef struct{
    unsigned  OVERFLOW_CLEAR_CMD : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_status_clear;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_status_clear bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_STATUS_CLEAR;

typedef struct{
    unsigned  ERROR : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_violation_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_violation_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_VIOLATION_STATUS;

typedef struct{
    unsigned  ERROR : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_overflow_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_overflow_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_OVERFLOW_STATUS;

typedef struct{
    unsigned  ERROR : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_image_size_violation_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_image_size_violation_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_IMAGE_SIZE_VIOLATION_STATUS;

typedef struct{
    unsigned  CNTR_START_CMD : 1; /* 0:0 */
    unsigned  CNTR_STOP_CMD : 1; /* 1:1 */
    unsigned  CONTINUOUS_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  EVENT_SEL : 3; /* 6:4 */
    unsigned  UNUSED1 : 1; /* 7:7 */
    unsigned  CLIENT_SEL : 5; /* 12:8 */
    unsigned  UNUSED2 : 3; /* 15:13 */
    unsigned  WINDOW_START_SEL : 4; /* 19:16 */
    unsigned  WINDOW_END_SEL : 4; /* 23:20 */
    unsigned  NUM_WINDOW : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_perf_count_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_perf_count_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_0;

typedef struct{
    unsigned  CNTR_START_CMD : 1; /* 0:0 */
    unsigned  CNTR_STOP_CMD : 1; /* 1:1 */
    unsigned  CONTINUOUS_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  EVENT_SEL : 3; /* 6:4 */
    unsigned  UNUSED1 : 1; /* 7:7 */
    unsigned  CLIENT_SEL : 5; /* 12:8 */
    unsigned  UNUSED2 : 3; /* 15:13 */
    unsigned  WINDOW_START_SEL : 4; /* 19:16 */
    unsigned  WINDOW_END_SEL : 4; /* 23:20 */
    unsigned  NUM_WINDOW : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_perf_count_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_perf_count_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_1;

typedef struct{
    unsigned  CNTR_START_CMD : 1; /* 0:0 */
    unsigned  CNTR_STOP_CMD : 1; /* 1:1 */
    unsigned  CONTINUOUS_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  EVENT_SEL : 3; /* 6:4 */
    unsigned  UNUSED1 : 1; /* 7:7 */
    unsigned  CLIENT_SEL : 5; /* 12:8 */
    unsigned  UNUSED2 : 3; /* 15:13 */
    unsigned  WINDOW_START_SEL : 4; /* 19:16 */
    unsigned  WINDOW_END_SEL : 4; /* 23:20 */
    unsigned  NUM_WINDOW : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_perf_count_cfg_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_perf_count_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_2;

typedef struct{
    unsigned  CNTR_START_CMD : 1; /* 0:0 */
    unsigned  CNTR_STOP_CMD : 1; /* 1:1 */
    unsigned  CONTINUOUS_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  EVENT_SEL : 3; /* 6:4 */
    unsigned  UNUSED1 : 1; /* 7:7 */
    unsigned  CLIENT_SEL : 5; /* 12:8 */
    unsigned  UNUSED2 : 3; /* 15:13 */
    unsigned  WINDOW_START_SEL : 4; /* 19:16 */
    unsigned  WINDOW_END_SEL : 4; /* 23:20 */
    unsigned  NUM_WINDOW : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_perf_count_cfg_3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_perf_count_cfg_3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_CFG_3;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_perf_count_val_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_perf_count_val_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_VAL_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_perf_count_val_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_perf_count_val_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_VAL_1;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_perf_count_val_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_perf_count_val_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_VAL_2;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_perf_count_val_3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_perf_count_val_3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_VAL_3;

typedef struct{
    unsigned  DONE : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_perf_count_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_perf_count_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_PERF_COUNT_STATUS;

typedef struct{
    unsigned  MISR_0_EN : 1; /* 0:0 */
    unsigned  MISR_1_EN : 1; /* 1:1 */
    unsigned  UNUSED0 : 14; /* 15:2 */
    unsigned  MISR_0_SAMPLE_MODE : 1; /* 16:16 */
    unsigned  MISR_1_SAMPLE_MODE : 1; /* 17:17 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_misr_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_misr_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_MISR_CFG_0;

typedef struct{
    unsigned  MISR_0_ID : 8; /* 7:0 */
    unsigned  MISR_1_ID : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_misr_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_misr_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_MISR_CFG_1;

typedef struct{
    unsigned  MISR_SEL : 4; /* 3:0 */
    unsigned  WORD_SEL : 3; /* 6:4 */
    unsigned  UNUSED0 : 25; /* 31:7 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_misr_rd_sel;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_misr_rd_sel bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_MISR_RD_SEL;

typedef struct{
    unsigned  RST : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_misr_rst;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_misr_rst bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_MISR_RST;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_misr_val;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_misr_val bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_MISR_VAL;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_debug_status_top_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_debug_status_top_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_DEBUG_STATUS_TOP_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_debug_status_top_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_debug_status_top_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_DEBUG_STATUS_TOP_0;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SOURCE_SEL : 8; /* 11:4 */
    unsigned  TEST_BUS_INTERNAL_SEL : 8; /* 19:12 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_test_bus_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_spare;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_spare bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_SPARE;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  VIRTUALFRAME_EN : 1; /* 1:1 */
    unsigned  FRAMEHEADER_EN : 1; /* 2:2 */
    unsigned  ADDR_REUSE_EN : 1; /* 3:3 */
    unsigned  AUTO_RECOVERY_EN : 1; /* 4:4 */
    unsigned  UNUSED0 : 11; /* 15:5 */
    unsigned  MODE : 2; /* 17:16 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_0_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_0_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_0_addr_image;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_0_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_ADDR_IMAGE;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_0_addr_frame_incr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_0_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_ADDR_FRAME_INCR;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_0_image_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_0_image_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_IMAGE_CFG_0;

typedef struct{
    unsigned  X_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_0_image_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_0_image_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_IMAGE_CFG_1;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_0_image_cfg_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_0_image_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_IMAGE_CFG_2;

typedef struct{
    unsigned  FORMAT : 4; /* 3:0 */
    unsigned  ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_0_packer_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_0_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_PACKER_CFG;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_0_bw_limit;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_0_bw_limit bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_BW_LIMIT;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_0_addr_frame_header;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_0_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_0_addr_frame_header_incr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_0_addr_frame_header_incr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_ADDR_FRAME_HEADER_INCR;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_0_frame_header_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_0_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_FRAME_HEADER_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  LINE_COUNT : 16; /* 19:4 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_0_line_done_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_0_line_done_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_LINE_DONE_CFG;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_0_irq_subsample_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_0_irq_subsample_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_0_irq_subsample_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_0_irq_subsample_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_1;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_0_framedrop_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_0_framedrop_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_FRAMEDROP_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_0_framedrop_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_0_framedrop_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_FRAMEDROP_CFG_1;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_0_system_cache_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_0_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_0_burst_limit_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_0_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_BURST_LIMIT_CFG;

typedef struct{
    unsigned  LAST_COMSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_0_addr_status_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_0_addr_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_ADDR_STATUS_0;

typedef struct{
    unsigned  LAST_COMSUMED_FRAMEHEADER_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_0_addr_status_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_0_addr_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_ADDR_STATUS_1;

typedef struct{
    unsigned  IMAGE_ADDR_FIFO_WORD_CNT : 3; /* 2:0 */
    unsigned  UNUSED0 : 3; /* 5:3 */
    unsigned  FH_ADDR_FIFO_WORD_CNT : 3; /* 8:6 */
    unsigned  UNUSED1 : 23; /* 31:9 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_0_addr_status_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_0_addr_status_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_ADDR_STATUS_2;

typedef struct{
    unsigned  CURR_FRAME_CLIENT_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_0_addr_status_3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_0_addr_status_3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_ADDR_STATUS_3;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_0_debug_status_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_0_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_0_debug_status_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_0_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_0_debug_status_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_0_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_0_DEBUG_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  VIRTUALFRAME_EN : 1; /* 1:1 */
    unsigned  FRAMEHEADER_EN : 1; /* 2:2 */
    unsigned  ADDR_REUSE_EN : 1; /* 3:3 */
    unsigned  AUTO_RECOVERY_EN : 1; /* 4:4 */
    unsigned  UNUSED0 : 11; /* 15:5 */
    unsigned  MODE : 2; /* 17:16 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_1_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_1_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_1_addr_image;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_1_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_ADDR_IMAGE;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_1_addr_frame_incr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_1_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_ADDR_FRAME_INCR;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_1_image_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_1_image_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_IMAGE_CFG_0;

typedef struct{
    unsigned  X_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_1_image_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_1_image_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_IMAGE_CFG_1;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_1_image_cfg_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_1_image_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_IMAGE_CFG_2;

typedef struct{
    unsigned  FORMAT : 4; /* 3:0 */
    unsigned  ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_1_packer_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_1_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_PACKER_CFG;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_1_bw_limit;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_1_bw_limit bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_BW_LIMIT;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_1_addr_frame_header;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_1_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_1_addr_frame_header_incr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_1_addr_frame_header_incr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_ADDR_FRAME_HEADER_INCR;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_1_frame_header_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_1_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_FRAME_HEADER_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  LINE_COUNT : 16; /* 19:4 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_1_line_done_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_1_line_done_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_LINE_DONE_CFG;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_1_irq_subsample_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_1_irq_subsample_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_1_irq_subsample_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_1_irq_subsample_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_1;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_1_framedrop_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_1_framedrop_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_FRAMEDROP_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_1_framedrop_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_1_framedrop_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_FRAMEDROP_CFG_1;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_1_system_cache_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_1_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_1_burst_limit_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_1_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_BURST_LIMIT_CFG;

typedef struct{
    unsigned  LAST_COMSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_1_addr_status_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_1_addr_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_ADDR_STATUS_0;

typedef struct{
    unsigned  LAST_COMSUMED_FRAMEHEADER_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_1_addr_status_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_1_addr_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_ADDR_STATUS_1;

typedef struct{
    unsigned  IMAGE_ADDR_FIFO_WORD_CNT : 3; /* 2:0 */
    unsigned  UNUSED0 : 3; /* 5:3 */
    unsigned  FH_ADDR_FIFO_WORD_CNT : 3; /* 8:6 */
    unsigned  UNUSED1 : 23; /* 31:9 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_1_addr_status_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_1_addr_status_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_ADDR_STATUS_2;

typedef struct{
    unsigned  CURR_FRAME_CLIENT_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_1_addr_status_3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_1_addr_status_3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_ADDR_STATUS_3;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_1_debug_status_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_1_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_1_debug_status_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_1_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_1_debug_status_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_1_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_1_DEBUG_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  VIRTUALFRAME_EN : 1; /* 1:1 */
    unsigned  FRAMEHEADER_EN : 1; /* 2:2 */
    unsigned  ADDR_REUSE_EN : 1; /* 3:3 */
    unsigned  AUTO_RECOVERY_EN : 1; /* 4:4 */
    unsigned  UNUSED0 : 11; /* 15:5 */
    unsigned  MODE : 2; /* 17:16 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_2_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_2_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_2_addr_image;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_2_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_ADDR_IMAGE;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_2_addr_frame_incr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_2_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_ADDR_FRAME_INCR;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_2_image_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_2_image_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_IMAGE_CFG_0;

typedef struct{
    unsigned  X_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_2_image_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_2_image_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_IMAGE_CFG_1;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_2_image_cfg_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_2_image_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_IMAGE_CFG_2;

typedef struct{
    unsigned  FORMAT : 4; /* 3:0 */
    unsigned  ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_2_packer_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_2_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_PACKER_CFG;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_2_bw_limit;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_2_bw_limit bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_BW_LIMIT;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_2_addr_frame_header;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_2_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_2_addr_frame_header_incr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_2_addr_frame_header_incr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_ADDR_FRAME_HEADER_INCR;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_2_frame_header_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_2_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_FRAME_HEADER_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  LINE_COUNT : 16; /* 19:4 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_2_line_done_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_2_line_done_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_LINE_DONE_CFG;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_2_irq_subsample_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_2_irq_subsample_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_2_irq_subsample_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_2_irq_subsample_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_1;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_2_framedrop_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_2_framedrop_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_FRAMEDROP_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_2_framedrop_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_2_framedrop_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_FRAMEDROP_CFG_1;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_2_system_cache_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_2_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_2_burst_limit_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_2_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_BURST_LIMIT_CFG;

typedef struct{
    unsigned  LAST_COMSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_2_addr_status_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_2_addr_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_ADDR_STATUS_0;

typedef struct{
    unsigned  LAST_COMSUMED_FRAMEHEADER_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_2_addr_status_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_2_addr_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_ADDR_STATUS_1;

typedef struct{
    unsigned  IMAGE_ADDR_FIFO_WORD_CNT : 3; /* 2:0 */
    unsigned  UNUSED0 : 3; /* 5:3 */
    unsigned  FH_ADDR_FIFO_WORD_CNT : 3; /* 8:6 */
    unsigned  UNUSED1 : 23; /* 31:9 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_2_addr_status_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_2_addr_status_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_ADDR_STATUS_2;

typedef struct{
    unsigned  CURR_FRAME_CLIENT_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_2_addr_status_3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_2_addr_status_3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_ADDR_STATUS_3;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_2_debug_status_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_2_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_2_debug_status_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_2_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_2_debug_status_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_2_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_2_DEBUG_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  VIRTUALFRAME_EN : 1; /* 1:1 */
    unsigned  FRAMEHEADER_EN : 1; /* 2:2 */
    unsigned  ADDR_REUSE_EN : 1; /* 3:3 */
    unsigned  AUTO_RECOVERY_EN : 1; /* 4:4 */
    unsigned  UNUSED0 : 11; /* 15:5 */
    unsigned  MODE : 2; /* 17:16 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_3_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_3_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_3_addr_image;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_3_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_ADDR_IMAGE;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_3_addr_frame_incr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_3_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_ADDR_FRAME_INCR;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_3_image_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_3_image_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_IMAGE_CFG_0;

typedef struct{
    unsigned  X_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_3_image_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_3_image_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_IMAGE_CFG_1;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_3_image_cfg_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_3_image_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_IMAGE_CFG_2;

typedef struct{
    unsigned  FORMAT : 4; /* 3:0 */
    unsigned  ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_3_packer_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_3_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_PACKER_CFG;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_3_bw_limit;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_3_bw_limit bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_BW_LIMIT;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_3_addr_frame_header;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_3_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_3_addr_frame_header_incr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_3_addr_frame_header_incr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_ADDR_FRAME_HEADER_INCR;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_3_frame_header_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_3_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_FRAME_HEADER_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  LINE_COUNT : 16; /* 19:4 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_3_line_done_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_3_line_done_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_LINE_DONE_CFG;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_3_irq_subsample_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_3_irq_subsample_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_3_irq_subsample_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_3_irq_subsample_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_1;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_3_framedrop_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_3_framedrop_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_FRAMEDROP_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_3_framedrop_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_3_framedrop_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_FRAMEDROP_CFG_1;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_3_system_cache_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_3_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_3_burst_limit_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_3_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_BURST_LIMIT_CFG;

typedef struct{
    unsigned  LAST_COMSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_3_addr_status_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_3_addr_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_ADDR_STATUS_0;

typedef struct{
    unsigned  LAST_COMSUMED_FRAMEHEADER_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_3_addr_status_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_3_addr_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_ADDR_STATUS_1;

typedef struct{
    unsigned  IMAGE_ADDR_FIFO_WORD_CNT : 3; /* 2:0 */
    unsigned  UNUSED0 : 3; /* 5:3 */
    unsigned  FH_ADDR_FIFO_WORD_CNT : 3; /* 8:6 */
    unsigned  UNUSED1 : 23; /* 31:9 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_3_addr_status_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_3_addr_status_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_ADDR_STATUS_2;

typedef struct{
    unsigned  CURR_FRAME_CLIENT_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_3_addr_status_3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_3_addr_status_3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_ADDR_STATUS_3;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_3_debug_status_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_3_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_3_debug_status_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_3_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_3_debug_status_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite3_bus_wr_client_3_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_BUS_WR_CLIENT_3_DEBUG_STATUS_1;

typedef struct{
    unsigned  REVISION : 16; /* 15:0 */
    unsigned  MINOR_VERSION : 12; /* 27:16 */
    unsigned  MAJOR_VERSION : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_hw_version;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_HW_VERSION;

typedef struct{
    unsigned  STEP : 8; /* 7:0 */
    unsigned  TIER : 8; /* 15:8 */
    unsigned  GENERATION : 8; /* 23:16 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_titan_version;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_titan_version bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_TITAN_VERSION;

typedef struct{
    unsigned  NUM_OF_BUS_CLIENTS : 3; /* 2:0 */
    unsigned  MAIN_LINE_BUFFER_FEATURE : 16; /* 18:3 */
    unsigned  UNUSED0 : 12; /* 30:19 */
    unsigned  INPUT_FORMAT_FEATURE : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_hw_capability;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_hw_capability bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_HW_CAPABILITY;

typedef struct{
    unsigned  CORE_HW_RST : 1; /* 0:0 */
    unsigned  CORE_SW_RST : 1; /* 1:1 */
    unsigned  RDI0_HW_RST : 1; /* 2:2 */
    unsigned  RDI1_HW_RST : 1; /* 3:3 */
    unsigned  RDI2_HW_RST : 1; /* 4:4 */
    unsigned  RDI3_HW_RST : 1; /* 5:5 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_rst_cmd;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_rst_cmd bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_RST_CMD;

typedef struct{
    unsigned  CAMIF_CLK_CGC_OVERRIDE : 1; /* 0:0 */
    unsigned  WE_CORE_CLK_CGC_OVERRIDE : 1; /* 1:1 */
    unsigned  TOP_CORE_CLK_CGC_OVERRIDE : 1; /* 2:2 */
    unsigned  CSID_CORE_CLK_CGC_OVERRIDE : 1; /* 3:3 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_core_clk_cgc_override_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_core_clk_cgc_override_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_CORE_CLK_CGC_OVERRIDE_0;

typedef struct{
    unsigned  AHB_CLK_CGC_OVERRIDE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_ahb_clk_cgc_override;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_ahb_clk_cgc_override bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_AHB_CLK_CGC_OVERRIDE;

typedef struct{
    unsigned  NOC_CLK_CGC_OVERRIDE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_noc_clk_cgc_override;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_noc_clk_cgc_override bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_NOC_CLK_CGC_OVERRIDE;

typedef struct{
    unsigned  RDI0_UPDATE : 1; /* 0:0 */
    unsigned  RDI1_UPDATE : 1; /* 1:1 */
    unsigned  RDI2_UPDATE : 1; /* 2:2 */
    unsigned  RDI3_UPDATE : 1; /* 3:3 */
    unsigned  RDI0_UPDATE_IMD : 1; /* 4:4 */
    unsigned  RDI1_UPDATE_IMD : 1; /* 5:5 */
    unsigned  RDI2_UPDATE_IMD : 1; /* 6:6 */
    unsigned  RDI3_UPDATE_IMD : 1; /* 7:7 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_reg_update_cmd;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_reg_update_cmd bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_REG_UPDATE_CMD;

typedef struct{
    unsigned  CLEAR : 1; /* 0:0 */
    unsigned  SET : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_irq_cmd;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_irq_cmd bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CMD;

typedef struct{
    unsigned  RDI0_OVERFLOW_IRQ_MASK : 1; /* 0:0 */
    unsigned  RDI1_OVERFLOW_IRQ_MASK : 1; /* 1:1 */
    unsigned  RDI2_OVERFLOW_IRQ_MASK : 1; /* 2:2 */
    unsigned  RDI3_OVERFLOW_IRQ_MASK : 1; /* 3:3 */
    unsigned  BUS_WR_IRQ_MASK : 1; /* 4:4 */
    unsigned  RDI0_FRAME_DROP_IRQ_MASK : 1; /* 5:5 */
    unsigned  RDI1_FRAME_DROP_IRQ_MASK : 1; /* 6:6 */
    unsigned  RDI2_FRAME_DROP_IRQ_MASK : 1; /* 7:7 */
    unsigned  RDI3_FRAME_DROP_IRQ_MASK : 1; /* 8:8 */
    unsigned  UNUSED0 : 8; /* 16:9 */
    unsigned  RST_DONE_IRQ_MASK : 1; /* 17:17 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_irq_mask_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_irq_mask_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_0;

typedef struct{
    unsigned  RDI0_CAMIF_SOF_IRQ_MASK : 1; /* 0:0 */
    unsigned  RDI0_CAMIF_EOF_IRQ_MASK : 1; /* 1:1 */
    unsigned  RDI0_CAMIF_EPOCH0_IRQ_MASK : 1; /* 2:2 */
    unsigned  RDI0_CAMIF_EPOCH1_IRQ_MASK : 1; /* 3:3 */
    unsigned  RDI1_CAMIF_SOF_IRQ_MASK : 1; /* 4:4 */
    unsigned  RDI1_CAMIF_EOF_IRQ_MASK : 1; /* 5:5 */
    unsigned  RDI1_CAMIF_EPOCH0_IRQ_MASK : 1; /* 6:6 */
    unsigned  RDI1_CAMIF_EPOCH1_IRQ_MASK : 1; /* 7:7 */
    unsigned  RDI2_CAMIF_SOF_IRQ_MASK : 1; /* 8:8 */
    unsigned  RDI2_CAMIF_EOF_IRQ_MASK : 1; /* 9:9 */
    unsigned  RDI2_CAMIF_EPOCH0_IRQ_MASK : 1; /* 10:10 */
    unsigned  RDI2_CAMIF_EPOCH1_IRQ_MASK : 1; /* 11:11 */
    unsigned  RDI3_CAMIF_SOF_IRQ_MASK : 1; /* 12:12 */
    unsigned  RDI3_CAMIF_EOF_IRQ_MASK : 1; /* 13:13 */
    unsigned  RDI3_CAMIF_EPOCH0_IRQ_MASK : 1; /* 14:14 */
    unsigned  RDI3_CAMIF_EPOCH1_IRQ_MASK : 1; /* 15:15 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_irq_mask_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_irq_mask_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_1;

typedef struct{
    unsigned  UNUSED0 : 8; /* 7:0 */
    unsigned  RDI0_CAMIF_VIOLATION_IRQ_MASK : 1; /* 8:8 */
    unsigned  RDI1_CAMIF_VIOLATION_IRQ_MASK : 1; /* 9:9 */
    unsigned  RDI2_CAMIF_VIOLATION_IRQ_MASK : 1; /* 10:10 */
    unsigned  RDI3_CAMIF_VIOLATION_IRQ_MASK : 1; /* 11:11 */
    unsigned  DIAG_VIOLATION_IRQ_MASK : 1; /* 12:12 */
    unsigned  UNUSED1 : 19; /* 31:13 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_irq_mask_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_irq_mask_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_MASK_2;

typedef struct{
    unsigned  RDI0_OVERFLOW_IRQ_CLEAR : 1; /* 0:0 */
    unsigned  RDI1_OVERFLOW_IRQ_CLEAR : 1; /* 1:1 */
    unsigned  RDI2_OVERFLOW_IRQ_CLEAR : 1; /* 2:2 */
    unsigned  RDI3_OVERFLOW_IRQ_CLEAR : 1; /* 3:3 */
    unsigned  BUS_WR_IRQ_CLEAR : 1; /* 4:4 */
    unsigned  RDI0_FRAME_DROP_IRQ_CLEAR : 1; /* 5:5 */
    unsigned  RDI1_FRAME_DROP_IRQ_CLEAR : 1; /* 6:6 */
    unsigned  RDI2_FRAME_DROP_IRQ_CLEAR : 1; /* 7:7 */
    unsigned  RDI3_FRAME_DROP_IRQ_CLEAR : 1; /* 8:8 */
    unsigned  UNUSED0 : 8; /* 16:9 */
    unsigned  RST_DONE_IRQ_CLEAR : 1; /* 17:17 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_irq_clear_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_irq_clear_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_0;

typedef struct{
    unsigned  RDI0_CAMIF_SOF_IRQ_CLEAR : 1; /* 0:0 */
    unsigned  RDI0_CAMIF_EOF_IRQ_CLEAR : 1; /* 1:1 */
    unsigned  RDI0_CAMIF_EPOCH0_IRQ_CLEAR : 1; /* 2:2 */
    unsigned  RDI0_CAMIF_EPOCH1_IRQ_CLEAR : 1; /* 3:3 */
    unsigned  RDI1_CAMIF_SOF_IRQ_CLEAR : 1; /* 4:4 */
    unsigned  RDI1_CAMIF_EOF_IRQ_CLEAR : 1; /* 5:5 */
    unsigned  RDI1_CAMIF_EPOCH0_IRQ_CLEAR : 1; /* 6:6 */
    unsigned  RDI1_CAMIF_EPOCH1_IRQ_CLEAR : 1; /* 7:7 */
    unsigned  RDI2_CAMIF_SOF_IRQ_CLEAR : 1; /* 8:8 */
    unsigned  RDI2_CAMIF_EOF_IRQ_CLEAR : 1; /* 9:9 */
    unsigned  RDI2_CAMIF_EPOCH0_IRQ_CLEAR : 1; /* 10:10 */
    unsigned  RDI2_CAMIF_EPOCH1_IRQ_CLEAR : 1; /* 11:11 */
    unsigned  RDI3_CAMIF_SOF_IRQ_CLEAR : 1; /* 12:12 */
    unsigned  RDI3_CAMIF_EOF_IRQ_CLEAR : 1; /* 13:13 */
    unsigned  RDI3_CAMIF_EPOCH0_IRQ_CLEAR : 1; /* 14:14 */
    unsigned  RDI3_CAMIF_EPOCH1_IRQ_CLEAR : 1; /* 15:15 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_irq_clear_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_irq_clear_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_1;

typedef struct{
    unsigned  UNUSED0 : 8; /* 7:0 */
    unsigned  RDI0_CAMIF_VIOLATION_IRQ_CLEAR : 1; /* 8:8 */
    unsigned  RDI1_CAMIF_VIOLATION_IRQ_CLEAR : 1; /* 9:9 */
    unsigned  RDI2_CAMIF_VIOLATION_IRQ_CLEAR : 1; /* 10:10 */
    unsigned  RDI3_CAMIF_VIOLATION_IRQ_CLEAR : 1; /* 11:11 */
    unsigned  DIAG_VIOLATION_IRQ_CLEAR : 1; /* 12:12 */
    unsigned  UNUSED1 : 19; /* 31:13 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_irq_clear_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_irq_clear_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_CLEAR_2;

typedef struct{
    unsigned  RDI0_OVERFLOW_IRQ : 1; /* 0:0 */
    unsigned  RDI1_OVERFLOW_IRQ : 1; /* 1:1 */
    unsigned  RDI2_OVERFLOW_IRQ : 1; /* 2:2 */
    unsigned  RDI3_OVERFLOW_IRQ : 1; /* 3:3 */
    unsigned  BUS_WR_IRQ : 1; /* 4:4 */
    unsigned  RDI0_FRAME_DROP_IRQ : 1; /* 5:5 */
    unsigned  RDI1_FRAME_DROP_IRQ : 1; /* 6:6 */
    unsigned  RDI2_FRAME_DROP_IRQ : 1; /* 7:7 */
    unsigned  RDI3_FRAME_DROP_IRQ : 1; /* 8:8 */
    unsigned  UNUSED0 : 8; /* 16:9 */
    unsigned  RST_DONE_IRQ : 1; /* 17:17 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_irq_status_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_irq_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_0;

typedef struct{
    unsigned  RDI0_CAMIF_SOF_IRQ_STATUS : 1; /* 0:0 */
    unsigned  RDI0_CAMIF_EOF_IRQ_STATUS : 1; /* 1:1 */
    unsigned  RDI0_CAMIF_EPOCH0_IRQ_STATUS : 1; /* 2:2 */
    unsigned  RDI0_CAMIF_EPOCH1_IRQ_STATUS : 1; /* 3:3 */
    unsigned  RDI1_CAMIF_SOF_IRQ_STATUS : 1; /* 4:4 */
    unsigned  RDI1_CAMIF_EOF_IRQ_STATUS : 1; /* 5:5 */
    unsigned  RDI1_CAMIF_EPOCH0_IRQ_STATUS : 1; /* 6:6 */
    unsigned  RDI1_CAMIF_EPOCH1_IRQ_STATUS : 1; /* 7:7 */
    unsigned  RDI2_CAMIF_SOF_IRQ_STATUS : 1; /* 8:8 */
    unsigned  RDI2_CAMIF_EOF_IRQ_STATUS : 1; /* 9:9 */
    unsigned  RDI2_CAMIF_EPOCH0_IRQ_STATUS : 1; /* 10:10 */
    unsigned  RDI2_CAMIF_EPOCH1_IRQ_STATUS : 1; /* 11:11 */
    unsigned  RDI3_CAMIF_SOF_IRQ_STATUS : 1; /* 12:12 */
    unsigned  RDI3_CAMIF_EOF_IRQ_STATUS : 1; /* 13:13 */
    unsigned  RDI3_CAMIF_EPOCH0_IRQ_STATUS : 1; /* 14:14 */
    unsigned  RDI3_CAMIF_EPOCH1_IRQ_STATUS : 1; /* 15:15 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_irq_status_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_irq_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_1;

typedef struct{
    unsigned  UNUSED0 : 8; /* 7:0 */
    unsigned  RDI0_CAMIF_VIOLATION_IRQ_STATUS : 1; /* 8:8 */
    unsigned  RDI1_CAMIF_VIOLATION_IRQ_STATUS : 1; /* 9:9 */
    unsigned  RDI2_CAMIF_VIOLATION_IRQ_STATUS : 1; /* 10:10 */
    unsigned  RDI3_CAMIF_VIOLATION_IRQ_STATUS : 1; /* 11:11 */
    unsigned  DIAG_VIOLATION_IRQ_STATUS : 1; /* 12:12 */
    unsigned  UNUSED1 : 19; /* 31:13 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_irq_status_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_irq_status_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_STATUS_2;

typedef struct{
    unsigned  UNUSED0 : 4; /* 3:0 */
    unsigned  BUS_WR_IRQ_SET : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_irq_set;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_irq_set bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_IRQ_SET;

typedef struct{
    unsigned  RDI0_FRM_CNT_EN : 1; /* 0:0 */
    unsigned  RDI1_FRM_CNT_EN : 1; /* 1:1 */
    unsigned  RDI2_FRM_CNT_EN : 1; /* 2:2 */
    unsigned  RDI3_FRM_CNT_EN : 1; /* 3:3 */
    unsigned  SENSOR_SEL : 2; /* 5:4 */
    unsigned  DIAG_EN : 1; /* 6:6 */
    unsigned  UNUSED0 : 25; /* 31:7 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_diag_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_diag_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DIAG_CFG;

typedef struct{
    unsigned  SENSOR_HBI : 14; /* 13:0 */
    unsigned  SENSOR_NEQ_HBI : 1; /* 14:14 */
    unsigned  SENSOR_HBI_MIN_ERROR : 1; /* 15:15 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_diag_sensor_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_diag_sensor_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DIAG_SENSOR_STATUS;

typedef struct{
    unsigned  RDI0_CAMIF_FRM_CNT : 8; /* 7:0 */
    unsigned  RDI1_CAMIF_FRM_CNT : 8; /* 15:8 */
    unsigned  RDI2_CAMIF_FRM_CNT : 8; /* 23:16 */
    unsigned  RDI3_CAMIF_FRM_CNT : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_diag_sensor_frm_cnt_status_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_diag_sensor_frm_cnt_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_debug_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_debug_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DEBUG_0;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_spare;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_spare bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_SPARE;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_scratch;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_scratch bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_SCRATCH;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_debug_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_debug_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DEBUG_1;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_debug_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_debug_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DEBUG_2;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_debug_3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_debug_3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DEBUG_3;

typedef struct{
    unsigned  DEBUG_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_debug_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_top_debug_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DEBUG_CFG;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_hw_version;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_HW_VERSION;

typedef struct{
    unsigned  CGC_MODE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CFG0;

typedef struct{
    unsigned  GLOBAL_HALT_CMD : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CTRL;

typedef struct{
    unsigned  IFE_CLK_DOMAIN : 1; /* 0:0 */
    unsigned  PHY_CLK_DOMAIN : 1; /* 1:1 */
    unsigned  CSID_CLK_DOMAIN : 1; /* 2:2 */
    unsigned  SW_REGS : 1; /* 3:3 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_reset;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_reset bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RESET;

typedef struct{
    unsigned  RST_STROBES : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rst_strobes;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rst_strobes bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RST_STROBES;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 24; /* 27:4 */
    unsigned  DOMAIN_SEL : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_test_bus_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TEST_BUS_CTRL;

typedef struct{
    unsigned  STATUS_VEC : 28; /* 27:0 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_irq_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_irq_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_IRQ_STATUS;

typedef struct{
    unsigned  MASK_VEC : 28; /* 27:0 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_irq_mask;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_irq_mask bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_IRQ_MASK;

typedef struct{
    unsigned  CLEAR_VEC : 28; /* 27:0 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_irq_clear;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_irq_clear bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_IRQ_CLEAR;

typedef struct{
    unsigned  SET_VEC : 28; /* 27:0 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_irq_set;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_irq_set bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_IRQ_SET;

typedef struct{
    unsigned  STATUS_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_irq_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_irq_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_IRQ_STATUS;

typedef struct{
    unsigned  MASK_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_irq_mask;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_irq_mask bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_IRQ_MASK;

typedef struct{
    unsigned  CLEAR_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_irq_clear;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_irq_clear bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_IRQ_CLEAR;

typedef struct{
    unsigned  SET_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_irq_set;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_irq_set bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_IRQ_SET;

typedef struct{
    unsigned  STATUS_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_irq_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_irq_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_IRQ_STATUS;

typedef struct{
    unsigned  MASK_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_irq_mask;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_irq_mask bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_IRQ_MASK;

typedef struct{
    unsigned  CLEAR_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_irq_clear;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_irq_clear bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_IRQ_CLEAR;

typedef struct{
    unsigned  SET_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_irq_set;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_irq_set bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_IRQ_SET;

typedef struct{
    unsigned  STATUS_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_irq_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_irq_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_IRQ_STATUS;

typedef struct{
    unsigned  MASK_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_irq_mask;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_irq_mask bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_IRQ_MASK;

typedef struct{
    unsigned  CLEAR_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_irq_clear;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_irq_clear bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_IRQ_CLEAR;

typedef struct{
    unsigned  SET_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_irq_set;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_irq_set bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_IRQ_SET;

typedef struct{
    unsigned  STATUS_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_irq_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_irq_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_IRQ_STATUS;

typedef struct{
    unsigned  MASK_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_irq_mask;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_irq_mask bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_IRQ_MASK;

typedef struct{
    unsigned  CLEAR_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_irq_clear;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_irq_clear bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_IRQ_CLEAR;

typedef struct{
    unsigned  SET_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_irq_set;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_irq_set bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_IRQ_SET;

typedef struct{
    unsigned  STATUS_VEC : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_top_irq_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_top_irq_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TOP_IRQ_STATUS;

typedef struct{
    unsigned  MASK_VEC : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_top_irq_mask;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_top_irq_mask bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TOP_IRQ_MASK;

typedef struct{
    unsigned  CLEAR_VEC : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_top_irq_clear;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_top_irq_clear bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TOP_IRQ_CLEAR;

typedef struct{
    unsigned  SET_VEC : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_top_irq_set;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_top_irq_set bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TOP_IRQ_SET;

typedef struct{
    unsigned  CLEAR : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  SET : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_irq_cmd;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_irq_cmd bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_IRQ_CMD;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_spare;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_spare bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_SPARE;

typedef struct{
    unsigned  NUM_ACTIVE_LANES : 2; /* 1:0 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  DL0_INPUT_SEL : 2; /* 5:4 */
    unsigned  UNUSED1 : 2; /* 7:6 */
    unsigned  DL1_INPUT_SEL : 2; /* 9:8 */
    unsigned  UNUSED2 : 2; /* 11:10 */
    unsigned  DL2_INPUT_SEL : 2; /* 13:12 */
    unsigned  UNUSED3 : 2; /* 15:14 */
    unsigned  DL3_INPUT_SEL : 2; /* 17:16 */
    unsigned  UNUSED4 : 2; /* 19:18 */
    unsigned  PHY_NUM_SEL : 3; /* 22:20 */
    unsigned  UNUSED5 : 1; /* 23:23 */
    unsigned  PHY_TYPE_SEL : 1; /* 24:24 */
    unsigned  UNUSED6 : 7; /* 31:25 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CFG0;

typedef struct{
    unsigned  PACKET_ECC_CORRECTION_EN : 1; /* 0:0 */
    unsigned  DE_SCRAMBLE_EN : 1; /* 1:1 */
    unsigned  VC_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  COMPLETE_STREAM_EN : 1; /* 4:4 */
    unsigned  COMPLETE_STREAM_FRAME_TIMING : 1; /* 5:5 */
    unsigned  MISR_EN : 1; /* 6:6 */
    unsigned  CGC_MODE : 1; /* 7:7 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CFG1;

typedef struct{
    unsigned  LONG_PKT_CAPTURE_EN : 1; /* 0:0 */
    unsigned  SHORT_PKT_CAPTURE_EN : 1; /* 1:1 */
    unsigned  CPHY_PKT_CAPTURE_EN : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  LONG_PKT_CAPTURE_VC_DT : 11; /* 14:4 */
    unsigned  SHORT_PKT_CAPTURE_VC : 5; /* 19:15 */
    unsigned  CPHY_PKT_CAPTURE_VC_DT : 11; /* 30:20 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_capture_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_capture_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURE_CTRL;

typedef struct{
    unsigned  RST_STROBES : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_rst_strobes;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_rst_strobes bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_RST_STROBES;

typedef struct{
    unsigned  WC : 16; /* 15:0 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  UNUSED0 : 5; /* 31:27 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_captured_unmapped_long_pkt_hdr_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_captured_unmapped_long_pkt_hdr_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0;

typedef struct{
    unsigned  ECC : 6; /* 5:0 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_captured_unmapped_long_pkt_hdr_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_captured_unmapped_long_pkt_hdr_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_1;

typedef struct{
    unsigned  FRAME_LINE_COUNT : 16; /* 15:0 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  UNUSED0 : 5; /* 31:27 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_captured_short_pkt_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_captured_short_pkt_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0;

typedef struct{
    unsigned  ECC : 6; /* 5:0 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_captured_short_pkt_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_captured_short_pkt_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_1;

typedef struct{
    unsigned  WC : 16; /* 15:0 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  UNUSED0 : 5; /* 31:27 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_captured_long_pkt_hdr_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_captured_long_pkt_hdr_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0;

typedef struct{
    unsigned  ECC : 6; /* 5:0 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_captured_long_pkt_hdr_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_captured_long_pkt_hdr_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_1;

typedef struct{
    unsigned  EXPECTED_CRC : 16; /* 15:0 */
    unsigned  CALCULATED_CRC : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_captured_long_pkt_ftr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_captured_long_pkt_ftr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_FTR;

typedef struct{
    unsigned  WC : 16; /* 15:0 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  UNUSED0 : 5; /* 31:27 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_captured_cphy_pkt_hdr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_captured_cphy_pkt_hdr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR;

typedef struct{
    unsigned  MISR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_lane0_misr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_lane0_misr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_LANE0_MISR;

typedef struct{
    unsigned  MISR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_lane1_misr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_lane1_misr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_LANE1_MISR;

typedef struct{
    unsigned  MISR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_lane2_misr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_lane2_misr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_LANE2_MISR;

typedef struct{
    unsigned  MISR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_lane3_misr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_lane3_misr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_LANE3_MISR;

typedef struct{
    unsigned  TOTAL_PKTS_RCVD : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_total_pkts_rcvd;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_total_pkts_rcvd bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_TOTAL_PKTS_RCVD;

typedef struct{
    unsigned  TOTAL_RECOVERED_PKTS : 16; /* 15:0 */
    unsigned  TOTAL_UNRECOVERABLE_PKTS : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_stats_ecc;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_stats_ecc bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_STATS_ECC;

typedef struct{
    unsigned  TOTAL_CRC_ERRORS : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_total_crc_errors;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_total_crc_errors bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_TOTAL_CRC_ERRORS;

typedef struct{
    unsigned  LANE1_SEED : 16; /* 15:0 */
    unsigned  LANE0_SEED : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_de_scramble_type3_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_de_scramble_type3_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG0;

typedef struct{
    unsigned  LANE3_SEED : 16; /* 15:0 */
    unsigned  LANE2_SEED : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_de_scramble_type3_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_de_scramble_type3_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG1;

typedef struct{
    unsigned  LANE1_SEED : 16; /* 15:0 */
    unsigned  LANE0_SEED : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_de_scramble_type2_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_de_scramble_type2_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG0;

typedef struct{
    unsigned  LANE3_SEED : 16; /* 15:0 */
    unsigned  LANE2_SEED : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_de_scramble_type2_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_de_scramble_type2_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG1;

typedef struct{
    unsigned  LANE1_SEED : 16; /* 15:0 */
    unsigned  LANE0_SEED : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_de_scramble_type1_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_de_scramble_type1_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG0;

typedef struct{
    unsigned  LANE3_SEED : 16; /* 15:0 */
    unsigned  LANE2_SEED : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_de_scramble_type1_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_de_scramble_type1_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG1;

typedef struct{
    unsigned  LANE1_SEED : 16; /* 15:0 */
    unsigned  LANE0_SEED : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_de_scramble_type0_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_de_scramble_type0_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG0;

typedef struct{
    unsigned  LANE3_SEED : 16; /* 15:0 */
    unsigned  LANE2_SEED : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_de_scramble_type0_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_csi2_rx_de_scramble_type0_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG1;

typedef struct{
    unsigned  BYTE_CNTR_EN : 1; /* 0:0 */
    unsigned  FORMAT_MEASURE_EN : 1; /* 1:1 */
    unsigned  TIMESTAMP_EN : 1; /* 2:2 */
    unsigned  DROP_H_EN : 1; /* 3:3 */
    unsigned  DROP_V_EN : 1; /* 4:4 */
    unsigned  CROP_H_EN : 1; /* 5:5 */
    unsigned  CROP_V_EN : 1; /* 6:6 */
    unsigned  MISR_EN : 1; /* 7:7 */
    unsigned  CGC_MODE : 1; /* 8:8 */
    unsigned  PLAIN_ALIGNMENT : 1; /* 9:9 */
    unsigned  PLAIN_FORMAT : 2; /* 11:10 */
    unsigned  DECODE_FORMAT : 4; /* 15:12 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  DT_ID : 2; /* 28:27 */
    unsigned  EARLY_EOF_EN : 1; /* 29:29 */
    unsigned  PACKING_FORMAT : 1; /* 30:30 */
    unsigned  EN : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0;

typedef struct{
    unsigned  TIMESTAMP_STB_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG1;

typedef struct{
    unsigned  HALT_CMD : 2; /* 1:0 */
    unsigned  HALT_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CTRL;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_frame_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_frame_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_FRAME_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_frame_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_frame_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_FRAME_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_irq_subsample_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_irq_subsample_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_irq_subsample_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_irq_subsample_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PERIOD;

typedef struct{
    unsigned  START_PIXEL : 16; /* 15:0 */
    unsigned  END_PIXEL : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_rpp_hcrop;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_rpp_hcrop bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_RPP_HCROP;

typedef struct{
    unsigned  START_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  END_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_rpp_vcrop;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_rpp_vcrop bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_RPP_VCROP;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_rpp_pix_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_rpp_pix_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_RPP_PIX_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_rpp_pix_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_rpp_pix_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_RPP_PIX_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_rpp_line_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_rpp_line_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_RPP_LINE_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_rpp_line_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_rpp_line_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_RPP_LINE_DROP_PERIOD;

typedef struct{
    unsigned  CSID_CLK_RST_STB : 1; /* 0:0 */
    unsigned  IFE_CLK_RST_STB : 1; /* 1:1 */
    unsigned  MISR_RST_STB : 1; /* 2:2 */
    unsigned  FORMAT_MEASURE_RST_STB : 1; /* 3:3 */
    unsigned  TIMESTAMP_RST_STB : 1; /* 4:4 */
    unsigned  FRAMEDROP_RST_STB : 1; /* 5:5 */
    unsigned  IRQ_SUBSAMPLE_RST_STB : 1; /* 6:6 */
    unsigned  BYTE_CNTR_RST_STB : 1; /* 7:7 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_rst_strobes;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_rst_strobes bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_RST_STROBES;

typedef struct{
    unsigned  HALT : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_STATUS;

typedef struct{
    unsigned  MISR_VAL_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_misr_val0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_misr_val0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_MISR_VAL0;

typedef struct{
    unsigned  MISR_VAL_63_32 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_misr_val1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_misr_val1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_MISR_VAL1;

typedef struct{
    unsigned  MISR_VAL_95_64 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_misr_val2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_misr_val2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_MISR_VAL2;

typedef struct{
    unsigned  MISR_VAL_127_96 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_misr_val3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_misr_val3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_MISR_VAL3;

typedef struct{
    unsigned  COUNTER_ENABLES : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_format_measure_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_format_measure_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_FORMAT_MEASURE_CFG0;

typedef struct{
    unsigned  NUM_PIX : 16; /* 15:0 */
    unsigned  NUM_LINES : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_format_measure_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_format_measure_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_FORMAT_MEASURE_CFG1;

typedef struct{
    unsigned  PIX_COUNT : 16; /* 15:0 */
    unsigned  LINE_COUNT : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_format_measure0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_format_measure0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_FORMAT_MEASURE0;

typedef struct{
    unsigned  HBLANKING_MIN : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  HBLANKING_MAX : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_format_measure1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_format_measure1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_FORMAT_MEASURE1;

typedef struct{
    unsigned  VBLANKING_COUNT : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_format_measure2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_format_measure2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_FORMAT_MEASURE2;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_timestamp_curr0_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_timestamp_curr0_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_TIMESTAMP_CURR0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_timestamp_curr1_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_timestamp_curr1_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_TIMESTAMP_CURR1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_timestamp_prev0_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_timestamp_prev0_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_TIMESTAMP_PREV0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_timestamp_prev1_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_timestamp_prev1_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_TIMESTAMP_PREV1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_timestamp_curr0_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_timestamp_curr0_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_TIMESTAMP_CURR0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_timestamp_curr1_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_timestamp_curr1_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_TIMESTAMP_CURR1_EOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_timestamp_prev0_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_timestamp_prev0_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_TIMESTAMP_PREV0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_timestamp_prev1_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_timestamp_prev1_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_TIMESTAMP_PREV1_EOF;

typedef struct{
    unsigned  OVERFLOW_CTRL_EN : 1; /* 0:0 */
    unsigned  FORCE_OVERFLOW : 1; /* 1:1 */
    unsigned  OVERFLOW_CTRL_MODE : 2; /* 3:2 */
    unsigned  PADDING_ALL_ONE : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_error_recovery_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_error_recovery_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0;

typedef struct{
    unsigned  NUM_PADDING_PIXELS : 16; /* 15:0 */
    unsigned  NUM_PADDING_ROWS : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_error_recovery_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_error_recovery_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_ERROR_RECOVERY_CFG1;

typedef struct{
    unsigned  NUM_HBI_CYCLES : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  NUM_VBI_LINES : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_error_recovery_cfg2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_error_recovery_cfg2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_ERROR_RECOVERY_CFG2;

typedef struct{
    unsigned  MULTI_VCDT_EN : 2; /* 1:0 */
    unsigned  VC1 : 5; /* 6:2 */
    unsigned  DT1 : 6; /* 12:7 */
    unsigned  TS_COMB_VCDT_EN : 1; /* 13:13 */
    unsigned  VCDT_INFO_DIS : 2; /* 15:14 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_multi_vcdt_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_multi_vcdt_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_MULTI_VCDT_CFG0;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_byte_cntr_ping;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_byte_cntr_ping bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_BYTE_CNTR_PING;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_byte_cntr_pong;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi0_byte_cntr_pong bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_BYTE_CNTR_PONG;

typedef struct{
    unsigned  BYTE_CNTR_EN : 1; /* 0:0 */
    unsigned  FORMAT_MEASURE_EN : 1; /* 1:1 */
    unsigned  TIMESTAMP_EN : 1; /* 2:2 */
    unsigned  DROP_H_EN : 1; /* 3:3 */
    unsigned  DROP_V_EN : 1; /* 4:4 */
    unsigned  CROP_H_EN : 1; /* 5:5 */
    unsigned  CROP_V_EN : 1; /* 6:6 */
    unsigned  MISR_EN : 1; /* 7:7 */
    unsigned  CGC_MODE : 1; /* 8:8 */
    unsigned  PLAIN_ALIGNMENT : 1; /* 9:9 */
    unsigned  PLAIN_FORMAT : 2; /* 11:10 */
    unsigned  DECODE_FORMAT : 4; /* 15:12 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  DT_ID : 2; /* 28:27 */
    unsigned  EARLY_EOF_EN : 1; /* 29:29 */
    unsigned  PACKING_FORMAT : 1; /* 30:30 */
    unsigned  EN : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0;

typedef struct{
    unsigned  TIMESTAMP_STB_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG1;

typedef struct{
    unsigned  HALT_CMD : 2; /* 1:0 */
    unsigned  HALT_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CTRL;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_frame_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_frame_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_FRAME_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_frame_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_frame_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_FRAME_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_irq_subsample_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_irq_subsample_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_irq_subsample_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_irq_subsample_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PERIOD;

typedef struct{
    unsigned  START_PIXEL : 16; /* 15:0 */
    unsigned  END_PIXEL : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_rpp_hcrop;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_rpp_hcrop bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_RPP_HCROP;

typedef struct{
    unsigned  START_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  END_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_rpp_vcrop;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_rpp_vcrop bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_RPP_VCROP;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_rpp_pix_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_rpp_pix_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_RPP_PIX_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_rpp_pix_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_rpp_pix_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_RPP_PIX_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_rpp_line_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_rpp_line_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_RPP_LINE_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_rpp_line_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_rpp_line_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_RPP_LINE_DROP_PERIOD;

typedef struct{
    unsigned  CSID_CLK_RST_STB : 1; /* 0:0 */
    unsigned  IFE_CLK_RST_STB : 1; /* 1:1 */
    unsigned  MISR_RST_STB : 1; /* 2:2 */
    unsigned  FORMAT_MEASURE_RST_STB : 1; /* 3:3 */
    unsigned  TIMESTAMP_RST_STB : 1; /* 4:4 */
    unsigned  FRAMEDROP_RST_STB : 1; /* 5:5 */
    unsigned  IRQ_SUBSAMPLE_RST_STB : 1; /* 6:6 */
    unsigned  BYTE_CNTR_RST_STB : 1; /* 7:7 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_rst_strobes;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_rst_strobes bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_RST_STROBES;

typedef struct{
    unsigned  HALT : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_STATUS;

typedef struct{
    unsigned  MISR_VAL_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_misr_val0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_misr_val0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_MISR_VAL0;

typedef struct{
    unsigned  MISR_VAL_63_32 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_misr_val1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_misr_val1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_MISR_VAL1;

typedef struct{
    unsigned  MISR_VAL_95_64 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_misr_val2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_misr_val2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_MISR_VAL2;

typedef struct{
    unsigned  MISR_VAL_127_96 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_misr_val3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_misr_val3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_MISR_VAL3;

typedef struct{
    unsigned  COUNTER_ENABLES : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_format_measure_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_format_measure_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_FORMAT_MEASURE_CFG0;

typedef struct{
    unsigned  NUM_PIX : 16; /* 15:0 */
    unsigned  NUM_LINES : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_format_measure_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_format_measure_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_FORMAT_MEASURE_CFG1;

typedef struct{
    unsigned  PIX_COUNT : 16; /* 15:0 */
    unsigned  LINE_COUNT : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_format_measure0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_format_measure0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_FORMAT_MEASURE0;

typedef struct{
    unsigned  HBLANKING_MIN : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  HBLANKING_MAX : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_format_measure1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_format_measure1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_FORMAT_MEASURE1;

typedef struct{
    unsigned  VBLANKING_COUNT : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_format_measure2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_format_measure2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_FORMAT_MEASURE2;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_timestamp_curr0_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_timestamp_curr0_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_TIMESTAMP_CURR0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_timestamp_curr1_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_timestamp_curr1_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_TIMESTAMP_CURR1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_timestamp_prev0_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_timestamp_prev0_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_TIMESTAMP_PREV0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_timestamp_prev1_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_timestamp_prev1_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_TIMESTAMP_PREV1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_timestamp_curr0_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_timestamp_curr0_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_TIMESTAMP_CURR0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_timestamp_curr1_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_timestamp_curr1_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_TIMESTAMP_CURR1_EOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_timestamp_prev0_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_timestamp_prev0_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_TIMESTAMP_PREV0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_timestamp_prev1_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_timestamp_prev1_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_TIMESTAMP_PREV1_EOF;

typedef struct{
    unsigned  OVERFLOW_CTRL_EN : 1; /* 0:0 */
    unsigned  FORCE_OVERFLOW : 1; /* 1:1 */
    unsigned  OVERFLOW_CTRL_MODE : 2; /* 3:2 */
    unsigned  PADDING_ALL_ONE : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_error_recovery_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_error_recovery_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0;

typedef struct{
    unsigned  NUM_PADDING_PIXELS : 16; /* 15:0 */
    unsigned  NUM_PADDING_ROWS : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_error_recovery_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_error_recovery_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_ERROR_RECOVERY_CFG1;

typedef struct{
    unsigned  NUM_HBI_CYCLES : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  NUM_VBI_LINES : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_error_recovery_cfg2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_error_recovery_cfg2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_ERROR_RECOVERY_CFG2;

typedef struct{
    unsigned  MULTI_VCDT_EN : 2; /* 1:0 */
    unsigned  VC1 : 5; /* 6:2 */
    unsigned  DT1 : 6; /* 12:7 */
    unsigned  TS_COMB_VCDT_EN : 1; /* 13:13 */
    unsigned  VCDT_INFO_DIS : 2; /* 15:14 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_multi_vcdt_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_multi_vcdt_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_MULTI_VCDT_CFG0;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_byte_cntr_ping;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_byte_cntr_ping bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_BYTE_CNTR_PING;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_byte_cntr_pong;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi1_byte_cntr_pong bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_BYTE_CNTR_PONG;

typedef struct{
    unsigned  BYTE_CNTR_EN : 1; /* 0:0 */
    unsigned  FORMAT_MEASURE_EN : 1; /* 1:1 */
    unsigned  TIMESTAMP_EN : 1; /* 2:2 */
    unsigned  DROP_H_EN : 1; /* 3:3 */
    unsigned  DROP_V_EN : 1; /* 4:4 */
    unsigned  CROP_H_EN : 1; /* 5:5 */
    unsigned  CROP_V_EN : 1; /* 6:6 */
    unsigned  MISR_EN : 1; /* 7:7 */
    unsigned  CGC_MODE : 1; /* 8:8 */
    unsigned  PLAIN_ALIGNMENT : 1; /* 9:9 */
    unsigned  PLAIN_FORMAT : 2; /* 11:10 */
    unsigned  DECODE_FORMAT : 4; /* 15:12 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  DT_ID : 2; /* 28:27 */
    unsigned  EARLY_EOF_EN : 1; /* 29:29 */
    unsigned  PACKING_FORMAT : 1; /* 30:30 */
    unsigned  EN : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0;

typedef struct{
    unsigned  TIMESTAMP_STB_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG1;

typedef struct{
    unsigned  HALT_CMD : 2; /* 1:0 */
    unsigned  HALT_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CTRL;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_frame_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_frame_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_FRAME_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_frame_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_frame_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_FRAME_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_irq_subsample_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_irq_subsample_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_irq_subsample_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_irq_subsample_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PERIOD;

typedef struct{
    unsigned  START_PIXEL : 16; /* 15:0 */
    unsigned  END_PIXEL : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_rpp_hcrop;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_rpp_hcrop bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_RPP_HCROP;

typedef struct{
    unsigned  START_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  END_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_rpp_vcrop;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_rpp_vcrop bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_RPP_VCROP;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_rpp_pix_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_rpp_pix_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_RPP_PIX_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_rpp_pix_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_rpp_pix_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_RPP_PIX_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_rpp_line_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_rpp_line_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_RPP_LINE_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_rpp_line_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_rpp_line_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_RPP_LINE_DROP_PERIOD;

typedef struct{
    unsigned  CSID_CLK_RST_STB : 1; /* 0:0 */
    unsigned  IFE_CLK_RST_STB : 1; /* 1:1 */
    unsigned  MISR_RST_STB : 1; /* 2:2 */
    unsigned  FORMAT_MEASURE_RST_STB : 1; /* 3:3 */
    unsigned  TIMESTAMP_RST_STB : 1; /* 4:4 */
    unsigned  FRAMEDROP_RST_STB : 1; /* 5:5 */
    unsigned  IRQ_SUBSAMPLE_RST_STB : 1; /* 6:6 */
    unsigned  BYTE_CNTR_RST_STB : 1; /* 7:7 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_rst_strobes;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_rst_strobes bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_RST_STROBES;

typedef struct{
    unsigned  HALT : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_STATUS;

typedef struct{
    unsigned  MISR_VAL_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_misr_val0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_misr_val0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_MISR_VAL0;

typedef struct{
    unsigned  MISR_VAL_63_32 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_misr_val1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_misr_val1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_MISR_VAL1;

typedef struct{
    unsigned  MISR_VAL_95_64 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_misr_val2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_misr_val2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_MISR_VAL2;

typedef struct{
    unsigned  MISR_VAL_127_96 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_misr_val3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_misr_val3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_MISR_VAL3;

typedef struct{
    unsigned  COUNTER_ENABLES : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_format_measure_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_format_measure_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_FORMAT_MEASURE_CFG0;

typedef struct{
    unsigned  NUM_PIX : 16; /* 15:0 */
    unsigned  NUM_LINES : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_format_measure_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_format_measure_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_FORMAT_MEASURE_CFG1;

typedef struct{
    unsigned  PIX_COUNT : 16; /* 15:0 */
    unsigned  LINE_COUNT : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_format_measure0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_format_measure0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_FORMAT_MEASURE0;

typedef struct{
    unsigned  HBLANKING_MIN : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  HBLANKING_MAX : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_format_measure1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_format_measure1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_FORMAT_MEASURE1;

typedef struct{
    unsigned  VBLANKING_COUNT : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_format_measure2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_format_measure2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_FORMAT_MEASURE2;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_timestamp_curr0_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_timestamp_curr0_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_TIMESTAMP_CURR0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_timestamp_curr1_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_timestamp_curr1_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_TIMESTAMP_CURR1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_timestamp_prev0_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_timestamp_prev0_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_TIMESTAMP_PREV0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_timestamp_prev1_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_timestamp_prev1_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_TIMESTAMP_PREV1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_timestamp_curr0_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_timestamp_curr0_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_TIMESTAMP_CURR0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_timestamp_curr1_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_timestamp_curr1_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_TIMESTAMP_CURR1_EOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_timestamp_prev0_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_timestamp_prev0_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_TIMESTAMP_PREV0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_timestamp_prev1_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_timestamp_prev1_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_TIMESTAMP_PREV1_EOF;

typedef struct{
    unsigned  OVERFLOW_CTRL_EN : 1; /* 0:0 */
    unsigned  FORCE_OVERFLOW : 1; /* 1:1 */
    unsigned  OVERFLOW_CTRL_MODE : 2; /* 3:2 */
    unsigned  PADDING_ALL_ONE : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_error_recovery_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_error_recovery_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0;

typedef struct{
    unsigned  NUM_PADDING_PIXELS : 16; /* 15:0 */
    unsigned  NUM_PADDING_ROWS : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_error_recovery_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_error_recovery_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_ERROR_RECOVERY_CFG1;

typedef struct{
    unsigned  NUM_HBI_CYCLES : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  NUM_VBI_LINES : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_error_recovery_cfg2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_error_recovery_cfg2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_ERROR_RECOVERY_CFG2;

typedef struct{
    unsigned  MULTI_VCDT_EN : 2; /* 1:0 */
    unsigned  VC1 : 5; /* 6:2 */
    unsigned  DT1 : 6; /* 12:7 */
    unsigned  TS_COMB_VCDT_EN : 1; /* 13:13 */
    unsigned  VCDT_INFO_DIS : 2; /* 15:14 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_multi_vcdt_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_multi_vcdt_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_MULTI_VCDT_CFG0;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_byte_cntr_ping;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_byte_cntr_ping bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_BYTE_CNTR_PING;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_byte_cntr_pong;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi2_byte_cntr_pong bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_BYTE_CNTR_PONG;

typedef struct{
    unsigned  BYTE_CNTR_EN : 1; /* 0:0 */
    unsigned  FORMAT_MEASURE_EN : 1; /* 1:1 */
    unsigned  TIMESTAMP_EN : 1; /* 2:2 */
    unsigned  DROP_H_EN : 1; /* 3:3 */
    unsigned  DROP_V_EN : 1; /* 4:4 */
    unsigned  CROP_H_EN : 1; /* 5:5 */
    unsigned  CROP_V_EN : 1; /* 6:6 */
    unsigned  MISR_EN : 1; /* 7:7 */
    unsigned  CGC_MODE : 1; /* 8:8 */
    unsigned  PLAIN_ALIGNMENT : 1; /* 9:9 */
    unsigned  PLAIN_FORMAT : 2; /* 11:10 */
    unsigned  DECODE_FORMAT : 4; /* 15:12 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  DT_ID : 2; /* 28:27 */
    unsigned  EARLY_EOF_EN : 1; /* 29:29 */
    unsigned  PACKING_FORMAT : 1; /* 30:30 */
    unsigned  EN : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0;

typedef struct{
    unsigned  TIMESTAMP_STB_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG1;

typedef struct{
    unsigned  HALT_CMD : 2; /* 1:0 */
    unsigned  HALT_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CTRL;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_frame_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_frame_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_FRAME_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_frame_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_frame_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_FRAME_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_irq_subsample_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_irq_subsample_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_IRQ_SUBSAMPLE_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_irq_subsample_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_irq_subsample_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_IRQ_SUBSAMPLE_PERIOD;

typedef struct{
    unsigned  START_PIXEL : 16; /* 15:0 */
    unsigned  END_PIXEL : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_rpp_hcrop;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_rpp_hcrop bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_RPP_HCROP;

typedef struct{
    unsigned  START_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  END_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_rpp_vcrop;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_rpp_vcrop bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_RPP_VCROP;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_rpp_pix_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_rpp_pix_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_RPP_PIX_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_rpp_pix_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_rpp_pix_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_RPP_PIX_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_rpp_line_drop_pattern;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_rpp_line_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_RPP_LINE_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_rpp_line_drop_period;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_rpp_line_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_RPP_LINE_DROP_PERIOD;

typedef struct{
    unsigned  COMPONENT_SWAP_EN : 1; /* 0:0 */
    unsigned  ROUNDING_MODE : 2; /* 2:1 */
    unsigned  EN : 1; /* 3:3 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_yuv_chroma_conversion;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_yuv_chroma_conversion bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_YUV_CHROMA_CONVERSION;

typedef struct{
    unsigned  CSID_CLK_RST_STB : 1; /* 0:0 */
    unsigned  IFE_CLK_RST_STB : 1; /* 1:1 */
    unsigned  MISR_RST_STB : 1; /* 2:2 */
    unsigned  FORMAT_MEASURE_RST_STB : 1; /* 3:3 */
    unsigned  TIMESTAMP_RST_STB : 1; /* 4:4 */
    unsigned  FRAMEDROP_RST_STB : 1; /* 5:5 */
    unsigned  IRQ_SUBSAMPLE_RST_STB : 1; /* 6:6 */
    unsigned  BYTE_CNTR_RST_STB : 1; /* 7:7 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_rst_strobes;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_rst_strobes bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_RST_STROBES;

typedef struct{
    unsigned  HALT : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_STATUS;

typedef struct{
    unsigned  MISR_VAL_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_misr_val0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_misr_val0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_MISR_VAL0;

typedef struct{
    unsigned  MISR_VAL_63_32 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_misr_val1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_misr_val1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_MISR_VAL1;

typedef struct{
    unsigned  MISR_VAL_95_64 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_misr_val2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_misr_val2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_MISR_VAL2;

typedef struct{
    unsigned  MISR_VAL_127_96 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_misr_val3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_misr_val3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_MISR_VAL3;

typedef struct{
    unsigned  COUNTER_ENABLES : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_format_measure_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_format_measure_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_FORMAT_MEASURE_CFG0;

typedef struct{
    unsigned  NUM_PIX : 16; /* 15:0 */
    unsigned  NUM_LINES : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_format_measure_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_format_measure_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_FORMAT_MEASURE_CFG1;

typedef struct{
    unsigned  PIX_COUNT : 16; /* 15:0 */
    unsigned  LINE_COUNT : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_format_measure0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_format_measure0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_FORMAT_MEASURE0;

typedef struct{
    unsigned  HBLANKING_MIN : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  HBLANKING_MAX : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_format_measure1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_format_measure1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_FORMAT_MEASURE1;

typedef struct{
    unsigned  VBLANKING_COUNT : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_format_measure2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_format_measure2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_FORMAT_MEASURE2;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_timestamp_curr0_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_timestamp_curr0_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_TIMESTAMP_CURR0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_timestamp_curr1_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_timestamp_curr1_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_TIMESTAMP_CURR1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_timestamp_prev0_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_timestamp_prev0_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_TIMESTAMP_PREV0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_timestamp_prev1_sof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_timestamp_prev1_sof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_TIMESTAMP_PREV1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_timestamp_curr0_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_timestamp_curr0_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_TIMESTAMP_CURR0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_timestamp_curr1_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_timestamp_curr1_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_TIMESTAMP_CURR1_EOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_timestamp_prev0_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_timestamp_prev0_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_TIMESTAMP_PREV0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_timestamp_prev1_eof;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_timestamp_prev1_eof bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_TIMESTAMP_PREV1_EOF;

typedef struct{
    unsigned  OVERFLOW_CTRL_EN : 1; /* 0:0 */
    unsigned  FORCE_OVERFLOW : 1; /* 1:1 */
    unsigned  OVERFLOW_CTRL_MODE : 2; /* 3:2 */
    unsigned  PADDING_ALL_ONE : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_error_recovery_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_error_recovery_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_ERROR_RECOVERY_CFG0;

typedef struct{
    unsigned  NUM_PADDING_PIXELS : 16; /* 15:0 */
    unsigned  NUM_PADDING_ROWS : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_error_recovery_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_error_recovery_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_ERROR_RECOVERY_CFG1;

typedef struct{
    unsigned  NUM_HBI_CYCLES : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  NUM_VBI_LINES : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_error_recovery_cfg2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_error_recovery_cfg2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_ERROR_RECOVERY_CFG2;

typedef struct{
    unsigned  MULTI_VCDT_EN : 2; /* 1:0 */
    unsigned  VC1 : 5; /* 6:2 */
    unsigned  DT1 : 6; /* 12:7 */
    unsigned  TS_COMB_VCDT_EN : 1; /* 13:13 */
    unsigned  VCDT_INFO_DIS : 2; /* 15:14 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_multi_vcdt_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_multi_vcdt_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_MULTI_VCDT_CFG0;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_byte_cntr_ping;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_byte_cntr_ping bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_BYTE_CNTR_PING;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_byte_cntr_pong;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_rdi3_byte_cntr_pong bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_BYTE_CNTR_PONG;

typedef struct{
    unsigned  TEST_EN : 1; /* 0:0 */
    unsigned  FS_PKT_EN : 1; /* 1:1 */
    unsigned  FE_PKT_EN : 1; /* 2:2 */
    unsigned  PHY_SEL : 1; /* 3:3 */
    unsigned  NUM_ACTIVE_LANES : 2; /* 5:4 */
    unsigned  UNUSED0 : 2; /* 7:6 */
    unsigned  CYCLES_BETWEEN_PKTS : 10; /* 17:8 */
    unsigned  UNUSED1 : 2; /* 19:18 */
    unsigned  NUM_TRAIL_BYTES : 10; /* 29:20 */
    unsigned  UNUSED2 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CTRL;

typedef struct{
    unsigned  VC_NUM : 4; /* 3:0 */
    unsigned  UNUSED0 : 4; /* 7:4 */
    unsigned  NUM_ACTIVE_DTS : 2; /* 9:8 */
    unsigned  LINE_INTERLEAVING_MODE : 2; /* 11:10 */
    unsigned  UNUSED1 : 4; /* 15:12 */
    unsigned  NUM_FRAMES : 8; /* 23:16 */
    unsigned  UNUSED2 : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_vc_cfg0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_vc_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_VC_CFG0;

typedef struct{
    unsigned  H_BLANKING_COUNT : 11; /* 10:0 */
    unsigned  UNUSED0 : 1; /* 11:11 */
    unsigned  V_BLANKING_COUNT : 10; /* 21:12 */
    unsigned  UNUSED1 : 2; /* 23:22 */
    unsigned  V_BLANK_FRAME_WIDTH_SEL : 2; /* 25:24 */
    unsigned  UNUSED2 : 6; /* 31:26 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_vc_cfg1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_vc_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_VC_CFG1;

typedef struct{
    unsigned  SEED : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_lfsr_seed;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_lfsr_seed bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_LFSR_SEED;

typedef struct{
    unsigned  FRAME_HEIGHT : 15; /* 14:0 */
    unsigned  UNUSED0 : 1; /* 15:15 */
    unsigned  FRAME_WIDTH : 15; /* 30:16 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_dt_0_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_dt_0_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_0_CFG_0;

typedef struct{
    unsigned  DATA_TYPE : 6; /* 5:0 */
    unsigned  UNUSED0 : 2; /* 7:6 */
    unsigned  ECC_XOR_MASK : 6; /* 13:8 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  CRC_XOR_MASK : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_dt_0_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_dt_0_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_0_CFG_1;

typedef struct{
    unsigned  PAYLOAD_MODE : 4; /* 3:0 */
    unsigned  USER_SPECIFIED_PAYLOAD : 8; /* 11:4 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  ENCODE_FORMAT : 4; /* 19:16 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_dt_0_cfg_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_dt_0_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_0_CFG_2;

typedef struct{
    unsigned  FRAME_HEIGHT : 15; /* 14:0 */
    unsigned  UNUSED0 : 1; /* 15:15 */
    unsigned  FRAME_WIDTH : 15; /* 30:16 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_dt_1_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_dt_1_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_1_CFG_0;

typedef struct{
    unsigned  DATA_TYPE : 6; /* 5:0 */
    unsigned  UNUSED0 : 2; /* 7:6 */
    unsigned  ECC_XOR_MASK : 6; /* 13:8 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  CRC_XOR_MASK : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_dt_1_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_dt_1_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_1_CFG_1;

typedef struct{
    unsigned  PAYLOAD_MODE : 4; /* 3:0 */
    unsigned  USER_SPECIFIED_PAYLOAD : 8; /* 11:4 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  ENCODE_FORMAT : 4; /* 19:16 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_dt_1_cfg_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_dt_1_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_1_CFG_2;

typedef struct{
    unsigned  FRAME_HEIGHT : 15; /* 14:0 */
    unsigned  UNUSED0 : 1; /* 15:15 */
    unsigned  FRAME_WIDTH : 15; /* 30:16 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_dt_2_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_dt_2_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_2_CFG_0;

typedef struct{
    unsigned  DATA_TYPE : 6; /* 5:0 */
    unsigned  UNUSED0 : 2; /* 7:6 */
    unsigned  ECC_XOR_MASK : 6; /* 13:8 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  CRC_XOR_MASK : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_dt_2_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_dt_2_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_2_CFG_1;

typedef struct{
    unsigned  PAYLOAD_MODE : 4; /* 3:0 */
    unsigned  USER_SPECIFIED_PAYLOAD : 8; /* 11:4 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  ENCODE_FORMAT : 4; /* 19:16 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_dt_2_cfg_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_dt_2_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_2_CFG_2;

typedef struct{
    unsigned  FRAME_HEIGHT : 15; /* 14:0 */
    unsigned  UNUSED0 : 1; /* 15:15 */
    unsigned  FRAME_WIDTH : 15; /* 30:16 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_dt_3_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_dt_3_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_3_CFG_0;

typedef struct{
    unsigned  DATA_TYPE : 6; /* 5:0 */
    unsigned  UNUSED0 : 2; /* 7:6 */
    unsigned  ECC_XOR_MASK : 6; /* 13:8 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  CRC_XOR_MASK : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_dt_3_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_dt_3_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_3_CFG_1;

typedef struct{
    unsigned  PAYLOAD_MODE : 4; /* 3:0 */
    unsigned  USER_SPECIFIED_PAYLOAD : 8; /* 11:4 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  ENCODE_FORMAT : 4; /* 19:16 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_dt_3_cfg_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_dt_3_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_DT_3_CFG_2;

typedef struct{
    unsigned  UNICOLOR_BAR_SEL : 3; /* 2:0 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  UNICOLOR_BAR_EN : 1; /* 4:4 */
    unsigned  SPLIT_EN : 1; /* 5:5 */
    unsigned  UNUSED1 : 2; /* 7:6 */
    unsigned  ROTATE_PERIOD : 6; /* 13:8 */
    unsigned  UNUSED2 : 18; /* 31:14 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_color_bars_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_color_bars_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_COLOR_BARS_CFG;

typedef struct{
    unsigned  MODE : 2; /* 1:0 */
    unsigned  PATTERN_SEL : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_color_box_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_color_box_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_COLOR_BOX_CFG;

typedef struct{
    unsigned  PIX_PATTERN : 3; /* 2:0 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  GAIN : 4; /* 7:4 */
    unsigned  NUM_NOISE_BITS : 4; /* 11:8 */
    unsigned  NOISE_EN : 1; /* 12:12 */
    unsigned  UNUSED1 : 19; /* 31:13 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_common_gen_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_common_gen_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_COMMON_GEN_CFG;

typedef struct{
    unsigned  MODE : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_cgen0_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_cgen0_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN0_CFG;

typedef struct{
    unsigned  X0 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_cgen0_x0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_cgen0_x0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN0_X0;

typedef struct{
    unsigned  X1 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_cgen0_x1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_cgen0_x1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN0_X1;

typedef struct{
    unsigned  X2 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_cgen0_x2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_cgen0_x2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN0_X2;

typedef struct{
    unsigned  XY : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_cgen0_xy;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_cgen0_xy bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN0_XY;

typedef struct{
    unsigned  Y1 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_cgen0_y1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_cgen0_y1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN0_Y1;

typedef struct{
    unsigned  Y2 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_cgen0_y2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_cgen0_y2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN0_Y2;

typedef struct{
    unsigned  MODE : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_cgen1_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_cgen1_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN1_CFG;

typedef struct{
    unsigned  X0 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_cgen1_x0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_cgen1_x0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN1_X0;

typedef struct{
    unsigned  X1 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_cgen1_x1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_cgen1_x1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN1_X1;

typedef struct{
    unsigned  X2 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_cgen1_x2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_cgen1_x2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN1_X2;

typedef struct{
    unsigned  XY : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_cgen1_xy;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_cgen1_xy bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN1_XY;

typedef struct{
    unsigned  Y1 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_cgen1_y1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_cgen1_y1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN1_Y1;

typedef struct{
    unsigned  Y2 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_cgen1_y2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_cgen1_y2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN1_Y2;

typedef struct{
    unsigned  MODE : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_cgen2_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_cgen2_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN2_CFG;

typedef struct{
    unsigned  X0 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_cgen2_x0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_cgen2_x0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN2_X0;

typedef struct{
    unsigned  X1 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_cgen2_x1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_cgen2_x1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN2_X1;

typedef struct{
    unsigned  X2 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_cgen2_x2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_cgen2_x2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN2_X2;

typedef struct{
    unsigned  XY : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_cgen2_xy;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_cgen2_xy bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN2_XY;

typedef struct{
    unsigned  Y1 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_cgen2_y1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_cgen2_y1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN2_Y1;

typedef struct{
    unsigned  Y2 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_cgen2_y2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_csid_tpg_cgen2_y2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CGEN2_Y2;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif0_hw_version;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif0_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif0_hw_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif0_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 19; /* 19:1 */
    unsigned  STRIPE_LOC : 2; /* 21:20 */
    unsigned  UNUSED1 : 2; /* 23:22 */
    unsigned  PIXEL_PATTERN : 3; /* 26:24 */
    unsigned  UNUSED2 : 5; /* 31:27 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif0_module_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif0_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_MODULE_CFG;

typedef struct{
    unsigned  IRQ_SUBSAMPLE_PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif0_period_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif0_period_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_PERIOD_CFG;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif0_irq_subsample_pattern_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif0_irq_subsample_pattern_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_IRQ_SUBSAMPLE_PATTERN_CFG;

typedef struct{
    unsigned  EPOCH0_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  EPOCH1_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif0_epoch_irq_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif0_epoch_irq_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_EPOCH_IRQ_CFG;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif0_debug_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif0_debug_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_DEBUG_1;

typedef struct{
    unsigned  FRAME_WIDTH : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FRAME_HEIGHT : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif0_debug_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif0_debug_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_DEBUG_0;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif0_test_bus_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif0_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif0_spare;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif0_spare bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif1_hw_version;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif1_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif1_hw_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif1_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 19; /* 19:1 */
    unsigned  STRIPE_LOC : 2; /* 21:20 */
    unsigned  UNUSED1 : 2; /* 23:22 */
    unsigned  PIXEL_PATTERN : 3; /* 26:24 */
    unsigned  UNUSED2 : 5; /* 31:27 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif1_module_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif1_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_MODULE_CFG;

typedef struct{
    unsigned  IRQ_SUBSAMPLE_PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif1_period_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif1_period_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_PERIOD_CFG;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif1_irq_subsample_pattern_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif1_irq_subsample_pattern_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_IRQ_SUBSAMPLE_PATTERN_CFG;

typedef struct{
    unsigned  EPOCH0_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  EPOCH1_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif1_epoch_irq_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif1_epoch_irq_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_EPOCH_IRQ_CFG;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif1_debug_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif1_debug_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_DEBUG_1;

typedef struct{
    unsigned  FRAME_WIDTH : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FRAME_HEIGHT : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif1_debug_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif1_debug_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_DEBUG_0;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif1_test_bus_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif1_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif1_spare;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif1_spare bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif2_hw_version;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif2_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif2_hw_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif2_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 19; /* 19:1 */
    unsigned  STRIPE_LOC : 2; /* 21:20 */
    unsigned  UNUSED1 : 2; /* 23:22 */
    unsigned  PIXEL_PATTERN : 3; /* 26:24 */
    unsigned  UNUSED2 : 5; /* 31:27 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif2_module_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif2_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_MODULE_CFG;

typedef struct{
    unsigned  IRQ_SUBSAMPLE_PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif2_period_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif2_period_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_PERIOD_CFG;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif2_irq_subsample_pattern_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif2_irq_subsample_pattern_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_IRQ_SUBSAMPLE_PATTERN_CFG;

typedef struct{
    unsigned  EPOCH0_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  EPOCH1_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif2_epoch_irq_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif2_epoch_irq_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_EPOCH_IRQ_CFG;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif2_debug_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif2_debug_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_DEBUG_1;

typedef struct{
    unsigned  FRAME_WIDTH : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FRAME_HEIGHT : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif2_debug_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif2_debug_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_DEBUG_0;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif2_test_bus_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif2_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif2_spare;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif2_spare bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif3_hw_version;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif3_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif3_hw_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif3_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 19; /* 19:1 */
    unsigned  STRIPE_LOC : 2; /* 21:20 */
    unsigned  UNUSED1 : 2; /* 23:22 */
    unsigned  PIXEL_PATTERN : 3; /* 26:24 */
    unsigned  UNUSED2 : 5; /* 31:27 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif3_module_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif3_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_MODULE_CFG;

typedef struct{
    unsigned  IRQ_SUBSAMPLE_PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif3_period_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif3_period_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_PERIOD_CFG;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif3_irq_subsample_pattern_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif3_irq_subsample_pattern_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_IRQ_SUBSAMPLE_PATTERN_CFG;

typedef struct{
    unsigned  EPOCH0_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  EPOCH1_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif3_epoch_irq_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif3_epoch_irq_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_EPOCH_IRQ_CFG;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif3_debug_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif3_debug_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_DEBUG_1;

typedef struct{
    unsigned  FRAME_WIDTH : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FRAME_HEIGHT : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif3_debug_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif3_debug_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_DEBUG_0;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif3_test_bus_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif3_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif3_spare;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_clc_camif3_spare bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_hw_version;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_HW_VERSION;

typedef struct{
    unsigned  CGC_OVERRIDE : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_input_if_cgc_override;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_input_if_cgc_override bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_CGC_OVERRIDE;

typedef struct{
    unsigned  COMP_REG_UPDATE_DONE : 4; /* 3:0 */
    unsigned  COMP_BUF_DONE : 4; /* 7:4 */
    unsigned  UNUSED0 : 22; /* 29:8 */
    unsigned  VIOLATION : 1; /* 30:30 */
    unsigned  IMAGE_SIZE_VIOLATION : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_input_if_irq_mask_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_input_if_irq_mask_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_MASK_0;

typedef struct{
    unsigned  WR_CLIENT_BUF_DONE : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_input_if_irq_mask_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_input_if_irq_mask_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_MASK_1;

typedef struct{
    unsigned  COMP_REG_UPDATE_DONE : 4; /* 3:0 */
    unsigned  COMP_BUF_DONE : 4; /* 7:4 */
    unsigned  UNUSED0 : 22; /* 29:8 */
    unsigned  VIOLATION : 1; /* 30:30 */
    unsigned  IMAGE_SIZE_VIOLATION : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_input_if_irq_clear_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_input_if_irq_clear_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_CLEAR_0;

typedef struct{
    unsigned  WR_CLIENT_BUF_DONE : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_input_if_irq_clear_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_input_if_irq_clear_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_CLEAR_1;

typedef struct{
    unsigned  COMP_REG_UPDATE_DONE : 4; /* 3:0 */
    unsigned  COMP_BUF_DONE : 4; /* 7:4 */
    unsigned  UNUSED0 : 22; /* 29:8 */
    unsigned  VIOLATION : 1; /* 30:30 */
    unsigned  IMAGE_SIZE_VIOLATION : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_input_if_irq_status_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_input_if_irq_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_STATUS_0;

typedef struct{
    unsigned  WR_CLIENT_BUF_DONE : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_input_if_irq_status_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_input_if_irq_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_STATUS_1;

typedef struct{
    unsigned  CLEAR : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  SET : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_input_if_irq_cmd;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_input_if_irq_cmd bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_CMD;

typedef struct{
    unsigned  CFG : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_input_if_frameheader_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_input_if_frameheader_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_0;

typedef struct{
    unsigned  CFG : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_input_if_frameheader_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_input_if_frameheader_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_1;

typedef struct{
    unsigned  CFG : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_input_if_frameheader_cfg_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_input_if_frameheader_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_2;

typedef struct{
    unsigned  CFG : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_input_if_frameheader_cfg_3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_input_if_frameheader_cfg_3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_3;

typedef struct{
    unsigned  COMP_REG_UPDATE_DONE : 4; /* 3:0 */
    unsigned  COMP_BUF_DONE : 4; /* 7:4 */
    unsigned  UNUSED0 : 22; /* 29:8 */
    unsigned  VIOLATION : 1; /* 30:30 */
    unsigned  IMAGE_SIZE_VIOLATION : 1; /* 31:31 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_input_if_irq_set_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_input_if_irq_set_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_SET_0;

typedef struct{
    unsigned  WR_CLIENT_BUF_DONE : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_input_if_irq_set_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_input_if_irq_set_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_INPUT_IF_IRQ_SET_1;

typedef struct{
    unsigned  PWR_ISO_ENABLE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_pwr_iso_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_pwr_iso_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PWR_ISO_CFG;

typedef struct{
    unsigned  OVERFLOW_CLEAR_CMD : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_status_clear;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_status_clear bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_STATUS_CLEAR;

typedef struct{
    unsigned  ERROR : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_violation_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_violation_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_VIOLATION_STATUS;

typedef struct{
    unsigned  ERROR : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_overflow_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_overflow_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_OVERFLOW_STATUS;

typedef struct{
    unsigned  ERROR : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_image_size_violation_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_image_size_violation_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_IMAGE_SIZE_VIOLATION_STATUS;

typedef struct{
    unsigned  CNTR_START_CMD : 1; /* 0:0 */
    unsigned  CNTR_STOP_CMD : 1; /* 1:1 */
    unsigned  CONTINUOUS_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  EVENT_SEL : 3; /* 6:4 */
    unsigned  UNUSED1 : 1; /* 7:7 */
    unsigned  CLIENT_SEL : 5; /* 12:8 */
    unsigned  UNUSED2 : 3; /* 15:13 */
    unsigned  WINDOW_START_SEL : 4; /* 19:16 */
    unsigned  WINDOW_END_SEL : 4; /* 23:20 */
    unsigned  NUM_WINDOW : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_perf_count_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_perf_count_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_0;

typedef struct{
    unsigned  CNTR_START_CMD : 1; /* 0:0 */
    unsigned  CNTR_STOP_CMD : 1; /* 1:1 */
    unsigned  CONTINUOUS_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  EVENT_SEL : 3; /* 6:4 */
    unsigned  UNUSED1 : 1; /* 7:7 */
    unsigned  CLIENT_SEL : 5; /* 12:8 */
    unsigned  UNUSED2 : 3; /* 15:13 */
    unsigned  WINDOW_START_SEL : 4; /* 19:16 */
    unsigned  WINDOW_END_SEL : 4; /* 23:20 */
    unsigned  NUM_WINDOW : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_perf_count_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_perf_count_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_1;

typedef struct{
    unsigned  CNTR_START_CMD : 1; /* 0:0 */
    unsigned  CNTR_STOP_CMD : 1; /* 1:1 */
    unsigned  CONTINUOUS_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  EVENT_SEL : 3; /* 6:4 */
    unsigned  UNUSED1 : 1; /* 7:7 */
    unsigned  CLIENT_SEL : 5; /* 12:8 */
    unsigned  UNUSED2 : 3; /* 15:13 */
    unsigned  WINDOW_START_SEL : 4; /* 19:16 */
    unsigned  WINDOW_END_SEL : 4; /* 23:20 */
    unsigned  NUM_WINDOW : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_perf_count_cfg_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_perf_count_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_2;

typedef struct{
    unsigned  CNTR_START_CMD : 1; /* 0:0 */
    unsigned  CNTR_STOP_CMD : 1; /* 1:1 */
    unsigned  CONTINUOUS_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  EVENT_SEL : 3; /* 6:4 */
    unsigned  UNUSED1 : 1; /* 7:7 */
    unsigned  CLIENT_SEL : 5; /* 12:8 */
    unsigned  UNUSED2 : 3; /* 15:13 */
    unsigned  WINDOW_START_SEL : 4; /* 19:16 */
    unsigned  WINDOW_END_SEL : 4; /* 23:20 */
    unsigned  NUM_WINDOW : 8; /* 31:24 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_perf_count_cfg_3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_perf_count_cfg_3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_CFG_3;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_perf_count_val_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_perf_count_val_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_VAL_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_perf_count_val_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_perf_count_val_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_VAL_1;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_perf_count_val_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_perf_count_val_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_VAL_2;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_perf_count_val_3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_perf_count_val_3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_VAL_3;

typedef struct{
    unsigned  DONE : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_perf_count_status;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_perf_count_status bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_PERF_COUNT_STATUS;

typedef struct{
    unsigned  MISR_0_EN : 1; /* 0:0 */
    unsigned  MISR_1_EN : 1; /* 1:1 */
    unsigned  UNUSED0 : 14; /* 15:2 */
    unsigned  MISR_0_SAMPLE_MODE : 1; /* 16:16 */
    unsigned  MISR_1_SAMPLE_MODE : 1; /* 17:17 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_misr_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_misr_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_MISR_CFG_0;

typedef struct{
    unsigned  MISR_0_ID : 8; /* 7:0 */
    unsigned  MISR_1_ID : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_misr_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_misr_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_MISR_CFG_1;

typedef struct{
    unsigned  MISR_SEL : 4; /* 3:0 */
    unsigned  WORD_SEL : 3; /* 6:4 */
    unsigned  UNUSED0 : 25; /* 31:7 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_misr_rd_sel;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_misr_rd_sel bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_MISR_RD_SEL;

typedef struct{
    unsigned  RST : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_misr_rst;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_misr_rst bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_MISR_RST;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_misr_val;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_misr_val bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_MISR_VAL;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_debug_status_top_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_debug_status_top_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_DEBUG_STATUS_TOP_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_debug_status_top_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_debug_status_top_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_DEBUG_STATUS_TOP_0;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SOURCE_SEL : 8; /* 11:4 */
    unsigned  TEST_BUS_INTERNAL_SEL : 8; /* 19:12 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_test_bus_ctrl;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_spare;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_spare bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_SPARE;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  VIRTUALFRAME_EN : 1; /* 1:1 */
    unsigned  FRAMEHEADER_EN : 1; /* 2:2 */
    unsigned  ADDR_REUSE_EN : 1; /* 3:3 */
    unsigned  AUTO_RECOVERY_EN : 1; /* 4:4 */
    unsigned  UNUSED0 : 11; /* 15:5 */
    unsigned  MODE : 2; /* 17:16 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_0_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_0_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_0_addr_image;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_0_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_ADDR_IMAGE;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_0_addr_frame_incr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_0_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_ADDR_FRAME_INCR;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_0_image_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_0_image_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_IMAGE_CFG_0;

typedef struct{
    unsigned  X_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_0_image_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_0_image_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_IMAGE_CFG_1;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_0_image_cfg_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_0_image_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_IMAGE_CFG_2;

typedef struct{
    unsigned  FORMAT : 4; /* 3:0 */
    unsigned  ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_0_packer_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_0_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_PACKER_CFG;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_0_bw_limit;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_0_bw_limit bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_BW_LIMIT;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_0_addr_frame_header;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_0_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_0_addr_frame_header_incr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_0_addr_frame_header_incr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_ADDR_FRAME_HEADER_INCR;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_0_frame_header_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_0_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_FRAME_HEADER_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  LINE_COUNT : 16; /* 19:4 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_0_line_done_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_0_line_done_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_LINE_DONE_CFG;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_0_irq_subsample_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_0_irq_subsample_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_0_irq_subsample_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_0_irq_subsample_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_1;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_0_framedrop_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_0_framedrop_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_FRAMEDROP_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_0_framedrop_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_0_framedrop_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_FRAMEDROP_CFG_1;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_0_system_cache_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_0_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_0_burst_limit_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_0_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_BURST_LIMIT_CFG;

typedef struct{
    unsigned  LAST_COMSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_0_addr_status_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_0_addr_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_ADDR_STATUS_0;

typedef struct{
    unsigned  LAST_COMSUMED_FRAMEHEADER_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_0_addr_status_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_0_addr_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_ADDR_STATUS_1;

typedef struct{
    unsigned  IMAGE_ADDR_FIFO_WORD_CNT : 3; /* 2:0 */
    unsigned  UNUSED0 : 3; /* 5:3 */
    unsigned  FH_ADDR_FIFO_WORD_CNT : 3; /* 8:6 */
    unsigned  UNUSED1 : 23; /* 31:9 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_0_addr_status_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_0_addr_status_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_ADDR_STATUS_2;

typedef struct{
    unsigned  CURR_FRAME_CLIENT_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_0_addr_status_3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_0_addr_status_3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_ADDR_STATUS_3;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_0_debug_status_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_0_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_0_debug_status_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_0_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_0_debug_status_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_0_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_0_DEBUG_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  VIRTUALFRAME_EN : 1; /* 1:1 */
    unsigned  FRAMEHEADER_EN : 1; /* 2:2 */
    unsigned  ADDR_REUSE_EN : 1; /* 3:3 */
    unsigned  AUTO_RECOVERY_EN : 1; /* 4:4 */
    unsigned  UNUSED0 : 11; /* 15:5 */
    unsigned  MODE : 2; /* 17:16 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_1_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_1_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_1_addr_image;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_1_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_ADDR_IMAGE;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_1_addr_frame_incr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_1_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_ADDR_FRAME_INCR;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_1_image_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_1_image_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_IMAGE_CFG_0;

typedef struct{
    unsigned  X_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_1_image_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_1_image_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_IMAGE_CFG_1;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_1_image_cfg_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_1_image_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_IMAGE_CFG_2;

typedef struct{
    unsigned  FORMAT : 4; /* 3:0 */
    unsigned  ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_1_packer_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_1_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_PACKER_CFG;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_1_bw_limit;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_1_bw_limit bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_BW_LIMIT;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_1_addr_frame_header;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_1_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_1_addr_frame_header_incr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_1_addr_frame_header_incr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_ADDR_FRAME_HEADER_INCR;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_1_frame_header_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_1_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_FRAME_HEADER_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  LINE_COUNT : 16; /* 19:4 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_1_line_done_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_1_line_done_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_LINE_DONE_CFG;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_1_irq_subsample_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_1_irq_subsample_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_1_irq_subsample_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_1_irq_subsample_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_1;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_1_framedrop_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_1_framedrop_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_FRAMEDROP_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_1_framedrop_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_1_framedrop_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_FRAMEDROP_CFG_1;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_1_system_cache_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_1_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_1_burst_limit_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_1_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_BURST_LIMIT_CFG;

typedef struct{
    unsigned  LAST_COMSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_1_addr_status_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_1_addr_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_ADDR_STATUS_0;

typedef struct{
    unsigned  LAST_COMSUMED_FRAMEHEADER_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_1_addr_status_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_1_addr_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_ADDR_STATUS_1;

typedef struct{
    unsigned  IMAGE_ADDR_FIFO_WORD_CNT : 3; /* 2:0 */
    unsigned  UNUSED0 : 3; /* 5:3 */
    unsigned  FH_ADDR_FIFO_WORD_CNT : 3; /* 8:6 */
    unsigned  UNUSED1 : 23; /* 31:9 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_1_addr_status_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_1_addr_status_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_ADDR_STATUS_2;

typedef struct{
    unsigned  CURR_FRAME_CLIENT_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_1_addr_status_3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_1_addr_status_3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_ADDR_STATUS_3;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_1_debug_status_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_1_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_1_debug_status_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_1_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_1_debug_status_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_1_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_1_DEBUG_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  VIRTUALFRAME_EN : 1; /* 1:1 */
    unsigned  FRAMEHEADER_EN : 1; /* 2:2 */
    unsigned  ADDR_REUSE_EN : 1; /* 3:3 */
    unsigned  AUTO_RECOVERY_EN : 1; /* 4:4 */
    unsigned  UNUSED0 : 11; /* 15:5 */
    unsigned  MODE : 2; /* 17:16 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_2_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_2_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_2_addr_image;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_2_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_ADDR_IMAGE;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_2_addr_frame_incr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_2_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_ADDR_FRAME_INCR;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_2_image_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_2_image_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_IMAGE_CFG_0;

typedef struct{
    unsigned  X_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_2_image_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_2_image_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_IMAGE_CFG_1;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_2_image_cfg_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_2_image_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_IMAGE_CFG_2;

typedef struct{
    unsigned  FORMAT : 4; /* 3:0 */
    unsigned  ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_2_packer_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_2_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_PACKER_CFG;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_2_bw_limit;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_2_bw_limit bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_BW_LIMIT;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_2_addr_frame_header;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_2_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_2_addr_frame_header_incr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_2_addr_frame_header_incr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_ADDR_FRAME_HEADER_INCR;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_2_frame_header_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_2_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_FRAME_HEADER_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  LINE_COUNT : 16; /* 19:4 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_2_line_done_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_2_line_done_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_LINE_DONE_CFG;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_2_irq_subsample_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_2_irq_subsample_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_2_irq_subsample_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_2_irq_subsample_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_1;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_2_framedrop_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_2_framedrop_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_FRAMEDROP_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_2_framedrop_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_2_framedrop_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_FRAMEDROP_CFG_1;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_2_system_cache_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_2_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_2_burst_limit_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_2_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_BURST_LIMIT_CFG;

typedef struct{
    unsigned  LAST_COMSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_2_addr_status_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_2_addr_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_ADDR_STATUS_0;

typedef struct{
    unsigned  LAST_COMSUMED_FRAMEHEADER_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_2_addr_status_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_2_addr_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_ADDR_STATUS_1;

typedef struct{
    unsigned  IMAGE_ADDR_FIFO_WORD_CNT : 3; /* 2:0 */
    unsigned  UNUSED0 : 3; /* 5:3 */
    unsigned  FH_ADDR_FIFO_WORD_CNT : 3; /* 8:6 */
    unsigned  UNUSED1 : 23; /* 31:9 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_2_addr_status_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_2_addr_status_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_ADDR_STATUS_2;

typedef struct{
    unsigned  CURR_FRAME_CLIENT_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_2_addr_status_3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_2_addr_status_3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_ADDR_STATUS_3;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_2_debug_status_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_2_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_2_debug_status_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_2_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_2_debug_status_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_2_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_2_DEBUG_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  VIRTUALFRAME_EN : 1; /* 1:1 */
    unsigned  FRAMEHEADER_EN : 1; /* 2:2 */
    unsigned  ADDR_REUSE_EN : 1; /* 3:3 */
    unsigned  AUTO_RECOVERY_EN : 1; /* 4:4 */
    unsigned  UNUSED0 : 11; /* 15:5 */
    unsigned  MODE : 2; /* 17:16 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_3_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_3_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_3_addr_image;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_3_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_ADDR_IMAGE;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_3_addr_frame_incr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_3_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_ADDR_FRAME_INCR;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_3_image_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_3_image_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_IMAGE_CFG_0;

typedef struct{
    unsigned  X_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_3_image_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_3_image_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_IMAGE_CFG_1;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_3_image_cfg_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_3_image_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_IMAGE_CFG_2;

typedef struct{
    unsigned  FORMAT : 4; /* 3:0 */
    unsigned  ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_3_packer_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_3_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_PACKER_CFG;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_3_bw_limit;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_3_bw_limit bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_BW_LIMIT;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_3_addr_frame_header;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_3_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_3_addr_frame_header_incr;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_3_addr_frame_header_incr bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_ADDR_FRAME_HEADER_INCR;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_3_frame_header_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_3_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_FRAME_HEADER_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  LINE_COUNT : 16; /* 19:4 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_3_line_done_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_3_line_done_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_LINE_DONE_CFG;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_3_irq_subsample_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_3_irq_subsample_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_3_irq_subsample_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_3_irq_subsample_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_1;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_3_framedrop_cfg_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_3_framedrop_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_FRAMEDROP_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_3_framedrop_cfg_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_3_framedrop_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_FRAMEDROP_CFG_1;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_3_system_cache_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_3_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_3_burst_limit_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_3_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_BURST_LIMIT_CFG;

typedef struct{
    unsigned  LAST_COMSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_3_addr_status_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_3_addr_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_ADDR_STATUS_0;

typedef struct{
    unsigned  LAST_COMSUMED_FRAMEHEADER_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_3_addr_status_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_3_addr_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_ADDR_STATUS_1;

typedef struct{
    unsigned  IMAGE_ADDR_FIFO_WORD_CNT : 3; /* 2:0 */
    unsigned  UNUSED0 : 3; /* 5:3 */
    unsigned  FH_ADDR_FIFO_WORD_CNT : 3; /* 8:6 */
    unsigned  UNUSED1 : 23; /* 31:9 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_3_addr_status_2;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_3_addr_status_2 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_ADDR_STATUS_2;

typedef struct{
    unsigned  CURR_FRAME_CLIENT_ADDR : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_3_addr_status_3;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_3_addr_status_3 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_ADDR_STATUS_3;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_3_debug_status_cfg;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_3_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_3_debug_status_0;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_3_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_3_debug_status_1;

typedef union{
    _ife_lite_wrapper_ifelite_wrapper_ife_lite4_bus_wr_client_3_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_BUS_WR_CLIENT_3_DEBUG_STATUS_1;

/*----------------------------------------------------------------------
        ENUM Data Structures
----------------------------------------------------------------------*/

typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DIAG_CFG_RDI0_FRM_CNT_EN_DISABLE  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DIAG_CFG_RDI0_FRM_CNT_EN_ENABLE  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DIAG_CFG_RDI0_FRM_CNT_EN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DIAG_CFG_RDI1_FRM_CNT_EN_DISABLE  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DIAG_CFG_RDI1_FRM_CNT_EN_ENABLE  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DIAG_CFG_RDI1_FRM_CNT_EN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DIAG_CFG_RDI2_FRM_CNT_EN_DISABLE  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DIAG_CFG_RDI2_FRM_CNT_EN_ENABLE  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DIAG_CFG_RDI2_FRM_CNT_EN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DIAG_CFG_RDI3_FRM_CNT_EN_DISABLE  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DIAG_CFG_RDI3_FRM_CNT_EN_ENABLE  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DIAG_CFG_RDI3_FRM_CNT_EN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DIAG_CFG_SENSOR_SEL_RDI_0_CAMIF  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DIAG_CFG_SENSOR_SEL_RDI_1_CAMIF  = 0x1,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DIAG_CFG_SENSOR_SEL_RDI_2_CAMIF  = 0x2,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DIAG_CFG_SENSOR_SEL_RDI_3_CAMIF  = 0x3
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_TOP_DIAG_CFG_SENSOR_SEL_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CFG0_CGC_MODE_DYNAMIC_GATING  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CFG0_CGC_MODE_ALWAYS_ON  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CFG0_CGC_MODE_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TEST_BUS_CTRL_EN_DISABLE  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TEST_BUS_CTRL_EN_ENABLE  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TEST_BUS_CTRL_EN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CFG0_PHY_TYPE_SEL_DPHY  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CFG0_PHY_TYPE_SEL_CPHY  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CFG0_PHY_TYPE_SEL_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CFG1_CGC_MODE_DYNAMIC_GATING  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CFG1_CGC_MODE_ALWAYS_ON  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_CSI2_RX_CFG1_CGC_MODE_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_CGC_MODE_DYNAMIC_GATING  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_CGC_MODE_ALWAYS_ON  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_CGC_MODE_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_PLAIN_ALIGNMENT_LSB_ALIGNED  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_PLAIN_ALIGNMENT_MSB_ALIGNED  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_PLAIN_ALIGNMENT_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_UNCOMPRESSED_6_BIT  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_UNCOMPRESSED_8_BIT  = 0x1,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_UNCOMPRESSED_10_BIT  = 0x2,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_UNCOMPRESSED_12_BIT  = 0x3,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_UNCOMPRESSED_14_BIT  = 0x4,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_UNCOMPRESSED_16_BIT  = 0x5,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_UNCOMPRESSED_20_BIT  = 0x6,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_DPCM_10_6_10  = 0x7,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_DPCM_10_8_10  = 0x8,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_DPCM_12_6_12  = 0x9,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_DPCM_12_8_12  = 0xa,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_DPCM_14_8_14  = 0xb,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_DPCM_14_10_14  = 0xc,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_DPCM_12_10_12  = 0xd,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_USER_DEFINED  = 0xe,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_PAYLOAD_ONLY  = 0xf
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_CGC_MODE_DYNAMIC_GATING  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_CGC_MODE_ALWAYS_ON  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_CGC_MODE_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_PLAIN_ALIGNMENT_LSB_ALIGNED  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_PLAIN_ALIGNMENT_MSB_ALIGNED  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_PLAIN_ALIGNMENT_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_UNCOMPRESSED_6_BIT  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_UNCOMPRESSED_8_BIT  = 0x1,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_UNCOMPRESSED_10_BIT  = 0x2,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_UNCOMPRESSED_12_BIT  = 0x3,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_UNCOMPRESSED_14_BIT  = 0x4,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_UNCOMPRESSED_16_BIT  = 0x5,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_UNCOMPRESSED_20_BIT  = 0x6,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_DPCM_10_6_10  = 0x7,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_DPCM_10_8_10  = 0x8,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_DPCM_12_6_12  = 0x9,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_DPCM_12_8_12  = 0xa,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_DPCM_14_8_14  = 0xb,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_DPCM_14_10_14  = 0xc,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_DPCM_12_10_12  = 0xd,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_USER_DEFINED  = 0xe,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_PAYLOAD_ONLY  = 0xf
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_CGC_MODE_DYNAMIC_GATING  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_CGC_MODE_ALWAYS_ON  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_CGC_MODE_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_PLAIN_ALIGNMENT_LSB_ALIGNED  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_PLAIN_ALIGNMENT_MSB_ALIGNED  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_PLAIN_ALIGNMENT_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_UNCOMPRESSED_6_BIT  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_UNCOMPRESSED_8_BIT  = 0x1,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_UNCOMPRESSED_10_BIT  = 0x2,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_UNCOMPRESSED_12_BIT  = 0x3,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_UNCOMPRESSED_14_BIT  = 0x4,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_UNCOMPRESSED_16_BIT  = 0x5,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_UNCOMPRESSED_20_BIT  = 0x6,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_DPCM_10_6_10  = 0x7,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_DPCM_10_8_10  = 0x8,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_DPCM_12_6_12  = 0x9,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_DPCM_12_8_12  = 0xa,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_DPCM_14_8_14  = 0xb,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_DPCM_14_10_14  = 0xc,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_DPCM_12_10_12  = 0xd,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_USER_DEFINED  = 0xe,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_PAYLOAD_ONLY  = 0xf
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_CGC_MODE_DYNAMIC_GATING  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_CGC_MODE_ALWAYS_ON  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_CGC_MODE_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_PLAIN_ALIGNMENT_LSB_ALIGNED  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_PLAIN_ALIGNMENT_MSB_ALIGNED  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_PLAIN_ALIGNMENT_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_UNCOMPRESSED_6_BIT  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_UNCOMPRESSED_8_BIT  = 0x1,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_UNCOMPRESSED_10_BIT  = 0x2,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_UNCOMPRESSED_12_BIT  = 0x3,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_UNCOMPRESSED_14_BIT  = 0x4,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_UNCOMPRESSED_16_BIT  = 0x5,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_UNCOMPRESSED_20_BIT  = 0x6,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_DPCM_10_6_10  = 0x7,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_DPCM_10_8_10  = 0x8,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_DPCM_12_6_12  = 0x9,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_DPCM_12_8_12  = 0xa,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_DPCM_14_8_14  = 0xb,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_DPCM_14_10_14  = 0xc,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_DPCM_12_10_12  = 0xd,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_USER_DEFINED  = 0xe,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_PAYLOAD_ONLY  = 0xf
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CTRL_TEST_EN_DISABLE  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CTRL_TEST_EN_ENABLE  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CTRL_TEST_EN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CTRL_FS_PKT_EN_DISABLE  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CTRL_FS_PKT_EN_ENABLE  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CTRL_FS_PKT_EN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CTRL_FE_PKT_EN_DISABLE  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CTRL_FE_PKT_EN_ENABLE  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CTRL_FE_PKT_EN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CTRL_PHY_SEL_DPHY  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CTRL_PHY_SEL_CPHY  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_CTRL_PHY_SEL_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_VC_CFG0_NUM_ACTIVE_DTS_DT_0_ENABLED  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_VC_CFG0_NUM_ACTIVE_DTS_DT_0_1_ENABLED  = 0x1,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_VC_CFG0_NUM_ACTIVE_DTS_DT_0_1_2_ENABLED  = 0x2,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_VC_CFG0_NUM_ACTIVE_DTS_DT_0_1_2_3_ENABLED  = 0x3
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_VC_CFG0_NUM_ACTIVE_DTS_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_VC_CFG0_LINE_INTERLEAVING_MODE_INTERLEAVED  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_VC_CFG0_LINE_INTERLEAVING_MODE_ONE_SHOT  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CSID_TPG_VC_CFG0_LINE_INTERLEAVING_MODE_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_MODULE_CFG_PIXEL_PATTERN_RGRGRG  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_MODULE_CFG_PIXEL_PATTERN_GRGRGR  = 0x1,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_MODULE_CFG_PIXEL_PATTERN_BGBGBG  = 0x2,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_MODULE_CFG_PIXEL_PATTERN_GBGBGB  = 0x3,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_MODULE_CFG_PIXEL_PATTERN_YCBYCR  = 0x4,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_MODULE_CFG_PIXEL_PATTERN_YCRYCB  = 0x5,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_MODULE_CFG_PIXEL_PATTERN_CBYCRY  = 0x6,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_MODULE_CFG_PIXEL_PATTERN_CRYCBY  = 0x7
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF0_MODULE_CFG_PIXEL_PATTERN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_MODULE_CFG_PIXEL_PATTERN_RGRGRG  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_MODULE_CFG_PIXEL_PATTERN_GRGRGR  = 0x1,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_MODULE_CFG_PIXEL_PATTERN_BGBGBG  = 0x2,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_MODULE_CFG_PIXEL_PATTERN_GBGBGB  = 0x3,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_MODULE_CFG_PIXEL_PATTERN_YCBYCR  = 0x4,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_MODULE_CFG_PIXEL_PATTERN_YCRYCB  = 0x5,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_MODULE_CFG_PIXEL_PATTERN_CBYCRY  = 0x6,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_MODULE_CFG_PIXEL_PATTERN_CRYCBY  = 0x7
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF1_MODULE_CFG_PIXEL_PATTERN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_MODULE_CFG_PIXEL_PATTERN_RGRGRG  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_MODULE_CFG_PIXEL_PATTERN_GRGRGR  = 0x1,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_MODULE_CFG_PIXEL_PATTERN_BGBGBG  = 0x2,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_MODULE_CFG_PIXEL_PATTERN_GBGBGB  = 0x3,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_MODULE_CFG_PIXEL_PATTERN_YCBYCR  = 0x4,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_MODULE_CFG_PIXEL_PATTERN_YCRYCB  = 0x5,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_MODULE_CFG_PIXEL_PATTERN_CBYCRY  = 0x6,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_MODULE_CFG_PIXEL_PATTERN_CRYCBY  = 0x7
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF2_MODULE_CFG_PIXEL_PATTERN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_MODULE_CFG_PIXEL_PATTERN_RGRGRG  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_MODULE_CFG_PIXEL_PATTERN_GRGRGR  = 0x1,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_MODULE_CFG_PIXEL_PATTERN_BGBGBG  = 0x2,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_MODULE_CFG_PIXEL_PATTERN_GBGBGB  = 0x3,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_MODULE_CFG_PIXEL_PATTERN_YCBYCR  = 0x4,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_MODULE_CFG_PIXEL_PATTERN_YCRYCB  = 0x5,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_MODULE_CFG_PIXEL_PATTERN_CBYCRY  = 0x6,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_MODULE_CFG_PIXEL_PATTERN_CRYCBY  = 0x7
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE0_CLC_CAMIF3_MODULE_CFG_PIXEL_PATTERN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DIAG_CFG_RDI0_FRM_CNT_EN_DISABLE  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DIAG_CFG_RDI0_FRM_CNT_EN_ENABLE  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DIAG_CFG_RDI0_FRM_CNT_EN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DIAG_CFG_RDI1_FRM_CNT_EN_DISABLE  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DIAG_CFG_RDI1_FRM_CNT_EN_ENABLE  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DIAG_CFG_RDI1_FRM_CNT_EN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DIAG_CFG_RDI2_FRM_CNT_EN_DISABLE  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DIAG_CFG_RDI2_FRM_CNT_EN_ENABLE  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DIAG_CFG_RDI2_FRM_CNT_EN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DIAG_CFG_RDI3_FRM_CNT_EN_DISABLE  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DIAG_CFG_RDI3_FRM_CNT_EN_ENABLE  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DIAG_CFG_RDI3_FRM_CNT_EN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DIAG_CFG_SENSOR_SEL_RDI_0_CAMIF  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DIAG_CFG_SENSOR_SEL_RDI_1_CAMIF  = 0x1,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DIAG_CFG_SENSOR_SEL_RDI_2_CAMIF  = 0x2,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DIAG_CFG_SENSOR_SEL_RDI_3_CAMIF  = 0x3
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_TOP_DIAG_CFG_SENSOR_SEL_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CFG0_CGC_MODE_DYNAMIC_GATING  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CFG0_CGC_MODE_ALWAYS_ON  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CFG0_CGC_MODE_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TEST_BUS_CTRL_EN_DISABLE  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TEST_BUS_CTRL_EN_ENABLE  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TEST_BUS_CTRL_EN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CFG0_PHY_TYPE_SEL_DPHY  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CFG0_PHY_TYPE_SEL_CPHY  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CFG0_PHY_TYPE_SEL_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CFG1_CGC_MODE_DYNAMIC_GATING  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CFG1_CGC_MODE_ALWAYS_ON  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_CSI2_RX_CFG1_CGC_MODE_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_CGC_MODE_DYNAMIC_GATING  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_CGC_MODE_ALWAYS_ON  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_CGC_MODE_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_PLAIN_ALIGNMENT_LSB_ALIGNED  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_PLAIN_ALIGNMENT_MSB_ALIGNED  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_PLAIN_ALIGNMENT_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_UNCOMPRESSED_6_BIT  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_UNCOMPRESSED_8_BIT  = 0x1,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_UNCOMPRESSED_10_BIT  = 0x2,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_UNCOMPRESSED_12_BIT  = 0x3,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_UNCOMPRESSED_14_BIT  = 0x4,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_UNCOMPRESSED_16_BIT  = 0x5,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_UNCOMPRESSED_20_BIT  = 0x6,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_DPCM_10_6_10  = 0x7,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_DPCM_10_8_10  = 0x8,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_DPCM_12_6_12  = 0x9,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_DPCM_12_8_12  = 0xa,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_DPCM_14_8_14  = 0xb,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_DPCM_14_10_14  = 0xc,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_DPCM_12_10_12  = 0xd,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_USER_DEFINED  = 0xe,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_PAYLOAD_ONLY  = 0xf
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_CGC_MODE_DYNAMIC_GATING  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_CGC_MODE_ALWAYS_ON  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_CGC_MODE_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_PLAIN_ALIGNMENT_LSB_ALIGNED  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_PLAIN_ALIGNMENT_MSB_ALIGNED  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_PLAIN_ALIGNMENT_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_UNCOMPRESSED_6_BIT  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_UNCOMPRESSED_8_BIT  = 0x1,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_UNCOMPRESSED_10_BIT  = 0x2,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_UNCOMPRESSED_12_BIT  = 0x3,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_UNCOMPRESSED_14_BIT  = 0x4,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_UNCOMPRESSED_16_BIT  = 0x5,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_UNCOMPRESSED_20_BIT  = 0x6,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_DPCM_10_6_10  = 0x7,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_DPCM_10_8_10  = 0x8,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_DPCM_12_6_12  = 0x9,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_DPCM_12_8_12  = 0xa,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_DPCM_14_8_14  = 0xb,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_DPCM_14_10_14  = 0xc,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_DPCM_12_10_12  = 0xd,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_USER_DEFINED  = 0xe,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_PAYLOAD_ONLY  = 0xf
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_CGC_MODE_DYNAMIC_GATING  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_CGC_MODE_ALWAYS_ON  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_CGC_MODE_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_PLAIN_ALIGNMENT_LSB_ALIGNED  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_PLAIN_ALIGNMENT_MSB_ALIGNED  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_PLAIN_ALIGNMENT_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_UNCOMPRESSED_6_BIT  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_UNCOMPRESSED_8_BIT  = 0x1,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_UNCOMPRESSED_10_BIT  = 0x2,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_UNCOMPRESSED_12_BIT  = 0x3,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_UNCOMPRESSED_14_BIT  = 0x4,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_UNCOMPRESSED_16_BIT  = 0x5,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_UNCOMPRESSED_20_BIT  = 0x6,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_DPCM_10_6_10  = 0x7,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_DPCM_10_8_10  = 0x8,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_DPCM_12_6_12  = 0x9,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_DPCM_12_8_12  = 0xa,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_DPCM_14_8_14  = 0xb,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_DPCM_14_10_14  = 0xc,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_DPCM_12_10_12  = 0xd,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_USER_DEFINED  = 0xe,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_PAYLOAD_ONLY  = 0xf
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_CGC_MODE_DYNAMIC_GATING  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_CGC_MODE_ALWAYS_ON  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_CGC_MODE_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_PLAIN_ALIGNMENT_LSB_ALIGNED  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_PLAIN_ALIGNMENT_MSB_ALIGNED  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_PLAIN_ALIGNMENT_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_UNCOMPRESSED_6_BIT  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_UNCOMPRESSED_8_BIT  = 0x1,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_UNCOMPRESSED_10_BIT  = 0x2,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_UNCOMPRESSED_12_BIT  = 0x3,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_UNCOMPRESSED_14_BIT  = 0x4,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_UNCOMPRESSED_16_BIT  = 0x5,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_UNCOMPRESSED_20_BIT  = 0x6,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_DPCM_10_6_10  = 0x7,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_DPCM_10_8_10  = 0x8,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_DPCM_12_6_12  = 0x9,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_DPCM_12_8_12  = 0xa,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_DPCM_14_8_14  = 0xb,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_DPCM_14_10_14  = 0xc,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_DPCM_12_10_12  = 0xd,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_USER_DEFINED  = 0xe,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_PAYLOAD_ONLY  = 0xf
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CTRL_TEST_EN_DISABLE  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CTRL_TEST_EN_ENABLE  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CTRL_TEST_EN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CTRL_FS_PKT_EN_DISABLE  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CTRL_FS_PKT_EN_ENABLE  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CTRL_FS_PKT_EN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CTRL_FE_PKT_EN_DISABLE  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CTRL_FE_PKT_EN_ENABLE  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CTRL_FE_PKT_EN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CTRL_PHY_SEL_DPHY  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CTRL_PHY_SEL_CPHY  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_CTRL_PHY_SEL_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_VC_CFG0_NUM_ACTIVE_DTS_DT_0_ENABLED  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_VC_CFG0_NUM_ACTIVE_DTS_DT_0_1_ENABLED  = 0x1,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_VC_CFG0_NUM_ACTIVE_DTS_DT_0_1_2_ENABLED  = 0x2,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_VC_CFG0_NUM_ACTIVE_DTS_DT_0_1_2_3_ENABLED  = 0x3
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_VC_CFG0_NUM_ACTIVE_DTS_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_VC_CFG0_LINE_INTERLEAVING_MODE_INTERLEAVED  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_VC_CFG0_LINE_INTERLEAVING_MODE_ONE_SHOT  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CSID_TPG_VC_CFG0_LINE_INTERLEAVING_MODE_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_MODULE_CFG_PIXEL_PATTERN_RGRGRG  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_MODULE_CFG_PIXEL_PATTERN_GRGRGR  = 0x1,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_MODULE_CFG_PIXEL_PATTERN_BGBGBG  = 0x2,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_MODULE_CFG_PIXEL_PATTERN_GBGBGB  = 0x3,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_MODULE_CFG_PIXEL_PATTERN_YCBYCR  = 0x4,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_MODULE_CFG_PIXEL_PATTERN_YCRYCB  = 0x5,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_MODULE_CFG_PIXEL_PATTERN_CBYCRY  = 0x6,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_MODULE_CFG_PIXEL_PATTERN_CRYCBY  = 0x7
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF0_MODULE_CFG_PIXEL_PATTERN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_MODULE_CFG_PIXEL_PATTERN_RGRGRG  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_MODULE_CFG_PIXEL_PATTERN_GRGRGR  = 0x1,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_MODULE_CFG_PIXEL_PATTERN_BGBGBG  = 0x2,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_MODULE_CFG_PIXEL_PATTERN_GBGBGB  = 0x3,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_MODULE_CFG_PIXEL_PATTERN_YCBYCR  = 0x4,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_MODULE_CFG_PIXEL_PATTERN_YCRYCB  = 0x5,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_MODULE_CFG_PIXEL_PATTERN_CBYCRY  = 0x6,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_MODULE_CFG_PIXEL_PATTERN_CRYCBY  = 0x7
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF1_MODULE_CFG_PIXEL_PATTERN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_MODULE_CFG_PIXEL_PATTERN_RGRGRG  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_MODULE_CFG_PIXEL_PATTERN_GRGRGR  = 0x1,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_MODULE_CFG_PIXEL_PATTERN_BGBGBG  = 0x2,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_MODULE_CFG_PIXEL_PATTERN_GBGBGB  = 0x3,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_MODULE_CFG_PIXEL_PATTERN_YCBYCR  = 0x4,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_MODULE_CFG_PIXEL_PATTERN_YCRYCB  = 0x5,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_MODULE_CFG_PIXEL_PATTERN_CBYCRY  = 0x6,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_MODULE_CFG_PIXEL_PATTERN_CRYCBY  = 0x7
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF2_MODULE_CFG_PIXEL_PATTERN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_MODULE_CFG_PIXEL_PATTERN_RGRGRG  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_MODULE_CFG_PIXEL_PATTERN_GRGRGR  = 0x1,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_MODULE_CFG_PIXEL_PATTERN_BGBGBG  = 0x2,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_MODULE_CFG_PIXEL_PATTERN_GBGBGB  = 0x3,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_MODULE_CFG_PIXEL_PATTERN_YCBYCR  = 0x4,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_MODULE_CFG_PIXEL_PATTERN_YCRYCB  = 0x5,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_MODULE_CFG_PIXEL_PATTERN_CBYCRY  = 0x6,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_MODULE_CFG_PIXEL_PATTERN_CRYCBY  = 0x7
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE1_CLC_CAMIF3_MODULE_CFG_PIXEL_PATTERN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DIAG_CFG_RDI0_FRM_CNT_EN_DISABLE  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DIAG_CFG_RDI0_FRM_CNT_EN_ENABLE  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DIAG_CFG_RDI0_FRM_CNT_EN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DIAG_CFG_RDI1_FRM_CNT_EN_DISABLE  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DIAG_CFG_RDI1_FRM_CNT_EN_ENABLE  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DIAG_CFG_RDI1_FRM_CNT_EN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DIAG_CFG_RDI2_FRM_CNT_EN_DISABLE  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DIAG_CFG_RDI2_FRM_CNT_EN_ENABLE  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DIAG_CFG_RDI2_FRM_CNT_EN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DIAG_CFG_RDI3_FRM_CNT_EN_DISABLE  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DIAG_CFG_RDI3_FRM_CNT_EN_ENABLE  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DIAG_CFG_RDI3_FRM_CNT_EN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DIAG_CFG_SENSOR_SEL_RDI_0_CAMIF  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DIAG_CFG_SENSOR_SEL_RDI_1_CAMIF  = 0x1,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DIAG_CFG_SENSOR_SEL_RDI_2_CAMIF  = 0x2,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DIAG_CFG_SENSOR_SEL_RDI_3_CAMIF  = 0x3
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_TOP_DIAG_CFG_SENSOR_SEL_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CFG0_CGC_MODE_DYNAMIC_GATING  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CFG0_CGC_MODE_ALWAYS_ON  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CFG0_CGC_MODE_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TEST_BUS_CTRL_EN_DISABLE  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TEST_BUS_CTRL_EN_ENABLE  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TEST_BUS_CTRL_EN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CFG0_PHY_TYPE_SEL_DPHY  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CFG0_PHY_TYPE_SEL_CPHY  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CFG0_PHY_TYPE_SEL_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CFG1_CGC_MODE_DYNAMIC_GATING  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CFG1_CGC_MODE_ALWAYS_ON  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_CSI2_RX_CFG1_CGC_MODE_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_CGC_MODE_DYNAMIC_GATING  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_CGC_MODE_ALWAYS_ON  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_CGC_MODE_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_PLAIN_ALIGNMENT_LSB_ALIGNED  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_PLAIN_ALIGNMENT_MSB_ALIGNED  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_PLAIN_ALIGNMENT_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_UNCOMPRESSED_6_BIT  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_UNCOMPRESSED_8_BIT  = 0x1,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_UNCOMPRESSED_10_BIT  = 0x2,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_UNCOMPRESSED_12_BIT  = 0x3,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_UNCOMPRESSED_14_BIT  = 0x4,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_UNCOMPRESSED_16_BIT  = 0x5,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_UNCOMPRESSED_20_BIT  = 0x6,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_DPCM_10_6_10  = 0x7,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_DPCM_10_8_10  = 0x8,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_DPCM_12_6_12  = 0x9,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_DPCM_12_8_12  = 0xa,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_DPCM_14_8_14  = 0xb,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_DPCM_14_10_14  = 0xc,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_DPCM_12_10_12  = 0xd,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_USER_DEFINED  = 0xe,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_PAYLOAD_ONLY  = 0xf
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_CGC_MODE_DYNAMIC_GATING  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_CGC_MODE_ALWAYS_ON  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_CGC_MODE_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_PLAIN_ALIGNMENT_LSB_ALIGNED  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_PLAIN_ALIGNMENT_MSB_ALIGNED  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_PLAIN_ALIGNMENT_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_UNCOMPRESSED_6_BIT  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_UNCOMPRESSED_8_BIT  = 0x1,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_UNCOMPRESSED_10_BIT  = 0x2,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_UNCOMPRESSED_12_BIT  = 0x3,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_UNCOMPRESSED_14_BIT  = 0x4,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_UNCOMPRESSED_16_BIT  = 0x5,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_UNCOMPRESSED_20_BIT  = 0x6,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_DPCM_10_6_10  = 0x7,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_DPCM_10_8_10  = 0x8,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_DPCM_12_6_12  = 0x9,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_DPCM_12_8_12  = 0xa,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_DPCM_14_8_14  = 0xb,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_DPCM_14_10_14  = 0xc,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_DPCM_12_10_12  = 0xd,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_USER_DEFINED  = 0xe,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_PAYLOAD_ONLY  = 0xf
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_CGC_MODE_DYNAMIC_GATING  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_CGC_MODE_ALWAYS_ON  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_CGC_MODE_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_PLAIN_ALIGNMENT_LSB_ALIGNED  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_PLAIN_ALIGNMENT_MSB_ALIGNED  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_PLAIN_ALIGNMENT_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_UNCOMPRESSED_6_BIT  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_UNCOMPRESSED_8_BIT  = 0x1,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_UNCOMPRESSED_10_BIT  = 0x2,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_UNCOMPRESSED_12_BIT  = 0x3,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_UNCOMPRESSED_14_BIT  = 0x4,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_UNCOMPRESSED_16_BIT  = 0x5,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_UNCOMPRESSED_20_BIT  = 0x6,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_DPCM_10_6_10  = 0x7,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_DPCM_10_8_10  = 0x8,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_DPCM_12_6_12  = 0x9,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_DPCM_12_8_12  = 0xa,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_DPCM_14_8_14  = 0xb,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_DPCM_14_10_14  = 0xc,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_DPCM_12_10_12  = 0xd,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_USER_DEFINED  = 0xe,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_PAYLOAD_ONLY  = 0xf
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_CGC_MODE_DYNAMIC_GATING  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_CGC_MODE_ALWAYS_ON  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_CGC_MODE_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_PLAIN_ALIGNMENT_LSB_ALIGNED  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_PLAIN_ALIGNMENT_MSB_ALIGNED  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_PLAIN_ALIGNMENT_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_UNCOMPRESSED_6_BIT  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_UNCOMPRESSED_8_BIT  = 0x1,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_UNCOMPRESSED_10_BIT  = 0x2,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_UNCOMPRESSED_12_BIT  = 0x3,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_UNCOMPRESSED_14_BIT  = 0x4,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_UNCOMPRESSED_16_BIT  = 0x5,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_UNCOMPRESSED_20_BIT  = 0x6,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_DPCM_10_6_10  = 0x7,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_DPCM_10_8_10  = 0x8,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_DPCM_12_6_12  = 0x9,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_DPCM_12_8_12  = 0xa,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_DPCM_14_8_14  = 0xb,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_DPCM_14_10_14  = 0xc,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_DPCM_12_10_12  = 0xd,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_USER_DEFINED  = 0xe,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_PAYLOAD_ONLY  = 0xf
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CTRL_TEST_EN_DISABLE  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CTRL_TEST_EN_ENABLE  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CTRL_TEST_EN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CTRL_FS_PKT_EN_DISABLE  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CTRL_FS_PKT_EN_ENABLE  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CTRL_FS_PKT_EN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CTRL_FE_PKT_EN_DISABLE  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CTRL_FE_PKT_EN_ENABLE  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CTRL_FE_PKT_EN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CTRL_PHY_SEL_DPHY  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CTRL_PHY_SEL_CPHY  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_CTRL_PHY_SEL_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_VC_CFG0_NUM_ACTIVE_DTS_DT_0_ENABLED  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_VC_CFG0_NUM_ACTIVE_DTS_DT_0_1_ENABLED  = 0x1,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_VC_CFG0_NUM_ACTIVE_DTS_DT_0_1_2_ENABLED  = 0x2,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_VC_CFG0_NUM_ACTIVE_DTS_DT_0_1_2_3_ENABLED  = 0x3
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_VC_CFG0_NUM_ACTIVE_DTS_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_VC_CFG0_LINE_INTERLEAVING_MODE_INTERLEAVED  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_VC_CFG0_LINE_INTERLEAVING_MODE_ONE_SHOT  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CSID_TPG_VC_CFG0_LINE_INTERLEAVING_MODE_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_MODULE_CFG_PIXEL_PATTERN_RGRGRG  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_MODULE_CFG_PIXEL_PATTERN_GRGRGR  = 0x1,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_MODULE_CFG_PIXEL_PATTERN_BGBGBG  = 0x2,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_MODULE_CFG_PIXEL_PATTERN_GBGBGB  = 0x3,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_MODULE_CFG_PIXEL_PATTERN_YCBYCR  = 0x4,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_MODULE_CFG_PIXEL_PATTERN_YCRYCB  = 0x5,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_MODULE_CFG_PIXEL_PATTERN_CBYCRY  = 0x6,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_MODULE_CFG_PIXEL_PATTERN_CRYCBY  = 0x7
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF0_MODULE_CFG_PIXEL_PATTERN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_MODULE_CFG_PIXEL_PATTERN_RGRGRG  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_MODULE_CFG_PIXEL_PATTERN_GRGRGR  = 0x1,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_MODULE_CFG_PIXEL_PATTERN_BGBGBG  = 0x2,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_MODULE_CFG_PIXEL_PATTERN_GBGBGB  = 0x3,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_MODULE_CFG_PIXEL_PATTERN_YCBYCR  = 0x4,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_MODULE_CFG_PIXEL_PATTERN_YCRYCB  = 0x5,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_MODULE_CFG_PIXEL_PATTERN_CBYCRY  = 0x6,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_MODULE_CFG_PIXEL_PATTERN_CRYCBY  = 0x7
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF1_MODULE_CFG_PIXEL_PATTERN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_MODULE_CFG_PIXEL_PATTERN_RGRGRG  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_MODULE_CFG_PIXEL_PATTERN_GRGRGR  = 0x1,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_MODULE_CFG_PIXEL_PATTERN_BGBGBG  = 0x2,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_MODULE_CFG_PIXEL_PATTERN_GBGBGB  = 0x3,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_MODULE_CFG_PIXEL_PATTERN_YCBYCR  = 0x4,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_MODULE_CFG_PIXEL_PATTERN_YCRYCB  = 0x5,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_MODULE_CFG_PIXEL_PATTERN_CBYCRY  = 0x6,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_MODULE_CFG_PIXEL_PATTERN_CRYCBY  = 0x7
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF2_MODULE_CFG_PIXEL_PATTERN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_MODULE_CFG_PIXEL_PATTERN_RGRGRG  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_MODULE_CFG_PIXEL_PATTERN_GRGRGR  = 0x1,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_MODULE_CFG_PIXEL_PATTERN_BGBGBG  = 0x2,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_MODULE_CFG_PIXEL_PATTERN_GBGBGB  = 0x3,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_MODULE_CFG_PIXEL_PATTERN_YCBYCR  = 0x4,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_MODULE_CFG_PIXEL_PATTERN_YCRYCB  = 0x5,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_MODULE_CFG_PIXEL_PATTERN_CBYCRY  = 0x6,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_MODULE_CFG_PIXEL_PATTERN_CRYCBY  = 0x7
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE2_CLC_CAMIF3_MODULE_CFG_PIXEL_PATTERN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DIAG_CFG_RDI0_FRM_CNT_EN_DISABLE  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DIAG_CFG_RDI0_FRM_CNT_EN_ENABLE  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DIAG_CFG_RDI0_FRM_CNT_EN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DIAG_CFG_RDI1_FRM_CNT_EN_DISABLE  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DIAG_CFG_RDI1_FRM_CNT_EN_ENABLE  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DIAG_CFG_RDI1_FRM_CNT_EN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DIAG_CFG_RDI2_FRM_CNT_EN_DISABLE  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DIAG_CFG_RDI2_FRM_CNT_EN_ENABLE  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DIAG_CFG_RDI2_FRM_CNT_EN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DIAG_CFG_RDI3_FRM_CNT_EN_DISABLE  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DIAG_CFG_RDI3_FRM_CNT_EN_ENABLE  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DIAG_CFG_RDI3_FRM_CNT_EN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DIAG_CFG_SENSOR_SEL_RDI_0_CAMIF  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DIAG_CFG_SENSOR_SEL_RDI_1_CAMIF  = 0x1,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DIAG_CFG_SENSOR_SEL_RDI_2_CAMIF  = 0x2,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DIAG_CFG_SENSOR_SEL_RDI_3_CAMIF  = 0x3
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_TOP_DIAG_CFG_SENSOR_SEL_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CFG0_CGC_MODE_DYNAMIC_GATING  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CFG0_CGC_MODE_ALWAYS_ON  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CFG0_CGC_MODE_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TEST_BUS_CTRL_EN_DISABLE  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TEST_BUS_CTRL_EN_ENABLE  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TEST_BUS_CTRL_EN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CFG0_PHY_TYPE_SEL_DPHY  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CFG0_PHY_TYPE_SEL_CPHY  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CFG0_PHY_TYPE_SEL_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CFG1_CGC_MODE_DYNAMIC_GATING  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CFG1_CGC_MODE_ALWAYS_ON  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_CSI2_RX_CFG1_CGC_MODE_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_CGC_MODE_DYNAMIC_GATING  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_CGC_MODE_ALWAYS_ON  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_CGC_MODE_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_PLAIN_ALIGNMENT_LSB_ALIGNED  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_PLAIN_ALIGNMENT_MSB_ALIGNED  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_PLAIN_ALIGNMENT_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_UNCOMPRESSED_6_BIT  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_UNCOMPRESSED_8_BIT  = 0x1,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_UNCOMPRESSED_10_BIT  = 0x2,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_UNCOMPRESSED_12_BIT  = 0x3,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_UNCOMPRESSED_14_BIT  = 0x4,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_UNCOMPRESSED_16_BIT  = 0x5,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_UNCOMPRESSED_20_BIT  = 0x6,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_DPCM_10_6_10  = 0x7,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_DPCM_10_8_10  = 0x8,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_DPCM_12_6_12  = 0x9,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_DPCM_12_8_12  = 0xa,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_DPCM_14_8_14  = 0xb,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_DPCM_14_10_14  = 0xc,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_DPCM_12_10_12  = 0xd,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_USER_DEFINED  = 0xe,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_PAYLOAD_ONLY  = 0xf
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_CGC_MODE_DYNAMIC_GATING  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_CGC_MODE_ALWAYS_ON  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_CGC_MODE_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_PLAIN_ALIGNMENT_LSB_ALIGNED  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_PLAIN_ALIGNMENT_MSB_ALIGNED  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_PLAIN_ALIGNMENT_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_UNCOMPRESSED_6_BIT  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_UNCOMPRESSED_8_BIT  = 0x1,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_UNCOMPRESSED_10_BIT  = 0x2,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_UNCOMPRESSED_12_BIT  = 0x3,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_UNCOMPRESSED_14_BIT  = 0x4,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_UNCOMPRESSED_16_BIT  = 0x5,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_UNCOMPRESSED_20_BIT  = 0x6,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_DPCM_10_6_10  = 0x7,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_DPCM_10_8_10  = 0x8,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_DPCM_12_6_12  = 0x9,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_DPCM_12_8_12  = 0xa,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_DPCM_14_8_14  = 0xb,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_DPCM_14_10_14  = 0xc,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_DPCM_12_10_12  = 0xd,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_USER_DEFINED  = 0xe,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_PAYLOAD_ONLY  = 0xf
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_CGC_MODE_DYNAMIC_GATING  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_CGC_MODE_ALWAYS_ON  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_CGC_MODE_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_PLAIN_ALIGNMENT_LSB_ALIGNED  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_PLAIN_ALIGNMENT_MSB_ALIGNED  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_PLAIN_ALIGNMENT_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_UNCOMPRESSED_6_BIT  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_UNCOMPRESSED_8_BIT  = 0x1,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_UNCOMPRESSED_10_BIT  = 0x2,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_UNCOMPRESSED_12_BIT  = 0x3,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_UNCOMPRESSED_14_BIT  = 0x4,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_UNCOMPRESSED_16_BIT  = 0x5,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_UNCOMPRESSED_20_BIT  = 0x6,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_DPCM_10_6_10  = 0x7,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_DPCM_10_8_10  = 0x8,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_DPCM_12_6_12  = 0x9,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_DPCM_12_8_12  = 0xa,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_DPCM_14_8_14  = 0xb,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_DPCM_14_10_14  = 0xc,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_DPCM_12_10_12  = 0xd,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_USER_DEFINED  = 0xe,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_PAYLOAD_ONLY  = 0xf
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_CGC_MODE_DYNAMIC_GATING  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_CGC_MODE_ALWAYS_ON  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_CGC_MODE_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_PLAIN_ALIGNMENT_LSB_ALIGNED  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_PLAIN_ALIGNMENT_MSB_ALIGNED  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_PLAIN_ALIGNMENT_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_UNCOMPRESSED_6_BIT  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_UNCOMPRESSED_8_BIT  = 0x1,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_UNCOMPRESSED_10_BIT  = 0x2,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_UNCOMPRESSED_12_BIT  = 0x3,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_UNCOMPRESSED_14_BIT  = 0x4,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_UNCOMPRESSED_16_BIT  = 0x5,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_UNCOMPRESSED_20_BIT  = 0x6,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_DPCM_10_6_10  = 0x7,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_DPCM_10_8_10  = 0x8,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_DPCM_12_6_12  = 0x9,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_DPCM_12_8_12  = 0xa,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_DPCM_14_8_14  = 0xb,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_DPCM_14_10_14  = 0xc,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_DPCM_12_10_12  = 0xd,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_USER_DEFINED  = 0xe,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_PAYLOAD_ONLY  = 0xf
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CTRL_TEST_EN_DISABLE  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CTRL_TEST_EN_ENABLE  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CTRL_TEST_EN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CTRL_FS_PKT_EN_DISABLE  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CTRL_FS_PKT_EN_ENABLE  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CTRL_FS_PKT_EN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CTRL_FE_PKT_EN_DISABLE  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CTRL_FE_PKT_EN_ENABLE  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CTRL_FE_PKT_EN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CTRL_PHY_SEL_DPHY  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CTRL_PHY_SEL_CPHY  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_CTRL_PHY_SEL_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_VC_CFG0_NUM_ACTIVE_DTS_DT_0_ENABLED  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_VC_CFG0_NUM_ACTIVE_DTS_DT_0_1_ENABLED  = 0x1,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_VC_CFG0_NUM_ACTIVE_DTS_DT_0_1_2_ENABLED  = 0x2,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_VC_CFG0_NUM_ACTIVE_DTS_DT_0_1_2_3_ENABLED  = 0x3
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_VC_CFG0_NUM_ACTIVE_DTS_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_VC_CFG0_LINE_INTERLEAVING_MODE_INTERLEAVED  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_VC_CFG0_LINE_INTERLEAVING_MODE_ONE_SHOT  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CSID_TPG_VC_CFG0_LINE_INTERLEAVING_MODE_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_MODULE_CFG_PIXEL_PATTERN_RGRGRG  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_MODULE_CFG_PIXEL_PATTERN_GRGRGR  = 0x1,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_MODULE_CFG_PIXEL_PATTERN_BGBGBG  = 0x2,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_MODULE_CFG_PIXEL_PATTERN_GBGBGB  = 0x3,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_MODULE_CFG_PIXEL_PATTERN_YCBYCR  = 0x4,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_MODULE_CFG_PIXEL_PATTERN_YCRYCB  = 0x5,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_MODULE_CFG_PIXEL_PATTERN_CBYCRY  = 0x6,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_MODULE_CFG_PIXEL_PATTERN_CRYCBY  = 0x7
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF0_MODULE_CFG_PIXEL_PATTERN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_MODULE_CFG_PIXEL_PATTERN_RGRGRG  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_MODULE_CFG_PIXEL_PATTERN_GRGRGR  = 0x1,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_MODULE_CFG_PIXEL_PATTERN_BGBGBG  = 0x2,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_MODULE_CFG_PIXEL_PATTERN_GBGBGB  = 0x3,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_MODULE_CFG_PIXEL_PATTERN_YCBYCR  = 0x4,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_MODULE_CFG_PIXEL_PATTERN_YCRYCB  = 0x5,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_MODULE_CFG_PIXEL_PATTERN_CBYCRY  = 0x6,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_MODULE_CFG_PIXEL_PATTERN_CRYCBY  = 0x7
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF1_MODULE_CFG_PIXEL_PATTERN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_MODULE_CFG_PIXEL_PATTERN_RGRGRG  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_MODULE_CFG_PIXEL_PATTERN_GRGRGR  = 0x1,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_MODULE_CFG_PIXEL_PATTERN_BGBGBG  = 0x2,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_MODULE_CFG_PIXEL_PATTERN_GBGBGB  = 0x3,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_MODULE_CFG_PIXEL_PATTERN_YCBYCR  = 0x4,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_MODULE_CFG_PIXEL_PATTERN_YCRYCB  = 0x5,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_MODULE_CFG_PIXEL_PATTERN_CBYCRY  = 0x6,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_MODULE_CFG_PIXEL_PATTERN_CRYCBY  = 0x7
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF2_MODULE_CFG_PIXEL_PATTERN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_MODULE_CFG_PIXEL_PATTERN_RGRGRG  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_MODULE_CFG_PIXEL_PATTERN_GRGRGR  = 0x1,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_MODULE_CFG_PIXEL_PATTERN_BGBGBG  = 0x2,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_MODULE_CFG_PIXEL_PATTERN_GBGBGB  = 0x3,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_MODULE_CFG_PIXEL_PATTERN_YCBYCR  = 0x4,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_MODULE_CFG_PIXEL_PATTERN_YCRYCB  = 0x5,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_MODULE_CFG_PIXEL_PATTERN_CBYCRY  = 0x6,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_MODULE_CFG_PIXEL_PATTERN_CRYCBY  = 0x7
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE3_CLC_CAMIF3_MODULE_CFG_PIXEL_PATTERN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DIAG_CFG_RDI0_FRM_CNT_EN_DISABLE  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DIAG_CFG_RDI0_FRM_CNT_EN_ENABLE  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DIAG_CFG_RDI0_FRM_CNT_EN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DIAG_CFG_RDI1_FRM_CNT_EN_DISABLE  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DIAG_CFG_RDI1_FRM_CNT_EN_ENABLE  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DIAG_CFG_RDI1_FRM_CNT_EN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DIAG_CFG_RDI2_FRM_CNT_EN_DISABLE  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DIAG_CFG_RDI2_FRM_CNT_EN_ENABLE  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DIAG_CFG_RDI2_FRM_CNT_EN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DIAG_CFG_RDI3_FRM_CNT_EN_DISABLE  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DIAG_CFG_RDI3_FRM_CNT_EN_ENABLE  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DIAG_CFG_RDI3_FRM_CNT_EN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DIAG_CFG_SENSOR_SEL_RDI_0_CAMIF  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DIAG_CFG_SENSOR_SEL_RDI_1_CAMIF  = 0x1,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DIAG_CFG_SENSOR_SEL_RDI_2_CAMIF  = 0x2,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DIAG_CFG_SENSOR_SEL_RDI_3_CAMIF  = 0x3
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_TOP_DIAG_CFG_SENSOR_SEL_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CFG0_CGC_MODE_DYNAMIC_GATING  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CFG0_CGC_MODE_ALWAYS_ON  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CFG0_CGC_MODE_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TEST_BUS_CTRL_EN_DISABLE  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TEST_BUS_CTRL_EN_ENABLE  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TEST_BUS_CTRL_EN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CFG0_PHY_TYPE_SEL_DPHY  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CFG0_PHY_TYPE_SEL_CPHY  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CFG0_PHY_TYPE_SEL_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CFG1_CGC_MODE_DYNAMIC_GATING  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CFG1_CGC_MODE_ALWAYS_ON  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_CSI2_RX_CFG1_CGC_MODE_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_CGC_MODE_DYNAMIC_GATING  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_CGC_MODE_ALWAYS_ON  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_CGC_MODE_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_PLAIN_ALIGNMENT_LSB_ALIGNED  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_PLAIN_ALIGNMENT_MSB_ALIGNED  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_PLAIN_ALIGNMENT_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_UNCOMPRESSED_6_BIT  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_UNCOMPRESSED_8_BIT  = 0x1,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_UNCOMPRESSED_10_BIT  = 0x2,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_UNCOMPRESSED_12_BIT  = 0x3,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_UNCOMPRESSED_14_BIT  = 0x4,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_UNCOMPRESSED_16_BIT  = 0x5,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_UNCOMPRESSED_20_BIT  = 0x6,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_DPCM_10_6_10  = 0x7,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_DPCM_10_8_10  = 0x8,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_DPCM_12_6_12  = 0x9,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_DPCM_12_8_12  = 0xa,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_DPCM_14_8_14  = 0xb,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_DPCM_14_10_14  = 0xc,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_DPCM_12_10_12  = 0xd,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_USER_DEFINED  = 0xe,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_PAYLOAD_ONLY  = 0xf
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_CGC_MODE_DYNAMIC_GATING  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_CGC_MODE_ALWAYS_ON  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_CGC_MODE_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_PLAIN_ALIGNMENT_LSB_ALIGNED  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_PLAIN_ALIGNMENT_MSB_ALIGNED  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_PLAIN_ALIGNMENT_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_UNCOMPRESSED_6_BIT  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_UNCOMPRESSED_8_BIT  = 0x1,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_UNCOMPRESSED_10_BIT  = 0x2,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_UNCOMPRESSED_12_BIT  = 0x3,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_UNCOMPRESSED_14_BIT  = 0x4,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_UNCOMPRESSED_16_BIT  = 0x5,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_UNCOMPRESSED_20_BIT  = 0x6,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_DPCM_10_6_10  = 0x7,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_DPCM_10_8_10  = 0x8,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_DPCM_12_6_12  = 0x9,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_DPCM_12_8_12  = 0xa,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_DPCM_14_8_14  = 0xb,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_DPCM_14_10_14  = 0xc,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_DPCM_12_10_12  = 0xd,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_USER_DEFINED  = 0xe,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_PAYLOAD_ONLY  = 0xf
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_CGC_MODE_DYNAMIC_GATING  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_CGC_MODE_ALWAYS_ON  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_CGC_MODE_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_PLAIN_ALIGNMENT_LSB_ALIGNED  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_PLAIN_ALIGNMENT_MSB_ALIGNED  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_PLAIN_ALIGNMENT_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_UNCOMPRESSED_6_BIT  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_UNCOMPRESSED_8_BIT  = 0x1,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_UNCOMPRESSED_10_BIT  = 0x2,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_UNCOMPRESSED_12_BIT  = 0x3,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_UNCOMPRESSED_14_BIT  = 0x4,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_UNCOMPRESSED_16_BIT  = 0x5,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_UNCOMPRESSED_20_BIT  = 0x6,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_DPCM_10_6_10  = 0x7,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_DPCM_10_8_10  = 0x8,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_DPCM_12_6_12  = 0x9,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_DPCM_12_8_12  = 0xa,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_DPCM_14_8_14  = 0xb,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_DPCM_14_10_14  = 0xc,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_DPCM_12_10_12  = 0xd,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_USER_DEFINED  = 0xe,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_PAYLOAD_ONLY  = 0xf
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_CGC_MODE_DYNAMIC_GATING  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_CGC_MODE_ALWAYS_ON  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_CGC_MODE_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_PLAIN_ALIGNMENT_LSB_ALIGNED  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_PLAIN_ALIGNMENT_MSB_ALIGNED  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_PLAIN_ALIGNMENT_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_UNCOMPRESSED_6_BIT  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_UNCOMPRESSED_8_BIT  = 0x1,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_UNCOMPRESSED_10_BIT  = 0x2,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_UNCOMPRESSED_12_BIT  = 0x3,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_UNCOMPRESSED_14_BIT  = 0x4,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_UNCOMPRESSED_16_BIT  = 0x5,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_UNCOMPRESSED_20_BIT  = 0x6,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_DPCM_10_6_10  = 0x7,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_DPCM_10_8_10  = 0x8,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_DPCM_12_6_12  = 0x9,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_DPCM_12_8_12  = 0xa,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_DPCM_14_8_14  = 0xb,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_DPCM_14_10_14  = 0xc,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_DPCM_12_10_12  = 0xd,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_USER_DEFINED  = 0xe,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_PAYLOAD_ONLY  = 0xf
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_RDI3_CFG0_DECODE_FORMAT_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CTRL_TEST_EN_DISABLE  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CTRL_TEST_EN_ENABLE  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CTRL_TEST_EN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CTRL_FS_PKT_EN_DISABLE  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CTRL_FS_PKT_EN_ENABLE  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CTRL_FS_PKT_EN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CTRL_FE_PKT_EN_DISABLE  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CTRL_FE_PKT_EN_ENABLE  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CTRL_FE_PKT_EN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CTRL_PHY_SEL_DPHY  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CTRL_PHY_SEL_CPHY  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_CTRL_PHY_SEL_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_VC_CFG0_NUM_ACTIVE_DTS_DT_0_ENABLED  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_VC_CFG0_NUM_ACTIVE_DTS_DT_0_1_ENABLED  = 0x1,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_VC_CFG0_NUM_ACTIVE_DTS_DT_0_1_2_ENABLED  = 0x2,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_VC_CFG0_NUM_ACTIVE_DTS_DT_0_1_2_3_ENABLED  = 0x3
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_VC_CFG0_NUM_ACTIVE_DTS_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_VC_CFG0_LINE_INTERLEAVING_MODE_INTERLEAVED  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_VC_CFG0_LINE_INTERLEAVING_MODE_ONE_SHOT  = 0x1
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CSID_TPG_VC_CFG0_LINE_INTERLEAVING_MODE_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_MODULE_CFG_PIXEL_PATTERN_RGRGRG  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_MODULE_CFG_PIXEL_PATTERN_GRGRGR  = 0x1,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_MODULE_CFG_PIXEL_PATTERN_BGBGBG  = 0x2,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_MODULE_CFG_PIXEL_PATTERN_GBGBGB  = 0x3,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_MODULE_CFG_PIXEL_PATTERN_YCBYCR  = 0x4,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_MODULE_CFG_PIXEL_PATTERN_YCRYCB  = 0x5,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_MODULE_CFG_PIXEL_PATTERN_CBYCRY  = 0x6,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_MODULE_CFG_PIXEL_PATTERN_CRYCBY  = 0x7
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF0_MODULE_CFG_PIXEL_PATTERN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_MODULE_CFG_PIXEL_PATTERN_RGRGRG  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_MODULE_CFG_PIXEL_PATTERN_GRGRGR  = 0x1,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_MODULE_CFG_PIXEL_PATTERN_BGBGBG  = 0x2,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_MODULE_CFG_PIXEL_PATTERN_GBGBGB  = 0x3,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_MODULE_CFG_PIXEL_PATTERN_YCBYCR  = 0x4,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_MODULE_CFG_PIXEL_PATTERN_YCRYCB  = 0x5,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_MODULE_CFG_PIXEL_PATTERN_CBYCRY  = 0x6,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_MODULE_CFG_PIXEL_PATTERN_CRYCBY  = 0x7
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF1_MODULE_CFG_PIXEL_PATTERN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_MODULE_CFG_PIXEL_PATTERN_RGRGRG  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_MODULE_CFG_PIXEL_PATTERN_GRGRGR  = 0x1,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_MODULE_CFG_PIXEL_PATTERN_BGBGBG  = 0x2,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_MODULE_CFG_PIXEL_PATTERN_GBGBGB  = 0x3,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_MODULE_CFG_PIXEL_PATTERN_YCBYCR  = 0x4,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_MODULE_CFG_PIXEL_PATTERN_YCRYCB  = 0x5,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_MODULE_CFG_PIXEL_PATTERN_CBYCRY  = 0x6,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_MODULE_CFG_PIXEL_PATTERN_CRYCBY  = 0x7
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF2_MODULE_CFG_PIXEL_PATTERN_ENUM;


typedef enum{
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_MODULE_CFG_PIXEL_PATTERN_RGRGRG  = 0x0,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_MODULE_CFG_PIXEL_PATTERN_GRGRGR  = 0x1,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_MODULE_CFG_PIXEL_PATTERN_BGBGBG  = 0x2,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_MODULE_CFG_PIXEL_PATTERN_GBGBGB  = 0x3,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_MODULE_CFG_PIXEL_PATTERN_YCBYCR  = 0x4,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_MODULE_CFG_PIXEL_PATTERN_YCRYCB  = 0x5,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_MODULE_CFG_PIXEL_PATTERN_CBYCRY  = 0x6,
    IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_MODULE_CFG_PIXEL_PATTERN_CRYCBY  = 0x7
} IFE_LITE_WRAPPER_IFELITE_WRAPPER_IFE_LITE4_CLC_CAMIF3_MODULE_CFG_PIXEL_PATTERN_ENUM;

#endif // TITAN480_IFE_LITE_WRAPPER_H
