/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [8:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [13:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire [10:0] celloutsig_0_30z;
  wire [12:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  reg [9:0] celloutsig_0_40z;
  wire celloutsig_0_4z;
  reg [20:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [8:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~(celloutsig_1_1z & celloutsig_1_2z);
  assign celloutsig_0_13z = ~(celloutsig_0_10z & celloutsig_0_9z);
  assign celloutsig_1_13z = !(celloutsig_1_9z ? celloutsig_1_9z : celloutsig_1_1z);
  assign celloutsig_0_1z = !(celloutsig_0_0z[4] ? celloutsig_0_0z[4] : in_data[67]);
  assign celloutsig_0_9z = !(celloutsig_0_5z[13] ? in_data[24] : celloutsig_0_8z);
  assign celloutsig_1_1z = ~in_data[154];
  assign celloutsig_0_10z = ~celloutsig_0_0z[2];
  assign celloutsig_0_2z = ~in_data[76];
  assign celloutsig_0_6z = celloutsig_0_2z | ~(celloutsig_0_0z[7]);
  assign celloutsig_1_7z = celloutsig_1_4z ^ celloutsig_1_6z;
  assign celloutsig_0_26z = celloutsig_0_20z ^ celloutsig_0_3z;
  assign celloutsig_1_5z = { celloutsig_1_0z[10:0], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z } == { in_data[190:176], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_10z = in_data[149:144] == in_data[113:108];
  assign celloutsig_0_3z = { in_data[31:29], celloutsig_0_1z } == in_data[9:6];
  assign celloutsig_0_20z = { celloutsig_0_19z[0], celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_1z } > celloutsig_0_5z[12:6];
  assign celloutsig_0_23z = { celloutsig_0_0z[8:2], celloutsig_0_1z } > celloutsig_0_0z[7:0];
  assign celloutsig_0_17z = { in_data[73:42], celloutsig_0_10z } && { celloutsig_0_5z[14:0], celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_0z };
  assign celloutsig_1_8z = { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z } || { celloutsig_1_0z[7:4], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_18z = { celloutsig_1_10z, celloutsig_1_17z, celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_17z, celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_15z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_6z } || { celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_14z, celloutsig_1_15z, celloutsig_1_12z };
  assign celloutsig_0_11z = { celloutsig_0_5z[15], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_7z } || { celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_1_0z = in_data[124:113] * in_data[126:115];
  assign celloutsig_1_12z = { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_3z } * celloutsig_1_11z[2:0];
  assign celloutsig_0_16z = celloutsig_0_14z[3:1] * { celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_13z };
  assign celloutsig_1_16z = celloutsig_1_14z ? { celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_9z } : { celloutsig_1_0z[9:2], celloutsig_1_4z };
  assign celloutsig_1_3z = celloutsig_1_0z[9:2] !== in_data[190:183];
  assign celloutsig_1_14z = celloutsig_1_12z !== { celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_13z };
  assign celloutsig_1_17z = { celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_5z } !== celloutsig_1_0z[9:4];
  assign celloutsig_0_15z = { celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_7z } !== { celloutsig_0_5z[15:13], celloutsig_0_3z, celloutsig_0_14z };
  assign celloutsig_0_0z = ~ in_data[10:2];
  assign celloutsig_1_9z = celloutsig_1_8z & in_data[182];
  assign celloutsig_0_14z = celloutsig_0_0z[8:4] >> { in_data[8:7], celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_0_19z = celloutsig_0_5z[16:14] << { celloutsig_0_16z[1], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_39z = { in_data[17], celloutsig_0_30z, celloutsig_0_18z } >> { celloutsig_0_30z[4:1], celloutsig_0_0z };
  assign celloutsig_0_30z = in_data[43:33] <<< { in_data[10:4], celloutsig_0_22z, celloutsig_0_26z, celloutsig_0_23z, celloutsig_0_22z };
  assign celloutsig_1_19z = { celloutsig_1_16z[7:4], celloutsig_1_1z } - { celloutsig_1_16z[4:1], celloutsig_1_13z };
  assign celloutsig_1_11z = { celloutsig_1_0z[7:5], celloutsig_1_6z } ~^ { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_9z };
  assign celloutsig_0_21z = { in_data[80:69], celloutsig_0_6z, celloutsig_0_10z } ~^ celloutsig_0_5z[20:7];
  assign celloutsig_0_4z = ~((celloutsig_0_0z[8] & celloutsig_0_0z[7]) | in_data[9]);
  assign celloutsig_1_2z = ~((celloutsig_1_0z[10] & celloutsig_1_0z[1]) | celloutsig_1_0z[2]);
  assign celloutsig_1_6z = ~((in_data[166] & celloutsig_1_1z) | celloutsig_1_5z);
  assign celloutsig_1_15z = ~((celloutsig_1_7z & celloutsig_1_14z) | celloutsig_1_4z);
  assign celloutsig_0_7z = ~((celloutsig_0_2z & celloutsig_0_2z) | celloutsig_0_5z[19]);
  assign celloutsig_0_8z = ~((celloutsig_0_7z & celloutsig_0_5z[9]) | celloutsig_0_4z);
  assign celloutsig_0_22z = ~((celloutsig_0_4z & in_data[28]) | celloutsig_0_17z);
  always_latch
    if (!clkin_data[64]) celloutsig_0_40z = 10'h000;
    else if (!celloutsig_1_19z[0]) celloutsig_0_40z = celloutsig_0_21z[11:2];
  always_latch
    if (!clkin_data[32]) celloutsig_0_5z = 21'h000000;
    else if (clkin_data[0]) celloutsig_0_5z = { celloutsig_0_0z[7:0], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_18z = ~((celloutsig_0_1z & celloutsig_0_16z[1]) | (celloutsig_0_6z & celloutsig_0_1z));
  assign { out_data[128], out_data[100:96], out_data[44:32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_39z, celloutsig_0_40z };
endmodule
