<stg><name>compute</name>


<trans_list>

<trans id="42" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="43" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="7" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_7_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_7_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:7 %store_ln131 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
entry:8 %br_ln131 = br void %for.body4.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.body4.lr.ph:0 %j = load i7 %i

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body4.lr.ph:1 %icmp_ln131 = icmp_eq  i7 %j, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln131"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body4.lr.ph:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body4.lr.ph:3 %add_ln131 = add i7 %j, i7 1

]]></Node>
<StgValue><ssdm name="add_ln131"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body4.lr.ph:4 %br_ln131 = br i1 %icmp_ln131, void %fpga_resource_limit_hint.for.body4.lr.ph.1_begin, void %for.end13

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.body4.lr.ph.1_begin:4 %lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_limit_hint.for.body4.lr.ph.1_begin:5 %zext_ln134 = zext i5 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln134"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.body4.lr.ph.1_begin:6 %reg_file_6_0_addr = getelementptr i16 %reg_file_6_0, i64 0, i64 %zext_ln134

]]></Node>
<StgValue><ssdm name="reg_file_6_0_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.body4.lr.ph.1_begin:7 %reg_file_6_1_addr = getelementptr i16 %reg_file_6_1, i64 0, i64 %zext_ln134

]]></Node>
<StgValue><ssdm name="reg_file_6_1_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.body4.lr.ph.1_begin:9 %reg_file_6_0_load = load i11 %reg_file_6_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_6_0_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.body4.lr.ph.1_begin:10 %reg_file_6_1_load = load i11 %reg_file_6_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_6_1_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.body4.lr.ph.1_begin:17 %store_ln131 = store i7 %add_ln131, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0">
<![CDATA[
for.end13:0 %ret_ln142 = ret

]]></Node>
<StgValue><ssdm name="ret_ln142"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.body4.lr.ph.1_begin:0 %trunc_ln130 = trunc i7 %j

]]></Node>
<StgValue><ssdm name="trunc_ln130"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.body4.lr.ph.1_begin:8 %trunc_ln134 = trunc i7 %j

]]></Node>
<StgValue><ssdm name="trunc_ln134"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.body4.lr.ph.1_begin:9 %reg_file_6_0_load = load i11 %reg_file_6_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_6_0_load"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.body4.lr.ph.1_begin:10 %reg_file_6_1_load = load i11 %reg_file_6_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_6_1_load"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.body4.lr.ph.1_begin:11 %tmp = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_6_0_load, i16 %reg_file_6_1_load, i1 %trunc_ln134

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="1" op_8_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.body4.lr.ph.1_begin:12 %call_ln130 = call void @compute_Pipeline_VITIS_LOOP_135_2, i6 %trunc_ln130, i16 %reg_file_7_1, i16 %reg_file_7_0, i16 %reg_file_2_1, i16 %reg_file_2_0, i5 %lshr_ln, i1 %trunc_ln134, i16 %tmp

]]></Node>
<StgValue><ssdm name="call_ln130"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.body4.lr.ph.1_begin:1 %specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22

]]></Node>
<StgValue><ssdm name="specloopname_ln130"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.body4.lr.ph.1_begin:2 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.body4.lr.ph.1_begin:3 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="1" op_8_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.body4.lr.ph.1_begin:12 %call_ln130 = call void @compute_Pipeline_VITIS_LOOP_135_2, i6 %trunc_ln130, i16 %reg_file_7_1, i16 %reg_file_7_0, i16 %reg_file_2_1, i16 %reg_file_2_0, i5 %lshr_ln, i1 %trunc_ln134, i16 %tmp

]]></Node>
<StgValue><ssdm name="call_ln130"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.body4.lr.ph.1_begin:13 %specresourcelimit_ln141 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_7, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln141"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.body4.lr.ph.1_begin:14 %rend2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend2"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.body4.lr.ph.1_begin:15 %specresourcelimit_ln141 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_9, void @empty_7, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln141"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.body4.lr.ph.1_begin:16 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.body4.lr.ph.1_begin:18 %br_ln131 = br void %for.body4.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="47" name="reg_file_2_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="48" name="reg_file_2_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="49" name="reg_file_6_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_6_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="50" name="reg_file_6_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_6_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="51" name="reg_file_7_0" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_7_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="52" name="reg_file_7_1" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_7_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="54" from="StgValue_53" to="i" fromId="53" toId="5">
</dataflow>
<dataflow id="56" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="55" toId="6">
</dataflow>
<dataflow id="57" from="reg_file_2_0" to="specmemcore_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="59" from="StgValue_58" to="specmemcore_ln0" fromId="58" toId="6">
</dataflow>
<dataflow id="61" from="StgValue_60" to="specmemcore_ln0" fromId="60" toId="6">
</dataflow>
<dataflow id="63" from="StgValue_62" to="specmemcore_ln0" fromId="62" toId="6">
</dataflow>
<dataflow id="64" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="65" from="reg_file_2_1" to="specmemcore_ln0" fromId="48" toId="7">
</dataflow>
<dataflow id="66" from="StgValue_58" to="specmemcore_ln0" fromId="58" toId="7">
</dataflow>
<dataflow id="67" from="StgValue_60" to="specmemcore_ln0" fromId="60" toId="7">
</dataflow>
<dataflow id="68" from="StgValue_62" to="specmemcore_ln0" fromId="62" toId="7">
</dataflow>
<dataflow id="69" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="55" toId="8">
</dataflow>
<dataflow id="70" from="reg_file_6_0" to="specmemcore_ln0" fromId="49" toId="8">
</dataflow>
<dataflow id="71" from="StgValue_58" to="specmemcore_ln0" fromId="58" toId="8">
</dataflow>
<dataflow id="72" from="StgValue_60" to="specmemcore_ln0" fromId="60" toId="8">
</dataflow>
<dataflow id="73" from="StgValue_62" to="specmemcore_ln0" fromId="62" toId="8">
</dataflow>
<dataflow id="74" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="55" toId="9">
</dataflow>
<dataflow id="75" from="reg_file_6_1" to="specmemcore_ln0" fromId="50" toId="9">
</dataflow>
<dataflow id="76" from="StgValue_58" to="specmemcore_ln0" fromId="58" toId="9">
</dataflow>
<dataflow id="77" from="StgValue_60" to="specmemcore_ln0" fromId="60" toId="9">
</dataflow>
<dataflow id="78" from="StgValue_62" to="specmemcore_ln0" fromId="62" toId="9">
</dataflow>
<dataflow id="79" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="55" toId="10">
</dataflow>
<dataflow id="80" from="reg_file_7_0" to="specmemcore_ln0" fromId="51" toId="10">
</dataflow>
<dataflow id="81" from="StgValue_58" to="specmemcore_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="82" from="StgValue_60" to="specmemcore_ln0" fromId="60" toId="10">
</dataflow>
<dataflow id="83" from="StgValue_62" to="specmemcore_ln0" fromId="62" toId="10">
</dataflow>
<dataflow id="84" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="55" toId="11">
</dataflow>
<dataflow id="85" from="reg_file_7_1" to="specmemcore_ln0" fromId="52" toId="11">
</dataflow>
<dataflow id="86" from="StgValue_58" to="specmemcore_ln0" fromId="58" toId="11">
</dataflow>
<dataflow id="87" from="StgValue_60" to="specmemcore_ln0" fromId="60" toId="11">
</dataflow>
<dataflow id="88" from="StgValue_62" to="specmemcore_ln0" fromId="62" toId="11">
</dataflow>
<dataflow id="90" from="StgValue_89" to="store_ln131" fromId="89" toId="12">
</dataflow>
<dataflow id="91" from="i" to="store_ln131" fromId="5" toId="12">
</dataflow>
<dataflow id="92" from="i" to="j" fromId="5" toId="14">
</dataflow>
<dataflow id="93" from="j" to="icmp_ln131" fromId="14" toId="15">
</dataflow>
<dataflow id="95" from="StgValue_94" to="icmp_ln131" fromId="94" toId="15">
</dataflow>
<dataflow id="97" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="96" toId="16">
</dataflow>
<dataflow id="99" from="StgValue_98" to="empty" fromId="98" toId="16">
</dataflow>
<dataflow id="100" from="StgValue_98" to="empty" fromId="98" toId="16">
</dataflow>
<dataflow id="101" from="StgValue_98" to="empty" fromId="98" toId="16">
</dataflow>
<dataflow id="102" from="j" to="add_ln131" fromId="14" toId="17">
</dataflow>
<dataflow id="104" from="StgValue_103" to="add_ln131" fromId="103" toId="17">
</dataflow>
<dataflow id="105" from="icmp_ln131" to="br_ln131" fromId="15" toId="18">
</dataflow>
<dataflow id="107" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln" fromId="106" toId="19">
</dataflow>
<dataflow id="108" from="j" to="lshr_ln" fromId="14" toId="19">
</dataflow>
<dataflow id="109" from="StgValue_53" to="lshr_ln" fromId="53" toId="19">
</dataflow>
<dataflow id="111" from="StgValue_110" to="lshr_ln" fromId="110" toId="19">
</dataflow>
<dataflow id="112" from="lshr_ln" to="zext_ln134" fromId="19" toId="20">
</dataflow>
<dataflow id="113" from="reg_file_6_0" to="reg_file_6_0_addr" fromId="49" toId="21">
</dataflow>
<dataflow id="115" from="StgValue_114" to="reg_file_6_0_addr" fromId="114" toId="21">
</dataflow>
<dataflow id="116" from="zext_ln134" to="reg_file_6_0_addr" fromId="20" toId="21">
</dataflow>
<dataflow id="117" from="reg_file_6_1" to="reg_file_6_1_addr" fromId="50" toId="22">
</dataflow>
<dataflow id="118" from="StgValue_114" to="reg_file_6_1_addr" fromId="114" toId="22">
</dataflow>
<dataflow id="119" from="zext_ln134" to="reg_file_6_1_addr" fromId="20" toId="22">
</dataflow>
<dataflow id="120" from="reg_file_6_0_addr" to="reg_file_6_0_load" fromId="21" toId="23">
</dataflow>
<dataflow id="121" from="reg_file_6_1_addr" to="reg_file_6_1_load" fromId="22" toId="24">
</dataflow>
<dataflow id="122" from="add_ln131" to="store_ln131" fromId="17" toId="25">
</dataflow>
<dataflow id="123" from="i" to="store_ln131" fromId="5" toId="25">
</dataflow>
<dataflow id="124" from="j" to="trunc_ln130" fromId="14" toId="27">
</dataflow>
<dataflow id="125" from="j" to="trunc_ln134" fromId="14" toId="28">
</dataflow>
<dataflow id="126" from="reg_file_6_0_addr" to="reg_file_6_0_load" fromId="21" toId="29">
</dataflow>
<dataflow id="127" from="reg_file_6_1_addr" to="reg_file_6_1_load" fromId="22" toId="30">
</dataflow>
<dataflow id="129" from="_ssdm_op_Mux.ap_auto.2f16.i1" to="tmp" fromId="128" toId="31">
</dataflow>
<dataflow id="130" from="reg_file_6_0_load" to="tmp" fromId="29" toId="31">
</dataflow>
<dataflow id="131" from="reg_file_6_1_load" to="tmp" fromId="30" toId="31">
</dataflow>
<dataflow id="132" from="trunc_ln134" to="tmp" fromId="28" toId="31">
</dataflow>
<dataflow id="134" from="compute_Pipeline_VITIS_LOOP_135_2" to="call_ln130" fromId="133" toId="32">
</dataflow>
<dataflow id="135" from="trunc_ln130" to="call_ln130" fromId="27" toId="32">
</dataflow>
<dataflow id="136" from="reg_file_7_1" to="call_ln130" fromId="52" toId="32">
</dataflow>
<dataflow id="137" from="reg_file_7_0" to="call_ln130" fromId="51" toId="32">
</dataflow>
<dataflow id="138" from="reg_file_2_1" to="call_ln130" fromId="48" toId="32">
</dataflow>
<dataflow id="139" from="reg_file_2_0" to="call_ln130" fromId="47" toId="32">
</dataflow>
<dataflow id="140" from="lshr_ln" to="call_ln130" fromId="19" toId="32">
</dataflow>
<dataflow id="141" from="trunc_ln134" to="call_ln130" fromId="28" toId="32">
</dataflow>
<dataflow id="142" from="tmp" to="call_ln130" fromId="31" toId="32">
</dataflow>
<dataflow id="144" from="_ssdm_op_SpecLoopName" to="specloopname_ln130" fromId="143" toId="33">
</dataflow>
<dataflow id="146" from="empty_22" to="specloopname_ln130" fromId="145" toId="33">
</dataflow>
<dataflow id="148" from="_ssdm_op_SpecRegionBegin" to="rbegin" fromId="147" toId="34">
</dataflow>
<dataflow id="150" from="empty_8" to="rbegin" fromId="149" toId="34">
</dataflow>
<dataflow id="151" from="_ssdm_op_SpecRegionBegin" to="rbegin1" fromId="147" toId="35">
</dataflow>
<dataflow id="153" from="empty_17" to="rbegin1" fromId="152" toId="35">
</dataflow>
<dataflow id="154" from="compute_Pipeline_VITIS_LOOP_135_2" to="call_ln130" fromId="133" toId="36">
</dataflow>
<dataflow id="155" from="trunc_ln130" to="call_ln130" fromId="27" toId="36">
</dataflow>
<dataflow id="156" from="reg_file_7_1" to="call_ln130" fromId="52" toId="36">
</dataflow>
<dataflow id="157" from="reg_file_7_0" to="call_ln130" fromId="51" toId="36">
</dataflow>
<dataflow id="158" from="reg_file_2_1" to="call_ln130" fromId="48" toId="36">
</dataflow>
<dataflow id="159" from="reg_file_2_0" to="call_ln130" fromId="47" toId="36">
</dataflow>
<dataflow id="160" from="lshr_ln" to="call_ln130" fromId="19" toId="36">
</dataflow>
<dataflow id="161" from="trunc_ln134" to="call_ln130" fromId="28" toId="36">
</dataflow>
<dataflow id="162" from="tmp" to="call_ln130" fromId="31" toId="36">
</dataflow>
<dataflow id="164" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln141" fromId="163" toId="37">
</dataflow>
<dataflow id="166" from="StgValue_165" to="specresourcelimit_ln141" fromId="165" toId="37">
</dataflow>
<dataflow id="168" from="empty_15" to="specresourcelimit_ln141" fromId="167" toId="37">
</dataflow>
<dataflow id="170" from="empty_7" to="specresourcelimit_ln141" fromId="169" toId="37">
</dataflow>
<dataflow id="171" from="empty_7" to="specresourcelimit_ln141" fromId="169" toId="37">
</dataflow>
<dataflow id="172" from="empty_7" to="specresourcelimit_ln141" fromId="169" toId="37">
</dataflow>
<dataflow id="174" from="_ssdm_op_SpecRegionEnd" to="rend2" fromId="173" toId="38">
</dataflow>
<dataflow id="175" from="empty_17" to="rend2" fromId="152" toId="38">
</dataflow>
<dataflow id="176" from="rbegin1" to="rend2" fromId="35" toId="38">
</dataflow>
<dataflow id="177" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln141" fromId="163" toId="39">
</dataflow>
<dataflow id="178" from="StgValue_165" to="specresourcelimit_ln141" fromId="165" toId="39">
</dataflow>
<dataflow id="180" from="empty_9" to="specresourcelimit_ln141" fromId="179" toId="39">
</dataflow>
<dataflow id="181" from="empty_7" to="specresourcelimit_ln141" fromId="169" toId="39">
</dataflow>
<dataflow id="182" from="empty_7" to="specresourcelimit_ln141" fromId="169" toId="39">
</dataflow>
<dataflow id="183" from="empty_7" to="specresourcelimit_ln141" fromId="169" toId="39">
</dataflow>
<dataflow id="184" from="_ssdm_op_SpecRegionEnd" to="rend" fromId="173" toId="40">
</dataflow>
<dataflow id="185" from="empty_8" to="rend" fromId="149" toId="40">
</dataflow>
<dataflow id="186" from="rbegin" to="rend" fromId="34" toId="40">
</dataflow>
<dataflow id="187" from="icmp_ln131" to="StgValue_2" fromId="15" toId="2">
</dataflow>
</dataflows>


</stg>
