// Seed: 1475873397
module module_0 (
    input wor id_0,
    output wor id_1,
    input tri id_2,
    input uwire id_3,
    output wire id_4,
    output tri void id_5
    , id_11,
    output tri id_6,
    input wand id_7,
    output uwire id_8,
    input tri0 id_9
);
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input supply0 id_3,
    input supply1 id_4,
    output tri0 id_5,
    input wire id_6,
    input wire id_7,
    input tri1 id_8,
    input tri0 id_9,
    input tri id_10,
    input tri id_11,
    output uwire id_12,
    output uwire id_13,
    output wire id_14,
    input supply1 id_15,
    output supply1 id_16,
    output supply0 id_17
);
  assign id_14 = 1'b0;
  module_0(
      id_4, id_16, id_6, id_2, id_13, id_13, id_17, id_10, id_16, id_10
  );
  wire id_19;
endmodule
