{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718647386106 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718647386107 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 17 15:03:05 2024 " "Processing started: Mon Jun 17 15:03:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718647386107 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718647386107 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proyect5 -c Proyect5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proyect5 -c Proyect5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718647386107 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718647386829 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718647386829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proyect5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file proyect5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Proyect5-rtl " "Found design unit 1: Proyect5-rtl" {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718647402528 ""} { "Info" "ISGN_ENTITY_NAME" "1 Proyect5 " "Found entity 1: Proyect5" {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718647402528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718647402528 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Proyect5 " "Elaborating entity \"Proyect5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718647402581 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_Blank Proyect5.vhd(12) " "VHDL Signal Declaration warning at Proyect5.vhd(12): used implicit default value for signal \"VGA_Blank\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1718647402583 "|Proyect5"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_Synd Proyect5.vhd(12) " "VHDL Signal Declaration warning at Proyect5.vhd(12): used implicit default value for signal \"VGA_Synd\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1718647402583 "|Proyect5"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rojo_out Proyect5.vhd(13) " "VHDL Signal Declaration warning at Proyect5.vhd(13): used implicit default value for signal \"rojo_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1718647402583 "|Proyect5"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "verde_out Proyect5.vhd(13) " "VHDL Signal Declaration warning at Proyect5.vhd(13): used implicit default value for signal \"verde_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1718647402583 "|Proyect5"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "azul_out Proyect5.vhd(13) " "VHDL Signal Declaration warning at Proyect5.vhd(13): used implicit default value for signal \"azul_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1718647402583 "|Proyect5"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 45 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1718647403197 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1718647403197 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_Blank GND " "Pin \"VGA_Blank\" is stuck at GND" {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718647403237 "|Proyect5|VGA_Blank"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_Synd GND " "Pin \"VGA_Synd\" is stuck at GND" {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718647403237 "|Proyect5|VGA_Synd"} { "Warning" "WMLS_MLS_STUCK_PIN" "rojo_out\[0\] GND " "Pin \"rojo_out\[0\]\" is stuck at GND" {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718647403237 "|Proyect5|rojo_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rojo_out\[1\] GND " "Pin \"rojo_out\[1\]\" is stuck at GND" {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718647403237 "|Proyect5|rojo_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rojo_out\[2\] GND " "Pin \"rojo_out\[2\]\" is stuck at GND" {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718647403237 "|Proyect5|rojo_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rojo_out\[3\] GND " "Pin \"rojo_out\[3\]\" is stuck at GND" {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718647403237 "|Proyect5|rojo_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rojo_out\[4\] GND " "Pin \"rojo_out\[4\]\" is stuck at GND" {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718647403237 "|Proyect5|rojo_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rojo_out\[5\] GND " "Pin \"rojo_out\[5\]\" is stuck at GND" {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718647403237 "|Proyect5|rojo_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rojo_out\[6\] GND " "Pin \"rojo_out\[6\]\" is stuck at GND" {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718647403237 "|Proyect5|rojo_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rojo_out\[7\] GND " "Pin \"rojo_out\[7\]\" is stuck at GND" {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718647403237 "|Proyect5|rojo_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rojo_out\[8\] GND " "Pin \"rojo_out\[8\]\" is stuck at GND" {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718647403237 "|Proyect5|rojo_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rojo_out\[9\] GND " "Pin \"rojo_out\[9\]\" is stuck at GND" {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718647403237 "|Proyect5|rojo_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "verde_out\[0\] GND " "Pin \"verde_out\[0\]\" is stuck at GND" {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718647403237 "|Proyect5|verde_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "verde_out\[1\] GND " "Pin \"verde_out\[1\]\" is stuck at GND" {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718647403237 "|Proyect5|verde_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "verde_out\[2\] GND " "Pin \"verde_out\[2\]\" is stuck at GND" {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718647403237 "|Proyect5|verde_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "verde_out\[3\] GND " "Pin \"verde_out\[3\]\" is stuck at GND" {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718647403237 "|Proyect5|verde_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "verde_out\[4\] GND " "Pin \"verde_out\[4\]\" is stuck at GND" {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718647403237 "|Proyect5|verde_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "verde_out\[5\] GND " "Pin \"verde_out\[5\]\" is stuck at GND" {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718647403237 "|Proyect5|verde_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "verde_out\[6\] GND " "Pin \"verde_out\[6\]\" is stuck at GND" {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718647403237 "|Proyect5|verde_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "verde_out\[7\] GND " "Pin \"verde_out\[7\]\" is stuck at GND" {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718647403237 "|Proyect5|verde_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "verde_out\[8\] GND " "Pin \"verde_out\[8\]\" is stuck at GND" {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718647403237 "|Proyect5|verde_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "verde_out\[9\] GND " "Pin \"verde_out\[9\]\" is stuck at GND" {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718647403237 "|Proyect5|verde_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "azul_out\[0\] GND " "Pin \"azul_out\[0\]\" is stuck at GND" {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718647403237 "|Proyect5|azul_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "azul_out\[1\] GND " "Pin \"azul_out\[1\]\" is stuck at GND" {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718647403237 "|Proyect5|azul_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "azul_out\[2\] GND " "Pin \"azul_out\[2\]\" is stuck at GND" {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718647403237 "|Proyect5|azul_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "azul_out\[3\] GND " "Pin \"azul_out\[3\]\" is stuck at GND" {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718647403237 "|Proyect5|azul_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "azul_out\[4\] GND " "Pin \"azul_out\[4\]\" is stuck at GND" {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718647403237 "|Proyect5|azul_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "azul_out\[5\] GND " "Pin \"azul_out\[5\]\" is stuck at GND" {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718647403237 "|Proyect5|azul_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "azul_out\[6\] GND " "Pin \"azul_out\[6\]\" is stuck at GND" {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718647403237 "|Proyect5|azul_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "azul_out\[7\] GND " "Pin \"azul_out\[7\]\" is stuck at GND" {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718647403237 "|Proyect5|azul_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "azul_out\[8\] GND " "Pin \"azul_out\[8\]\" is stuck at GND" {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718647403237 "|Proyect5|azul_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "azul_out\[9\] GND " "Pin \"azul_out\[9\]\" is stuck at GND" {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718647403237 "|Proyect5|azul_out[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1718647403237 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1718647403349 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1718647403968 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718647403968 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rojo_in\[0\] " "No output dependent on input pin \"rojo_in\[0\]\"" {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718647404032 "|Proyect5|rojo_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rojo_in\[1\] " "No output dependent on input pin \"rojo_in\[1\]\"" {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718647404032 "|Proyect5|rojo_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rojo_in\[2\] " "No output dependent on input pin \"rojo_in\[2\]\"" {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718647404032 "|Proyect5|rojo_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rojo_in\[3\] " "No output dependent on input pin \"rojo_in\[3\]\"" {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718647404032 "|Proyect5|rojo_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rojo_in\[4\] " "No output dependent on input pin \"rojo_in\[4\]\"" {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718647404032 "|Proyect5|rojo_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rojo_in\[5\] " "No output dependent on input pin \"rojo_in\[5\]\"" {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718647404032 "|Proyect5|rojo_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "verde_in\[0\] " "No output dependent on input pin \"verde_in\[0\]\"" {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718647404032 "|Proyect5|verde_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "verde_in\[1\] " "No output dependent on input pin \"verde_in\[1\]\"" {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718647404032 "|Proyect5|verde_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "verde_in\[2\] " "No output dependent on input pin \"verde_in\[2\]\"" {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718647404032 "|Proyect5|verde_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "verde_in\[3\] " "No output dependent on input pin \"verde_in\[3\]\"" {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718647404032 "|Proyect5|verde_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "verde_in\[4\] " "No output dependent on input pin \"verde_in\[4\]\"" {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718647404032 "|Proyect5|verde_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "verde_in\[5\] " "No output dependent on input pin \"verde_in\[5\]\"" {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718647404032 "|Proyect5|verde_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "azul_in\[0\] " "No output dependent on input pin \"azul_in\[0\]\"" {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718647404032 "|Proyect5|azul_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "azul_in\[1\] " "No output dependent on input pin \"azul_in\[1\]\"" {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718647404032 "|Proyect5|azul_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "azul_in\[2\] " "No output dependent on input pin \"azul_in\[2\]\"" {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718647404032 "|Proyect5|azul_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "azul_in\[3\] " "No output dependent on input pin \"azul_in\[3\]\"" {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718647404032 "|Proyect5|azul_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "azul_in\[4\] " "No output dependent on input pin \"azul_in\[4\]\"" {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718647404032 "|Proyect5|azul_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "azul_in\[5\] " "No output dependent on input pin \"azul_in\[5\]\"" {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/Proyect5_VGA/Proyect5.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718647404032 "|Proyect5|azul_in[5]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1718647404032 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "120 " "Implemented 120 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1718647404036 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1718647404036 ""} { "Info" "ICUT_CUT_TM_LCELLS" "63 " "Implemented 63 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1718647404036 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1718647404036 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718647404074 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 17 15:03:24 2024 " "Processing ended: Mon Jun 17 15:03:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718647404074 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718647404074 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718647404074 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718647404074 ""}
