
projet_ceinture_cardi.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ad14  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001950  0800ae28  0800ae28  0001ae28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800c778  0800c778  0001c778  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  0800c780  0800c780  0001c780  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800c788  0800c788  0001c788  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000006e0  20000000  0800c78c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000009c0  200006e0  0800ce6c  000206e0  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200010a0  0800ce6c  000210a0  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  000206e0  2**0
                  CONTENTS, READONLY
 10 .comment      00000043  00000000  00000000  00020709  2**0
                  CONTENTS, READONLY
 11 .debug_info   00018cd6  00000000  00000000  0002074c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00003e6e  00000000  00000000  00039422  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_loclists 00009a63  00000000  00000000  0003d290  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001488  00000000  00000000  00046cf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fd5  00000000  00000000  00048180  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a719  00000000  00000000  00049155  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001be0c  00000000  00000000  0006386e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000848f2  00000000  00000000  0007f67a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_frame  00004d6c  00000000  00000000  00103f6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 00000068  00000000  00000000  00108cd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200006e0 	.word	0x200006e0
 800012c:	00000000 	.word	0x00000000
 8000130:	0800ae0c 	.word	0x0800ae0c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200006e4 	.word	0x200006e4
 800014c:	0800ae0c 	.word	0x0800ae0c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	; 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_ldivmod>:
 8000d44:	b97b      	cbnz	r3, 8000d66 <__aeabi_ldivmod+0x22>
 8000d46:	b972      	cbnz	r2, 8000d66 <__aeabi_ldivmod+0x22>
 8000d48:	2900      	cmp	r1, #0
 8000d4a:	bfbe      	ittt	lt
 8000d4c:	2000      	movlt	r0, #0
 8000d4e:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000d52:	e006      	blt.n	8000d62 <__aeabi_ldivmod+0x1e>
 8000d54:	bf08      	it	eq
 8000d56:	2800      	cmpeq	r0, #0
 8000d58:	bf1c      	itt	ne
 8000d5a:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000d5e:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000d62:	f000 b9bd 	b.w	80010e0 <__aeabi_idiv0>
 8000d66:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d6a:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d6e:	2900      	cmp	r1, #0
 8000d70:	db09      	blt.n	8000d86 <__aeabi_ldivmod+0x42>
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	db1a      	blt.n	8000dac <__aeabi_ldivmod+0x68>
 8000d76:	f000 f84d 	bl	8000e14 <__udivmoddi4>
 8000d7a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d7e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d82:	b004      	add	sp, #16
 8000d84:	4770      	bx	lr
 8000d86:	4240      	negs	r0, r0
 8000d88:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	db1b      	blt.n	8000dc8 <__aeabi_ldivmod+0x84>
 8000d90:	f000 f840 	bl	8000e14 <__udivmoddi4>
 8000d94:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d98:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d9c:	b004      	add	sp, #16
 8000d9e:	4240      	negs	r0, r0
 8000da0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000da4:	4252      	negs	r2, r2
 8000da6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000daa:	4770      	bx	lr
 8000dac:	4252      	negs	r2, r2
 8000dae:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000db2:	f000 f82f 	bl	8000e14 <__udivmoddi4>
 8000db6:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000dba:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000dbe:	b004      	add	sp, #16
 8000dc0:	4240      	negs	r0, r0
 8000dc2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000dc6:	4770      	bx	lr
 8000dc8:	4252      	negs	r2, r2
 8000dca:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000dce:	f000 f821 	bl	8000e14 <__udivmoddi4>
 8000dd2:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000dd6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000dda:	b004      	add	sp, #16
 8000ddc:	4252      	negs	r2, r2
 8000dde:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000de2:	4770      	bx	lr

08000de4 <__aeabi_uldivmod>:
 8000de4:	b953      	cbnz	r3, 8000dfc <__aeabi_uldivmod+0x18>
 8000de6:	b94a      	cbnz	r2, 8000dfc <__aeabi_uldivmod+0x18>
 8000de8:	2900      	cmp	r1, #0
 8000dea:	bf08      	it	eq
 8000dec:	2800      	cmpeq	r0, #0
 8000dee:	bf1c      	itt	ne
 8000df0:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000df4:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000df8:	f000 b972 	b.w	80010e0 <__aeabi_idiv0>
 8000dfc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000e00:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000e04:	f000 f806 	bl	8000e14 <__udivmoddi4>
 8000e08:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e10:	b004      	add	sp, #16
 8000e12:	4770      	bx	lr

08000e14 <__udivmoddi4>:
 8000e14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000e18:	9e08      	ldr	r6, [sp, #32]
 8000e1a:	460d      	mov	r5, r1
 8000e1c:	4604      	mov	r4, r0
 8000e1e:	468e      	mov	lr, r1
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d14c      	bne.n	8000ebe <__udivmoddi4+0xaa>
 8000e24:	428a      	cmp	r2, r1
 8000e26:	4694      	mov	ip, r2
 8000e28:	d967      	bls.n	8000efa <__udivmoddi4+0xe6>
 8000e2a:	fab2 f382 	clz	r3, r2
 8000e2e:	b153      	cbz	r3, 8000e46 <__udivmoddi4+0x32>
 8000e30:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e34:	f1c3 0220 	rsb	r2, r3, #32
 8000e38:	fa01 fe03 	lsl.w	lr, r1, r3
 8000e3c:	fa20 f202 	lsr.w	r2, r0, r2
 8000e40:	ea42 0e0e 	orr.w	lr, r2, lr
 8000e44:	409c      	lsls	r4, r3
 8000e46:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e4a:	fbbe f1f7 	udiv	r1, lr, r7
 8000e4e:	fa1f f58c 	uxth.w	r5, ip
 8000e52:	fb07 ee11 	mls	lr, r7, r1, lr
 8000e56:	fb01 f005 	mul.w	r0, r1, r5
 8000e5a:	0c22      	lsrs	r2, r4, #16
 8000e5c:	ea42 420e 	orr.w	r2, r2, lr, lsl #16
 8000e60:	4290      	cmp	r0, r2
 8000e62:	d90a      	bls.n	8000e7a <__udivmoddi4+0x66>
 8000e64:	eb1c 0202 	adds.w	r2, ip, r2
 8000e68:	f101 3eff 	add.w	lr, r1, #4294967295	; 0xffffffff
 8000e6c:	f080 8119 	bcs.w	80010a2 <__udivmoddi4+0x28e>
 8000e70:	4290      	cmp	r0, r2
 8000e72:	f240 8116 	bls.w	80010a2 <__udivmoddi4+0x28e>
 8000e76:	3902      	subs	r1, #2
 8000e78:	4462      	add	r2, ip
 8000e7a:	1a12      	subs	r2, r2, r0
 8000e7c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e80:	fb07 2210 	mls	r2, r7, r0, r2
 8000e84:	fb00 f505 	mul.w	r5, r0, r5
 8000e88:	b2a4      	uxth	r4, r4
 8000e8a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e8e:	42a5      	cmp	r5, r4
 8000e90:	d90a      	bls.n	8000ea8 <__udivmoddi4+0x94>
 8000e92:	eb1c 0404 	adds.w	r4, ip, r4
 8000e96:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000e9a:	f080 8104 	bcs.w	80010a6 <__udivmoddi4+0x292>
 8000e9e:	42a5      	cmp	r5, r4
 8000ea0:	f240 8101 	bls.w	80010a6 <__udivmoddi4+0x292>
 8000ea4:	4464      	add	r4, ip
 8000ea6:	3802      	subs	r0, #2
 8000ea8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000eac:	2100      	movs	r1, #0
 8000eae:	1b64      	subs	r4, r4, r5
 8000eb0:	b11e      	cbz	r6, 8000eba <__udivmoddi4+0xa6>
 8000eb2:	40dc      	lsrs	r4, r3
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	e9c6 4300 	strd	r4, r3, [r6]
 8000eba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ebe:	428b      	cmp	r3, r1
 8000ec0:	d908      	bls.n	8000ed4 <__udivmoddi4+0xc0>
 8000ec2:	2e00      	cmp	r6, #0
 8000ec4:	f000 80ea 	beq.w	800109c <__udivmoddi4+0x288>
 8000ec8:	2100      	movs	r1, #0
 8000eca:	e9c6 0500 	strd	r0, r5, [r6]
 8000ece:	4608      	mov	r0, r1
 8000ed0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ed4:	fab3 f183 	clz	r1, r3
 8000ed8:	2900      	cmp	r1, #0
 8000eda:	d148      	bne.n	8000f6e <__udivmoddi4+0x15a>
 8000edc:	42ab      	cmp	r3, r5
 8000ede:	d302      	bcc.n	8000ee6 <__udivmoddi4+0xd2>
 8000ee0:	4282      	cmp	r2, r0
 8000ee2:	f200 80f8 	bhi.w	80010d6 <__udivmoddi4+0x2c2>
 8000ee6:	1a84      	subs	r4, r0, r2
 8000ee8:	eb65 0203 	sbc.w	r2, r5, r3
 8000eec:	2001      	movs	r0, #1
 8000eee:	4696      	mov	lr, r2
 8000ef0:	2e00      	cmp	r6, #0
 8000ef2:	d0e2      	beq.n	8000eba <__udivmoddi4+0xa6>
 8000ef4:	e9c6 4e00 	strd	r4, lr, [r6]
 8000ef8:	e7df      	b.n	8000eba <__udivmoddi4+0xa6>
 8000efa:	b902      	cbnz	r2, 8000efe <__udivmoddi4+0xea>
 8000efc:	deff      	udf	#255	; 0xff
 8000efe:	fab2 f382 	clz	r3, r2
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	f040 808e 	bne.w	8001024 <__udivmoddi4+0x210>
 8000f08:	1a88      	subs	r0, r1, r2
 8000f0a:	2101      	movs	r1, #1
 8000f0c:	0c17      	lsrs	r7, r2, #16
 8000f0e:	fa1f fe82 	uxth.w	lr, r2
 8000f12:	fbb0 f5f7 	udiv	r5, r0, r7
 8000f16:	fb07 0015 	mls	r0, r7, r5, r0
 8000f1a:	0c22      	lsrs	r2, r4, #16
 8000f1c:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000f20:	fb0e f005 	mul.w	r0, lr, r5
 8000f24:	4290      	cmp	r0, r2
 8000f26:	d908      	bls.n	8000f3a <__udivmoddi4+0x126>
 8000f28:	eb1c 0202 	adds.w	r2, ip, r2
 8000f2c:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000f30:	d202      	bcs.n	8000f38 <__udivmoddi4+0x124>
 8000f32:	4290      	cmp	r0, r2
 8000f34:	f200 80cc 	bhi.w	80010d0 <__udivmoddi4+0x2bc>
 8000f38:	4645      	mov	r5, r8
 8000f3a:	1a12      	subs	r2, r2, r0
 8000f3c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000f40:	fb07 2210 	mls	r2, r7, r0, r2
 8000f44:	fb0e fe00 	mul.w	lr, lr, r0
 8000f48:	b2a4      	uxth	r4, r4
 8000f4a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000f4e:	45a6      	cmp	lr, r4
 8000f50:	d908      	bls.n	8000f64 <__udivmoddi4+0x150>
 8000f52:	eb1c 0404 	adds.w	r4, ip, r4
 8000f56:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000f5a:	d202      	bcs.n	8000f62 <__udivmoddi4+0x14e>
 8000f5c:	45a6      	cmp	lr, r4
 8000f5e:	f200 80b4 	bhi.w	80010ca <__udivmoddi4+0x2b6>
 8000f62:	4610      	mov	r0, r2
 8000f64:	eba4 040e 	sub.w	r4, r4, lr
 8000f68:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000f6c:	e7a0      	b.n	8000eb0 <__udivmoddi4+0x9c>
 8000f6e:	f1c1 0720 	rsb	r7, r1, #32
 8000f72:	408b      	lsls	r3, r1
 8000f74:	fa22 fc07 	lsr.w	ip, r2, r7
 8000f78:	ea4c 0c03 	orr.w	ip, ip, r3
 8000f7c:	fa25 fa07 	lsr.w	sl, r5, r7
 8000f80:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000f84:	fbba f8f9 	udiv	r8, sl, r9
 8000f88:	408d      	lsls	r5, r1
 8000f8a:	fa20 f307 	lsr.w	r3, r0, r7
 8000f8e:	fb09 aa18 	mls	sl, r9, r8, sl
 8000f92:	fa1f fe8c 	uxth.w	lr, ip
 8000f96:	432b      	orrs	r3, r5
 8000f98:	fa00 f501 	lsl.w	r5, r0, r1
 8000f9c:	fb08 f00e 	mul.w	r0, r8, lr
 8000fa0:	0c1c      	lsrs	r4, r3, #16
 8000fa2:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000fa6:	42a0      	cmp	r0, r4
 8000fa8:	fa02 f201 	lsl.w	r2, r2, r1
 8000fac:	d90b      	bls.n	8000fc6 <__udivmoddi4+0x1b2>
 8000fae:	eb1c 0404 	adds.w	r4, ip, r4
 8000fb2:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000fb6:	f080 8086 	bcs.w	80010c6 <__udivmoddi4+0x2b2>
 8000fba:	42a0      	cmp	r0, r4
 8000fbc:	f240 8083 	bls.w	80010c6 <__udivmoddi4+0x2b2>
 8000fc0:	f1a8 0802 	sub.w	r8, r8, #2
 8000fc4:	4464      	add	r4, ip
 8000fc6:	1a24      	subs	r4, r4, r0
 8000fc8:	b298      	uxth	r0, r3
 8000fca:	fbb4 f3f9 	udiv	r3, r4, r9
 8000fce:	fb09 4413 	mls	r4, r9, r3, r4
 8000fd2:	fb03 fe0e 	mul.w	lr, r3, lr
 8000fd6:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8000fda:	45a6      	cmp	lr, r4
 8000fdc:	d908      	bls.n	8000ff0 <__udivmoddi4+0x1dc>
 8000fde:	eb1c 0404 	adds.w	r4, ip, r4
 8000fe2:	f103 30ff 	add.w	r0, r3, #4294967295	; 0xffffffff
 8000fe6:	d26a      	bcs.n	80010be <__udivmoddi4+0x2aa>
 8000fe8:	45a6      	cmp	lr, r4
 8000fea:	d968      	bls.n	80010be <__udivmoddi4+0x2aa>
 8000fec:	3b02      	subs	r3, #2
 8000fee:	4464      	add	r4, ip
 8000ff0:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000ff4:	fba0 9302 	umull	r9, r3, r0, r2
 8000ff8:	eba4 040e 	sub.w	r4, r4, lr
 8000ffc:	429c      	cmp	r4, r3
 8000ffe:	46c8      	mov	r8, r9
 8001000:	469e      	mov	lr, r3
 8001002:	d354      	bcc.n	80010ae <__udivmoddi4+0x29a>
 8001004:	d051      	beq.n	80010aa <__udivmoddi4+0x296>
 8001006:	2e00      	cmp	r6, #0
 8001008:	d067      	beq.n	80010da <__udivmoddi4+0x2c6>
 800100a:	ebb5 0308 	subs.w	r3, r5, r8
 800100e:	eb64 040e 	sbc.w	r4, r4, lr
 8001012:	40cb      	lsrs	r3, r1
 8001014:	fa04 f707 	lsl.w	r7, r4, r7
 8001018:	431f      	orrs	r7, r3
 800101a:	40cc      	lsrs	r4, r1
 800101c:	e9c6 7400 	strd	r7, r4, [r6]
 8001020:	2100      	movs	r1, #0
 8001022:	e74a      	b.n	8000eba <__udivmoddi4+0xa6>
 8001024:	fa02 fc03 	lsl.w	ip, r2, r3
 8001028:	f1c3 0020 	rsb	r0, r3, #32
 800102c:	40c1      	lsrs	r1, r0
 800102e:	409d      	lsls	r5, r3
 8001030:	fa24 f000 	lsr.w	r0, r4, r0
 8001034:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001038:	4328      	orrs	r0, r5
 800103a:	fbb1 f5f7 	udiv	r5, r1, r7
 800103e:	fb07 1115 	mls	r1, r7, r5, r1
 8001042:	fa1f fe8c 	uxth.w	lr, ip
 8001046:	0c02      	lsrs	r2, r0, #16
 8001048:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800104c:	fb05 f10e 	mul.w	r1, r5, lr
 8001050:	4291      	cmp	r1, r2
 8001052:	fa04 f403 	lsl.w	r4, r4, r3
 8001056:	d908      	bls.n	800106a <__udivmoddi4+0x256>
 8001058:	eb1c 0202 	adds.w	r2, ip, r2
 800105c:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8001060:	d22f      	bcs.n	80010c2 <__udivmoddi4+0x2ae>
 8001062:	4291      	cmp	r1, r2
 8001064:	d92d      	bls.n	80010c2 <__udivmoddi4+0x2ae>
 8001066:	3d02      	subs	r5, #2
 8001068:	4462      	add	r2, ip
 800106a:	1a52      	subs	r2, r2, r1
 800106c:	fbb2 f1f7 	udiv	r1, r2, r7
 8001070:	fb07 2211 	mls	r2, r7, r1, r2
 8001074:	b280      	uxth	r0, r0
 8001076:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 800107a:	fb01 f20e 	mul.w	r2, r1, lr
 800107e:	4282      	cmp	r2, r0
 8001080:	d908      	bls.n	8001094 <__udivmoddi4+0x280>
 8001082:	eb1c 0000 	adds.w	r0, ip, r0
 8001086:	f101 38ff 	add.w	r8, r1, #4294967295	; 0xffffffff
 800108a:	d216      	bcs.n	80010ba <__udivmoddi4+0x2a6>
 800108c:	4282      	cmp	r2, r0
 800108e:	d914      	bls.n	80010ba <__udivmoddi4+0x2a6>
 8001090:	3902      	subs	r1, #2
 8001092:	4460      	add	r0, ip
 8001094:	1a80      	subs	r0, r0, r2
 8001096:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800109a:	e73a      	b.n	8000f12 <__udivmoddi4+0xfe>
 800109c:	4631      	mov	r1, r6
 800109e:	4630      	mov	r0, r6
 80010a0:	e70b      	b.n	8000eba <__udivmoddi4+0xa6>
 80010a2:	4671      	mov	r1, lr
 80010a4:	e6e9      	b.n	8000e7a <__udivmoddi4+0x66>
 80010a6:	4610      	mov	r0, r2
 80010a8:	e6fe      	b.n	8000ea8 <__udivmoddi4+0x94>
 80010aa:	454d      	cmp	r5, r9
 80010ac:	d2ab      	bcs.n	8001006 <__udivmoddi4+0x1f2>
 80010ae:	ebb9 0802 	subs.w	r8, r9, r2
 80010b2:	eb63 0e0c 	sbc.w	lr, r3, ip
 80010b6:	3801      	subs	r0, #1
 80010b8:	e7a5      	b.n	8001006 <__udivmoddi4+0x1f2>
 80010ba:	4641      	mov	r1, r8
 80010bc:	e7ea      	b.n	8001094 <__udivmoddi4+0x280>
 80010be:	4603      	mov	r3, r0
 80010c0:	e796      	b.n	8000ff0 <__udivmoddi4+0x1dc>
 80010c2:	4645      	mov	r5, r8
 80010c4:	e7d1      	b.n	800106a <__udivmoddi4+0x256>
 80010c6:	46d0      	mov	r8, sl
 80010c8:	e77d      	b.n	8000fc6 <__udivmoddi4+0x1b2>
 80010ca:	4464      	add	r4, ip
 80010cc:	3802      	subs	r0, #2
 80010ce:	e749      	b.n	8000f64 <__udivmoddi4+0x150>
 80010d0:	3d02      	subs	r5, #2
 80010d2:	4462      	add	r2, ip
 80010d4:	e731      	b.n	8000f3a <__udivmoddi4+0x126>
 80010d6:	4608      	mov	r0, r1
 80010d8:	e70a      	b.n	8000ef0 <__udivmoddi4+0xdc>
 80010da:	4631      	mov	r1, r6
 80010dc:	e6ed      	b.n	8000eba <__udivmoddi4+0xa6>
 80010de:	bf00      	nop

080010e0 <__aeabi_idiv0>:
 80010e0:	4770      	bx	lr
 80010e2:	bf00      	nop

080010e4 <writeValueFloat>:
void static writeValueInt(int16_t value, uint16_t x,uint16_t y){

	//Affichage
	ILI9341_printf(x, y, &Font_11x18, ILI9341_COLOR_BLACK,ILI9341_COLOR_WHITE, "%d",value);
}
void static writeValueFloat(float value, uint16_t x,uint16_t y){
 80010e4:	b530      	push	{r4, r5, lr}
 80010e6:	b085      	sub	sp, #20

	//Affichage
	ILI9341_printf(x, y, &Font_11x18, ILI9341_COLOR_BLACK,ILI9341_COLOR_WHITE, "%0.2f",value);
 80010e8:	b215      	sxth	r5, r2
 80010ea:	b20c      	sxth	r4, r1
 80010ec:	f7ff f99c 	bl	8000428 <__aeabi_f2d>
 80010f0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80010f4:	4b06      	ldr	r3, [pc, #24]	; (8001110 <writeValueFloat+0x2c>)
 80010f6:	9301      	str	r3, [sp, #4]
 80010f8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80010fc:	9300      	str	r3, [sp, #0]
 80010fe:	2300      	movs	r3, #0
 8001100:	4a04      	ldr	r2, [pc, #16]	; (8001114 <writeValueFloat+0x30>)
 8001102:	4629      	mov	r1, r5
 8001104:	4620      	mov	r0, r4
 8001106:	f002 f809 	bl	800311c <ILI9341_printf>
}
 800110a:	b005      	add	sp, #20
 800110c:	bd30      	pop	{r4, r5, pc}
 800110e:	bf00      	nop
 8001110:	0800ae28 	.word	0x0800ae28
 8001114:	20000010 	.word	0x20000010

08001118 <initTemplate>:
void initTemplate(void){
 8001118:	b5f0      	push	{r4, r5, r6, r7, lr}
 800111a:	b083      	sub	sp, #12
	ILI9341_Init();
 800111c:	f001 fe38 	bl	8002d90 <ILI9341_Init>
	ILI9341_Rotate(ILI9341_Orientation_Landscape_2);
 8001120:	2003      	movs	r0, #3
 8001122:	f001 fe05 	bl	8002d30 <ILI9341_Rotate>
	ILI9341_Fill(0xC618);
 8001126:	f24c 6018 	movw	r0, #50712	; 0xc618
 800112a:	f001 fdef 	bl	8002d0c <ILI9341_Fill>
	ILI9341_DrawFilledRectangle(20,220,170,140,ILI9341_COLOR_WHITE);
 800112e:	f64f 74ff 	movw	r4, #65535	; 0xffff
 8001132:	9400      	str	r4, [sp, #0]
 8001134:	238c      	movs	r3, #140	; 0x8c
 8001136:	22aa      	movs	r2, #170	; 0xaa
 8001138:	21dc      	movs	r1, #220	; 0xdc
 800113a:	2014      	movs	r0, #20
 800113c:	f001 ffcc 	bl	80030d8 <ILI9341_DrawFilledRectangle>
	ILI9341_DrawRectangle(20,220,170,140,ILI9341_COLOR_BLACK);
 8001140:	2500      	movs	r5, #0
 8001142:	9500      	str	r5, [sp, #0]
 8001144:	238c      	movs	r3, #140	; 0x8c
 8001146:	22aa      	movs	r2, #170	; 0xaa
 8001148:	21dc      	movs	r1, #220	; 0xdc
 800114a:	2014      	movs	r0, #20
 800114c:	f001 ff9b 	bl	8003086 <ILI9341_DrawRectangle>
	ILI9341_DrawFilledRectangle(20,20,170,120,ILI9341_COLOR_WHITE);
 8001150:	9400      	str	r4, [sp, #0]
 8001152:	2378      	movs	r3, #120	; 0x78
 8001154:	22aa      	movs	r2, #170	; 0xaa
 8001156:	2114      	movs	r1, #20
 8001158:	4608      	mov	r0, r1
 800115a:	f001 ffbd 	bl	80030d8 <ILI9341_DrawFilledRectangle>
	ILI9341_DrawRectangle(20,20,170,120,ILI9341_COLOR_GREEN);
 800115e:	f44f 66fc 	mov.w	r6, #2016	; 0x7e0
 8001162:	9600      	str	r6, [sp, #0]
 8001164:	2378      	movs	r3, #120	; 0x78
 8001166:	22aa      	movs	r2, #170	; 0xaa
 8001168:	2114      	movs	r1, #20
 800116a:	4608      	mov	r0, r1
 800116c:	f001 ff8b 	bl	8003086 <ILI9341_DrawRectangle>
	ILI9341_DrawFilledRectangle(190,20,260,60,ILI9341_COLOR_WHITE);
 8001170:	9400      	str	r4, [sp, #0]
 8001172:	233c      	movs	r3, #60	; 0x3c
 8001174:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001178:	2114      	movs	r1, #20
 800117a:	20be      	movs	r0, #190	; 0xbe
 800117c:	f001 ffac 	bl	80030d8 <ILI9341_DrawFilledRectangle>
	ILI9341_DrawRectangle(190,20,260,60,ILI9341_COLOR_BLACK);
 8001180:	9500      	str	r5, [sp, #0]
 8001182:	233c      	movs	r3, #60	; 0x3c
 8001184:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001188:	2114      	movs	r1, #20
 800118a:	20be      	movs	r0, #190	; 0xbe
 800118c:	f001 ff7b 	bl	8003086 <ILI9341_DrawRectangle>
	ILI9341_Puts(235,25, "BPM", &Font_7x10, ILI9341_COLOR_RED,ILI9341_COLOR_WHITE);
 8001190:	4f35      	ldr	r7, [pc, #212]	; (8001268 <initTemplate+0x150>)
 8001192:	9401      	str	r4, [sp, #4]
 8001194:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001198:	9300      	str	r3, [sp, #0]
 800119a:	463b      	mov	r3, r7
 800119c:	4a33      	ldr	r2, [pc, #204]	; (800126c <initTemplate+0x154>)
 800119e:	2119      	movs	r1, #25
 80011a0:	20eb      	movs	r0, #235	; 0xeb
 80011a2:	f001 fe9b 	bl	8002edc <ILI9341_Puts>
	ILI9341_DrawFilledRectangle(270,20,300,50,ILI9341_COLOR_GREEN);
 80011a6:	9600      	str	r6, [sp, #0]
 80011a8:	2332      	movs	r3, #50	; 0x32
 80011aa:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80011ae:	2114      	movs	r1, #20
 80011b0:	f44f 7087 	mov.w	r0, #270	; 0x10e
 80011b4:	f001 ff90 	bl	80030d8 <ILI9341_DrawFilledRectangle>
	ILI9341_DrawRectangle(270,20,300,50,ILI9341_COLOR_BLACK);
 80011b8:	9500      	str	r5, [sp, #0]
 80011ba:	2332      	movs	r3, #50	; 0x32
 80011bc:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80011c0:	2114      	movs	r1, #20
 80011c2:	f44f 7087 	mov.w	r0, #270	; 0x10e
 80011c6:	f001 ff5e 	bl	8003086 <ILI9341_DrawRectangle>
	ILI9341_DrawFilledRectangle(190,80,300,110,ILI9341_COLOR_WHITE);
 80011ca:	9400      	str	r4, [sp, #0]
 80011cc:	236e      	movs	r3, #110	; 0x6e
 80011ce:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80011d2:	2150      	movs	r1, #80	; 0x50
 80011d4:	20be      	movs	r0, #190	; 0xbe
 80011d6:	f001 ff7f 	bl	80030d8 <ILI9341_DrawFilledRectangle>
	ILI9341_DrawRectangle(190,80,300,110,ILI9341_COLOR_BLACK);
 80011da:	9500      	str	r5, [sp, #0]
 80011dc:	236e      	movs	r3, #110	; 0x6e
 80011de:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80011e2:	2150      	movs	r1, #80	; 0x50
 80011e4:	20be      	movs	r0, #190	; 0xbe
 80011e6:	f001 ff4e 	bl	8003086 <ILI9341_DrawRectangle>
	ILI9341_Puts(285,87, "C", &Font_11x18, ILI9341_COLOR_BLACK,ILI9341_COLOR_WHITE);
 80011ea:	4e21      	ldr	r6, [pc, #132]	; (8001270 <initTemplate+0x158>)
 80011ec:	9401      	str	r4, [sp, #4]
 80011ee:	9500      	str	r5, [sp, #0]
 80011f0:	4633      	mov	r3, r6
 80011f2:	4a20      	ldr	r2, [pc, #128]	; (8001274 <initTemplate+0x15c>)
 80011f4:	2157      	movs	r1, #87	; 0x57
 80011f6:	f240 101d 	movw	r0, #285	; 0x11d
 80011fa:	f001 fe6f 	bl	8002edc <ILI9341_Puts>
	ILI9341_DrawFilledRectangle(190,130,300,160,ILI9341_COLOR_WHITE);
 80011fe:	9400      	str	r4, [sp, #0]
 8001200:	23a0      	movs	r3, #160	; 0xa0
 8001202:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001206:	2182      	movs	r1, #130	; 0x82
 8001208:	20be      	movs	r0, #190	; 0xbe
 800120a:	f001 ff65 	bl	80030d8 <ILI9341_DrawFilledRectangle>
	ILI9341_DrawRectangle(190,130,300,160,ILI9341_COLOR_BLACK);
 800120e:	9500      	str	r5, [sp, #0]
 8001210:	23a0      	movs	r3, #160	; 0xa0
 8001212:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001216:	2182      	movs	r1, #130	; 0x82
 8001218:	20be      	movs	r0, #190	; 0xbe
 800121a:	f001 ff34 	bl	8003086 <ILI9341_DrawRectangle>
	ILI9341_Puts(270,142, "km/h", &Font_7x10, ILI9341_COLOR_BLACK,ILI9341_COLOR_WHITE);
 800121e:	9401      	str	r4, [sp, #4]
 8001220:	9500      	str	r5, [sp, #0]
 8001222:	463b      	mov	r3, r7
 8001224:	4a14      	ldr	r2, [pc, #80]	; (8001278 <initTemplate+0x160>)
 8001226:	218e      	movs	r1, #142	; 0x8e
 8001228:	f44f 7087 	mov.w	r0, #270	; 0x10e
 800122c:	f001 fe56 	bl	8002edc <ILI9341_Puts>
	ILI9341_DrawFilledRectangle(190,180,300,220,ILI9341_COLOR_WHITE);
 8001230:	9400      	str	r4, [sp, #0]
 8001232:	23dc      	movs	r3, #220	; 0xdc
 8001234:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001238:	21b4      	movs	r1, #180	; 0xb4
 800123a:	20be      	movs	r0, #190	; 0xbe
 800123c:	f001 ff4c 	bl	80030d8 <ILI9341_DrawFilledRectangle>
	ILI9341_DrawRectangle(190,180,300,220,ILI9341_COLOR_BLACK);
 8001240:	9500      	str	r5, [sp, #0]
 8001242:	23dc      	movs	r3, #220	; 0xdc
 8001244:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001248:	21b4      	movs	r1, #180	; 0xb4
 800124a:	20be      	movs	r0, #190	; 0xbe
 800124c:	f001 ff1b 	bl	8003086 <ILI9341_DrawRectangle>
	ILI9341_Puts(270,190, "km", &Font_11x18, ILI9341_COLOR_BLACK,ILI9341_COLOR_WHITE);
 8001250:	9401      	str	r4, [sp, #4]
 8001252:	9500      	str	r5, [sp, #0]
 8001254:	4633      	mov	r3, r6
 8001256:	4a09      	ldr	r2, [pc, #36]	; (800127c <initTemplate+0x164>)
 8001258:	21be      	movs	r1, #190	; 0xbe
 800125a:	f44f 7087 	mov.w	r0, #270	; 0x10e
 800125e:	f001 fe3d 	bl	8002edc <ILI9341_Puts>
}
 8001262:	b003      	add	sp, #12
 8001264:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001266:	bf00      	nop
 8001268:	2000001c 	.word	0x2000001c
 800126c:	0800ae30 	.word	0x0800ae30
 8001270:	20000010 	.word	0x20000010
 8001274:	0800ae34 	.word	0x0800ae34
 8001278:	0800ae38 	.word	0x0800ae38
 800127c:	0800ae40 	.word	0x0800ae40

08001280 <writeTemp>:

void writeTemp(float value){
 8001280:	b508      	push	{r3, lr}
	writeValueFloat(value,211,87);
 8001282:	2257      	movs	r2, #87	; 0x57
 8001284:	21d3      	movs	r1, #211	; 0xd3
 8001286:	f7ff ff2d 	bl	80010e4 <writeValueFloat>
}
 800128a:	bd08      	pop	{r3, pc}

0800128c <printCardioGraphe>:
	writeValueInt(value,200,37);
}



void printCardioGraphe(int16_t *tableau, int taille){
 800128c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800128e:	b083      	sub	sp, #12
 8001290:	4606      	mov	r6, r0
 8001292:	460d      	mov	r5, r1
	ILI9341_DrawFilledRectangle(21,21,169,119,ILI9341_COLOR_WHITE);
 8001294:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001298:	9300      	str	r3, [sp, #0]
 800129a:	2377      	movs	r3, #119	; 0x77
 800129c:	22a9      	movs	r2, #169	; 0xa9
 800129e:	2115      	movs	r1, #21
 80012a0:	4608      	mov	r0, r1
 80012a2:	f001 ff19 	bl	80030d8 <ILI9341_DrawFilledRectangle>
	int countUp= 0;

	uint16_t static yPrec = 119;
	uint16_t static y = 119;

	for(uint16_t i = 1; i < taille-2; i+=2){
 80012a6:	2401      	movs	r4, #1
 80012a8:	e007      	b.n	80012ba <printCardioGraphe+0x2e>
		uint16_t x = 22+i;
		yPrec = y;

		uint16_t calibrageValeur = (uint16_t)(tableau[i]*98/(MAX_Plage-MIN_Plage));
		y = 119-calibrageValeur;
		if(tableau[i]!=-1) ILI9341_DrawLine((x==1)?0:x-2, yPrec, x, y, ILI9341_COLOR_RED);
 80012aa:	2000      	movs	r0, #0
 80012ac:	f44f 4778 	mov.w	r7, #63488	; 0xf800
 80012b0:	9700      	str	r7, [sp, #0]
 80012b2:	f001 fe63 	bl	8002f7c <ILI9341_DrawLine>
	for(uint16_t i = 1; i < taille-2; i+=2){
 80012b6:	3402      	adds	r4, #2
 80012b8:	b2a4      	uxth	r4, r4
 80012ba:	1eab      	subs	r3, r5, #2
 80012bc:	429c      	cmp	r4, r3
 80012be:	da23      	bge.n	8001308 <printCardioGraphe+0x7c>
		uint16_t x = 22+i;
 80012c0:	f104 0216 	add.w	r2, r4, #22
 80012c4:	b292      	uxth	r2, r2
		yPrec = y;
 80012c6:	4f11      	ldr	r7, [pc, #68]	; (800130c <printCardioGraphe+0x80>)
 80012c8:	8839      	ldrh	r1, [r7, #0]
 80012ca:	4b11      	ldr	r3, [pc, #68]	; (8001310 <printCardioGraphe+0x84>)
 80012cc:	8019      	strh	r1, [r3, #0]
		uint16_t calibrageValeur = (uint16_t)(tableau[i]*98/(MAX_Plage-MIN_Plage));
 80012ce:	f936 c014 	ldrsh.w	ip, [r6, r4, lsl #1]
 80012d2:	2362      	movs	r3, #98	; 0x62
 80012d4:	fb03 f30c 	mul.w	r3, r3, ip
 80012d8:	480e      	ldr	r0, [pc, #56]	; (8001314 <printCardioGraphe+0x88>)
 80012da:	8800      	ldrh	r0, [r0, #0]
 80012dc:	f8df e038 	ldr.w	lr, [pc, #56]	; 8001318 <printCardioGraphe+0x8c>
 80012e0:	f8be e000 	ldrh.w	lr, [lr]
 80012e4:	eba0 000e 	sub.w	r0, r0, lr
 80012e8:	fb93 f3f0 	sdiv	r3, r3, r0
 80012ec:	b29b      	uxth	r3, r3
		y = 119-calibrageValeur;
 80012ee:	f1c3 0377 	rsb	r3, r3, #119	; 0x77
 80012f2:	b29b      	uxth	r3, r3
 80012f4:	803b      	strh	r3, [r7, #0]
		if(tableau[i]!=-1) ILI9341_DrawLine((x==1)?0:x-2, yPrec, x, y, ILI9341_COLOR_RED);
 80012f6:	f1bc 3fff 	cmp.w	ip, #4294967295	; 0xffffffff
 80012fa:	d0dc      	beq.n	80012b6 <printCardioGraphe+0x2a>
 80012fc:	2a01      	cmp	r2, #1
 80012fe:	d0d4      	beq.n	80012aa <printCardioGraphe+0x1e>
 8001300:	f104 0014 	add.w	r0, r4, #20
 8001304:	b280      	uxth	r0, r0
 8001306:	e7d1      	b.n	80012ac <printCardioGraphe+0x20>
		if(tableau[i]==MIN_Plage) countDown++;
		if(tableau[i]==MAX_Plage) countUp++;

	}
	//if(countDown>(taille/2))stateHeart
}
 8001308:	b003      	add	sp, #12
 800130a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800130c:	20000004 	.word	0x20000004
 8001310:	200006fc 	.word	0x200006fc
 8001314:	20000000 	.word	0x20000000
 8001318:	20000002 	.word	0x20000002

0800131c <Cardio_init>:

int valeurMoyenne = 0;


void Cardio_init(void)
{
 800131c:	b500      	push	{lr}
 800131e:	b083      	sub	sp, #12
	//Initialisation du port du capteur cardiaque en sortie
	BSP_GPIO_PinCfg(CAR_GPIO, CAR_PIN, GPIO_MODE_INPUT,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 8001320:	2303      	movs	r3, #3
 8001322:	9300      	str	r3, [sp, #0]
 8001324:	2300      	movs	r3, #0
 8001326:	461a      	mov	r2, r3
 8001328:	2101      	movs	r1, #1
 800132a:	4803      	ldr	r0, [pc, #12]	; (8001338 <Cardio_init+0x1c>)
 800132c:	f000 fa28 	bl	8001780 <BSP_GPIO_PinCfg>
}
 8001330:	b003      	add	sp, #12
 8001332:	f85d fb04 	ldr.w	pc, [sp], #4
 8001336:	bf00      	nop
 8001338:	40010800 	.word	0x40010800

0800133c <addValue>:

void addValue(int16_t *tableau,int taille,adc_id_e channel){
 800133c:	b570      	push	{r4, r5, r6, lr}
 800133e:	4605      	mov	r5, r0
 8001340:	460c      	mov	r4, r1
	int static i = 0;
	int static somme = 0;
	int16_t newValue = ADC_getValue(channel);
 8001342:	4610      	mov	r0, r2
 8001344:	f000 f9aa 	bl	800169c <ADC_getValue>
	//volatile int16_t min = newValue;
	//volatile int16_t max = newValue;

	valeurMoyenne += newValue;
 8001348:	4a16      	ldr	r2, [pc, #88]	; (80013a4 <addValue+0x68>)
 800134a:	6813      	ldr	r3, [r2, #0]
 800134c:	4403      	add	r3, r0
 800134e:	6013      	str	r3, [r2, #0]
	if(newValue < MIN_Plage){
 8001350:	4b15      	ldr	r3, [pc, #84]	; (80013a8 <addValue+0x6c>)
 8001352:	881b      	ldrh	r3, [r3, #0]
 8001354:	4298      	cmp	r0, r3
 8001356:	db09      	blt.n	800136c <addValue+0x30>
		newValue = 0;
	}else if(newValue > MAX_Plage){
 8001358:	4a14      	ldr	r2, [pc, #80]	; (80013ac <addValue+0x70>)
 800135a:	8812      	ldrh	r2, [r2, #0]
 800135c:	4290      	cmp	r0, r2
 800135e:	dd02      	ble.n	8001366 <addValue+0x2a>
		newValue = MAX_Plage-MIN_Plage;
 8001360:	1ad2      	subs	r2, r2, r3
 8001362:	b213      	sxth	r3, r2
 8001364:	e003      	b.n	800136e <addValue+0x32>
	}else {
		newValue -= MIN_Plage;
 8001366:	1ac3      	subs	r3, r0, r3
 8001368:	b21b      	sxth	r3, r3
 800136a:	e000      	b.n	800136e <addValue+0x32>
		newValue = 0;
 800136c:	2300      	movs	r3, #0
	}
	//Delay_ms(10);
	somme += newValue;
 800136e:	4910      	ldr	r1, [pc, #64]	; (80013b0 <addValue+0x74>)
 8001370:	680a      	ldr	r2, [r1, #0]
 8001372:	441a      	add	r2, r3
 8001374:	600a      	str	r2, [r1, #0]

    	//int16_t tempon = tableau[i];
    	tableau[i] = newValue;
 8001376:	490f      	ldr	r1, [pc, #60]	; (80013b4 <addValue+0x78>)
 8001378:	680a      	ldr	r2, [r1, #0]
 800137a:	f825 3012 	strh.w	r3, [r5, r2, lsl #1]
    	//newValue = tempon;
    	i++;
 800137e:	3201      	adds	r2, #1
 8001380:	600a      	str	r2, [r1, #0]
    //if(i%(taille/2) == 0) {
    	//printCardioGraphe(tableau,taille);
    	if(i==taille){
 8001382:	42a2      	cmp	r2, r4
 8001384:	d000      	beq.n	8001388 <addValue+0x4c>
    		valeurMoyenne= somme/taille;
    		somme = 0;
    	}

    //}
}
 8001386:	bd70      	pop	{r4, r5, r6, pc}
    		i=0;
 8001388:	2600      	movs	r6, #0
 800138a:	600e      	str	r6, [r1, #0]
    		printCardioGraphe(tableau,taille);
 800138c:	4621      	mov	r1, r4
 800138e:	4628      	mov	r0, r5
 8001390:	f7ff ff7c 	bl	800128c <printCardioGraphe>
    		valeurMoyenne= somme/taille;
 8001394:	4a06      	ldr	r2, [pc, #24]	; (80013b0 <addValue+0x74>)
 8001396:	6813      	ldr	r3, [r2, #0]
 8001398:	fb93 f3f4 	sdiv	r3, r3, r4
 800139c:	4901      	ldr	r1, [pc, #4]	; (80013a4 <addValue+0x68>)
 800139e:	600b      	str	r3, [r1, #0]
    		somme = 0;
 80013a0:	6016      	str	r6, [r2, #0]
}
 80013a2:	e7f0      	b.n	8001386 <addValue+0x4a>
 80013a4:	20000708 	.word	0x20000708
 80013a8:	20000002 	.word	0x20000002
 80013ac:	20000000 	.word	0x20000000
 80013b0:	20000704 	.word	0x20000704
 80013b4:	20000700 	.word	0x20000700

080013b8 <main>:
uint16_t static tututu = 0;



int main(void)
{
 80013b8:	b530      	push	{r4, r5, lr}
 80013ba:	b083      	sub	sp, #12

	//Initialisation de la couche logicielle HAL (Hardware Abstraction Layer)
	//Cette ligne doit rester la premire tape de la fonction main().
	HAL_Init();
 80013bc:	f001 fef0 	bl	80031a0 <HAL_Init>

	ADC_init();
 80013c0:	f000 f8ee 	bl	80015a0 <ADC_init>

	//Initialisation de l'UART2  la vitesse de 115200 bauds/secondes (92kbits/s) PA2 : Tx  | PA3 : Rx.
		//Attention, les pins PA2 et PA3 ne sont pas relies jusqu'au connecteur de la Nucleo.
		//Ces broches sont rediriges vers la sonde de dbogage, la liaison UART tant ensuite encapsule sur l'USB vers le PC de dveloppement.
	UART_init(UART2_ID,115200);
 80013c4:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 80013c8:	2001      	movs	r0, #1
 80013ca:	f000 fe3f 	bl	800204c <UART_init>

	//"Indique que les printf sortent vers le priphrique UART2."
	SYS_set_std_usart(UART2_ID, UART2_ID, UART2_ID);
 80013ce:	2201      	movs	r2, #1
 80013d0:	4611      	mov	r1, r2
 80013d2:	4610      	mov	r0, r2
 80013d4:	f000 fba0 	bl	8001b18 <SYS_set_std_usart>

	//Initialisation du port de la led Verte (carte Nucleo)
	BSP_GPIO_PinCfg(LED_GREEN_GPIO, LED_GREEN_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 80013d8:	4c20      	ldr	r4, [pc, #128]	; (800145c <main+0xa4>)
 80013da:	2503      	movs	r5, #3
 80013dc:	9500      	str	r5, [sp, #0]
 80013de:	2300      	movs	r3, #0
 80013e0:	2201      	movs	r2, #1
 80013e2:	2120      	movs	r1, #32
 80013e4:	4620      	mov	r0, r4
 80013e6:	f000 f9cb 	bl	8001780 <BSP_GPIO_PinCfg>


	//Initialisation du port du bouton bleu (carte Nucleo)
	BSP_GPIO_PinCfg(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN, GPIO_MODE_INPUT,GPIO_PULLUP,GPIO_SPEED_FREQ_HIGH);
 80013ea:	9500      	str	r5, [sp, #0]
 80013ec:	2301      	movs	r3, #1
 80013ee:	2200      	movs	r2, #0
 80013f0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013f4:	481a      	ldr	r0, [pc, #104]	; (8001460 <main+0xa8>)
 80013f6:	f000 f9c3 	bl	8001780 <BSP_GPIO_PinCfg>


	//Initialisation du port du pota en sortie Push-Pull
	BSP_GPIO_PinCfg(POT_GPIO, POT_PIN, GPIO_MODE_INPUT,GPIO_NOPULL,GPIO_SPEED_FREQ_MEDIUM);
 80013fa:	2301      	movs	r3, #1
 80013fc:	9300      	str	r3, [sp, #0]
 80013fe:	2300      	movs	r3, #0
 8001400:	461a      	mov	r2, r3
 8001402:	2110      	movs	r1, #16
 8001404:	4620      	mov	r0, r4
 8001406:	f000 f9bb 	bl	8001780 <BSP_GPIO_PinCfg>


	initTemplate();
 800140a:	f7ff fe85 	bl	8001118 <initTemplate>
	Cardio_init();
 800140e:	f7ff ff85 	bl	800131c <Cardio_init>
	//Initialisation de la liaision I2C, ainsi que l'acclromtre
	//MPU6050_Init(&datas, GPIOA, GPIO_PIN_0, MPU6050_Device_0, MPU6050_Accelerometer_8G, MPU6050_Gyroscope_2000s);


	int Wait2=0;
	int updateGraphiqueCardiaque = HAL_GetTick();
 8001412:	f001 fee3 	bl	80031dc <HAL_GetTick>
 8001416:	4605      	mov	r5, r0
	int Wait2=0;
 8001418:	2400      	movs	r4, #0
 800141a:	e014      	b.n	8001446 <main+0x8e>
	{

		//if (updateGraphiqueCardiaque ==-1) updateGraphiqueCardiaque = HAL_GetTick();
		if (HAL_GetTick()>=updateGraphiqueCardiaque+20){

			tututu = ADC_getValue(ADC_POT);//getAmpliResp(ADC_POT);  //
 800141c:	2004      	movs	r0, #4
 800141e:	f000 f93d 	bl	800169c <ADC_getValue>
 8001422:	4b10      	ldr	r3, [pc, #64]	; (8001464 <main+0xac>)
 8001424:	8018      	strh	r0, [r3, #0]
			addValue(cardiographe,TAILLE,ADC_CAR);
 8001426:	4b10      	ldr	r3, [pc, #64]	; (8001468 <main+0xb0>)
 8001428:	781a      	ldrb	r2, [r3, #0]
 800142a:	2196      	movs	r1, #150	; 0x96
 800142c:	480f      	ldr	r0, [pc, #60]	; (800146c <main+0xb4>)
 800142e:	f7ff ff85 	bl	800133c <addValue>
			updateGraphiqueCardiaque = HAL_GetTick();
 8001432:	f001 fed3 	bl	80031dc <HAL_GetTick>
 8001436:	4605      	mov	r5, r0
 8001438:	e00b      	b.n	8001452 <main+0x9a>
		}


		if(Wait2==0){
			writeTemp(getTemp(ADC_TEMP));
 800143a:	2001      	movs	r0, #1
 800143c:	f000 f818 	bl	8001470 <getTemp>
 8001440:	f7ff ff1e 	bl	8001280 <writeTemp>
			//Rduction du temps de rafraichissement
			Wait2 = 20;
 8001444:	2414      	movs	r4, #20
		if (HAL_GetTick()>=updateGraphiqueCardiaque+20){
 8001446:	f001 fec9 	bl	80031dc <HAL_GetTick>
 800144a:	f105 0314 	add.w	r3, r5, #20
 800144e:	4298      	cmp	r0, r3
 8001450:	d2e4      	bcs.n	800141c <main+0x64>
		if(Wait2==0){
 8001452:	2c00      	cmp	r4, #0
 8001454:	d0f1      	beq.n	800143a <main+0x82>
		}else{
			Wait2--;
 8001456:	3c01      	subs	r4, #1
 8001458:	e7f5      	b.n	8001446 <main+0x8e>
 800145a:	bf00      	nop
 800145c:	40010800 	.word	0x40010800
 8001460:	40011000 	.word	0x40011000
 8001464:	20000838 	.word	0x20000838
 8001468:	200006fe 	.word	0x200006fe
 800146c:	2000070c 	.word	0x2000070c

08001470 <getTemp>:
 *  Created on: Apr 26, 2024
 *      Author: vauraudren
 */
#include "mpc9701.h"

float getTemp(adc_id_e channel){
 8001470:	b570      	push	{r4, r5, r6, lr}
 8001472:	4606      	mov	r6, r0

	int valeurAnalogique = 0;

	//Phase d'chantillonage
	for (int i = 0; i < 20;i++){
 8001474:	2400      	movs	r4, #0
	int valeurAnalogique = 0;
 8001476:	4625      	mov	r5, r4
	for (int i = 0; i < 20;i++){
 8001478:	e004      	b.n	8001484 <getTemp+0x14>
		valeurAnalogique += ADC_getValue(channel);
 800147a:	4630      	mov	r0, r6
 800147c:	f000 f90e 	bl	800169c <ADC_getValue>
 8001480:	4405      	add	r5, r0
	for (int i = 0; i < 20;i++){
 8001482:	3401      	adds	r4, #1
 8001484:	2c13      	cmp	r4, #19
 8001486:	ddf8      	ble.n	800147a <getTemp+0xa>
	}

	float echantillonage = valeurAnalogique / 20;
 8001488:	4815      	ldr	r0, [pc, #84]	; (80014e0 <getTemp+0x70>)
 800148a:	fb80 3005 	smull	r3, r0, r0, r5
 800148e:	17ed      	asrs	r5, r5, #31
 8001490:	ebc5 00e0 	rsb	r0, r5, r0, asr #3
 8001494:	f7ff fc02 	bl	8000c9c <__aeabi_i2f>


    // Convertir la valeur analogique en tension (en volts)
    float tension = echantillonage / 4095.0 * 3.3;
 8001498:	f7fe ffc6 	bl	8000428 <__aeabi_f2d>
 800149c:	a30a      	add	r3, pc, #40	; (adr r3, 80014c8 <getTemp+0x58>)
 800149e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014a2:	f7ff f943 	bl	800072c <__aeabi_ddiv>
 80014a6:	a30a      	add	r3, pc, #40	; (adr r3, 80014d0 <getTemp+0x60>)
 80014a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014ac:	f7ff f814 	bl	80004d8 <__aeabi_dmul>
 80014b0:	f7ff faea 	bl	8000a88 <__aeabi_d2f>

    // Convertir la tension en temprature en degrs Celsius (sensibilit de 19,5 mV/C)
    float temperature = (tension) * 19.53;
 80014b4:	f7fe ffb8 	bl	8000428 <__aeabi_f2d>
 80014b8:	a307      	add	r3, pc, #28	; (adr r3, 80014d8 <getTemp+0x68>)
 80014ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014be:	f7ff f80b 	bl	80004d8 <__aeabi_dmul>
 80014c2:	f7ff fae1 	bl	8000a88 <__aeabi_d2f>

    return temperature;

}
 80014c6:	bd70      	pop	{r4, r5, r6, pc}
 80014c8:	00000000 	.word	0x00000000
 80014cc:	40affe00 	.word	0x40affe00
 80014d0:	66666666 	.word	0x66666666
 80014d4:	400a6666 	.word	0x400a6666
 80014d8:	147ae148 	.word	0x147ae148
 80014dc:	403387ae 	.word	0x403387ae
 80014e0:	66666667 	.word	0x66666667

080014e4 <PORTS_adc_init>:
 * @func	void PORTS_adc_init(void)
 * @post	A l'issue de l'excution de cette fonction, le tableau adc_id contient pour chaque canal son rang dans le tableau des valeurs mesures (adc_converted_value)
 * @post	Chaque canal non utilis comme analogique a un champ  -1 dans le tableau adc_id.
 */
static void PORTS_adc_init(void)
{
 80014e4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80014e8:	b087      	sub	sp, #28
	uint8_t channel;
	ADC_ChannelConfTypeDef sConfig;

	// Initialisation du tableau des id des convertisseurs analogique numrique. Chaque canal non utilis verra sa case  -1.
	for(channel=0;channel<ADC_CHANNEL_NB;channel++)
 80014ea:	2300      	movs	r3, #0
 80014ec:	e004      	b.n	80014f8 <PORTS_adc_init+0x14>
		adc_id[channel] = -1;
 80014ee:	4a29      	ldr	r2, [pc, #164]	; (8001594 <PORTS_adc_init+0xb0>)
 80014f0:	21ff      	movs	r1, #255	; 0xff
 80014f2:	54d1      	strb	r1, [r2, r3]
	for(channel=0;channel<ADC_CHANNEL_NB;channel++)
 80014f4:	3301      	adds	r3, #1
 80014f6:	b2db      	uxtb	r3, r3
 80014f8:	2b12      	cmp	r3, #18
 80014fa:	d9f8      	bls.n	80014ee <PORTS_adc_init+0xa>

	sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 80014fc:	2307      	movs	r3, #7
 80014fe:	9305      	str	r3, [sp, #20]
	sConfig.Rank = 0;
 8001500:	2400      	movs	r4, #0
 8001502:	9404      	str	r4, [sp, #16]

	#if	USE_AN0
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_0, GPIO_MODE_ANALOG, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8001504:	f8df 8090 	ldr.w	r8, [pc, #144]	; 8001598 <PORTS_adc_init+0xb4>
 8001508:	2703      	movs	r7, #3
 800150a:	9700      	str	r7, [sp, #0]
 800150c:	4623      	mov	r3, r4
 800150e:	463a      	mov	r2, r7
 8001510:	2101      	movs	r1, #1
 8001512:	4640      	mov	r0, r8
 8001514:	f000 f934 	bl	8001780 <BSP_GPIO_PinCfg>
		adc_id[ADC_0] = (int8_t)sConfig.Rank;
 8001518:	9b04      	ldr	r3, [sp, #16]
 800151a:	4e1e      	ldr	r6, [pc, #120]	; (8001594 <PORTS_adc_init+0xb0>)
 800151c:	7033      	strb	r3, [r6, #0]
		sConfig.Rank++;
 800151e:	3301      	adds	r3, #1
 8001520:	9304      	str	r3, [sp, #16]
		sConfig.Channel = ADC_CHANNEL_0;
 8001522:	9403      	str	r4, [sp, #12]
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
 8001524:	4d1d      	ldr	r5, [pc, #116]	; (800159c <PORTS_adc_init+0xb8>)
 8001526:	a903      	add	r1, sp, #12
 8001528:	4628      	mov	r0, r5
 800152a:	f001 feb1 	bl	8003290 <HAL_ADC_ConfigChannel>
	#endif
	#if	USE_AN1
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_1, GPIO_MODE_ANALOG, GPIO_NOPULL, GPIO_SPEED_FREQ_MEDIUM);
 800152e:	f04f 0901 	mov.w	r9, #1
 8001532:	f8cd 9000 	str.w	r9, [sp]
 8001536:	4623      	mov	r3, r4
 8001538:	463a      	mov	r2, r7
 800153a:	2102      	movs	r1, #2
 800153c:	4640      	mov	r0, r8
 800153e:	f000 f91f 	bl	8001780 <BSP_GPIO_PinCfg>
		adc_id[ADC_1] = (int8_t)sConfig.Rank;
 8001542:	9b04      	ldr	r3, [sp, #16]
 8001544:	7073      	strb	r3, [r6, #1]
		sConfig.Rank++;
 8001546:	444b      	add	r3, r9
 8001548:	9304      	str	r3, [sp, #16]
		sConfig.Channel = ADC_CHANNEL_1;
 800154a:	f8cd 900c 	str.w	r9, [sp, #12]
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
 800154e:	a903      	add	r1, sp, #12
 8001550:	4628      	mov	r0, r5
 8001552:	f001 fe9d 	bl	8003290 <HAL_ADC_ConfigChannel>
		sConfig.Rank++;
		sConfig.Channel = ADC_CHANNEL_3;
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
	#endif
	#if	USE_AN4
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_4, GPIO_MODE_ANALOG, GPIO_NOPULL, GPIO_SPEED_FREQ_MEDIUM);
 8001556:	f8cd 9000 	str.w	r9, [sp]
 800155a:	4623      	mov	r3, r4
 800155c:	463a      	mov	r2, r7
 800155e:	2110      	movs	r1, #16
 8001560:	4640      	mov	r0, r8
 8001562:	f000 f90d 	bl	8001780 <BSP_GPIO_PinCfg>
		adc_id[ADC_4] = (int8_t)sConfig.Rank;
 8001566:	9b04      	ldr	r3, [sp, #16]
 8001568:	7133      	strb	r3, [r6, #4]
		sConfig.Rank++;
 800156a:	444b      	add	r3, r9
 800156c:	9304      	str	r3, [sp, #16]
		sConfig.Channel = ADC_CHANNEL_4;
 800156e:	2304      	movs	r3, #4
 8001570:	9303      	str	r3, [sp, #12]
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
 8001572:	a903      	add	r1, sp, #12
 8001574:	4628      	mov	r0, r5
 8001576:	f001 fe8b 	bl	8003290 <HAL_ADC_ConfigChannel>
		sConfig.Rank++;
		sConfig.Channel = ADC_CHANNEL_16;
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
	#endif
	#if	USE_AN17
		adc_id[ADC_17] = (int8_t)sConfig.Rank;
 800157a:	9b04      	ldr	r3, [sp, #16]
 800157c:	7473      	strb	r3, [r6, #17]
		sConfig.Rank++;
 800157e:	444b      	add	r3, r9
 8001580:	9304      	str	r3, [sp, #16]
		sConfig.Channel = ADC_CHANNEL_17;
 8001582:	2311      	movs	r3, #17
 8001584:	9303      	str	r3, [sp, #12]
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
 8001586:	a903      	add	r1, sp, #12
 8001588:	4628      	mov	r0, r5
 800158a:	f001 fe81 	bl	8003290 <HAL_ADC_ConfigChannel>
	#endif

}
 800158e:	b007      	add	sp, #28
 8001590:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001594:	20000888 	.word	0x20000888
 8001598:	40010800 	.word	0x40010800
 800159c:	200008a4 	.word	0x200008a4

080015a0 <ADC_init>:
 * @brief	Cette fonction initialise le priphrique ADC1, ainsi que le DMA (direct memory access).
 * @func	void ADC_init(void)
 * @post	A l'issue de l'excution de cette fonction, des conversions analogiques sont menes en permanence par l'ADC... et mettent  jour un tableau adc_converted_value que l'on peut consulter.
 */
void ADC_init(void)
{
 80015a0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80015a4:	b085      	sub	sp, #20
	__HAL_RCC_ADC1_CLK_ENABLE();
 80015a6:	4c37      	ldr	r4, [pc, #220]	; (8001684 <ADC_init+0xe4>)
 80015a8:	69a3      	ldr	r3, [r4, #24]
 80015aa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80015ae:	61a3      	str	r3, [r4, #24]
 80015b0:	69a3      	ldr	r3, [r4, #24]
 80015b2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80015b6:	9300      	str	r3, [sp, #0]
 80015b8:	9b00      	ldr	r3, [sp, #0]
	__HAL_RCC_ADC_CONFIG(RCC_ADCPCLK2_DIV6);
 80015ba:	6863      	ldr	r3, [r4, #4]
 80015bc:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80015c0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80015c4:	6063      	str	r3, [r4, #4]

	//Dclenchements de l'ADC par le TIMER3 (TRGO)
	TIM_HandleTypeDef * htim;
	TIM_MasterConfigTypeDef sMasterConfig;
	TIMER_run_us(TIMER3_ID,1000, FALSE);			//1 mesure par ms. (choix arbitraire, c'est un exemple...vous pouvez changer cette priode de mesure !)
 80015c6:	2200      	movs	r2, #0
 80015c8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80015cc:	2002      	movs	r0, #2
 80015ce:	f000 fc5b 	bl	8001e88 <TIMER_run_us>
	htim = TIMER_get_phandler(TIMER3_ID);
 80015d2:	2002      	movs	r0, #2
 80015d4:	f000 fbe6 	bl	8001da4 <TIMER_get_phandler>
 80015d8:	4605      	mov	r5, r0
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1;
 80015da:	2330      	movs	r3, #48	; 0x30
 80015dc:	9302      	str	r3, [sp, #8]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 80015de:	f04f 0980 	mov.w	r9, #128	; 0x80
 80015e2:	f8cd 900c 	str.w	r9, [sp, #12]
	HAL_TIMEx_MasterConfigSynchronization(htim, &sMasterConfig);
 80015e6:	a902      	add	r1, sp, #8
 80015e8:	f003 f8b2 	bl	8004750 <HAL_TIMEx_MasterConfigSynchronization>
	HAL_TIM_GenerateEvent(htim,TIM_EVENTSOURCE_TRIGGER);
 80015ec:	2140      	movs	r1, #64	; 0x40
 80015ee:	4628      	mov	r0, r5
 80015f0:	f003 f844 	bl	800467c <HAL_TIM_GenerateEvent>
	hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 80015f4:	4d24      	ldr	r5, [pc, #144]	; (8001688 <ADC_init+0xe8>)
 80015f6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80015fa:	61eb      	str	r3, [r5, #28]

	// Initialisation de l'ADC1
	hadc.Instance = ADC1;
 80015fc:	4b23      	ldr	r3, [pc, #140]	; (800168c <ADC_init+0xec>)
 80015fe:	602b      	str	r3, [r5, #0]
	hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;					//Alignement a droite des donnees mesurees dans le resultat sur 16 bits.
 8001600:	2600      	movs	r6, #0
 8001602:	606e      	str	r6, [r5, #4]
	hadc.Init.ScanConvMode = ADC_SCAN_ENABLE;							//Mode de conversion : ENABLE si plusieurs canaux. DISABLE si un seul canal.
 8001604:	f44f 7880 	mov.w	r8, #256	; 0x100
 8001608:	f8c5 8008 	str.w	r8, [r5, #8]
	hadc.Init.ContinuousConvMode = DISABLE;						//Mode continu : ENABLE si mesures en continu. DISABLE si une seule mesure a effectuer.
 800160c:	60ee      	str	r6, [r5, #12]
	hadc.Init.NbrOfConversion = ADC_NB_OF_CHANNEL_USED;			//Nombre de conversions a effectuer dans un cycle de mesure. (minimum 1, maximum 18).
 800160e:	2704      	movs	r7, #4
 8001610:	612f      	str	r7, [r5, #16]
	hadc.Init.DiscontinuousConvMode = DISABLE;
 8001612:	616e      	str	r6, [r5, #20]
	hadc.Init.NbrOfDiscConversion = 0;
 8001614:	61ae      	str	r6, [r5, #24]

	HAL_ADC_Init(&hadc);										//Initialisation de l'ADCx avec la structure remplie
 8001616:	4628      	mov	r0, r5
 8001618:	f001 ffd8 	bl	80035cc <HAL_ADC_Init>

	// Initialisation des ports en analogique.
	PORTS_adc_init();
 800161c:	f7ff ff62 	bl	80014e4 <PORTS_adc_init>

	//Configuration du DMA.
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001620:	6963      	ldr	r3, [r4, #20]
 8001622:	f043 0301 	orr.w	r3, r3, #1
 8001626:	6163      	str	r3, [r4, #20]
 8001628:	6963      	ldr	r3, [r4, #20]
 800162a:	f003 0301 	and.w	r3, r3, #1
 800162e:	9301      	str	r3, [sp, #4]
 8001630:	9b01      	ldr	r3, [sp, #4]
	hdma.Instance = DMA1_Channel1;
 8001632:	4c17      	ldr	r4, [pc, #92]	; (8001690 <ADC_init+0xf0>)
 8001634:	4b17      	ldr	r3, [pc, #92]	; (8001694 <ADC_init+0xf4>)
 8001636:	6023      	str	r3, [r4, #0]
	hdma.XferCpltCallback = NULL;
 8001638:	62a6      	str	r6, [r4, #40]	; 0x28
	hdma.XferErrorCallback = NULL;
 800163a:	6326      	str	r6, [r4, #48]	; 0x30
	hdma.XferHalfCpltCallback = NULL;
 800163c:	62e6      	str	r6, [r4, #44]	; 0x2c
	hdma.Init.Direction = DMA_PERIPH_TO_MEMORY;				//On indique au priphrique DMA qu'il doit copier des donnes d'un priphrique vers la mmoire.
 800163e:	6066      	str	r6, [r4, #4]
	hdma.Init.PeriphInc = DMA_PINC_DISABLE;					//A chaque copie, l'adresse source des donnes n'est pas incrmente (il se sert dans le mme registre de l'ADC pour chaque nouvelle donne)
 8001640:	60a6      	str	r6, [r4, #8]
	hdma.Init.MemInc = DMA_MINC_ENABLE;						//A chaque copie, l'adresse destination des donnes est  incrmente (il range les donnes en mmoire dans un tableau)
 8001642:	f8c4 900c 	str.w	r9, [r4, #12]
	hdma.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001646:	f8c4 8010 	str.w	r8, [r4, #16]
	hdma.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800164a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800164e:	6163      	str	r3, [r4, #20]
	hdma.Init.Mode = DMA_CIRCULAR;
 8001650:	2320      	movs	r3, #32
 8001652:	61a3      	str	r3, [r4, #24]
	hdma.Init.Priority = DMA_PRIORITY_HIGH;
 8001654:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001658:	61e3      	str	r3, [r4, #28]
	HAL_DMA_Init(&hdma);
 800165a:	4620      	mov	r0, r4
 800165c:	f002 f8c0 	bl	80037e0 <HAL_DMA_Init>

	// Association entre le handler du DMA et celui de l'ADC
	__HAL_LINKDMA(&hadc, DMA_Handle, hdma);
 8001660:	622c      	str	r4, [r5, #32]
 8001662:	6265      	str	r5, [r4, #36]	; 0x24

	//Configuration des interruptions.
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001664:	4632      	mov	r2, r6
 8001666:	4631      	mov	r1, r6
 8001668:	200b      	movs	r0, #11
 800166a:	f002 f845 	bl	80036f8 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);				//Si vous souhaitez activer les interruption  chaque fin de remplissage DMA... dcommentez cette ligne.
 800166e:	200b      	movs	r0, #11
 8001670:	f002 f87a 	bl	8003768 <HAL_NVIC_EnableIRQ>

	//Lancement de l'ADC, avec usage du DMA.
	HAL_ADC_Start_DMA(&hadc,adc_converted_value,ADC_NB_OF_CHANNEL_USED);
 8001674:	463a      	mov	r2, r7
 8001676:	4908      	ldr	r1, [pc, #32]	; (8001698 <ADC_init+0xf8>)
 8001678:	4628      	mov	r0, r5
 800167a:	f001 fee9 	bl	8003450 <HAL_ADC_Start_DMA>

}
 800167e:	b005      	add	sp, #20
 8001680:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001684:	40021000 	.word	0x40021000
 8001688:	200008a4 	.word	0x200008a4
 800168c:	40012400 	.word	0x40012400
 8001690:	200008d4 	.word	0x200008d4
 8001694:	40020008 	.word	0x40020008
 8001698:	2000083c 	.word	0x2000083c

0800169c <ADC_getValue>:
* @param	channel : un canal de ADC_0  ADC_15
* @retval 	un entier sign sur 16 bits, correspondant  la valeur demande, pouvant aller de 0  4095 (l'ADC mesure sur 12 bits).
* @retval	Cette fonction retourne -1 si l'on demande un canal ADC qui n'a pas t initialis (le define USE_ADCx correspondant est comment)
*/
int16_t ADC_getValue(adc_id_e channel)
{
 800169c:	b508      	push	{r3, lr}
	if(adc_id[channel] == -1 || channel >= ADC_CHANNEL_NB)
 800169e:	4b09      	ldr	r3, [pc, #36]	; (80016c4 <ADC_getValue+0x28>)
 80016a0:	561b      	ldrsb	r3, [r3, r0]
 80016a2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80016a6:	d005      	beq.n	80016b4 <ADC_getValue+0x18>
 80016a8:	2812      	cmp	r0, #18
 80016aa:	d803      	bhi.n	80016b4 <ADC_getValue+0x18>
	{
		printf("Lecture de la valeur du canal analogique numrique %d : non utilis ou non initialis !\n", channel);
		return -1;
	}
	return (int16_t)adc_converted_value[adc_id[channel]];
 80016ac:	4a06      	ldr	r2, [pc, #24]	; (80016c8 <ADC_getValue+0x2c>)
 80016ae:	f932 0023 	ldrsh.w	r0, [r2, r3, lsl #2]
}
 80016b2:	bd08      	pop	{r3, pc}
		printf("Lecture de la valeur du canal analogique numrique %d : non utilis ou non initialis !\n", channel);
 80016b4:	4601      	mov	r1, r0
 80016b6:	4805      	ldr	r0, [pc, #20]	; (80016cc <ADC_getValue+0x30>)
 80016b8:	f003 fd74 	bl	80051a4 <printf>
		return -1;
 80016bc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80016c0:	e7f7      	b.n	80016b2 <ADC_getValue+0x16>
 80016c2:	bf00      	nop
 80016c4:	20000888 	.word	0x20000888
 80016c8:	2000083c 	.word	0x2000083c
 80016cc:	0800ae44 	.word	0x0800ae44

080016d0 <DMA1_Channel1_IRQHandler>:
* @brief  This function handles DMA interrupt request.
* @param  None
* @retval None
*/
void DMA1_Channel1_IRQHandler(void)
{
 80016d0:	b508      	push	{r3, lr}
	flag_new_sample_available = TRUE;
 80016d2:	4b05      	ldr	r3, [pc, #20]	; (80016e8 <DMA1_Channel1_IRQHandler+0x18>)
 80016d4:	2201      	movs	r2, #1
 80016d6:	601a      	str	r2, [r3, #0]
	HAL_DMA_IRQHandler(&hdma);
 80016d8:	4804      	ldr	r0, [pc, #16]	; (80016ec <DMA1_Channel1_IRQHandler+0x1c>)
 80016da:	f002 f93d 	bl	8003958 <HAL_DMA_IRQHandler>
	if(callback_function)
 80016de:	4b04      	ldr	r3, [pc, #16]	; (80016f0 <DMA1_Channel1_IRQHandler+0x20>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	b103      	cbz	r3, 80016e6 <DMA1_Channel1_IRQHandler+0x16>
		callback_function();
 80016e4:	4798      	blx	r3
}
 80016e6:	bd08      	pop	{r3, pc}
 80016e8:	200008a0 	.word	0x200008a0
 80016ec:	200008d4 	.word	0x200008d4
 80016f0:	2000089c 	.word	0x2000089c

080016f4 <BSP_GPIO_Enable>:
 * @brief	Configuration des entrees/sorties des broches du microcontroleur.
 * @func	void BSP_GPIO_Enable(void)
 * @post	Activation des horloges des peripheriques GPIO
 */
void BSP_GPIO_Enable(void)
{
 80016f4:	b086      	sub	sp, #24
	//Activation des horloges des peripheriques GPIOx
	__HAL_RCC_GPIOA_CLK_ENABLE(); // Now defined in macros : stm32f1_hal_rcc.h (417)
 80016f6:	4b20      	ldr	r3, [pc, #128]	; (8001778 <BSP_GPIO_Enable+0x84>)
 80016f8:	699a      	ldr	r2, [r3, #24]
 80016fa:	f042 0204 	orr.w	r2, r2, #4
 80016fe:	619a      	str	r2, [r3, #24]
 8001700:	699a      	ldr	r2, [r3, #24]
 8001702:	f002 0204 	and.w	r2, r2, #4
 8001706:	9200      	str	r2, [sp, #0]
 8001708:	9a00      	ldr	r2, [sp, #0]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800170a:	699a      	ldr	r2, [r3, #24]
 800170c:	f042 0208 	orr.w	r2, r2, #8
 8001710:	619a      	str	r2, [r3, #24]
 8001712:	699a      	ldr	r2, [r3, #24]
 8001714:	f002 0208 	and.w	r2, r2, #8
 8001718:	9201      	str	r2, [sp, #4]
 800171a:	9a01      	ldr	r2, [sp, #4]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800171c:	699a      	ldr	r2, [r3, #24]
 800171e:	f042 0210 	orr.w	r2, r2, #16
 8001722:	619a      	str	r2, [r3, #24]
 8001724:	699a      	ldr	r2, [r3, #24]
 8001726:	f002 0210 	and.w	r2, r2, #16
 800172a:	9202      	str	r2, [sp, #8]
 800172c:	9a02      	ldr	r2, [sp, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800172e:	699a      	ldr	r2, [r3, #24]
 8001730:	f042 0220 	orr.w	r2, r2, #32
 8001734:	619a      	str	r2, [r3, #24]
 8001736:	699a      	ldr	r2, [r3, #24]
 8001738:	f002 0220 	and.w	r2, r2, #32
 800173c:	9203      	str	r2, [sp, #12]
 800173e:	9a03      	ldr	r2, [sp, #12]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8001740:	699a      	ldr	r2, [r3, #24]
 8001742:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001746:	619a      	str	r2, [r3, #24]
 8001748:	699a      	ldr	r2, [r3, #24]
 800174a:	f002 0240 	and.w	r2, r2, #64	; 0x40
 800174e:	9204      	str	r2, [sp, #16]
 8001750:	9a04      	ldr	r2, [sp, #16]

	__HAL_RCC_AFIO_CLK_ENABLE();
 8001752:	699a      	ldr	r2, [r3, #24]
 8001754:	f042 0201 	orr.w	r2, r2, #1
 8001758:	619a      	str	r2, [r3, #24]
 800175a:	699b      	ldr	r3, [r3, #24]
 800175c:	f003 0301 	and.w	r3, r3, #1
 8001760:	9305      	str	r3, [sp, #20]
 8001762:	9b05      	ldr	r3, [sp, #20]
	__HAL_AFIO_REMAP_SWJ_NOJTAG();	//Pour pouvoir utiliser PA15 (et retirer l'affectation de cette broche au JTAG, non utilis)
 8001764:	4a05      	ldr	r2, [pc, #20]	; (800177c <BSP_GPIO_Enable+0x88>)
 8001766:	6853      	ldr	r3, [r2, #4]
 8001768:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800176c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001770:	6053      	str	r3, [r2, #4]
}
 8001772:	b006      	add	sp, #24
 8001774:	4770      	bx	lr
 8001776:	bf00      	nop
 8001778:	40021000 	.word	0x40021000
 800177c:	40010000 	.word	0x40010000

08001780 <BSP_GPIO_PinCfg>:
 * @param GPIO_Mode : GPIO_MODE_INPUT, GPIO_MODE_OUTPUT_PP, GPIO_MODE_OUTPUT_OD, GPIO_MODE_AF_PP, GPIO_MODE_AF_OD ou GPIO_MODE_ANALOG
 * @param GPIO_Pull : GPIO_NOPULL, GPIO_PULLUP, GPIO_PULLDOWN
 * @param GPIO_Speed : GPIO_SPEED_LOW (2MHz), GPIO_SPEED_MEDIUM (25MHz), GPIO_SPEED_HIGH (100MHz)
  */
void BSP_GPIO_PinCfg(GPIO_TypeDef * GPIOx, uint32_t GPIO_Pin, uint32_t GPIO_Mode, uint32_t GPIO_Pull, uint32_t GPIO_Speed)
{
 8001780:	b500      	push	{lr}
 8001782:	b085      	sub	sp, #20
	GPIO_InitTypeDef GPIO_InitStructure;					//Structure contenant les arguments de la fonction GPIO_Init
	GPIO_InitStructure.Pin = GPIO_Pin;
 8001784:	9100      	str	r1, [sp, #0]
	GPIO_InitStructure.Mode = GPIO_Mode;
 8001786:	9201      	str	r2, [sp, #4]
	GPIO_InitStructure.Pull = GPIO_Pull;
 8001788:	9302      	str	r3, [sp, #8]
	GPIO_InitStructure.Speed = GPIO_Speed;
 800178a:	9b06      	ldr	r3, [sp, #24]
 800178c:	9303      	str	r3, [sp, #12]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStructure);
 800178e:	4669      	mov	r1, sp
 8001790:	f002 f984 	bl	8003a9c <HAL_GPIO_Init>
}
 8001794:	b005      	add	sp, #20
 8001796:	f85d fb04 	ldr.w	pc, [sp], #4
	...

0800179c <NVIC_SystemReset>:
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800179c:	f3bf 8f4f 	dsb	sy
__STATIC_INLINE void NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80017a0:	4905      	ldr	r1, [pc, #20]	; (80017b8 <NVIC_SystemReset+0x1c>)
 80017a2:	68ca      	ldr	r2, [r1, #12]
 80017a4:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80017a8:	4b04      	ldr	r3, [pc, #16]	; (80017bc <NVIC_SystemReset+0x20>)
 80017aa:	4313      	orrs	r3, r2
 80017ac:	60cb      	str	r3, [r1, #12]
 80017ae:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("nop");
 80017b2:	bf00      	nop
 80017b4:	e7fd      	b.n	80017b2 <NVIC_SystemReset+0x16>
 80017b6:	bf00      	nop
 80017b8:	e000ed00 	.word	0xe000ed00
 80017bc:	05fa0004 	.word	0x05fa0004

080017c0 <SPI_Init>:
/*
 * @brief Initialise le bus SPI
 * @param SPIx indique le SPI utilis (SPI1 ou SPI2)
 */
void SPI_Init(SPI_TypeDef* SPIx)
{
 80017c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017c2:	b087      	sub	sp, #28
 80017c4:	4604      	mov	r4, r0
	assert(SPIx == SPI1 || SPIx == SPI2);
 80017c6:	4b45      	ldr	r3, [pc, #276]	; (80018dc <SPI_Init+0x11c>)
 80017c8:	4298      	cmp	r0, r3
 80017ca:	d003      	beq.n	80017d4 <SPI_Init+0x14>
 80017cc:	f5a3 4378 	sub.w	r3, r3, #63488	; 0xf800
 80017d0:	4298      	cmp	r0, r3
 80017d2:	d14d      	bne.n	8001870 <SPI_Init+0xb0>

	// SPI_ID = SPI2_ID si SPI2 sinon SPI1_ID
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 80017d4:	4b42      	ldr	r3, [pc, #264]	; (80018e0 <SPI_Init+0x120>)
 80017d6:	429c      	cmp	r4, r3
 80017d8:	bf0c      	ite	eq
 80017da:	2501      	moveq	r5, #1
 80017dc:	2500      	movne	r5, #0
	if(id == SPI1_ID)
 80017de:	d04e      	beq.n	800187e <SPI_Init+0xbe>
	{
		//Enables the clocks and pin configuration
		__HAL_RCC_SPI1_CLK_ENABLE();
 80017e0:	f503 33ec 	add.w	r3, r3, #120832	; 0x1d800
 80017e4:	699a      	ldr	r2, [r3, #24]
 80017e6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80017ea:	619a      	str	r2, [r3, #24]
 80017ec:	699a      	ldr	r2, [r3, #24]
 80017ee:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80017f2:	9202      	str	r2, [sp, #8]
 80017f4:	9a02      	ldr	r2, [sp, #8]

		#if SPI1_ON_PA5_PA6_PA7
			__HAL_RCC_GPIOA_CLK_ENABLE();
 80017f6:	699a      	ldr	r2, [r3, #24]
 80017f8:	f042 0204 	orr.w	r2, r2, #4
 80017fc:	619a      	str	r2, [r3, #24]
 80017fe:	699b      	ldr	r3, [r3, #24]
 8001800:	f003 0304 	and.w	r3, r3, #4
 8001804:	9303      	str	r3, [sp, #12]
 8001806:	9b03      	ldr	r3, [sp, #12]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_5, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8001808:	4e36      	ldr	r6, [pc, #216]	; (80018e4 <SPI_Init+0x124>)
 800180a:	2703      	movs	r7, #3
 800180c:	9700      	str	r7, [sp, #0]
 800180e:	2301      	movs	r3, #1
 8001810:	2202      	movs	r2, #2
 8001812:	2120      	movs	r1, #32
 8001814:	4630      	mov	r0, r6
 8001816:	f7ff ffb3 	bl	8001780 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_6, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 800181a:	9700      	str	r7, [sp, #0]
 800181c:	2301      	movs	r3, #1
 800181e:	2200      	movs	r2, #0
 8001820:	2140      	movs	r1, #64	; 0x40
 8001822:	4630      	mov	r0, r6
 8001824:	f7ff ffac 	bl	8001780 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_7, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8001828:	9700      	str	r7, [sp, #0]
 800182a:	2301      	movs	r3, #1
 800182c:	2202      	movs	r2, #2
 800182e:	2180      	movs	r1, #128	; 0x80
 8001830:	4630      	mov	r0, r6
 8001832:	f7ff ffa5 	bl	8001780 <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_13, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_14, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_15, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
	}
	//Configuration of the SPIx module
	hSPI[id].Instance = SPIx;
 8001836:	4a2c      	ldr	r2, [pc, #176]	; (80018e8 <SPI_Init+0x128>)
 8001838:	2358      	movs	r3, #88	; 0x58
 800183a:	fb05 f303 	mul.w	r3, r5, r3
 800183e:	18d0      	adds	r0, r2, r3
 8001840:	50d4      	str	r4, [r2, r3]
	hSPI[id].Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001842:	2310      	movs	r3, #16
 8001844:	61c3      	str	r3, [r0, #28]
	hSPI[id].Init.CLKPhase = SPI_PHASE_1EDGE;
 8001846:	2300      	movs	r3, #0
 8001848:	6143      	str	r3, [r0, #20]
	hSPI[id].Init.CLKPolarity = SPI_POLARITY_LOW;
 800184a:	6103      	str	r3, [r0, #16]
	hSPI[id].Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800184c:	6283      	str	r3, [r0, #40]	; 0x28
	hSPI[id].Init.CRCPolynomial = 0;
 800184e:	62c3      	str	r3, [r0, #44]	; 0x2c
	hSPI[id].Init.DataSize = SPI_DATASIZE_8BIT;
 8001850:	60c3      	str	r3, [r0, #12]
	hSPI[id].Init.Direction = SPI_DIRECTION_2LINES;
 8001852:	6083      	str	r3, [r0, #8]
	hSPI[id].Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001854:	6203      	str	r3, [r0, #32]
	hSPI[id].Init.Mode = SPI_MODE_MASTER;
 8001856:	f44f 7282 	mov.w	r2, #260	; 0x104
 800185a:	6042      	str	r2, [r0, #4]
	hSPI[id].Init.NSS = SPI_NSS_SOFT;			//Chip select must be manage by software.
 800185c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001860:	6182      	str	r2, [r0, #24]
	hSPI[id].Init.TIMode = SPI_TIMODE_DISABLE;
 8001862:	6243      	str	r3, [r0, #36]	; 0x24
	hSPI[id].State = HAL_SPI_STATE_RESET;
 8001864:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
	HAL_SPI_Init(&hSPI[id]);
 8001868:	f002 feb2 	bl	80045d0 <HAL_SPI_Init>
}
 800186c:	b007      	add	sp, #28
 800186e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	assert(SPIx == SPI1 || SPIx == SPI2);
 8001870:	4a1e      	ldr	r2, [pc, #120]	; (80018ec <SPI_Init+0x12c>)
 8001872:	211e      	movs	r1, #30
 8001874:	481e      	ldr	r0, [pc, #120]	; (80018f0 <SPI_Init+0x130>)
 8001876:	f003 fc95 	bl	80051a4 <printf>
 800187a:	f7ff ff8f 	bl	800179c <NVIC_SystemReset>
		__HAL_RCC_SPI2_CLK_ENABLE();
 800187e:	4b1d      	ldr	r3, [pc, #116]	; (80018f4 <SPI_Init+0x134>)
 8001880:	69da      	ldr	r2, [r3, #28]
 8001882:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001886:	61da      	str	r2, [r3, #28]
 8001888:	69da      	ldr	r2, [r3, #28]
 800188a:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800188e:	9204      	str	r2, [sp, #16]
 8001890:	9a04      	ldr	r2, [sp, #16]
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8001892:	699a      	ldr	r2, [r3, #24]
 8001894:	f042 0208 	orr.w	r2, r2, #8
 8001898:	619a      	str	r2, [r3, #24]
 800189a:	699b      	ldr	r3, [r3, #24]
 800189c:	f003 0308 	and.w	r3, r3, #8
 80018a0:	9305      	str	r3, [sp, #20]
 80018a2:	9b05      	ldr	r3, [sp, #20]
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_13, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 80018a4:	4e14      	ldr	r6, [pc, #80]	; (80018f8 <SPI_Init+0x138>)
 80018a6:	2703      	movs	r7, #3
 80018a8:	9700      	str	r7, [sp, #0]
 80018aa:	2301      	movs	r3, #1
 80018ac:	2202      	movs	r2, #2
 80018ae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80018b2:	4630      	mov	r0, r6
 80018b4:	f7ff ff64 	bl	8001780 <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_14, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 80018b8:	9700      	str	r7, [sp, #0]
 80018ba:	2301      	movs	r3, #1
 80018bc:	2200      	movs	r2, #0
 80018be:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80018c2:	4630      	mov	r0, r6
 80018c4:	f7ff ff5c 	bl	8001780 <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_15, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 80018c8:	9700      	str	r7, [sp, #0]
 80018ca:	2301      	movs	r3, #1
 80018cc:	2202      	movs	r2, #2
 80018ce:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80018d2:	4630      	mov	r0, r6
 80018d4:	f7ff ff54 	bl	8001780 <BSP_GPIO_PinCfg>
 80018d8:	e7ad      	b.n	8001836 <SPI_Init+0x76>
 80018da:	bf00      	nop
 80018dc:	40013000 	.word	0x40013000
 80018e0:	40003800 	.word	0x40003800
 80018e4:	40010800 	.word	0x40010800
 80018e8:	20000918 	.word	0x20000918
 80018ec:	0800aea0 	.word	0x0800aea0
 80018f0:	0800aec0 	.word	0x0800aec0
 80018f4:	40021000 	.word	0x40021000
 80018f8:	40010c00 	.word	0x40010c00

080018fc <SPI_WriteNoRegister>:
 * @brief Cette fonction sert  envoyer une donne sur l'un des bus SPI.
 * @param SPIx est le SPI sur lequel envoyer la donne.
 * @param data est la donne  envoyer.
 */
void SPI_WriteNoRegister(SPI_TypeDef* SPIx, uint8_t data)
{
 80018fc:	b510      	push	{r4, lr}
 80018fe:	b082      	sub	sp, #8
 8001900:	f88d 1007 	strb.w	r1, [sp, #7]
	assert(SPIx == SPI1 || SPIx == SPI2);
 8001904:	4b0f      	ldr	r3, [pc, #60]	; (8001944 <SPI_WriteNoRegister+0x48>)
 8001906:	4298      	cmp	r0, r3
 8001908:	d003      	beq.n	8001912 <SPI_WriteNoRegister+0x16>
 800190a:	f5a3 4378 	sub.w	r3, r3, #63488	; 0xf800
 800190e:	4298      	cmp	r0, r3
 8001910:	d111      	bne.n	8001936 <SPI_WriteNoRegister+0x3a>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8001912:	4b0d      	ldr	r3, [pc, #52]	; (8001948 <SPI_WriteNoRegister+0x4c>)
 8001914:	4298      	cmp	r0, r3
 8001916:	bf14      	ite	ne
 8001918:	2000      	movne	r0, #0
 800191a:	2001      	moveq	r0, #1
	HAL_SPI_Transmit(&hSPI[id],&data,1,100);
 800191c:	2364      	movs	r3, #100	; 0x64
 800191e:	2201      	movs	r2, #1
 8001920:	f10d 0107 	add.w	r1, sp, #7
 8001924:	4c09      	ldr	r4, [pc, #36]	; (800194c <SPI_WriteNoRegister+0x50>)
 8001926:	f04f 0c58 	mov.w	ip, #88	; 0x58
 800192a:	fb0c 4000 	mla	r0, ip, r0, r4
 800192e:	f002 fd5f 	bl	80043f0 <HAL_SPI_Transmit>
}
 8001932:	b002      	add	sp, #8
 8001934:	bd10      	pop	{r4, pc}
	assert(SPIx == SPI1 || SPIx == SPI2);
 8001936:	4a06      	ldr	r2, [pc, #24]	; (8001950 <SPI_WriteNoRegister+0x54>)
 8001938:	217f      	movs	r1, #127	; 0x7f
 800193a:	4806      	ldr	r0, [pc, #24]	; (8001954 <SPI_WriteNoRegister+0x58>)
 800193c:	f003 fc32 	bl	80051a4 <printf>
 8001940:	f7ff ff2c 	bl	800179c <NVIC_SystemReset>
 8001944:	40013000 	.word	0x40013000
 8001948:	40003800 	.word	0x40003800
 800194c:	20000918 	.word	0x20000918
 8001950:	0800aea0 	.word	0x0800aea0
 8001954:	0800aec0 	.word	0x0800aec0

08001958 <SPI_WriteMultiNoRegister>:
 * @param SPIx est le SPI sur lequel envoyer les donnes.
 * @param *data est la donne  envoyer.
 * @param count est le nombre de donnes  envoyer.
 */
void SPI_WriteMultiNoRegister(SPI_TypeDef* SPIx, uint8_t* data, uint16_t count)
{
 8001958:	b510      	push	{r4, lr}
	assert(SPIx == SPI1 || SPIx == SPI2);
 800195a:	4b0e      	ldr	r3, [pc, #56]	; (8001994 <SPI_WriteMultiNoRegister+0x3c>)
 800195c:	4298      	cmp	r0, r3
 800195e:	d003      	beq.n	8001968 <SPI_WriteMultiNoRegister+0x10>
 8001960:	f5a3 4378 	sub.w	r3, r3, #63488	; 0xf800
 8001964:	4298      	cmp	r0, r3
 8001966:	d10d      	bne.n	8001984 <SPI_WriteMultiNoRegister+0x2c>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8001968:	4b0b      	ldr	r3, [pc, #44]	; (8001998 <SPI_WriteMultiNoRegister+0x40>)
 800196a:	4298      	cmp	r0, r3
 800196c:	bf14      	ite	ne
 800196e:	2000      	movne	r0, #0
 8001970:	2001      	moveq	r0, #1
	HAL_SPI_Transmit(&hSPI[id],data,count,100);
 8001972:	2364      	movs	r3, #100	; 0x64
 8001974:	4c09      	ldr	r4, [pc, #36]	; (800199c <SPI_WriteMultiNoRegister+0x44>)
 8001976:	f04f 0c58 	mov.w	ip, #88	; 0x58
 800197a:	fb0c 4000 	mla	r0, ip, r0, r4
 800197e:	f002 fd37 	bl	80043f0 <HAL_SPI_Transmit>
}
 8001982:	bd10      	pop	{r4, pc}
	assert(SPIx == SPI1 || SPIx == SPI2);
 8001984:	4a06      	ldr	r2, [pc, #24]	; (80019a0 <SPI_WriteMultiNoRegister+0x48>)
 8001986:	218c      	movs	r1, #140	; 0x8c
 8001988:	4806      	ldr	r0, [pc, #24]	; (80019a4 <SPI_WriteMultiNoRegister+0x4c>)
 800198a:	f003 fc0b 	bl	80051a4 <printf>
 800198e:	f7ff ff05 	bl	800179c <NVIC_SystemReset>
 8001992:	bf00      	nop
 8001994:	40013000 	.word	0x40013000
 8001998:	40003800 	.word	0x40003800
 800199c:	20000918 	.word	0x20000918
 80019a0:	0800aea0 	.word	0x0800aea0
 80019a4:	0800aec0 	.word	0x0800aec0

080019a8 <TM_SPI_SetDataSize>:
 * @param SPIx le SPI dont on veut rgler la taille des donnes.
 * @param DataSize est la taille des donnes :
 * 						TM_SPI_DataSize_8b  pour configurer le SPI en mode 8-bits
 * 						TM_SPI_DataSize_16b pour configurer le SPI en mode 16-bits
 */
TM_SPI_DataSize_t TM_SPI_SetDataSize(SPI_TypeDef* SPIx, TM_SPI_DataSize_t DataSize) {
 80019a8:	b410      	push	{r4}
 80019aa:	4603      	mov	r3, r0
	TM_SPI_DataSize_t status = (SPIx->CR1 & SPI_CR1_DFF) ? TM_SPI_DataSize_16b : TM_SPI_DataSize_8b;
 80019ac:	6800      	ldr	r0, [r0, #0]
 80019ae:	f3c0 20c0 	ubfx	r0, r0, #11, #1
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 80019b2:	4a13      	ldr	r2, [pc, #76]	; (8001a00 <TM_SPI_SetDataSize+0x58>)
 80019b4:	4293      	cmp	r3, r2
 80019b6:	bf14      	ite	ne
 80019b8:	2200      	movne	r2, #0
 80019ba:	2201      	moveq	r2, #1

	/* Disable SPI first */
	SPIx->CR1 &= ~SPI_CR1_SPE;
 80019bc:	681c      	ldr	r4, [r3, #0]
 80019be:	f024 0440 	bic.w	r4, r4, #64	; 0x40
 80019c2:	601c      	str	r4, [r3, #0]

	/* Set proper value */
	if (DataSize == TM_SPI_DataSize_16b) {
 80019c4:	2901      	cmp	r1, #1
 80019c6:	d00f      	beq.n	80019e8 <TM_SPI_SetDataSize+0x40>
		hSPI[id].Init.DataSize = SPI_DATASIZE_16BIT;
		/* Set bit for frame */
		SPIx->CR1 |= SPI_CR1_DFF;
	} else {
		hSPI[id].Init.DataSize = SPI_DATASIZE_8BIT;
 80019c8:	490e      	ldr	r1, [pc, #56]	; (8001a04 <TM_SPI_SetDataSize+0x5c>)
 80019ca:	2458      	movs	r4, #88	; 0x58
 80019cc:	fb04 1202 	mla	r2, r4, r2, r1
 80019d0:	2100      	movs	r1, #0
 80019d2:	60d1      	str	r1, [r2, #12]
		/* Clear bit for frame */
		SPIx->CR1 &= ~SPI_CR1_DFF;
 80019d4:	681a      	ldr	r2, [r3, #0]
 80019d6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80019da:	601a      	str	r2, [r3, #0]
	}

	/* Enable SPI back */
	SPIx->CR1 |= SPI_CR1_SPE;
 80019dc:	681a      	ldr	r2, [r3, #0]
 80019de:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80019e2:	601a      	str	r2, [r3, #0]

	/* Return status */
	return status;
}
 80019e4:	bc10      	pop	{r4}
 80019e6:	4770      	bx	lr
		hSPI[id].Init.DataSize = SPI_DATASIZE_16BIT;
 80019e8:	4906      	ldr	r1, [pc, #24]	; (8001a04 <TM_SPI_SetDataSize+0x5c>)
 80019ea:	2458      	movs	r4, #88	; 0x58
 80019ec:	fb04 1202 	mla	r2, r4, r2, r1
 80019f0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80019f4:	60d1      	str	r1, [r2, #12]
		SPIx->CR1 |= SPI_CR1_DFF;
 80019f6:	681a      	ldr	r2, [r3, #0]
 80019f8:	430a      	orrs	r2, r1
 80019fa:	601a      	str	r2, [r3, #0]
 80019fc:	e7ee      	b.n	80019dc <TM_SPI_SetDataSize+0x34>
 80019fe:	bf00      	nop
 8001a00:	40003800 	.word	0x40003800
 8001a04:	20000918 	.word	0x20000918

08001a08 <SYS_NVIC_PriorityGrouping>:
	BSP_GPIO_Enable();			//Activation des priphriques GPIO
	SYS_ClockConfig();			//Configuration des horloges.
}

void SYS_NVIC_PriorityGrouping(void)
{
 8001a08:	b508      	push	{r3, lr}
	//Pas de subpriority sur les interruptions
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a0a:	2003      	movs	r0, #3
 8001a0c:	f001 fe62 	bl	80036d4 <HAL_NVIC_SetPriorityGrouping>
}
 8001a10:	bd08      	pop	{r3, pc}

08001a12 <SYS_ClockConfig>:
 * 	LSE (low speed external)		= dsactiv
 * 	LSI (low speed internal)		= dsactiv
 *
 */
void SYS_ClockConfig(void)
{
 8001a12:	b510      	push	{r4, lr}
 8001a14:	b090      	sub	sp, #64	; 0x40
	 if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
	 {
	   Error_Handler();
	 }
#else
	RCC_OscInitTypeDef osc = {0};
 8001a16:	2228      	movs	r2, #40	; 0x28
 8001a18:	2100      	movs	r1, #0
 8001a1a:	a806      	add	r0, sp, #24
 8001a1c:	f005 ffc4 	bl	80079a8 <memset>
	osc.PLL.PLLState = RCC_PLL_ON;
 8001a20:	2402      	movs	r4, #2
 8001a22:	940d      	str	r4, [sp, #52]	; 0x34
	osc.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
	osc.PLL.PLLMUL = RCC_PLL_MUL16;
 8001a24:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8001a28:	930f      	str	r3, [sp, #60]	; 0x3c
	osc.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001a2a:	9406      	str	r4, [sp, #24]
	osc.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a2c:	2310      	movs	r3, #16
 8001a2e:	930b      	str	r3, [sp, #44]	; 0x2c
	osc.HSIState = RCC_HSI_ON;
 8001a30:	2301      	movs	r3, #1
 8001a32:	930a      	str	r3, [sp, #40]	; 0x28
	osc.HSEState = RCC_HSE_OFF;
	osc.LSEState = RCC_LSE_OFF;
	HAL_RCC_OscConfig(&osc);
 8001a34:	a806      	add	r0, sp, #24
 8001a36:	f002 f95f 	bl	8003cf8 <HAL_RCC_OscConfig>

	RCC_ClkInitTypeDef clkconfig;
	clkconfig.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	9303      	str	r3, [sp, #12]
	clkconfig.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a3e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001a42:	9204      	str	r2, [sp, #16]
	clkconfig.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a44:	9305      	str	r3, [sp, #20]
	clkconfig.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a46:	9402      	str	r4, [sp, #8]
	clkconfig.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK;
 8001a48:	230f      	movs	r3, #15
 8001a4a:	9301      	str	r3, [sp, #4]
	HAL_RCC_ClockConfig(&clkconfig,FLASH_LATENCY_2);
 8001a4c:	4621      	mov	r1, r4
 8001a4e:	a801      	add	r0, sp, #4
 8001a50:	f002 fb92 	bl	8004178 <HAL_RCC_ClockConfig>

	//Les lignes ci-dessous permettent d'observer sur la broche PA8 la frquence d'horloge systme.
	//BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_8,GPIO_MODE_AF_PP,GPIO_NOPULL,GPIO_SPEED_HIGH);
	//HAL_RCC_MCOConfig(RCC_MCO,RCC_MCO1SOURCE_SYSCLK,RCC_MCODIV_1);
#endif
	SystemCoreClockUpdate();
 8001a54:	f000 feec 	bl	8002830 <SystemCoreClockUpdate>
}
 8001a58:	b010      	add	sp, #64	; 0x40
 8001a5a:	bd10      	pop	{r4, pc}

08001a5c <HAL_MspInit>:
{
 8001a5c:	b508      	push	{r3, lr}
	BSP_GPIO_Enable();			//Activation des priphriques GPIO
 8001a5e:	f7ff fe49 	bl	80016f4 <BSP_GPIO_Enable>
	SYS_ClockConfig();			//Configuration des horloges.
 8001a62:	f7ff ffd6 	bl	8001a12 <SYS_ClockConfig>
}
 8001a66:	bd08      	pop	{r3, pc}

08001a68 <_close>:
}

__attribute__((weak))
int _close(int file __unused) {
	return -1;
}
 8001a68:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001a6c:	4770      	bx	lr

08001a6e <_fstat>:
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
__attribute__((weak))
int _fstat(int file __unused, struct stat *st) {
	st->st_mode = S_IFCHR;
 8001a6e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a72:	604b      	str	r3, [r1, #4]
	return 0;
}
 8001a74:	2000      	movs	r0, #0
 8001a76:	4770      	bx	lr

08001a78 <_getpid>:
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */
__attribute__((weak))
int _getpid() {
	return 1;
}
 8001a78:	2001      	movs	r0, #1
 8001a7a:	4770      	bx	lr

08001a7c <_isatty>:
 isatty
 Query whether output stream is a terminal. For consistency with the other minimal implementations,
 */
__attribute__((weak))
int _isatty(int file) {
	switch (file){
 8001a7c:	2802      	cmp	r0, #2
 8001a7e:	d801      	bhi.n	8001a84 <_isatty+0x8>
		case STDOUT_FILENO:
		case STDERR_FILENO:
		case STDIN_FILENO:
			return 1;
 8001a80:	2001      	movs	r0, #1
		default:
			//errno = ENOTTY;
			errno = EBADF;
			return 0;
	}
}
 8001a82:	4770      	bx	lr
int _isatty(int file) {
 8001a84:	b508      	push	{r3, lr}
			errno = EBADF;
 8001a86:	f005 ffb5 	bl	80079f4 <__errno>
 8001a8a:	2309      	movs	r3, #9
 8001a8c:	6003      	str	r3, [r0, #0]
			return 0;
 8001a8e:	2000      	movs	r0, #0
}
 8001a90:	bd08      	pop	{r3, pc}

08001a92 <_kill>:
/*
 kill
 Send a signal. Minimal implementation:
 */
__attribute__((weak))
int _kill(int pid __unused, int sig __unused) {
 8001a92:	b508      	push	{r3, lr}
	errno = EINVAL;
 8001a94:	f005 ffae 	bl	80079f4 <__errno>
 8001a98:	2316      	movs	r3, #22
 8001a9a:	6003      	str	r3, [r0, #0]
	return (-1);
}
 8001a9c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001aa0:	bd08      	pop	{r3, pc}

08001aa2 <_lseek>:
 Set position in a file. Minimal implementation:
 */
__attribute__((weak))
int _lseek(int file __unused, int ptr __unused, int dir __unused) {
	return 0;
}
 8001aa2:	2000      	movs	r0, #0
 8001aa4:	4770      	bx	lr
	...

08001aa8 <_sbrk>:
*/

register char * stack_ptr asm("sp");

caddr_t _sbrk(int incr)
{
 8001aa8:	b508      	push	{r3, lr}
 8001aaa:	4603      	mov	r3, r0
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001aac:	4a0b      	ldr	r2, [pc, #44]	; (8001adc <_sbrk+0x34>)
 8001aae:	6812      	ldr	r2, [r2, #0]
 8001ab0:	b142      	cbz	r2, 8001ac4 <_sbrk+0x1c>
		heap_end = &end;

	prev_heap_end = heap_end;
 8001ab2:	4a0a      	ldr	r2, [pc, #40]	; (8001adc <_sbrk+0x34>)
 8001ab4:	6810      	ldr	r0, [r2, #0]
	if (heap_end + incr > stack_ptr)
 8001ab6:	4403      	add	r3, r0
 8001ab8:	466a      	mov	r2, sp
 8001aba:	4293      	cmp	r3, r2
 8001abc:	d806      	bhi.n	8001acc <_sbrk+0x24>
//		abort();
		errno = ENOMEM;
		return (caddr_t) -1;
	}

	heap_end += incr;
 8001abe:	4a07      	ldr	r2, [pc, #28]	; (8001adc <_sbrk+0x34>)
 8001ac0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
}
 8001ac2:	bd08      	pop	{r3, pc}
		heap_end = &end;
 8001ac4:	4a05      	ldr	r2, [pc, #20]	; (8001adc <_sbrk+0x34>)
 8001ac6:	4906      	ldr	r1, [pc, #24]	; (8001ae0 <_sbrk+0x38>)
 8001ac8:	6011      	str	r1, [r2, #0]
 8001aca:	e7f2      	b.n	8001ab2 <_sbrk+0xa>
		errno = ENOMEM;
 8001acc:	f005 ff92 	bl	80079f4 <__errno>
 8001ad0:	230c      	movs	r3, #12
 8001ad2:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8001ad4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001ad8:	e7f3      	b.n	8001ac2 <_sbrk+0x1a>
 8001ada:	bf00      	nop
 8001adc:	200009c8 	.word	0x200009c8
 8001ae0:	200010a0 	.word	0x200010a0

08001ae4 <_sbrk_r>:


void * _sbrk_r(struct _reent *ptr, ptrdiff_t incr)
{
 8001ae4:	b538      	push	{r3, r4, r5, lr}
 8001ae6:	4605      	mov	r5, r0
 8001ae8:	460c      	mov	r4, r1
  char *ret;

  errno = 0;
 8001aea:	f005 ff83 	bl	80079f4 <__errno>
 8001aee:	2300      	movs	r3, #0
 8001af0:	6003      	str	r3, [r0, #0]
  if ((ret = (char *)(_sbrk (incr))) == (void *) -1 && errno != 0)
 8001af2:	4620      	mov	r0, r4
 8001af4:	f7ff ffd8 	bl	8001aa8 <_sbrk>
 8001af8:	4604      	mov	r4, r0
 8001afa:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8001afe:	d001      	beq.n	8001b04 <_sbrk_r+0x20>
    ptr->_errno = errno;
  return ret;
}
 8001b00:	4620      	mov	r0, r4
 8001b02:	bd38      	pop	{r3, r4, r5, pc}
  if ((ret = (char *)(_sbrk (incr))) == (void *) -1 && errno != 0)
 8001b04:	f005 ff76 	bl	80079f4 <__errno>
 8001b08:	6803      	ldr	r3, [r0, #0]
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d0f8      	beq.n	8001b00 <_sbrk_r+0x1c>
    ptr->_errno = errno;
 8001b0e:	f005 ff71 	bl	80079f4 <__errno>
 8001b12:	6803      	ldr	r3, [r0, #0]
 8001b14:	602b      	str	r3, [r5, #0]
  return ret;
 8001b16:	e7f3      	b.n	8001b00 <_sbrk_r+0x1c>

08001b18 <SYS_set_std_usart>:
*/



void SYS_set_std_usart(uart_id_e in, uart_id_e out, uart_id_e err)
{
 8001b18:	b410      	push	{r4}
	uart_initialized = 0xE5E0E5E0;
 8001b1a:	4b05      	ldr	r3, [pc, #20]	; (8001b30 <SYS_set_std_usart+0x18>)
 8001b1c:	4c05      	ldr	r4, [pc, #20]	; (8001b34 <SYS_set_std_usart+0x1c>)
 8001b1e:	601c      	str	r4, [r3, #0]
	stdin_usart = in;
 8001b20:	4b05      	ldr	r3, [pc, #20]	; (8001b38 <SYS_set_std_usart+0x20>)
 8001b22:	7018      	strb	r0, [r3, #0]
	stdout_usart = out;
 8001b24:	4b05      	ldr	r3, [pc, #20]	; (8001b3c <SYS_set_std_usart+0x24>)
 8001b26:	7019      	strb	r1, [r3, #0]
	stderr_usart = err;
 8001b28:	4b05      	ldr	r3, [pc, #20]	; (8001b40 <SYS_set_std_usart+0x28>)
 8001b2a:	701a      	strb	r2, [r3, #0]
}
 8001b2c:	bc10      	pop	{r4}
 8001b2e:	4770      	bx	lr
 8001b30:	200009d0 	.word	0x200009d0
 8001b34:	e5e0e5e0 	.word	0xe5e0e5e0
 8001b38:	200009cd 	.word	0x200009cd
 8001b3c:	200009ce 	.word	0x200009ce
 8001b40:	200009cc 	.word	0x200009cc

08001b44 <_read>:
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */
__attribute__((weak))
int _read(int file, char *ptr, int len) {
 8001b44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	int n;
	int num = 0;
	switch (file) {
 8001b46:	b9c0      	cbnz	r0, 8001b7a <_read+0x36>
 8001b48:	460c      	mov	r4, r1
 8001b4a:	4617      	mov	r7, r2
 8001b4c:	4605      	mov	r5, r0
	int num = 0;
 8001b4e:	4606      	mov	r6, r0
 8001b50:	e00f      	b.n	8001b72 <_read+0x2e>
			for (n = 0; n < len; n++)
			{
				/*while ((stdin_usart->SR & USART_FLAG_RXNE) == (uint16_t)RESET);
				char c = (char)(stdin_usart->DR & (uint16_t)0x01FF);*/
				char c;
				while(!UART_data_ready(stdin_usart));	//Blocant.
 8001b52:	4b0d      	ldr	r3, [pc, #52]	; (8001b88 <_read+0x44>)
 8001b54:	7818      	ldrb	r0, [r3, #0]
 8001b56:	f000 fafd 	bl	8002154 <UART_data_ready>
 8001b5a:	2800      	cmp	r0, #0
 8001b5c:	d0f9      	beq.n	8001b52 <_read+0xe>
				c = UART_get_next_byte(stdin_usart);
 8001b5e:	4b0a      	ldr	r3, [pc, #40]	; (8001b88 <_read+0x44>)
 8001b60:	7818      	ldrb	r0, [r3, #0]
 8001b62:	f000 fb0b 	bl	800217c <UART_get_next_byte>
				*ptr++ = c;
 8001b66:	4621      	mov	r1, r4
 8001b68:	f801 0b01 	strb.w	r0, [r1], #1
				num++;
 8001b6c:	3601      	adds	r6, #1
			for (n = 0; n < len; n++)
 8001b6e:	3501      	adds	r5, #1
				*ptr++ = c;
 8001b70:	460c      	mov	r4, r1
			for (n = 0; n < len; n++)
 8001b72:	42bd      	cmp	r5, r7
 8001b74:	dbed      	blt.n	8001b52 <_read+0xe>
		default:
			errno = EBADF;
			return -1;
	}
	return num;
}
 8001b76:	4630      	mov	r0, r6
 8001b78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			errno = EBADF;
 8001b7a:	f005 ff3b 	bl	80079f4 <__errno>
 8001b7e:	2309      	movs	r3, #9
 8001b80:	6003      	str	r3, [r0, #0]
			return -1;
 8001b82:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 8001b86:	e7f6      	b.n	8001b76 <_read+0x32>
 8001b88:	200009cd 	.word	0x200009cd

08001b8c <_write>:
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
__attribute__((weak))
int _write(int file, char *ptr, int len) {
 8001b8c:	b570      	push	{r4, r5, r6, lr}
 8001b8e:	4615      	mov	r5, r2
	int n;
	switch (file) {
 8001b90:	2801      	cmp	r0, #1
 8001b92:	d015      	beq.n	8001bc0 <_write+0x34>
 8001b94:	2802      	cmp	r0, #2
 8001b96:	d021      	beq.n	8001bdc <_write+0x50>
				UART_putc(stderr_usart,*ptr++);
#endif
			}
			break;
		default:
			errno = EBADF;
 8001b98:	f005 ff2c 	bl	80079f4 <__errno>
 8001b9c:	2309      	movs	r3, #9
 8001b9e:	6003      	str	r3, [r0, #0]
			return -1;
 8001ba0:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8001ba4:	e00a      	b.n	8001bbc <_write+0x30>
				UART_putc(stdout_usart,*ptr++);
 8001ba6:	460c      	mov	r4, r1
 8001ba8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001bac:	4b0c      	ldr	r3, [pc, #48]	; (8001be0 <_write+0x54>)
 8001bae:	7818      	ldrb	r0, [r3, #0]
 8001bb0:	f000 fb2c 	bl	800220c <UART_putc>
			for (n = 0; n < len; n++)
 8001bb4:	3601      	adds	r6, #1
				UART_putc(stdout_usart,*ptr++);
 8001bb6:	4621      	mov	r1, r4
			for (n = 0; n < len; n++)
 8001bb8:	42ae      	cmp	r6, r5
 8001bba:	dbf4      	blt.n	8001ba6 <_write+0x1a>
	}
	return len;
}
 8001bbc:	4628      	mov	r0, r5
 8001bbe:	bd70      	pop	{r4, r5, r6, pc}
	switch (file) {
 8001bc0:	2600      	movs	r6, #0
 8001bc2:	e7f9      	b.n	8001bb8 <_write+0x2c>
				UART_putc(stderr_usart,*ptr++);
 8001bc4:	460c      	mov	r4, r1
 8001bc6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001bca:	4b06      	ldr	r3, [pc, #24]	; (8001be4 <_write+0x58>)
 8001bcc:	7818      	ldrb	r0, [r3, #0]
 8001bce:	f000 fb1d 	bl	800220c <UART_putc>
			for (n = 0; n < len; n++)
 8001bd2:	3601      	adds	r6, #1
				UART_putc(stderr_usart,*ptr++);
 8001bd4:	4621      	mov	r1, r4
			for (n = 0; n < len; n++)
 8001bd6:	42ae      	cmp	r6, r5
 8001bd8:	dbf4      	blt.n	8001bc4 <_write+0x38>
 8001bda:	e7ef      	b.n	8001bbc <_write+0x30>
	switch (file) {
 8001bdc:	2600      	movs	r6, #0
 8001bde:	e7fa      	b.n	8001bd6 <_write+0x4a>
 8001be0:	200009ce 	.word	0x200009ce
 8001be4:	200009cc 	.word	0x200009cc

08001be8 <_exit>:
void _exit(int status __unused) {
 8001be8:	b508      	push	{r3, lr}
	_write(1, "exit", 4);
 8001bea:	2204      	movs	r2, #4
 8001bec:	4902      	ldr	r1, [pc, #8]	; (8001bf8 <_exit+0x10>)
 8001bee:	2001      	movs	r0, #1
 8001bf0:	f7ff ffcc 	bl	8001b8c <_write>
	while (1) {
 8001bf4:	e7fe      	b.n	8001bf4 <_exit+0xc>
 8001bf6:	bf00      	nop
 8001bf8:	0800aefc 	.word	0x0800aefc

08001bfc <dump_printf>:


#define DUMP_PRINTF_BUFFER_SIZE	256
uint32_t dump_printf(const char *format, ...) {
 8001bfc:	b40f      	push	{r0, r1, r2, r3}
 8001bfe:	b510      	push	{r4, lr}
 8001c00:	b0c2      	sub	sp, #264	; 0x108
 8001c02:	ab44      	add	r3, sp, #272	; 0x110
 8001c04:	f853 2b04 	ldr.w	r2, [r3], #4
	uint32_t ret;

	va_list args_list;
	va_start(args_list, format);
 8001c08:	9341      	str	r3, [sp, #260]	; 0x104
	uint8_t buf[DUMP_PRINTF_BUFFER_SIZE];

	ret = (uint32_t)vsnprintf((char*)buf, DUMP_PRINTF_BUFFER_SIZE, format, args_list);	//Prpare la chaine  envoyer.
 8001c0a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001c0e:	a801      	add	r0, sp, #4
 8001c10:	f005 fc78 	bl	8007504 <vsnprintf>
 8001c14:	4604      	mov	r4, r0
	if(ret >= DUMP_PRINTF_BUFFER_SIZE)
 8001c16:	28ff      	cmp	r0, #255	; 0xff
 8001c18:	d80a      	bhi.n	8001c30 <dump_printf+0x34>
		ret = DUMP_PRINTF_BUFFER_SIZE-1;

	UART_impolite_force_puts_on_uart(UART2_ID, buf, ret);
 8001c1a:	4622      	mov	r2, r4
 8001c1c:	a901      	add	r1, sp, #4
 8001c1e:	2001      	movs	r0, #1
 8001c20:	f000 fb2e 	bl	8002280 <UART_impolite_force_puts_on_uart>

	va_end(args_list);
	return ret;
}
 8001c24:	4620      	mov	r0, r4
 8001c26:	b042      	add	sp, #264	; 0x108
 8001c28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001c2c:	b004      	add	sp, #16
 8001c2e:	4770      	bx	lr
		ret = DUMP_PRINTF_BUFFER_SIZE-1;
 8001c30:	24ff      	movs	r4, #255	; 0xff
 8001c32:	e7f2      	b.n	8001c1a <dump_printf+0x1e>

08001c34 <dump_trap_info>:
	dump_printf("ASSERT FAILED file : %s, line %ld\n", file, line);
	while(1);
}


void dump_trap_info(uint32_t stack_ptr[], uint32_t lr) {
 8001c34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	extern char _estack;	//Defined by the linker, end of stack
	if(uart_initialized != 0xE5E0E5E0)
 8001c36:	4b33      	ldr	r3, [pc, #204]	; (8001d04 <dump_trap_info+0xd0>)
 8001c38:	681a      	ldr	r2, [r3, #0]
 8001c3a:	4b33      	ldr	r3, [pc, #204]	; (8001d08 <dump_trap_info+0xd4>)
 8001c3c:	429a      	cmp	r2, r3
 8001c3e:	d130      	bne.n	8001ca2 <dump_trap_info+0x6e>
 8001c40:	4605      	mov	r5, r0
 8001c42:	460c      	mov	r4, r1
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001c44:	f3ef 8105 	mrs	r1, IPSR
	{
		NVIC_SystemReset();
	}
	dump_printf("FATAL Error ! Exception %ld\n", __get_IPSR() & 0xFF);
 8001c48:	b2c9      	uxtb	r1, r1
 8001c4a:	4830      	ldr	r0, [pc, #192]	; (8001d0c <dump_trap_info+0xd8>)
 8001c4c:	f7ff ffd6 	bl	8001bfc <dump_printf>
		13 = Reserved
		14 = PendSV
		15 = SysTick
		16 = IRQ0.
	*/
	if(lr & 0x00000008)
 8001c50:	f014 0f08 	tst.w	r4, #8
 8001c54:	d032      	beq.n	8001cbc <dump_trap_info+0x88>
		dump_printf("CPU was in thread mode\n");
 8001c56:	482e      	ldr	r0, [pc, #184]	; (8001d10 <dump_trap_info+0xdc>)
 8001c58:	f7ff ffd0 	bl	8001bfc <dump_printf>
	else dump_printf("CPU was in handler mode\n");

	int offset, i;
	offset = 0;

	dump_printf("CPU status was:\n");
 8001c5c:	482d      	ldr	r0, [pc, #180]	; (8001d14 <dump_trap_info+0xe0>)
 8001c5e:	f7ff ffcd 	bl	8001bfc <dump_printf>
	dump_printf("-  R0: 0x%08lX  R1: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8001c62:	686a      	ldr	r2, [r5, #4]
 8001c64:	6829      	ldr	r1, [r5, #0]
 8001c66:	482c      	ldr	r0, [pc, #176]	; (8001d18 <dump_trap_info+0xe4>)
 8001c68:	f7ff ffc8 	bl	8001bfc <dump_printf>
	dump_printf("-  R2: 0x%08lX  R3: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8001c6c:	68ea      	ldr	r2, [r5, #12]
 8001c6e:	68a9      	ldr	r1, [r5, #8]
 8001c70:	482a      	ldr	r0, [pc, #168]	; (8001d1c <dump_trap_info+0xe8>)
 8001c72:	f7ff ffc3 	bl	8001bfc <dump_printf>
	dump_printf("- R12: 0x%08lX\n", stack_ptr[offset++]);
 8001c76:	6929      	ldr	r1, [r5, #16]
 8001c78:	4829      	ldr	r0, [pc, #164]	; (8001d20 <dump_trap_info+0xec>)
 8001c7a:	f7ff ffbf 	bl	8001bfc <dump_printf>
	dump_printf("- LR:   0x%08lX\n", stack_ptr[offset++]);
 8001c7e:	6969      	ldr	r1, [r5, #20]
 8001c80:	4828      	ldr	r0, [pc, #160]	; (8001d24 <dump_trap_info+0xf0>)
 8001c82:	f7ff ffbb 	bl	8001bfc <dump_printf>
	dump_printf("- PC:   0x%08lX\n", stack_ptr[offset++]);
 8001c86:	69a9      	ldr	r1, [r5, #24]
 8001c88:	4827      	ldr	r0, [pc, #156]	; (8001d28 <dump_trap_info+0xf4>)
 8001c8a:	f7ff ffb7 	bl	8001bfc <dump_printf>
	dump_printf("- xPSR: 0x%08lX\n\n", stack_ptr[offset++]);
 8001c8e:	69e9      	ldr	r1, [r5, #28]
 8001c90:	4826      	ldr	r0, [pc, #152]	; (8001d2c <dump_trap_info+0xf8>)
 8001c92:	f7ff ffb3 	bl	8001bfc <dump_printf>
		dump_printf("- FPSCR: 0x%08lX\n", stack_ptr[offset++]);
		offset++; //empty value at end
	}
	*/

	dump_printf("Stack was: \n");
 8001c96:	4826      	ldr	r0, [pc, #152]	; (8001d30 <dump_trap_info+0xfc>)
 8001c98:	f7ff ffb0 	bl	8001bfc <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 8001c9c:	2300      	movs	r3, #0
	dump_printf("- xPSR: 0x%08lX\n\n", stack_ptr[offset++]);
 8001c9e:	2408      	movs	r4, #8
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 8001ca0:	e016      	b.n	8001cd0 <dump_trap_info+0x9c>
  __ASM volatile ("dsb 0xF":::"memory");
 8001ca2:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001ca6:	4923      	ldr	r1, [pc, #140]	; (8001d34 <dump_trap_info+0x100>)
 8001ca8:	68ca      	ldr	r2, [r1, #12]
 8001caa:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001cae:	4b22      	ldr	r3, [pc, #136]	; (8001d38 <dump_trap_info+0x104>)
 8001cb0:	4313      	orrs	r3, r2
 8001cb2:	60cb      	str	r3, [r1, #12]
 8001cb4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("nop");
 8001cb8:	bf00      	nop
 8001cba:	e7fd      	b.n	8001cb8 <dump_trap_info+0x84>
	else dump_printf("CPU was in handler mode\n");
 8001cbc:	481f      	ldr	r0, [pc, #124]	; (8001d3c <dump_trap_info+0x108>)
 8001cbe:	f7ff ff9d 	bl	8001bfc <dump_printf>
 8001cc2:	e7cb      	b.n	8001c5c <dump_trap_info+0x28>
		if(!((i + 1) % 4) && i)
			dump_printf("\n");
		dump_printf("0x%08lX ", stack_ptr[offset++]);
 8001cc4:	3401      	adds	r4, #1
 8001cc6:	59e9      	ldr	r1, [r5, r7]
 8001cc8:	481d      	ldr	r0, [pc, #116]	; (8001d40 <dump_trap_info+0x10c>)
 8001cca:	f7ff ff97 	bl	8001bfc <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 8001cce:	4633      	mov	r3, r6
 8001cd0:	2b1f      	cmp	r3, #31
 8001cd2:	dc0f      	bgt.n	8001cf4 <dump_trap_info+0xc0>
 8001cd4:	00a7      	lsls	r7, r4, #2
 8001cd6:	eb05 0184 	add.w	r1, r5, r4, lsl #2
 8001cda:	4a1a      	ldr	r2, [pc, #104]	; (8001d44 <dump_trap_info+0x110>)
 8001cdc:	4291      	cmp	r1, r2
 8001cde:	d209      	bcs.n	8001cf4 <dump_trap_info+0xc0>
		if(!((i + 1) % 4) && i)
 8001ce0:	1c5e      	adds	r6, r3, #1
 8001ce2:	f016 0f03 	tst.w	r6, #3
 8001ce6:	d1ed      	bne.n	8001cc4 <dump_trap_info+0x90>
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d0eb      	beq.n	8001cc4 <dump_trap_info+0x90>
			dump_printf("\n");
 8001cec:	4816      	ldr	r0, [pc, #88]	; (8001d48 <dump_trap_info+0x114>)
 8001cee:	f7ff ff85 	bl	8001bfc <dump_printf>
 8001cf2:	e7e7      	b.n	8001cc4 <dump_trap_info+0x90>
	}
	dump_printf("\n");
 8001cf4:	4814      	ldr	r0, [pc, #80]	; (8001d48 <dump_trap_info+0x114>)
 8001cf6:	f7ff ff81 	bl	8001bfc <dump_printf>


	dump_printf("END of Fault Handler\n");
 8001cfa:	4814      	ldr	r0, [pc, #80]	; (8001d4c <dump_trap_info+0x118>)
 8001cfc:	f7ff ff7e 	bl	8001bfc <dump_printf>
}
 8001d00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001d02:	bf00      	nop
 8001d04:	200009d0 	.word	0x200009d0
 8001d08:	e5e0e5e0 	.word	0xe5e0e5e0
 8001d0c:	0800af04 	.word	0x0800af04
 8001d10:	0800af24 	.word	0x0800af24
 8001d14:	0800af58 	.word	0x0800af58
 8001d18:	0800af6c 	.word	0x0800af6c
 8001d1c:	0800af8c 	.word	0x0800af8c
 8001d20:	0800afac 	.word	0x0800afac
 8001d24:	0800afbc 	.word	0x0800afbc
 8001d28:	0800afd0 	.word	0x0800afd0
 8001d2c:	0800afe4 	.word	0x0800afe4
 8001d30:	0800aff8 	.word	0x0800aff8
 8001d34:	e000ed00 	.word	0xe000ed00
 8001d38:	05fa0004 	.word	0x05fa0004
 8001d3c:	0800af3c 	.word	0x0800af3c
 8001d40:	0800b008 	.word	0x0800b008
 8001d44:	20005000 	.word	0x20005000
 8001d48:	0800aff4 	.word	0x0800aff4
 8001d4c:	0800b014 	.word	0x0800b014

08001d50 <BusFault_Handler>:

__attribute__((naked)) void Fault_Handler(void)
{
	//On ne veux pas perdre l'tat des registres, donc pas de C
	//l'attribut naked indique qu'on ne veux pas de prologue / epilogue gnrs par GCC
	__asm volatile
 8001d50:	f01e 0f04 	tst.w	lr, #4
 8001d54:	bf0c      	ite	eq
 8001d56:	f3ef 8008 	mrseq	r0, MSP
 8001d5a:	f3ef 8009 	mrsne	r0, PSP
 8001d5e:	4671      	mov	r1, lr
 8001d60:	f7ff bf68 	b.w	8001c34 <dump_trap_info>

08001d64 <NMI_Handler>:
void MemManage_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void BusFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void UsageFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));

void NMI_Handler(void)
{
 8001d64:	b508      	push	{r3, lr}
	dump_printf("NMI: unimplemented\n");
 8001d66:	4802      	ldr	r0, [pc, #8]	; (8001d70 <NMI_Handler+0xc>)
 8001d68:	f7ff ff48 	bl	8001bfc <dump_printf>
}
 8001d6c:	bd08      	pop	{r3, pc}
 8001d6e:	bf00      	nop
 8001d70:	0800b02c 	.word	0x0800b02c

08001d74 <SVC_Handler>:

void SVC_Handler(void)
{
 8001d74:	b508      	push	{r3, lr}
	dump_printf("SVC interrupt: unimplemented\n");
 8001d76:	4802      	ldr	r0, [pc, #8]	; (8001d80 <SVC_Handler+0xc>)
 8001d78:	f7ff ff40 	bl	8001bfc <dump_printf>
}
 8001d7c:	bd08      	pop	{r3, pc}
 8001d7e:	bf00      	nop
 8001d80:	0800b064 	.word	0x0800b064

08001d84 <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 8001d84:	b508      	push	{r3, lr}
	dump_printf("DebugMon: unimplemented\n");
 8001d86:	4802      	ldr	r0, [pc, #8]	; (8001d90 <DebugMon_Handler+0xc>)
 8001d88:	f7ff ff38 	bl	8001bfc <dump_printf>
}
 8001d8c:	bd08      	pop	{r3, pc}
 8001d8e:	bf00      	nop
 8001d90:	0800b040 	.word	0x0800b040

08001d94 <PendSV_Handler>:

void PendSV_Handler(void)
{
 8001d94:	b508      	push	{r3, lr}
	dump_printf("Pending SVC interrupt: unimplemented\n");
 8001d96:	4802      	ldr	r0, [pc, #8]	; (8001da0 <PendSV_Handler+0xc>)
 8001d98:	f7ff ff30 	bl	8001bfc <dump_printf>
}
 8001d9c:	bd08      	pop	{r3, pc}
 8001d9e:	bf00      	nop
 8001da0:	0800b05c 	.word	0x0800b05c

08001da4 <TIMER_get_phandler>:
 * @func 	void TIMER_get_phandler(void)
 *///Rcupration de la structure du timer
TIM_HandleTypeDef * TIMER_get_phandler(timer_id_e timer_id)
{
	return &TIMER_HandleStructure[timer_id];
}
 8001da4:	4b01      	ldr	r3, [pc, #4]	; (8001dac <TIMER_get_phandler+0x8>)
 8001da6:	eb03 1080 	add.w	r0, r3, r0, lsl #6
 8001daa:	4770      	bx	lr
 8001dac:	200009d4 	.word	0x200009d4

08001db0 <TIMER1_user_handler_it>:
//Ainsi, si l'utilisateur dfinie sa propre TIMER1_user_handler_it_1ms(), elle sera appele
//Sinon, aucun message d'erreur n'indiquera que cette fonction n'existe pas !
__weak void TIMER1_user_handler_it(void)
{

}
 8001db0:	4770      	bx	lr

08001db2 <TIMER2_user_handler_it>:

__weak void TIMER2_user_handler_it(void)
{

}
 8001db2:	4770      	bx	lr

08001db4 <TIMER3_user_handler_it>:

__weak void TIMER3_user_handler_it(void)
{

}
 8001db4:	4770      	bx	lr

08001db6 <TIMER4_user_handler_it>:

__weak void TIMER4_user_handler_it(void)
{

}
 8001db6:	4770      	bx	lr

08001db8 <TIM1_UP_IRQHandler>:
 * @func 	void TIM1_IRQHandler(void)
 * @pre		Cette fonction NE DOIT PAS tre appele directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de l'utilisateur : TIMER1_user_handler_it_1ms()
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme a qu'elle est nomme dans le fichier startup.s !
 */
void TIM1_UP_IRQHandler(void){
 8001db8:	b508      	push	{r3, lr}
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8001dba:	4b06      	ldr	r3, [pc, #24]	; (8001dd4 <TIM1_UP_IRQHandler+0x1c>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	68da      	ldr	r2, [r3, #12]
 8001dc0:	f012 0f01 	tst.w	r2, #1
 8001dc4:	d100      	bne.n	8001dc8 <TIM1_UP_IRQHandler+0x10>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);				//...On l'acquitte...
		TIMER1_user_handler_it();									//...Et on appelle la fonction qui nous intresse
	}
}
 8001dc6:	bd08      	pop	{r3, pc}
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8001dc8:	f06f 0201 	mvn.w	r2, #1
 8001dcc:	611a      	str	r2, [r3, #16]
		TIMER1_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8001dce:	f7ff ffef 	bl	8001db0 <TIMER1_user_handler_it>
}
 8001dd2:	e7f8      	b.n	8001dc6 <TIM1_UP_IRQHandler+0xe>
 8001dd4:	200009d4 	.word	0x200009d4

08001dd8 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 8001dd8:	b508      	push	{r3, lr}
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8001dda:	4b06      	ldr	r3, [pc, #24]	; (8001df4 <TIM2_IRQHandler+0x1c>)
 8001ddc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dde:	68da      	ldr	r2, [r3, #12]
 8001de0:	f012 0f01 	tst.w	r2, #1
 8001de4:	d100      	bne.n	8001de8 <TIM2_IRQHandler+0x10>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);				//...On l'acquitte...
		TIMER2_user_handler_it();									//...Et on appelle la fonction qui nous intresse
	}
}
 8001de6:	bd08      	pop	{r3, pc}
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8001de8:	f06f 0201 	mvn.w	r2, #1
 8001dec:	611a      	str	r2, [r3, #16]
		TIMER2_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8001dee:	f7ff ffe0 	bl	8001db2 <TIMER2_user_handler_it>
}
 8001df2:	e7f8      	b.n	8001de6 <TIM2_IRQHandler+0xe>
 8001df4:	200009d4 	.word	0x200009d4

08001df8 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 8001df8:	b508      	push	{r3, lr}
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8001dfa:	4b07      	ldr	r3, [pc, #28]	; (8001e18 <TIM3_IRQHandler+0x20>)
 8001dfc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001e00:	68da      	ldr	r2, [r3, #12]
 8001e02:	f012 0f01 	tst.w	r2, #1
 8001e06:	d100      	bne.n	8001e0a <TIM3_IRQHandler+0x12>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);				//...On l'acquitte...
		TIMER3_user_handler_it();									//...Et on appelle la fonction qui nous intresse
	}
}
 8001e08:	bd08      	pop	{r3, pc}
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8001e0a:	f06f 0201 	mvn.w	r2, #1
 8001e0e:	611a      	str	r2, [r3, #16]
		TIMER3_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8001e10:	f7ff ffd0 	bl	8001db4 <TIMER3_user_handler_it>
}
 8001e14:	e7f8      	b.n	8001e08 <TIM3_IRQHandler+0x10>
 8001e16:	bf00      	nop
 8001e18:	200009d4 	.word	0x200009d4

08001e1c <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 8001e1c:	b508      	push	{r3, lr}
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8001e1e:	4b07      	ldr	r3, [pc, #28]	; (8001e3c <TIM4_IRQHandler+0x20>)
 8001e20:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8001e24:	68da      	ldr	r2, [r3, #12]
 8001e26:	f012 0f01 	tst.w	r2, #1
 8001e2a:	d100      	bne.n	8001e2e <TIM4_IRQHandler+0x12>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
		TIMER4_user_handler_it();									//...Et on appelle la fonction qui nous intresse
	}
}
 8001e2c:	bd08      	pop	{r3, pc}
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8001e2e:	f06f 0201 	mvn.w	r2, #1
 8001e32:	611a      	str	r2, [r3, #16]
		TIMER4_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8001e34:	f7ff ffbf 	bl	8001db6 <TIMER4_user_handler_it>
}
 8001e38:	e7f8      	b.n	8001e2c <TIM4_IRQHandler+0x10>
 8001e3a:	bf00      	nop
 8001e3c:	200009d4 	.word	0x200009d4

08001e40 <clear_it_status>:
 * @func 	void clear_it_status(void)
 * @pre 	Le timer a ete initialise
 * @post	Le timer est acquit
 */
void clear_it_status(timer_id_e timer_id){
	switch(timer_id)
 8001e40:	2803      	cmp	r0, #3
 8001e42:	d81c      	bhi.n	8001e7e <clear_it_status+0x3e>
 8001e44:	e8df f000 	tbb	[pc, r0]
 8001e48:	150e0802 	.word	0x150e0802
	{
		case TIMER1_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);
 8001e4c:	4b0c      	ldr	r3, [pc, #48]	; (8001e80 <clear_it_status+0x40>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f06f 0201 	mvn.w	r2, #1
 8001e54:	611a      	str	r2, [r3, #16]
			break;
 8001e56:	4770      	bx	lr
		case TIMER2_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);
 8001e58:	4b09      	ldr	r3, [pc, #36]	; (8001e80 <clear_it_status+0x40>)
 8001e5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e5c:	f06f 0201 	mvn.w	r2, #1
 8001e60:	611a      	str	r2, [r3, #16]
			break;
 8001e62:	4770      	bx	lr
		case TIMER3_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);
 8001e64:	4b06      	ldr	r3, [pc, #24]	; (8001e80 <clear_it_status+0x40>)
 8001e66:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001e6a:	f06f 0201 	mvn.w	r2, #1
 8001e6e:	611a      	str	r2, [r3, #16]
			break;
 8001e70:	4770      	bx	lr
		case TIMER4_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8001e72:	4b03      	ldr	r3, [pc, #12]	; (8001e80 <clear_it_status+0x40>)
 8001e74:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8001e78:	f06f 0201 	mvn.w	r2, #1
 8001e7c:	611a      	str	r2, [r3, #16]
			break;
		default:
			break;

	}
}
 8001e7e:	4770      	bx	lr
 8001e80:	200009d4 	.word	0x200009d4
 8001e84:	00000000 	.word	0x00000000

08001e88 <TIMER_run_us>:
{
 8001e88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001e8c:	b084      	sub	sp, #16
 8001e8e:	4604      	mov	r4, r0
 8001e90:	4688      	mov	r8, r1
 8001e92:	4615      	mov	r5, r2
	switch(timer_id)
 8001e94:	2803      	cmp	r0, #3
 8001e96:	d80d      	bhi.n	8001eb4 <TIMER_run_us+0x2c>
 8001e98:	e8df f000 	tbb	[pc, r0]
 8001e9c:	695e5302 	.word	0x695e5302
			__HAL_RCC_TIM1_CLK_ENABLE();
 8001ea0:	4b5d      	ldr	r3, [pc, #372]	; (8002018 <TIMER_run_us+0x190>)
 8001ea2:	699a      	ldr	r2, [r3, #24]
 8001ea4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001ea8:	619a      	str	r2, [r3, #24]
 8001eaa:	699b      	ldr	r3, [r3, #24]
 8001eac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001eb0:	9300      	str	r3, [sp, #0]
 8001eb2:	9b00      	ldr	r3, [sp, #0]
	TIMER_HandleStructure[timer_id].Instance = (TIM_TypeDef*)instance_array[timer_id]; //On donne le timer en instance  notre gestionnaire (Handle)
 8001eb4:	4b59      	ldr	r3, [pc, #356]	; (800201c <TIMER_run_us+0x194>)
 8001eb6:	f853 1024 	ldr.w	r1, [r3, r4, lsl #2]
 8001eba:	01a3      	lsls	r3, r4, #6
 8001ebc:	4a58      	ldr	r2, [pc, #352]	; (8002020 <TIMER_run_us+0x198>)
 8001ebe:	50d1      	str	r1, [r2, r3]
	if(timer_id == TIMER1_ID)
 8001ec0:	2c00      	cmp	r4, #0
 8001ec2:	d15f      	bne.n	8001f84 <TIMER_run_us+0xfc>
		freq = HAL_RCC_GetPCLK2Freq();
 8001ec4:	f002 fa24 	bl	8004310 <HAL_RCC_GetPCLK2Freq>
 8001ec8:	4602      	mov	r2, r0
		if((RCC->CFGR & RCC_CFGR_PPRE2) >> 11 != RCC_HCLK_DIV1)
 8001eca:	4b53      	ldr	r3, [pc, #332]	; (8002018 <TIMER_run_us+0x190>)
 8001ecc:	685b      	ldr	r3, [r3, #4]
 8001ece:	f413 5f60 	tst.w	r3, #14336	; 0x3800
 8001ed2:	d000      	beq.n	8001ed6 <TIMER_run_us+0x4e>
			freq *= 2;
 8001ed4:	0042      	lsls	r2, r0, #1
	uint64_t nb_psec_per_event = (uint64_t)(1000000000000/freq);
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	a14d      	add	r1, pc, #308	; (adr r1, 8002010 <TIMER_run_us+0x188>)
 8001eda:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001ede:	f7fe ff31 	bl	8000d44 <__aeabi_ldivmod>
 8001ee2:	4606      	mov	r6, r0
 8001ee4:	460f      	mov	r7, r1
	uint64_t period = (((uint64_t)(us))*1000000)/nb_psec_per_event;
 8001ee6:	ea4f 62d8 	mov.w	r2, r8, lsr #27
 8001eea:	ea4f 1348 	mov.w	r3, r8, lsl #5
 8001eee:	ebb3 0308 	subs.w	r3, r3, r8
 8001ef2:	f162 0200 	sbc.w	r2, r2, #0
 8001ef6:	0252      	lsls	r2, r2, #9
 8001ef8:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8001efc:	025b      	lsls	r3, r3, #9
 8001efe:	eb13 0308 	adds.w	r3, r3, r8
 8001f02:	f142 0200 	adc.w	r2, r2, #0
 8001f06:	0191      	lsls	r1, r2, #6
 8001f08:	ea41 6193 	orr.w	r1, r1, r3, lsr #26
 8001f0c:	0198      	lsls	r0, r3, #6
 8001f0e:	1ac0      	subs	r0, r0, r3
 8001f10:	eb61 0102 	sbc.w	r1, r1, r2
 8001f14:	eb10 0008 	adds.w	r0, r0, r8
 8001f18:	4632      	mov	r2, r6
 8001f1a:	463b      	mov	r3, r7
 8001f1c:	f141 0100 	adc.w	r1, r1, #0
 8001f20:	f7fe ff60 	bl	8000de4 <__aeabi_uldivmod>
 8001f24:	4603      	mov	r3, r0
 8001f26:	468c      	mov	ip, r1
	if(period > 65536)
 8001f28:	f1b0 1f01 	cmp.w	r0, #65537	; 0x10001
 8001f2c:	f171 0100 	sbcs.w	r1, r1, #0
 8001f30:	d25b      	bcs.n	8001fea <TIMER_run_us+0x162>
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= 0;
 8001f32:	4b3b      	ldr	r3, [pc, #236]	; (8002020 <TIMER_run_us+0x198>)
 8001f34:	eb03 1384 	add.w	r3, r3, r4, lsl #6
 8001f38:	2200      	movs	r2, #0
 8001f3a:	605a      	str	r2, [r3, #4]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)period - 1;
 8001f3c:	3801      	subs	r0, #1
 8001f3e:	60d8      	str	r0, [r3, #12]
 8001f40:	e03c      	b.n	8001fbc <TIMER_run_us+0x134>
			__HAL_RCC_TIM2_CLK_ENABLE();
 8001f42:	4b35      	ldr	r3, [pc, #212]	; (8002018 <TIMER_run_us+0x190>)
 8001f44:	69da      	ldr	r2, [r3, #28]
 8001f46:	f042 0201 	orr.w	r2, r2, #1
 8001f4a:	61da      	str	r2, [r3, #28]
 8001f4c:	69db      	ldr	r3, [r3, #28]
 8001f4e:	f003 0301 	and.w	r3, r3, #1
 8001f52:	9301      	str	r3, [sp, #4]
 8001f54:	9b01      	ldr	r3, [sp, #4]
			break;
 8001f56:	e7ad      	b.n	8001eb4 <TIMER_run_us+0x2c>
			__HAL_RCC_TIM3_CLK_ENABLE();
 8001f58:	4b2f      	ldr	r3, [pc, #188]	; (8002018 <TIMER_run_us+0x190>)
 8001f5a:	69da      	ldr	r2, [r3, #28]
 8001f5c:	f042 0202 	orr.w	r2, r2, #2
 8001f60:	61da      	str	r2, [r3, #28]
 8001f62:	69db      	ldr	r3, [r3, #28]
 8001f64:	f003 0302 	and.w	r3, r3, #2
 8001f68:	9302      	str	r3, [sp, #8]
 8001f6a:	9b02      	ldr	r3, [sp, #8]
			break;
 8001f6c:	e7a2      	b.n	8001eb4 <TIMER_run_us+0x2c>
			__HAL_RCC_TIM4_CLK_ENABLE();
 8001f6e:	4b2a      	ldr	r3, [pc, #168]	; (8002018 <TIMER_run_us+0x190>)
 8001f70:	69da      	ldr	r2, [r3, #28]
 8001f72:	f042 0204 	orr.w	r2, r2, #4
 8001f76:	61da      	str	r2, [r3, #28]
 8001f78:	69db      	ldr	r3, [r3, #28]
 8001f7a:	f003 0304 	and.w	r3, r3, #4
 8001f7e:	9303      	str	r3, [sp, #12]
 8001f80:	9b03      	ldr	r3, [sp, #12]
			break;
 8001f82:	e797      	b.n	8001eb4 <TIMER_run_us+0x2c>
		freq = HAL_RCC_GetPCLK1Freq();
 8001f84:	f002 f9b4 	bl	80042f0 <HAL_RCC_GetPCLK1Freq>
 8001f88:	4602      	mov	r2, r0
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
 8001f8a:	4b23      	ldr	r3, [pc, #140]	; (8002018 <TIMER_run_us+0x190>)
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	f413 6fe0 	tst.w	r3, #1792	; 0x700
 8001f92:	d0a0      	beq.n	8001ed6 <TIMER_run_us+0x4e>
			freq *= 2;
 8001f94:	0042      	lsls	r2, r0, #1
 8001f96:	e79e      	b.n	8001ed6 <TIMER_run_us+0x4e>
			prescaler *= 2;
 8001f98:	0052      	lsls	r2, r2, #1
			period /= 2;
 8001f9a:	085b      	lsrs	r3, r3, #1
 8001f9c:	ea43 73cc 	orr.w	r3, r3, ip, lsl #31
 8001fa0:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
		while(period > 65536)
 8001fa4:	f1b3 1f01 	cmp.w	r3, #65537	; 0x10001
 8001fa8:	f17c 0100 	sbcs.w	r1, ip, #0
 8001fac:	d2f4      	bcs.n	8001f98 <TIMER_run_us+0x110>
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= prescaler - 1;	//le prescaler du timer doit tre enregistr avec un offset de -1.
 8001fae:	3a01      	subs	r2, #1
 8001fb0:	491b      	ldr	r1, [pc, #108]	; (8002020 <TIMER_run_us+0x198>)
 8001fb2:	eb01 1184 	add.w	r1, r1, r4, lsl #6
 8001fb6:	604a      	str	r2, [r1, #4]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)(period - 1);	//On compte de 0  period-1
 8001fb8:	3b01      	subs	r3, #1
 8001fba:	60cb      	str	r3, [r1, #12]
	TIMER_HandleStructure[timer_id].Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fbc:	4e18      	ldr	r6, [pc, #96]	; (8002020 <TIMER_run_us+0x198>)
 8001fbe:	eb06 1684 	add.w	r6, r6, r4, lsl #6
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	6133      	str	r3, [r6, #16]
	TIMER_HandleStructure[timer_id].Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fc6:	60b3      	str	r3, [r6, #8]
	HAL_TIM_Base_Init(&TIMER_HandleStructure[timer_id]);
 8001fc8:	4630      	mov	r0, r6
 8001fca:	f002 fba7 	bl	800471c <HAL_TIM_Base_Init>
	if(enable_irq)
 8001fce:	b975      	cbnz	r5, 8001fee <TIMER_run_us+0x166>
	HAL_TIM_Base_Start_IT(&TIMER_HandleStructure[timer_id]);
 8001fd0:	4630      	mov	r0, r6
 8001fd2:	f002 fb42 	bl	800465a <HAL_TIM_Base_Start_IT>
	__HAL_TIM_ENABLE(&TIMER_HandleStructure[timer_id]);
 8001fd6:	01a4      	lsls	r4, r4, #6
 8001fd8:	4b11      	ldr	r3, [pc, #68]	; (8002020 <TIMER_run_us+0x198>)
 8001fda:	591a      	ldr	r2, [r3, r4]
 8001fdc:	6813      	ldr	r3, [r2, #0]
 8001fde:	f043 0301 	orr.w	r3, r3, #1
 8001fe2:	6013      	str	r3, [r2, #0]
}
 8001fe4:	b004      	add	sp, #16
 8001fe6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		uint32_t prescaler = 1;
 8001fea:	2201      	movs	r2, #1
 8001fec:	e7da      	b.n	8001fa4 <TIMER_run_us+0x11c>
		clear_it_status(timer_id);
 8001fee:	4620      	mov	r0, r4
 8001ff0:	f7ff ff26 	bl	8001e40 <clear_it_status>
		HAL_NVIC_SetPriority(nvic_irq_array[timer_id] , 4,  1);
 8001ff4:	4b0b      	ldr	r3, [pc, #44]	; (8002024 <TIMER_run_us+0x19c>)
 8001ff6:	571d      	ldrsb	r5, [r3, r4]
 8001ff8:	2201      	movs	r2, #1
 8001ffa:	2104      	movs	r1, #4
 8001ffc:	4628      	mov	r0, r5
 8001ffe:	f001 fb7b 	bl	80036f8 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(nvic_irq_array[timer_id]);
 8002002:	4628      	mov	r0, r5
 8002004:	f001 fbb0 	bl	8003768 <HAL_NVIC_EnableIRQ>
 8002008:	e7e2      	b.n	8001fd0 <TIMER_run_us+0x148>
 800200a:	bf00      	nop
 800200c:	f3af 8000 	nop.w
 8002010:	d4a51000 	.word	0xd4a51000
 8002014:	000000e8 	.word	0x000000e8
 8002018:	40021000 	.word	0x40021000
 800201c:	0800b084 	.word	0x0800b084
 8002020:	200009d4 	.word	0x200009d4
 8002024:	0800b094 	.word	0x0800b094

08002028 <NVIC_SystemReset>:
  __ASM volatile ("dsb 0xF":::"memory");
 8002028:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800202c:	4905      	ldr	r1, [pc, #20]	; (8002044 <NVIC_SystemReset+0x1c>)
 800202e:	68ca      	ldr	r2, [r1, #12]
 8002030:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002034:	4b04      	ldr	r3, [pc, #16]	; (8002048 <NVIC_SystemReset+0x20>)
 8002036:	4313      	orrs	r3, r2
 8002038:	60cb      	str	r3, [r1, #12]
 800203a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("nop");
 800203e:	bf00      	nop
 8002040:	e7fd      	b.n	800203e <NVIC_SystemReset+0x16>
 8002042:	bf00      	nop
 8002044:	e000ed00 	.word	0xe000ed00
 8002048:	05fa0004 	.word	0x05fa0004

0800204c <UART_init>:
 * 				USART3 : Rx=PB11 et Tx=PB10 	ou avec remap : Rx=PD9 et Tx=PD8
 * 				La gestion des envois et reception se fait en interruption.
 *
 */
void UART_init(uart_id_e uart_id, uint32_t baudrate)
{
 800204c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	assert(baudrate > 1000);
 8002050:	f5b1 7f7a 	cmp.w	r1, #1000	; 0x3e8
 8002054:	d958      	bls.n	8002108 <UART_init+0xbc>
 8002056:	4605      	mov	r5, r0
	assert(uart_id < UART_ID_NB);
 8002058:	2802      	cmp	r0, #2
 800205a:	d85c      	bhi.n	8002116 <UART_init+0xca>

	buffer_rx_read_index[uart_id] = 0;
 800205c:	2400      	movs	r4, #0
 800205e:	4b31      	ldr	r3, [pc, #196]	; (8002124 <UART_init+0xd8>)
 8002060:	f843 4020 	str.w	r4, [r3, r0, lsl #2]
	buffer_rx_write_index[uart_id] = 0;
 8002064:	f8df 80c0 	ldr.w	r8, [pc, #192]	; 8002128 <UART_init+0xdc>
 8002068:	f808 4000 	strb.w	r4, [r8, r0]
	buffer_rx_data_ready[uart_id] = FALSE;
 800206c:	4b2f      	ldr	r3, [pc, #188]	; (800212c <UART_init+0xe0>)
 800206e:	f843 4020 	str.w	r4, [r3, r0, lsl #2]
		- No parity
		- Hardware flow control disabled (RTS and CTS signals)
		- Receive and transmit enabled
		- OverSampling: enable
	*/
	UART_HandleStructure[uart_id].Instance = (USART_TypeDef*)instance_array[uart_id];
 8002072:	4b2f      	ldr	r3, [pc, #188]	; (8002130 <UART_init+0xe4>)
 8002074:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8002078:	4f2e      	ldr	r7, [pc, #184]	; (8002134 <UART_init+0xe8>)
 800207a:	ea4f 1980 	mov.w	r9, r0, lsl #6
 800207e:	eb07 1680 	add.w	r6, r7, r0, lsl #6
 8002082:	f847 3009 	str.w	r3, [r7, r9]
	UART_HandleStructure[uart_id].Init.BaudRate = baudrate;
 8002086:	6071      	str	r1, [r6, #4]
	UART_HandleStructure[uart_id].Init.WordLength = UART_WORDLENGTH_8B;//
 8002088:	60b4      	str	r4, [r6, #8]
	UART_HandleStructure[uart_id].Init.StopBits = UART_STOPBITS_1;//
 800208a:	60f4      	str	r4, [r6, #12]
	UART_HandleStructure[uart_id].Init.Parity = UART_PARITY_NONE;//
 800208c:	6134      	str	r4, [r6, #16]
	UART_HandleStructure[uart_id].Init.HwFlowCtl = UART_HWCONTROL_NONE;//
 800208e:	61b4      	str	r4, [r6, #24]
	UART_HandleStructure[uart_id].Init.Mode = UART_MODE_TX_RX;//
 8002090:	230c      	movs	r3, #12
 8002092:	6173      	str	r3, [r6, #20]
	UART_HandleStructure[uart_id].Init.OverSampling = UART_OVERSAMPLING_16;//
 8002094:	61f4      	str	r4, [r6, #28]

	/*On applique les parametres d'initialisation ci-dessus */
	HAL_UART_Init(&UART_HandleStructure[uart_id]);
 8002096:	4630      	mov	r0, r6
 8002098:	f002 fc92 	bl	80049c0 <HAL_UART_Init>
	
	/*Activation de l'UART */
	__HAL_UART_ENABLE(&UART_HandleStructure[uart_id]);
 800209c:	f857 2009 	ldr.w	r2, [r7, r9]
 80020a0:	68d3      	ldr	r3, [r2, #12]
 80020a2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80020a6:	60d3      	str	r3, [r2, #12]

	// On fixe les priorits des interruptions de l'usart PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
	HAL_NVIC_SetPriority(nvic_irq_array[uart_id] , 1, 1);
 80020a8:	4b23      	ldr	r3, [pc, #140]	; (8002138 <UART_init+0xec>)
 80020aa:	575f      	ldrsb	r7, [r3, r5]
 80020ac:	2201      	movs	r2, #1
 80020ae:	4611      	mov	r1, r2
 80020b0:	4638      	mov	r0, r7
 80020b2:	f001 fb21 	bl	80036f8 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 80020b6:	4638      	mov	r0, r7
 80020b8:	f001 fb56 	bl	8003768 <HAL_NVIC_EnableIRQ>
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Activation de la rception d'un caractre
 80020bc:	f818 3005 	ldrb.w	r3, [r8, r5]
 80020c0:	eb03 13c5 	add.w	r3, r3, r5, lsl #7
 80020c4:	2201      	movs	r2, #1
 80020c6:	491d      	ldr	r1, [pc, #116]	; (800213c <UART_init+0xf0>)
 80020c8:	4419      	add	r1, r3
 80020ca:	4630      	mov	r0, r6
 80020cc:	f002 fcce 	bl	8004a6c <HAL_UART_Receive_IT>

	//Config LibC: no buffering
	setvbuf(stdout, NULL, _IONBF, 0 );
 80020d0:	4e1b      	ldr	r6, [pc, #108]	; (8002140 <UART_init+0xf4>)
 80020d2:	6830      	ldr	r0, [r6, #0]
 80020d4:	4623      	mov	r3, r4
 80020d6:	2202      	movs	r2, #2
 80020d8:	4621      	mov	r1, r4
 80020da:	6880      	ldr	r0, [r0, #8]
 80020dc:	f004 ffdc 	bl	8007098 <setvbuf>
	setvbuf(stderr, NULL, _IONBF, 0 );
 80020e0:	6830      	ldr	r0, [r6, #0]
 80020e2:	4623      	mov	r3, r4
 80020e4:	2202      	movs	r2, #2
 80020e6:	4621      	mov	r1, r4
 80020e8:	68c0      	ldr	r0, [r0, #12]
 80020ea:	f004 ffd5 	bl	8007098 <setvbuf>
	setvbuf(stdin, NULL, _IONBF, 0 );
 80020ee:	6830      	ldr	r0, [r6, #0]
 80020f0:	4623      	mov	r3, r4
 80020f2:	2202      	movs	r2, #2
 80020f4:	4621      	mov	r1, r4
 80020f6:	6840      	ldr	r0, [r0, #4]
 80020f8:	f004 ffce 	bl	8007098 <setvbuf>

	uart_initialized[uart_id] = TRUE;
 80020fc:	4b11      	ldr	r3, [pc, #68]	; (8002144 <UART_init+0xf8>)
 80020fe:	2201      	movs	r2, #1
 8002100:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
}
 8002104:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	assert(baudrate > 1000);
 8002108:	4a0f      	ldr	r2, [pc, #60]	; (8002148 <UART_init+0xfc>)
 800210a:	218a      	movs	r1, #138	; 0x8a
 800210c:	480f      	ldr	r0, [pc, #60]	; (800214c <UART_init+0x100>)
 800210e:	f003 f849 	bl	80051a4 <printf>
 8002112:	f7ff ff89 	bl	8002028 <NVIC_SystemReset>
	assert(uart_id < UART_ID_NB);
 8002116:	4a0e      	ldr	r2, [pc, #56]	; (8002150 <UART_init+0x104>)
 8002118:	218b      	movs	r1, #139	; 0x8b
 800211a:	480c      	ldr	r0, [pc, #48]	; (800214c <UART_init+0x100>)
 800211c:	f003 f842 	bl	80051a4 <printf>
 8002120:	f7ff ff82 	bl	8002028 <NVIC_SystemReset>
 8002124:	20000d20 	.word	0x20000d20
 8002128:	20000d2c 	.word	0x20000d2c
 800212c:	20000d14 	.word	0x20000d14
 8002130:	0800b0fc 	.word	0x0800b0fc
 8002134:	20000ad4 	.word	0x20000ad4
 8002138:	0800b108 	.word	0x0800b108
 800213c:	20000b94 	.word	0x20000b94
 8002140:	200006d8 	.word	0x200006d8
 8002144:	20000d30 	.word	0x20000d30
 8002148:	0800b098 	.word	0x0800b098
 800214c:	0800b0a8 	.word	0x0800b0a8
 8002150:	0800b0e4 	.word	0x0800b0e4

08002154 <UART_data_ready>:
 * @ret		Retourne VRAI si un ou des caractres sont disponibles dans le buffer.
 * @ret		Retourne FAUX si aucun caractre n'est disponible dans le buffer (le buffer est vide)
 * @param	uart_id est le numro de l'UART concern :	UART1_ID, UART2_ID, UART3_ID
 */
bool_e UART_data_ready(uart_id_e uart_id)
{
 8002154:	b508      	push	{r3, lr}
	assert(uart_id < UART_ID_NB);
 8002156:	2802      	cmp	r0, #2
 8002158:	d803      	bhi.n	8002162 <UART_data_ready+0xe>
	return buffer_rx_data_ready[uart_id];
 800215a:	4b05      	ldr	r3, [pc, #20]	; (8002170 <UART_data_ready+0x1c>)
 800215c:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
}
 8002160:	bd08      	pop	{r3, pc}
	assert(uart_id < UART_ID_NB);
 8002162:	4a04      	ldr	r2, [pc, #16]	; (8002174 <UART_data_ready+0x20>)
 8002164:	21c8      	movs	r1, #200	; 0xc8
 8002166:	4804      	ldr	r0, [pc, #16]	; (8002178 <UART_data_ready+0x24>)
 8002168:	f003 f81c 	bl	80051a4 <printf>
 800216c:	f7ff ff5c 	bl	8002028 <NVIC_SystemReset>
 8002170:	20000d14 	.word	0x20000d14
 8002174:	0800b0e4 	.word	0x0800b0e4
 8002178:	0800b0a8 	.word	0x0800b0a8

0800217c <UART_get_next_byte>:
 * @brief	Fonction permettant de rcuprer le prochain caractre reu dans le buffer.
 * @ret 	Retourne le prochain caractre reu. Ou 0 si rien n'a t reu.
 * @post 	Le caractre renvoy par cette fonction ne sera plus renvoy.
 */
uint8_t UART_get_next_byte(uart_id_e uart_id)
{
 800217c:	b538      	push	{r3, r4, r5, lr}
	uint8_t ret;
	assert(uart_id < UART_ID_NB);
 800217e:	2802      	cmp	r0, #2
 8002180:	d825      	bhi.n	80021ce <UART_get_next_byte+0x52>
 8002182:	4603      	mov	r3, r0

	if(!buffer_rx_data_ready[uart_id])	//N'est jamais sens se produire si l'utilisateur vrifie que UART_data_ready() avant d'appeler UART_get_next_byte()
 8002184:	4a19      	ldr	r2, [pc, #100]	; (80021ec <UART_get_next_byte+0x70>)
 8002186:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
 800218a:	b362      	cbz	r2, 80021e6 <UART_get_next_byte+0x6a>
		return 0;

	ret =  buffer_rx[uart_id][buffer_rx_read_index[uart_id]];
 800218c:	4c18      	ldr	r4, [pc, #96]	; (80021f0 <UART_get_next_byte+0x74>)
 800218e:	f854 2020 	ldr.w	r2, [r4, r0, lsl #2]
 8002192:	4918      	ldr	r1, [pc, #96]	; (80021f4 <UART_get_next_byte+0x78>)
 8002194:	eb01 11c0 	add.w	r1, r1, r0, lsl #7
 8002198:	5c88      	ldrb	r0, [r1, r2]
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1) % BUFFER_RX_SIZE;
 800219a:	3201      	adds	r2, #1
 800219c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80021a0:	f844 2023 	str.w	r2, [r4, r3, lsl #2]

	//Section critique durant laquelle on dsactive les interruptions... pour viter une mauvaise premption.
	NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 80021a4:	4914      	ldr	r1, [pc, #80]	; (80021f8 <UART_get_next_byte+0x7c>)
 80021a6:	56c9      	ldrsb	r1, [r1, r3]
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80021a8:	f001 051f 	and.w	r5, r1, #31
 80021ac:	0949      	lsrs	r1, r1, #5
 80021ae:	2401      	movs	r4, #1
 80021b0:	40ac      	lsls	r4, r5
 80021b2:	f101 0c20 	add.w	ip, r1, #32
 80021b6:	4d11      	ldr	r5, [pc, #68]	; (80021fc <UART_get_next_byte+0x80>)
 80021b8:	f845 402c 	str.w	r4, [r5, ip, lsl #2]
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
 80021bc:	4d10      	ldr	r5, [pc, #64]	; (8002200 <UART_get_next_byte+0x84>)
 80021be:	f815 c003 	ldrb.w	ip, [r5, r3]
 80021c2:	4562      	cmp	r2, ip
 80021c4:	d00a      	beq.n	80021dc <UART_get_next_byte+0x60>
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80021c6:	4b0d      	ldr	r3, [pc, #52]	; (80021fc <UART_get_next_byte+0x80>)
 80021c8:	f843 4021 	str.w	r4, [r3, r1, lsl #2]
		buffer_rx_data_ready[uart_id] = FALSE;
	NVIC_EnableIRQ(nvic_irq_array[uart_id]);
	return ret;
}
 80021cc:	bd38      	pop	{r3, r4, r5, pc}
	assert(uart_id < UART_ID_NB);
 80021ce:	4a0d      	ldr	r2, [pc, #52]	; (8002204 <UART_get_next_byte+0x88>)
 80021d0:	21d4      	movs	r1, #212	; 0xd4
 80021d2:	480d      	ldr	r0, [pc, #52]	; (8002208 <UART_get_next_byte+0x8c>)
 80021d4:	f002 ffe6 	bl	80051a4 <printf>
 80021d8:	f7ff ff26 	bl	8002028 <NVIC_SystemReset>
		buffer_rx_data_ready[uart_id] = FALSE;
 80021dc:	4a03      	ldr	r2, [pc, #12]	; (80021ec <UART_get_next_byte+0x70>)
 80021de:	2500      	movs	r5, #0
 80021e0:	f842 5023 	str.w	r5, [r2, r3, lsl #2]
 80021e4:	e7ef      	b.n	80021c6 <UART_get_next_byte+0x4a>
		return 0;
 80021e6:	2000      	movs	r0, #0
 80021e8:	e7f0      	b.n	80021cc <UART_get_next_byte+0x50>
 80021ea:	bf00      	nop
 80021ec:	20000d14 	.word	0x20000d14
 80021f0:	20000d20 	.word	0x20000d20
 80021f4:	20000b94 	.word	0x20000b94
 80021f8:	0800b108 	.word	0x0800b108
 80021fc:	e000e100 	.word	0xe000e100
 8002200:	20000d2c 	.word	0x20000d2c
 8002204:	0800b0e4 	.word	0x0800b0e4
 8002208:	0800b0a8 	.word	0x0800b0a8

0800220c <UART_putc>:
 * @func 	void UART_putc(UART_HandleTypeDef * UART_Handle, char c)
 * @param	c : le caractere a envoyer
 * @param	USARTx : USART1, USART2 ou USART6
 */
void UART_putc(uart_id_e uart_id, uint8_t c)
{
 800220c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800220e:	b083      	sub	sp, #12
 8002210:	f88d 1007 	strb.w	r1, [sp, #7]
	HAL_StatusTypeDef state;
	assert(uart_id < UART_ID_NB);
 8002214:	2802      	cmp	r0, #2
 8002216:	d81e      	bhi.n	8002256 <UART_putc+0x4a>
 8002218:	4607      	mov	r7, r0
	if(uart_initialized[uart_id])
 800221a:	4b13      	ldr	r3, [pc, #76]	; (8002268 <UART_putc+0x5c>)
 800221c:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8002220:	b1bb      	cbz	r3, 8002252 <UART_putc+0x46>
	{
		do
		{
			NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 8002222:	4b12      	ldr	r3, [pc, #72]	; (800226c <UART_putc+0x60>)
 8002224:	57dc      	ldrsb	r4, [r3, r7]
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8002226:	f004 051f 	and.w	r5, r4, #31
 800222a:	0964      	lsrs	r4, r4, #5
 800222c:	2201      	movs	r2, #1
 800222e:	fa02 f505 	lsl.w	r5, r2, r5
 8002232:	4e0f      	ldr	r6, [pc, #60]	; (8002270 <UART_putc+0x64>)
 8002234:	f104 0320 	add.w	r3, r4, #32
 8002238:	f846 5023 	str.w	r5, [r6, r3, lsl #2]
			state = HAL_UART_Transmit_IT(&UART_HandleStructure[uart_id], &c, 1);
 800223c:	f10d 0107 	add.w	r1, sp, #7
 8002240:	480c      	ldr	r0, [pc, #48]	; (8002274 <UART_putc+0x68>)
 8002242:	eb00 1087 	add.w	r0, r0, r7, lsl #6
 8002246:	f002 fbea 	bl	8004a1e <HAL_UART_Transmit_IT>
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800224a:	f846 5024 	str.w	r5, [r6, r4, lsl #2]
			NVIC_EnableIRQ(nvic_irq_array[uart_id]);
		}while(state == HAL_BUSY);
 800224e:	2802      	cmp	r0, #2
 8002250:	d0e7      	beq.n	8002222 <UART_putc+0x16>
	}
}
 8002252:	b003      	add	sp, #12
 8002254:	bdf0      	pop	{r4, r5, r6, r7, pc}
	assert(uart_id < UART_ID_NB);
 8002256:	4a08      	ldr	r2, [pc, #32]	; (8002278 <UART_putc+0x6c>)
 8002258:	f240 113d 	movw	r1, #317	; 0x13d
 800225c:	4807      	ldr	r0, [pc, #28]	; (800227c <UART_putc+0x70>)
 800225e:	f002 ffa1 	bl	80051a4 <printf>
 8002262:	f7ff fee1 	bl	8002028 <NVIC_SystemReset>
 8002266:	bf00      	nop
 8002268:	20000d30 	.word	0x20000d30
 800226c:	0800b108 	.word	0x0800b108
 8002270:	e000e100 	.word	0xe000e100
 8002274:	20000ad4 	.word	0x20000ad4
 8002278:	0800b0e4 	.word	0x0800b0e4
 800227c:	0800b0a8 	.word	0x0800b0a8

08002280 <UART_impolite_force_puts_on_uart>:

//ecriture impolie force bloquante sur l'UART ( utiliser en IT, en cas d'extrme recours)
void UART_impolite_force_puts_on_uart(uart_id_e uart_id, uint8_t * str, uint32_t len)
{
	uint32_t i;
	if(uart_initialized[uart_id])
 8002280:	4b0a      	ldr	r3, [pc, #40]	; (80022ac <UART_impolite_force_puts_on_uart+0x2c>)
 8002282:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8002286:	b183      	cbz	r3, 80022aa <UART_impolite_force_puts_on_uart+0x2a>
	{
		USART_TypeDef * pusart;
		pusart = UART_HandleStructure[uart_id].Instance;
 8002288:	0180      	lsls	r0, r0, #6
 800228a:	4b09      	ldr	r3, [pc, #36]	; (80022b0 <UART_impolite_force_puts_on_uart+0x30>)
 800228c:	5818      	ldr	r0, [r3, r0]
		for(i=0; i<len; i++)
 800228e:	f04f 0c00 	mov.w	ip, #0
 8002292:	e008      	b.n	80022a6 <UART_impolite_force_puts_on_uart+0x26>
		{
			while(!(pusart->SR & USART_FLAG_TXE));
 8002294:	6803      	ldr	r3, [r0, #0]
 8002296:	f013 0f80 	tst.w	r3, #128	; 0x80
 800229a:	d0fb      	beq.n	8002294 <UART_impolite_force_puts_on_uart+0x14>
			pusart->DR = str[i];
 800229c:	f811 300c 	ldrb.w	r3, [r1, ip]
 80022a0:	6043      	str	r3, [r0, #4]
		for(i=0; i<len; i++)
 80022a2:	f10c 0c01 	add.w	ip, ip, #1
 80022a6:	4594      	cmp	ip, r2
 80022a8:	d3f4      	bcc.n	8002294 <UART_impolite_force_puts_on_uart+0x14>
		}
	}
}
 80022aa:	4770      	bx	lr
 80022ac:	20000d30 	.word	0x20000d30
 80022b0:	20000ad4 	.word	0x20000ad4

080022b4 <USART1_IRQHandler>:
}

/////////////////  ROUTINES D'INTERRUPTION  //////////////////////////////

void USART1_IRQHandler(void)
{
 80022b4:	b508      	push	{r3, lr}
	HAL_UART_IRQHandler(&UART_HandleStructure[UART1_ID]);
 80022b6:	4802      	ldr	r0, [pc, #8]	; (80022c0 <USART1_IRQHandler+0xc>)
 80022b8:	f002 fc66 	bl	8004b88 <HAL_UART_IRQHandler>
}
 80022bc:	bd08      	pop	{r3, pc}
 80022be:	bf00      	nop
 80022c0:	20000ad4 	.word	0x20000ad4

080022c4 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 80022c4:	b508      	push	{r3, lr}
	HAL_UART_IRQHandler(&UART_HandleStructure[UART2_ID]);
 80022c6:	4802      	ldr	r0, [pc, #8]	; (80022d0 <USART2_IRQHandler+0xc>)
 80022c8:	f002 fc5e 	bl	8004b88 <HAL_UART_IRQHandler>
}
 80022cc:	bd08      	pop	{r3, pc}
 80022ce:	bf00      	nop
 80022d0:	20000b14 	.word	0x20000b14

080022d4 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 80022d4:	b508      	push	{r3, lr}
	HAL_UART_IRQHandler(&UART_HandleStructure[UART3_ID]);
 80022d6:	4802      	ldr	r0, [pc, #8]	; (80022e0 <USART3_IRQHandler+0xc>)
 80022d8:	f002 fc56 	bl	8004b88 <HAL_UART_IRQHandler>
}
 80022dc:	bd08      	pop	{r3, pc}
 80022de:	bf00      	nop
 80022e0:	20000b54 	.word	0x20000b54

080022e4 <HAL_UART_RxCpltCallback>:
 * @post	La rception en IT du prochain octet est r-active.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
	uint8_t uart_id;
	if(huart->Instance == USART1)		uart_id = UART1_ID;
 80022e4:	6803      	ldr	r3, [r0, #0]
 80022e6:	4a16      	ldr	r2, [pc, #88]	; (8002340 <HAL_UART_RxCpltCallback+0x5c>)
 80022e8:	4293      	cmp	r3, r2
 80022ea:	d024      	beq.n	8002336 <HAL_UART_RxCpltCallback+0x52>
	else if(huart->Instance == USART2)	uart_id = UART2_ID;
 80022ec:	f5a2 4274 	sub.w	r2, r2, #62464	; 0xf400
 80022f0:	4293      	cmp	r3, r2
 80022f2:	d022      	beq.n	800233a <HAL_UART_RxCpltCallback+0x56>
	else if(huart->Instance == USART3)	uart_id = UART3_ID;
 80022f4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80022f8:	4293      	cmp	r3, r2
 80022fa:	d000      	beq.n	80022fe <HAL_UART_RxCpltCallback+0x1a>
 80022fc:	4770      	bx	lr
 80022fe:	2302      	movs	r3, #2
{
 8002300:	b510      	push	{r4, lr}
	else return;

	buffer_rx_data_ready[uart_id] = TRUE;	//Le buffer n'est pas (ou plus) vide.
 8002302:	2201      	movs	r2, #1
 8002304:	490f      	ldr	r1, [pc, #60]	; (8002344 <HAL_UART_RxCpltCallback+0x60>)
 8002306:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	buffer_rx_write_index[uart_id] = (uint8_t)((buffer_rx_write_index[uart_id] + 1) % BUFFER_RX_SIZE);						//Dplacement pointeur en criture
 800230a:	4c0f      	ldr	r4, [pc, #60]	; (8002348 <HAL_UART_RxCpltCallback+0x64>)
 800230c:	5ce1      	ldrb	r1, [r4, r3]
 800230e:	4411      	add	r1, r2
 8002310:	4248      	negs	r0, r1
 8002312:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 8002316:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800231a:	bf58      	it	pl
 800231c:	4241      	negpl	r1, r0
 800231e:	b2c9      	uxtb	r1, r1
 8002320:	54e1      	strb	r1, [r4, r3]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Ractivation de la rception d'un caractre
 8002322:	eb01 11c3 	add.w	r1, r1, r3, lsl #7
 8002326:	4809      	ldr	r0, [pc, #36]	; (800234c <HAL_UART_RxCpltCallback+0x68>)
 8002328:	4401      	add	r1, r0
 800232a:	4809      	ldr	r0, [pc, #36]	; (8002350 <HAL_UART_RxCpltCallback+0x6c>)
 800232c:	eb00 1083 	add.w	r0, r0, r3, lsl #6
 8002330:	f002 fb9c 	bl	8004a6c <HAL_UART_Receive_IT>
}
 8002334:	bd10      	pop	{r4, pc}
	if(huart->Instance == USART1)		uart_id = UART1_ID;
 8002336:	2300      	movs	r3, #0
 8002338:	e7e2      	b.n	8002300 <HAL_UART_RxCpltCallback+0x1c>
	else if(huart->Instance == USART2)	uart_id = UART2_ID;
 800233a:	2301      	movs	r3, #1
 800233c:	e7e0      	b.n	8002300 <HAL_UART_RxCpltCallback+0x1c>
 800233e:	bf00      	nop
 8002340:	40013800 	.word	0x40013800
 8002344:	20000d14 	.word	0x20000d14
 8002348:	20000d2c 	.word	0x20000d2c
 800234c:	20000b94 	.word	0x20000b94
 8002350:	20000ad4 	.word	0x20000ad4

08002354 <HAL_UART_MspInit>:
 * @brief	Cette fonction est appele par la fonction d'initialisation HAL_UART_Init().
 * 			Selon le numro de l'UART, on y defini la configuration des broches correspondantes (voir la doc)
 * @param	huart: uart handler utilis
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8002354:	b570      	push	{r4, r5, r6, lr}
 8002356:	b08a      	sub	sp, #40	; 0x28

	if(huart->Instance == USART1)
 8002358:	6803      	ldr	r3, [r0, #0]
 800235a:	4a44      	ldr	r2, [pc, #272]	; (800246c <HAL_UART_MspInit+0x118>)
 800235c:	4293      	cmp	r3, r2
 800235e:	d007      	beq.n	8002370 <HAL_UART_MspInit+0x1c>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
			__HAL_AFIO_REMAP_USART1_ENABLE();
		#endif
		__HAL_RCC_USART1_CLK_ENABLE();		//Horloge du peripherique UART
	}
	else if(huart->Instance == USART2)
 8002360:	4a43      	ldr	r2, [pc, #268]	; (8002470 <HAL_UART_MspInit+0x11c>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d038      	beq.n	80023d8 <HAL_UART_MspInit+0x84>
			BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_6, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
			__HAL_AFIO_REMAP_USART2_ENABLE()
		#endif
		__HAL_RCC_USART2_CLK_ENABLE();		//Horloge du peripherique UART
	}
	else if(huart->Instance == USART3)
 8002366:	4a43      	ldr	r2, [pc, #268]	; (8002474 <HAL_UART_MspInit+0x120>)
 8002368:	4293      	cmp	r3, r2
 800236a:	d059      	beq.n	8002420 <HAL_UART_MspInit+0xcc>
			BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_9, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
			__HAL_AFIO_REMAP_USART3_ENABLE();
		#endif
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
	}
}
 800236c:	b00a      	add	sp, #40	; 0x28
 800236e:	bd70      	pop	{r4, r5, r6, pc}
			__HAL_RCC_AFIO_CLK_ENABLE();
 8002370:	4c41      	ldr	r4, [pc, #260]	; (8002478 <HAL_UART_MspInit+0x124>)
 8002372:	69a3      	ldr	r3, [r4, #24]
 8002374:	f043 0301 	orr.w	r3, r3, #1
 8002378:	61a3      	str	r3, [r4, #24]
 800237a:	69a3      	ldr	r3, [r4, #24]
 800237c:	f003 0301 	and.w	r3, r3, #1
 8002380:	9303      	str	r3, [sp, #12]
 8002382:	9b03      	ldr	r3, [sp, #12]
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 8002384:	69a3      	ldr	r3, [r4, #24]
 8002386:	f043 0308 	orr.w	r3, r3, #8
 800238a:	61a3      	str	r3, [r4, #24]
 800238c:	69a3      	ldr	r3, [r4, #24]
 800238e:	f003 0308 	and.w	r3, r3, #8
 8002392:	9304      	str	r3, [sp, #16]
 8002394:	9b04      	ldr	r3, [sp, #16]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
 8002396:	4d39      	ldr	r5, [pc, #228]	; (800247c <HAL_UART_MspInit+0x128>)
 8002398:	2603      	movs	r6, #3
 800239a:	9600      	str	r6, [sp, #0]
 800239c:	2301      	movs	r3, #1
 800239e:	2202      	movs	r2, #2
 80023a0:	2140      	movs	r1, #64	; 0x40
 80023a2:	4628      	mov	r0, r5
 80023a4:	f7ff f9ec 	bl	8001780 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 80023a8:	9600      	str	r6, [sp, #0]
 80023aa:	2301      	movs	r3, #1
 80023ac:	2200      	movs	r2, #0
 80023ae:	2180      	movs	r1, #128	; 0x80
 80023b0:	4628      	mov	r0, r5
 80023b2:	f7ff f9e5 	bl	8001780 <BSP_GPIO_PinCfg>
			__HAL_AFIO_REMAP_USART1_ENABLE();
 80023b6:	4a32      	ldr	r2, [pc, #200]	; (8002480 <HAL_UART_MspInit+0x12c>)
 80023b8:	6853      	ldr	r3, [r2, #4]
 80023ba:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80023be:	f043 0304 	orr.w	r3, r3, #4
 80023c2:	6053      	str	r3, [r2, #4]
		__HAL_RCC_USART1_CLK_ENABLE();		//Horloge du peripherique UART
 80023c4:	69a3      	ldr	r3, [r4, #24]
 80023c6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80023ca:	61a3      	str	r3, [r4, #24]
 80023cc:	69a3      	ldr	r3, [r4, #24]
 80023ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80023d2:	9305      	str	r3, [sp, #20]
 80023d4:	9b05      	ldr	r3, [sp, #20]
 80023d6:	e7c9      	b.n	800236c <HAL_UART_MspInit+0x18>
			__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 80023d8:	4c27      	ldr	r4, [pc, #156]	; (8002478 <HAL_UART_MspInit+0x124>)
 80023da:	69a3      	ldr	r3, [r4, #24]
 80023dc:	f043 0304 	orr.w	r3, r3, #4
 80023e0:	61a3      	str	r3, [r4, #24]
 80023e2:	69a3      	ldr	r3, [r4, #24]
 80023e4:	f003 0304 	and.w	r3, r3, #4
 80023e8:	9306      	str	r3, [sp, #24]
 80023ea:	9b06      	ldr	r3, [sp, #24]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_2, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 80023ec:	4d25      	ldr	r5, [pc, #148]	; (8002484 <HAL_UART_MspInit+0x130>)
 80023ee:	2603      	movs	r6, #3
 80023f0:	9600      	str	r6, [sp, #0]
 80023f2:	2301      	movs	r3, #1
 80023f4:	2202      	movs	r2, #2
 80023f6:	2104      	movs	r1, #4
 80023f8:	4628      	mov	r0, r5
 80023fa:	f7ff f9c1 	bl	8001780 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_3, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 80023fe:	9600      	str	r6, [sp, #0]
 8002400:	2301      	movs	r3, #1
 8002402:	2200      	movs	r2, #0
 8002404:	2108      	movs	r1, #8
 8002406:	4628      	mov	r0, r5
 8002408:	f7ff f9ba 	bl	8001780 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART2_CLK_ENABLE();		//Horloge du peripherique UART
 800240c:	69e3      	ldr	r3, [r4, #28]
 800240e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002412:	61e3      	str	r3, [r4, #28]
 8002414:	69e3      	ldr	r3, [r4, #28]
 8002416:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800241a:	9307      	str	r3, [sp, #28]
 800241c:	9b07      	ldr	r3, [sp, #28]
 800241e:	e7a5      	b.n	800236c <HAL_UART_MspInit+0x18>
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 8002420:	4c15      	ldr	r4, [pc, #84]	; (8002478 <HAL_UART_MspInit+0x124>)
 8002422:	69a3      	ldr	r3, [r4, #24]
 8002424:	f043 0308 	orr.w	r3, r3, #8
 8002428:	61a3      	str	r3, [r4, #24]
 800242a:	69a3      	ldr	r3, [r4, #24]
 800242c:	f003 0308 	and.w	r3, r3, #8
 8002430:	9308      	str	r3, [sp, #32]
 8002432:	9b08      	ldr	r3, [sp, #32]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 8002434:	4d11      	ldr	r5, [pc, #68]	; (800247c <HAL_UART_MspInit+0x128>)
 8002436:	2603      	movs	r6, #3
 8002438:	9600      	str	r6, [sp, #0]
 800243a:	2301      	movs	r3, #1
 800243c:	2202      	movs	r2, #2
 800243e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002442:	4628      	mov	r0, r5
 8002444:	f7ff f99c 	bl	8001780 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_11, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8002448:	9600      	str	r6, [sp, #0]
 800244a:	2301      	movs	r3, #1
 800244c:	2200      	movs	r2, #0
 800244e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002452:	4628      	mov	r0, r5
 8002454:	f7ff f994 	bl	8001780 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
 8002458:	69e3      	ldr	r3, [r4, #28]
 800245a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800245e:	61e3      	str	r3, [r4, #28]
 8002460:	69e3      	ldr	r3, [r4, #28]
 8002462:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002466:	9309      	str	r3, [sp, #36]	; 0x24
 8002468:	9b09      	ldr	r3, [sp, #36]	; 0x24
}
 800246a:	e77f      	b.n	800236c <HAL_UART_MspInit+0x18>
 800246c:	40013800 	.word	0x40013800
 8002470:	40004400 	.word	0x40004400
 8002474:	40004800 	.word	0x40004800
 8002478:	40021000 	.word	0x40021000
 800247c:	40010c00 	.word	0x40010c00
 8002480:	40010000 	.word	0x40010000
 8002484:	40010800 	.word	0x40010800

08002488 <HAL_UART_ErrorCallback>:
 * @brief	Function called when the uart throws an error
 * @param	huart handler used to throw errors
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
    if (huart->ErrorCode == HAL_UART_ERROR_ORE){
 8002488:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800248a:	2b08      	cmp	r3, #8
 800248c:	d000      	beq.n	8002490 <HAL_UART_ErrorCallback+0x8>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
        // set the correct state, so that the UART_RX_IT works correctly
        huart->RxState = HAL_UART_STATE_BUSY_RX;
    }

}
 800248e:	4770      	bx	lr
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002490:	2300      	movs	r3, #0
 8002492:	63c3      	str	r3, [r0, #60]	; 0x3c
        huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002494:	2322      	movs	r3, #34	; 0x22
 8002496:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
}
 800249a:	e7f8      	b.n	800248e <HAL_UART_ErrorCallback+0x6>

0800249c <WWDG_IRQHandler>:
	dump_printf(msg, "SysTick");
	while(1);
}

__weak void WWDG_IRQHandler(void)
{
 800249c:	b508      	push	{r3, lr}
	dump_printf(msg, "WWDG");
 800249e:	4903      	ldr	r1, [pc, #12]	; (80024ac <WWDG_IRQHandler+0x10>)
 80024a0:	4b03      	ldr	r3, [pc, #12]	; (80024b0 <WWDG_IRQHandler+0x14>)
 80024a2:	6818      	ldr	r0, [r3, #0]
 80024a4:	f7ff fbaa 	bl	8001bfc <dump_printf>
	while(1);
 80024a8:	e7fe      	b.n	80024a8 <WWDG_IRQHandler+0xc>
 80024aa:	bf00      	nop
 80024ac:	0800b10c 	.word	0x0800b10c
 80024b0:	20000008 	.word	0x20000008

080024b4 <PVD_IRQHandler>:
}

__weak void PVD_IRQHandler(void)
{
 80024b4:	b508      	push	{r3, lr}
	dump_printf(msg, "PVD");
 80024b6:	4903      	ldr	r1, [pc, #12]	; (80024c4 <PVD_IRQHandler+0x10>)
 80024b8:	4b03      	ldr	r3, [pc, #12]	; (80024c8 <PVD_IRQHandler+0x14>)
 80024ba:	6818      	ldr	r0, [r3, #0]
 80024bc:	f7ff fb9e 	bl	8001bfc <dump_printf>
	while(1);
 80024c0:	e7fe      	b.n	80024c0 <PVD_IRQHandler+0xc>
 80024c2:	bf00      	nop
 80024c4:	0800b114 	.word	0x0800b114
 80024c8:	20000008 	.word	0x20000008

080024cc <TAMPER_IRQHandler>:
}

__weak void TAMPER_IRQHandler(void)
{
 80024cc:	b508      	push	{r3, lr}
	dump_printf(msg, "TAMPER");
 80024ce:	4903      	ldr	r1, [pc, #12]	; (80024dc <TAMPER_IRQHandler+0x10>)
 80024d0:	4b03      	ldr	r3, [pc, #12]	; (80024e0 <TAMPER_IRQHandler+0x14>)
 80024d2:	6818      	ldr	r0, [r3, #0]
 80024d4:	f7ff fb92 	bl	8001bfc <dump_printf>
	while(1);
 80024d8:	e7fe      	b.n	80024d8 <TAMPER_IRQHandler+0xc>
 80024da:	bf00      	nop
 80024dc:	0800b118 	.word	0x0800b118
 80024e0:	20000008 	.word	0x20000008

080024e4 <RTC_IRQHandler>:
}

__weak void RTC_IRQHandler(void)
{
 80024e4:	b508      	push	{r3, lr}
	dump_printf(msg, "RTC");
 80024e6:	4903      	ldr	r1, [pc, #12]	; (80024f4 <RTC_IRQHandler+0x10>)
 80024e8:	4b03      	ldr	r3, [pc, #12]	; (80024f8 <RTC_IRQHandler+0x14>)
 80024ea:	6818      	ldr	r0, [r3, #0]
 80024ec:	f7ff fb86 	bl	8001bfc <dump_printf>
	while(1);
 80024f0:	e7fe      	b.n	80024f0 <RTC_IRQHandler+0xc>
 80024f2:	bf00      	nop
 80024f4:	0800b120 	.word	0x0800b120
 80024f8:	20000008 	.word	0x20000008

080024fc <FLASH_IRQHandler>:
}

__weak void FLASH_IRQHandler(void)
{
 80024fc:	b508      	push	{r3, lr}
	dump_printf(msg, "FLASH");
 80024fe:	4903      	ldr	r1, [pc, #12]	; (800250c <FLASH_IRQHandler+0x10>)
 8002500:	4b03      	ldr	r3, [pc, #12]	; (8002510 <FLASH_IRQHandler+0x14>)
 8002502:	6818      	ldr	r0, [r3, #0]
 8002504:	f7ff fb7a 	bl	8001bfc <dump_printf>
	while(1);
 8002508:	e7fe      	b.n	8002508 <FLASH_IRQHandler+0xc>
 800250a:	bf00      	nop
 800250c:	0800b124 	.word	0x0800b124
 8002510:	20000008 	.word	0x20000008

08002514 <RCC_IRQHandler>:
}

__weak void RCC_IRQHandler(void)
{
 8002514:	b508      	push	{r3, lr}
	dump_printf(msg, "RCC");
 8002516:	4903      	ldr	r1, [pc, #12]	; (8002524 <RCC_IRQHandler+0x10>)
 8002518:	4b03      	ldr	r3, [pc, #12]	; (8002528 <RCC_IRQHandler+0x14>)
 800251a:	6818      	ldr	r0, [r3, #0]
 800251c:	f7ff fb6e 	bl	8001bfc <dump_printf>
	while(1);
 8002520:	e7fe      	b.n	8002520 <RCC_IRQHandler+0xc>
 8002522:	bf00      	nop
 8002524:	0800b12c 	.word	0x0800b12c
 8002528:	20000008 	.word	0x20000008

0800252c <EXTI0_IRQHandler>:
}

__weak void EXTI0_IRQHandler(void)
{
 800252c:	b508      	push	{r3, lr}
	dump_printf(msg, "EXTI0");
 800252e:	4903      	ldr	r1, [pc, #12]	; (800253c <EXTI0_IRQHandler+0x10>)
 8002530:	4b03      	ldr	r3, [pc, #12]	; (8002540 <EXTI0_IRQHandler+0x14>)
 8002532:	6818      	ldr	r0, [r3, #0]
 8002534:	f7ff fb62 	bl	8001bfc <dump_printf>
	while(1);
 8002538:	e7fe      	b.n	8002538 <EXTI0_IRQHandler+0xc>
 800253a:	bf00      	nop
 800253c:	0800b130 	.word	0x0800b130
 8002540:	20000008 	.word	0x20000008

08002544 <EXTI1_IRQHandler>:
}

__weak void EXTI1_IRQHandler(void)
{
 8002544:	b508      	push	{r3, lr}
	dump_printf(msg, "EXTI1");
 8002546:	4903      	ldr	r1, [pc, #12]	; (8002554 <EXTI1_IRQHandler+0x10>)
 8002548:	4b03      	ldr	r3, [pc, #12]	; (8002558 <EXTI1_IRQHandler+0x14>)
 800254a:	6818      	ldr	r0, [r3, #0]
 800254c:	f7ff fb56 	bl	8001bfc <dump_printf>
	while(1);
 8002550:	e7fe      	b.n	8002550 <EXTI1_IRQHandler+0xc>
 8002552:	bf00      	nop
 8002554:	0800b138 	.word	0x0800b138
 8002558:	20000008 	.word	0x20000008

0800255c <EXTI2_IRQHandler>:
}

__weak void EXTI2_IRQHandler(void)
{
 800255c:	b508      	push	{r3, lr}
	dump_printf(msg, "EXTI2");
 800255e:	4903      	ldr	r1, [pc, #12]	; (800256c <EXTI2_IRQHandler+0x10>)
 8002560:	4b03      	ldr	r3, [pc, #12]	; (8002570 <EXTI2_IRQHandler+0x14>)
 8002562:	6818      	ldr	r0, [r3, #0]
 8002564:	f7ff fb4a 	bl	8001bfc <dump_printf>
	while(1);
 8002568:	e7fe      	b.n	8002568 <EXTI2_IRQHandler+0xc>
 800256a:	bf00      	nop
 800256c:	0800b140 	.word	0x0800b140
 8002570:	20000008 	.word	0x20000008

08002574 <EXTI3_IRQHandler>:
}

__weak void EXTI3_IRQHandler(void)
{
 8002574:	b508      	push	{r3, lr}
	dump_printf(msg, "EXTI3");
 8002576:	4903      	ldr	r1, [pc, #12]	; (8002584 <EXTI3_IRQHandler+0x10>)
 8002578:	4b03      	ldr	r3, [pc, #12]	; (8002588 <EXTI3_IRQHandler+0x14>)
 800257a:	6818      	ldr	r0, [r3, #0]
 800257c:	f7ff fb3e 	bl	8001bfc <dump_printf>
	while(1);
 8002580:	e7fe      	b.n	8002580 <EXTI3_IRQHandler+0xc>
 8002582:	bf00      	nop
 8002584:	0800b148 	.word	0x0800b148
 8002588:	20000008 	.word	0x20000008

0800258c <EXTI4_IRQHandler>:
}

__weak void EXTI4_IRQHandler(void)
{
 800258c:	b508      	push	{r3, lr}
	dump_printf(msg, "EXTI4");
 800258e:	4903      	ldr	r1, [pc, #12]	; (800259c <EXTI4_IRQHandler+0x10>)
 8002590:	4b03      	ldr	r3, [pc, #12]	; (80025a0 <EXTI4_IRQHandler+0x14>)
 8002592:	6818      	ldr	r0, [r3, #0]
 8002594:	f7ff fb32 	bl	8001bfc <dump_printf>
	while(1);
 8002598:	e7fe      	b.n	8002598 <EXTI4_IRQHandler+0xc>
 800259a:	bf00      	nop
 800259c:	0800b150 	.word	0x0800b150
 80025a0:	20000008 	.word	0x20000008

080025a4 <DMA1_Channel2_IRQHandler>:
	dump_printf(msg, "DMA1_Channel1");
	while(1);
}

__weak void DMA1_Channel2_IRQHandler(void)
{
 80025a4:	b508      	push	{r3, lr}
	dump_printf(msg, "DMA1_Channel2");
 80025a6:	4903      	ldr	r1, [pc, #12]	; (80025b4 <DMA1_Channel2_IRQHandler+0x10>)
 80025a8:	4b03      	ldr	r3, [pc, #12]	; (80025b8 <DMA1_Channel2_IRQHandler+0x14>)
 80025aa:	6818      	ldr	r0, [r3, #0]
 80025ac:	f7ff fb26 	bl	8001bfc <dump_printf>
	while(1);
 80025b0:	e7fe      	b.n	80025b0 <DMA1_Channel2_IRQHandler+0xc>
 80025b2:	bf00      	nop
 80025b4:	0800b158 	.word	0x0800b158
 80025b8:	20000008 	.word	0x20000008

080025bc <DMA1_Channel3_IRQHandler>:
}

__weak void DMA1_Channel3_IRQHandler(void)
{
 80025bc:	b508      	push	{r3, lr}
	dump_printf(msg, "DMA1_Channel3");
 80025be:	4903      	ldr	r1, [pc, #12]	; (80025cc <DMA1_Channel3_IRQHandler+0x10>)
 80025c0:	4b03      	ldr	r3, [pc, #12]	; (80025d0 <DMA1_Channel3_IRQHandler+0x14>)
 80025c2:	6818      	ldr	r0, [r3, #0]
 80025c4:	f7ff fb1a 	bl	8001bfc <dump_printf>
	while(1);
 80025c8:	e7fe      	b.n	80025c8 <DMA1_Channel3_IRQHandler+0xc>
 80025ca:	bf00      	nop
 80025cc:	0800b168 	.word	0x0800b168
 80025d0:	20000008 	.word	0x20000008

080025d4 <DMA1_Channel4_IRQHandler>:
}

__weak void DMA1_Channel4_IRQHandler(void)
{
 80025d4:	b508      	push	{r3, lr}
	dump_printf(msg, "DMA1_Channel4");
 80025d6:	4903      	ldr	r1, [pc, #12]	; (80025e4 <DMA1_Channel4_IRQHandler+0x10>)
 80025d8:	4b03      	ldr	r3, [pc, #12]	; (80025e8 <DMA1_Channel4_IRQHandler+0x14>)
 80025da:	6818      	ldr	r0, [r3, #0]
 80025dc:	f7ff fb0e 	bl	8001bfc <dump_printf>
	while(1);
 80025e0:	e7fe      	b.n	80025e0 <DMA1_Channel4_IRQHandler+0xc>
 80025e2:	bf00      	nop
 80025e4:	0800b178 	.word	0x0800b178
 80025e8:	20000008 	.word	0x20000008

080025ec <DMA1_Channel5_IRQHandler>:
}

__weak void DMA1_Channel5_IRQHandler(void)
{
 80025ec:	b508      	push	{r3, lr}
	dump_printf(msg, "DMA1_Channel5");
 80025ee:	4903      	ldr	r1, [pc, #12]	; (80025fc <DMA1_Channel5_IRQHandler+0x10>)
 80025f0:	4b03      	ldr	r3, [pc, #12]	; (8002600 <DMA1_Channel5_IRQHandler+0x14>)
 80025f2:	6818      	ldr	r0, [r3, #0]
 80025f4:	f7ff fb02 	bl	8001bfc <dump_printf>
	while(1);
 80025f8:	e7fe      	b.n	80025f8 <DMA1_Channel5_IRQHandler+0xc>
 80025fa:	bf00      	nop
 80025fc:	0800b188 	.word	0x0800b188
 8002600:	20000008 	.word	0x20000008

08002604 <DMA1_Channel6_IRQHandler>:
}

__weak void DMA1_Channel6_IRQHandler(void)
{
 8002604:	b508      	push	{r3, lr}
	dump_printf(msg, "DMA1_Channel6");
 8002606:	4903      	ldr	r1, [pc, #12]	; (8002614 <DMA1_Channel6_IRQHandler+0x10>)
 8002608:	4b03      	ldr	r3, [pc, #12]	; (8002618 <DMA1_Channel6_IRQHandler+0x14>)
 800260a:	6818      	ldr	r0, [r3, #0]
 800260c:	f7ff faf6 	bl	8001bfc <dump_printf>
	while(1);
 8002610:	e7fe      	b.n	8002610 <DMA1_Channel6_IRQHandler+0xc>
 8002612:	bf00      	nop
 8002614:	0800b198 	.word	0x0800b198
 8002618:	20000008 	.word	0x20000008

0800261c <DMA1_Channel7_IRQHandler>:
}

__weak void DMA1_Channel7_IRQHandler(void)
{
 800261c:	b508      	push	{r3, lr}
	dump_printf(msg, "DMA1_Channel7");
 800261e:	4903      	ldr	r1, [pc, #12]	; (800262c <DMA1_Channel7_IRQHandler+0x10>)
 8002620:	4b03      	ldr	r3, [pc, #12]	; (8002630 <DMA1_Channel7_IRQHandler+0x14>)
 8002622:	6818      	ldr	r0, [r3, #0]
 8002624:	f7ff faea 	bl	8001bfc <dump_printf>
	while(1);
 8002628:	e7fe      	b.n	8002628 <DMA1_Channel7_IRQHandler+0xc>
 800262a:	bf00      	nop
 800262c:	0800b1a8 	.word	0x0800b1a8
 8002630:	20000008 	.word	0x20000008

08002634 <ADC1_2_IRQHandler>:
}

__weak void ADC1_2_IRQHandler(void)
{
 8002634:	b508      	push	{r3, lr}
	dump_printf(msg, "ADC1_2");
 8002636:	4903      	ldr	r1, [pc, #12]	; (8002644 <ADC1_2_IRQHandler+0x10>)
 8002638:	4b03      	ldr	r3, [pc, #12]	; (8002648 <ADC1_2_IRQHandler+0x14>)
 800263a:	6818      	ldr	r0, [r3, #0]
 800263c:	f7ff fade 	bl	8001bfc <dump_printf>
	while(1);
 8002640:	e7fe      	b.n	8002640 <ADC1_2_IRQHandler+0xc>
 8002642:	bf00      	nop
 8002644:	0800b1b8 	.word	0x0800b1b8
 8002648:	20000008 	.word	0x20000008

0800264c <USB_HP_CAN1_TX_IRQHandler>:
}

__weak void USB_HP_CAN1_TX_IRQHandler(void)
{
 800264c:	b508      	push	{r3, lr}
	dump_printf(msg, "USB_HP_CAN1_TX");
 800264e:	4903      	ldr	r1, [pc, #12]	; (800265c <USB_HP_CAN1_TX_IRQHandler+0x10>)
 8002650:	4b03      	ldr	r3, [pc, #12]	; (8002660 <USB_HP_CAN1_TX_IRQHandler+0x14>)
 8002652:	6818      	ldr	r0, [r3, #0]
 8002654:	f7ff fad2 	bl	8001bfc <dump_printf>
	while(1);
 8002658:	e7fe      	b.n	8002658 <USB_HP_CAN1_TX_IRQHandler+0xc>
 800265a:	bf00      	nop
 800265c:	0800b1c0 	.word	0x0800b1c0
 8002660:	20000008 	.word	0x20000008

08002664 <USB_LP_CAN1_RX0_IRQHandler>:
}

__weak void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8002664:	b508      	push	{r3, lr}
	dump_printf(msg, "USB_LP_CAN1_RX0");
 8002666:	4903      	ldr	r1, [pc, #12]	; (8002674 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8002668:	4b03      	ldr	r3, [pc, #12]	; (8002678 <USB_LP_CAN1_RX0_IRQHandler+0x14>)
 800266a:	6818      	ldr	r0, [r3, #0]
 800266c:	f7ff fac6 	bl	8001bfc <dump_printf>
	while(1);
 8002670:	e7fe      	b.n	8002670 <USB_LP_CAN1_RX0_IRQHandler+0xc>
 8002672:	bf00      	nop
 8002674:	0800b1d0 	.word	0x0800b1d0
 8002678:	20000008 	.word	0x20000008

0800267c <CAN1_RX1_IRQHandler>:
}

__weak void CAN1_RX1_IRQHandler(void)
{
 800267c:	b508      	push	{r3, lr}
	dump_printf(msg, "CAN1_RX1");
 800267e:	4903      	ldr	r1, [pc, #12]	; (800268c <CAN1_RX1_IRQHandler+0x10>)
 8002680:	4b03      	ldr	r3, [pc, #12]	; (8002690 <CAN1_RX1_IRQHandler+0x14>)
 8002682:	6818      	ldr	r0, [r3, #0]
 8002684:	f7ff faba 	bl	8001bfc <dump_printf>
	while(1);
 8002688:	e7fe      	b.n	8002688 <CAN1_RX1_IRQHandler+0xc>
 800268a:	bf00      	nop
 800268c:	0800b1e0 	.word	0x0800b1e0
 8002690:	20000008 	.word	0x20000008

08002694 <CAN1_SCE_IRQHandler>:
}

__weak void CAN1_SCE_IRQHandler(void)
{
 8002694:	b508      	push	{r3, lr}
	dump_printf(msg, "CAN1_SCE");
 8002696:	4903      	ldr	r1, [pc, #12]	; (80026a4 <CAN1_SCE_IRQHandler+0x10>)
 8002698:	4b03      	ldr	r3, [pc, #12]	; (80026a8 <CAN1_SCE_IRQHandler+0x14>)
 800269a:	6818      	ldr	r0, [r3, #0]
 800269c:	f7ff faae 	bl	8001bfc <dump_printf>
	while(1);
 80026a0:	e7fe      	b.n	80026a0 <CAN1_SCE_IRQHandler+0xc>
 80026a2:	bf00      	nop
 80026a4:	0800b1ec 	.word	0x0800b1ec
 80026a8:	20000008 	.word	0x20000008

080026ac <EXTI9_5_IRQHandler>:
}

__weak void EXTI9_5_IRQHandler(void)
{
 80026ac:	b508      	push	{r3, lr}
	dump_printf(msg, "EXTI9_5");
 80026ae:	4903      	ldr	r1, [pc, #12]	; (80026bc <EXTI9_5_IRQHandler+0x10>)
 80026b0:	4b03      	ldr	r3, [pc, #12]	; (80026c0 <EXTI9_5_IRQHandler+0x14>)
 80026b2:	6818      	ldr	r0, [r3, #0]
 80026b4:	f7ff faa2 	bl	8001bfc <dump_printf>
	while(1);
 80026b8:	e7fe      	b.n	80026b8 <EXTI9_5_IRQHandler+0xc>
 80026ba:	bf00      	nop
 80026bc:	0800b1f8 	.word	0x0800b1f8
 80026c0:	20000008 	.word	0x20000008

080026c4 <TIM1_BRK_IRQHandler>:
}

__weak void TIM1_BRK_IRQHandler(void)
{
 80026c4:	b508      	push	{r3, lr}
	dump_printf(msg, "TIM1_BRK");
 80026c6:	4903      	ldr	r1, [pc, #12]	; (80026d4 <TIM1_BRK_IRQHandler+0x10>)
 80026c8:	4b03      	ldr	r3, [pc, #12]	; (80026d8 <TIM1_BRK_IRQHandler+0x14>)
 80026ca:	6818      	ldr	r0, [r3, #0]
 80026cc:	f7ff fa96 	bl	8001bfc <dump_printf>
	while(1);
 80026d0:	e7fe      	b.n	80026d0 <TIM1_BRK_IRQHandler+0xc>
 80026d2:	bf00      	nop
 80026d4:	0800b200 	.word	0x0800b200
 80026d8:	20000008 	.word	0x20000008

080026dc <TIM1_TRG_COM_IRQHandler>:
	dump_printf(msg, "TIM1_UP");
	while(1);
}

__weak void TIM1_TRG_COM_IRQHandler(void)
{
 80026dc:	b508      	push	{r3, lr}
	dump_printf(msg, "TIM1_TRG_COM");
 80026de:	4903      	ldr	r1, [pc, #12]	; (80026ec <TIM1_TRG_COM_IRQHandler+0x10>)
 80026e0:	4b03      	ldr	r3, [pc, #12]	; (80026f0 <TIM1_TRG_COM_IRQHandler+0x14>)
 80026e2:	6818      	ldr	r0, [r3, #0]
 80026e4:	f7ff fa8a 	bl	8001bfc <dump_printf>
	while(1);
 80026e8:	e7fe      	b.n	80026e8 <TIM1_TRG_COM_IRQHandler+0xc>
 80026ea:	bf00      	nop
 80026ec:	0800b20c 	.word	0x0800b20c
 80026f0:	20000008 	.word	0x20000008

080026f4 <TIM1_CC_IRQHandler>:
}

__weak void TIM1_CC_IRQHandler(void)
{
 80026f4:	b508      	push	{r3, lr}
	dump_printf(msg, "TIM1_CC");
 80026f6:	4903      	ldr	r1, [pc, #12]	; (8002704 <TIM1_CC_IRQHandler+0x10>)
 80026f8:	4b03      	ldr	r3, [pc, #12]	; (8002708 <TIM1_CC_IRQHandler+0x14>)
 80026fa:	6818      	ldr	r0, [r3, #0]
 80026fc:	f7ff fa7e 	bl	8001bfc <dump_printf>
	while(1);
 8002700:	e7fe      	b.n	8002700 <TIM1_CC_IRQHandler+0xc>
 8002702:	bf00      	nop
 8002704:	0800b21c 	.word	0x0800b21c
 8002708:	20000008 	.word	0x20000008

0800270c <I2C1_EV_IRQHandler>:
	dump_printf(msg, "TIM4");
	while(1);
}

__weak void I2C1_EV_IRQHandler(void)
{
 800270c:	b508      	push	{r3, lr}
	dump_printf(msg, "I2C1_EV");
 800270e:	4903      	ldr	r1, [pc, #12]	; (800271c <I2C1_EV_IRQHandler+0x10>)
 8002710:	4b03      	ldr	r3, [pc, #12]	; (8002720 <I2C1_EV_IRQHandler+0x14>)
 8002712:	6818      	ldr	r0, [r3, #0]
 8002714:	f7ff fa72 	bl	8001bfc <dump_printf>
	while(1);
 8002718:	e7fe      	b.n	8002718 <I2C1_EV_IRQHandler+0xc>
 800271a:	bf00      	nop
 800271c:	0800b224 	.word	0x0800b224
 8002720:	20000008 	.word	0x20000008

08002724 <I2C1_ER_IRQHandler>:
}

__weak void I2C1_ER_IRQHandler(void)
{
 8002724:	b508      	push	{r3, lr}
	dump_printf(msg, "I2C1_ER");
 8002726:	4903      	ldr	r1, [pc, #12]	; (8002734 <I2C1_ER_IRQHandler+0x10>)
 8002728:	4b03      	ldr	r3, [pc, #12]	; (8002738 <I2C1_ER_IRQHandler+0x14>)
 800272a:	6818      	ldr	r0, [r3, #0]
 800272c:	f7ff fa66 	bl	8001bfc <dump_printf>
	while(1);
 8002730:	e7fe      	b.n	8002730 <I2C1_ER_IRQHandler+0xc>
 8002732:	bf00      	nop
 8002734:	0800b22c 	.word	0x0800b22c
 8002738:	20000008 	.word	0x20000008

0800273c <I2C2_EV_IRQHandler>:
}

__weak void I2C2_EV_IRQHandler(void)
{
 800273c:	b508      	push	{r3, lr}
	dump_printf(msg, "I2C2_EV");
 800273e:	4903      	ldr	r1, [pc, #12]	; (800274c <I2C2_EV_IRQHandler+0x10>)
 8002740:	4b03      	ldr	r3, [pc, #12]	; (8002750 <I2C2_EV_IRQHandler+0x14>)
 8002742:	6818      	ldr	r0, [r3, #0]
 8002744:	f7ff fa5a 	bl	8001bfc <dump_printf>
	while(1);
 8002748:	e7fe      	b.n	8002748 <I2C2_EV_IRQHandler+0xc>
 800274a:	bf00      	nop
 800274c:	0800b234 	.word	0x0800b234
 8002750:	20000008 	.word	0x20000008

08002754 <I2C2_ER_IRQHandler>:
}

__weak void I2C2_ER_IRQHandler(void)
{
 8002754:	b508      	push	{r3, lr}
	dump_printf(msg, "I2C2_ER");
 8002756:	4903      	ldr	r1, [pc, #12]	; (8002764 <I2C2_ER_IRQHandler+0x10>)
 8002758:	4b03      	ldr	r3, [pc, #12]	; (8002768 <I2C2_ER_IRQHandler+0x14>)
 800275a:	6818      	ldr	r0, [r3, #0]
 800275c:	f7ff fa4e 	bl	8001bfc <dump_printf>
	while(1);
 8002760:	e7fe      	b.n	8002760 <I2C2_ER_IRQHandler+0xc>
 8002762:	bf00      	nop
 8002764:	0800b23c 	.word	0x0800b23c
 8002768:	20000008 	.word	0x20000008

0800276c <SPI1_IRQHandler>:
}

__weak void SPI1_IRQHandler(void)
{
 800276c:	b508      	push	{r3, lr}
	dump_printf(msg, "SPI1");
 800276e:	4903      	ldr	r1, [pc, #12]	; (800277c <SPI1_IRQHandler+0x10>)
 8002770:	4b03      	ldr	r3, [pc, #12]	; (8002780 <SPI1_IRQHandler+0x14>)
 8002772:	6818      	ldr	r0, [r3, #0]
 8002774:	f7ff fa42 	bl	8001bfc <dump_printf>
	while(1);
 8002778:	e7fe      	b.n	8002778 <SPI1_IRQHandler+0xc>
 800277a:	bf00      	nop
 800277c:	0800b244 	.word	0x0800b244
 8002780:	20000008 	.word	0x20000008

08002784 <SPI2_IRQHandler>:
}

__weak void SPI2_IRQHandler(void)
{
 8002784:	b508      	push	{r3, lr}
	dump_printf(msg, "SPI2");
 8002786:	4903      	ldr	r1, [pc, #12]	; (8002794 <SPI2_IRQHandler+0x10>)
 8002788:	4b03      	ldr	r3, [pc, #12]	; (8002798 <SPI2_IRQHandler+0x14>)
 800278a:	6818      	ldr	r0, [r3, #0]
 800278c:	f7ff fa36 	bl	8001bfc <dump_printf>
	while(1);
 8002790:	e7fe      	b.n	8002790 <SPI2_IRQHandler+0xc>
 8002792:	bf00      	nop
 8002794:	0800aeb8 	.word	0x0800aeb8
 8002798:	20000008 	.word	0x20000008

0800279c <EXTI15_10_IRQHandler>:
	dump_printf(msg, "USART3");
	while(1);
}

__weak void EXTI15_10_IRQHandler(void)
{
 800279c:	b508      	push	{r3, lr}
	dump_printf(msg, "EXTI15_10");
 800279e:	4903      	ldr	r1, [pc, #12]	; (80027ac <EXTI15_10_IRQHandler+0x10>)
 80027a0:	4b03      	ldr	r3, [pc, #12]	; (80027b0 <EXTI15_10_IRQHandler+0x14>)
 80027a2:	6818      	ldr	r0, [r3, #0]
 80027a4:	f7ff fa2a 	bl	8001bfc <dump_printf>
	while(1);
 80027a8:	e7fe      	b.n	80027a8 <EXTI15_10_IRQHandler+0xc>
 80027aa:	bf00      	nop
 80027ac:	0800b24c 	.word	0x0800b24c
 80027b0:	20000008 	.word	0x20000008

080027b4 <RTC_Alarm_IRQHandler>:
}

__weak void RTC_Alarm_IRQHandler(void)
{
 80027b4:	b508      	push	{r3, lr}
	dump_printf(msg, "RTC_Alarm");
 80027b6:	4903      	ldr	r1, [pc, #12]	; (80027c4 <RTC_Alarm_IRQHandler+0x10>)
 80027b8:	4b03      	ldr	r3, [pc, #12]	; (80027c8 <RTC_Alarm_IRQHandler+0x14>)
 80027ba:	6818      	ldr	r0, [r3, #0]
 80027bc:	f7ff fa1e 	bl	8001bfc <dump_printf>
	while(1);
 80027c0:	e7fe      	b.n	80027c0 <RTC_Alarm_IRQHandler+0xc>
 80027c2:	bf00      	nop
 80027c4:	0800b258 	.word	0x0800b258
 80027c8:	20000008 	.word	0x20000008

080027cc <USBWakeUp_IRQHandler>:
}

__weak void USBWakeUp_IRQHandler(void)
{
 80027cc:	b508      	push	{r3, lr}
	dump_printf(msg, "USBWakeUp");
 80027ce:	4903      	ldr	r1, [pc, #12]	; (80027dc <USBWakeUp_IRQHandler+0x10>)
 80027d0:	4b03      	ldr	r3, [pc, #12]	; (80027e0 <USBWakeUp_IRQHandler+0x14>)
 80027d2:	6818      	ldr	r0, [r3, #0]
 80027d4:	f7ff fa12 	bl	8001bfc <dump_printf>
}
 80027d8:	bd08      	pop	{r3, pc}
 80027da:	bf00      	nop
 80027dc:	0800b264 	.word	0x0800b264
 80027e0:	20000008 	.word	0x20000008

080027e4 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80027e4:	4b0f      	ldr	r3, [pc, #60]	; (8002824 <SystemInit+0x40>)
 80027e6:	681a      	ldr	r2, [r3, #0]
 80027e8:	f042 0201 	orr.w	r2, r2, #1
 80027ec:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 80027ee:	6859      	ldr	r1, [r3, #4]
 80027f0:	4a0d      	ldr	r2, [pc, #52]	; (8002828 <SystemInit+0x44>)
 80027f2:	400a      	ands	r2, r1
 80027f4:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80027f6:	681a      	ldr	r2, [r3, #0]
 80027f8:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80027fc:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002800:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002802:	681a      	ldr	r2, [r3, #0]
 8002804:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002808:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 800280a:	685a      	ldr	r2, [r3, #4]
 800280c:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8002810:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8002812:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8002816:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8002818:	4b04      	ldr	r3, [pc, #16]	; (800282c <SystemInit+0x48>)
 800281a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800281e:	609a      	str	r2, [r3, #8]
#endif 
}
 8002820:	4770      	bx	lr
 8002822:	bf00      	nop
 8002824:	40021000 	.word	0x40021000
 8002828:	f8ff0000 	.word	0xf8ff0000
 800282c:	e000ed00 	.word	0xe000ed00

08002830 <SystemCoreClockUpdate>:
#if defined(STM32F100xB) || defined(STM32F100xE)
  uint32_t prediv1factor = 0;
#endif /* STM32F100xB or STM32F100xE */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8002830:	4b1f      	ldr	r3, [pc, #124]	; (80028b0 <SystemCoreClockUpdate+0x80>)
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	f003 030c 	and.w	r3, r3, #12
  
  switch (tmp)
 8002838:	2b04      	cmp	r3, #4
 800283a:	d014      	beq.n	8002866 <SystemCoreClockUpdate+0x36>
 800283c:	2b08      	cmp	r3, #8
 800283e:	d016      	beq.n	800286e <SystemCoreClockUpdate+0x3e>
 8002840:	b11b      	cbz	r3, 800284a <SystemCoreClockUpdate+0x1a>
      }
#endif /* STM32F105xC */ 
      break;

    default:
      SystemCoreClock = HSI_VALUE;
 8002842:	4b1c      	ldr	r3, [pc, #112]	; (80028b4 <SystemCoreClockUpdate+0x84>)
 8002844:	4a1c      	ldr	r2, [pc, #112]	; (80028b8 <SystemCoreClockUpdate+0x88>)
 8002846:	601a      	str	r2, [r3, #0]
      break;
 8002848:	e002      	b.n	8002850 <SystemCoreClockUpdate+0x20>
      SystemCoreClock = HSI_VALUE;
 800284a:	4b1a      	ldr	r3, [pc, #104]	; (80028b4 <SystemCoreClockUpdate+0x84>)
 800284c:	4a1a      	ldr	r2, [pc, #104]	; (80028b8 <SystemCoreClockUpdate+0x88>)
 800284e:	601a      	str	r2, [r3, #0]
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8002850:	4b17      	ldr	r3, [pc, #92]	; (80028b0 <SystemCoreClockUpdate+0x80>)
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002858:	4a18      	ldr	r2, [pc, #96]	; (80028bc <SystemCoreClockUpdate+0x8c>)
 800285a:	5cd1      	ldrb	r1, [r2, r3]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 800285c:	4a15      	ldr	r2, [pc, #84]	; (80028b4 <SystemCoreClockUpdate+0x84>)
 800285e:	6813      	ldr	r3, [r2, #0]
 8002860:	40cb      	lsrs	r3, r1
 8002862:	6013      	str	r3, [r2, #0]
}
 8002864:	4770      	bx	lr
      SystemCoreClock = HSE_VALUE;
 8002866:	4b13      	ldr	r3, [pc, #76]	; (80028b4 <SystemCoreClockUpdate+0x84>)
 8002868:	4a13      	ldr	r2, [pc, #76]	; (80028b8 <SystemCoreClockUpdate+0x88>)
 800286a:	601a      	str	r2, [r3, #0]
      break;
 800286c:	e7f0      	b.n	8002850 <SystemCoreClockUpdate+0x20>
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 800286e:	4a10      	ldr	r2, [pc, #64]	; (80028b0 <SystemCoreClockUpdate+0x80>)
 8002870:	6853      	ldr	r3, [r2, #4]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8002872:	6852      	ldr	r2, [r2, #4]
      pllmull = ( pllmull >> 18) + 2;
 8002874:	f3c3 4383 	ubfx	r3, r3, #18, #4
 8002878:	3302      	adds	r3, #2
      if (pllsource == 0x00)
 800287a:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 800287e:	d105      	bne.n	800288c <SystemCoreClockUpdate+0x5c>
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 8002880:	4a0f      	ldr	r2, [pc, #60]	; (80028c0 <SystemCoreClockUpdate+0x90>)
 8002882:	fb02 f303 	mul.w	r3, r2, r3
 8002886:	4a0b      	ldr	r2, [pc, #44]	; (80028b4 <SystemCoreClockUpdate+0x84>)
 8002888:	6013      	str	r3, [r2, #0]
 800288a:	e7e1      	b.n	8002850 <SystemCoreClockUpdate+0x20>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 800288c:	4a08      	ldr	r2, [pc, #32]	; (80028b0 <SystemCoreClockUpdate+0x80>)
 800288e:	6852      	ldr	r2, [r2, #4]
 8002890:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8002894:	d005      	beq.n	80028a2 <SystemCoreClockUpdate+0x72>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 8002896:	4a0a      	ldr	r2, [pc, #40]	; (80028c0 <SystemCoreClockUpdate+0x90>)
 8002898:	fb02 f303 	mul.w	r3, r2, r3
 800289c:	4a05      	ldr	r2, [pc, #20]	; (80028b4 <SystemCoreClockUpdate+0x84>)
 800289e:	6013      	str	r3, [r2, #0]
 80028a0:	e7d6      	b.n	8002850 <SystemCoreClockUpdate+0x20>
          SystemCoreClock = HSE_VALUE * pllmull;
 80028a2:	4a05      	ldr	r2, [pc, #20]	; (80028b8 <SystemCoreClockUpdate+0x88>)
 80028a4:	fb02 f303 	mul.w	r3, r2, r3
 80028a8:	4a02      	ldr	r2, [pc, #8]	; (80028b4 <SystemCoreClockUpdate+0x84>)
 80028aa:	6013      	str	r3, [r2, #0]
 80028ac:	e7d0      	b.n	8002850 <SystemCoreClockUpdate+0x20>
 80028ae:	bf00      	nop
 80028b0:	40021000 	.word	0x40021000
 80028b4:	2000000c 	.word	0x2000000c
 80028b8:	007a1200 	.word	0x007a1200
 80028bc:	0800b294 	.word	0x0800b294
 80028c0:	003d0900 	.word	0x003d0900

080028c4 <Systick_init>:
//Tableau de pointeurs sur fonctions qui doivent tre appeles priodiquement (1ms) par l'IT systick.
static callback_fun_t callback_functions[MAX_CALLBACK_FUNCTION_NB];
static bool_e initialized = FALSE;

void Systick_init(void)
{
 80028c4:	b508      	push	{r3, lr}
	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80028c6:	2300      	movs	r3, #0
 80028c8:	e005      	b.n	80028d6 <Systick_init+0x12>
		callback_functions[i] = NULL;
 80028ca:	4a09      	ldr	r2, [pc, #36]	; (80028f0 <Systick_init+0x2c>)
 80028cc:	2100      	movs	r1, #0
 80028ce:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80028d2:	3301      	adds	r3, #1
 80028d4:	b2db      	uxtb	r3, r3
 80028d6:	2b0f      	cmp	r3, #15
 80028d8:	d9f7      	bls.n	80028ca <Systick_init+0x6>
	HAL_NVIC_SetPriority(SysTick_IRQn , 0,  0);
 80028da:	2200      	movs	r2, #0
 80028dc:	4611      	mov	r1, r2
 80028de:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80028e2:	f000 ff09 	bl	80036f8 <HAL_NVIC_SetPriority>
	initialized = TRUE;
 80028e6:	4b03      	ldr	r3, [pc, #12]	; (80028f4 <Systick_init+0x30>)
 80028e8:	2201      	movs	r2, #1
 80028ea:	601a      	str	r2, [r3, #0]
}
 80028ec:	bd08      	pop	{r3, pc}
 80028ee:	bf00      	nop
 80028f0:	20000d3c 	.word	0x20000d3c
 80028f4:	20000d7c 	.word	0x20000d7c

080028f8 <SysTick_Handler>:

//Routine d'interruption appele automatiquement  chaque ms.
void SysTick_Handler(void)
{
 80028f8:	b510      	push	{r4, lr}
	//On se doit de faire appel aux deux fonctions de la HAL...
	HAL_IncTick();
 80028fa:	f000 fc63 	bl	80031c4 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 80028fe:	f000 ff54 	bl	80037aa <HAL_SYSTICK_IRQHandler>

	if(!initialized)
 8002902:	4b0a      	ldr	r3, [pc, #40]	; (800292c <SysTick_Handler+0x34>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	b10b      	cbz	r3, 800290c <SysTick_Handler+0x14>
{
 8002908:	2400      	movs	r4, #0
 800290a:	e005      	b.n	8002918 <SysTick_Handler+0x20>
		Systick_init();
 800290c:	f7ff ffda 	bl	80028c4 <Systick_init>
 8002910:	e7fa      	b.n	8002908 <SysTick_Handler+0x10>

	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
	{
		if(callback_functions[i])
			(*callback_functions[i])();		//Appels des fonctions.
 8002912:	4798      	blx	r3
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002914:	3401      	adds	r4, #1
 8002916:	b2e4      	uxtb	r4, r4
 8002918:	2c0f      	cmp	r4, #15
 800291a:	d805      	bhi.n	8002928 <SysTick_Handler+0x30>
		if(callback_functions[i])
 800291c:	4b04      	ldr	r3, [pc, #16]	; (8002930 <SysTick_Handler+0x38>)
 800291e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8002922:	2b00      	cmp	r3, #0
 8002924:	d1f5      	bne.n	8002912 <SysTick_Handler+0x1a>
 8002926:	e7f5      	b.n	8002914 <SysTick_Handler+0x1c>
	}
}
 8002928:	bd10      	pop	{r4, pc}
 800292a:	bf00      	nop
 800292c:	20000d7c 	.word	0x20000d7c
 8002930:	20000d3c 	.word	0x20000d3c

08002934 <ILI9341_SendCommand>:
/**
 * @brief  Sends chosen Command to the SPI bus
 * @param  None
 * @retval None
 */
void ILI9341_SendCommand(uint8_t data) {
 8002934:	b538      	push	{r3, r4, r5, lr}
 8002936:	4605      	mov	r5, r0
	ILI9341_WRX_RESET();
 8002938:	4c0b      	ldr	r4, [pc, #44]	; (8002968 <ILI9341_SendCommand+0x34>)
 800293a:	2200      	movs	r2, #0
 800293c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002940:	4620      	mov	r0, r4
 8002942:	f001 f9bd 	bl	8003cc0 <HAL_GPIO_WritePin>
	ILI9341_CS_RESET();
 8002946:	2200      	movs	r2, #0
 8002948:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800294c:	4620      	mov	r0, r4
 800294e:	f001 f9b7 	bl	8003cc0 <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(ILI9341_SPI,data);
 8002952:	4629      	mov	r1, r5
 8002954:	4805      	ldr	r0, [pc, #20]	; (800296c <ILI9341_SendCommand+0x38>)
 8002956:	f7fe ffd1 	bl	80018fc <SPI_WriteNoRegister>
	ILI9341_CS_SET();
 800295a:	2201      	movs	r2, #1
 800295c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002960:	4620      	mov	r0, r4
 8002962:	f001 f9ad 	bl	8003cc0 <HAL_GPIO_WritePin>
}
 8002966:	bd38      	pop	{r3, r4, r5, pc}
 8002968:	40010800 	.word	0x40010800
 800296c:	40013000 	.word	0x40013000

08002970 <ILI9341_SendData>:
/**
 * @brief  Sends chosen Data to the SPI bus
 * @param  None
 * @retval None
 */
void ILI9341_SendData(uint8_t data) {
 8002970:	b538      	push	{r3, r4, r5, lr}
 8002972:	4605      	mov	r5, r0
	//TODO Isnt that redundant
	ILI9341_WRX_SET();
 8002974:	4c0b      	ldr	r4, [pc, #44]	; (80029a4 <ILI9341_SendData+0x34>)
 8002976:	2201      	movs	r2, #1
 8002978:	f44f 7180 	mov.w	r1, #256	; 0x100
 800297c:	4620      	mov	r0, r4
 800297e:	f001 f99f 	bl	8003cc0 <HAL_GPIO_WritePin>
	ILI9341_CS_RESET();
 8002982:	2200      	movs	r2, #0
 8002984:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002988:	4620      	mov	r0, r4
 800298a:	f001 f999 	bl	8003cc0 <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(ILI9341_SPI, data);
 800298e:	4629      	mov	r1, r5
 8002990:	4805      	ldr	r0, [pc, #20]	; (80029a8 <ILI9341_SendData+0x38>)
 8002992:	f7fe ffb3 	bl	80018fc <SPI_WriteNoRegister>
	ILI9341_CS_SET();
 8002996:	2201      	movs	r2, #1
 8002998:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800299c:	4620      	mov	r0, r4
 800299e:	f001 f98f 	bl	8003cc0 <HAL_GPIO_WritePin>
}
 80029a2:	bd38      	pop	{r3, r4, r5, pc}
 80029a4:	40010800 	.word	0x40010800
 80029a8:	40013000 	.word	0x40013000

080029ac <ILI9341_InitLCD>:
void ILI9341_InitLCD(void) {
 80029ac:	b510      	push	{r4, lr}
	ILI9341_RST_RESET();
 80029ae:	4c9a      	ldr	r4, [pc, #616]	; (8002c18 <ILI9341_InitLCD+0x26c>)
 80029b0:	2200      	movs	r2, #0
 80029b2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80029b6:	4620      	mov	r0, r4
 80029b8:	f001 f982 	bl	8003cc0 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 80029bc:	2014      	movs	r0, #20
 80029be:	f000 fc13 	bl	80031e8 <HAL_Delay>
	ILI9341_RST_SET();
 80029c2:	2201      	movs	r2, #1
 80029c4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80029c8:	4620      	mov	r0, r4
 80029ca:	f001 f979 	bl	8003cc0 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 80029ce:	2014      	movs	r0, #20
 80029d0:	f000 fc0a 	bl	80031e8 <HAL_Delay>
	ILI9341_SendCommand(ILI9341_RESET);
 80029d4:	2001      	movs	r0, #1
 80029d6:	f7ff ffad 	bl	8002934 <ILI9341_SendCommand>
	HAL_Delay(50);
 80029da:	2032      	movs	r0, #50	; 0x32
 80029dc:	f000 fc04 	bl	80031e8 <HAL_Delay>
	ILI9341_SendCommand(ILI9341_POWERA);
 80029e0:	20cb      	movs	r0, #203	; 0xcb
 80029e2:	f7ff ffa7 	bl	8002934 <ILI9341_SendCommand>
	ILI9341_SendData(0x39);
 80029e6:	2039      	movs	r0, #57	; 0x39
 80029e8:	f7ff ffc2 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendData(0x2C);
 80029ec:	202c      	movs	r0, #44	; 0x2c
 80029ee:	f7ff ffbf 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 80029f2:	2000      	movs	r0, #0
 80029f4:	f7ff ffbc 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendData(0x34);
 80029f8:	2034      	movs	r0, #52	; 0x34
 80029fa:	f7ff ffb9 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendData(0x02);
 80029fe:	2002      	movs	r0, #2
 8002a00:	f7ff ffb6 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_POWERB);
 8002a04:	20cf      	movs	r0, #207	; 0xcf
 8002a06:	f7ff ff95 	bl	8002934 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8002a0a:	2000      	movs	r0, #0
 8002a0c:	f7ff ffb0 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendData(0xC1);
 8002a10:	20c1      	movs	r0, #193	; 0xc1
 8002a12:	f7ff ffad 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendData(0x30);
 8002a16:	2030      	movs	r0, #48	; 0x30
 8002a18:	f7ff ffaa 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_DTCA);
 8002a1c:	20e8      	movs	r0, #232	; 0xe8
 8002a1e:	f7ff ff89 	bl	8002934 <ILI9341_SendCommand>
	ILI9341_SendData(0x85);
 8002a22:	2085      	movs	r0, #133	; 0x85
 8002a24:	f7ff ffa4 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8002a28:	2000      	movs	r0, #0
 8002a2a:	f7ff ffa1 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendData(0x78);
 8002a2e:	2078      	movs	r0, #120	; 0x78
 8002a30:	f7ff ff9e 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_DTCB);
 8002a34:	20ea      	movs	r0, #234	; 0xea
 8002a36:	f7ff ff7d 	bl	8002934 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8002a3a:	2000      	movs	r0, #0
 8002a3c:	f7ff ff98 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8002a40:	2000      	movs	r0, #0
 8002a42:	f7ff ff95 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_POWER_SEQ);
 8002a46:	20ed      	movs	r0, #237	; 0xed
 8002a48:	f7ff ff74 	bl	8002934 <ILI9341_SendCommand>
	ILI9341_SendData(0x64);
 8002a4c:	2064      	movs	r0, #100	; 0x64
 8002a4e:	f7ff ff8f 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8002a52:	2003      	movs	r0, #3
 8002a54:	f7ff ff8c 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendData(0x12);
 8002a58:	2012      	movs	r0, #18
 8002a5a:	f7ff ff89 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendData(0x81);
 8002a5e:	2081      	movs	r0, #129	; 0x81
 8002a60:	f7ff ff86 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_PRC);
 8002a64:	20f7      	movs	r0, #247	; 0xf7
 8002a66:	f7ff ff65 	bl	8002934 <ILI9341_SendCommand>
	ILI9341_SendData(0x20);
 8002a6a:	2020      	movs	r0, #32
 8002a6c:	f7ff ff80 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_POWER1);
 8002a70:	20c0      	movs	r0, #192	; 0xc0
 8002a72:	f7ff ff5f 	bl	8002934 <ILI9341_SendCommand>
	ILI9341_SendData(0x23);
 8002a76:	2023      	movs	r0, #35	; 0x23
 8002a78:	f7ff ff7a 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_POWER2);
 8002a7c:	20c1      	movs	r0, #193	; 0xc1
 8002a7e:	f7ff ff59 	bl	8002934 <ILI9341_SendCommand>
	ILI9341_SendData(0x10);
 8002a82:	2010      	movs	r0, #16
 8002a84:	f7ff ff74 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_VCOM1);
 8002a88:	20c5      	movs	r0, #197	; 0xc5
 8002a8a:	f7ff ff53 	bl	8002934 <ILI9341_SendCommand>
	ILI9341_SendData(0x3E);
 8002a8e:	203e      	movs	r0, #62	; 0x3e
 8002a90:	f7ff ff6e 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendData(0x28);
 8002a94:	2028      	movs	r0, #40	; 0x28
 8002a96:	f7ff ff6b 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_VCOM2);
 8002a9a:	20c7      	movs	r0, #199	; 0xc7
 8002a9c:	f7ff ff4a 	bl	8002934 <ILI9341_SendCommand>
	ILI9341_SendData(0x86);
 8002aa0:	2086      	movs	r0, #134	; 0x86
 8002aa2:	f7ff ff65 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_MAC);
 8002aa6:	2036      	movs	r0, #54	; 0x36
 8002aa8:	f7ff ff44 	bl	8002934 <ILI9341_SendCommand>
	ILI9341_SendData(0x48);
 8002aac:	2048      	movs	r0, #72	; 0x48
 8002aae:	f7ff ff5f 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_PIXEL_FORMAT);
 8002ab2:	203a      	movs	r0, #58	; 0x3a
 8002ab4:	f7ff ff3e 	bl	8002934 <ILI9341_SendCommand>
	ILI9341_SendData(0x55);
 8002ab8:	2055      	movs	r0, #85	; 0x55
 8002aba:	f7ff ff59 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_FRC);
 8002abe:	20b1      	movs	r0, #177	; 0xb1
 8002ac0:	f7ff ff38 	bl	8002934 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8002ac4:	2000      	movs	r0, #0
 8002ac6:	f7ff ff53 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendData(0x18);
 8002aca:	2018      	movs	r0, #24
 8002acc:	f7ff ff50 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_DFC);
 8002ad0:	20b6      	movs	r0, #182	; 0xb6
 8002ad2:	f7ff ff2f 	bl	8002934 <ILI9341_SendCommand>
	ILI9341_SendData(0x08);
 8002ad6:	2008      	movs	r0, #8
 8002ad8:	f7ff ff4a 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendData(0x82);
 8002adc:	2082      	movs	r0, #130	; 0x82
 8002ade:	f7ff ff47 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendData(0x27);
 8002ae2:	2027      	movs	r0, #39	; 0x27
 8002ae4:	f7ff ff44 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_3GAMMA_EN);
 8002ae8:	20f2      	movs	r0, #242	; 0xf2
 8002aea:	f7ff ff23 	bl	8002934 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8002aee:	2000      	movs	r0, #0
 8002af0:	f7ff ff3e 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_COLUMN_ADDR);
 8002af4:	202a      	movs	r0, #42	; 0x2a
 8002af6:	f7ff ff1d 	bl	8002934 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8002afa:	2000      	movs	r0, #0
 8002afc:	f7ff ff38 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8002b00:	2000      	movs	r0, #0
 8002b02:	f7ff ff35 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8002b06:	2000      	movs	r0, #0
 8002b08:	f7ff ff32 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendData(0xEF);
 8002b0c:	20ef      	movs	r0, #239	; 0xef
 8002b0e:	f7ff ff2f 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_PAGE_ADDR);
 8002b12:	202b      	movs	r0, #43	; 0x2b
 8002b14:	f7ff ff0e 	bl	8002934 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8002b18:	2000      	movs	r0, #0
 8002b1a:	f7ff ff29 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8002b1e:	2000      	movs	r0, #0
 8002b20:	f7ff ff26 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendData(0x01);
 8002b24:	2001      	movs	r0, #1
 8002b26:	f7ff ff23 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendData(0x3F);
 8002b2a:	203f      	movs	r0, #63	; 0x3f
 8002b2c:	f7ff ff20 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_GAMMA);
 8002b30:	2026      	movs	r0, #38	; 0x26
 8002b32:	f7ff feff 	bl	8002934 <ILI9341_SendCommand>
	ILI9341_SendData(0x01);
 8002b36:	2001      	movs	r0, #1
 8002b38:	f7ff ff1a 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_PGAMMA);
 8002b3c:	20e0      	movs	r0, #224	; 0xe0
 8002b3e:	f7ff fef9 	bl	8002934 <ILI9341_SendCommand>
	ILI9341_SendData(0x0F);
 8002b42:	200f      	movs	r0, #15
 8002b44:	f7ff ff14 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendData(0x31);
 8002b48:	2031      	movs	r0, #49	; 0x31
 8002b4a:	f7ff ff11 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendData(0x2B);
 8002b4e:	202b      	movs	r0, #43	; 0x2b
 8002b50:	f7ff ff0e 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendData(0x0C);
 8002b54:	200c      	movs	r0, #12
 8002b56:	f7ff ff0b 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 8002b5a:	200e      	movs	r0, #14
 8002b5c:	f7ff ff08 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendData(0x08);
 8002b60:	2008      	movs	r0, #8
 8002b62:	f7ff ff05 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendData(0x4E);
 8002b66:	204e      	movs	r0, #78	; 0x4e
 8002b68:	f7ff ff02 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendData(0xF1);
 8002b6c:	20f1      	movs	r0, #241	; 0xf1
 8002b6e:	f7ff feff 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendData(0x37);
 8002b72:	2037      	movs	r0, #55	; 0x37
 8002b74:	f7ff fefc 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendData(0x07);
 8002b78:	2007      	movs	r0, #7
 8002b7a:	f7ff fef9 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendData(0x10);
 8002b7e:	2010      	movs	r0, #16
 8002b80:	f7ff fef6 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8002b84:	2003      	movs	r0, #3
 8002b86:	f7ff fef3 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 8002b8a:	200e      	movs	r0, #14
 8002b8c:	f7ff fef0 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendData(0x09);
 8002b90:	2009      	movs	r0, #9
 8002b92:	f7ff feed 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8002b96:	2000      	movs	r0, #0
 8002b98:	f7ff feea 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_NGAMMA);
 8002b9c:	20e1      	movs	r0, #225	; 0xe1
 8002b9e:	f7ff fec9 	bl	8002934 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8002ba2:	2000      	movs	r0, #0
 8002ba4:	f7ff fee4 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 8002ba8:	200e      	movs	r0, #14
 8002baa:	f7ff fee1 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendData(0x14);
 8002bae:	2014      	movs	r0, #20
 8002bb0:	f7ff fede 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8002bb4:	2003      	movs	r0, #3
 8002bb6:	f7ff fedb 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendData(0x11);
 8002bba:	2011      	movs	r0, #17
 8002bbc:	f7ff fed8 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendData(0x07);
 8002bc0:	2007      	movs	r0, #7
 8002bc2:	f7ff fed5 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendData(0x31);
 8002bc6:	2031      	movs	r0, #49	; 0x31
 8002bc8:	f7ff fed2 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendData(0xC1);
 8002bcc:	20c1      	movs	r0, #193	; 0xc1
 8002bce:	f7ff fecf 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendData(0x48);
 8002bd2:	2048      	movs	r0, #72	; 0x48
 8002bd4:	f7ff fecc 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendData(0x08);
 8002bd8:	2008      	movs	r0, #8
 8002bda:	f7ff fec9 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendData(0x0F);
 8002bde:	200f      	movs	r0, #15
 8002be0:	f7ff fec6 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendData(0x0C);
 8002be4:	200c      	movs	r0, #12
 8002be6:	f7ff fec3 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendData(0x31);
 8002bea:	2031      	movs	r0, #49	; 0x31
 8002bec:	f7ff fec0 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendData(0x36);
 8002bf0:	2036      	movs	r0, #54	; 0x36
 8002bf2:	f7ff febd 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendData(0x0F);
 8002bf6:	200f      	movs	r0, #15
 8002bf8:	f7ff feba 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendCommand(ILI9341_SLEEP_OUT);
 8002bfc:	2011      	movs	r0, #17
 8002bfe:	f7ff fe99 	bl	8002934 <ILI9341_SendCommand>
	HAL_Delay(10);
 8002c02:	200a      	movs	r0, #10
 8002c04:	f000 faf0 	bl	80031e8 <HAL_Delay>
	ILI9341_SendCommand(ILI9341_DISPLAY_ON);
 8002c08:	2029      	movs	r0, #41	; 0x29
 8002c0a:	f7ff fe93 	bl	8002934 <ILI9341_SendCommand>
	ILI9341_SendCommand(ILI9341_GRAM);
 8002c0e:	202c      	movs	r0, #44	; 0x2c
 8002c10:	f7ff fe90 	bl	8002934 <ILI9341_SendCommand>
}
 8002c14:	bd10      	pop	{r4, pc}
 8002c16:	bf00      	nop
 8002c18:	40010800 	.word	0x40010800

08002c1c <ILI9341_SetCursorPosition>:
 * @param  y1: Y coordinate of top left corner of area
 * @param  x2: X coordinate of bottom right of area
 * @param  y2: Y coordinate of bottom right of area
 * @retval None
 */
void ILI9341_SetCursorPosition(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 8002c1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c1e:	4607      	mov	r7, r0
 8002c20:	460d      	mov	r5, r1
 8002c22:	4616      	mov	r6, r2
 8002c24:	461c      	mov	r4, r3
	ILI9341_SendCommand(ILI9341_COLUMN_ADDR);
 8002c26:	202a      	movs	r0, #42	; 0x2a
 8002c28:	f7ff fe84 	bl	8002934 <ILI9341_SendCommand>
	ILI9341_SendData(x1 >> 8);
 8002c2c:	0a38      	lsrs	r0, r7, #8
 8002c2e:	f7ff fe9f 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendData(x1 & 0xFF);
 8002c32:	b2f8      	uxtb	r0, r7
 8002c34:	f7ff fe9c 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendData(x2 >> 8);
 8002c38:	0a30      	lsrs	r0, r6, #8
 8002c3a:	f7ff fe99 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendData(x2 & 0xFF);
 8002c3e:	b2f0      	uxtb	r0, r6
 8002c40:	f7ff fe96 	bl	8002970 <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_PAGE_ADDR);
 8002c44:	202b      	movs	r0, #43	; 0x2b
 8002c46:	f7ff fe75 	bl	8002934 <ILI9341_SendCommand>
	ILI9341_SendData(y1 >> 8);
 8002c4a:	0a28      	lsrs	r0, r5, #8
 8002c4c:	f7ff fe90 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendData(y1 & 0xFF);
 8002c50:	b2e8      	uxtb	r0, r5
 8002c52:	f7ff fe8d 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendData(y2 >> 8);
 8002c56:	0a20      	lsrs	r0, r4, #8
 8002c58:	f7ff fe8a 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendData(y2 & 0xFF);
 8002c5c:	b2e0      	uxtb	r0, r4
 8002c5e:	f7ff fe87 	bl	8002970 <ILI9341_SendData>
}
 8002c62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002c64 <ILI9341_DrawPixel>:
void ILI9341_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 8002c64:	b510      	push	{r4, lr}
 8002c66:	460b      	mov	r3, r1
 8002c68:	4614      	mov	r4, r2
	ILI9341_SetCursorPosition(x, y, x, y);
 8002c6a:	4602      	mov	r2, r0
 8002c6c:	f7ff ffd6 	bl	8002c1c <ILI9341_SetCursorPosition>
	ILI9341_SendCommand(ILI9341_GRAM);
 8002c70:	202c      	movs	r0, #44	; 0x2c
 8002c72:	f7ff fe5f 	bl	8002934 <ILI9341_SendCommand>
	ILI9341_SendData(color >> 8);
 8002c76:	0a20      	lsrs	r0, r4, #8
 8002c78:	f7ff fe7a 	bl	8002970 <ILI9341_SendData>
	ILI9341_SendData(color & 0xFF);
 8002c7c:	b2e0      	uxtb	r0, r4
 8002c7e:	f7ff fe77 	bl	8002970 <ILI9341_SendData>
}
 8002c82:	bd10      	pop	{r4, pc}

08002c84 <ILI9341_INT_Fill>:
 * @param  x1: X coordinate of bottom right point
 * @param  y1: Y coordinate of bottom right point
 * @param  color: Color to be used in fill
 * @retval None
 */
void ILI9341_INT_Fill(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color) {
 8002c84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c86:	b083      	sub	sp, #12
 8002c88:	4607      	mov	r7, r0
 8002c8a:	460e      	mov	r6, r1
 8002c8c:	4614      	mov	r4, r2
 8002c8e:	461d      	mov	r5, r3
 8002c90:	f8bd c020 	ldrh.w	ip, [sp, #32]
	uint32_t pixels_count;
	uint8_t datas[2];
	datas[1] = HIGHINT(color);
 8002c94:	ea4f 2e1c 	mov.w	lr, ip, lsr #8
 8002c98:	f88d e005 	strb.w	lr, [sp, #5]
	datas[0] = LOWINT(color);
 8002c9c:	f88d c004 	strb.w	ip, [sp, #4]

	/* Set cursor position */
	ILI9341_SetCursorPosition(x0, y0, x1, y1);
 8002ca0:	f7ff ffbc 	bl	8002c1c <ILI9341_SetCursorPosition>

	/* Set command for GRAM data */
	ILI9341_SendCommand(ILI9341_GRAM);
 8002ca4:	202c      	movs	r0, #44	; 0x2c
 8002ca6:	f7ff fe45 	bl	8002934 <ILI9341_SendCommand>
	
	/* Calculate pixels count */
	pixels_count = (x1 - x0 + 1) * (y1 - y0 + 1);
 8002caa:	1be4      	subs	r4, r4, r7
 8002cac:	1bad      	subs	r5, r5, r6
 8002cae:	3501      	adds	r5, #1
 8002cb0:	fb04 5505 	mla	r5, r4, r5, r5

	/* Send everything */
	ILI9341_CS_RESET();
 8002cb4:	4c13      	ldr	r4, [pc, #76]	; (8002d04 <ILI9341_INT_Fill+0x80>)
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002cbc:	4620      	mov	r0, r4
 8002cbe:	f000 ffff 	bl	8003cc0 <HAL_GPIO_WritePin>
	ILI9341_WRX_SET();
 8002cc2:	2201      	movs	r2, #1
 8002cc4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002cc8:	4620      	mov	r0, r4
 8002cca:	f000 fff9 	bl	8003cc0 <HAL_GPIO_WritePin>
	
	/* Go to 16-bit SPI mode */
	TM_SPI_SetDataSize(ILI9341_SPI, TM_SPI_DataSize_16b);
 8002cce:	2101      	movs	r1, #1
 8002cd0:	480d      	ldr	r0, [pc, #52]	; (8002d08 <ILI9341_INT_Fill+0x84>)
 8002cd2:	f7fe fe69 	bl	80019a8 <TM_SPI_SetDataSize>
	
	/* Send first 65535 bytes, SPI MUST BE IN 16-bit MODE */
	//SPI_DMA_SendHalfWord(ILI9341_SPI, color, (pixels_count > 0xFFFF) ? 0xFFFF : pixels_count);
	uint32_t i;
	for(i=0;i<pixels_count;i++)
 8002cd6:	2400      	movs	r4, #0
 8002cd8:	e005      	b.n	8002ce6 <ILI9341_INT_Fill+0x62>
		SPI_WriteMultiNoRegister(ILI9341_SPI, datas, 1);
 8002cda:	2201      	movs	r2, #1
 8002cdc:	a901      	add	r1, sp, #4
 8002cde:	480a      	ldr	r0, [pc, #40]	; (8002d08 <ILI9341_INT_Fill+0x84>)
 8002ce0:	f7fe fe3a 	bl	8001958 <SPI_WriteMultiNoRegister>
	for(i=0;i<pixels_count;i++)
 8002ce4:	3401      	adds	r4, #1
 8002ce6:	42ac      	cmp	r4, r5
 8002ce8:	d3f7      	bcc.n	8002cda <ILI9341_INT_Fill+0x56>
		//SPI_DMA_SendHalfWord(ILI9341_SPI, color, pixels_count - 0xFFFF);
		/* Wait till done */
		//while (SPI_DMA_Working(ILI9341_SPI));
	//}
	
	ILI9341_CS_SET();
 8002cea:	2201      	movs	r2, #1
 8002cec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002cf0:	4804      	ldr	r0, [pc, #16]	; (8002d04 <ILI9341_INT_Fill+0x80>)
 8002cf2:	f000 ffe5 	bl	8003cc0 <HAL_GPIO_WritePin>

	/* Go back to 8-bit SPI mode */
	TM_SPI_SetDataSize(ILI9341_SPI, TM_SPI_DataSize_8b);
 8002cf6:	2100      	movs	r1, #0
 8002cf8:	4803      	ldr	r0, [pc, #12]	; (8002d08 <ILI9341_INT_Fill+0x84>)
 8002cfa:	f7fe fe55 	bl	80019a8 <TM_SPI_SetDataSize>
}
 8002cfe:	b003      	add	sp, #12
 8002d00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002d02:	bf00      	nop
 8002d04:	40010800 	.word	0x40010800
 8002d08:	40013000 	.word	0x40013000

08002d0c <ILI9341_Fill>:
void ILI9341_Fill(uint16_t color) {
 8002d0c:	b500      	push	{lr}
 8002d0e:	b083      	sub	sp, #12
	ILI9341_INT_Fill(0, 0, ILI9341_Opts.width - 1, ILI9341_Opts.height, color);
 8002d10:	4b06      	ldr	r3, [pc, #24]	; (8002d2c <ILI9341_Fill+0x20>)
 8002d12:	881a      	ldrh	r2, [r3, #0]
 8002d14:	3a01      	subs	r2, #1
 8002d16:	9000      	str	r0, [sp, #0]
 8002d18:	885b      	ldrh	r3, [r3, #2]
 8002d1a:	b292      	uxth	r2, r2
 8002d1c:	2100      	movs	r1, #0
 8002d1e:	4608      	mov	r0, r1
 8002d20:	f7ff ffb0 	bl	8002c84 <ILI9341_INT_Fill>
}
 8002d24:	b003      	add	sp, #12
 8002d26:	f85d fb04 	ldr.w	pc, [sp], #4
 8002d2a:	bf00      	nop
 8002d2c:	20000d80 	.word	0x20000d80

08002d30 <ILI9341_Rotate>:
/**
 * @brief  Rotates LCD to specific orientation
 * @param  orientation: LCD orientation. This parameter can be a value of @ref ILI9341_Orientation_t enumeration
 * @retval None
 */
void ILI9341_Rotate(ILI9341_Orientation_t orientation) {
 8002d30:	b510      	push	{r4, lr}
 8002d32:	4604      	mov	r4, r0
	ILI9341_SendCommand(ILI9341_MAC);
 8002d34:	2036      	movs	r0, #54	; 0x36
 8002d36:	f7ff fdfd 	bl	8002934 <ILI9341_SendCommand>
	if (orientation == ILI9341_Orientation_Portrait_1) {
 8002d3a:	b184      	cbz	r4, 8002d5e <ILI9341_Rotate+0x2e>
		ILI9341_SendData(0x58);
	} else if (orientation == ILI9341_Orientation_Portrait_2) {
 8002d3c:	2c01      	cmp	r4, #1
 8002d3e:	d012      	beq.n	8002d66 <ILI9341_Rotate+0x36>
		ILI9341_SendData(0x88);
	} else if (orientation == ILI9341_Orientation_Landscape_1) {
 8002d40:	2c02      	cmp	r4, #2
 8002d42:	d014      	beq.n	8002d6e <ILI9341_Rotate+0x3e>
		ILI9341_SendData(0x28);
	} else if (orientation == ILI9341_Orientation_Landscape_2) {
 8002d44:	2c03      	cmp	r4, #3
 8002d46:	d016      	beq.n	8002d76 <ILI9341_Rotate+0x46>
		ILI9341_SendData(0xE8);
	}
	ILI9341_Opts.orientation = orientation;
 8002d48:	4b10      	ldr	r3, [pc, #64]	; (8002d8c <ILI9341_Rotate+0x5c>)
 8002d4a:	711c      	strb	r4, [r3, #4]
	if (orientation == ILI9341_Orientation_Portrait_1 || orientation == ILI9341_Orientation_Portrait_2) {
 8002d4c:	2c01      	cmp	r4, #1
 8002d4e:	d916      	bls.n	8002d7e <ILI9341_Rotate+0x4e>
		ILI9341_Opts.width = ILI9341_WIDTH;
		ILI9341_Opts.height = ILI9341_HEIGHT;
	} else {
		ILI9341_Opts.width = ILI9341_HEIGHT;
 8002d50:	4b0e      	ldr	r3, [pc, #56]	; (8002d8c <ILI9341_Rotate+0x5c>)
 8002d52:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002d56:	801a      	strh	r2, [r3, #0]
		ILI9341_Opts.height = ILI9341_WIDTH;
 8002d58:	22f0      	movs	r2, #240	; 0xf0
 8002d5a:	805a      	strh	r2, [r3, #2]
	}
}
 8002d5c:	bd10      	pop	{r4, pc}
		ILI9341_SendData(0x58);
 8002d5e:	2058      	movs	r0, #88	; 0x58
 8002d60:	f7ff fe06 	bl	8002970 <ILI9341_SendData>
 8002d64:	e7f0      	b.n	8002d48 <ILI9341_Rotate+0x18>
		ILI9341_SendData(0x88);
 8002d66:	2088      	movs	r0, #136	; 0x88
 8002d68:	f7ff fe02 	bl	8002970 <ILI9341_SendData>
 8002d6c:	e7ec      	b.n	8002d48 <ILI9341_Rotate+0x18>
		ILI9341_SendData(0x28);
 8002d6e:	2028      	movs	r0, #40	; 0x28
 8002d70:	f7ff fdfe 	bl	8002970 <ILI9341_SendData>
 8002d74:	e7e8      	b.n	8002d48 <ILI9341_Rotate+0x18>
		ILI9341_SendData(0xE8);
 8002d76:	20e8      	movs	r0, #232	; 0xe8
 8002d78:	f7ff fdfa 	bl	8002970 <ILI9341_SendData>
 8002d7c:	e7e4      	b.n	8002d48 <ILI9341_Rotate+0x18>
		ILI9341_Opts.width = ILI9341_WIDTH;
 8002d7e:	22f0      	movs	r2, #240	; 0xf0
 8002d80:	801a      	strh	r2, [r3, #0]
		ILI9341_Opts.height = ILI9341_HEIGHT;
 8002d82:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002d86:	805a      	strh	r2, [r3, #2]
 8002d88:	e7e8      	b.n	8002d5c <ILI9341_Rotate+0x2c>
 8002d8a:	bf00      	nop
 8002d8c:	20000d80 	.word	0x20000d80

08002d90 <ILI9341_Init>:
{
 8002d90:	b530      	push	{r4, r5, lr}
 8002d92:	b083      	sub	sp, #12
	BSP_GPIO_PinCfg(ILI9341_WRX_PORT,ILI9341_WRX_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_MEDIUM);
 8002d94:	4d19      	ldr	r5, [pc, #100]	; (8002dfc <ILI9341_Init+0x6c>)
 8002d96:	2401      	movs	r4, #1
 8002d98:	9400      	str	r4, [sp, #0]
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	4622      	mov	r2, r4
 8002d9e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002da2:	4628      	mov	r0, r5
 8002da4:	f7fe fcec 	bl	8001780 <BSP_GPIO_PinCfg>
	BSP_GPIO_PinCfg(ILI9341_CS_PORT,ILI9341_CS_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_MEDIUM);
 8002da8:	9400      	str	r4, [sp, #0]
 8002daa:	2300      	movs	r3, #0
 8002dac:	4622      	mov	r2, r4
 8002dae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002db2:	4628      	mov	r0, r5
 8002db4:	f7fe fce4 	bl	8001780 <BSP_GPIO_PinCfg>
	BSP_GPIO_PinCfg(ILI9341_RST_PORT,ILI9341_RST_PIN, GPIO_MODE_OUTPUT_PP,GPIO_PULLUP,GPIO_SPEED_FREQ_LOW);
 8002db8:	2302      	movs	r3, #2
 8002dba:	9300      	str	r3, [sp, #0]
 8002dbc:	4623      	mov	r3, r4
 8002dbe:	4622      	mov	r2, r4
 8002dc0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002dc4:	4628      	mov	r0, r5
 8002dc6:	f7fe fcdb 	bl	8001780 <BSP_GPIO_PinCfg>
	ILI9341_CS_SET();
 8002dca:	4622      	mov	r2, r4
 8002dcc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002dd0:	4628      	mov	r0, r5
 8002dd2:	f000 ff75 	bl	8003cc0 <HAL_GPIO_WritePin>
	SPI_Init(ILI9341_SPI);
 8002dd6:	480a      	ldr	r0, [pc, #40]	; (8002e00 <ILI9341_Init+0x70>)
 8002dd8:	f7fe fcf2 	bl	80017c0 <SPI_Init>
	ILI9341_InitLCD();
 8002ddc:	f7ff fde6 	bl	80029ac <ILI9341_InitLCD>
	ILI9341_x = ILI9341_y = 0;
 8002de0:	2000      	movs	r0, #0
 8002de2:	4b08      	ldr	r3, [pc, #32]	; (8002e04 <ILI9341_Init+0x74>)
 8002de4:	8018      	strh	r0, [r3, #0]
 8002de6:	4b08      	ldr	r3, [pc, #32]	; (8002e08 <ILI9341_Init+0x78>)
 8002de8:	8018      	strh	r0, [r3, #0]
	ILI9341_Rotate(ILI9341_Orientation_Portrait_1);
 8002dea:	f7ff ffa1 	bl	8002d30 <ILI9341_Rotate>
	ILI9341_Fill(ILI9341_COLOR_WHITE);
 8002dee:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002df2:	f7ff ff8b 	bl	8002d0c <ILI9341_Fill>
}
 8002df6:	b003      	add	sp, #12
 8002df8:	bd30      	pop	{r4, r5, pc}
 8002dfa:	bf00      	nop
 8002dfc:	40010800 	.word	0x40010800
 8002e00:	40013000 	.word	0x40013000
 8002e04:	20000d88 	.word	0x20000d88
 8002e08:	20000d86 	.word	0x20000d86

08002e0c <ILI9341_Putc>:
 * @param  *font: Pointer to @ref FontDef_t used font
 * @param  foreground: Color for char
 * @param  background: Color for char background
 * @retval None
 */
void ILI9341_Putc(uint16_t x, uint16_t y, char c, FontDef_t *font, uint16_t foreground, uint16_t background) {
 8002e0c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002e10:	b083      	sub	sp, #12
 8002e12:	4691      	mov	r9, r2
 8002e14:	461d      	mov	r5, r3
 8002e16:	f8bd 8028 	ldrh.w	r8, [sp, #40]	; 0x28
	uint32_t i, b, j;
	/* Set coordinates */
	ILI9341_x = x;
 8002e1a:	4b2d      	ldr	r3, [pc, #180]	; (8002ed0 <ILI9341_Putc+0xc4>)
 8002e1c:	8018      	strh	r0, [r3, #0]
	ILI9341_y = y;
 8002e1e:	4b2d      	ldr	r3, [pc, #180]	; (8002ed4 <ILI9341_Putc+0xc8>)
 8002e20:	8019      	strh	r1, [r3, #0]
	
	if ((ILI9341_x + font->FontWidth) > ILI9341_Opts.width) {
 8002e22:	782b      	ldrb	r3, [r5, #0]
 8002e24:	4418      	add	r0, r3
 8002e26:	4b2c      	ldr	r3, [pc, #176]	; (8002ed8 <ILI9341_Putc+0xcc>)
 8002e28:	881b      	ldrh	r3, [r3, #0]
 8002e2a:	4298      	cmp	r0, r3
 8002e2c:	dd06      	ble.n	8002e3c <ILI9341_Putc+0x30>
		/* If at the end of a line of display, go to new line and set x to 0 position */
		ILI9341_y += font->FontHeight;
 8002e2e:	786b      	ldrb	r3, [r5, #1]
 8002e30:	440b      	add	r3, r1
 8002e32:	4a28      	ldr	r2, [pc, #160]	; (8002ed4 <ILI9341_Putc+0xc8>)
 8002e34:	8013      	strh	r3, [r2, #0]
		ILI9341_x = 0;
 8002e36:	4b26      	ldr	r3, [pc, #152]	; (8002ed0 <ILI9341_Putc+0xc4>)
 8002e38:	2200      	movs	r2, #0
 8002e3a:	801a      	strh	r2, [r3, #0]
	}
	
	/* Draw rectangle for background */
	ILI9341_INT_Fill(ILI9341_x, ILI9341_y, ILI9341_x + font->FontWidth, ILI9341_y + font->FontHeight, background);
 8002e3c:	4b24      	ldr	r3, [pc, #144]	; (8002ed0 <ILI9341_Putc+0xc4>)
 8002e3e:	8818      	ldrh	r0, [r3, #0]
 8002e40:	4b24      	ldr	r3, [pc, #144]	; (8002ed4 <ILI9341_Putc+0xc8>)
 8002e42:	8819      	ldrh	r1, [r3, #0]
 8002e44:	782a      	ldrb	r2, [r5, #0]
 8002e46:	786b      	ldrb	r3, [r5, #1]
 8002e48:	440b      	add	r3, r1
 8002e4a:	4402      	add	r2, r0
 8002e4c:	f8bd 402c 	ldrh.w	r4, [sp, #44]	; 0x2c
 8002e50:	9400      	str	r4, [sp, #0]
 8002e52:	b29b      	uxth	r3, r3
 8002e54:	b292      	uxth	r2, r2
 8002e56:	f7ff ff15 	bl	8002c84 <ILI9341_INT_Fill>
	

	/* Draw font data */
	for (i = 0; i < font->FontHeight; i++) {
 8002e5a:	2700      	movs	r7, #0
 8002e5c:	e025      	b.n	8002eaa <ILI9341_Putc+0x9e>


		if(font->datasize == 1)
		{
			uint8_t * data;
			data = (uint8_t *)font->data;
 8002e5e:	6869      	ldr	r1, [r5, #4]
			b = (uint32_t)(data[(c - 32) * font->FontHeight + i]) << 8;
 8002e60:	f1a9 0220 	sub.w	r2, r9, #32
 8002e64:	fb03 7302 	mla	r3, r3, r2, r7
 8002e68:	5cce      	ldrb	r6, [r1, r3]
 8002e6a:	0236      	lsls	r6, r6, #8
 8002e6c:	e026      	b.n	8002ebc <ILI9341_Putc+0xb0>
		}
		else if(font->datasize == 2)
		{
			uint16_t * data;
			data = (uint16_t *)font->data;
 8002e6e:	6869      	ldr	r1, [r5, #4]
			b = data[(c - 32) * font->FontHeight + i];
 8002e70:	f1a9 0220 	sub.w	r2, r9, #32
 8002e74:	fb03 7302 	mla	r3, r3, r2, r7
 8002e78:	f831 6013 	ldrh.w	r6, [r1, r3, lsl #1]
 8002e7c:	e01e      	b.n	8002ebc <ILI9341_Putc+0xb0>
		}
		else
			b = 0;	//should never happen
		for (j = 0; j < font->FontWidth; j++) {
 8002e7e:	3401      	adds	r4, #1
 8002e80:	7829      	ldrb	r1, [r5, #0]
 8002e82:	42a1      	cmp	r1, r4
 8002e84:	d910      	bls.n	8002ea8 <ILI9341_Putc+0x9c>
			if ((b << j) & 0x8000) {
 8002e86:	fa06 f104 	lsl.w	r1, r6, r4
 8002e8a:	f411 4f00 	tst.w	r1, #32768	; 0x8000
 8002e8e:	d0f6      	beq.n	8002e7e <ILI9341_Putc+0x72>
				ILI9341_DrawPixel(ILI9341_x + j, (ILI9341_y + i), foreground);
 8002e90:	4b10      	ldr	r3, [pc, #64]	; (8002ed4 <ILI9341_Putc+0xc8>)
 8002e92:	8819      	ldrh	r1, [r3, #0]
 8002e94:	4439      	add	r1, r7
 8002e96:	4b0e      	ldr	r3, [pc, #56]	; (8002ed0 <ILI9341_Putc+0xc4>)
 8002e98:	8818      	ldrh	r0, [r3, #0]
 8002e9a:	4420      	add	r0, r4
 8002e9c:	4642      	mov	r2, r8
 8002e9e:	b289      	uxth	r1, r1
 8002ea0:	b280      	uxth	r0, r0
 8002ea2:	f7ff fedf 	bl	8002c64 <ILI9341_DrawPixel>
 8002ea6:	e7ea      	b.n	8002e7e <ILI9341_Putc+0x72>
	for (i = 0; i < font->FontHeight; i++) {
 8002ea8:	3701      	adds	r7, #1
 8002eaa:	786b      	ldrb	r3, [r5, #1]
 8002eac:	42bb      	cmp	r3, r7
 8002eae:	d907      	bls.n	8002ec0 <ILI9341_Putc+0xb4>
		if(font->datasize == 1)
 8002eb0:	7a2a      	ldrb	r2, [r5, #8]
 8002eb2:	2a01      	cmp	r2, #1
 8002eb4:	d0d3      	beq.n	8002e5e <ILI9341_Putc+0x52>
		else if(font->datasize == 2)
 8002eb6:	2a02      	cmp	r2, #2
 8002eb8:	d0d9      	beq.n	8002e6e <ILI9341_Putc+0x62>
			b = 0;	//should never happen
 8002eba:	2600      	movs	r6, #0
		for (j = 0; j < font->FontWidth; j++) {
 8002ebc:	2400      	movs	r4, #0
 8002ebe:	e7df      	b.n	8002e80 <ILI9341_Putc+0x74>
			}
		}
	}
	
	/* Set new pointer */
	ILI9341_x += font->FontWidth;
 8002ec0:	782b      	ldrb	r3, [r5, #0]
 8002ec2:	4a03      	ldr	r2, [pc, #12]	; (8002ed0 <ILI9341_Putc+0xc4>)
 8002ec4:	8811      	ldrh	r1, [r2, #0]
 8002ec6:	440b      	add	r3, r1
 8002ec8:	8013      	strh	r3, [r2, #0]
}
 8002eca:	b003      	add	sp, #12
 8002ecc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002ed0:	20000d86 	.word	0x20000d86
 8002ed4:	20000d88 	.word	0x20000d88
 8002ed8:	20000d80 	.word	0x20000d80

08002edc <ILI9341_Puts>:
void ILI9341_Puts(uint16_t x, uint16_t y, char *str, FontDef_t *font, uint16_t foreground, uint16_t background) {
 8002edc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002ee0:	b082      	sub	sp, #8
 8002ee2:	4606      	mov	r6, r0
 8002ee4:	461d      	mov	r5, r3
 8002ee6:	f8bd 8020 	ldrh.w	r8, [sp, #32]
 8002eea:	f8bd 7024 	ldrh.w	r7, [sp, #36]	; 0x24
	ILI9341_x = x;
 8002eee:	4b20      	ldr	r3, [pc, #128]	; (8002f70 <ILI9341_Puts+0x94>)
 8002ef0:	8018      	strh	r0, [r3, #0]
	ILI9341_y = y;
 8002ef2:	4b20      	ldr	r3, [pc, #128]	; (8002f74 <ILI9341_Puts+0x98>)
 8002ef4:	8019      	strh	r1, [r3, #0]
	while (*str) {
 8002ef6:	e021      	b.n	8002f3c <ILI9341_Puts+0x60>
			ILI9341_y += font->FontHeight + 1;
 8002ef8:	786b      	ldrb	r3, [r5, #1]
 8002efa:	491e      	ldr	r1, [pc, #120]	; (8002f74 <ILI9341_Puts+0x98>)
 8002efc:	8808      	ldrh	r0, [r1, #0]
 8002efe:	4403      	add	r3, r0
 8002f00:	3301      	adds	r3, #1
 8002f02:	800b      	strh	r3, [r1, #0]
			if (*(str + 1) == '\r') {
 8002f04:	7853      	ldrb	r3, [r2, #1]
 8002f06:	2b0d      	cmp	r3, #13
 8002f08:	d003      	beq.n	8002f12 <ILI9341_Puts+0x36>
				ILI9341_x = startX;
 8002f0a:	4b19      	ldr	r3, [pc, #100]	; (8002f70 <ILI9341_Puts+0x94>)
 8002f0c:	801e      	strh	r6, [r3, #0]
			str++;
 8002f0e:	3201      	adds	r2, #1
			continue;
 8002f10:	e014      	b.n	8002f3c <ILI9341_Puts+0x60>
				ILI9341_x = 0;
 8002f12:	4b17      	ldr	r3, [pc, #92]	; (8002f70 <ILI9341_Puts+0x94>)
 8002f14:	2100      	movs	r1, #0
 8002f16:	8019      	strh	r1, [r3, #0]
				str++;
 8002f18:	3201      	adds	r2, #1
 8002f1a:	e7f8      	b.n	8002f0e <ILI9341_Puts+0x32>
			str++;
 8002f1c:	3201      	adds	r2, #1
			continue;
 8002f1e:	e00d      	b.n	8002f3c <ILI9341_Puts+0x60>
		ILI9341_Putc(ILI9341_x, ILI9341_y, *str++, font, foreground, background);
 8002f20:	4614      	mov	r4, r2
 8002f22:	f814 2b01 	ldrb.w	r2, [r4], #1
 8002f26:	9701      	str	r7, [sp, #4]
 8002f28:	f8cd 8000 	str.w	r8, [sp]
 8002f2c:	462b      	mov	r3, r5
 8002f2e:	4911      	ldr	r1, [pc, #68]	; (8002f74 <ILI9341_Puts+0x98>)
 8002f30:	8809      	ldrh	r1, [r1, #0]
 8002f32:	480f      	ldr	r0, [pc, #60]	; (8002f70 <ILI9341_Puts+0x94>)
 8002f34:	8800      	ldrh	r0, [r0, #0]
 8002f36:	f7ff ff69 	bl	8002e0c <ILI9341_Putc>
 8002f3a:	4622      	mov	r2, r4
	while (*str) {
 8002f3c:	7811      	ldrb	r1, [r2, #0]
 8002f3e:	b1a1      	cbz	r1, 8002f6a <ILI9341_Puts+0x8e>
		if (*str == '\n') {
 8002f40:	290a      	cmp	r1, #10
 8002f42:	d0d9      	beq.n	8002ef8 <ILI9341_Puts+0x1c>
		} else if (*str == '\r') {
 8002f44:	290d      	cmp	r1, #13
 8002f46:	d0e9      	beq.n	8002f1c <ILI9341_Puts+0x40>
		if(ILI9341_x > ILI9341_Opts.width - font->FontWidth)
 8002f48:	4b09      	ldr	r3, [pc, #36]	; (8002f70 <ILI9341_Puts+0x94>)
 8002f4a:	881b      	ldrh	r3, [r3, #0]
 8002f4c:	490a      	ldr	r1, [pc, #40]	; (8002f78 <ILI9341_Puts+0x9c>)
 8002f4e:	8809      	ldrh	r1, [r1, #0]
 8002f50:	7828      	ldrb	r0, [r5, #0]
 8002f52:	1a09      	subs	r1, r1, r0
 8002f54:	428b      	cmp	r3, r1
 8002f56:	dde3      	ble.n	8002f20 <ILI9341_Puts+0x44>
			ILI9341_y += font->FontHeight + 1;
 8002f58:	786b      	ldrb	r3, [r5, #1]
 8002f5a:	4906      	ldr	r1, [pc, #24]	; (8002f74 <ILI9341_Puts+0x98>)
 8002f5c:	8808      	ldrh	r0, [r1, #0]
 8002f5e:	4403      	add	r3, r0
 8002f60:	3301      	adds	r3, #1
 8002f62:	800b      	strh	r3, [r1, #0]
			ILI9341_x = startX;
 8002f64:	4b02      	ldr	r3, [pc, #8]	; (8002f70 <ILI9341_Puts+0x94>)
 8002f66:	801e      	strh	r6, [r3, #0]
 8002f68:	e7da      	b.n	8002f20 <ILI9341_Puts+0x44>
}
 8002f6a:	b002      	add	sp, #8
 8002f6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002f70:	20000d86 	.word	0x20000d86
 8002f74:	20000d88 	.word	0x20000d88
 8002f78:	20000d80 	.word	0x20000d80

08002f7c <ILI9341_DrawLine>:
 * @param  y1: Y coordinate of ending point
 * @param  color: Line color
 * @retval None
 */
void ILI9341_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color)
{
 8002f7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002f80:	b085      	sub	sp, #20
 8002f82:	4604      	mov	r4, r0
 8002f84:	460d      	mov	r5, r1
 8002f86:	4616      	mov	r6, r2
 8002f88:	461f      	mov	r7, r3
 8002f8a:	f8bd 8038 	ldrh.w	r8, [sp, #56]	; 0x38
    int   dx_x2 = 0, dy_x2 = 0;
    int   di = 0;


    dx = x1-x0;
    dy = y1-y0;
 8002f8e:	1a5b      	subs	r3, r3, r1

    if (dx == 0) {        /* vertical line */
 8002f90:	1a12      	subs	r2, r2, r0
 8002f92:	d015      	beq.n	8002fc0 <ILI9341_DrawLine+0x44>
        if (y1 > y0) ILI9341_INT_Fill(x0, y0, x0, y1, color);
        else ILI9341_INT_Fill(x0, y1, x0, y0, color);
        return;
    }

    if (dx > 0) {
 8002f94:	2a00      	cmp	r2, #0
 8002f96:	dd24      	ble.n	8002fe2 <ILI9341_DrawLine+0x66>
        dx_sym = 1;
 8002f98:	f04f 0901 	mov.w	r9, #1
    } else {
        dx_sym = -1;
    }
    if (dy == 0) {        /* horizontal line */
 8002f9c:	b323      	cbz	r3, 8002fe8 <ILI9341_DrawLine+0x6c>
        if (x1 > x0) ILI9341_INT_Fill(x0, y0, x1, y0, color);
        else  ILI9341_INT_Fill(x1, y0, x0, y0, color);
        return;
    }

    if (dy > 0) {
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	dd36      	ble.n	8003010 <ILI9341_DrawLine+0x94>
        dy_sym = 1;
 8002fa2:	f04f 0a01 	mov.w	sl, #1
    } else {
        dy_sym = -1;
    }

    dx = dx_sym*dx;
 8002fa6:	fb02 f209 	mul.w	r2, r2, r9
    dy = dy_sym*dy;
 8002faa:	fb03 f30a 	mul.w	r3, r3, sl

    dx_x2 = dx*2;
 8002fae:	0051      	lsls	r1, r2, #1
 8002fb0:	9103      	str	r1, [sp, #12]
    dy_x2 = dy*2;
 8002fb2:	ea4f 0b43 	mov.w	fp, r3, lsl #1

    if (dx >= dy) {
 8002fb6:	429a      	cmp	r2, r3
 8002fb8:	db48      	blt.n	800304c <ILI9341_DrawLine+0xd0>
        di = dy_x2 - dx;
 8002fba:	ebab 0702 	sub.w	r7, fp, r2
        while (x0 != x1) {
 8002fbe:	e030      	b.n	8003022 <ILI9341_DrawLine+0xa6>
        if (y1 > y0) ILI9341_INT_Fill(x0, y0, x0, y1, color);
 8002fc0:	428f      	cmp	r7, r1
 8002fc2:	d906      	bls.n	8002fd2 <ILI9341_DrawLine+0x56>
 8002fc4:	f8cd 8000 	str.w	r8, [sp]
 8002fc8:	463b      	mov	r3, r7
 8002fca:	4602      	mov	r2, r0
 8002fcc:	f7ff fe5a 	bl	8002c84 <ILI9341_INT_Fill>
 8002fd0:	e039      	b.n	8003046 <ILI9341_DrawLine+0xca>
        else ILI9341_INT_Fill(x0, y1, x0, y0, color);
 8002fd2:	f8cd 8000 	str.w	r8, [sp]
 8002fd6:	460b      	mov	r3, r1
 8002fd8:	4602      	mov	r2, r0
 8002fda:	4639      	mov	r1, r7
 8002fdc:	f7ff fe52 	bl	8002c84 <ILI9341_INT_Fill>
        return;
 8002fe0:	e031      	b.n	8003046 <ILI9341_DrawLine+0xca>
        dx_sym = -1;
 8002fe2:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8002fe6:	e7d9      	b.n	8002f9c <ILI9341_DrawLine+0x20>
        if (x1 > x0) ILI9341_INT_Fill(x0, y0, x1, y0, color);
 8002fe8:	42a6      	cmp	r6, r4
 8002fea:	d908      	bls.n	8002ffe <ILI9341_DrawLine+0x82>
 8002fec:	f8cd 8000 	str.w	r8, [sp]
 8002ff0:	462b      	mov	r3, r5
 8002ff2:	4632      	mov	r2, r6
 8002ff4:	4629      	mov	r1, r5
 8002ff6:	4620      	mov	r0, r4
 8002ff8:	f7ff fe44 	bl	8002c84 <ILI9341_INT_Fill>
 8002ffc:	e023      	b.n	8003046 <ILI9341_DrawLine+0xca>
        else  ILI9341_INT_Fill(x1, y0, x0, y0, color);
 8002ffe:	f8cd 8000 	str.w	r8, [sp]
 8003002:	462b      	mov	r3, r5
 8003004:	4622      	mov	r2, r4
 8003006:	4629      	mov	r1, r5
 8003008:	4630      	mov	r0, r6
 800300a:	f7ff fe3b 	bl	8002c84 <ILI9341_INT_Fill>
        return;
 800300e:	e01a      	b.n	8003046 <ILI9341_DrawLine+0xca>
        dy_sym = -1;
 8003010:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8003014:	e7c7      	b.n	8002fa6 <ILI9341_DrawLine+0x2a>
        	ILI9341_DrawPixel(x0, y0, color);
            x0 += dx_sym;
            if (di<0) {
                di += dy_x2;
            } else {
                di += dy_x2 - dx_x2;
 8003016:	9b03      	ldr	r3, [sp, #12]
 8003018:	ebab 0303 	sub.w	r3, fp, r3
 800301c:	441f      	add	r7, r3
                y0 += dy_sym;
 800301e:	4455      	add	r5, sl
 8003020:	b2ad      	uxth	r5, r5
        while (x0 != x1) {
 8003022:	42b4      	cmp	r4, r6
 8003024:	d00a      	beq.n	800303c <ILI9341_DrawLine+0xc0>
        	ILI9341_DrawPixel(x0, y0, color);
 8003026:	4642      	mov	r2, r8
 8003028:	4629      	mov	r1, r5
 800302a:	4620      	mov	r0, r4
 800302c:	f7ff fe1a 	bl	8002c64 <ILI9341_DrawPixel>
            x0 += dx_sym;
 8003030:	444c      	add	r4, r9
 8003032:	b2a4      	uxth	r4, r4
            if (di<0) {
 8003034:	2f00      	cmp	r7, #0
 8003036:	daee      	bge.n	8003016 <ILI9341_DrawLine+0x9a>
                di += dy_x2;
 8003038:	445f      	add	r7, fp
 800303a:	e7f2      	b.n	8003022 <ILI9341_DrawLine+0xa6>
            }
        }
        ILI9341_DrawPixel(x0, y0, color);
 800303c:	4642      	mov	r2, r8
 800303e:	4629      	mov	r1, r5
 8003040:	4620      	mov	r0, r4
 8003042:	f7ff fe0f 	bl	8002c64 <ILI9341_DrawPixel>
            }
        }
        ILI9341_DrawPixel(x0, y0, color);
    }
    return;
}
 8003046:	b005      	add	sp, #20
 8003048:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        di = dx_x2 - dy;
 800304c:	9a03      	ldr	r2, [sp, #12]
 800304e:	1ad6      	subs	r6, r2, r3
        while (y0 != y1) {
 8003050:	e005      	b.n	800305e <ILI9341_DrawLine+0xe2>
                di += dx_x2 - dy_x2;
 8003052:	9b03      	ldr	r3, [sp, #12]
 8003054:	eba3 030b 	sub.w	r3, r3, fp
 8003058:	441e      	add	r6, r3
                x0 += dx_sym;
 800305a:	444c      	add	r4, r9
 800305c:	b2a4      	uxth	r4, r4
        while (y0 != y1) {
 800305e:	42bd      	cmp	r5, r7
 8003060:	d00b      	beq.n	800307a <ILI9341_DrawLine+0xfe>
        	ILI9341_DrawPixel(x0, y0, color);
 8003062:	4642      	mov	r2, r8
 8003064:	4629      	mov	r1, r5
 8003066:	4620      	mov	r0, r4
 8003068:	f7ff fdfc 	bl	8002c64 <ILI9341_DrawPixel>
            y0 += dy_sym;
 800306c:	4455      	add	r5, sl
 800306e:	b2ad      	uxth	r5, r5
            if (di < 0) {
 8003070:	2e00      	cmp	r6, #0
 8003072:	daee      	bge.n	8003052 <ILI9341_DrawLine+0xd6>
                di += dx_x2;
 8003074:	9b03      	ldr	r3, [sp, #12]
 8003076:	441e      	add	r6, r3
 8003078:	e7f1      	b.n	800305e <ILI9341_DrawLine+0xe2>
        ILI9341_DrawPixel(x0, y0, color);
 800307a:	4642      	mov	r2, r8
 800307c:	4629      	mov	r1, r5
 800307e:	4620      	mov	r0, r4
 8003080:	f7ff fdf0 	bl	8002c64 <ILI9341_DrawPixel>
 8003084:	e7df      	b.n	8003046 <ILI9341_DrawLine+0xca>

08003086 <ILI9341_DrawRectangle>:
 * @param  x1: X coordinate of bottom right point
 * @param  y1: Y coordinate of bottom right point
 * @param  color: Rectangle color
 * @retval None
 */
void ILI9341_DrawRectangle(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color) {
 8003086:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800308a:	b082      	sub	sp, #8
 800308c:	4605      	mov	r5, r0
 800308e:	460f      	mov	r7, r1
 8003090:	4616      	mov	r6, r2
 8003092:	461c      	mov	r4, r3
 8003094:	f8bd 8020 	ldrh.w	r8, [sp, #32]
	ILI9341_DrawLine(x0, y0, x1, y0, color); //Top
 8003098:	f8cd 8000 	str.w	r8, [sp]
 800309c:	460b      	mov	r3, r1
 800309e:	f7ff ff6d 	bl	8002f7c <ILI9341_DrawLine>
	ILI9341_DrawLine(x0, y0, x0, y1, color);	//Left
 80030a2:	f8cd 8000 	str.w	r8, [sp]
 80030a6:	4623      	mov	r3, r4
 80030a8:	462a      	mov	r2, r5
 80030aa:	4639      	mov	r1, r7
 80030ac:	4628      	mov	r0, r5
 80030ae:	f7ff ff65 	bl	8002f7c <ILI9341_DrawLine>
	ILI9341_DrawLine(x1, y0, x1, y1, color);	//Right
 80030b2:	f8cd 8000 	str.w	r8, [sp]
 80030b6:	4623      	mov	r3, r4
 80030b8:	4632      	mov	r2, r6
 80030ba:	4639      	mov	r1, r7
 80030bc:	4630      	mov	r0, r6
 80030be:	f7ff ff5d 	bl	8002f7c <ILI9341_DrawLine>
	ILI9341_DrawLine(x0, y1, x1, y1, color);	//Bottom
 80030c2:	f8cd 8000 	str.w	r8, [sp]
 80030c6:	4623      	mov	r3, r4
 80030c8:	4632      	mov	r2, r6
 80030ca:	4621      	mov	r1, r4
 80030cc:	4628      	mov	r0, r5
 80030ce:	f7ff ff55 	bl	8002f7c <ILI9341_DrawLine>
}
 80030d2:	b002      	add	sp, #8
 80030d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080030d8 <ILI9341_DrawFilledRectangle>:
 * @param  x1: X coordinate of bottom right point
 * @param  y1: Y coordinate of bottom right point
 * @param  color: Rectangle color
 * @retval None
 */
void ILI9341_DrawFilledRectangle(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color) {
 80030d8:	b500      	push	{lr}
 80030da:	b083      	sub	sp, #12
 80030dc:	4684      	mov	ip, r0
 80030de:	468e      	mov	lr, r1
 80030e0:	4610      	mov	r0, r2
 80030e2:	4619      	mov	r1, r3
	uint16_t tmp;
	
	/* Check correction */
	if (x0 > x1) {
 80030e4:	4594      	cmp	ip, r2
 80030e6:	d801      	bhi.n	80030ec <ILI9341_DrawFilledRectangle+0x14>
 80030e8:	4660      	mov	r0, ip
 80030ea:	4694      	mov	ip, r2
		tmp = x0;
		x0 = x1;
		x1 = tmp;
	}
	if (y0 > y1) {
 80030ec:	458e      	cmp	lr, r1
 80030ee:	d802      	bhi.n	80030f6 <ILI9341_DrawFilledRectangle+0x1e>
 80030f0:	460b      	mov	r3, r1
 80030f2:	4671      	mov	r1, lr
 80030f4:	469e      	mov	lr, r3
		y0 = y1;
		y1 = tmp;
	}
	
	/* Fill rectangle */
	ILI9341_INT_Fill(x0, y0, x1, y1, color);
 80030f6:	f8bd 3010 	ldrh.w	r3, [sp, #16]
 80030fa:	9300      	str	r3, [sp, #0]
 80030fc:	4673      	mov	r3, lr
 80030fe:	4662      	mov	r2, ip
 8003100:	f7ff fdc0 	bl	8002c84 <ILI9341_INT_Fill>
	
	/* CS HIGH back */
	ILI9341_CS_SET();
 8003104:	2201      	movs	r2, #1
 8003106:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800310a:	4803      	ldr	r0, [pc, #12]	; (8003118 <ILI9341_DrawFilledRectangle+0x40>)
 800310c:	f000 fdd8 	bl	8003cc0 <HAL_GPIO_WritePin>
}
 8003110:	b003      	add	sp, #12
 8003112:	f85d fb04 	ldr.w	pc, [sp], #4
 8003116:	bf00      	nop
 8003118:	40010800 	.word	0x40010800

0800311c <ILI9341_printf>:
 * @param  background: Color for string background
 * @param  format : Formated string like printf
 * @retval None
 */
void ILI9341_printf(int16_t x, int16_t y, FontDef_t *font, int16_t foreground, int16_t background, const char *format, ...)
{
 800311c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800311e:	b0c5      	sub	sp, #276	; 0x114
 8003120:	4605      	mov	r5, r0
 8003122:	460e      	mov	r6, r1
 8003124:	4617      	mov	r7, r2
 8003126:	461c      	mov	r4, r3
	char buffer[256];

	va_list args_list;
	va_start(args_list, format);
 8003128:	ab4c      	add	r3, sp, #304	; 0x130
 800312a:	9303      	str	r3, [sp, #12]
	vsnprintf(buffer, 256, format, args_list);
 800312c:	9a4b      	ldr	r2, [sp, #300]	; 0x12c
 800312e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003132:	a804      	add	r0, sp, #16
 8003134:	f004 f9e6 	bl	8007504 <vsnprintf>
	va_end(args_list);

	ILI9341_Puts(x, y, buffer, font, foreground, background);
 8003138:	f8bd 3128 	ldrh.w	r3, [sp, #296]	; 0x128
 800313c:	9301      	str	r3, [sp, #4]
 800313e:	b2a4      	uxth	r4, r4
 8003140:	9400      	str	r4, [sp, #0]
 8003142:	463b      	mov	r3, r7
 8003144:	aa04      	add	r2, sp, #16
 8003146:	b2b1      	uxth	r1, r6
 8003148:	b2a8      	uxth	r0, r5
 800314a:	f7ff fec7 	bl	8002edc <ILI9341_Puts>
}
 800314e:	b045      	add	sp, #276	; 0x114
 8003150:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08003154 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003154:	b510      	push	{r4, lr}
 8003156:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003158:	4b0e      	ldr	r3, [pc, #56]	; (8003194 <HAL_InitTick+0x40>)
 800315a:	781a      	ldrb	r2, [r3, #0]
 800315c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003160:	fbb3 f3f2 	udiv	r3, r3, r2
 8003164:	4a0c      	ldr	r2, [pc, #48]	; (8003198 <HAL_InitTick+0x44>)
 8003166:	6810      	ldr	r0, [r2, #0]
 8003168:	fbb0 f0f3 	udiv	r0, r0, r3
 800316c:	f000 fb08 	bl	8003780 <HAL_SYSTICK_Config>
 8003170:	b968      	cbnz	r0, 800318e <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003172:	2c0f      	cmp	r4, #15
 8003174:	d901      	bls.n	800317a <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 8003176:	2001      	movs	r0, #1
 8003178:	e00a      	b.n	8003190 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800317a:	2200      	movs	r2, #0
 800317c:	4621      	mov	r1, r4
 800317e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003182:	f000 fab9 	bl	80036f8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003186:	4b05      	ldr	r3, [pc, #20]	; (800319c <HAL_InitTick+0x48>)
 8003188:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800318a:	2000      	movs	r0, #0
 800318c:	e000      	b.n	8003190 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 800318e:	2001      	movs	r0, #1
}
 8003190:	bd10      	pop	{r4, pc}
 8003192:	bf00      	nop
 8003194:	20000028 	.word	0x20000028
 8003198:	2000000c 	.word	0x2000000c
 800319c:	2000002c 	.word	0x2000002c

080031a0 <HAL_Init>:
{
 80031a0:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80031a2:	4a07      	ldr	r2, [pc, #28]	; (80031c0 <HAL_Init+0x20>)
 80031a4:	6813      	ldr	r3, [r2, #0]
 80031a6:	f043 0310 	orr.w	r3, r3, #16
 80031aa:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80031ac:	2003      	movs	r0, #3
 80031ae:	f000 fa91 	bl	80036d4 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80031b2:	200f      	movs	r0, #15
 80031b4:	f7ff ffce 	bl	8003154 <HAL_InitTick>
  HAL_MspInit();
 80031b8:	f7fe fc50 	bl	8001a5c <HAL_MspInit>
}
 80031bc:	2000      	movs	r0, #0
 80031be:	bd08      	pop	{r3, pc}
 80031c0:	40022000 	.word	0x40022000

080031c4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80031c4:	4a03      	ldr	r2, [pc, #12]	; (80031d4 <HAL_IncTick+0x10>)
 80031c6:	6811      	ldr	r1, [r2, #0]
 80031c8:	4b03      	ldr	r3, [pc, #12]	; (80031d8 <HAL_IncTick+0x14>)
 80031ca:	781b      	ldrb	r3, [r3, #0]
 80031cc:	440b      	add	r3, r1
 80031ce:	6013      	str	r3, [r2, #0]
}
 80031d0:	4770      	bx	lr
 80031d2:	bf00      	nop
 80031d4:	20000d8c 	.word	0x20000d8c
 80031d8:	20000028 	.word	0x20000028

080031dc <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80031dc:	4b01      	ldr	r3, [pc, #4]	; (80031e4 <HAL_GetTick+0x8>)
 80031de:	6818      	ldr	r0, [r3, #0]
}
 80031e0:	4770      	bx	lr
 80031e2:	bf00      	nop
 80031e4:	20000d8c 	.word	0x20000d8c

080031e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80031e8:	b538      	push	{r3, r4, r5, lr}
 80031ea:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80031ec:	f7ff fff6 	bl	80031dc <HAL_GetTick>
 80031f0:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80031f2:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 80031f6:	d002      	beq.n	80031fe <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 80031f8:	4b04      	ldr	r3, [pc, #16]	; (800320c <HAL_Delay+0x24>)
 80031fa:	781b      	ldrb	r3, [r3, #0]
 80031fc:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80031fe:	f7ff ffed 	bl	80031dc <HAL_GetTick>
 8003202:	1b40      	subs	r0, r0, r5
 8003204:	42a0      	cmp	r0, r4
 8003206:	d3fa      	bcc.n	80031fe <HAL_Delay+0x16>
  {
  }
}
 8003208:	bd38      	pop	{r3, r4, r5, pc}
 800320a:	bf00      	nop
 800320c:	20000028 	.word	0x20000028

08003210 <HAL_ADC_MspInit>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_MspInit must be implemented in the user file.
   */ 
}
 8003210:	4770      	bx	lr

08003212 <HAL_ADC_ConvCpltCallback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003212:	4770      	bx	lr

08003214 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003214:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003216:	6a43      	ldr	r3, [r0, #36]	; 0x24
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003218:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800321a:	f012 0f50 	tst.w	r2, #80	; 0x50
 800321e:	d11e      	bne.n	800325e <ADC_DMAConvCplt+0x4a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003220:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003222:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003226:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003228:	681a      	ldr	r2, [r3, #0]
 800322a:	6892      	ldr	r2, [r2, #8]
 800322c:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8003230:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8003234:	d003      	beq.n	800323e <ADC_DMAConvCplt+0x2a>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
 8003236:	4618      	mov	r0, r3
 8003238:	f7ff ffeb 	bl	8003212 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 800323c:	bd08      	pop	{r3, pc}
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 800323e:	68da      	ldr	r2, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003240:	2a00      	cmp	r2, #0
 8003242:	d1f8      	bne.n	8003236 <ADC_DMAConvCplt+0x22>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003244:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003246:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800324a:	629a      	str	r2, [r3, #40]	; 0x28
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800324c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800324e:	f412 5f80 	tst.w	r2, #4096	; 0x1000
 8003252:	d1f0      	bne.n	8003236 <ADC_DMAConvCplt+0x22>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003254:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003256:	f042 0201 	orr.w	r2, r2, #1
 800325a:	629a      	str	r2, [r3, #40]	; 0x28
 800325c:	e7eb      	b.n	8003236 <ADC_DMAConvCplt+0x22>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800325e:	6a1b      	ldr	r3, [r3, #32]
 8003260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003262:	4798      	blx	r3
}
 8003264:	e7ea      	b.n	800323c <ADC_DMAConvCplt+0x28>

08003266 <HAL_ADC_ConvHalfCpltCallback>:
}
 8003266:	4770      	bx	lr

08003268 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003268:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 800326a:	6a40      	ldr	r0, [r0, #36]	; 0x24
 800326c:	f7ff fffb 	bl	8003266 <HAL_ADC_ConvHalfCpltCallback>
}
 8003270:	bd08      	pop	{r3, pc}

08003272 <HAL_ADC_ErrorCallback>:
}
 8003272:	4770      	bx	lr

08003274 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003274:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003276:	6a40      	ldr	r0, [r0, #36]	; 0x24
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003278:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800327a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800327e:	6283      	str	r3, [r0, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003280:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8003282:	f043 0304 	orr.w	r3, r3, #4
 8003286:	62c3      	str	r3, [r0, #44]	; 0x2c
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 8003288:	f7ff fff3 	bl	8003272 <HAL_ADC_ErrorCallback>
}
 800328c:	bd08      	pop	{r3, pc}
	...

08003290 <HAL_ADC_ConfigChannel>:
{ 
 8003290:	b430      	push	{r4, r5}
 8003292:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0U;
 8003294:	2200      	movs	r2, #0
 8003296:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8003298:	f890 2024 	ldrb.w	r2, [r0, #36]	; 0x24
 800329c:	2a01      	cmp	r2, #1
 800329e:	f000 808f 	beq.w	80033c0 <HAL_ADC_ConfigChannel+0x130>
 80032a2:	4603      	mov	r3, r0
 80032a4:	2201      	movs	r2, #1
 80032a6:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
  if (sConfig->Rank < 7U)
 80032aa:	684a      	ldr	r2, [r1, #4]
 80032ac:	2a06      	cmp	r2, #6
 80032ae:	d82d      	bhi.n	800330c <HAL_ADC_ConfigChannel+0x7c>
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80032b0:	6804      	ldr	r4, [r0, #0]
 80032b2:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80032b4:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80032b8:	3a05      	subs	r2, #5
 80032ba:	f04f 0c1f 	mov.w	ip, #31
 80032be:	fa0c fc02 	lsl.w	ip, ip, r2
 80032c2:	ea20 000c 	bic.w	r0, r0, ip
 80032c6:	680d      	ldr	r5, [r1, #0]
 80032c8:	fa05 f202 	lsl.w	r2, r5, r2
 80032cc:	4302      	orrs	r2, r0
 80032ce:	6362      	str	r2, [r4, #52]	; 0x34
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80032d0:	680a      	ldr	r2, [r1, #0]
 80032d2:	2a09      	cmp	r2, #9
 80032d4:	d938      	bls.n	8003348 <HAL_ADC_ConfigChannel+0xb8>
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80032d6:	681c      	ldr	r4, [r3, #0]
 80032d8:	68e0      	ldr	r0, [r4, #12]
 80032da:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80032de:	3a1e      	subs	r2, #30
 80032e0:	f04f 0c07 	mov.w	ip, #7
 80032e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80032e8:	ea20 000c 	bic.w	r0, r0, ip
 80032ec:	688d      	ldr	r5, [r1, #8]
 80032ee:	fa05 f202 	lsl.w	r2, r5, r2
 80032f2:	4302      	orrs	r2, r0
 80032f4:	60e2      	str	r2, [r4, #12]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80032f6:	680a      	ldr	r2, [r1, #0]
 80032f8:	3a10      	subs	r2, #16
 80032fa:	2a01      	cmp	r2, #1
 80032fc:	d934      	bls.n	8003368 <HAL_ADC_ConfigChannel+0xd8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032fe:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8003300:	2200      	movs	r2, #0
 8003302:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
}
 8003306:	b002      	add	sp, #8
 8003308:	bc30      	pop	{r4, r5}
 800330a:	4770      	bx	lr
  else if (sConfig->Rank < 13U)
 800330c:	2a0c      	cmp	r2, #12
 800330e:	d80d      	bhi.n	800332c <HAL_ADC_ConfigChannel+0x9c>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8003310:	6805      	ldr	r5, [r0, #0]
 8003312:	6b28      	ldr	r0, [r5, #48]	; 0x30
 8003314:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8003318:	3a23      	subs	r2, #35	; 0x23
 800331a:	241f      	movs	r4, #31
 800331c:	4094      	lsls	r4, r2
 800331e:	ea20 0004 	bic.w	r0, r0, r4
 8003322:	680c      	ldr	r4, [r1, #0]
 8003324:	4094      	lsls	r4, r2
 8003326:	4320      	orrs	r0, r4
 8003328:	6328      	str	r0, [r5, #48]	; 0x30
 800332a:	e7d1      	b.n	80032d0 <HAL_ADC_ConfigChannel+0x40>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800332c:	6805      	ldr	r5, [r0, #0]
 800332e:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 8003330:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8003334:	3a41      	subs	r2, #65	; 0x41
 8003336:	241f      	movs	r4, #31
 8003338:	4094      	lsls	r4, r2
 800333a:	ea20 0004 	bic.w	r0, r0, r4
 800333e:	680c      	ldr	r4, [r1, #0]
 8003340:	4094      	lsls	r4, r2
 8003342:	4320      	orrs	r0, r4
 8003344:	62e8      	str	r0, [r5, #44]	; 0x2c
 8003346:	e7c3      	b.n	80032d0 <HAL_ADC_ConfigChannel+0x40>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003348:	681c      	ldr	r4, [r3, #0]
 800334a:	6920      	ldr	r0, [r4, #16]
 800334c:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8003350:	f04f 0c07 	mov.w	ip, #7
 8003354:	fa0c fc02 	lsl.w	ip, ip, r2
 8003358:	ea20 000c 	bic.w	r0, r0, ip
 800335c:	688d      	ldr	r5, [r1, #8]
 800335e:	fa05 f202 	lsl.w	r2, r5, r2
 8003362:	4302      	orrs	r2, r0
 8003364:	6122      	str	r2, [r4, #16]
 8003366:	e7c6      	b.n	80032f6 <HAL_ADC_ConfigChannel+0x66>
    if (hadc->Instance == ADC1)
 8003368:	681a      	ldr	r2, [r3, #0]
 800336a:	4816      	ldr	r0, [pc, #88]	; (80033c4 <HAL_ADC_ConfigChannel+0x134>)
 800336c:	4282      	cmp	r2, r0
 800336e:	d005      	beq.n	800337c <HAL_ADC_ConfigChannel+0xec>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003370:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003372:	f042 0220 	orr.w	r2, r2, #32
 8003376:	629a      	str	r2, [r3, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 8003378:	2001      	movs	r0, #1
 800337a:	e7c1      	b.n	8003300 <HAL_ADC_ConfigChannel+0x70>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800337c:	6890      	ldr	r0, [r2, #8]
 800337e:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8003382:	d11b      	bne.n	80033bc <HAL_ADC_ConfigChannel+0x12c>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003384:	6890      	ldr	r0, [r2, #8]
 8003386:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800338a:	6090      	str	r0, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800338c:	680a      	ldr	r2, [r1, #0]
 800338e:	2a10      	cmp	r2, #16
 8003390:	d001      	beq.n	8003396 <HAL_ADC_ConfigChannel+0x106>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003392:	2000      	movs	r0, #0
 8003394:	e7b4      	b.n	8003300 <HAL_ADC_ConfigChannel+0x70>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003396:	4a0c      	ldr	r2, [pc, #48]	; (80033c8 <HAL_ADC_ConfigChannel+0x138>)
 8003398:	6812      	ldr	r2, [r2, #0]
 800339a:	490c      	ldr	r1, [pc, #48]	; (80033cc <HAL_ADC_ConfigChannel+0x13c>)
 800339c:	fba1 1202 	umull	r1, r2, r1, r2
 80033a0:	0c92      	lsrs	r2, r2, #18
 80033a2:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80033a6:	0052      	lsls	r2, r2, #1
 80033a8:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 80033aa:	e002      	b.n	80033b2 <HAL_ADC_ConfigChannel+0x122>
            wait_loop_index--;
 80033ac:	9a01      	ldr	r2, [sp, #4]
 80033ae:	3a01      	subs	r2, #1
 80033b0:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 80033b2:	9a01      	ldr	r2, [sp, #4]
 80033b4:	2a00      	cmp	r2, #0
 80033b6:	d1f9      	bne.n	80033ac <HAL_ADC_ConfigChannel+0x11c>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80033b8:	2000      	movs	r0, #0
 80033ba:	e7a1      	b.n	8003300 <HAL_ADC_ConfigChannel+0x70>
 80033bc:	2000      	movs	r0, #0
 80033be:	e79f      	b.n	8003300 <HAL_ADC_ConfigChannel+0x70>
  __HAL_LOCK(hadc);
 80033c0:	2002      	movs	r0, #2
 80033c2:	e7a0      	b.n	8003306 <HAL_ADC_ConfigChannel+0x76>
 80033c4:	40012400 	.word	0x40012400
 80033c8:	2000000c 	.word	0x2000000c
 80033cc:	431bde83 	.word	0x431bde83

080033d0 <ADC_Enable>:
{
 80033d0:	b530      	push	{r4, r5, lr}
 80033d2:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0U;
 80033d4:	2300      	movs	r3, #0
 80033d6:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 80033d8:	6803      	ldr	r3, [r0, #0]
 80033da:	689a      	ldr	r2, [r3, #8]
 80033dc:	f012 0f01 	tst.w	r2, #1
 80033e0:	d12e      	bne.n	8003440 <ADC_Enable+0x70>
 80033e2:	4604      	mov	r4, r0
    __HAL_ADC_ENABLE(hadc);
 80033e4:	689a      	ldr	r2, [r3, #8]
 80033e6:	f042 0201 	orr.w	r2, r2, #1
 80033ea:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80033ec:	4b16      	ldr	r3, [pc, #88]	; (8003448 <ADC_Enable+0x78>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4a16      	ldr	r2, [pc, #88]	; (800344c <ADC_Enable+0x7c>)
 80033f2:	fba2 2303 	umull	r2, r3, r2, r3
 80033f6:	0c9b      	lsrs	r3, r3, #18
 80033f8:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 80033fa:	e002      	b.n	8003402 <ADC_Enable+0x32>
      wait_loop_index--;
 80033fc:	9b01      	ldr	r3, [sp, #4]
 80033fe:	3b01      	subs	r3, #1
 8003400:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 8003402:	9b01      	ldr	r3, [sp, #4]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d1f9      	bne.n	80033fc <ADC_Enable+0x2c>
    tickstart = HAL_GetTick();
 8003408:	f7ff fee8 	bl	80031dc <HAL_GetTick>
 800340c:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 800340e:	6823      	ldr	r3, [r4, #0]
 8003410:	689b      	ldr	r3, [r3, #8]
 8003412:	f013 0f01 	tst.w	r3, #1
 8003416:	d111      	bne.n	800343c <ADC_Enable+0x6c>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003418:	f7ff fee0 	bl	80031dc <HAL_GetTick>
 800341c:	1b43      	subs	r3, r0, r5
 800341e:	2b02      	cmp	r3, #2
 8003420:	d9f5      	bls.n	800340e <ADC_Enable+0x3e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003422:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8003424:	f043 0310 	orr.w	r3, r3, #16
 8003428:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800342a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800342c:	f043 0301 	orr.w	r3, r3, #1
 8003430:	62e3      	str	r3, [r4, #44]	; 0x2c
        __HAL_UNLOCK(hadc);
 8003432:	2300      	movs	r3, #0
 8003434:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
        return HAL_ERROR;
 8003438:	2001      	movs	r0, #1
 800343a:	e002      	b.n	8003442 <ADC_Enable+0x72>
  return HAL_OK;
 800343c:	2000      	movs	r0, #0
 800343e:	e000      	b.n	8003442 <ADC_Enable+0x72>
 8003440:	2000      	movs	r0, #0
}
 8003442:	b003      	add	sp, #12
 8003444:	bd30      	pop	{r4, r5, pc}
 8003446:	bf00      	nop
 8003448:	2000000c 	.word	0x2000000c
 800344c:	431bde83 	.word	0x431bde83

08003450 <HAL_ADC_Start_DMA>:
{
 8003450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003452:	4604      	mov	r4, r0
 8003454:	460d      	mov	r5, r1
 8003456:	4616      	mov	r6, r2
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8003458:	6801      	ldr	r1, [r0, #0]
 800345a:	4844      	ldr	r0, [pc, #272]	; (800356c <HAL_ADC_Start_DMA+0x11c>)
 800345c:	4281      	cmp	r1, r0
 800345e:	d059      	beq.n	8003514 <HAL_ADC_Start_DMA+0xc4>
 8003460:	4b43      	ldr	r3, [pc, #268]	; (8003570 <HAL_ADC_Start_DMA+0x120>)
 8003462:	4299      	cmp	r1, r3
 8003464:	d056      	beq.n	8003514 <HAL_ADC_Start_DMA+0xc4>
    __HAL_LOCK(hadc);
 8003466:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 800346a:	2b01      	cmp	r3, #1
 800346c:	d07c      	beq.n	8003568 <HAL_ADC_Start_DMA+0x118>
 800346e:	2301      	movs	r3, #1
 8003470:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    tmp_hal_status = ADC_Enable(hadc);
 8003474:	4620      	mov	r0, r4
 8003476:	f7ff ffab 	bl	80033d0 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 800347a:	4607      	mov	r7, r0
 800347c:	2800      	cmp	r0, #0
 800347e:	d16e      	bne.n	800355e <HAL_ADC_Start_DMA+0x10e>
      ADC_STATE_CLR_SET(hadc->State,
 8003480:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8003482:	f421 6170 	bic.w	r1, r1, #3840	; 0xf00
 8003486:	f021 0101 	bic.w	r1, r1, #1
 800348a:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 800348e:	62a1      	str	r1, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003490:	6822      	ldr	r2, [r4, #0]
 8003492:	4b37      	ldr	r3, [pc, #220]	; (8003570 <HAL_ADC_Start_DMA+0x120>)
 8003494:	429a      	cmp	r2, r3
 8003496:	d044      	beq.n	8003522 <HAL_ADC_Start_DMA+0xd2>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003498:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800349a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800349e:	62a3      	str	r3, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80034a0:	6853      	ldr	r3, [r2, #4]
 80034a2:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80034a6:	d005      	beq.n	80034b4 <HAL_ADC_Start_DMA+0x64>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80034a8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80034aa:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80034ae:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80034b2:	62a3      	str	r3, [r4, #40]	; 0x28
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80034b4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80034b6:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 80034ba:	d048      	beq.n	800354e <HAL_ADC_Start_DMA+0xfe>
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80034bc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80034be:	f023 0306 	bic.w	r3, r3, #6
 80034c2:	62e3      	str	r3, [r4, #44]	; 0x2c
      __HAL_UNLOCK(hadc);
 80034c4:	2300      	movs	r3, #0
 80034c6:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80034ca:	6a23      	ldr	r3, [r4, #32]
 80034cc:	4a29      	ldr	r2, [pc, #164]	; (8003574 <HAL_ADC_Start_DMA+0x124>)
 80034ce:	629a      	str	r2, [r3, #40]	; 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80034d0:	6a23      	ldr	r3, [r4, #32]
 80034d2:	4a29      	ldr	r2, [pc, #164]	; (8003578 <HAL_ADC_Start_DMA+0x128>)
 80034d4:	62da      	str	r2, [r3, #44]	; 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80034d6:	6a23      	ldr	r3, [r4, #32]
 80034d8:	4a28      	ldr	r2, [pc, #160]	; (800357c <HAL_ADC_Start_DMA+0x12c>)
 80034da:	631a      	str	r2, [r3, #48]	; 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80034dc:	6823      	ldr	r3, [r4, #0]
 80034de:	f06f 0202 	mvn.w	r2, #2
 80034e2:	601a      	str	r2, [r3, #0]
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80034e4:	6822      	ldr	r2, [r4, #0]
 80034e6:	6893      	ldr	r3, [r2, #8]
 80034e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034ec:	6093      	str	r3, [r2, #8]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80034ee:	6821      	ldr	r1, [r4, #0]
 80034f0:	4633      	mov	r3, r6
 80034f2:	462a      	mov	r2, r5
 80034f4:	314c      	adds	r1, #76	; 0x4c
 80034f6:	6a20      	ldr	r0, [r4, #32]
 80034f8:	f000 f9a8 	bl	800384c <HAL_DMA_Start_IT>
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80034fc:	6823      	ldr	r3, [r4, #0]
 80034fe:	689a      	ldr	r2, [r3, #8]
 8003500:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8003504:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8003508:	d024      	beq.n	8003554 <HAL_ADC_Start_DMA+0x104>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800350a:	689a      	ldr	r2, [r3, #8]
 800350c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003510:	609a      	str	r2, [r3, #8]
 8003512:	e027      	b.n	8003564 <HAL_ADC_Start_DMA+0x114>
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8003514:	4b15      	ldr	r3, [pc, #84]	; (800356c <HAL_ADC_Start_DMA+0x11c>)
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 800351c:	d0a3      	beq.n	8003466 <HAL_ADC_Start_DMA+0x16>
    tmp_hal_status = HAL_ERROR;
 800351e:	2701      	movs	r7, #1
 8003520:	e020      	b.n	8003564 <HAL_ADC_Start_DMA+0x114>
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003522:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8003526:	685b      	ldr	r3, [r3, #4]
 8003528:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 800352c:	d0b4      	beq.n	8003498 <HAL_ADC_Start_DMA+0x48>
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800352e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8003530:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003534:	62a3      	str	r3, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8003536:	4b0d      	ldr	r3, [pc, #52]	; (800356c <HAL_ADC_Start_DMA+0x11c>)
 8003538:	685b      	ldr	r3, [r3, #4]
 800353a:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800353e:	d0b9      	beq.n	80034b4 <HAL_ADC_Start_DMA+0x64>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003540:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8003542:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003546:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800354a:	62a3      	str	r3, [r4, #40]	; 0x28
 800354c:	e7b2      	b.n	80034b4 <HAL_ADC_Start_DMA+0x64>
        ADC_CLEAR_ERRORCODE(hadc);
 800354e:	2300      	movs	r3, #0
 8003550:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003552:	e7b7      	b.n	80034c4 <HAL_ADC_Start_DMA+0x74>
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8003554:	689a      	ldr	r2, [r3, #8]
 8003556:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 800355a:	609a      	str	r2, [r3, #8]
 800355c:	e002      	b.n	8003564 <HAL_ADC_Start_DMA+0x114>
      __HAL_UNLOCK(hadc);
 800355e:	2300      	movs	r3, #0
 8003560:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
}
 8003564:	4638      	mov	r0, r7
 8003566:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_LOCK(hadc);
 8003568:	2702      	movs	r7, #2
 800356a:	e7fb      	b.n	8003564 <HAL_ADC_Start_DMA+0x114>
 800356c:	40012400 	.word	0x40012400
 8003570:	40012800 	.word	0x40012800
 8003574:	08003215 	.word	0x08003215
 8003578:	08003269 	.word	0x08003269
 800357c:	08003275 	.word	0x08003275

08003580 <ADC_ConversionStop_Disable>:
{
 8003580:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003582:	6803      	ldr	r3, [r0, #0]
 8003584:	689a      	ldr	r2, [r3, #8]
 8003586:	f012 0f01 	tst.w	r2, #1
 800358a:	d101      	bne.n	8003590 <ADC_ConversionStop_Disable+0x10>
  return HAL_OK;
 800358c:	2000      	movs	r0, #0
}
 800358e:	bd38      	pop	{r3, r4, r5, pc}
 8003590:	4604      	mov	r4, r0
    __HAL_ADC_DISABLE(hadc);
 8003592:	689a      	ldr	r2, [r3, #8]
 8003594:	f022 0201 	bic.w	r2, r2, #1
 8003598:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 800359a:	f7ff fe1f 	bl	80031dc <HAL_GetTick>
 800359e:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 80035a0:	6823      	ldr	r3, [r4, #0]
 80035a2:	689b      	ldr	r3, [r3, #8]
 80035a4:	f013 0f01 	tst.w	r3, #1
 80035a8:	d00e      	beq.n	80035c8 <ADC_ConversionStop_Disable+0x48>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80035aa:	f7ff fe17 	bl	80031dc <HAL_GetTick>
 80035ae:	1b43      	subs	r3, r0, r5
 80035b0:	2b02      	cmp	r3, #2
 80035b2:	d9f5      	bls.n	80035a0 <ADC_ConversionStop_Disable+0x20>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035b4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80035b6:	f043 0310 	orr.w	r3, r3, #16
 80035ba:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035bc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80035be:	f043 0301 	orr.w	r3, r3, #1
 80035c2:	62e3      	str	r3, [r4, #44]	; 0x2c
        return HAL_ERROR;
 80035c4:	2001      	movs	r0, #1
 80035c6:	e7e2      	b.n	800358e <ADC_ConversionStop_Disable+0xe>
  return HAL_OK;
 80035c8:	2000      	movs	r0, #0
 80035ca:	e7e0      	b.n	800358e <ADC_ConversionStop_Disable+0xe>

080035cc <HAL_ADC_Init>:
  if(hadc == NULL)
 80035cc:	2800      	cmp	r0, #0
 80035ce:	d07b      	beq.n	80036c8 <HAL_ADC_Init+0xfc>
{
 80035d0:	b570      	push	{r4, r5, r6, lr}
 80035d2:	4604      	mov	r4, r0
  if (hadc->State == HAL_ADC_STATE_RESET)
 80035d4:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d04d      	beq.n	8003676 <HAL_ADC_Init+0xaa>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80035da:	4620      	mov	r0, r4
 80035dc:	f7ff ffd0 	bl	8003580 <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80035e0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80035e2:	f013 0310 	ands.w	r3, r3, #16
 80035e6:	d169      	bne.n	80036bc <HAL_ADC_Init+0xf0>
 80035e8:	2800      	cmp	r0, #0
 80035ea:	d167      	bne.n	80036bc <HAL_ADC_Init+0xf0>
    ADC_STATE_CLR_SET(hadc->State,
 80035ec:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80035ee:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 80035f2:	f022 0202 	bic.w	r2, r2, #2
 80035f6:	f042 0202 	orr.w	r2, r2, #2
 80035fa:	62a2      	str	r2, [r4, #40]	; 0x28
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 80035fc:	6862      	ldr	r2, [r4, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 80035fe:	69e1      	ldr	r1, [r4, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8003600:	430a      	orrs	r2, r1
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 8003602:	68e1      	ldr	r1, [r4, #12]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8003604:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8003608:	68a5      	ldr	r5, [r4, #8]
 800360a:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800360e:	d002      	beq.n	8003616 <HAL_ADC_Init+0x4a>
 8003610:	2d01      	cmp	r5, #1
 8003612:	d036      	beq.n	8003682 <HAL_ADC_Init+0xb6>
 8003614:	461d      	mov	r5, r3
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003616:	6966      	ldr	r6, [r4, #20]
 8003618:	2e01      	cmp	r6, #1
 800361a:	d035      	beq.n	8003688 <HAL_ADC_Init+0xbc>
      MODIFY_REG(hadc->Instance->CR1,
 800361c:	6826      	ldr	r6, [r4, #0]
 800361e:	6871      	ldr	r1, [r6, #4]
 8003620:	f421 4169 	bic.w	r1, r1, #59648	; 0xe900
 8003624:	4329      	orrs	r1, r5
 8003626:	6071      	str	r1, [r6, #4]
      MODIFY_REG(hadc->Instance->CR2,
 8003628:	6825      	ldr	r5, [r4, #0]
 800362a:	68ae      	ldr	r6, [r5, #8]
 800362c:	4927      	ldr	r1, [pc, #156]	; (80036cc <HAL_ADC_Init+0x100>)
 800362e:	4031      	ands	r1, r6
 8003630:	4311      	orrs	r1, r2
 8003632:	60a9      	str	r1, [r5, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003634:	68a1      	ldr	r1, [r4, #8]
 8003636:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800363a:	d001      	beq.n	8003640 <HAL_ADC_Init+0x74>
 800363c:	2901      	cmp	r1, #1
 800363e:	d102      	bne.n	8003646 <HAL_ADC_Init+0x7a>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8003640:	6923      	ldr	r3, [r4, #16]
 8003642:	3b01      	subs	r3, #1
 8003644:	051b      	lsls	r3, r3, #20
    MODIFY_REG(hadc->Instance->SQR1,
 8003646:	6825      	ldr	r5, [r4, #0]
 8003648:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
 800364a:	f421 0170 	bic.w	r1, r1, #15728640	; 0xf00000
 800364e:	430b      	orrs	r3, r1
 8003650:	62eb      	str	r3, [r5, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003652:	6823      	ldr	r3, [r4, #0]
 8003654:	6899      	ldr	r1, [r3, #8]
 8003656:	4b1e      	ldr	r3, [pc, #120]	; (80036d0 <HAL_ADC_Init+0x104>)
 8003658:	400b      	ands	r3, r1
 800365a:	429a      	cmp	r2, r3
 800365c:	d025      	beq.n	80036aa <HAL_ADC_Init+0xde>
      ADC_STATE_CLR_SET(hadc->State,
 800365e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8003660:	f023 0312 	bic.w	r3, r3, #18
 8003664:	f043 0310 	orr.w	r3, r3, #16
 8003668:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800366a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800366c:	f043 0301 	orr.w	r3, r3, #1
 8003670:	62e3      	str	r3, [r4, #44]	; 0x2c
      tmp_hal_status = HAL_ERROR;
 8003672:	2001      	movs	r0, #1
 8003674:	e027      	b.n	80036c6 <HAL_ADC_Init+0xfa>
    ADC_CLEAR_ERRORCODE(hadc);
 8003676:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 8003678:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 800367c:	f7ff fdc8 	bl	8003210 <HAL_ADC_MspInit>
 8003680:	e7ab      	b.n	80035da <HAL_ADC_Init+0xe>
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8003682:	f44f 7580 	mov.w	r5, #256	; 0x100
 8003686:	e7c6      	b.n	8003616 <HAL_ADC_Init+0x4a>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003688:	b931      	cbnz	r1, 8003698 <HAL_ADC_Init+0xcc>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800368a:	69a1      	ldr	r1, [r4, #24]
 800368c:	3901      	subs	r1, #1
 800368e:	ea45 3141 	orr.w	r1, r5, r1, lsl #13
 8003692:	f441 6500 	orr.w	r5, r1, #2048	; 0x800
 8003696:	e7c1      	b.n	800361c <HAL_ADC_Init+0x50>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003698:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800369a:	f041 0120 	orr.w	r1, r1, #32
 800369e:	62a1      	str	r1, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036a0:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80036a2:	f041 0101 	orr.w	r1, r1, #1
 80036a6:	62e1      	str	r1, [r4, #44]	; 0x2c
 80036a8:	e7b8      	b.n	800361c <HAL_ADC_Init+0x50>
      ADC_CLEAR_ERRORCODE(hadc);
 80036aa:	2300      	movs	r3, #0
 80036ac:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 80036ae:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80036b0:	f023 0303 	bic.w	r3, r3, #3
 80036b4:	f043 0301 	orr.w	r3, r3, #1
 80036b8:	62a3      	str	r3, [r4, #40]	; 0x28
 80036ba:	e004      	b.n	80036c6 <HAL_ADC_Init+0xfa>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036bc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80036be:	f043 0310 	orr.w	r3, r3, #16
 80036c2:	62a3      	str	r3, [r4, #40]	; 0x28
    tmp_hal_status = HAL_ERROR;
 80036c4:	2001      	movs	r0, #1
}
 80036c6:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 80036c8:	2001      	movs	r0, #1
}
 80036ca:	4770      	bx	lr
 80036cc:	ffe1f7fd 	.word	0xffe1f7fd
 80036d0:	ff1f0efe 	.word	0xff1f0efe

080036d4 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80036d4:	4a07      	ldr	r2, [pc, #28]	; (80036f4 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80036d6:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80036d8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80036dc:	041b      	lsls	r3, r3, #16
 80036de:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80036e0:	0200      	lsls	r0, r0, #8
 80036e2:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80036e6:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 80036e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80036ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 80036f0:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80036f2:	4770      	bx	lr
 80036f4:	e000ed00 	.word	0xe000ed00

080036f8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80036f8:	b500      	push	{lr}
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80036fa:	4b19      	ldr	r3, [pc, #100]	; (8003760 <HAL_NVIC_SetPriority+0x68>)
 80036fc:	68db      	ldr	r3, [r3, #12]
 80036fe:	f3c3 2302 	ubfx	r3, r3, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003702:	f1c3 0c07 	rsb	ip, r3, #7
 8003706:	f1bc 0f04 	cmp.w	ip, #4
 800370a:	bf28      	it	cs
 800370c:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003710:	f103 0e04 	add.w	lr, r3, #4
 8003714:	f1be 0f06 	cmp.w	lr, #6
 8003718:	d918      	bls.n	800374c <HAL_NVIC_SetPriority+0x54>
 800371a:	3b03      	subs	r3, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800371c:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
 8003720:	fa0e fc0c 	lsl.w	ip, lr, ip
 8003724:	ea21 010c 	bic.w	r1, r1, ip
 8003728:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800372a:	fa0e fe03 	lsl.w	lr, lr, r3
 800372e:	ea22 020e 	bic.w	r2, r2, lr
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003732:	430a      	orrs	r2, r1
  if ((int32_t)(IRQn) < 0)
 8003734:	2800      	cmp	r0, #0
 8003736:	db0b      	blt.n	8003750 <HAL_NVIC_SetPriority+0x58>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003738:	0112      	lsls	r2, r2, #4
 800373a:	b2d2      	uxtb	r2, r2
 800373c:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8003740:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8003744:	f880 2300 	strb.w	r2, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8003748:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800374c:	2300      	movs	r3, #0
 800374e:	e7e5      	b.n	800371c <HAL_NVIC_SetPriority+0x24>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003750:	f000 000f 	and.w	r0, r0, #15
 8003754:	0112      	lsls	r2, r2, #4
 8003756:	b2d2      	uxtb	r2, r2
 8003758:	4b02      	ldr	r3, [pc, #8]	; (8003764 <HAL_NVIC_SetPriority+0x6c>)
 800375a:	541a      	strb	r2, [r3, r0]
 800375c:	e7f4      	b.n	8003748 <HAL_NVIC_SetPriority+0x50>
 800375e:	bf00      	nop
 8003760:	e000ed00 	.word	0xe000ed00
 8003764:	e000ed14 	.word	0xe000ed14

08003768 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8003768:	f000 021f 	and.w	r2, r0, #31
 800376c:	0940      	lsrs	r0, r0, #5
 800376e:	2301      	movs	r3, #1
 8003770:	4093      	lsls	r3, r2
 8003772:	4a02      	ldr	r2, [pc, #8]	; (800377c <HAL_NVIC_EnableIRQ+0x14>)
 8003774:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8003778:	4770      	bx	lr
 800377a:	bf00      	nop
 800377c:	e000e100 	.word	0xe000e100

08003780 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003780:	3801      	subs	r0, #1
 8003782:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8003786:	d20b      	bcs.n	80037a0 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003788:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800378c:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800378e:	4a05      	ldr	r2, [pc, #20]	; (80037a4 <HAL_SYSTICK_Config+0x24>)
 8003790:	21f0      	movs	r1, #240	; 0xf0
 8003792:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003796:	2000      	movs	r0, #0
 8003798:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800379a:	2207      	movs	r2, #7
 800379c:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800379e:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80037a0:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80037a2:	4770      	bx	lr
 80037a4:	e000ed00 	.word	0xe000ed00

080037a8 <HAL_SYSTICK_Callback>:
__weak void HAL_SYSTICK_Callback(void)
{
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80037a8:	4770      	bx	lr

080037aa <HAL_SYSTICK_IRQHandler>:
{
 80037aa:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 80037ac:	f7ff fffc 	bl	80037a8 <HAL_SYSTICK_Callback>
}
 80037b0:	bd08      	pop	{r3, pc}

080037b2 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80037b2:	b430      	push	{r4, r5}
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80037b4:	2401      	movs	r4, #1
 80037b6:	6c05      	ldr	r5, [r0, #64]	; 0x40
 80037b8:	40ac      	lsls	r4, r5
 80037ba:	6bc5      	ldr	r5, [r0, #60]	; 0x3c
 80037bc:	606c      	str	r4, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80037be:	6804      	ldr	r4, [r0, #0]
 80037c0:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80037c2:	6843      	ldr	r3, [r0, #4]
 80037c4:	2b10      	cmp	r3, #16
 80037c6:	d005      	beq.n	80037d4 <DMA_SetConfig+0x22>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 80037c8:	6803      	ldr	r3, [r0, #0]
 80037ca:	6099      	str	r1, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 80037cc:	6803      	ldr	r3, [r0, #0]
 80037ce:	60da      	str	r2, [r3, #12]
  }
}
 80037d0:	bc30      	pop	{r4, r5}
 80037d2:	4770      	bx	lr
    hdma->Instance->CPAR = DstAddress;
 80037d4:	6803      	ldr	r3, [r0, #0]
 80037d6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 80037d8:	6803      	ldr	r3, [r0, #0]
 80037da:	60d9      	str	r1, [r3, #12]
 80037dc:	e7f8      	b.n	80037d0 <DMA_SetConfig+0x1e>
	...

080037e0 <HAL_DMA_Init>:
  if(hdma == NULL)
 80037e0:	b360      	cbz	r0, 800383c <HAL_DMA_Init+0x5c>
{
 80037e2:	b410      	push	{r4}
 80037e4:	4602      	mov	r2, r0
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80037e6:	6801      	ldr	r1, [r0, #0]
 80037e8:	4b15      	ldr	r3, [pc, #84]	; (8003840 <HAL_DMA_Init+0x60>)
 80037ea:	440b      	add	r3, r1
 80037ec:	4815      	ldr	r0, [pc, #84]	; (8003844 <HAL_DMA_Init+0x64>)
 80037ee:	fba0 0303 	umull	r0, r3, r0, r3
 80037f2:	091b      	lsrs	r3, r3, #4
 80037f4:	009b      	lsls	r3, r3, #2
 80037f6:	6413      	str	r3, [r2, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80037f8:	4b13      	ldr	r3, [pc, #76]	; (8003848 <HAL_DMA_Init+0x68>)
 80037fa:	63d3      	str	r3, [r2, #60]	; 0x3c
  hdma->State = HAL_DMA_STATE_BUSY;
 80037fc:	2302      	movs	r3, #2
 80037fe:	f882 3021 	strb.w	r3, [r2, #33]	; 0x21
  tmp = hdma->Instance->CCR;
 8003802:	6808      	ldr	r0, [r1, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003804:	f420 507f 	bic.w	r0, r0, #16320	; 0x3fc0
 8003808:	f020 0030 	bic.w	r0, r0, #48	; 0x30
  tmp |=  hdma->Init.Direction        |
 800380c:	6853      	ldr	r3, [r2, #4]
 800380e:	6894      	ldr	r4, [r2, #8]
 8003810:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003812:	68d4      	ldr	r4, [r2, #12]
 8003814:	4323      	orrs	r3, r4
 8003816:	6914      	ldr	r4, [r2, #16]
 8003818:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800381a:	6954      	ldr	r4, [r2, #20]
 800381c:	4323      	orrs	r3, r4
 800381e:	6994      	ldr	r4, [r2, #24]
 8003820:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 8003822:	69d4      	ldr	r4, [r2, #28]
 8003824:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 8003826:	4303      	orrs	r3, r0
  hdma->Instance->CCR = tmp;
 8003828:	600b      	str	r3, [r1, #0]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800382a:	2000      	movs	r0, #0
 800382c:	6390      	str	r0, [r2, #56]	; 0x38
  hdma->State = HAL_DMA_STATE_READY;
 800382e:	2301      	movs	r3, #1
 8003830:	f882 3021 	strb.w	r3, [r2, #33]	; 0x21
  hdma->Lock = HAL_UNLOCKED;
 8003834:	f882 0020 	strb.w	r0, [r2, #32]
}
 8003838:	bc10      	pop	{r4}
 800383a:	4770      	bx	lr
    return HAL_ERROR;
 800383c:	2001      	movs	r0, #1
}
 800383e:	4770      	bx	lr
 8003840:	bffdfff8 	.word	0xbffdfff8
 8003844:	cccccccd 	.word	0xcccccccd
 8003848:	40020000 	.word	0x40020000

0800384c <HAL_DMA_Start_IT>:
{
 800384c:	b538      	push	{r3, r4, r5, lr}
 800384e:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 8003850:	f890 0020 	ldrb.w	r0, [r0, #32]
 8003854:	2801      	cmp	r0, #1
 8003856:	d031      	beq.n	80038bc <HAL_DMA_Start_IT+0x70>
 8003858:	2001      	movs	r0, #1
 800385a:	f884 0020 	strb.w	r0, [r4, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 800385e:	f894 0021 	ldrb.w	r0, [r4, #33]	; 0x21
 8003862:	2801      	cmp	r0, #1
 8003864:	d004      	beq.n	8003870 <HAL_DMA_Start_IT+0x24>
    __HAL_UNLOCK(hdma); 
 8003866:	2300      	movs	r3, #0
 8003868:	f884 3020 	strb.w	r3, [r4, #32]
    status = HAL_BUSY;
 800386c:	2002      	movs	r0, #2
}
 800386e:	bd38      	pop	{r3, r4, r5, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8003870:	2002      	movs	r0, #2
 8003872:	f884 0021 	strb.w	r0, [r4, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003876:	2000      	movs	r0, #0
 8003878:	63a0      	str	r0, [r4, #56]	; 0x38
    __HAL_DMA_DISABLE(hdma);
 800387a:	6825      	ldr	r5, [r4, #0]
 800387c:	6828      	ldr	r0, [r5, #0]
 800387e:	f020 0001 	bic.w	r0, r0, #1
 8003882:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003884:	4620      	mov	r0, r4
 8003886:	f7ff ff94 	bl	80037b2 <DMA_SetConfig>
    if(NULL != hdma->XferHalfCpltCallback)
 800388a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800388c:	b15b      	cbz	r3, 80038a6 <HAL_DMA_Start_IT+0x5a>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800388e:	6822      	ldr	r2, [r4, #0]
 8003890:	6813      	ldr	r3, [r2, #0]
 8003892:	f043 030e 	orr.w	r3, r3, #14
 8003896:	6013      	str	r3, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 8003898:	6822      	ldr	r2, [r4, #0]
 800389a:	6813      	ldr	r3, [r2, #0]
 800389c:	f043 0301 	orr.w	r3, r3, #1
 80038a0:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80038a2:	2000      	movs	r0, #0
 80038a4:	e7e3      	b.n	800386e <HAL_DMA_Start_IT+0x22>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80038a6:	6822      	ldr	r2, [r4, #0]
 80038a8:	6813      	ldr	r3, [r2, #0]
 80038aa:	f023 0304 	bic.w	r3, r3, #4
 80038ae:	6013      	str	r3, [r2, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80038b0:	6822      	ldr	r2, [r4, #0]
 80038b2:	6813      	ldr	r3, [r2, #0]
 80038b4:	f043 030a 	orr.w	r3, r3, #10
 80038b8:	6013      	str	r3, [r2, #0]
 80038ba:	e7ed      	b.n	8003898 <HAL_DMA_Start_IT+0x4c>
  __HAL_LOCK(hdma);
 80038bc:	2002      	movs	r0, #2
 80038be:	e7d6      	b.n	800386e <HAL_DMA_Start_IT+0x22>

080038c0 <HAL_DMA_Abort_IT>:
{  
 80038c0:	b508      	push	{r3, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80038c2:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 80038c6:	2b02      	cmp	r3, #2
 80038c8:	d003      	beq.n	80038d2 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80038ca:	2304      	movs	r3, #4
 80038cc:	6383      	str	r3, [r0, #56]	; 0x38
    status = HAL_ERROR;
 80038ce:	2001      	movs	r0, #1
}
 80038d0:	bd08      	pop	{r3, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80038d2:	6802      	ldr	r2, [r0, #0]
 80038d4:	6813      	ldr	r3, [r2, #0]
 80038d6:	f023 030e 	bic.w	r3, r3, #14
 80038da:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 80038dc:	6802      	ldr	r2, [r0, #0]
 80038de:	6813      	ldr	r3, [r2, #0]
 80038e0:	f023 0301 	bic.w	r3, r3, #1
 80038e4:	6013      	str	r3, [r2, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80038e6:	6803      	ldr	r3, [r0, #0]
 80038e8:	4a19      	ldr	r2, [pc, #100]	; (8003950 <HAL_DMA_Abort_IT+0x90>)
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d014      	beq.n	8003918 <HAL_DMA_Abort_IT+0x58>
 80038ee:	3214      	adds	r2, #20
 80038f0:	4293      	cmp	r3, r2
 80038f2:	d01f      	beq.n	8003934 <HAL_DMA_Abort_IT+0x74>
 80038f4:	3214      	adds	r2, #20
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d01e      	beq.n	8003938 <HAL_DMA_Abort_IT+0x78>
 80038fa:	3214      	adds	r2, #20
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d01e      	beq.n	800393e <HAL_DMA_Abort_IT+0x7e>
 8003900:	3214      	adds	r2, #20
 8003902:	4293      	cmp	r3, r2
 8003904:	d01e      	beq.n	8003944 <HAL_DMA_Abort_IT+0x84>
 8003906:	3214      	adds	r2, #20
 8003908:	4293      	cmp	r3, r2
 800390a:	d002      	beq.n	8003912 <HAL_DMA_Abort_IT+0x52>
 800390c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003910:	e003      	b.n	800391a <HAL_DMA_Abort_IT+0x5a>
 8003912:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003916:	e000      	b.n	800391a <HAL_DMA_Abort_IT+0x5a>
 8003918:	2201      	movs	r2, #1
 800391a:	4b0e      	ldr	r3, [pc, #56]	; (8003954 <HAL_DMA_Abort_IT+0x94>)
 800391c:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 800391e:	2301      	movs	r3, #1
 8003920:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8003924:	2300      	movs	r3, #0
 8003926:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 800392a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800392c:	b16b      	cbz	r3, 800394a <HAL_DMA_Abort_IT+0x8a>
      hdma->XferAbortCallback(hdma);
 800392e:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8003930:	2000      	movs	r0, #0
 8003932:	e7cd      	b.n	80038d0 <HAL_DMA_Abort_IT+0x10>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003934:	2210      	movs	r2, #16
 8003936:	e7f0      	b.n	800391a <HAL_DMA_Abort_IT+0x5a>
 8003938:	f44f 7280 	mov.w	r2, #256	; 0x100
 800393c:	e7ed      	b.n	800391a <HAL_DMA_Abort_IT+0x5a>
 800393e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003942:	e7ea      	b.n	800391a <HAL_DMA_Abort_IT+0x5a>
 8003944:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003948:	e7e7      	b.n	800391a <HAL_DMA_Abort_IT+0x5a>
  HAL_StatusTypeDef status = HAL_OK;
 800394a:	2000      	movs	r0, #0
 800394c:	e7c0      	b.n	80038d0 <HAL_DMA_Abort_IT+0x10>
 800394e:	bf00      	nop
 8003950:	40020008 	.word	0x40020008
 8003954:	40020000 	.word	0x40020000

08003958 <HAL_DMA_IRQHandler>:
{
 8003958:	b538      	push	{r3, r4, r5, lr}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800395a:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800395c:	681a      	ldr	r2, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 800395e:	6804      	ldr	r4, [r0, #0]
 8003960:	6825      	ldr	r5, [r4, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003962:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8003964:	2304      	movs	r3, #4
 8003966:	408b      	lsls	r3, r1
 8003968:	4213      	tst	r3, r2
 800396a:	d035      	beq.n	80039d8 <HAL_DMA_IRQHandler+0x80>
 800396c:	f015 0f04 	tst.w	r5, #4
 8003970:	d032      	beq.n	80039d8 <HAL_DMA_IRQHandler+0x80>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003972:	6823      	ldr	r3, [r4, #0]
 8003974:	f013 0f20 	tst.w	r3, #32
 8003978:	d103      	bne.n	8003982 <HAL_DMA_IRQHandler+0x2a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800397a:	6823      	ldr	r3, [r4, #0]
 800397c:	f023 0304 	bic.w	r3, r3, #4
 8003980:	6023      	str	r3, [r4, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003982:	6803      	ldr	r3, [r0, #0]
 8003984:	4a43      	ldr	r2, [pc, #268]	; (8003a94 <HAL_DMA_IRQHandler+0x13c>)
 8003986:	4293      	cmp	r3, r2
 8003988:	d014      	beq.n	80039b4 <HAL_DMA_IRQHandler+0x5c>
 800398a:	3214      	adds	r2, #20
 800398c:	4293      	cmp	r3, r2
 800398e:	d018      	beq.n	80039c2 <HAL_DMA_IRQHandler+0x6a>
 8003990:	3214      	adds	r2, #20
 8003992:	4293      	cmp	r3, r2
 8003994:	d017      	beq.n	80039c6 <HAL_DMA_IRQHandler+0x6e>
 8003996:	3214      	adds	r2, #20
 8003998:	4293      	cmp	r3, r2
 800399a:	d017      	beq.n	80039cc <HAL_DMA_IRQHandler+0x74>
 800399c:	3214      	adds	r2, #20
 800399e:	4293      	cmp	r3, r2
 80039a0:	d017      	beq.n	80039d2 <HAL_DMA_IRQHandler+0x7a>
 80039a2:	3214      	adds	r2, #20
 80039a4:	4293      	cmp	r3, r2
 80039a6:	d002      	beq.n	80039ae <HAL_DMA_IRQHandler+0x56>
 80039a8:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80039ac:	e003      	b.n	80039b6 <HAL_DMA_IRQHandler+0x5e>
 80039ae:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80039b2:	e000      	b.n	80039b6 <HAL_DMA_IRQHandler+0x5e>
 80039b4:	2204      	movs	r2, #4
 80039b6:	4b38      	ldr	r3, [pc, #224]	; (8003a98 <HAL_DMA_IRQHandler+0x140>)
 80039b8:	605a      	str	r2, [r3, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 80039ba:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80039bc:	b103      	cbz	r3, 80039c0 <HAL_DMA_IRQHandler+0x68>
      hdma->XferHalfCpltCallback(hdma);
 80039be:	4798      	blx	r3
}
 80039c0:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80039c2:	2240      	movs	r2, #64	; 0x40
 80039c4:	e7f7      	b.n	80039b6 <HAL_DMA_IRQHandler+0x5e>
 80039c6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80039ca:	e7f4      	b.n	80039b6 <HAL_DMA_IRQHandler+0x5e>
 80039cc:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80039d0:	e7f1      	b.n	80039b6 <HAL_DMA_IRQHandler+0x5e>
 80039d2:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80039d6:	e7ee      	b.n	80039b6 <HAL_DMA_IRQHandler+0x5e>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80039d8:	2302      	movs	r3, #2
 80039da:	408b      	lsls	r3, r1
 80039dc:	4213      	tst	r3, r2
 80039de:	d03c      	beq.n	8003a5a <HAL_DMA_IRQHandler+0x102>
 80039e0:	f015 0f02 	tst.w	r5, #2
 80039e4:	d039      	beq.n	8003a5a <HAL_DMA_IRQHandler+0x102>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80039e6:	6823      	ldr	r3, [r4, #0]
 80039e8:	f013 0f20 	tst.w	r3, #32
 80039ec:	d106      	bne.n	80039fc <HAL_DMA_IRQHandler+0xa4>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80039ee:	6823      	ldr	r3, [r4, #0]
 80039f0:	f023 030a 	bic.w	r3, r3, #10
 80039f4:	6023      	str	r3, [r4, #0]
      hdma->State = HAL_DMA_STATE_READY;
 80039f6:	2301      	movs	r3, #1
 80039f8:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80039fc:	6803      	ldr	r3, [r0, #0]
 80039fe:	4a25      	ldr	r2, [pc, #148]	; (8003a94 <HAL_DMA_IRQHandler+0x13c>)
 8003a00:	4293      	cmp	r3, r2
 8003a02:	d014      	beq.n	8003a2e <HAL_DMA_IRQHandler+0xd6>
 8003a04:	3214      	adds	r2, #20
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d01c      	beq.n	8003a44 <HAL_DMA_IRQHandler+0xec>
 8003a0a:	3214      	adds	r2, #20
 8003a0c:	4293      	cmp	r3, r2
 8003a0e:	d01b      	beq.n	8003a48 <HAL_DMA_IRQHandler+0xf0>
 8003a10:	3214      	adds	r2, #20
 8003a12:	4293      	cmp	r3, r2
 8003a14:	d01b      	beq.n	8003a4e <HAL_DMA_IRQHandler+0xf6>
 8003a16:	3214      	adds	r2, #20
 8003a18:	4293      	cmp	r3, r2
 8003a1a:	d01b      	beq.n	8003a54 <HAL_DMA_IRQHandler+0xfc>
 8003a1c:	3214      	adds	r2, #20
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d002      	beq.n	8003a28 <HAL_DMA_IRQHandler+0xd0>
 8003a22:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003a26:	e003      	b.n	8003a30 <HAL_DMA_IRQHandler+0xd8>
 8003a28:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8003a2c:	e000      	b.n	8003a30 <HAL_DMA_IRQHandler+0xd8>
 8003a2e:	2202      	movs	r2, #2
 8003a30:	4b19      	ldr	r3, [pc, #100]	; (8003a98 <HAL_DMA_IRQHandler+0x140>)
 8003a32:	605a      	str	r2, [r3, #4]
    __HAL_UNLOCK(hdma);
 8003a34:	2300      	movs	r3, #0
 8003a36:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8003a3a:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d0bf      	beq.n	80039c0 <HAL_DMA_IRQHandler+0x68>
      hdma->XferCpltCallback(hdma);
 8003a40:	4798      	blx	r3
 8003a42:	e7bd      	b.n	80039c0 <HAL_DMA_IRQHandler+0x68>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003a44:	2220      	movs	r2, #32
 8003a46:	e7f3      	b.n	8003a30 <HAL_DMA_IRQHandler+0xd8>
 8003a48:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003a4c:	e7f0      	b.n	8003a30 <HAL_DMA_IRQHandler+0xd8>
 8003a4e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003a52:	e7ed      	b.n	8003a30 <HAL_DMA_IRQHandler+0xd8>
 8003a54:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003a58:	e7ea      	b.n	8003a30 <HAL_DMA_IRQHandler+0xd8>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003a5a:	2308      	movs	r3, #8
 8003a5c:	408b      	lsls	r3, r1
 8003a5e:	4213      	tst	r3, r2
 8003a60:	d0ae      	beq.n	80039c0 <HAL_DMA_IRQHandler+0x68>
 8003a62:	f015 0f08 	tst.w	r5, #8
 8003a66:	d0ab      	beq.n	80039c0 <HAL_DMA_IRQHandler+0x68>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003a68:	6823      	ldr	r3, [r4, #0]
 8003a6a:	f023 030e 	bic.w	r3, r3, #14
 8003a6e:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003a70:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8003a72:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8003a74:	2301      	movs	r3, #1
 8003a76:	fa03 f202 	lsl.w	r2, r3, r2
 8003a7a:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003a7c:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8003a7e:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8003a82:	2300      	movs	r3, #0
 8003a84:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 8003a88:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d098      	beq.n	80039c0 <HAL_DMA_IRQHandler+0x68>
      hdma->XferErrorCallback(hdma);
 8003a8e:	4798      	blx	r3
  return;
 8003a90:	e796      	b.n	80039c0 <HAL_DMA_IRQHandler+0x68>
 8003a92:	bf00      	nop
 8003a94:	40020008 	.word	0x40020008
 8003a98:	40020000 	.word	0x40020000

08003a9c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a9c:	b570      	push	{r4, r5, r6, lr}
 8003a9e:	b082      	sub	sp, #8
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003aa0:	2400      	movs	r4, #0
  uint32_t position = 0x00u;
 8003aa2:	46a4      	mov	ip, r4
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003aa4:	e0a6      	b.n	8003bf4 <HAL_GPIO_Init+0x158>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003aa6:	4d80      	ldr	r5, [pc, #512]	; (8003ca8 <HAL_GPIO_Init+0x20c>)
 8003aa8:	42ab      	cmp	r3, r5
 8003aaa:	d010      	beq.n	8003ace <HAL_GPIO_Init+0x32>
 8003aac:	d907      	bls.n	8003abe <HAL_GPIO_Init+0x22>
 8003aae:	4d7f      	ldr	r5, [pc, #508]	; (8003cac <HAL_GPIO_Init+0x210>)
 8003ab0:	42ab      	cmp	r3, r5
 8003ab2:	d00c      	beq.n	8003ace <HAL_GPIO_Init+0x32>
 8003ab4:	f505 3580 	add.w	r5, r5, #65536	; 0x10000
 8003ab8:	42ab      	cmp	r3, r5
 8003aba:	d008      	beq.n	8003ace <HAL_GPIO_Init+0x32>
 8003abc:	e013      	b.n	8003ae6 <HAL_GPIO_Init+0x4a>
 8003abe:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8003ac2:	42ab      	cmp	r3, r5
 8003ac4:	d003      	beq.n	8003ace <HAL_GPIO_Init+0x32>
 8003ac6:	f505 2570 	add.w	r5, r5, #983040	; 0xf0000
 8003aca:	42ab      	cmp	r3, r5
 8003acc:	d107      	bne.n	8003ade <HAL_GPIO_Init+0x42>
        case GPIO_MODE_EVT_RISING:
        case GPIO_MODE_EVT_FALLING:
        case GPIO_MODE_EVT_RISING_FALLING:
          /* Check the GPIO pull parameter */
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003ace:	688b      	ldr	r3, [r1, #8]
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d058      	beq.n	8003b86 <HAL_GPIO_Init+0xea>
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
          }
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003ad4:	2b01      	cmp	r3, #1
 8003ad6:	d051      	beq.n	8003b7c <HAL_GPIO_Init+0xe0>
          else /* GPIO_PULLDOWN */
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;

            /* Reset the corresponding ODR bit */
            GPIOx->BRR = ioposition;
 8003ad8:	6142      	str	r2, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003ada:	2408      	movs	r4, #8
 8003adc:	e003      	b.n	8003ae6 <HAL_GPIO_Init+0x4a>
      switch (GPIO_Init->Mode)
 8003ade:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8003ae2:	42ab      	cmp	r3, r5
 8003ae4:	d0f3      	beq.n	8003ace <HAL_GPIO_Init+0x32>
          break;
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003ae6:	f1be 0fff 	cmp.w	lr, #255	; 0xff
 8003aea:	d84e      	bhi.n	8003b8a <HAL_GPIO_Init+0xee>
 8003aec:	4606      	mov	r6, r0
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003aee:	f1be 0fff 	cmp.w	lr, #255	; 0xff
 8003af2:	d84c      	bhi.n	8003b8e <HAL_GPIO_Init+0xf2>
 8003af4:	ea4f 028c 	mov.w	r2, ip, lsl #2

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003af8:	6833      	ldr	r3, [r6, #0]
 8003afa:	250f      	movs	r5, #15
 8003afc:	4095      	lsls	r5, r2
 8003afe:	ea23 0305 	bic.w	r3, r3, r5
 8003b02:	fa04 f202 	lsl.w	r2, r4, r2
 8003b06:	4313      	orrs	r3, r2
 8003b08:	6033      	str	r3, [r6, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003b0a:	684b      	ldr	r3, [r1, #4]
 8003b0c:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8003b10:	d06e      	beq.n	8003bf0 <HAL_GPIO_Init+0x154>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003b12:	4b67      	ldr	r3, [pc, #412]	; (8003cb0 <HAL_GPIO_Init+0x214>)
 8003b14:	699a      	ldr	r2, [r3, #24]
 8003b16:	f042 0201 	orr.w	r2, r2, #1
 8003b1a:	619a      	str	r2, [r3, #24]
 8003b1c:	699b      	ldr	r3, [r3, #24]
 8003b1e:	f003 0301 	and.w	r3, r3, #1
 8003b22:	9301      	str	r3, [sp, #4]
 8003b24:	9b01      	ldr	r3, [sp, #4]
        temp = AFIO->EXTICR[position >> 2u];
 8003b26:	ea4f 029c 	mov.w	r2, ip, lsr #2
 8003b2a:	1c95      	adds	r5, r2, #2
 8003b2c:	4b61      	ldr	r3, [pc, #388]	; (8003cb4 <HAL_GPIO_Init+0x218>)
 8003b2e:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003b32:	f00c 0503 	and.w	r5, ip, #3
 8003b36:	00ad      	lsls	r5, r5, #2
 8003b38:	230f      	movs	r3, #15
 8003b3a:	40ab      	lsls	r3, r5
 8003b3c:	ea26 0603 	bic.w	r6, r6, r3
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003b40:	4b5d      	ldr	r3, [pc, #372]	; (8003cb8 <HAL_GPIO_Init+0x21c>)
 8003b42:	4298      	cmp	r0, r3
 8003b44:	d029      	beq.n	8003b9a <HAL_GPIO_Init+0xfe>
 8003b46:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003b4a:	4298      	cmp	r0, r3
 8003b4c:	f000 808e 	beq.w	8003c6c <HAL_GPIO_Init+0x1d0>
 8003b50:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003b54:	4298      	cmp	r0, r3
 8003b56:	f000 808b 	beq.w	8003c70 <HAL_GPIO_Init+0x1d4>
 8003b5a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003b5e:	4298      	cmp	r0, r3
 8003b60:	d019      	beq.n	8003b96 <HAL_GPIO_Init+0xfa>
 8003b62:	2304      	movs	r3, #4
 8003b64:	e01a      	b.n	8003b9c <HAL_GPIO_Init+0x100>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003b66:	68cc      	ldr	r4, [r1, #12]
          break;
 8003b68:	e7bd      	b.n	8003ae6 <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003b6a:	68cc      	ldr	r4, [r1, #12]
 8003b6c:	3404      	adds	r4, #4
          break;
 8003b6e:	e7ba      	b.n	8003ae6 <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003b70:	68cc      	ldr	r4, [r1, #12]
 8003b72:	3408      	adds	r4, #8
          break;
 8003b74:	e7b7      	b.n	8003ae6 <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003b76:	68cc      	ldr	r4, [r1, #12]
 8003b78:	340c      	adds	r4, #12
          break;
 8003b7a:	e7b4      	b.n	8003ae6 <HAL_GPIO_Init+0x4a>
            GPIOx->BSRR = ioposition;
 8003b7c:	6102      	str	r2, [r0, #16]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003b7e:	2408      	movs	r4, #8
 8003b80:	e7b1      	b.n	8003ae6 <HAL_GPIO_Init+0x4a>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003b82:	2400      	movs	r4, #0
 8003b84:	e7af      	b.n	8003ae6 <HAL_GPIO_Init+0x4a>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003b86:	2404      	movs	r4, #4
 8003b88:	e7ad      	b.n	8003ae6 <HAL_GPIO_Init+0x4a>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003b8a:	1d06      	adds	r6, r0, #4
 8003b8c:	e7af      	b.n	8003aee <HAL_GPIO_Init+0x52>
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003b8e:	f1ac 0208 	sub.w	r2, ip, #8
 8003b92:	0092      	lsls	r2, r2, #2
 8003b94:	e7b0      	b.n	8003af8 <HAL_GPIO_Init+0x5c>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003b96:	2303      	movs	r3, #3
 8003b98:	e000      	b.n	8003b9c <HAL_GPIO_Init+0x100>
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	40ab      	lsls	r3, r5
 8003b9e:	4333      	orrs	r3, r6
        AFIO->EXTICR[position >> 2u] = temp;
 8003ba0:	3202      	adds	r2, #2
 8003ba2:	4d44      	ldr	r5, [pc, #272]	; (8003cb4 <HAL_GPIO_Init+0x218>)
 8003ba4:	f845 3022 	str.w	r3, [r5, r2, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003ba8:	684b      	ldr	r3, [r1, #4]
 8003baa:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8003bae:	d061      	beq.n	8003c74 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003bb0:	4a42      	ldr	r2, [pc, #264]	; (8003cbc <HAL_GPIO_Init+0x220>)
 8003bb2:	6813      	ldr	r3, [r2, #0]
 8003bb4:	ea43 030e 	orr.w	r3, r3, lr
 8003bb8:	6013      	str	r3, [r2, #0]
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003bba:	684b      	ldr	r3, [r1, #4]
 8003bbc:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8003bc0:	d05e      	beq.n	8003c80 <HAL_GPIO_Init+0x1e4>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003bc2:	4a3e      	ldr	r2, [pc, #248]	; (8003cbc <HAL_GPIO_Init+0x220>)
 8003bc4:	6853      	ldr	r3, [r2, #4]
 8003bc6:	ea43 030e 	orr.w	r3, r3, lr
 8003bca:	6053      	str	r3, [r2, #4]
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003bcc:	684b      	ldr	r3, [r1, #4]
 8003bce:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8003bd2:	d05b      	beq.n	8003c8c <HAL_GPIO_Init+0x1f0>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003bd4:	4a39      	ldr	r2, [pc, #228]	; (8003cbc <HAL_GPIO_Init+0x220>)
 8003bd6:	6893      	ldr	r3, [r2, #8]
 8003bd8:	ea43 030e 	orr.w	r3, r3, lr
 8003bdc:	6093      	str	r3, [r2, #8]
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003bde:	684b      	ldr	r3, [r1, #4]
 8003be0:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 8003be4:	d058      	beq.n	8003c98 <HAL_GPIO_Init+0x1fc>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003be6:	4a35      	ldr	r2, [pc, #212]	; (8003cbc <HAL_GPIO_Init+0x220>)
 8003be8:	68d3      	ldr	r3, [r2, #12]
 8003bea:	ea43 030e 	orr.w	r3, r3, lr
 8003bee:	60d3      	str	r3, [r2, #12]
          CLEAR_BIT(EXTI->FTSR, iocurrent);
        }
      }
    }

	position++;
 8003bf0:	f10c 0c01 	add.w	ip, ip, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003bf4:	680b      	ldr	r3, [r1, #0]
 8003bf6:	fa33 f20c 	lsrs.w	r2, r3, ip
 8003bfa:	d053      	beq.n	8003ca4 <HAL_GPIO_Init+0x208>
    ioposition = (0x01uL << position);
 8003bfc:	2201      	movs	r2, #1
 8003bfe:	fa02 f20c 	lsl.w	r2, r2, ip
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003c02:	ea03 0e02 	and.w	lr, r3, r2
    if (iocurrent == ioposition)
 8003c06:	ea32 0303 	bics.w	r3, r2, r3
 8003c0a:	d1f1      	bne.n	8003bf0 <HAL_GPIO_Init+0x154>
      switch (GPIO_Init->Mode)
 8003c0c:	684b      	ldr	r3, [r1, #4]
 8003c0e:	2b12      	cmp	r3, #18
 8003c10:	f63f af49 	bhi.w	8003aa6 <HAL_GPIO_Init+0xa>
 8003c14:	2b12      	cmp	r3, #18
 8003c16:	f63f af66 	bhi.w	8003ae6 <HAL_GPIO_Init+0x4a>
 8003c1a:	a501      	add	r5, pc, #4	; (adr r5, 8003c20 <HAL_GPIO_Init+0x184>)
 8003c1c:	f855 f023 	ldr.w	pc, [r5, r3, lsl #2]
 8003c20:	08003acf 	.word	0x08003acf
 8003c24:	08003b67 	.word	0x08003b67
 8003c28:	08003b71 	.word	0x08003b71
 8003c2c:	08003b83 	.word	0x08003b83
 8003c30:	08003ae7 	.word	0x08003ae7
 8003c34:	08003ae7 	.word	0x08003ae7
 8003c38:	08003ae7 	.word	0x08003ae7
 8003c3c:	08003ae7 	.word	0x08003ae7
 8003c40:	08003ae7 	.word	0x08003ae7
 8003c44:	08003ae7 	.word	0x08003ae7
 8003c48:	08003ae7 	.word	0x08003ae7
 8003c4c:	08003ae7 	.word	0x08003ae7
 8003c50:	08003ae7 	.word	0x08003ae7
 8003c54:	08003ae7 	.word	0x08003ae7
 8003c58:	08003ae7 	.word	0x08003ae7
 8003c5c:	08003ae7 	.word	0x08003ae7
 8003c60:	08003ae7 	.word	0x08003ae7
 8003c64:	08003b6b 	.word	0x08003b6b
 8003c68:	08003b77 	.word	0x08003b77
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003c6c:	2301      	movs	r3, #1
 8003c6e:	e795      	b.n	8003b9c <HAL_GPIO_Init+0x100>
 8003c70:	2302      	movs	r3, #2
 8003c72:	e793      	b.n	8003b9c <HAL_GPIO_Init+0x100>
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003c74:	4a11      	ldr	r2, [pc, #68]	; (8003cbc <HAL_GPIO_Init+0x220>)
 8003c76:	6813      	ldr	r3, [r2, #0]
 8003c78:	ea23 030e 	bic.w	r3, r3, lr
 8003c7c:	6013      	str	r3, [r2, #0]
 8003c7e:	e79c      	b.n	8003bba <HAL_GPIO_Init+0x11e>
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003c80:	4a0e      	ldr	r2, [pc, #56]	; (8003cbc <HAL_GPIO_Init+0x220>)
 8003c82:	6853      	ldr	r3, [r2, #4]
 8003c84:	ea23 030e 	bic.w	r3, r3, lr
 8003c88:	6053      	str	r3, [r2, #4]
 8003c8a:	e79f      	b.n	8003bcc <HAL_GPIO_Init+0x130>
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003c8c:	4a0b      	ldr	r2, [pc, #44]	; (8003cbc <HAL_GPIO_Init+0x220>)
 8003c8e:	6893      	ldr	r3, [r2, #8]
 8003c90:	ea23 030e 	bic.w	r3, r3, lr
 8003c94:	6093      	str	r3, [r2, #8]
 8003c96:	e7a2      	b.n	8003bde <HAL_GPIO_Init+0x142>
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003c98:	4a08      	ldr	r2, [pc, #32]	; (8003cbc <HAL_GPIO_Init+0x220>)
 8003c9a:	68d3      	ldr	r3, [r2, #12]
 8003c9c:	ea23 030e 	bic.w	r3, r3, lr
 8003ca0:	60d3      	str	r3, [r2, #12]
 8003ca2:	e7a5      	b.n	8003bf0 <HAL_GPIO_Init+0x154>
  }
}
 8003ca4:	b002      	add	sp, #8
 8003ca6:	bd70      	pop	{r4, r5, r6, pc}
 8003ca8:	10220000 	.word	0x10220000
 8003cac:	10310000 	.word	0x10310000
 8003cb0:	40021000 	.word	0x40021000
 8003cb4:	40010000 	.word	0x40010000
 8003cb8:	40010800 	.word	0x40010800
 8003cbc:	40010400 	.word	0x40010400

08003cc0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003cc0:	b10a      	cbz	r2, 8003cc6 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003cc2:	6101      	str	r1, [r0, #16]
 8003cc4:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003cc6:	0409      	lsls	r1, r1, #16
 8003cc8:	6101      	str	r1, [r0, #16]
  }
}
 8003cca:	4770      	bx	lr

08003ccc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003ccc:	b082      	sub	sp, #8
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003cce:	4b08      	ldr	r3, [pc, #32]	; (8003cf0 <RCC_Delay+0x24>)
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	4a08      	ldr	r2, [pc, #32]	; (8003cf4 <RCC_Delay+0x28>)
 8003cd4:	fba2 2303 	umull	r2, r3, r2, r3
 8003cd8:	0a5b      	lsrs	r3, r3, #9
 8003cda:	fb00 f303 	mul.w	r3, r0, r3
 8003cde:	9301      	str	r3, [sp, #4]
 8003ce0:	bf00      	nop
  do
  {
    __NOP();
  }
  while (Delay --);
 8003ce2:	9b01      	ldr	r3, [sp, #4]
 8003ce4:	1e5a      	subs	r2, r3, #1
 8003ce6:	9201      	str	r2, [sp, #4]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d1f9      	bne.n	8003ce0 <RCC_Delay+0x14>
}
 8003cec:	b002      	add	sp, #8
 8003cee:	4770      	bx	lr
 8003cf0:	2000000c 	.word	0x2000000c
 8003cf4:	10624dd3 	.word	0x10624dd3

08003cf8 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 8003cf8:	2800      	cmp	r0, #0
 8003cfa:	f000 81f1 	beq.w	80040e0 <HAL_RCC_OscConfig+0x3e8>
{
 8003cfe:	b570      	push	{r4, r5, r6, lr}
 8003d00:	b082      	sub	sp, #8
 8003d02:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d04:	6803      	ldr	r3, [r0, #0]
 8003d06:	f013 0f01 	tst.w	r3, #1
 8003d0a:	d02c      	beq.n	8003d66 <HAL_RCC_OscConfig+0x6e>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003d0c:	4b99      	ldr	r3, [pc, #612]	; (8003f74 <HAL_RCC_OscConfig+0x27c>)
 8003d0e:	685b      	ldr	r3, [r3, #4]
 8003d10:	f003 030c 	and.w	r3, r3, #12
 8003d14:	2b04      	cmp	r3, #4
 8003d16:	d01d      	beq.n	8003d54 <HAL_RCC_OscConfig+0x5c>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003d18:	4b96      	ldr	r3, [pc, #600]	; (8003f74 <HAL_RCC_OscConfig+0x27c>)
 8003d1a:	685b      	ldr	r3, [r3, #4]
 8003d1c:	f003 030c 	and.w	r3, r3, #12
 8003d20:	2b08      	cmp	r3, #8
 8003d22:	d012      	beq.n	8003d4a <HAL_RCC_OscConfig+0x52>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d24:	6863      	ldr	r3, [r4, #4]
 8003d26:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d2a:	d041      	beq.n	8003db0 <HAL_RCC_OscConfig+0xb8>
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d155      	bne.n	8003ddc <HAL_RCC_OscConfig+0xe4>
 8003d30:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003d34:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8003d38:	681a      	ldr	r2, [r3, #0]
 8003d3a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003d3e:	601a      	str	r2, [r3, #0]
 8003d40:	681a      	ldr	r2, [r3, #0]
 8003d42:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003d46:	601a      	str	r2, [r3, #0]
 8003d48:	e037      	b.n	8003dba <HAL_RCC_OscConfig+0xc2>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003d4a:	4b8a      	ldr	r3, [pc, #552]	; (8003f74 <HAL_RCC_OscConfig+0x27c>)
 8003d4c:	685b      	ldr	r3, [r3, #4]
 8003d4e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8003d52:	d0e7      	beq.n	8003d24 <HAL_RCC_OscConfig+0x2c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d54:	4b87      	ldr	r3, [pc, #540]	; (8003f74 <HAL_RCC_OscConfig+0x27c>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8003d5c:	d003      	beq.n	8003d66 <HAL_RCC_OscConfig+0x6e>
 8003d5e:	6863      	ldr	r3, [r4, #4]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	f000 81bf 	beq.w	80040e4 <HAL_RCC_OscConfig+0x3ec>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d66:	6823      	ldr	r3, [r4, #0]
 8003d68:	f013 0f02 	tst.w	r3, #2
 8003d6c:	d075      	beq.n	8003e5a <HAL_RCC_OscConfig+0x162>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003d6e:	4b81      	ldr	r3, [pc, #516]	; (8003f74 <HAL_RCC_OscConfig+0x27c>)
 8003d70:	685b      	ldr	r3, [r3, #4]
 8003d72:	f013 0f0c 	tst.w	r3, #12
 8003d76:	d05f      	beq.n	8003e38 <HAL_RCC_OscConfig+0x140>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003d78:	4b7e      	ldr	r3, [pc, #504]	; (8003f74 <HAL_RCC_OscConfig+0x27c>)
 8003d7a:	685b      	ldr	r3, [r3, #4]
 8003d7c:	f003 030c 	and.w	r3, r3, #12
 8003d80:	2b08      	cmp	r3, #8
 8003d82:	d054      	beq.n	8003e2e <HAL_RCC_OscConfig+0x136>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003d84:	6923      	ldr	r3, [r4, #16]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	f000 808a 	beq.w	8003ea0 <HAL_RCC_OscConfig+0x1a8>
        __HAL_RCC_HSI_ENABLE();
 8003d8c:	4b7a      	ldr	r3, [pc, #488]	; (8003f78 <HAL_RCC_OscConfig+0x280>)
 8003d8e:	2201      	movs	r2, #1
 8003d90:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8003d92:	f7ff fa23 	bl	80031dc <HAL_GetTick>
 8003d96:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d98:	4b76      	ldr	r3, [pc, #472]	; (8003f74 <HAL_RCC_OscConfig+0x27c>)
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f013 0f02 	tst.w	r3, #2
 8003da0:	d175      	bne.n	8003e8e <HAL_RCC_OscConfig+0x196>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003da2:	f7ff fa1b 	bl	80031dc <HAL_GetTick>
 8003da6:	1b40      	subs	r0, r0, r5
 8003da8:	2802      	cmp	r0, #2
 8003daa:	d9f5      	bls.n	8003d98 <HAL_RCC_OscConfig+0xa0>
            return HAL_TIMEOUT;
 8003dac:	2003      	movs	r0, #3
 8003dae:	e19e      	b.n	80040ee <HAL_RCC_OscConfig+0x3f6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003db0:	4a70      	ldr	r2, [pc, #448]	; (8003f74 <HAL_RCC_OscConfig+0x27c>)
 8003db2:	6813      	ldr	r3, [r2, #0]
 8003db4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003db8:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003dba:	6863      	ldr	r3, [r4, #4]
 8003dbc:	b343      	cbz	r3, 8003e10 <HAL_RCC_OscConfig+0x118>
        tickstart = HAL_GetTick();
 8003dbe:	f7ff fa0d 	bl	80031dc <HAL_GetTick>
 8003dc2:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dc4:	4b6b      	ldr	r3, [pc, #428]	; (8003f74 <HAL_RCC_OscConfig+0x27c>)
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8003dcc:	d1cb      	bne.n	8003d66 <HAL_RCC_OscConfig+0x6e>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003dce:	f7ff fa05 	bl	80031dc <HAL_GetTick>
 8003dd2:	1b40      	subs	r0, r0, r5
 8003dd4:	2864      	cmp	r0, #100	; 0x64
 8003dd6:	d9f5      	bls.n	8003dc4 <HAL_RCC_OscConfig+0xcc>
            return HAL_TIMEOUT;
 8003dd8:	2003      	movs	r0, #3
 8003dda:	e188      	b.n	80040ee <HAL_RCC_OscConfig+0x3f6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ddc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003de0:	d009      	beq.n	8003df6 <HAL_RCC_OscConfig+0xfe>
 8003de2:	4b64      	ldr	r3, [pc, #400]	; (8003f74 <HAL_RCC_OscConfig+0x27c>)
 8003de4:	681a      	ldr	r2, [r3, #0]
 8003de6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003dea:	601a      	str	r2, [r3, #0]
 8003dec:	681a      	ldr	r2, [r3, #0]
 8003dee:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003df2:	601a      	str	r2, [r3, #0]
 8003df4:	e7e1      	b.n	8003dba <HAL_RCC_OscConfig+0xc2>
 8003df6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003dfa:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8003dfe:	681a      	ldr	r2, [r3, #0]
 8003e00:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003e04:	601a      	str	r2, [r3, #0]
 8003e06:	681a      	ldr	r2, [r3, #0]
 8003e08:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003e0c:	601a      	str	r2, [r3, #0]
 8003e0e:	e7d4      	b.n	8003dba <HAL_RCC_OscConfig+0xc2>
        tickstart = HAL_GetTick();
 8003e10:	f7ff f9e4 	bl	80031dc <HAL_GetTick>
 8003e14:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e16:	4b57      	ldr	r3, [pc, #348]	; (8003f74 <HAL_RCC_OscConfig+0x27c>)
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8003e1e:	d0a2      	beq.n	8003d66 <HAL_RCC_OscConfig+0x6e>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e20:	f7ff f9dc 	bl	80031dc <HAL_GetTick>
 8003e24:	1b40      	subs	r0, r0, r5
 8003e26:	2864      	cmp	r0, #100	; 0x64
 8003e28:	d9f5      	bls.n	8003e16 <HAL_RCC_OscConfig+0x11e>
            return HAL_TIMEOUT;
 8003e2a:	2003      	movs	r0, #3
 8003e2c:	e15f      	b.n	80040ee <HAL_RCC_OscConfig+0x3f6>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003e2e:	4b51      	ldr	r3, [pc, #324]	; (8003f74 <HAL_RCC_OscConfig+0x27c>)
 8003e30:	685b      	ldr	r3, [r3, #4]
 8003e32:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8003e36:	d1a5      	bne.n	8003d84 <HAL_RCC_OscConfig+0x8c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e38:	4b4e      	ldr	r3, [pc, #312]	; (8003f74 <HAL_RCC_OscConfig+0x27c>)
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f013 0f02 	tst.w	r3, #2
 8003e40:	d003      	beq.n	8003e4a <HAL_RCC_OscConfig+0x152>
 8003e42:	6923      	ldr	r3, [r4, #16]
 8003e44:	2b01      	cmp	r3, #1
 8003e46:	f040 814f 	bne.w	80040e8 <HAL_RCC_OscConfig+0x3f0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e4a:	4a4a      	ldr	r2, [pc, #296]	; (8003f74 <HAL_RCC_OscConfig+0x27c>)
 8003e4c:	6813      	ldr	r3, [r2, #0]
 8003e4e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8003e52:	6961      	ldr	r1, [r4, #20]
 8003e54:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8003e58:	6013      	str	r3, [r2, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e5a:	6823      	ldr	r3, [r4, #0]
 8003e5c:	f013 0f08 	tst.w	r3, #8
 8003e60:	d033      	beq.n	8003eca <HAL_RCC_OscConfig+0x1d2>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003e62:	69a3      	ldr	r3, [r4, #24]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d05c      	beq.n	8003f22 <HAL_RCC_OscConfig+0x22a>
      __HAL_RCC_LSI_ENABLE();
 8003e68:	4b43      	ldr	r3, [pc, #268]	; (8003f78 <HAL_RCC_OscConfig+0x280>)
 8003e6a:	2201      	movs	r2, #1
 8003e6c:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
      tickstart = HAL_GetTick();
 8003e70:	f7ff f9b4 	bl	80031dc <HAL_GetTick>
 8003e74:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e76:	4b3f      	ldr	r3, [pc, #252]	; (8003f74 <HAL_RCC_OscConfig+0x27c>)
 8003e78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e7a:	f013 0f02 	tst.w	r3, #2
 8003e7e:	d121      	bne.n	8003ec4 <HAL_RCC_OscConfig+0x1cc>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e80:	f7ff f9ac 	bl	80031dc <HAL_GetTick>
 8003e84:	1b40      	subs	r0, r0, r5
 8003e86:	2802      	cmp	r0, #2
 8003e88:	d9f5      	bls.n	8003e76 <HAL_RCC_OscConfig+0x17e>
          return HAL_TIMEOUT;
 8003e8a:	2003      	movs	r0, #3
 8003e8c:	e12f      	b.n	80040ee <HAL_RCC_OscConfig+0x3f6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e8e:	4a39      	ldr	r2, [pc, #228]	; (8003f74 <HAL_RCC_OscConfig+0x27c>)
 8003e90:	6813      	ldr	r3, [r2, #0]
 8003e92:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8003e96:	6961      	ldr	r1, [r4, #20]
 8003e98:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8003e9c:	6013      	str	r3, [r2, #0]
 8003e9e:	e7dc      	b.n	8003e5a <HAL_RCC_OscConfig+0x162>
        __HAL_RCC_HSI_DISABLE();
 8003ea0:	4b35      	ldr	r3, [pc, #212]	; (8003f78 <HAL_RCC_OscConfig+0x280>)
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8003ea6:	f7ff f999 	bl	80031dc <HAL_GetTick>
 8003eaa:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003eac:	4b31      	ldr	r3, [pc, #196]	; (8003f74 <HAL_RCC_OscConfig+0x27c>)
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f013 0f02 	tst.w	r3, #2
 8003eb4:	d0d1      	beq.n	8003e5a <HAL_RCC_OscConfig+0x162>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003eb6:	f7ff f991 	bl	80031dc <HAL_GetTick>
 8003eba:	1b40      	subs	r0, r0, r5
 8003ebc:	2802      	cmp	r0, #2
 8003ebe:	d9f5      	bls.n	8003eac <HAL_RCC_OscConfig+0x1b4>
            return HAL_TIMEOUT;
 8003ec0:	2003      	movs	r0, #3
 8003ec2:	e114      	b.n	80040ee <HAL_RCC_OscConfig+0x3f6>
      RCC_Delay(1);
 8003ec4:	2001      	movs	r0, #1
 8003ec6:	f7ff ff01 	bl	8003ccc <RCC_Delay>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003eca:	6823      	ldr	r3, [r4, #0]
 8003ecc:	f013 0f04 	tst.w	r3, #4
 8003ed0:	f000 8096 	beq.w	8004000 <HAL_RCC_OscConfig+0x308>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ed4:	4b27      	ldr	r3, [pc, #156]	; (8003f74 <HAL_RCC_OscConfig+0x27c>)
 8003ed6:	69db      	ldr	r3, [r3, #28]
 8003ed8:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8003edc:	d134      	bne.n	8003f48 <HAL_RCC_OscConfig+0x250>
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ede:	4b25      	ldr	r3, [pc, #148]	; (8003f74 <HAL_RCC_OscConfig+0x27c>)
 8003ee0:	69da      	ldr	r2, [r3, #28]
 8003ee2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003ee6:	61da      	str	r2, [r3, #28]
 8003ee8:	69db      	ldr	r3, [r3, #28]
 8003eea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003eee:	9301      	str	r3, [sp, #4]
 8003ef0:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8003ef2:	2501      	movs	r5, #1
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ef4:	4b21      	ldr	r3, [pc, #132]	; (8003f7c <HAL_RCC_OscConfig+0x284>)
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f413 7f80 	tst.w	r3, #256	; 0x100
 8003efc:	d026      	beq.n	8003f4c <HAL_RCC_OscConfig+0x254>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003efe:	68e3      	ldr	r3, [r4, #12]
 8003f00:	2b01      	cmp	r3, #1
 8003f02:	d03d      	beq.n	8003f80 <HAL_RCC_OscConfig+0x288>
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d153      	bne.n	8003fb0 <HAL_RCC_OscConfig+0x2b8>
 8003f08:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003f0c:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8003f10:	6a1a      	ldr	r2, [r3, #32]
 8003f12:	f022 0201 	bic.w	r2, r2, #1
 8003f16:	621a      	str	r2, [r3, #32]
 8003f18:	6a1a      	ldr	r2, [r3, #32]
 8003f1a:	f022 0204 	bic.w	r2, r2, #4
 8003f1e:	621a      	str	r2, [r3, #32]
 8003f20:	e033      	b.n	8003f8a <HAL_RCC_OscConfig+0x292>
      __HAL_RCC_LSI_DISABLE();
 8003f22:	4b15      	ldr	r3, [pc, #84]	; (8003f78 <HAL_RCC_OscConfig+0x280>)
 8003f24:	2200      	movs	r2, #0
 8003f26:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
      tickstart = HAL_GetTick();
 8003f2a:	f7ff f957 	bl	80031dc <HAL_GetTick>
 8003f2e:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f30:	4b10      	ldr	r3, [pc, #64]	; (8003f74 <HAL_RCC_OscConfig+0x27c>)
 8003f32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f34:	f013 0f02 	tst.w	r3, #2
 8003f38:	d0c7      	beq.n	8003eca <HAL_RCC_OscConfig+0x1d2>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f3a:	f7ff f94f 	bl	80031dc <HAL_GetTick>
 8003f3e:	1b40      	subs	r0, r0, r5
 8003f40:	2802      	cmp	r0, #2
 8003f42:	d9f5      	bls.n	8003f30 <HAL_RCC_OscConfig+0x238>
          return HAL_TIMEOUT;
 8003f44:	2003      	movs	r0, #3
 8003f46:	e0d2      	b.n	80040ee <HAL_RCC_OscConfig+0x3f6>
    FlagStatus       pwrclkchanged = RESET;
 8003f48:	2500      	movs	r5, #0
 8003f4a:	e7d3      	b.n	8003ef4 <HAL_RCC_OscConfig+0x1fc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f4c:	4a0b      	ldr	r2, [pc, #44]	; (8003f7c <HAL_RCC_OscConfig+0x284>)
 8003f4e:	6813      	ldr	r3, [r2, #0]
 8003f50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f54:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8003f56:	f7ff f941 	bl	80031dc <HAL_GetTick>
 8003f5a:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f5c:	4b07      	ldr	r3, [pc, #28]	; (8003f7c <HAL_RCC_OscConfig+0x284>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f413 7f80 	tst.w	r3, #256	; 0x100
 8003f64:	d1cb      	bne.n	8003efe <HAL_RCC_OscConfig+0x206>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f66:	f7ff f939 	bl	80031dc <HAL_GetTick>
 8003f6a:	1b80      	subs	r0, r0, r6
 8003f6c:	2864      	cmp	r0, #100	; 0x64
 8003f6e:	d9f5      	bls.n	8003f5c <HAL_RCC_OscConfig+0x264>
          return HAL_TIMEOUT;
 8003f70:	2003      	movs	r0, #3
 8003f72:	e0bc      	b.n	80040ee <HAL_RCC_OscConfig+0x3f6>
 8003f74:	40021000 	.word	0x40021000
 8003f78:	42420000 	.word	0x42420000
 8003f7c:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f80:	4a5f      	ldr	r2, [pc, #380]	; (8004100 <HAL_RCC_OscConfig+0x408>)
 8003f82:	6a13      	ldr	r3, [r2, #32]
 8003f84:	f043 0301 	orr.w	r3, r3, #1
 8003f88:	6213      	str	r3, [r2, #32]
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003f8a:	68e3      	ldr	r3, [r4, #12]
 8003f8c:	b333      	cbz	r3, 8003fdc <HAL_RCC_OscConfig+0x2e4>
      tickstart = HAL_GetTick();
 8003f8e:	f7ff f925 	bl	80031dc <HAL_GetTick>
 8003f92:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f94:	4b5a      	ldr	r3, [pc, #360]	; (8004100 <HAL_RCC_OscConfig+0x408>)
 8003f96:	6a1b      	ldr	r3, [r3, #32]
 8003f98:	f013 0f02 	tst.w	r3, #2
 8003f9c:	d12f      	bne.n	8003ffe <HAL_RCC_OscConfig+0x306>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f9e:	f7ff f91d 	bl	80031dc <HAL_GetTick>
 8003fa2:	1b80      	subs	r0, r0, r6
 8003fa4:	f241 3388 	movw	r3, #5000	; 0x1388
 8003fa8:	4298      	cmp	r0, r3
 8003faa:	d9f3      	bls.n	8003f94 <HAL_RCC_OscConfig+0x29c>
          return HAL_TIMEOUT;
 8003fac:	2003      	movs	r0, #3
 8003fae:	e09e      	b.n	80040ee <HAL_RCC_OscConfig+0x3f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003fb0:	2b05      	cmp	r3, #5
 8003fb2:	d009      	beq.n	8003fc8 <HAL_RCC_OscConfig+0x2d0>
 8003fb4:	4b52      	ldr	r3, [pc, #328]	; (8004100 <HAL_RCC_OscConfig+0x408>)
 8003fb6:	6a1a      	ldr	r2, [r3, #32]
 8003fb8:	f022 0201 	bic.w	r2, r2, #1
 8003fbc:	621a      	str	r2, [r3, #32]
 8003fbe:	6a1a      	ldr	r2, [r3, #32]
 8003fc0:	f022 0204 	bic.w	r2, r2, #4
 8003fc4:	621a      	str	r2, [r3, #32]
 8003fc6:	e7e0      	b.n	8003f8a <HAL_RCC_OscConfig+0x292>
 8003fc8:	4b4d      	ldr	r3, [pc, #308]	; (8004100 <HAL_RCC_OscConfig+0x408>)
 8003fca:	6a1a      	ldr	r2, [r3, #32]
 8003fcc:	f042 0204 	orr.w	r2, r2, #4
 8003fd0:	621a      	str	r2, [r3, #32]
 8003fd2:	6a1a      	ldr	r2, [r3, #32]
 8003fd4:	f042 0201 	orr.w	r2, r2, #1
 8003fd8:	621a      	str	r2, [r3, #32]
 8003fda:	e7d6      	b.n	8003f8a <HAL_RCC_OscConfig+0x292>
      tickstart = HAL_GetTick();
 8003fdc:	f7ff f8fe 	bl	80031dc <HAL_GetTick>
 8003fe0:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fe2:	4b47      	ldr	r3, [pc, #284]	; (8004100 <HAL_RCC_OscConfig+0x408>)
 8003fe4:	6a1b      	ldr	r3, [r3, #32]
 8003fe6:	f013 0f02 	tst.w	r3, #2
 8003fea:	d008      	beq.n	8003ffe <HAL_RCC_OscConfig+0x306>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fec:	f7ff f8f6 	bl	80031dc <HAL_GetTick>
 8003ff0:	1b80      	subs	r0, r0, r6
 8003ff2:	f241 3388 	movw	r3, #5000	; 0x1388
 8003ff6:	4298      	cmp	r0, r3
 8003ff8:	d9f3      	bls.n	8003fe2 <HAL_RCC_OscConfig+0x2ea>
          return HAL_TIMEOUT;
 8003ffa:	2003      	movs	r0, #3
 8003ffc:	e077      	b.n	80040ee <HAL_RCC_OscConfig+0x3f6>
    if (pwrclkchanged == SET)
 8003ffe:	b9e5      	cbnz	r5, 800403a <HAL_RCC_OscConfig+0x342>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004000:	69e3      	ldr	r3, [r4, #28]
 8004002:	2b00      	cmp	r3, #0
 8004004:	d072      	beq.n	80040ec <HAL_RCC_OscConfig+0x3f4>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004006:	4a3e      	ldr	r2, [pc, #248]	; (8004100 <HAL_RCC_OscConfig+0x408>)
 8004008:	6852      	ldr	r2, [r2, #4]
 800400a:	f002 020c 	and.w	r2, r2, #12
 800400e:	2a08      	cmp	r2, #8
 8004010:	d056      	beq.n	80040c0 <HAL_RCC_OscConfig+0x3c8>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004012:	2b02      	cmp	r3, #2
 8004014:	d017      	beq.n	8004046 <HAL_RCC_OscConfig+0x34e>
        __HAL_RCC_PLL_DISABLE();
 8004016:	4b3b      	ldr	r3, [pc, #236]	; (8004104 <HAL_RCC_OscConfig+0x40c>)
 8004018:	2200      	movs	r2, #0
 800401a:	661a      	str	r2, [r3, #96]	; 0x60
        tickstart = HAL_GetTick();
 800401c:	f7ff f8de 	bl	80031dc <HAL_GetTick>
 8004020:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004022:	4b37      	ldr	r3, [pc, #220]	; (8004100 <HAL_RCC_OscConfig+0x408>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800402a:	d047      	beq.n	80040bc <HAL_RCC_OscConfig+0x3c4>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800402c:	f7ff f8d6 	bl	80031dc <HAL_GetTick>
 8004030:	1b00      	subs	r0, r0, r4
 8004032:	2802      	cmp	r0, #2
 8004034:	d9f5      	bls.n	8004022 <HAL_RCC_OscConfig+0x32a>
            return HAL_TIMEOUT;
 8004036:	2003      	movs	r0, #3
 8004038:	e059      	b.n	80040ee <HAL_RCC_OscConfig+0x3f6>
      __HAL_RCC_PWR_CLK_DISABLE();
 800403a:	4a31      	ldr	r2, [pc, #196]	; (8004100 <HAL_RCC_OscConfig+0x408>)
 800403c:	69d3      	ldr	r3, [r2, #28]
 800403e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004042:	61d3      	str	r3, [r2, #28]
 8004044:	e7dc      	b.n	8004000 <HAL_RCC_OscConfig+0x308>
        __HAL_RCC_PLL_DISABLE();
 8004046:	4b2f      	ldr	r3, [pc, #188]	; (8004104 <HAL_RCC_OscConfig+0x40c>)
 8004048:	2200      	movs	r2, #0
 800404a:	661a      	str	r2, [r3, #96]	; 0x60
        tickstart = HAL_GetTick();
 800404c:	f7ff f8c6 	bl	80031dc <HAL_GetTick>
 8004050:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004052:	4b2b      	ldr	r3, [pc, #172]	; (8004100 <HAL_RCC_OscConfig+0x408>)
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800405a:	d006      	beq.n	800406a <HAL_RCC_OscConfig+0x372>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800405c:	f7ff f8be 	bl	80031dc <HAL_GetTick>
 8004060:	1b40      	subs	r0, r0, r5
 8004062:	2802      	cmp	r0, #2
 8004064:	d9f5      	bls.n	8004052 <HAL_RCC_OscConfig+0x35a>
            return HAL_TIMEOUT;
 8004066:	2003      	movs	r0, #3
 8004068:	e041      	b.n	80040ee <HAL_RCC_OscConfig+0x3f6>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800406a:	6a23      	ldr	r3, [r4, #32]
 800406c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004070:	d01a      	beq.n	80040a8 <HAL_RCC_OscConfig+0x3b0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004072:	4923      	ldr	r1, [pc, #140]	; (8004100 <HAL_RCC_OscConfig+0x408>)
 8004074:	684b      	ldr	r3, [r1, #4]
 8004076:	f423 1374 	bic.w	r3, r3, #3997696	; 0x3d0000
 800407a:	6a22      	ldr	r2, [r4, #32]
 800407c:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800407e:	4302      	orrs	r2, r0
 8004080:	4313      	orrs	r3, r2
 8004082:	604b      	str	r3, [r1, #4]
        __HAL_RCC_PLL_ENABLE();
 8004084:	4b1f      	ldr	r3, [pc, #124]	; (8004104 <HAL_RCC_OscConfig+0x40c>)
 8004086:	2201      	movs	r2, #1
 8004088:	661a      	str	r2, [r3, #96]	; 0x60
        tickstart = HAL_GetTick();
 800408a:	f7ff f8a7 	bl	80031dc <HAL_GetTick>
 800408e:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004090:	4b1b      	ldr	r3, [pc, #108]	; (8004100 <HAL_RCC_OscConfig+0x408>)
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8004098:	d10e      	bne.n	80040b8 <HAL_RCC_OscConfig+0x3c0>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800409a:	f7ff f89f 	bl	80031dc <HAL_GetTick>
 800409e:	1b00      	subs	r0, r0, r4
 80040a0:	2802      	cmp	r0, #2
 80040a2:	d9f5      	bls.n	8004090 <HAL_RCC_OscConfig+0x398>
            return HAL_TIMEOUT;
 80040a4:	2003      	movs	r0, #3
 80040a6:	e022      	b.n	80040ee <HAL_RCC_OscConfig+0x3f6>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80040a8:	4a15      	ldr	r2, [pc, #84]	; (8004100 <HAL_RCC_OscConfig+0x408>)
 80040aa:	6853      	ldr	r3, [r2, #4]
 80040ac:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80040b0:	68a1      	ldr	r1, [r4, #8]
 80040b2:	430b      	orrs	r3, r1
 80040b4:	6053      	str	r3, [r2, #4]
 80040b6:	e7dc      	b.n	8004072 <HAL_RCC_OscConfig+0x37a>
  return HAL_OK;
 80040b8:	2000      	movs	r0, #0
 80040ba:	e018      	b.n	80040ee <HAL_RCC_OscConfig+0x3f6>
 80040bc:	2000      	movs	r0, #0
 80040be:	e016      	b.n	80040ee <HAL_RCC_OscConfig+0x3f6>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80040c0:	2b01      	cmp	r3, #1
 80040c2:	d016      	beq.n	80040f2 <HAL_RCC_OscConfig+0x3fa>
        pll_config = RCC->CFGR;
 80040c4:	4b0e      	ldr	r3, [pc, #56]	; (8004100 <HAL_RCC_OscConfig+0x408>)
 80040c6:	685b      	ldr	r3, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040c8:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 80040cc:	6a22      	ldr	r2, [r4, #32]
 80040ce:	4291      	cmp	r1, r2
 80040d0:	d111      	bne.n	80040f6 <HAL_RCC_OscConfig+0x3fe>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80040d2:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80040d6:	6a62      	ldr	r2, [r4, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040d8:	4293      	cmp	r3, r2
 80040da:	d10e      	bne.n	80040fa <HAL_RCC_OscConfig+0x402>
  return HAL_OK;
 80040dc:	2000      	movs	r0, #0
 80040de:	e006      	b.n	80040ee <HAL_RCC_OscConfig+0x3f6>
    return HAL_ERROR;
 80040e0:	2001      	movs	r0, #1
}
 80040e2:	4770      	bx	lr
        return HAL_ERROR;
 80040e4:	2001      	movs	r0, #1
 80040e6:	e002      	b.n	80040ee <HAL_RCC_OscConfig+0x3f6>
        return HAL_ERROR;
 80040e8:	2001      	movs	r0, #1
 80040ea:	e000      	b.n	80040ee <HAL_RCC_OscConfig+0x3f6>
  return HAL_OK;
 80040ec:	2000      	movs	r0, #0
}
 80040ee:	b002      	add	sp, #8
 80040f0:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 80040f2:	2001      	movs	r0, #1
 80040f4:	e7fb      	b.n	80040ee <HAL_RCC_OscConfig+0x3f6>
          return HAL_ERROR;
 80040f6:	2001      	movs	r0, #1
 80040f8:	e7f9      	b.n	80040ee <HAL_RCC_OscConfig+0x3f6>
 80040fa:	2001      	movs	r0, #1
 80040fc:	e7f7      	b.n	80040ee <HAL_RCC_OscConfig+0x3f6>
 80040fe:	bf00      	nop
 8004100:	40021000 	.word	0x40021000
 8004104:	42420000 	.word	0x42420000

08004108 <HAL_RCC_GetSysClockFreq>:
{
 8004108:	b086      	sub	sp, #24
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800410a:	4b17      	ldr	r3, [pc, #92]	; (8004168 <HAL_RCC_GetSysClockFreq+0x60>)
 800410c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800410e:	f10d 0c18 	add.w	ip, sp, #24
 8004112:	e90c 000f 	stmdb	ip, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004116:	f240 2301 	movw	r3, #513	; 0x201
 800411a:	f8ad 3004 	strh.w	r3, [sp, #4]
  tmpreg = RCC->CFGR;
 800411e:	4b13      	ldr	r3, [pc, #76]	; (800416c <HAL_RCC_GetSysClockFreq+0x64>)
 8004120:	685b      	ldr	r3, [r3, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8004122:	f003 020c 	and.w	r2, r3, #12
 8004126:	2a08      	cmp	r2, #8
 8004128:	d002      	beq.n	8004130 <HAL_RCC_GetSysClockFreq+0x28>
      sysclockfreq = HSE_VALUE;
 800412a:	4811      	ldr	r0, [pc, #68]	; (8004170 <HAL_RCC_GetSysClockFreq+0x68>)
}
 800412c:	b006      	add	sp, #24
 800412e:	4770      	bx	lr
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004130:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8004134:	3218      	adds	r2, #24
 8004136:	446a      	add	r2, sp
 8004138:	f812 0c10 	ldrb.w	r0, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800413c:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8004140:	d00d      	beq.n	800415e <HAL_RCC_GetSysClockFreq+0x56>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004142:	4b0a      	ldr	r3, [pc, #40]	; (800416c <HAL_RCC_GetSysClockFreq+0x64>)
 8004144:	685b      	ldr	r3, [r3, #4]
 8004146:	f3c3 4340 	ubfx	r3, r3, #17, #1
 800414a:	3318      	adds	r3, #24
 800414c:	446b      	add	r3, sp
 800414e:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004152:	4a07      	ldr	r2, [pc, #28]	; (8004170 <HAL_RCC_GetSysClockFreq+0x68>)
 8004154:	fb02 f000 	mul.w	r0, r2, r0
 8004158:	fbb0 f0f3 	udiv	r0, r0, r3
 800415c:	e7e6      	b.n	800412c <HAL_RCC_GetSysClockFreq+0x24>
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800415e:	4b05      	ldr	r3, [pc, #20]	; (8004174 <HAL_RCC_GetSysClockFreq+0x6c>)
 8004160:	fb03 f000 	mul.w	r0, r3, r0
 8004164:	e7e2      	b.n	800412c <HAL_RCC_GetSysClockFreq+0x24>
 8004166:	bf00      	nop
 8004168:	0800c3c0 	.word	0x0800c3c0
 800416c:	40021000 	.word	0x40021000
 8004170:	007a1200 	.word	0x007a1200
 8004174:	003d0900 	.word	0x003d0900

08004178 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8004178:	2800      	cmp	r0, #0
 800417a:	f000 80a0 	beq.w	80042be <HAL_RCC_ClockConfig+0x146>
{
 800417e:	b570      	push	{r4, r5, r6, lr}
 8004180:	460d      	mov	r5, r1
 8004182:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004184:	4b52      	ldr	r3, [pc, #328]	; (80042d0 <HAL_RCC_ClockConfig+0x158>)
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f003 0307 	and.w	r3, r3, #7
 800418c:	428b      	cmp	r3, r1
 800418e:	d20b      	bcs.n	80041a8 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004190:	4a4f      	ldr	r2, [pc, #316]	; (80042d0 <HAL_RCC_ClockConfig+0x158>)
 8004192:	6813      	ldr	r3, [r2, #0]
 8004194:	f023 0307 	bic.w	r3, r3, #7
 8004198:	430b      	orrs	r3, r1
 800419a:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800419c:	6813      	ldr	r3, [r2, #0]
 800419e:	f003 0307 	and.w	r3, r3, #7
 80041a2:	428b      	cmp	r3, r1
 80041a4:	f040 808d 	bne.w	80042c2 <HAL_RCC_ClockConfig+0x14a>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80041a8:	6823      	ldr	r3, [r4, #0]
 80041aa:	f013 0f02 	tst.w	r3, #2
 80041ae:	d017      	beq.n	80041e0 <HAL_RCC_ClockConfig+0x68>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041b0:	f013 0f04 	tst.w	r3, #4
 80041b4:	d004      	beq.n	80041c0 <HAL_RCC_ClockConfig+0x48>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80041b6:	4a47      	ldr	r2, [pc, #284]	; (80042d4 <HAL_RCC_ClockConfig+0x15c>)
 80041b8:	6853      	ldr	r3, [r2, #4]
 80041ba:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80041be:	6053      	str	r3, [r2, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041c0:	6823      	ldr	r3, [r4, #0]
 80041c2:	f013 0f08 	tst.w	r3, #8
 80041c6:	d004      	beq.n	80041d2 <HAL_RCC_ClockConfig+0x5a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80041c8:	4a42      	ldr	r2, [pc, #264]	; (80042d4 <HAL_RCC_ClockConfig+0x15c>)
 80041ca:	6853      	ldr	r3, [r2, #4]
 80041cc:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80041d0:	6053      	str	r3, [r2, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80041d2:	4a40      	ldr	r2, [pc, #256]	; (80042d4 <HAL_RCC_ClockConfig+0x15c>)
 80041d4:	6853      	ldr	r3, [r2, #4]
 80041d6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80041da:	68a1      	ldr	r1, [r4, #8]
 80041dc:	430b      	orrs	r3, r1
 80041de:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80041e0:	6823      	ldr	r3, [r4, #0]
 80041e2:	f013 0f01 	tst.w	r3, #1
 80041e6:	d031      	beq.n	800424c <HAL_RCC_ClockConfig+0xd4>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80041e8:	6863      	ldr	r3, [r4, #4]
 80041ea:	2b01      	cmp	r3, #1
 80041ec:	d020      	beq.n	8004230 <HAL_RCC_ClockConfig+0xb8>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80041ee:	2b02      	cmp	r3, #2
 80041f0:	d025      	beq.n	800423e <HAL_RCC_ClockConfig+0xc6>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041f2:	4a38      	ldr	r2, [pc, #224]	; (80042d4 <HAL_RCC_ClockConfig+0x15c>)
 80041f4:	6812      	ldr	r2, [r2, #0]
 80041f6:	f012 0f02 	tst.w	r2, #2
 80041fa:	d064      	beq.n	80042c6 <HAL_RCC_ClockConfig+0x14e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80041fc:	4935      	ldr	r1, [pc, #212]	; (80042d4 <HAL_RCC_ClockConfig+0x15c>)
 80041fe:	684a      	ldr	r2, [r1, #4]
 8004200:	f022 0203 	bic.w	r2, r2, #3
 8004204:	4313      	orrs	r3, r2
 8004206:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 8004208:	f7fe ffe8 	bl	80031dc <HAL_GetTick>
 800420c:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800420e:	4b31      	ldr	r3, [pc, #196]	; (80042d4 <HAL_RCC_ClockConfig+0x15c>)
 8004210:	685b      	ldr	r3, [r3, #4]
 8004212:	f003 030c 	and.w	r3, r3, #12
 8004216:	6862      	ldr	r2, [r4, #4]
 8004218:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800421c:	d016      	beq.n	800424c <HAL_RCC_ClockConfig+0xd4>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800421e:	f7fe ffdd 	bl	80031dc <HAL_GetTick>
 8004222:	1b80      	subs	r0, r0, r6
 8004224:	f241 3388 	movw	r3, #5000	; 0x1388
 8004228:	4298      	cmp	r0, r3
 800422a:	d9f0      	bls.n	800420e <HAL_RCC_ClockConfig+0x96>
        return HAL_TIMEOUT;
 800422c:	2003      	movs	r0, #3
 800422e:	e045      	b.n	80042bc <HAL_RCC_ClockConfig+0x144>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004230:	4a28      	ldr	r2, [pc, #160]	; (80042d4 <HAL_RCC_ClockConfig+0x15c>)
 8004232:	6812      	ldr	r2, [r2, #0]
 8004234:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8004238:	d1e0      	bne.n	80041fc <HAL_RCC_ClockConfig+0x84>
        return HAL_ERROR;
 800423a:	2001      	movs	r0, #1
 800423c:	e03e      	b.n	80042bc <HAL_RCC_ClockConfig+0x144>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800423e:	4a25      	ldr	r2, [pc, #148]	; (80042d4 <HAL_RCC_ClockConfig+0x15c>)
 8004240:	6812      	ldr	r2, [r2, #0]
 8004242:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8004246:	d1d9      	bne.n	80041fc <HAL_RCC_ClockConfig+0x84>
        return HAL_ERROR;
 8004248:	2001      	movs	r0, #1
 800424a:	e037      	b.n	80042bc <HAL_RCC_ClockConfig+0x144>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800424c:	4b20      	ldr	r3, [pc, #128]	; (80042d0 <HAL_RCC_ClockConfig+0x158>)
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f003 0307 	and.w	r3, r3, #7
 8004254:	42ab      	cmp	r3, r5
 8004256:	d90a      	bls.n	800426e <HAL_RCC_ClockConfig+0xf6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004258:	4a1d      	ldr	r2, [pc, #116]	; (80042d0 <HAL_RCC_ClockConfig+0x158>)
 800425a:	6813      	ldr	r3, [r2, #0]
 800425c:	f023 0307 	bic.w	r3, r3, #7
 8004260:	432b      	orrs	r3, r5
 8004262:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004264:	6813      	ldr	r3, [r2, #0]
 8004266:	f003 0307 	and.w	r3, r3, #7
 800426a:	42ab      	cmp	r3, r5
 800426c:	d12d      	bne.n	80042ca <HAL_RCC_ClockConfig+0x152>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800426e:	6823      	ldr	r3, [r4, #0]
 8004270:	f013 0f04 	tst.w	r3, #4
 8004274:	d006      	beq.n	8004284 <HAL_RCC_ClockConfig+0x10c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004276:	4a17      	ldr	r2, [pc, #92]	; (80042d4 <HAL_RCC_ClockConfig+0x15c>)
 8004278:	6853      	ldr	r3, [r2, #4]
 800427a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800427e:	68e1      	ldr	r1, [r4, #12]
 8004280:	430b      	orrs	r3, r1
 8004282:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004284:	6823      	ldr	r3, [r4, #0]
 8004286:	f013 0f08 	tst.w	r3, #8
 800428a:	d007      	beq.n	800429c <HAL_RCC_ClockConfig+0x124>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800428c:	4a11      	ldr	r2, [pc, #68]	; (80042d4 <HAL_RCC_ClockConfig+0x15c>)
 800428e:	6853      	ldr	r3, [r2, #4]
 8004290:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8004294:	6921      	ldr	r1, [r4, #16]
 8004296:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800429a:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800429c:	f7ff ff34 	bl	8004108 <HAL_RCC_GetSysClockFreq>
 80042a0:	4b0c      	ldr	r3, [pc, #48]	; (80042d4 <HAL_RCC_ClockConfig+0x15c>)
 80042a2:	685b      	ldr	r3, [r3, #4]
 80042a4:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80042a8:	4a0b      	ldr	r2, [pc, #44]	; (80042d8 <HAL_RCC_ClockConfig+0x160>)
 80042aa:	5cd3      	ldrb	r3, [r2, r3]
 80042ac:	40d8      	lsrs	r0, r3
 80042ae:	4b0b      	ldr	r3, [pc, #44]	; (80042dc <HAL_RCC_ClockConfig+0x164>)
 80042b0:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 80042b2:	4b0b      	ldr	r3, [pc, #44]	; (80042e0 <HAL_RCC_ClockConfig+0x168>)
 80042b4:	6818      	ldr	r0, [r3, #0]
 80042b6:	f7fe ff4d 	bl	8003154 <HAL_InitTick>
  return HAL_OK;
 80042ba:	2000      	movs	r0, #0
}
 80042bc:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 80042be:	2001      	movs	r0, #1
}
 80042c0:	4770      	bx	lr
    return HAL_ERROR;
 80042c2:	2001      	movs	r0, #1
 80042c4:	e7fa      	b.n	80042bc <HAL_RCC_ClockConfig+0x144>
        return HAL_ERROR;
 80042c6:	2001      	movs	r0, #1
 80042c8:	e7f8      	b.n	80042bc <HAL_RCC_ClockConfig+0x144>
    return HAL_ERROR;
 80042ca:	2001      	movs	r0, #1
 80042cc:	e7f6      	b.n	80042bc <HAL_RCC_ClockConfig+0x144>
 80042ce:	bf00      	nop
 80042d0:	40022000 	.word	0x40022000
 80042d4:	40021000 	.word	0x40021000
 80042d8:	0800b294 	.word	0x0800b294
 80042dc:	2000000c 	.word	0x2000000c
 80042e0:	2000002c 	.word	0x2000002c

080042e4 <HAL_RCC_GetHCLKFreq>:
}
 80042e4:	4b01      	ldr	r3, [pc, #4]	; (80042ec <HAL_RCC_GetHCLKFreq+0x8>)
 80042e6:	6818      	ldr	r0, [r3, #0]
 80042e8:	4770      	bx	lr
 80042ea:	bf00      	nop
 80042ec:	2000000c 	.word	0x2000000c

080042f0 <HAL_RCC_GetPCLK1Freq>:
{
 80042f0:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80042f2:	f7ff fff7 	bl	80042e4 <HAL_RCC_GetHCLKFreq>
 80042f6:	4b04      	ldr	r3, [pc, #16]	; (8004308 <HAL_RCC_GetPCLK1Freq+0x18>)
 80042f8:	685b      	ldr	r3, [r3, #4]
 80042fa:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80042fe:	4a03      	ldr	r2, [pc, #12]	; (800430c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8004300:	5cd3      	ldrb	r3, [r2, r3]
}
 8004302:	40d8      	lsrs	r0, r3
 8004304:	bd08      	pop	{r3, pc}
 8004306:	bf00      	nop
 8004308:	40021000 	.word	0x40021000
 800430c:	0800b2a4 	.word	0x0800b2a4

08004310 <HAL_RCC_GetPCLK2Freq>:
{
 8004310:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004312:	f7ff ffe7 	bl	80042e4 <HAL_RCC_GetHCLKFreq>
 8004316:	4b04      	ldr	r3, [pc, #16]	; (8004328 <HAL_RCC_GetPCLK2Freq+0x18>)
 8004318:	685b      	ldr	r3, [r3, #4]
 800431a:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 800431e:	4a03      	ldr	r2, [pc, #12]	; (800432c <HAL_RCC_GetPCLK2Freq+0x1c>)
 8004320:	5cd3      	ldrb	r3, [r2, r3]
}
 8004322:	40d8      	lsrs	r0, r3
 8004324:	bd08      	pop	{r3, pc}
 8004326:	bf00      	nop
 8004328:	40021000 	.word	0x40021000
 800432c:	0800b2a4 	.word	0x0800b2a4

08004330 <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 8004330:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004334:	4606      	mov	r6, r0
 8004336:	4688      	mov	r8, r1
 8004338:	4617      	mov	r7, r2
 800433a:	461d      	mov	r5, r3
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 800433c:	e03b      	b.n	80043b6 <SPI_WaitFlagStateUntilTimeout+0x86>
  {
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 800433e:	b12d      	cbz	r5, 800434c <SPI_WaitFlagStateUntilTimeout+0x1c>
 8004340:	f7fe ff4c 	bl	80031dc <HAL_GetTick>
 8004344:	9b06      	ldr	r3, [sp, #24]
 8004346:	1ac0      	subs	r0, r0, r3
 8004348:	42a8      	cmp	r0, r5
 800434a:	d334      	bcc.n	80043b6 <SPI_WaitFlagStateUntilTimeout+0x86>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800434c:	6832      	ldr	r2, [r6, #0]
 800434e:	6853      	ldr	r3, [r2, #4]
 8004350:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 8004354:	6053      	str	r3, [r2, #4]

        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004356:	6873      	ldr	r3, [r6, #4]
 8004358:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800435c:	d00b      	beq.n	8004376 <SPI_WaitFlagStateUntilTimeout+0x46>
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
        }

        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800435e:	6ab3      	ldr	r3, [r6, #40]	; 0x28
 8004360:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004364:	d014      	beq.n	8004390 <SPI_WaitFlagStateUntilTimeout+0x60>
        {
          SPI_RESET_CRC(hspi);
        }

        hspi->State= HAL_SPI_STATE_READY;
 8004366:	2301      	movs	r3, #1
 8004368:	f886 3051 	strb.w	r3, [r6, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800436c:	2300      	movs	r3, #0
 800436e:	f886 3050 	strb.w	r3, [r6, #80]	; 0x50

        return HAL_TIMEOUT;
 8004372:	2003      	movs	r0, #3
 8004374:	e027      	b.n	80043c6 <SPI_WaitFlagStateUntilTimeout+0x96>
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004376:	68b3      	ldr	r3, [r6, #8]
 8004378:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800437c:	d002      	beq.n	8004384 <SPI_WaitFlagStateUntilTimeout+0x54>
 800437e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004382:	d1ec      	bne.n	800435e <SPI_WaitFlagStateUntilTimeout+0x2e>
          __HAL_SPI_DISABLE(hspi);
 8004384:	6832      	ldr	r2, [r6, #0]
 8004386:	6813      	ldr	r3, [r2, #0]
 8004388:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800438c:	6013      	str	r3, [r2, #0]
 800438e:	e7e6      	b.n	800435e <SPI_WaitFlagStateUntilTimeout+0x2e>
          SPI_RESET_CRC(hspi);
 8004390:	6832      	ldr	r2, [r6, #0]
 8004392:	6813      	ldr	r3, [r2, #0]
 8004394:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004398:	041b      	lsls	r3, r3, #16
 800439a:	0c1b      	lsrs	r3, r3, #16
 800439c:	6013      	str	r3, [r2, #0]
 800439e:	6832      	ldr	r2, [r6, #0]
 80043a0:	6813      	ldr	r3, [r2, #0]
 80043a2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80043a6:	6013      	str	r3, [r2, #0]
 80043a8:	e7dd      	b.n	8004366 <SPI_WaitFlagStateUntilTimeout+0x36>
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 80043aa:	2401      	movs	r4, #1
 80043ac:	42bc      	cmp	r4, r7
 80043ae:	d009      	beq.n	80043c4 <SPI_WaitFlagStateUntilTimeout+0x94>
    if(Timeout != HAL_MAX_DELAY)
 80043b0:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
 80043b4:	d1c3      	bne.n	800433e <SPI_WaitFlagStateUntilTimeout+0xe>
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 80043b6:	6834      	ldr	r4, [r6, #0]
 80043b8:	68a4      	ldr	r4, [r4, #8]
 80043ba:	ea38 0404 	bics.w	r4, r8, r4
 80043be:	d0f4      	beq.n	80043aa <SPI_WaitFlagStateUntilTimeout+0x7a>
 80043c0:	2400      	movs	r4, #0
 80043c2:	e7f3      	b.n	80043ac <SPI_WaitFlagStateUntilTimeout+0x7c>
      }
    }
  }

  return HAL_OK;
 80043c4:	2000      	movs	r0, #0
}
 80043c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080043ca <SPI_CheckFlag_BSY>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80043ca:	b510      	push	{r4, lr}
 80043cc:	b082      	sub	sp, #8
 80043ce:	4604      	mov	r4, r0
 80043d0:	460b      	mov	r3, r1
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80043d2:	9200      	str	r2, [sp, #0]
 80043d4:	2200      	movs	r2, #0
 80043d6:	2180      	movs	r1, #128	; 0x80
 80043d8:	f7ff ffaa 	bl	8004330 <SPI_WaitFlagStateUntilTimeout>
 80043dc:	b908      	cbnz	r0, 80043e2 <SPI_CheckFlag_BSY+0x18>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }
  return HAL_OK;
}
 80043de:	b002      	add	sp, #8
 80043e0:	bd10      	pop	{r4, pc}
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80043e2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80043e4:	f043 0320 	orr.w	r3, r3, #32
 80043e8:	6563      	str	r3, [r4, #84]	; 0x54
    return HAL_TIMEOUT;
 80043ea:	2003      	movs	r0, #3
 80043ec:	e7f7      	b.n	80043de <SPI_CheckFlag_BSY+0x14>

080043ee <HAL_SPI_MspInit>:
}
 80043ee:	4770      	bx	lr

080043f0 <HAL_SPI_Transmit>:
{
 80043f0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80043f4:	b085      	sub	sp, #20
 80043f6:	461d      	mov	r5, r3
  __HAL_LOCK(hspi);
 80043f8:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 80043fc:	2b01      	cmp	r3, #1
 80043fe:	f000 80e4 	beq.w	80045ca <HAL_SPI_Transmit+0x1da>
 8004402:	4604      	mov	r4, r0
 8004404:	460e      	mov	r6, r1
 8004406:	4691      	mov	r9, r2
 8004408:	2301      	movs	r3, #1
 800440a:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 800440e:	f7fe fee5 	bl	80031dc <HAL_GetTick>
 8004412:	4680      	mov	r8, r0
  if(hspi->State != HAL_SPI_STATE_READY)
 8004414:	f894 7051 	ldrb.w	r7, [r4, #81]	; 0x51
 8004418:	b2ff      	uxtb	r7, r7
 800441a:	2f01      	cmp	r7, #1
 800441c:	f040 80ca 	bne.w	80045b4 <HAL_SPI_Transmit+0x1c4>
  if((pData == NULL ) || (Size == 0U))
 8004420:	2e00      	cmp	r6, #0
 8004422:	f000 80c8 	beq.w	80045b6 <HAL_SPI_Transmit+0x1c6>
 8004426:	f1b9 0f00 	cmp.w	r9, #0
 800442a:	f000 80c4 	beq.w	80045b6 <HAL_SPI_Transmit+0x1c6>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800442e:	2303      	movs	r3, #3
 8004430:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004434:	2300      	movs	r3, #0
 8004436:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004438:	6326      	str	r6, [r4, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800443a:	f8a4 9034 	strh.w	r9, [r4, #52]	; 0x34
  hspi->TxXferCount = Size;
 800443e:	f8a4 9036 	strh.w	r9, [r4, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004442:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004444:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004446:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004448:	6463      	str	r3, [r4, #68]	; 0x44
  hspi->RxISR       = NULL;
 800444a:	6423      	str	r3, [r4, #64]	; 0x40
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800444c:	68a3      	ldr	r3, [r4, #8]
 800444e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004452:	d020      	beq.n	8004496 <HAL_SPI_Transmit+0xa6>
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004454:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004456:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800445a:	d022      	beq.n	80044a2 <HAL_SPI_Transmit+0xb2>
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800445c:	6823      	ldr	r3, [r4, #0]
 800445e:	681a      	ldr	r2, [r3, #0]
 8004460:	f012 0f40 	tst.w	r2, #64	; 0x40
 8004464:	d103      	bne.n	800446e <HAL_SPI_Transmit+0x7e>
    __HAL_SPI_ENABLE(hspi);
 8004466:	681a      	ldr	r2, [r3, #0]
 8004468:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800446c:	601a      	str	r2, [r3, #0]
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800446e:	68e3      	ldr	r3, [r4, #12]
 8004470:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004474:	d022      	beq.n	80044bc <HAL_SPI_Transmit+0xcc>
    if((hspi->Init.Mode == SPI_MODE_SLAVE)|| (hspi->TxXferCount == 0x01))
 8004476:	6863      	ldr	r3, [r4, #4]
 8004478:	b11b      	cbz	r3, 8004482 <HAL_SPI_Transmit+0x92>
 800447a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800447c:	b29b      	uxth	r3, r3
 800447e:	2b01      	cmp	r3, #1
 8004480:	d14e      	bne.n	8004520 <HAL_SPI_Transmit+0x130>
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 8004482:	6823      	ldr	r3, [r4, #0]
 8004484:	f816 2b01 	ldrb.w	r2, [r6], #1
 8004488:	731a      	strb	r2, [r3, #12]
      hspi->TxXferCount--;
 800448a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800448c:	b29b      	uxth	r3, r3
 800448e:	3b01      	subs	r3, #1
 8004490:	b29b      	uxth	r3, r3
 8004492:	86e3      	strh	r3, [r4, #54]	; 0x36
 8004494:	e044      	b.n	8004520 <HAL_SPI_Transmit+0x130>
    SPI_1LINE_TX(hspi);
 8004496:	6822      	ldr	r2, [r4, #0]
 8004498:	6813      	ldr	r3, [r2, #0]
 800449a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800449e:	6013      	str	r3, [r2, #0]
 80044a0:	e7d8      	b.n	8004454 <HAL_SPI_Transmit+0x64>
    SPI_RESET_CRC(hspi);
 80044a2:	6822      	ldr	r2, [r4, #0]
 80044a4:	6813      	ldr	r3, [r2, #0]
 80044a6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80044aa:	041b      	lsls	r3, r3, #16
 80044ac:	0c1b      	lsrs	r3, r3, #16
 80044ae:	6013      	str	r3, [r2, #0]
 80044b0:	6822      	ldr	r2, [r4, #0]
 80044b2:	6813      	ldr	r3, [r2, #0]
 80044b4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80044b8:	6013      	str	r3, [r2, #0]
 80044ba:	e7cf      	b.n	800445c <HAL_SPI_Transmit+0x6c>
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 80044bc:	6863      	ldr	r3, [r4, #4]
 80044be:	b11b      	cbz	r3, 80044c8 <HAL_SPI_Transmit+0xd8>
 80044c0:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80044c2:	b29b      	uxth	r3, r3
 80044c4:	2b01      	cmp	r3, #1
 80044c6:	d10d      	bne.n	80044e4 <HAL_SPI_Transmit+0xf4>
      hspi->Instance->DR = *((uint16_t *)pData);
 80044c8:	6823      	ldr	r3, [r4, #0]
 80044ca:	f836 2b02 	ldrh.w	r2, [r6], #2
 80044ce:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 80044d0:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80044d2:	b29b      	uxth	r3, r3
 80044d4:	3b01      	subs	r3, #1
 80044d6:	b29b      	uxth	r3, r3
 80044d8:	86e3      	strh	r3, [r4, #54]	; 0x36
 80044da:	e003      	b.n	80044e4 <HAL_SPI_Transmit+0xf4>
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80044dc:	b1d5      	cbz	r5, 8004514 <HAL_SPI_Transmit+0x124>
 80044de:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
 80044e2:	d111      	bne.n	8004508 <HAL_SPI_Transmit+0x118>
    while (hspi->TxXferCount > 0U)
 80044e4:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80044e6:	b29b      	uxth	r3, r3
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d037      	beq.n	800455c <HAL_SPI_Transmit+0x16c>
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80044ec:	6823      	ldr	r3, [r4, #0]
 80044ee:	689a      	ldr	r2, [r3, #8]
 80044f0:	f012 0f02 	tst.w	r2, #2
 80044f4:	d0f2      	beq.n	80044dc <HAL_SPI_Transmit+0xec>
          hspi->Instance->DR = *((uint16_t *)pData);
 80044f6:	f836 2b02 	ldrh.w	r2, [r6], #2
 80044fa:	60da      	str	r2, [r3, #12]
          hspi->TxXferCount--;
 80044fc:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80044fe:	b29b      	uxth	r3, r3
 8004500:	3b01      	subs	r3, #1
 8004502:	b29b      	uxth	r3, r3
 8004504:	86e3      	strh	r3, [r4, #54]	; 0x36
 8004506:	e7ed      	b.n	80044e4 <HAL_SPI_Transmit+0xf4>
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8004508:	f7fe fe68 	bl	80031dc <HAL_GetTick>
 800450c:	eba0 0008 	sub.w	r0, r0, r8
 8004510:	42a8      	cmp	r0, r5
 8004512:	d3e7      	bcc.n	80044e4 <HAL_SPI_Transmit+0xf4>
          errorcode = HAL_TIMEOUT;
 8004514:	2703      	movs	r7, #3
          goto error;
 8004516:	e04e      	b.n	80045b6 <HAL_SPI_Transmit+0x1c6>
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8004518:	b1f5      	cbz	r5, 8004558 <HAL_SPI_Transmit+0x168>
 800451a:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
 800451e:	d115      	bne.n	800454c <HAL_SPI_Transmit+0x15c>
    while (hspi->TxXferCount > 0U)
 8004520:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8004522:	b292      	uxth	r2, r2
 8004524:	b1d2      	cbz	r2, 800455c <HAL_SPI_Transmit+0x16c>
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004526:	6823      	ldr	r3, [r4, #0]
 8004528:	689a      	ldr	r2, [r3, #8]
 800452a:	f012 0f02 	tst.w	r2, #2
 800452e:	d0f3      	beq.n	8004518 <HAL_SPI_Transmit+0x128>
        *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 8004530:	f816 2b01 	ldrb.w	r2, [r6], #1
 8004534:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 8004536:	f8b4 c036 	ldrh.w	ip, [r4, #54]	; 0x36
 800453a:	fa1f fc8c 	uxth.w	ip, ip
 800453e:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 8004542:	fa1f fc8c 	uxth.w	ip, ip
 8004546:	f8a4 c036 	strh.w	ip, [r4, #54]	; 0x36
 800454a:	e7e9      	b.n	8004520 <HAL_SPI_Transmit+0x130>
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 800454c:	f7fe fe46 	bl	80031dc <HAL_GetTick>
 8004550:	eba0 0008 	sub.w	r0, r0, r8
 8004554:	42a8      	cmp	r0, r5
 8004556:	d3e3      	bcc.n	8004520 <HAL_SPI_Transmit+0x130>
          errorcode = HAL_TIMEOUT;
 8004558:	2703      	movs	r7, #3
          goto error;
 800455a:	e02c      	b.n	80045b6 <HAL_SPI_Transmit+0x1c6>
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 800455c:	f8cd 8000 	str.w	r8, [sp]
 8004560:	462b      	mov	r3, r5
 8004562:	2201      	movs	r2, #1
 8004564:	2102      	movs	r1, #2
 8004566:	4620      	mov	r0, r4
 8004568:	f7ff fee2 	bl	8004330 <SPI_WaitFlagStateUntilTimeout>
 800456c:	b108      	cbz	r0, 8004572 <HAL_SPI_Transmit+0x182>
    errorcode = HAL_TIMEOUT;
 800456e:	2703      	movs	r7, #3
 8004570:	e021      	b.n	80045b6 <HAL_SPI_Transmit+0x1c6>
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 8004572:	4642      	mov	r2, r8
 8004574:	4629      	mov	r1, r5
 8004576:	4620      	mov	r0, r4
 8004578:	f7ff ff27 	bl	80043ca <SPI_CheckFlag_BSY>
 800457c:	4603      	mov	r3, r0
 800457e:	b980      	cbnz	r0, 80045a2 <HAL_SPI_Transmit+0x1b2>
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004580:	68a2      	ldr	r2, [r4, #8]
 8004582:	b932      	cbnz	r2, 8004592 <HAL_SPI_Transmit+0x1a2>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004584:	9203      	str	r2, [sp, #12]
 8004586:	6822      	ldr	r2, [r4, #0]
 8004588:	68d1      	ldr	r1, [r2, #12]
 800458a:	9103      	str	r1, [sp, #12]
 800458c:	6892      	ldr	r2, [r2, #8]
 800458e:	9203      	str	r2, [sp, #12]
 8004590:	9a03      	ldr	r2, [sp, #12]
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004592:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8004594:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8004598:	d006      	beq.n	80045a8 <HAL_SPI_Transmit+0x1b8>
  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800459a:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800459c:	b95a      	cbnz	r2, 80045b6 <HAL_SPI_Transmit+0x1c6>
  HAL_StatusTypeDef errorcode = HAL_OK;
 800459e:	461f      	mov	r7, r3
 80045a0:	e009      	b.n	80045b6 <HAL_SPI_Transmit+0x1c6>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80045a2:	2320      	movs	r3, #32
 80045a4:	6563      	str	r3, [r4, #84]	; 0x54
    goto error;
 80045a6:	e006      	b.n	80045b6 <HAL_SPI_Transmit+0x1c6>
     SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 80045a8:	6821      	ldr	r1, [r4, #0]
 80045aa:	680a      	ldr	r2, [r1, #0]
 80045ac:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80045b0:	600a      	str	r2, [r1, #0]
 80045b2:	e7f2      	b.n	800459a <HAL_SPI_Transmit+0x1aa>
    errorcode = HAL_BUSY;
 80045b4:	2702      	movs	r7, #2
  hspi->State = HAL_SPI_STATE_READY;
 80045b6:	2301      	movs	r3, #1
 80045b8:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80045bc:	2300      	movs	r3, #0
 80045be:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 80045c2:	4638      	mov	r0, r7
 80045c4:	b005      	add	sp, #20
 80045c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  __HAL_LOCK(hspi);
 80045ca:	2702      	movs	r7, #2
 80045cc:	e7f9      	b.n	80045c2 <HAL_SPI_Transmit+0x1d2>
	...

080045d0 <HAL_SPI_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 80045d0:	2800      	cmp	r0, #0
 80045d2:	d03c      	beq.n	800464e <HAL_SPI_Init+0x7e>
{
 80045d4:	b510      	push	{r4, lr}
 80045d6:	4604      	mov	r4, r0
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 80045d8:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d033      	beq.n	8004648 <HAL_SPI_Init+0x78>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;
 80045e0:	2302      	movs	r3, #2
 80045e2:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80045e6:	6822      	ldr	r2, [r4, #0]
 80045e8:	6813      	ldr	r3, [r2, #0]
 80045ea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80045ee:	6013      	str	r3, [r2, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80045f0:	6863      	ldr	r3, [r4, #4]
 80045f2:	68a2      	ldr	r2, [r4, #8]
 80045f4:	4313      	orrs	r3, r2
 80045f6:	68e2      	ldr	r2, [r4, #12]
 80045f8:	4313      	orrs	r3, r2
 80045fa:	6922      	ldr	r2, [r4, #16]
 80045fc:	4313      	orrs	r3, r2
 80045fe:	6962      	ldr	r2, [r4, #20]
 8004600:	4313      	orrs	r3, r2
 8004602:	69a2      	ldr	r2, [r4, #24]
 8004604:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8004608:	4313      	orrs	r3, r2
 800460a:	69e2      	ldr	r2, [r4, #28]
 800460c:	4313      	orrs	r3, r2
 800460e:	6a22      	ldr	r2, [r4, #32]
 8004610:	4313      	orrs	r3, r2
 8004612:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8004614:	6822      	ldr	r2, [r4, #0]
 8004616:	430b      	orrs	r3, r1
 8004618:	6013      	str	r3, [r2, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800461a:	8b63      	ldrh	r3, [r4, #26]
 800461c:	f003 0304 	and.w	r3, r3, #4
 8004620:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8004622:	6822      	ldr	r2, [r4, #0]
 8004624:	430b      	orrs	r3, r1
 8004626:	6053      	str	r3, [r2, #4]

  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 8004628:	6823      	ldr	r3, [r4, #0]
 800462a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800462c:	611a      	str	r2, [r3, #16]

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800462e:	6822      	ldr	r2, [r4, #0]
 8004630:	69d3      	ldr	r3, [r2, #28]
 8004632:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004636:	61d3      	str	r3, [r2, #28]
     Revision ID information is only available in Debug mode, so Workaround could not be implemented
     to distinguish Rev Z devices (issue present) from more recent version (issue fixed).
     So, in case of Revison Z F101 or F103 devices, below variable should be assigned to 1 */
  uCRCErrorWorkaroundCheck = 0U;
#else
  uCRCErrorWorkaroundCheck = 0U;
 8004638:	2000      	movs	r0, #0
 800463a:	4b06      	ldr	r3, [pc, #24]	; (8004654 <HAL_SPI_Init+0x84>)
 800463c:	7018      	strb	r0, [r3, #0]
#endif /* STM32F101xE || STM32F103xE */
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800463e:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8004640:	2301      	movs	r3, #1
 8004642:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  
  return HAL_OK;
}
 8004646:	bd10      	pop	{r4, pc}
    HAL_SPI_MspInit(hspi);
 8004648:	f7ff fed1 	bl	80043ee <HAL_SPI_MspInit>
 800464c:	e7c8      	b.n	80045e0 <HAL_SPI_Init+0x10>
    return HAL_ERROR;
 800464e:	2001      	movs	r0, #1
}
 8004650:	4770      	bx	lr
 8004652:	bf00      	nop
 8004654:	20000d90 	.word	0x20000d90

08004658 <HAL_TIM_Base_MspInit>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004658:	4770      	bx	lr

0800465a <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800465a:	6802      	ldr	r2, [r0, #0]
 800465c:	68d3      	ldr	r3, [r2, #12]
 800465e:	f043 0301 	orr.w	r3, r3, #1
 8004662:	60d3      	str	r3, [r2, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004664:	6802      	ldr	r2, [r0, #0]
 8004666:	6893      	ldr	r3, [r2, #8]
 8004668:	f003 0307 	and.w	r3, r3, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800466c:	2b06      	cmp	r3, #6
 800466e:	d003      	beq.n	8004678 <HAL_TIM_Base_Start_IT+0x1e>
  {
    __HAL_TIM_ENABLE(htim);
 8004670:	6813      	ldr	r3, [r2, #0]
 8004672:	f043 0301 	orr.w	r3, r3, #1
 8004676:	6013      	str	r3, [r2, #0]
  }

  /* Return function status */
  return HAL_OK;
}
 8004678:	2000      	movs	r0, #0
 800467a:	4770      	bx	lr

0800467c <HAL_TIM_GenerateEvent>:
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_EVENT_SOURCE(EventSource));

  /* Process Locked */
  __HAL_LOCK(htim);
 800467c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004680:	2b01      	cmp	r3, #1
 8004682:	d00e      	beq.n	80046a2 <HAL_TIM_GenerateEvent+0x26>
 8004684:	2301      	movs	r3, #1
 8004686:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800468a:	2202      	movs	r2, #2
 800468c:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d

  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 8004690:	6802      	ldr	r2, [r0, #0]
 8004692:	6151      	str	r1, [r2, #20]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004694:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004698:	2300      	movs	r3, #0
 800469a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 800469e:	4618      	mov	r0, r3
 80046a0:	4770      	bx	lr
  __HAL_LOCK(htim);
 80046a2:	2002      	movs	r0, #2
}
 80046a4:	4770      	bx	lr
	...

080046a8 <TIM_Base_SetConfig>:
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80046a8:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80046aa:	4a1b      	ldr	r2, [pc, #108]	; (8004718 <TIM_Base_SetConfig+0x70>)
 80046ac:	4290      	cmp	r0, r2
 80046ae:	d00a      	beq.n	80046c6 <TIM_Base_SetConfig+0x1e>
 80046b0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80046b4:	d007      	beq.n	80046c6 <TIM_Base_SetConfig+0x1e>
 80046b6:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80046ba:	4290      	cmp	r0, r2
 80046bc:	d003      	beq.n	80046c6 <TIM_Base_SetConfig+0x1e>
 80046be:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80046c2:	4290      	cmp	r0, r2
 80046c4:	d103      	bne.n	80046ce <TIM_Base_SetConfig+0x26>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80046c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80046ca:	684a      	ldr	r2, [r1, #4]
 80046cc:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80046ce:	4a12      	ldr	r2, [pc, #72]	; (8004718 <TIM_Base_SetConfig+0x70>)
 80046d0:	4290      	cmp	r0, r2
 80046d2:	d00a      	beq.n	80046ea <TIM_Base_SetConfig+0x42>
 80046d4:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80046d8:	d007      	beq.n	80046ea <TIM_Base_SetConfig+0x42>
 80046da:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80046de:	4290      	cmp	r0, r2
 80046e0:	d003      	beq.n	80046ea <TIM_Base_SetConfig+0x42>
 80046e2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80046e6:	4290      	cmp	r0, r2
 80046e8:	d103      	bne.n	80046f2 <TIM_Base_SetConfig+0x4a>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80046ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80046ee:	68ca      	ldr	r2, [r1, #12]
 80046f0:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80046f2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80046f6:	694a      	ldr	r2, [r1, #20]
 80046f8:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 80046fa:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80046fc:	688b      	ldr	r3, [r1, #8]
 80046fe:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004700:	680b      	ldr	r3, [r1, #0]
 8004702:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004704:	4b04      	ldr	r3, [pc, #16]	; (8004718 <TIM_Base_SetConfig+0x70>)
 8004706:	4298      	cmp	r0, r3
 8004708:	d002      	beq.n	8004710 <TIM_Base_SetConfig+0x68>
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800470a:	2301      	movs	r3, #1
 800470c:	6143      	str	r3, [r0, #20]
}
 800470e:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 8004710:	690b      	ldr	r3, [r1, #16]
 8004712:	6303      	str	r3, [r0, #48]	; 0x30
 8004714:	e7f9      	b.n	800470a <TIM_Base_SetConfig+0x62>
 8004716:	bf00      	nop
 8004718:	40012c00 	.word	0x40012c00

0800471c <HAL_TIM_Base_Init>:
  if (htim == NULL)
 800471c:	b1b0      	cbz	r0, 800474c <HAL_TIM_Base_Init+0x30>
{
 800471e:	b510      	push	{r4, lr}
 8004720:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8004722:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004726:	b163      	cbz	r3, 8004742 <HAL_TIM_Base_Init+0x26>
  htim->State = HAL_TIM_STATE_BUSY;
 8004728:	2302      	movs	r3, #2
 800472a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800472e:	4621      	mov	r1, r4
 8004730:	f851 0b04 	ldr.w	r0, [r1], #4
 8004734:	f7ff ffb8 	bl	80046a8 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8004738:	2301      	movs	r3, #1
 800473a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800473e:	2000      	movs	r0, #0
}
 8004740:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8004742:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8004746:	f7ff ff87 	bl	8004658 <HAL_TIM_Base_MspInit>
 800474a:	e7ed      	b.n	8004728 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 800474c:	2001      	movs	r0, #1
}
 800474e:	4770      	bx	lr

08004750 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004750:	f890 203c 	ldrb.w	r2, [r0, #60]	; 0x3c
 8004754:	2a01      	cmp	r2, #1
 8004756:	d01d      	beq.n	8004794 <HAL_TIMEx_MasterConfigSynchronization+0x44>
{
 8004758:	b530      	push	{r4, r5, lr}
 800475a:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 800475c:	f04f 0e01 	mov.w	lr, #1
 8004760:	f880 e03c 	strb.w	lr, [r0, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004764:	2202      	movs	r2, #2
 8004766:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800476a:	6800      	ldr	r0, [r0, #0]
 800476c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800476e:	6885      	ldr	r5, [r0, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004770:	f024 0470 	bic.w	r4, r4, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004774:	680a      	ldr	r2, [r1, #0]
 8004776:	4314      	orrs	r4, r2

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8004778:	f025 0c80 	bic.w	ip, r5, #128	; 0x80
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800477c:	684a      	ldr	r2, [r1, #4]
 800477e:	ea42 020c 	orr.w	r2, r2, ip

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004782:	6044      	str	r4, [r0, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004784:	6819      	ldr	r1, [r3, #0]
 8004786:	608a      	str	r2, [r1, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004788:	f883 e03d 	strb.w	lr, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800478c:	2000      	movs	r0, #0
 800478e:	f883 003c 	strb.w	r0, [r3, #60]	; 0x3c

  return HAL_OK;
}
 8004792:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(htim);
 8004794:	2002      	movs	r0, #2
}
 8004796:	4770      	bx	lr

08004798 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004798:	6802      	ldr	r2, [r0, #0]
 800479a:	68d3      	ldr	r3, [r2, #12]
 800479c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80047a0:	60d3      	str	r3, [r2, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047a2:	6802      	ldr	r2, [r0, #0]
 80047a4:	6953      	ldr	r3, [r2, #20]
 80047a6:	f023 0301 	bic.w	r3, r3, #1
 80047aa:	6153      	str	r3, [r2, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80047ac:	2320      	movs	r3, #32
 80047ae:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
}
 80047b2:	4770      	bx	lr

080047b4 <UART_Transmit_IT>:
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 80047b4:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80047b8:	b2db      	uxtb	r3, r3
 80047ba:	2b21      	cmp	r3, #33	; 0x21
 80047bc:	d001      	beq.n	80047c2 <UART_Transmit_IT+0xe>
    }
    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 80047be:	2002      	movs	r0, #2
  }
}
 80047c0:	4770      	bx	lr
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80047c2:	6883      	ldr	r3, [r0, #8]
 80047c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80047c8:	d017      	beq.n	80047fa <UART_Transmit_IT+0x46>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80047ca:	6a03      	ldr	r3, [r0, #32]
 80047cc:	1c5a      	adds	r2, r3, #1
 80047ce:	6202      	str	r2, [r0, #32]
 80047d0:	781a      	ldrb	r2, [r3, #0]
 80047d2:	6803      	ldr	r3, [r0, #0]
 80047d4:	605a      	str	r2, [r3, #4]
    if(--huart->TxXferCount == 0U)
 80047d6:	8cc3      	ldrh	r3, [r0, #38]	; 0x26
 80047d8:	b29b      	uxth	r3, r3
 80047da:	3b01      	subs	r3, #1
 80047dc:	b29b      	uxth	r3, r3
 80047de:	84c3      	strh	r3, [r0, #38]	; 0x26
 80047e0:	b94b      	cbnz	r3, 80047f6 <UART_Transmit_IT+0x42>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80047e2:	6802      	ldr	r2, [r0, #0]
 80047e4:	68d3      	ldr	r3, [r2, #12]
 80047e6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80047ea:	60d3      	str	r3, [r2, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80047ec:	6802      	ldr	r2, [r0, #0]
 80047ee:	68d3      	ldr	r3, [r2, #12]
 80047f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80047f4:	60d3      	str	r3, [r2, #12]
    return HAL_OK;
 80047f6:	2000      	movs	r0, #0
 80047f8:	4770      	bx	lr
      tmp = (uint16_t*) huart->pTxBuffPtr;
 80047fa:	6a03      	ldr	r3, [r0, #32]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80047fc:	881b      	ldrh	r3, [r3, #0]
 80047fe:	6802      	ldr	r2, [r0, #0]
 8004800:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004804:	6053      	str	r3, [r2, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8004806:	6903      	ldr	r3, [r0, #16]
 8004808:	b91b      	cbnz	r3, 8004812 <UART_Transmit_IT+0x5e>
        huart->pTxBuffPtr += 2U;
 800480a:	6a03      	ldr	r3, [r0, #32]
 800480c:	3302      	adds	r3, #2
 800480e:	6203      	str	r3, [r0, #32]
 8004810:	e7e1      	b.n	80047d6 <UART_Transmit_IT+0x22>
        huart->pTxBuffPtr += 1U;
 8004812:	6a03      	ldr	r3, [r0, #32]
 8004814:	3301      	adds	r3, #1
 8004816:	6203      	str	r3, [r0, #32]
 8004818:	e7dd      	b.n	80047d6 <UART_Transmit_IT+0x22>
	...

0800481c <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800481c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004820:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004822:	6802      	ldr	r2, [r0, #0]
 8004824:	6913      	ldr	r3, [r2, #16]
 8004826:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800482a:	68c1      	ldr	r1, [r0, #12]
 800482c:	430b      	orrs	r3, r1
 800482e:	6113      	str	r3, [r2, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004830:	6883      	ldr	r3, [r0, #8]
 8004832:	6902      	ldr	r2, [r0, #16]
 8004834:	4313      	orrs	r3, r2
 8004836:	6942      	ldr	r2, [r0, #20]
 8004838:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, 
 800483a:	6801      	ldr	r1, [r0, #0]
 800483c:	68ca      	ldr	r2, [r1, #12]
 800483e:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 8004842:	f022 020c 	bic.w	r2, r2, #12
 8004846:	4313      	orrs	r3, r2
 8004848:	60cb      	str	r3, [r1, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800484a:	6802      	ldr	r2, [r0, #0]
 800484c:	6953      	ldr	r3, [r2, #20]
 800484e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004852:	6981      	ldr	r1, [r0, #24]
 8004854:	430b      	orrs	r3, r1
 8004856:	6153      	str	r3, [r2, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8004858:	6802      	ldr	r2, [r0, #0]
 800485a:	4b57      	ldr	r3, [pc, #348]	; (80049b8 <UART_SetConfig+0x19c>)
 800485c:	429a      	cmp	r2, r3
 800485e:	d055      	beq.n	800490c <UART_SetConfig+0xf0>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8004860:	f7ff fd46 	bl	80042f0 <HAL_RCC_GetPCLK1Freq>
 8004864:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004868:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800486c:	6863      	ldr	r3, [r4, #4]
 800486e:	009b      	lsls	r3, r3, #2
 8004870:	fbb0 f5f3 	udiv	r5, r0, r3
 8004874:	4f51      	ldr	r7, [pc, #324]	; (80049bc <UART_SetConfig+0x1a0>)
 8004876:	fba7 3505 	umull	r3, r5, r7, r5
 800487a:	096d      	lsrs	r5, r5, #5
 800487c:	012e      	lsls	r6, r5, #4
 800487e:	f7ff fd37 	bl	80042f0 <HAL_RCC_GetPCLK1Freq>
 8004882:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004886:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800488a:	6863      	ldr	r3, [r4, #4]
 800488c:	009b      	lsls	r3, r3, #2
 800488e:	fbb0 f5f3 	udiv	r5, r0, r3
 8004892:	f7ff fd2d 	bl	80042f0 <HAL_RCC_GetPCLK1Freq>
 8004896:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800489a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800489e:	6863      	ldr	r3, [r4, #4]
 80048a0:	009b      	lsls	r3, r3, #2
 80048a2:	fbb0 f0f3 	udiv	r0, r0, r3
 80048a6:	fba7 3000 	umull	r3, r0, r7, r0
 80048aa:	0940      	lsrs	r0, r0, #5
 80048ac:	f04f 0864 	mov.w	r8, #100	; 0x64
 80048b0:	fb08 5310 	mls	r3, r8, r0, r5
 80048b4:	011b      	lsls	r3, r3, #4
 80048b6:	3332      	adds	r3, #50	; 0x32
 80048b8:	fba7 2303 	umull	r2, r3, r7, r3
 80048bc:	095b      	lsrs	r3, r3, #5
 80048be:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80048c2:	18f5      	adds	r5, r6, r3
 80048c4:	f7ff fd14 	bl	80042f0 <HAL_RCC_GetPCLK1Freq>
 80048c8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80048cc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80048d0:	6863      	ldr	r3, [r4, #4]
 80048d2:	009b      	lsls	r3, r3, #2
 80048d4:	fbb0 f6f3 	udiv	r6, r0, r3
 80048d8:	f7ff fd0a 	bl	80042f0 <HAL_RCC_GetPCLK1Freq>
 80048dc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80048e0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80048e4:	6863      	ldr	r3, [r4, #4]
 80048e6:	009b      	lsls	r3, r3, #2
 80048e8:	fbb0 f0f3 	udiv	r0, r0, r3
 80048ec:	fba7 3000 	umull	r3, r0, r7, r0
 80048f0:	0940      	lsrs	r0, r0, #5
 80048f2:	fb08 6310 	mls	r3, r8, r0, r6
 80048f6:	011b      	lsls	r3, r3, #4
 80048f8:	3332      	adds	r3, #50	; 0x32
 80048fa:	fba7 7303 	umull	r7, r3, r7, r3
 80048fe:	f3c3 1343 	ubfx	r3, r3, #5, #4
 8004902:	6822      	ldr	r2, [r4, #0]
 8004904:	441d      	add	r5, r3
 8004906:	6095      	str	r5, [r2, #8]
  }
#endif /* USART_CR1_OVER8 */
}
 8004908:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800490c:	f7ff fd00 	bl	8004310 <HAL_RCC_GetPCLK2Freq>
 8004910:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004914:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004918:	6863      	ldr	r3, [r4, #4]
 800491a:	009b      	lsls	r3, r3, #2
 800491c:	fbb0 f5f3 	udiv	r5, r0, r3
 8004920:	4f26      	ldr	r7, [pc, #152]	; (80049bc <UART_SetConfig+0x1a0>)
 8004922:	fba7 3505 	umull	r3, r5, r7, r5
 8004926:	096d      	lsrs	r5, r5, #5
 8004928:	012e      	lsls	r6, r5, #4
 800492a:	f7ff fcf1 	bl	8004310 <HAL_RCC_GetPCLK2Freq>
 800492e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004932:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004936:	6863      	ldr	r3, [r4, #4]
 8004938:	009b      	lsls	r3, r3, #2
 800493a:	fbb0 f5f3 	udiv	r5, r0, r3
 800493e:	f7ff fce7 	bl	8004310 <HAL_RCC_GetPCLK2Freq>
 8004942:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004946:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800494a:	6863      	ldr	r3, [r4, #4]
 800494c:	009b      	lsls	r3, r3, #2
 800494e:	fbb0 f0f3 	udiv	r0, r0, r3
 8004952:	fba7 3000 	umull	r3, r0, r7, r0
 8004956:	0940      	lsrs	r0, r0, #5
 8004958:	f04f 0864 	mov.w	r8, #100	; 0x64
 800495c:	fb08 5310 	mls	r3, r8, r0, r5
 8004960:	011b      	lsls	r3, r3, #4
 8004962:	3332      	adds	r3, #50	; 0x32
 8004964:	fba7 2303 	umull	r2, r3, r7, r3
 8004968:	095b      	lsrs	r3, r3, #5
 800496a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800496e:	18f5      	adds	r5, r6, r3
 8004970:	f7ff fcce 	bl	8004310 <HAL_RCC_GetPCLK2Freq>
 8004974:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004978:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800497c:	6863      	ldr	r3, [r4, #4]
 800497e:	009b      	lsls	r3, r3, #2
 8004980:	fbb0 f6f3 	udiv	r6, r0, r3
 8004984:	f7ff fcc4 	bl	8004310 <HAL_RCC_GetPCLK2Freq>
 8004988:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800498c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004990:	6863      	ldr	r3, [r4, #4]
 8004992:	009b      	lsls	r3, r3, #2
 8004994:	fbb0 f0f3 	udiv	r0, r0, r3
 8004998:	fba7 3000 	umull	r3, r0, r7, r0
 800499c:	0940      	lsrs	r0, r0, #5
 800499e:	fb08 6310 	mls	r3, r8, r0, r6
 80049a2:	011b      	lsls	r3, r3, #4
 80049a4:	3332      	adds	r3, #50	; 0x32
 80049a6:	fba7 7303 	umull	r7, r3, r7, r3
 80049aa:	f3c3 1343 	ubfx	r3, r3, #5, #4
 80049ae:	6822      	ldr	r2, [r4, #0]
 80049b0:	441d      	add	r5, r3
 80049b2:	6095      	str	r5, [r2, #8]
 80049b4:	e7a8      	b.n	8004908 <UART_SetConfig+0xec>
 80049b6:	bf00      	nop
 80049b8:	40013800 	.word	0x40013800
 80049bc:	51eb851f 	.word	0x51eb851f

080049c0 <HAL_UART_Init>:
  if(huart == NULL)
 80049c0:	b358      	cbz	r0, 8004a1a <HAL_UART_Init+0x5a>
{
 80049c2:	b510      	push	{r4, lr}
 80049c4:	4604      	mov	r4, r0
  if(huart->gState == HAL_UART_STATE_RESET)
 80049c6:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80049ca:	b30b      	cbz	r3, 8004a10 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 80049cc:	2324      	movs	r3, #36	; 0x24
 80049ce:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 80049d2:	6822      	ldr	r2, [r4, #0]
 80049d4:	68d3      	ldr	r3, [r2, #12]
 80049d6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80049da:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80049dc:	4620      	mov	r0, r4
 80049de:	f7ff ff1d 	bl	800481c <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80049e2:	6822      	ldr	r2, [r4, #0]
 80049e4:	6913      	ldr	r3, [r2, #16]
 80049e6:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 80049ea:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80049ec:	6822      	ldr	r2, [r4, #0]
 80049ee:	6953      	ldr	r3, [r2, #20]
 80049f0:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 80049f4:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 80049f6:	6822      	ldr	r2, [r4, #0]
 80049f8:	68d3      	ldr	r3, [r2, #12]
 80049fa:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80049fe:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a00:	2000      	movs	r0, #0
 8004a02:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8004a04:	2320      	movs	r3, #32
 8004a06:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8004a0a:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
}
 8004a0e:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8004a10:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8004a14:	f7fd fc9e 	bl	8002354 <HAL_UART_MspInit>
 8004a18:	e7d8      	b.n	80049cc <HAL_UART_Init+0xc>
    return HAL_ERROR;
 8004a1a:	2001      	movs	r0, #1
}
 8004a1c:	4770      	bx	lr

08004a1e <HAL_UART_Transmit_IT>:
  if(huart->gState == HAL_UART_STATE_READY)
 8004a1e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8004a22:	b2db      	uxtb	r3, r3
 8004a24:	2b20      	cmp	r3, #32
 8004a26:	d119      	bne.n	8004a5c <HAL_UART_Transmit_IT+0x3e>
    if((pData == NULL) || (Size == 0U)) 
 8004a28:	b1d1      	cbz	r1, 8004a60 <HAL_UART_Transmit_IT+0x42>
 8004a2a:	b1da      	cbz	r2, 8004a64 <HAL_UART_Transmit_IT+0x46>
    __HAL_LOCK(huart);
 8004a2c:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8004a30:	2b01      	cmp	r3, #1
 8004a32:	d019      	beq.n	8004a68 <HAL_UART_Transmit_IT+0x4a>
 8004a34:	2301      	movs	r3, #1
 8004a36:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->pTxBuffPtr = pData;
 8004a3a:	6201      	str	r1, [r0, #32]
    huart->TxXferSize = Size;
 8004a3c:	8482      	strh	r2, [r0, #36]	; 0x24
    huart->TxXferCount = Size;
 8004a3e:	84c2      	strh	r2, [r0, #38]	; 0x26
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a40:	2300      	movs	r3, #0
 8004a42:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004a44:	2221      	movs	r2, #33	; 0x21
 8004a46:	f880 2039 	strb.w	r2, [r0, #57]	; 0x39
    __HAL_UNLOCK(huart);
 8004a4a:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8004a4e:	6801      	ldr	r1, [r0, #0]
 8004a50:	68ca      	ldr	r2, [r1, #12]
 8004a52:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004a56:	60ca      	str	r2, [r1, #12]
    return HAL_OK;
 8004a58:	4618      	mov	r0, r3
 8004a5a:	4770      	bx	lr
    return HAL_BUSY;
 8004a5c:	2002      	movs	r0, #2
 8004a5e:	4770      	bx	lr
      return HAL_ERROR;
 8004a60:	2001      	movs	r0, #1
 8004a62:	4770      	bx	lr
 8004a64:	2001      	movs	r0, #1
 8004a66:	4770      	bx	lr
    __HAL_LOCK(huart);
 8004a68:	2002      	movs	r0, #2
}
 8004a6a:	4770      	bx	lr

08004a6c <HAL_UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_READY)
 8004a6c:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8004a70:	b2db      	uxtb	r3, r3
 8004a72:	2b20      	cmp	r3, #32
 8004a74:	d123      	bne.n	8004abe <HAL_UART_Receive_IT+0x52>
    if((pData == NULL) || (Size == 0U))
 8004a76:	b321      	cbz	r1, 8004ac2 <HAL_UART_Receive_IT+0x56>
 8004a78:	b32a      	cbz	r2, 8004ac6 <HAL_UART_Receive_IT+0x5a>
    __HAL_LOCK(huart);
 8004a7a:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8004a7e:	2b01      	cmp	r3, #1
 8004a80:	d023      	beq.n	8004aca <HAL_UART_Receive_IT+0x5e>
 8004a82:	2301      	movs	r3, #1
 8004a84:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->pRxBuffPtr = pData;
 8004a88:	6281      	str	r1, [r0, #40]	; 0x28
    huart->RxXferSize = Size;
 8004a8a:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->RxXferCount = Size;
 8004a8c:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a8e:	2300      	movs	r3, #0
 8004a90:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004a92:	2222      	movs	r2, #34	; 0x22
 8004a94:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    __HAL_UNLOCK(huart);
 8004a98:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004a9c:	6801      	ldr	r1, [r0, #0]
 8004a9e:	68ca      	ldr	r2, [r1, #12]
 8004aa0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004aa4:	60ca      	str	r2, [r1, #12]
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004aa6:	6801      	ldr	r1, [r0, #0]
 8004aa8:	694a      	ldr	r2, [r1, #20]
 8004aaa:	f042 0201 	orr.w	r2, r2, #1
 8004aae:	614a      	str	r2, [r1, #20]
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004ab0:	6801      	ldr	r1, [r0, #0]
 8004ab2:	68ca      	ldr	r2, [r1, #12]
 8004ab4:	f042 0220 	orr.w	r2, r2, #32
 8004ab8:	60ca      	str	r2, [r1, #12]
    return HAL_OK;
 8004aba:	4618      	mov	r0, r3
 8004abc:	4770      	bx	lr
    return HAL_BUSY;
 8004abe:	2002      	movs	r0, #2
 8004ac0:	4770      	bx	lr
      return HAL_ERROR;
 8004ac2:	2001      	movs	r0, #1
 8004ac4:	4770      	bx	lr
 8004ac6:	2001      	movs	r0, #1
 8004ac8:	4770      	bx	lr
    __HAL_LOCK(huart);
 8004aca:	2002      	movs	r0, #2
}
 8004acc:	4770      	bx	lr

08004ace <HAL_UART_TxCpltCallback>:
}
 8004ace:	4770      	bx	lr

08004ad0 <UART_EndTransmit_IT>:
{
 8004ad0:	b508      	push	{r3, lr}
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004ad2:	6801      	ldr	r1, [r0, #0]
 8004ad4:	68ca      	ldr	r2, [r1, #12]
 8004ad6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004ada:	60ca      	str	r2, [r1, #12]
  huart->gState = HAL_UART_STATE_READY;
 8004adc:	2220      	movs	r2, #32
 8004ade:	f880 2039 	strb.w	r2, [r0, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8004ae2:	f7ff fff4 	bl	8004ace <HAL_UART_TxCpltCallback>
}
 8004ae6:	2000      	movs	r0, #0
 8004ae8:	bd08      	pop	{r3, pc}

08004aea <UART_Receive_IT>:
{
 8004aea:	b508      	push	{r3, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8004aec:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8004af0:	b2db      	uxtb	r3, r3
 8004af2:	2b22      	cmp	r3, #34	; 0x22
 8004af4:	d146      	bne.n	8004b84 <UART_Receive_IT+0x9a>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004af6:	6883      	ldr	r3, [r0, #8]
 8004af8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004afc:	d00f      	beq.n	8004b1e <UART_Receive_IT+0x34>
      if(huart->Init.Parity == UART_PARITY_NONE)
 8004afe:	6903      	ldr	r3, [r0, #16]
 8004b00:	bb0b      	cbnz	r3, 8004b46 <UART_Receive_IT+0x5c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004b02:	6803      	ldr	r3, [r0, #0]
 8004b04:	685a      	ldr	r2, [r3, #4]
 8004b06:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8004b08:	1c59      	adds	r1, r3, #1
 8004b0a:	6281      	str	r1, [r0, #40]	; 0x28
 8004b0c:	701a      	strb	r2, [r3, #0]
    if(--huart->RxXferCount == 0U)
 8004b0e:	8dc3      	ldrh	r3, [r0, #46]	; 0x2e
 8004b10:	b29b      	uxth	r3, r3
 8004b12:	3b01      	subs	r3, #1
 8004b14:	b29b      	uxth	r3, r3
 8004b16:	85c3      	strh	r3, [r0, #46]	; 0x2e
 8004b18:	b1f3      	cbz	r3, 8004b58 <UART_Receive_IT+0x6e>
    return HAL_OK;
 8004b1a:	2000      	movs	r0, #0
}
 8004b1c:	bd08      	pop	{r3, pc}
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8004b1e:	6a82      	ldr	r2, [r0, #40]	; 0x28
      if(huart->Init.Parity == UART_PARITY_NONE)
 8004b20:	6903      	ldr	r3, [r0, #16]
 8004b22:	b943      	cbnz	r3, 8004b36 <UART_Receive_IT+0x4c>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004b24:	6803      	ldr	r3, [r0, #0]
 8004b26:	685b      	ldr	r3, [r3, #4]
 8004b28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b2c:	8013      	strh	r3, [r2, #0]
        huart->pRxBuffPtr += 2U;
 8004b2e:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8004b30:	3302      	adds	r3, #2
 8004b32:	6283      	str	r3, [r0, #40]	; 0x28
 8004b34:	e7eb      	b.n	8004b0e <UART_Receive_IT+0x24>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8004b36:	6803      	ldr	r3, [r0, #0]
 8004b38:	685b      	ldr	r3, [r3, #4]
 8004b3a:	b2db      	uxtb	r3, r3
 8004b3c:	8013      	strh	r3, [r2, #0]
        huart->pRxBuffPtr += 1U;
 8004b3e:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8004b40:	3301      	adds	r3, #1
 8004b42:	6283      	str	r3, [r0, #40]	; 0x28
 8004b44:	e7e3      	b.n	8004b0e <UART_Receive_IT+0x24>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004b46:	6803      	ldr	r3, [r0, #0]
 8004b48:	685b      	ldr	r3, [r3, #4]
 8004b4a:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8004b4c:	1c51      	adds	r1, r2, #1
 8004b4e:	6281      	str	r1, [r0, #40]	; 0x28
 8004b50:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004b54:	7013      	strb	r3, [r2, #0]
 8004b56:	e7da      	b.n	8004b0e <UART_Receive_IT+0x24>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004b58:	6802      	ldr	r2, [r0, #0]
 8004b5a:	68d3      	ldr	r3, [r2, #12]
 8004b5c:	f023 0320 	bic.w	r3, r3, #32
 8004b60:	60d3      	str	r3, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004b62:	6802      	ldr	r2, [r0, #0]
 8004b64:	68d3      	ldr	r3, [r2, #12]
 8004b66:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004b6a:	60d3      	str	r3, [r2, #12]
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004b6c:	6802      	ldr	r2, [r0, #0]
 8004b6e:	6953      	ldr	r3, [r2, #20]
 8004b70:	f023 0301 	bic.w	r3, r3, #1
 8004b74:	6153      	str	r3, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8004b76:	2320      	movs	r3, #32
 8004b78:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8004b7c:	f7fd fbb2 	bl	80022e4 <HAL_UART_RxCpltCallback>
      return HAL_OK;
 8004b80:	2000      	movs	r0, #0
 8004b82:	e7cb      	b.n	8004b1c <UART_Receive_IT+0x32>
    return HAL_BUSY;
 8004b84:	2002      	movs	r0, #2
 8004b86:	e7c9      	b.n	8004b1c <UART_Receive_IT+0x32>

08004b88 <HAL_UART_IRQHandler>:
{
 8004b88:	b510      	push	{r4, lr}
 8004b8a:	4604      	mov	r4, r0
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004b8c:	6802      	ldr	r2, [r0, #0]
 8004b8e:	6813      	ldr	r3, [r2, #0]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004b90:	68d1      	ldr	r1, [r2, #12]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004b92:	6952      	ldr	r2, [r2, #20]
  if(errorflags == RESET)
 8004b94:	f013 000f 	ands.w	r0, r3, #15
 8004b98:	d105      	bne.n	8004ba6 <HAL_UART_IRQHandler+0x1e>
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004b9a:	f013 0f20 	tst.w	r3, #32
 8004b9e:	d002      	beq.n	8004ba6 <HAL_UART_IRQHandler+0x1e>
 8004ba0:	f011 0f20 	tst.w	r1, #32
 8004ba4:	d113      	bne.n	8004bce <HAL_UART_IRQHandler+0x46>
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004ba6:	b128      	cbz	r0, 8004bb4 <HAL_UART_IRQHandler+0x2c>
 8004ba8:	f012 0201 	ands.w	r2, r2, #1
 8004bac:	d113      	bne.n	8004bd6 <HAL_UART_IRQHandler+0x4e>
 8004bae:	f411 7f90 	tst.w	r1, #288	; 0x120
 8004bb2:	d110      	bne.n	8004bd6 <HAL_UART_IRQHandler+0x4e>
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004bb4:	f013 0f80 	tst.w	r3, #128	; 0x80
 8004bb8:	d002      	beq.n	8004bc0 <HAL_UART_IRQHandler+0x38>
 8004bba:	f011 0f80 	tst.w	r1, #128	; 0x80
 8004bbe:	d169      	bne.n	8004c94 <HAL_UART_IRQHandler+0x10c>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004bc0:	f013 0f40 	tst.w	r3, #64	; 0x40
 8004bc4:	d002      	beq.n	8004bcc <HAL_UART_IRQHandler+0x44>
 8004bc6:	f011 0f40 	tst.w	r1, #64	; 0x40
 8004bca:	d167      	bne.n	8004c9c <HAL_UART_IRQHandler+0x114>
}
 8004bcc:	bd10      	pop	{r4, pc}
      UART_Receive_IT(huart);
 8004bce:	4620      	mov	r0, r4
 8004bd0:	f7ff ff8b 	bl	8004aea <UART_Receive_IT>
      return;
 8004bd4:	e7fa      	b.n	8004bcc <HAL_UART_IRQHandler+0x44>
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004bd6:	f013 0f01 	tst.w	r3, #1
 8004bda:	d006      	beq.n	8004bea <HAL_UART_IRQHandler+0x62>
 8004bdc:	f411 7f80 	tst.w	r1, #256	; 0x100
 8004be0:	d003      	beq.n	8004bea <HAL_UART_IRQHandler+0x62>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004be2:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8004be4:	f040 0001 	orr.w	r0, r0, #1
 8004be8:	63e0      	str	r0, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004bea:	f013 0f04 	tst.w	r3, #4
 8004bee:	d004      	beq.n	8004bfa <HAL_UART_IRQHandler+0x72>
 8004bf0:	b11a      	cbz	r2, 8004bfa <HAL_UART_IRQHandler+0x72>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004bf2:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8004bf4:	f040 0002 	orr.w	r0, r0, #2
 8004bf8:	63e0      	str	r0, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004bfa:	f013 0f02 	tst.w	r3, #2
 8004bfe:	d004      	beq.n	8004c0a <HAL_UART_IRQHandler+0x82>
 8004c00:	b11a      	cbz	r2, 8004c0a <HAL_UART_IRQHandler+0x82>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004c02:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8004c04:	f040 0004 	orr.w	r0, r0, #4
 8004c08:	63e0      	str	r0, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004c0a:	f013 0f08 	tst.w	r3, #8
 8004c0e:	d004      	beq.n	8004c1a <HAL_UART_IRQHandler+0x92>
 8004c10:	b11a      	cbz	r2, 8004c1a <HAL_UART_IRQHandler+0x92>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004c12:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8004c14:	f042 0208 	orr.w	r2, r2, #8
 8004c18:	63e2      	str	r2, [r4, #60]	; 0x3c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004c1a:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8004c1c:	2a00      	cmp	r2, #0
 8004c1e:	d0d5      	beq.n	8004bcc <HAL_UART_IRQHandler+0x44>
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004c20:	f013 0f20 	tst.w	r3, #32
 8004c24:	d002      	beq.n	8004c2c <HAL_UART_IRQHandler+0xa4>
 8004c26:	f011 0f20 	tst.w	r1, #32
 8004c2a:	d121      	bne.n	8004c70 <HAL_UART_IRQHandler+0xe8>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004c2c:	6823      	ldr	r3, [r4, #0]
 8004c2e:	695b      	ldr	r3, [r3, #20]
 8004c30:	f003 0340 	and.w	r3, r3, #64	; 0x40
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004c34:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8004c36:	f012 0f08 	tst.w	r2, #8
 8004c3a:	d100      	bne.n	8004c3e <HAL_UART_IRQHandler+0xb6>
 8004c3c:	b323      	cbz	r3, 8004c88 <HAL_UART_IRQHandler+0x100>
        UART_EndRxTransfer(huart);
 8004c3e:	4620      	mov	r0, r4
 8004c40:	f7ff fdaa 	bl	8004798 <UART_EndRxTransfer>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c44:	6823      	ldr	r3, [r4, #0]
 8004c46:	695a      	ldr	r2, [r3, #20]
 8004c48:	f012 0f40 	tst.w	r2, #64	; 0x40
 8004c4c:	d018      	beq.n	8004c80 <HAL_UART_IRQHandler+0xf8>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004c4e:	695a      	ldr	r2, [r3, #20]
 8004c50:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c54:	615a      	str	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8004c56:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004c58:	b173      	cbz	r3, 8004c78 <HAL_UART_IRQHandler+0xf0>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004c5a:	4a12      	ldr	r2, [pc, #72]	; (8004ca4 <HAL_UART_IRQHandler+0x11c>)
 8004c5c:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004c5e:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8004c60:	f7fe fe2e 	bl	80038c0 <HAL_DMA_Abort_IT>
 8004c64:	2800      	cmp	r0, #0
 8004c66:	d0b1      	beq.n	8004bcc <HAL_UART_IRQHandler+0x44>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004c68:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8004c6a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004c6c:	4798      	blx	r3
 8004c6e:	e7ad      	b.n	8004bcc <HAL_UART_IRQHandler+0x44>
        UART_Receive_IT(huart);
 8004c70:	4620      	mov	r0, r4
 8004c72:	f7ff ff3a 	bl	8004aea <UART_Receive_IT>
 8004c76:	e7d9      	b.n	8004c2c <HAL_UART_IRQHandler+0xa4>
            HAL_UART_ErrorCallback(huart);
 8004c78:	4620      	mov	r0, r4
 8004c7a:	f7fd fc05 	bl	8002488 <HAL_UART_ErrorCallback>
 8004c7e:	e7a5      	b.n	8004bcc <HAL_UART_IRQHandler+0x44>
          HAL_UART_ErrorCallback(huart);
 8004c80:	4620      	mov	r0, r4
 8004c82:	f7fd fc01 	bl	8002488 <HAL_UART_ErrorCallback>
 8004c86:	e7a1      	b.n	8004bcc <HAL_UART_IRQHandler+0x44>
        HAL_UART_ErrorCallback(huart);
 8004c88:	4620      	mov	r0, r4
 8004c8a:	f7fd fbfd 	bl	8002488 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c8e:	2300      	movs	r3, #0
 8004c90:	63e3      	str	r3, [r4, #60]	; 0x3c
    return;
 8004c92:	e79b      	b.n	8004bcc <HAL_UART_IRQHandler+0x44>
    UART_Transmit_IT(huart);
 8004c94:	4620      	mov	r0, r4
 8004c96:	f7ff fd8d 	bl	80047b4 <UART_Transmit_IT>
    return;
 8004c9a:	e797      	b.n	8004bcc <HAL_UART_IRQHandler+0x44>
    UART_EndTransmit_IT(huart);
 8004c9c:	4620      	mov	r0, r4
 8004c9e:	f7ff ff17 	bl	8004ad0 <UART_EndTransmit_IT>
    return;
 8004ca2:	e793      	b.n	8004bcc <HAL_UART_IRQHandler+0x44>
 8004ca4:	08004ca9 	.word	0x08004ca9

08004ca8 <UART_DMAAbortOnError>:
{
 8004ca8:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004caa:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 8004cac:	2300      	movs	r3, #0
 8004cae:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004cb0:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8004cb2:	f7fd fbe9 	bl	8002488 <HAL_UART_ErrorCallback>
}
 8004cb6:	bd08      	pop	{r3, pc}

08004cb8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8004cb8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8004cba:	e003      	b.n	8004cc4 <LoopCopyDataInit>

08004cbc <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8004cbc:	4b12      	ldr	r3, [pc, #72]	; (8004d08 <LoopPaintStack+0x20>)
  ldr r3, [r3, r1]
 8004cbe:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8004cc0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8004cc2:	3104      	adds	r1, #4

08004cc4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8004cc4:	4811      	ldr	r0, [pc, #68]	; (8004d0c <LoopPaintStack+0x24>)
  ldr r3, =_edata
 8004cc6:	4b12      	ldr	r3, [pc, #72]	; (8004d10 <LoopPaintStack+0x28>)
  adds r2, r0, r1
 8004cc8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8004cca:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8004ccc:	d3f6      	bcc.n	8004cbc <CopyDataInit>
  ldr r2, =_sbss
 8004cce:	4a11      	ldr	r2, [pc, #68]	; (8004d14 <LoopPaintStack+0x2c>)
  b LoopFillZerobss
 8004cd0:	e002      	b.n	8004cd8 <LoopFillZerobss>

08004cd2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8004cd2:	2300      	movs	r3, #0
  str r3, [r2], #4
 8004cd4:	f842 3b04 	str.w	r3, [r2], #4

08004cd8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8004cd8:	4b0f      	ldr	r3, [pc, #60]	; (8004d18 <LoopPaintStack+0x30>)
  cmp r2, r3
 8004cda:	429a      	cmp	r2, r3
  bcc FillZerobss
 8004cdc:	d3f9      	bcc.n	8004cd2 <FillZerobss>

  ldr r3, =0x55555555
 8004cde:	f04f 3355 	mov.w	r3, #1431655765	; 0x55555555
  sub ip, sp, #4
 8004ce2:	f1ad 0c04 	sub.w	ip, sp, #4
  ldr r2, = _ebss
 8004ce6:	4a0c      	ldr	r2, [pc, #48]	; (8004d18 <LoopPaintStack+0x30>)

08004ce8 <LoopPaintStack>:
LoopPaintStack:
	str r3, [ip], #-4
 8004ce8:	f84c 3904 	str.w	r3, [ip], #-4
	cmp ip, r2
 8004cec:	4594      	cmp	ip, r2
	bne LoopPaintStack
 8004cee:	d1fb      	bne.n	8004ce8 <LoopPaintStack>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004cf0:	f7fd fd78 	bl	80027e4 <SystemInit>
    bl  SystemCoreClockUpdate
 8004cf4:	f7fd fd9c 	bl	8002830 <SystemCoreClockUpdate>
    bl  SYS_NVIC_PriorityGrouping
 8004cf8:	f7fc fe86 	bl	8001a08 <SYS_NVIC_PriorityGrouping>
/* Call static constructors */
    bl __libc_init_array
 8004cfc:	f002 fe8c 	bl	8007a18 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004d00:	f7fc fb5a 	bl	80013b8 <main>
  b Infinite_Loop
 8004d04:	f000 b80a 	b.w	8004d1c <Default_Handler>
  ldr r3, =_sidata
 8004d08:	0800c78c 	.word	0x0800c78c
  ldr r0, =_sdata
 8004d0c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8004d10:	200006e0 	.word	0x200006e0
  ldr r2, =_sbss
 8004d14:	200006e0 	.word	0x200006e0
  ldr r3, = _ebss
 8004d18:	200010a0 	.word	0x200010a0

08004d1c <Default_Handler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004d1c:	e7fe      	b.n	8004d1c <Default_Handler>
	...

08004d20 <malloc>:
 8004d20:	4b02      	ldr	r3, [pc, #8]	; (8004d2c <malloc+0xc>)
 8004d22:	4601      	mov	r1, r0
 8004d24:	6818      	ldr	r0, [r3, #0]
 8004d26:	f000 b803 	b.w	8004d30 <_malloc_r>
 8004d2a:	bf00      	nop
 8004d2c:	200006d8 	.word	0x200006d8

08004d30 <_malloc_r>:
 8004d30:	f101 030b 	add.w	r3, r1, #11
 8004d34:	2b16      	cmp	r3, #22
 8004d36:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d3a:	4605      	mov	r5, r0
 8004d3c:	d906      	bls.n	8004d4c <_malloc_r+0x1c>
 8004d3e:	f033 0707 	bics.w	r7, r3, #7
 8004d42:	d504      	bpl.n	8004d4e <_malloc_r+0x1e>
 8004d44:	230c      	movs	r3, #12
 8004d46:	602b      	str	r3, [r5, #0]
 8004d48:	2400      	movs	r4, #0
 8004d4a:	e1a1      	b.n	8005090 <_malloc_r+0x360>
 8004d4c:	2710      	movs	r7, #16
 8004d4e:	42b9      	cmp	r1, r7
 8004d50:	d8f8      	bhi.n	8004d44 <_malloc_r+0x14>
 8004d52:	4628      	mov	r0, r5
 8004d54:	f002 f994 	bl	8007080 <__malloc_lock>
 8004d58:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 8004d5c:	4eae      	ldr	r6, [pc, #696]	; (8005018 <_malloc_r+0x2e8>)
 8004d5e:	d237      	bcs.n	8004dd0 <_malloc_r+0xa0>
 8004d60:	f107 0208 	add.w	r2, r7, #8
 8004d64:	4432      	add	r2, r6
 8004d66:	6854      	ldr	r4, [r2, #4]
 8004d68:	f1a2 0108 	sub.w	r1, r2, #8
 8004d6c:	428c      	cmp	r4, r1
 8004d6e:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 8004d72:	d102      	bne.n	8004d7a <_malloc_r+0x4a>
 8004d74:	68d4      	ldr	r4, [r2, #12]
 8004d76:	42a2      	cmp	r2, r4
 8004d78:	d010      	beq.n	8004d9c <_malloc_r+0x6c>
 8004d7a:	6863      	ldr	r3, [r4, #4]
 8004d7c:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8004d80:	f023 0303 	bic.w	r3, r3, #3
 8004d84:	60ca      	str	r2, [r1, #12]
 8004d86:	4423      	add	r3, r4
 8004d88:	6091      	str	r1, [r2, #8]
 8004d8a:	685a      	ldr	r2, [r3, #4]
 8004d8c:	f042 0201 	orr.w	r2, r2, #1
 8004d90:	605a      	str	r2, [r3, #4]
 8004d92:	4628      	mov	r0, r5
 8004d94:	f002 f97a 	bl	800708c <__malloc_unlock>
 8004d98:	3408      	adds	r4, #8
 8004d9a:	e179      	b.n	8005090 <_malloc_r+0x360>
 8004d9c:	3302      	adds	r3, #2
 8004d9e:	6934      	ldr	r4, [r6, #16]
 8004da0:	499e      	ldr	r1, [pc, #632]	; (800501c <_malloc_r+0x2ec>)
 8004da2:	428c      	cmp	r4, r1
 8004da4:	d077      	beq.n	8004e96 <_malloc_r+0x166>
 8004da6:	6862      	ldr	r2, [r4, #4]
 8004da8:	f022 0c03 	bic.w	ip, r2, #3
 8004dac:	ebac 0007 	sub.w	r0, ip, r7
 8004db0:	280f      	cmp	r0, #15
 8004db2:	dd48      	ble.n	8004e46 <_malloc_r+0x116>
 8004db4:	19e2      	adds	r2, r4, r7
 8004db6:	f040 0301 	orr.w	r3, r0, #1
 8004dba:	f047 0701 	orr.w	r7, r7, #1
 8004dbe:	6067      	str	r7, [r4, #4]
 8004dc0:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8004dc4:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8004dc8:	6053      	str	r3, [r2, #4]
 8004dca:	f844 000c 	str.w	r0, [r4, ip]
 8004dce:	e7e0      	b.n	8004d92 <_malloc_r+0x62>
 8004dd0:	0a7b      	lsrs	r3, r7, #9
 8004dd2:	d02a      	beq.n	8004e2a <_malloc_r+0xfa>
 8004dd4:	2b04      	cmp	r3, #4
 8004dd6:	d812      	bhi.n	8004dfe <_malloc_r+0xce>
 8004dd8:	09bb      	lsrs	r3, r7, #6
 8004dda:	3338      	adds	r3, #56	; 0x38
 8004ddc:	1c5a      	adds	r2, r3, #1
 8004dde:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 8004de2:	6854      	ldr	r4, [r2, #4]
 8004de4:	f1a2 0c08 	sub.w	ip, r2, #8
 8004de8:	4564      	cmp	r4, ip
 8004dea:	d006      	beq.n	8004dfa <_malloc_r+0xca>
 8004dec:	6862      	ldr	r2, [r4, #4]
 8004dee:	f022 0203 	bic.w	r2, r2, #3
 8004df2:	1bd0      	subs	r0, r2, r7
 8004df4:	280f      	cmp	r0, #15
 8004df6:	dd1c      	ble.n	8004e32 <_malloc_r+0x102>
 8004df8:	3b01      	subs	r3, #1
 8004dfa:	3301      	adds	r3, #1
 8004dfc:	e7cf      	b.n	8004d9e <_malloc_r+0x6e>
 8004dfe:	2b14      	cmp	r3, #20
 8004e00:	d801      	bhi.n	8004e06 <_malloc_r+0xd6>
 8004e02:	335b      	adds	r3, #91	; 0x5b
 8004e04:	e7ea      	b.n	8004ddc <_malloc_r+0xac>
 8004e06:	2b54      	cmp	r3, #84	; 0x54
 8004e08:	d802      	bhi.n	8004e10 <_malloc_r+0xe0>
 8004e0a:	0b3b      	lsrs	r3, r7, #12
 8004e0c:	336e      	adds	r3, #110	; 0x6e
 8004e0e:	e7e5      	b.n	8004ddc <_malloc_r+0xac>
 8004e10:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8004e14:	d802      	bhi.n	8004e1c <_malloc_r+0xec>
 8004e16:	0bfb      	lsrs	r3, r7, #15
 8004e18:	3377      	adds	r3, #119	; 0x77
 8004e1a:	e7df      	b.n	8004ddc <_malloc_r+0xac>
 8004e1c:	f240 5254 	movw	r2, #1364	; 0x554
 8004e20:	4293      	cmp	r3, r2
 8004e22:	d804      	bhi.n	8004e2e <_malloc_r+0xfe>
 8004e24:	0cbb      	lsrs	r3, r7, #18
 8004e26:	337c      	adds	r3, #124	; 0x7c
 8004e28:	e7d8      	b.n	8004ddc <_malloc_r+0xac>
 8004e2a:	233f      	movs	r3, #63	; 0x3f
 8004e2c:	e7d6      	b.n	8004ddc <_malloc_r+0xac>
 8004e2e:	237e      	movs	r3, #126	; 0x7e
 8004e30:	e7d4      	b.n	8004ddc <_malloc_r+0xac>
 8004e32:	2800      	cmp	r0, #0
 8004e34:	68e1      	ldr	r1, [r4, #12]
 8004e36:	db04      	blt.n	8004e42 <_malloc_r+0x112>
 8004e38:	68a3      	ldr	r3, [r4, #8]
 8004e3a:	60d9      	str	r1, [r3, #12]
 8004e3c:	608b      	str	r3, [r1, #8]
 8004e3e:	18a3      	adds	r3, r4, r2
 8004e40:	e7a3      	b.n	8004d8a <_malloc_r+0x5a>
 8004e42:	460c      	mov	r4, r1
 8004e44:	e7d0      	b.n	8004de8 <_malloc_r+0xb8>
 8004e46:	2800      	cmp	r0, #0
 8004e48:	e9c6 1104 	strd	r1, r1, [r6, #16]
 8004e4c:	db07      	blt.n	8004e5e <_malloc_r+0x12e>
 8004e4e:	44a4      	add	ip, r4
 8004e50:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8004e54:	f043 0301 	orr.w	r3, r3, #1
 8004e58:	f8cc 3004 	str.w	r3, [ip, #4]
 8004e5c:	e799      	b.n	8004d92 <_malloc_r+0x62>
 8004e5e:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 8004e62:	6870      	ldr	r0, [r6, #4]
 8004e64:	f080 8093 	bcs.w	8004f8e <_malloc_r+0x25e>
 8004e68:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 8004e6c:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 8004e70:	f04f 0c01 	mov.w	ip, #1
 8004e74:	fa0c fc0e 	lsl.w	ip, ip, lr
 8004e78:	ea4c 0000 	orr.w	r0, ip, r0
 8004e7c:	3201      	adds	r2, #1
 8004e7e:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 8004e82:	6070      	str	r0, [r6, #4]
 8004e84:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 8004e88:	3808      	subs	r0, #8
 8004e8a:	e9c4 c002 	strd	ip, r0, [r4, #8]
 8004e8e:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 8004e92:	f8cc 400c 	str.w	r4, [ip, #12]
 8004e96:	2201      	movs	r2, #1
 8004e98:	1098      	asrs	r0, r3, #2
 8004e9a:	4082      	lsls	r2, r0
 8004e9c:	6870      	ldr	r0, [r6, #4]
 8004e9e:	4290      	cmp	r0, r2
 8004ea0:	d326      	bcc.n	8004ef0 <_malloc_r+0x1c0>
 8004ea2:	4210      	tst	r0, r2
 8004ea4:	d106      	bne.n	8004eb4 <_malloc_r+0x184>
 8004ea6:	f023 0303 	bic.w	r3, r3, #3
 8004eaa:	0052      	lsls	r2, r2, #1
 8004eac:	4210      	tst	r0, r2
 8004eae:	f103 0304 	add.w	r3, r3, #4
 8004eb2:	d0fa      	beq.n	8004eaa <_malloc_r+0x17a>
 8004eb4:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 8004eb8:	46c1      	mov	r9, r8
 8004eba:	469e      	mov	lr, r3
 8004ebc:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8004ec0:	454c      	cmp	r4, r9
 8004ec2:	f040 80b7 	bne.w	8005034 <_malloc_r+0x304>
 8004ec6:	f10e 0e01 	add.w	lr, lr, #1
 8004eca:	f01e 0f03 	tst.w	lr, #3
 8004ece:	f109 0908 	add.w	r9, r9, #8
 8004ed2:	d1f3      	bne.n	8004ebc <_malloc_r+0x18c>
 8004ed4:	0798      	lsls	r0, r3, #30
 8004ed6:	f040 80e1 	bne.w	800509c <_malloc_r+0x36c>
 8004eda:	6873      	ldr	r3, [r6, #4]
 8004edc:	ea23 0302 	bic.w	r3, r3, r2
 8004ee0:	6073      	str	r3, [r6, #4]
 8004ee2:	6870      	ldr	r0, [r6, #4]
 8004ee4:	0052      	lsls	r2, r2, #1
 8004ee6:	4290      	cmp	r0, r2
 8004ee8:	d302      	bcc.n	8004ef0 <_malloc_r+0x1c0>
 8004eea:	2a00      	cmp	r2, #0
 8004eec:	f040 80e2 	bne.w	80050b4 <_malloc_r+0x384>
 8004ef0:	f8d6 a008 	ldr.w	sl, [r6, #8]
 8004ef4:	f8da 3004 	ldr.w	r3, [sl, #4]
 8004ef8:	f023 0903 	bic.w	r9, r3, #3
 8004efc:	45b9      	cmp	r9, r7
 8004efe:	d304      	bcc.n	8004f0a <_malloc_r+0x1da>
 8004f00:	eba9 0207 	sub.w	r2, r9, r7
 8004f04:	2a0f      	cmp	r2, #15
 8004f06:	f300 8140 	bgt.w	800518a <_malloc_r+0x45a>
 8004f0a:	4b45      	ldr	r3, [pc, #276]	; (8005020 <_malloc_r+0x2f0>)
 8004f0c:	2008      	movs	r0, #8
 8004f0e:	6819      	ldr	r1, [r3, #0]
 8004f10:	eb0a 0b09 	add.w	fp, sl, r9
 8004f14:	3110      	adds	r1, #16
 8004f16:	4439      	add	r1, r7
 8004f18:	9101      	str	r1, [sp, #4]
 8004f1a:	f002 fd71 	bl	8007a00 <sysconf>
 8004f1e:	4a41      	ldr	r2, [pc, #260]	; (8005024 <_malloc_r+0x2f4>)
 8004f20:	9901      	ldr	r1, [sp, #4]
 8004f22:	6813      	ldr	r3, [r2, #0]
 8004f24:	4680      	mov	r8, r0
 8004f26:	3301      	adds	r3, #1
 8004f28:	bf1f      	itttt	ne
 8004f2a:	f101 31ff 	addne.w	r1, r1, #4294967295	; 0xffffffff
 8004f2e:	1809      	addne	r1, r1, r0
 8004f30:	4243      	negne	r3, r0
 8004f32:	4019      	andne	r1, r3
 8004f34:	4628      	mov	r0, r5
 8004f36:	9101      	str	r1, [sp, #4]
 8004f38:	f7fc fdd4 	bl	8001ae4 <_sbrk_r>
 8004f3c:	1c42      	adds	r2, r0, #1
 8004f3e:	4604      	mov	r4, r0
 8004f40:	f000 80f6 	beq.w	8005130 <_malloc_r+0x400>
 8004f44:	4583      	cmp	fp, r0
 8004f46:	9901      	ldr	r1, [sp, #4]
 8004f48:	4a36      	ldr	r2, [pc, #216]	; (8005024 <_malloc_r+0x2f4>)
 8004f4a:	d902      	bls.n	8004f52 <_malloc_r+0x222>
 8004f4c:	45b2      	cmp	sl, r6
 8004f4e:	f040 80ef 	bne.w	8005130 <_malloc_r+0x400>
 8004f52:	4b35      	ldr	r3, [pc, #212]	; (8005028 <_malloc_r+0x2f8>)
 8004f54:	45a3      	cmp	fp, r4
 8004f56:	6818      	ldr	r0, [r3, #0]
 8004f58:	f108 3cff 	add.w	ip, r8, #4294967295	; 0xffffffff
 8004f5c:	4408      	add	r0, r1
 8004f5e:	6018      	str	r0, [r3, #0]
 8004f60:	f040 80aa 	bne.w	80050b8 <_malloc_r+0x388>
 8004f64:	ea1b 0f0c 	tst.w	fp, ip
 8004f68:	f040 80a6 	bne.w	80050b8 <_malloc_r+0x388>
 8004f6c:	68b2      	ldr	r2, [r6, #8]
 8004f6e:	4449      	add	r1, r9
 8004f70:	f041 0101 	orr.w	r1, r1, #1
 8004f74:	6051      	str	r1, [r2, #4]
 8004f76:	4a2d      	ldr	r2, [pc, #180]	; (800502c <_malloc_r+0x2fc>)
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	6811      	ldr	r1, [r2, #0]
 8004f7c:	428b      	cmp	r3, r1
 8004f7e:	bf88      	it	hi
 8004f80:	6013      	strhi	r3, [r2, #0]
 8004f82:	4a2b      	ldr	r2, [pc, #172]	; (8005030 <_malloc_r+0x300>)
 8004f84:	6811      	ldr	r1, [r2, #0]
 8004f86:	428b      	cmp	r3, r1
 8004f88:	bf88      	it	hi
 8004f8a:	6013      	strhi	r3, [r2, #0]
 8004f8c:	e0d0      	b.n	8005130 <_malloc_r+0x400>
 8004f8e:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 8004f92:	ea4f 225c 	mov.w	r2, ip, lsr #9
 8004f96:	d218      	bcs.n	8004fca <_malloc_r+0x29a>
 8004f98:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8004f9c:	3238      	adds	r2, #56	; 0x38
 8004f9e:	f102 0e01 	add.w	lr, r2, #1
 8004fa2:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 8004fa6:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 8004faa:	45f0      	cmp	r8, lr
 8004fac:	d12b      	bne.n	8005006 <_malloc_r+0x2d6>
 8004fae:	f04f 0c01 	mov.w	ip, #1
 8004fb2:	1092      	asrs	r2, r2, #2
 8004fb4:	fa0c f202 	lsl.w	r2, ip, r2
 8004fb8:	4302      	orrs	r2, r0
 8004fba:	6072      	str	r2, [r6, #4]
 8004fbc:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8004fc0:	f8c8 4008 	str.w	r4, [r8, #8]
 8004fc4:	f8ce 400c 	str.w	r4, [lr, #12]
 8004fc8:	e765      	b.n	8004e96 <_malloc_r+0x166>
 8004fca:	2a14      	cmp	r2, #20
 8004fcc:	d801      	bhi.n	8004fd2 <_malloc_r+0x2a2>
 8004fce:	325b      	adds	r2, #91	; 0x5b
 8004fd0:	e7e5      	b.n	8004f9e <_malloc_r+0x26e>
 8004fd2:	2a54      	cmp	r2, #84	; 0x54
 8004fd4:	d803      	bhi.n	8004fde <_malloc_r+0x2ae>
 8004fd6:	ea4f 321c 	mov.w	r2, ip, lsr #12
 8004fda:	326e      	adds	r2, #110	; 0x6e
 8004fdc:	e7df      	b.n	8004f9e <_malloc_r+0x26e>
 8004fde:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8004fe2:	d803      	bhi.n	8004fec <_malloc_r+0x2bc>
 8004fe4:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 8004fe8:	3277      	adds	r2, #119	; 0x77
 8004fea:	e7d8      	b.n	8004f9e <_malloc_r+0x26e>
 8004fec:	f240 5e54 	movw	lr, #1364	; 0x554
 8004ff0:	4572      	cmp	r2, lr
 8004ff2:	bf96      	itet	ls
 8004ff4:	ea4f 429c 	movls.w	r2, ip, lsr #18
 8004ff8:	227e      	movhi	r2, #126	; 0x7e
 8004ffa:	327c      	addls	r2, #124	; 0x7c
 8004ffc:	e7cf      	b.n	8004f9e <_malloc_r+0x26e>
 8004ffe:	f8de e008 	ldr.w	lr, [lr, #8]
 8005002:	45f0      	cmp	r8, lr
 8005004:	d005      	beq.n	8005012 <_malloc_r+0x2e2>
 8005006:	f8de 2004 	ldr.w	r2, [lr, #4]
 800500a:	f022 0203 	bic.w	r2, r2, #3
 800500e:	4562      	cmp	r2, ip
 8005010:	d8f5      	bhi.n	8004ffe <_malloc_r+0x2ce>
 8005012:	f8de 800c 	ldr.w	r8, [lr, #12]
 8005016:	e7d1      	b.n	8004fbc <_malloc_r+0x28c>
 8005018:	20000030 	.word	0x20000030
 800501c:	20000038 	.word	0x20000038
 8005020:	20000dc4 	.word	0x20000dc4
 8005024:	20000438 	.word	0x20000438
 8005028:	20000d94 	.word	0x20000d94
 800502c:	20000dbc 	.word	0x20000dbc
 8005030:	20000dc0 	.word	0x20000dc0
 8005034:	6860      	ldr	r0, [r4, #4]
 8005036:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 800503a:	f020 0003 	bic.w	r0, r0, #3
 800503e:	eba0 0a07 	sub.w	sl, r0, r7
 8005042:	f1ba 0f0f 	cmp.w	sl, #15
 8005046:	dd12      	ble.n	800506e <_malloc_r+0x33e>
 8005048:	68a3      	ldr	r3, [r4, #8]
 800504a:	19e2      	adds	r2, r4, r7
 800504c:	f047 0701 	orr.w	r7, r7, #1
 8005050:	6067      	str	r7, [r4, #4]
 8005052:	f8c3 c00c 	str.w	ip, [r3, #12]
 8005056:	f8cc 3008 	str.w	r3, [ip, #8]
 800505a:	f04a 0301 	orr.w	r3, sl, #1
 800505e:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8005062:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8005066:	6053      	str	r3, [r2, #4]
 8005068:	f844 a000 	str.w	sl, [r4, r0]
 800506c:	e691      	b.n	8004d92 <_malloc_r+0x62>
 800506e:	f1ba 0f00 	cmp.w	sl, #0
 8005072:	db11      	blt.n	8005098 <_malloc_r+0x368>
 8005074:	4420      	add	r0, r4
 8005076:	6843      	ldr	r3, [r0, #4]
 8005078:	f043 0301 	orr.w	r3, r3, #1
 800507c:	6043      	str	r3, [r0, #4]
 800507e:	f854 3f08 	ldr.w	r3, [r4, #8]!
 8005082:	4628      	mov	r0, r5
 8005084:	f8c3 c00c 	str.w	ip, [r3, #12]
 8005088:	f8cc 3008 	str.w	r3, [ip, #8]
 800508c:	f001 fffe 	bl	800708c <__malloc_unlock>
 8005090:	4620      	mov	r0, r4
 8005092:	b003      	add	sp, #12
 8005094:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005098:	4664      	mov	r4, ip
 800509a:	e711      	b.n	8004ec0 <_malloc_r+0x190>
 800509c:	f858 0908 	ldr.w	r0, [r8], #-8
 80050a0:	3b01      	subs	r3, #1
 80050a2:	4540      	cmp	r0, r8
 80050a4:	f43f af16 	beq.w	8004ed4 <_malloc_r+0x1a4>
 80050a8:	e71b      	b.n	8004ee2 <_malloc_r+0x1b2>
 80050aa:	3304      	adds	r3, #4
 80050ac:	0052      	lsls	r2, r2, #1
 80050ae:	4210      	tst	r0, r2
 80050b0:	d0fb      	beq.n	80050aa <_malloc_r+0x37a>
 80050b2:	e6ff      	b.n	8004eb4 <_malloc_r+0x184>
 80050b4:	4673      	mov	r3, lr
 80050b6:	e7fa      	b.n	80050ae <_malloc_r+0x37e>
 80050b8:	f8d2 e000 	ldr.w	lr, [r2]
 80050bc:	f1be 3fff 	cmp.w	lr, #4294967295	; 0xffffffff
 80050c0:	bf1b      	ittet	ne
 80050c2:	eba4 0b0b 	subne.w	fp, r4, fp
 80050c6:	eb0b 0200 	addne.w	r2, fp, r0
 80050ca:	6014      	streq	r4, [r2, #0]
 80050cc:	601a      	strne	r2, [r3, #0]
 80050ce:	f014 0b07 	ands.w	fp, r4, #7
 80050d2:	bf0e      	itee	eq
 80050d4:	4658      	moveq	r0, fp
 80050d6:	f1cb 0008 	rsbne	r0, fp, #8
 80050da:	1824      	addne	r4, r4, r0
 80050dc:	1862      	adds	r2, r4, r1
 80050de:	ea02 010c 	and.w	r1, r2, ip
 80050e2:	4480      	add	r8, r0
 80050e4:	eba8 0801 	sub.w	r8, r8, r1
 80050e8:	ea08 080c 	and.w	r8, r8, ip
 80050ec:	4641      	mov	r1, r8
 80050ee:	4628      	mov	r0, r5
 80050f0:	9201      	str	r2, [sp, #4]
 80050f2:	f7fc fcf7 	bl	8001ae4 <_sbrk_r>
 80050f6:	1c43      	adds	r3, r0, #1
 80050f8:	9a01      	ldr	r2, [sp, #4]
 80050fa:	4b29      	ldr	r3, [pc, #164]	; (80051a0 <_malloc_r+0x470>)
 80050fc:	d107      	bne.n	800510e <_malloc_r+0x3de>
 80050fe:	f1bb 0f00 	cmp.w	fp, #0
 8005102:	d023      	beq.n	800514c <_malloc_r+0x41c>
 8005104:	f04f 0800 	mov.w	r8, #0
 8005108:	f1ab 0008 	sub.w	r0, fp, #8
 800510c:	4410      	add	r0, r2
 800510e:	681a      	ldr	r2, [r3, #0]
 8005110:	1b00      	subs	r0, r0, r4
 8005112:	4440      	add	r0, r8
 8005114:	4442      	add	r2, r8
 8005116:	f040 0001 	orr.w	r0, r0, #1
 800511a:	45b2      	cmp	sl, r6
 800511c:	60b4      	str	r4, [r6, #8]
 800511e:	601a      	str	r2, [r3, #0]
 8005120:	6060      	str	r0, [r4, #4]
 8005122:	f43f af28 	beq.w	8004f76 <_malloc_r+0x246>
 8005126:	f1b9 0f0f 	cmp.w	r9, #15
 800512a:	d812      	bhi.n	8005152 <_malloc_r+0x422>
 800512c:	2301      	movs	r3, #1
 800512e:	6063      	str	r3, [r4, #4]
 8005130:	68b3      	ldr	r3, [r6, #8]
 8005132:	685b      	ldr	r3, [r3, #4]
 8005134:	f023 0303 	bic.w	r3, r3, #3
 8005138:	42bb      	cmp	r3, r7
 800513a:	eba3 0207 	sub.w	r2, r3, r7
 800513e:	d301      	bcc.n	8005144 <_malloc_r+0x414>
 8005140:	2a0f      	cmp	r2, #15
 8005142:	dc22      	bgt.n	800518a <_malloc_r+0x45a>
 8005144:	4628      	mov	r0, r5
 8005146:	f001 ffa1 	bl	800708c <__malloc_unlock>
 800514a:	e5fd      	b.n	8004d48 <_malloc_r+0x18>
 800514c:	4610      	mov	r0, r2
 800514e:	46d8      	mov	r8, fp
 8005150:	e7dd      	b.n	800510e <_malloc_r+0x3de>
 8005152:	2105      	movs	r1, #5
 8005154:	f8da 2004 	ldr.w	r2, [sl, #4]
 8005158:	f1a9 090c 	sub.w	r9, r9, #12
 800515c:	f029 0907 	bic.w	r9, r9, #7
 8005160:	f002 0201 	and.w	r2, r2, #1
 8005164:	ea42 0209 	orr.w	r2, r2, r9
 8005168:	f8ca 2004 	str.w	r2, [sl, #4]
 800516c:	f1b9 0f0f 	cmp.w	r9, #15
 8005170:	eb0a 0209 	add.w	r2, sl, r9
 8005174:	e9c2 1101 	strd	r1, r1, [r2, #4]
 8005178:	f67f aefd 	bls.w	8004f76 <_malloc_r+0x246>
 800517c:	4628      	mov	r0, r5
 800517e:	f10a 0108 	add.w	r1, sl, #8
 8005182:	f003 fb8d 	bl	80088a0 <_free_r>
 8005186:	4b06      	ldr	r3, [pc, #24]	; (80051a0 <_malloc_r+0x470>)
 8005188:	e6f5      	b.n	8004f76 <_malloc_r+0x246>
 800518a:	68b4      	ldr	r4, [r6, #8]
 800518c:	f047 0301 	orr.w	r3, r7, #1
 8005190:	f042 0201 	orr.w	r2, r2, #1
 8005194:	4427      	add	r7, r4
 8005196:	6063      	str	r3, [r4, #4]
 8005198:	60b7      	str	r7, [r6, #8]
 800519a:	607a      	str	r2, [r7, #4]
 800519c:	e5f9      	b.n	8004d92 <_malloc_r+0x62>
 800519e:	bf00      	nop
 80051a0:	20000d94 	.word	0x20000d94

080051a4 <printf>:
 80051a4:	b40f      	push	{r0, r1, r2, r3}
 80051a6:	b507      	push	{r0, r1, r2, lr}
 80051a8:	4906      	ldr	r1, [pc, #24]	; (80051c4 <printf+0x20>)
 80051aa:	ab04      	add	r3, sp, #16
 80051ac:	6808      	ldr	r0, [r1, #0]
 80051ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80051b2:	6881      	ldr	r1, [r0, #8]
 80051b4:	9301      	str	r3, [sp, #4]
 80051b6:	f000 f807 	bl	80051c8 <_vfprintf_r>
 80051ba:	b003      	add	sp, #12
 80051bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80051c0:	b004      	add	sp, #16
 80051c2:	4770      	bx	lr
 80051c4:	200006d8 	.word	0x200006d8

080051c8 <_vfprintf_r>:
 80051c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051cc:	b0d3      	sub	sp, #332	; 0x14c
 80051ce:	468a      	mov	sl, r1
 80051d0:	4691      	mov	r9, r2
 80051d2:	461c      	mov	r4, r3
 80051d4:	461d      	mov	r5, r3
 80051d6:	4683      	mov	fp, r0
 80051d8:	f002 fc08 	bl	80079ec <_localeconv_r>
 80051dc:	6803      	ldr	r3, [r0, #0]
 80051de:	4618      	mov	r0, r3
 80051e0:	9317      	str	r3, [sp, #92]	; 0x5c
 80051e2:	f7fa ffb5 	bl	8000150 <strlen>
 80051e6:	900f      	str	r0, [sp, #60]	; 0x3c
 80051e8:	f1bb 0f00 	cmp.w	fp, #0
 80051ec:	d005      	beq.n	80051fa <_vfprintf_r+0x32>
 80051ee:	f8db 3034 	ldr.w	r3, [fp, #52]	; 0x34
 80051f2:	b913      	cbnz	r3, 80051fa <_vfprintf_r+0x32>
 80051f4:	4658      	mov	r0, fp
 80051f6:	f002 f941 	bl	800747c <__sinit>
 80051fa:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 80051fe:	07d8      	lsls	r0, r3, #31
 8005200:	d407      	bmi.n	8005212 <_vfprintf_r+0x4a>
 8005202:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8005206:	0599      	lsls	r1, r3, #22
 8005208:	d403      	bmi.n	8005212 <_vfprintf_r+0x4a>
 800520a:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 800520e:	f002 fc29 	bl	8007a64 <__retarget_lock_acquire_recursive>
 8005212:	f9ba 300c 	ldrsh.w	r3, [sl, #12]
 8005216:	049a      	lsls	r2, r3, #18
 8005218:	d409      	bmi.n	800522e <_vfprintf_r+0x66>
 800521a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800521e:	f8aa 300c 	strh.w	r3, [sl, #12]
 8005222:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8005226:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800522a:	f8ca 3064 	str.w	r3, [sl, #100]	; 0x64
 800522e:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8005232:	071b      	lsls	r3, r3, #28
 8005234:	d502      	bpl.n	800523c <_vfprintf_r+0x74>
 8005236:	f8da 3010 	ldr.w	r3, [sl, #16]
 800523a:	b9c3      	cbnz	r3, 800526e <_vfprintf_r+0xa6>
 800523c:	4651      	mov	r1, sl
 800523e:	4658      	mov	r0, fp
 8005240:	f002 fad6 	bl	80077f0 <__swsetup_r>
 8005244:	b198      	cbz	r0, 800526e <_vfprintf_r+0xa6>
 8005246:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 800524a:	07df      	lsls	r7, r3, #31
 800524c:	d506      	bpl.n	800525c <_vfprintf_r+0x94>
 800524e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005252:	9312      	str	r3, [sp, #72]	; 0x48
 8005254:	9812      	ldr	r0, [sp, #72]	; 0x48
 8005256:	b053      	add	sp, #332	; 0x14c
 8005258:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800525c:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8005260:	059e      	lsls	r6, r3, #22
 8005262:	d4f4      	bmi.n	800524e <_vfprintf_r+0x86>
 8005264:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8005268:	f002 fbfd 	bl	8007a66 <__retarget_lock_release_recursive>
 800526c:	e7ef      	b.n	800524e <_vfprintf_r+0x86>
 800526e:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8005272:	f003 021a 	and.w	r2, r3, #26
 8005276:	2a0a      	cmp	r2, #10
 8005278:	d116      	bne.n	80052a8 <_vfprintf_r+0xe0>
 800527a:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
 800527e:	2a00      	cmp	r2, #0
 8005280:	db12      	blt.n	80052a8 <_vfprintf_r+0xe0>
 8005282:	f8da 2064 	ldr.w	r2, [sl, #100]	; 0x64
 8005286:	07d5      	lsls	r5, r2, #31
 8005288:	d405      	bmi.n	8005296 <_vfprintf_r+0xce>
 800528a:	0598      	lsls	r0, r3, #22
 800528c:	d403      	bmi.n	8005296 <_vfprintf_r+0xce>
 800528e:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8005292:	f002 fbe8 	bl	8007a66 <__retarget_lock_release_recursive>
 8005296:	4623      	mov	r3, r4
 8005298:	464a      	mov	r2, r9
 800529a:	4651      	mov	r1, sl
 800529c:	4658      	mov	r0, fp
 800529e:	b053      	add	sp, #332	; 0x14c
 80052a0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052a4:	f001 b9ac 	b.w	8006600 <__sbprintf>
 80052a8:	2300      	movs	r3, #0
 80052aa:	2200      	movs	r2, #0
 80052ac:	e9cd 3327 	strd	r3, r3, [sp, #156]	; 0x9c
 80052b0:	9309      	str	r3, [sp, #36]	; 0x24
 80052b2:	2300      	movs	r3, #0
 80052b4:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80052b8:	2300      	movs	r3, #0
 80052ba:	e9cd 3319 	strd	r3, r3, [sp, #100]	; 0x64
 80052be:	ac29      	add	r4, sp, #164	; 0xa4
 80052c0:	9426      	str	r4, [sp, #152]	; 0x98
 80052c2:	930d      	str	r3, [sp, #52]	; 0x34
 80052c4:	9315      	str	r3, [sp, #84]	; 0x54
 80052c6:	9318      	str	r3, [sp, #96]	; 0x60
 80052c8:	9312      	str	r3, [sp, #72]	; 0x48
 80052ca:	464b      	mov	r3, r9
 80052cc:	461e      	mov	r6, r3
 80052ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 80052d2:	b10a      	cbz	r2, 80052d8 <_vfprintf_r+0x110>
 80052d4:	2a25      	cmp	r2, #37	; 0x25
 80052d6:	d1f9      	bne.n	80052cc <_vfprintf_r+0x104>
 80052d8:	ebb6 0709 	subs.w	r7, r6, r9
 80052dc:	d00d      	beq.n	80052fa <_vfprintf_r+0x132>
 80052de:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80052e0:	e9c4 9700 	strd	r9, r7, [r4]
 80052e4:	443b      	add	r3, r7
 80052e6:	9328      	str	r3, [sp, #160]	; 0xa0
 80052e8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80052ea:	3301      	adds	r3, #1
 80052ec:	2b07      	cmp	r3, #7
 80052ee:	9327      	str	r3, [sp, #156]	; 0x9c
 80052f0:	dc79      	bgt.n	80053e6 <_vfprintf_r+0x21e>
 80052f2:	3408      	adds	r4, #8
 80052f4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80052f6:	443b      	add	r3, r7
 80052f8:	9312      	str	r3, [sp, #72]	; 0x48
 80052fa:	7833      	ldrb	r3, [r6, #0]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	f001 8139 	beq.w	8006574 <_vfprintf_r+0x13ac>
 8005302:	2300      	movs	r3, #0
 8005304:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005308:	4698      	mov	r8, r3
 800530a:	270a      	movs	r7, #10
 800530c:	212b      	movs	r1, #43	; 0x2b
 800530e:	3601      	adds	r6, #1
 8005310:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8005314:	9207      	str	r2, [sp, #28]
 8005316:	9313      	str	r3, [sp, #76]	; 0x4c
 8005318:	4633      	mov	r3, r6
 800531a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800531e:	920b      	str	r2, [sp, #44]	; 0x2c
 8005320:	930e      	str	r3, [sp, #56]	; 0x38
 8005322:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005324:	3b20      	subs	r3, #32
 8005326:	2b5a      	cmp	r3, #90	; 0x5a
 8005328:	f200 85ae 	bhi.w	8005e88 <_vfprintf_r+0xcc0>
 800532c:	e8df f013 	tbh	[pc, r3, lsl #1]
 8005330:	05ac007e 	.word	0x05ac007e
 8005334:	008605ac 	.word	0x008605ac
 8005338:	05ac05ac 	.word	0x05ac05ac
 800533c:	006505ac 	.word	0x006505ac
 8005340:	05ac05ac 	.word	0x05ac05ac
 8005344:	00930089 	.word	0x00930089
 8005348:	009005ac 	.word	0x009005ac
 800534c:	05ac0096 	.word	0x05ac0096
 8005350:	00b500b2 	.word	0x00b500b2
 8005354:	00b500b5 	.word	0x00b500b5
 8005358:	00b500b5 	.word	0x00b500b5
 800535c:	00b500b5 	.word	0x00b500b5
 8005360:	00b500b5 	.word	0x00b500b5
 8005364:	05ac05ac 	.word	0x05ac05ac
 8005368:	05ac05ac 	.word	0x05ac05ac
 800536c:	05ac05ac 	.word	0x05ac05ac
 8005370:	012405ac 	.word	0x012405ac
 8005374:	00e205ac 	.word	0x00e205ac
 8005378:	012400f5 	.word	0x012400f5
 800537c:	01240124 	.word	0x01240124
 8005380:	05ac05ac 	.word	0x05ac05ac
 8005384:	05ac05ac 	.word	0x05ac05ac
 8005388:	05ac00c5 	.word	0x05ac00c5
 800538c:	048b05ac 	.word	0x048b05ac
 8005390:	05ac05ac 	.word	0x05ac05ac
 8005394:	04d505ac 	.word	0x04d505ac
 8005398:	04f605ac 	.word	0x04f605ac
 800539c:	05ac05ac 	.word	0x05ac05ac
 80053a0:	05ac0518 	.word	0x05ac0518
 80053a4:	05ac05ac 	.word	0x05ac05ac
 80053a8:	05ac05ac 	.word	0x05ac05ac
 80053ac:	05ac05ac 	.word	0x05ac05ac
 80053b0:	012405ac 	.word	0x012405ac
 80053b4:	00e205ac 	.word	0x00e205ac
 80053b8:	012400f7 	.word	0x012400f7
 80053bc:	01240124 	.word	0x01240124
 80053c0:	00f700c8 	.word	0x00f700c8
 80053c4:	05ac00dc 	.word	0x05ac00dc
 80053c8:	05ac00d5 	.word	0x05ac00d5
 80053cc:	048d0466 	.word	0x048d0466
 80053d0:	00dc04c4 	.word	0x00dc04c4
 80053d4:	04d505ac 	.word	0x04d505ac
 80053d8:	04f8007c 	.word	0x04f8007c
 80053dc:	05ac05ac 	.word	0x05ac05ac
 80053e0:	05ac0537 	.word	0x05ac0537
 80053e4:	007c      	.short	0x007c
 80053e6:	4651      	mov	r1, sl
 80053e8:	4658      	mov	r0, fp
 80053ea:	aa26      	add	r2, sp, #152	; 0x98
 80053ec:	f001 f948 	bl	8006680 <__sprint_r>
 80053f0:	2800      	cmp	r0, #0
 80053f2:	f040 812d 	bne.w	8005650 <_vfprintf_r+0x488>
 80053f6:	ac29      	add	r4, sp, #164	; 0xa4
 80053f8:	e77c      	b.n	80052f4 <_vfprintf_r+0x12c>
 80053fa:	4658      	mov	r0, fp
 80053fc:	f002 faf6 	bl	80079ec <_localeconv_r>
 8005400:	6843      	ldr	r3, [r0, #4]
 8005402:	4618      	mov	r0, r3
 8005404:	9318      	str	r3, [sp, #96]	; 0x60
 8005406:	f7fa fea3 	bl	8000150 <strlen>
 800540a:	9015      	str	r0, [sp, #84]	; 0x54
 800540c:	4658      	mov	r0, fp
 800540e:	f002 faed 	bl	80079ec <_localeconv_r>
 8005412:	6883      	ldr	r3, [r0, #8]
 8005414:	212b      	movs	r1, #43	; 0x2b
 8005416:	930d      	str	r3, [sp, #52]	; 0x34
 8005418:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800541a:	b12b      	cbz	r3, 8005428 <_vfprintf_r+0x260>
 800541c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800541e:	b11b      	cbz	r3, 8005428 <_vfprintf_r+0x260>
 8005420:	781b      	ldrb	r3, [r3, #0]
 8005422:	b10b      	cbz	r3, 8005428 <_vfprintf_r+0x260>
 8005424:	f448 6880 	orr.w	r8, r8, #1024	; 0x400
 8005428:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 800542a:	e775      	b.n	8005318 <_vfprintf_r+0x150>
 800542c:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8005430:	2b00      	cmp	r3, #0
 8005432:	d1f9      	bne.n	8005428 <_vfprintf_r+0x260>
 8005434:	2320      	movs	r3, #32
 8005436:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800543a:	e7f5      	b.n	8005428 <_vfprintf_r+0x260>
 800543c:	f048 0801 	orr.w	r8, r8, #1
 8005440:	e7f2      	b.n	8005428 <_vfprintf_r+0x260>
 8005442:	f855 3b04 	ldr.w	r3, [r5], #4
 8005446:	2b00      	cmp	r3, #0
 8005448:	9313      	str	r3, [sp, #76]	; 0x4c
 800544a:	daed      	bge.n	8005428 <_vfprintf_r+0x260>
 800544c:	425b      	negs	r3, r3
 800544e:	9313      	str	r3, [sp, #76]	; 0x4c
 8005450:	f048 0804 	orr.w	r8, r8, #4
 8005454:	e7e8      	b.n	8005428 <_vfprintf_r+0x260>
 8005456:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 800545a:	e7e5      	b.n	8005428 <_vfprintf_r+0x260>
 800545c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800545e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005462:	2a2a      	cmp	r2, #42	; 0x2a
 8005464:	920b      	str	r2, [sp, #44]	; 0x2c
 8005466:	d112      	bne.n	800548e <_vfprintf_r+0x2c6>
 8005468:	f855 2b04 	ldr.w	r2, [r5], #4
 800546c:	930e      	str	r3, [sp, #56]	; 0x38
 800546e:	ea42 72e2 	orr.w	r2, r2, r2, asr #31
 8005472:	9207      	str	r2, [sp, #28]
 8005474:	e7d8      	b.n	8005428 <_vfprintf_r+0x260>
 8005476:	9807      	ldr	r0, [sp, #28]
 8005478:	fb07 2200 	mla	r2, r7, r0, r2
 800547c:	9207      	str	r2, [sp, #28]
 800547e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005482:	920b      	str	r2, [sp, #44]	; 0x2c
 8005484:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005486:	3a30      	subs	r2, #48	; 0x30
 8005488:	2a09      	cmp	r2, #9
 800548a:	d9f4      	bls.n	8005476 <_vfprintf_r+0x2ae>
 800548c:	e748      	b.n	8005320 <_vfprintf_r+0x158>
 800548e:	2200      	movs	r2, #0
 8005490:	9207      	str	r2, [sp, #28]
 8005492:	e7f7      	b.n	8005484 <_vfprintf_r+0x2bc>
 8005494:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 8005498:	e7c6      	b.n	8005428 <_vfprintf_r+0x260>
 800549a:	2200      	movs	r2, #0
 800549c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800549e:	9213      	str	r2, [sp, #76]	; 0x4c
 80054a0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80054a2:	9813      	ldr	r0, [sp, #76]	; 0x4c
 80054a4:	3a30      	subs	r2, #48	; 0x30
 80054a6:	fb07 2200 	mla	r2, r7, r0, r2
 80054aa:	9213      	str	r2, [sp, #76]	; 0x4c
 80054ac:	f813 2b01 	ldrb.w	r2, [r3], #1
 80054b0:	920b      	str	r2, [sp, #44]	; 0x2c
 80054b2:	3a30      	subs	r2, #48	; 0x30
 80054b4:	2a09      	cmp	r2, #9
 80054b6:	d9f3      	bls.n	80054a0 <_vfprintf_r+0x2d8>
 80054b8:	e732      	b.n	8005320 <_vfprintf_r+0x158>
 80054ba:	f048 0808 	orr.w	r8, r8, #8
 80054be:	e7b3      	b.n	8005428 <_vfprintf_r+0x260>
 80054c0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80054c2:	781b      	ldrb	r3, [r3, #0]
 80054c4:	2b68      	cmp	r3, #104	; 0x68
 80054c6:	bf01      	itttt	eq
 80054c8:	9b0e      	ldreq	r3, [sp, #56]	; 0x38
 80054ca:	f448 7800 	orreq.w	r8, r8, #512	; 0x200
 80054ce:	3301      	addeq	r3, #1
 80054d0:	930e      	streq	r3, [sp, #56]	; 0x38
 80054d2:	bf18      	it	ne
 80054d4:	f048 0840 	orrne.w	r8, r8, #64	; 0x40
 80054d8:	e7a6      	b.n	8005428 <_vfprintf_r+0x260>
 80054da:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80054dc:	781b      	ldrb	r3, [r3, #0]
 80054de:	2b6c      	cmp	r3, #108	; 0x6c
 80054e0:	d105      	bne.n	80054ee <_vfprintf_r+0x326>
 80054e2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80054e4:	3301      	adds	r3, #1
 80054e6:	930e      	str	r3, [sp, #56]	; 0x38
 80054e8:	f048 0820 	orr.w	r8, r8, #32
 80054ec:	e79c      	b.n	8005428 <_vfprintf_r+0x260>
 80054ee:	f048 0810 	orr.w	r8, r8, #16
 80054f2:	e799      	b.n	8005428 <_vfprintf_r+0x260>
 80054f4:	462a      	mov	r2, r5
 80054f6:	f852 3b04 	ldr.w	r3, [r2], #4
 80054fa:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 80054fe:	2300      	movs	r3, #0
 8005500:	920a      	str	r2, [sp, #40]	; 0x28
 8005502:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8005506:	2700      	movs	r7, #0
 8005508:	9308      	str	r3, [sp, #32]
 800550a:	2301      	movs	r3, #1
 800550c:	463e      	mov	r6, r7
 800550e:	463d      	mov	r5, r7
 8005510:	9307      	str	r3, [sp, #28]
 8005512:	970c      	str	r7, [sp, #48]	; 0x30
 8005514:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 8005518:	e1b8      	b.n	800588c <_vfprintf_r+0x6c4>
 800551a:	f048 0810 	orr.w	r8, r8, #16
 800551e:	f018 0f20 	tst.w	r8, #32
 8005522:	d011      	beq.n	8005548 <_vfprintf_r+0x380>
 8005524:	3507      	adds	r5, #7
 8005526:	f025 0307 	bic.w	r3, r5, #7
 800552a:	461a      	mov	r2, r3
 800552c:	f852 5b08 	ldr.w	r5, [r2], #8
 8005530:	685e      	ldr	r6, [r3, #4]
 8005532:	920a      	str	r2, [sp, #40]	; 0x28
 8005534:	2e00      	cmp	r6, #0
 8005536:	da05      	bge.n	8005544 <_vfprintf_r+0x37c>
 8005538:	232d      	movs	r3, #45	; 0x2d
 800553a:	426d      	negs	r5, r5
 800553c:	eb66 0646 	sbc.w	r6, r6, r6, lsl #1
 8005540:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8005544:	2301      	movs	r3, #1
 8005546:	e391      	b.n	8005c6c <_vfprintf_r+0xaa4>
 8005548:	462b      	mov	r3, r5
 800554a:	f853 6b04 	ldr.w	r6, [r3], #4
 800554e:	f018 0f10 	tst.w	r8, #16
 8005552:	930a      	str	r3, [sp, #40]	; 0x28
 8005554:	d002      	beq.n	800555c <_vfprintf_r+0x394>
 8005556:	4635      	mov	r5, r6
 8005558:	17f6      	asrs	r6, r6, #31
 800555a:	e7eb      	b.n	8005534 <_vfprintf_r+0x36c>
 800555c:	f018 0f40 	tst.w	r8, #64	; 0x40
 8005560:	d003      	beq.n	800556a <_vfprintf_r+0x3a2>
 8005562:	b235      	sxth	r5, r6
 8005564:	f346 36c0 	sbfx	r6, r6, #15, #1
 8005568:	e7e4      	b.n	8005534 <_vfprintf_r+0x36c>
 800556a:	f418 7f00 	tst.w	r8, #512	; 0x200
 800556e:	d0f2      	beq.n	8005556 <_vfprintf_r+0x38e>
 8005570:	b275      	sxtb	r5, r6
 8005572:	f346 16c0 	sbfx	r6, r6, #7, #1
 8005576:	e7dd      	b.n	8005534 <_vfprintf_r+0x36c>
 8005578:	3507      	adds	r5, #7
 800557a:	f025 0307 	bic.w	r3, r5, #7
 800557e:	4619      	mov	r1, r3
 8005580:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8005584:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8005588:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 800558c:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8005590:	910a      	str	r1, [sp, #40]	; 0x28
 8005592:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005596:	4630      	mov	r0, r6
 8005598:	4629      	mov	r1, r5
 800559a:	4b3e      	ldr	r3, [pc, #248]	; (8005694 <_vfprintf_r+0x4cc>)
 800559c:	f7fb fa36 	bl	8000a0c <__aeabi_dcmpun>
 80055a0:	bb18      	cbnz	r0, 80055ea <_vfprintf_r+0x422>
 80055a2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80055a6:	4630      	mov	r0, r6
 80055a8:	4629      	mov	r1, r5
 80055aa:	4b3a      	ldr	r3, [pc, #232]	; (8005694 <_vfprintf_r+0x4cc>)
 80055ac:	f7fb fa10 	bl	80009d0 <__aeabi_dcmple>
 80055b0:	b9d8      	cbnz	r0, 80055ea <_vfprintf_r+0x422>
 80055b2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80055b6:	2200      	movs	r2, #0
 80055b8:	2300      	movs	r3, #0
 80055ba:	f7fb f9ff 	bl	80009bc <__aeabi_dcmplt>
 80055be:	b110      	cbz	r0, 80055c6 <_vfprintf_r+0x3fe>
 80055c0:	232d      	movs	r3, #45	; 0x2d
 80055c2:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80055c6:	4a34      	ldr	r2, [pc, #208]	; (8005698 <_vfprintf_r+0x4d0>)
 80055c8:	4b34      	ldr	r3, [pc, #208]	; (800569c <_vfprintf_r+0x4d4>)
 80055ca:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80055cc:	f028 0880 	bic.w	r8, r8, #128	; 0x80
 80055d0:	2947      	cmp	r1, #71	; 0x47
 80055d2:	bfd4      	ite	le
 80055d4:	4691      	movle	r9, r2
 80055d6:	4699      	movgt	r9, r3
 80055d8:	2303      	movs	r3, #3
 80055da:	2100      	movs	r1, #0
 80055dc:	e9cd 3107 	strd	r3, r1, [sp, #28]
 80055e0:	2700      	movs	r7, #0
 80055e2:	463e      	mov	r6, r7
 80055e4:	463b      	mov	r3, r7
 80055e6:	f001 b803 	b.w	80065f0 <_vfprintf_r+0x1428>
 80055ea:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80055ee:	4610      	mov	r0, r2
 80055f0:	4619      	mov	r1, r3
 80055f2:	f7fb fa0b 	bl	8000a0c <__aeabi_dcmpun>
 80055f6:	b140      	cbz	r0, 800560a <_vfprintf_r+0x442>
 80055f8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80055fa:	4a29      	ldr	r2, [pc, #164]	; (80056a0 <_vfprintf_r+0x4d8>)
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	bfbc      	itt	lt
 8005600:	232d      	movlt	r3, #45	; 0x2d
 8005602:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 8005606:	4b27      	ldr	r3, [pc, #156]	; (80056a4 <_vfprintf_r+0x4dc>)
 8005608:	e7df      	b.n	80055ca <_vfprintf_r+0x402>
 800560a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800560c:	f023 0320 	bic.w	r3, r3, #32
 8005610:	2b41      	cmp	r3, #65	; 0x41
 8005612:	930c      	str	r3, [sp, #48]	; 0x30
 8005614:	d12e      	bne.n	8005674 <_vfprintf_r+0x4ac>
 8005616:	2330      	movs	r3, #48	; 0x30
 8005618:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800561c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800561e:	f048 0802 	orr.w	r8, r8, #2
 8005622:	2b61      	cmp	r3, #97	; 0x61
 8005624:	bf0c      	ite	eq
 8005626:	2378      	moveq	r3, #120	; 0x78
 8005628:	2358      	movne	r3, #88	; 0x58
 800562a:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 800562e:	9b07      	ldr	r3, [sp, #28]
 8005630:	2b63      	cmp	r3, #99	; 0x63
 8005632:	dd39      	ble.n	80056a8 <_vfprintf_r+0x4e0>
 8005634:	4658      	mov	r0, fp
 8005636:	1c59      	adds	r1, r3, #1
 8005638:	f7ff fb7a 	bl	8004d30 <_malloc_r>
 800563c:	4681      	mov	r9, r0
 800563e:	2800      	cmp	r0, #0
 8005640:	f040 8200 	bne.w	8005a44 <_vfprintf_r+0x87c>
 8005644:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8005648:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800564c:	f8aa 300c 	strh.w	r3, [sl, #12]
 8005650:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8005654:	07d9      	lsls	r1, r3, #31
 8005656:	d407      	bmi.n	8005668 <_vfprintf_r+0x4a0>
 8005658:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800565c:	059a      	lsls	r2, r3, #22
 800565e:	d403      	bmi.n	8005668 <_vfprintf_r+0x4a0>
 8005660:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8005664:	f002 f9ff 	bl	8007a66 <__retarget_lock_release_recursive>
 8005668:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800566c:	065b      	lsls	r3, r3, #25
 800566e:	f57f adf1 	bpl.w	8005254 <_vfprintf_r+0x8c>
 8005672:	e5ec      	b.n	800524e <_vfprintf_r+0x86>
 8005674:	9b07      	ldr	r3, [sp, #28]
 8005676:	3301      	adds	r3, #1
 8005678:	f000 81e6 	beq.w	8005a48 <_vfprintf_r+0x880>
 800567c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800567e:	2b47      	cmp	r3, #71	; 0x47
 8005680:	f040 81e5 	bne.w	8005a4e <_vfprintf_r+0x886>
 8005684:	9b07      	ldr	r3, [sp, #28]
 8005686:	2b00      	cmp	r3, #0
 8005688:	f040 81e1 	bne.w	8005a4e <_vfprintf_r+0x886>
 800568c:	9308      	str	r3, [sp, #32]
 800568e:	2301      	movs	r3, #1
 8005690:	9307      	str	r3, [sp, #28]
 8005692:	e00c      	b.n	80056ae <_vfprintf_r+0x4e6>
 8005694:	7fefffff 	.word	0x7fefffff
 8005698:	0800c3d1 	.word	0x0800c3d1
 800569c:	0800c3d5 	.word	0x0800c3d5
 80056a0:	0800c3d9 	.word	0x0800c3d9
 80056a4:	0800c3dd 	.word	0x0800c3dd
 80056a8:	9008      	str	r0, [sp, #32]
 80056aa:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 80056ae:	f448 7380 	orr.w	r3, r8, #256	; 0x100
 80056b2:	9314      	str	r3, [sp, #80]	; 0x50
 80056b4:	e9dd 7310 	ldrd	r7, r3, [sp, #64]	; 0x40
 80056b8:	1e1d      	subs	r5, r3, #0
 80056ba:	bfae      	itee	ge
 80056bc:	2300      	movge	r3, #0
 80056be:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 80056c2:	232d      	movlt	r3, #45	; 0x2d
 80056c4:	931c      	str	r3, [sp, #112]	; 0x70
 80056c6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80056c8:	2b41      	cmp	r3, #65	; 0x41
 80056ca:	f040 81d8 	bne.w	8005a7e <_vfprintf_r+0x8b6>
 80056ce:	4638      	mov	r0, r7
 80056d0:	aa20      	add	r2, sp, #128	; 0x80
 80056d2:	4629      	mov	r1, r5
 80056d4:	f002 f9fa 	bl	8007acc <frexp>
 80056d8:	2200      	movs	r2, #0
 80056da:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80056de:	f7fa fefb 	bl	80004d8 <__aeabi_dmul>
 80056e2:	2200      	movs	r2, #0
 80056e4:	2300      	movs	r3, #0
 80056e6:	4606      	mov	r6, r0
 80056e8:	460f      	mov	r7, r1
 80056ea:	f7fb f95d 	bl	80009a8 <__aeabi_dcmpeq>
 80056ee:	b108      	cbz	r0, 80056f4 <_vfprintf_r+0x52c>
 80056f0:	2301      	movs	r3, #1
 80056f2:	9320      	str	r3, [sp, #128]	; 0x80
 80056f4:	4bad      	ldr	r3, [pc, #692]	; (80059ac <_vfprintf_r+0x7e4>)
 80056f6:	4aae      	ldr	r2, [pc, #696]	; (80059b0 <_vfprintf_r+0x7e8>)
 80056f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80056fa:	464d      	mov	r5, r9
 80056fc:	2961      	cmp	r1, #97	; 0x61
 80056fe:	bf18      	it	ne
 8005700:	461a      	movne	r2, r3
 8005702:	9b07      	ldr	r3, [sp, #28]
 8005704:	921b      	str	r2, [sp, #108]	; 0x6c
 8005706:	3b01      	subs	r3, #1
 8005708:	9309      	str	r3, [sp, #36]	; 0x24
 800570a:	2200      	movs	r2, #0
 800570c:	4ba9      	ldr	r3, [pc, #676]	; (80059b4 <_vfprintf_r+0x7ec>)
 800570e:	4630      	mov	r0, r6
 8005710:	4639      	mov	r1, r7
 8005712:	f7fa fee1 	bl	80004d8 <__aeabi_dmul>
 8005716:	460f      	mov	r7, r1
 8005718:	4606      	mov	r6, r0
 800571a:	f7fb f98d 	bl	8000a38 <__aeabi_d2iz>
 800571e:	901d      	str	r0, [sp, #116]	; 0x74
 8005720:	f7fa fe70 	bl	8000404 <__aeabi_i2d>
 8005724:	4602      	mov	r2, r0
 8005726:	460b      	mov	r3, r1
 8005728:	4630      	mov	r0, r6
 800572a:	4639      	mov	r1, r7
 800572c:	f7fa fd1c 	bl	8000168 <__aeabi_dsub>
 8005730:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8005732:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005734:	4606      	mov	r6, r0
 8005736:	5c9b      	ldrb	r3, [r3, r2]
 8005738:	460f      	mov	r7, r1
 800573a:	f805 3b01 	strb.w	r3, [r5], #1
 800573e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005740:	1c5a      	adds	r2, r3, #1
 8005742:	9316      	str	r3, [sp, #88]	; 0x58
 8005744:	d007      	beq.n	8005756 <_vfprintf_r+0x58e>
 8005746:	3b01      	subs	r3, #1
 8005748:	9309      	str	r3, [sp, #36]	; 0x24
 800574a:	2200      	movs	r2, #0
 800574c:	2300      	movs	r3, #0
 800574e:	f7fb f92b 	bl	80009a8 <__aeabi_dcmpeq>
 8005752:	2800      	cmp	r0, #0
 8005754:	d0d9      	beq.n	800570a <_vfprintf_r+0x542>
 8005756:	2200      	movs	r2, #0
 8005758:	4630      	mov	r0, r6
 800575a:	4639      	mov	r1, r7
 800575c:	4b96      	ldr	r3, [pc, #600]	; (80059b8 <_vfprintf_r+0x7f0>)
 800575e:	f7fb f94b 	bl	80009f8 <__aeabi_dcmpgt>
 8005762:	b960      	cbnz	r0, 800577e <_vfprintf_r+0x5b6>
 8005764:	2200      	movs	r2, #0
 8005766:	4630      	mov	r0, r6
 8005768:	4639      	mov	r1, r7
 800576a:	4b93      	ldr	r3, [pc, #588]	; (80059b8 <_vfprintf_r+0x7f0>)
 800576c:	f7fb f91c 	bl	80009a8 <__aeabi_dcmpeq>
 8005770:	2800      	cmp	r0, #0
 8005772:	f000 817f 	beq.w	8005a74 <_vfprintf_r+0x8ac>
 8005776:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005778:	07da      	lsls	r2, r3, #31
 800577a:	f140 817b 	bpl.w	8005a74 <_vfprintf_r+0x8ac>
 800577e:	2030      	movs	r0, #48	; 0x30
 8005780:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005782:	9524      	str	r5, [sp, #144]	; 0x90
 8005784:	7bd9      	ldrb	r1, [r3, #15]
 8005786:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005788:	1e53      	subs	r3, r2, #1
 800578a:	9324      	str	r3, [sp, #144]	; 0x90
 800578c:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8005790:	428b      	cmp	r3, r1
 8005792:	f000 815e 	beq.w	8005a52 <_vfprintf_r+0x88a>
 8005796:	2b39      	cmp	r3, #57	; 0x39
 8005798:	bf0b      	itete	eq
 800579a:	9b1b      	ldreq	r3, [sp, #108]	; 0x6c
 800579c:	3301      	addne	r3, #1
 800579e:	7a9b      	ldrbeq	r3, [r3, #10]
 80057a0:	b2db      	uxtbne	r3, r3
 80057a2:	f802 3c01 	strb.w	r3, [r2, #-1]
 80057a6:	eba5 0309 	sub.w	r3, r5, r9
 80057aa:	9309      	str	r3, [sp, #36]	; 0x24
 80057ac:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80057ae:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80057b0:	2b47      	cmp	r3, #71	; 0x47
 80057b2:	f040 81b3 	bne.w	8005b1c <_vfprintf_r+0x954>
 80057b6:	1ceb      	adds	r3, r5, #3
 80057b8:	db03      	blt.n	80057c2 <_vfprintf_r+0x5fa>
 80057ba:	9b07      	ldr	r3, [sp, #28]
 80057bc:	42ab      	cmp	r3, r5
 80057be:	f280 81d3 	bge.w	8005b68 <_vfprintf_r+0x9a0>
 80057c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80057c4:	3b02      	subs	r3, #2
 80057c6:	930b      	str	r3, [sp, #44]	; 0x2c
 80057c8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80057ca:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 80057ce:	f021 0120 	bic.w	r1, r1, #32
 80057d2:	2941      	cmp	r1, #65	; 0x41
 80057d4:	bf08      	it	eq
 80057d6:	320f      	addeq	r2, #15
 80057d8:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 80057dc:	bf06      	itte	eq
 80057de:	b2d2      	uxtbeq	r2, r2
 80057e0:	2101      	moveq	r1, #1
 80057e2:	2100      	movne	r1, #0
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 80057ea:	bfb4      	ite	lt
 80057ec:	222d      	movlt	r2, #45	; 0x2d
 80057ee:	222b      	movge	r2, #43	; 0x2b
 80057f0:	9320      	str	r3, [sp, #128]	; 0x80
 80057f2:	bfb8      	it	lt
 80057f4:	f1c5 0301 	rsblt	r3, r5, #1
 80057f8:	2b09      	cmp	r3, #9
 80057fa:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 80057fe:	f340 81a6 	ble.w	8005b4e <_vfprintf_r+0x986>
 8005802:	260a      	movs	r6, #10
 8005804:	f10d 0097 	add.w	r0, sp, #151	; 0x97
 8005808:	fb93 f5f6 	sdiv	r5, r3, r6
 800580c:	4602      	mov	r2, r0
 800580e:	fb06 3115 	mls	r1, r6, r5, r3
 8005812:	3130      	adds	r1, #48	; 0x30
 8005814:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005818:	4619      	mov	r1, r3
 800581a:	2963      	cmp	r1, #99	; 0x63
 800581c:	462b      	mov	r3, r5
 800581e:	f100 30ff 	add.w	r0, r0, #4294967295	; 0xffffffff
 8005822:	dcf1      	bgt.n	8005808 <_vfprintf_r+0x640>
 8005824:	3330      	adds	r3, #48	; 0x30
 8005826:	1e91      	subs	r1, r2, #2
 8005828:	f800 3c01 	strb.w	r3, [r0, #-1]
 800582c:	460b      	mov	r3, r1
 800582e:	f10d 0589 	add.w	r5, sp, #137	; 0x89
 8005832:	f10d 0097 	add.w	r0, sp, #151	; 0x97
 8005836:	4283      	cmp	r3, r0
 8005838:	f0c0 8184 	bcc.w	8005b44 <_vfprintf_r+0x97c>
 800583c:	f10d 0399 	add.w	r3, sp, #153	; 0x99
 8005840:	1a9b      	subs	r3, r3, r2
 8005842:	4281      	cmp	r1, r0
 8005844:	bf88      	it	hi
 8005846:	2300      	movhi	r3, #0
 8005848:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 800584c:	441a      	add	r2, r3
 800584e:	ab22      	add	r3, sp, #136	; 0x88
 8005850:	1ad3      	subs	r3, r2, r3
 8005852:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005854:	9319      	str	r3, [sp, #100]	; 0x64
 8005856:	2a01      	cmp	r2, #1
 8005858:	4413      	add	r3, r2
 800585a:	9307      	str	r3, [sp, #28]
 800585c:	dc02      	bgt.n	8005864 <_vfprintf_r+0x69c>
 800585e:	f018 0f01 	tst.w	r8, #1
 8005862:	d003      	beq.n	800586c <_vfprintf_r+0x6a4>
 8005864:	9b07      	ldr	r3, [sp, #28]
 8005866:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005868:	4413      	add	r3, r2
 800586a:	9307      	str	r3, [sp, #28]
 800586c:	2600      	movs	r6, #0
 800586e:	4635      	mov	r5, r6
 8005870:	f428 6380 	bic.w	r3, r8, #1024	; 0x400
 8005874:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005878:	9314      	str	r3, [sp, #80]	; 0x50
 800587a:	960c      	str	r6, [sp, #48]	; 0x30
 800587c:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800587e:	b113      	cbz	r3, 8005886 <_vfprintf_r+0x6be>
 8005880:	232d      	movs	r3, #45	; 0x2d
 8005882:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8005886:	2700      	movs	r7, #0
 8005888:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800588c:	9b07      	ldr	r3, [sp, #28]
 800588e:	42bb      	cmp	r3, r7
 8005890:	bfb8      	it	lt
 8005892:	463b      	movlt	r3, r7
 8005894:	9314      	str	r3, [sp, #80]	; 0x50
 8005896:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800589a:	b113      	cbz	r3, 80058a2 <_vfprintf_r+0x6da>
 800589c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800589e:	3301      	adds	r3, #1
 80058a0:	9314      	str	r3, [sp, #80]	; 0x50
 80058a2:	f018 0302 	ands.w	r3, r8, #2
 80058a6:	931b      	str	r3, [sp, #108]	; 0x6c
 80058a8:	bf1e      	ittt	ne
 80058aa:	9b14      	ldrne	r3, [sp, #80]	; 0x50
 80058ac:	3302      	addne	r3, #2
 80058ae:	9314      	strne	r3, [sp, #80]	; 0x50
 80058b0:	f018 0384 	ands.w	r3, r8, #132	; 0x84
 80058b4:	931c      	str	r3, [sp, #112]	; 0x70
 80058b6:	d121      	bne.n	80058fc <_vfprintf_r+0x734>
 80058b8:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 80058bc:	1a9b      	subs	r3, r3, r2
 80058be:	2b00      	cmp	r3, #0
 80058c0:	9316      	str	r3, [sp, #88]	; 0x58
 80058c2:	dd1b      	ble.n	80058fc <_vfprintf_r+0x734>
 80058c4:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 80058c8:	9816      	ldr	r0, [sp, #88]	; 0x58
 80058ca:	3201      	adds	r2, #1
 80058cc:	2810      	cmp	r0, #16
 80058ce:	483b      	ldr	r0, [pc, #236]	; (80059bc <_vfprintf_r+0x7f4>)
 80058d0:	f104 0108 	add.w	r1, r4, #8
 80058d4:	6020      	str	r0, [r4, #0]
 80058d6:	f300 82e6 	bgt.w	8005ea6 <_vfprintf_r+0xcde>
 80058da:	9816      	ldr	r0, [sp, #88]	; 0x58
 80058dc:	2a07      	cmp	r2, #7
 80058de:	4403      	add	r3, r0
 80058e0:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 80058e4:	6060      	str	r0, [r4, #4]
 80058e6:	f340 82f3 	ble.w	8005ed0 <_vfprintf_r+0xd08>
 80058ea:	4651      	mov	r1, sl
 80058ec:	4658      	mov	r0, fp
 80058ee:	aa26      	add	r2, sp, #152	; 0x98
 80058f0:	f000 fec6 	bl	8006680 <__sprint_r>
 80058f4:	2800      	cmp	r0, #0
 80058f6:	f040 861b 	bne.w	8006530 <_vfprintf_r+0x1368>
 80058fa:	ac29      	add	r4, sp, #164	; 0xa4
 80058fc:	f89d 207b 	ldrb.w	r2, [sp, #123]	; 0x7b
 8005900:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005902:	b16a      	cbz	r2, 8005920 <_vfprintf_r+0x758>
 8005904:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 8005908:	6022      	str	r2, [r4, #0]
 800590a:	2201      	movs	r2, #1
 800590c:	4413      	add	r3, r2
 800590e:	9328      	str	r3, [sp, #160]	; 0xa0
 8005910:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005912:	6062      	str	r2, [r4, #4]
 8005914:	4413      	add	r3, r2
 8005916:	2b07      	cmp	r3, #7
 8005918:	9327      	str	r3, [sp, #156]	; 0x9c
 800591a:	f300 82db 	bgt.w	8005ed4 <_vfprintf_r+0xd0c>
 800591e:	3408      	adds	r4, #8
 8005920:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8005922:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005924:	b162      	cbz	r2, 8005940 <_vfprintf_r+0x778>
 8005926:	aa1f      	add	r2, sp, #124	; 0x7c
 8005928:	6022      	str	r2, [r4, #0]
 800592a:	2202      	movs	r2, #2
 800592c:	4413      	add	r3, r2
 800592e:	9328      	str	r3, [sp, #160]	; 0xa0
 8005930:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005932:	6062      	str	r2, [r4, #4]
 8005934:	3301      	adds	r3, #1
 8005936:	2b07      	cmp	r3, #7
 8005938:	9327      	str	r3, [sp, #156]	; 0x9c
 800593a:	f300 82d5 	bgt.w	8005ee8 <_vfprintf_r+0xd20>
 800593e:	3408      	adds	r4, #8
 8005940:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8005942:	2b80      	cmp	r3, #128	; 0x80
 8005944:	d121      	bne.n	800598a <_vfprintf_r+0x7c2>
 8005946:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 800594a:	1a9b      	subs	r3, r3, r2
 800594c:	2b00      	cmp	r3, #0
 800594e:	9316      	str	r3, [sp, #88]	; 0x58
 8005950:	dd1b      	ble.n	800598a <_vfprintf_r+0x7c2>
 8005952:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 8005956:	9816      	ldr	r0, [sp, #88]	; 0x58
 8005958:	3201      	adds	r2, #1
 800595a:	2810      	cmp	r0, #16
 800595c:	4818      	ldr	r0, [pc, #96]	; (80059c0 <_vfprintf_r+0x7f8>)
 800595e:	f104 0108 	add.w	r1, r4, #8
 8005962:	6020      	str	r0, [r4, #0]
 8005964:	f300 82ca 	bgt.w	8005efc <_vfprintf_r+0xd34>
 8005968:	9816      	ldr	r0, [sp, #88]	; 0x58
 800596a:	2a07      	cmp	r2, #7
 800596c:	4403      	add	r3, r0
 800596e:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8005972:	6060      	str	r0, [r4, #4]
 8005974:	f340 82d7 	ble.w	8005f26 <_vfprintf_r+0xd5e>
 8005978:	4651      	mov	r1, sl
 800597a:	4658      	mov	r0, fp
 800597c:	aa26      	add	r2, sp, #152	; 0x98
 800597e:	f000 fe7f 	bl	8006680 <__sprint_r>
 8005982:	2800      	cmp	r0, #0
 8005984:	f040 85d4 	bne.w	8006530 <_vfprintf_r+0x1368>
 8005988:	ac29      	add	r4, sp, #164	; 0xa4
 800598a:	9b07      	ldr	r3, [sp, #28]
 800598c:	1aff      	subs	r7, r7, r3
 800598e:	2f00      	cmp	r7, #0
 8005990:	dd28      	ble.n	80059e4 <_vfprintf_r+0x81c>
 8005992:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8005996:	480a      	ldr	r0, [pc, #40]	; (80059c0 <_vfprintf_r+0x7f8>)
 8005998:	2f10      	cmp	r7, #16
 800599a:	f103 0301 	add.w	r3, r3, #1
 800599e:	f104 0108 	add.w	r1, r4, #8
 80059a2:	6020      	str	r0, [r4, #0]
 80059a4:	f300 82c1 	bgt.w	8005f2a <_vfprintf_r+0xd62>
 80059a8:	e00c      	b.n	80059c4 <_vfprintf_r+0x7fc>
 80059aa:	bf00      	nop
 80059ac:	0800c3f2 	.word	0x0800c3f2
 80059b0:	0800c3e1 	.word	0x0800c3e1
 80059b4:	40300000 	.word	0x40300000
 80059b8:	3fe00000 	.word	0x3fe00000
 80059bc:	0800c405 	.word	0x0800c405
 80059c0:	0800c415 	.word	0x0800c415
 80059c4:	6067      	str	r7, [r4, #4]
 80059c6:	2b07      	cmp	r3, #7
 80059c8:	4417      	add	r7, r2
 80059ca:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 80059ce:	f340 82bf 	ble.w	8005f50 <_vfprintf_r+0xd88>
 80059d2:	4651      	mov	r1, sl
 80059d4:	4658      	mov	r0, fp
 80059d6:	aa26      	add	r2, sp, #152	; 0x98
 80059d8:	f000 fe52 	bl	8006680 <__sprint_r>
 80059dc:	2800      	cmp	r0, #0
 80059de:	f040 85a7 	bne.w	8006530 <_vfprintf_r+0x1368>
 80059e2:	ac29      	add	r4, sp, #164	; 0xa4
 80059e4:	f418 7f80 	tst.w	r8, #256	; 0x100
 80059e8:	9f28      	ldr	r7, [sp, #160]	; 0xa0
 80059ea:	f040 82b7 	bne.w	8005f5c <_vfprintf_r+0xd94>
 80059ee:	9b07      	ldr	r3, [sp, #28]
 80059f0:	f8c4 9000 	str.w	r9, [r4]
 80059f4:	441f      	add	r7, r3
 80059f6:	6063      	str	r3, [r4, #4]
 80059f8:	9728      	str	r7, [sp, #160]	; 0xa0
 80059fa:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80059fc:	3301      	adds	r3, #1
 80059fe:	2b07      	cmp	r3, #7
 8005a00:	9327      	str	r3, [sp, #156]	; 0x9c
 8005a02:	f300 82f0 	bgt.w	8005fe6 <_vfprintf_r+0xe1e>
 8005a06:	3408      	adds	r4, #8
 8005a08:	f018 0f04 	tst.w	r8, #4
 8005a0c:	f040 8572 	bne.w	80064f4 <_vfprintf_r+0x132c>
 8005a10:	e9dd 3212 	ldrd	r3, r2, [sp, #72]	; 0x48
 8005a14:	9914      	ldr	r1, [sp, #80]	; 0x50
 8005a16:	428a      	cmp	r2, r1
 8005a18:	bfac      	ite	ge
 8005a1a:	189b      	addge	r3, r3, r2
 8005a1c:	185b      	addlt	r3, r3, r1
 8005a1e:	9312      	str	r3, [sp, #72]	; 0x48
 8005a20:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005a22:	b13b      	cbz	r3, 8005a34 <_vfprintf_r+0x86c>
 8005a24:	4651      	mov	r1, sl
 8005a26:	4658      	mov	r0, fp
 8005a28:	aa26      	add	r2, sp, #152	; 0x98
 8005a2a:	f000 fe29 	bl	8006680 <__sprint_r>
 8005a2e:	2800      	cmp	r0, #0
 8005a30:	f040 857e 	bne.w	8006530 <_vfprintf_r+0x1368>
 8005a34:	2300      	movs	r3, #0
 8005a36:	9327      	str	r3, [sp, #156]	; 0x9c
 8005a38:	9b08      	ldr	r3, [sp, #32]
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	f040 8594 	bne.w	8006568 <_vfprintf_r+0x13a0>
 8005a40:	ac29      	add	r4, sp, #164	; 0xa4
 8005a42:	e0e6      	b.n	8005c12 <_vfprintf_r+0xa4a>
 8005a44:	9008      	str	r0, [sp, #32]
 8005a46:	e632      	b.n	80056ae <_vfprintf_r+0x4e6>
 8005a48:	2306      	movs	r3, #6
 8005a4a:	9008      	str	r0, [sp, #32]
 8005a4c:	e620      	b.n	8005690 <_vfprintf_r+0x4c8>
 8005a4e:	9008      	str	r0, [sp, #32]
 8005a50:	e62d      	b.n	80056ae <_vfprintf_r+0x4e6>
 8005a52:	f802 0c01 	strb.w	r0, [r2, #-1]
 8005a56:	e696      	b.n	8005786 <_vfprintf_r+0x5be>
 8005a58:	f803 0b01 	strb.w	r0, [r3], #1
 8005a5c:	1aca      	subs	r2, r1, r3
 8005a5e:	2a00      	cmp	r2, #0
 8005a60:	dafa      	bge.n	8005a58 <_vfprintf_r+0x890>
 8005a62:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8005a64:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005a66:	3201      	adds	r2, #1
 8005a68:	f103 0301 	add.w	r3, r3, #1
 8005a6c:	bfb8      	it	lt
 8005a6e:	2300      	movlt	r3, #0
 8005a70:	441d      	add	r5, r3
 8005a72:	e698      	b.n	80057a6 <_vfprintf_r+0x5de>
 8005a74:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8005a76:	462b      	mov	r3, r5
 8005a78:	2030      	movs	r0, #48	; 0x30
 8005a7a:	18a9      	adds	r1, r5, r2
 8005a7c:	e7ee      	b.n	8005a5c <_vfprintf_r+0x894>
 8005a7e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005a80:	2b46      	cmp	r3, #70	; 0x46
 8005a82:	d005      	beq.n	8005a90 <_vfprintf_r+0x8c8>
 8005a84:	2b45      	cmp	r3, #69	; 0x45
 8005a86:	d11d      	bne.n	8005ac4 <_vfprintf_r+0x8fc>
 8005a88:	9b07      	ldr	r3, [sp, #28]
 8005a8a:	1c5e      	adds	r6, r3, #1
 8005a8c:	2302      	movs	r3, #2
 8005a8e:	e001      	b.n	8005a94 <_vfprintf_r+0x8cc>
 8005a90:	2303      	movs	r3, #3
 8005a92:	9e07      	ldr	r6, [sp, #28]
 8005a94:	aa24      	add	r2, sp, #144	; 0x90
 8005a96:	9204      	str	r2, [sp, #16]
 8005a98:	aa21      	add	r2, sp, #132	; 0x84
 8005a9a:	9203      	str	r2, [sp, #12]
 8005a9c:	aa20      	add	r2, sp, #128	; 0x80
 8005a9e:	e9cd 6201 	strd	r6, r2, [sp, #4]
 8005aa2:	9300      	str	r3, [sp, #0]
 8005aa4:	463a      	mov	r2, r7
 8005aa6:	462b      	mov	r3, r5
 8005aa8:	4658      	mov	r0, fp
 8005aaa:	f002 f8dd 	bl	8007c68 <_dtoa_r>
 8005aae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005ab0:	4681      	mov	r9, r0
 8005ab2:	2b47      	cmp	r3, #71	; 0x47
 8005ab4:	d108      	bne.n	8005ac8 <_vfprintf_r+0x900>
 8005ab6:	f018 0f01 	tst.w	r8, #1
 8005aba:	d105      	bne.n	8005ac8 <_vfprintf_r+0x900>
 8005abc:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8005abe:	eba3 0309 	sub.w	r3, r3, r9
 8005ac2:	e672      	b.n	80057aa <_vfprintf_r+0x5e2>
 8005ac4:	9e07      	ldr	r6, [sp, #28]
 8005ac6:	e7e1      	b.n	8005a8c <_vfprintf_r+0x8c4>
 8005ac8:	eb09 0306 	add.w	r3, r9, r6
 8005acc:	9309      	str	r3, [sp, #36]	; 0x24
 8005ace:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005ad0:	2b46      	cmp	r3, #70	; 0x46
 8005ad2:	d111      	bne.n	8005af8 <_vfprintf_r+0x930>
 8005ad4:	f899 3000 	ldrb.w	r3, [r9]
 8005ad8:	2b30      	cmp	r3, #48	; 0x30
 8005ada:	d109      	bne.n	8005af0 <_vfprintf_r+0x928>
 8005adc:	2200      	movs	r2, #0
 8005ade:	2300      	movs	r3, #0
 8005ae0:	4638      	mov	r0, r7
 8005ae2:	4629      	mov	r1, r5
 8005ae4:	f7fa ff60 	bl	80009a8 <__aeabi_dcmpeq>
 8005ae8:	b910      	cbnz	r0, 8005af0 <_vfprintf_r+0x928>
 8005aea:	f1c6 0601 	rsb	r6, r6, #1
 8005aee:	9620      	str	r6, [sp, #128]	; 0x80
 8005af0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005af2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005af4:	441a      	add	r2, r3
 8005af6:	9209      	str	r2, [sp, #36]	; 0x24
 8005af8:	2200      	movs	r2, #0
 8005afa:	2300      	movs	r3, #0
 8005afc:	4638      	mov	r0, r7
 8005afe:	4629      	mov	r1, r5
 8005b00:	f7fa ff52 	bl	80009a8 <__aeabi_dcmpeq>
 8005b04:	b108      	cbz	r0, 8005b0a <_vfprintf_r+0x942>
 8005b06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b08:	9324      	str	r3, [sp, #144]	; 0x90
 8005b0a:	2230      	movs	r2, #48	; 0x30
 8005b0c:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8005b0e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005b10:	4299      	cmp	r1, r3
 8005b12:	d9d3      	bls.n	8005abc <_vfprintf_r+0x8f4>
 8005b14:	1c59      	adds	r1, r3, #1
 8005b16:	9124      	str	r1, [sp, #144]	; 0x90
 8005b18:	701a      	strb	r2, [r3, #0]
 8005b1a:	e7f7      	b.n	8005b0c <_vfprintf_r+0x944>
 8005b1c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005b1e:	2b46      	cmp	r3, #70	; 0x46
 8005b20:	f47f ae52 	bne.w	80057c8 <_vfprintf_r+0x600>
 8005b24:	9a07      	ldr	r2, [sp, #28]
 8005b26:	f008 0301 	and.w	r3, r8, #1
 8005b2a:	2d00      	cmp	r5, #0
 8005b2c:	ea43 0302 	orr.w	r3, r3, r2
 8005b30:	dd29      	ble.n	8005b86 <_vfprintf_r+0x9be>
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d034      	beq.n	8005ba0 <_vfprintf_r+0x9d8>
 8005b36:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005b38:	18eb      	adds	r3, r5, r3
 8005b3a:	441a      	add	r2, r3
 8005b3c:	9207      	str	r2, [sp, #28]
 8005b3e:	2366      	movs	r3, #102	; 0x66
 8005b40:	930b      	str	r3, [sp, #44]	; 0x2c
 8005b42:	e033      	b.n	8005bac <_vfprintf_r+0x9e4>
 8005b44:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005b48:	f805 6f01 	strb.w	r6, [r5, #1]!
 8005b4c:	e673      	b.n	8005836 <_vfprintf_r+0x66e>
 8005b4e:	b941      	cbnz	r1, 8005b62 <_vfprintf_r+0x99a>
 8005b50:	2230      	movs	r2, #48	; 0x30
 8005b52:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 8005b56:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 8005b5a:	3330      	adds	r3, #48	; 0x30
 8005b5c:	f802 3b01 	strb.w	r3, [r2], #1
 8005b60:	e675      	b.n	800584e <_vfprintf_r+0x686>
 8005b62:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8005b66:	e7f8      	b.n	8005b5a <_vfprintf_r+0x992>
 8005b68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b6a:	42ab      	cmp	r3, r5
 8005b6c:	dd10      	ble.n	8005b90 <_vfprintf_r+0x9c8>
 8005b6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b70:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005b72:	2d00      	cmp	r5, #0
 8005b74:	4413      	add	r3, r2
 8005b76:	9307      	str	r3, [sp, #28]
 8005b78:	dc10      	bgt.n	8005b9c <_vfprintf_r+0x9d4>
 8005b7a:	9a07      	ldr	r2, [sp, #28]
 8005b7c:	f1c5 0301 	rsb	r3, r5, #1
 8005b80:	441a      	add	r2, r3
 8005b82:	9207      	str	r2, [sp, #28]
 8005b84:	e00a      	b.n	8005b9c <_vfprintf_r+0x9d4>
 8005b86:	b16b      	cbz	r3, 8005ba4 <_vfprintf_r+0x9dc>
 8005b88:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005b8a:	9a07      	ldr	r2, [sp, #28]
 8005b8c:	3301      	adds	r3, #1
 8005b8e:	e7d4      	b.n	8005b3a <_vfprintf_r+0x972>
 8005b90:	f018 0f01 	tst.w	r8, #1
 8005b94:	d01f      	beq.n	8005bd6 <_vfprintf_r+0xa0e>
 8005b96:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005b98:	18eb      	adds	r3, r5, r3
 8005b9a:	9307      	str	r3, [sp, #28]
 8005b9c:	2367      	movs	r3, #103	; 0x67
 8005b9e:	e7cf      	b.n	8005b40 <_vfprintf_r+0x978>
 8005ba0:	9507      	str	r5, [sp, #28]
 8005ba2:	e7cc      	b.n	8005b3e <_vfprintf_r+0x976>
 8005ba4:	2366      	movs	r3, #102	; 0x66
 8005ba6:	930b      	str	r3, [sp, #44]	; 0x2c
 8005ba8:	2301      	movs	r3, #1
 8005baa:	9307      	str	r3, [sp, #28]
 8005bac:	f418 6380 	ands.w	r3, r8, #1024	; 0x400
 8005bb0:	930c      	str	r3, [sp, #48]	; 0x30
 8005bb2:	d021      	beq.n	8005bf8 <_vfprintf_r+0xa30>
 8005bb4:	2600      	movs	r6, #0
 8005bb6:	2d00      	cmp	r5, #0
 8005bb8:	960c      	str	r6, [sp, #48]	; 0x30
 8005bba:	f77f ae5f 	ble.w	800587c <_vfprintf_r+0x6b4>
 8005bbe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005bc0:	781b      	ldrb	r3, [r3, #0]
 8005bc2:	2bff      	cmp	r3, #255	; 0xff
 8005bc4:	d109      	bne.n	8005bda <_vfprintf_r+0xa12>
 8005bc6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005bc8:	9a07      	ldr	r2, [sp, #28]
 8005bca:	9915      	ldr	r1, [sp, #84]	; 0x54
 8005bcc:	4433      	add	r3, r6
 8005bce:	fb01 2303 	mla	r3, r1, r3, r2
 8005bd2:	9307      	str	r3, [sp, #28]
 8005bd4:	e652      	b.n	800587c <_vfprintf_r+0x6b4>
 8005bd6:	9507      	str	r5, [sp, #28]
 8005bd8:	e7e0      	b.n	8005b9c <_vfprintf_r+0x9d4>
 8005bda:	42ab      	cmp	r3, r5
 8005bdc:	daf3      	bge.n	8005bc6 <_vfprintf_r+0x9fe>
 8005bde:	1aed      	subs	r5, r5, r3
 8005be0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005be2:	785b      	ldrb	r3, [r3, #1]
 8005be4:	b133      	cbz	r3, 8005bf4 <_vfprintf_r+0xa2c>
 8005be6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005be8:	3301      	adds	r3, #1
 8005bea:	930c      	str	r3, [sp, #48]	; 0x30
 8005bec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005bee:	3301      	adds	r3, #1
 8005bf0:	930d      	str	r3, [sp, #52]	; 0x34
 8005bf2:	e7e4      	b.n	8005bbe <_vfprintf_r+0x9f6>
 8005bf4:	3601      	adds	r6, #1
 8005bf6:	e7e2      	b.n	8005bbe <_vfprintf_r+0x9f6>
 8005bf8:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8005bfa:	e63f      	b.n	800587c <_vfprintf_r+0x6b4>
 8005bfc:	1d2b      	adds	r3, r5, #4
 8005bfe:	f018 0f20 	tst.w	r8, #32
 8005c02:	930a      	str	r3, [sp, #40]	; 0x28
 8005c04:	d00a      	beq.n	8005c1c <_vfprintf_r+0xa54>
 8005c06:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005c08:	682b      	ldr	r3, [r5, #0]
 8005c0a:	9912      	ldr	r1, [sp, #72]	; 0x48
 8005c0c:	17d2      	asrs	r2, r2, #31
 8005c0e:	e9c3 1200 	strd	r1, r2, [r3]
 8005c12:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8005c14:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 8005c18:	f7ff bb57 	b.w	80052ca <_vfprintf_r+0x102>
 8005c1c:	f018 0f10 	tst.w	r8, #16
 8005c20:	d003      	beq.n	8005c2a <_vfprintf_r+0xa62>
 8005c22:	682b      	ldr	r3, [r5, #0]
 8005c24:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005c26:	601a      	str	r2, [r3, #0]
 8005c28:	e7f3      	b.n	8005c12 <_vfprintf_r+0xa4a>
 8005c2a:	f018 0f40 	tst.w	r8, #64	; 0x40
 8005c2e:	d003      	beq.n	8005c38 <_vfprintf_r+0xa70>
 8005c30:	682b      	ldr	r3, [r5, #0]
 8005c32:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005c34:	801a      	strh	r2, [r3, #0]
 8005c36:	e7ec      	b.n	8005c12 <_vfprintf_r+0xa4a>
 8005c38:	f418 7f00 	tst.w	r8, #512	; 0x200
 8005c3c:	d0f1      	beq.n	8005c22 <_vfprintf_r+0xa5a>
 8005c3e:	682b      	ldr	r3, [r5, #0]
 8005c40:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005c42:	701a      	strb	r2, [r3, #0]
 8005c44:	e7e5      	b.n	8005c12 <_vfprintf_r+0xa4a>
 8005c46:	f048 0810 	orr.w	r8, r8, #16
 8005c4a:	f018 0320 	ands.w	r3, r8, #32
 8005c4e:	d020      	beq.n	8005c92 <_vfprintf_r+0xaca>
 8005c50:	3507      	adds	r5, #7
 8005c52:	f025 0307 	bic.w	r3, r5, #7
 8005c56:	461a      	mov	r2, r3
 8005c58:	f852 5b08 	ldr.w	r5, [r2], #8
 8005c5c:	685e      	ldr	r6, [r3, #4]
 8005c5e:	920a      	str	r2, [sp, #40]	; 0x28
 8005c60:	2300      	movs	r3, #0
 8005c62:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 8005c66:	2200      	movs	r2, #0
 8005c68:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 8005c6c:	9a07      	ldr	r2, [sp, #28]
 8005c6e:	3201      	adds	r2, #1
 8005c70:	f000 848f 	beq.w	8006592 <_vfprintf_r+0x13ca>
 8005c74:	f028 0280 	bic.w	r2, r8, #128	; 0x80
 8005c78:	9208      	str	r2, [sp, #32]
 8005c7a:	ea55 0206 	orrs.w	r2, r5, r6
 8005c7e:	f040 848e 	bne.w	800659e <_vfprintf_r+0x13d6>
 8005c82:	9a07      	ldr	r2, [sp, #28]
 8005c84:	2a00      	cmp	r2, #0
 8005c86:	f000 80f4 	beq.w	8005e72 <_vfprintf_r+0xcaa>
 8005c8a:	2b01      	cmp	r3, #1
 8005c8c:	f040 848a 	bne.w	80065a4 <_vfprintf_r+0x13dc>
 8005c90:	e09e      	b.n	8005dd0 <_vfprintf_r+0xc08>
 8005c92:	462a      	mov	r2, r5
 8005c94:	f852 5b04 	ldr.w	r5, [r2], #4
 8005c98:	f018 0610 	ands.w	r6, r8, #16
 8005c9c:	920a      	str	r2, [sp, #40]	; 0x28
 8005c9e:	d001      	beq.n	8005ca4 <_vfprintf_r+0xadc>
 8005ca0:	461e      	mov	r6, r3
 8005ca2:	e7dd      	b.n	8005c60 <_vfprintf_r+0xa98>
 8005ca4:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 8005ca8:	d001      	beq.n	8005cae <_vfprintf_r+0xae6>
 8005caa:	b2ad      	uxth	r5, r5
 8005cac:	e7d8      	b.n	8005c60 <_vfprintf_r+0xa98>
 8005cae:	f418 7600 	ands.w	r6, r8, #512	; 0x200
 8005cb2:	d0d5      	beq.n	8005c60 <_vfprintf_r+0xa98>
 8005cb4:	b2ed      	uxtb	r5, r5
 8005cb6:	e7f3      	b.n	8005ca0 <_vfprintf_r+0xad8>
 8005cb8:	462b      	mov	r3, r5
 8005cba:	f853 5b04 	ldr.w	r5, [r3], #4
 8005cbe:	2278      	movs	r2, #120	; 0x78
 8005cc0:	930a      	str	r3, [sp, #40]	; 0x28
 8005cc2:	f647 0330 	movw	r3, #30768	; 0x7830
 8005cc6:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 8005cca:	4ba2      	ldr	r3, [pc, #648]	; (8005f54 <_vfprintf_r+0xd8c>)
 8005ccc:	2600      	movs	r6, #0
 8005cce:	931a      	str	r3, [sp, #104]	; 0x68
 8005cd0:	f048 0802 	orr.w	r8, r8, #2
 8005cd4:	2302      	movs	r3, #2
 8005cd6:	920b      	str	r2, [sp, #44]	; 0x2c
 8005cd8:	e7c5      	b.n	8005c66 <_vfprintf_r+0xa9e>
 8005cda:	462b      	mov	r3, r5
 8005cdc:	2500      	movs	r5, #0
 8005cde:	f853 9b04 	ldr.w	r9, [r3], #4
 8005ce2:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 8005ce6:	930a      	str	r3, [sp, #40]	; 0x28
 8005ce8:	9b07      	ldr	r3, [sp, #28]
 8005cea:	1c5e      	adds	r6, r3, #1
 8005cec:	d010      	beq.n	8005d10 <_vfprintf_r+0xb48>
 8005cee:	461a      	mov	r2, r3
 8005cf0:	4629      	mov	r1, r5
 8005cf2:	4648      	mov	r0, r9
 8005cf4:	f001 feb8 	bl	8007a68 <memchr>
 8005cf8:	9008      	str	r0, [sp, #32]
 8005cfa:	2800      	cmp	r0, #0
 8005cfc:	f000 80d0 	beq.w	8005ea0 <_vfprintf_r+0xcd8>
 8005d00:	eba0 0309 	sub.w	r3, r0, r9
 8005d04:	462f      	mov	r7, r5
 8005d06:	462e      	mov	r6, r5
 8005d08:	e9cd 3507 	strd	r3, r5, [sp, #28]
 8005d0c:	950c      	str	r5, [sp, #48]	; 0x30
 8005d0e:	e5bd      	b.n	800588c <_vfprintf_r+0x6c4>
 8005d10:	4648      	mov	r0, r9
 8005d12:	f7fa fa1d 	bl	8000150 <strlen>
 8005d16:	e9cd 0507 	strd	r0, r5, [sp, #28]
 8005d1a:	e461      	b.n	80055e0 <_vfprintf_r+0x418>
 8005d1c:	f048 0810 	orr.w	r8, r8, #16
 8005d20:	f018 0320 	ands.w	r3, r8, #32
 8005d24:	d009      	beq.n	8005d3a <_vfprintf_r+0xb72>
 8005d26:	3507      	adds	r5, #7
 8005d28:	f025 0307 	bic.w	r3, r5, #7
 8005d2c:	461a      	mov	r2, r3
 8005d2e:	f852 5b08 	ldr.w	r5, [r2], #8
 8005d32:	685e      	ldr	r6, [r3, #4]
 8005d34:	920a      	str	r2, [sp, #40]	; 0x28
 8005d36:	2301      	movs	r3, #1
 8005d38:	e795      	b.n	8005c66 <_vfprintf_r+0xa9e>
 8005d3a:	462a      	mov	r2, r5
 8005d3c:	f852 5b04 	ldr.w	r5, [r2], #4
 8005d40:	f018 0610 	ands.w	r6, r8, #16
 8005d44:	920a      	str	r2, [sp, #40]	; 0x28
 8005d46:	d001      	beq.n	8005d4c <_vfprintf_r+0xb84>
 8005d48:	461e      	mov	r6, r3
 8005d4a:	e7f4      	b.n	8005d36 <_vfprintf_r+0xb6e>
 8005d4c:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 8005d50:	d001      	beq.n	8005d56 <_vfprintf_r+0xb8e>
 8005d52:	b2ad      	uxth	r5, r5
 8005d54:	e7ef      	b.n	8005d36 <_vfprintf_r+0xb6e>
 8005d56:	f418 7600 	ands.w	r6, r8, #512	; 0x200
 8005d5a:	d0ec      	beq.n	8005d36 <_vfprintf_r+0xb6e>
 8005d5c:	b2ed      	uxtb	r5, r5
 8005d5e:	e7f3      	b.n	8005d48 <_vfprintf_r+0xb80>
 8005d60:	4b7d      	ldr	r3, [pc, #500]	; (8005f58 <_vfprintf_r+0xd90>)
 8005d62:	931a      	str	r3, [sp, #104]	; 0x68
 8005d64:	f018 0320 	ands.w	r3, r8, #32
 8005d68:	d01b      	beq.n	8005da2 <_vfprintf_r+0xbda>
 8005d6a:	3507      	adds	r5, #7
 8005d6c:	f025 0307 	bic.w	r3, r5, #7
 8005d70:	461a      	mov	r2, r3
 8005d72:	f852 5b08 	ldr.w	r5, [r2], #8
 8005d76:	685e      	ldr	r6, [r3, #4]
 8005d78:	920a      	str	r2, [sp, #40]	; 0x28
 8005d7a:	f018 0f01 	tst.w	r8, #1
 8005d7e:	d00a      	beq.n	8005d96 <_vfprintf_r+0xbce>
 8005d80:	ea55 0306 	orrs.w	r3, r5, r6
 8005d84:	d007      	beq.n	8005d96 <_vfprintf_r+0xbce>
 8005d86:	2330      	movs	r3, #48	; 0x30
 8005d88:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8005d8c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005d8e:	f048 0802 	orr.w	r8, r8, #2
 8005d92:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8005d96:	2302      	movs	r3, #2
 8005d98:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 8005d9c:	e763      	b.n	8005c66 <_vfprintf_r+0xa9e>
 8005d9e:	4b6d      	ldr	r3, [pc, #436]	; (8005f54 <_vfprintf_r+0xd8c>)
 8005da0:	e7df      	b.n	8005d62 <_vfprintf_r+0xb9a>
 8005da2:	462a      	mov	r2, r5
 8005da4:	f852 5b04 	ldr.w	r5, [r2], #4
 8005da8:	f018 0610 	ands.w	r6, r8, #16
 8005dac:	920a      	str	r2, [sp, #40]	; 0x28
 8005dae:	d001      	beq.n	8005db4 <_vfprintf_r+0xbec>
 8005db0:	461e      	mov	r6, r3
 8005db2:	e7e2      	b.n	8005d7a <_vfprintf_r+0xbb2>
 8005db4:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 8005db8:	d001      	beq.n	8005dbe <_vfprintf_r+0xbf6>
 8005dba:	b2ad      	uxth	r5, r5
 8005dbc:	e7dd      	b.n	8005d7a <_vfprintf_r+0xbb2>
 8005dbe:	f418 7600 	ands.w	r6, r8, #512	; 0x200
 8005dc2:	d0da      	beq.n	8005d7a <_vfprintf_r+0xbb2>
 8005dc4:	b2ed      	uxtb	r5, r5
 8005dc6:	e7f3      	b.n	8005db0 <_vfprintf_r+0xbe8>
 8005dc8:	2d0a      	cmp	r5, #10
 8005dca:	f176 0300 	sbcs.w	r3, r6, #0
 8005dce:	d205      	bcs.n	8005ddc <_vfprintf_r+0xc14>
 8005dd0:	3530      	adds	r5, #48	; 0x30
 8005dd2:	f88d 5147 	strb.w	r5, [sp, #327]	; 0x147
 8005dd6:	f20d 1947 	addw	r9, sp, #327	; 0x147
 8005dda:	e3ff      	b.n	80065dc <_vfprintf_r+0x1414>
 8005ddc:	2300      	movs	r3, #0
 8005dde:	9309      	str	r3, [sp, #36]	; 0x24
 8005de0:	9b08      	ldr	r3, [sp, #32]
 8005de2:	af52      	add	r7, sp, #328	; 0x148
 8005de4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005de8:	930c      	str	r3, [sp, #48]	; 0x30
 8005dea:	220a      	movs	r2, #10
 8005dec:	2300      	movs	r3, #0
 8005dee:	4628      	mov	r0, r5
 8005df0:	4631      	mov	r1, r6
 8005df2:	f7fa fff7 	bl	8000de4 <__aeabi_uldivmod>
 8005df6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005df8:	3230      	adds	r2, #48	; 0x30
 8005dfa:	3301      	adds	r3, #1
 8005dfc:	9309      	str	r3, [sp, #36]	; 0x24
 8005dfe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005e00:	4688      	mov	r8, r1
 8005e02:	9014      	str	r0, [sp, #80]	; 0x50
 8005e04:	f107 39ff 	add.w	r9, r7, #4294967295	; 0xffffffff
 8005e08:	f807 2c01 	strb.w	r2, [r7, #-1]
 8005e0c:	b1d3      	cbz	r3, 8005e44 <_vfprintf_r+0xc7c>
 8005e0e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005e10:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005e12:	781b      	ldrb	r3, [r3, #0]
 8005e14:	429a      	cmp	r2, r3
 8005e16:	d115      	bne.n	8005e44 <_vfprintf_r+0xc7c>
 8005e18:	2aff      	cmp	r2, #255	; 0xff
 8005e1a:	d013      	beq.n	8005e44 <_vfprintf_r+0xc7c>
 8005e1c:	2d0a      	cmp	r5, #10
 8005e1e:	f176 0300 	sbcs.w	r3, r6, #0
 8005e22:	d30f      	bcc.n	8005e44 <_vfprintf_r+0xc7c>
 8005e24:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005e26:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005e28:	eba9 0903 	sub.w	r9, r9, r3
 8005e2c:	461a      	mov	r2, r3
 8005e2e:	4648      	mov	r0, r9
 8005e30:	f001 fdc2 	bl	80079b8 <strncpy>
 8005e34:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005e36:	785b      	ldrb	r3, [r3, #1]
 8005e38:	b11b      	cbz	r3, 8005e42 <_vfprintf_r+0xc7a>
 8005e3a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005e3c:	3301      	adds	r3, #1
 8005e3e:	930d      	str	r3, [sp, #52]	; 0x34
 8005e40:	2300      	movs	r3, #0
 8005e42:	9309      	str	r3, [sp, #36]	; 0x24
 8005e44:	2d0a      	cmp	r5, #10
 8005e46:	f176 0600 	sbcs.w	r6, r6, #0
 8005e4a:	f0c0 83c7 	bcc.w	80065dc <_vfprintf_r+0x1414>
 8005e4e:	4646      	mov	r6, r8
 8005e50:	464f      	mov	r7, r9
 8005e52:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8005e54:	e7c9      	b.n	8005dea <_vfprintf_r+0xc22>
 8005e56:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8005e58:	f005 030f 	and.w	r3, r5, #15
 8005e5c:	5cd3      	ldrb	r3, [r2, r3]
 8005e5e:	092d      	lsrs	r5, r5, #4
 8005e60:	ea45 7506 	orr.w	r5, r5, r6, lsl #28
 8005e64:	0936      	lsrs	r6, r6, #4
 8005e66:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8005e6a:	ea55 0306 	orrs.w	r3, r5, r6
 8005e6e:	d1f2      	bne.n	8005e56 <_vfprintf_r+0xc8e>
 8005e70:	e3b4      	b.n	80065dc <_vfprintf_r+0x1414>
 8005e72:	b933      	cbnz	r3, 8005e82 <_vfprintf_r+0xcba>
 8005e74:	f018 0f01 	tst.w	r8, #1
 8005e78:	d003      	beq.n	8005e82 <_vfprintf_r+0xcba>
 8005e7a:	2330      	movs	r3, #48	; 0x30
 8005e7c:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 8005e80:	e7a9      	b.n	8005dd6 <_vfprintf_r+0xc0e>
 8005e82:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 8005e86:	e3a9      	b.n	80065dc <_vfprintf_r+0x1414>
 8005e88:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	f000 8372 	beq.w	8006574 <_vfprintf_r+0x13ac>
 8005e90:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8005e94:	2300      	movs	r3, #0
 8005e96:	950a      	str	r5, [sp, #40]	; 0x28
 8005e98:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8005e9c:	f7ff bb33 	b.w	8005506 <_vfprintf_r+0x33e>
 8005ea0:	9f08      	ldr	r7, [sp, #32]
 8005ea2:	f7ff bb9e 	b.w	80055e2 <_vfprintf_r+0x41a>
 8005ea6:	2010      	movs	r0, #16
 8005ea8:	2a07      	cmp	r2, #7
 8005eaa:	4403      	add	r3, r0
 8005eac:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8005eb0:	6060      	str	r0, [r4, #4]
 8005eb2:	dd08      	ble.n	8005ec6 <_vfprintf_r+0xcfe>
 8005eb4:	4651      	mov	r1, sl
 8005eb6:	4658      	mov	r0, fp
 8005eb8:	aa26      	add	r2, sp, #152	; 0x98
 8005eba:	f000 fbe1 	bl	8006680 <__sprint_r>
 8005ebe:	2800      	cmp	r0, #0
 8005ec0:	f040 8336 	bne.w	8006530 <_vfprintf_r+0x1368>
 8005ec4:	a929      	add	r1, sp, #164	; 0xa4
 8005ec6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005ec8:	460c      	mov	r4, r1
 8005eca:	3b10      	subs	r3, #16
 8005ecc:	9316      	str	r3, [sp, #88]	; 0x58
 8005ece:	e4f9      	b.n	80058c4 <_vfprintf_r+0x6fc>
 8005ed0:	460c      	mov	r4, r1
 8005ed2:	e513      	b.n	80058fc <_vfprintf_r+0x734>
 8005ed4:	4651      	mov	r1, sl
 8005ed6:	4658      	mov	r0, fp
 8005ed8:	aa26      	add	r2, sp, #152	; 0x98
 8005eda:	f000 fbd1 	bl	8006680 <__sprint_r>
 8005ede:	2800      	cmp	r0, #0
 8005ee0:	f040 8326 	bne.w	8006530 <_vfprintf_r+0x1368>
 8005ee4:	ac29      	add	r4, sp, #164	; 0xa4
 8005ee6:	e51b      	b.n	8005920 <_vfprintf_r+0x758>
 8005ee8:	4651      	mov	r1, sl
 8005eea:	4658      	mov	r0, fp
 8005eec:	aa26      	add	r2, sp, #152	; 0x98
 8005eee:	f000 fbc7 	bl	8006680 <__sprint_r>
 8005ef2:	2800      	cmp	r0, #0
 8005ef4:	f040 831c 	bne.w	8006530 <_vfprintf_r+0x1368>
 8005ef8:	ac29      	add	r4, sp, #164	; 0xa4
 8005efa:	e521      	b.n	8005940 <_vfprintf_r+0x778>
 8005efc:	2010      	movs	r0, #16
 8005efe:	2a07      	cmp	r2, #7
 8005f00:	4403      	add	r3, r0
 8005f02:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8005f06:	6060      	str	r0, [r4, #4]
 8005f08:	dd08      	ble.n	8005f1c <_vfprintf_r+0xd54>
 8005f0a:	4651      	mov	r1, sl
 8005f0c:	4658      	mov	r0, fp
 8005f0e:	aa26      	add	r2, sp, #152	; 0x98
 8005f10:	f000 fbb6 	bl	8006680 <__sprint_r>
 8005f14:	2800      	cmp	r0, #0
 8005f16:	f040 830b 	bne.w	8006530 <_vfprintf_r+0x1368>
 8005f1a:	a929      	add	r1, sp, #164	; 0xa4
 8005f1c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005f1e:	460c      	mov	r4, r1
 8005f20:	3b10      	subs	r3, #16
 8005f22:	9316      	str	r3, [sp, #88]	; 0x58
 8005f24:	e515      	b.n	8005952 <_vfprintf_r+0x78a>
 8005f26:	460c      	mov	r4, r1
 8005f28:	e52f      	b.n	800598a <_vfprintf_r+0x7c2>
 8005f2a:	2010      	movs	r0, #16
 8005f2c:	2b07      	cmp	r3, #7
 8005f2e:	4402      	add	r2, r0
 8005f30:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8005f34:	6060      	str	r0, [r4, #4]
 8005f36:	dd08      	ble.n	8005f4a <_vfprintf_r+0xd82>
 8005f38:	4651      	mov	r1, sl
 8005f3a:	4658      	mov	r0, fp
 8005f3c:	aa26      	add	r2, sp, #152	; 0x98
 8005f3e:	f000 fb9f 	bl	8006680 <__sprint_r>
 8005f42:	2800      	cmp	r0, #0
 8005f44:	f040 82f4 	bne.w	8006530 <_vfprintf_r+0x1368>
 8005f48:	a929      	add	r1, sp, #164	; 0xa4
 8005f4a:	460c      	mov	r4, r1
 8005f4c:	3f10      	subs	r7, #16
 8005f4e:	e520      	b.n	8005992 <_vfprintf_r+0x7ca>
 8005f50:	460c      	mov	r4, r1
 8005f52:	e547      	b.n	80059e4 <_vfprintf_r+0x81c>
 8005f54:	0800c3e1 	.word	0x0800c3e1
 8005f58:	0800c3f2 	.word	0x0800c3f2
 8005f5c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005f5e:	2b65      	cmp	r3, #101	; 0x65
 8005f60:	f340 822e 	ble.w	80063c0 <_vfprintf_r+0x11f8>
 8005f64:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005f68:	2200      	movs	r2, #0
 8005f6a:	2300      	movs	r3, #0
 8005f6c:	f7fa fd1c 	bl	80009a8 <__aeabi_dcmpeq>
 8005f70:	2800      	cmp	r0, #0
 8005f72:	d068      	beq.n	8006046 <_vfprintf_r+0xe7e>
 8005f74:	4b6d      	ldr	r3, [pc, #436]	; (800612c <_vfprintf_r+0xf64>)
 8005f76:	6023      	str	r3, [r4, #0]
 8005f78:	2301      	movs	r3, #1
 8005f7a:	441f      	add	r7, r3
 8005f7c:	6063      	str	r3, [r4, #4]
 8005f7e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005f80:	9728      	str	r7, [sp, #160]	; 0xa0
 8005f82:	3301      	adds	r3, #1
 8005f84:	2b07      	cmp	r3, #7
 8005f86:	9327      	str	r3, [sp, #156]	; 0x9c
 8005f88:	dc37      	bgt.n	8005ffa <_vfprintf_r+0xe32>
 8005f8a:	3408      	adds	r4, #8
 8005f8c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005f8e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005f90:	4293      	cmp	r3, r2
 8005f92:	db03      	blt.n	8005f9c <_vfprintf_r+0xdd4>
 8005f94:	f018 0f01 	tst.w	r8, #1
 8005f98:	f43f ad36 	beq.w	8005a08 <_vfprintf_r+0x840>
 8005f9c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005f9e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005fa0:	6023      	str	r3, [r4, #0]
 8005fa2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005fa4:	6063      	str	r3, [r4, #4]
 8005fa6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005fa8:	4413      	add	r3, r2
 8005faa:	9328      	str	r3, [sp, #160]	; 0xa0
 8005fac:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005fae:	3301      	adds	r3, #1
 8005fb0:	2b07      	cmp	r3, #7
 8005fb2:	9327      	str	r3, [sp, #156]	; 0x9c
 8005fb4:	dc2b      	bgt.n	800600e <_vfprintf_r+0xe46>
 8005fb6:	3408      	adds	r4, #8
 8005fb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005fba:	1e5d      	subs	r5, r3, #1
 8005fbc:	2d00      	cmp	r5, #0
 8005fbe:	f77f ad23 	ble.w	8005a08 <_vfprintf_r+0x840>
 8005fc2:	2710      	movs	r7, #16
 8005fc4:	4e5a      	ldr	r6, [pc, #360]	; (8006130 <_vfprintf_r+0xf68>)
 8005fc6:	2d10      	cmp	r5, #16
 8005fc8:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8005fcc:	f104 0108 	add.w	r1, r4, #8
 8005fd0:	f103 0301 	add.w	r3, r3, #1
 8005fd4:	6026      	str	r6, [r4, #0]
 8005fd6:	dc24      	bgt.n	8006022 <_vfprintf_r+0xe5a>
 8005fd8:	6065      	str	r5, [r4, #4]
 8005fda:	2b07      	cmp	r3, #7
 8005fdc:	4415      	add	r5, r2
 8005fde:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8005fe2:	f340 8284 	ble.w	80064ee <_vfprintf_r+0x1326>
 8005fe6:	4651      	mov	r1, sl
 8005fe8:	4658      	mov	r0, fp
 8005fea:	aa26      	add	r2, sp, #152	; 0x98
 8005fec:	f000 fb48 	bl	8006680 <__sprint_r>
 8005ff0:	2800      	cmp	r0, #0
 8005ff2:	f040 829d 	bne.w	8006530 <_vfprintf_r+0x1368>
 8005ff6:	ac29      	add	r4, sp, #164	; 0xa4
 8005ff8:	e506      	b.n	8005a08 <_vfprintf_r+0x840>
 8005ffa:	4651      	mov	r1, sl
 8005ffc:	4658      	mov	r0, fp
 8005ffe:	aa26      	add	r2, sp, #152	; 0x98
 8006000:	f000 fb3e 	bl	8006680 <__sprint_r>
 8006004:	2800      	cmp	r0, #0
 8006006:	f040 8293 	bne.w	8006530 <_vfprintf_r+0x1368>
 800600a:	ac29      	add	r4, sp, #164	; 0xa4
 800600c:	e7be      	b.n	8005f8c <_vfprintf_r+0xdc4>
 800600e:	4651      	mov	r1, sl
 8006010:	4658      	mov	r0, fp
 8006012:	aa26      	add	r2, sp, #152	; 0x98
 8006014:	f000 fb34 	bl	8006680 <__sprint_r>
 8006018:	2800      	cmp	r0, #0
 800601a:	f040 8289 	bne.w	8006530 <_vfprintf_r+0x1368>
 800601e:	ac29      	add	r4, sp, #164	; 0xa4
 8006020:	e7ca      	b.n	8005fb8 <_vfprintf_r+0xdf0>
 8006022:	3210      	adds	r2, #16
 8006024:	2b07      	cmp	r3, #7
 8006026:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800602a:	6067      	str	r7, [r4, #4]
 800602c:	dd08      	ble.n	8006040 <_vfprintf_r+0xe78>
 800602e:	4651      	mov	r1, sl
 8006030:	4658      	mov	r0, fp
 8006032:	aa26      	add	r2, sp, #152	; 0x98
 8006034:	f000 fb24 	bl	8006680 <__sprint_r>
 8006038:	2800      	cmp	r0, #0
 800603a:	f040 8279 	bne.w	8006530 <_vfprintf_r+0x1368>
 800603e:	a929      	add	r1, sp, #164	; 0xa4
 8006040:	460c      	mov	r4, r1
 8006042:	3d10      	subs	r5, #16
 8006044:	e7bf      	b.n	8005fc6 <_vfprintf_r+0xdfe>
 8006046:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006048:	2b00      	cmp	r3, #0
 800604a:	dc73      	bgt.n	8006134 <_vfprintf_r+0xf6c>
 800604c:	4b37      	ldr	r3, [pc, #220]	; (800612c <_vfprintf_r+0xf64>)
 800604e:	6023      	str	r3, [r4, #0]
 8006050:	2301      	movs	r3, #1
 8006052:	441f      	add	r7, r3
 8006054:	6063      	str	r3, [r4, #4]
 8006056:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006058:	9728      	str	r7, [sp, #160]	; 0xa0
 800605a:	3301      	adds	r3, #1
 800605c:	2b07      	cmp	r3, #7
 800605e:	9327      	str	r3, [sp, #156]	; 0x9c
 8006060:	dc3d      	bgt.n	80060de <_vfprintf_r+0xf16>
 8006062:	3408      	adds	r4, #8
 8006064:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006066:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006068:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800606a:	430b      	orrs	r3, r1
 800606c:	f008 0101 	and.w	r1, r8, #1
 8006070:	430b      	orrs	r3, r1
 8006072:	f43f acc9 	beq.w	8005a08 <_vfprintf_r+0x840>
 8006076:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006078:	6023      	str	r3, [r4, #0]
 800607a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800607c:	441a      	add	r2, r3
 800607e:	6063      	str	r3, [r4, #4]
 8006080:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006082:	9228      	str	r2, [sp, #160]	; 0xa0
 8006084:	3301      	adds	r3, #1
 8006086:	2b07      	cmp	r3, #7
 8006088:	9327      	str	r3, [sp, #156]	; 0x9c
 800608a:	dc32      	bgt.n	80060f2 <_vfprintf_r+0xf2a>
 800608c:	3408      	adds	r4, #8
 800608e:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8006090:	2d00      	cmp	r5, #0
 8006092:	da1b      	bge.n	80060cc <_vfprintf_r+0xf04>
 8006094:	4623      	mov	r3, r4
 8006096:	2710      	movs	r7, #16
 8006098:	4e25      	ldr	r6, [pc, #148]	; (8006130 <_vfprintf_r+0xf68>)
 800609a:	426d      	negs	r5, r5
 800609c:	2d10      	cmp	r5, #16
 800609e:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 80060a2:	f104 0408 	add.w	r4, r4, #8
 80060a6:	f102 0201 	add.w	r2, r2, #1
 80060aa:	601e      	str	r6, [r3, #0]
 80060ac:	dc2b      	bgt.n	8006106 <_vfprintf_r+0xf3e>
 80060ae:	605d      	str	r5, [r3, #4]
 80060b0:	2a07      	cmp	r2, #7
 80060b2:	440d      	add	r5, r1
 80060b4:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 80060b8:	dd08      	ble.n	80060cc <_vfprintf_r+0xf04>
 80060ba:	4651      	mov	r1, sl
 80060bc:	4658      	mov	r0, fp
 80060be:	aa26      	add	r2, sp, #152	; 0x98
 80060c0:	f000 fade 	bl	8006680 <__sprint_r>
 80060c4:	2800      	cmp	r0, #0
 80060c6:	f040 8233 	bne.w	8006530 <_vfprintf_r+0x1368>
 80060ca:	ac29      	add	r4, sp, #164	; 0xa4
 80060cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80060ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80060d0:	6063      	str	r3, [r4, #4]
 80060d2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80060d4:	f8c4 9000 	str.w	r9, [r4]
 80060d8:	4413      	add	r3, r2
 80060da:	9328      	str	r3, [sp, #160]	; 0xa0
 80060dc:	e48d      	b.n	80059fa <_vfprintf_r+0x832>
 80060de:	4651      	mov	r1, sl
 80060e0:	4658      	mov	r0, fp
 80060e2:	aa26      	add	r2, sp, #152	; 0x98
 80060e4:	f000 facc 	bl	8006680 <__sprint_r>
 80060e8:	2800      	cmp	r0, #0
 80060ea:	f040 8221 	bne.w	8006530 <_vfprintf_r+0x1368>
 80060ee:	ac29      	add	r4, sp, #164	; 0xa4
 80060f0:	e7b8      	b.n	8006064 <_vfprintf_r+0xe9c>
 80060f2:	4651      	mov	r1, sl
 80060f4:	4658      	mov	r0, fp
 80060f6:	aa26      	add	r2, sp, #152	; 0x98
 80060f8:	f000 fac2 	bl	8006680 <__sprint_r>
 80060fc:	2800      	cmp	r0, #0
 80060fe:	f040 8217 	bne.w	8006530 <_vfprintf_r+0x1368>
 8006102:	ac29      	add	r4, sp, #164	; 0xa4
 8006104:	e7c3      	b.n	800608e <_vfprintf_r+0xec6>
 8006106:	3110      	adds	r1, #16
 8006108:	2a07      	cmp	r2, #7
 800610a:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 800610e:	605f      	str	r7, [r3, #4]
 8006110:	dd08      	ble.n	8006124 <_vfprintf_r+0xf5c>
 8006112:	4651      	mov	r1, sl
 8006114:	4658      	mov	r0, fp
 8006116:	aa26      	add	r2, sp, #152	; 0x98
 8006118:	f000 fab2 	bl	8006680 <__sprint_r>
 800611c:	2800      	cmp	r0, #0
 800611e:	f040 8207 	bne.w	8006530 <_vfprintf_r+0x1368>
 8006122:	ac29      	add	r4, sp, #164	; 0xa4
 8006124:	4623      	mov	r3, r4
 8006126:	3d10      	subs	r5, #16
 8006128:	e7b8      	b.n	800609c <_vfprintf_r+0xed4>
 800612a:	bf00      	nop
 800612c:	0800c403 	.word	0x0800c403
 8006130:	0800c415 	.word	0x0800c415
 8006134:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006136:	42ab      	cmp	r3, r5
 8006138:	bfa8      	it	ge
 800613a:	462b      	movge	r3, r5
 800613c:	2b00      	cmp	r3, #0
 800613e:	9307      	str	r3, [sp, #28]
 8006140:	dd0a      	ble.n	8006158 <_vfprintf_r+0xf90>
 8006142:	441f      	add	r7, r3
 8006144:	e9c4 9300 	strd	r9, r3, [r4]
 8006148:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800614a:	9728      	str	r7, [sp, #160]	; 0xa0
 800614c:	3301      	adds	r3, #1
 800614e:	2b07      	cmp	r3, #7
 8006150:	9327      	str	r3, [sp, #156]	; 0x9c
 8006152:	f300 8084 	bgt.w	800625e <_vfprintf_r+0x1096>
 8006156:	3408      	adds	r4, #8
 8006158:	9b07      	ldr	r3, [sp, #28]
 800615a:	2b00      	cmp	r3, #0
 800615c:	bfb4      	ite	lt
 800615e:	462f      	movlt	r7, r5
 8006160:	1aef      	subge	r7, r5, r3
 8006162:	2f00      	cmp	r7, #0
 8006164:	dd19      	ble.n	800619a <_vfprintf_r+0xfd2>
 8006166:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800616a:	4894      	ldr	r0, [pc, #592]	; (80063bc <_vfprintf_r+0x11f4>)
 800616c:	2f10      	cmp	r7, #16
 800616e:	f103 0301 	add.w	r3, r3, #1
 8006172:	f104 0108 	add.w	r1, r4, #8
 8006176:	6020      	str	r0, [r4, #0]
 8006178:	dc7b      	bgt.n	8006272 <_vfprintf_r+0x10aa>
 800617a:	6067      	str	r7, [r4, #4]
 800617c:	2b07      	cmp	r3, #7
 800617e:	4417      	add	r7, r2
 8006180:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 8006184:	f340 8088 	ble.w	8006298 <_vfprintf_r+0x10d0>
 8006188:	4651      	mov	r1, sl
 800618a:	4658      	mov	r0, fp
 800618c:	aa26      	add	r2, sp, #152	; 0x98
 800618e:	f000 fa77 	bl	8006680 <__sprint_r>
 8006192:	2800      	cmp	r0, #0
 8006194:	f040 81cc 	bne.w	8006530 <_vfprintf_r+0x1368>
 8006198:	ac29      	add	r4, sp, #164	; 0xa4
 800619a:	f418 6f80 	tst.w	r8, #1024	; 0x400
 800619e:	444d      	add	r5, r9
 80061a0:	d009      	beq.n	80061b6 <_vfprintf_r+0xfee>
 80061a2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d179      	bne.n	800629c <_vfprintf_r+0x10d4>
 80061a8:	2e00      	cmp	r6, #0
 80061aa:	d179      	bne.n	80062a0 <_vfprintf_r+0x10d8>
 80061ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80061ae:	444b      	add	r3, r9
 80061b0:	429d      	cmp	r5, r3
 80061b2:	bf28      	it	cs
 80061b4:	461d      	movcs	r5, r3
 80061b6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80061b8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80061ba:	4293      	cmp	r3, r2
 80061bc:	db02      	blt.n	80061c4 <_vfprintf_r+0xffc>
 80061be:	f018 0f01 	tst.w	r8, #1
 80061c2:	d00e      	beq.n	80061e2 <_vfprintf_r+0x101a>
 80061c4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80061c6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80061c8:	6023      	str	r3, [r4, #0]
 80061ca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80061cc:	6063      	str	r3, [r4, #4]
 80061ce:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80061d0:	4413      	add	r3, r2
 80061d2:	9328      	str	r3, [sp, #160]	; 0xa0
 80061d4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80061d6:	3301      	adds	r3, #1
 80061d8:	2b07      	cmp	r3, #7
 80061da:	9327      	str	r3, [sp, #156]	; 0x9c
 80061dc:	f300 80da 	bgt.w	8006394 <_vfprintf_r+0x11cc>
 80061e0:	3408      	adds	r4, #8
 80061e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80061e4:	9e20      	ldr	r6, [sp, #128]	; 0x80
 80061e6:	1b9e      	subs	r6, r3, r6
 80061e8:	444b      	add	r3, r9
 80061ea:	1b5b      	subs	r3, r3, r5
 80061ec:	429e      	cmp	r6, r3
 80061ee:	bfa8      	it	ge
 80061f0:	461e      	movge	r6, r3
 80061f2:	2e00      	cmp	r6, #0
 80061f4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80061f6:	dd0a      	ble.n	800620e <_vfprintf_r+0x1046>
 80061f8:	4433      	add	r3, r6
 80061fa:	9328      	str	r3, [sp, #160]	; 0xa0
 80061fc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80061fe:	e9c4 5600 	strd	r5, r6, [r4]
 8006202:	3301      	adds	r3, #1
 8006204:	2b07      	cmp	r3, #7
 8006206:	9327      	str	r3, [sp, #156]	; 0x9c
 8006208:	f300 80ce 	bgt.w	80063a8 <_vfprintf_r+0x11e0>
 800620c:	3408      	adds	r4, #8
 800620e:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8006210:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006212:	2e00      	cmp	r6, #0
 8006214:	eba3 0505 	sub.w	r5, r3, r5
 8006218:	bfa8      	it	ge
 800621a:	1bad      	subge	r5, r5, r6
 800621c:	2d00      	cmp	r5, #0
 800621e:	f77f abf3 	ble.w	8005a08 <_vfprintf_r+0x840>
 8006222:	2710      	movs	r7, #16
 8006224:	4e65      	ldr	r6, [pc, #404]	; (80063bc <_vfprintf_r+0x11f4>)
 8006226:	2d10      	cmp	r5, #16
 8006228:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800622c:	f104 0108 	add.w	r1, r4, #8
 8006230:	f103 0301 	add.w	r3, r3, #1
 8006234:	6026      	str	r6, [r4, #0]
 8006236:	f77f aecf 	ble.w	8005fd8 <_vfprintf_r+0xe10>
 800623a:	3210      	adds	r2, #16
 800623c:	2b07      	cmp	r3, #7
 800623e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006242:	6067      	str	r7, [r4, #4]
 8006244:	dd08      	ble.n	8006258 <_vfprintf_r+0x1090>
 8006246:	4651      	mov	r1, sl
 8006248:	4658      	mov	r0, fp
 800624a:	aa26      	add	r2, sp, #152	; 0x98
 800624c:	f000 fa18 	bl	8006680 <__sprint_r>
 8006250:	2800      	cmp	r0, #0
 8006252:	f040 816d 	bne.w	8006530 <_vfprintf_r+0x1368>
 8006256:	a929      	add	r1, sp, #164	; 0xa4
 8006258:	460c      	mov	r4, r1
 800625a:	3d10      	subs	r5, #16
 800625c:	e7e3      	b.n	8006226 <_vfprintf_r+0x105e>
 800625e:	4651      	mov	r1, sl
 8006260:	4658      	mov	r0, fp
 8006262:	aa26      	add	r2, sp, #152	; 0x98
 8006264:	f000 fa0c 	bl	8006680 <__sprint_r>
 8006268:	2800      	cmp	r0, #0
 800626a:	f040 8161 	bne.w	8006530 <_vfprintf_r+0x1368>
 800626e:	ac29      	add	r4, sp, #164	; 0xa4
 8006270:	e772      	b.n	8006158 <_vfprintf_r+0xf90>
 8006272:	2010      	movs	r0, #16
 8006274:	2b07      	cmp	r3, #7
 8006276:	4402      	add	r2, r0
 8006278:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800627c:	6060      	str	r0, [r4, #4]
 800627e:	dd08      	ble.n	8006292 <_vfprintf_r+0x10ca>
 8006280:	4651      	mov	r1, sl
 8006282:	4658      	mov	r0, fp
 8006284:	aa26      	add	r2, sp, #152	; 0x98
 8006286:	f000 f9fb 	bl	8006680 <__sprint_r>
 800628a:	2800      	cmp	r0, #0
 800628c:	f040 8150 	bne.w	8006530 <_vfprintf_r+0x1368>
 8006290:	a929      	add	r1, sp, #164	; 0xa4
 8006292:	460c      	mov	r4, r1
 8006294:	3f10      	subs	r7, #16
 8006296:	e766      	b.n	8006166 <_vfprintf_r+0xf9e>
 8006298:	460c      	mov	r4, r1
 800629a:	e77e      	b.n	800619a <_vfprintf_r+0xfd2>
 800629c:	2e00      	cmp	r6, #0
 800629e:	d049      	beq.n	8006334 <_vfprintf_r+0x116c>
 80062a0:	3e01      	subs	r6, #1
 80062a2:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80062a4:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80062a6:	6023      	str	r3, [r4, #0]
 80062a8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80062aa:	6063      	str	r3, [r4, #4]
 80062ac:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80062ae:	4413      	add	r3, r2
 80062b0:	9328      	str	r3, [sp, #160]	; 0xa0
 80062b2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80062b4:	3301      	adds	r3, #1
 80062b6:	2b07      	cmp	r3, #7
 80062b8:	9327      	str	r3, [sp, #156]	; 0x9c
 80062ba:	dc42      	bgt.n	8006342 <_vfprintf_r+0x117a>
 80062bc:	3408      	adds	r4, #8
 80062be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062c0:	444b      	add	r3, r9
 80062c2:	1b5a      	subs	r2, r3, r5
 80062c4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80062c6:	781b      	ldrb	r3, [r3, #0]
 80062c8:	429a      	cmp	r2, r3
 80062ca:	bfa8      	it	ge
 80062cc:	461a      	movge	r2, r3
 80062ce:	2a00      	cmp	r2, #0
 80062d0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80062d2:	9207      	str	r2, [sp, #28]
 80062d4:	dd09      	ble.n	80062ea <_vfprintf_r+0x1122>
 80062d6:	4413      	add	r3, r2
 80062d8:	9328      	str	r3, [sp, #160]	; 0xa0
 80062da:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80062dc:	e9c4 5200 	strd	r5, r2, [r4]
 80062e0:	3301      	adds	r3, #1
 80062e2:	2b07      	cmp	r3, #7
 80062e4:	9327      	str	r3, [sp, #156]	; 0x9c
 80062e6:	dc36      	bgt.n	8006356 <_vfprintf_r+0x118e>
 80062e8:	3408      	adds	r4, #8
 80062ea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80062ec:	781f      	ldrb	r7, [r3, #0]
 80062ee:	9b07      	ldr	r3, [sp, #28]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	bfa8      	it	ge
 80062f4:	1aff      	subge	r7, r7, r3
 80062f6:	2f00      	cmp	r7, #0
 80062f8:	dd18      	ble.n	800632c <_vfprintf_r+0x1164>
 80062fa:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80062fe:	482f      	ldr	r0, [pc, #188]	; (80063bc <_vfprintf_r+0x11f4>)
 8006300:	2f10      	cmp	r7, #16
 8006302:	f103 0301 	add.w	r3, r3, #1
 8006306:	f104 0108 	add.w	r1, r4, #8
 800630a:	6020      	str	r0, [r4, #0]
 800630c:	dc2d      	bgt.n	800636a <_vfprintf_r+0x11a2>
 800630e:	6067      	str	r7, [r4, #4]
 8006310:	2b07      	cmp	r3, #7
 8006312:	4417      	add	r7, r2
 8006314:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 8006318:	dd3a      	ble.n	8006390 <_vfprintf_r+0x11c8>
 800631a:	4651      	mov	r1, sl
 800631c:	4658      	mov	r0, fp
 800631e:	aa26      	add	r2, sp, #152	; 0x98
 8006320:	f000 f9ae 	bl	8006680 <__sprint_r>
 8006324:	2800      	cmp	r0, #0
 8006326:	f040 8103 	bne.w	8006530 <_vfprintf_r+0x1368>
 800632a:	ac29      	add	r4, sp, #164	; 0xa4
 800632c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800632e:	781b      	ldrb	r3, [r3, #0]
 8006330:	441d      	add	r5, r3
 8006332:	e736      	b.n	80061a2 <_vfprintf_r+0xfda>
 8006334:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006336:	3b01      	subs	r3, #1
 8006338:	930d      	str	r3, [sp, #52]	; 0x34
 800633a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800633c:	3b01      	subs	r3, #1
 800633e:	930c      	str	r3, [sp, #48]	; 0x30
 8006340:	e7af      	b.n	80062a2 <_vfprintf_r+0x10da>
 8006342:	4651      	mov	r1, sl
 8006344:	4658      	mov	r0, fp
 8006346:	aa26      	add	r2, sp, #152	; 0x98
 8006348:	f000 f99a 	bl	8006680 <__sprint_r>
 800634c:	2800      	cmp	r0, #0
 800634e:	f040 80ef 	bne.w	8006530 <_vfprintf_r+0x1368>
 8006352:	ac29      	add	r4, sp, #164	; 0xa4
 8006354:	e7b3      	b.n	80062be <_vfprintf_r+0x10f6>
 8006356:	4651      	mov	r1, sl
 8006358:	4658      	mov	r0, fp
 800635a:	aa26      	add	r2, sp, #152	; 0x98
 800635c:	f000 f990 	bl	8006680 <__sprint_r>
 8006360:	2800      	cmp	r0, #0
 8006362:	f040 80e5 	bne.w	8006530 <_vfprintf_r+0x1368>
 8006366:	ac29      	add	r4, sp, #164	; 0xa4
 8006368:	e7bf      	b.n	80062ea <_vfprintf_r+0x1122>
 800636a:	2010      	movs	r0, #16
 800636c:	2b07      	cmp	r3, #7
 800636e:	4402      	add	r2, r0
 8006370:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006374:	6060      	str	r0, [r4, #4]
 8006376:	dd08      	ble.n	800638a <_vfprintf_r+0x11c2>
 8006378:	4651      	mov	r1, sl
 800637a:	4658      	mov	r0, fp
 800637c:	aa26      	add	r2, sp, #152	; 0x98
 800637e:	f000 f97f 	bl	8006680 <__sprint_r>
 8006382:	2800      	cmp	r0, #0
 8006384:	f040 80d4 	bne.w	8006530 <_vfprintf_r+0x1368>
 8006388:	a929      	add	r1, sp, #164	; 0xa4
 800638a:	460c      	mov	r4, r1
 800638c:	3f10      	subs	r7, #16
 800638e:	e7b4      	b.n	80062fa <_vfprintf_r+0x1132>
 8006390:	460c      	mov	r4, r1
 8006392:	e7cb      	b.n	800632c <_vfprintf_r+0x1164>
 8006394:	4651      	mov	r1, sl
 8006396:	4658      	mov	r0, fp
 8006398:	aa26      	add	r2, sp, #152	; 0x98
 800639a:	f000 f971 	bl	8006680 <__sprint_r>
 800639e:	2800      	cmp	r0, #0
 80063a0:	f040 80c6 	bne.w	8006530 <_vfprintf_r+0x1368>
 80063a4:	ac29      	add	r4, sp, #164	; 0xa4
 80063a6:	e71c      	b.n	80061e2 <_vfprintf_r+0x101a>
 80063a8:	4651      	mov	r1, sl
 80063aa:	4658      	mov	r0, fp
 80063ac:	aa26      	add	r2, sp, #152	; 0x98
 80063ae:	f000 f967 	bl	8006680 <__sprint_r>
 80063b2:	2800      	cmp	r0, #0
 80063b4:	f040 80bc 	bne.w	8006530 <_vfprintf_r+0x1368>
 80063b8:	ac29      	add	r4, sp, #164	; 0xa4
 80063ba:	e728      	b.n	800620e <_vfprintf_r+0x1046>
 80063bc:	0800c415 	.word	0x0800c415
 80063c0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80063c2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80063c4:	2a01      	cmp	r2, #1
 80063c6:	f107 0701 	add.w	r7, r7, #1
 80063ca:	f103 0301 	add.w	r3, r3, #1
 80063ce:	f104 0508 	add.w	r5, r4, #8
 80063d2:	dc02      	bgt.n	80063da <_vfprintf_r+0x1212>
 80063d4:	f018 0f01 	tst.w	r8, #1
 80063d8:	d07e      	beq.n	80064d8 <_vfprintf_r+0x1310>
 80063da:	2201      	movs	r2, #1
 80063dc:	2b07      	cmp	r3, #7
 80063de:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 80063e2:	f8c4 9000 	str.w	r9, [r4]
 80063e6:	6062      	str	r2, [r4, #4]
 80063e8:	dd08      	ble.n	80063fc <_vfprintf_r+0x1234>
 80063ea:	4651      	mov	r1, sl
 80063ec:	4658      	mov	r0, fp
 80063ee:	aa26      	add	r2, sp, #152	; 0x98
 80063f0:	f000 f946 	bl	8006680 <__sprint_r>
 80063f4:	2800      	cmp	r0, #0
 80063f6:	f040 809b 	bne.w	8006530 <_vfprintf_r+0x1368>
 80063fa:	ad29      	add	r5, sp, #164	; 0xa4
 80063fc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80063fe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006400:	602b      	str	r3, [r5, #0]
 8006402:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006404:	606b      	str	r3, [r5, #4]
 8006406:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006408:	4413      	add	r3, r2
 800640a:	9328      	str	r3, [sp, #160]	; 0xa0
 800640c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800640e:	3301      	adds	r3, #1
 8006410:	2b07      	cmp	r3, #7
 8006412:	9327      	str	r3, [sp, #156]	; 0x9c
 8006414:	dc32      	bgt.n	800647c <_vfprintf_r+0x12b4>
 8006416:	3508      	adds	r5, #8
 8006418:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800641a:	2200      	movs	r2, #0
 800641c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006420:	e9dd 7627 	ldrd	r7, r6, [sp, #156]	; 0x9c
 8006424:	1e5c      	subs	r4, r3, #1
 8006426:	2300      	movs	r3, #0
 8006428:	f7fa fabe 	bl	80009a8 <__aeabi_dcmpeq>
 800642c:	2800      	cmp	r0, #0
 800642e:	d12e      	bne.n	800648e <_vfprintf_r+0x12c6>
 8006430:	f109 0301 	add.w	r3, r9, #1
 8006434:	e9c5 3400 	strd	r3, r4, [r5]
 8006438:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800643a:	3701      	adds	r7, #1
 800643c:	3e01      	subs	r6, #1
 800643e:	441e      	add	r6, r3
 8006440:	2f07      	cmp	r7, #7
 8006442:	e9cd 7627 	strd	r7, r6, [sp, #156]	; 0x9c
 8006446:	dd50      	ble.n	80064ea <_vfprintf_r+0x1322>
 8006448:	4651      	mov	r1, sl
 800644a:	4658      	mov	r0, fp
 800644c:	aa26      	add	r2, sp, #152	; 0x98
 800644e:	f000 f917 	bl	8006680 <__sprint_r>
 8006452:	2800      	cmp	r0, #0
 8006454:	d16c      	bne.n	8006530 <_vfprintf_r+0x1368>
 8006456:	ad29      	add	r5, sp, #164	; 0xa4
 8006458:	ab22      	add	r3, sp, #136	; 0x88
 800645a:	602b      	str	r3, [r5, #0]
 800645c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800645e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8006460:	606b      	str	r3, [r5, #4]
 8006462:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006464:	4413      	add	r3, r2
 8006466:	9328      	str	r3, [sp, #160]	; 0xa0
 8006468:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800646a:	3301      	adds	r3, #1
 800646c:	2b07      	cmp	r3, #7
 800646e:	9327      	str	r3, [sp, #156]	; 0x9c
 8006470:	f73f adb9 	bgt.w	8005fe6 <_vfprintf_r+0xe1e>
 8006474:	f105 0408 	add.w	r4, r5, #8
 8006478:	f7ff bac6 	b.w	8005a08 <_vfprintf_r+0x840>
 800647c:	4651      	mov	r1, sl
 800647e:	4658      	mov	r0, fp
 8006480:	aa26      	add	r2, sp, #152	; 0x98
 8006482:	f000 f8fd 	bl	8006680 <__sprint_r>
 8006486:	2800      	cmp	r0, #0
 8006488:	d152      	bne.n	8006530 <_vfprintf_r+0x1368>
 800648a:	ad29      	add	r5, sp, #164	; 0xa4
 800648c:	e7c4      	b.n	8006418 <_vfprintf_r+0x1250>
 800648e:	2c00      	cmp	r4, #0
 8006490:	dde2      	ble.n	8006458 <_vfprintf_r+0x1290>
 8006492:	2710      	movs	r7, #16
 8006494:	4e58      	ldr	r6, [pc, #352]	; (80065f8 <_vfprintf_r+0x1430>)
 8006496:	2c10      	cmp	r4, #16
 8006498:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800649c:	f105 0108 	add.w	r1, r5, #8
 80064a0:	f103 0301 	add.w	r3, r3, #1
 80064a4:	602e      	str	r6, [r5, #0]
 80064a6:	dc07      	bgt.n	80064b8 <_vfprintf_r+0x12f0>
 80064a8:	606c      	str	r4, [r5, #4]
 80064aa:	2b07      	cmp	r3, #7
 80064ac:	4414      	add	r4, r2
 80064ae:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 80064b2:	dcc9      	bgt.n	8006448 <_vfprintf_r+0x1280>
 80064b4:	460d      	mov	r5, r1
 80064b6:	e7cf      	b.n	8006458 <_vfprintf_r+0x1290>
 80064b8:	3210      	adds	r2, #16
 80064ba:	2b07      	cmp	r3, #7
 80064bc:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80064c0:	606f      	str	r7, [r5, #4]
 80064c2:	dd06      	ble.n	80064d2 <_vfprintf_r+0x130a>
 80064c4:	4651      	mov	r1, sl
 80064c6:	4658      	mov	r0, fp
 80064c8:	aa26      	add	r2, sp, #152	; 0x98
 80064ca:	f000 f8d9 	bl	8006680 <__sprint_r>
 80064ce:	bb78      	cbnz	r0, 8006530 <_vfprintf_r+0x1368>
 80064d0:	a929      	add	r1, sp, #164	; 0xa4
 80064d2:	460d      	mov	r5, r1
 80064d4:	3c10      	subs	r4, #16
 80064d6:	e7de      	b.n	8006496 <_vfprintf_r+0x12ce>
 80064d8:	2201      	movs	r2, #1
 80064da:	2b07      	cmp	r3, #7
 80064dc:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 80064e0:	f8c4 9000 	str.w	r9, [r4]
 80064e4:	6062      	str	r2, [r4, #4]
 80064e6:	ddb7      	ble.n	8006458 <_vfprintf_r+0x1290>
 80064e8:	e7ae      	b.n	8006448 <_vfprintf_r+0x1280>
 80064ea:	3508      	adds	r5, #8
 80064ec:	e7b4      	b.n	8006458 <_vfprintf_r+0x1290>
 80064ee:	460c      	mov	r4, r1
 80064f0:	f7ff ba8a 	b.w	8005a08 <_vfprintf_r+0x840>
 80064f4:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 80064f8:	1a9d      	subs	r5, r3, r2
 80064fa:	2d00      	cmp	r5, #0
 80064fc:	f77f aa88 	ble.w	8005a10 <_vfprintf_r+0x848>
 8006500:	2710      	movs	r7, #16
 8006502:	4e3e      	ldr	r6, [pc, #248]	; (80065fc <_vfprintf_r+0x1434>)
 8006504:	2d10      	cmp	r5, #16
 8006506:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800650a:	6026      	str	r6, [r4, #0]
 800650c:	f103 0301 	add.w	r3, r3, #1
 8006510:	dc18      	bgt.n	8006544 <_vfprintf_r+0x137c>
 8006512:	6065      	str	r5, [r4, #4]
 8006514:	2b07      	cmp	r3, #7
 8006516:	4415      	add	r5, r2
 8006518:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 800651c:	f77f aa78 	ble.w	8005a10 <_vfprintf_r+0x848>
 8006520:	4651      	mov	r1, sl
 8006522:	4658      	mov	r0, fp
 8006524:	aa26      	add	r2, sp, #152	; 0x98
 8006526:	f000 f8ab 	bl	8006680 <__sprint_r>
 800652a:	2800      	cmp	r0, #0
 800652c:	f43f aa70 	beq.w	8005a10 <_vfprintf_r+0x848>
 8006530:	9b08      	ldr	r3, [sp, #32]
 8006532:	2b00      	cmp	r3, #0
 8006534:	f43f a88c 	beq.w	8005650 <_vfprintf_r+0x488>
 8006538:	4619      	mov	r1, r3
 800653a:	4658      	mov	r0, fp
 800653c:	f002 f9b0 	bl	80088a0 <_free_r>
 8006540:	f7ff b886 	b.w	8005650 <_vfprintf_r+0x488>
 8006544:	3210      	adds	r2, #16
 8006546:	2b07      	cmp	r3, #7
 8006548:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800654c:	6067      	str	r7, [r4, #4]
 800654e:	dc02      	bgt.n	8006556 <_vfprintf_r+0x138e>
 8006550:	3408      	adds	r4, #8
 8006552:	3d10      	subs	r5, #16
 8006554:	e7d6      	b.n	8006504 <_vfprintf_r+0x133c>
 8006556:	4651      	mov	r1, sl
 8006558:	4658      	mov	r0, fp
 800655a:	aa26      	add	r2, sp, #152	; 0x98
 800655c:	f000 f890 	bl	8006680 <__sprint_r>
 8006560:	2800      	cmp	r0, #0
 8006562:	d1e5      	bne.n	8006530 <_vfprintf_r+0x1368>
 8006564:	ac29      	add	r4, sp, #164	; 0xa4
 8006566:	e7f4      	b.n	8006552 <_vfprintf_r+0x138a>
 8006568:	4658      	mov	r0, fp
 800656a:	9908      	ldr	r1, [sp, #32]
 800656c:	f002 f998 	bl	80088a0 <_free_r>
 8006570:	f7ff ba66 	b.w	8005a40 <_vfprintf_r+0x878>
 8006574:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006576:	b91b      	cbnz	r3, 8006580 <_vfprintf_r+0x13b8>
 8006578:	2300      	movs	r3, #0
 800657a:	9327      	str	r3, [sp, #156]	; 0x9c
 800657c:	f7ff b868 	b.w	8005650 <_vfprintf_r+0x488>
 8006580:	4651      	mov	r1, sl
 8006582:	4658      	mov	r0, fp
 8006584:	aa26      	add	r2, sp, #152	; 0x98
 8006586:	f000 f87b 	bl	8006680 <__sprint_r>
 800658a:	2800      	cmp	r0, #0
 800658c:	d0f4      	beq.n	8006578 <_vfprintf_r+0x13b0>
 800658e:	f7ff b85f 	b.w	8005650 <_vfprintf_r+0x488>
 8006592:	ea55 0206 	orrs.w	r2, r5, r6
 8006596:	f8cd 8020 	str.w	r8, [sp, #32]
 800659a:	f43f ab76 	beq.w	8005c8a <_vfprintf_r+0xac2>
 800659e:	2b01      	cmp	r3, #1
 80065a0:	f43f ac12 	beq.w	8005dc8 <_vfprintf_r+0xc00>
 80065a4:	2b02      	cmp	r3, #2
 80065a6:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 80065aa:	f43f ac54 	beq.w	8005e56 <_vfprintf_r+0xc8e>
 80065ae:	f005 0307 	and.w	r3, r5, #7
 80065b2:	08ed      	lsrs	r5, r5, #3
 80065b4:	ea45 7546 	orr.w	r5, r5, r6, lsl #29
 80065b8:	08f6      	lsrs	r6, r6, #3
 80065ba:	3330      	adds	r3, #48	; 0x30
 80065bc:	ea55 0106 	orrs.w	r1, r5, r6
 80065c0:	464a      	mov	r2, r9
 80065c2:	f809 3d01 	strb.w	r3, [r9, #-1]!
 80065c6:	d1f2      	bne.n	80065ae <_vfprintf_r+0x13e6>
 80065c8:	9908      	ldr	r1, [sp, #32]
 80065ca:	07c8      	lsls	r0, r1, #31
 80065cc:	d506      	bpl.n	80065dc <_vfprintf_r+0x1414>
 80065ce:	2b30      	cmp	r3, #48	; 0x30
 80065d0:	d004      	beq.n	80065dc <_vfprintf_r+0x1414>
 80065d2:	2330      	movs	r3, #48	; 0x30
 80065d4:	f809 3c01 	strb.w	r3, [r9, #-1]
 80065d8:	f1a2 0902 	sub.w	r9, r2, #2
 80065dc:	ab52      	add	r3, sp, #328	; 0x148
 80065de:	eba3 0309 	sub.w	r3, r3, r9
 80065e2:	9f07      	ldr	r7, [sp, #28]
 80065e4:	9307      	str	r3, [sp, #28]
 80065e6:	2300      	movs	r3, #0
 80065e8:	461e      	mov	r6, r3
 80065ea:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80065ee:	9308      	str	r3, [sp, #32]
 80065f0:	461d      	mov	r5, r3
 80065f2:	930c      	str	r3, [sp, #48]	; 0x30
 80065f4:	f7ff b94a 	b.w	800588c <_vfprintf_r+0x6c4>
 80065f8:	0800c415 	.word	0x0800c415
 80065fc:	0800c405 	.word	0x0800c405

08006600 <__sbprintf>:
 8006600:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006602:	461f      	mov	r7, r3
 8006604:	898b      	ldrh	r3, [r1, #12]
 8006606:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800660a:	f023 0302 	bic.w	r3, r3, #2
 800660e:	f8ad 300c 	strh.w	r3, [sp, #12]
 8006612:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8006614:	4615      	mov	r5, r2
 8006616:	9319      	str	r3, [sp, #100]	; 0x64
 8006618:	89cb      	ldrh	r3, [r1, #14]
 800661a:	4606      	mov	r6, r0
 800661c:	f8ad 300e 	strh.w	r3, [sp, #14]
 8006620:	69cb      	ldr	r3, [r1, #28]
 8006622:	a816      	add	r0, sp, #88	; 0x58
 8006624:	9307      	str	r3, [sp, #28]
 8006626:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8006628:	460c      	mov	r4, r1
 800662a:	9309      	str	r3, [sp, #36]	; 0x24
 800662c:	ab1a      	add	r3, sp, #104	; 0x68
 800662e:	9300      	str	r3, [sp, #0]
 8006630:	9304      	str	r3, [sp, #16]
 8006632:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006636:	9302      	str	r3, [sp, #8]
 8006638:	9305      	str	r3, [sp, #20]
 800663a:	2300      	movs	r3, #0
 800663c:	9306      	str	r3, [sp, #24]
 800663e:	f001 fa0f 	bl	8007a60 <__retarget_lock_init_recursive>
 8006642:	462a      	mov	r2, r5
 8006644:	463b      	mov	r3, r7
 8006646:	4669      	mov	r1, sp
 8006648:	4630      	mov	r0, r6
 800664a:	f7fe fdbd 	bl	80051c8 <_vfprintf_r>
 800664e:	1e05      	subs	r5, r0, #0
 8006650:	db07      	blt.n	8006662 <__sbprintf+0x62>
 8006652:	4669      	mov	r1, sp
 8006654:	4630      	mov	r0, r6
 8006656:	f000 fe5f 	bl	8007318 <_fflush_r>
 800665a:	2800      	cmp	r0, #0
 800665c:	bf18      	it	ne
 800665e:	f04f 35ff 	movne.w	r5, #4294967295	; 0xffffffff
 8006662:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8006666:	9816      	ldr	r0, [sp, #88]	; 0x58
 8006668:	065b      	lsls	r3, r3, #25
 800666a:	bf42      	ittt	mi
 800666c:	89a3      	ldrhmi	r3, [r4, #12]
 800666e:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 8006672:	81a3      	strhmi	r3, [r4, #12]
 8006674:	f001 f9f5 	bl	8007a62 <__retarget_lock_close_recursive>
 8006678:	4628      	mov	r0, r5
 800667a:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800667e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006680 <__sprint_r>:
 8006680:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006684:	6893      	ldr	r3, [r2, #8]
 8006686:	4680      	mov	r8, r0
 8006688:	460f      	mov	r7, r1
 800668a:	4614      	mov	r4, r2
 800668c:	b343      	cbz	r3, 80066e0 <__sprint_r+0x60>
 800668e:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8006690:	049d      	lsls	r5, r3, #18
 8006692:	d522      	bpl.n	80066da <__sprint_r+0x5a>
 8006694:	6815      	ldr	r5, [r2, #0]
 8006696:	3508      	adds	r5, #8
 8006698:	f04f 0900 	mov.w	r9, #0
 800669c:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 80066a0:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 80066a4:	45ca      	cmp	sl, r9
 80066a6:	dc0d      	bgt.n	80066c4 <__sprint_r+0x44>
 80066a8:	68a0      	ldr	r0, [r4, #8]
 80066aa:	f026 0603 	bic.w	r6, r6, #3
 80066ae:	1b80      	subs	r0, r0, r6
 80066b0:	60a0      	str	r0, [r4, #8]
 80066b2:	3508      	adds	r5, #8
 80066b4:	2800      	cmp	r0, #0
 80066b6:	d1ef      	bne.n	8006698 <__sprint_r+0x18>
 80066b8:	2300      	movs	r3, #0
 80066ba:	60a3      	str	r3, [r4, #8]
 80066bc:	2300      	movs	r3, #0
 80066be:	6063      	str	r3, [r4, #4]
 80066c0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066c4:	463a      	mov	r2, r7
 80066c6:	4640      	mov	r0, r8
 80066c8:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 80066cc:	f001 f929 	bl	8007922 <_fputwc_r>
 80066d0:	1c43      	adds	r3, r0, #1
 80066d2:	d0f1      	beq.n	80066b8 <__sprint_r+0x38>
 80066d4:	f109 0901 	add.w	r9, r9, #1
 80066d8:	e7e4      	b.n	80066a4 <__sprint_r+0x24>
 80066da:	f000 ff21 	bl	8007520 <__sfvwrite_r>
 80066de:	e7eb      	b.n	80066b8 <__sprint_r+0x38>
 80066e0:	4618      	mov	r0, r3
 80066e2:	e7eb      	b.n	80066bc <__sprint_r+0x3c>

080066e4 <_vfiprintf_r>:
 80066e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066e8:	b0bd      	sub	sp, #244	; 0xf4
 80066ea:	460f      	mov	r7, r1
 80066ec:	461d      	mov	r5, r3
 80066ee:	461c      	mov	r4, r3
 80066f0:	4681      	mov	r9, r0
 80066f2:	9202      	str	r2, [sp, #8]
 80066f4:	b118      	cbz	r0, 80066fe <_vfiprintf_r+0x1a>
 80066f6:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80066f8:	b90b      	cbnz	r3, 80066fe <_vfiprintf_r+0x1a>
 80066fa:	f000 febf 	bl	800747c <__sinit>
 80066fe:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006700:	07d8      	lsls	r0, r3, #31
 8006702:	d405      	bmi.n	8006710 <_vfiprintf_r+0x2c>
 8006704:	89bb      	ldrh	r3, [r7, #12]
 8006706:	0599      	lsls	r1, r3, #22
 8006708:	d402      	bmi.n	8006710 <_vfiprintf_r+0x2c>
 800670a:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800670c:	f001 f9aa 	bl	8007a64 <__retarget_lock_acquire_recursive>
 8006710:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8006714:	049a      	lsls	r2, r3, #18
 8006716:	d406      	bmi.n	8006726 <_vfiprintf_r+0x42>
 8006718:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800671c:	81bb      	strh	r3, [r7, #12]
 800671e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006720:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006724:	667b      	str	r3, [r7, #100]	; 0x64
 8006726:	89bb      	ldrh	r3, [r7, #12]
 8006728:	071e      	lsls	r6, r3, #28
 800672a:	d501      	bpl.n	8006730 <_vfiprintf_r+0x4c>
 800672c:	693b      	ldr	r3, [r7, #16]
 800672e:	b9ab      	cbnz	r3, 800675c <_vfiprintf_r+0x78>
 8006730:	4639      	mov	r1, r7
 8006732:	4648      	mov	r0, r9
 8006734:	f001 f85c 	bl	80077f0 <__swsetup_r>
 8006738:	b180      	cbz	r0, 800675c <_vfiprintf_r+0x78>
 800673a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800673c:	07d8      	lsls	r0, r3, #31
 800673e:	d506      	bpl.n	800674e <_vfiprintf_r+0x6a>
 8006740:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006744:	9303      	str	r3, [sp, #12]
 8006746:	9803      	ldr	r0, [sp, #12]
 8006748:	b03d      	add	sp, #244	; 0xf4
 800674a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800674e:	89bb      	ldrh	r3, [r7, #12]
 8006750:	0599      	lsls	r1, r3, #22
 8006752:	d4f5      	bmi.n	8006740 <_vfiprintf_r+0x5c>
 8006754:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8006756:	f001 f986 	bl	8007a66 <__retarget_lock_release_recursive>
 800675a:	e7f1      	b.n	8006740 <_vfiprintf_r+0x5c>
 800675c:	89bb      	ldrh	r3, [r7, #12]
 800675e:	f003 021a 	and.w	r2, r3, #26
 8006762:	2a0a      	cmp	r2, #10
 8006764:	d114      	bne.n	8006790 <_vfiprintf_r+0xac>
 8006766:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800676a:	2a00      	cmp	r2, #0
 800676c:	db10      	blt.n	8006790 <_vfiprintf_r+0xac>
 800676e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8006770:	07d2      	lsls	r2, r2, #31
 8006772:	d404      	bmi.n	800677e <_vfiprintf_r+0x9a>
 8006774:	059e      	lsls	r6, r3, #22
 8006776:	d402      	bmi.n	800677e <_vfiprintf_r+0x9a>
 8006778:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800677a:	f001 f974 	bl	8007a66 <__retarget_lock_release_recursive>
 800677e:	462b      	mov	r3, r5
 8006780:	4639      	mov	r1, r7
 8006782:	4648      	mov	r0, r9
 8006784:	9a02      	ldr	r2, [sp, #8]
 8006786:	b03d      	add	sp, #244	; 0xf4
 8006788:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800678c:	f000 bc38 	b.w	8007000 <__sbprintf>
 8006790:	2300      	movs	r3, #0
 8006792:	e9cd 3311 	strd	r3, r3, [sp, #68]	; 0x44
 8006796:	e9cd 3306 	strd	r3, r3, [sp, #24]
 800679a:	e9cd 3308 	strd	r3, r3, [sp, #32]
 800679e:	ae13      	add	r6, sp, #76	; 0x4c
 80067a0:	9610      	str	r6, [sp, #64]	; 0x40
 80067a2:	9303      	str	r3, [sp, #12]
 80067a4:	9b02      	ldr	r3, [sp, #8]
 80067a6:	461d      	mov	r5, r3
 80067a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80067ac:	b10a      	cbz	r2, 80067b2 <_vfiprintf_r+0xce>
 80067ae:	2a25      	cmp	r2, #37	; 0x25
 80067b0:	d1f9      	bne.n	80067a6 <_vfiprintf_r+0xc2>
 80067b2:	9b02      	ldr	r3, [sp, #8]
 80067b4:	ebb5 0803 	subs.w	r8, r5, r3
 80067b8:	d00d      	beq.n	80067d6 <_vfiprintf_r+0xf2>
 80067ba:	e9c6 3800 	strd	r3, r8, [r6]
 80067be:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80067c0:	4443      	add	r3, r8
 80067c2:	9312      	str	r3, [sp, #72]	; 0x48
 80067c4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80067c6:	3301      	adds	r3, #1
 80067c8:	2b07      	cmp	r3, #7
 80067ca:	9311      	str	r3, [sp, #68]	; 0x44
 80067cc:	dc76      	bgt.n	80068bc <_vfiprintf_r+0x1d8>
 80067ce:	3608      	adds	r6, #8
 80067d0:	9b03      	ldr	r3, [sp, #12]
 80067d2:	4443      	add	r3, r8
 80067d4:	9303      	str	r3, [sp, #12]
 80067d6:	782b      	ldrb	r3, [r5, #0]
 80067d8:	2b00      	cmp	r3, #0
 80067da:	f000 83d2 	beq.w	8006f82 <_vfiprintf_r+0x89e>
 80067de:	2300      	movs	r3, #0
 80067e0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80067e4:	469a      	mov	sl, r3
 80067e6:	3501      	adds	r5, #1
 80067e8:	f88d 303b 	strb.w	r3, [sp, #59]	; 0x3b
 80067ec:	9201      	str	r2, [sp, #4]
 80067ee:	9304      	str	r3, [sp, #16]
 80067f0:	462a      	mov	r2, r5
 80067f2:	f812 3b01 	ldrb.w	r3, [r2], #1
 80067f6:	9202      	str	r2, [sp, #8]
 80067f8:	f1a3 0220 	sub.w	r2, r3, #32
 80067fc:	2a5a      	cmp	r2, #90	; 0x5a
 80067fe:	f200 831a 	bhi.w	8006e36 <_vfiprintf_r+0x752>
 8006802:	e8df f012 	tbh	[pc, r2, lsl #1]
 8006806:	007d      	.short	0x007d
 8006808:	03180318 	.word	0x03180318
 800680c:	03180085 	.word	0x03180085
 8006810:	03180318 	.word	0x03180318
 8006814:	03180065 	.word	0x03180065
 8006818:	00880318 	.word	0x00880318
 800681c:	03180092 	.word	0x03180092
 8006820:	0094008f 	.word	0x0094008f
 8006824:	00af0318 	.word	0x00af0318
 8006828:	00b200b2 	.word	0x00b200b2
 800682c:	00b200b2 	.word	0x00b200b2
 8006830:	00b200b2 	.word	0x00b200b2
 8006834:	00b200b2 	.word	0x00b200b2
 8006838:	031800b2 	.word	0x031800b2
 800683c:	03180318 	.word	0x03180318
 8006840:	03180318 	.word	0x03180318
 8006844:	03180318 	.word	0x03180318
 8006848:	03180318 	.word	0x03180318
 800684c:	00ea00dc 	.word	0x00ea00dc
 8006850:	03180318 	.word	0x03180318
 8006854:	03180318 	.word	0x03180318
 8006858:	03180318 	.word	0x03180318
 800685c:	03180318 	.word	0x03180318
 8006860:	03180318 	.word	0x03180318
 8006864:	03180139 	.word	0x03180139
 8006868:	03180318 	.word	0x03180318
 800686c:	0318017e 	.word	0x0318017e
 8006870:	0318025c 	.word	0x0318025c
 8006874:	027c0318 	.word	0x027c0318
 8006878:	03180318 	.word	0x03180318
 800687c:	03180318 	.word	0x03180318
 8006880:	03180318 	.word	0x03180318
 8006884:	03180318 	.word	0x03180318
 8006888:	03180318 	.word	0x03180318
 800688c:	00ec00dc 	.word	0x00ec00dc
 8006890:	03180318 	.word	0x03180318
 8006894:	00c20318 	.word	0x00c20318
 8006898:	00d600ec 	.word	0x00d600ec
 800689c:	00cf0318 	.word	0x00cf0318
 80068a0:	01170318 	.word	0x01170318
 80068a4:	0170013b 	.word	0x0170013b
 80068a8:	031800d6 	.word	0x031800d6
 80068ac:	007b017e 	.word	0x007b017e
 80068b0:	0318025e 	.word	0x0318025e
 80068b4:	02980318 	.word	0x02980318
 80068b8:	007b0318 	.word	0x007b0318
 80068bc:	4639      	mov	r1, r7
 80068be:	4648      	mov	r0, r9
 80068c0:	aa10      	add	r2, sp, #64	; 0x40
 80068c2:	f7ff fedd 	bl	8006680 <__sprint_r>
 80068c6:	2800      	cmp	r0, #0
 80068c8:	f040 833a 	bne.w	8006f40 <_vfiprintf_r+0x85c>
 80068cc:	ae13      	add	r6, sp, #76	; 0x4c
 80068ce:	e77f      	b.n	80067d0 <_vfiprintf_r+0xec>
 80068d0:	4648      	mov	r0, r9
 80068d2:	f001 f88b 	bl	80079ec <_localeconv_r>
 80068d6:	6843      	ldr	r3, [r0, #4]
 80068d8:	4618      	mov	r0, r3
 80068da:	9309      	str	r3, [sp, #36]	; 0x24
 80068dc:	f7f9 fc38 	bl	8000150 <strlen>
 80068e0:	9008      	str	r0, [sp, #32]
 80068e2:	4648      	mov	r0, r9
 80068e4:	f001 f882 	bl	80079ec <_localeconv_r>
 80068e8:	6883      	ldr	r3, [r0, #8]
 80068ea:	9307      	str	r3, [sp, #28]
 80068ec:	9b08      	ldr	r3, [sp, #32]
 80068ee:	b12b      	cbz	r3, 80068fc <_vfiprintf_r+0x218>
 80068f0:	9b07      	ldr	r3, [sp, #28]
 80068f2:	b11b      	cbz	r3, 80068fc <_vfiprintf_r+0x218>
 80068f4:	781b      	ldrb	r3, [r3, #0]
 80068f6:	b10b      	cbz	r3, 80068fc <_vfiprintf_r+0x218>
 80068f8:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 80068fc:	9d02      	ldr	r5, [sp, #8]
 80068fe:	e777      	b.n	80067f0 <_vfiprintf_r+0x10c>
 8006900:	f89d 303b 	ldrb.w	r3, [sp, #59]	; 0x3b
 8006904:	2b00      	cmp	r3, #0
 8006906:	d1f9      	bne.n	80068fc <_vfiprintf_r+0x218>
 8006908:	2320      	movs	r3, #32
 800690a:	f88d 303b 	strb.w	r3, [sp, #59]	; 0x3b
 800690e:	e7f5      	b.n	80068fc <_vfiprintf_r+0x218>
 8006910:	f04a 0a01 	orr.w	sl, sl, #1
 8006914:	e7f2      	b.n	80068fc <_vfiprintf_r+0x218>
 8006916:	f854 3b04 	ldr.w	r3, [r4], #4
 800691a:	2b00      	cmp	r3, #0
 800691c:	9304      	str	r3, [sp, #16]
 800691e:	daed      	bge.n	80068fc <_vfiprintf_r+0x218>
 8006920:	425b      	negs	r3, r3
 8006922:	9304      	str	r3, [sp, #16]
 8006924:	f04a 0a04 	orr.w	sl, sl, #4
 8006928:	e7e8      	b.n	80068fc <_vfiprintf_r+0x218>
 800692a:	232b      	movs	r3, #43	; 0x2b
 800692c:	e7ed      	b.n	800690a <_vfiprintf_r+0x226>
 800692e:	9a02      	ldr	r2, [sp, #8]
 8006930:	f812 3b01 	ldrb.w	r3, [r2], #1
 8006934:	2b2a      	cmp	r3, #42	; 0x2a
 8006936:	d112      	bne.n	800695e <_vfiprintf_r+0x27a>
 8006938:	f854 3b04 	ldr.w	r3, [r4], #4
 800693c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006940:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8006944:	e7da      	b.n	80068fc <_vfiprintf_r+0x218>
 8006946:	200a      	movs	r0, #10
 8006948:	9b01      	ldr	r3, [sp, #4]
 800694a:	fb00 1303 	mla	r3, r0, r3, r1
 800694e:	9301      	str	r3, [sp, #4]
 8006950:	f812 3b01 	ldrb.w	r3, [r2], #1
 8006954:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8006958:	2909      	cmp	r1, #9
 800695a:	d9f4      	bls.n	8006946 <_vfiprintf_r+0x262>
 800695c:	e74b      	b.n	80067f6 <_vfiprintf_r+0x112>
 800695e:	2100      	movs	r1, #0
 8006960:	9101      	str	r1, [sp, #4]
 8006962:	e7f7      	b.n	8006954 <_vfiprintf_r+0x270>
 8006964:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 8006968:	e7c8      	b.n	80068fc <_vfiprintf_r+0x218>
 800696a:	2100      	movs	r1, #0
 800696c:	9a02      	ldr	r2, [sp, #8]
 800696e:	9104      	str	r1, [sp, #16]
 8006970:	200a      	movs	r0, #10
 8006972:	9904      	ldr	r1, [sp, #16]
 8006974:	3b30      	subs	r3, #48	; 0x30
 8006976:	fb00 3301 	mla	r3, r0, r1, r3
 800697a:	9304      	str	r3, [sp, #16]
 800697c:	f812 3b01 	ldrb.w	r3, [r2], #1
 8006980:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8006984:	2909      	cmp	r1, #9
 8006986:	d9f3      	bls.n	8006970 <_vfiprintf_r+0x28c>
 8006988:	e735      	b.n	80067f6 <_vfiprintf_r+0x112>
 800698a:	9b02      	ldr	r3, [sp, #8]
 800698c:	781b      	ldrb	r3, [r3, #0]
 800698e:	2b68      	cmp	r3, #104	; 0x68
 8006990:	bf01      	itttt	eq
 8006992:	9b02      	ldreq	r3, [sp, #8]
 8006994:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 8006998:	3301      	addeq	r3, #1
 800699a:	9302      	streq	r3, [sp, #8]
 800699c:	bf18      	it	ne
 800699e:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 80069a2:	e7ab      	b.n	80068fc <_vfiprintf_r+0x218>
 80069a4:	9b02      	ldr	r3, [sp, #8]
 80069a6:	781b      	ldrb	r3, [r3, #0]
 80069a8:	2b6c      	cmp	r3, #108	; 0x6c
 80069aa:	d105      	bne.n	80069b8 <_vfiprintf_r+0x2d4>
 80069ac:	9b02      	ldr	r3, [sp, #8]
 80069ae:	3301      	adds	r3, #1
 80069b0:	9302      	str	r3, [sp, #8]
 80069b2:	f04a 0a20 	orr.w	sl, sl, #32
 80069b6:	e7a1      	b.n	80068fc <_vfiprintf_r+0x218>
 80069b8:	f04a 0a10 	orr.w	sl, sl, #16
 80069bc:	e79e      	b.n	80068fc <_vfiprintf_r+0x218>
 80069be:	46a0      	mov	r8, r4
 80069c0:	f858 3b04 	ldr.w	r3, [r8], #4
 80069c4:	f88d 308c 	strb.w	r3, [sp, #140]	; 0x8c
 80069c8:	2300      	movs	r3, #0
 80069ca:	f88d 303b 	strb.w	r3, [sp, #59]	; 0x3b
 80069ce:	2201      	movs	r2, #1
 80069d0:	461d      	mov	r5, r3
 80069d2:	9201      	str	r2, [sp, #4]
 80069d4:	f10d 0b8c 	add.w	fp, sp, #140	; 0x8c
 80069d8:	e0a8      	b.n	8006b2c <_vfiprintf_r+0x448>
 80069da:	f04a 0a10 	orr.w	sl, sl, #16
 80069de:	f01a 0f20 	tst.w	sl, #32
 80069e2:	d010      	beq.n	8006a06 <_vfiprintf_r+0x322>
 80069e4:	3407      	adds	r4, #7
 80069e6:	f024 0307 	bic.w	r3, r4, #7
 80069ea:	4698      	mov	r8, r3
 80069ec:	685d      	ldr	r5, [r3, #4]
 80069ee:	f858 4b08 	ldr.w	r4, [r8], #8
 80069f2:	2d00      	cmp	r5, #0
 80069f4:	da05      	bge.n	8006a02 <_vfiprintf_r+0x31e>
 80069f6:	232d      	movs	r3, #45	; 0x2d
 80069f8:	4264      	negs	r4, r4
 80069fa:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 80069fe:	f88d 303b 	strb.w	r3, [sp, #59]	; 0x3b
 8006a02:	2301      	movs	r3, #1
 8006a04:	e04a      	b.n	8006a9c <_vfiprintf_r+0x3b8>
 8006a06:	46a0      	mov	r8, r4
 8006a08:	f01a 0f10 	tst.w	sl, #16
 8006a0c:	f858 5b04 	ldr.w	r5, [r8], #4
 8006a10:	d002      	beq.n	8006a18 <_vfiprintf_r+0x334>
 8006a12:	462c      	mov	r4, r5
 8006a14:	17ed      	asrs	r5, r5, #31
 8006a16:	e7ec      	b.n	80069f2 <_vfiprintf_r+0x30e>
 8006a18:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8006a1c:	d003      	beq.n	8006a26 <_vfiprintf_r+0x342>
 8006a1e:	b22c      	sxth	r4, r5
 8006a20:	f345 35c0 	sbfx	r5, r5, #15, #1
 8006a24:	e7e5      	b.n	80069f2 <_vfiprintf_r+0x30e>
 8006a26:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8006a2a:	d0f2      	beq.n	8006a12 <_vfiprintf_r+0x32e>
 8006a2c:	b26c      	sxtb	r4, r5
 8006a2e:	f345 15c0 	sbfx	r5, r5, #7, #1
 8006a32:	e7de      	b.n	80069f2 <_vfiprintf_r+0x30e>
 8006a34:	f01a 0f20 	tst.w	sl, #32
 8006a38:	f104 0804 	add.w	r8, r4, #4
 8006a3c:	d007      	beq.n	8006a4e <_vfiprintf_r+0x36a>
 8006a3e:	9a03      	ldr	r2, [sp, #12]
 8006a40:	6823      	ldr	r3, [r4, #0]
 8006a42:	9903      	ldr	r1, [sp, #12]
 8006a44:	17d2      	asrs	r2, r2, #31
 8006a46:	e9c3 1200 	strd	r1, r2, [r3]
 8006a4a:	4644      	mov	r4, r8
 8006a4c:	e6aa      	b.n	80067a4 <_vfiprintf_r+0xc0>
 8006a4e:	f01a 0f10 	tst.w	sl, #16
 8006a52:	d003      	beq.n	8006a5c <_vfiprintf_r+0x378>
 8006a54:	6823      	ldr	r3, [r4, #0]
 8006a56:	9a03      	ldr	r2, [sp, #12]
 8006a58:	601a      	str	r2, [r3, #0]
 8006a5a:	e7f6      	b.n	8006a4a <_vfiprintf_r+0x366>
 8006a5c:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8006a60:	d003      	beq.n	8006a6a <_vfiprintf_r+0x386>
 8006a62:	6823      	ldr	r3, [r4, #0]
 8006a64:	9a03      	ldr	r2, [sp, #12]
 8006a66:	801a      	strh	r2, [r3, #0]
 8006a68:	e7ef      	b.n	8006a4a <_vfiprintf_r+0x366>
 8006a6a:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8006a6e:	d0f1      	beq.n	8006a54 <_vfiprintf_r+0x370>
 8006a70:	6823      	ldr	r3, [r4, #0]
 8006a72:	9a03      	ldr	r2, [sp, #12]
 8006a74:	701a      	strb	r2, [r3, #0]
 8006a76:	e7e8      	b.n	8006a4a <_vfiprintf_r+0x366>
 8006a78:	f04a 0a10 	orr.w	sl, sl, #16
 8006a7c:	f01a 0320 	ands.w	r3, sl, #32
 8006a80:	d01f      	beq.n	8006ac2 <_vfiprintf_r+0x3de>
 8006a82:	3407      	adds	r4, #7
 8006a84:	f024 0307 	bic.w	r3, r4, #7
 8006a88:	4698      	mov	r8, r3
 8006a8a:	685d      	ldr	r5, [r3, #4]
 8006a8c:	f858 4b08 	ldr.w	r4, [r8], #8
 8006a90:	2300      	movs	r3, #0
 8006a92:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8006a96:	2200      	movs	r2, #0
 8006a98:	f88d 203b 	strb.w	r2, [sp, #59]	; 0x3b
 8006a9c:	9a01      	ldr	r2, [sp, #4]
 8006a9e:	3201      	adds	r2, #1
 8006aa0:	f000 827c 	beq.w	8006f9c <_vfiprintf_r+0x8b8>
 8006aa4:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 8006aa8:	9205      	str	r2, [sp, #20]
 8006aaa:	ea54 0205 	orrs.w	r2, r4, r5
 8006aae:	f040 827b 	bne.w	8006fa8 <_vfiprintf_r+0x8c4>
 8006ab2:	9a01      	ldr	r2, [sp, #4]
 8006ab4:	2a00      	cmp	r2, #0
 8006ab6:	f000 81b3 	beq.w	8006e20 <_vfiprintf_r+0x73c>
 8006aba:	2b01      	cmp	r3, #1
 8006abc:	f040 8277 	bne.w	8006fae <_vfiprintf_r+0x8ca>
 8006ac0:	e151      	b.n	8006d66 <_vfiprintf_r+0x682>
 8006ac2:	46a0      	mov	r8, r4
 8006ac4:	f01a 0510 	ands.w	r5, sl, #16
 8006ac8:	f858 4b04 	ldr.w	r4, [r8], #4
 8006acc:	d001      	beq.n	8006ad2 <_vfiprintf_r+0x3ee>
 8006ace:	461d      	mov	r5, r3
 8006ad0:	e7de      	b.n	8006a90 <_vfiprintf_r+0x3ac>
 8006ad2:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 8006ad6:	d001      	beq.n	8006adc <_vfiprintf_r+0x3f8>
 8006ad8:	b2a4      	uxth	r4, r4
 8006ada:	e7d9      	b.n	8006a90 <_vfiprintf_r+0x3ac>
 8006adc:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 8006ae0:	d0d6      	beq.n	8006a90 <_vfiprintf_r+0x3ac>
 8006ae2:	b2e4      	uxtb	r4, r4
 8006ae4:	e7f3      	b.n	8006ace <_vfiprintf_r+0x3ea>
 8006ae6:	f647 0330 	movw	r3, #30768	; 0x7830
 8006aea:	46a0      	mov	r8, r4
 8006aec:	2500      	movs	r5, #0
 8006aee:	f8ad 303c 	strh.w	r3, [sp, #60]	; 0x3c
 8006af2:	4ba0      	ldr	r3, [pc, #640]	; (8006d74 <_vfiprintf_r+0x690>)
 8006af4:	f858 4b04 	ldr.w	r4, [r8], #4
 8006af8:	f04a 0a02 	orr.w	sl, sl, #2
 8006afc:	9306      	str	r3, [sp, #24]
 8006afe:	2302      	movs	r3, #2
 8006b00:	e7c9      	b.n	8006a96 <_vfiprintf_r+0x3b2>
 8006b02:	46a0      	mov	r8, r4
 8006b04:	2500      	movs	r5, #0
 8006b06:	9b01      	ldr	r3, [sp, #4]
 8006b08:	f858 bb04 	ldr.w	fp, [r8], #4
 8006b0c:	1c5c      	adds	r4, r3, #1
 8006b0e:	f88d 503b 	strb.w	r5, [sp, #59]	; 0x3b
 8006b12:	f000 80cf 	beq.w	8006cb4 <_vfiprintf_r+0x5d0>
 8006b16:	461a      	mov	r2, r3
 8006b18:	4629      	mov	r1, r5
 8006b1a:	4658      	mov	r0, fp
 8006b1c:	f000 ffa4 	bl	8007a68 <memchr>
 8006b20:	2800      	cmp	r0, #0
 8006b22:	f000 8192 	beq.w	8006e4a <_vfiprintf_r+0x766>
 8006b26:	eba0 030b 	sub.w	r3, r0, fp
 8006b2a:	9301      	str	r3, [sp, #4]
 8006b2c:	9b01      	ldr	r3, [sp, #4]
 8006b2e:	f89d 203b 	ldrb.w	r2, [sp, #59]	; 0x3b
 8006b32:	42ab      	cmp	r3, r5
 8006b34:	bfb8      	it	lt
 8006b36:	462b      	movlt	r3, r5
 8006b38:	9305      	str	r3, [sp, #20]
 8006b3a:	b10a      	cbz	r2, 8006b40 <_vfiprintf_r+0x45c>
 8006b3c:	3301      	adds	r3, #1
 8006b3e:	9305      	str	r3, [sp, #20]
 8006b40:	f01a 0302 	ands.w	r3, sl, #2
 8006b44:	930a      	str	r3, [sp, #40]	; 0x28
 8006b46:	bf1e      	ittt	ne
 8006b48:	9b05      	ldrne	r3, [sp, #20]
 8006b4a:	3302      	addne	r3, #2
 8006b4c:	9305      	strne	r3, [sp, #20]
 8006b4e:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 8006b52:	930b      	str	r3, [sp, #44]	; 0x2c
 8006b54:	d11f      	bne.n	8006b96 <_vfiprintf_r+0x4b2>
 8006b56:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 8006b5a:	1a9c      	subs	r4, r3, r2
 8006b5c:	2c00      	cmp	r4, #0
 8006b5e:	dd1a      	ble.n	8006b96 <_vfiprintf_r+0x4b2>
 8006b60:	4b85      	ldr	r3, [pc, #532]	; (8006d78 <_vfiprintf_r+0x694>)
 8006b62:	2c10      	cmp	r4, #16
 8006b64:	e9dd 2111 	ldrd	r2, r1, [sp, #68]	; 0x44
 8006b68:	f106 0008 	add.w	r0, r6, #8
 8006b6c:	f102 0201 	add.w	r2, r2, #1
 8006b70:	6033      	str	r3, [r6, #0]
 8006b72:	f300 816c 	bgt.w	8006e4e <_vfiprintf_r+0x76a>
 8006b76:	6074      	str	r4, [r6, #4]
 8006b78:	2a07      	cmp	r2, #7
 8006b7a:	440c      	add	r4, r1
 8006b7c:	e9cd 2411 	strd	r2, r4, [sp, #68]	; 0x44
 8006b80:	f340 817a 	ble.w	8006e78 <_vfiprintf_r+0x794>
 8006b84:	4639      	mov	r1, r7
 8006b86:	4648      	mov	r0, r9
 8006b88:	aa10      	add	r2, sp, #64	; 0x40
 8006b8a:	f7ff fd79 	bl	8006680 <__sprint_r>
 8006b8e:	2800      	cmp	r0, #0
 8006b90:	f040 81d6 	bne.w	8006f40 <_vfiprintf_r+0x85c>
 8006b94:	ae13      	add	r6, sp, #76	; 0x4c
 8006b96:	f89d 003b 	ldrb.w	r0, [sp, #59]	; 0x3b
 8006b9a:	e9dd 2111 	ldrd	r2, r1, [sp, #68]	; 0x44
 8006b9e:	b160      	cbz	r0, 8006bba <_vfiprintf_r+0x4d6>
 8006ba0:	f10d 003b 	add.w	r0, sp, #59	; 0x3b
 8006ba4:	6030      	str	r0, [r6, #0]
 8006ba6:	2001      	movs	r0, #1
 8006ba8:	3201      	adds	r2, #1
 8006baa:	4401      	add	r1, r0
 8006bac:	2a07      	cmp	r2, #7
 8006bae:	e9cd 2111 	strd	r2, r1, [sp, #68]	; 0x44
 8006bb2:	6070      	str	r0, [r6, #4]
 8006bb4:	f300 8162 	bgt.w	8006e7c <_vfiprintf_r+0x798>
 8006bb8:	3608      	adds	r6, #8
 8006bba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006bbc:	e9dd 2111 	ldrd	r2, r1, [sp, #68]	; 0x44
 8006bc0:	b15b      	cbz	r3, 8006bda <_vfiprintf_r+0x4f6>
 8006bc2:	a80f      	add	r0, sp, #60	; 0x3c
 8006bc4:	6030      	str	r0, [r6, #0]
 8006bc6:	2002      	movs	r0, #2
 8006bc8:	3201      	adds	r2, #1
 8006bca:	4401      	add	r1, r0
 8006bcc:	2a07      	cmp	r2, #7
 8006bce:	e9cd 2111 	strd	r2, r1, [sp, #68]	; 0x44
 8006bd2:	6070      	str	r0, [r6, #4]
 8006bd4:	f300 815b 	bgt.w	8006e8e <_vfiprintf_r+0x7aa>
 8006bd8:	3608      	adds	r6, #8
 8006bda:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006bdc:	2b80      	cmp	r3, #128	; 0x80
 8006bde:	d11f      	bne.n	8006c20 <_vfiprintf_r+0x53c>
 8006be0:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 8006be4:	1a9c      	subs	r4, r3, r2
 8006be6:	2c00      	cmp	r4, #0
 8006be8:	dd1a      	ble.n	8006c20 <_vfiprintf_r+0x53c>
 8006bea:	4b64      	ldr	r3, [pc, #400]	; (8006d7c <_vfiprintf_r+0x698>)
 8006bec:	2c10      	cmp	r4, #16
 8006bee:	e9dd 2111 	ldrd	r2, r1, [sp, #68]	; 0x44
 8006bf2:	f106 0008 	add.w	r0, r6, #8
 8006bf6:	f102 0201 	add.w	r2, r2, #1
 8006bfa:	6033      	str	r3, [r6, #0]
 8006bfc:	f300 8150 	bgt.w	8006ea0 <_vfiprintf_r+0x7bc>
 8006c00:	6074      	str	r4, [r6, #4]
 8006c02:	2a07      	cmp	r2, #7
 8006c04:	440c      	add	r4, r1
 8006c06:	e9cd 2411 	strd	r2, r4, [sp, #68]	; 0x44
 8006c0a:	f340 815e 	ble.w	8006eca <_vfiprintf_r+0x7e6>
 8006c0e:	4639      	mov	r1, r7
 8006c10:	4648      	mov	r0, r9
 8006c12:	aa10      	add	r2, sp, #64	; 0x40
 8006c14:	f7ff fd34 	bl	8006680 <__sprint_r>
 8006c18:	2800      	cmp	r0, #0
 8006c1a:	f040 8191 	bne.w	8006f40 <_vfiprintf_r+0x85c>
 8006c1e:	ae13      	add	r6, sp, #76	; 0x4c
 8006c20:	9b01      	ldr	r3, [sp, #4]
 8006c22:	1aec      	subs	r4, r5, r3
 8006c24:	2c00      	cmp	r4, #0
 8006c26:	dd1b      	ble.n	8006c60 <_vfiprintf_r+0x57c>
 8006c28:	2310      	movs	r3, #16
 8006c2a:	4d54      	ldr	r5, [pc, #336]	; (8006d7c <_vfiprintf_r+0x698>)
 8006c2c:	2c10      	cmp	r4, #16
 8006c2e:	e9dd 2111 	ldrd	r2, r1, [sp, #68]	; 0x44
 8006c32:	f106 0008 	add.w	r0, r6, #8
 8006c36:	f102 0201 	add.w	r2, r2, #1
 8006c3a:	6035      	str	r5, [r6, #0]
 8006c3c:	f300 8147 	bgt.w	8006ece <_vfiprintf_r+0x7ea>
 8006c40:	6074      	str	r4, [r6, #4]
 8006c42:	2a07      	cmp	r2, #7
 8006c44:	440c      	add	r4, r1
 8006c46:	e9cd 2411 	strd	r2, r4, [sp, #68]	; 0x44
 8006c4a:	f340 8151 	ble.w	8006ef0 <_vfiprintf_r+0x80c>
 8006c4e:	4639      	mov	r1, r7
 8006c50:	4648      	mov	r0, r9
 8006c52:	aa10      	add	r2, sp, #64	; 0x40
 8006c54:	f7ff fd14 	bl	8006680 <__sprint_r>
 8006c58:	2800      	cmp	r0, #0
 8006c5a:	f040 8171 	bne.w	8006f40 <_vfiprintf_r+0x85c>
 8006c5e:	ae13      	add	r6, sp, #76	; 0x4c
 8006c60:	9b01      	ldr	r3, [sp, #4]
 8006c62:	9a01      	ldr	r2, [sp, #4]
 8006c64:	6073      	str	r3, [r6, #4]
 8006c66:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006c68:	f8c6 b000 	str.w	fp, [r6]
 8006c6c:	4413      	add	r3, r2
 8006c6e:	9312      	str	r3, [sp, #72]	; 0x48
 8006c70:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006c72:	3301      	adds	r3, #1
 8006c74:	2b07      	cmp	r3, #7
 8006c76:	9311      	str	r3, [sp, #68]	; 0x44
 8006c78:	f300 813c 	bgt.w	8006ef4 <_vfiprintf_r+0x810>
 8006c7c:	f106 0308 	add.w	r3, r6, #8
 8006c80:	f01a 0f04 	tst.w	sl, #4
 8006c84:	f040 813e 	bne.w	8006f04 <_vfiprintf_r+0x820>
 8006c88:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 8006c8c:	9905      	ldr	r1, [sp, #20]
 8006c8e:	428a      	cmp	r2, r1
 8006c90:	bfac      	ite	ge
 8006c92:	189b      	addge	r3, r3, r2
 8006c94:	185b      	addlt	r3, r3, r1
 8006c96:	9303      	str	r3, [sp, #12]
 8006c98:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006c9a:	b13b      	cbz	r3, 8006cac <_vfiprintf_r+0x5c8>
 8006c9c:	4639      	mov	r1, r7
 8006c9e:	4648      	mov	r0, r9
 8006ca0:	aa10      	add	r2, sp, #64	; 0x40
 8006ca2:	f7ff fced 	bl	8006680 <__sprint_r>
 8006ca6:	2800      	cmp	r0, #0
 8006ca8:	f040 814a 	bne.w	8006f40 <_vfiprintf_r+0x85c>
 8006cac:	2300      	movs	r3, #0
 8006cae:	ae13      	add	r6, sp, #76	; 0x4c
 8006cb0:	9311      	str	r3, [sp, #68]	; 0x44
 8006cb2:	e6ca      	b.n	8006a4a <_vfiprintf_r+0x366>
 8006cb4:	4658      	mov	r0, fp
 8006cb6:	f7f9 fa4b 	bl	8000150 <strlen>
 8006cba:	9001      	str	r0, [sp, #4]
 8006cbc:	e736      	b.n	8006b2c <_vfiprintf_r+0x448>
 8006cbe:	f04a 0a10 	orr.w	sl, sl, #16
 8006cc2:	f01a 0320 	ands.w	r3, sl, #32
 8006cc6:	d008      	beq.n	8006cda <_vfiprintf_r+0x5f6>
 8006cc8:	3407      	adds	r4, #7
 8006cca:	f024 0307 	bic.w	r3, r4, #7
 8006cce:	4698      	mov	r8, r3
 8006cd0:	685d      	ldr	r5, [r3, #4]
 8006cd2:	f858 4b08 	ldr.w	r4, [r8], #8
 8006cd6:	2301      	movs	r3, #1
 8006cd8:	e6dd      	b.n	8006a96 <_vfiprintf_r+0x3b2>
 8006cda:	46a0      	mov	r8, r4
 8006cdc:	f01a 0510 	ands.w	r5, sl, #16
 8006ce0:	f858 4b04 	ldr.w	r4, [r8], #4
 8006ce4:	d001      	beq.n	8006cea <_vfiprintf_r+0x606>
 8006ce6:	461d      	mov	r5, r3
 8006ce8:	e7f5      	b.n	8006cd6 <_vfiprintf_r+0x5f2>
 8006cea:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 8006cee:	d001      	beq.n	8006cf4 <_vfiprintf_r+0x610>
 8006cf0:	b2a4      	uxth	r4, r4
 8006cf2:	e7f0      	b.n	8006cd6 <_vfiprintf_r+0x5f2>
 8006cf4:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 8006cf8:	d0ed      	beq.n	8006cd6 <_vfiprintf_r+0x5f2>
 8006cfa:	b2e4      	uxtb	r4, r4
 8006cfc:	e7f3      	b.n	8006ce6 <_vfiprintf_r+0x602>
 8006cfe:	4a20      	ldr	r2, [pc, #128]	; (8006d80 <_vfiprintf_r+0x69c>)
 8006d00:	9206      	str	r2, [sp, #24]
 8006d02:	f01a 0220 	ands.w	r2, sl, #32
 8006d06:	d018      	beq.n	8006d3a <_vfiprintf_r+0x656>
 8006d08:	3407      	adds	r4, #7
 8006d0a:	f024 0207 	bic.w	r2, r4, #7
 8006d0e:	4690      	mov	r8, r2
 8006d10:	6855      	ldr	r5, [r2, #4]
 8006d12:	f858 4b08 	ldr.w	r4, [r8], #8
 8006d16:	f01a 0f01 	tst.w	sl, #1
 8006d1a:	d009      	beq.n	8006d30 <_vfiprintf_r+0x64c>
 8006d1c:	ea54 0205 	orrs.w	r2, r4, r5
 8006d20:	bf1f      	itttt	ne
 8006d22:	2230      	movne	r2, #48	; 0x30
 8006d24:	f88d 303d 	strbne.w	r3, [sp, #61]	; 0x3d
 8006d28:	f88d 203c 	strbne.w	r2, [sp, #60]	; 0x3c
 8006d2c:	f04a 0a02 	orrne.w	sl, sl, #2
 8006d30:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8006d34:	e6e3      	b.n	8006afe <_vfiprintf_r+0x41a>
 8006d36:	4a0f      	ldr	r2, [pc, #60]	; (8006d74 <_vfiprintf_r+0x690>)
 8006d38:	e7e2      	b.n	8006d00 <_vfiprintf_r+0x61c>
 8006d3a:	46a0      	mov	r8, r4
 8006d3c:	f01a 0510 	ands.w	r5, sl, #16
 8006d40:	f858 4b04 	ldr.w	r4, [r8], #4
 8006d44:	d001      	beq.n	8006d4a <_vfiprintf_r+0x666>
 8006d46:	4615      	mov	r5, r2
 8006d48:	e7e5      	b.n	8006d16 <_vfiprintf_r+0x632>
 8006d4a:	f01a 0240 	ands.w	r2, sl, #64	; 0x40
 8006d4e:	d001      	beq.n	8006d54 <_vfiprintf_r+0x670>
 8006d50:	b2a4      	uxth	r4, r4
 8006d52:	e7e0      	b.n	8006d16 <_vfiprintf_r+0x632>
 8006d54:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 8006d58:	d0dd      	beq.n	8006d16 <_vfiprintf_r+0x632>
 8006d5a:	b2e4      	uxtb	r4, r4
 8006d5c:	e7f3      	b.n	8006d46 <_vfiprintf_r+0x662>
 8006d5e:	2c0a      	cmp	r4, #10
 8006d60:	f175 0300 	sbcs.w	r3, r5, #0
 8006d64:	d20e      	bcs.n	8006d84 <_vfiprintf_r+0x6a0>
 8006d66:	3430      	adds	r4, #48	; 0x30
 8006d68:	f88d 40ef 	strb.w	r4, [sp, #239]	; 0xef
 8006d6c:	f10d 0bef 	add.w	fp, sp, #239	; 0xef
 8006d70:	e139      	b.n	8006fe6 <_vfiprintf_r+0x902>
 8006d72:	bf00      	nop
 8006d74:	0800c3e1 	.word	0x0800c3e1
 8006d78:	0800c425 	.word	0x0800c425
 8006d7c:	0800c435 	.word	0x0800c435
 8006d80:	0800c3f2 	.word	0x0800c3f2
 8006d84:	f04f 0a00 	mov.w	sl, #0
 8006d88:	ab3c      	add	r3, sp, #240	; 0xf0
 8006d8a:	930a      	str	r3, [sp, #40]	; 0x28
 8006d8c:	9b05      	ldr	r3, [sp, #20]
 8006d8e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006d92:	930b      	str	r3, [sp, #44]	; 0x2c
 8006d94:	220a      	movs	r2, #10
 8006d96:	2300      	movs	r3, #0
 8006d98:	4620      	mov	r0, r4
 8006d9a:	4629      	mov	r1, r5
 8006d9c:	f7fa f822 	bl	8000de4 <__aeabi_uldivmod>
 8006da0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006da2:	3230      	adds	r2, #48	; 0x30
 8006da4:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 8006da8:	f803 2c01 	strb.w	r2, [r3, #-1]
 8006dac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006dae:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8006db2:	f10a 0a01 	add.w	sl, sl, #1
 8006db6:	b1cb      	cbz	r3, 8006dec <_vfiprintf_r+0x708>
 8006db8:	9b07      	ldr	r3, [sp, #28]
 8006dba:	781a      	ldrb	r2, [r3, #0]
 8006dbc:	4552      	cmp	r2, sl
 8006dbe:	d115      	bne.n	8006dec <_vfiprintf_r+0x708>
 8006dc0:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 8006dc4:	d012      	beq.n	8006dec <_vfiprintf_r+0x708>
 8006dc6:	2c0a      	cmp	r4, #10
 8006dc8:	f175 0200 	sbcs.w	r2, r5, #0
 8006dcc:	d30e      	bcc.n	8006dec <_vfiprintf_r+0x708>
 8006dce:	9b08      	ldr	r3, [sp, #32]
 8006dd0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006dd2:	ebab 0b03 	sub.w	fp, fp, r3
 8006dd6:	461a      	mov	r2, r3
 8006dd8:	4658      	mov	r0, fp
 8006dda:	f000 fded 	bl	80079b8 <strncpy>
 8006dde:	9b07      	ldr	r3, [sp, #28]
 8006de0:	785a      	ldrb	r2, [r3, #1]
 8006de2:	b16a      	cbz	r2, 8006e00 <_vfiprintf_r+0x71c>
 8006de4:	f04f 0a00 	mov.w	sl, #0
 8006de8:	3301      	adds	r3, #1
 8006dea:	9307      	str	r3, [sp, #28]
 8006dec:	2c0a      	cmp	r4, #10
 8006dee:	f175 0500 	sbcs.w	r5, r5, #0
 8006df2:	f0c0 80f8 	bcc.w	8006fe6 <_vfiprintf_r+0x902>
 8006df6:	e9dd 450c 	ldrd	r4, r5, [sp, #48]	; 0x30
 8006dfa:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8006dfe:	e7c9      	b.n	8006d94 <_vfiprintf_r+0x6b0>
 8006e00:	4692      	mov	sl, r2
 8006e02:	e7f3      	b.n	8006dec <_vfiprintf_r+0x708>
 8006e04:	9b06      	ldr	r3, [sp, #24]
 8006e06:	f004 020f 	and.w	r2, r4, #15
 8006e0a:	5c9a      	ldrb	r2, [r3, r2]
 8006e0c:	0924      	lsrs	r4, r4, #4
 8006e0e:	ea44 7405 	orr.w	r4, r4, r5, lsl #28
 8006e12:	092d      	lsrs	r5, r5, #4
 8006e14:	f80b 2d01 	strb.w	r2, [fp, #-1]!
 8006e18:	ea54 0205 	orrs.w	r2, r4, r5
 8006e1c:	d1f2      	bne.n	8006e04 <_vfiprintf_r+0x720>
 8006e1e:	e0e2      	b.n	8006fe6 <_vfiprintf_r+0x902>
 8006e20:	b933      	cbnz	r3, 8006e30 <_vfiprintf_r+0x74c>
 8006e22:	f01a 0f01 	tst.w	sl, #1
 8006e26:	d003      	beq.n	8006e30 <_vfiprintf_r+0x74c>
 8006e28:	2330      	movs	r3, #48	; 0x30
 8006e2a:	f88d 30ef 	strb.w	r3, [sp, #239]	; 0xef
 8006e2e:	e79d      	b.n	8006d6c <_vfiprintf_r+0x688>
 8006e30:	f10d 0bf0 	add.w	fp, sp, #240	; 0xf0
 8006e34:	e0d7      	b.n	8006fe6 <_vfiprintf_r+0x902>
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	f000 80a3 	beq.w	8006f82 <_vfiprintf_r+0x89e>
 8006e3c:	f88d 308c 	strb.w	r3, [sp, #140]	; 0x8c
 8006e40:	2300      	movs	r3, #0
 8006e42:	46a0      	mov	r8, r4
 8006e44:	f88d 303b 	strb.w	r3, [sp, #59]	; 0x3b
 8006e48:	e5c1      	b.n	80069ce <_vfiprintf_r+0x2ea>
 8006e4a:	4605      	mov	r5, r0
 8006e4c:	e66e      	b.n	8006b2c <_vfiprintf_r+0x448>
 8006e4e:	f04f 0c10 	mov.w	ip, #16
 8006e52:	2a07      	cmp	r2, #7
 8006e54:	4461      	add	r1, ip
 8006e56:	e9cd 2111 	strd	r2, r1, [sp, #68]	; 0x44
 8006e5a:	f8c6 c004 	str.w	ip, [r6, #4]
 8006e5e:	dd08      	ble.n	8006e72 <_vfiprintf_r+0x78e>
 8006e60:	4639      	mov	r1, r7
 8006e62:	4648      	mov	r0, r9
 8006e64:	aa10      	add	r2, sp, #64	; 0x40
 8006e66:	f7ff fc0b 	bl	8006680 <__sprint_r>
 8006e6a:	2800      	cmp	r0, #0
 8006e6c:	d168      	bne.n	8006f40 <_vfiprintf_r+0x85c>
 8006e6e:	4b62      	ldr	r3, [pc, #392]	; (8006ff8 <_vfiprintf_r+0x914>)
 8006e70:	a813      	add	r0, sp, #76	; 0x4c
 8006e72:	4606      	mov	r6, r0
 8006e74:	3c10      	subs	r4, #16
 8006e76:	e674      	b.n	8006b62 <_vfiprintf_r+0x47e>
 8006e78:	4606      	mov	r6, r0
 8006e7a:	e68c      	b.n	8006b96 <_vfiprintf_r+0x4b2>
 8006e7c:	4639      	mov	r1, r7
 8006e7e:	4648      	mov	r0, r9
 8006e80:	aa10      	add	r2, sp, #64	; 0x40
 8006e82:	f7ff fbfd 	bl	8006680 <__sprint_r>
 8006e86:	2800      	cmp	r0, #0
 8006e88:	d15a      	bne.n	8006f40 <_vfiprintf_r+0x85c>
 8006e8a:	ae13      	add	r6, sp, #76	; 0x4c
 8006e8c:	e695      	b.n	8006bba <_vfiprintf_r+0x4d6>
 8006e8e:	4639      	mov	r1, r7
 8006e90:	4648      	mov	r0, r9
 8006e92:	aa10      	add	r2, sp, #64	; 0x40
 8006e94:	f7ff fbf4 	bl	8006680 <__sprint_r>
 8006e98:	2800      	cmp	r0, #0
 8006e9a:	d151      	bne.n	8006f40 <_vfiprintf_r+0x85c>
 8006e9c:	ae13      	add	r6, sp, #76	; 0x4c
 8006e9e:	e69c      	b.n	8006bda <_vfiprintf_r+0x4f6>
 8006ea0:	f04f 0c10 	mov.w	ip, #16
 8006ea4:	2a07      	cmp	r2, #7
 8006ea6:	4461      	add	r1, ip
 8006ea8:	e9cd 2111 	strd	r2, r1, [sp, #68]	; 0x44
 8006eac:	f8c6 c004 	str.w	ip, [r6, #4]
 8006eb0:	dd08      	ble.n	8006ec4 <_vfiprintf_r+0x7e0>
 8006eb2:	4639      	mov	r1, r7
 8006eb4:	4648      	mov	r0, r9
 8006eb6:	aa10      	add	r2, sp, #64	; 0x40
 8006eb8:	f7ff fbe2 	bl	8006680 <__sprint_r>
 8006ebc:	2800      	cmp	r0, #0
 8006ebe:	d13f      	bne.n	8006f40 <_vfiprintf_r+0x85c>
 8006ec0:	4b4e      	ldr	r3, [pc, #312]	; (8006ffc <_vfiprintf_r+0x918>)
 8006ec2:	a813      	add	r0, sp, #76	; 0x4c
 8006ec4:	4606      	mov	r6, r0
 8006ec6:	3c10      	subs	r4, #16
 8006ec8:	e690      	b.n	8006bec <_vfiprintf_r+0x508>
 8006eca:	4606      	mov	r6, r0
 8006ecc:	e6a8      	b.n	8006c20 <_vfiprintf_r+0x53c>
 8006ece:	3110      	adds	r1, #16
 8006ed0:	2a07      	cmp	r2, #7
 8006ed2:	e9cd 2111 	strd	r2, r1, [sp, #68]	; 0x44
 8006ed6:	6073      	str	r3, [r6, #4]
 8006ed8:	dd07      	ble.n	8006eea <_vfiprintf_r+0x806>
 8006eda:	4639      	mov	r1, r7
 8006edc:	4648      	mov	r0, r9
 8006ede:	aa10      	add	r2, sp, #64	; 0x40
 8006ee0:	f7ff fbce 	bl	8006680 <__sprint_r>
 8006ee4:	bb60      	cbnz	r0, 8006f40 <_vfiprintf_r+0x85c>
 8006ee6:	2310      	movs	r3, #16
 8006ee8:	a813      	add	r0, sp, #76	; 0x4c
 8006eea:	4606      	mov	r6, r0
 8006eec:	3c10      	subs	r4, #16
 8006eee:	e69d      	b.n	8006c2c <_vfiprintf_r+0x548>
 8006ef0:	4606      	mov	r6, r0
 8006ef2:	e6b5      	b.n	8006c60 <_vfiprintf_r+0x57c>
 8006ef4:	4639      	mov	r1, r7
 8006ef6:	4648      	mov	r0, r9
 8006ef8:	aa10      	add	r2, sp, #64	; 0x40
 8006efa:	f7ff fbc1 	bl	8006680 <__sprint_r>
 8006efe:	b9f8      	cbnz	r0, 8006f40 <_vfiprintf_r+0x85c>
 8006f00:	ab13      	add	r3, sp, #76	; 0x4c
 8006f02:	e6bd      	b.n	8006c80 <_vfiprintf_r+0x59c>
 8006f04:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8006f08:	1a54      	subs	r4, r2, r1
 8006f0a:	2c00      	cmp	r4, #0
 8006f0c:	f77f aebc 	ble.w	8006c88 <_vfiprintf_r+0x5a4>
 8006f10:	2610      	movs	r6, #16
 8006f12:	4d39      	ldr	r5, [pc, #228]	; (8006ff8 <_vfiprintf_r+0x914>)
 8006f14:	2c10      	cmp	r4, #16
 8006f16:	e9dd 2111 	ldrd	r2, r1, [sp, #68]	; 0x44
 8006f1a:	601d      	str	r5, [r3, #0]
 8006f1c:	f102 0201 	add.w	r2, r2, #1
 8006f20:	dc1d      	bgt.n	8006f5e <_vfiprintf_r+0x87a>
 8006f22:	605c      	str	r4, [r3, #4]
 8006f24:	2a07      	cmp	r2, #7
 8006f26:	440c      	add	r4, r1
 8006f28:	e9cd 2411 	strd	r2, r4, [sp, #68]	; 0x44
 8006f2c:	f77f aeac 	ble.w	8006c88 <_vfiprintf_r+0x5a4>
 8006f30:	4639      	mov	r1, r7
 8006f32:	4648      	mov	r0, r9
 8006f34:	aa10      	add	r2, sp, #64	; 0x40
 8006f36:	f7ff fba3 	bl	8006680 <__sprint_r>
 8006f3a:	2800      	cmp	r0, #0
 8006f3c:	f43f aea4 	beq.w	8006c88 <_vfiprintf_r+0x5a4>
 8006f40:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006f42:	07d9      	lsls	r1, r3, #31
 8006f44:	d405      	bmi.n	8006f52 <_vfiprintf_r+0x86e>
 8006f46:	89bb      	ldrh	r3, [r7, #12]
 8006f48:	059a      	lsls	r2, r3, #22
 8006f4a:	d402      	bmi.n	8006f52 <_vfiprintf_r+0x86e>
 8006f4c:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8006f4e:	f000 fd8a 	bl	8007a66 <__retarget_lock_release_recursive>
 8006f52:	89bb      	ldrh	r3, [r7, #12]
 8006f54:	065b      	lsls	r3, r3, #25
 8006f56:	f57f abf6 	bpl.w	8006746 <_vfiprintf_r+0x62>
 8006f5a:	f7ff bbf1 	b.w	8006740 <_vfiprintf_r+0x5c>
 8006f5e:	3110      	adds	r1, #16
 8006f60:	2a07      	cmp	r2, #7
 8006f62:	e9cd 2111 	strd	r2, r1, [sp, #68]	; 0x44
 8006f66:	605e      	str	r6, [r3, #4]
 8006f68:	dc02      	bgt.n	8006f70 <_vfiprintf_r+0x88c>
 8006f6a:	3308      	adds	r3, #8
 8006f6c:	3c10      	subs	r4, #16
 8006f6e:	e7d1      	b.n	8006f14 <_vfiprintf_r+0x830>
 8006f70:	4639      	mov	r1, r7
 8006f72:	4648      	mov	r0, r9
 8006f74:	aa10      	add	r2, sp, #64	; 0x40
 8006f76:	f7ff fb83 	bl	8006680 <__sprint_r>
 8006f7a:	2800      	cmp	r0, #0
 8006f7c:	d1e0      	bne.n	8006f40 <_vfiprintf_r+0x85c>
 8006f7e:	ab13      	add	r3, sp, #76	; 0x4c
 8006f80:	e7f4      	b.n	8006f6c <_vfiprintf_r+0x888>
 8006f82:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006f84:	b913      	cbnz	r3, 8006f8c <_vfiprintf_r+0x8a8>
 8006f86:	2300      	movs	r3, #0
 8006f88:	9311      	str	r3, [sp, #68]	; 0x44
 8006f8a:	e7d9      	b.n	8006f40 <_vfiprintf_r+0x85c>
 8006f8c:	4639      	mov	r1, r7
 8006f8e:	4648      	mov	r0, r9
 8006f90:	aa10      	add	r2, sp, #64	; 0x40
 8006f92:	f7ff fb75 	bl	8006680 <__sprint_r>
 8006f96:	2800      	cmp	r0, #0
 8006f98:	d0f5      	beq.n	8006f86 <_vfiprintf_r+0x8a2>
 8006f9a:	e7d1      	b.n	8006f40 <_vfiprintf_r+0x85c>
 8006f9c:	ea54 0205 	orrs.w	r2, r4, r5
 8006fa0:	f8cd a014 	str.w	sl, [sp, #20]
 8006fa4:	f43f ad89 	beq.w	8006aba <_vfiprintf_r+0x3d6>
 8006fa8:	2b01      	cmp	r3, #1
 8006faa:	f43f aed8 	beq.w	8006d5e <_vfiprintf_r+0x67a>
 8006fae:	2b02      	cmp	r3, #2
 8006fb0:	f10d 0bf0 	add.w	fp, sp, #240	; 0xf0
 8006fb4:	f43f af26 	beq.w	8006e04 <_vfiprintf_r+0x720>
 8006fb8:	f004 0207 	and.w	r2, r4, #7
 8006fbc:	08e4      	lsrs	r4, r4, #3
 8006fbe:	ea44 7445 	orr.w	r4, r4, r5, lsl #29
 8006fc2:	08ed      	lsrs	r5, r5, #3
 8006fc4:	3230      	adds	r2, #48	; 0x30
 8006fc6:	ea54 0005 	orrs.w	r0, r4, r5
 8006fca:	4659      	mov	r1, fp
 8006fcc:	f80b 2d01 	strb.w	r2, [fp, #-1]!
 8006fd0:	d1f2      	bne.n	8006fb8 <_vfiprintf_r+0x8d4>
 8006fd2:	9b05      	ldr	r3, [sp, #20]
 8006fd4:	07d8      	lsls	r0, r3, #31
 8006fd6:	d506      	bpl.n	8006fe6 <_vfiprintf_r+0x902>
 8006fd8:	2a30      	cmp	r2, #48	; 0x30
 8006fda:	d004      	beq.n	8006fe6 <_vfiprintf_r+0x902>
 8006fdc:	2230      	movs	r2, #48	; 0x30
 8006fde:	f80b 2c01 	strb.w	r2, [fp, #-1]
 8006fe2:	f1a1 0b02 	sub.w	fp, r1, #2
 8006fe6:	ab3c      	add	r3, sp, #240	; 0xf0
 8006fe8:	eba3 030b 	sub.w	r3, r3, fp
 8006fec:	9d01      	ldr	r5, [sp, #4]
 8006fee:	f8dd a014 	ldr.w	sl, [sp, #20]
 8006ff2:	9301      	str	r3, [sp, #4]
 8006ff4:	e59a      	b.n	8006b2c <_vfiprintf_r+0x448>
 8006ff6:	bf00      	nop
 8006ff8:	0800c425 	.word	0x0800c425
 8006ffc:	0800c435 	.word	0x0800c435

08007000 <__sbprintf>:
 8007000:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007002:	461f      	mov	r7, r3
 8007004:	898b      	ldrh	r3, [r1, #12]
 8007006:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800700a:	f023 0302 	bic.w	r3, r3, #2
 800700e:	f8ad 300c 	strh.w	r3, [sp, #12]
 8007012:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8007014:	4615      	mov	r5, r2
 8007016:	9319      	str	r3, [sp, #100]	; 0x64
 8007018:	89cb      	ldrh	r3, [r1, #14]
 800701a:	4606      	mov	r6, r0
 800701c:	f8ad 300e 	strh.w	r3, [sp, #14]
 8007020:	69cb      	ldr	r3, [r1, #28]
 8007022:	a816      	add	r0, sp, #88	; 0x58
 8007024:	9307      	str	r3, [sp, #28]
 8007026:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8007028:	460c      	mov	r4, r1
 800702a:	9309      	str	r3, [sp, #36]	; 0x24
 800702c:	ab1a      	add	r3, sp, #104	; 0x68
 800702e:	9300      	str	r3, [sp, #0]
 8007030:	9304      	str	r3, [sp, #16]
 8007032:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007036:	9302      	str	r3, [sp, #8]
 8007038:	9305      	str	r3, [sp, #20]
 800703a:	2300      	movs	r3, #0
 800703c:	9306      	str	r3, [sp, #24]
 800703e:	f000 fd0f 	bl	8007a60 <__retarget_lock_init_recursive>
 8007042:	462a      	mov	r2, r5
 8007044:	463b      	mov	r3, r7
 8007046:	4669      	mov	r1, sp
 8007048:	4630      	mov	r0, r6
 800704a:	f7ff fb4b 	bl	80066e4 <_vfiprintf_r>
 800704e:	1e05      	subs	r5, r0, #0
 8007050:	db07      	blt.n	8007062 <__sbprintf+0x62>
 8007052:	4669      	mov	r1, sp
 8007054:	4630      	mov	r0, r6
 8007056:	f000 f95f 	bl	8007318 <_fflush_r>
 800705a:	2800      	cmp	r0, #0
 800705c:	bf18      	it	ne
 800705e:	f04f 35ff 	movne.w	r5, #4294967295	; 0xffffffff
 8007062:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8007066:	9816      	ldr	r0, [sp, #88]	; 0x58
 8007068:	065b      	lsls	r3, r3, #25
 800706a:	bf42      	ittt	mi
 800706c:	89a3      	ldrhmi	r3, [r4, #12]
 800706e:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 8007072:	81a3      	strhmi	r3, [r4, #12]
 8007074:	f000 fcf5 	bl	8007a62 <__retarget_lock_close_recursive>
 8007078:	4628      	mov	r0, r5
 800707a:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800707e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007080 <__malloc_lock>:
 8007080:	4801      	ldr	r0, [pc, #4]	; (8007088 <__malloc_lock+0x8>)
 8007082:	f000 bcef 	b.w	8007a64 <__retarget_lock_acquire_recursive>
 8007086:	bf00      	nop
 8007088:	20000f05 	.word	0x20000f05

0800708c <__malloc_unlock>:
 800708c:	4801      	ldr	r0, [pc, #4]	; (8007094 <__malloc_unlock+0x8>)
 800708e:	f000 bcea 	b.w	8007a66 <__retarget_lock_release_recursive>
 8007092:	bf00      	nop
 8007094:	20000f05 	.word	0x20000f05

08007098 <setvbuf>:
 8007098:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800709c:	461d      	mov	r5, r3
 800709e:	4b58      	ldr	r3, [pc, #352]	; (8007200 <setvbuf+0x168>)
 80070a0:	4604      	mov	r4, r0
 80070a2:	681f      	ldr	r7, [r3, #0]
 80070a4:	460e      	mov	r6, r1
 80070a6:	4690      	mov	r8, r2
 80070a8:	b127      	cbz	r7, 80070b4 <setvbuf+0x1c>
 80070aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80070ac:	b913      	cbnz	r3, 80070b4 <setvbuf+0x1c>
 80070ae:	4638      	mov	r0, r7
 80070b0:	f000 f9e4 	bl	800747c <__sinit>
 80070b4:	f1b8 0f02 	cmp.w	r8, #2
 80070b8:	d006      	beq.n	80070c8 <setvbuf+0x30>
 80070ba:	f1b8 0f01 	cmp.w	r8, #1
 80070be:	f200 809b 	bhi.w	80071f8 <setvbuf+0x160>
 80070c2:	2d00      	cmp	r5, #0
 80070c4:	f2c0 8098 	blt.w	80071f8 <setvbuf+0x160>
 80070c8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80070ca:	07da      	lsls	r2, r3, #31
 80070cc:	d405      	bmi.n	80070da <setvbuf+0x42>
 80070ce:	89a3      	ldrh	r3, [r4, #12]
 80070d0:	059b      	lsls	r3, r3, #22
 80070d2:	d402      	bmi.n	80070da <setvbuf+0x42>
 80070d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80070d6:	f000 fcc5 	bl	8007a64 <__retarget_lock_acquire_recursive>
 80070da:	4621      	mov	r1, r4
 80070dc:	4638      	mov	r0, r7
 80070de:	f000 f91b 	bl	8007318 <_fflush_r>
 80070e2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80070e4:	b141      	cbz	r1, 80070f8 <setvbuf+0x60>
 80070e6:	f104 0340 	add.w	r3, r4, #64	; 0x40
 80070ea:	4299      	cmp	r1, r3
 80070ec:	d002      	beq.n	80070f4 <setvbuf+0x5c>
 80070ee:	4638      	mov	r0, r7
 80070f0:	f001 fbd6 	bl	80088a0 <_free_r>
 80070f4:	2300      	movs	r3, #0
 80070f6:	6323      	str	r3, [r4, #48]	; 0x30
 80070f8:	2300      	movs	r3, #0
 80070fa:	61a3      	str	r3, [r4, #24]
 80070fc:	6063      	str	r3, [r4, #4]
 80070fe:	89a3      	ldrh	r3, [r4, #12]
 8007100:	0618      	lsls	r0, r3, #24
 8007102:	d503      	bpl.n	800710c <setvbuf+0x74>
 8007104:	4638      	mov	r0, r7
 8007106:	6921      	ldr	r1, [r4, #16]
 8007108:	f001 fbca 	bl	80088a0 <_free_r>
 800710c:	89a3      	ldrh	r3, [r4, #12]
 800710e:	f1b8 0f02 	cmp.w	r8, #2
 8007112:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8007116:	f023 0303 	bic.w	r3, r3, #3
 800711a:	81a3      	strh	r3, [r4, #12]
 800711c:	d066      	beq.n	80071ec <setvbuf+0x154>
 800711e:	ab01      	add	r3, sp, #4
 8007120:	466a      	mov	r2, sp
 8007122:	4621      	mov	r1, r4
 8007124:	4638      	mov	r0, r7
 8007126:	f002 fe5b 	bl	8009de0 <__swhatbuf_r>
 800712a:	89a3      	ldrh	r3, [r4, #12]
 800712c:	4318      	orrs	r0, r3
 800712e:	81a0      	strh	r0, [r4, #12]
 8007130:	bb2d      	cbnz	r5, 800717e <setvbuf+0xe6>
 8007132:	9d00      	ldr	r5, [sp, #0]
 8007134:	4628      	mov	r0, r5
 8007136:	f7fd fdf3 	bl	8004d20 <malloc>
 800713a:	4606      	mov	r6, r0
 800713c:	2800      	cmp	r0, #0
 800713e:	d157      	bne.n	80071f0 <setvbuf+0x158>
 8007140:	f8dd 9000 	ldr.w	r9, [sp]
 8007144:	45a9      	cmp	r9, r5
 8007146:	d145      	bne.n	80071d4 <setvbuf+0x13c>
 8007148:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800714c:	2200      	movs	r2, #0
 800714e:	60a2      	str	r2, [r4, #8]
 8007150:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007154:	6022      	str	r2, [r4, #0]
 8007156:	6122      	str	r2, [r4, #16]
 8007158:	2201      	movs	r2, #1
 800715a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800715e:	6162      	str	r2, [r4, #20]
 8007160:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007162:	f043 0302 	orr.w	r3, r3, #2
 8007166:	07d1      	lsls	r1, r2, #31
 8007168:	81a3      	strh	r3, [r4, #12]
 800716a:	d404      	bmi.n	8007176 <setvbuf+0xde>
 800716c:	059b      	lsls	r3, r3, #22
 800716e:	d402      	bmi.n	8007176 <setvbuf+0xde>
 8007170:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007172:	f000 fc78 	bl	8007a66 <__retarget_lock_release_recursive>
 8007176:	4628      	mov	r0, r5
 8007178:	b003      	add	sp, #12
 800717a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800717e:	2e00      	cmp	r6, #0
 8007180:	d0d8      	beq.n	8007134 <setvbuf+0x9c>
 8007182:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007184:	b913      	cbnz	r3, 800718c <setvbuf+0xf4>
 8007186:	4638      	mov	r0, r7
 8007188:	f000 f978 	bl	800747c <__sinit>
 800718c:	9b00      	ldr	r3, [sp, #0]
 800718e:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8007192:	42ab      	cmp	r3, r5
 8007194:	bf18      	it	ne
 8007196:	89a3      	ldrhne	r3, [r4, #12]
 8007198:	6026      	str	r6, [r4, #0]
 800719a:	bf1c      	itt	ne
 800719c:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
 80071a0:	81a3      	strhne	r3, [r4, #12]
 80071a2:	f1b8 0f01 	cmp.w	r8, #1
 80071a6:	bf02      	ittt	eq
 80071a8:	89a3      	ldrheq	r3, [r4, #12]
 80071aa:	f043 0301 	orreq.w	r3, r3, #1
 80071ae:	81a3      	strheq	r3, [r4, #12]
 80071b0:	89a3      	ldrh	r3, [r4, #12]
 80071b2:	f013 0208 	ands.w	r2, r3, #8
 80071b6:	d01d      	beq.n	80071f4 <setvbuf+0x15c>
 80071b8:	07da      	lsls	r2, r3, #31
 80071ba:	bf41      	itttt	mi
 80071bc:	2200      	movmi	r2, #0
 80071be:	426d      	negmi	r5, r5
 80071c0:	60a2      	strmi	r2, [r4, #8]
 80071c2:	61a5      	strmi	r5, [r4, #24]
 80071c4:	bf58      	it	pl
 80071c6:	60a5      	strpl	r5, [r4, #8]
 80071c8:	6e65      	ldr	r5, [r4, #100]	; 0x64
 80071ca:	f015 0501 	ands.w	r5, r5, #1
 80071ce:	d0cd      	beq.n	800716c <setvbuf+0xd4>
 80071d0:	2500      	movs	r5, #0
 80071d2:	e7d0      	b.n	8007176 <setvbuf+0xde>
 80071d4:	4648      	mov	r0, r9
 80071d6:	f7fd fda3 	bl	8004d20 <malloc>
 80071da:	4606      	mov	r6, r0
 80071dc:	2800      	cmp	r0, #0
 80071de:	d0b3      	beq.n	8007148 <setvbuf+0xb0>
 80071e0:	89a3      	ldrh	r3, [r4, #12]
 80071e2:	464d      	mov	r5, r9
 80071e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80071e8:	81a3      	strh	r3, [r4, #12]
 80071ea:	e7ca      	b.n	8007182 <setvbuf+0xea>
 80071ec:	2500      	movs	r5, #0
 80071ee:	e7ad      	b.n	800714c <setvbuf+0xb4>
 80071f0:	46a9      	mov	r9, r5
 80071f2:	e7f5      	b.n	80071e0 <setvbuf+0x148>
 80071f4:	60a2      	str	r2, [r4, #8]
 80071f6:	e7e7      	b.n	80071c8 <setvbuf+0x130>
 80071f8:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 80071fc:	e7bb      	b.n	8007176 <setvbuf+0xde>
 80071fe:	bf00      	nop
 8007200:	200006d8 	.word	0x200006d8

08007204 <__sflush_r>:
 8007204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007206:	898b      	ldrh	r3, [r1, #12]
 8007208:	4605      	mov	r5, r0
 800720a:	0718      	lsls	r0, r3, #28
 800720c:	460c      	mov	r4, r1
 800720e:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007212:	d45e      	bmi.n	80072d2 <__sflush_r+0xce>
 8007214:	684b      	ldr	r3, [r1, #4]
 8007216:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800721a:	2b00      	cmp	r3, #0
 800721c:	818a      	strh	r2, [r1, #12]
 800721e:	dc04      	bgt.n	800722a <__sflush_r+0x26>
 8007220:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8007222:	2b00      	cmp	r3, #0
 8007224:	dc01      	bgt.n	800722a <__sflush_r+0x26>
 8007226:	2000      	movs	r0, #0
 8007228:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800722a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800722c:	2e00      	cmp	r6, #0
 800722e:	d0fa      	beq.n	8007226 <__sflush_r+0x22>
 8007230:	2300      	movs	r3, #0
 8007232:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007236:	682f      	ldr	r7, [r5, #0]
 8007238:	69e1      	ldr	r1, [r4, #28]
 800723a:	602b      	str	r3, [r5, #0]
 800723c:	d036      	beq.n	80072ac <__sflush_r+0xa8>
 800723e:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8007240:	89a3      	ldrh	r3, [r4, #12]
 8007242:	075a      	lsls	r2, r3, #29
 8007244:	d505      	bpl.n	8007252 <__sflush_r+0x4e>
 8007246:	6863      	ldr	r3, [r4, #4]
 8007248:	1ac0      	subs	r0, r0, r3
 800724a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800724c:	b10b      	cbz	r3, 8007252 <__sflush_r+0x4e>
 800724e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8007250:	1ac0      	subs	r0, r0, r3
 8007252:	2300      	movs	r3, #0
 8007254:	4602      	mov	r2, r0
 8007256:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007258:	4628      	mov	r0, r5
 800725a:	69e1      	ldr	r1, [r4, #28]
 800725c:	47b0      	blx	r6
 800725e:	1c43      	adds	r3, r0, #1
 8007260:	89a3      	ldrh	r3, [r4, #12]
 8007262:	d106      	bne.n	8007272 <__sflush_r+0x6e>
 8007264:	6829      	ldr	r1, [r5, #0]
 8007266:	291d      	cmp	r1, #29
 8007268:	d82f      	bhi.n	80072ca <__sflush_r+0xc6>
 800726a:	4a2a      	ldr	r2, [pc, #168]	; (8007314 <__sflush_r+0x110>)
 800726c:	410a      	asrs	r2, r1
 800726e:	07d6      	lsls	r6, r2, #31
 8007270:	d42b      	bmi.n	80072ca <__sflush_r+0xc6>
 8007272:	2200      	movs	r2, #0
 8007274:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007278:	b21b      	sxth	r3, r3
 800727a:	6062      	str	r2, [r4, #4]
 800727c:	6922      	ldr	r2, [r4, #16]
 800727e:	04d9      	lsls	r1, r3, #19
 8007280:	81a3      	strh	r3, [r4, #12]
 8007282:	6022      	str	r2, [r4, #0]
 8007284:	d504      	bpl.n	8007290 <__sflush_r+0x8c>
 8007286:	1c42      	adds	r2, r0, #1
 8007288:	d101      	bne.n	800728e <__sflush_r+0x8a>
 800728a:	682b      	ldr	r3, [r5, #0]
 800728c:	b903      	cbnz	r3, 8007290 <__sflush_r+0x8c>
 800728e:	6520      	str	r0, [r4, #80]	; 0x50
 8007290:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8007292:	602f      	str	r7, [r5, #0]
 8007294:	2900      	cmp	r1, #0
 8007296:	d0c6      	beq.n	8007226 <__sflush_r+0x22>
 8007298:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800729c:	4299      	cmp	r1, r3
 800729e:	d002      	beq.n	80072a6 <__sflush_r+0xa2>
 80072a0:	4628      	mov	r0, r5
 80072a2:	f001 fafd 	bl	80088a0 <_free_r>
 80072a6:	2000      	movs	r0, #0
 80072a8:	6320      	str	r0, [r4, #48]	; 0x30
 80072aa:	e7bd      	b.n	8007228 <__sflush_r+0x24>
 80072ac:	2301      	movs	r3, #1
 80072ae:	4628      	mov	r0, r5
 80072b0:	47b0      	blx	r6
 80072b2:	1c41      	adds	r1, r0, #1
 80072b4:	d1c4      	bne.n	8007240 <__sflush_r+0x3c>
 80072b6:	682b      	ldr	r3, [r5, #0]
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d0c1      	beq.n	8007240 <__sflush_r+0x3c>
 80072bc:	2b1d      	cmp	r3, #29
 80072be:	d001      	beq.n	80072c4 <__sflush_r+0xc0>
 80072c0:	2b16      	cmp	r3, #22
 80072c2:	d101      	bne.n	80072c8 <__sflush_r+0xc4>
 80072c4:	602f      	str	r7, [r5, #0]
 80072c6:	e7ae      	b.n	8007226 <__sflush_r+0x22>
 80072c8:	89a3      	ldrh	r3, [r4, #12]
 80072ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80072ce:	81a3      	strh	r3, [r4, #12]
 80072d0:	e7aa      	b.n	8007228 <__sflush_r+0x24>
 80072d2:	690f      	ldr	r7, [r1, #16]
 80072d4:	2f00      	cmp	r7, #0
 80072d6:	d0a6      	beq.n	8007226 <__sflush_r+0x22>
 80072d8:	079b      	lsls	r3, r3, #30
 80072da:	bf18      	it	ne
 80072dc:	2300      	movne	r3, #0
 80072de:	680e      	ldr	r6, [r1, #0]
 80072e0:	bf08      	it	eq
 80072e2:	694b      	ldreq	r3, [r1, #20]
 80072e4:	1bf6      	subs	r6, r6, r7
 80072e6:	600f      	str	r7, [r1, #0]
 80072e8:	608b      	str	r3, [r1, #8]
 80072ea:	2e00      	cmp	r6, #0
 80072ec:	dd9b      	ble.n	8007226 <__sflush_r+0x22>
 80072ee:	4633      	mov	r3, r6
 80072f0:	463a      	mov	r2, r7
 80072f2:	4628      	mov	r0, r5
 80072f4:	69e1      	ldr	r1, [r4, #28]
 80072f6:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
 80072fa:	47e0      	blx	ip
 80072fc:	2800      	cmp	r0, #0
 80072fe:	dc06      	bgt.n	800730e <__sflush_r+0x10a>
 8007300:	89a3      	ldrh	r3, [r4, #12]
 8007302:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007306:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800730a:	81a3      	strh	r3, [r4, #12]
 800730c:	e78c      	b.n	8007228 <__sflush_r+0x24>
 800730e:	4407      	add	r7, r0
 8007310:	1a36      	subs	r6, r6, r0
 8007312:	e7ea      	b.n	80072ea <__sflush_r+0xe6>
 8007314:	dfbffffe 	.word	0xdfbffffe

08007318 <_fflush_r>:
 8007318:	b538      	push	{r3, r4, r5, lr}
 800731a:	460c      	mov	r4, r1
 800731c:	4605      	mov	r5, r0
 800731e:	b118      	cbz	r0, 8007328 <_fflush_r+0x10>
 8007320:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8007322:	b90b      	cbnz	r3, 8007328 <_fflush_r+0x10>
 8007324:	f000 f8aa 	bl	800747c <__sinit>
 8007328:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 800732c:	b1b8      	cbz	r0, 800735e <_fflush_r+0x46>
 800732e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007330:	07db      	lsls	r3, r3, #31
 8007332:	d404      	bmi.n	800733e <_fflush_r+0x26>
 8007334:	0581      	lsls	r1, r0, #22
 8007336:	d402      	bmi.n	800733e <_fflush_r+0x26>
 8007338:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800733a:	f000 fb93 	bl	8007a64 <__retarget_lock_acquire_recursive>
 800733e:	4628      	mov	r0, r5
 8007340:	4621      	mov	r1, r4
 8007342:	f7ff ff5f 	bl	8007204 <__sflush_r>
 8007346:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007348:	4605      	mov	r5, r0
 800734a:	07da      	lsls	r2, r3, #31
 800734c:	d405      	bmi.n	800735a <_fflush_r+0x42>
 800734e:	89a3      	ldrh	r3, [r4, #12]
 8007350:	059b      	lsls	r3, r3, #22
 8007352:	d402      	bmi.n	800735a <_fflush_r+0x42>
 8007354:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007356:	f000 fb86 	bl	8007a66 <__retarget_lock_release_recursive>
 800735a:	4628      	mov	r0, r5
 800735c:	bd38      	pop	{r3, r4, r5, pc}
 800735e:	4605      	mov	r5, r0
 8007360:	e7fb      	b.n	800735a <_fflush_r+0x42>
	...

08007364 <std>:
 8007364:	2300      	movs	r3, #0
 8007366:	b510      	push	{r4, lr}
 8007368:	4604      	mov	r4, r0
 800736a:	e9c0 3300 	strd	r3, r3, [r0]
 800736e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007372:	6083      	str	r3, [r0, #8]
 8007374:	8181      	strh	r1, [r0, #12]
 8007376:	6643      	str	r3, [r0, #100]	; 0x64
 8007378:	81c2      	strh	r2, [r0, #14]
 800737a:	6183      	str	r3, [r0, #24]
 800737c:	4619      	mov	r1, r3
 800737e:	2208      	movs	r2, #8
 8007380:	305c      	adds	r0, #92	; 0x5c
 8007382:	f000 fb11 	bl	80079a8 <memset>
 8007386:	4b0d      	ldr	r3, [pc, #52]	; (80073bc <std+0x58>)
 8007388:	61e4      	str	r4, [r4, #28]
 800738a:	6223      	str	r3, [r4, #32]
 800738c:	4b0c      	ldr	r3, [pc, #48]	; (80073c0 <std+0x5c>)
 800738e:	6263      	str	r3, [r4, #36]	; 0x24
 8007390:	4b0c      	ldr	r3, [pc, #48]	; (80073c4 <std+0x60>)
 8007392:	62a3      	str	r3, [r4, #40]	; 0x28
 8007394:	4b0c      	ldr	r3, [pc, #48]	; (80073c8 <std+0x64>)
 8007396:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007398:	4b0c      	ldr	r3, [pc, #48]	; (80073cc <std+0x68>)
 800739a:	429c      	cmp	r4, r3
 800739c:	d006      	beq.n	80073ac <std+0x48>
 800739e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80073a2:	4294      	cmp	r4, r2
 80073a4:	d002      	beq.n	80073ac <std+0x48>
 80073a6:	33d0      	adds	r3, #208	; 0xd0
 80073a8:	429c      	cmp	r4, r3
 80073aa:	d105      	bne.n	80073b8 <std+0x54>
 80073ac:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80073b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80073b4:	f000 bb54 	b.w	8007a60 <__retarget_lock_init_recursive>
 80073b8:	bd10      	pop	{r4, pc}
 80073ba:	bf00      	nop
 80073bc:	0800a901 	.word	0x0800a901
 80073c0:	0800a923 	.word	0x0800a923
 80073c4:	0800a95b 	.word	0x0800a95b
 80073c8:	0800a97f 	.word	0x0800a97f
 80073cc:	20000dc8 	.word	0x20000dc8

080073d0 <stdio_exit_handler>:
 80073d0:	4a02      	ldr	r2, [pc, #8]	; (80073dc <stdio_exit_handler+0xc>)
 80073d2:	4903      	ldr	r1, [pc, #12]	; (80073e0 <stdio_exit_handler+0x10>)
 80073d4:	4803      	ldr	r0, [pc, #12]	; (80073e4 <stdio_exit_handler+0x14>)
 80073d6:	f000 b9ed 	b.w	80077b4 <_fwalk_sglue>
 80073da:	bf00      	nop
 80073dc:	20000440 	.word	0x20000440
 80073e0:	0800a4fd 	.word	0x0800a4fd
 80073e4:	200005b8 	.word	0x200005b8

080073e8 <cleanup_stdio>:
 80073e8:	6841      	ldr	r1, [r0, #4]
 80073ea:	4b0c      	ldr	r3, [pc, #48]	; (800741c <cleanup_stdio+0x34>)
 80073ec:	b510      	push	{r4, lr}
 80073ee:	4299      	cmp	r1, r3
 80073f0:	4604      	mov	r4, r0
 80073f2:	d001      	beq.n	80073f8 <cleanup_stdio+0x10>
 80073f4:	f003 f882 	bl	800a4fc <_fclose_r>
 80073f8:	68a1      	ldr	r1, [r4, #8]
 80073fa:	4b09      	ldr	r3, [pc, #36]	; (8007420 <cleanup_stdio+0x38>)
 80073fc:	4299      	cmp	r1, r3
 80073fe:	d002      	beq.n	8007406 <cleanup_stdio+0x1e>
 8007400:	4620      	mov	r0, r4
 8007402:	f003 f87b 	bl	800a4fc <_fclose_r>
 8007406:	68e1      	ldr	r1, [r4, #12]
 8007408:	4b06      	ldr	r3, [pc, #24]	; (8007424 <cleanup_stdio+0x3c>)
 800740a:	4299      	cmp	r1, r3
 800740c:	d004      	beq.n	8007418 <cleanup_stdio+0x30>
 800740e:	4620      	mov	r0, r4
 8007410:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007414:	f003 b872 	b.w	800a4fc <_fclose_r>
 8007418:	bd10      	pop	{r4, pc}
 800741a:	bf00      	nop
 800741c:	20000dc8 	.word	0x20000dc8
 8007420:	20000e30 	.word	0x20000e30
 8007424:	20000e98 	.word	0x20000e98

08007428 <global_stdio_init.part.0>:
 8007428:	b510      	push	{r4, lr}
 800742a:	4b0b      	ldr	r3, [pc, #44]	; (8007458 <global_stdio_init.part.0+0x30>)
 800742c:	4c0b      	ldr	r4, [pc, #44]	; (800745c <global_stdio_init.part.0+0x34>)
 800742e:	4a0c      	ldr	r2, [pc, #48]	; (8007460 <global_stdio_init.part.0+0x38>)
 8007430:	4620      	mov	r0, r4
 8007432:	601a      	str	r2, [r3, #0]
 8007434:	2104      	movs	r1, #4
 8007436:	2200      	movs	r2, #0
 8007438:	f7ff ff94 	bl	8007364 <std>
 800743c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8007440:	2201      	movs	r2, #1
 8007442:	2109      	movs	r1, #9
 8007444:	f7ff ff8e 	bl	8007364 <std>
 8007448:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800744c:	2202      	movs	r2, #2
 800744e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007452:	2112      	movs	r1, #18
 8007454:	f7ff bf86 	b.w	8007364 <std>
 8007458:	20000f00 	.word	0x20000f00
 800745c:	20000dc8 	.word	0x20000dc8
 8007460:	080073d1 	.word	0x080073d1

08007464 <__sfp_lock_acquire>:
 8007464:	4801      	ldr	r0, [pc, #4]	; (800746c <__sfp_lock_acquire+0x8>)
 8007466:	f000 bafd 	b.w	8007a64 <__retarget_lock_acquire_recursive>
 800746a:	bf00      	nop
 800746c:	20000f06 	.word	0x20000f06

08007470 <__sfp_lock_release>:
 8007470:	4801      	ldr	r0, [pc, #4]	; (8007478 <__sfp_lock_release+0x8>)
 8007472:	f000 baf8 	b.w	8007a66 <__retarget_lock_release_recursive>
 8007476:	bf00      	nop
 8007478:	20000f06 	.word	0x20000f06

0800747c <__sinit>:
 800747c:	b510      	push	{r4, lr}
 800747e:	4604      	mov	r4, r0
 8007480:	f7ff fff0 	bl	8007464 <__sfp_lock_acquire>
 8007484:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007486:	b11b      	cbz	r3, 8007490 <__sinit+0x14>
 8007488:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800748c:	f7ff bff0 	b.w	8007470 <__sfp_lock_release>
 8007490:	4b04      	ldr	r3, [pc, #16]	; (80074a4 <__sinit+0x28>)
 8007492:	6363      	str	r3, [r4, #52]	; 0x34
 8007494:	4b04      	ldr	r3, [pc, #16]	; (80074a8 <__sinit+0x2c>)
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	2b00      	cmp	r3, #0
 800749a:	d1f5      	bne.n	8007488 <__sinit+0xc>
 800749c:	f7ff ffc4 	bl	8007428 <global_stdio_init.part.0>
 80074a0:	e7f2      	b.n	8007488 <__sinit+0xc>
 80074a2:	bf00      	nop
 80074a4:	080073e9 	.word	0x080073e9
 80074a8:	20000f00 	.word	0x20000f00

080074ac <_vsnprintf_r>:
 80074ac:	b530      	push	{r4, r5, lr}
 80074ae:	4614      	mov	r4, r2
 80074b0:	2c00      	cmp	r4, #0
 80074b2:	4605      	mov	r5, r0
 80074b4:	461a      	mov	r2, r3
 80074b6:	b09b      	sub	sp, #108	; 0x6c
 80074b8:	da05      	bge.n	80074c6 <_vsnprintf_r+0x1a>
 80074ba:	238b      	movs	r3, #139	; 0x8b
 80074bc:	6003      	str	r3, [r0, #0]
 80074be:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80074c2:	b01b      	add	sp, #108	; 0x6c
 80074c4:	bd30      	pop	{r4, r5, pc}
 80074c6:	f44f 7302 	mov.w	r3, #520	; 0x208
 80074ca:	f8ad 300c 	strh.w	r3, [sp, #12]
 80074ce:	bf0c      	ite	eq
 80074d0:	4623      	moveq	r3, r4
 80074d2:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 80074d6:	9302      	str	r3, [sp, #8]
 80074d8:	9305      	str	r3, [sp, #20]
 80074da:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80074de:	9100      	str	r1, [sp, #0]
 80074e0:	9104      	str	r1, [sp, #16]
 80074e2:	f8ad 300e 	strh.w	r3, [sp, #14]
 80074e6:	4669      	mov	r1, sp
 80074e8:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80074ea:	f001 faab 	bl	8008a44 <_svfprintf_r>
 80074ee:	1c43      	adds	r3, r0, #1
 80074f0:	bfbc      	itt	lt
 80074f2:	238b      	movlt	r3, #139	; 0x8b
 80074f4:	602b      	strlt	r3, [r5, #0]
 80074f6:	2c00      	cmp	r4, #0
 80074f8:	d0e3      	beq.n	80074c2 <_vsnprintf_r+0x16>
 80074fa:	2200      	movs	r2, #0
 80074fc:	9b00      	ldr	r3, [sp, #0]
 80074fe:	701a      	strb	r2, [r3, #0]
 8007500:	e7df      	b.n	80074c2 <_vsnprintf_r+0x16>
	...

08007504 <vsnprintf>:
 8007504:	b507      	push	{r0, r1, r2, lr}
 8007506:	9300      	str	r3, [sp, #0]
 8007508:	4613      	mov	r3, r2
 800750a:	460a      	mov	r2, r1
 800750c:	4601      	mov	r1, r0
 800750e:	4803      	ldr	r0, [pc, #12]	; (800751c <vsnprintf+0x18>)
 8007510:	6800      	ldr	r0, [r0, #0]
 8007512:	f7ff ffcb 	bl	80074ac <_vsnprintf_r>
 8007516:	b003      	add	sp, #12
 8007518:	f85d fb04 	ldr.w	pc, [sp], #4
 800751c:	200006d8 	.word	0x200006d8

08007520 <__sfvwrite_r>:
 8007520:	6893      	ldr	r3, [r2, #8]
 8007522:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007526:	4606      	mov	r6, r0
 8007528:	460c      	mov	r4, r1
 800752a:	4691      	mov	r9, r2
 800752c:	b91b      	cbnz	r3, 8007536 <__sfvwrite_r+0x16>
 800752e:	2000      	movs	r0, #0
 8007530:	b003      	add	sp, #12
 8007532:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007536:	898b      	ldrh	r3, [r1, #12]
 8007538:	0718      	lsls	r0, r3, #28
 800753a:	d54f      	bpl.n	80075dc <__sfvwrite_r+0xbc>
 800753c:	690b      	ldr	r3, [r1, #16]
 800753e:	2b00      	cmp	r3, #0
 8007540:	d04c      	beq.n	80075dc <__sfvwrite_r+0xbc>
 8007542:	89a3      	ldrh	r3, [r4, #12]
 8007544:	f8d9 8000 	ldr.w	r8, [r9]
 8007548:	f013 0702 	ands.w	r7, r3, #2
 800754c:	d16b      	bne.n	8007626 <__sfvwrite_r+0x106>
 800754e:	f013 0301 	ands.w	r3, r3, #1
 8007552:	f000 809b 	beq.w	800768c <__sfvwrite_r+0x16c>
 8007556:	4638      	mov	r0, r7
 8007558:	46ba      	mov	sl, r7
 800755a:	46bb      	mov	fp, r7
 800755c:	f1bb 0f00 	cmp.w	fp, #0
 8007560:	f000 8102 	beq.w	8007768 <__sfvwrite_r+0x248>
 8007564:	b950      	cbnz	r0, 800757c <__sfvwrite_r+0x5c>
 8007566:	465a      	mov	r2, fp
 8007568:	210a      	movs	r1, #10
 800756a:	4650      	mov	r0, sl
 800756c:	f000 fa7c 	bl	8007a68 <memchr>
 8007570:	2800      	cmp	r0, #0
 8007572:	f000 80ff 	beq.w	8007774 <__sfvwrite_r+0x254>
 8007576:	3001      	adds	r0, #1
 8007578:	eba0 070a 	sub.w	r7, r0, sl
 800757c:	6820      	ldr	r0, [r4, #0]
 800757e:	6921      	ldr	r1, [r4, #16]
 8007580:	455f      	cmp	r7, fp
 8007582:	463a      	mov	r2, r7
 8007584:	bf28      	it	cs
 8007586:	465a      	movcs	r2, fp
 8007588:	4288      	cmp	r0, r1
 800758a:	68a5      	ldr	r5, [r4, #8]
 800758c:	6963      	ldr	r3, [r4, #20]
 800758e:	f240 80f4 	bls.w	800777a <__sfvwrite_r+0x25a>
 8007592:	441d      	add	r5, r3
 8007594:	42aa      	cmp	r2, r5
 8007596:	f340 80f0 	ble.w	800777a <__sfvwrite_r+0x25a>
 800759a:	4651      	mov	r1, sl
 800759c:	462a      	mov	r2, r5
 800759e:	f000 f9e9 	bl	8007974 <memmove>
 80075a2:	6823      	ldr	r3, [r4, #0]
 80075a4:	4621      	mov	r1, r4
 80075a6:	442b      	add	r3, r5
 80075a8:	4630      	mov	r0, r6
 80075aa:	6023      	str	r3, [r4, #0]
 80075ac:	f7ff feb4 	bl	8007318 <_fflush_r>
 80075b0:	2800      	cmp	r0, #0
 80075b2:	d166      	bne.n	8007682 <__sfvwrite_r+0x162>
 80075b4:	1b7f      	subs	r7, r7, r5
 80075b6:	f040 80f8 	bne.w	80077aa <__sfvwrite_r+0x28a>
 80075ba:	4621      	mov	r1, r4
 80075bc:	4630      	mov	r0, r6
 80075be:	f7ff feab 	bl	8007318 <_fflush_r>
 80075c2:	2800      	cmp	r0, #0
 80075c4:	d15d      	bne.n	8007682 <__sfvwrite_r+0x162>
 80075c6:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80075ca:	44aa      	add	sl, r5
 80075cc:	1b5b      	subs	r3, r3, r5
 80075ce:	ebab 0b05 	sub.w	fp, fp, r5
 80075d2:	f8c9 3008 	str.w	r3, [r9, #8]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d1c0      	bne.n	800755c <__sfvwrite_r+0x3c>
 80075da:	e7a8      	b.n	800752e <__sfvwrite_r+0xe>
 80075dc:	4621      	mov	r1, r4
 80075de:	4630      	mov	r0, r6
 80075e0:	f000 f906 	bl	80077f0 <__swsetup_r>
 80075e4:	2800      	cmp	r0, #0
 80075e6:	d0ac      	beq.n	8007542 <__sfvwrite_r+0x22>
 80075e8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80075ec:	e7a0      	b.n	8007530 <__sfvwrite_r+0x10>
 80075ee:	e9d8 a500 	ldrd	sl, r5, [r8]
 80075f2:	f108 0808 	add.w	r8, r8, #8
 80075f6:	f8d4 b024 	ldr.w	fp, [r4, #36]	; 0x24
 80075fa:	69e1      	ldr	r1, [r4, #28]
 80075fc:	2d00      	cmp	r5, #0
 80075fe:	d0f6      	beq.n	80075ee <__sfvwrite_r+0xce>
 8007600:	42bd      	cmp	r5, r7
 8007602:	462b      	mov	r3, r5
 8007604:	4652      	mov	r2, sl
 8007606:	bf28      	it	cs
 8007608:	463b      	movcs	r3, r7
 800760a:	4630      	mov	r0, r6
 800760c:	47d8      	blx	fp
 800760e:	2800      	cmp	r0, #0
 8007610:	dd37      	ble.n	8007682 <__sfvwrite_r+0x162>
 8007612:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8007616:	4482      	add	sl, r0
 8007618:	1a1b      	subs	r3, r3, r0
 800761a:	1a2d      	subs	r5, r5, r0
 800761c:	f8c9 3008 	str.w	r3, [r9, #8]
 8007620:	2b00      	cmp	r3, #0
 8007622:	d1e8      	bne.n	80075f6 <__sfvwrite_r+0xd6>
 8007624:	e783      	b.n	800752e <__sfvwrite_r+0xe>
 8007626:	f04f 0a00 	mov.w	sl, #0
 800762a:	4f61      	ldr	r7, [pc, #388]	; (80077b0 <__sfvwrite_r+0x290>)
 800762c:	4655      	mov	r5, sl
 800762e:	e7e2      	b.n	80075f6 <__sfvwrite_r+0xd6>
 8007630:	e9d8 7a00 	ldrd	r7, sl, [r8]
 8007634:	f108 0808 	add.w	r8, r8, #8
 8007638:	6820      	ldr	r0, [r4, #0]
 800763a:	68a2      	ldr	r2, [r4, #8]
 800763c:	f1ba 0f00 	cmp.w	sl, #0
 8007640:	d0f6      	beq.n	8007630 <__sfvwrite_r+0x110>
 8007642:	89a3      	ldrh	r3, [r4, #12]
 8007644:	0599      	lsls	r1, r3, #22
 8007646:	d563      	bpl.n	8007710 <__sfvwrite_r+0x1f0>
 8007648:	4552      	cmp	r2, sl
 800764a:	d836      	bhi.n	80076ba <__sfvwrite_r+0x19a>
 800764c:	f413 6f90 	tst.w	r3, #1152	; 0x480
 8007650:	d033      	beq.n	80076ba <__sfvwrite_r+0x19a>
 8007652:	6921      	ldr	r1, [r4, #16]
 8007654:	6965      	ldr	r5, [r4, #20]
 8007656:	eba0 0b01 	sub.w	fp, r0, r1
 800765a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800765e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007662:	f10b 0201 	add.w	r2, fp, #1
 8007666:	106d      	asrs	r5, r5, #1
 8007668:	4452      	add	r2, sl
 800766a:	4295      	cmp	r5, r2
 800766c:	bf38      	it	cc
 800766e:	4615      	movcc	r5, r2
 8007670:	055b      	lsls	r3, r3, #21
 8007672:	d53d      	bpl.n	80076f0 <__sfvwrite_r+0x1d0>
 8007674:	4629      	mov	r1, r5
 8007676:	4630      	mov	r0, r6
 8007678:	f7fd fb5a 	bl	8004d30 <_malloc_r>
 800767c:	b948      	cbnz	r0, 8007692 <__sfvwrite_r+0x172>
 800767e:	230c      	movs	r3, #12
 8007680:	6033      	str	r3, [r6, #0]
 8007682:	89a3      	ldrh	r3, [r4, #12]
 8007684:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007688:	81a3      	strh	r3, [r4, #12]
 800768a:	e7ad      	b.n	80075e8 <__sfvwrite_r+0xc8>
 800768c:	461f      	mov	r7, r3
 800768e:	469a      	mov	sl, r3
 8007690:	e7d2      	b.n	8007638 <__sfvwrite_r+0x118>
 8007692:	465a      	mov	r2, fp
 8007694:	6921      	ldr	r1, [r4, #16]
 8007696:	9001      	str	r0, [sp, #4]
 8007698:	f000 f9f4 	bl	8007a84 <memcpy>
 800769c:	89a2      	ldrh	r2, [r4, #12]
 800769e:	9b01      	ldr	r3, [sp, #4]
 80076a0:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 80076a4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80076a8:	81a2      	strh	r2, [r4, #12]
 80076aa:	4652      	mov	r2, sl
 80076ac:	6123      	str	r3, [r4, #16]
 80076ae:	6165      	str	r5, [r4, #20]
 80076b0:	445b      	add	r3, fp
 80076b2:	eba5 050b 	sub.w	r5, r5, fp
 80076b6:	6023      	str	r3, [r4, #0]
 80076b8:	60a5      	str	r5, [r4, #8]
 80076ba:	4552      	cmp	r2, sl
 80076bc:	bf28      	it	cs
 80076be:	4652      	movcs	r2, sl
 80076c0:	4655      	mov	r5, sl
 80076c2:	4639      	mov	r1, r7
 80076c4:	6820      	ldr	r0, [r4, #0]
 80076c6:	9201      	str	r2, [sp, #4]
 80076c8:	f000 f954 	bl	8007974 <memmove>
 80076cc:	68a3      	ldr	r3, [r4, #8]
 80076ce:	9a01      	ldr	r2, [sp, #4]
 80076d0:	1a9b      	subs	r3, r3, r2
 80076d2:	60a3      	str	r3, [r4, #8]
 80076d4:	6823      	ldr	r3, [r4, #0]
 80076d6:	4413      	add	r3, r2
 80076d8:	6023      	str	r3, [r4, #0]
 80076da:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80076de:	442f      	add	r7, r5
 80076e0:	1b5b      	subs	r3, r3, r5
 80076e2:	ebaa 0a05 	sub.w	sl, sl, r5
 80076e6:	f8c9 3008 	str.w	r3, [r9, #8]
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d1a4      	bne.n	8007638 <__sfvwrite_r+0x118>
 80076ee:	e71e      	b.n	800752e <__sfvwrite_r+0xe>
 80076f0:	462a      	mov	r2, r5
 80076f2:	4630      	mov	r0, r6
 80076f4:	f002 ff5a 	bl	800a5ac <_realloc_r>
 80076f8:	4603      	mov	r3, r0
 80076fa:	2800      	cmp	r0, #0
 80076fc:	d1d5      	bne.n	80076aa <__sfvwrite_r+0x18a>
 80076fe:	4630      	mov	r0, r6
 8007700:	6921      	ldr	r1, [r4, #16]
 8007702:	f001 f8cd 	bl	80088a0 <_free_r>
 8007706:	89a3      	ldrh	r3, [r4, #12]
 8007708:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800770c:	81a3      	strh	r3, [r4, #12]
 800770e:	e7b6      	b.n	800767e <__sfvwrite_r+0x15e>
 8007710:	6923      	ldr	r3, [r4, #16]
 8007712:	4283      	cmp	r3, r0
 8007714:	d302      	bcc.n	800771c <__sfvwrite_r+0x1fc>
 8007716:	6961      	ldr	r1, [r4, #20]
 8007718:	4551      	cmp	r1, sl
 800771a:	d915      	bls.n	8007748 <__sfvwrite_r+0x228>
 800771c:	4552      	cmp	r2, sl
 800771e:	bf28      	it	cs
 8007720:	4652      	movcs	r2, sl
 8007722:	4615      	mov	r5, r2
 8007724:	4639      	mov	r1, r7
 8007726:	f000 f925 	bl	8007974 <memmove>
 800772a:	68a3      	ldr	r3, [r4, #8]
 800772c:	6822      	ldr	r2, [r4, #0]
 800772e:	1b5b      	subs	r3, r3, r5
 8007730:	442a      	add	r2, r5
 8007732:	60a3      	str	r3, [r4, #8]
 8007734:	6022      	str	r2, [r4, #0]
 8007736:	2b00      	cmp	r3, #0
 8007738:	d1cf      	bne.n	80076da <__sfvwrite_r+0x1ba>
 800773a:	4621      	mov	r1, r4
 800773c:	4630      	mov	r0, r6
 800773e:	f7ff fdeb 	bl	8007318 <_fflush_r>
 8007742:	2800      	cmp	r0, #0
 8007744:	d0c9      	beq.n	80076da <__sfvwrite_r+0x1ba>
 8007746:	e79c      	b.n	8007682 <__sfvwrite_r+0x162>
 8007748:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800774c:	459a      	cmp	sl, r3
 800774e:	bf38      	it	cc
 8007750:	4653      	movcc	r3, sl
 8007752:	fb93 f3f1 	sdiv	r3, r3, r1
 8007756:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8007758:	434b      	muls	r3, r1
 800775a:	463a      	mov	r2, r7
 800775c:	4630      	mov	r0, r6
 800775e:	69e1      	ldr	r1, [r4, #28]
 8007760:	47a8      	blx	r5
 8007762:	1e05      	subs	r5, r0, #0
 8007764:	dcb9      	bgt.n	80076da <__sfvwrite_r+0x1ba>
 8007766:	e78c      	b.n	8007682 <__sfvwrite_r+0x162>
 8007768:	e9d8 ab00 	ldrd	sl, fp, [r8]
 800776c:	2000      	movs	r0, #0
 800776e:	f108 0808 	add.w	r8, r8, #8
 8007772:	e6f3      	b.n	800755c <__sfvwrite_r+0x3c>
 8007774:	f10b 0701 	add.w	r7, fp, #1
 8007778:	e700      	b.n	800757c <__sfvwrite_r+0x5c>
 800777a:	4293      	cmp	r3, r2
 800777c:	dc08      	bgt.n	8007790 <__sfvwrite_r+0x270>
 800777e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8007780:	4652      	mov	r2, sl
 8007782:	4630      	mov	r0, r6
 8007784:	69e1      	ldr	r1, [r4, #28]
 8007786:	47a8      	blx	r5
 8007788:	1e05      	subs	r5, r0, #0
 800778a:	f73f af13 	bgt.w	80075b4 <__sfvwrite_r+0x94>
 800778e:	e778      	b.n	8007682 <__sfvwrite_r+0x162>
 8007790:	4651      	mov	r1, sl
 8007792:	9201      	str	r2, [sp, #4]
 8007794:	f000 f8ee 	bl	8007974 <memmove>
 8007798:	9a01      	ldr	r2, [sp, #4]
 800779a:	68a3      	ldr	r3, [r4, #8]
 800779c:	4615      	mov	r5, r2
 800779e:	1a9b      	subs	r3, r3, r2
 80077a0:	60a3      	str	r3, [r4, #8]
 80077a2:	6823      	ldr	r3, [r4, #0]
 80077a4:	4413      	add	r3, r2
 80077a6:	6023      	str	r3, [r4, #0]
 80077a8:	e704      	b.n	80075b4 <__sfvwrite_r+0x94>
 80077aa:	2001      	movs	r0, #1
 80077ac:	e70b      	b.n	80075c6 <__sfvwrite_r+0xa6>
 80077ae:	bf00      	nop
 80077b0:	7ffffc00 	.word	0x7ffffc00

080077b4 <_fwalk_sglue>:
 80077b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80077b8:	4607      	mov	r7, r0
 80077ba:	4688      	mov	r8, r1
 80077bc:	4614      	mov	r4, r2
 80077be:	2600      	movs	r6, #0
 80077c0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80077c4:	f1b9 0901 	subs.w	r9, r9, #1
 80077c8:	d505      	bpl.n	80077d6 <_fwalk_sglue+0x22>
 80077ca:	6824      	ldr	r4, [r4, #0]
 80077cc:	2c00      	cmp	r4, #0
 80077ce:	d1f7      	bne.n	80077c0 <_fwalk_sglue+0xc>
 80077d0:	4630      	mov	r0, r6
 80077d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80077d6:	89ab      	ldrh	r3, [r5, #12]
 80077d8:	2b01      	cmp	r3, #1
 80077da:	d907      	bls.n	80077ec <_fwalk_sglue+0x38>
 80077dc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80077e0:	3301      	adds	r3, #1
 80077e2:	d003      	beq.n	80077ec <_fwalk_sglue+0x38>
 80077e4:	4629      	mov	r1, r5
 80077e6:	4638      	mov	r0, r7
 80077e8:	47c0      	blx	r8
 80077ea:	4306      	orrs	r6, r0
 80077ec:	3568      	adds	r5, #104	; 0x68
 80077ee:	e7e9      	b.n	80077c4 <_fwalk_sglue+0x10>

080077f0 <__swsetup_r>:
 80077f0:	b538      	push	{r3, r4, r5, lr}
 80077f2:	4b2a      	ldr	r3, [pc, #168]	; (800789c <__swsetup_r+0xac>)
 80077f4:	4605      	mov	r5, r0
 80077f6:	6818      	ldr	r0, [r3, #0]
 80077f8:	460c      	mov	r4, r1
 80077fa:	b118      	cbz	r0, 8007804 <__swsetup_r+0x14>
 80077fc:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80077fe:	b90b      	cbnz	r3, 8007804 <__swsetup_r+0x14>
 8007800:	f7ff fe3c 	bl	800747c <__sinit>
 8007804:	89a3      	ldrh	r3, [r4, #12]
 8007806:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800780a:	0718      	lsls	r0, r3, #28
 800780c:	d422      	bmi.n	8007854 <__swsetup_r+0x64>
 800780e:	06d9      	lsls	r1, r3, #27
 8007810:	d407      	bmi.n	8007822 <__swsetup_r+0x32>
 8007812:	2309      	movs	r3, #9
 8007814:	602b      	str	r3, [r5, #0]
 8007816:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800781a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800781e:	81a3      	strh	r3, [r4, #12]
 8007820:	e034      	b.n	800788c <__swsetup_r+0x9c>
 8007822:	0758      	lsls	r0, r3, #29
 8007824:	d512      	bpl.n	800784c <__swsetup_r+0x5c>
 8007826:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8007828:	b141      	cbz	r1, 800783c <__swsetup_r+0x4c>
 800782a:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800782e:	4299      	cmp	r1, r3
 8007830:	d002      	beq.n	8007838 <__swsetup_r+0x48>
 8007832:	4628      	mov	r0, r5
 8007834:	f001 f834 	bl	80088a0 <_free_r>
 8007838:	2300      	movs	r3, #0
 800783a:	6323      	str	r3, [r4, #48]	; 0x30
 800783c:	89a3      	ldrh	r3, [r4, #12]
 800783e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007842:	81a3      	strh	r3, [r4, #12]
 8007844:	2300      	movs	r3, #0
 8007846:	6063      	str	r3, [r4, #4]
 8007848:	6923      	ldr	r3, [r4, #16]
 800784a:	6023      	str	r3, [r4, #0]
 800784c:	89a3      	ldrh	r3, [r4, #12]
 800784e:	f043 0308 	orr.w	r3, r3, #8
 8007852:	81a3      	strh	r3, [r4, #12]
 8007854:	6923      	ldr	r3, [r4, #16]
 8007856:	b94b      	cbnz	r3, 800786c <__swsetup_r+0x7c>
 8007858:	89a3      	ldrh	r3, [r4, #12]
 800785a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800785e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007862:	d003      	beq.n	800786c <__swsetup_r+0x7c>
 8007864:	4621      	mov	r1, r4
 8007866:	4628      	mov	r0, r5
 8007868:	f002 fae2 	bl	8009e30 <__smakebuf_r>
 800786c:	89a0      	ldrh	r0, [r4, #12]
 800786e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007872:	f010 0301 	ands.w	r3, r0, #1
 8007876:	d00a      	beq.n	800788e <__swsetup_r+0x9e>
 8007878:	2300      	movs	r3, #0
 800787a:	60a3      	str	r3, [r4, #8]
 800787c:	6963      	ldr	r3, [r4, #20]
 800787e:	425b      	negs	r3, r3
 8007880:	61a3      	str	r3, [r4, #24]
 8007882:	6923      	ldr	r3, [r4, #16]
 8007884:	b943      	cbnz	r3, 8007898 <__swsetup_r+0xa8>
 8007886:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800788a:	d1c4      	bne.n	8007816 <__swsetup_r+0x26>
 800788c:	bd38      	pop	{r3, r4, r5, pc}
 800788e:	0781      	lsls	r1, r0, #30
 8007890:	bf58      	it	pl
 8007892:	6963      	ldrpl	r3, [r4, #20]
 8007894:	60a3      	str	r3, [r4, #8]
 8007896:	e7f4      	b.n	8007882 <__swsetup_r+0x92>
 8007898:	2000      	movs	r0, #0
 800789a:	e7f7      	b.n	800788c <__swsetup_r+0x9c>
 800789c:	200006d8 	.word	0x200006d8

080078a0 <__fputwc>:
 80078a0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80078a4:	4680      	mov	r8, r0
 80078a6:	460e      	mov	r6, r1
 80078a8:	4615      	mov	r5, r2
 80078aa:	f000 f899 	bl	80079e0 <__locale_mb_cur_max>
 80078ae:	2801      	cmp	r0, #1
 80078b0:	4604      	mov	r4, r0
 80078b2:	d11b      	bne.n	80078ec <__fputwc+0x4c>
 80078b4:	1e73      	subs	r3, r6, #1
 80078b6:	2bfe      	cmp	r3, #254	; 0xfe
 80078b8:	d818      	bhi.n	80078ec <__fputwc+0x4c>
 80078ba:	f88d 6004 	strb.w	r6, [sp, #4]
 80078be:	2700      	movs	r7, #0
 80078c0:	f10d 0904 	add.w	r9, sp, #4
 80078c4:	42a7      	cmp	r7, r4
 80078c6:	d020      	beq.n	800790a <__fputwc+0x6a>
 80078c8:	68ab      	ldr	r3, [r5, #8]
 80078ca:	f817 1009 	ldrb.w	r1, [r7, r9]
 80078ce:	3b01      	subs	r3, #1
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	60ab      	str	r3, [r5, #8]
 80078d4:	da04      	bge.n	80078e0 <__fputwc+0x40>
 80078d6:	69aa      	ldr	r2, [r5, #24]
 80078d8:	4293      	cmp	r3, r2
 80078da:	db1a      	blt.n	8007912 <__fputwc+0x72>
 80078dc:	290a      	cmp	r1, #10
 80078de:	d018      	beq.n	8007912 <__fputwc+0x72>
 80078e0:	682b      	ldr	r3, [r5, #0]
 80078e2:	1c5a      	adds	r2, r3, #1
 80078e4:	602a      	str	r2, [r5, #0]
 80078e6:	7019      	strb	r1, [r3, #0]
 80078e8:	3701      	adds	r7, #1
 80078ea:	e7eb      	b.n	80078c4 <__fputwc+0x24>
 80078ec:	4632      	mov	r2, r6
 80078ee:	4640      	mov	r0, r8
 80078f0:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 80078f4:	a901      	add	r1, sp, #4
 80078f6:	f000 f8d3 	bl	8007aa0 <_wcrtomb_r>
 80078fa:	1c42      	adds	r2, r0, #1
 80078fc:	4604      	mov	r4, r0
 80078fe:	d1de      	bne.n	80078be <__fputwc+0x1e>
 8007900:	4606      	mov	r6, r0
 8007902:	89ab      	ldrh	r3, [r5, #12]
 8007904:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007908:	81ab      	strh	r3, [r5, #12]
 800790a:	4630      	mov	r0, r6
 800790c:	b003      	add	sp, #12
 800790e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007912:	462a      	mov	r2, r5
 8007914:	4640      	mov	r0, r8
 8007916:	f003 f843 	bl	800a9a0 <__swbuf_r>
 800791a:	1c43      	adds	r3, r0, #1
 800791c:	d1e4      	bne.n	80078e8 <__fputwc+0x48>
 800791e:	4606      	mov	r6, r0
 8007920:	e7f3      	b.n	800790a <__fputwc+0x6a>

08007922 <_fputwc_r>:
 8007922:	6e53      	ldr	r3, [r2, #100]	; 0x64
 8007924:	b570      	push	{r4, r5, r6, lr}
 8007926:	07db      	lsls	r3, r3, #31
 8007928:	4605      	mov	r5, r0
 800792a:	460e      	mov	r6, r1
 800792c:	4614      	mov	r4, r2
 800792e:	d405      	bmi.n	800793c <_fputwc_r+0x1a>
 8007930:	8993      	ldrh	r3, [r2, #12]
 8007932:	0598      	lsls	r0, r3, #22
 8007934:	d402      	bmi.n	800793c <_fputwc_r+0x1a>
 8007936:	6d90      	ldr	r0, [r2, #88]	; 0x58
 8007938:	f000 f894 	bl	8007a64 <__retarget_lock_acquire_recursive>
 800793c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007940:	0499      	lsls	r1, r3, #18
 8007942:	d406      	bmi.n	8007952 <_fputwc_r+0x30>
 8007944:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007948:	81a3      	strh	r3, [r4, #12]
 800794a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800794c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007950:	6663      	str	r3, [r4, #100]	; 0x64
 8007952:	4622      	mov	r2, r4
 8007954:	4628      	mov	r0, r5
 8007956:	4631      	mov	r1, r6
 8007958:	f7ff ffa2 	bl	80078a0 <__fputwc>
 800795c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800795e:	4605      	mov	r5, r0
 8007960:	07da      	lsls	r2, r3, #31
 8007962:	d405      	bmi.n	8007970 <_fputwc_r+0x4e>
 8007964:	89a3      	ldrh	r3, [r4, #12]
 8007966:	059b      	lsls	r3, r3, #22
 8007968:	d402      	bmi.n	8007970 <_fputwc_r+0x4e>
 800796a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800796c:	f000 f87b 	bl	8007a66 <__retarget_lock_release_recursive>
 8007970:	4628      	mov	r0, r5
 8007972:	bd70      	pop	{r4, r5, r6, pc}

08007974 <memmove>:
 8007974:	4288      	cmp	r0, r1
 8007976:	b510      	push	{r4, lr}
 8007978:	eb01 0402 	add.w	r4, r1, r2
 800797c:	d902      	bls.n	8007984 <memmove+0x10>
 800797e:	4284      	cmp	r4, r0
 8007980:	4623      	mov	r3, r4
 8007982:	d807      	bhi.n	8007994 <memmove+0x20>
 8007984:	1e43      	subs	r3, r0, #1
 8007986:	42a1      	cmp	r1, r4
 8007988:	d008      	beq.n	800799c <memmove+0x28>
 800798a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800798e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007992:	e7f8      	b.n	8007986 <memmove+0x12>
 8007994:	4601      	mov	r1, r0
 8007996:	4402      	add	r2, r0
 8007998:	428a      	cmp	r2, r1
 800799a:	d100      	bne.n	800799e <memmove+0x2a>
 800799c:	bd10      	pop	{r4, pc}
 800799e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80079a2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80079a6:	e7f7      	b.n	8007998 <memmove+0x24>

080079a8 <memset>:
 80079a8:	4603      	mov	r3, r0
 80079aa:	4402      	add	r2, r0
 80079ac:	4293      	cmp	r3, r2
 80079ae:	d100      	bne.n	80079b2 <memset+0xa>
 80079b0:	4770      	bx	lr
 80079b2:	f803 1b01 	strb.w	r1, [r3], #1
 80079b6:	e7f9      	b.n	80079ac <memset+0x4>

080079b8 <strncpy>:
 80079b8:	4603      	mov	r3, r0
 80079ba:	b510      	push	{r4, lr}
 80079bc:	3901      	subs	r1, #1
 80079be:	b132      	cbz	r2, 80079ce <strncpy+0x16>
 80079c0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80079c4:	3a01      	subs	r2, #1
 80079c6:	f803 4b01 	strb.w	r4, [r3], #1
 80079ca:	2c00      	cmp	r4, #0
 80079cc:	d1f7      	bne.n	80079be <strncpy+0x6>
 80079ce:	2100      	movs	r1, #0
 80079d0:	441a      	add	r2, r3
 80079d2:	4293      	cmp	r3, r2
 80079d4:	d100      	bne.n	80079d8 <strncpy+0x20>
 80079d6:	bd10      	pop	{r4, pc}
 80079d8:	f803 1b01 	strb.w	r1, [r3], #1
 80079dc:	e7f9      	b.n	80079d2 <strncpy+0x1a>
	...

080079e0 <__locale_mb_cur_max>:
 80079e0:	4b01      	ldr	r3, [pc, #4]	; (80079e8 <__locale_mb_cur_max+0x8>)
 80079e2:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 80079e6:	4770      	bx	lr
 80079e8:	2000044c 	.word	0x2000044c

080079ec <_localeconv_r>:
 80079ec:	4800      	ldr	r0, [pc, #0]	; (80079f0 <_localeconv_r+0x4>)
 80079ee:	4770      	bx	lr
 80079f0:	2000053c 	.word	0x2000053c

080079f4 <__errno>:
 80079f4:	4b01      	ldr	r3, [pc, #4]	; (80079fc <__errno+0x8>)
 80079f6:	6818      	ldr	r0, [r3, #0]
 80079f8:	4770      	bx	lr
 80079fa:	bf00      	nop
 80079fc:	200006d8 	.word	0x200006d8

08007a00 <sysconf>:
 8007a00:	2808      	cmp	r0, #8
 8007a02:	b508      	push	{r3, lr}
 8007a04:	d006      	beq.n	8007a14 <sysconf+0x14>
 8007a06:	f7ff fff5 	bl	80079f4 <__errno>
 8007a0a:	2316      	movs	r3, #22
 8007a0c:	6003      	str	r3, [r0, #0]
 8007a0e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007a12:	bd08      	pop	{r3, pc}
 8007a14:	2080      	movs	r0, #128	; 0x80
 8007a16:	e7fc      	b.n	8007a12 <sysconf+0x12>

08007a18 <__libc_init_array>:
 8007a18:	b570      	push	{r4, r5, r6, lr}
 8007a1a:	2600      	movs	r6, #0
 8007a1c:	4d0c      	ldr	r5, [pc, #48]	; (8007a50 <__libc_init_array+0x38>)
 8007a1e:	4c0d      	ldr	r4, [pc, #52]	; (8007a54 <__libc_init_array+0x3c>)
 8007a20:	1b64      	subs	r4, r4, r5
 8007a22:	10a4      	asrs	r4, r4, #2
 8007a24:	42a6      	cmp	r6, r4
 8007a26:	d109      	bne.n	8007a3c <__libc_init_array+0x24>
 8007a28:	f003 f9f0 	bl	800ae0c <_init>
 8007a2c:	2600      	movs	r6, #0
 8007a2e:	4d0a      	ldr	r5, [pc, #40]	; (8007a58 <__libc_init_array+0x40>)
 8007a30:	4c0a      	ldr	r4, [pc, #40]	; (8007a5c <__libc_init_array+0x44>)
 8007a32:	1b64      	subs	r4, r4, r5
 8007a34:	10a4      	asrs	r4, r4, #2
 8007a36:	42a6      	cmp	r6, r4
 8007a38:	d105      	bne.n	8007a46 <__libc_init_array+0x2e>
 8007a3a:	bd70      	pop	{r4, r5, r6, pc}
 8007a3c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a40:	4798      	blx	r3
 8007a42:	3601      	adds	r6, #1
 8007a44:	e7ee      	b.n	8007a24 <__libc_init_array+0xc>
 8007a46:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a4a:	4798      	blx	r3
 8007a4c:	3601      	adds	r6, #1
 8007a4e:	e7f2      	b.n	8007a36 <__libc_init_array+0x1e>
 8007a50:	0800c780 	.word	0x0800c780
 8007a54:	0800c780 	.word	0x0800c780
 8007a58:	0800c780 	.word	0x0800c780
 8007a5c:	0800c788 	.word	0x0800c788

08007a60 <__retarget_lock_init_recursive>:
 8007a60:	4770      	bx	lr

08007a62 <__retarget_lock_close_recursive>:
 8007a62:	4770      	bx	lr

08007a64 <__retarget_lock_acquire_recursive>:
 8007a64:	4770      	bx	lr

08007a66 <__retarget_lock_release_recursive>:
 8007a66:	4770      	bx	lr

08007a68 <memchr>:
 8007a68:	4603      	mov	r3, r0
 8007a6a:	b510      	push	{r4, lr}
 8007a6c:	b2c9      	uxtb	r1, r1
 8007a6e:	4402      	add	r2, r0
 8007a70:	4293      	cmp	r3, r2
 8007a72:	4618      	mov	r0, r3
 8007a74:	d101      	bne.n	8007a7a <memchr+0x12>
 8007a76:	2000      	movs	r0, #0
 8007a78:	e003      	b.n	8007a82 <memchr+0x1a>
 8007a7a:	7804      	ldrb	r4, [r0, #0]
 8007a7c:	3301      	adds	r3, #1
 8007a7e:	428c      	cmp	r4, r1
 8007a80:	d1f6      	bne.n	8007a70 <memchr+0x8>
 8007a82:	bd10      	pop	{r4, pc}

08007a84 <memcpy>:
 8007a84:	440a      	add	r2, r1
 8007a86:	4291      	cmp	r1, r2
 8007a88:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8007a8c:	d100      	bne.n	8007a90 <memcpy+0xc>
 8007a8e:	4770      	bx	lr
 8007a90:	b510      	push	{r4, lr}
 8007a92:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007a96:	4291      	cmp	r1, r2
 8007a98:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007a9c:	d1f9      	bne.n	8007a92 <memcpy+0xe>
 8007a9e:	bd10      	pop	{r4, pc}

08007aa0 <_wcrtomb_r>:
 8007aa0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007aa2:	4c09      	ldr	r4, [pc, #36]	; (8007ac8 <_wcrtomb_r+0x28>)
 8007aa4:	4605      	mov	r5, r0
 8007aa6:	461e      	mov	r6, r3
 8007aa8:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 8007aac:	b085      	sub	sp, #20
 8007aae:	b909      	cbnz	r1, 8007ab4 <_wcrtomb_r+0x14>
 8007ab0:	460a      	mov	r2, r1
 8007ab2:	a901      	add	r1, sp, #4
 8007ab4:	47b8      	blx	r7
 8007ab6:	1c43      	adds	r3, r0, #1
 8007ab8:	bf01      	itttt	eq
 8007aba:	2300      	moveq	r3, #0
 8007abc:	6033      	streq	r3, [r6, #0]
 8007abe:	238a      	moveq	r3, #138	; 0x8a
 8007ac0:	602b      	streq	r3, [r5, #0]
 8007ac2:	b005      	add	sp, #20
 8007ac4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007ac6:	bf00      	nop
 8007ac8:	2000044c 	.word	0x2000044c

08007acc <frexp>:
 8007acc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ace:	4617      	mov	r7, r2
 8007ad0:	2200      	movs	r2, #0
 8007ad2:	603a      	str	r2, [r7, #0]
 8007ad4:	4a14      	ldr	r2, [pc, #80]	; (8007b28 <frexp+0x5c>)
 8007ad6:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8007ada:	4296      	cmp	r6, r2
 8007adc:	4604      	mov	r4, r0
 8007ade:	460d      	mov	r5, r1
 8007ae0:	460b      	mov	r3, r1
 8007ae2:	dc1e      	bgt.n	8007b22 <frexp+0x56>
 8007ae4:	4602      	mov	r2, r0
 8007ae6:	4332      	orrs	r2, r6
 8007ae8:	d01b      	beq.n	8007b22 <frexp+0x56>
 8007aea:	4a10      	ldr	r2, [pc, #64]	; (8007b2c <frexp+0x60>)
 8007aec:	400a      	ands	r2, r1
 8007aee:	b952      	cbnz	r2, 8007b06 <frexp+0x3a>
 8007af0:	2200      	movs	r2, #0
 8007af2:	4b0f      	ldr	r3, [pc, #60]	; (8007b30 <frexp+0x64>)
 8007af4:	f7f8 fcf0 	bl	80004d8 <__aeabi_dmul>
 8007af8:	f06f 0235 	mvn.w	r2, #53	; 0x35
 8007afc:	4604      	mov	r4, r0
 8007afe:	460b      	mov	r3, r1
 8007b00:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8007b04:	603a      	str	r2, [r7, #0]
 8007b06:	683a      	ldr	r2, [r7, #0]
 8007b08:	1536      	asrs	r6, r6, #20
 8007b0a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8007b0e:	f2a6 36fe 	subw	r6, r6, #1022	; 0x3fe
 8007b12:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007b16:	4432      	add	r2, r6
 8007b18:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 8007b1c:	603a      	str	r2, [r7, #0]
 8007b1e:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 8007b22:	4620      	mov	r0, r4
 8007b24:	4629      	mov	r1, r5
 8007b26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b28:	7fefffff 	.word	0x7fefffff
 8007b2c:	7ff00000 	.word	0x7ff00000
 8007b30:	43500000 	.word	0x43500000

08007b34 <register_fini>:
 8007b34:	4b02      	ldr	r3, [pc, #8]	; (8007b40 <register_fini+0xc>)
 8007b36:	b113      	cbz	r3, 8007b3e <register_fini+0xa>
 8007b38:	4802      	ldr	r0, [pc, #8]	; (8007b44 <register_fini+0x10>)
 8007b3a:	f000 b805 	b.w	8007b48 <atexit>
 8007b3e:	4770      	bx	lr
 8007b40:	00000000 	.word	0x00000000
 8007b44:	0800ab05 	.word	0x0800ab05

08007b48 <atexit>:
 8007b48:	2300      	movs	r3, #0
 8007b4a:	4601      	mov	r1, r0
 8007b4c:	461a      	mov	r2, r3
 8007b4e:	4618      	mov	r0, r3
 8007b50:	f002 bfec 	b.w	800ab2c <__register_exitproc>

08007b54 <quorem>:
 8007b54:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b58:	6903      	ldr	r3, [r0, #16]
 8007b5a:	690c      	ldr	r4, [r1, #16]
 8007b5c:	4607      	mov	r7, r0
 8007b5e:	42a3      	cmp	r3, r4
 8007b60:	db7f      	blt.n	8007c62 <quorem+0x10e>
 8007b62:	3c01      	subs	r4, #1
 8007b64:	f100 0514 	add.w	r5, r0, #20
 8007b68:	f101 0814 	add.w	r8, r1, #20
 8007b6c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007b70:	9301      	str	r3, [sp, #4]
 8007b72:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007b76:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007b7a:	3301      	adds	r3, #1
 8007b7c:	429a      	cmp	r2, r3
 8007b7e:	fbb2 f6f3 	udiv	r6, r2, r3
 8007b82:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007b86:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007b8a:	d331      	bcc.n	8007bf0 <quorem+0x9c>
 8007b8c:	f04f 0e00 	mov.w	lr, #0
 8007b90:	4640      	mov	r0, r8
 8007b92:	46ac      	mov	ip, r5
 8007b94:	46f2      	mov	sl, lr
 8007b96:	f850 2b04 	ldr.w	r2, [r0], #4
 8007b9a:	b293      	uxth	r3, r2
 8007b9c:	fb06 e303 	mla	r3, r6, r3, lr
 8007ba0:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007ba4:	0c1a      	lsrs	r2, r3, #16
 8007ba6:	b29b      	uxth	r3, r3
 8007ba8:	fb06 220e 	mla	r2, r6, lr, r2
 8007bac:	ebaa 0303 	sub.w	r3, sl, r3
 8007bb0:	f8dc a000 	ldr.w	sl, [ip]
 8007bb4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007bb8:	fa1f fa8a 	uxth.w	sl, sl
 8007bbc:	4453      	add	r3, sl
 8007bbe:	f8dc a000 	ldr.w	sl, [ip]
 8007bc2:	b292      	uxth	r2, r2
 8007bc4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007bc8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007bcc:	b29b      	uxth	r3, r3
 8007bce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007bd2:	4581      	cmp	r9, r0
 8007bd4:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007bd8:	f84c 3b04 	str.w	r3, [ip], #4
 8007bdc:	d2db      	bcs.n	8007b96 <quorem+0x42>
 8007bde:	f855 300b 	ldr.w	r3, [r5, fp]
 8007be2:	b92b      	cbnz	r3, 8007bf0 <quorem+0x9c>
 8007be4:	9b01      	ldr	r3, [sp, #4]
 8007be6:	3b04      	subs	r3, #4
 8007be8:	429d      	cmp	r5, r3
 8007bea:	461a      	mov	r2, r3
 8007bec:	d32d      	bcc.n	8007c4a <quorem+0xf6>
 8007bee:	613c      	str	r4, [r7, #16]
 8007bf0:	4638      	mov	r0, r7
 8007bf2:	f002 fb85 	bl	800a300 <__mcmp>
 8007bf6:	2800      	cmp	r0, #0
 8007bf8:	db23      	blt.n	8007c42 <quorem+0xee>
 8007bfa:	4629      	mov	r1, r5
 8007bfc:	2000      	movs	r0, #0
 8007bfe:	3601      	adds	r6, #1
 8007c00:	f858 2b04 	ldr.w	r2, [r8], #4
 8007c04:	f8d1 c000 	ldr.w	ip, [r1]
 8007c08:	b293      	uxth	r3, r2
 8007c0a:	1ac3      	subs	r3, r0, r3
 8007c0c:	0c12      	lsrs	r2, r2, #16
 8007c0e:	fa1f f08c 	uxth.w	r0, ip
 8007c12:	4403      	add	r3, r0
 8007c14:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8007c18:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007c1c:	b29b      	uxth	r3, r3
 8007c1e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007c22:	45c1      	cmp	r9, r8
 8007c24:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007c28:	f841 3b04 	str.w	r3, [r1], #4
 8007c2c:	d2e8      	bcs.n	8007c00 <quorem+0xac>
 8007c2e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007c32:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007c36:	b922      	cbnz	r2, 8007c42 <quorem+0xee>
 8007c38:	3b04      	subs	r3, #4
 8007c3a:	429d      	cmp	r5, r3
 8007c3c:	461a      	mov	r2, r3
 8007c3e:	d30a      	bcc.n	8007c56 <quorem+0x102>
 8007c40:	613c      	str	r4, [r7, #16]
 8007c42:	4630      	mov	r0, r6
 8007c44:	b003      	add	sp, #12
 8007c46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c4a:	6812      	ldr	r2, [r2, #0]
 8007c4c:	3b04      	subs	r3, #4
 8007c4e:	2a00      	cmp	r2, #0
 8007c50:	d1cd      	bne.n	8007bee <quorem+0x9a>
 8007c52:	3c01      	subs	r4, #1
 8007c54:	e7c8      	b.n	8007be8 <quorem+0x94>
 8007c56:	6812      	ldr	r2, [r2, #0]
 8007c58:	3b04      	subs	r3, #4
 8007c5a:	2a00      	cmp	r2, #0
 8007c5c:	d1f0      	bne.n	8007c40 <quorem+0xec>
 8007c5e:	3c01      	subs	r4, #1
 8007c60:	e7eb      	b.n	8007c3a <quorem+0xe6>
 8007c62:	2000      	movs	r0, #0
 8007c64:	e7ee      	b.n	8007c44 <quorem+0xf0>
	...

08007c68 <_dtoa_r>:
 8007c68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c6c:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8007c6e:	b097      	sub	sp, #92	; 0x5c
 8007c70:	4681      	mov	r9, r0
 8007c72:	4614      	mov	r4, r2
 8007c74:	461d      	mov	r5, r3
 8007c76:	4692      	mov	sl, r2
 8007c78:	469b      	mov	fp, r3
 8007c7a:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 8007c7c:	b149      	cbz	r1, 8007c92 <_dtoa_r+0x2a>
 8007c7e:	2301      	movs	r3, #1
 8007c80:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8007c82:	4093      	lsls	r3, r2
 8007c84:	608b      	str	r3, [r1, #8]
 8007c86:	604a      	str	r2, [r1, #4]
 8007c88:	f002 f933 	bl	8009ef2 <_Bfree>
 8007c8c:	2300      	movs	r3, #0
 8007c8e:	f8c9 3038 	str.w	r3, [r9, #56]	; 0x38
 8007c92:	1e2b      	subs	r3, r5, #0
 8007c94:	bfad      	iteet	ge
 8007c96:	2300      	movge	r3, #0
 8007c98:	2201      	movlt	r2, #1
 8007c9a:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8007c9e:	6033      	strge	r3, [r6, #0]
 8007ca0:	4ba3      	ldr	r3, [pc, #652]	; (8007f30 <_dtoa_r+0x2c8>)
 8007ca2:	bfb8      	it	lt
 8007ca4:	6032      	strlt	r2, [r6, #0]
 8007ca6:	ea33 030b 	bics.w	r3, r3, fp
 8007caa:	f8cd b00c 	str.w	fp, [sp, #12]
 8007cae:	d119      	bne.n	8007ce4 <_dtoa_r+0x7c>
 8007cb0:	f242 730f 	movw	r3, #9999	; 0x270f
 8007cb4:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007cb6:	6013      	str	r3, [r2, #0]
 8007cb8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007cbc:	4323      	orrs	r3, r4
 8007cbe:	f000 8586 	beq.w	80087ce <_dtoa_r+0xb66>
 8007cc2:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8007cc4:	b90b      	cbnz	r3, 8007cca <_dtoa_r+0x62>
 8007cc6:	4b9b      	ldr	r3, [pc, #620]	; (8007f34 <_dtoa_r+0x2cc>)
 8007cc8:	e021      	b.n	8007d0e <_dtoa_r+0xa6>
 8007cca:	4b9a      	ldr	r3, [pc, #616]	; (8007f34 <_dtoa_r+0x2cc>)
 8007ccc:	9304      	str	r3, [sp, #16]
 8007cce:	3303      	adds	r3, #3
 8007cd0:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007cd2:	6013      	str	r3, [r2, #0]
 8007cd4:	9804      	ldr	r0, [sp, #16]
 8007cd6:	b017      	add	sp, #92	; 0x5c
 8007cd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cdc:	4b96      	ldr	r3, [pc, #600]	; (8007f38 <_dtoa_r+0x2d0>)
 8007cde:	9304      	str	r3, [sp, #16]
 8007ce0:	3308      	adds	r3, #8
 8007ce2:	e7f5      	b.n	8007cd0 <_dtoa_r+0x68>
 8007ce4:	2200      	movs	r2, #0
 8007ce6:	2300      	movs	r3, #0
 8007ce8:	4650      	mov	r0, sl
 8007cea:	4659      	mov	r1, fp
 8007cec:	e9cd ab0c 	strd	sl, fp, [sp, #48]	; 0x30
 8007cf0:	f7f8 fe5a 	bl	80009a8 <__aeabi_dcmpeq>
 8007cf4:	4607      	mov	r7, r0
 8007cf6:	b160      	cbz	r0, 8007d12 <_dtoa_r+0xaa>
 8007cf8:	2301      	movs	r3, #1
 8007cfa:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007cfc:	6013      	str	r3, [r2, #0]
 8007cfe:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	f000 8561 	beq.w	80087c8 <_dtoa_r+0xb60>
 8007d06:	4b8d      	ldr	r3, [pc, #564]	; (8007f3c <_dtoa_r+0x2d4>)
 8007d08:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007d0a:	6013      	str	r3, [r2, #0]
 8007d0c:	3b01      	subs	r3, #1
 8007d0e:	9304      	str	r3, [sp, #16]
 8007d10:	e7e0      	b.n	8007cd4 <_dtoa_r+0x6c>
 8007d12:	ab14      	add	r3, sp, #80	; 0x50
 8007d14:	9301      	str	r3, [sp, #4]
 8007d16:	ab15      	add	r3, sp, #84	; 0x54
 8007d18:	9300      	str	r3, [sp, #0]
 8007d1a:	4648      	mov	r0, r9
 8007d1c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007d20:	f002 fb96 	bl	800a450 <__d2b>
 8007d24:	9b03      	ldr	r3, [sp, #12]
 8007d26:	4680      	mov	r8, r0
 8007d28:	f3c3 560a 	ubfx	r6, r3, #20, #11
 8007d2c:	2e00      	cmp	r6, #0
 8007d2e:	f000 8082 	beq.w	8007e36 <_dtoa_r+0x1ce>
 8007d32:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007d36:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007d38:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 8007d3c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007d40:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8007d44:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8007d48:	9713      	str	r7, [sp, #76]	; 0x4c
 8007d4a:	4619      	mov	r1, r3
 8007d4c:	2200      	movs	r2, #0
 8007d4e:	4b7c      	ldr	r3, [pc, #496]	; (8007f40 <_dtoa_r+0x2d8>)
 8007d50:	f7f8 fa0a 	bl	8000168 <__aeabi_dsub>
 8007d54:	a370      	add	r3, pc, #448	; (adr r3, 8007f18 <_dtoa_r+0x2b0>)
 8007d56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d5a:	f7f8 fbbd 	bl	80004d8 <__aeabi_dmul>
 8007d5e:	a370      	add	r3, pc, #448	; (adr r3, 8007f20 <_dtoa_r+0x2b8>)
 8007d60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d64:	f7f8 fa02 	bl	800016c <__adddf3>
 8007d68:	4604      	mov	r4, r0
 8007d6a:	4630      	mov	r0, r6
 8007d6c:	460d      	mov	r5, r1
 8007d6e:	f7f8 fb49 	bl	8000404 <__aeabi_i2d>
 8007d72:	a36d      	add	r3, pc, #436	; (adr r3, 8007f28 <_dtoa_r+0x2c0>)
 8007d74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d78:	f7f8 fbae 	bl	80004d8 <__aeabi_dmul>
 8007d7c:	4602      	mov	r2, r0
 8007d7e:	460b      	mov	r3, r1
 8007d80:	4620      	mov	r0, r4
 8007d82:	4629      	mov	r1, r5
 8007d84:	f7f8 f9f2 	bl	800016c <__adddf3>
 8007d88:	4604      	mov	r4, r0
 8007d8a:	460d      	mov	r5, r1
 8007d8c:	f7f8 fe54 	bl	8000a38 <__aeabi_d2iz>
 8007d90:	2200      	movs	r2, #0
 8007d92:	9003      	str	r0, [sp, #12]
 8007d94:	2300      	movs	r3, #0
 8007d96:	4620      	mov	r0, r4
 8007d98:	4629      	mov	r1, r5
 8007d9a:	f7f8 fe0f 	bl	80009bc <__aeabi_dcmplt>
 8007d9e:	b150      	cbz	r0, 8007db6 <_dtoa_r+0x14e>
 8007da0:	9803      	ldr	r0, [sp, #12]
 8007da2:	f7f8 fb2f 	bl	8000404 <__aeabi_i2d>
 8007da6:	4622      	mov	r2, r4
 8007da8:	462b      	mov	r3, r5
 8007daa:	f7f8 fdfd 	bl	80009a8 <__aeabi_dcmpeq>
 8007dae:	b910      	cbnz	r0, 8007db6 <_dtoa_r+0x14e>
 8007db0:	9b03      	ldr	r3, [sp, #12]
 8007db2:	3b01      	subs	r3, #1
 8007db4:	9303      	str	r3, [sp, #12]
 8007db6:	9b03      	ldr	r3, [sp, #12]
 8007db8:	2b16      	cmp	r3, #22
 8007dba:	d85a      	bhi.n	8007e72 <_dtoa_r+0x20a>
 8007dbc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007dc0:	9a03      	ldr	r2, [sp, #12]
 8007dc2:	4b60      	ldr	r3, [pc, #384]	; (8007f44 <_dtoa_r+0x2dc>)
 8007dc4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007dc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dcc:	f7f8 fdf6 	bl	80009bc <__aeabi_dcmplt>
 8007dd0:	2800      	cmp	r0, #0
 8007dd2:	d050      	beq.n	8007e76 <_dtoa_r+0x20e>
 8007dd4:	9b03      	ldr	r3, [sp, #12]
 8007dd6:	3b01      	subs	r3, #1
 8007dd8:	9303      	str	r3, [sp, #12]
 8007dda:	2300      	movs	r3, #0
 8007ddc:	9311      	str	r3, [sp, #68]	; 0x44
 8007dde:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007de0:	1b9b      	subs	r3, r3, r6
 8007de2:	1e5a      	subs	r2, r3, #1
 8007de4:	bf49      	itett	mi
 8007de6:	f1c3 0301 	rsbmi	r3, r3, #1
 8007dea:	2300      	movpl	r3, #0
 8007dec:	9306      	strmi	r3, [sp, #24]
 8007dee:	2300      	movmi	r3, #0
 8007df0:	bf58      	it	pl
 8007df2:	9306      	strpl	r3, [sp, #24]
 8007df4:	9209      	str	r2, [sp, #36]	; 0x24
 8007df6:	bf48      	it	mi
 8007df8:	9309      	strmi	r3, [sp, #36]	; 0x24
 8007dfa:	9b03      	ldr	r3, [sp, #12]
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	db3c      	blt.n	8007e7a <_dtoa_r+0x212>
 8007e00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e02:	9a03      	ldr	r2, [sp, #12]
 8007e04:	4413      	add	r3, r2
 8007e06:	9309      	str	r3, [sp, #36]	; 0x24
 8007e08:	2300      	movs	r3, #0
 8007e0a:	9210      	str	r2, [sp, #64]	; 0x40
 8007e0c:	930a      	str	r3, [sp, #40]	; 0x28
 8007e0e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007e10:	2b09      	cmp	r3, #9
 8007e12:	d86a      	bhi.n	8007eea <_dtoa_r+0x282>
 8007e14:	2b05      	cmp	r3, #5
 8007e16:	bfc4      	itt	gt
 8007e18:	3b04      	subgt	r3, #4
 8007e1a:	9320      	strgt	r3, [sp, #128]	; 0x80
 8007e1c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007e1e:	bfc8      	it	gt
 8007e20:	2400      	movgt	r4, #0
 8007e22:	f1a3 0302 	sub.w	r3, r3, #2
 8007e26:	bfd8      	it	le
 8007e28:	2401      	movle	r4, #1
 8007e2a:	2b03      	cmp	r3, #3
 8007e2c:	d868      	bhi.n	8007f00 <_dtoa_r+0x298>
 8007e2e:	e8df f003 	tbb	[pc, r3]
 8007e32:	3a2d      	.short	0x3a2d
 8007e34:	5a38      	.short	0x5a38
 8007e36:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	; 0x50
 8007e3a:	441e      	add	r6, r3
 8007e3c:	f206 4332 	addw	r3, r6, #1074	; 0x432
 8007e40:	2b20      	cmp	r3, #32
 8007e42:	bfc1      	itttt	gt
 8007e44:	9a03      	ldrgt	r2, [sp, #12]
 8007e46:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007e4a:	409a      	lslgt	r2, r3
 8007e4c:	f206 4312 	addwgt	r3, r6, #1042	; 0x412
 8007e50:	bfcb      	itete	gt
 8007e52:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007e56:	f1c3 0320 	rsble	r3, r3, #32
 8007e5a:	ea42 0003 	orrgt.w	r0, r2, r3
 8007e5e:	fa04 f003 	lslle.w	r0, r4, r3
 8007e62:	f7f8 fabf 	bl	80003e4 <__aeabi_ui2d>
 8007e66:	2201      	movs	r2, #1
 8007e68:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8007e6c:	3e01      	subs	r6, #1
 8007e6e:	9213      	str	r2, [sp, #76]	; 0x4c
 8007e70:	e76b      	b.n	8007d4a <_dtoa_r+0xe2>
 8007e72:	2301      	movs	r3, #1
 8007e74:	e7b2      	b.n	8007ddc <_dtoa_r+0x174>
 8007e76:	9011      	str	r0, [sp, #68]	; 0x44
 8007e78:	e7b1      	b.n	8007dde <_dtoa_r+0x176>
 8007e7a:	9b06      	ldr	r3, [sp, #24]
 8007e7c:	9a03      	ldr	r2, [sp, #12]
 8007e7e:	1a9b      	subs	r3, r3, r2
 8007e80:	9306      	str	r3, [sp, #24]
 8007e82:	4253      	negs	r3, r2
 8007e84:	930a      	str	r3, [sp, #40]	; 0x28
 8007e86:	2300      	movs	r3, #0
 8007e88:	9310      	str	r3, [sp, #64]	; 0x40
 8007e8a:	e7c0      	b.n	8007e0e <_dtoa_r+0x1a6>
 8007e8c:	2300      	movs	r3, #0
 8007e8e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007e90:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	dc37      	bgt.n	8007f06 <_dtoa_r+0x29e>
 8007e96:	2301      	movs	r3, #1
 8007e98:	461a      	mov	r2, r3
 8007e9a:	9308      	str	r3, [sp, #32]
 8007e9c:	9305      	str	r3, [sp, #20]
 8007e9e:	9221      	str	r2, [sp, #132]	; 0x84
 8007ea0:	e00c      	b.n	8007ebc <_dtoa_r+0x254>
 8007ea2:	2301      	movs	r3, #1
 8007ea4:	e7f3      	b.n	8007e8e <_dtoa_r+0x226>
 8007ea6:	2300      	movs	r3, #0
 8007ea8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007eaa:	930b      	str	r3, [sp, #44]	; 0x2c
 8007eac:	9b03      	ldr	r3, [sp, #12]
 8007eae:	4413      	add	r3, r2
 8007eb0:	9308      	str	r3, [sp, #32]
 8007eb2:	3301      	adds	r3, #1
 8007eb4:	2b01      	cmp	r3, #1
 8007eb6:	9305      	str	r3, [sp, #20]
 8007eb8:	bfb8      	it	lt
 8007eba:	2301      	movlt	r3, #1
 8007ebc:	2100      	movs	r1, #0
 8007ebe:	2204      	movs	r2, #4
 8007ec0:	f102 0014 	add.w	r0, r2, #20
 8007ec4:	4298      	cmp	r0, r3
 8007ec6:	d922      	bls.n	8007f0e <_dtoa_r+0x2a6>
 8007ec8:	4648      	mov	r0, r9
 8007eca:	f8c9 103c 	str.w	r1, [r9, #60]	; 0x3c
 8007ece:	f001 ffeb 	bl	8009ea8 <_Balloc>
 8007ed2:	9004      	str	r0, [sp, #16]
 8007ed4:	2800      	cmp	r0, #0
 8007ed6:	d13b      	bne.n	8007f50 <_dtoa_r+0x2e8>
 8007ed8:	4602      	mov	r2, r0
 8007eda:	f240 11af 	movw	r1, #431	; 0x1af
 8007ede:	4b1a      	ldr	r3, [pc, #104]	; (8007f48 <_dtoa_r+0x2e0>)
 8007ee0:	481a      	ldr	r0, [pc, #104]	; (8007f4c <_dtoa_r+0x2e4>)
 8007ee2:	f002 fe63 	bl	800abac <__assert_func>
 8007ee6:	2301      	movs	r3, #1
 8007ee8:	e7de      	b.n	8007ea8 <_dtoa_r+0x240>
 8007eea:	2401      	movs	r4, #1
 8007eec:	2300      	movs	r3, #0
 8007eee:	940b      	str	r4, [sp, #44]	; 0x2c
 8007ef0:	9320      	str	r3, [sp, #128]	; 0x80
 8007ef2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007ef6:	2200      	movs	r2, #0
 8007ef8:	9308      	str	r3, [sp, #32]
 8007efa:	9305      	str	r3, [sp, #20]
 8007efc:	2312      	movs	r3, #18
 8007efe:	e7ce      	b.n	8007e9e <_dtoa_r+0x236>
 8007f00:	2301      	movs	r3, #1
 8007f02:	930b      	str	r3, [sp, #44]	; 0x2c
 8007f04:	e7f5      	b.n	8007ef2 <_dtoa_r+0x28a>
 8007f06:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007f08:	9308      	str	r3, [sp, #32]
 8007f0a:	9305      	str	r3, [sp, #20]
 8007f0c:	e7d6      	b.n	8007ebc <_dtoa_r+0x254>
 8007f0e:	3101      	adds	r1, #1
 8007f10:	0052      	lsls	r2, r2, #1
 8007f12:	e7d5      	b.n	8007ec0 <_dtoa_r+0x258>
 8007f14:	f3af 8000 	nop.w
 8007f18:	636f4361 	.word	0x636f4361
 8007f1c:	3fd287a7 	.word	0x3fd287a7
 8007f20:	8b60c8b3 	.word	0x8b60c8b3
 8007f24:	3fc68a28 	.word	0x3fc68a28
 8007f28:	509f79fb 	.word	0x509f79fb
 8007f2c:	3fd34413 	.word	0x3fd34413
 8007f30:	7ff00000 	.word	0x7ff00000
 8007f34:	0800c559 	.word	0x0800c559
 8007f38:	0800c550 	.word	0x0800c550
 8007f3c:	0800c404 	.word	0x0800c404
 8007f40:	3ff80000 	.word	0x3ff80000
 8007f44:	0800c668 	.word	0x0800c668
 8007f48:	0800c55d 	.word	0x0800c55d
 8007f4c:	0800c56e 	.word	0x0800c56e
 8007f50:	9b04      	ldr	r3, [sp, #16]
 8007f52:	f8c9 3038 	str.w	r3, [r9, #56]	; 0x38
 8007f56:	9b05      	ldr	r3, [sp, #20]
 8007f58:	2b0e      	cmp	r3, #14
 8007f5a:	f200 80a2 	bhi.w	80080a2 <_dtoa_r+0x43a>
 8007f5e:	2c00      	cmp	r4, #0
 8007f60:	f000 809f 	beq.w	80080a2 <_dtoa_r+0x43a>
 8007f64:	9b03      	ldr	r3, [sp, #12]
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	dd35      	ble.n	8007fd6 <_dtoa_r+0x36e>
 8007f6a:	f003 020f 	and.w	r2, r3, #15
 8007f6e:	4b96      	ldr	r3, [pc, #600]	; (80081c8 <_dtoa_r+0x560>)
 8007f70:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007f74:	e9d3 4500 	ldrd	r4, r5, [r3]
 8007f78:	9b03      	ldr	r3, [sp, #12]
 8007f7a:	05d8      	lsls	r0, r3, #23
 8007f7c:	ea4f 1623 	mov.w	r6, r3, asr #4
 8007f80:	d517      	bpl.n	8007fb2 <_dtoa_r+0x34a>
 8007f82:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007f86:	4b91      	ldr	r3, [pc, #580]	; (80081cc <_dtoa_r+0x564>)
 8007f88:	2703      	movs	r7, #3
 8007f8a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007f8e:	f7f8 fbcd 	bl	800072c <__aeabi_ddiv>
 8007f92:	4682      	mov	sl, r0
 8007f94:	468b      	mov	fp, r1
 8007f96:	f006 060f 	and.w	r6, r6, #15
 8007f9a:	4b8c      	ldr	r3, [pc, #560]	; (80081cc <_dtoa_r+0x564>)
 8007f9c:	930e      	str	r3, [sp, #56]	; 0x38
 8007f9e:	b956      	cbnz	r6, 8007fb6 <_dtoa_r+0x34e>
 8007fa0:	4622      	mov	r2, r4
 8007fa2:	462b      	mov	r3, r5
 8007fa4:	4650      	mov	r0, sl
 8007fa6:	4659      	mov	r1, fp
 8007fa8:	f7f8 fbc0 	bl	800072c <__aeabi_ddiv>
 8007fac:	4682      	mov	sl, r0
 8007fae:	468b      	mov	fp, r1
 8007fb0:	e02a      	b.n	8008008 <_dtoa_r+0x3a0>
 8007fb2:	2702      	movs	r7, #2
 8007fb4:	e7f1      	b.n	8007f9a <_dtoa_r+0x332>
 8007fb6:	07f1      	lsls	r1, r6, #31
 8007fb8:	d509      	bpl.n	8007fce <_dtoa_r+0x366>
 8007fba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007fbc:	4620      	mov	r0, r4
 8007fbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fc2:	4629      	mov	r1, r5
 8007fc4:	f7f8 fa88 	bl	80004d8 <__aeabi_dmul>
 8007fc8:	4604      	mov	r4, r0
 8007fca:	460d      	mov	r5, r1
 8007fcc:	3701      	adds	r7, #1
 8007fce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007fd0:	1076      	asrs	r6, r6, #1
 8007fd2:	3308      	adds	r3, #8
 8007fd4:	e7e2      	b.n	8007f9c <_dtoa_r+0x334>
 8007fd6:	f000 809f 	beq.w	8008118 <_dtoa_r+0x4b0>
 8007fda:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007fde:	9b03      	ldr	r3, [sp, #12]
 8007fe0:	2702      	movs	r7, #2
 8007fe2:	425c      	negs	r4, r3
 8007fe4:	4b78      	ldr	r3, [pc, #480]	; (80081c8 <_dtoa_r+0x560>)
 8007fe6:	f004 020f 	and.w	r2, r4, #15
 8007fea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007fee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ff2:	f7f8 fa71 	bl	80004d8 <__aeabi_dmul>
 8007ff6:	2300      	movs	r3, #0
 8007ff8:	4682      	mov	sl, r0
 8007ffa:	468b      	mov	fp, r1
 8007ffc:	4d73      	ldr	r5, [pc, #460]	; (80081cc <_dtoa_r+0x564>)
 8007ffe:	1124      	asrs	r4, r4, #4
 8008000:	2c00      	cmp	r4, #0
 8008002:	d17e      	bne.n	8008102 <_dtoa_r+0x49a>
 8008004:	2b00      	cmp	r3, #0
 8008006:	d1d1      	bne.n	8007fac <_dtoa_r+0x344>
 8008008:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800800a:	e9cd ab0e 	strd	sl, fp, [sp, #56]	; 0x38
 800800e:	2b00      	cmp	r3, #0
 8008010:	f000 8084 	beq.w	800811c <_dtoa_r+0x4b4>
 8008014:	2200      	movs	r2, #0
 8008016:	4650      	mov	r0, sl
 8008018:	4659      	mov	r1, fp
 800801a:	4b6d      	ldr	r3, [pc, #436]	; (80081d0 <_dtoa_r+0x568>)
 800801c:	f7f8 fcce 	bl	80009bc <__aeabi_dcmplt>
 8008020:	2800      	cmp	r0, #0
 8008022:	d07b      	beq.n	800811c <_dtoa_r+0x4b4>
 8008024:	9b05      	ldr	r3, [sp, #20]
 8008026:	2b00      	cmp	r3, #0
 8008028:	d078      	beq.n	800811c <_dtoa_r+0x4b4>
 800802a:	9b08      	ldr	r3, [sp, #32]
 800802c:	2b00      	cmp	r3, #0
 800802e:	dd36      	ble.n	800809e <_dtoa_r+0x436>
 8008030:	9b03      	ldr	r3, [sp, #12]
 8008032:	4650      	mov	r0, sl
 8008034:	4659      	mov	r1, fp
 8008036:	2200      	movs	r2, #0
 8008038:	1e5d      	subs	r5, r3, #1
 800803a:	4b66      	ldr	r3, [pc, #408]	; (80081d4 <_dtoa_r+0x56c>)
 800803c:	f7f8 fa4c 	bl	80004d8 <__aeabi_dmul>
 8008040:	4682      	mov	sl, r0
 8008042:	468b      	mov	fp, r1
 8008044:	9c08      	ldr	r4, [sp, #32]
 8008046:	3701      	adds	r7, #1
 8008048:	4638      	mov	r0, r7
 800804a:	f7f8 f9db 	bl	8000404 <__aeabi_i2d>
 800804e:	4652      	mov	r2, sl
 8008050:	465b      	mov	r3, fp
 8008052:	f7f8 fa41 	bl	80004d8 <__aeabi_dmul>
 8008056:	2200      	movs	r2, #0
 8008058:	4b5f      	ldr	r3, [pc, #380]	; (80081d8 <_dtoa_r+0x570>)
 800805a:	f7f8 f887 	bl	800016c <__adddf3>
 800805e:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8008062:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8008066:	960f      	str	r6, [sp, #60]	; 0x3c
 8008068:	2c00      	cmp	r4, #0
 800806a:	d15a      	bne.n	8008122 <_dtoa_r+0x4ba>
 800806c:	2200      	movs	r2, #0
 800806e:	4650      	mov	r0, sl
 8008070:	4659      	mov	r1, fp
 8008072:	4b5a      	ldr	r3, [pc, #360]	; (80081dc <_dtoa_r+0x574>)
 8008074:	f7f8 f878 	bl	8000168 <__aeabi_dsub>
 8008078:	4633      	mov	r3, r6
 800807a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800807c:	4682      	mov	sl, r0
 800807e:	468b      	mov	fp, r1
 8008080:	f7f8 fcba 	bl	80009f8 <__aeabi_dcmpgt>
 8008084:	2800      	cmp	r0, #0
 8008086:	f040 8295 	bne.w	80085b4 <_dtoa_r+0x94c>
 800808a:	4650      	mov	r0, sl
 800808c:	4659      	mov	r1, fp
 800808e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008090:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8008094:	f7f8 fc92 	bl	80009bc <__aeabi_dcmplt>
 8008098:	2800      	cmp	r0, #0
 800809a:	f040 8289 	bne.w	80085b0 <_dtoa_r+0x948>
 800809e:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
 80080a2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	f2c0 814e 	blt.w	8008346 <_dtoa_r+0x6de>
 80080aa:	9a03      	ldr	r2, [sp, #12]
 80080ac:	2a0e      	cmp	r2, #14
 80080ae:	f300 814a 	bgt.w	8008346 <_dtoa_r+0x6de>
 80080b2:	4b45      	ldr	r3, [pc, #276]	; (80081c8 <_dtoa_r+0x560>)
 80080b4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80080b8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80080bc:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80080c0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	f280 80d7 	bge.w	8008276 <_dtoa_r+0x60e>
 80080c8:	9b05      	ldr	r3, [sp, #20]
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	f300 80d3 	bgt.w	8008276 <_dtoa_r+0x60e>
 80080d0:	f040 826d 	bne.w	80085ae <_dtoa_r+0x946>
 80080d4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80080d8:	2200      	movs	r2, #0
 80080da:	4b40      	ldr	r3, [pc, #256]	; (80081dc <_dtoa_r+0x574>)
 80080dc:	f7f8 f9fc 	bl	80004d8 <__aeabi_dmul>
 80080e0:	4652      	mov	r2, sl
 80080e2:	465b      	mov	r3, fp
 80080e4:	f7f8 fc7e 	bl	80009e4 <__aeabi_dcmpge>
 80080e8:	9c05      	ldr	r4, [sp, #20]
 80080ea:	4625      	mov	r5, r4
 80080ec:	2800      	cmp	r0, #0
 80080ee:	f040 8246 	bne.w	800857e <_dtoa_r+0x916>
 80080f2:	2331      	movs	r3, #49	; 0x31
 80080f4:	9e04      	ldr	r6, [sp, #16]
 80080f6:	f806 3b01 	strb.w	r3, [r6], #1
 80080fa:	9b03      	ldr	r3, [sp, #12]
 80080fc:	3301      	adds	r3, #1
 80080fe:	9303      	str	r3, [sp, #12]
 8008100:	e241      	b.n	8008586 <_dtoa_r+0x91e>
 8008102:	07e2      	lsls	r2, r4, #31
 8008104:	d505      	bpl.n	8008112 <_dtoa_r+0x4aa>
 8008106:	e9d5 2300 	ldrd	r2, r3, [r5]
 800810a:	f7f8 f9e5 	bl	80004d8 <__aeabi_dmul>
 800810e:	2301      	movs	r3, #1
 8008110:	3701      	adds	r7, #1
 8008112:	1064      	asrs	r4, r4, #1
 8008114:	3508      	adds	r5, #8
 8008116:	e773      	b.n	8008000 <_dtoa_r+0x398>
 8008118:	2702      	movs	r7, #2
 800811a:	e775      	b.n	8008008 <_dtoa_r+0x3a0>
 800811c:	9d03      	ldr	r5, [sp, #12]
 800811e:	9c05      	ldr	r4, [sp, #20]
 8008120:	e792      	b.n	8008048 <_dtoa_r+0x3e0>
 8008122:	9904      	ldr	r1, [sp, #16]
 8008124:	4b28      	ldr	r3, [pc, #160]	; (80081c8 <_dtoa_r+0x560>)
 8008126:	4421      	add	r1, r4
 8008128:	9112      	str	r1, [sp, #72]	; 0x48
 800812a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800812c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008130:	e9dd 670e 	ldrd	r6, r7, [sp, #56]	; 0x38
 8008134:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008138:	2900      	cmp	r1, #0
 800813a:	d053      	beq.n	80081e4 <_dtoa_r+0x57c>
 800813c:	2000      	movs	r0, #0
 800813e:	4928      	ldr	r1, [pc, #160]	; (80081e0 <_dtoa_r+0x578>)
 8008140:	f7f8 faf4 	bl	800072c <__aeabi_ddiv>
 8008144:	4632      	mov	r2, r6
 8008146:	463b      	mov	r3, r7
 8008148:	f7f8 f80e 	bl	8000168 <__aeabi_dsub>
 800814c:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8008150:	9e04      	ldr	r6, [sp, #16]
 8008152:	4659      	mov	r1, fp
 8008154:	4650      	mov	r0, sl
 8008156:	f7f8 fc6f 	bl	8000a38 <__aeabi_d2iz>
 800815a:	4604      	mov	r4, r0
 800815c:	f7f8 f952 	bl	8000404 <__aeabi_i2d>
 8008160:	4602      	mov	r2, r0
 8008162:	460b      	mov	r3, r1
 8008164:	4650      	mov	r0, sl
 8008166:	4659      	mov	r1, fp
 8008168:	f7f7 fffe 	bl	8000168 <__aeabi_dsub>
 800816c:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8008170:	3430      	adds	r4, #48	; 0x30
 8008172:	f806 4b01 	strb.w	r4, [r6], #1
 8008176:	4682      	mov	sl, r0
 8008178:	468b      	mov	fp, r1
 800817a:	f7f8 fc1f 	bl	80009bc <__aeabi_dcmplt>
 800817e:	2800      	cmp	r0, #0
 8008180:	d171      	bne.n	8008266 <_dtoa_r+0x5fe>
 8008182:	4652      	mov	r2, sl
 8008184:	465b      	mov	r3, fp
 8008186:	2000      	movs	r0, #0
 8008188:	4911      	ldr	r1, [pc, #68]	; (80081d0 <_dtoa_r+0x568>)
 800818a:	f7f7 ffed 	bl	8000168 <__aeabi_dsub>
 800818e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8008192:	f7f8 fc13 	bl	80009bc <__aeabi_dcmplt>
 8008196:	2800      	cmp	r0, #0
 8008198:	f040 80b7 	bne.w	800830a <_dtoa_r+0x6a2>
 800819c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800819e:	429e      	cmp	r6, r3
 80081a0:	f43f af7d 	beq.w	800809e <_dtoa_r+0x436>
 80081a4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80081a8:	2200      	movs	r2, #0
 80081aa:	4b0a      	ldr	r3, [pc, #40]	; (80081d4 <_dtoa_r+0x56c>)
 80081ac:	f7f8 f994 	bl	80004d8 <__aeabi_dmul>
 80081b0:	2200      	movs	r2, #0
 80081b2:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 80081b6:	4b07      	ldr	r3, [pc, #28]	; (80081d4 <_dtoa_r+0x56c>)
 80081b8:	4650      	mov	r0, sl
 80081ba:	4659      	mov	r1, fp
 80081bc:	f7f8 f98c 	bl	80004d8 <__aeabi_dmul>
 80081c0:	4682      	mov	sl, r0
 80081c2:	468b      	mov	fp, r1
 80081c4:	e7c5      	b.n	8008152 <_dtoa_r+0x4ea>
 80081c6:	bf00      	nop
 80081c8:	0800c668 	.word	0x0800c668
 80081cc:	0800c640 	.word	0x0800c640
 80081d0:	3ff00000 	.word	0x3ff00000
 80081d4:	40240000 	.word	0x40240000
 80081d8:	401c0000 	.word	0x401c0000
 80081dc:	40140000 	.word	0x40140000
 80081e0:	3fe00000 	.word	0x3fe00000
 80081e4:	4630      	mov	r0, r6
 80081e6:	4639      	mov	r1, r7
 80081e8:	f7f8 f976 	bl	80004d8 <__aeabi_dmul>
 80081ec:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 80081f0:	9f12      	ldr	r7, [sp, #72]	; 0x48
 80081f2:	9e04      	ldr	r6, [sp, #16]
 80081f4:	4659      	mov	r1, fp
 80081f6:	4650      	mov	r0, sl
 80081f8:	f7f8 fc1e 	bl	8000a38 <__aeabi_d2iz>
 80081fc:	4604      	mov	r4, r0
 80081fe:	f7f8 f901 	bl	8000404 <__aeabi_i2d>
 8008202:	4602      	mov	r2, r0
 8008204:	460b      	mov	r3, r1
 8008206:	4650      	mov	r0, sl
 8008208:	4659      	mov	r1, fp
 800820a:	f7f7 ffad 	bl	8000168 <__aeabi_dsub>
 800820e:	3430      	adds	r4, #48	; 0x30
 8008210:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008212:	f806 4b01 	strb.w	r4, [r6], #1
 8008216:	429e      	cmp	r6, r3
 8008218:	4682      	mov	sl, r0
 800821a:	468b      	mov	fp, r1
 800821c:	f04f 0200 	mov.w	r2, #0
 8008220:	d123      	bne.n	800826a <_dtoa_r+0x602>
 8008222:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8008226:	4bb1      	ldr	r3, [pc, #708]	; (80084ec <_dtoa_r+0x884>)
 8008228:	f7f7 ffa0 	bl	800016c <__adddf3>
 800822c:	4602      	mov	r2, r0
 800822e:	460b      	mov	r3, r1
 8008230:	4650      	mov	r0, sl
 8008232:	4659      	mov	r1, fp
 8008234:	f7f8 fbe0 	bl	80009f8 <__aeabi_dcmpgt>
 8008238:	2800      	cmp	r0, #0
 800823a:	d166      	bne.n	800830a <_dtoa_r+0x6a2>
 800823c:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8008240:	2000      	movs	r0, #0
 8008242:	49aa      	ldr	r1, [pc, #680]	; (80084ec <_dtoa_r+0x884>)
 8008244:	f7f7 ff90 	bl	8000168 <__aeabi_dsub>
 8008248:	4602      	mov	r2, r0
 800824a:	460b      	mov	r3, r1
 800824c:	4650      	mov	r0, sl
 800824e:	4659      	mov	r1, fp
 8008250:	f7f8 fbb4 	bl	80009bc <__aeabi_dcmplt>
 8008254:	2800      	cmp	r0, #0
 8008256:	f43f af22 	beq.w	800809e <_dtoa_r+0x436>
 800825a:	463e      	mov	r6, r7
 800825c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008260:	3f01      	subs	r7, #1
 8008262:	2b30      	cmp	r3, #48	; 0x30
 8008264:	d0f9      	beq.n	800825a <_dtoa_r+0x5f2>
 8008266:	9503      	str	r5, [sp, #12]
 8008268:	e03e      	b.n	80082e8 <_dtoa_r+0x680>
 800826a:	4ba1      	ldr	r3, [pc, #644]	; (80084f0 <_dtoa_r+0x888>)
 800826c:	f7f8 f934 	bl	80004d8 <__aeabi_dmul>
 8008270:	4682      	mov	sl, r0
 8008272:	468b      	mov	fp, r1
 8008274:	e7be      	b.n	80081f4 <_dtoa_r+0x58c>
 8008276:	4654      	mov	r4, sl
 8008278:	f04f 0a00 	mov.w	sl, #0
 800827c:	465d      	mov	r5, fp
 800827e:	9e04      	ldr	r6, [sp, #16]
 8008280:	f8df b26c 	ldr.w	fp, [pc, #620]	; 80084f0 <_dtoa_r+0x888>
 8008284:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008288:	4620      	mov	r0, r4
 800828a:	4629      	mov	r1, r5
 800828c:	f7f8 fa4e 	bl	800072c <__aeabi_ddiv>
 8008290:	f7f8 fbd2 	bl	8000a38 <__aeabi_d2iz>
 8008294:	4607      	mov	r7, r0
 8008296:	f7f8 f8b5 	bl	8000404 <__aeabi_i2d>
 800829a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800829e:	f7f8 f91b 	bl	80004d8 <__aeabi_dmul>
 80082a2:	4602      	mov	r2, r0
 80082a4:	460b      	mov	r3, r1
 80082a6:	4620      	mov	r0, r4
 80082a8:	4629      	mov	r1, r5
 80082aa:	f7f7 ff5d 	bl	8000168 <__aeabi_dsub>
 80082ae:	f107 0430 	add.w	r4, r7, #48	; 0x30
 80082b2:	f806 4b01 	strb.w	r4, [r6], #1
 80082b6:	9c04      	ldr	r4, [sp, #16]
 80082b8:	9d05      	ldr	r5, [sp, #20]
 80082ba:	1b34      	subs	r4, r6, r4
 80082bc:	42a5      	cmp	r5, r4
 80082be:	4602      	mov	r2, r0
 80082c0:	460b      	mov	r3, r1
 80082c2:	d133      	bne.n	800832c <_dtoa_r+0x6c4>
 80082c4:	f7f7 ff52 	bl	800016c <__adddf3>
 80082c8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80082cc:	4604      	mov	r4, r0
 80082ce:	460d      	mov	r5, r1
 80082d0:	f7f8 fb92 	bl	80009f8 <__aeabi_dcmpgt>
 80082d4:	b9c0      	cbnz	r0, 8008308 <_dtoa_r+0x6a0>
 80082d6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80082da:	4620      	mov	r0, r4
 80082dc:	4629      	mov	r1, r5
 80082de:	f7f8 fb63 	bl	80009a8 <__aeabi_dcmpeq>
 80082e2:	b108      	cbz	r0, 80082e8 <_dtoa_r+0x680>
 80082e4:	07fb      	lsls	r3, r7, #31
 80082e6:	d40f      	bmi.n	8008308 <_dtoa_r+0x6a0>
 80082e8:	4641      	mov	r1, r8
 80082ea:	4648      	mov	r0, r9
 80082ec:	f001 fe01 	bl	8009ef2 <_Bfree>
 80082f0:	2300      	movs	r3, #0
 80082f2:	7033      	strb	r3, [r6, #0]
 80082f4:	9b03      	ldr	r3, [sp, #12]
 80082f6:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80082f8:	3301      	adds	r3, #1
 80082fa:	6013      	str	r3, [r2, #0]
 80082fc:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80082fe:	2b00      	cmp	r3, #0
 8008300:	f43f ace8 	beq.w	8007cd4 <_dtoa_r+0x6c>
 8008304:	601e      	str	r6, [r3, #0]
 8008306:	e4e5      	b.n	8007cd4 <_dtoa_r+0x6c>
 8008308:	9d03      	ldr	r5, [sp, #12]
 800830a:	4633      	mov	r3, r6
 800830c:	461e      	mov	r6, r3
 800830e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008312:	2a39      	cmp	r2, #57	; 0x39
 8008314:	d106      	bne.n	8008324 <_dtoa_r+0x6bc>
 8008316:	9a04      	ldr	r2, [sp, #16]
 8008318:	429a      	cmp	r2, r3
 800831a:	d1f7      	bne.n	800830c <_dtoa_r+0x6a4>
 800831c:	2230      	movs	r2, #48	; 0x30
 800831e:	9904      	ldr	r1, [sp, #16]
 8008320:	3501      	adds	r5, #1
 8008322:	700a      	strb	r2, [r1, #0]
 8008324:	781a      	ldrb	r2, [r3, #0]
 8008326:	3201      	adds	r2, #1
 8008328:	701a      	strb	r2, [r3, #0]
 800832a:	e79c      	b.n	8008266 <_dtoa_r+0x5fe>
 800832c:	4652      	mov	r2, sl
 800832e:	465b      	mov	r3, fp
 8008330:	f7f8 f8d2 	bl	80004d8 <__aeabi_dmul>
 8008334:	2200      	movs	r2, #0
 8008336:	2300      	movs	r3, #0
 8008338:	4604      	mov	r4, r0
 800833a:	460d      	mov	r5, r1
 800833c:	f7f8 fb34 	bl	80009a8 <__aeabi_dcmpeq>
 8008340:	2800      	cmp	r0, #0
 8008342:	d09f      	beq.n	8008284 <_dtoa_r+0x61c>
 8008344:	e7d0      	b.n	80082e8 <_dtoa_r+0x680>
 8008346:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008348:	2a00      	cmp	r2, #0
 800834a:	f000 80ca 	beq.w	80084e2 <_dtoa_r+0x87a>
 800834e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008350:	2a01      	cmp	r2, #1
 8008352:	f300 80ad 	bgt.w	80084b0 <_dtoa_r+0x848>
 8008356:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008358:	2a00      	cmp	r2, #0
 800835a:	f000 80a5 	beq.w	80084a8 <_dtoa_r+0x840>
 800835e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008362:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008364:	9e06      	ldr	r6, [sp, #24]
 8008366:	9a06      	ldr	r2, [sp, #24]
 8008368:	2101      	movs	r1, #1
 800836a:	441a      	add	r2, r3
 800836c:	9206      	str	r2, [sp, #24]
 800836e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008370:	4648      	mov	r0, r9
 8008372:	441a      	add	r2, r3
 8008374:	9209      	str	r2, [sp, #36]	; 0x24
 8008376:	f001 fe59 	bl	800a02c <__i2b>
 800837a:	4605      	mov	r5, r0
 800837c:	b166      	cbz	r6, 8008398 <_dtoa_r+0x730>
 800837e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008380:	2b00      	cmp	r3, #0
 8008382:	dd09      	ble.n	8008398 <_dtoa_r+0x730>
 8008384:	42b3      	cmp	r3, r6
 8008386:	bfa8      	it	ge
 8008388:	4633      	movge	r3, r6
 800838a:	9a06      	ldr	r2, [sp, #24]
 800838c:	1af6      	subs	r6, r6, r3
 800838e:	1ad2      	subs	r2, r2, r3
 8008390:	9206      	str	r2, [sp, #24]
 8008392:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008394:	1ad3      	subs	r3, r2, r3
 8008396:	9309      	str	r3, [sp, #36]	; 0x24
 8008398:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800839a:	b1f3      	cbz	r3, 80083da <_dtoa_r+0x772>
 800839c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800839e:	2b00      	cmp	r3, #0
 80083a0:	f000 80a8 	beq.w	80084f4 <_dtoa_r+0x88c>
 80083a4:	2c00      	cmp	r4, #0
 80083a6:	dd10      	ble.n	80083ca <_dtoa_r+0x762>
 80083a8:	4629      	mov	r1, r5
 80083aa:	4622      	mov	r2, r4
 80083ac:	4648      	mov	r0, r9
 80083ae:	f001 fefb 	bl	800a1a8 <__pow5mult>
 80083b2:	4642      	mov	r2, r8
 80083b4:	4601      	mov	r1, r0
 80083b6:	4605      	mov	r5, r0
 80083b8:	4648      	mov	r0, r9
 80083ba:	f001 fe4d 	bl	800a058 <__multiply>
 80083be:	4607      	mov	r7, r0
 80083c0:	4641      	mov	r1, r8
 80083c2:	4648      	mov	r0, r9
 80083c4:	f001 fd95 	bl	8009ef2 <_Bfree>
 80083c8:	46b8      	mov	r8, r7
 80083ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80083cc:	1b1a      	subs	r2, r3, r4
 80083ce:	d004      	beq.n	80083da <_dtoa_r+0x772>
 80083d0:	4641      	mov	r1, r8
 80083d2:	4648      	mov	r0, r9
 80083d4:	f001 fee8 	bl	800a1a8 <__pow5mult>
 80083d8:	4680      	mov	r8, r0
 80083da:	2101      	movs	r1, #1
 80083dc:	4648      	mov	r0, r9
 80083de:	f001 fe25 	bl	800a02c <__i2b>
 80083e2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80083e4:	4604      	mov	r4, r0
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	f340 8086 	ble.w	80084f8 <_dtoa_r+0x890>
 80083ec:	461a      	mov	r2, r3
 80083ee:	4601      	mov	r1, r0
 80083f0:	4648      	mov	r0, r9
 80083f2:	f001 fed9 	bl	800a1a8 <__pow5mult>
 80083f6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80083f8:	4604      	mov	r4, r0
 80083fa:	2b01      	cmp	r3, #1
 80083fc:	dd7f      	ble.n	80084fe <_dtoa_r+0x896>
 80083fe:	2700      	movs	r7, #0
 8008400:	6923      	ldr	r3, [r4, #16]
 8008402:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008406:	6918      	ldr	r0, [r3, #16]
 8008408:	f001 fdc2 	bl	8009f90 <__hi0bits>
 800840c:	f1c0 0020 	rsb	r0, r0, #32
 8008410:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008412:	4418      	add	r0, r3
 8008414:	f010 001f 	ands.w	r0, r0, #31
 8008418:	f000 8098 	beq.w	800854c <_dtoa_r+0x8e4>
 800841c:	f1c0 0320 	rsb	r3, r0, #32
 8008420:	2b04      	cmp	r3, #4
 8008422:	f340 8088 	ble.w	8008536 <_dtoa_r+0x8ce>
 8008426:	9b06      	ldr	r3, [sp, #24]
 8008428:	f1c0 001c 	rsb	r0, r0, #28
 800842c:	4403      	add	r3, r0
 800842e:	9306      	str	r3, [sp, #24]
 8008430:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008432:	4406      	add	r6, r0
 8008434:	4403      	add	r3, r0
 8008436:	9309      	str	r3, [sp, #36]	; 0x24
 8008438:	9b06      	ldr	r3, [sp, #24]
 800843a:	2b00      	cmp	r3, #0
 800843c:	dd05      	ble.n	800844a <_dtoa_r+0x7e2>
 800843e:	4641      	mov	r1, r8
 8008440:	461a      	mov	r2, r3
 8008442:	4648      	mov	r0, r9
 8008444:	f001 fef0 	bl	800a228 <__lshift>
 8008448:	4680      	mov	r8, r0
 800844a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800844c:	2b00      	cmp	r3, #0
 800844e:	dd05      	ble.n	800845c <_dtoa_r+0x7f4>
 8008450:	4621      	mov	r1, r4
 8008452:	461a      	mov	r2, r3
 8008454:	4648      	mov	r0, r9
 8008456:	f001 fee7 	bl	800a228 <__lshift>
 800845a:	4604      	mov	r4, r0
 800845c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800845e:	2b00      	cmp	r3, #0
 8008460:	d076      	beq.n	8008550 <_dtoa_r+0x8e8>
 8008462:	4621      	mov	r1, r4
 8008464:	4640      	mov	r0, r8
 8008466:	f001 ff4b 	bl	800a300 <__mcmp>
 800846a:	2800      	cmp	r0, #0
 800846c:	da70      	bge.n	8008550 <_dtoa_r+0x8e8>
 800846e:	9b03      	ldr	r3, [sp, #12]
 8008470:	4641      	mov	r1, r8
 8008472:	3b01      	subs	r3, #1
 8008474:	9303      	str	r3, [sp, #12]
 8008476:	220a      	movs	r2, #10
 8008478:	2300      	movs	r3, #0
 800847a:	4648      	mov	r0, r9
 800847c:	f001 fd42 	bl	8009f04 <__multadd>
 8008480:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008482:	4680      	mov	r8, r0
 8008484:	2b00      	cmp	r3, #0
 8008486:	f000 81a9 	beq.w	80087dc <_dtoa_r+0xb74>
 800848a:	2300      	movs	r3, #0
 800848c:	4629      	mov	r1, r5
 800848e:	220a      	movs	r2, #10
 8008490:	4648      	mov	r0, r9
 8008492:	f001 fd37 	bl	8009f04 <__multadd>
 8008496:	9b08      	ldr	r3, [sp, #32]
 8008498:	4605      	mov	r5, r0
 800849a:	2b00      	cmp	r3, #0
 800849c:	f300 8093 	bgt.w	80085c6 <_dtoa_r+0x95e>
 80084a0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80084a2:	2b02      	cmp	r3, #2
 80084a4:	dc5c      	bgt.n	8008560 <_dtoa_r+0x8f8>
 80084a6:	e08e      	b.n	80085c6 <_dtoa_r+0x95e>
 80084a8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80084aa:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80084ae:	e758      	b.n	8008362 <_dtoa_r+0x6fa>
 80084b0:	9b05      	ldr	r3, [sp, #20]
 80084b2:	1e5c      	subs	r4, r3, #1
 80084b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80084b6:	42a3      	cmp	r3, r4
 80084b8:	bfbf      	itttt	lt
 80084ba:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80084bc:	9a10      	ldrlt	r2, [sp, #64]	; 0x40
 80084be:	1ae3      	sublt	r3, r4, r3
 80084c0:	18d2      	addlt	r2, r2, r3
 80084c2:	bfa8      	it	ge
 80084c4:	1b1c      	subge	r4, r3, r4
 80084c6:	9b05      	ldr	r3, [sp, #20]
 80084c8:	bfbe      	ittt	lt
 80084ca:	9210      	strlt	r2, [sp, #64]	; 0x40
 80084cc:	940a      	strlt	r4, [sp, #40]	; 0x28
 80084ce:	2400      	movlt	r4, #0
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	bfb7      	itett	lt
 80084d4:	e9dd 2305 	ldrdlt	r2, r3, [sp, #20]
 80084d8:	e9dd 3605 	ldrdge	r3, r6, [sp, #20]
 80084dc:	1a9e      	sublt	r6, r3, r2
 80084de:	2300      	movlt	r3, #0
 80084e0:	e741      	b.n	8008366 <_dtoa_r+0x6fe>
 80084e2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80084e4:	9e06      	ldr	r6, [sp, #24]
 80084e6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80084e8:	e748      	b.n	800837c <_dtoa_r+0x714>
 80084ea:	bf00      	nop
 80084ec:	3fe00000 	.word	0x3fe00000
 80084f0:	40240000 	.word	0x40240000
 80084f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80084f6:	e76b      	b.n	80083d0 <_dtoa_r+0x768>
 80084f8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80084fa:	2b01      	cmp	r3, #1
 80084fc:	dc17      	bgt.n	800852e <_dtoa_r+0x8c6>
 80084fe:	f1ba 0f00 	cmp.w	sl, #0
 8008502:	d114      	bne.n	800852e <_dtoa_r+0x8c6>
 8008504:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008508:	b99b      	cbnz	r3, 8008532 <_dtoa_r+0x8ca>
 800850a:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 800850e:	0d3f      	lsrs	r7, r7, #20
 8008510:	053f      	lsls	r7, r7, #20
 8008512:	b137      	cbz	r7, 8008522 <_dtoa_r+0x8ba>
 8008514:	2701      	movs	r7, #1
 8008516:	9b06      	ldr	r3, [sp, #24]
 8008518:	3301      	adds	r3, #1
 800851a:	9306      	str	r3, [sp, #24]
 800851c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800851e:	3301      	adds	r3, #1
 8008520:	9309      	str	r3, [sp, #36]	; 0x24
 8008522:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008524:	2b00      	cmp	r3, #0
 8008526:	f47f af6b 	bne.w	8008400 <_dtoa_r+0x798>
 800852a:	2001      	movs	r0, #1
 800852c:	e770      	b.n	8008410 <_dtoa_r+0x7a8>
 800852e:	2700      	movs	r7, #0
 8008530:	e7f7      	b.n	8008522 <_dtoa_r+0x8ba>
 8008532:	4657      	mov	r7, sl
 8008534:	e7f5      	b.n	8008522 <_dtoa_r+0x8ba>
 8008536:	f43f af7f 	beq.w	8008438 <_dtoa_r+0x7d0>
 800853a:	9a06      	ldr	r2, [sp, #24]
 800853c:	331c      	adds	r3, #28
 800853e:	441a      	add	r2, r3
 8008540:	9206      	str	r2, [sp, #24]
 8008542:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008544:	441e      	add	r6, r3
 8008546:	441a      	add	r2, r3
 8008548:	9209      	str	r2, [sp, #36]	; 0x24
 800854a:	e775      	b.n	8008438 <_dtoa_r+0x7d0>
 800854c:	4603      	mov	r3, r0
 800854e:	e7f4      	b.n	800853a <_dtoa_r+0x8d2>
 8008550:	9b05      	ldr	r3, [sp, #20]
 8008552:	2b00      	cmp	r3, #0
 8008554:	dc31      	bgt.n	80085ba <_dtoa_r+0x952>
 8008556:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008558:	2b02      	cmp	r3, #2
 800855a:	dd2e      	ble.n	80085ba <_dtoa_r+0x952>
 800855c:	9b05      	ldr	r3, [sp, #20]
 800855e:	9308      	str	r3, [sp, #32]
 8008560:	9b08      	ldr	r3, [sp, #32]
 8008562:	b963      	cbnz	r3, 800857e <_dtoa_r+0x916>
 8008564:	4621      	mov	r1, r4
 8008566:	2205      	movs	r2, #5
 8008568:	4648      	mov	r0, r9
 800856a:	f001 fccb 	bl	8009f04 <__multadd>
 800856e:	4601      	mov	r1, r0
 8008570:	4604      	mov	r4, r0
 8008572:	4640      	mov	r0, r8
 8008574:	f001 fec4 	bl	800a300 <__mcmp>
 8008578:	2800      	cmp	r0, #0
 800857a:	f73f adba 	bgt.w	80080f2 <_dtoa_r+0x48a>
 800857e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008580:	9e04      	ldr	r6, [sp, #16]
 8008582:	43db      	mvns	r3, r3
 8008584:	9303      	str	r3, [sp, #12]
 8008586:	2700      	movs	r7, #0
 8008588:	4621      	mov	r1, r4
 800858a:	4648      	mov	r0, r9
 800858c:	f001 fcb1 	bl	8009ef2 <_Bfree>
 8008590:	2d00      	cmp	r5, #0
 8008592:	f43f aea9 	beq.w	80082e8 <_dtoa_r+0x680>
 8008596:	b12f      	cbz	r7, 80085a4 <_dtoa_r+0x93c>
 8008598:	42af      	cmp	r7, r5
 800859a:	d003      	beq.n	80085a4 <_dtoa_r+0x93c>
 800859c:	4639      	mov	r1, r7
 800859e:	4648      	mov	r0, r9
 80085a0:	f001 fca7 	bl	8009ef2 <_Bfree>
 80085a4:	4629      	mov	r1, r5
 80085a6:	4648      	mov	r0, r9
 80085a8:	f001 fca3 	bl	8009ef2 <_Bfree>
 80085ac:	e69c      	b.n	80082e8 <_dtoa_r+0x680>
 80085ae:	2400      	movs	r4, #0
 80085b0:	4625      	mov	r5, r4
 80085b2:	e7e4      	b.n	800857e <_dtoa_r+0x916>
 80085b4:	9503      	str	r5, [sp, #12]
 80085b6:	4625      	mov	r5, r4
 80085b8:	e59b      	b.n	80080f2 <_dtoa_r+0x48a>
 80085ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80085bc:	2b00      	cmp	r3, #0
 80085be:	f000 80c4 	beq.w	800874a <_dtoa_r+0xae2>
 80085c2:	9b05      	ldr	r3, [sp, #20]
 80085c4:	9308      	str	r3, [sp, #32]
 80085c6:	2e00      	cmp	r6, #0
 80085c8:	dd05      	ble.n	80085d6 <_dtoa_r+0x96e>
 80085ca:	4629      	mov	r1, r5
 80085cc:	4632      	mov	r2, r6
 80085ce:	4648      	mov	r0, r9
 80085d0:	f001 fe2a 	bl	800a228 <__lshift>
 80085d4:	4605      	mov	r5, r0
 80085d6:	2f00      	cmp	r7, #0
 80085d8:	d058      	beq.n	800868c <_dtoa_r+0xa24>
 80085da:	4648      	mov	r0, r9
 80085dc:	6869      	ldr	r1, [r5, #4]
 80085de:	f001 fc63 	bl	8009ea8 <_Balloc>
 80085e2:	4606      	mov	r6, r0
 80085e4:	b920      	cbnz	r0, 80085f0 <_dtoa_r+0x988>
 80085e6:	4602      	mov	r2, r0
 80085e8:	f240 21ef 	movw	r1, #751	; 0x2ef
 80085ec:	4b7f      	ldr	r3, [pc, #508]	; (80087ec <_dtoa_r+0xb84>)
 80085ee:	e477      	b.n	8007ee0 <_dtoa_r+0x278>
 80085f0:	692a      	ldr	r2, [r5, #16]
 80085f2:	f105 010c 	add.w	r1, r5, #12
 80085f6:	3202      	adds	r2, #2
 80085f8:	0092      	lsls	r2, r2, #2
 80085fa:	300c      	adds	r0, #12
 80085fc:	f7ff fa42 	bl	8007a84 <memcpy>
 8008600:	2201      	movs	r2, #1
 8008602:	4631      	mov	r1, r6
 8008604:	4648      	mov	r0, r9
 8008606:	f001 fe0f 	bl	800a228 <__lshift>
 800860a:	462f      	mov	r7, r5
 800860c:	4605      	mov	r5, r0
 800860e:	9b04      	ldr	r3, [sp, #16]
 8008610:	9a04      	ldr	r2, [sp, #16]
 8008612:	3301      	adds	r3, #1
 8008614:	9305      	str	r3, [sp, #20]
 8008616:	9b08      	ldr	r3, [sp, #32]
 8008618:	4413      	add	r3, r2
 800861a:	930a      	str	r3, [sp, #40]	; 0x28
 800861c:	f00a 0301 	and.w	r3, sl, #1
 8008620:	9309      	str	r3, [sp, #36]	; 0x24
 8008622:	9b05      	ldr	r3, [sp, #20]
 8008624:	4621      	mov	r1, r4
 8008626:	4640      	mov	r0, r8
 8008628:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 800862c:	f7ff fa92 	bl	8007b54 <quorem>
 8008630:	4639      	mov	r1, r7
 8008632:	9006      	str	r0, [sp, #24]
 8008634:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008638:	4640      	mov	r0, r8
 800863a:	f001 fe61 	bl	800a300 <__mcmp>
 800863e:	462a      	mov	r2, r5
 8008640:	9008      	str	r0, [sp, #32]
 8008642:	4621      	mov	r1, r4
 8008644:	4648      	mov	r0, r9
 8008646:	f001 fe77 	bl	800a338 <__mdiff>
 800864a:	68c2      	ldr	r2, [r0, #12]
 800864c:	4606      	mov	r6, r0
 800864e:	b9fa      	cbnz	r2, 8008690 <_dtoa_r+0xa28>
 8008650:	4601      	mov	r1, r0
 8008652:	4640      	mov	r0, r8
 8008654:	f001 fe54 	bl	800a300 <__mcmp>
 8008658:	4602      	mov	r2, r0
 800865a:	4631      	mov	r1, r6
 800865c:	4648      	mov	r0, r9
 800865e:	920b      	str	r2, [sp, #44]	; 0x2c
 8008660:	f001 fc47 	bl	8009ef2 <_Bfree>
 8008664:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008666:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008668:	9e05      	ldr	r6, [sp, #20]
 800866a:	ea43 0102 	orr.w	r1, r3, r2
 800866e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008670:	4319      	orrs	r1, r3
 8008672:	d10f      	bne.n	8008694 <_dtoa_r+0xa2c>
 8008674:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008678:	d028      	beq.n	80086cc <_dtoa_r+0xa64>
 800867a:	9b08      	ldr	r3, [sp, #32]
 800867c:	2b00      	cmp	r3, #0
 800867e:	dd02      	ble.n	8008686 <_dtoa_r+0xa1e>
 8008680:	9b06      	ldr	r3, [sp, #24]
 8008682:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8008686:	f88b a000 	strb.w	sl, [fp]
 800868a:	e77d      	b.n	8008588 <_dtoa_r+0x920>
 800868c:	4628      	mov	r0, r5
 800868e:	e7bc      	b.n	800860a <_dtoa_r+0x9a2>
 8008690:	2201      	movs	r2, #1
 8008692:	e7e2      	b.n	800865a <_dtoa_r+0x9f2>
 8008694:	9b08      	ldr	r3, [sp, #32]
 8008696:	2b00      	cmp	r3, #0
 8008698:	db04      	blt.n	80086a4 <_dtoa_r+0xa3c>
 800869a:	9920      	ldr	r1, [sp, #128]	; 0x80
 800869c:	430b      	orrs	r3, r1
 800869e:	9909      	ldr	r1, [sp, #36]	; 0x24
 80086a0:	430b      	orrs	r3, r1
 80086a2:	d120      	bne.n	80086e6 <_dtoa_r+0xa7e>
 80086a4:	2a00      	cmp	r2, #0
 80086a6:	ddee      	ble.n	8008686 <_dtoa_r+0xa1e>
 80086a8:	4641      	mov	r1, r8
 80086aa:	2201      	movs	r2, #1
 80086ac:	4648      	mov	r0, r9
 80086ae:	f001 fdbb 	bl	800a228 <__lshift>
 80086b2:	4621      	mov	r1, r4
 80086b4:	4680      	mov	r8, r0
 80086b6:	f001 fe23 	bl	800a300 <__mcmp>
 80086ba:	2800      	cmp	r0, #0
 80086bc:	dc03      	bgt.n	80086c6 <_dtoa_r+0xa5e>
 80086be:	d1e2      	bne.n	8008686 <_dtoa_r+0xa1e>
 80086c0:	f01a 0f01 	tst.w	sl, #1
 80086c4:	d0df      	beq.n	8008686 <_dtoa_r+0xa1e>
 80086c6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80086ca:	d1d9      	bne.n	8008680 <_dtoa_r+0xa18>
 80086cc:	2339      	movs	r3, #57	; 0x39
 80086ce:	f88b 3000 	strb.w	r3, [fp]
 80086d2:	4633      	mov	r3, r6
 80086d4:	461e      	mov	r6, r3
 80086d6:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80086da:	3b01      	subs	r3, #1
 80086dc:	2a39      	cmp	r2, #57	; 0x39
 80086de:	d06a      	beq.n	80087b6 <_dtoa_r+0xb4e>
 80086e0:	3201      	adds	r2, #1
 80086e2:	701a      	strb	r2, [r3, #0]
 80086e4:	e750      	b.n	8008588 <_dtoa_r+0x920>
 80086e6:	2a00      	cmp	r2, #0
 80086e8:	dd07      	ble.n	80086fa <_dtoa_r+0xa92>
 80086ea:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80086ee:	d0ed      	beq.n	80086cc <_dtoa_r+0xa64>
 80086f0:	f10a 0301 	add.w	r3, sl, #1
 80086f4:	f88b 3000 	strb.w	r3, [fp]
 80086f8:	e746      	b.n	8008588 <_dtoa_r+0x920>
 80086fa:	9b05      	ldr	r3, [sp, #20]
 80086fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80086fe:	f803 ac01 	strb.w	sl, [r3, #-1]
 8008702:	4293      	cmp	r3, r2
 8008704:	d041      	beq.n	800878a <_dtoa_r+0xb22>
 8008706:	4641      	mov	r1, r8
 8008708:	2300      	movs	r3, #0
 800870a:	220a      	movs	r2, #10
 800870c:	4648      	mov	r0, r9
 800870e:	f001 fbf9 	bl	8009f04 <__multadd>
 8008712:	42af      	cmp	r7, r5
 8008714:	4680      	mov	r8, r0
 8008716:	f04f 0300 	mov.w	r3, #0
 800871a:	f04f 020a 	mov.w	r2, #10
 800871e:	4639      	mov	r1, r7
 8008720:	4648      	mov	r0, r9
 8008722:	d107      	bne.n	8008734 <_dtoa_r+0xacc>
 8008724:	f001 fbee 	bl	8009f04 <__multadd>
 8008728:	4607      	mov	r7, r0
 800872a:	4605      	mov	r5, r0
 800872c:	9b05      	ldr	r3, [sp, #20]
 800872e:	3301      	adds	r3, #1
 8008730:	9305      	str	r3, [sp, #20]
 8008732:	e776      	b.n	8008622 <_dtoa_r+0x9ba>
 8008734:	f001 fbe6 	bl	8009f04 <__multadd>
 8008738:	4629      	mov	r1, r5
 800873a:	4607      	mov	r7, r0
 800873c:	2300      	movs	r3, #0
 800873e:	220a      	movs	r2, #10
 8008740:	4648      	mov	r0, r9
 8008742:	f001 fbdf 	bl	8009f04 <__multadd>
 8008746:	4605      	mov	r5, r0
 8008748:	e7f0      	b.n	800872c <_dtoa_r+0xac4>
 800874a:	9b05      	ldr	r3, [sp, #20]
 800874c:	9308      	str	r3, [sp, #32]
 800874e:	9e04      	ldr	r6, [sp, #16]
 8008750:	4621      	mov	r1, r4
 8008752:	4640      	mov	r0, r8
 8008754:	f7ff f9fe 	bl	8007b54 <quorem>
 8008758:	9b04      	ldr	r3, [sp, #16]
 800875a:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800875e:	f806 ab01 	strb.w	sl, [r6], #1
 8008762:	1af2      	subs	r2, r6, r3
 8008764:	9b08      	ldr	r3, [sp, #32]
 8008766:	4293      	cmp	r3, r2
 8008768:	dd07      	ble.n	800877a <_dtoa_r+0xb12>
 800876a:	4641      	mov	r1, r8
 800876c:	2300      	movs	r3, #0
 800876e:	220a      	movs	r2, #10
 8008770:	4648      	mov	r0, r9
 8008772:	f001 fbc7 	bl	8009f04 <__multadd>
 8008776:	4680      	mov	r8, r0
 8008778:	e7ea      	b.n	8008750 <_dtoa_r+0xae8>
 800877a:	9b08      	ldr	r3, [sp, #32]
 800877c:	2700      	movs	r7, #0
 800877e:	2b00      	cmp	r3, #0
 8008780:	bfcc      	ite	gt
 8008782:	461e      	movgt	r6, r3
 8008784:	2601      	movle	r6, #1
 8008786:	9b04      	ldr	r3, [sp, #16]
 8008788:	441e      	add	r6, r3
 800878a:	4641      	mov	r1, r8
 800878c:	2201      	movs	r2, #1
 800878e:	4648      	mov	r0, r9
 8008790:	f001 fd4a 	bl	800a228 <__lshift>
 8008794:	4621      	mov	r1, r4
 8008796:	4680      	mov	r8, r0
 8008798:	f001 fdb2 	bl	800a300 <__mcmp>
 800879c:	2800      	cmp	r0, #0
 800879e:	dc98      	bgt.n	80086d2 <_dtoa_r+0xa6a>
 80087a0:	d102      	bne.n	80087a8 <_dtoa_r+0xb40>
 80087a2:	f01a 0f01 	tst.w	sl, #1
 80087a6:	d194      	bne.n	80086d2 <_dtoa_r+0xa6a>
 80087a8:	4633      	mov	r3, r6
 80087aa:	461e      	mov	r6, r3
 80087ac:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80087b0:	2a30      	cmp	r2, #48	; 0x30
 80087b2:	d0fa      	beq.n	80087aa <_dtoa_r+0xb42>
 80087b4:	e6e8      	b.n	8008588 <_dtoa_r+0x920>
 80087b6:	9a04      	ldr	r2, [sp, #16]
 80087b8:	429a      	cmp	r2, r3
 80087ba:	d18b      	bne.n	80086d4 <_dtoa_r+0xa6c>
 80087bc:	9b03      	ldr	r3, [sp, #12]
 80087be:	3301      	adds	r3, #1
 80087c0:	9303      	str	r3, [sp, #12]
 80087c2:	2331      	movs	r3, #49	; 0x31
 80087c4:	7013      	strb	r3, [r2, #0]
 80087c6:	e6df      	b.n	8008588 <_dtoa_r+0x920>
 80087c8:	4b09      	ldr	r3, [pc, #36]	; (80087f0 <_dtoa_r+0xb88>)
 80087ca:	f7ff baa0 	b.w	8007d0e <_dtoa_r+0xa6>
 80087ce:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	f47f aa83 	bne.w	8007cdc <_dtoa_r+0x74>
 80087d6:	4b07      	ldr	r3, [pc, #28]	; (80087f4 <_dtoa_r+0xb8c>)
 80087d8:	f7ff ba99 	b.w	8007d0e <_dtoa_r+0xa6>
 80087dc:	9b08      	ldr	r3, [sp, #32]
 80087de:	2b00      	cmp	r3, #0
 80087e0:	dcb5      	bgt.n	800874e <_dtoa_r+0xae6>
 80087e2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80087e4:	2b02      	cmp	r3, #2
 80087e6:	f73f aebb 	bgt.w	8008560 <_dtoa_r+0x8f8>
 80087ea:	e7b0      	b.n	800874e <_dtoa_r+0xae6>
 80087ec:	0800c55d 	.word	0x0800c55d
 80087f0:	0800c403 	.word	0x0800c403
 80087f4:	0800c550 	.word	0x0800c550

080087f8 <_malloc_trim_r>:
 80087f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80087fc:	4606      	mov	r6, r0
 80087fe:	2008      	movs	r0, #8
 8008800:	460c      	mov	r4, r1
 8008802:	f7ff f8fd 	bl	8007a00 <sysconf>
 8008806:	4680      	mov	r8, r0
 8008808:	4f22      	ldr	r7, [pc, #136]	; (8008894 <_malloc_trim_r+0x9c>)
 800880a:	4630      	mov	r0, r6
 800880c:	f7fe fc38 	bl	8007080 <__malloc_lock>
 8008810:	68bb      	ldr	r3, [r7, #8]
 8008812:	685d      	ldr	r5, [r3, #4]
 8008814:	f025 0503 	bic.w	r5, r5, #3
 8008818:	1b2c      	subs	r4, r5, r4
 800881a:	3c11      	subs	r4, #17
 800881c:	4444      	add	r4, r8
 800881e:	fbb4 f4f8 	udiv	r4, r4, r8
 8008822:	3c01      	subs	r4, #1
 8008824:	fb08 f404 	mul.w	r4, r8, r4
 8008828:	45a0      	cmp	r8, r4
 800882a:	dd05      	ble.n	8008838 <_malloc_trim_r+0x40>
 800882c:	4630      	mov	r0, r6
 800882e:	f7fe fc2d 	bl	800708c <__malloc_unlock>
 8008832:	2000      	movs	r0, #0
 8008834:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008838:	2100      	movs	r1, #0
 800883a:	4630      	mov	r0, r6
 800883c:	f7f9 f952 	bl	8001ae4 <_sbrk_r>
 8008840:	68bb      	ldr	r3, [r7, #8]
 8008842:	442b      	add	r3, r5
 8008844:	4298      	cmp	r0, r3
 8008846:	d1f1      	bne.n	800882c <_malloc_trim_r+0x34>
 8008848:	4630      	mov	r0, r6
 800884a:	4261      	negs	r1, r4
 800884c:	f7f9 f94a 	bl	8001ae4 <_sbrk_r>
 8008850:	3001      	adds	r0, #1
 8008852:	d110      	bne.n	8008876 <_malloc_trim_r+0x7e>
 8008854:	2100      	movs	r1, #0
 8008856:	4630      	mov	r0, r6
 8008858:	f7f9 f944 	bl	8001ae4 <_sbrk_r>
 800885c:	68ba      	ldr	r2, [r7, #8]
 800885e:	1a83      	subs	r3, r0, r2
 8008860:	2b0f      	cmp	r3, #15
 8008862:	dde3      	ble.n	800882c <_malloc_trim_r+0x34>
 8008864:	490c      	ldr	r1, [pc, #48]	; (8008898 <_malloc_trim_r+0xa0>)
 8008866:	f043 0301 	orr.w	r3, r3, #1
 800886a:	6809      	ldr	r1, [r1, #0]
 800886c:	6053      	str	r3, [r2, #4]
 800886e:	1a40      	subs	r0, r0, r1
 8008870:	490a      	ldr	r1, [pc, #40]	; (800889c <_malloc_trim_r+0xa4>)
 8008872:	6008      	str	r0, [r1, #0]
 8008874:	e7da      	b.n	800882c <_malloc_trim_r+0x34>
 8008876:	68bb      	ldr	r3, [r7, #8]
 8008878:	4a08      	ldr	r2, [pc, #32]	; (800889c <_malloc_trim_r+0xa4>)
 800887a:	1b2d      	subs	r5, r5, r4
 800887c:	f045 0501 	orr.w	r5, r5, #1
 8008880:	605d      	str	r5, [r3, #4]
 8008882:	6813      	ldr	r3, [r2, #0]
 8008884:	4630      	mov	r0, r6
 8008886:	1b1b      	subs	r3, r3, r4
 8008888:	6013      	str	r3, [r2, #0]
 800888a:	f7fe fbff 	bl	800708c <__malloc_unlock>
 800888e:	2001      	movs	r0, #1
 8008890:	e7d0      	b.n	8008834 <_malloc_trim_r+0x3c>
 8008892:	bf00      	nop
 8008894:	20000030 	.word	0x20000030
 8008898:	20000438 	.word	0x20000438
 800889c:	20000d94 	.word	0x20000d94

080088a0 <_free_r>:
 80088a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088a2:	4605      	mov	r5, r0
 80088a4:	460f      	mov	r7, r1
 80088a6:	2900      	cmp	r1, #0
 80088a8:	f000 80b1 	beq.w	8008a0e <_free_r+0x16e>
 80088ac:	f7fe fbe8 	bl	8007080 <__malloc_lock>
 80088b0:	f857 2c04 	ldr.w	r2, [r7, #-4]
 80088b4:	4856      	ldr	r0, [pc, #344]	; (8008a10 <_free_r+0x170>)
 80088b6:	f022 0401 	bic.w	r4, r2, #1
 80088ba:	f1a7 0308 	sub.w	r3, r7, #8
 80088be:	eb03 0c04 	add.w	ip, r3, r4
 80088c2:	6881      	ldr	r1, [r0, #8]
 80088c4:	f8dc 6004 	ldr.w	r6, [ip, #4]
 80088c8:	4561      	cmp	r1, ip
 80088ca:	f026 0603 	bic.w	r6, r6, #3
 80088ce:	f002 0201 	and.w	r2, r2, #1
 80088d2:	d11b      	bne.n	800890c <_free_r+0x6c>
 80088d4:	4426      	add	r6, r4
 80088d6:	b93a      	cbnz	r2, 80088e8 <_free_r+0x48>
 80088d8:	f857 2c08 	ldr.w	r2, [r7, #-8]
 80088dc:	1a9b      	subs	r3, r3, r2
 80088de:	4416      	add	r6, r2
 80088e0:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 80088e4:	60ca      	str	r2, [r1, #12]
 80088e6:	6091      	str	r1, [r2, #8]
 80088e8:	f046 0201 	orr.w	r2, r6, #1
 80088ec:	605a      	str	r2, [r3, #4]
 80088ee:	6083      	str	r3, [r0, #8]
 80088f0:	4b48      	ldr	r3, [pc, #288]	; (8008a14 <_free_r+0x174>)
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	42b3      	cmp	r3, r6
 80088f6:	d804      	bhi.n	8008902 <_free_r+0x62>
 80088f8:	4b47      	ldr	r3, [pc, #284]	; (8008a18 <_free_r+0x178>)
 80088fa:	4628      	mov	r0, r5
 80088fc:	6819      	ldr	r1, [r3, #0]
 80088fe:	f7ff ff7b 	bl	80087f8 <_malloc_trim_r>
 8008902:	4628      	mov	r0, r5
 8008904:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008908:	f7fe bbc0 	b.w	800708c <__malloc_unlock>
 800890c:	f8cc 6004 	str.w	r6, [ip, #4]
 8008910:	2a00      	cmp	r2, #0
 8008912:	d138      	bne.n	8008986 <_free_r+0xe6>
 8008914:	f857 1c08 	ldr.w	r1, [r7, #-8]
 8008918:	f100 0708 	add.w	r7, r0, #8
 800891c:	1a5b      	subs	r3, r3, r1
 800891e:	440c      	add	r4, r1
 8008920:	6899      	ldr	r1, [r3, #8]
 8008922:	42b9      	cmp	r1, r7
 8008924:	d031      	beq.n	800898a <_free_r+0xea>
 8008926:	68df      	ldr	r7, [r3, #12]
 8008928:	60cf      	str	r7, [r1, #12]
 800892a:	60b9      	str	r1, [r7, #8]
 800892c:	eb0c 0106 	add.w	r1, ip, r6
 8008930:	6849      	ldr	r1, [r1, #4]
 8008932:	07c9      	lsls	r1, r1, #31
 8008934:	d40b      	bmi.n	800894e <_free_r+0xae>
 8008936:	f8dc 1008 	ldr.w	r1, [ip, #8]
 800893a:	4434      	add	r4, r6
 800893c:	bb3a      	cbnz	r2, 800898e <_free_r+0xee>
 800893e:	4e37      	ldr	r6, [pc, #220]	; (8008a1c <_free_r+0x17c>)
 8008940:	42b1      	cmp	r1, r6
 8008942:	d124      	bne.n	800898e <_free_r+0xee>
 8008944:	2201      	movs	r2, #1
 8008946:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800894a:	e9c3 1102 	strd	r1, r1, [r3, #8]
 800894e:	f044 0101 	orr.w	r1, r4, #1
 8008952:	6059      	str	r1, [r3, #4]
 8008954:	511c      	str	r4, [r3, r4]
 8008956:	2a00      	cmp	r2, #0
 8008958:	d1d3      	bne.n	8008902 <_free_r+0x62>
 800895a:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 800895e:	d21b      	bcs.n	8008998 <_free_r+0xf8>
 8008960:	2101      	movs	r1, #1
 8008962:	08e2      	lsrs	r2, r4, #3
 8008964:	0964      	lsrs	r4, r4, #5
 8008966:	40a1      	lsls	r1, r4
 8008968:	6844      	ldr	r4, [r0, #4]
 800896a:	3201      	adds	r2, #1
 800896c:	4321      	orrs	r1, r4
 800896e:	6041      	str	r1, [r0, #4]
 8008970:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 8008974:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 8008978:	3908      	subs	r1, #8
 800897a:	e9c3 4102 	strd	r4, r1, [r3, #8]
 800897e:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 8008982:	60e3      	str	r3, [r4, #12]
 8008984:	e7bd      	b.n	8008902 <_free_r+0x62>
 8008986:	2200      	movs	r2, #0
 8008988:	e7d0      	b.n	800892c <_free_r+0x8c>
 800898a:	2201      	movs	r2, #1
 800898c:	e7ce      	b.n	800892c <_free_r+0x8c>
 800898e:	f8dc 600c 	ldr.w	r6, [ip, #12]
 8008992:	60ce      	str	r6, [r1, #12]
 8008994:	60b1      	str	r1, [r6, #8]
 8008996:	e7da      	b.n	800894e <_free_r+0xae>
 8008998:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 800899c:	ea4f 2254 	mov.w	r2, r4, lsr #9
 80089a0:	d214      	bcs.n	80089cc <_free_r+0x12c>
 80089a2:	09a2      	lsrs	r2, r4, #6
 80089a4:	3238      	adds	r2, #56	; 0x38
 80089a6:	1c51      	adds	r1, r2, #1
 80089a8:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 80089ac:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 80089b0:	428e      	cmp	r6, r1
 80089b2:	d125      	bne.n	8008a00 <_free_r+0x160>
 80089b4:	2401      	movs	r4, #1
 80089b6:	1092      	asrs	r2, r2, #2
 80089b8:	fa04 f202 	lsl.w	r2, r4, r2
 80089bc:	6844      	ldr	r4, [r0, #4]
 80089be:	4322      	orrs	r2, r4
 80089c0:	6042      	str	r2, [r0, #4]
 80089c2:	e9c3 1602 	strd	r1, r6, [r3, #8]
 80089c6:	60b3      	str	r3, [r6, #8]
 80089c8:	60cb      	str	r3, [r1, #12]
 80089ca:	e79a      	b.n	8008902 <_free_r+0x62>
 80089cc:	2a14      	cmp	r2, #20
 80089ce:	d801      	bhi.n	80089d4 <_free_r+0x134>
 80089d0:	325b      	adds	r2, #91	; 0x5b
 80089d2:	e7e8      	b.n	80089a6 <_free_r+0x106>
 80089d4:	2a54      	cmp	r2, #84	; 0x54
 80089d6:	d802      	bhi.n	80089de <_free_r+0x13e>
 80089d8:	0b22      	lsrs	r2, r4, #12
 80089da:	326e      	adds	r2, #110	; 0x6e
 80089dc:	e7e3      	b.n	80089a6 <_free_r+0x106>
 80089de:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80089e2:	d802      	bhi.n	80089ea <_free_r+0x14a>
 80089e4:	0be2      	lsrs	r2, r4, #15
 80089e6:	3277      	adds	r2, #119	; 0x77
 80089e8:	e7dd      	b.n	80089a6 <_free_r+0x106>
 80089ea:	f240 5154 	movw	r1, #1364	; 0x554
 80089ee:	428a      	cmp	r2, r1
 80089f0:	bf96      	itet	ls
 80089f2:	0ca2      	lsrls	r2, r4, #18
 80089f4:	227e      	movhi	r2, #126	; 0x7e
 80089f6:	327c      	addls	r2, #124	; 0x7c
 80089f8:	e7d5      	b.n	80089a6 <_free_r+0x106>
 80089fa:	6889      	ldr	r1, [r1, #8]
 80089fc:	428e      	cmp	r6, r1
 80089fe:	d004      	beq.n	8008a0a <_free_r+0x16a>
 8008a00:	684a      	ldr	r2, [r1, #4]
 8008a02:	f022 0203 	bic.w	r2, r2, #3
 8008a06:	42a2      	cmp	r2, r4
 8008a08:	d8f7      	bhi.n	80089fa <_free_r+0x15a>
 8008a0a:	68ce      	ldr	r6, [r1, #12]
 8008a0c:	e7d9      	b.n	80089c2 <_free_r+0x122>
 8008a0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008a10:	20000030 	.word	0x20000030
 8008a14:	2000043c 	.word	0x2000043c
 8008a18:	20000dc4 	.word	0x20000dc4
 8008a1c:	20000038 	.word	0x20000038

08008a20 <__ascii_mbtowc>:
 8008a20:	b082      	sub	sp, #8
 8008a22:	b901      	cbnz	r1, 8008a26 <__ascii_mbtowc+0x6>
 8008a24:	a901      	add	r1, sp, #4
 8008a26:	b142      	cbz	r2, 8008a3a <__ascii_mbtowc+0x1a>
 8008a28:	b14b      	cbz	r3, 8008a3e <__ascii_mbtowc+0x1e>
 8008a2a:	7813      	ldrb	r3, [r2, #0]
 8008a2c:	600b      	str	r3, [r1, #0]
 8008a2e:	7812      	ldrb	r2, [r2, #0]
 8008a30:	1e10      	subs	r0, r2, #0
 8008a32:	bf18      	it	ne
 8008a34:	2001      	movne	r0, #1
 8008a36:	b002      	add	sp, #8
 8008a38:	4770      	bx	lr
 8008a3a:	4610      	mov	r0, r2
 8008a3c:	e7fb      	b.n	8008a36 <__ascii_mbtowc+0x16>
 8008a3e:	f06f 0001 	mvn.w	r0, #1
 8008a42:	e7f8      	b.n	8008a36 <__ascii_mbtowc+0x16>

08008a44 <_svfprintf_r>:
 8008a44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a48:	b0d3      	sub	sp, #332	; 0x14c
 8008a4a:	468a      	mov	sl, r1
 8008a4c:	4693      	mov	fp, r2
 8008a4e:	461d      	mov	r5, r3
 8008a50:	4681      	mov	r9, r0
 8008a52:	f7fe ffcb 	bl	80079ec <_localeconv_r>
 8008a56:	6803      	ldr	r3, [r0, #0]
 8008a58:	4618      	mov	r0, r3
 8008a5a:	9317      	str	r3, [sp, #92]	; 0x5c
 8008a5c:	f7f7 fb78 	bl	8000150 <strlen>
 8008a60:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8008a64:	9012      	str	r0, [sp, #72]	; 0x48
 8008a66:	0618      	lsls	r0, r3, #24
 8008a68:	d518      	bpl.n	8008a9c <_svfprintf_r+0x58>
 8008a6a:	f8da 3010 	ldr.w	r3, [sl, #16]
 8008a6e:	b9ab      	cbnz	r3, 8008a9c <_svfprintf_r+0x58>
 8008a70:	2140      	movs	r1, #64	; 0x40
 8008a72:	4648      	mov	r0, r9
 8008a74:	f7fc f95c 	bl	8004d30 <_malloc_r>
 8008a78:	f8ca 0000 	str.w	r0, [sl]
 8008a7c:	f8ca 0010 	str.w	r0, [sl, #16]
 8008a80:	b948      	cbnz	r0, 8008a96 <_svfprintf_r+0x52>
 8008a82:	230c      	movs	r3, #12
 8008a84:	f8c9 3000 	str.w	r3, [r9]
 8008a88:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008a8c:	930f      	str	r3, [sp, #60]	; 0x3c
 8008a8e:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8008a90:	b053      	add	sp, #332	; 0x14c
 8008a92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a96:	2340      	movs	r3, #64	; 0x40
 8008a98:	f8ca 3014 	str.w	r3, [sl, #20]
 8008a9c:	2300      	movs	r3, #0
 8008a9e:	2200      	movs	r2, #0
 8008aa0:	e9cd 3327 	strd	r3, r3, [sp, #156]	; 0x9c
 8008aa4:	9309      	str	r3, [sp, #36]	; 0x24
 8008aa6:	2300      	movs	r3, #0
 8008aa8:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8008aac:	2300      	movs	r3, #0
 8008aae:	e9cd 3319 	strd	r3, r3, [sp, #100]	; 0x64
 8008ab2:	ac29      	add	r4, sp, #164	; 0xa4
 8008ab4:	9426      	str	r4, [sp, #152]	; 0x98
 8008ab6:	930d      	str	r3, [sp, #52]	; 0x34
 8008ab8:	9315      	str	r3, [sp, #84]	; 0x54
 8008aba:	9318      	str	r3, [sp, #96]	; 0x60
 8008abc:	930f      	str	r3, [sp, #60]	; 0x3c
 8008abe:	465b      	mov	r3, fp
 8008ac0:	461e      	mov	r6, r3
 8008ac2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008ac6:	b10a      	cbz	r2, 8008acc <_svfprintf_r+0x88>
 8008ac8:	2a25      	cmp	r2, #37	; 0x25
 8008aca:	d1f9      	bne.n	8008ac0 <_svfprintf_r+0x7c>
 8008acc:	ebb6 070b 	subs.w	r7, r6, fp
 8008ad0:	d00d      	beq.n	8008aee <_svfprintf_r+0xaa>
 8008ad2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008ad4:	e9c4 b700 	strd	fp, r7, [r4]
 8008ad8:	443b      	add	r3, r7
 8008ada:	9328      	str	r3, [sp, #160]	; 0xa0
 8008adc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008ade:	3301      	adds	r3, #1
 8008ae0:	2b07      	cmp	r3, #7
 8008ae2:	9327      	str	r3, [sp, #156]	; 0x9c
 8008ae4:	dc79      	bgt.n	8008bda <_svfprintf_r+0x196>
 8008ae6:	3408      	adds	r4, #8
 8008ae8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008aea:	443b      	add	r3, r7
 8008aec:	930f      	str	r3, [sp, #60]	; 0x3c
 8008aee:	7833      	ldrb	r3, [r6, #0]
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	f001 8133 	beq.w	8009d5c <_svfprintf_r+0x1318>
 8008af6:	2300      	movs	r3, #0
 8008af8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008afc:	4698      	mov	r8, r3
 8008afe:	270a      	movs	r7, #10
 8008b00:	212b      	movs	r1, #43	; 0x2b
 8008b02:	3601      	adds	r6, #1
 8008b04:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8008b08:	9207      	str	r2, [sp, #28]
 8008b0a:	9313      	str	r3, [sp, #76]	; 0x4c
 8008b0c:	4633      	mov	r3, r6
 8008b0e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008b12:	920b      	str	r2, [sp, #44]	; 0x2c
 8008b14:	930e      	str	r3, [sp, #56]	; 0x38
 8008b16:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008b18:	3b20      	subs	r3, #32
 8008b1a:	2b5a      	cmp	r3, #90	; 0x5a
 8008b1c:	f200 85a6 	bhi.w	800966c <_svfprintf_r+0xc28>
 8008b20:	e8df f013 	tbh	[pc, r3, lsl #1]
 8008b24:	05a4007e 	.word	0x05a4007e
 8008b28:	008605a4 	.word	0x008605a4
 8008b2c:	05a405a4 	.word	0x05a405a4
 8008b30:	006505a4 	.word	0x006505a4
 8008b34:	05a405a4 	.word	0x05a405a4
 8008b38:	00930089 	.word	0x00930089
 8008b3c:	009005a4 	.word	0x009005a4
 8008b40:	05a40096 	.word	0x05a40096
 8008b44:	00b500b2 	.word	0x00b500b2
 8008b48:	00b500b5 	.word	0x00b500b5
 8008b4c:	00b500b5 	.word	0x00b500b5
 8008b50:	00b500b5 	.word	0x00b500b5
 8008b54:	00b500b5 	.word	0x00b500b5
 8008b58:	05a405a4 	.word	0x05a405a4
 8008b5c:	05a405a4 	.word	0x05a405a4
 8008b60:	05a405a4 	.word	0x05a405a4
 8008b64:	012405a4 	.word	0x012405a4
 8008b68:	00e205a4 	.word	0x00e205a4
 8008b6c:	012400f5 	.word	0x012400f5
 8008b70:	01240124 	.word	0x01240124
 8008b74:	05a405a4 	.word	0x05a405a4
 8008b78:	05a405a4 	.word	0x05a405a4
 8008b7c:	05a400c5 	.word	0x05a400c5
 8008b80:	048305a4 	.word	0x048305a4
 8008b84:	05a405a4 	.word	0x05a405a4
 8008b88:	04cd05a4 	.word	0x04cd05a4
 8008b8c:	04ee05a4 	.word	0x04ee05a4
 8008b90:	05a405a4 	.word	0x05a405a4
 8008b94:	05a40510 	.word	0x05a40510
 8008b98:	05a405a4 	.word	0x05a405a4
 8008b9c:	05a405a4 	.word	0x05a405a4
 8008ba0:	05a405a4 	.word	0x05a405a4
 8008ba4:	012405a4 	.word	0x012405a4
 8008ba8:	00e205a4 	.word	0x00e205a4
 8008bac:	012400f7 	.word	0x012400f7
 8008bb0:	01240124 	.word	0x01240124
 8008bb4:	00f700c8 	.word	0x00f700c8
 8008bb8:	05a400dc 	.word	0x05a400dc
 8008bbc:	05a400d5 	.word	0x05a400d5
 8008bc0:	0485045e 	.word	0x0485045e
 8008bc4:	00dc04bc 	.word	0x00dc04bc
 8008bc8:	04cd05a4 	.word	0x04cd05a4
 8008bcc:	04f0007c 	.word	0x04f0007c
 8008bd0:	05a405a4 	.word	0x05a405a4
 8008bd4:	05a4052f 	.word	0x05a4052f
 8008bd8:	007c      	.short	0x007c
 8008bda:	4651      	mov	r1, sl
 8008bdc:	4648      	mov	r0, r9
 8008bde:	aa26      	add	r2, sp, #152	; 0x98
 8008be0:	f002 f84a 	bl	800ac78 <__ssprint_r>
 8008be4:	2800      	cmp	r0, #0
 8008be6:	f040 812d 	bne.w	8008e44 <_svfprintf_r+0x400>
 8008bea:	ac29      	add	r4, sp, #164	; 0xa4
 8008bec:	e77c      	b.n	8008ae8 <_svfprintf_r+0xa4>
 8008bee:	4648      	mov	r0, r9
 8008bf0:	f7fe fefc 	bl	80079ec <_localeconv_r>
 8008bf4:	6843      	ldr	r3, [r0, #4]
 8008bf6:	4618      	mov	r0, r3
 8008bf8:	9318      	str	r3, [sp, #96]	; 0x60
 8008bfa:	f7f7 faa9 	bl	8000150 <strlen>
 8008bfe:	9015      	str	r0, [sp, #84]	; 0x54
 8008c00:	4648      	mov	r0, r9
 8008c02:	f7fe fef3 	bl	80079ec <_localeconv_r>
 8008c06:	6883      	ldr	r3, [r0, #8]
 8008c08:	212b      	movs	r1, #43	; 0x2b
 8008c0a:	930d      	str	r3, [sp, #52]	; 0x34
 8008c0c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008c0e:	b12b      	cbz	r3, 8008c1c <_svfprintf_r+0x1d8>
 8008c10:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008c12:	b11b      	cbz	r3, 8008c1c <_svfprintf_r+0x1d8>
 8008c14:	781b      	ldrb	r3, [r3, #0]
 8008c16:	b10b      	cbz	r3, 8008c1c <_svfprintf_r+0x1d8>
 8008c18:	f448 6880 	orr.w	r8, r8, #1024	; 0x400
 8008c1c:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8008c1e:	e775      	b.n	8008b0c <_svfprintf_r+0xc8>
 8008c20:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d1f9      	bne.n	8008c1c <_svfprintf_r+0x1d8>
 8008c28:	2320      	movs	r3, #32
 8008c2a:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8008c2e:	e7f5      	b.n	8008c1c <_svfprintf_r+0x1d8>
 8008c30:	f048 0801 	orr.w	r8, r8, #1
 8008c34:	e7f2      	b.n	8008c1c <_svfprintf_r+0x1d8>
 8008c36:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	9313      	str	r3, [sp, #76]	; 0x4c
 8008c3e:	daed      	bge.n	8008c1c <_svfprintf_r+0x1d8>
 8008c40:	425b      	negs	r3, r3
 8008c42:	9313      	str	r3, [sp, #76]	; 0x4c
 8008c44:	f048 0804 	orr.w	r8, r8, #4
 8008c48:	e7e8      	b.n	8008c1c <_svfprintf_r+0x1d8>
 8008c4a:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 8008c4e:	e7e5      	b.n	8008c1c <_svfprintf_r+0x1d8>
 8008c50:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008c52:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008c56:	2a2a      	cmp	r2, #42	; 0x2a
 8008c58:	920b      	str	r2, [sp, #44]	; 0x2c
 8008c5a:	d112      	bne.n	8008c82 <_svfprintf_r+0x23e>
 8008c5c:	f855 2b04 	ldr.w	r2, [r5], #4
 8008c60:	930e      	str	r3, [sp, #56]	; 0x38
 8008c62:	ea42 72e2 	orr.w	r2, r2, r2, asr #31
 8008c66:	9207      	str	r2, [sp, #28]
 8008c68:	e7d8      	b.n	8008c1c <_svfprintf_r+0x1d8>
 8008c6a:	9807      	ldr	r0, [sp, #28]
 8008c6c:	fb07 2200 	mla	r2, r7, r0, r2
 8008c70:	9207      	str	r2, [sp, #28]
 8008c72:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008c76:	920b      	str	r2, [sp, #44]	; 0x2c
 8008c78:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008c7a:	3a30      	subs	r2, #48	; 0x30
 8008c7c:	2a09      	cmp	r2, #9
 8008c7e:	d9f4      	bls.n	8008c6a <_svfprintf_r+0x226>
 8008c80:	e748      	b.n	8008b14 <_svfprintf_r+0xd0>
 8008c82:	2200      	movs	r2, #0
 8008c84:	9207      	str	r2, [sp, #28]
 8008c86:	e7f7      	b.n	8008c78 <_svfprintf_r+0x234>
 8008c88:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 8008c8c:	e7c6      	b.n	8008c1c <_svfprintf_r+0x1d8>
 8008c8e:	2200      	movs	r2, #0
 8008c90:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008c92:	9213      	str	r2, [sp, #76]	; 0x4c
 8008c94:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008c96:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8008c98:	3a30      	subs	r2, #48	; 0x30
 8008c9a:	fb07 2200 	mla	r2, r7, r0, r2
 8008c9e:	9213      	str	r2, [sp, #76]	; 0x4c
 8008ca0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008ca4:	920b      	str	r2, [sp, #44]	; 0x2c
 8008ca6:	3a30      	subs	r2, #48	; 0x30
 8008ca8:	2a09      	cmp	r2, #9
 8008caa:	d9f3      	bls.n	8008c94 <_svfprintf_r+0x250>
 8008cac:	e732      	b.n	8008b14 <_svfprintf_r+0xd0>
 8008cae:	f048 0808 	orr.w	r8, r8, #8
 8008cb2:	e7b3      	b.n	8008c1c <_svfprintf_r+0x1d8>
 8008cb4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008cb6:	781b      	ldrb	r3, [r3, #0]
 8008cb8:	2b68      	cmp	r3, #104	; 0x68
 8008cba:	bf01      	itttt	eq
 8008cbc:	9b0e      	ldreq	r3, [sp, #56]	; 0x38
 8008cbe:	f448 7800 	orreq.w	r8, r8, #512	; 0x200
 8008cc2:	3301      	addeq	r3, #1
 8008cc4:	930e      	streq	r3, [sp, #56]	; 0x38
 8008cc6:	bf18      	it	ne
 8008cc8:	f048 0840 	orrne.w	r8, r8, #64	; 0x40
 8008ccc:	e7a6      	b.n	8008c1c <_svfprintf_r+0x1d8>
 8008cce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008cd0:	781b      	ldrb	r3, [r3, #0]
 8008cd2:	2b6c      	cmp	r3, #108	; 0x6c
 8008cd4:	d105      	bne.n	8008ce2 <_svfprintf_r+0x29e>
 8008cd6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008cd8:	3301      	adds	r3, #1
 8008cda:	930e      	str	r3, [sp, #56]	; 0x38
 8008cdc:	f048 0820 	orr.w	r8, r8, #32
 8008ce0:	e79c      	b.n	8008c1c <_svfprintf_r+0x1d8>
 8008ce2:	f048 0810 	orr.w	r8, r8, #16
 8008ce6:	e799      	b.n	8008c1c <_svfprintf_r+0x1d8>
 8008ce8:	462a      	mov	r2, r5
 8008cea:	f852 3b04 	ldr.w	r3, [r2], #4
 8008cee:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8008cf2:	2300      	movs	r3, #0
 8008cf4:	920a      	str	r2, [sp, #40]	; 0x28
 8008cf6:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8008cfa:	2700      	movs	r7, #0
 8008cfc:	9308      	str	r3, [sp, #32]
 8008cfe:	2301      	movs	r3, #1
 8008d00:	463e      	mov	r6, r7
 8008d02:	463d      	mov	r5, r7
 8008d04:	9307      	str	r3, [sp, #28]
 8008d06:	970c      	str	r7, [sp, #48]	; 0x30
 8008d08:	f10d 0be4 	add.w	fp, sp, #228	; 0xe4
 8008d0c:	e1b0      	b.n	8009070 <_svfprintf_r+0x62c>
 8008d0e:	f048 0810 	orr.w	r8, r8, #16
 8008d12:	f018 0f20 	tst.w	r8, #32
 8008d16:	d011      	beq.n	8008d3c <_svfprintf_r+0x2f8>
 8008d18:	3507      	adds	r5, #7
 8008d1a:	f025 0307 	bic.w	r3, r5, #7
 8008d1e:	461a      	mov	r2, r3
 8008d20:	f852 5b08 	ldr.w	r5, [r2], #8
 8008d24:	685e      	ldr	r6, [r3, #4]
 8008d26:	920a      	str	r2, [sp, #40]	; 0x28
 8008d28:	2e00      	cmp	r6, #0
 8008d2a:	da05      	bge.n	8008d38 <_svfprintf_r+0x2f4>
 8008d2c:	232d      	movs	r3, #45	; 0x2d
 8008d2e:	426d      	negs	r5, r5
 8008d30:	eb66 0646 	sbc.w	r6, r6, r6, lsl #1
 8008d34:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8008d38:	2301      	movs	r3, #1
 8008d3a:	e389      	b.n	8009450 <_svfprintf_r+0xa0c>
 8008d3c:	462b      	mov	r3, r5
 8008d3e:	f853 6b04 	ldr.w	r6, [r3], #4
 8008d42:	f018 0f10 	tst.w	r8, #16
 8008d46:	930a      	str	r3, [sp, #40]	; 0x28
 8008d48:	d002      	beq.n	8008d50 <_svfprintf_r+0x30c>
 8008d4a:	4635      	mov	r5, r6
 8008d4c:	17f6      	asrs	r6, r6, #31
 8008d4e:	e7eb      	b.n	8008d28 <_svfprintf_r+0x2e4>
 8008d50:	f018 0f40 	tst.w	r8, #64	; 0x40
 8008d54:	d003      	beq.n	8008d5e <_svfprintf_r+0x31a>
 8008d56:	b235      	sxth	r5, r6
 8008d58:	f346 36c0 	sbfx	r6, r6, #15, #1
 8008d5c:	e7e4      	b.n	8008d28 <_svfprintf_r+0x2e4>
 8008d5e:	f418 7f00 	tst.w	r8, #512	; 0x200
 8008d62:	d0f2      	beq.n	8008d4a <_svfprintf_r+0x306>
 8008d64:	b275      	sxtb	r5, r6
 8008d66:	f346 16c0 	sbfx	r6, r6, #7, #1
 8008d6a:	e7dd      	b.n	8008d28 <_svfprintf_r+0x2e4>
 8008d6c:	3507      	adds	r5, #7
 8008d6e:	f025 0307 	bic.w	r3, r5, #7
 8008d72:	4619      	mov	r1, r3
 8008d74:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8008d78:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8008d7c:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 8008d80:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8008d84:	910a      	str	r1, [sp, #40]	; 0x28
 8008d86:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008d8a:	4630      	mov	r0, r6
 8008d8c:	4629      	mov	r1, r5
 8008d8e:	4b3a      	ldr	r3, [pc, #232]	; (8008e78 <_svfprintf_r+0x434>)
 8008d90:	f7f7 fe3c 	bl	8000a0c <__aeabi_dcmpun>
 8008d94:	bb18      	cbnz	r0, 8008dde <_svfprintf_r+0x39a>
 8008d96:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008d9a:	4630      	mov	r0, r6
 8008d9c:	4629      	mov	r1, r5
 8008d9e:	4b36      	ldr	r3, [pc, #216]	; (8008e78 <_svfprintf_r+0x434>)
 8008da0:	f7f7 fe16 	bl	80009d0 <__aeabi_dcmple>
 8008da4:	b9d8      	cbnz	r0, 8008dde <_svfprintf_r+0x39a>
 8008da6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008daa:	2200      	movs	r2, #0
 8008dac:	2300      	movs	r3, #0
 8008dae:	f7f7 fe05 	bl	80009bc <__aeabi_dcmplt>
 8008db2:	b110      	cbz	r0, 8008dba <_svfprintf_r+0x376>
 8008db4:	232d      	movs	r3, #45	; 0x2d
 8008db6:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8008dba:	4a30      	ldr	r2, [pc, #192]	; (8008e7c <_svfprintf_r+0x438>)
 8008dbc:	4b30      	ldr	r3, [pc, #192]	; (8008e80 <_svfprintf_r+0x43c>)
 8008dbe:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008dc0:	f028 0880 	bic.w	r8, r8, #128	; 0x80
 8008dc4:	2947      	cmp	r1, #71	; 0x47
 8008dc6:	bfd4      	ite	le
 8008dc8:	4693      	movle	fp, r2
 8008dca:	469b      	movgt	fp, r3
 8008dcc:	2303      	movs	r3, #3
 8008dce:	2100      	movs	r1, #0
 8008dd0:	e9cd 3107 	strd	r3, r1, [sp, #28]
 8008dd4:	2700      	movs	r7, #0
 8008dd6:	463e      	mov	r6, r7
 8008dd8:	463b      	mov	r3, r7
 8008dda:	f000 bff9 	b.w	8009dd0 <_svfprintf_r+0x138c>
 8008dde:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008de2:	4610      	mov	r0, r2
 8008de4:	4619      	mov	r1, r3
 8008de6:	f7f7 fe11 	bl	8000a0c <__aeabi_dcmpun>
 8008dea:	b140      	cbz	r0, 8008dfe <_svfprintf_r+0x3ba>
 8008dec:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008dee:	4a25      	ldr	r2, [pc, #148]	; (8008e84 <_svfprintf_r+0x440>)
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	bfbc      	itt	lt
 8008df4:	232d      	movlt	r3, #45	; 0x2d
 8008df6:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 8008dfa:	4b23      	ldr	r3, [pc, #140]	; (8008e88 <_svfprintf_r+0x444>)
 8008dfc:	e7df      	b.n	8008dbe <_svfprintf_r+0x37a>
 8008dfe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008e00:	f023 0320 	bic.w	r3, r3, #32
 8008e04:	2b41      	cmp	r3, #65	; 0x41
 8008e06:	930c      	str	r3, [sp, #48]	; 0x30
 8008e08:	d125      	bne.n	8008e56 <_svfprintf_r+0x412>
 8008e0a:	2330      	movs	r3, #48	; 0x30
 8008e0c:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8008e10:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008e12:	f048 0802 	orr.w	r8, r8, #2
 8008e16:	2b61      	cmp	r3, #97	; 0x61
 8008e18:	bf0c      	ite	eq
 8008e1a:	2378      	moveq	r3, #120	; 0x78
 8008e1c:	2358      	movne	r3, #88	; 0x58
 8008e1e:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8008e22:	9b07      	ldr	r3, [sp, #28]
 8008e24:	2b63      	cmp	r3, #99	; 0x63
 8008e26:	dd31      	ble.n	8008e8c <_svfprintf_r+0x448>
 8008e28:	4648      	mov	r0, r9
 8008e2a:	1c59      	adds	r1, r3, #1
 8008e2c:	f7fb ff80 	bl	8004d30 <_malloc_r>
 8008e30:	4683      	mov	fp, r0
 8008e32:	2800      	cmp	r0, #0
 8008e34:	f040 81f8 	bne.w	8009228 <_svfprintf_r+0x7e4>
 8008e38:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8008e3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008e40:	f8aa 300c 	strh.w	r3, [sl, #12]
 8008e44:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8008e48:	f013 0f40 	tst.w	r3, #64	; 0x40
 8008e4c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008e4e:	bf18      	it	ne
 8008e50:	f04f 33ff 	movne.w	r3, #4294967295	; 0xffffffff
 8008e54:	e61a      	b.n	8008a8c <_svfprintf_r+0x48>
 8008e56:	9b07      	ldr	r3, [sp, #28]
 8008e58:	3301      	adds	r3, #1
 8008e5a:	f000 81e7 	beq.w	800922c <_svfprintf_r+0x7e8>
 8008e5e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008e60:	2b47      	cmp	r3, #71	; 0x47
 8008e62:	f040 81e6 	bne.w	8009232 <_svfprintf_r+0x7ee>
 8008e66:	9b07      	ldr	r3, [sp, #28]
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	f040 81e2 	bne.w	8009232 <_svfprintf_r+0x7ee>
 8008e6e:	9308      	str	r3, [sp, #32]
 8008e70:	2301      	movs	r3, #1
 8008e72:	9307      	str	r3, [sp, #28]
 8008e74:	e00d      	b.n	8008e92 <_svfprintf_r+0x44e>
 8008e76:	bf00      	nop
 8008e78:	7fefffff 	.word	0x7fefffff
 8008e7c:	0800c3d1 	.word	0x0800c3d1
 8008e80:	0800c3d5 	.word	0x0800c3d5
 8008e84:	0800c3d9 	.word	0x0800c3d9
 8008e88:	0800c3dd 	.word	0x0800c3dd
 8008e8c:	9008      	str	r0, [sp, #32]
 8008e8e:	f10d 0be4 	add.w	fp, sp, #228	; 0xe4
 8008e92:	f448 7380 	orr.w	r3, r8, #256	; 0x100
 8008e96:	9314      	str	r3, [sp, #80]	; 0x50
 8008e98:	e9dd 7310 	ldrd	r7, r3, [sp, #64]	; 0x40
 8008e9c:	1e1d      	subs	r5, r3, #0
 8008e9e:	bfae      	itee	ge
 8008ea0:	2300      	movge	r3, #0
 8008ea2:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 8008ea6:	232d      	movlt	r3, #45	; 0x2d
 8008ea8:	931c      	str	r3, [sp, #112]	; 0x70
 8008eaa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008eac:	2b41      	cmp	r3, #65	; 0x41
 8008eae:	f040 81d8 	bne.w	8009262 <_svfprintf_r+0x81e>
 8008eb2:	4638      	mov	r0, r7
 8008eb4:	aa20      	add	r2, sp, #128	; 0x80
 8008eb6:	4629      	mov	r1, r5
 8008eb8:	f7fe fe08 	bl	8007acc <frexp>
 8008ebc:	2200      	movs	r2, #0
 8008ebe:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8008ec2:	f7f7 fb09 	bl	80004d8 <__aeabi_dmul>
 8008ec6:	2200      	movs	r2, #0
 8008ec8:	2300      	movs	r3, #0
 8008eca:	4606      	mov	r6, r0
 8008ecc:	460f      	mov	r7, r1
 8008ece:	f7f7 fd6b 	bl	80009a8 <__aeabi_dcmpeq>
 8008ed2:	b108      	cbz	r0, 8008ed8 <_svfprintf_r+0x494>
 8008ed4:	2301      	movs	r3, #1
 8008ed6:	9320      	str	r3, [sp, #128]	; 0x80
 8008ed8:	4bad      	ldr	r3, [pc, #692]	; (8009190 <_svfprintf_r+0x74c>)
 8008eda:	4aae      	ldr	r2, [pc, #696]	; (8009194 <_svfprintf_r+0x750>)
 8008edc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008ede:	465d      	mov	r5, fp
 8008ee0:	2961      	cmp	r1, #97	; 0x61
 8008ee2:	bf18      	it	ne
 8008ee4:	461a      	movne	r2, r3
 8008ee6:	9b07      	ldr	r3, [sp, #28]
 8008ee8:	921b      	str	r2, [sp, #108]	; 0x6c
 8008eea:	3b01      	subs	r3, #1
 8008eec:	9309      	str	r3, [sp, #36]	; 0x24
 8008eee:	2200      	movs	r2, #0
 8008ef0:	4ba9      	ldr	r3, [pc, #676]	; (8009198 <_svfprintf_r+0x754>)
 8008ef2:	4630      	mov	r0, r6
 8008ef4:	4639      	mov	r1, r7
 8008ef6:	f7f7 faef 	bl	80004d8 <__aeabi_dmul>
 8008efa:	460f      	mov	r7, r1
 8008efc:	4606      	mov	r6, r0
 8008efe:	f7f7 fd9b 	bl	8000a38 <__aeabi_d2iz>
 8008f02:	901d      	str	r0, [sp, #116]	; 0x74
 8008f04:	f7f7 fa7e 	bl	8000404 <__aeabi_i2d>
 8008f08:	4602      	mov	r2, r0
 8008f0a:	460b      	mov	r3, r1
 8008f0c:	4630      	mov	r0, r6
 8008f0e:	4639      	mov	r1, r7
 8008f10:	f7f7 f92a 	bl	8000168 <__aeabi_dsub>
 8008f14:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8008f16:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008f18:	4606      	mov	r6, r0
 8008f1a:	5c9b      	ldrb	r3, [r3, r2]
 8008f1c:	460f      	mov	r7, r1
 8008f1e:	f805 3b01 	strb.w	r3, [r5], #1
 8008f22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f24:	1c5a      	adds	r2, r3, #1
 8008f26:	9316      	str	r3, [sp, #88]	; 0x58
 8008f28:	d007      	beq.n	8008f3a <_svfprintf_r+0x4f6>
 8008f2a:	3b01      	subs	r3, #1
 8008f2c:	9309      	str	r3, [sp, #36]	; 0x24
 8008f2e:	2200      	movs	r2, #0
 8008f30:	2300      	movs	r3, #0
 8008f32:	f7f7 fd39 	bl	80009a8 <__aeabi_dcmpeq>
 8008f36:	2800      	cmp	r0, #0
 8008f38:	d0d9      	beq.n	8008eee <_svfprintf_r+0x4aa>
 8008f3a:	2200      	movs	r2, #0
 8008f3c:	4630      	mov	r0, r6
 8008f3e:	4639      	mov	r1, r7
 8008f40:	4b96      	ldr	r3, [pc, #600]	; (800919c <_svfprintf_r+0x758>)
 8008f42:	f7f7 fd59 	bl	80009f8 <__aeabi_dcmpgt>
 8008f46:	b960      	cbnz	r0, 8008f62 <_svfprintf_r+0x51e>
 8008f48:	2200      	movs	r2, #0
 8008f4a:	4630      	mov	r0, r6
 8008f4c:	4639      	mov	r1, r7
 8008f4e:	4b93      	ldr	r3, [pc, #588]	; (800919c <_svfprintf_r+0x758>)
 8008f50:	f7f7 fd2a 	bl	80009a8 <__aeabi_dcmpeq>
 8008f54:	2800      	cmp	r0, #0
 8008f56:	f000 817f 	beq.w	8009258 <_svfprintf_r+0x814>
 8008f5a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008f5c:	07db      	lsls	r3, r3, #31
 8008f5e:	f140 817b 	bpl.w	8009258 <_svfprintf_r+0x814>
 8008f62:	2030      	movs	r0, #48	; 0x30
 8008f64:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008f66:	9524      	str	r5, [sp, #144]	; 0x90
 8008f68:	7bd9      	ldrb	r1, [r3, #15]
 8008f6a:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008f6c:	1e53      	subs	r3, r2, #1
 8008f6e:	9324      	str	r3, [sp, #144]	; 0x90
 8008f70:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8008f74:	428b      	cmp	r3, r1
 8008f76:	f000 815e 	beq.w	8009236 <_svfprintf_r+0x7f2>
 8008f7a:	2b39      	cmp	r3, #57	; 0x39
 8008f7c:	bf0b      	itete	eq
 8008f7e:	9b1b      	ldreq	r3, [sp, #108]	; 0x6c
 8008f80:	3301      	addne	r3, #1
 8008f82:	7a9b      	ldrbeq	r3, [r3, #10]
 8008f84:	b2db      	uxtbne	r3, r3
 8008f86:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008f8a:	eba5 030b 	sub.w	r3, r5, fp
 8008f8e:	9309      	str	r3, [sp, #36]	; 0x24
 8008f90:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008f92:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8008f94:	2b47      	cmp	r3, #71	; 0x47
 8008f96:	f040 81b3 	bne.w	8009300 <_svfprintf_r+0x8bc>
 8008f9a:	1cef      	adds	r7, r5, #3
 8008f9c:	db03      	blt.n	8008fa6 <_svfprintf_r+0x562>
 8008f9e:	9b07      	ldr	r3, [sp, #28]
 8008fa0:	42ab      	cmp	r3, r5
 8008fa2:	f280 81d3 	bge.w	800934c <_svfprintf_r+0x908>
 8008fa6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008fa8:	3b02      	subs	r3, #2
 8008faa:	930b      	str	r3, [sp, #44]	; 0x2c
 8008fac:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008fae:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 8008fb2:	f021 0120 	bic.w	r1, r1, #32
 8008fb6:	2941      	cmp	r1, #65	; 0x41
 8008fb8:	bf08      	it	eq
 8008fba:	320f      	addeq	r2, #15
 8008fbc:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 8008fc0:	bf06      	itte	eq
 8008fc2:	b2d2      	uxtbeq	r2, r2
 8008fc4:	2101      	moveq	r1, #1
 8008fc6:	2100      	movne	r1, #0
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 8008fce:	bfb4      	ite	lt
 8008fd0:	222d      	movlt	r2, #45	; 0x2d
 8008fd2:	222b      	movge	r2, #43	; 0x2b
 8008fd4:	9320      	str	r3, [sp, #128]	; 0x80
 8008fd6:	bfb8      	it	lt
 8008fd8:	f1c5 0301 	rsblt	r3, r5, #1
 8008fdc:	2b09      	cmp	r3, #9
 8008fde:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 8008fe2:	f340 81a6 	ble.w	8009332 <_svfprintf_r+0x8ee>
 8008fe6:	260a      	movs	r6, #10
 8008fe8:	f10d 0097 	add.w	r0, sp, #151	; 0x97
 8008fec:	fb93 f5f6 	sdiv	r5, r3, r6
 8008ff0:	4602      	mov	r2, r0
 8008ff2:	fb06 3115 	mls	r1, r6, r5, r3
 8008ff6:	3130      	adds	r1, #48	; 0x30
 8008ff8:	f802 1c01 	strb.w	r1, [r2, #-1]
 8008ffc:	4619      	mov	r1, r3
 8008ffe:	2963      	cmp	r1, #99	; 0x63
 8009000:	462b      	mov	r3, r5
 8009002:	f100 30ff 	add.w	r0, r0, #4294967295	; 0xffffffff
 8009006:	dcf1      	bgt.n	8008fec <_svfprintf_r+0x5a8>
 8009008:	3330      	adds	r3, #48	; 0x30
 800900a:	1e91      	subs	r1, r2, #2
 800900c:	f800 3c01 	strb.w	r3, [r0, #-1]
 8009010:	460b      	mov	r3, r1
 8009012:	f10d 0589 	add.w	r5, sp, #137	; 0x89
 8009016:	f10d 0097 	add.w	r0, sp, #151	; 0x97
 800901a:	4283      	cmp	r3, r0
 800901c:	f0c0 8184 	bcc.w	8009328 <_svfprintf_r+0x8e4>
 8009020:	f10d 0399 	add.w	r3, sp, #153	; 0x99
 8009024:	1a9b      	subs	r3, r3, r2
 8009026:	4281      	cmp	r1, r0
 8009028:	bf88      	it	hi
 800902a:	2300      	movhi	r3, #0
 800902c:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8009030:	441a      	add	r2, r3
 8009032:	ab22      	add	r3, sp, #136	; 0x88
 8009034:	1ad3      	subs	r3, r2, r3
 8009036:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009038:	9319      	str	r3, [sp, #100]	; 0x64
 800903a:	2a01      	cmp	r2, #1
 800903c:	4413      	add	r3, r2
 800903e:	9307      	str	r3, [sp, #28]
 8009040:	dc02      	bgt.n	8009048 <_svfprintf_r+0x604>
 8009042:	f018 0f01 	tst.w	r8, #1
 8009046:	d003      	beq.n	8009050 <_svfprintf_r+0x60c>
 8009048:	9b07      	ldr	r3, [sp, #28]
 800904a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800904c:	4413      	add	r3, r2
 800904e:	9307      	str	r3, [sp, #28]
 8009050:	2600      	movs	r6, #0
 8009052:	4635      	mov	r5, r6
 8009054:	f428 6380 	bic.w	r3, r8, #1024	; 0x400
 8009058:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800905c:	9314      	str	r3, [sp, #80]	; 0x50
 800905e:	960c      	str	r6, [sp, #48]	; 0x30
 8009060:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8009062:	b113      	cbz	r3, 800906a <_svfprintf_r+0x626>
 8009064:	232d      	movs	r3, #45	; 0x2d
 8009066:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800906a:	2700      	movs	r7, #0
 800906c:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8009070:	9b07      	ldr	r3, [sp, #28]
 8009072:	42bb      	cmp	r3, r7
 8009074:	bfb8      	it	lt
 8009076:	463b      	movlt	r3, r7
 8009078:	9314      	str	r3, [sp, #80]	; 0x50
 800907a:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800907e:	b113      	cbz	r3, 8009086 <_svfprintf_r+0x642>
 8009080:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009082:	3301      	adds	r3, #1
 8009084:	9314      	str	r3, [sp, #80]	; 0x50
 8009086:	f018 0302 	ands.w	r3, r8, #2
 800908a:	931b      	str	r3, [sp, #108]	; 0x6c
 800908c:	bf1e      	ittt	ne
 800908e:	9b14      	ldrne	r3, [sp, #80]	; 0x50
 8009090:	3302      	addne	r3, #2
 8009092:	9314      	strne	r3, [sp, #80]	; 0x50
 8009094:	f018 0384 	ands.w	r3, r8, #132	; 0x84
 8009098:	931c      	str	r3, [sp, #112]	; 0x70
 800909a:	d121      	bne.n	80090e0 <_svfprintf_r+0x69c>
 800909c:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 80090a0:	1a9b      	subs	r3, r3, r2
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	9316      	str	r3, [sp, #88]	; 0x58
 80090a6:	dd1b      	ble.n	80090e0 <_svfprintf_r+0x69c>
 80090a8:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 80090ac:	9816      	ldr	r0, [sp, #88]	; 0x58
 80090ae:	3201      	adds	r2, #1
 80090b0:	2810      	cmp	r0, #16
 80090b2:	483b      	ldr	r0, [pc, #236]	; (80091a0 <_svfprintf_r+0x75c>)
 80090b4:	f104 0108 	add.w	r1, r4, #8
 80090b8:	6020      	str	r0, [r4, #0]
 80090ba:	f300 82e6 	bgt.w	800968a <_svfprintf_r+0xc46>
 80090be:	9816      	ldr	r0, [sp, #88]	; 0x58
 80090c0:	2a07      	cmp	r2, #7
 80090c2:	4403      	add	r3, r0
 80090c4:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 80090c8:	6060      	str	r0, [r4, #4]
 80090ca:	f340 82f3 	ble.w	80096b4 <_svfprintf_r+0xc70>
 80090ce:	4651      	mov	r1, sl
 80090d0:	4648      	mov	r0, r9
 80090d2:	aa26      	add	r2, sp, #152	; 0x98
 80090d4:	f001 fdd0 	bl	800ac78 <__ssprint_r>
 80090d8:	2800      	cmp	r0, #0
 80090da:	f040 861d 	bne.w	8009d18 <_svfprintf_r+0x12d4>
 80090de:	ac29      	add	r4, sp, #164	; 0xa4
 80090e0:	f89d 207b 	ldrb.w	r2, [sp, #123]	; 0x7b
 80090e4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80090e6:	b16a      	cbz	r2, 8009104 <_svfprintf_r+0x6c0>
 80090e8:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 80090ec:	6022      	str	r2, [r4, #0]
 80090ee:	2201      	movs	r2, #1
 80090f0:	4413      	add	r3, r2
 80090f2:	9328      	str	r3, [sp, #160]	; 0xa0
 80090f4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80090f6:	6062      	str	r2, [r4, #4]
 80090f8:	4413      	add	r3, r2
 80090fa:	2b07      	cmp	r3, #7
 80090fc:	9327      	str	r3, [sp, #156]	; 0x9c
 80090fe:	f300 82db 	bgt.w	80096b8 <_svfprintf_r+0xc74>
 8009102:	3408      	adds	r4, #8
 8009104:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8009106:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009108:	b162      	cbz	r2, 8009124 <_svfprintf_r+0x6e0>
 800910a:	aa1f      	add	r2, sp, #124	; 0x7c
 800910c:	6022      	str	r2, [r4, #0]
 800910e:	2202      	movs	r2, #2
 8009110:	4413      	add	r3, r2
 8009112:	9328      	str	r3, [sp, #160]	; 0xa0
 8009114:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009116:	6062      	str	r2, [r4, #4]
 8009118:	3301      	adds	r3, #1
 800911a:	2b07      	cmp	r3, #7
 800911c:	9327      	str	r3, [sp, #156]	; 0x9c
 800911e:	f300 82d5 	bgt.w	80096cc <_svfprintf_r+0xc88>
 8009122:	3408      	adds	r4, #8
 8009124:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8009126:	2b80      	cmp	r3, #128	; 0x80
 8009128:	d121      	bne.n	800916e <_svfprintf_r+0x72a>
 800912a:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 800912e:	1a9b      	subs	r3, r3, r2
 8009130:	2b00      	cmp	r3, #0
 8009132:	9316      	str	r3, [sp, #88]	; 0x58
 8009134:	dd1b      	ble.n	800916e <_svfprintf_r+0x72a>
 8009136:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 800913a:	9816      	ldr	r0, [sp, #88]	; 0x58
 800913c:	3201      	adds	r2, #1
 800913e:	2810      	cmp	r0, #16
 8009140:	4818      	ldr	r0, [pc, #96]	; (80091a4 <_svfprintf_r+0x760>)
 8009142:	f104 0108 	add.w	r1, r4, #8
 8009146:	6020      	str	r0, [r4, #0]
 8009148:	f300 82ca 	bgt.w	80096e0 <_svfprintf_r+0xc9c>
 800914c:	9816      	ldr	r0, [sp, #88]	; 0x58
 800914e:	2a07      	cmp	r2, #7
 8009150:	4403      	add	r3, r0
 8009152:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8009156:	6060      	str	r0, [r4, #4]
 8009158:	f340 82d7 	ble.w	800970a <_svfprintf_r+0xcc6>
 800915c:	4651      	mov	r1, sl
 800915e:	4648      	mov	r0, r9
 8009160:	aa26      	add	r2, sp, #152	; 0x98
 8009162:	f001 fd89 	bl	800ac78 <__ssprint_r>
 8009166:	2800      	cmp	r0, #0
 8009168:	f040 85d6 	bne.w	8009d18 <_svfprintf_r+0x12d4>
 800916c:	ac29      	add	r4, sp, #164	; 0xa4
 800916e:	9b07      	ldr	r3, [sp, #28]
 8009170:	1aff      	subs	r7, r7, r3
 8009172:	2f00      	cmp	r7, #0
 8009174:	dd28      	ble.n	80091c8 <_svfprintf_r+0x784>
 8009176:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800917a:	480a      	ldr	r0, [pc, #40]	; (80091a4 <_svfprintf_r+0x760>)
 800917c:	2f10      	cmp	r7, #16
 800917e:	f103 0301 	add.w	r3, r3, #1
 8009182:	f104 0108 	add.w	r1, r4, #8
 8009186:	6020      	str	r0, [r4, #0]
 8009188:	f300 82c1 	bgt.w	800970e <_svfprintf_r+0xcca>
 800918c:	e00c      	b.n	80091a8 <_svfprintf_r+0x764>
 800918e:	bf00      	nop
 8009190:	0800c3f2 	.word	0x0800c3f2
 8009194:	0800c3e1 	.word	0x0800c3e1
 8009198:	40300000 	.word	0x40300000
 800919c:	3fe00000 	.word	0x3fe00000
 80091a0:	0800c5c6 	.word	0x0800c5c6
 80091a4:	0800c5d6 	.word	0x0800c5d6
 80091a8:	6067      	str	r7, [r4, #4]
 80091aa:	2b07      	cmp	r3, #7
 80091ac:	4417      	add	r7, r2
 80091ae:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 80091b2:	f340 82bf 	ble.w	8009734 <_svfprintf_r+0xcf0>
 80091b6:	4651      	mov	r1, sl
 80091b8:	4648      	mov	r0, r9
 80091ba:	aa26      	add	r2, sp, #152	; 0x98
 80091bc:	f001 fd5c 	bl	800ac78 <__ssprint_r>
 80091c0:	2800      	cmp	r0, #0
 80091c2:	f040 85a9 	bne.w	8009d18 <_svfprintf_r+0x12d4>
 80091c6:	ac29      	add	r4, sp, #164	; 0xa4
 80091c8:	f418 7f80 	tst.w	r8, #256	; 0x100
 80091cc:	9f28      	ldr	r7, [sp, #160]	; 0xa0
 80091ce:	f040 82b7 	bne.w	8009740 <_svfprintf_r+0xcfc>
 80091d2:	9b07      	ldr	r3, [sp, #28]
 80091d4:	f8c4 b000 	str.w	fp, [r4]
 80091d8:	441f      	add	r7, r3
 80091da:	6063      	str	r3, [r4, #4]
 80091dc:	9728      	str	r7, [sp, #160]	; 0xa0
 80091de:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80091e0:	3301      	adds	r3, #1
 80091e2:	2b07      	cmp	r3, #7
 80091e4:	9327      	str	r3, [sp, #156]	; 0x9c
 80091e6:	f300 82f0 	bgt.w	80097ca <_svfprintf_r+0xd86>
 80091ea:	3408      	adds	r4, #8
 80091ec:	f018 0f04 	tst.w	r8, #4
 80091f0:	f040 8574 	bne.w	8009cdc <_svfprintf_r+0x1298>
 80091f4:	e9dd 2113 	ldrd	r2, r1, [sp, #76]	; 0x4c
 80091f8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80091fa:	428a      	cmp	r2, r1
 80091fc:	bfac      	ite	ge
 80091fe:	189b      	addge	r3, r3, r2
 8009200:	185b      	addlt	r3, r3, r1
 8009202:	930f      	str	r3, [sp, #60]	; 0x3c
 8009204:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009206:	b13b      	cbz	r3, 8009218 <_svfprintf_r+0x7d4>
 8009208:	4651      	mov	r1, sl
 800920a:	4648      	mov	r0, r9
 800920c:	aa26      	add	r2, sp, #152	; 0x98
 800920e:	f001 fd33 	bl	800ac78 <__ssprint_r>
 8009212:	2800      	cmp	r0, #0
 8009214:	f040 8580 	bne.w	8009d18 <_svfprintf_r+0x12d4>
 8009218:	2300      	movs	r3, #0
 800921a:	9327      	str	r3, [sp, #156]	; 0x9c
 800921c:	9b08      	ldr	r3, [sp, #32]
 800921e:	2b00      	cmp	r3, #0
 8009220:	f040 8596 	bne.w	8009d50 <_svfprintf_r+0x130c>
 8009224:	ac29      	add	r4, sp, #164	; 0xa4
 8009226:	e0e6      	b.n	80093f6 <_svfprintf_r+0x9b2>
 8009228:	9008      	str	r0, [sp, #32]
 800922a:	e632      	b.n	8008e92 <_svfprintf_r+0x44e>
 800922c:	2306      	movs	r3, #6
 800922e:	9008      	str	r0, [sp, #32]
 8009230:	e61f      	b.n	8008e72 <_svfprintf_r+0x42e>
 8009232:	9008      	str	r0, [sp, #32]
 8009234:	e62d      	b.n	8008e92 <_svfprintf_r+0x44e>
 8009236:	f802 0c01 	strb.w	r0, [r2, #-1]
 800923a:	e696      	b.n	8008f6a <_svfprintf_r+0x526>
 800923c:	f803 0b01 	strb.w	r0, [r3], #1
 8009240:	1aca      	subs	r2, r1, r3
 8009242:	2a00      	cmp	r2, #0
 8009244:	dafa      	bge.n	800923c <_svfprintf_r+0x7f8>
 8009246:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009248:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800924a:	3201      	adds	r2, #1
 800924c:	f103 0301 	add.w	r3, r3, #1
 8009250:	bfb8      	it	lt
 8009252:	2300      	movlt	r3, #0
 8009254:	441d      	add	r5, r3
 8009256:	e698      	b.n	8008f8a <_svfprintf_r+0x546>
 8009258:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800925a:	462b      	mov	r3, r5
 800925c:	2030      	movs	r0, #48	; 0x30
 800925e:	18a9      	adds	r1, r5, r2
 8009260:	e7ee      	b.n	8009240 <_svfprintf_r+0x7fc>
 8009262:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009264:	2b46      	cmp	r3, #70	; 0x46
 8009266:	d005      	beq.n	8009274 <_svfprintf_r+0x830>
 8009268:	2b45      	cmp	r3, #69	; 0x45
 800926a:	d11d      	bne.n	80092a8 <_svfprintf_r+0x864>
 800926c:	9b07      	ldr	r3, [sp, #28]
 800926e:	1c5e      	adds	r6, r3, #1
 8009270:	2302      	movs	r3, #2
 8009272:	e001      	b.n	8009278 <_svfprintf_r+0x834>
 8009274:	2303      	movs	r3, #3
 8009276:	9e07      	ldr	r6, [sp, #28]
 8009278:	aa24      	add	r2, sp, #144	; 0x90
 800927a:	9204      	str	r2, [sp, #16]
 800927c:	aa21      	add	r2, sp, #132	; 0x84
 800927e:	9203      	str	r2, [sp, #12]
 8009280:	aa20      	add	r2, sp, #128	; 0x80
 8009282:	e9cd 6201 	strd	r6, r2, [sp, #4]
 8009286:	9300      	str	r3, [sp, #0]
 8009288:	463a      	mov	r2, r7
 800928a:	462b      	mov	r3, r5
 800928c:	4648      	mov	r0, r9
 800928e:	f7fe fceb 	bl	8007c68 <_dtoa_r>
 8009292:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009294:	4683      	mov	fp, r0
 8009296:	2b47      	cmp	r3, #71	; 0x47
 8009298:	d108      	bne.n	80092ac <_svfprintf_r+0x868>
 800929a:	f018 0f01 	tst.w	r8, #1
 800929e:	d105      	bne.n	80092ac <_svfprintf_r+0x868>
 80092a0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80092a2:	eba3 030b 	sub.w	r3, r3, fp
 80092a6:	e672      	b.n	8008f8e <_svfprintf_r+0x54a>
 80092a8:	9e07      	ldr	r6, [sp, #28]
 80092aa:	e7e1      	b.n	8009270 <_svfprintf_r+0x82c>
 80092ac:	eb0b 0306 	add.w	r3, fp, r6
 80092b0:	9309      	str	r3, [sp, #36]	; 0x24
 80092b2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80092b4:	2b46      	cmp	r3, #70	; 0x46
 80092b6:	d111      	bne.n	80092dc <_svfprintf_r+0x898>
 80092b8:	f89b 3000 	ldrb.w	r3, [fp]
 80092bc:	2b30      	cmp	r3, #48	; 0x30
 80092be:	d109      	bne.n	80092d4 <_svfprintf_r+0x890>
 80092c0:	2200      	movs	r2, #0
 80092c2:	2300      	movs	r3, #0
 80092c4:	4638      	mov	r0, r7
 80092c6:	4629      	mov	r1, r5
 80092c8:	f7f7 fb6e 	bl	80009a8 <__aeabi_dcmpeq>
 80092cc:	b910      	cbnz	r0, 80092d4 <_svfprintf_r+0x890>
 80092ce:	f1c6 0601 	rsb	r6, r6, #1
 80092d2:	9620      	str	r6, [sp, #128]	; 0x80
 80092d4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80092d6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80092d8:	441a      	add	r2, r3
 80092da:	9209      	str	r2, [sp, #36]	; 0x24
 80092dc:	2200      	movs	r2, #0
 80092de:	2300      	movs	r3, #0
 80092e0:	4638      	mov	r0, r7
 80092e2:	4629      	mov	r1, r5
 80092e4:	f7f7 fb60 	bl	80009a8 <__aeabi_dcmpeq>
 80092e8:	b108      	cbz	r0, 80092ee <_svfprintf_r+0x8aa>
 80092ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80092ec:	9324      	str	r3, [sp, #144]	; 0x90
 80092ee:	2230      	movs	r2, #48	; 0x30
 80092f0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80092f2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80092f4:	4299      	cmp	r1, r3
 80092f6:	d9d3      	bls.n	80092a0 <_svfprintf_r+0x85c>
 80092f8:	1c59      	adds	r1, r3, #1
 80092fa:	9124      	str	r1, [sp, #144]	; 0x90
 80092fc:	701a      	strb	r2, [r3, #0]
 80092fe:	e7f7      	b.n	80092f0 <_svfprintf_r+0x8ac>
 8009300:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009302:	2b46      	cmp	r3, #70	; 0x46
 8009304:	f47f ae52 	bne.w	8008fac <_svfprintf_r+0x568>
 8009308:	9a07      	ldr	r2, [sp, #28]
 800930a:	f008 0301 	and.w	r3, r8, #1
 800930e:	2d00      	cmp	r5, #0
 8009310:	ea43 0302 	orr.w	r3, r3, r2
 8009314:	dd29      	ble.n	800936a <_svfprintf_r+0x926>
 8009316:	2b00      	cmp	r3, #0
 8009318:	d034      	beq.n	8009384 <_svfprintf_r+0x940>
 800931a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800931c:	18eb      	adds	r3, r5, r3
 800931e:	441a      	add	r2, r3
 8009320:	9207      	str	r2, [sp, #28]
 8009322:	2366      	movs	r3, #102	; 0x66
 8009324:	930b      	str	r3, [sp, #44]	; 0x2c
 8009326:	e033      	b.n	8009390 <_svfprintf_r+0x94c>
 8009328:	f813 6b01 	ldrb.w	r6, [r3], #1
 800932c:	f805 6f01 	strb.w	r6, [r5, #1]!
 8009330:	e673      	b.n	800901a <_svfprintf_r+0x5d6>
 8009332:	b941      	cbnz	r1, 8009346 <_svfprintf_r+0x902>
 8009334:	2230      	movs	r2, #48	; 0x30
 8009336:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 800933a:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 800933e:	3330      	adds	r3, #48	; 0x30
 8009340:	f802 3b01 	strb.w	r3, [r2], #1
 8009344:	e675      	b.n	8009032 <_svfprintf_r+0x5ee>
 8009346:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 800934a:	e7f8      	b.n	800933e <_svfprintf_r+0x8fa>
 800934c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800934e:	42ab      	cmp	r3, r5
 8009350:	dd10      	ble.n	8009374 <_svfprintf_r+0x930>
 8009352:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009354:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009356:	2d00      	cmp	r5, #0
 8009358:	4413      	add	r3, r2
 800935a:	9307      	str	r3, [sp, #28]
 800935c:	dc10      	bgt.n	8009380 <_svfprintf_r+0x93c>
 800935e:	9a07      	ldr	r2, [sp, #28]
 8009360:	f1c5 0301 	rsb	r3, r5, #1
 8009364:	441a      	add	r2, r3
 8009366:	9207      	str	r2, [sp, #28]
 8009368:	e00a      	b.n	8009380 <_svfprintf_r+0x93c>
 800936a:	b16b      	cbz	r3, 8009388 <_svfprintf_r+0x944>
 800936c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800936e:	9a07      	ldr	r2, [sp, #28]
 8009370:	3301      	adds	r3, #1
 8009372:	e7d4      	b.n	800931e <_svfprintf_r+0x8da>
 8009374:	f018 0f01 	tst.w	r8, #1
 8009378:	d01f      	beq.n	80093ba <_svfprintf_r+0x976>
 800937a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800937c:	18eb      	adds	r3, r5, r3
 800937e:	9307      	str	r3, [sp, #28]
 8009380:	2367      	movs	r3, #103	; 0x67
 8009382:	e7cf      	b.n	8009324 <_svfprintf_r+0x8e0>
 8009384:	9507      	str	r5, [sp, #28]
 8009386:	e7cc      	b.n	8009322 <_svfprintf_r+0x8de>
 8009388:	2366      	movs	r3, #102	; 0x66
 800938a:	930b      	str	r3, [sp, #44]	; 0x2c
 800938c:	2301      	movs	r3, #1
 800938e:	9307      	str	r3, [sp, #28]
 8009390:	f418 6380 	ands.w	r3, r8, #1024	; 0x400
 8009394:	930c      	str	r3, [sp, #48]	; 0x30
 8009396:	d021      	beq.n	80093dc <_svfprintf_r+0x998>
 8009398:	2600      	movs	r6, #0
 800939a:	2d00      	cmp	r5, #0
 800939c:	960c      	str	r6, [sp, #48]	; 0x30
 800939e:	f77f ae5f 	ble.w	8009060 <_svfprintf_r+0x61c>
 80093a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80093a4:	781b      	ldrb	r3, [r3, #0]
 80093a6:	2bff      	cmp	r3, #255	; 0xff
 80093a8:	d109      	bne.n	80093be <_svfprintf_r+0x97a>
 80093aa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80093ac:	9a07      	ldr	r2, [sp, #28]
 80093ae:	9915      	ldr	r1, [sp, #84]	; 0x54
 80093b0:	4433      	add	r3, r6
 80093b2:	fb01 2303 	mla	r3, r1, r3, r2
 80093b6:	9307      	str	r3, [sp, #28]
 80093b8:	e652      	b.n	8009060 <_svfprintf_r+0x61c>
 80093ba:	9507      	str	r5, [sp, #28]
 80093bc:	e7e0      	b.n	8009380 <_svfprintf_r+0x93c>
 80093be:	42ab      	cmp	r3, r5
 80093c0:	daf3      	bge.n	80093aa <_svfprintf_r+0x966>
 80093c2:	1aed      	subs	r5, r5, r3
 80093c4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80093c6:	785b      	ldrb	r3, [r3, #1]
 80093c8:	b133      	cbz	r3, 80093d8 <_svfprintf_r+0x994>
 80093ca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80093cc:	3301      	adds	r3, #1
 80093ce:	930c      	str	r3, [sp, #48]	; 0x30
 80093d0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80093d2:	3301      	adds	r3, #1
 80093d4:	930d      	str	r3, [sp, #52]	; 0x34
 80093d6:	e7e4      	b.n	80093a2 <_svfprintf_r+0x95e>
 80093d8:	3601      	adds	r6, #1
 80093da:	e7e2      	b.n	80093a2 <_svfprintf_r+0x95e>
 80093dc:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80093de:	e63f      	b.n	8009060 <_svfprintf_r+0x61c>
 80093e0:	1d2b      	adds	r3, r5, #4
 80093e2:	f018 0f20 	tst.w	r8, #32
 80093e6:	930a      	str	r3, [sp, #40]	; 0x28
 80093e8:	d00a      	beq.n	8009400 <_svfprintf_r+0x9bc>
 80093ea:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80093ec:	682b      	ldr	r3, [r5, #0]
 80093ee:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80093f0:	17d2      	asrs	r2, r2, #31
 80093f2:	e9c3 1200 	strd	r1, r2, [r3]
 80093f6:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80093f8:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
 80093fc:	f7ff bb5f 	b.w	8008abe <_svfprintf_r+0x7a>
 8009400:	f018 0f10 	tst.w	r8, #16
 8009404:	d003      	beq.n	800940e <_svfprintf_r+0x9ca>
 8009406:	682b      	ldr	r3, [r5, #0]
 8009408:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800940a:	601a      	str	r2, [r3, #0]
 800940c:	e7f3      	b.n	80093f6 <_svfprintf_r+0x9b2>
 800940e:	f018 0f40 	tst.w	r8, #64	; 0x40
 8009412:	d003      	beq.n	800941c <_svfprintf_r+0x9d8>
 8009414:	682b      	ldr	r3, [r5, #0]
 8009416:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009418:	801a      	strh	r2, [r3, #0]
 800941a:	e7ec      	b.n	80093f6 <_svfprintf_r+0x9b2>
 800941c:	f418 7f00 	tst.w	r8, #512	; 0x200
 8009420:	d0f1      	beq.n	8009406 <_svfprintf_r+0x9c2>
 8009422:	682b      	ldr	r3, [r5, #0]
 8009424:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009426:	701a      	strb	r2, [r3, #0]
 8009428:	e7e5      	b.n	80093f6 <_svfprintf_r+0x9b2>
 800942a:	f048 0810 	orr.w	r8, r8, #16
 800942e:	f018 0320 	ands.w	r3, r8, #32
 8009432:	d020      	beq.n	8009476 <_svfprintf_r+0xa32>
 8009434:	3507      	adds	r5, #7
 8009436:	f025 0307 	bic.w	r3, r5, #7
 800943a:	461a      	mov	r2, r3
 800943c:	f852 5b08 	ldr.w	r5, [r2], #8
 8009440:	685e      	ldr	r6, [r3, #4]
 8009442:	920a      	str	r2, [sp, #40]	; 0x28
 8009444:	2300      	movs	r3, #0
 8009446:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 800944a:	2200      	movs	r2, #0
 800944c:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 8009450:	9a07      	ldr	r2, [sp, #28]
 8009452:	3201      	adds	r2, #1
 8009454:	f000 848d 	beq.w	8009d72 <_svfprintf_r+0x132e>
 8009458:	f028 0280 	bic.w	r2, r8, #128	; 0x80
 800945c:	9208      	str	r2, [sp, #32]
 800945e:	ea55 0206 	orrs.w	r2, r5, r6
 8009462:	f040 848c 	bne.w	8009d7e <_svfprintf_r+0x133a>
 8009466:	9a07      	ldr	r2, [sp, #28]
 8009468:	2a00      	cmp	r2, #0
 800946a:	f000 80f4 	beq.w	8009656 <_svfprintf_r+0xc12>
 800946e:	2b01      	cmp	r3, #1
 8009470:	f040 8488 	bne.w	8009d84 <_svfprintf_r+0x1340>
 8009474:	e09e      	b.n	80095b4 <_svfprintf_r+0xb70>
 8009476:	462a      	mov	r2, r5
 8009478:	f852 5b04 	ldr.w	r5, [r2], #4
 800947c:	f018 0610 	ands.w	r6, r8, #16
 8009480:	920a      	str	r2, [sp, #40]	; 0x28
 8009482:	d001      	beq.n	8009488 <_svfprintf_r+0xa44>
 8009484:	461e      	mov	r6, r3
 8009486:	e7dd      	b.n	8009444 <_svfprintf_r+0xa00>
 8009488:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 800948c:	d001      	beq.n	8009492 <_svfprintf_r+0xa4e>
 800948e:	b2ad      	uxth	r5, r5
 8009490:	e7d8      	b.n	8009444 <_svfprintf_r+0xa00>
 8009492:	f418 7600 	ands.w	r6, r8, #512	; 0x200
 8009496:	d0d5      	beq.n	8009444 <_svfprintf_r+0xa00>
 8009498:	b2ed      	uxtb	r5, r5
 800949a:	e7f3      	b.n	8009484 <_svfprintf_r+0xa40>
 800949c:	462b      	mov	r3, r5
 800949e:	f853 5b04 	ldr.w	r5, [r3], #4
 80094a2:	2278      	movs	r2, #120	; 0x78
 80094a4:	930a      	str	r3, [sp, #40]	; 0x28
 80094a6:	f647 0330 	movw	r3, #30768	; 0x7830
 80094aa:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 80094ae:	4ba2      	ldr	r3, [pc, #648]	; (8009738 <_svfprintf_r+0xcf4>)
 80094b0:	2600      	movs	r6, #0
 80094b2:	931a      	str	r3, [sp, #104]	; 0x68
 80094b4:	f048 0802 	orr.w	r8, r8, #2
 80094b8:	2302      	movs	r3, #2
 80094ba:	920b      	str	r2, [sp, #44]	; 0x2c
 80094bc:	e7c5      	b.n	800944a <_svfprintf_r+0xa06>
 80094be:	462b      	mov	r3, r5
 80094c0:	2500      	movs	r5, #0
 80094c2:	f853 bb04 	ldr.w	fp, [r3], #4
 80094c6:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 80094ca:	930a      	str	r3, [sp, #40]	; 0x28
 80094cc:	9b07      	ldr	r3, [sp, #28]
 80094ce:	1c58      	adds	r0, r3, #1
 80094d0:	d010      	beq.n	80094f4 <_svfprintf_r+0xab0>
 80094d2:	461a      	mov	r2, r3
 80094d4:	4629      	mov	r1, r5
 80094d6:	4658      	mov	r0, fp
 80094d8:	f7fe fac6 	bl	8007a68 <memchr>
 80094dc:	9008      	str	r0, [sp, #32]
 80094de:	2800      	cmp	r0, #0
 80094e0:	f000 80d0 	beq.w	8009684 <_svfprintf_r+0xc40>
 80094e4:	eba0 030b 	sub.w	r3, r0, fp
 80094e8:	462f      	mov	r7, r5
 80094ea:	462e      	mov	r6, r5
 80094ec:	e9cd 3507 	strd	r3, r5, [sp, #28]
 80094f0:	950c      	str	r5, [sp, #48]	; 0x30
 80094f2:	e5bd      	b.n	8009070 <_svfprintf_r+0x62c>
 80094f4:	4658      	mov	r0, fp
 80094f6:	f7f6 fe2b 	bl	8000150 <strlen>
 80094fa:	e9cd 0507 	strd	r0, r5, [sp, #28]
 80094fe:	e469      	b.n	8008dd4 <_svfprintf_r+0x390>
 8009500:	f048 0810 	orr.w	r8, r8, #16
 8009504:	f018 0320 	ands.w	r3, r8, #32
 8009508:	d009      	beq.n	800951e <_svfprintf_r+0xada>
 800950a:	3507      	adds	r5, #7
 800950c:	f025 0307 	bic.w	r3, r5, #7
 8009510:	461a      	mov	r2, r3
 8009512:	f852 5b08 	ldr.w	r5, [r2], #8
 8009516:	685e      	ldr	r6, [r3, #4]
 8009518:	920a      	str	r2, [sp, #40]	; 0x28
 800951a:	2301      	movs	r3, #1
 800951c:	e795      	b.n	800944a <_svfprintf_r+0xa06>
 800951e:	462a      	mov	r2, r5
 8009520:	f852 5b04 	ldr.w	r5, [r2], #4
 8009524:	f018 0610 	ands.w	r6, r8, #16
 8009528:	920a      	str	r2, [sp, #40]	; 0x28
 800952a:	d001      	beq.n	8009530 <_svfprintf_r+0xaec>
 800952c:	461e      	mov	r6, r3
 800952e:	e7f4      	b.n	800951a <_svfprintf_r+0xad6>
 8009530:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 8009534:	d001      	beq.n	800953a <_svfprintf_r+0xaf6>
 8009536:	b2ad      	uxth	r5, r5
 8009538:	e7ef      	b.n	800951a <_svfprintf_r+0xad6>
 800953a:	f418 7600 	ands.w	r6, r8, #512	; 0x200
 800953e:	d0ec      	beq.n	800951a <_svfprintf_r+0xad6>
 8009540:	b2ed      	uxtb	r5, r5
 8009542:	e7f3      	b.n	800952c <_svfprintf_r+0xae8>
 8009544:	4b7d      	ldr	r3, [pc, #500]	; (800973c <_svfprintf_r+0xcf8>)
 8009546:	931a      	str	r3, [sp, #104]	; 0x68
 8009548:	f018 0320 	ands.w	r3, r8, #32
 800954c:	d01b      	beq.n	8009586 <_svfprintf_r+0xb42>
 800954e:	3507      	adds	r5, #7
 8009550:	f025 0307 	bic.w	r3, r5, #7
 8009554:	461a      	mov	r2, r3
 8009556:	f852 5b08 	ldr.w	r5, [r2], #8
 800955a:	685e      	ldr	r6, [r3, #4]
 800955c:	920a      	str	r2, [sp, #40]	; 0x28
 800955e:	f018 0f01 	tst.w	r8, #1
 8009562:	d00a      	beq.n	800957a <_svfprintf_r+0xb36>
 8009564:	ea55 0306 	orrs.w	r3, r5, r6
 8009568:	d007      	beq.n	800957a <_svfprintf_r+0xb36>
 800956a:	2330      	movs	r3, #48	; 0x30
 800956c:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8009570:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009572:	f048 0802 	orr.w	r8, r8, #2
 8009576:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 800957a:	2302      	movs	r3, #2
 800957c:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 8009580:	e763      	b.n	800944a <_svfprintf_r+0xa06>
 8009582:	4b6d      	ldr	r3, [pc, #436]	; (8009738 <_svfprintf_r+0xcf4>)
 8009584:	e7df      	b.n	8009546 <_svfprintf_r+0xb02>
 8009586:	462a      	mov	r2, r5
 8009588:	f852 5b04 	ldr.w	r5, [r2], #4
 800958c:	f018 0610 	ands.w	r6, r8, #16
 8009590:	920a      	str	r2, [sp, #40]	; 0x28
 8009592:	d001      	beq.n	8009598 <_svfprintf_r+0xb54>
 8009594:	461e      	mov	r6, r3
 8009596:	e7e2      	b.n	800955e <_svfprintf_r+0xb1a>
 8009598:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 800959c:	d001      	beq.n	80095a2 <_svfprintf_r+0xb5e>
 800959e:	b2ad      	uxth	r5, r5
 80095a0:	e7dd      	b.n	800955e <_svfprintf_r+0xb1a>
 80095a2:	f418 7600 	ands.w	r6, r8, #512	; 0x200
 80095a6:	d0da      	beq.n	800955e <_svfprintf_r+0xb1a>
 80095a8:	b2ed      	uxtb	r5, r5
 80095aa:	e7f3      	b.n	8009594 <_svfprintf_r+0xb50>
 80095ac:	2d0a      	cmp	r5, #10
 80095ae:	f176 0300 	sbcs.w	r3, r6, #0
 80095b2:	d205      	bcs.n	80095c0 <_svfprintf_r+0xb7c>
 80095b4:	3530      	adds	r5, #48	; 0x30
 80095b6:	f88d 5147 	strb.w	r5, [sp, #327]	; 0x147
 80095ba:	f20d 1b47 	addw	fp, sp, #327	; 0x147
 80095be:	e3fd      	b.n	8009dbc <_svfprintf_r+0x1378>
 80095c0:	2300      	movs	r3, #0
 80095c2:	9309      	str	r3, [sp, #36]	; 0x24
 80095c4:	9b08      	ldr	r3, [sp, #32]
 80095c6:	af52      	add	r7, sp, #328	; 0x148
 80095c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80095cc:	930c      	str	r3, [sp, #48]	; 0x30
 80095ce:	220a      	movs	r2, #10
 80095d0:	2300      	movs	r3, #0
 80095d2:	4628      	mov	r0, r5
 80095d4:	4631      	mov	r1, r6
 80095d6:	f7f7 fc05 	bl	8000de4 <__aeabi_uldivmod>
 80095da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80095dc:	3230      	adds	r2, #48	; 0x30
 80095de:	3301      	adds	r3, #1
 80095e0:	9309      	str	r3, [sp, #36]	; 0x24
 80095e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80095e4:	4688      	mov	r8, r1
 80095e6:	9014      	str	r0, [sp, #80]	; 0x50
 80095e8:	f107 3bff 	add.w	fp, r7, #4294967295	; 0xffffffff
 80095ec:	f807 2c01 	strb.w	r2, [r7, #-1]
 80095f0:	b1d3      	cbz	r3, 8009628 <_svfprintf_r+0xbe4>
 80095f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80095f4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80095f6:	781b      	ldrb	r3, [r3, #0]
 80095f8:	429a      	cmp	r2, r3
 80095fa:	d115      	bne.n	8009628 <_svfprintf_r+0xbe4>
 80095fc:	2aff      	cmp	r2, #255	; 0xff
 80095fe:	d013      	beq.n	8009628 <_svfprintf_r+0xbe4>
 8009600:	2d0a      	cmp	r5, #10
 8009602:	f176 0300 	sbcs.w	r3, r6, #0
 8009606:	d30f      	bcc.n	8009628 <_svfprintf_r+0xbe4>
 8009608:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800960a:	9918      	ldr	r1, [sp, #96]	; 0x60
 800960c:	ebab 0b03 	sub.w	fp, fp, r3
 8009610:	461a      	mov	r2, r3
 8009612:	4658      	mov	r0, fp
 8009614:	f7fe f9d0 	bl	80079b8 <strncpy>
 8009618:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800961a:	785b      	ldrb	r3, [r3, #1]
 800961c:	b11b      	cbz	r3, 8009626 <_svfprintf_r+0xbe2>
 800961e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009620:	3301      	adds	r3, #1
 8009622:	930d      	str	r3, [sp, #52]	; 0x34
 8009624:	2300      	movs	r3, #0
 8009626:	9309      	str	r3, [sp, #36]	; 0x24
 8009628:	2d0a      	cmp	r5, #10
 800962a:	f176 0600 	sbcs.w	r6, r6, #0
 800962e:	f0c0 83c5 	bcc.w	8009dbc <_svfprintf_r+0x1378>
 8009632:	4646      	mov	r6, r8
 8009634:	465f      	mov	r7, fp
 8009636:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8009638:	e7c9      	b.n	80095ce <_svfprintf_r+0xb8a>
 800963a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800963c:	f005 030f 	and.w	r3, r5, #15
 8009640:	5cd3      	ldrb	r3, [r2, r3]
 8009642:	092d      	lsrs	r5, r5, #4
 8009644:	ea45 7506 	orr.w	r5, r5, r6, lsl #28
 8009648:	0936      	lsrs	r6, r6, #4
 800964a:	f80b 3d01 	strb.w	r3, [fp, #-1]!
 800964e:	ea55 0306 	orrs.w	r3, r5, r6
 8009652:	d1f2      	bne.n	800963a <_svfprintf_r+0xbf6>
 8009654:	e3b2      	b.n	8009dbc <_svfprintf_r+0x1378>
 8009656:	b933      	cbnz	r3, 8009666 <_svfprintf_r+0xc22>
 8009658:	f018 0f01 	tst.w	r8, #1
 800965c:	d003      	beq.n	8009666 <_svfprintf_r+0xc22>
 800965e:	2330      	movs	r3, #48	; 0x30
 8009660:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 8009664:	e7a9      	b.n	80095ba <_svfprintf_r+0xb76>
 8009666:	f50d 7ba4 	add.w	fp, sp, #328	; 0x148
 800966a:	e3a7      	b.n	8009dbc <_svfprintf_r+0x1378>
 800966c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800966e:	2b00      	cmp	r3, #0
 8009670:	f000 8374 	beq.w	8009d5c <_svfprintf_r+0x1318>
 8009674:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8009678:	2300      	movs	r3, #0
 800967a:	950a      	str	r5, [sp, #40]	; 0x28
 800967c:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8009680:	f7ff bb3b 	b.w	8008cfa <_svfprintf_r+0x2b6>
 8009684:	9f08      	ldr	r7, [sp, #32]
 8009686:	f7ff bba6 	b.w	8008dd6 <_svfprintf_r+0x392>
 800968a:	2010      	movs	r0, #16
 800968c:	2a07      	cmp	r2, #7
 800968e:	4403      	add	r3, r0
 8009690:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8009694:	6060      	str	r0, [r4, #4]
 8009696:	dd08      	ble.n	80096aa <_svfprintf_r+0xc66>
 8009698:	4651      	mov	r1, sl
 800969a:	4648      	mov	r0, r9
 800969c:	aa26      	add	r2, sp, #152	; 0x98
 800969e:	f001 faeb 	bl	800ac78 <__ssprint_r>
 80096a2:	2800      	cmp	r0, #0
 80096a4:	f040 8338 	bne.w	8009d18 <_svfprintf_r+0x12d4>
 80096a8:	a929      	add	r1, sp, #164	; 0xa4
 80096aa:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80096ac:	460c      	mov	r4, r1
 80096ae:	3b10      	subs	r3, #16
 80096b0:	9316      	str	r3, [sp, #88]	; 0x58
 80096b2:	e4f9      	b.n	80090a8 <_svfprintf_r+0x664>
 80096b4:	460c      	mov	r4, r1
 80096b6:	e513      	b.n	80090e0 <_svfprintf_r+0x69c>
 80096b8:	4651      	mov	r1, sl
 80096ba:	4648      	mov	r0, r9
 80096bc:	aa26      	add	r2, sp, #152	; 0x98
 80096be:	f001 fadb 	bl	800ac78 <__ssprint_r>
 80096c2:	2800      	cmp	r0, #0
 80096c4:	f040 8328 	bne.w	8009d18 <_svfprintf_r+0x12d4>
 80096c8:	ac29      	add	r4, sp, #164	; 0xa4
 80096ca:	e51b      	b.n	8009104 <_svfprintf_r+0x6c0>
 80096cc:	4651      	mov	r1, sl
 80096ce:	4648      	mov	r0, r9
 80096d0:	aa26      	add	r2, sp, #152	; 0x98
 80096d2:	f001 fad1 	bl	800ac78 <__ssprint_r>
 80096d6:	2800      	cmp	r0, #0
 80096d8:	f040 831e 	bne.w	8009d18 <_svfprintf_r+0x12d4>
 80096dc:	ac29      	add	r4, sp, #164	; 0xa4
 80096de:	e521      	b.n	8009124 <_svfprintf_r+0x6e0>
 80096e0:	2010      	movs	r0, #16
 80096e2:	2a07      	cmp	r2, #7
 80096e4:	4403      	add	r3, r0
 80096e6:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 80096ea:	6060      	str	r0, [r4, #4]
 80096ec:	dd08      	ble.n	8009700 <_svfprintf_r+0xcbc>
 80096ee:	4651      	mov	r1, sl
 80096f0:	4648      	mov	r0, r9
 80096f2:	aa26      	add	r2, sp, #152	; 0x98
 80096f4:	f001 fac0 	bl	800ac78 <__ssprint_r>
 80096f8:	2800      	cmp	r0, #0
 80096fa:	f040 830d 	bne.w	8009d18 <_svfprintf_r+0x12d4>
 80096fe:	a929      	add	r1, sp, #164	; 0xa4
 8009700:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8009702:	460c      	mov	r4, r1
 8009704:	3b10      	subs	r3, #16
 8009706:	9316      	str	r3, [sp, #88]	; 0x58
 8009708:	e515      	b.n	8009136 <_svfprintf_r+0x6f2>
 800970a:	460c      	mov	r4, r1
 800970c:	e52f      	b.n	800916e <_svfprintf_r+0x72a>
 800970e:	2010      	movs	r0, #16
 8009710:	2b07      	cmp	r3, #7
 8009712:	4402      	add	r2, r0
 8009714:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009718:	6060      	str	r0, [r4, #4]
 800971a:	dd08      	ble.n	800972e <_svfprintf_r+0xcea>
 800971c:	4651      	mov	r1, sl
 800971e:	4648      	mov	r0, r9
 8009720:	aa26      	add	r2, sp, #152	; 0x98
 8009722:	f001 faa9 	bl	800ac78 <__ssprint_r>
 8009726:	2800      	cmp	r0, #0
 8009728:	f040 82f6 	bne.w	8009d18 <_svfprintf_r+0x12d4>
 800972c:	a929      	add	r1, sp, #164	; 0xa4
 800972e:	460c      	mov	r4, r1
 8009730:	3f10      	subs	r7, #16
 8009732:	e520      	b.n	8009176 <_svfprintf_r+0x732>
 8009734:	460c      	mov	r4, r1
 8009736:	e547      	b.n	80091c8 <_svfprintf_r+0x784>
 8009738:	0800c3e1 	.word	0x0800c3e1
 800973c:	0800c3f2 	.word	0x0800c3f2
 8009740:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009742:	2b65      	cmp	r3, #101	; 0x65
 8009744:	f340 8230 	ble.w	8009ba8 <_svfprintf_r+0x1164>
 8009748:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800974c:	2200      	movs	r2, #0
 800974e:	2300      	movs	r3, #0
 8009750:	f7f7 f92a 	bl	80009a8 <__aeabi_dcmpeq>
 8009754:	2800      	cmp	r0, #0
 8009756:	d068      	beq.n	800982a <_svfprintf_r+0xde6>
 8009758:	4b6d      	ldr	r3, [pc, #436]	; (8009910 <_svfprintf_r+0xecc>)
 800975a:	6023      	str	r3, [r4, #0]
 800975c:	2301      	movs	r3, #1
 800975e:	441f      	add	r7, r3
 8009760:	6063      	str	r3, [r4, #4]
 8009762:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009764:	9728      	str	r7, [sp, #160]	; 0xa0
 8009766:	3301      	adds	r3, #1
 8009768:	2b07      	cmp	r3, #7
 800976a:	9327      	str	r3, [sp, #156]	; 0x9c
 800976c:	dc37      	bgt.n	80097de <_svfprintf_r+0xd9a>
 800976e:	3408      	adds	r4, #8
 8009770:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009772:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009774:	4293      	cmp	r3, r2
 8009776:	db03      	blt.n	8009780 <_svfprintf_r+0xd3c>
 8009778:	f018 0f01 	tst.w	r8, #1
 800977c:	f43f ad36 	beq.w	80091ec <_svfprintf_r+0x7a8>
 8009780:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009782:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009784:	6023      	str	r3, [r4, #0]
 8009786:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009788:	6063      	str	r3, [r4, #4]
 800978a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800978c:	4413      	add	r3, r2
 800978e:	9328      	str	r3, [sp, #160]	; 0xa0
 8009790:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009792:	3301      	adds	r3, #1
 8009794:	2b07      	cmp	r3, #7
 8009796:	9327      	str	r3, [sp, #156]	; 0x9c
 8009798:	dc2b      	bgt.n	80097f2 <_svfprintf_r+0xdae>
 800979a:	3408      	adds	r4, #8
 800979c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800979e:	1e5d      	subs	r5, r3, #1
 80097a0:	2d00      	cmp	r5, #0
 80097a2:	f77f ad23 	ble.w	80091ec <_svfprintf_r+0x7a8>
 80097a6:	2710      	movs	r7, #16
 80097a8:	4e5a      	ldr	r6, [pc, #360]	; (8009914 <_svfprintf_r+0xed0>)
 80097aa:	2d10      	cmp	r5, #16
 80097ac:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80097b0:	f104 0108 	add.w	r1, r4, #8
 80097b4:	f103 0301 	add.w	r3, r3, #1
 80097b8:	6026      	str	r6, [r4, #0]
 80097ba:	dc24      	bgt.n	8009806 <_svfprintf_r+0xdc2>
 80097bc:	6065      	str	r5, [r4, #4]
 80097be:	4415      	add	r5, r2
 80097c0:	9528      	str	r5, [sp, #160]	; 0xa0
 80097c2:	2b07      	cmp	r3, #7
 80097c4:	9327      	str	r3, [sp, #156]	; 0x9c
 80097c6:	f340 8286 	ble.w	8009cd6 <_svfprintf_r+0x1292>
 80097ca:	4651      	mov	r1, sl
 80097cc:	4648      	mov	r0, r9
 80097ce:	aa26      	add	r2, sp, #152	; 0x98
 80097d0:	f001 fa52 	bl	800ac78 <__ssprint_r>
 80097d4:	2800      	cmp	r0, #0
 80097d6:	f040 829f 	bne.w	8009d18 <_svfprintf_r+0x12d4>
 80097da:	ac29      	add	r4, sp, #164	; 0xa4
 80097dc:	e506      	b.n	80091ec <_svfprintf_r+0x7a8>
 80097de:	4651      	mov	r1, sl
 80097e0:	4648      	mov	r0, r9
 80097e2:	aa26      	add	r2, sp, #152	; 0x98
 80097e4:	f001 fa48 	bl	800ac78 <__ssprint_r>
 80097e8:	2800      	cmp	r0, #0
 80097ea:	f040 8295 	bne.w	8009d18 <_svfprintf_r+0x12d4>
 80097ee:	ac29      	add	r4, sp, #164	; 0xa4
 80097f0:	e7be      	b.n	8009770 <_svfprintf_r+0xd2c>
 80097f2:	4651      	mov	r1, sl
 80097f4:	4648      	mov	r0, r9
 80097f6:	aa26      	add	r2, sp, #152	; 0x98
 80097f8:	f001 fa3e 	bl	800ac78 <__ssprint_r>
 80097fc:	2800      	cmp	r0, #0
 80097fe:	f040 828b 	bne.w	8009d18 <_svfprintf_r+0x12d4>
 8009802:	ac29      	add	r4, sp, #164	; 0xa4
 8009804:	e7ca      	b.n	800979c <_svfprintf_r+0xd58>
 8009806:	3210      	adds	r2, #16
 8009808:	2b07      	cmp	r3, #7
 800980a:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800980e:	6067      	str	r7, [r4, #4]
 8009810:	dd08      	ble.n	8009824 <_svfprintf_r+0xde0>
 8009812:	4651      	mov	r1, sl
 8009814:	4648      	mov	r0, r9
 8009816:	aa26      	add	r2, sp, #152	; 0x98
 8009818:	f001 fa2e 	bl	800ac78 <__ssprint_r>
 800981c:	2800      	cmp	r0, #0
 800981e:	f040 827b 	bne.w	8009d18 <_svfprintf_r+0x12d4>
 8009822:	a929      	add	r1, sp, #164	; 0xa4
 8009824:	460c      	mov	r4, r1
 8009826:	3d10      	subs	r5, #16
 8009828:	e7bf      	b.n	80097aa <_svfprintf_r+0xd66>
 800982a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800982c:	2b00      	cmp	r3, #0
 800982e:	dc73      	bgt.n	8009918 <_svfprintf_r+0xed4>
 8009830:	4b37      	ldr	r3, [pc, #220]	; (8009910 <_svfprintf_r+0xecc>)
 8009832:	6023      	str	r3, [r4, #0]
 8009834:	2301      	movs	r3, #1
 8009836:	441f      	add	r7, r3
 8009838:	6063      	str	r3, [r4, #4]
 800983a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800983c:	9728      	str	r7, [sp, #160]	; 0xa0
 800983e:	3301      	adds	r3, #1
 8009840:	2b07      	cmp	r3, #7
 8009842:	9327      	str	r3, [sp, #156]	; 0x9c
 8009844:	dc3d      	bgt.n	80098c2 <_svfprintf_r+0xe7e>
 8009846:	3408      	adds	r4, #8
 8009848:	9909      	ldr	r1, [sp, #36]	; 0x24
 800984a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800984c:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800984e:	430b      	orrs	r3, r1
 8009850:	f008 0101 	and.w	r1, r8, #1
 8009854:	430b      	orrs	r3, r1
 8009856:	f43f acc9 	beq.w	80091ec <_svfprintf_r+0x7a8>
 800985a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800985c:	6023      	str	r3, [r4, #0]
 800985e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009860:	441a      	add	r2, r3
 8009862:	6063      	str	r3, [r4, #4]
 8009864:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009866:	9228      	str	r2, [sp, #160]	; 0xa0
 8009868:	3301      	adds	r3, #1
 800986a:	2b07      	cmp	r3, #7
 800986c:	9327      	str	r3, [sp, #156]	; 0x9c
 800986e:	dc32      	bgt.n	80098d6 <_svfprintf_r+0xe92>
 8009870:	3408      	adds	r4, #8
 8009872:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8009874:	2d00      	cmp	r5, #0
 8009876:	da1b      	bge.n	80098b0 <_svfprintf_r+0xe6c>
 8009878:	4623      	mov	r3, r4
 800987a:	2710      	movs	r7, #16
 800987c:	4e25      	ldr	r6, [pc, #148]	; (8009914 <_svfprintf_r+0xed0>)
 800987e:	426d      	negs	r5, r5
 8009880:	2d10      	cmp	r5, #16
 8009882:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 8009886:	f104 0408 	add.w	r4, r4, #8
 800988a:	f102 0201 	add.w	r2, r2, #1
 800988e:	601e      	str	r6, [r3, #0]
 8009890:	dc2b      	bgt.n	80098ea <_svfprintf_r+0xea6>
 8009892:	605d      	str	r5, [r3, #4]
 8009894:	2a07      	cmp	r2, #7
 8009896:	440d      	add	r5, r1
 8009898:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 800989c:	dd08      	ble.n	80098b0 <_svfprintf_r+0xe6c>
 800989e:	4651      	mov	r1, sl
 80098a0:	4648      	mov	r0, r9
 80098a2:	aa26      	add	r2, sp, #152	; 0x98
 80098a4:	f001 f9e8 	bl	800ac78 <__ssprint_r>
 80098a8:	2800      	cmp	r0, #0
 80098aa:	f040 8235 	bne.w	8009d18 <_svfprintf_r+0x12d4>
 80098ae:	ac29      	add	r4, sp, #164	; 0xa4
 80098b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80098b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80098b4:	6063      	str	r3, [r4, #4]
 80098b6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80098b8:	f8c4 b000 	str.w	fp, [r4]
 80098bc:	4413      	add	r3, r2
 80098be:	9328      	str	r3, [sp, #160]	; 0xa0
 80098c0:	e48d      	b.n	80091de <_svfprintf_r+0x79a>
 80098c2:	4651      	mov	r1, sl
 80098c4:	4648      	mov	r0, r9
 80098c6:	aa26      	add	r2, sp, #152	; 0x98
 80098c8:	f001 f9d6 	bl	800ac78 <__ssprint_r>
 80098cc:	2800      	cmp	r0, #0
 80098ce:	f040 8223 	bne.w	8009d18 <_svfprintf_r+0x12d4>
 80098d2:	ac29      	add	r4, sp, #164	; 0xa4
 80098d4:	e7b8      	b.n	8009848 <_svfprintf_r+0xe04>
 80098d6:	4651      	mov	r1, sl
 80098d8:	4648      	mov	r0, r9
 80098da:	aa26      	add	r2, sp, #152	; 0x98
 80098dc:	f001 f9cc 	bl	800ac78 <__ssprint_r>
 80098e0:	2800      	cmp	r0, #0
 80098e2:	f040 8219 	bne.w	8009d18 <_svfprintf_r+0x12d4>
 80098e6:	ac29      	add	r4, sp, #164	; 0xa4
 80098e8:	e7c3      	b.n	8009872 <_svfprintf_r+0xe2e>
 80098ea:	3110      	adds	r1, #16
 80098ec:	2a07      	cmp	r2, #7
 80098ee:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 80098f2:	605f      	str	r7, [r3, #4]
 80098f4:	dd08      	ble.n	8009908 <_svfprintf_r+0xec4>
 80098f6:	4651      	mov	r1, sl
 80098f8:	4648      	mov	r0, r9
 80098fa:	aa26      	add	r2, sp, #152	; 0x98
 80098fc:	f001 f9bc 	bl	800ac78 <__ssprint_r>
 8009900:	2800      	cmp	r0, #0
 8009902:	f040 8209 	bne.w	8009d18 <_svfprintf_r+0x12d4>
 8009906:	ac29      	add	r4, sp, #164	; 0xa4
 8009908:	4623      	mov	r3, r4
 800990a:	3d10      	subs	r5, #16
 800990c:	e7b8      	b.n	8009880 <_svfprintf_r+0xe3c>
 800990e:	bf00      	nop
 8009910:	0800c403 	.word	0x0800c403
 8009914:	0800c5d6 	.word	0x0800c5d6
 8009918:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800991a:	42ab      	cmp	r3, r5
 800991c:	bfa8      	it	ge
 800991e:	462b      	movge	r3, r5
 8009920:	2b00      	cmp	r3, #0
 8009922:	9307      	str	r3, [sp, #28]
 8009924:	dd09      	ble.n	800993a <_svfprintf_r+0xef6>
 8009926:	441f      	add	r7, r3
 8009928:	e9c4 b300 	strd	fp, r3, [r4]
 800992c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800992e:	9728      	str	r7, [sp, #160]	; 0xa0
 8009930:	3301      	adds	r3, #1
 8009932:	2b07      	cmp	r3, #7
 8009934:	9327      	str	r3, [sp, #156]	; 0x9c
 8009936:	dc74      	bgt.n	8009a22 <_svfprintf_r+0xfde>
 8009938:	3408      	adds	r4, #8
 800993a:	9b07      	ldr	r3, [sp, #28]
 800993c:	2b00      	cmp	r3, #0
 800993e:	bfb4      	ite	lt
 8009940:	462f      	movlt	r7, r5
 8009942:	1aef      	subge	r7, r5, r3
 8009944:	2f00      	cmp	r7, #0
 8009946:	dd18      	ble.n	800997a <_svfprintf_r+0xf36>
 8009948:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800994c:	4895      	ldr	r0, [pc, #596]	; (8009ba4 <_svfprintf_r+0x1160>)
 800994e:	2f10      	cmp	r7, #16
 8009950:	f103 0301 	add.w	r3, r3, #1
 8009954:	f104 0108 	add.w	r1, r4, #8
 8009958:	6020      	str	r0, [r4, #0]
 800995a:	dc6c      	bgt.n	8009a36 <_svfprintf_r+0xff2>
 800995c:	6067      	str	r7, [r4, #4]
 800995e:	2b07      	cmp	r3, #7
 8009960:	4417      	add	r7, r2
 8009962:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 8009966:	dd79      	ble.n	8009a5c <_svfprintf_r+0x1018>
 8009968:	4651      	mov	r1, sl
 800996a:	4648      	mov	r0, r9
 800996c:	aa26      	add	r2, sp, #152	; 0x98
 800996e:	f001 f983 	bl	800ac78 <__ssprint_r>
 8009972:	2800      	cmp	r0, #0
 8009974:	f040 81d0 	bne.w	8009d18 <_svfprintf_r+0x12d4>
 8009978:	ac29      	add	r4, sp, #164	; 0xa4
 800997a:	f418 6f80 	tst.w	r8, #1024	; 0x400
 800997e:	445d      	add	r5, fp
 8009980:	d009      	beq.n	8009996 <_svfprintf_r+0xf52>
 8009982:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009984:	2b00      	cmp	r3, #0
 8009986:	d16b      	bne.n	8009a60 <_svfprintf_r+0x101c>
 8009988:	2e00      	cmp	r6, #0
 800998a:	d16b      	bne.n	8009a64 <_svfprintf_r+0x1020>
 800998c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800998e:	445b      	add	r3, fp
 8009990:	429d      	cmp	r5, r3
 8009992:	bf28      	it	cs
 8009994:	461d      	movcs	r5, r3
 8009996:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009998:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800999a:	4293      	cmp	r3, r2
 800999c:	db02      	blt.n	80099a4 <_svfprintf_r+0xf60>
 800999e:	f018 0f01 	tst.w	r8, #1
 80099a2:	d00e      	beq.n	80099c2 <_svfprintf_r+0xf7e>
 80099a4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80099a6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80099a8:	6023      	str	r3, [r4, #0]
 80099aa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80099ac:	6063      	str	r3, [r4, #4]
 80099ae:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80099b0:	4413      	add	r3, r2
 80099b2:	9328      	str	r3, [sp, #160]	; 0xa0
 80099b4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80099b6:	3301      	adds	r3, #1
 80099b8:	2b07      	cmp	r3, #7
 80099ba:	9327      	str	r3, [sp, #156]	; 0x9c
 80099bc:	f300 80cc 	bgt.w	8009b58 <_svfprintf_r+0x1114>
 80099c0:	3408      	adds	r4, #8
 80099c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80099c4:	9e20      	ldr	r6, [sp, #128]	; 0x80
 80099c6:	1b9e      	subs	r6, r3, r6
 80099c8:	445b      	add	r3, fp
 80099ca:	1b5b      	subs	r3, r3, r5
 80099cc:	429e      	cmp	r6, r3
 80099ce:	bfa8      	it	ge
 80099d0:	461e      	movge	r6, r3
 80099d2:	2e00      	cmp	r6, #0
 80099d4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80099d6:	dd0a      	ble.n	80099ee <_svfprintf_r+0xfaa>
 80099d8:	4433      	add	r3, r6
 80099da:	9328      	str	r3, [sp, #160]	; 0xa0
 80099dc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80099de:	e9c4 5600 	strd	r5, r6, [r4]
 80099e2:	3301      	adds	r3, #1
 80099e4:	2b07      	cmp	r3, #7
 80099e6:	9327      	str	r3, [sp, #156]	; 0x9c
 80099e8:	f300 80c0 	bgt.w	8009b6c <_svfprintf_r+0x1128>
 80099ec:	3408      	adds	r4, #8
 80099ee:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80099f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80099f2:	2e00      	cmp	r6, #0
 80099f4:	eba3 0505 	sub.w	r5, r3, r5
 80099f8:	bfa8      	it	ge
 80099fa:	1bad      	subge	r5, r5, r6
 80099fc:	2d00      	cmp	r5, #0
 80099fe:	f77f abf5 	ble.w	80091ec <_svfprintf_r+0x7a8>
 8009a02:	2710      	movs	r7, #16
 8009a04:	4e67      	ldr	r6, [pc, #412]	; (8009ba4 <_svfprintf_r+0x1160>)
 8009a06:	2d10      	cmp	r5, #16
 8009a08:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009a0c:	f104 0108 	add.w	r1, r4, #8
 8009a10:	f103 0301 	add.w	r3, r3, #1
 8009a14:	6026      	str	r6, [r4, #0]
 8009a16:	f300 80b3 	bgt.w	8009b80 <_svfprintf_r+0x113c>
 8009a1a:	442a      	add	r2, r5
 8009a1c:	6065      	str	r5, [r4, #4]
 8009a1e:	9228      	str	r2, [sp, #160]	; 0xa0
 8009a20:	e6cf      	b.n	80097c2 <_svfprintf_r+0xd7e>
 8009a22:	4651      	mov	r1, sl
 8009a24:	4648      	mov	r0, r9
 8009a26:	aa26      	add	r2, sp, #152	; 0x98
 8009a28:	f001 f926 	bl	800ac78 <__ssprint_r>
 8009a2c:	2800      	cmp	r0, #0
 8009a2e:	f040 8173 	bne.w	8009d18 <_svfprintf_r+0x12d4>
 8009a32:	ac29      	add	r4, sp, #164	; 0xa4
 8009a34:	e781      	b.n	800993a <_svfprintf_r+0xef6>
 8009a36:	2010      	movs	r0, #16
 8009a38:	2b07      	cmp	r3, #7
 8009a3a:	4402      	add	r2, r0
 8009a3c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009a40:	6060      	str	r0, [r4, #4]
 8009a42:	dd08      	ble.n	8009a56 <_svfprintf_r+0x1012>
 8009a44:	4651      	mov	r1, sl
 8009a46:	4648      	mov	r0, r9
 8009a48:	aa26      	add	r2, sp, #152	; 0x98
 8009a4a:	f001 f915 	bl	800ac78 <__ssprint_r>
 8009a4e:	2800      	cmp	r0, #0
 8009a50:	f040 8162 	bne.w	8009d18 <_svfprintf_r+0x12d4>
 8009a54:	a929      	add	r1, sp, #164	; 0xa4
 8009a56:	460c      	mov	r4, r1
 8009a58:	3f10      	subs	r7, #16
 8009a5a:	e775      	b.n	8009948 <_svfprintf_r+0xf04>
 8009a5c:	460c      	mov	r4, r1
 8009a5e:	e78c      	b.n	800997a <_svfprintf_r+0xf36>
 8009a60:	2e00      	cmp	r6, #0
 8009a62:	d049      	beq.n	8009af8 <_svfprintf_r+0x10b4>
 8009a64:	3e01      	subs	r6, #1
 8009a66:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8009a68:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8009a6a:	6023      	str	r3, [r4, #0]
 8009a6c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009a6e:	6063      	str	r3, [r4, #4]
 8009a70:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009a72:	4413      	add	r3, r2
 8009a74:	9328      	str	r3, [sp, #160]	; 0xa0
 8009a76:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009a78:	3301      	adds	r3, #1
 8009a7a:	2b07      	cmp	r3, #7
 8009a7c:	9327      	str	r3, [sp, #156]	; 0x9c
 8009a7e:	dc42      	bgt.n	8009b06 <_svfprintf_r+0x10c2>
 8009a80:	3408      	adds	r4, #8
 8009a82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a84:	445b      	add	r3, fp
 8009a86:	1b5a      	subs	r2, r3, r5
 8009a88:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009a8a:	781b      	ldrb	r3, [r3, #0]
 8009a8c:	429a      	cmp	r2, r3
 8009a8e:	bfa8      	it	ge
 8009a90:	461a      	movge	r2, r3
 8009a92:	2a00      	cmp	r2, #0
 8009a94:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009a96:	9207      	str	r2, [sp, #28]
 8009a98:	dd09      	ble.n	8009aae <_svfprintf_r+0x106a>
 8009a9a:	4413      	add	r3, r2
 8009a9c:	9328      	str	r3, [sp, #160]	; 0xa0
 8009a9e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009aa0:	e9c4 5200 	strd	r5, r2, [r4]
 8009aa4:	3301      	adds	r3, #1
 8009aa6:	2b07      	cmp	r3, #7
 8009aa8:	9327      	str	r3, [sp, #156]	; 0x9c
 8009aaa:	dc36      	bgt.n	8009b1a <_svfprintf_r+0x10d6>
 8009aac:	3408      	adds	r4, #8
 8009aae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009ab0:	781f      	ldrb	r7, [r3, #0]
 8009ab2:	9b07      	ldr	r3, [sp, #28]
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	bfa8      	it	ge
 8009ab8:	1aff      	subge	r7, r7, r3
 8009aba:	2f00      	cmp	r7, #0
 8009abc:	dd18      	ble.n	8009af0 <_svfprintf_r+0x10ac>
 8009abe:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009ac2:	4838      	ldr	r0, [pc, #224]	; (8009ba4 <_svfprintf_r+0x1160>)
 8009ac4:	2f10      	cmp	r7, #16
 8009ac6:	f103 0301 	add.w	r3, r3, #1
 8009aca:	f104 0108 	add.w	r1, r4, #8
 8009ace:	6020      	str	r0, [r4, #0]
 8009ad0:	dc2d      	bgt.n	8009b2e <_svfprintf_r+0x10ea>
 8009ad2:	443a      	add	r2, r7
 8009ad4:	2b07      	cmp	r3, #7
 8009ad6:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009ada:	6067      	str	r7, [r4, #4]
 8009adc:	dd3a      	ble.n	8009b54 <_svfprintf_r+0x1110>
 8009ade:	4651      	mov	r1, sl
 8009ae0:	4648      	mov	r0, r9
 8009ae2:	aa26      	add	r2, sp, #152	; 0x98
 8009ae4:	f001 f8c8 	bl	800ac78 <__ssprint_r>
 8009ae8:	2800      	cmp	r0, #0
 8009aea:	f040 8115 	bne.w	8009d18 <_svfprintf_r+0x12d4>
 8009aee:	ac29      	add	r4, sp, #164	; 0xa4
 8009af0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009af2:	781b      	ldrb	r3, [r3, #0]
 8009af4:	441d      	add	r5, r3
 8009af6:	e744      	b.n	8009982 <_svfprintf_r+0xf3e>
 8009af8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009afa:	3b01      	subs	r3, #1
 8009afc:	930d      	str	r3, [sp, #52]	; 0x34
 8009afe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009b00:	3b01      	subs	r3, #1
 8009b02:	930c      	str	r3, [sp, #48]	; 0x30
 8009b04:	e7af      	b.n	8009a66 <_svfprintf_r+0x1022>
 8009b06:	4651      	mov	r1, sl
 8009b08:	4648      	mov	r0, r9
 8009b0a:	aa26      	add	r2, sp, #152	; 0x98
 8009b0c:	f001 f8b4 	bl	800ac78 <__ssprint_r>
 8009b10:	2800      	cmp	r0, #0
 8009b12:	f040 8101 	bne.w	8009d18 <_svfprintf_r+0x12d4>
 8009b16:	ac29      	add	r4, sp, #164	; 0xa4
 8009b18:	e7b3      	b.n	8009a82 <_svfprintf_r+0x103e>
 8009b1a:	4651      	mov	r1, sl
 8009b1c:	4648      	mov	r0, r9
 8009b1e:	aa26      	add	r2, sp, #152	; 0x98
 8009b20:	f001 f8aa 	bl	800ac78 <__ssprint_r>
 8009b24:	2800      	cmp	r0, #0
 8009b26:	f040 80f7 	bne.w	8009d18 <_svfprintf_r+0x12d4>
 8009b2a:	ac29      	add	r4, sp, #164	; 0xa4
 8009b2c:	e7bf      	b.n	8009aae <_svfprintf_r+0x106a>
 8009b2e:	2010      	movs	r0, #16
 8009b30:	2b07      	cmp	r3, #7
 8009b32:	4402      	add	r2, r0
 8009b34:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009b38:	6060      	str	r0, [r4, #4]
 8009b3a:	dd08      	ble.n	8009b4e <_svfprintf_r+0x110a>
 8009b3c:	4651      	mov	r1, sl
 8009b3e:	4648      	mov	r0, r9
 8009b40:	aa26      	add	r2, sp, #152	; 0x98
 8009b42:	f001 f899 	bl	800ac78 <__ssprint_r>
 8009b46:	2800      	cmp	r0, #0
 8009b48:	f040 80e6 	bne.w	8009d18 <_svfprintf_r+0x12d4>
 8009b4c:	a929      	add	r1, sp, #164	; 0xa4
 8009b4e:	460c      	mov	r4, r1
 8009b50:	3f10      	subs	r7, #16
 8009b52:	e7b4      	b.n	8009abe <_svfprintf_r+0x107a>
 8009b54:	460c      	mov	r4, r1
 8009b56:	e7cb      	b.n	8009af0 <_svfprintf_r+0x10ac>
 8009b58:	4651      	mov	r1, sl
 8009b5a:	4648      	mov	r0, r9
 8009b5c:	aa26      	add	r2, sp, #152	; 0x98
 8009b5e:	f001 f88b 	bl	800ac78 <__ssprint_r>
 8009b62:	2800      	cmp	r0, #0
 8009b64:	f040 80d8 	bne.w	8009d18 <_svfprintf_r+0x12d4>
 8009b68:	ac29      	add	r4, sp, #164	; 0xa4
 8009b6a:	e72a      	b.n	80099c2 <_svfprintf_r+0xf7e>
 8009b6c:	4651      	mov	r1, sl
 8009b6e:	4648      	mov	r0, r9
 8009b70:	aa26      	add	r2, sp, #152	; 0x98
 8009b72:	f001 f881 	bl	800ac78 <__ssprint_r>
 8009b76:	2800      	cmp	r0, #0
 8009b78:	f040 80ce 	bne.w	8009d18 <_svfprintf_r+0x12d4>
 8009b7c:	ac29      	add	r4, sp, #164	; 0xa4
 8009b7e:	e736      	b.n	80099ee <_svfprintf_r+0xfaa>
 8009b80:	3210      	adds	r2, #16
 8009b82:	2b07      	cmp	r3, #7
 8009b84:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009b88:	6067      	str	r7, [r4, #4]
 8009b8a:	dd08      	ble.n	8009b9e <_svfprintf_r+0x115a>
 8009b8c:	4651      	mov	r1, sl
 8009b8e:	4648      	mov	r0, r9
 8009b90:	aa26      	add	r2, sp, #152	; 0x98
 8009b92:	f001 f871 	bl	800ac78 <__ssprint_r>
 8009b96:	2800      	cmp	r0, #0
 8009b98:	f040 80be 	bne.w	8009d18 <_svfprintf_r+0x12d4>
 8009b9c:	a929      	add	r1, sp, #164	; 0xa4
 8009b9e:	460c      	mov	r4, r1
 8009ba0:	3d10      	subs	r5, #16
 8009ba2:	e730      	b.n	8009a06 <_svfprintf_r+0xfc2>
 8009ba4:	0800c5d6 	.word	0x0800c5d6
 8009ba8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009baa:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009bac:	2a01      	cmp	r2, #1
 8009bae:	f107 0701 	add.w	r7, r7, #1
 8009bb2:	f103 0301 	add.w	r3, r3, #1
 8009bb6:	f104 0508 	add.w	r5, r4, #8
 8009bba:	dc02      	bgt.n	8009bc2 <_svfprintf_r+0x117e>
 8009bbc:	f018 0f01 	tst.w	r8, #1
 8009bc0:	d07e      	beq.n	8009cc0 <_svfprintf_r+0x127c>
 8009bc2:	2201      	movs	r2, #1
 8009bc4:	2b07      	cmp	r3, #7
 8009bc6:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 8009bca:	f8c4 b000 	str.w	fp, [r4]
 8009bce:	6062      	str	r2, [r4, #4]
 8009bd0:	dd08      	ble.n	8009be4 <_svfprintf_r+0x11a0>
 8009bd2:	4651      	mov	r1, sl
 8009bd4:	4648      	mov	r0, r9
 8009bd6:	aa26      	add	r2, sp, #152	; 0x98
 8009bd8:	f001 f84e 	bl	800ac78 <__ssprint_r>
 8009bdc:	2800      	cmp	r0, #0
 8009bde:	f040 809b 	bne.w	8009d18 <_svfprintf_r+0x12d4>
 8009be2:	ad29      	add	r5, sp, #164	; 0xa4
 8009be4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009be6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009be8:	602b      	str	r3, [r5, #0]
 8009bea:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009bec:	606b      	str	r3, [r5, #4]
 8009bee:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009bf0:	4413      	add	r3, r2
 8009bf2:	9328      	str	r3, [sp, #160]	; 0xa0
 8009bf4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009bf6:	3301      	adds	r3, #1
 8009bf8:	2b07      	cmp	r3, #7
 8009bfa:	9327      	str	r3, [sp, #156]	; 0x9c
 8009bfc:	dc32      	bgt.n	8009c64 <_svfprintf_r+0x1220>
 8009bfe:	3508      	adds	r5, #8
 8009c00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c02:	2200      	movs	r2, #0
 8009c04:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009c08:	e9dd 7627 	ldrd	r7, r6, [sp, #156]	; 0x9c
 8009c0c:	1e5c      	subs	r4, r3, #1
 8009c0e:	2300      	movs	r3, #0
 8009c10:	f7f6 feca 	bl	80009a8 <__aeabi_dcmpeq>
 8009c14:	2800      	cmp	r0, #0
 8009c16:	d12e      	bne.n	8009c76 <_svfprintf_r+0x1232>
 8009c18:	f10b 0301 	add.w	r3, fp, #1
 8009c1c:	e9c5 3400 	strd	r3, r4, [r5]
 8009c20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c22:	3701      	adds	r7, #1
 8009c24:	3e01      	subs	r6, #1
 8009c26:	441e      	add	r6, r3
 8009c28:	2f07      	cmp	r7, #7
 8009c2a:	e9cd 7627 	strd	r7, r6, [sp, #156]	; 0x9c
 8009c2e:	dd50      	ble.n	8009cd2 <_svfprintf_r+0x128e>
 8009c30:	4651      	mov	r1, sl
 8009c32:	4648      	mov	r0, r9
 8009c34:	aa26      	add	r2, sp, #152	; 0x98
 8009c36:	f001 f81f 	bl	800ac78 <__ssprint_r>
 8009c3a:	2800      	cmp	r0, #0
 8009c3c:	d16c      	bne.n	8009d18 <_svfprintf_r+0x12d4>
 8009c3e:	ad29      	add	r5, sp, #164	; 0xa4
 8009c40:	ab22      	add	r3, sp, #136	; 0x88
 8009c42:	602b      	str	r3, [r5, #0]
 8009c44:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009c46:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009c48:	606b      	str	r3, [r5, #4]
 8009c4a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009c4c:	4413      	add	r3, r2
 8009c4e:	9328      	str	r3, [sp, #160]	; 0xa0
 8009c50:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009c52:	3301      	adds	r3, #1
 8009c54:	2b07      	cmp	r3, #7
 8009c56:	9327      	str	r3, [sp, #156]	; 0x9c
 8009c58:	f73f adb7 	bgt.w	80097ca <_svfprintf_r+0xd86>
 8009c5c:	f105 0408 	add.w	r4, r5, #8
 8009c60:	f7ff bac4 	b.w	80091ec <_svfprintf_r+0x7a8>
 8009c64:	4651      	mov	r1, sl
 8009c66:	4648      	mov	r0, r9
 8009c68:	aa26      	add	r2, sp, #152	; 0x98
 8009c6a:	f001 f805 	bl	800ac78 <__ssprint_r>
 8009c6e:	2800      	cmp	r0, #0
 8009c70:	d152      	bne.n	8009d18 <_svfprintf_r+0x12d4>
 8009c72:	ad29      	add	r5, sp, #164	; 0xa4
 8009c74:	e7c4      	b.n	8009c00 <_svfprintf_r+0x11bc>
 8009c76:	2c00      	cmp	r4, #0
 8009c78:	dde2      	ble.n	8009c40 <_svfprintf_r+0x11fc>
 8009c7a:	2710      	movs	r7, #16
 8009c7c:	4e56      	ldr	r6, [pc, #344]	; (8009dd8 <_svfprintf_r+0x1394>)
 8009c7e:	2c10      	cmp	r4, #16
 8009c80:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009c84:	f105 0108 	add.w	r1, r5, #8
 8009c88:	f103 0301 	add.w	r3, r3, #1
 8009c8c:	602e      	str	r6, [r5, #0]
 8009c8e:	dc07      	bgt.n	8009ca0 <_svfprintf_r+0x125c>
 8009c90:	606c      	str	r4, [r5, #4]
 8009c92:	2b07      	cmp	r3, #7
 8009c94:	4414      	add	r4, r2
 8009c96:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 8009c9a:	dcc9      	bgt.n	8009c30 <_svfprintf_r+0x11ec>
 8009c9c:	460d      	mov	r5, r1
 8009c9e:	e7cf      	b.n	8009c40 <_svfprintf_r+0x11fc>
 8009ca0:	3210      	adds	r2, #16
 8009ca2:	2b07      	cmp	r3, #7
 8009ca4:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009ca8:	606f      	str	r7, [r5, #4]
 8009caa:	dd06      	ble.n	8009cba <_svfprintf_r+0x1276>
 8009cac:	4651      	mov	r1, sl
 8009cae:	4648      	mov	r0, r9
 8009cb0:	aa26      	add	r2, sp, #152	; 0x98
 8009cb2:	f000 ffe1 	bl	800ac78 <__ssprint_r>
 8009cb6:	bb78      	cbnz	r0, 8009d18 <_svfprintf_r+0x12d4>
 8009cb8:	a929      	add	r1, sp, #164	; 0xa4
 8009cba:	460d      	mov	r5, r1
 8009cbc:	3c10      	subs	r4, #16
 8009cbe:	e7de      	b.n	8009c7e <_svfprintf_r+0x123a>
 8009cc0:	2201      	movs	r2, #1
 8009cc2:	2b07      	cmp	r3, #7
 8009cc4:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 8009cc8:	f8c4 b000 	str.w	fp, [r4]
 8009ccc:	6062      	str	r2, [r4, #4]
 8009cce:	ddb7      	ble.n	8009c40 <_svfprintf_r+0x11fc>
 8009cd0:	e7ae      	b.n	8009c30 <_svfprintf_r+0x11ec>
 8009cd2:	3508      	adds	r5, #8
 8009cd4:	e7b4      	b.n	8009c40 <_svfprintf_r+0x11fc>
 8009cd6:	460c      	mov	r4, r1
 8009cd8:	f7ff ba88 	b.w	80091ec <_svfprintf_r+0x7a8>
 8009cdc:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8009ce0:	1a9d      	subs	r5, r3, r2
 8009ce2:	2d00      	cmp	r5, #0
 8009ce4:	f77f aa86 	ble.w	80091f4 <_svfprintf_r+0x7b0>
 8009ce8:	2710      	movs	r7, #16
 8009cea:	4e3c      	ldr	r6, [pc, #240]	; (8009ddc <_svfprintf_r+0x1398>)
 8009cec:	2d10      	cmp	r5, #16
 8009cee:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009cf2:	6026      	str	r6, [r4, #0]
 8009cf4:	f103 0301 	add.w	r3, r3, #1
 8009cf8:	dc18      	bgt.n	8009d2c <_svfprintf_r+0x12e8>
 8009cfa:	6065      	str	r5, [r4, #4]
 8009cfc:	2b07      	cmp	r3, #7
 8009cfe:	4415      	add	r5, r2
 8009d00:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8009d04:	f77f aa76 	ble.w	80091f4 <_svfprintf_r+0x7b0>
 8009d08:	4651      	mov	r1, sl
 8009d0a:	4648      	mov	r0, r9
 8009d0c:	aa26      	add	r2, sp, #152	; 0x98
 8009d0e:	f000 ffb3 	bl	800ac78 <__ssprint_r>
 8009d12:	2800      	cmp	r0, #0
 8009d14:	f43f aa6e 	beq.w	80091f4 <_svfprintf_r+0x7b0>
 8009d18:	9b08      	ldr	r3, [sp, #32]
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	f43f a892 	beq.w	8008e44 <_svfprintf_r+0x400>
 8009d20:	4619      	mov	r1, r3
 8009d22:	4648      	mov	r0, r9
 8009d24:	f7fe fdbc 	bl	80088a0 <_free_r>
 8009d28:	f7ff b88c 	b.w	8008e44 <_svfprintf_r+0x400>
 8009d2c:	3210      	adds	r2, #16
 8009d2e:	2b07      	cmp	r3, #7
 8009d30:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009d34:	6067      	str	r7, [r4, #4]
 8009d36:	dc02      	bgt.n	8009d3e <_svfprintf_r+0x12fa>
 8009d38:	3408      	adds	r4, #8
 8009d3a:	3d10      	subs	r5, #16
 8009d3c:	e7d6      	b.n	8009cec <_svfprintf_r+0x12a8>
 8009d3e:	4651      	mov	r1, sl
 8009d40:	4648      	mov	r0, r9
 8009d42:	aa26      	add	r2, sp, #152	; 0x98
 8009d44:	f000 ff98 	bl	800ac78 <__ssprint_r>
 8009d48:	2800      	cmp	r0, #0
 8009d4a:	d1e5      	bne.n	8009d18 <_svfprintf_r+0x12d4>
 8009d4c:	ac29      	add	r4, sp, #164	; 0xa4
 8009d4e:	e7f4      	b.n	8009d3a <_svfprintf_r+0x12f6>
 8009d50:	4648      	mov	r0, r9
 8009d52:	9908      	ldr	r1, [sp, #32]
 8009d54:	f7fe fda4 	bl	80088a0 <_free_r>
 8009d58:	f7ff ba64 	b.w	8009224 <_svfprintf_r+0x7e0>
 8009d5c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	f43f a870 	beq.w	8008e44 <_svfprintf_r+0x400>
 8009d64:	4651      	mov	r1, sl
 8009d66:	4648      	mov	r0, r9
 8009d68:	aa26      	add	r2, sp, #152	; 0x98
 8009d6a:	f000 ff85 	bl	800ac78 <__ssprint_r>
 8009d6e:	f7ff b869 	b.w	8008e44 <_svfprintf_r+0x400>
 8009d72:	ea55 0206 	orrs.w	r2, r5, r6
 8009d76:	f8cd 8020 	str.w	r8, [sp, #32]
 8009d7a:	f43f ab78 	beq.w	800946e <_svfprintf_r+0xa2a>
 8009d7e:	2b01      	cmp	r3, #1
 8009d80:	f43f ac14 	beq.w	80095ac <_svfprintf_r+0xb68>
 8009d84:	2b02      	cmp	r3, #2
 8009d86:	f50d 7ba4 	add.w	fp, sp, #328	; 0x148
 8009d8a:	f43f ac56 	beq.w	800963a <_svfprintf_r+0xbf6>
 8009d8e:	f005 0307 	and.w	r3, r5, #7
 8009d92:	08ed      	lsrs	r5, r5, #3
 8009d94:	ea45 7546 	orr.w	r5, r5, r6, lsl #29
 8009d98:	08f6      	lsrs	r6, r6, #3
 8009d9a:	3330      	adds	r3, #48	; 0x30
 8009d9c:	ea55 0106 	orrs.w	r1, r5, r6
 8009da0:	465a      	mov	r2, fp
 8009da2:	f80b 3d01 	strb.w	r3, [fp, #-1]!
 8009da6:	d1f2      	bne.n	8009d8e <_svfprintf_r+0x134a>
 8009da8:	9908      	ldr	r1, [sp, #32]
 8009daa:	07c9      	lsls	r1, r1, #31
 8009dac:	d506      	bpl.n	8009dbc <_svfprintf_r+0x1378>
 8009dae:	2b30      	cmp	r3, #48	; 0x30
 8009db0:	d004      	beq.n	8009dbc <_svfprintf_r+0x1378>
 8009db2:	2330      	movs	r3, #48	; 0x30
 8009db4:	f80b 3c01 	strb.w	r3, [fp, #-1]
 8009db8:	f1a2 0b02 	sub.w	fp, r2, #2
 8009dbc:	ab52      	add	r3, sp, #328	; 0x148
 8009dbe:	eba3 030b 	sub.w	r3, r3, fp
 8009dc2:	9f07      	ldr	r7, [sp, #28]
 8009dc4:	9307      	str	r3, [sp, #28]
 8009dc6:	2300      	movs	r3, #0
 8009dc8:	461e      	mov	r6, r3
 8009dca:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009dce:	9308      	str	r3, [sp, #32]
 8009dd0:	461d      	mov	r5, r3
 8009dd2:	930c      	str	r3, [sp, #48]	; 0x30
 8009dd4:	f7ff b94c 	b.w	8009070 <_svfprintf_r+0x62c>
 8009dd8:	0800c5d6 	.word	0x0800c5d6
 8009ddc:	0800c5c6 	.word	0x0800c5c6

08009de0 <__swhatbuf_r>:
 8009de0:	b570      	push	{r4, r5, r6, lr}
 8009de2:	460c      	mov	r4, r1
 8009de4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009de8:	4615      	mov	r5, r2
 8009dea:	2900      	cmp	r1, #0
 8009dec:	461e      	mov	r6, r3
 8009dee:	b096      	sub	sp, #88	; 0x58
 8009df0:	da07      	bge.n	8009e02 <__swhatbuf_r+0x22>
 8009df2:	89a1      	ldrh	r1, [r4, #12]
 8009df4:	f011 0180 	ands.w	r1, r1, #128	; 0x80
 8009df8:	d017      	beq.n	8009e2a <__swhatbuf_r+0x4a>
 8009dfa:	2100      	movs	r1, #0
 8009dfc:	2340      	movs	r3, #64	; 0x40
 8009dfe:	4608      	mov	r0, r1
 8009e00:	e00f      	b.n	8009e22 <__swhatbuf_r+0x42>
 8009e02:	466a      	mov	r2, sp
 8009e04:	f000 fe26 	bl	800aa54 <_fstat_r>
 8009e08:	2800      	cmp	r0, #0
 8009e0a:	dbf2      	blt.n	8009df2 <__swhatbuf_r+0x12>
 8009e0c:	9901      	ldr	r1, [sp, #4]
 8009e0e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8009e12:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8009e16:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8009e1a:	4259      	negs	r1, r3
 8009e1c:	4159      	adcs	r1, r3
 8009e1e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009e22:	6031      	str	r1, [r6, #0]
 8009e24:	602b      	str	r3, [r5, #0]
 8009e26:	b016      	add	sp, #88	; 0x58
 8009e28:	bd70      	pop	{r4, r5, r6, pc}
 8009e2a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009e2e:	e7e6      	b.n	8009dfe <__swhatbuf_r+0x1e>

08009e30 <__smakebuf_r>:
 8009e30:	898b      	ldrh	r3, [r1, #12]
 8009e32:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009e34:	079d      	lsls	r5, r3, #30
 8009e36:	4606      	mov	r6, r0
 8009e38:	460c      	mov	r4, r1
 8009e3a:	d507      	bpl.n	8009e4c <__smakebuf_r+0x1c>
 8009e3c:	f104 0343 	add.w	r3, r4, #67	; 0x43
 8009e40:	6023      	str	r3, [r4, #0]
 8009e42:	6123      	str	r3, [r4, #16]
 8009e44:	2301      	movs	r3, #1
 8009e46:	6163      	str	r3, [r4, #20]
 8009e48:	b002      	add	sp, #8
 8009e4a:	bd70      	pop	{r4, r5, r6, pc}
 8009e4c:	466a      	mov	r2, sp
 8009e4e:	ab01      	add	r3, sp, #4
 8009e50:	f7ff ffc6 	bl	8009de0 <__swhatbuf_r>
 8009e54:	9900      	ldr	r1, [sp, #0]
 8009e56:	4605      	mov	r5, r0
 8009e58:	4630      	mov	r0, r6
 8009e5a:	f7fa ff69 	bl	8004d30 <_malloc_r>
 8009e5e:	b948      	cbnz	r0, 8009e74 <__smakebuf_r+0x44>
 8009e60:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e64:	059a      	lsls	r2, r3, #22
 8009e66:	d4ef      	bmi.n	8009e48 <__smakebuf_r+0x18>
 8009e68:	f023 0303 	bic.w	r3, r3, #3
 8009e6c:	f043 0302 	orr.w	r3, r3, #2
 8009e70:	81a3      	strh	r3, [r4, #12]
 8009e72:	e7e3      	b.n	8009e3c <__smakebuf_r+0xc>
 8009e74:	89a3      	ldrh	r3, [r4, #12]
 8009e76:	6020      	str	r0, [r4, #0]
 8009e78:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009e7c:	81a3      	strh	r3, [r4, #12]
 8009e7e:	9b00      	ldr	r3, [sp, #0]
 8009e80:	6120      	str	r0, [r4, #16]
 8009e82:	6163      	str	r3, [r4, #20]
 8009e84:	9b01      	ldr	r3, [sp, #4]
 8009e86:	b15b      	cbz	r3, 8009ea0 <__smakebuf_r+0x70>
 8009e88:	4630      	mov	r0, r6
 8009e8a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009e8e:	f000 fdf3 	bl	800aa78 <_isatty_r>
 8009e92:	b128      	cbz	r0, 8009ea0 <__smakebuf_r+0x70>
 8009e94:	89a3      	ldrh	r3, [r4, #12]
 8009e96:	f023 0303 	bic.w	r3, r3, #3
 8009e9a:	f043 0301 	orr.w	r3, r3, #1
 8009e9e:	81a3      	strh	r3, [r4, #12]
 8009ea0:	89a3      	ldrh	r3, [r4, #12]
 8009ea2:	431d      	orrs	r5, r3
 8009ea4:	81a5      	strh	r5, [r4, #12]
 8009ea6:	e7cf      	b.n	8009e48 <__smakebuf_r+0x18>

08009ea8 <_Balloc>:
 8009ea8:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8009eaa:	b570      	push	{r4, r5, r6, lr}
 8009eac:	4605      	mov	r5, r0
 8009eae:	460c      	mov	r4, r1
 8009eb0:	b17b      	cbz	r3, 8009ed2 <_Balloc+0x2a>
 8009eb2:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8009eb4:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8009eb8:	b9a0      	cbnz	r0, 8009ee4 <_Balloc+0x3c>
 8009eba:	2101      	movs	r1, #1
 8009ebc:	fa01 f604 	lsl.w	r6, r1, r4
 8009ec0:	1d72      	adds	r2, r6, #5
 8009ec2:	4628      	mov	r0, r5
 8009ec4:	0092      	lsls	r2, r2, #2
 8009ec6:	f000 fe8f 	bl	800abe8 <_calloc_r>
 8009eca:	b148      	cbz	r0, 8009ee0 <_Balloc+0x38>
 8009ecc:	e9c0 4601 	strd	r4, r6, [r0, #4]
 8009ed0:	e00b      	b.n	8009eea <_Balloc+0x42>
 8009ed2:	2221      	movs	r2, #33	; 0x21
 8009ed4:	2104      	movs	r1, #4
 8009ed6:	f000 fe87 	bl	800abe8 <_calloc_r>
 8009eda:	6468      	str	r0, [r5, #68]	; 0x44
 8009edc:	2800      	cmp	r0, #0
 8009ede:	d1e8      	bne.n	8009eb2 <_Balloc+0xa>
 8009ee0:	2000      	movs	r0, #0
 8009ee2:	bd70      	pop	{r4, r5, r6, pc}
 8009ee4:	6802      	ldr	r2, [r0, #0]
 8009ee6:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 8009eea:	2300      	movs	r3, #0
 8009eec:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009ef0:	e7f7      	b.n	8009ee2 <_Balloc+0x3a>

08009ef2 <_Bfree>:
 8009ef2:	b131      	cbz	r1, 8009f02 <_Bfree+0x10>
 8009ef4:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8009ef6:	684a      	ldr	r2, [r1, #4]
 8009ef8:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8009efc:	6008      	str	r0, [r1, #0]
 8009efe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8009f02:	4770      	bx	lr

08009f04 <__multadd>:
 8009f04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f08:	4607      	mov	r7, r0
 8009f0a:	460c      	mov	r4, r1
 8009f0c:	461e      	mov	r6, r3
 8009f0e:	2000      	movs	r0, #0
 8009f10:	690d      	ldr	r5, [r1, #16]
 8009f12:	f101 0c14 	add.w	ip, r1, #20
 8009f16:	f8dc 3000 	ldr.w	r3, [ip]
 8009f1a:	3001      	adds	r0, #1
 8009f1c:	b299      	uxth	r1, r3
 8009f1e:	fb02 6101 	mla	r1, r2, r1, r6
 8009f22:	0c1e      	lsrs	r6, r3, #16
 8009f24:	0c0b      	lsrs	r3, r1, #16
 8009f26:	fb02 3306 	mla	r3, r2, r6, r3
 8009f2a:	b289      	uxth	r1, r1
 8009f2c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009f30:	4285      	cmp	r5, r0
 8009f32:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009f36:	f84c 1b04 	str.w	r1, [ip], #4
 8009f3a:	dcec      	bgt.n	8009f16 <__multadd+0x12>
 8009f3c:	b30e      	cbz	r6, 8009f82 <__multadd+0x7e>
 8009f3e:	68a3      	ldr	r3, [r4, #8]
 8009f40:	42ab      	cmp	r3, r5
 8009f42:	dc19      	bgt.n	8009f78 <__multadd+0x74>
 8009f44:	6861      	ldr	r1, [r4, #4]
 8009f46:	4638      	mov	r0, r7
 8009f48:	3101      	adds	r1, #1
 8009f4a:	f7ff ffad 	bl	8009ea8 <_Balloc>
 8009f4e:	4680      	mov	r8, r0
 8009f50:	b928      	cbnz	r0, 8009f5e <__multadd+0x5a>
 8009f52:	4602      	mov	r2, r0
 8009f54:	21ba      	movs	r1, #186	; 0xba
 8009f56:	4b0c      	ldr	r3, [pc, #48]	; (8009f88 <__multadd+0x84>)
 8009f58:	480c      	ldr	r0, [pc, #48]	; (8009f8c <__multadd+0x88>)
 8009f5a:	f000 fe27 	bl	800abac <__assert_func>
 8009f5e:	6922      	ldr	r2, [r4, #16]
 8009f60:	f104 010c 	add.w	r1, r4, #12
 8009f64:	3202      	adds	r2, #2
 8009f66:	0092      	lsls	r2, r2, #2
 8009f68:	300c      	adds	r0, #12
 8009f6a:	f7fd fd8b 	bl	8007a84 <memcpy>
 8009f6e:	4621      	mov	r1, r4
 8009f70:	4638      	mov	r0, r7
 8009f72:	f7ff ffbe 	bl	8009ef2 <_Bfree>
 8009f76:	4644      	mov	r4, r8
 8009f78:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009f7c:	3501      	adds	r5, #1
 8009f7e:	615e      	str	r6, [r3, #20]
 8009f80:	6125      	str	r5, [r4, #16]
 8009f82:	4620      	mov	r0, r4
 8009f84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f88:	0800c55d 	.word	0x0800c55d
 8009f8c:	0800c5e6 	.word	0x0800c5e6

08009f90 <__hi0bits>:
 8009f90:	0c02      	lsrs	r2, r0, #16
 8009f92:	0412      	lsls	r2, r2, #16
 8009f94:	4603      	mov	r3, r0
 8009f96:	b9ca      	cbnz	r2, 8009fcc <__hi0bits+0x3c>
 8009f98:	0403      	lsls	r3, r0, #16
 8009f9a:	2010      	movs	r0, #16
 8009f9c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8009fa0:	bf04      	itt	eq
 8009fa2:	021b      	lsleq	r3, r3, #8
 8009fa4:	3008      	addeq	r0, #8
 8009fa6:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8009faa:	bf04      	itt	eq
 8009fac:	011b      	lsleq	r3, r3, #4
 8009fae:	3004      	addeq	r0, #4
 8009fb0:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8009fb4:	bf04      	itt	eq
 8009fb6:	009b      	lsleq	r3, r3, #2
 8009fb8:	3002      	addeq	r0, #2
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	db05      	blt.n	8009fca <__hi0bits+0x3a>
 8009fbe:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8009fc2:	f100 0001 	add.w	r0, r0, #1
 8009fc6:	bf08      	it	eq
 8009fc8:	2020      	moveq	r0, #32
 8009fca:	4770      	bx	lr
 8009fcc:	2000      	movs	r0, #0
 8009fce:	e7e5      	b.n	8009f9c <__hi0bits+0xc>

08009fd0 <__lo0bits>:
 8009fd0:	6803      	ldr	r3, [r0, #0]
 8009fd2:	4602      	mov	r2, r0
 8009fd4:	f013 0007 	ands.w	r0, r3, #7
 8009fd8:	d00b      	beq.n	8009ff2 <__lo0bits+0x22>
 8009fda:	07d9      	lsls	r1, r3, #31
 8009fdc:	d421      	bmi.n	800a022 <__lo0bits+0x52>
 8009fde:	0798      	lsls	r0, r3, #30
 8009fe0:	bf49      	itett	mi
 8009fe2:	085b      	lsrmi	r3, r3, #1
 8009fe4:	089b      	lsrpl	r3, r3, #2
 8009fe6:	2001      	movmi	r0, #1
 8009fe8:	6013      	strmi	r3, [r2, #0]
 8009fea:	bf5c      	itt	pl
 8009fec:	2002      	movpl	r0, #2
 8009fee:	6013      	strpl	r3, [r2, #0]
 8009ff0:	4770      	bx	lr
 8009ff2:	b299      	uxth	r1, r3
 8009ff4:	b909      	cbnz	r1, 8009ffa <__lo0bits+0x2a>
 8009ff6:	2010      	movs	r0, #16
 8009ff8:	0c1b      	lsrs	r3, r3, #16
 8009ffa:	b2d9      	uxtb	r1, r3
 8009ffc:	b909      	cbnz	r1, 800a002 <__lo0bits+0x32>
 8009ffe:	3008      	adds	r0, #8
 800a000:	0a1b      	lsrs	r3, r3, #8
 800a002:	0719      	lsls	r1, r3, #28
 800a004:	bf04      	itt	eq
 800a006:	091b      	lsreq	r3, r3, #4
 800a008:	3004      	addeq	r0, #4
 800a00a:	0799      	lsls	r1, r3, #30
 800a00c:	bf04      	itt	eq
 800a00e:	089b      	lsreq	r3, r3, #2
 800a010:	3002      	addeq	r0, #2
 800a012:	07d9      	lsls	r1, r3, #31
 800a014:	d403      	bmi.n	800a01e <__lo0bits+0x4e>
 800a016:	085b      	lsrs	r3, r3, #1
 800a018:	f100 0001 	add.w	r0, r0, #1
 800a01c:	d003      	beq.n	800a026 <__lo0bits+0x56>
 800a01e:	6013      	str	r3, [r2, #0]
 800a020:	4770      	bx	lr
 800a022:	2000      	movs	r0, #0
 800a024:	4770      	bx	lr
 800a026:	2020      	movs	r0, #32
 800a028:	4770      	bx	lr
	...

0800a02c <__i2b>:
 800a02c:	b510      	push	{r4, lr}
 800a02e:	460c      	mov	r4, r1
 800a030:	2101      	movs	r1, #1
 800a032:	f7ff ff39 	bl	8009ea8 <_Balloc>
 800a036:	4602      	mov	r2, r0
 800a038:	b928      	cbnz	r0, 800a046 <__i2b+0x1a>
 800a03a:	f240 1145 	movw	r1, #325	; 0x145
 800a03e:	4b04      	ldr	r3, [pc, #16]	; (800a050 <__i2b+0x24>)
 800a040:	4804      	ldr	r0, [pc, #16]	; (800a054 <__i2b+0x28>)
 800a042:	f000 fdb3 	bl	800abac <__assert_func>
 800a046:	2301      	movs	r3, #1
 800a048:	6144      	str	r4, [r0, #20]
 800a04a:	6103      	str	r3, [r0, #16]
 800a04c:	bd10      	pop	{r4, pc}
 800a04e:	bf00      	nop
 800a050:	0800c55d 	.word	0x0800c55d
 800a054:	0800c5e6 	.word	0x0800c5e6

0800a058 <__multiply>:
 800a058:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a05c:	4691      	mov	r9, r2
 800a05e:	690a      	ldr	r2, [r1, #16]
 800a060:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a064:	460c      	mov	r4, r1
 800a066:	429a      	cmp	r2, r3
 800a068:	bfbe      	ittt	lt
 800a06a:	460b      	movlt	r3, r1
 800a06c:	464c      	movlt	r4, r9
 800a06e:	4699      	movlt	r9, r3
 800a070:	6927      	ldr	r7, [r4, #16]
 800a072:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a076:	68a3      	ldr	r3, [r4, #8]
 800a078:	6861      	ldr	r1, [r4, #4]
 800a07a:	eb07 060a 	add.w	r6, r7, sl
 800a07e:	42b3      	cmp	r3, r6
 800a080:	b085      	sub	sp, #20
 800a082:	bfb8      	it	lt
 800a084:	3101      	addlt	r1, #1
 800a086:	f7ff ff0f 	bl	8009ea8 <_Balloc>
 800a08a:	b930      	cbnz	r0, 800a09a <__multiply+0x42>
 800a08c:	4602      	mov	r2, r0
 800a08e:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800a092:	4b43      	ldr	r3, [pc, #268]	; (800a1a0 <__multiply+0x148>)
 800a094:	4843      	ldr	r0, [pc, #268]	; (800a1a4 <__multiply+0x14c>)
 800a096:	f000 fd89 	bl	800abac <__assert_func>
 800a09a:	f100 0514 	add.w	r5, r0, #20
 800a09e:	462b      	mov	r3, r5
 800a0a0:	2200      	movs	r2, #0
 800a0a2:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a0a6:	4543      	cmp	r3, r8
 800a0a8:	d321      	bcc.n	800a0ee <__multiply+0x96>
 800a0aa:	f104 0314 	add.w	r3, r4, #20
 800a0ae:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a0b2:	f109 0314 	add.w	r3, r9, #20
 800a0b6:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a0ba:	9202      	str	r2, [sp, #8]
 800a0bc:	1b3a      	subs	r2, r7, r4
 800a0be:	3a15      	subs	r2, #21
 800a0c0:	f022 0203 	bic.w	r2, r2, #3
 800a0c4:	3204      	adds	r2, #4
 800a0c6:	f104 0115 	add.w	r1, r4, #21
 800a0ca:	428f      	cmp	r7, r1
 800a0cc:	bf38      	it	cc
 800a0ce:	2204      	movcc	r2, #4
 800a0d0:	9201      	str	r2, [sp, #4]
 800a0d2:	9a02      	ldr	r2, [sp, #8]
 800a0d4:	9303      	str	r3, [sp, #12]
 800a0d6:	429a      	cmp	r2, r3
 800a0d8:	d80c      	bhi.n	800a0f4 <__multiply+0x9c>
 800a0da:	2e00      	cmp	r6, #0
 800a0dc:	dd03      	ble.n	800a0e6 <__multiply+0x8e>
 800a0de:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d05a      	beq.n	800a19c <__multiply+0x144>
 800a0e6:	6106      	str	r6, [r0, #16]
 800a0e8:	b005      	add	sp, #20
 800a0ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0ee:	f843 2b04 	str.w	r2, [r3], #4
 800a0f2:	e7d8      	b.n	800a0a6 <__multiply+0x4e>
 800a0f4:	f8b3 a000 	ldrh.w	sl, [r3]
 800a0f8:	f1ba 0f00 	cmp.w	sl, #0
 800a0fc:	d023      	beq.n	800a146 <__multiply+0xee>
 800a0fe:	46a9      	mov	r9, r5
 800a100:	f04f 0c00 	mov.w	ip, #0
 800a104:	f104 0e14 	add.w	lr, r4, #20
 800a108:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a10c:	f8d9 1000 	ldr.w	r1, [r9]
 800a110:	fa1f fb82 	uxth.w	fp, r2
 800a114:	b289      	uxth	r1, r1
 800a116:	fb0a 110b 	mla	r1, sl, fp, r1
 800a11a:	4461      	add	r1, ip
 800a11c:	f8d9 c000 	ldr.w	ip, [r9]
 800a120:	0c12      	lsrs	r2, r2, #16
 800a122:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800a126:	fb0a c202 	mla	r2, sl, r2, ip
 800a12a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a12e:	b289      	uxth	r1, r1
 800a130:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a134:	4577      	cmp	r7, lr
 800a136:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a13a:	f849 1b04 	str.w	r1, [r9], #4
 800a13e:	d8e3      	bhi.n	800a108 <__multiply+0xb0>
 800a140:	9a01      	ldr	r2, [sp, #4]
 800a142:	f845 c002 	str.w	ip, [r5, r2]
 800a146:	9a03      	ldr	r2, [sp, #12]
 800a148:	3304      	adds	r3, #4
 800a14a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a14e:	f1b9 0f00 	cmp.w	r9, #0
 800a152:	d021      	beq.n	800a198 <__multiply+0x140>
 800a154:	46ae      	mov	lr, r5
 800a156:	f04f 0a00 	mov.w	sl, #0
 800a15a:	6829      	ldr	r1, [r5, #0]
 800a15c:	f104 0c14 	add.w	ip, r4, #20
 800a160:	f8bc b000 	ldrh.w	fp, [ip]
 800a164:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a168:	b289      	uxth	r1, r1
 800a16a:	fb09 220b 	mla	r2, r9, fp, r2
 800a16e:	4452      	add	r2, sl
 800a170:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a174:	f84e 1b04 	str.w	r1, [lr], #4
 800a178:	f85c 1b04 	ldr.w	r1, [ip], #4
 800a17c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a180:	f8be 1000 	ldrh.w	r1, [lr]
 800a184:	4567      	cmp	r7, ip
 800a186:	fb09 110a 	mla	r1, r9, sl, r1
 800a18a:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800a18e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a192:	d8e5      	bhi.n	800a160 <__multiply+0x108>
 800a194:	9a01      	ldr	r2, [sp, #4]
 800a196:	50a9      	str	r1, [r5, r2]
 800a198:	3504      	adds	r5, #4
 800a19a:	e79a      	b.n	800a0d2 <__multiply+0x7a>
 800a19c:	3e01      	subs	r6, #1
 800a19e:	e79c      	b.n	800a0da <__multiply+0x82>
 800a1a0:	0800c55d 	.word	0x0800c55d
 800a1a4:	0800c5e6 	.word	0x0800c5e6

0800a1a8 <__pow5mult>:
 800a1a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a1ac:	4615      	mov	r5, r2
 800a1ae:	f012 0203 	ands.w	r2, r2, #3
 800a1b2:	4606      	mov	r6, r0
 800a1b4:	460f      	mov	r7, r1
 800a1b6:	d007      	beq.n	800a1c8 <__pow5mult+0x20>
 800a1b8:	4c1a      	ldr	r4, [pc, #104]	; (800a224 <__pow5mult+0x7c>)
 800a1ba:	3a01      	subs	r2, #1
 800a1bc:	2300      	movs	r3, #0
 800a1be:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a1c2:	f7ff fe9f 	bl	8009f04 <__multadd>
 800a1c6:	4607      	mov	r7, r0
 800a1c8:	10ad      	asrs	r5, r5, #2
 800a1ca:	d027      	beq.n	800a21c <__pow5mult+0x74>
 800a1cc:	6c34      	ldr	r4, [r6, #64]	; 0x40
 800a1ce:	b944      	cbnz	r4, 800a1e2 <__pow5mult+0x3a>
 800a1d0:	f240 2171 	movw	r1, #625	; 0x271
 800a1d4:	4630      	mov	r0, r6
 800a1d6:	f7ff ff29 	bl	800a02c <__i2b>
 800a1da:	2300      	movs	r3, #0
 800a1dc:	4604      	mov	r4, r0
 800a1de:	6430      	str	r0, [r6, #64]	; 0x40
 800a1e0:	6003      	str	r3, [r0, #0]
 800a1e2:	f04f 0900 	mov.w	r9, #0
 800a1e6:	07eb      	lsls	r3, r5, #31
 800a1e8:	d50a      	bpl.n	800a200 <__pow5mult+0x58>
 800a1ea:	4639      	mov	r1, r7
 800a1ec:	4622      	mov	r2, r4
 800a1ee:	4630      	mov	r0, r6
 800a1f0:	f7ff ff32 	bl	800a058 <__multiply>
 800a1f4:	4680      	mov	r8, r0
 800a1f6:	4639      	mov	r1, r7
 800a1f8:	4630      	mov	r0, r6
 800a1fa:	f7ff fe7a 	bl	8009ef2 <_Bfree>
 800a1fe:	4647      	mov	r7, r8
 800a200:	106d      	asrs	r5, r5, #1
 800a202:	d00b      	beq.n	800a21c <__pow5mult+0x74>
 800a204:	6820      	ldr	r0, [r4, #0]
 800a206:	b938      	cbnz	r0, 800a218 <__pow5mult+0x70>
 800a208:	4622      	mov	r2, r4
 800a20a:	4621      	mov	r1, r4
 800a20c:	4630      	mov	r0, r6
 800a20e:	f7ff ff23 	bl	800a058 <__multiply>
 800a212:	6020      	str	r0, [r4, #0]
 800a214:	f8c0 9000 	str.w	r9, [r0]
 800a218:	4604      	mov	r4, r0
 800a21a:	e7e4      	b.n	800a1e6 <__pow5mult+0x3e>
 800a21c:	4638      	mov	r0, r7
 800a21e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a222:	bf00      	nop
 800a224:	0800c730 	.word	0x0800c730

0800a228 <__lshift>:
 800a228:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a22c:	460c      	mov	r4, r1
 800a22e:	4607      	mov	r7, r0
 800a230:	4691      	mov	r9, r2
 800a232:	6923      	ldr	r3, [r4, #16]
 800a234:	6849      	ldr	r1, [r1, #4]
 800a236:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a23a:	68a3      	ldr	r3, [r4, #8]
 800a23c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a240:	f108 0601 	add.w	r6, r8, #1
 800a244:	42b3      	cmp	r3, r6
 800a246:	db0b      	blt.n	800a260 <__lshift+0x38>
 800a248:	4638      	mov	r0, r7
 800a24a:	f7ff fe2d 	bl	8009ea8 <_Balloc>
 800a24e:	4605      	mov	r5, r0
 800a250:	b948      	cbnz	r0, 800a266 <__lshift+0x3e>
 800a252:	4602      	mov	r2, r0
 800a254:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800a258:	4b27      	ldr	r3, [pc, #156]	; (800a2f8 <__lshift+0xd0>)
 800a25a:	4828      	ldr	r0, [pc, #160]	; (800a2fc <__lshift+0xd4>)
 800a25c:	f000 fca6 	bl	800abac <__assert_func>
 800a260:	3101      	adds	r1, #1
 800a262:	005b      	lsls	r3, r3, #1
 800a264:	e7ee      	b.n	800a244 <__lshift+0x1c>
 800a266:	2300      	movs	r3, #0
 800a268:	f100 0114 	add.w	r1, r0, #20
 800a26c:	f100 0210 	add.w	r2, r0, #16
 800a270:	4618      	mov	r0, r3
 800a272:	4553      	cmp	r3, sl
 800a274:	db33      	blt.n	800a2de <__lshift+0xb6>
 800a276:	6920      	ldr	r0, [r4, #16]
 800a278:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a27c:	f104 0314 	add.w	r3, r4, #20
 800a280:	f019 091f 	ands.w	r9, r9, #31
 800a284:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a288:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a28c:	d02b      	beq.n	800a2e6 <__lshift+0xbe>
 800a28e:	468a      	mov	sl, r1
 800a290:	2200      	movs	r2, #0
 800a292:	f1c9 0e20 	rsb	lr, r9, #32
 800a296:	6818      	ldr	r0, [r3, #0]
 800a298:	fa00 f009 	lsl.w	r0, r0, r9
 800a29c:	4310      	orrs	r0, r2
 800a29e:	f84a 0b04 	str.w	r0, [sl], #4
 800a2a2:	f853 2b04 	ldr.w	r2, [r3], #4
 800a2a6:	459c      	cmp	ip, r3
 800a2a8:	fa22 f20e 	lsr.w	r2, r2, lr
 800a2ac:	d8f3      	bhi.n	800a296 <__lshift+0x6e>
 800a2ae:	ebac 0304 	sub.w	r3, ip, r4
 800a2b2:	3b15      	subs	r3, #21
 800a2b4:	f023 0303 	bic.w	r3, r3, #3
 800a2b8:	3304      	adds	r3, #4
 800a2ba:	f104 0015 	add.w	r0, r4, #21
 800a2be:	4584      	cmp	ip, r0
 800a2c0:	bf38      	it	cc
 800a2c2:	2304      	movcc	r3, #4
 800a2c4:	50ca      	str	r2, [r1, r3]
 800a2c6:	b10a      	cbz	r2, 800a2cc <__lshift+0xa4>
 800a2c8:	f108 0602 	add.w	r6, r8, #2
 800a2cc:	3e01      	subs	r6, #1
 800a2ce:	4638      	mov	r0, r7
 800a2d0:	4621      	mov	r1, r4
 800a2d2:	612e      	str	r6, [r5, #16]
 800a2d4:	f7ff fe0d 	bl	8009ef2 <_Bfree>
 800a2d8:	4628      	mov	r0, r5
 800a2da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a2de:	f842 0f04 	str.w	r0, [r2, #4]!
 800a2e2:	3301      	adds	r3, #1
 800a2e4:	e7c5      	b.n	800a272 <__lshift+0x4a>
 800a2e6:	3904      	subs	r1, #4
 800a2e8:	f853 2b04 	ldr.w	r2, [r3], #4
 800a2ec:	459c      	cmp	ip, r3
 800a2ee:	f841 2f04 	str.w	r2, [r1, #4]!
 800a2f2:	d8f9      	bhi.n	800a2e8 <__lshift+0xc0>
 800a2f4:	e7ea      	b.n	800a2cc <__lshift+0xa4>
 800a2f6:	bf00      	nop
 800a2f8:	0800c55d 	.word	0x0800c55d
 800a2fc:	0800c5e6 	.word	0x0800c5e6

0800a300 <__mcmp>:
 800a300:	4603      	mov	r3, r0
 800a302:	690a      	ldr	r2, [r1, #16]
 800a304:	6900      	ldr	r0, [r0, #16]
 800a306:	b530      	push	{r4, r5, lr}
 800a308:	1a80      	subs	r0, r0, r2
 800a30a:	d10d      	bne.n	800a328 <__mcmp+0x28>
 800a30c:	3314      	adds	r3, #20
 800a30e:	3114      	adds	r1, #20
 800a310:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a314:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a318:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a31c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a320:	4295      	cmp	r5, r2
 800a322:	d002      	beq.n	800a32a <__mcmp+0x2a>
 800a324:	d304      	bcc.n	800a330 <__mcmp+0x30>
 800a326:	2001      	movs	r0, #1
 800a328:	bd30      	pop	{r4, r5, pc}
 800a32a:	42a3      	cmp	r3, r4
 800a32c:	d3f4      	bcc.n	800a318 <__mcmp+0x18>
 800a32e:	e7fb      	b.n	800a328 <__mcmp+0x28>
 800a330:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a334:	e7f8      	b.n	800a328 <__mcmp+0x28>
	...

0800a338 <__mdiff>:
 800a338:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a33c:	460d      	mov	r5, r1
 800a33e:	4607      	mov	r7, r0
 800a340:	4611      	mov	r1, r2
 800a342:	4628      	mov	r0, r5
 800a344:	4614      	mov	r4, r2
 800a346:	f7ff ffdb 	bl	800a300 <__mcmp>
 800a34a:	1e06      	subs	r6, r0, #0
 800a34c:	d111      	bne.n	800a372 <__mdiff+0x3a>
 800a34e:	4631      	mov	r1, r6
 800a350:	4638      	mov	r0, r7
 800a352:	f7ff fda9 	bl	8009ea8 <_Balloc>
 800a356:	4602      	mov	r2, r0
 800a358:	b928      	cbnz	r0, 800a366 <__mdiff+0x2e>
 800a35a:	f240 2137 	movw	r1, #567	; 0x237
 800a35e:	4b3a      	ldr	r3, [pc, #232]	; (800a448 <__mdiff+0x110>)
 800a360:	483a      	ldr	r0, [pc, #232]	; (800a44c <__mdiff+0x114>)
 800a362:	f000 fc23 	bl	800abac <__assert_func>
 800a366:	2301      	movs	r3, #1
 800a368:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800a36c:	4610      	mov	r0, r2
 800a36e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a372:	bfa4      	itt	ge
 800a374:	4623      	movge	r3, r4
 800a376:	462c      	movge	r4, r5
 800a378:	4638      	mov	r0, r7
 800a37a:	6861      	ldr	r1, [r4, #4]
 800a37c:	bfa6      	itte	ge
 800a37e:	461d      	movge	r5, r3
 800a380:	2600      	movge	r6, #0
 800a382:	2601      	movlt	r6, #1
 800a384:	f7ff fd90 	bl	8009ea8 <_Balloc>
 800a388:	4602      	mov	r2, r0
 800a38a:	b918      	cbnz	r0, 800a394 <__mdiff+0x5c>
 800a38c:	f240 2145 	movw	r1, #581	; 0x245
 800a390:	4b2d      	ldr	r3, [pc, #180]	; (800a448 <__mdiff+0x110>)
 800a392:	e7e5      	b.n	800a360 <__mdiff+0x28>
 800a394:	f102 0814 	add.w	r8, r2, #20
 800a398:	46c2      	mov	sl, r8
 800a39a:	f04f 0c00 	mov.w	ip, #0
 800a39e:	6927      	ldr	r7, [r4, #16]
 800a3a0:	60c6      	str	r6, [r0, #12]
 800a3a2:	692e      	ldr	r6, [r5, #16]
 800a3a4:	f104 0014 	add.w	r0, r4, #20
 800a3a8:	f105 0914 	add.w	r9, r5, #20
 800a3ac:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800a3b0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a3b4:	3410      	adds	r4, #16
 800a3b6:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800a3ba:	f859 3b04 	ldr.w	r3, [r9], #4
 800a3be:	fa1f f18b 	uxth.w	r1, fp
 800a3c2:	4461      	add	r1, ip
 800a3c4:	fa1f fc83 	uxth.w	ip, r3
 800a3c8:	0c1b      	lsrs	r3, r3, #16
 800a3ca:	eba1 010c 	sub.w	r1, r1, ip
 800a3ce:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a3d2:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800a3d6:	b289      	uxth	r1, r1
 800a3d8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800a3dc:	454e      	cmp	r6, r9
 800a3de:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800a3e2:	f84a 1b04 	str.w	r1, [sl], #4
 800a3e6:	d8e6      	bhi.n	800a3b6 <__mdiff+0x7e>
 800a3e8:	1b73      	subs	r3, r6, r5
 800a3ea:	3b15      	subs	r3, #21
 800a3ec:	f023 0303 	bic.w	r3, r3, #3
 800a3f0:	3515      	adds	r5, #21
 800a3f2:	3304      	adds	r3, #4
 800a3f4:	42ae      	cmp	r6, r5
 800a3f6:	bf38      	it	cc
 800a3f8:	2304      	movcc	r3, #4
 800a3fa:	4418      	add	r0, r3
 800a3fc:	4443      	add	r3, r8
 800a3fe:	461e      	mov	r6, r3
 800a400:	4605      	mov	r5, r0
 800a402:	4575      	cmp	r5, lr
 800a404:	d30e      	bcc.n	800a424 <__mdiff+0xec>
 800a406:	f10e 0103 	add.w	r1, lr, #3
 800a40a:	1a09      	subs	r1, r1, r0
 800a40c:	f021 0103 	bic.w	r1, r1, #3
 800a410:	3803      	subs	r0, #3
 800a412:	4586      	cmp	lr, r0
 800a414:	bf38      	it	cc
 800a416:	2100      	movcc	r1, #0
 800a418:	440b      	add	r3, r1
 800a41a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a41e:	b189      	cbz	r1, 800a444 <__mdiff+0x10c>
 800a420:	6117      	str	r7, [r2, #16]
 800a422:	e7a3      	b.n	800a36c <__mdiff+0x34>
 800a424:	f855 8b04 	ldr.w	r8, [r5], #4
 800a428:	fa1f f188 	uxth.w	r1, r8
 800a42c:	4461      	add	r1, ip
 800a42e:	140c      	asrs	r4, r1, #16
 800a430:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a434:	b289      	uxth	r1, r1
 800a436:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800a43a:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800a43e:	f846 1b04 	str.w	r1, [r6], #4
 800a442:	e7de      	b.n	800a402 <__mdiff+0xca>
 800a444:	3f01      	subs	r7, #1
 800a446:	e7e8      	b.n	800a41a <__mdiff+0xe2>
 800a448:	0800c55d 	.word	0x0800c55d
 800a44c:	0800c5e6 	.word	0x0800c5e6

0800a450 <__d2b>:
 800a450:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a452:	2101      	movs	r1, #1
 800a454:	4617      	mov	r7, r2
 800a456:	461c      	mov	r4, r3
 800a458:	9e08      	ldr	r6, [sp, #32]
 800a45a:	f7ff fd25 	bl	8009ea8 <_Balloc>
 800a45e:	4605      	mov	r5, r0
 800a460:	b930      	cbnz	r0, 800a470 <__d2b+0x20>
 800a462:	4602      	mov	r2, r0
 800a464:	f240 310f 	movw	r1, #783	; 0x30f
 800a468:	4b22      	ldr	r3, [pc, #136]	; (800a4f4 <__d2b+0xa4>)
 800a46a:	4823      	ldr	r0, [pc, #140]	; (800a4f8 <__d2b+0xa8>)
 800a46c:	f000 fb9e 	bl	800abac <__assert_func>
 800a470:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800a474:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800a478:	bb24      	cbnz	r4, 800a4c4 <__d2b+0x74>
 800a47a:	2f00      	cmp	r7, #0
 800a47c:	9301      	str	r3, [sp, #4]
 800a47e:	d026      	beq.n	800a4ce <__d2b+0x7e>
 800a480:	4668      	mov	r0, sp
 800a482:	9700      	str	r7, [sp, #0]
 800a484:	f7ff fda4 	bl	8009fd0 <__lo0bits>
 800a488:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a48c:	b1e8      	cbz	r0, 800a4ca <__d2b+0x7a>
 800a48e:	f1c0 0320 	rsb	r3, r0, #32
 800a492:	fa02 f303 	lsl.w	r3, r2, r3
 800a496:	430b      	orrs	r3, r1
 800a498:	40c2      	lsrs	r2, r0
 800a49a:	616b      	str	r3, [r5, #20]
 800a49c:	9201      	str	r2, [sp, #4]
 800a49e:	9b01      	ldr	r3, [sp, #4]
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	bf14      	ite	ne
 800a4a4:	2102      	movne	r1, #2
 800a4a6:	2101      	moveq	r1, #1
 800a4a8:	61ab      	str	r3, [r5, #24]
 800a4aa:	6129      	str	r1, [r5, #16]
 800a4ac:	b1bc      	cbz	r4, 800a4de <__d2b+0x8e>
 800a4ae:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800a4b2:	4404      	add	r4, r0
 800a4b4:	6034      	str	r4, [r6, #0]
 800a4b6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a4ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a4bc:	6018      	str	r0, [r3, #0]
 800a4be:	4628      	mov	r0, r5
 800a4c0:	b003      	add	sp, #12
 800a4c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a4c4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a4c8:	e7d7      	b.n	800a47a <__d2b+0x2a>
 800a4ca:	6169      	str	r1, [r5, #20]
 800a4cc:	e7e7      	b.n	800a49e <__d2b+0x4e>
 800a4ce:	a801      	add	r0, sp, #4
 800a4d0:	f7ff fd7e 	bl	8009fd0 <__lo0bits>
 800a4d4:	9b01      	ldr	r3, [sp, #4]
 800a4d6:	2101      	movs	r1, #1
 800a4d8:	616b      	str	r3, [r5, #20]
 800a4da:	3020      	adds	r0, #32
 800a4dc:	e7e5      	b.n	800a4aa <__d2b+0x5a>
 800a4de:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a4e2:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 800a4e6:	6030      	str	r0, [r6, #0]
 800a4e8:	6918      	ldr	r0, [r3, #16]
 800a4ea:	f7ff fd51 	bl	8009f90 <__hi0bits>
 800a4ee:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800a4f2:	e7e2      	b.n	800a4ba <__d2b+0x6a>
 800a4f4:	0800c55d 	.word	0x0800c55d
 800a4f8:	0800c5e6 	.word	0x0800c5e6

0800a4fc <_fclose_r>:
 800a4fc:	b570      	push	{r4, r5, r6, lr}
 800a4fe:	4606      	mov	r6, r0
 800a500:	460c      	mov	r4, r1
 800a502:	b911      	cbnz	r1, 800a50a <_fclose_r+0xe>
 800a504:	2500      	movs	r5, #0
 800a506:	4628      	mov	r0, r5
 800a508:	bd70      	pop	{r4, r5, r6, pc}
 800a50a:	b118      	cbz	r0, 800a514 <_fclose_r+0x18>
 800a50c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800a50e:	b90b      	cbnz	r3, 800a514 <_fclose_r+0x18>
 800a510:	f7fc ffb4 	bl	800747c <__sinit>
 800a514:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a516:	07d8      	lsls	r0, r3, #31
 800a518:	d405      	bmi.n	800a526 <_fclose_r+0x2a>
 800a51a:	89a3      	ldrh	r3, [r4, #12]
 800a51c:	0599      	lsls	r1, r3, #22
 800a51e:	d402      	bmi.n	800a526 <_fclose_r+0x2a>
 800a520:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a522:	f7fd fa9f 	bl	8007a64 <__retarget_lock_acquire_recursive>
 800a526:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a52a:	b93b      	cbnz	r3, 800a53c <_fclose_r+0x40>
 800a52c:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800a52e:	f015 0501 	ands.w	r5, r5, #1
 800a532:	d1e7      	bne.n	800a504 <_fclose_r+0x8>
 800a534:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a536:	f7fd fa96 	bl	8007a66 <__retarget_lock_release_recursive>
 800a53a:	e7e4      	b.n	800a506 <_fclose_r+0xa>
 800a53c:	4621      	mov	r1, r4
 800a53e:	4630      	mov	r0, r6
 800a540:	f7fc fe60 	bl	8007204 <__sflush_r>
 800a544:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800a546:	4605      	mov	r5, r0
 800a548:	b133      	cbz	r3, 800a558 <_fclose_r+0x5c>
 800a54a:	4630      	mov	r0, r6
 800a54c:	69e1      	ldr	r1, [r4, #28]
 800a54e:	4798      	blx	r3
 800a550:	2800      	cmp	r0, #0
 800a552:	bfb8      	it	lt
 800a554:	f04f 35ff 	movlt.w	r5, #4294967295	; 0xffffffff
 800a558:	89a3      	ldrh	r3, [r4, #12]
 800a55a:	061a      	lsls	r2, r3, #24
 800a55c:	d503      	bpl.n	800a566 <_fclose_r+0x6a>
 800a55e:	4630      	mov	r0, r6
 800a560:	6921      	ldr	r1, [r4, #16]
 800a562:	f7fe f99d 	bl	80088a0 <_free_r>
 800a566:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800a568:	b141      	cbz	r1, 800a57c <_fclose_r+0x80>
 800a56a:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800a56e:	4299      	cmp	r1, r3
 800a570:	d002      	beq.n	800a578 <_fclose_r+0x7c>
 800a572:	4630      	mov	r0, r6
 800a574:	f7fe f994 	bl	80088a0 <_free_r>
 800a578:	2300      	movs	r3, #0
 800a57a:	6323      	str	r3, [r4, #48]	; 0x30
 800a57c:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800a57e:	b121      	cbz	r1, 800a58a <_fclose_r+0x8e>
 800a580:	4630      	mov	r0, r6
 800a582:	f7fe f98d 	bl	80088a0 <_free_r>
 800a586:	2300      	movs	r3, #0
 800a588:	6463      	str	r3, [r4, #68]	; 0x44
 800a58a:	f7fc ff6b 	bl	8007464 <__sfp_lock_acquire>
 800a58e:	2300      	movs	r3, #0
 800a590:	81a3      	strh	r3, [r4, #12]
 800a592:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a594:	07db      	lsls	r3, r3, #31
 800a596:	d402      	bmi.n	800a59e <_fclose_r+0xa2>
 800a598:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a59a:	f7fd fa64 	bl	8007a66 <__retarget_lock_release_recursive>
 800a59e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a5a0:	f7fd fa5f 	bl	8007a62 <__retarget_lock_close_recursive>
 800a5a4:	f7fc ff64 	bl	8007470 <__sfp_lock_release>
 800a5a8:	e7ad      	b.n	800a506 <_fclose_r+0xa>
	...

0800a5ac <_realloc_r>:
 800a5ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5b0:	460c      	mov	r4, r1
 800a5b2:	4682      	mov	sl, r0
 800a5b4:	4611      	mov	r1, r2
 800a5b6:	b924      	cbnz	r4, 800a5c2 <_realloc_r+0x16>
 800a5b8:	b003      	add	sp, #12
 800a5ba:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5be:	f7fa bbb7 	b.w	8004d30 <_malloc_r>
 800a5c2:	9201      	str	r2, [sp, #4]
 800a5c4:	f7fc fd5c 	bl	8007080 <__malloc_lock>
 800a5c8:	9901      	ldr	r1, [sp, #4]
 800a5ca:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800a5ce:	f101 080b 	add.w	r8, r1, #11
 800a5d2:	f1b8 0f16 	cmp.w	r8, #22
 800a5d6:	d90b      	bls.n	800a5f0 <_realloc_r+0x44>
 800a5d8:	f038 0807 	bics.w	r8, r8, #7
 800a5dc:	d50a      	bpl.n	800a5f4 <_realloc_r+0x48>
 800a5de:	230c      	movs	r3, #12
 800a5e0:	f04f 0b00 	mov.w	fp, #0
 800a5e4:	f8ca 3000 	str.w	r3, [sl]
 800a5e8:	4658      	mov	r0, fp
 800a5ea:	b003      	add	sp, #12
 800a5ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5f0:	f04f 0810 	mov.w	r8, #16
 800a5f4:	4588      	cmp	r8, r1
 800a5f6:	d3f2      	bcc.n	800a5de <_realloc_r+0x32>
 800a5f8:	f025 0603 	bic.w	r6, r5, #3
 800a5fc:	45b0      	cmp	r8, r6
 800a5fe:	f1a4 0908 	sub.w	r9, r4, #8
 800a602:	f340 8173 	ble.w	800a8ec <_realloc_r+0x340>
 800a606:	4a9d      	ldr	r2, [pc, #628]	; (800a87c <_realloc_r+0x2d0>)
 800a608:	eb09 0306 	add.w	r3, r9, r6
 800a60c:	f8d2 c008 	ldr.w	ip, [r2, #8]
 800a610:	685a      	ldr	r2, [r3, #4]
 800a612:	459c      	cmp	ip, r3
 800a614:	d005      	beq.n	800a622 <_realloc_r+0x76>
 800a616:	f022 0001 	bic.w	r0, r2, #1
 800a61a:	4418      	add	r0, r3
 800a61c:	6840      	ldr	r0, [r0, #4]
 800a61e:	07c7      	lsls	r7, r0, #31
 800a620:	d447      	bmi.n	800a6b2 <_realloc_r+0x106>
 800a622:	f022 0203 	bic.w	r2, r2, #3
 800a626:	459c      	cmp	ip, r3
 800a628:	eb06 0702 	add.w	r7, r6, r2
 800a62c:	d119      	bne.n	800a662 <_realloc_r+0xb6>
 800a62e:	f108 0010 	add.w	r0, r8, #16
 800a632:	42b8      	cmp	r0, r7
 800a634:	dc3f      	bgt.n	800a6b6 <_realloc_r+0x10a>
 800a636:	4a91      	ldr	r2, [pc, #580]	; (800a87c <_realloc_r+0x2d0>)
 800a638:	eba7 0708 	sub.w	r7, r7, r8
 800a63c:	eb09 0308 	add.w	r3, r9, r8
 800a640:	f047 0701 	orr.w	r7, r7, #1
 800a644:	6093      	str	r3, [r2, #8]
 800a646:	605f      	str	r7, [r3, #4]
 800a648:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800a64c:	4650      	mov	r0, sl
 800a64e:	f003 0301 	and.w	r3, r3, #1
 800a652:	ea43 0308 	orr.w	r3, r3, r8
 800a656:	f844 3c04 	str.w	r3, [r4, #-4]
 800a65a:	f7fc fd17 	bl	800708c <__malloc_unlock>
 800a65e:	46a3      	mov	fp, r4
 800a660:	e7c2      	b.n	800a5e8 <_realloc_r+0x3c>
 800a662:	45b8      	cmp	r8, r7
 800a664:	dc27      	bgt.n	800a6b6 <_realloc_r+0x10a>
 800a666:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800a66a:	60da      	str	r2, [r3, #12]
 800a66c:	6093      	str	r3, [r2, #8]
 800a66e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800a672:	eba7 0008 	sub.w	r0, r7, r8
 800a676:	280f      	cmp	r0, #15
 800a678:	f003 0301 	and.w	r3, r3, #1
 800a67c:	eb09 0207 	add.w	r2, r9, r7
 800a680:	f240 8136 	bls.w	800a8f0 <_realloc_r+0x344>
 800a684:	eb09 0108 	add.w	r1, r9, r8
 800a688:	ea48 0303 	orr.w	r3, r8, r3
 800a68c:	f040 0001 	orr.w	r0, r0, #1
 800a690:	f8c9 3004 	str.w	r3, [r9, #4]
 800a694:	6048      	str	r0, [r1, #4]
 800a696:	6853      	ldr	r3, [r2, #4]
 800a698:	4650      	mov	r0, sl
 800a69a:	f043 0301 	orr.w	r3, r3, #1
 800a69e:	6053      	str	r3, [r2, #4]
 800a6a0:	3108      	adds	r1, #8
 800a6a2:	f7fe f8fd 	bl	80088a0 <_free_r>
 800a6a6:	4650      	mov	r0, sl
 800a6a8:	f7fc fcf0 	bl	800708c <__malloc_unlock>
 800a6ac:	f109 0b08 	add.w	fp, r9, #8
 800a6b0:	e79a      	b.n	800a5e8 <_realloc_r+0x3c>
 800a6b2:	2200      	movs	r2, #0
 800a6b4:	4613      	mov	r3, r2
 800a6b6:	07e8      	lsls	r0, r5, #31
 800a6b8:	f100 80c9 	bmi.w	800a84e <_realloc_r+0x2a2>
 800a6bc:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800a6c0:	eba9 0505 	sub.w	r5, r9, r5
 800a6c4:	6868      	ldr	r0, [r5, #4]
 800a6c6:	f020 0003 	bic.w	r0, r0, #3
 800a6ca:	eb00 0b06 	add.w	fp, r0, r6
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	f000 8088 	beq.w	800a7e4 <_realloc_r+0x238>
 800a6d4:	459c      	cmp	ip, r3
 800a6d6:	eb02 070b 	add.w	r7, r2, fp
 800a6da:	d14a      	bne.n	800a772 <_realloc_r+0x1c6>
 800a6dc:	f108 0310 	add.w	r3, r8, #16
 800a6e0:	42bb      	cmp	r3, r7
 800a6e2:	dc7f      	bgt.n	800a7e4 <_realloc_r+0x238>
 800a6e4:	46ab      	mov	fp, r5
 800a6e6:	68eb      	ldr	r3, [r5, #12]
 800a6e8:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 800a6ec:	60d3      	str	r3, [r2, #12]
 800a6ee:	609a      	str	r2, [r3, #8]
 800a6f0:	1f32      	subs	r2, r6, #4
 800a6f2:	2a24      	cmp	r2, #36	; 0x24
 800a6f4:	d838      	bhi.n	800a768 <_realloc_r+0x1bc>
 800a6f6:	2a13      	cmp	r2, #19
 800a6f8:	d934      	bls.n	800a764 <_realloc_r+0x1b8>
 800a6fa:	6823      	ldr	r3, [r4, #0]
 800a6fc:	2a1b      	cmp	r2, #27
 800a6fe:	60ab      	str	r3, [r5, #8]
 800a700:	6863      	ldr	r3, [r4, #4]
 800a702:	60eb      	str	r3, [r5, #12]
 800a704:	d81b      	bhi.n	800a73e <_realloc_r+0x192>
 800a706:	3408      	adds	r4, #8
 800a708:	f105 0310 	add.w	r3, r5, #16
 800a70c:	6822      	ldr	r2, [r4, #0]
 800a70e:	601a      	str	r2, [r3, #0]
 800a710:	6862      	ldr	r2, [r4, #4]
 800a712:	605a      	str	r2, [r3, #4]
 800a714:	68a2      	ldr	r2, [r4, #8]
 800a716:	609a      	str	r2, [r3, #8]
 800a718:	4a58      	ldr	r2, [pc, #352]	; (800a87c <_realloc_r+0x2d0>)
 800a71a:	eba7 0708 	sub.w	r7, r7, r8
 800a71e:	eb05 0308 	add.w	r3, r5, r8
 800a722:	f047 0701 	orr.w	r7, r7, #1
 800a726:	6093      	str	r3, [r2, #8]
 800a728:	605f      	str	r7, [r3, #4]
 800a72a:	686b      	ldr	r3, [r5, #4]
 800a72c:	f003 0301 	and.w	r3, r3, #1
 800a730:	ea43 0308 	orr.w	r3, r3, r8
 800a734:	606b      	str	r3, [r5, #4]
 800a736:	4650      	mov	r0, sl
 800a738:	f7fc fca8 	bl	800708c <__malloc_unlock>
 800a73c:	e754      	b.n	800a5e8 <_realloc_r+0x3c>
 800a73e:	68a3      	ldr	r3, [r4, #8]
 800a740:	2a24      	cmp	r2, #36	; 0x24
 800a742:	612b      	str	r3, [r5, #16]
 800a744:	68e3      	ldr	r3, [r4, #12]
 800a746:	bf18      	it	ne
 800a748:	3410      	addne	r4, #16
 800a74a:	616b      	str	r3, [r5, #20]
 800a74c:	bf09      	itett	eq
 800a74e:	6923      	ldreq	r3, [r4, #16]
 800a750:	f105 0318 	addne.w	r3, r5, #24
 800a754:	61ab      	streq	r3, [r5, #24]
 800a756:	6962      	ldreq	r2, [r4, #20]
 800a758:	bf02      	ittt	eq
 800a75a:	f105 0320 	addeq.w	r3, r5, #32
 800a75e:	61ea      	streq	r2, [r5, #28]
 800a760:	3418      	addeq	r4, #24
 800a762:	e7d3      	b.n	800a70c <_realloc_r+0x160>
 800a764:	465b      	mov	r3, fp
 800a766:	e7d1      	b.n	800a70c <_realloc_r+0x160>
 800a768:	4621      	mov	r1, r4
 800a76a:	4658      	mov	r0, fp
 800a76c:	f7fd f902 	bl	8007974 <memmove>
 800a770:	e7d2      	b.n	800a718 <_realloc_r+0x16c>
 800a772:	45b8      	cmp	r8, r7
 800a774:	dc36      	bgt.n	800a7e4 <_realloc_r+0x238>
 800a776:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800a77a:	4628      	mov	r0, r5
 800a77c:	60da      	str	r2, [r3, #12]
 800a77e:	6093      	str	r3, [r2, #8]
 800a780:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800a784:	68eb      	ldr	r3, [r5, #12]
 800a786:	60d3      	str	r3, [r2, #12]
 800a788:	609a      	str	r2, [r3, #8]
 800a78a:	1f32      	subs	r2, r6, #4
 800a78c:	2a24      	cmp	r2, #36	; 0x24
 800a78e:	d825      	bhi.n	800a7dc <_realloc_r+0x230>
 800a790:	2a13      	cmp	r2, #19
 800a792:	d908      	bls.n	800a7a6 <_realloc_r+0x1fa>
 800a794:	6823      	ldr	r3, [r4, #0]
 800a796:	2a1b      	cmp	r2, #27
 800a798:	60ab      	str	r3, [r5, #8]
 800a79a:	6863      	ldr	r3, [r4, #4]
 800a79c:	60eb      	str	r3, [r5, #12]
 800a79e:	d80a      	bhi.n	800a7b6 <_realloc_r+0x20a>
 800a7a0:	3408      	adds	r4, #8
 800a7a2:	f105 0010 	add.w	r0, r5, #16
 800a7a6:	6823      	ldr	r3, [r4, #0]
 800a7a8:	6003      	str	r3, [r0, #0]
 800a7aa:	6863      	ldr	r3, [r4, #4]
 800a7ac:	6043      	str	r3, [r0, #4]
 800a7ae:	68a3      	ldr	r3, [r4, #8]
 800a7b0:	6083      	str	r3, [r0, #8]
 800a7b2:	46a9      	mov	r9, r5
 800a7b4:	e75b      	b.n	800a66e <_realloc_r+0xc2>
 800a7b6:	68a3      	ldr	r3, [r4, #8]
 800a7b8:	2a24      	cmp	r2, #36	; 0x24
 800a7ba:	612b      	str	r3, [r5, #16]
 800a7bc:	68e3      	ldr	r3, [r4, #12]
 800a7be:	bf18      	it	ne
 800a7c0:	f105 0018 	addne.w	r0, r5, #24
 800a7c4:	616b      	str	r3, [r5, #20]
 800a7c6:	bf09      	itett	eq
 800a7c8:	6923      	ldreq	r3, [r4, #16]
 800a7ca:	3410      	addne	r4, #16
 800a7cc:	61ab      	streq	r3, [r5, #24]
 800a7ce:	6963      	ldreq	r3, [r4, #20]
 800a7d0:	bf02      	ittt	eq
 800a7d2:	f105 0020 	addeq.w	r0, r5, #32
 800a7d6:	61eb      	streq	r3, [r5, #28]
 800a7d8:	3418      	addeq	r4, #24
 800a7da:	e7e4      	b.n	800a7a6 <_realloc_r+0x1fa>
 800a7dc:	4621      	mov	r1, r4
 800a7de:	f7fd f8c9 	bl	8007974 <memmove>
 800a7e2:	e7e6      	b.n	800a7b2 <_realloc_r+0x206>
 800a7e4:	45d8      	cmp	r8, fp
 800a7e6:	dc32      	bgt.n	800a84e <_realloc_r+0x2a2>
 800a7e8:	4628      	mov	r0, r5
 800a7ea:	68eb      	ldr	r3, [r5, #12]
 800a7ec:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800a7f0:	60d3      	str	r3, [r2, #12]
 800a7f2:	609a      	str	r2, [r3, #8]
 800a7f4:	1f32      	subs	r2, r6, #4
 800a7f6:	2a24      	cmp	r2, #36	; 0x24
 800a7f8:	d825      	bhi.n	800a846 <_realloc_r+0x29a>
 800a7fa:	2a13      	cmp	r2, #19
 800a7fc:	d908      	bls.n	800a810 <_realloc_r+0x264>
 800a7fe:	6823      	ldr	r3, [r4, #0]
 800a800:	2a1b      	cmp	r2, #27
 800a802:	60ab      	str	r3, [r5, #8]
 800a804:	6863      	ldr	r3, [r4, #4]
 800a806:	60eb      	str	r3, [r5, #12]
 800a808:	d80a      	bhi.n	800a820 <_realloc_r+0x274>
 800a80a:	3408      	adds	r4, #8
 800a80c:	f105 0010 	add.w	r0, r5, #16
 800a810:	6823      	ldr	r3, [r4, #0]
 800a812:	6003      	str	r3, [r0, #0]
 800a814:	6863      	ldr	r3, [r4, #4]
 800a816:	6043      	str	r3, [r0, #4]
 800a818:	68a3      	ldr	r3, [r4, #8]
 800a81a:	6083      	str	r3, [r0, #8]
 800a81c:	465f      	mov	r7, fp
 800a81e:	e7c8      	b.n	800a7b2 <_realloc_r+0x206>
 800a820:	68a3      	ldr	r3, [r4, #8]
 800a822:	2a24      	cmp	r2, #36	; 0x24
 800a824:	612b      	str	r3, [r5, #16]
 800a826:	68e3      	ldr	r3, [r4, #12]
 800a828:	bf18      	it	ne
 800a82a:	f105 0018 	addne.w	r0, r5, #24
 800a82e:	616b      	str	r3, [r5, #20]
 800a830:	bf09      	itett	eq
 800a832:	6923      	ldreq	r3, [r4, #16]
 800a834:	3410      	addne	r4, #16
 800a836:	61ab      	streq	r3, [r5, #24]
 800a838:	6963      	ldreq	r3, [r4, #20]
 800a83a:	bf02      	ittt	eq
 800a83c:	f105 0020 	addeq.w	r0, r5, #32
 800a840:	61eb      	streq	r3, [r5, #28]
 800a842:	3418      	addeq	r4, #24
 800a844:	e7e4      	b.n	800a810 <_realloc_r+0x264>
 800a846:	4621      	mov	r1, r4
 800a848:	f7fd f894 	bl	8007974 <memmove>
 800a84c:	e7e6      	b.n	800a81c <_realloc_r+0x270>
 800a84e:	4650      	mov	r0, sl
 800a850:	f7fa fa6e 	bl	8004d30 <_malloc_r>
 800a854:	4683      	mov	fp, r0
 800a856:	2800      	cmp	r0, #0
 800a858:	f43f af6d 	beq.w	800a736 <_realloc_r+0x18a>
 800a85c:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800a860:	f1a0 0208 	sub.w	r2, r0, #8
 800a864:	f023 0301 	bic.w	r3, r3, #1
 800a868:	444b      	add	r3, r9
 800a86a:	4293      	cmp	r3, r2
 800a86c:	d108      	bne.n	800a880 <_realloc_r+0x2d4>
 800a86e:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800a872:	f027 0703 	bic.w	r7, r7, #3
 800a876:	4437      	add	r7, r6
 800a878:	e6f9      	b.n	800a66e <_realloc_r+0xc2>
 800a87a:	bf00      	nop
 800a87c:	20000030 	.word	0x20000030
 800a880:	1f32      	subs	r2, r6, #4
 800a882:	2a24      	cmp	r2, #36	; 0x24
 800a884:	d82e      	bhi.n	800a8e4 <_realloc_r+0x338>
 800a886:	2a13      	cmp	r2, #19
 800a888:	d929      	bls.n	800a8de <_realloc_r+0x332>
 800a88a:	6823      	ldr	r3, [r4, #0]
 800a88c:	2a1b      	cmp	r2, #27
 800a88e:	6003      	str	r3, [r0, #0]
 800a890:	6863      	ldr	r3, [r4, #4]
 800a892:	6043      	str	r3, [r0, #4]
 800a894:	d80e      	bhi.n	800a8b4 <_realloc_r+0x308>
 800a896:	f104 0208 	add.w	r2, r4, #8
 800a89a:	f100 0308 	add.w	r3, r0, #8
 800a89e:	6811      	ldr	r1, [r2, #0]
 800a8a0:	6019      	str	r1, [r3, #0]
 800a8a2:	6851      	ldr	r1, [r2, #4]
 800a8a4:	6059      	str	r1, [r3, #4]
 800a8a6:	6892      	ldr	r2, [r2, #8]
 800a8a8:	609a      	str	r2, [r3, #8]
 800a8aa:	4621      	mov	r1, r4
 800a8ac:	4650      	mov	r0, sl
 800a8ae:	f7fd fff7 	bl	80088a0 <_free_r>
 800a8b2:	e740      	b.n	800a736 <_realloc_r+0x18a>
 800a8b4:	68a3      	ldr	r3, [r4, #8]
 800a8b6:	2a24      	cmp	r2, #36	; 0x24
 800a8b8:	6083      	str	r3, [r0, #8]
 800a8ba:	68e3      	ldr	r3, [r4, #12]
 800a8bc:	bf18      	it	ne
 800a8be:	f104 0210 	addne.w	r2, r4, #16
 800a8c2:	60c3      	str	r3, [r0, #12]
 800a8c4:	bf09      	itett	eq
 800a8c6:	6923      	ldreq	r3, [r4, #16]
 800a8c8:	f100 0310 	addne.w	r3, r0, #16
 800a8cc:	6103      	streq	r3, [r0, #16]
 800a8ce:	6961      	ldreq	r1, [r4, #20]
 800a8d0:	bf02      	ittt	eq
 800a8d2:	f104 0218 	addeq.w	r2, r4, #24
 800a8d6:	f100 0318 	addeq.w	r3, r0, #24
 800a8da:	6141      	streq	r1, [r0, #20]
 800a8dc:	e7df      	b.n	800a89e <_realloc_r+0x2f2>
 800a8de:	4603      	mov	r3, r0
 800a8e0:	4622      	mov	r2, r4
 800a8e2:	e7dc      	b.n	800a89e <_realloc_r+0x2f2>
 800a8e4:	4621      	mov	r1, r4
 800a8e6:	f7fd f845 	bl	8007974 <memmove>
 800a8ea:	e7de      	b.n	800a8aa <_realloc_r+0x2fe>
 800a8ec:	4637      	mov	r7, r6
 800a8ee:	e6be      	b.n	800a66e <_realloc_r+0xc2>
 800a8f0:	431f      	orrs	r7, r3
 800a8f2:	f8c9 7004 	str.w	r7, [r9, #4]
 800a8f6:	6853      	ldr	r3, [r2, #4]
 800a8f8:	f043 0301 	orr.w	r3, r3, #1
 800a8fc:	6053      	str	r3, [r2, #4]
 800a8fe:	e6d2      	b.n	800a6a6 <_realloc_r+0xfa>

0800a900 <__sread>:
 800a900:	b510      	push	{r4, lr}
 800a902:	460c      	mov	r4, r1
 800a904:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a908:	f000 f8d8 	bl	800aabc <_read_r>
 800a90c:	2800      	cmp	r0, #0
 800a90e:	bfab      	itete	ge
 800a910:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 800a912:	89a3      	ldrhlt	r3, [r4, #12]
 800a914:	181b      	addge	r3, r3, r0
 800a916:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a91a:	bfac      	ite	ge
 800a91c:	6523      	strge	r3, [r4, #80]	; 0x50
 800a91e:	81a3      	strhlt	r3, [r4, #12]
 800a920:	bd10      	pop	{r4, pc}

0800a922 <__swrite>:
 800a922:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a926:	461f      	mov	r7, r3
 800a928:	898b      	ldrh	r3, [r1, #12]
 800a92a:	4605      	mov	r5, r0
 800a92c:	05db      	lsls	r3, r3, #23
 800a92e:	460c      	mov	r4, r1
 800a930:	4616      	mov	r6, r2
 800a932:	d505      	bpl.n	800a940 <__swrite+0x1e>
 800a934:	2302      	movs	r3, #2
 800a936:	2200      	movs	r2, #0
 800a938:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a93c:	f000 f8ac 	bl	800aa98 <_lseek_r>
 800a940:	89a3      	ldrh	r3, [r4, #12]
 800a942:	4632      	mov	r2, r6
 800a944:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a948:	81a3      	strh	r3, [r4, #12]
 800a94a:	4628      	mov	r0, r5
 800a94c:	463b      	mov	r3, r7
 800a94e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a952:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a956:	f000 b8c3 	b.w	800aae0 <_write_r>

0800a95a <__sseek>:
 800a95a:	b510      	push	{r4, lr}
 800a95c:	460c      	mov	r4, r1
 800a95e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a962:	f000 f899 	bl	800aa98 <_lseek_r>
 800a966:	1c43      	adds	r3, r0, #1
 800a968:	89a3      	ldrh	r3, [r4, #12]
 800a96a:	bf15      	itete	ne
 800a96c:	6520      	strne	r0, [r4, #80]	; 0x50
 800a96e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a972:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a976:	81a3      	strheq	r3, [r4, #12]
 800a978:	bf18      	it	ne
 800a97a:	81a3      	strhne	r3, [r4, #12]
 800a97c:	bd10      	pop	{r4, pc}

0800a97e <__sclose>:
 800a97e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a982:	f000 b857 	b.w	800aa34 <_close_r>

0800a986 <__ascii_wctomb>:
 800a986:	4603      	mov	r3, r0
 800a988:	4608      	mov	r0, r1
 800a98a:	b141      	cbz	r1, 800a99e <__ascii_wctomb+0x18>
 800a98c:	2aff      	cmp	r2, #255	; 0xff
 800a98e:	d904      	bls.n	800a99a <__ascii_wctomb+0x14>
 800a990:	228a      	movs	r2, #138	; 0x8a
 800a992:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a996:	601a      	str	r2, [r3, #0]
 800a998:	4770      	bx	lr
 800a99a:	2001      	movs	r0, #1
 800a99c:	700a      	strb	r2, [r1, #0]
 800a99e:	4770      	bx	lr

0800a9a0 <__swbuf_r>:
 800a9a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a9a2:	460e      	mov	r6, r1
 800a9a4:	4614      	mov	r4, r2
 800a9a6:	4605      	mov	r5, r0
 800a9a8:	b118      	cbz	r0, 800a9b2 <__swbuf_r+0x12>
 800a9aa:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800a9ac:	b90b      	cbnz	r3, 800a9b2 <__swbuf_r+0x12>
 800a9ae:	f7fc fd65 	bl	800747c <__sinit>
 800a9b2:	69a3      	ldr	r3, [r4, #24]
 800a9b4:	60a3      	str	r3, [r4, #8]
 800a9b6:	89a3      	ldrh	r3, [r4, #12]
 800a9b8:	0719      	lsls	r1, r3, #28
 800a9ba:	d529      	bpl.n	800aa10 <__swbuf_r+0x70>
 800a9bc:	6923      	ldr	r3, [r4, #16]
 800a9be:	b33b      	cbz	r3, 800aa10 <__swbuf_r+0x70>
 800a9c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a9c4:	b2f6      	uxtb	r6, r6
 800a9c6:	049a      	lsls	r2, r3, #18
 800a9c8:	4637      	mov	r7, r6
 800a9ca:	d52a      	bpl.n	800aa22 <__swbuf_r+0x82>
 800a9cc:	6823      	ldr	r3, [r4, #0]
 800a9ce:	6922      	ldr	r2, [r4, #16]
 800a9d0:	1a98      	subs	r0, r3, r2
 800a9d2:	6963      	ldr	r3, [r4, #20]
 800a9d4:	4283      	cmp	r3, r0
 800a9d6:	dc04      	bgt.n	800a9e2 <__swbuf_r+0x42>
 800a9d8:	4621      	mov	r1, r4
 800a9da:	4628      	mov	r0, r5
 800a9dc:	f7fc fc9c 	bl	8007318 <_fflush_r>
 800a9e0:	b9e0      	cbnz	r0, 800aa1c <__swbuf_r+0x7c>
 800a9e2:	68a3      	ldr	r3, [r4, #8]
 800a9e4:	3b01      	subs	r3, #1
 800a9e6:	60a3      	str	r3, [r4, #8]
 800a9e8:	6823      	ldr	r3, [r4, #0]
 800a9ea:	1c5a      	adds	r2, r3, #1
 800a9ec:	6022      	str	r2, [r4, #0]
 800a9ee:	701e      	strb	r6, [r3, #0]
 800a9f0:	6962      	ldr	r2, [r4, #20]
 800a9f2:	1c43      	adds	r3, r0, #1
 800a9f4:	429a      	cmp	r2, r3
 800a9f6:	d004      	beq.n	800aa02 <__swbuf_r+0x62>
 800a9f8:	89a3      	ldrh	r3, [r4, #12]
 800a9fa:	07db      	lsls	r3, r3, #31
 800a9fc:	d506      	bpl.n	800aa0c <__swbuf_r+0x6c>
 800a9fe:	2e0a      	cmp	r6, #10
 800aa00:	d104      	bne.n	800aa0c <__swbuf_r+0x6c>
 800aa02:	4621      	mov	r1, r4
 800aa04:	4628      	mov	r0, r5
 800aa06:	f7fc fc87 	bl	8007318 <_fflush_r>
 800aa0a:	b938      	cbnz	r0, 800aa1c <__swbuf_r+0x7c>
 800aa0c:	4638      	mov	r0, r7
 800aa0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aa10:	4621      	mov	r1, r4
 800aa12:	4628      	mov	r0, r5
 800aa14:	f7fc feec 	bl	80077f0 <__swsetup_r>
 800aa18:	2800      	cmp	r0, #0
 800aa1a:	d0d1      	beq.n	800a9c0 <__swbuf_r+0x20>
 800aa1c:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800aa20:	e7f4      	b.n	800aa0c <__swbuf_r+0x6c>
 800aa22:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800aa26:	81a3      	strh	r3, [r4, #12]
 800aa28:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800aa2a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800aa2e:	6663      	str	r3, [r4, #100]	; 0x64
 800aa30:	e7cc      	b.n	800a9cc <__swbuf_r+0x2c>
	...

0800aa34 <_close_r>:
 800aa34:	b538      	push	{r3, r4, r5, lr}
 800aa36:	2300      	movs	r3, #0
 800aa38:	4d05      	ldr	r5, [pc, #20]	; (800aa50 <_close_r+0x1c>)
 800aa3a:	4604      	mov	r4, r0
 800aa3c:	4608      	mov	r0, r1
 800aa3e:	602b      	str	r3, [r5, #0]
 800aa40:	f7f7 f812 	bl	8001a68 <_close>
 800aa44:	1c43      	adds	r3, r0, #1
 800aa46:	d102      	bne.n	800aa4e <_close_r+0x1a>
 800aa48:	682b      	ldr	r3, [r5, #0]
 800aa4a:	b103      	cbz	r3, 800aa4e <_close_r+0x1a>
 800aa4c:	6023      	str	r3, [r4, #0]
 800aa4e:	bd38      	pop	{r3, r4, r5, pc}
 800aa50:	20000f0c 	.word	0x20000f0c

0800aa54 <_fstat_r>:
 800aa54:	b538      	push	{r3, r4, r5, lr}
 800aa56:	2300      	movs	r3, #0
 800aa58:	4d06      	ldr	r5, [pc, #24]	; (800aa74 <_fstat_r+0x20>)
 800aa5a:	4604      	mov	r4, r0
 800aa5c:	4608      	mov	r0, r1
 800aa5e:	4611      	mov	r1, r2
 800aa60:	602b      	str	r3, [r5, #0]
 800aa62:	f7f7 f804 	bl	8001a6e <_fstat>
 800aa66:	1c43      	adds	r3, r0, #1
 800aa68:	d102      	bne.n	800aa70 <_fstat_r+0x1c>
 800aa6a:	682b      	ldr	r3, [r5, #0]
 800aa6c:	b103      	cbz	r3, 800aa70 <_fstat_r+0x1c>
 800aa6e:	6023      	str	r3, [r4, #0]
 800aa70:	bd38      	pop	{r3, r4, r5, pc}
 800aa72:	bf00      	nop
 800aa74:	20000f0c 	.word	0x20000f0c

0800aa78 <_isatty_r>:
 800aa78:	b538      	push	{r3, r4, r5, lr}
 800aa7a:	2300      	movs	r3, #0
 800aa7c:	4d05      	ldr	r5, [pc, #20]	; (800aa94 <_isatty_r+0x1c>)
 800aa7e:	4604      	mov	r4, r0
 800aa80:	4608      	mov	r0, r1
 800aa82:	602b      	str	r3, [r5, #0]
 800aa84:	f7f6 fffa 	bl	8001a7c <_isatty>
 800aa88:	1c43      	adds	r3, r0, #1
 800aa8a:	d102      	bne.n	800aa92 <_isatty_r+0x1a>
 800aa8c:	682b      	ldr	r3, [r5, #0]
 800aa8e:	b103      	cbz	r3, 800aa92 <_isatty_r+0x1a>
 800aa90:	6023      	str	r3, [r4, #0]
 800aa92:	bd38      	pop	{r3, r4, r5, pc}
 800aa94:	20000f0c 	.word	0x20000f0c

0800aa98 <_lseek_r>:
 800aa98:	b538      	push	{r3, r4, r5, lr}
 800aa9a:	4604      	mov	r4, r0
 800aa9c:	4608      	mov	r0, r1
 800aa9e:	4611      	mov	r1, r2
 800aaa0:	2200      	movs	r2, #0
 800aaa2:	4d05      	ldr	r5, [pc, #20]	; (800aab8 <_lseek_r+0x20>)
 800aaa4:	602a      	str	r2, [r5, #0]
 800aaa6:	461a      	mov	r2, r3
 800aaa8:	f7f6 fffb 	bl	8001aa2 <_lseek>
 800aaac:	1c43      	adds	r3, r0, #1
 800aaae:	d102      	bne.n	800aab6 <_lseek_r+0x1e>
 800aab0:	682b      	ldr	r3, [r5, #0]
 800aab2:	b103      	cbz	r3, 800aab6 <_lseek_r+0x1e>
 800aab4:	6023      	str	r3, [r4, #0]
 800aab6:	bd38      	pop	{r3, r4, r5, pc}
 800aab8:	20000f0c 	.word	0x20000f0c

0800aabc <_read_r>:
 800aabc:	b538      	push	{r3, r4, r5, lr}
 800aabe:	4604      	mov	r4, r0
 800aac0:	4608      	mov	r0, r1
 800aac2:	4611      	mov	r1, r2
 800aac4:	2200      	movs	r2, #0
 800aac6:	4d05      	ldr	r5, [pc, #20]	; (800aadc <_read_r+0x20>)
 800aac8:	602a      	str	r2, [r5, #0]
 800aaca:	461a      	mov	r2, r3
 800aacc:	f7f7 f83a 	bl	8001b44 <_read>
 800aad0:	1c43      	adds	r3, r0, #1
 800aad2:	d102      	bne.n	800aada <_read_r+0x1e>
 800aad4:	682b      	ldr	r3, [r5, #0]
 800aad6:	b103      	cbz	r3, 800aada <_read_r+0x1e>
 800aad8:	6023      	str	r3, [r4, #0]
 800aada:	bd38      	pop	{r3, r4, r5, pc}
 800aadc:	20000f0c 	.word	0x20000f0c

0800aae0 <_write_r>:
 800aae0:	b538      	push	{r3, r4, r5, lr}
 800aae2:	4604      	mov	r4, r0
 800aae4:	4608      	mov	r0, r1
 800aae6:	4611      	mov	r1, r2
 800aae8:	2200      	movs	r2, #0
 800aaea:	4d05      	ldr	r5, [pc, #20]	; (800ab00 <_write_r+0x20>)
 800aaec:	602a      	str	r2, [r5, #0]
 800aaee:	461a      	mov	r2, r3
 800aaf0:	f7f7 f84c 	bl	8001b8c <_write>
 800aaf4:	1c43      	adds	r3, r0, #1
 800aaf6:	d102      	bne.n	800aafe <_write_r+0x1e>
 800aaf8:	682b      	ldr	r3, [r5, #0]
 800aafa:	b103      	cbz	r3, 800aafe <_write_r+0x1e>
 800aafc:	6023      	str	r3, [r4, #0]
 800aafe:	bd38      	pop	{r3, r4, r5, pc}
 800ab00:	20000f0c 	.word	0x20000f0c

0800ab04 <__libc_fini_array>:
 800ab04:	b538      	push	{r3, r4, r5, lr}
 800ab06:	4d07      	ldr	r5, [pc, #28]	; (800ab24 <__libc_fini_array+0x20>)
 800ab08:	4c07      	ldr	r4, [pc, #28]	; (800ab28 <__libc_fini_array+0x24>)
 800ab0a:	1b64      	subs	r4, r4, r5
 800ab0c:	10a4      	asrs	r4, r4, #2
 800ab0e:	b91c      	cbnz	r4, 800ab18 <__libc_fini_array+0x14>
 800ab10:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ab14:	f000 b980 	b.w	800ae18 <_fini>
 800ab18:	3c01      	subs	r4, #1
 800ab1a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800ab1e:	4798      	blx	r3
 800ab20:	e7f5      	b.n	800ab0e <__libc_fini_array+0xa>
 800ab22:	bf00      	nop
 800ab24:	0800c788 	.word	0x0800c788
 800ab28:	0800c78c 	.word	0x0800c78c

0800ab2c <__register_exitproc>:
 800ab2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ab30:	f8df a06c 	ldr.w	sl, [pc, #108]	; 800aba0 <__register_exitproc+0x74>
 800ab34:	4606      	mov	r6, r0
 800ab36:	f8da 0000 	ldr.w	r0, [sl]
 800ab3a:	4698      	mov	r8, r3
 800ab3c:	460f      	mov	r7, r1
 800ab3e:	4691      	mov	r9, r2
 800ab40:	f7fc ff90 	bl	8007a64 <__retarget_lock_acquire_recursive>
 800ab44:	4b17      	ldr	r3, [pc, #92]	; (800aba4 <__register_exitproc+0x78>)
 800ab46:	681c      	ldr	r4, [r3, #0]
 800ab48:	b90c      	cbnz	r4, 800ab4e <__register_exitproc+0x22>
 800ab4a:	4c17      	ldr	r4, [pc, #92]	; (800aba8 <__register_exitproc+0x7c>)
 800ab4c:	601c      	str	r4, [r3, #0]
 800ab4e:	6865      	ldr	r5, [r4, #4]
 800ab50:	f8da 0000 	ldr.w	r0, [sl]
 800ab54:	2d1f      	cmp	r5, #31
 800ab56:	dd05      	ble.n	800ab64 <__register_exitproc+0x38>
 800ab58:	f7fc ff85 	bl	8007a66 <__retarget_lock_release_recursive>
 800ab5c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ab60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab64:	b19e      	cbz	r6, 800ab8e <__register_exitproc+0x62>
 800ab66:	2201      	movs	r2, #1
 800ab68:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800ab6c:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 800ab70:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 800ab74:	40aa      	lsls	r2, r5
 800ab76:	4313      	orrs	r3, r2
 800ab78:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 800ab7c:	2e02      	cmp	r6, #2
 800ab7e:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 800ab82:	bf02      	ittt	eq
 800ab84:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 800ab88:	4313      	orreq	r3, r2
 800ab8a:	f8c4 318c 	streq.w	r3, [r4, #396]	; 0x18c
 800ab8e:	1c6b      	adds	r3, r5, #1
 800ab90:	3502      	adds	r5, #2
 800ab92:	6063      	str	r3, [r4, #4]
 800ab94:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800ab98:	f7fc ff65 	bl	8007a66 <__retarget_lock_release_recursive>
 800ab9c:	2000      	movs	r0, #0
 800ab9e:	e7df      	b.n	800ab60 <__register_exitproc+0x34>
 800aba0:	200006dc 	.word	0x200006dc
 800aba4:	20000f08 	.word	0x20000f08
 800aba8:	20000f10 	.word	0x20000f10

0800abac <__assert_func>:
 800abac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800abae:	4614      	mov	r4, r2
 800abb0:	461a      	mov	r2, r3
 800abb2:	4b09      	ldr	r3, [pc, #36]	; (800abd8 <__assert_func+0x2c>)
 800abb4:	4605      	mov	r5, r0
 800abb6:	681b      	ldr	r3, [r3, #0]
 800abb8:	68d8      	ldr	r0, [r3, #12]
 800abba:	b14c      	cbz	r4, 800abd0 <__assert_func+0x24>
 800abbc:	4b07      	ldr	r3, [pc, #28]	; (800abdc <__assert_func+0x30>)
 800abbe:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800abc2:	9100      	str	r1, [sp, #0]
 800abc4:	462b      	mov	r3, r5
 800abc6:	4906      	ldr	r1, [pc, #24]	; (800abe0 <__assert_func+0x34>)
 800abc8:	f000 f844 	bl	800ac54 <fiprintf>
 800abcc:	f000 f8d1 	bl	800ad72 <abort>
 800abd0:	4b04      	ldr	r3, [pc, #16]	; (800abe4 <__assert_func+0x38>)
 800abd2:	461c      	mov	r4, r3
 800abd4:	e7f3      	b.n	800abbe <__assert_func+0x12>
 800abd6:	bf00      	nop
 800abd8:	200006d8 	.word	0x200006d8
 800abdc:	0800c73c 	.word	0x0800c73c
 800abe0:	0800c749 	.word	0x0800c749
 800abe4:	0800c777 	.word	0x0800c777

0800abe8 <_calloc_r>:
 800abe8:	b538      	push	{r3, r4, r5, lr}
 800abea:	fba1 1502 	umull	r1, r5, r1, r2
 800abee:	b92d      	cbnz	r5, 800abfc <_calloc_r+0x14>
 800abf0:	f7fa f89e 	bl	8004d30 <_malloc_r>
 800abf4:	4604      	mov	r4, r0
 800abf6:	b938      	cbnz	r0, 800ac08 <_calloc_r+0x20>
 800abf8:	4620      	mov	r0, r4
 800abfa:	bd38      	pop	{r3, r4, r5, pc}
 800abfc:	f7fc fefa 	bl	80079f4 <__errno>
 800ac00:	230c      	movs	r3, #12
 800ac02:	2400      	movs	r4, #0
 800ac04:	6003      	str	r3, [r0, #0]
 800ac06:	e7f7      	b.n	800abf8 <_calloc_r+0x10>
 800ac08:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800ac0c:	f022 0203 	bic.w	r2, r2, #3
 800ac10:	3a04      	subs	r2, #4
 800ac12:	2a24      	cmp	r2, #36	; 0x24
 800ac14:	d819      	bhi.n	800ac4a <_calloc_r+0x62>
 800ac16:	2a13      	cmp	r2, #19
 800ac18:	d915      	bls.n	800ac46 <_calloc_r+0x5e>
 800ac1a:	2a1b      	cmp	r2, #27
 800ac1c:	e9c0 5500 	strd	r5, r5, [r0]
 800ac20:	d806      	bhi.n	800ac30 <_calloc_r+0x48>
 800ac22:	f100 0308 	add.w	r3, r0, #8
 800ac26:	2200      	movs	r2, #0
 800ac28:	e9c3 2200 	strd	r2, r2, [r3]
 800ac2c:	609a      	str	r2, [r3, #8]
 800ac2e:	e7e3      	b.n	800abf8 <_calloc_r+0x10>
 800ac30:	2a24      	cmp	r2, #36	; 0x24
 800ac32:	e9c0 5502 	strd	r5, r5, [r0, #8]
 800ac36:	bf11      	iteee	ne
 800ac38:	f100 0310 	addne.w	r3, r0, #16
 800ac3c:	6105      	streq	r5, [r0, #16]
 800ac3e:	f100 0318 	addeq.w	r3, r0, #24
 800ac42:	6145      	streq	r5, [r0, #20]
 800ac44:	e7ef      	b.n	800ac26 <_calloc_r+0x3e>
 800ac46:	4603      	mov	r3, r0
 800ac48:	e7ed      	b.n	800ac26 <_calloc_r+0x3e>
 800ac4a:	4629      	mov	r1, r5
 800ac4c:	f7fc feac 	bl	80079a8 <memset>
 800ac50:	e7d2      	b.n	800abf8 <_calloc_r+0x10>
	...

0800ac54 <fiprintf>:
 800ac54:	b40e      	push	{r1, r2, r3}
 800ac56:	b503      	push	{r0, r1, lr}
 800ac58:	4601      	mov	r1, r0
 800ac5a:	ab03      	add	r3, sp, #12
 800ac5c:	4805      	ldr	r0, [pc, #20]	; (800ac74 <fiprintf+0x20>)
 800ac5e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ac62:	6800      	ldr	r0, [r0, #0]
 800ac64:	9301      	str	r3, [sp, #4]
 800ac66:	f7fb fd3d 	bl	80066e4 <_vfiprintf_r>
 800ac6a:	b002      	add	sp, #8
 800ac6c:	f85d eb04 	ldr.w	lr, [sp], #4
 800ac70:	b003      	add	sp, #12
 800ac72:	4770      	bx	lr
 800ac74:	200006d8 	.word	0x200006d8

0800ac78 <__ssprint_r>:
 800ac78:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac7c:	6813      	ldr	r3, [r2, #0]
 800ac7e:	4680      	mov	r8, r0
 800ac80:	9301      	str	r3, [sp, #4]
 800ac82:	6893      	ldr	r3, [r2, #8]
 800ac84:	460c      	mov	r4, r1
 800ac86:	4617      	mov	r7, r2
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	d157      	bne.n	800ad3c <__ssprint_r+0xc4>
 800ac8c:	2000      	movs	r0, #0
 800ac8e:	2300      	movs	r3, #0
 800ac90:	607b      	str	r3, [r7, #4]
 800ac92:	b003      	add	sp, #12
 800ac94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac98:	9b01      	ldr	r3, [sp, #4]
 800ac9a:	e9d3 ab00 	ldrd	sl, fp, [r3]
 800ac9e:	3308      	adds	r3, #8
 800aca0:	9301      	str	r3, [sp, #4]
 800aca2:	68a6      	ldr	r6, [r4, #8]
 800aca4:	6820      	ldr	r0, [r4, #0]
 800aca6:	f1bb 0f00 	cmp.w	fp, #0
 800acaa:	d0f5      	beq.n	800ac98 <__ssprint_r+0x20>
 800acac:	45b3      	cmp	fp, r6
 800acae:	d32d      	bcc.n	800ad0c <__ssprint_r+0x94>
 800acb0:	89a2      	ldrh	r2, [r4, #12]
 800acb2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800acb6:	d029      	beq.n	800ad0c <__ssprint_r+0x94>
 800acb8:	6921      	ldr	r1, [r4, #16]
 800acba:	6965      	ldr	r5, [r4, #20]
 800acbc:	eba0 0901 	sub.w	r9, r0, r1
 800acc0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800acc4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800acc8:	f109 0001 	add.w	r0, r9, #1
 800accc:	106d      	asrs	r5, r5, #1
 800acce:	4458      	add	r0, fp
 800acd0:	4285      	cmp	r5, r0
 800acd2:	bf38      	it	cc
 800acd4:	4605      	movcc	r5, r0
 800acd6:	0553      	lsls	r3, r2, #21
 800acd8:	d534      	bpl.n	800ad44 <__ssprint_r+0xcc>
 800acda:	4629      	mov	r1, r5
 800acdc:	4640      	mov	r0, r8
 800acde:	f7fa f827 	bl	8004d30 <_malloc_r>
 800ace2:	4606      	mov	r6, r0
 800ace4:	2800      	cmp	r0, #0
 800ace6:	d038      	beq.n	800ad5a <__ssprint_r+0xe2>
 800ace8:	464a      	mov	r2, r9
 800acea:	6921      	ldr	r1, [r4, #16]
 800acec:	f7fc feca 	bl	8007a84 <memcpy>
 800acf0:	89a2      	ldrh	r2, [r4, #12]
 800acf2:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800acf6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800acfa:	81a2      	strh	r2, [r4, #12]
 800acfc:	6126      	str	r6, [r4, #16]
 800acfe:	444e      	add	r6, r9
 800ad00:	6026      	str	r6, [r4, #0]
 800ad02:	465e      	mov	r6, fp
 800ad04:	6165      	str	r5, [r4, #20]
 800ad06:	eba5 0509 	sub.w	r5, r5, r9
 800ad0a:	60a5      	str	r5, [r4, #8]
 800ad0c:	455e      	cmp	r6, fp
 800ad0e:	bf28      	it	cs
 800ad10:	465e      	movcs	r6, fp
 800ad12:	4651      	mov	r1, sl
 800ad14:	4632      	mov	r2, r6
 800ad16:	6820      	ldr	r0, [r4, #0]
 800ad18:	f7fc fe2c 	bl	8007974 <memmove>
 800ad1c:	68a2      	ldr	r2, [r4, #8]
 800ad1e:	44da      	add	sl, fp
 800ad20:	1b92      	subs	r2, r2, r6
 800ad22:	60a2      	str	r2, [r4, #8]
 800ad24:	6822      	ldr	r2, [r4, #0]
 800ad26:	4432      	add	r2, r6
 800ad28:	6022      	str	r2, [r4, #0]
 800ad2a:	68ba      	ldr	r2, [r7, #8]
 800ad2c:	eba2 030b 	sub.w	r3, r2, fp
 800ad30:	60bb      	str	r3, [r7, #8]
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	d0aa      	beq.n	800ac8c <__ssprint_r+0x14>
 800ad36:	f04f 0b00 	mov.w	fp, #0
 800ad3a:	e7b2      	b.n	800aca2 <__ssprint_r+0x2a>
 800ad3c:	f04f 0a00 	mov.w	sl, #0
 800ad40:	46d3      	mov	fp, sl
 800ad42:	e7ae      	b.n	800aca2 <__ssprint_r+0x2a>
 800ad44:	462a      	mov	r2, r5
 800ad46:	4640      	mov	r0, r8
 800ad48:	f7ff fc30 	bl	800a5ac <_realloc_r>
 800ad4c:	4606      	mov	r6, r0
 800ad4e:	2800      	cmp	r0, #0
 800ad50:	d1d4      	bne.n	800acfc <__ssprint_r+0x84>
 800ad52:	4640      	mov	r0, r8
 800ad54:	6921      	ldr	r1, [r4, #16]
 800ad56:	f7fd fda3 	bl	80088a0 <_free_r>
 800ad5a:	230c      	movs	r3, #12
 800ad5c:	f8c8 3000 	str.w	r3, [r8]
 800ad60:	89a3      	ldrh	r3, [r4, #12]
 800ad62:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ad66:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ad6a:	81a3      	strh	r3, [r4, #12]
 800ad6c:	2300      	movs	r3, #0
 800ad6e:	60bb      	str	r3, [r7, #8]
 800ad70:	e78d      	b.n	800ac8e <__ssprint_r+0x16>

0800ad72 <abort>:
 800ad72:	2006      	movs	r0, #6
 800ad74:	b508      	push	{r3, lr}
 800ad76:	f000 f82d 	bl	800add4 <raise>
 800ad7a:	2001      	movs	r0, #1
 800ad7c:	f7f6 ff34 	bl	8001be8 <_exit>

0800ad80 <_raise_r>:
 800ad80:	291f      	cmp	r1, #31
 800ad82:	b538      	push	{r3, r4, r5, lr}
 800ad84:	4604      	mov	r4, r0
 800ad86:	460d      	mov	r5, r1
 800ad88:	d904      	bls.n	800ad94 <_raise_r+0x14>
 800ad8a:	2316      	movs	r3, #22
 800ad8c:	6003      	str	r3, [r0, #0]
 800ad8e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ad92:	bd38      	pop	{r3, r4, r5, pc}
 800ad94:	f8d0 2118 	ldr.w	r2, [r0, #280]	; 0x118
 800ad98:	b112      	cbz	r2, 800ada0 <_raise_r+0x20>
 800ad9a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ad9e:	b94b      	cbnz	r3, 800adb4 <_raise_r+0x34>
 800ada0:	4620      	mov	r0, r4
 800ada2:	f000 f831 	bl	800ae08 <_getpid_r>
 800ada6:	462a      	mov	r2, r5
 800ada8:	4601      	mov	r1, r0
 800adaa:	4620      	mov	r0, r4
 800adac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800adb0:	f000 b818 	b.w	800ade4 <_kill_r>
 800adb4:	2b01      	cmp	r3, #1
 800adb6:	d00a      	beq.n	800adce <_raise_r+0x4e>
 800adb8:	1c59      	adds	r1, r3, #1
 800adba:	d103      	bne.n	800adc4 <_raise_r+0x44>
 800adbc:	2316      	movs	r3, #22
 800adbe:	6003      	str	r3, [r0, #0]
 800adc0:	2001      	movs	r0, #1
 800adc2:	e7e6      	b.n	800ad92 <_raise_r+0x12>
 800adc4:	2400      	movs	r4, #0
 800adc6:	4628      	mov	r0, r5
 800adc8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800adcc:	4798      	blx	r3
 800adce:	2000      	movs	r0, #0
 800add0:	e7df      	b.n	800ad92 <_raise_r+0x12>
	...

0800add4 <raise>:
 800add4:	4b02      	ldr	r3, [pc, #8]	; (800ade0 <raise+0xc>)
 800add6:	4601      	mov	r1, r0
 800add8:	6818      	ldr	r0, [r3, #0]
 800adda:	f7ff bfd1 	b.w	800ad80 <_raise_r>
 800adde:	bf00      	nop
 800ade0:	200006d8 	.word	0x200006d8

0800ade4 <_kill_r>:
 800ade4:	b538      	push	{r3, r4, r5, lr}
 800ade6:	2300      	movs	r3, #0
 800ade8:	4d06      	ldr	r5, [pc, #24]	; (800ae04 <_kill_r+0x20>)
 800adea:	4604      	mov	r4, r0
 800adec:	4608      	mov	r0, r1
 800adee:	4611      	mov	r1, r2
 800adf0:	602b      	str	r3, [r5, #0]
 800adf2:	f7f6 fe4e 	bl	8001a92 <_kill>
 800adf6:	1c43      	adds	r3, r0, #1
 800adf8:	d102      	bne.n	800ae00 <_kill_r+0x1c>
 800adfa:	682b      	ldr	r3, [r5, #0]
 800adfc:	b103      	cbz	r3, 800ae00 <_kill_r+0x1c>
 800adfe:	6023      	str	r3, [r4, #0]
 800ae00:	bd38      	pop	{r3, r4, r5, pc}
 800ae02:	bf00      	nop
 800ae04:	20000f0c 	.word	0x20000f0c

0800ae08 <_getpid_r>:
 800ae08:	f7f6 be36 	b.w	8001a78 <_getpid>

0800ae0c <_init>:
 800ae0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae0e:	bf00      	nop
 800ae10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ae12:	bc08      	pop	{r3}
 800ae14:	469e      	mov	lr, r3
 800ae16:	4770      	bx	lr

0800ae18 <_fini>:
 800ae18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae1a:	bf00      	nop
 800ae1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ae1e:	bc08      	pop	{r3}
 800ae20:	469e      	mov	lr, r3
 800ae22:	4770      	bx	lr
