

================================================================
== Vivado HLS Report for 'write_row_ifm'
================================================================
* Date:           Wed Jan 20 17:36:46 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        finalpool_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 3.254 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       60| 10.000 ns | 0.600 us |    1|   60|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       58|       58|         1|          1|          1|    58|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     67|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     66|    -|
|Register         |        -|      -|     105|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     105|    133|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |add_ln83_fu_141_p2   |     +    |      0|  0|  39|          32|           6|
    |j_fu_153_p2          |     +    |      0|  0|  15|           6|           1|
    |ap_block_state2      |    and   |      0|  0|   2|           1|           1|
    |icmp_ln83_fu_147_p2  |   icmp   |      0|  0|  11|           6|           4|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  67|          45|          12|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  21|          4|    1|          4|
    |ap_phi_mux_cifm_counter_1_phi_fu_135_p4  |   9|          2|   32|         64|
    |ap_return                                |   9|          2|   32|         64|
    |cifm_TDATA_blk_n                         |   9|          2|    1|          2|
    |cifm_counter_1_reg_132                   |   9|          2|   32|         64|
    |j_0_reg_121                              |   9|          2|    6|         12|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  66|         14|  104|        210|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |add_ln83_reg_214        |  32|   0|   32|          0|
    |ap_CS_fsm               |   3|   0|    3|          0|
    |ap_return_preg          |  32|   0|   32|          0|
    |cifm_counter_1_reg_132  |  32|   0|   32|          0|
    |j_0_reg_121             |   6|   0|    6|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 105|   0|  105|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |   write_row_ifm   | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |   write_row_ifm   | return value |
|ap_start              |  in |    1| ap_ctrl_hs |   write_row_ifm   | return value |
|ap_done               | out |    1| ap_ctrl_hs |   write_row_ifm   | return value |
|ap_idle               | out |    1| ap_ctrl_hs |   write_row_ifm   | return value |
|ap_ready              | out |    1| ap_ctrl_hs |   write_row_ifm   | return value |
|ap_return             | out |   32| ap_ctrl_hs |   write_row_ifm   | return value |
|cifm_TDATA            |  in |  512|    axis    |        cifm       |    pointer   |
|cifm_TVALID           |  in |    1|    axis    |        cifm       |    pointer   |
|cifm_TREADY           | out |    1|    axis    |        cifm       |    pointer   |
|ifm_buff0_0_address0  | out |    6|  ap_memory |    ifm_buff0_0    |     array    |
|ifm_buff0_0_ce0       | out |    1|  ap_memory |    ifm_buff0_0    |     array    |
|ifm_buff0_0_we0       | out |    1|  ap_memory |    ifm_buff0_0    |     array    |
|ifm_buff0_0_d0        | out |   32|  ap_memory |    ifm_buff0_0    |     array    |
|ifm_buff0_1_address0  | out |    6|  ap_memory |    ifm_buff0_1    |     array    |
|ifm_buff0_1_ce0       | out |    1|  ap_memory |    ifm_buff0_1    |     array    |
|ifm_buff0_1_we0       | out |    1|  ap_memory |    ifm_buff0_1    |     array    |
|ifm_buff0_1_d0        | out |   32|  ap_memory |    ifm_buff0_1    |     array    |
|ifm_buff0_2_address0  | out |    6|  ap_memory |    ifm_buff0_2    |     array    |
|ifm_buff0_2_ce0       | out |    1|  ap_memory |    ifm_buff0_2    |     array    |
|ifm_buff0_2_we0       | out |    1|  ap_memory |    ifm_buff0_2    |     array    |
|ifm_buff0_2_d0        | out |   32|  ap_memory |    ifm_buff0_2    |     array    |
|cifm_counter_read     |  in |   32|   ap_none  | cifm_counter_read |    scalar    |
|enable                |  in |    1|   ap_none  |       enable      |    scalar    |
+----------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 3 2 
2 --> 3 2 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.55>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %cifm, [5 x i8]* @p_str8, i32 0, i32 0, [5 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 4 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%enable_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %enable)" [finalpool.cpp:78]   --->   Operation 5 'read' 'enable_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%cifm_counter_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %cifm_counter_read)" [finalpool.cpp:78]   --->   Operation 6 'read' 'cifm_counter_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.76ns)   --->   "br i1 %enable_read, label %.preheader.preheader, label %.loopexit" [finalpool.cpp:80]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (2.55ns)   --->   "%add_ln83 = add i32 %cifm_counter_read_1, 58" [finalpool.cpp:83]   --->   Operation 8 'add' 'add_ln83' <Predicate = (enable_read)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %.preheader" [finalpool.cpp:83]   --->   Operation 9 'br' <Predicate = (enable_read)> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%j_0 = phi i6 [ %j, %hls_label_2 ], [ 0, %.preheader.preheader ]"   --->   Operation 10 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.42ns)   --->   "%icmp_ln83 = icmp eq i6 %j_0, -6" [finalpool.cpp:83]   --->   Operation 11 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 58, i64 58, i64 58)"   --->   Operation 12 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.82ns)   --->   "%j = add i6 %j_0, 1" [finalpool.cpp:83]   --->   Operation 13 'add' 'j' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln83, label %.loopexit.loopexit, label %hls_label_2" [finalpool.cpp:83]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [finalpool.cpp:84]   --->   Operation 15 'specregionbegin' 'tmp' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [finalpool.cpp:85]   --->   Operation 16 'specpipeline' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%cifm_read = call i512 @_ssdm_op_Read.axis.volatile.i512P(i512* %cifm)" [finalpool.cpp:86]   --->   Operation 17 'read' 'cifm_read' <Predicate = (!icmp_ln83)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i512 %cifm_read to i32" [finalpool.cpp:86]   --->   Operation 18 'trunc' 'trunc_ln86' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%bitcast_ln86 = bitcast i32 %trunc_ln86 to float" [finalpool.cpp:86]   --->   Operation 19 'bitcast' 'bitcast_ln86' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i6 %j_0 to i64" [finalpool.cpp:86]   --->   Operation 20 'zext' 'zext_ln86' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%ifm_buff0_0_addr = getelementptr [58 x float]* %ifm_buff0_0, i64 0, i64 %zext_ln86" [finalpool.cpp:86]   --->   Operation 21 'getelementptr' 'ifm_buff0_0_addr' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (3.25ns)   --->   "store float %bitcast_ln86, float* %ifm_buff0_0_addr, align 4" [finalpool.cpp:86]   --->   Operation 22 'store' <Predicate = (!icmp_ln83)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%cifm_a1_load_new6 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %cifm_read, i32 32, i32 63)" [finalpool.cpp:87]   --->   Operation 23 'partselect' 'cifm_a1_load_new6' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%bitcast_ln87 = bitcast i32 %cifm_a1_load_new6 to float" [finalpool.cpp:87]   --->   Operation 24 'bitcast' 'bitcast_ln87' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%ifm_buff0_1_addr = getelementptr [58 x float]* %ifm_buff0_1, i64 0, i64 %zext_ln86" [finalpool.cpp:87]   --->   Operation 25 'getelementptr' 'ifm_buff0_1_addr' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (3.25ns)   --->   "store float %bitcast_ln87, float* %ifm_buff0_1_addr, align 4" [finalpool.cpp:87]   --->   Operation 26 'store' <Predicate = (!icmp_ln83)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%cifm_a2_load_new = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %cifm_read, i32 64, i32 95)" [finalpool.cpp:88]   --->   Operation 27 'partselect' 'cifm_a2_load_new' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%bitcast_ln88 = bitcast i32 %cifm_a2_load_new to float" [finalpool.cpp:88]   --->   Operation 28 'bitcast' 'bitcast_ln88' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ifm_buff0_2_addr = getelementptr [58 x float]* %ifm_buff0_2, i64 0, i64 %zext_ln86" [finalpool.cpp:88]   --->   Operation 29 'getelementptr' 'ifm_buff0_2_addr' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (3.25ns)   --->   "store float %bitcast_ln88, float* %ifm_buff0_2_addr, align 4" [finalpool.cpp:88]   --->   Operation 30 'store' <Predicate = (!icmp_ln83)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp)" [finalpool.cpp:103]   --->   Operation 31 'specregionend' 'empty' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br label %.preheader" [finalpool.cpp:83]   --->   Operation 32 'br' <Predicate = (!icmp_ln83)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 33 [1/1] (1.76ns)   --->   "br label %.loopexit"   --->   Operation 33 'br' <Predicate = (enable_read)> <Delay = 1.76>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%cifm_counter_1 = phi i32 [ %cifm_counter_read_1, %0 ], [ %add_ln83, %.loopexit.loopexit ]" [finalpool.cpp:78]   --->   Operation 34 'phi' 'cifm_counter_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "ret i32 %cifm_counter_1" [finalpool.cpp:106]   --->   Operation 35 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cifm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ifm_buff0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ifm_buff0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ifm_buff0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ cifm_counter_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ enable]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface    ) [ 0000]
enable_read           (read             ) [ 0111]
cifm_counter_read_1   (read             ) [ 0111]
br_ln80               (br               ) [ 0111]
add_ln83              (add              ) [ 0111]
br_ln83               (br               ) [ 0110]
j_0                   (phi              ) [ 0010]
icmp_ln83             (icmp             ) [ 0010]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
j                     (add              ) [ 0110]
br_ln83               (br               ) [ 0000]
tmp                   (specregionbegin  ) [ 0000]
specpipeline_ln85     (specpipeline     ) [ 0000]
cifm_read             (read             ) [ 0000]
trunc_ln86            (trunc            ) [ 0000]
bitcast_ln86          (bitcast          ) [ 0000]
zext_ln86             (zext             ) [ 0000]
ifm_buff0_0_addr      (getelementptr    ) [ 0000]
store_ln86            (store            ) [ 0000]
cifm_a1_load_new6     (partselect       ) [ 0000]
bitcast_ln87          (bitcast          ) [ 0000]
ifm_buff0_1_addr      (getelementptr    ) [ 0000]
store_ln87            (store            ) [ 0000]
cifm_a2_load_new      (partselect       ) [ 0000]
bitcast_ln88          (bitcast          ) [ 0000]
ifm_buff0_2_addr      (getelementptr    ) [ 0000]
store_ln88            (store            ) [ 0000]
empty                 (specregionend    ) [ 0000]
br_ln83               (br               ) [ 0110]
br_ln0                (br               ) [ 0000]
cifm_counter_1        (phi              ) [ 0001]
ret_ln106             (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cifm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cifm"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ifm_buff0_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ifm_buff0_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ifm_buff0_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ifm_buff0_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ifm_buff0_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ifm_buff0_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cifm_counter_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cifm_counter_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="enable">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="enable"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i512P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="enable_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="enable_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="cifm_counter_read_1_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cifm_counter_read_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="cifm_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="512" slack="0"/>
<pin id="78" dir="0" index="1" bw="512" slack="0"/>
<pin id="79" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cifm_read/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="ifm_buff0_0_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="6" slack="0"/>
<pin id="86" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ifm_buff0_0_addr/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="store_ln86_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="6" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="0"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="ifm_buff0_1_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="6" slack="0"/>
<pin id="99" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ifm_buff0_1_addr/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln87_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="6" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="ifm_buff0_2_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="6" slack="0"/>
<pin id="112" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ifm_buff0_2_addr/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="store_ln88_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="6" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="0"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/2 "/>
</bind>
</comp>

<comp id="121" class="1005" name="j_0_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="6" slack="1"/>
<pin id="123" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="j_0_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="6" slack="0"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="1" slack="1"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="132" class="1005" name="cifm_counter_1_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="134" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="cifm_counter_1 (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="cifm_counter_1_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="2"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="32" slack="2"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cifm_counter_1/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="add_ln83_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="7" slack="0"/>
<pin id="144" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="icmp_ln83_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="6" slack="0"/>
<pin id="149" dir="0" index="1" bw="6" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln83/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="j_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="6" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="trunc_ln86_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="512" slack="0"/>
<pin id="161" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln86/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="bitcast_ln86_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln86/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="zext_ln86_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="6" slack="0"/>
<pin id="170" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="cifm_a1_load_new6_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="512" slack="0"/>
<pin id="178" dir="0" index="2" bw="7" slack="0"/>
<pin id="179" dir="0" index="3" bw="7" slack="0"/>
<pin id="180" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="cifm_a1_load_new6/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="bitcast_ln87_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln87/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="cifm_a2_load_new_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="512" slack="0"/>
<pin id="193" dir="0" index="2" bw="8" slack="0"/>
<pin id="194" dir="0" index="3" bw="8" slack="0"/>
<pin id="195" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="cifm_a2_load_new/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="bitcast_ln88_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln88/2 "/>
</bind>
</comp>

<comp id="205" class="1005" name="enable_read_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="enable_read "/>
</bind>
</comp>

<comp id="209" class="1005" name="cifm_counter_read_1_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="2"/>
<pin id="211" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="cifm_counter_read_1 "/>
</bind>
</comp>

<comp id="214" class="1005" name="add_ln83_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="2"/>
<pin id="216" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln83 "/>
</bind>
</comp>

<comp id="222" class="1005" name="j_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="6" slack="0"/>
<pin id="224" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="22" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="24" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="48" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="50" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="4" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="50" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="95" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="50" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="108" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="124"><net_src comp="28" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="121" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="145"><net_src comp="70" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="26" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="125" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="30" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="125" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="36" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="162"><net_src comp="76" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="159" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="171"><net_src comp="125" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="173"><net_src comp="168" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="174"><net_src comp="168" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="181"><net_src comp="52" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="76" pin="2"/><net_sink comp="175" pin=1"/></net>

<net id="183"><net_src comp="54" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="184"><net_src comp="56" pin="0"/><net_sink comp="175" pin=3"/></net>

<net id="188"><net_src comp="175" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="196"><net_src comp="52" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="76" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="198"><net_src comp="58" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="199"><net_src comp="60" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="203"><net_src comp="190" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="208"><net_src comp="64" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="70" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="217"><net_src comp="141" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="225"><net_src comp="153" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="125" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: cifm | {}
	Port: ifm_buff0_0 | {2 }
	Port: ifm_buff0_1 | {2 }
	Port: ifm_buff0_2 | {2 }
 - Input state : 
	Port: write_row_ifm : cifm | {2 }
	Port: write_row_ifm : cifm_counter_read | {1 }
	Port: write_row_ifm : enable | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln83 : 1
		j : 1
		br_ln83 : 2
		bitcast_ln86 : 1
		zext_ln86 : 1
		ifm_buff0_0_addr : 2
		store_ln86 : 2
		bitcast_ln87 : 1
		ifm_buff0_1_addr : 2
		store_ln87 : 2
		bitcast_ln88 : 1
		ifm_buff0_2_addr : 2
		store_ln88 : 2
		empty : 1
	State 3
		cifm_counter_1 : 1
		ret_ln106 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|    add   |         add_ln83_fu_141        |    0    |    39   |
|          |            j_fu_153            |    0    |    15   |
|----------|--------------------------------|---------|---------|
|   icmp   |        icmp_ln83_fu_147        |    0    |    11   |
|----------|--------------------------------|---------|---------|
|          |     enable_read_read_fu_64     |    0    |    0    |
|   read   | cifm_counter_read_1_read_fu_70 |    0    |    0    |
|          |      cifm_read_read_fu_76      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   trunc  |        trunc_ln86_fu_159       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   zext   |        zext_ln86_fu_168        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|partselect|    cifm_a1_load_new6_fu_175    |    0    |    0    |
|          |     cifm_a2_load_new_fu_190    |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |    65   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      add_ln83_reg_214     |   32   |
|   cifm_counter_1_reg_132  |   32   |
|cifm_counter_read_1_reg_209|   32   |
|    enable_read_reg_205    |    1   |
|        j_0_reg_121        |    6   |
|         j_reg_222         |    6   |
+---------------------------+--------+
|           Total           |   109  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   65   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   109  |    -   |
+-----------+--------+--------+
|   Total   |   109  |   65   |
+-----------+--------+--------+
