DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "I_TB"
duLibraryName "PHD_test"
duName "PHD_tester"
elements [
(GiElement
name "phaseBitNb"
type "positive"
value "phaseBitNb"
)
(GiElement
name "unwrappedPhaseBitNb"
type "positive"
value "unwrappedPhaseBitNb"
)
]
mwi 0
uid 1547,0
)
(Instance
name "I_DUT"
duLibraryName "PHD"
duName "phaseDetector"
elements [
(GiElement
name "phaseBitNb"
type "positive"
value "phaseBitNb"
)
(GiElement
name "unwrappedPhaseBitNb"
type "positive"
value "unwrappedPhaseBitNb"
)
]
mwi 0
uid 2181,0
)
]
libraryRefs [
"ieee"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\dev\\did-labs\\Prefs\\..\\PHD_test\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\dev\\did-labs\\Prefs\\..\\PHD_test\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\dev\\did-labs\\Prefs\\..\\PHD_test\\hds\\@p@h@d_tb\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\dev\\did-labs\\Prefs\\..\\PHD_test\\hds\\@p@h@d_tb\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\dev\\did-labs\\Prefs\\..\\PHD_test\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\dev\\did-labs\\Prefs\\..\\PHD_test\\hds\\@p@h@d_tb"
)
(vvPair
variable "d_logical"
value "C:\\dev\\did-labs\\Prefs\\..\\PHD_test\\hds\\PHD_tb"
)
(vvPair
variable "date"
value "24.04.2023"
)
(vvPair
variable "day"
value "lun."
)
(vvPair
variable "day_long"
value "lundi"
)
(vvPair
variable "dd"
value "24"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "PHD_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "axel.amand"
)
(vvPair
variable "graphical_source_date"
value "24.04.2023"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE7860"
)
(vvPair
variable "graphical_source_time"
value "08:22:11"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE7860"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "PHD_test"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\Syslo\\Master\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/ElN/PHD_test/work"
)
(vvPair
variable "mm"
value "04"
)
(vvPair
variable "module_name"
value "PHD_tb"
)
(vvPair
variable "month"
value "avr."
)
(vvPair
variable "month_long"
value "avril"
)
(vvPair
variable "p"
value "C:\\dev\\did-labs\\Prefs\\..\\PHD_test\\hds\\@p@h@d_tb\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\dev\\did-labs\\Prefs\\..\\PHD_test\\hds\\PHD_tb\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ActelPath"
value "$ACTEL_HOME"
)
(vvPair
variable "task_ActelProjectPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\$ACTEL_WORK_DIR"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEPath"
value "D:\\Labs\\ElN\\Board\\Board\\ise"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "/usr/opt/Modelsim/modeltech/bin"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "08:22:11"
)
(vvPair
variable "unit"
value "PHD_tb"
)
(vvPair
variable "user"
value "axel.amand"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2023"
)
(vvPair
variable "yy"
value "23"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 41,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "79000,-29000,98000,-27000"
)
oxt "45000,22000,64000,24000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "79200,-28600,94600,-27400"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 18600
)
position 1
ignorePrefs 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "47000,-29000,73000,-27000"
)
oxt "13000,22000,39000,24000"
text (MLText
uid 16,0
va (VaSet
fg "32768,0,0"
font "Verdana,12,1"
)
xt "53150,-28700,66850,-27300"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 25600
)
position 1
ignorePrefs 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "52000,-23000,73000,-21000"
)
oxt "18000,28000,39000,30000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "52200,-22600,70500,-21400"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "73000,-29000,79000,-27000"
)
oxt "39000,22000,45000,24000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "73200,-28600,77900,-27400"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 5600
)
position 1
ignorePrefs 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "52000,-27000,73000,-25000"
)
oxt "18000,24000,39000,26000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "52200,-26600,67400,-25400"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "47000,-27000,52000,-25000"
)
oxt "13000,24000,18000,26000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "47200,-26600,50600,-25400"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "47000,-25000,52000,-23000"
)
oxt "13000,26000,18000,28000"
text (MLText
uid 31,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "47200,-24600,50600,-23400"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "73000,-27000,98000,-21000"
)
oxt "39000,24000,64000,30000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "73200,-26800,87300,-25600"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 24600
)
ignorePrefs 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "52000,-25000,73000,-23000"
)
oxt "18000,26000,39000,28000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "52200,-24600,66900,-23400"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "47000,-23000,52000,-21000"
)
oxt "13000,28000,18000,30000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "47200,-22600,51500,-21400"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 1
)
xt "47000,-29000,98000,-21000"
)
oxt "13000,22000,64000,30000"
)
*12 (Blk
uid 1547,0
shape (Rectangle
uid 1548,0
va (VaSet
vasetType 1
fg "40000,56832,65535"
)
xt "33000,-47000,79000,-39000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1549,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*13 (Text
uid 1550,0
va (VaSet
)
xt "33200,-38800,38000,-37800"
st "PHD_test"
blo "33200,-38000"
tm "BdLibraryNameMgr"
)
*14 (Text
uid 1551,0
va (VaSet
)
xt "33200,-37600,39800,-36600"
st "PHD_tester"
blo "33200,-36800"
tm "BlkNameMgr"
)
*15 (Text
uid 1552,0
va (VaSet
)
xt "33200,-36400,35600,-35400"
st "I_TB"
blo "33200,-35600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1553,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1554,0
text (MLText
uid 1555,0
va (VaSet
)
xt "33000,-34200,66700,-31800"
st "phaseBitNb          = phaseBitNb             ( positive )  
unwrappedPhaseBitNb = unwrappedPhaseBitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "phaseBitNb"
type "positive"
value "phaseBitNb"
)
(GiElement
name "unwrappedPhaseBitNb"
type "positive"
value "unwrappedPhaseBitNb"
)
]
)
viewicon (ZoomableIcon
uid 1556,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "33250,-40750,34750,-39250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
)
*16 (Net
uid 1605,0
decl (Decl
n "reset"
t "std_ulogic"
o 5
suid 8,0
)
declText (MLText
uid 1606,0
va (VaSet
)
xt "2000,-71800,18600,-70600"
st "SIGNAL reset     : std_ulogic"
)
)
*17 (Net
uid 1613,0
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 9,0
)
declText (MLText
uid 1614,0
va (VaSet
)
xt "2000,-75800,18700,-74600"
st "SIGNAL clock     : std_ulogic"
)
)
*18 (Net
uid 1621,0
decl (Decl
n "phaseFb"
t "std_ulogic"
o 3
suid 10,0
)
declText (MLText
uid 1622,0
va (VaSet
)
xt "2000,-73800,19600,-72600"
st "SIGNAL phaseFb   : std_ulogic"
)
)
*19 (Net
uid 1629,0
decl (Decl
n "phaseRef"
t "std_ulogic"
o 4
suid 11,0
)
declText (MLText
uid 1630,0
va (VaSet
)
xt "2000,-72800,19700,-71600"
st "SIGNAL phaseRef  : std_ulogic"
)
)
*20 (Net
uid 1637,0
decl (Decl
n "phaseDiff"
t "signed"
b "(unwrappedPhaseBitNb-1 DOWNTO 0)"
o 2
suid 12,0
)
declText (MLText
uid 1638,0
va (VaSet
)
xt "2000,-74800,37800,-73600"
st "SIGNAL phaseDiff : signed(unwrappedPhaseBitNb-1 DOWNTO 0)"
)
)
*21 (SaComponent
uid 2181,0
optionalChildren [
*22 (CptPort
uid 2161,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2162,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "67000,-65375,67750,-64625"
)
tg (CPTG
uid 2163,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2164,0
va (VaSet
)
xt "60600,-65550,66000,-64550"
st "phaseDiff"
ju 2
blo "66000,-64750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "phaseDiff"
t "signed"
b "(unwrappedPhaseBitNb-1 DOWNTO 0)"
o 5
suid 1,0
)
)
)
*23 (CptPort
uid 2165,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2166,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,-65375,51000,-64625"
)
tg (CPTG
uid 2167,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2168,0
va (VaSet
)
xt "52000,-65550,56800,-64550"
st "phaseRef"
blo "52000,-64750"
)
)
thePort (LogicalPort
decl (Decl
n "phaseRef"
t "std_ulogic"
o 3
suid 2,0
)
)
)
*24 (CptPort
uid 2169,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2170,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,-59375,51000,-58625"
)
tg (CPTG
uid 2171,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2172,0
va (VaSet
)
xt "52000,-59600,55000,-58600"
st "clock"
blo "52000,-58800"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 2007,0
)
)
)
*25 (CptPort
uid 2173,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2174,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,-57375,51000,-56625"
)
tg (CPTG
uid 2175,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2176,0
va (VaSet
)
xt "52000,-57600,55000,-56600"
st "reset"
blo "52000,-56800"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 4
suid 2008,0
)
)
)
*26 (CptPort
uid 2177,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2178,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,-63375,51000,-62625"
)
tg (CPTG
uid 2179,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2180,0
va (VaSet
)
xt "52000,-63500,56200,-62500"
st "phaseFb"
blo "52000,-62700"
)
)
thePort (LogicalPort
decl (Decl
n "phaseFb"
t "std_ulogic"
o 2
suid 2009,0
)
)
)
]
shape (Rectangle
uid 2182,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "51000,-69000,67000,-55000"
)
oxt "31000,11000,47000,25000"
ttg (MlTextGroup
uid 2183,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*27 (Text
uid 2184,0
va (VaSet
)
xt "51500,-54600,53300,-53600"
st "PHD"
blo "51500,-53800"
tm "BdLibraryNameMgr"
)
*28 (Text
uid 2185,0
va (VaSet
)
xt "51500,-53600,59900,-52600"
st "phaseDetector"
blo "51500,-52800"
tm "CptNameMgr"
)
*29 (Text
uid 2186,0
va (VaSet
)
xt "51500,-52600,54500,-51600"
st "I_DUT"
blo "51500,-51800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2187,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2188,0
text (MLText
uid 2189,0
va (VaSet
font "Verdana,8,0"
)
xt "51000,-50000,78600,-48000"
st "phaseBitNb          = phaseBitNb             ( positive )  
unwrappedPhaseBitNb = unwrappedPhaseBitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "phaseBitNb"
type "positive"
value "phaseBitNb"
)
(GiElement
name "unwrappedPhaseBitNb"
type "positive"
value "unwrappedPhaseBitNb"
)
]
)
viewicon (ZoomableIcon
uid 2190,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "51250,-56750,52750,-55250"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
connectByName 1
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*30 (Wire
uid 1607,0
shape (OrthoPolyLine
uid 1608,0
va (VaSet
vasetType 3
)
xt "49000,-57000,50250,-47000"
pts [
"50250,-57000"
"49000,-57000"
"49000,-47000"
]
)
start &25
end &12
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 1611,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1612,0
va (VaSet
font "Verdana,12,0"
)
xt "45250,-58400,48750,-57100"
st "reset"
blo "45250,-57400"
tm "WireNameMgr"
)
)
on &16
)
*31 (Wire
uid 1615,0
shape (OrthoPolyLine
uid 1616,0
va (VaSet
vasetType 3
)
xt "47000,-59000,50250,-47000"
pts [
"50250,-59000"
"47000,-59000"
"47000,-47000"
]
)
start &24
end &12
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 1619,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1620,0
va (VaSet
font "Verdana,12,0"
)
xt "45250,-60400,48750,-59100"
st "clock"
blo "45250,-59400"
tm "WireNameMgr"
)
)
on &17
)
*32 (Wire
uid 1623,0
shape (OrthoPolyLine
uid 1624,0
va (VaSet
vasetType 3
)
xt "43000,-63000,50250,-47000"
pts [
"50250,-63000"
"43000,-63000"
"43000,-47000"
]
)
start &26
end &12
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 1627,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1628,0
va (VaSet
font "Verdana,12,0"
)
xt "43250,-64400,48150,-63100"
st "phaseFb"
blo "43250,-63400"
tm "WireNameMgr"
)
)
on &18
)
*33 (Wire
uid 1631,0
shape (OrthoPolyLine
uid 1632,0
va (VaSet
vasetType 3
)
xt "41000,-65000,50250,-47000"
pts [
"50250,-65000"
"41000,-65000"
"41000,-47000"
]
)
start &23
end &12
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 1635,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1636,0
va (VaSet
font "Verdana,12,0"
)
xt "42250,-66400,47850,-65100"
st "phaseRef"
blo "42250,-65400"
tm "WireNameMgr"
)
)
on &19
)
*34 (Wire
uid 1639,0
shape (OrthoPolyLine
uid 1640,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "67750,-65000,71000,-47000"
pts [
"67750,-65000"
"71000,-65000"
"71000,-47000"
]
)
start &22
end &12
sat 32
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1643,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1644,0
va (VaSet
font "Verdana,12,0"
)
xt "69750,-66400,76050,-65100"
st "phaseDiff"
blo "69750,-65400"
tm "WireNameMgr"
)
)
on &20
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 0
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *35 (PackageList
uid 42,0
stg "VerticalLayoutStrategy"
textVec [
*36 (Text
uid 43,0
va (VaSet
font "Verdana,8,1"
)
xt "0,-87000,6500,-86100"
st "Package List"
blo "0,-86300"
)
*37 (MLText
uid 44,0
va (VaSet
font "Verdana,8,0"
)
xt "0,-86000,13600,-83000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 45,0
stg "VerticalLayoutStrategy"
textVec [
*38 (Text
uid 46,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,0,32000,1000"
st "Compiler Directives"
blo "20000,800"
)
*39 (Text
uid 47,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,1400,33800,2400"
st "Pre-module directives:"
blo "20000,2200"
)
*40 (MLText
uid 48,0
va (VaSet
isHidden 1
)
xt "20000,2800,32100,5200"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*41 (Text
uid 49,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,5600,34400,6600"
st "Post-module directives:"
blo "20000,6400"
)
*42 (MLText
uid 50,0
va (VaSet
isHidden 1
)
xt "20000,7000,20000,7000"
tm "BdCompilerDirectivesTextMgr"
)
*43 (Text
uid 51,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,7200,33800,8200"
st "End-module directives:"
blo "20000,8000"
)
*44 (MLText
uid 52,0
va (VaSet
isHidden 1
)
xt "20000,1200,20000,1200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-8,-8,1928,1048"
viewArea "-1430,-88420,125745,-19323"
cachedDiagramExtent "0,-87000,98000,8200"
pageSetupInfo (PageSetupInfo
ptrCmd "\\\\ipp://ippsion.hevs.ch\\PREA309_HPLJ3005DN,winspool,"
fileName "\\\\EIV\\a309_hplj4050.electro.eiv"
toPrinter 1
xMargin 48
yMargin 48
paperWidth 761
paperHeight 1077
unixPaperWidth 595
unixPaperHeight 842
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
unixPaperName "A4  (210mm x 297mm)"
windowsPaperName "A4"
windowsPaperType 9
scale 75
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "0,-87000"
lastUid 2256,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "65535,0,0"
font "Verdana,8,0"
)
xt "200,200,2500,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "Verdana,8,0"
)
xt "450,2150,1450,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,10,1"
)
xt "400,1000,5000,2200"
st "Panel0"
blo "400,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "40000,56832,65535"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*45 (Text
va (VaSet
)
xt "1500,2550,6800,3750"
st "<library>"
blo "1500,3550"
tm "BdLibraryNameMgr"
)
*46 (Text
va (VaSet
)
xt "1500,3750,6300,4950"
st "<block>"
blo "1500,4750"
tm "BlkNameMgr"
)
*47 (Text
va (VaSet
)
xt "1500,4950,3400,6150"
st "I0"
blo "1500,5950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "1500,12550,1500,12550"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "250,8250,1750,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1200,0,9200,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*48 (Text
va (VaSet
)
xt "-700,2550,3500,3750"
st "Library"
blo "-700,3550"
)
*49 (Text
va (VaSet
)
xt "-700,3750,8200,4950"
st "MWComponent"
blo "-700,4750"
)
*50 (Text
va (VaSet
)
xt "-700,4950,1200,6150"
st "I0"
blo "-700,5950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7700,550,-7700,550"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-850,0,8850,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*51 (Text
va (VaSet
)
xt "-350,2550,3850,3750"
st "Library"
blo "-350,3550"
tm "BdLibraryNameMgr"
)
*52 (Text
va (VaSet
)
xt "-350,3750,8050,4950"
st "SaComponent"
blo "-350,4750"
tm "CptNameMgr"
)
*53 (Text
va (VaSet
)
xt "-350,4950,1550,6150"
st "I0"
blo "-350,5950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7350,550,-7350,550"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-600,8250,900,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-1350,0,9350,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*54 (Text
va (VaSet
)
xt "-850,2550,3350,3750"
st "Library"
blo "-850,3550"
)
*55 (Text
va (VaSet
)
xt "-850,3750,8550,4950"
st "VhdlComponent"
blo "-850,4750"
)
*56 (Text
va (VaSet
)
xt "-850,4950,1050,6150"
st "I0"
blo "-850,5950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7850,550,-7850,550"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-2100,0,10100,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*57 (Text
va (VaSet
)
xt "-1600,2550,2600,3750"
st "Library"
blo "-1600,3550"
)
*58 (Text
va (VaSet
)
xt "-1600,3750,9100,4950"
st "VerilogComponent"
blo "-1600,4750"
)
*59 (Text
va (VaSet
)
xt "-1600,4950,300,6150"
st "I0"
blo "-1600,5950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-8600,550,-8600,550"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*60 (Text
va (VaSet
font "Verdana,8,0"
)
xt "2950,3400,4950,4400"
st "eb1"
blo "2950,4200"
tm "HdlTextNameMgr"
)
*61 (Text
va (VaSet
font "Verdana,8,0"
)
xt "2950,4400,3950,5400"
st "1"
blo "2950,5200"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "250,8250,1750,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "Verdana,8,0"
)
xt "200,200,2500,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Verdana,8,0"
)
xt "-550,-500,550,500"
st "G"
blo "-550,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,-400,3400,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,-400,4700,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineStyle 3
lineWidth 1
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "Verdana,8,0"
)
xt "0,0,3700,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "Verdana,8,0"
)
xt "0,1000,1300,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,50000"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "Verdana,8,0"
)
xt "0,0,3700,1000"
st "Auto list"
)
second (MLText
va (VaSet
font "Verdana,8,0"
)
xt "0,1000,7500,2000"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "Verdana,8,0"
)
xt "2150,-1300,16350,-300"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
font "Verdana,8,0"
)
xt "50,400,1050,1400"
st "1"
blo "50,1200"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*62 (Text
va (VaSet
font "Verdana,8,1"
)
xt "11800,20000,21800,21000"
st "Frame Declarations"
blo "11800,20800"
)
*63 (MLText
va (VaSet
font "Verdana,8,0"
)
xt "11800,21000,11800,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "Verdana,8,0"
)
xt "1100,-1300,9900,-300"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
font "Verdana,8,0"
)
xt "50,400,1050,1400"
st "1"
blo "50,1200"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*64 (Text
va (VaSet
font "Verdana,8,1"
)
xt "11800,20000,21800,21000"
st "Frame Declarations"
blo "11800,20800"
)
*65 (MLText
va (VaSet
font "Verdana,8,0"
)
xt "11800,21000,11800,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "Verdana,8,0"
)
xt "0,750,2100,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "Verdana,8,0"
)
xt "0,750,2100,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,8,1"
)
xt "0,-81400,6500,-80500"
st "Declarations"
blo "0,-80700"
)
portLabel (Text
uid 3,0
va (VaSet
font "Verdana,8,1"
)
xt "0,-80500,3000,-79600"
st "Ports:"
blo "0,-79800"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Verdana,8,1"
)
xt "0,-79600,4500,-78700"
st "Pre User:"
blo "0,-78900"
)
preUserText (MLText
uid 5,0
va (VaSet
)
xt "2000,-78700,28900,-76300"
st "constant phaseBitNb: positive := 8;
constant unwrappedPhaseBitNb: positive := 12;"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Verdana,8,1"
)
xt "0,-76700,8500,-75800"
st "Diagram Signals:"
blo "0,-76000"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "0,-81400,5500,-80500"
st "Post User:"
blo "0,-80700"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
)
xt "0,-81400,0,-81400"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 12,0
usingSuid 1
emptyRow *66 (LEmptyRow
)
uid 635,0
optionalChildren [
*67 (RefLabelRowHdr
)
*68 (TitleRowHdr
)
*69 (FilterRowHdr
)
*70 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*71 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*72 (GroupColHdr
tm "GroupColHdrMgr"
)
*73 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*74 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*75 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*76 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*77 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*78 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*79 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset"
t "std_ulogic"
o 5
suid 8,0
)
)
uid 1645,0
)
*80 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 9,0
)
)
uid 1647,0
)
*81 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "phaseFb"
t "std_ulogic"
o 3
suid 10,0
)
)
uid 1649,0
)
*82 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "phaseRef"
t "std_ulogic"
o 4
suid 11,0
)
)
uid 1651,0
)
*83 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "phaseDiff"
t "signed"
b "(unwrappedPhaseBitNb-1 DOWNTO 0)"
o 2
suid 12,0
)
)
uid 1653,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 648,0
optionalChildren [
*84 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *85 (MRCItem
litem &66
pos 5
dimension 20
)
uid 650,0
optionalChildren [
*86 (MRCItem
litem &67
pos 0
dimension 20
uid 651,0
)
*87 (MRCItem
litem &68
pos 1
dimension 23
uid 652,0
)
*88 (MRCItem
litem &69
pos 2
hidden 1
dimension 20
uid 653,0
)
*89 (MRCItem
litem &79
pos 0
dimension 20
uid 1646,0
)
*90 (MRCItem
litem &80
pos 1
dimension 20
uid 1648,0
)
*91 (MRCItem
litem &81
pos 2
dimension 20
uid 1650,0
)
*92 (MRCItem
litem &82
pos 3
dimension 20
uid 1652,0
)
*93 (MRCItem
litem &83
pos 4
dimension 20
uid 1654,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 654,0
optionalChildren [
*94 (MRCItem
litem &70
pos 0
dimension 20
uid 655,0
)
*95 (MRCItem
litem &72
pos 1
dimension 50
uid 656,0
)
*96 (MRCItem
litem &73
pos 2
dimension 100
uid 657,0
)
*97 (MRCItem
litem &74
pos 3
dimension 50
uid 658,0
)
*98 (MRCItem
litem &75
pos 4
dimension 100
uid 659,0
)
*99 (MRCItem
litem &76
pos 5
dimension 100
uid 660,0
)
*100 (MRCItem
litem &77
pos 6
dimension 50
uid 661,0
)
*101 (MRCItem
litem &78
pos 7
dimension 80
uid 662,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 649,0
vaOverrides [
]
)
]
)
uid 634,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *102 (LEmptyRow
)
uid 664,0
optionalChildren [
*103 (RefLabelRowHdr
)
*104 (TitleRowHdr
)
*105 (FilterRowHdr
)
*106 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*107 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*108 (GroupColHdr
tm "GroupColHdrMgr"
)
*109 (NameColHdr
tm "GenericNameColHdrMgr"
)
*110 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*111 (InitColHdr
tm "GenericValueColHdrMgr"
)
*112 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*113 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
uid 676,0
optionalChildren [
*114 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *115 (MRCItem
litem &102
pos 0
dimension 20
)
uid 678,0
optionalChildren [
*116 (MRCItem
litem &103
pos 0
dimension 20
uid 679,0
)
*117 (MRCItem
litem &104
pos 1
dimension 23
uid 680,0
)
*118 (MRCItem
litem &105
pos 2
hidden 1
dimension 20
uid 681,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 682,0
optionalChildren [
*119 (MRCItem
litem &106
pos 0
dimension 20
uid 683,0
)
*120 (MRCItem
litem &108
pos 1
dimension 50
uid 684,0
)
*121 (MRCItem
litem &109
pos 2
dimension 100
uid 685,0
)
*122 (MRCItem
litem &110
pos 3
dimension 100
uid 686,0
)
*123 (MRCItem
litem &111
pos 4
dimension 50
uid 687,0
)
*124 (MRCItem
litem &112
pos 5
dimension 50
uid 688,0
)
*125 (MRCItem
litem &113
pos 6
dimension 80
uid 689,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 677,0
vaOverrides [
]
)
]
)
uid 663,0
type 1
)
activeModelName "BlockDiag"
)
