

================================================================
== Vivado HLS Report for 'DWT_IR'
================================================================
* Date:           Thu Dec 14 23:01:21 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        DWT
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.456|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |  807|  833607|  807|  833607|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+--------+--------------+-----------+-----------+------+----------+
        |                 |    Latency    |   Iteration  |  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |   max  |    Latency   |  achieved |   target  | Count| Pipelined|
        +-----------------+------+--------+--------------+-----------+-----------+------+----------+
        |- Loop 1         |   806|  833606| 403 ~ 416803 |          -|          -|     2|    no    |
        | + Loop 1.1      |   240|  271200|   2 ~ 2260   |          -|          -|   120|    no    |
        |  ++ Loop 1.1.1  |  1440|    1440|             9|          -|          -|   160|    no    |
        |  ++ Loop 1.1.2  |   175|     175|            32|         16|          1|    10|    yes   |
        |  ++ Loop 1.1.3  |   320|     640|     2 ~ 4    |          -|          -|   160|    no    |
        | + Loop 1.2      |   160|  145600|   2 ~ 1820   |          -|          -|    80|    no    |
        |  ++ Loop 1.2.1  |  1080|    1080|             9|          -|          -|   120|    no    |
        |  ++ Loop 1.2.2  |   255|     255|            32|         16|          1|    15|    yes   |
        |  ++ Loop 1.2.3  |   240|     480|     2 ~ 4    |          -|          -|   120|    no    |
        +-----------------+------+--------+--------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 32
  * Pipeline-1: initiation interval (II) = 16, depth = 32


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 96
* Pipeline : 2
  Pipeline-0 : II = 16, D = 32, States = { 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 }
  Pipeline-1 : II = 16, D = 32, States = { 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 46 4 50 
4 --> 5 13 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 4 
13 --> 45 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 13 
45 --> 46 
46 --> 47 49 3 
47 --> 48 
48 --> 49 
49 --> 46 
50 --> 93 51 2 
51 --> 52 60 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 51 
60 --> 92 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 60 
92 --> 93 
93 --> 94 96 50 
94 --> 95 
95 --> 96 
96 --> 93 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%row = alloca [160 x float], align 16" [DWT/DWT_Accel.c:110]   --->   Operation 97 'alloca' 'row' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%column = alloca [120 x float], align 16" [DWT/DWT_Accel.c:111]   --->   Operation 98 'alloca' 'column' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%tempr = alloca [160 x float], align 16" [DWT/DWT_Accel.c:112]   --->   Operation 99 'alloca' 'tempr' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%tempc = alloca [120 x float], align 16" [DWT/DWT_Accel.c:113]   --->   Operation 100 'alloca' 'tempc' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_1 : Operation 101 [1/1] (1.76ns)   --->   "br label %.loopexit1198" [DWT/DWT_Accel.c:114]   --->   Operation 101 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.14>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%k_0 = phi i2 [ 0, %0 ], [ %k, %.loopexit1198.loopexit ]"   --->   Operation 102 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.95ns)   --->   "%icmp_ln114 = icmp eq i2 %k_0, -2" [DWT/DWT_Accel.c:114]   --->   Operation 103 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 104 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (1.56ns)   --->   "%k = add i2 %k_0, 1" [DWT/DWT_Accel.c:114]   --->   Operation 105 'add' 'k' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %icmp_ln114, label %29, label %1" [DWT/DWT_Accel.c:114]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i2 %k_0 to i8" [DWT/DWT_Accel.c:114]   --->   Operation 107 'zext' 'zext_ln114' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln114_1 = zext i2 %k_0 to i7" [DWT/DWT_Accel.c:114]   --->   Operation 108 'zext' 'zext_ln114_1' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (2.39ns)   --->   "%level_col = lshr i7 -8, %zext_ln114_1" [DWT/DWT_Accel.c:117]   --->   Operation 109 'lshr' 'level_col' <Predicate = (!icmp_ln114)> <Delay = 2.39> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (3.14ns)   --->   "%level_row = lshr i8 -96, %zext_ln114" [DWT/DWT_Accel.c:118]   --->   Operation 110 'lshr' 'level_row' <Predicate = (!icmp_ln114)> <Delay = 3.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%lshr_ln = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %level_row, i32 1, i32 7)" [DWT/DWT_Accel.c:131]   --->   Operation 111 'partselect' 'lshr_ln' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i7 %lshr_ln to i8" [DWT/DWT_Accel.c:131]   --->   Operation 112 'zext' 'zext_ln131' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (1.76ns)   --->   "br label %2" [DWT/DWT_Accel.c:119]   --->   Operation 113 'br' <Predicate = (!icmp_ln114)> <Delay = 1.76>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "ret void" [DWT/DWT_Accel.c:176]   --->   Operation 114 'ret' <Predicate = (icmp_ln114)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.87>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %1 ], [ %i, %.loopexit5 ]"   --->   Operation 115 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (1.48ns)   --->   "%icmp_ln119 = icmp eq i7 %i_0, -8" [DWT/DWT_Accel.c:119]   --->   Operation 116 'icmp' 'icmp_ln119' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%empty_104 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 117 'speclooptripcount' 'empty_104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (1.87ns)   --->   "%i = add i7 %i_0, 1" [DWT/DWT_Accel.c:119]   --->   Operation 118 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "br i1 %icmp_ln119, label %.preheader3.preheader, label %3" [DWT/DWT_Accel.c:119]   --->   Operation 119 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (1.48ns)   --->   "%icmp_ln121 = icmp ult i7 %i_0, %level_col" [DWT/DWT_Accel.c:121]   --->   Operation 120 'icmp' 'icmp_ln121' <Predicate = (!icmp_ln119)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "br i1 %icmp_ln121, label %.preheader7.preheader, label %.loopexit5" [DWT/DWT_Accel.c:121]   --->   Operation 121 'br' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i7 %i_0 to i3" [DWT/DWT_Accel.c:125]   --->   Operation 122 'trunc' 'trunc_ln125' <Predicate = (!icmp_ln119 & icmp_ln121)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln125_1 = zext i3 %trunc_ln125 to i32" [DWT/DWT_Accel.c:125]   --->   Operation 123 'zext' 'zext_ln125_1' <Predicate = (!icmp_ln119 & icmp_ln121)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%lshr_ln1 = call i4 @_ssdm_op_PartSelect.i4.i7.i32.i32(i7 %i_0, i32 3, i32 6)" [DWT/DWT_Accel.c:125]   --->   Operation 124 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln119 & icmp_ln121)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_61 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %lshr_ln1, i7 0)" [DWT/DWT_Accel.c:125]   --->   Operation 125 'bitconcatenate' 'tmp_61' <Predicate = (!icmp_ln119 & icmp_ln121)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln125_2 = zext i11 %tmp_61 to i12" [DWT/DWT_Accel.c:125]   --->   Operation 126 'zext' 'zext_ln125_2' <Predicate = (!icmp_ln119 & icmp_ln121)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_62 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %lshr_ln1, i5 0)" [DWT/DWT_Accel.c:125]   --->   Operation 127 'bitconcatenate' 'tmp_62' <Predicate = (!icmp_ln119 & icmp_ln121)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln125_3 = zext i9 %tmp_62 to i12" [DWT/DWT_Accel.c:125]   --->   Operation 128 'zext' 'zext_ln125_3' <Predicate = (!icmp_ln119 & icmp_ln121)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (1.63ns)   --->   "%add_ln125 = add i12 %zext_ln125_2, %zext_ln125_3" [DWT/DWT_Accel.c:125]   --->   Operation 129 'add' 'add_ln125' <Predicate = (!icmp_ln119 & icmp_ln121)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (1.76ns)   --->   "br label %.preheader7" [DWT/DWT_Accel.c:123]   --->   Operation 130 'br' <Predicate = (!icmp_ln119 & icmp_ln121)> <Delay = 1.76>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%lshr_ln9 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %level_col, i32 1, i32 6)" [DWT/DWT_Accel.c:159]   --->   Operation 131 'partselect' 'lshr_ln9' <Predicate = (icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln159 = zext i6 %lshr_ln9 to i7" [DWT/DWT_Accel.c:159]   --->   Operation 132 'zext' 'zext_ln159' <Predicate = (icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (1.76ns)   --->   "br label %.preheader3" [DWT/DWT_Accel.c:147]   --->   Operation 133 'br' <Predicate = (icmp_ln119)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 4.80>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%j_0 = phi i8 [ %j, %4 ], [ 0, %.preheader7.preheader ]"   --->   Operation 134 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (1.55ns)   --->   "%icmp_ln123 = icmp eq i8 %j_0, -96" [DWT/DWT_Accel.c:123]   --->   Operation 135 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%empty_105 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 160, i64 160, i64 160)"   --->   Operation 136 'speclooptripcount' 'empty_105' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (1.91ns)   --->   "%j = add i8 %j_0, 1" [DWT/DWT_Accel.c:123]   --->   Operation 137 'add' 'j' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "br i1 %icmp_ln123, label %.preheader6.0.preheader, label %4" [DWT/DWT_Accel.c:123]   --->   Operation 138 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln125_4 = zext i8 %j_0 to i12" [DWT/DWT_Accel.c:125]   --->   Operation 139 'zext' 'zext_ln125_4' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (1.54ns)   --->   "%add_ln125_1 = add i12 %add_ln125, %zext_ln125_4" [DWT/DWT_Accel.c:125]   --->   Operation 140 'add' 'add_ln125_1' <Predicate = (!icmp_ln123)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln125_5 = zext i12 %add_ln125_1 to i64" [DWT/DWT_Accel.c:125]   --->   Operation 141 'zext' 'zext_ln125_5' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%B_0_addr_2 = getelementptr [2400 x i16]* %B_0, i64 0, i64 %zext_ln125_5" [DWT/DWT_Accel.c:125]   --->   Operation 142 'getelementptr' 'B_0_addr_2' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%B_1_addr_2 = getelementptr [2400 x i16]* %B_1, i64 0, i64 %zext_ln125_5" [DWT/DWT_Accel.c:125]   --->   Operation 143 'getelementptr' 'B_1_addr_2' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%B_2_addr_2 = getelementptr [2400 x i16]* %B_2, i64 0, i64 %zext_ln125_5" [DWT/DWT_Accel.c:125]   --->   Operation 144 'getelementptr' 'B_2_addr_2' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%B_3_addr_2 = getelementptr [2400 x i16]* %B_3, i64 0, i64 %zext_ln125_5" [DWT/DWT_Accel.c:125]   --->   Operation 145 'getelementptr' 'B_3_addr_2' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%B_4_addr_2 = getelementptr [2400 x i16]* %B_4, i64 0, i64 %zext_ln125_5" [DWT/DWT_Accel.c:125]   --->   Operation 146 'getelementptr' 'B_4_addr_2' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%B_5_addr_2 = getelementptr [2400 x i16]* %B_5, i64 0, i64 %zext_ln125_5" [DWT/DWT_Accel.c:125]   --->   Operation 147 'getelementptr' 'B_5_addr_2' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%B_6_addr_2 = getelementptr [2400 x i16]* %B_6, i64 0, i64 %zext_ln125_5" [DWT/DWT_Accel.c:125]   --->   Operation 148 'getelementptr' 'B_6_addr_2' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%B_7_addr_2 = getelementptr [2400 x i16]* %B_7, i64 0, i64 %zext_ln125_5" [DWT/DWT_Accel.c:125]   --->   Operation 149 'getelementptr' 'B_7_addr_2' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_4 : Operation 150 [2/2] (3.25ns)   --->   "%B_0_load = load i16* %B_0_addr_2, align 2" [DWT/DWT_Accel.c:125]   --->   Operation 150 'load' 'B_0_load' <Predicate = (!icmp_ln123)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 151 [2/2] (3.25ns)   --->   "%B_1_load = load i16* %B_1_addr_2, align 2" [DWT/DWT_Accel.c:125]   --->   Operation 151 'load' 'B_1_load' <Predicate = (!icmp_ln123)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 152 [2/2] (3.25ns)   --->   "%B_2_load = load i16* %B_2_addr_2, align 2" [DWT/DWT_Accel.c:125]   --->   Operation 152 'load' 'B_2_load' <Predicate = (!icmp_ln123)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 153 [2/2] (3.25ns)   --->   "%B_3_load = load i16* %B_3_addr_2, align 2" [DWT/DWT_Accel.c:125]   --->   Operation 153 'load' 'B_3_load' <Predicate = (!icmp_ln123)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 154 [2/2] (3.25ns)   --->   "%B_4_load = load i16* %B_4_addr_2, align 2" [DWT/DWT_Accel.c:125]   --->   Operation 154 'load' 'B_4_load' <Predicate = (!icmp_ln123)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 155 [2/2] (3.25ns)   --->   "%B_5_load = load i16* %B_5_addr_2, align 2" [DWT/DWT_Accel.c:125]   --->   Operation 155 'load' 'B_5_load' <Predicate = (!icmp_ln123)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 156 [2/2] (3.25ns)   --->   "%B_6_load = load i16* %B_6_addr_2, align 2" [DWT/DWT_Accel.c:125]   --->   Operation 156 'load' 'B_6_load' <Predicate = (!icmp_ln123)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 157 [2/2] (3.25ns)   --->   "%B_7_load = load i16* %B_7_addr_2, align 2" [DWT/DWT_Accel.c:125]   --->   Operation 157 'load' 'B_7_load' <Predicate = (!icmp_ln123)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 158 [1/1] (1.76ns)   --->   "br label %.preheader6.0"   --->   Operation 158 'br' <Predicate = (icmp_ln123)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 5.73>
ST_5 : Operation 159 [1/2] (3.25ns)   --->   "%B_0_load = load i16* %B_0_addr_2, align 2" [DWT/DWT_Accel.c:125]   --->   Operation 159 'load' 'B_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_5 : Operation 160 [1/2] (3.25ns)   --->   "%B_1_load = load i16* %B_1_addr_2, align 2" [DWT/DWT_Accel.c:125]   --->   Operation 160 'load' 'B_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_5 : Operation 161 [1/2] (3.25ns)   --->   "%B_2_load = load i16* %B_2_addr_2, align 2" [DWT/DWT_Accel.c:125]   --->   Operation 161 'load' 'B_2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_5 : Operation 162 [1/2] (3.25ns)   --->   "%B_3_load = load i16* %B_3_addr_2, align 2" [DWT/DWT_Accel.c:125]   --->   Operation 162 'load' 'B_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_5 : Operation 163 [1/2] (3.25ns)   --->   "%B_4_load = load i16* %B_4_addr_2, align 2" [DWT/DWT_Accel.c:125]   --->   Operation 163 'load' 'B_4_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_5 : Operation 164 [1/2] (3.25ns)   --->   "%B_5_load = load i16* %B_5_addr_2, align 2" [DWT/DWT_Accel.c:125]   --->   Operation 164 'load' 'B_5_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_5 : Operation 165 [1/2] (3.25ns)   --->   "%B_6_load = load i16* %B_6_addr_2, align 2" [DWT/DWT_Accel.c:125]   --->   Operation 165 'load' 'B_6_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_5 : Operation 166 [1/2] (3.25ns)   --->   "%B_7_load = load i16* %B_7_addr_2, align 2" [DWT/DWT_Accel.c:125]   --->   Operation 166 'load' 'B_7_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_5 : Operation 167 [1/1] (2.47ns)   --->   "%tmp_12 = call i16 @_ssdm_op_Mux.ap_auto.8i16.i32(i16 %B_0_load, i16 %B_1_load, i16 %B_2_load, i16 %B_3_load, i16 %B_4_load, i16 %B_5_load, i16 %B_6_load, i16 %B_7_load, i32 %zext_ln125_1)" [DWT/DWT_Accel.c:125]   --->   Operation 167 'mux' 'tmp_12' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.41>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln125_6 = zext i16 %tmp_12 to i32" [DWT/DWT_Accel.c:125]   --->   Operation 168 'zext' 'zext_ln125_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 169 [6/6] (6.41ns)   --->   "%tmp = uitofp i32 %zext_ln125_6 to float" [DWT/DWT_Accel.c:125]   --->   Operation 169 'uitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.41>
ST_7 : Operation 170 [5/6] (6.41ns)   --->   "%tmp = uitofp i32 %zext_ln125_6 to float" [DWT/DWT_Accel.c:125]   --->   Operation 170 'uitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.41>
ST_8 : Operation 171 [4/6] (6.41ns)   --->   "%tmp = uitofp i32 %zext_ln125_6 to float" [DWT/DWT_Accel.c:125]   --->   Operation 171 'uitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.41>
ST_9 : Operation 172 [3/6] (6.41ns)   --->   "%tmp = uitofp i32 %zext_ln125_6 to float" [DWT/DWT_Accel.c:125]   --->   Operation 172 'uitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.41>
ST_10 : Operation 173 [2/6] (6.41ns)   --->   "%tmp = uitofp i32 %zext_ln125_6 to float" [DWT/DWT_Accel.c:125]   --->   Operation 173 'uitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.41>
ST_11 : Operation 174 [1/6] (6.41ns)   --->   "%tmp = uitofp i32 %zext_ln125_6 to float" [DWT/DWT_Accel.c:125]   --->   Operation 174 'uitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i8 %j_0 to i64" [DWT/DWT_Accel.c:125]   --->   Operation 175 'zext' 'zext_ln125' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%row_addr = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln125" [DWT/DWT_Accel.c:125]   --->   Operation 176 'getelementptr' 'row_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (3.25ns)   --->   "store float %tmp, float* %row_addr, align 4" [DWT/DWT_Accel.c:125]   --->   Operation 177 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "br label %.preheader7" [DWT/DWT_Accel.c:123]   --->   Operation 178 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 4> <Delay = 3.25>
ST_13 : Operation 179 [1/1] (0.00ns)   --->   "%l_0_0 = phi i7 [ %add_ln127, %._crit_edge.7 ], [ 0, %.preheader6.0.preheader ]" [DWT/DWT_Accel.c:127]   --->   Operation 179 'phi' 'l_0_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 180 [1/1] (0.00ns)   --->   "%empty_106 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 180 'speclooptripcount' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 181 [1/1] (1.48ns)   --->   "%icmp_ln127 = icmp eq i7 %l_0_0, -48" [DWT/DWT_Accel.c:127]   --->   Operation 181 'icmp' 'icmp_ln127' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 182 [1/1] (0.00ns)   --->   "br i1 %icmp_ln127, label %.preheader4.preheader, label %hls_label_2_begin" [DWT/DWT_Accel.c:127]   --->   Operation 182 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 183 [1/1] (1.48ns)   --->   "%icmp_ln131 = icmp ult i7 %l_0_0, %lshr_ln" [DWT/DWT_Accel.c:131]   --->   Operation 183 'icmp' 'icmp_ln131' <Predicate = (!icmp_ln127)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 184 [1/1] (0.00ns)   --->   "br i1 %icmp_ln131, label %5, label %hls_label_2_end" [DWT/DWT_Accel.c:131]   --->   Operation 184 'br' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_13 : Operation 185 [1/1] (0.00ns)   --->   "%shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %l_0_0, i1 false)" [DWT/DWT_Accel.c:133]   --->   Operation 185 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln127 & icmp_ln131)> <Delay = 0.00>
ST_13 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i8 %shl_ln to i64" [DWT/DWT_Accel.c:134]   --->   Operation 186 'zext' 'zext_ln134' <Predicate = (!icmp_ln127 & icmp_ln131)> <Delay = 0.00>
ST_13 : Operation 187 [1/1] (0.00ns)   --->   "%row_addr_33 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln134" [DWT/DWT_Accel.c:134]   --->   Operation 187 'getelementptr' 'row_addr_33' <Predicate = (!icmp_ln127 & icmp_ln131)> <Delay = 0.00>
ST_13 : Operation 188 [2/2] (3.25ns)   --->   "%row_load = load float* %row_addr_33, align 16" [DWT/DWT_Accel.c:134]   --->   Operation 188 'load' 'row_load' <Predicate = (!icmp_ln127 & icmp_ln131)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_13 : Operation 189 [1/1] (0.00ns)   --->   "%or_ln134 = or i8 %shl_ln, 1" [DWT/DWT_Accel.c:134]   --->   Operation 189 'or' 'or_ln134' <Predicate = (!icmp_ln127 & icmp_ln131)> <Delay = 0.00>
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln134_1 = zext i8 %or_ln134 to i64" [DWT/DWT_Accel.c:134]   --->   Operation 190 'zext' 'zext_ln134_1' <Predicate = (!icmp_ln127 & icmp_ln131)> <Delay = 0.00>
ST_13 : Operation 191 [1/1] (0.00ns)   --->   "%row_addr_34 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln134_1" [DWT/DWT_Accel.c:134]   --->   Operation 191 'getelementptr' 'row_addr_34' <Predicate = (!icmp_ln127 & icmp_ln131)> <Delay = 0.00>
ST_13 : Operation 192 [2/2] (3.25ns)   --->   "%row_load_25 = load float* %row_addr_34, align 4" [DWT/DWT_Accel.c:134]   --->   Operation 192 'load' 'row_load_25' <Predicate = (!icmp_ln127 & icmp_ln131)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>

State 14 <SV = 5> <Delay = 7.69>
ST_14 : Operation 193 [1/2] (3.25ns)   --->   "%row_load = load float* %row_addr_33, align 16" [DWT/DWT_Accel.c:134]   --->   Operation 193 'load' 'row_load' <Predicate = (!icmp_ln127 & icmp_ln131)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_14 : Operation 194 [2/2] (4.43ns)   --->   "%tmp_45 = fpext float %row_load to double" [DWT/DWT_Accel.c:134]   --->   Operation 194 'fpext' 'tmp_45' <Predicate = (!icmp_ln127 & icmp_ln131)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 195 [1/2] (3.25ns)   --->   "%row_load_25 = load float* %row_addr_34, align 4" [DWT/DWT_Accel.c:134]   --->   Operation 195 'load' 'row_load_25' <Predicate = (!icmp_ln127 & icmp_ln131)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_14 : Operation 196 [1/1] (0.00ns)   --->   "%or_ln127 = or i7 %l_0_0, 1" [DWT/DWT_Accel.c:127]   --->   Operation 196 'or' 'or_ln127' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_14 : Operation 197 [1/1] (1.48ns)   --->   "%icmp_ln131_1 = icmp ult i7 %or_ln127, %lshr_ln" [DWT/DWT_Accel.c:131]   --->   Operation 197 'icmp' 'icmp_ln131_1' <Predicate = (!icmp_ln127)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 198 [1/1] (0.00ns)   --->   "br i1 %icmp_ln131_1, label %6, label %._crit_edge.1" [DWT/DWT_Accel.c:131]   --->   Operation 198 'br' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_14 : Operation 199 [1/1] (0.00ns)   --->   "%shl_ln133_1 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %or_ln127, i1 false)" [DWT/DWT_Accel.c:133]   --->   Operation 199 'bitconcatenate' 'shl_ln133_1' <Predicate = (!icmp_ln127 & icmp_ln131_1)> <Delay = 0.00>
ST_14 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln134_3 = zext i8 %shl_ln133_1 to i64" [DWT/DWT_Accel.c:134]   --->   Operation 200 'zext' 'zext_ln134_3' <Predicate = (!icmp_ln127 & icmp_ln131_1)> <Delay = 0.00>
ST_14 : Operation 201 [1/1] (0.00ns)   --->   "%row_addr_35 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln134_3" [DWT/DWT_Accel.c:134]   --->   Operation 201 'getelementptr' 'row_addr_35' <Predicate = (!icmp_ln127 & icmp_ln131_1)> <Delay = 0.00>
ST_14 : Operation 202 [2/2] (3.25ns)   --->   "%row_load_1 = load float* %row_addr_35, align 8" [DWT/DWT_Accel.c:134]   --->   Operation 202 'load' 'row_load_1' <Predicate = (!icmp_ln127 & icmp_ln131_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_14 : Operation 203 [1/1] (0.00ns)   --->   "%or_ln134_1 = or i8 %shl_ln133_1, 1" [DWT/DWT_Accel.c:134]   --->   Operation 203 'or' 'or_ln134_1' <Predicate = (!icmp_ln127 & icmp_ln131_1)> <Delay = 0.00>
ST_14 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln134_4 = zext i8 %or_ln134_1 to i64" [DWT/DWT_Accel.c:134]   --->   Operation 204 'zext' 'zext_ln134_4' <Predicate = (!icmp_ln127 & icmp_ln131_1)> <Delay = 0.00>
ST_14 : Operation 205 [1/1] (0.00ns)   --->   "%row_addr_36 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln134_4" [DWT/DWT_Accel.c:134]   --->   Operation 205 'getelementptr' 'row_addr_36' <Predicate = (!icmp_ln127 & icmp_ln131_1)> <Delay = 0.00>
ST_14 : Operation 206 [2/2] (3.25ns)   --->   "%row_load_26 = load float* %row_addr_36, align 4" [DWT/DWT_Accel.c:134]   --->   Operation 206 'load' 'row_load_26' <Predicate = (!icmp_ln127 & icmp_ln131_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>

State 15 <SV = 6> <Delay = 4.43>
ST_15 : Operation 207 [1/2] (4.43ns)   --->   "%tmp_45 = fpext float %row_load to double" [DWT/DWT_Accel.c:134]   --->   Operation 207 'fpext' 'tmp_45' <Predicate = (!icmp_ln127 & icmp_ln131)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 208 [2/2] (4.43ns)   --->   "%tmp_47 = fpext float %row_load_25 to double" [DWT/DWT_Accel.c:134]   --->   Operation 208 'fpext' 'tmp_47' <Predicate = (!icmp_ln127 & icmp_ln131)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 209 [1/2] (3.25ns)   --->   "%row_load_1 = load float* %row_addr_35, align 8" [DWT/DWT_Accel.c:134]   --->   Operation 209 'load' 'row_load_1' <Predicate = (!icmp_ln127 & icmp_ln131_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_15 : Operation 210 [1/2] (3.25ns)   --->   "%row_load_26 = load float* %row_addr_36, align 4" [DWT/DWT_Accel.c:134]   --->   Operation 210 'load' 'row_load_26' <Predicate = (!icmp_ln127 & icmp_ln131_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_15 : Operation 211 [1/1] (0.00ns)   --->   "%or_ln127_1 = or i7 %l_0_0, 2" [DWT/DWT_Accel.c:127]   --->   Operation 211 'or' 'or_ln127_1' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_15 : Operation 212 [1/1] (1.48ns)   --->   "%icmp_ln131_2 = icmp ult i7 %or_ln127_1, %lshr_ln" [DWT/DWT_Accel.c:131]   --->   Operation 212 'icmp' 'icmp_ln131_2' <Predicate = (!icmp_ln127)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 213 [1/1] (0.00ns)   --->   "br i1 %icmp_ln131_2, label %7, label %._crit_edge.2" [DWT/DWT_Accel.c:131]   --->   Operation 213 'br' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_15 : Operation 214 [1/1] (0.00ns)   --->   "%shl_ln133_2 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %or_ln127_1, i1 false)" [DWT/DWT_Accel.c:133]   --->   Operation 214 'bitconcatenate' 'shl_ln133_2' <Predicate = (!icmp_ln127 & icmp_ln131_2)> <Delay = 0.00>
ST_15 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln134_6 = zext i8 %shl_ln133_2 to i64" [DWT/DWT_Accel.c:134]   --->   Operation 215 'zext' 'zext_ln134_6' <Predicate = (!icmp_ln127 & icmp_ln131_2)> <Delay = 0.00>
ST_15 : Operation 216 [1/1] (0.00ns)   --->   "%row_addr_37 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln134_6" [DWT/DWT_Accel.c:134]   --->   Operation 216 'getelementptr' 'row_addr_37' <Predicate = (!icmp_ln127 & icmp_ln131_2)> <Delay = 0.00>
ST_15 : Operation 217 [2/2] (3.25ns)   --->   "%row_load_2 = load float* %row_addr_37, align 16" [DWT/DWT_Accel.c:134]   --->   Operation 217 'load' 'row_load_2' <Predicate = (!icmp_ln127 & icmp_ln131_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_15 : Operation 218 [1/1] (0.00ns)   --->   "%or_ln134_2 = or i8 %shl_ln133_2, 1" [DWT/DWT_Accel.c:134]   --->   Operation 218 'or' 'or_ln134_2' <Predicate = (!icmp_ln127 & icmp_ln131_2)> <Delay = 0.00>
ST_15 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln134_7 = zext i8 %or_ln134_2 to i64" [DWT/DWT_Accel.c:134]   --->   Operation 219 'zext' 'zext_ln134_7' <Predicate = (!icmp_ln127 & icmp_ln131_2)> <Delay = 0.00>
ST_15 : Operation 220 [1/1] (0.00ns)   --->   "%row_addr_38 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln134_7" [DWT/DWT_Accel.c:134]   --->   Operation 220 'getelementptr' 'row_addr_38' <Predicate = (!icmp_ln127 & icmp_ln131_2)> <Delay = 0.00>
ST_15 : Operation 221 [2/2] (3.25ns)   --->   "%row_load_27 = load float* %row_addr_38, align 4" [DWT/DWT_Accel.c:134]   --->   Operation 221 'load' 'row_load_27' <Predicate = (!icmp_ln127 & icmp_ln131_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>

State 16 <SV = 7> <Delay = 7.78>
ST_16 : Operation 222 [6/6] (7.78ns)   --->   "%tmp_46 = fmul double %tmp_45, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 222 'dmul' 'tmp_46' <Predicate = (!icmp_ln127 & icmp_ln131)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 223 [1/2] (4.43ns)   --->   "%tmp_47 = fpext float %row_load_25 to double" [DWT/DWT_Accel.c:134]   --->   Operation 223 'fpext' 'tmp_47' <Predicate = (!icmp_ln127 & icmp_ln131)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 224 [2/2] (4.43ns)   --->   "%tmp_67_1 = fpext float %row_load_1 to double" [DWT/DWT_Accel.c:134]   --->   Operation 224 'fpext' 'tmp_67_1' <Predicate = (!icmp_ln127 & icmp_ln131_1)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 225 [1/2] (3.25ns)   --->   "%row_load_2 = load float* %row_addr_37, align 16" [DWT/DWT_Accel.c:134]   --->   Operation 225 'load' 'row_load_2' <Predicate = (!icmp_ln127 & icmp_ln131_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_16 : Operation 226 [1/2] (3.25ns)   --->   "%row_load_27 = load float* %row_addr_38, align 4" [DWT/DWT_Accel.c:134]   --->   Operation 226 'load' 'row_load_27' <Predicate = (!icmp_ln127 & icmp_ln131_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_16 : Operation 227 [1/1] (0.00ns)   --->   "%or_ln127_2 = or i7 %l_0_0, 3" [DWT/DWT_Accel.c:127]   --->   Operation 227 'or' 'or_ln127_2' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_16 : Operation 228 [1/1] (1.48ns)   --->   "%icmp_ln131_3 = icmp ult i7 %or_ln127_2, %lshr_ln" [DWT/DWT_Accel.c:131]   --->   Operation 228 'icmp' 'icmp_ln131_3' <Predicate = (!icmp_ln127)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 229 [1/1] (0.00ns)   --->   "br i1 %icmp_ln131_3, label %8, label %._crit_edge.3" [DWT/DWT_Accel.c:131]   --->   Operation 229 'br' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_16 : Operation 230 [1/1] (0.00ns)   --->   "%shl_ln133_3 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %or_ln127_2, i1 false)" [DWT/DWT_Accel.c:133]   --->   Operation 230 'bitconcatenate' 'shl_ln133_3' <Predicate = (!icmp_ln127 & icmp_ln131_3)> <Delay = 0.00>
ST_16 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln134_9 = zext i8 %shl_ln133_3 to i64" [DWT/DWT_Accel.c:134]   --->   Operation 231 'zext' 'zext_ln134_9' <Predicate = (!icmp_ln127 & icmp_ln131_3)> <Delay = 0.00>
ST_16 : Operation 232 [1/1] (0.00ns)   --->   "%row_addr_39 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln134_9" [DWT/DWT_Accel.c:134]   --->   Operation 232 'getelementptr' 'row_addr_39' <Predicate = (!icmp_ln127 & icmp_ln131_3)> <Delay = 0.00>
ST_16 : Operation 233 [2/2] (3.25ns)   --->   "%row_load_28 = load float* %row_addr_39, align 8" [DWT/DWT_Accel.c:134]   --->   Operation 233 'load' 'row_load_28' <Predicate = (!icmp_ln127 & icmp_ln131_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_16 : Operation 234 [1/1] (0.00ns)   --->   "%or_ln134_3 = or i8 %shl_ln133_3, 1" [DWT/DWT_Accel.c:134]   --->   Operation 234 'or' 'or_ln134_3' <Predicate = (!icmp_ln127 & icmp_ln131_3)> <Delay = 0.00>
ST_16 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln134_10 = zext i8 %or_ln134_3 to i64" [DWT/DWT_Accel.c:134]   --->   Operation 235 'zext' 'zext_ln134_10' <Predicate = (!icmp_ln127 & icmp_ln131_3)> <Delay = 0.00>
ST_16 : Operation 236 [1/1] (0.00ns)   --->   "%row_addr_40 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln134_10" [DWT/DWT_Accel.c:134]   --->   Operation 236 'getelementptr' 'row_addr_40' <Predicate = (!icmp_ln127 & icmp_ln131_3)> <Delay = 0.00>
ST_16 : Operation 237 [2/2] (3.25ns)   --->   "%row_load_29 = load float* %row_addr_40, align 4" [DWT/DWT_Accel.c:134]   --->   Operation 237 'load' 'row_load_29' <Predicate = (!icmp_ln127 & icmp_ln131_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>

State 17 <SV = 8> <Delay = 7.78>
ST_17 : Operation 238 [5/6] (7.78ns)   --->   "%tmp_46 = fmul double %tmp_45, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 238 'dmul' 'tmp_46' <Predicate = (!icmp_ln127 & icmp_ln131)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 239 [6/6] (7.78ns)   --->   "%tmp_48 = fmul double %tmp_47, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 239 'dmul' 'tmp_48' <Predicate = (!icmp_ln127 & icmp_ln131)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 240 [1/2] (4.43ns)   --->   "%tmp_67_1 = fpext float %row_load_1 to double" [DWT/DWT_Accel.c:134]   --->   Operation 240 'fpext' 'tmp_67_1' <Predicate = (!icmp_ln127 & icmp_ln131_1)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 241 [2/2] (4.43ns)   --->   "%tmp_69_1 = fpext float %row_load_26 to double" [DWT/DWT_Accel.c:134]   --->   Operation 241 'fpext' 'tmp_69_1' <Predicate = (!icmp_ln127 & icmp_ln131_1)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 242 [1/2] (3.25ns)   --->   "%row_load_28 = load float* %row_addr_39, align 8" [DWT/DWT_Accel.c:134]   --->   Operation 242 'load' 'row_load_28' <Predicate = (!icmp_ln127 & icmp_ln131_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_17 : Operation 243 [1/2] (3.25ns)   --->   "%row_load_29 = load float* %row_addr_40, align 4" [DWT/DWT_Accel.c:134]   --->   Operation 243 'load' 'row_load_29' <Predicate = (!icmp_ln127 & icmp_ln131_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_17 : Operation 244 [1/1] (0.00ns)   --->   "%or_ln127_3 = or i7 %l_0_0, 4" [DWT/DWT_Accel.c:127]   --->   Operation 244 'or' 'or_ln127_3' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_17 : Operation 245 [1/1] (1.48ns)   --->   "%icmp_ln131_4 = icmp ult i7 %or_ln127_3, %lshr_ln" [DWT/DWT_Accel.c:131]   --->   Operation 245 'icmp' 'icmp_ln131_4' <Predicate = (!icmp_ln127)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 246 [1/1] (0.00ns)   --->   "br i1 %icmp_ln131_4, label %9, label %._crit_edge.4" [DWT/DWT_Accel.c:131]   --->   Operation 246 'br' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_17 : Operation 247 [1/1] (0.00ns)   --->   "%shl_ln133_4 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %or_ln127_3, i1 false)" [DWT/DWT_Accel.c:133]   --->   Operation 247 'bitconcatenate' 'shl_ln133_4' <Predicate = (!icmp_ln127 & icmp_ln131_4)> <Delay = 0.00>
ST_17 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln134_12 = zext i8 %shl_ln133_4 to i64" [DWT/DWT_Accel.c:134]   --->   Operation 248 'zext' 'zext_ln134_12' <Predicate = (!icmp_ln127 & icmp_ln131_4)> <Delay = 0.00>
ST_17 : Operation 249 [1/1] (0.00ns)   --->   "%row_addr_41 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln134_12" [DWT/DWT_Accel.c:134]   --->   Operation 249 'getelementptr' 'row_addr_41' <Predicate = (!icmp_ln127 & icmp_ln131_4)> <Delay = 0.00>
ST_17 : Operation 250 [2/2] (3.25ns)   --->   "%row_load_4 = load float* %row_addr_41, align 16" [DWT/DWT_Accel.c:134]   --->   Operation 250 'load' 'row_load_4' <Predicate = (!icmp_ln127 & icmp_ln131_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_17 : Operation 251 [1/1] (0.00ns)   --->   "%or_ln134_4 = or i8 %shl_ln133_4, 1" [DWT/DWT_Accel.c:134]   --->   Operation 251 'or' 'or_ln134_4' <Predicate = (!icmp_ln127 & icmp_ln131_4)> <Delay = 0.00>
ST_17 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln134_13 = zext i8 %or_ln134_4 to i64" [DWT/DWT_Accel.c:134]   --->   Operation 252 'zext' 'zext_ln134_13' <Predicate = (!icmp_ln127 & icmp_ln131_4)> <Delay = 0.00>
ST_17 : Operation 253 [1/1] (0.00ns)   --->   "%row_addr_42 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln134_13" [DWT/DWT_Accel.c:134]   --->   Operation 253 'getelementptr' 'row_addr_42' <Predicate = (!icmp_ln127 & icmp_ln131_4)> <Delay = 0.00>
ST_17 : Operation 254 [2/2] (3.25ns)   --->   "%row_load_30 = load float* %row_addr_42, align 4" [DWT/DWT_Accel.c:134]   --->   Operation 254 'load' 'row_load_30' <Predicate = (!icmp_ln127 & icmp_ln131_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>

State 18 <SV = 9> <Delay = 7.78>
ST_18 : Operation 255 [4/6] (7.78ns)   --->   "%tmp_46 = fmul double %tmp_45, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 255 'dmul' 'tmp_46' <Predicate = (!icmp_ln127 & icmp_ln131)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 256 [5/6] (7.78ns)   --->   "%tmp_48 = fmul double %tmp_47, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 256 'dmul' 'tmp_48' <Predicate = (!icmp_ln127 & icmp_ln131)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 257 [6/6] (7.78ns)   --->   "%tmp_68_1 = fmul double %tmp_67_1, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 257 'dmul' 'tmp_68_1' <Predicate = (!icmp_ln127 & icmp_ln131_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 258 [1/2] (4.43ns)   --->   "%tmp_69_1 = fpext float %row_load_26 to double" [DWT/DWT_Accel.c:134]   --->   Operation 258 'fpext' 'tmp_69_1' <Predicate = (!icmp_ln127 & icmp_ln131_1)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 259 [2/2] (4.43ns)   --->   "%tmp_67_2 = fpext float %row_load_2 to double" [DWT/DWT_Accel.c:134]   --->   Operation 259 'fpext' 'tmp_67_2' <Predicate = (!icmp_ln127 & icmp_ln131_2)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 260 [1/2] (3.25ns)   --->   "%row_load_4 = load float* %row_addr_41, align 16" [DWT/DWT_Accel.c:134]   --->   Operation 260 'load' 'row_load_4' <Predicate = (!icmp_ln127 & icmp_ln131_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_18 : Operation 261 [1/2] (3.25ns)   --->   "%row_load_30 = load float* %row_addr_42, align 4" [DWT/DWT_Accel.c:134]   --->   Operation 261 'load' 'row_load_30' <Predicate = (!icmp_ln127 & icmp_ln131_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_18 : Operation 262 [1/1] (0.00ns)   --->   "%or_ln127_4 = or i7 %l_0_0, 5" [DWT/DWT_Accel.c:127]   --->   Operation 262 'or' 'or_ln127_4' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_18 : Operation 263 [1/1] (1.48ns)   --->   "%icmp_ln131_5 = icmp ult i7 %or_ln127_4, %lshr_ln" [DWT/DWT_Accel.c:131]   --->   Operation 263 'icmp' 'icmp_ln131_5' <Predicate = (!icmp_ln127)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 264 [1/1] (0.00ns)   --->   "br i1 %icmp_ln131_5, label %10, label %._crit_edge.5" [DWT/DWT_Accel.c:131]   --->   Operation 264 'br' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_18 : Operation 265 [1/1] (0.00ns)   --->   "%shl_ln133_5 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %or_ln127_4, i1 false)" [DWT/DWT_Accel.c:133]   --->   Operation 265 'bitconcatenate' 'shl_ln133_5' <Predicate = (!icmp_ln127 & icmp_ln131_5)> <Delay = 0.00>
ST_18 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln134_15 = zext i8 %shl_ln133_5 to i64" [DWT/DWT_Accel.c:134]   --->   Operation 266 'zext' 'zext_ln134_15' <Predicate = (!icmp_ln127 & icmp_ln131_5)> <Delay = 0.00>
ST_18 : Operation 267 [1/1] (0.00ns)   --->   "%row_addr_43 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln134_15" [DWT/DWT_Accel.c:134]   --->   Operation 267 'getelementptr' 'row_addr_43' <Predicate = (!icmp_ln127 & icmp_ln131_5)> <Delay = 0.00>
ST_18 : Operation 268 [2/2] (3.25ns)   --->   "%row_load_5 = load float* %row_addr_43, align 8" [DWT/DWT_Accel.c:134]   --->   Operation 268 'load' 'row_load_5' <Predicate = (!icmp_ln127 & icmp_ln131_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_18 : Operation 269 [1/1] (0.00ns)   --->   "%or_ln134_5 = or i8 %shl_ln133_5, 1" [DWT/DWT_Accel.c:134]   --->   Operation 269 'or' 'or_ln134_5' <Predicate = (!icmp_ln127 & icmp_ln131_5)> <Delay = 0.00>
ST_18 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln134_16 = zext i8 %or_ln134_5 to i64" [DWT/DWT_Accel.c:134]   --->   Operation 270 'zext' 'zext_ln134_16' <Predicate = (!icmp_ln127 & icmp_ln131_5)> <Delay = 0.00>
ST_18 : Operation 271 [1/1] (0.00ns)   --->   "%row_addr_44 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln134_16" [DWT/DWT_Accel.c:134]   --->   Operation 271 'getelementptr' 'row_addr_44' <Predicate = (!icmp_ln127 & icmp_ln131_5)> <Delay = 0.00>
ST_18 : Operation 272 [2/2] (3.25ns)   --->   "%row_load_31 = load float* %row_addr_44, align 4" [DWT/DWT_Accel.c:134]   --->   Operation 272 'load' 'row_load_31' <Predicate = (!icmp_ln127 & icmp_ln131_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>

State 19 <SV = 10> <Delay = 7.78>
ST_19 : Operation 273 [3/6] (7.78ns)   --->   "%tmp_46 = fmul double %tmp_45, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 273 'dmul' 'tmp_46' <Predicate = (!icmp_ln127 & icmp_ln131)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 274 [4/6] (7.78ns)   --->   "%tmp_48 = fmul double %tmp_47, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 274 'dmul' 'tmp_48' <Predicate = (!icmp_ln127 & icmp_ln131)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 275 [5/6] (7.78ns)   --->   "%tmp_68_1 = fmul double %tmp_67_1, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 275 'dmul' 'tmp_68_1' <Predicate = (!icmp_ln127 & icmp_ln131_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 276 [6/6] (7.78ns)   --->   "%tmp_70_1 = fmul double %tmp_69_1, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 276 'dmul' 'tmp_70_1' <Predicate = (!icmp_ln127 & icmp_ln131_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 277 [1/2] (4.43ns)   --->   "%tmp_67_2 = fpext float %row_load_2 to double" [DWT/DWT_Accel.c:134]   --->   Operation 277 'fpext' 'tmp_67_2' <Predicate = (!icmp_ln127 & icmp_ln131_2)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 278 [2/2] (4.43ns)   --->   "%tmp_69_2 = fpext float %row_load_27 to double" [DWT/DWT_Accel.c:134]   --->   Operation 278 'fpext' 'tmp_69_2' <Predicate = (!icmp_ln127 & icmp_ln131_2)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 279 [1/2] (3.25ns)   --->   "%row_load_5 = load float* %row_addr_43, align 8" [DWT/DWT_Accel.c:134]   --->   Operation 279 'load' 'row_load_5' <Predicate = (!icmp_ln127 & icmp_ln131_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_19 : Operation 280 [1/2] (3.25ns)   --->   "%row_load_31 = load float* %row_addr_44, align 4" [DWT/DWT_Accel.c:134]   --->   Operation 280 'load' 'row_load_31' <Predicate = (!icmp_ln127 & icmp_ln131_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_19 : Operation 281 [1/1] (0.00ns)   --->   "%or_ln127_5 = or i7 %l_0_0, 6" [DWT/DWT_Accel.c:127]   --->   Operation 281 'or' 'or_ln127_5' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_19 : Operation 282 [1/1] (1.48ns)   --->   "%icmp_ln131_6 = icmp ult i7 %or_ln127_5, %lshr_ln" [DWT/DWT_Accel.c:131]   --->   Operation 282 'icmp' 'icmp_ln131_6' <Predicate = (!icmp_ln127)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 283 [1/1] (0.00ns)   --->   "br i1 %icmp_ln131_6, label %11, label %._crit_edge.6" [DWT/DWT_Accel.c:131]   --->   Operation 283 'br' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_19 : Operation 284 [1/1] (0.00ns)   --->   "%shl_ln133_6 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %or_ln127_5, i1 false)" [DWT/DWT_Accel.c:133]   --->   Operation 284 'bitconcatenate' 'shl_ln133_6' <Predicate = (!icmp_ln127 & icmp_ln131_6)> <Delay = 0.00>
ST_19 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln134_18 = zext i8 %shl_ln133_6 to i64" [DWT/DWT_Accel.c:134]   --->   Operation 285 'zext' 'zext_ln134_18' <Predicate = (!icmp_ln127 & icmp_ln131_6)> <Delay = 0.00>
ST_19 : Operation 286 [1/1] (0.00ns)   --->   "%row_addr_45 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln134_18" [DWT/DWT_Accel.c:134]   --->   Operation 286 'getelementptr' 'row_addr_45' <Predicate = (!icmp_ln127 & icmp_ln131_6)> <Delay = 0.00>
ST_19 : Operation 287 [2/2] (3.25ns)   --->   "%row_load_6 = load float* %row_addr_45, align 16" [DWT/DWT_Accel.c:134]   --->   Operation 287 'load' 'row_load_6' <Predicate = (!icmp_ln127 & icmp_ln131_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_19 : Operation 288 [1/1] (0.00ns)   --->   "%or_ln134_6 = or i8 %shl_ln133_6, 1" [DWT/DWT_Accel.c:134]   --->   Operation 288 'or' 'or_ln134_6' <Predicate = (!icmp_ln127 & icmp_ln131_6)> <Delay = 0.00>
ST_19 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln134_19 = zext i8 %or_ln134_6 to i64" [DWT/DWT_Accel.c:134]   --->   Operation 289 'zext' 'zext_ln134_19' <Predicate = (!icmp_ln127 & icmp_ln131_6)> <Delay = 0.00>
ST_19 : Operation 290 [1/1] (0.00ns)   --->   "%row_addr_46 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln134_19" [DWT/DWT_Accel.c:134]   --->   Operation 290 'getelementptr' 'row_addr_46' <Predicate = (!icmp_ln127 & icmp_ln131_6)> <Delay = 0.00>
ST_19 : Operation 291 [2/2] (3.25ns)   --->   "%row_load_32 = load float* %row_addr_46, align 4" [DWT/DWT_Accel.c:134]   --->   Operation 291 'load' 'row_load_32' <Predicate = (!icmp_ln127 & icmp_ln131_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>

State 20 <SV = 11> <Delay = 7.78>
ST_20 : Operation 292 [2/6] (7.78ns)   --->   "%tmp_46 = fmul double %tmp_45, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 292 'dmul' 'tmp_46' <Predicate = (!icmp_ln127 & icmp_ln131)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 293 [3/6] (7.78ns)   --->   "%tmp_48 = fmul double %tmp_47, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 293 'dmul' 'tmp_48' <Predicate = (!icmp_ln127 & icmp_ln131)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 294 [4/6] (7.78ns)   --->   "%tmp_68_1 = fmul double %tmp_67_1, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 294 'dmul' 'tmp_68_1' <Predicate = (!icmp_ln127 & icmp_ln131_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 295 [5/6] (7.78ns)   --->   "%tmp_70_1 = fmul double %tmp_69_1, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 295 'dmul' 'tmp_70_1' <Predicate = (!icmp_ln127 & icmp_ln131_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 296 [6/6] (7.78ns)   --->   "%tmp_68_2 = fmul double %tmp_67_2, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 296 'dmul' 'tmp_68_2' <Predicate = (!icmp_ln127 & icmp_ln131_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 297 [1/2] (4.43ns)   --->   "%tmp_69_2 = fpext float %row_load_27 to double" [DWT/DWT_Accel.c:134]   --->   Operation 297 'fpext' 'tmp_69_2' <Predicate = (!icmp_ln127 & icmp_ln131_2)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 298 [2/2] (4.43ns)   --->   "%tmp_67_3 = fpext float %row_load_28 to double" [DWT/DWT_Accel.c:134]   --->   Operation 298 'fpext' 'tmp_67_3' <Predicate = (!icmp_ln127 & icmp_ln131_3)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 299 [1/2] (3.25ns)   --->   "%row_load_6 = load float* %row_addr_45, align 16" [DWT/DWT_Accel.c:134]   --->   Operation 299 'load' 'row_load_6' <Predicate = (!icmp_ln127 & icmp_ln131_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_20 : Operation 300 [1/2] (3.25ns)   --->   "%row_load_32 = load float* %row_addr_46, align 4" [DWT/DWT_Accel.c:134]   --->   Operation 300 'load' 'row_load_32' <Predicate = (!icmp_ln127 & icmp_ln131_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_20 : Operation 301 [1/1] (0.00ns)   --->   "%or_ln127_6 = or i7 %l_0_0, 7" [DWT/DWT_Accel.c:127]   --->   Operation 301 'or' 'or_ln127_6' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_20 : Operation 302 [1/1] (1.48ns)   --->   "%icmp_ln131_7 = icmp ult i7 %or_ln127_6, %lshr_ln" [DWT/DWT_Accel.c:131]   --->   Operation 302 'icmp' 'icmp_ln131_7' <Predicate = (!icmp_ln127)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 303 [1/1] (0.00ns)   --->   "br i1 %icmp_ln131_7, label %12, label %._crit_edge.7" [DWT/DWT_Accel.c:131]   --->   Operation 303 'br' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_20 : Operation 304 [1/1] (0.00ns)   --->   "%shl_ln133_7 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %or_ln127_6, i1 false)" [DWT/DWT_Accel.c:133]   --->   Operation 304 'bitconcatenate' 'shl_ln133_7' <Predicate = (!icmp_ln127 & icmp_ln131_7)> <Delay = 0.00>
ST_20 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln134_21 = zext i8 %shl_ln133_7 to i64" [DWT/DWT_Accel.c:134]   --->   Operation 305 'zext' 'zext_ln134_21' <Predicate = (!icmp_ln127 & icmp_ln131_7)> <Delay = 0.00>
ST_20 : Operation 306 [1/1] (0.00ns)   --->   "%row_addr_47 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln134_21" [DWT/DWT_Accel.c:134]   --->   Operation 306 'getelementptr' 'row_addr_47' <Predicate = (!icmp_ln127 & icmp_ln131_7)> <Delay = 0.00>
ST_20 : Operation 307 [2/2] (3.25ns)   --->   "%row_load_7 = load float* %row_addr_47, align 8" [DWT/DWT_Accel.c:134]   --->   Operation 307 'load' 'row_load_7' <Predicate = (!icmp_ln127 & icmp_ln131_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_20 : Operation 308 [1/1] (0.00ns)   --->   "%or_ln134_7 = or i8 %shl_ln133_7, 1" [DWT/DWT_Accel.c:134]   --->   Operation 308 'or' 'or_ln134_7' <Predicate = (!icmp_ln127 & icmp_ln131_7)> <Delay = 0.00>
ST_20 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln134_22 = zext i8 %or_ln134_7 to i64" [DWT/DWT_Accel.c:134]   --->   Operation 309 'zext' 'zext_ln134_22' <Predicate = (!icmp_ln127 & icmp_ln131_7)> <Delay = 0.00>
ST_20 : Operation 310 [1/1] (0.00ns)   --->   "%row_addr_48 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln134_22" [DWT/DWT_Accel.c:134]   --->   Operation 310 'getelementptr' 'row_addr_48' <Predicate = (!icmp_ln127 & icmp_ln131_7)> <Delay = 0.00>
ST_20 : Operation 311 [2/2] (3.25ns)   --->   "%row_load_33 = load float* %row_addr_48, align 4" [DWT/DWT_Accel.c:134]   --->   Operation 311 'load' 'row_load_33' <Predicate = (!icmp_ln127 & icmp_ln131_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>

State 21 <SV = 12> <Delay = 7.78>
ST_21 : Operation 312 [1/6] (7.78ns)   --->   "%tmp_46 = fmul double %tmp_45, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 312 'dmul' 'tmp_46' <Predicate = (!icmp_ln127 & icmp_ln131)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 313 [2/6] (7.78ns)   --->   "%tmp_48 = fmul double %tmp_47, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 313 'dmul' 'tmp_48' <Predicate = (!icmp_ln127 & icmp_ln131)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 314 [3/6] (7.78ns)   --->   "%tmp_68_1 = fmul double %tmp_67_1, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 314 'dmul' 'tmp_68_1' <Predicate = (!icmp_ln127 & icmp_ln131_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 315 [4/6] (7.78ns)   --->   "%tmp_70_1 = fmul double %tmp_69_1, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 315 'dmul' 'tmp_70_1' <Predicate = (!icmp_ln127 & icmp_ln131_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 316 [5/6] (7.78ns)   --->   "%tmp_68_2 = fmul double %tmp_67_2, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 316 'dmul' 'tmp_68_2' <Predicate = (!icmp_ln127 & icmp_ln131_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 317 [6/6] (7.78ns)   --->   "%tmp_70_2 = fmul double %tmp_69_2, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 317 'dmul' 'tmp_70_2' <Predicate = (!icmp_ln127 & icmp_ln131_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 318 [1/2] (4.43ns)   --->   "%tmp_67_3 = fpext float %row_load_28 to double" [DWT/DWT_Accel.c:134]   --->   Operation 318 'fpext' 'tmp_67_3' <Predicate = (!icmp_ln127 & icmp_ln131_3)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 319 [2/2] (4.43ns)   --->   "%tmp_69_3 = fpext float %row_load_29 to double" [DWT/DWT_Accel.c:134]   --->   Operation 319 'fpext' 'tmp_69_3' <Predicate = (!icmp_ln127 & icmp_ln131_3)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 320 [1/2] (3.25ns)   --->   "%row_load_7 = load float* %row_addr_47, align 8" [DWT/DWT_Accel.c:134]   --->   Operation 320 'load' 'row_load_7' <Predicate = (!icmp_ln127 & icmp_ln131_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_21 : Operation 321 [1/2] (3.25ns)   --->   "%row_load_33 = load float* %row_addr_48, align 4" [DWT/DWT_Accel.c:134]   --->   Operation 321 'load' 'row_load_33' <Predicate = (!icmp_ln127 & icmp_ln131_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>

State 22 <SV = 13> <Delay = 7.78>
ST_22 : Operation 322 [1/6] (7.78ns)   --->   "%tmp_48 = fmul double %tmp_47, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 322 'dmul' 'tmp_48' <Predicate = (!icmp_ln127 & icmp_ln131)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 323 [2/6] (7.78ns)   --->   "%tmp_68_1 = fmul double %tmp_67_1, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 323 'dmul' 'tmp_68_1' <Predicate = (!icmp_ln127 & icmp_ln131_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 324 [3/6] (7.78ns)   --->   "%tmp_70_1 = fmul double %tmp_69_1, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 324 'dmul' 'tmp_70_1' <Predicate = (!icmp_ln127 & icmp_ln131_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 325 [4/6] (7.78ns)   --->   "%tmp_68_2 = fmul double %tmp_67_2, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 325 'dmul' 'tmp_68_2' <Predicate = (!icmp_ln127 & icmp_ln131_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 326 [5/6] (7.78ns)   --->   "%tmp_70_2 = fmul double %tmp_69_2, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 326 'dmul' 'tmp_70_2' <Predicate = (!icmp_ln127 & icmp_ln131_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 327 [6/6] (7.78ns)   --->   "%tmp_68_3 = fmul double %tmp_67_3, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 327 'dmul' 'tmp_68_3' <Predicate = (!icmp_ln127 & icmp_ln131_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 328 [1/2] (4.43ns)   --->   "%tmp_69_3 = fpext float %row_load_29 to double" [DWT/DWT_Accel.c:134]   --->   Operation 328 'fpext' 'tmp_69_3' <Predicate = (!icmp_ln127 & icmp_ln131_3)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 329 [2/2] (4.43ns)   --->   "%tmp_67_4 = fpext float %row_load_4 to double" [DWT/DWT_Accel.c:134]   --->   Operation 329 'fpext' 'tmp_67_4' <Predicate = (!icmp_ln127 & icmp_ln131_4)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 14> <Delay = 8.23>
ST_23 : Operation 330 [5/5] (8.23ns)   --->   "%tmp_49 = fadd double %tmp_46, %tmp_48" [DWT/DWT_Accel.c:134]   --->   Operation 330 'dadd' 'tmp_49' <Predicate = (!icmp_ln127 & icmp_ln131)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 331 [1/6] (7.78ns)   --->   "%tmp_68_1 = fmul double %tmp_67_1, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 331 'dmul' 'tmp_68_1' <Predicate = (!icmp_ln127 & icmp_ln131_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 332 [2/6] (7.78ns)   --->   "%tmp_70_1 = fmul double %tmp_69_1, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 332 'dmul' 'tmp_70_1' <Predicate = (!icmp_ln127 & icmp_ln131_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 333 [3/6] (7.78ns)   --->   "%tmp_68_2 = fmul double %tmp_67_2, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 333 'dmul' 'tmp_68_2' <Predicate = (!icmp_ln127 & icmp_ln131_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 334 [4/6] (7.78ns)   --->   "%tmp_70_2 = fmul double %tmp_69_2, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 334 'dmul' 'tmp_70_2' <Predicate = (!icmp_ln127 & icmp_ln131_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 335 [5/6] (7.78ns)   --->   "%tmp_68_3 = fmul double %tmp_67_3, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 335 'dmul' 'tmp_68_3' <Predicate = (!icmp_ln127 & icmp_ln131_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 336 [6/6] (7.78ns)   --->   "%tmp_70_3 = fmul double %tmp_69_3, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 336 'dmul' 'tmp_70_3' <Predicate = (!icmp_ln127 & icmp_ln131_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 337 [1/2] (4.43ns)   --->   "%tmp_67_4 = fpext float %row_load_4 to double" [DWT/DWT_Accel.c:134]   --->   Operation 337 'fpext' 'tmp_67_4' <Predicate = (!icmp_ln127 & icmp_ln131_4)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 338 [2/2] (4.43ns)   --->   "%tmp_69_4 = fpext float %row_load_30 to double" [DWT/DWT_Accel.c:134]   --->   Operation 338 'fpext' 'tmp_69_4' <Predicate = (!icmp_ln127 & icmp_ln131_4)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 15> <Delay = 8.23>
ST_24 : Operation 339 [4/5] (8.23ns)   --->   "%tmp_49 = fadd double %tmp_46, %tmp_48" [DWT/DWT_Accel.c:134]   --->   Operation 339 'dadd' 'tmp_49' <Predicate = (!icmp_ln127 & icmp_ln131)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 340 [5/5] (8.23ns)   --->   "%tmp_51 = fsub double %tmp_46, %tmp_48" [DWT/DWT_Accel.c:135]   --->   Operation 340 'dsub' 'tmp_51' <Predicate = (!icmp_ln127 & icmp_ln131)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 341 [1/6] (7.78ns)   --->   "%tmp_70_1 = fmul double %tmp_69_1, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 341 'dmul' 'tmp_70_1' <Predicate = (!icmp_ln127 & icmp_ln131_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 342 [2/6] (7.78ns)   --->   "%tmp_68_2 = fmul double %tmp_67_2, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 342 'dmul' 'tmp_68_2' <Predicate = (!icmp_ln127 & icmp_ln131_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 343 [3/6] (7.78ns)   --->   "%tmp_70_2 = fmul double %tmp_69_2, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 343 'dmul' 'tmp_70_2' <Predicate = (!icmp_ln127 & icmp_ln131_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 344 [4/6] (7.78ns)   --->   "%tmp_68_3 = fmul double %tmp_67_3, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 344 'dmul' 'tmp_68_3' <Predicate = (!icmp_ln127 & icmp_ln131_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 345 [5/6] (7.78ns)   --->   "%tmp_70_3 = fmul double %tmp_69_3, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 345 'dmul' 'tmp_70_3' <Predicate = (!icmp_ln127 & icmp_ln131_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 346 [6/6] (7.78ns)   --->   "%tmp_68_4 = fmul double %tmp_67_4, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 346 'dmul' 'tmp_68_4' <Predicate = (!icmp_ln127 & icmp_ln131_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 347 [1/2] (4.43ns)   --->   "%tmp_69_4 = fpext float %row_load_30 to double" [DWT/DWT_Accel.c:134]   --->   Operation 347 'fpext' 'tmp_69_4' <Predicate = (!icmp_ln127 & icmp_ln131_4)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 348 [2/2] (4.43ns)   --->   "%tmp_67_5 = fpext float %row_load_5 to double" [DWT/DWT_Accel.c:134]   --->   Operation 348 'fpext' 'tmp_67_5' <Predicate = (!icmp_ln127 & icmp_ln131_5)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 16> <Delay = 8.23>
ST_25 : Operation 349 [3/5] (8.23ns)   --->   "%tmp_49 = fadd double %tmp_46, %tmp_48" [DWT/DWT_Accel.c:134]   --->   Operation 349 'dadd' 'tmp_49' <Predicate = (!icmp_ln127 & icmp_ln131)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 350 [4/5] (8.23ns)   --->   "%tmp_51 = fsub double %tmp_46, %tmp_48" [DWT/DWT_Accel.c:135]   --->   Operation 350 'dsub' 'tmp_51' <Predicate = (!icmp_ln127 & icmp_ln131)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 351 [5/5] (8.23ns)   --->   "%tmp_71_1 = fadd double %tmp_68_1, %tmp_70_1" [DWT/DWT_Accel.c:134]   --->   Operation 351 'dadd' 'tmp_71_1' <Predicate = (!icmp_ln127 & icmp_ln131_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 352 [1/6] (7.78ns)   --->   "%tmp_68_2 = fmul double %tmp_67_2, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 352 'dmul' 'tmp_68_2' <Predicate = (!icmp_ln127 & icmp_ln131_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 353 [2/6] (7.78ns)   --->   "%tmp_70_2 = fmul double %tmp_69_2, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 353 'dmul' 'tmp_70_2' <Predicate = (!icmp_ln127 & icmp_ln131_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 354 [3/6] (7.78ns)   --->   "%tmp_68_3 = fmul double %tmp_67_3, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 354 'dmul' 'tmp_68_3' <Predicate = (!icmp_ln127 & icmp_ln131_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 355 [4/6] (7.78ns)   --->   "%tmp_70_3 = fmul double %tmp_69_3, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 355 'dmul' 'tmp_70_3' <Predicate = (!icmp_ln127 & icmp_ln131_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 356 [5/6] (7.78ns)   --->   "%tmp_68_4 = fmul double %tmp_67_4, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 356 'dmul' 'tmp_68_4' <Predicate = (!icmp_ln127 & icmp_ln131_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 357 [6/6] (7.78ns)   --->   "%tmp_70_4 = fmul double %tmp_69_4, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 357 'dmul' 'tmp_70_4' <Predicate = (!icmp_ln127 & icmp_ln131_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 358 [1/2] (4.43ns)   --->   "%tmp_67_5 = fpext float %row_load_5 to double" [DWT/DWT_Accel.c:134]   --->   Operation 358 'fpext' 'tmp_67_5' <Predicate = (!icmp_ln127 & icmp_ln131_5)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 359 [2/2] (4.43ns)   --->   "%tmp_69_5 = fpext float %row_load_31 to double" [DWT/DWT_Accel.c:134]   --->   Operation 359 'fpext' 'tmp_69_5' <Predicate = (!icmp_ln127 & icmp_ln131_5)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 17> <Delay = 8.23>
ST_26 : Operation 360 [2/5] (8.23ns)   --->   "%tmp_49 = fadd double %tmp_46, %tmp_48" [DWT/DWT_Accel.c:134]   --->   Operation 360 'dadd' 'tmp_49' <Predicate = (!icmp_ln127 & icmp_ln131)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 361 [3/5] (8.23ns)   --->   "%tmp_51 = fsub double %tmp_46, %tmp_48" [DWT/DWT_Accel.c:135]   --->   Operation 361 'dsub' 'tmp_51' <Predicate = (!icmp_ln127 & icmp_ln131)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 362 [4/5] (8.23ns)   --->   "%tmp_71_1 = fadd double %tmp_68_1, %tmp_70_1" [DWT/DWT_Accel.c:134]   --->   Operation 362 'dadd' 'tmp_71_1' <Predicate = (!icmp_ln127 & icmp_ln131_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 363 [5/5] (8.23ns)   --->   "%tmp_73_1 = fsub double %tmp_68_1, %tmp_70_1" [DWT/DWT_Accel.c:135]   --->   Operation 363 'dsub' 'tmp_73_1' <Predicate = (!icmp_ln127 & icmp_ln131_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 364 [1/6] (7.78ns)   --->   "%tmp_70_2 = fmul double %tmp_69_2, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 364 'dmul' 'tmp_70_2' <Predicate = (!icmp_ln127 & icmp_ln131_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 365 [2/6] (7.78ns)   --->   "%tmp_68_3 = fmul double %tmp_67_3, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 365 'dmul' 'tmp_68_3' <Predicate = (!icmp_ln127 & icmp_ln131_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 366 [3/6] (7.78ns)   --->   "%tmp_70_3 = fmul double %tmp_69_3, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 366 'dmul' 'tmp_70_3' <Predicate = (!icmp_ln127 & icmp_ln131_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 367 [4/6] (7.78ns)   --->   "%tmp_68_4 = fmul double %tmp_67_4, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 367 'dmul' 'tmp_68_4' <Predicate = (!icmp_ln127 & icmp_ln131_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 368 [5/6] (7.78ns)   --->   "%tmp_70_4 = fmul double %tmp_69_4, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 368 'dmul' 'tmp_70_4' <Predicate = (!icmp_ln127 & icmp_ln131_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 369 [6/6] (7.78ns)   --->   "%tmp_68_5 = fmul double %tmp_67_5, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 369 'dmul' 'tmp_68_5' <Predicate = (!icmp_ln127 & icmp_ln131_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 370 [1/2] (4.43ns)   --->   "%tmp_69_5 = fpext float %row_load_31 to double" [DWT/DWT_Accel.c:134]   --->   Operation 370 'fpext' 'tmp_69_5' <Predicate = (!icmp_ln127 & icmp_ln131_5)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 371 [2/2] (4.43ns)   --->   "%tmp_67_6 = fpext float %row_load_6 to double" [DWT/DWT_Accel.c:134]   --->   Operation 371 'fpext' 'tmp_67_6' <Predicate = (!icmp_ln127 & icmp_ln131_6)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 18> <Delay = 8.23>
ST_27 : Operation 372 [1/5] (8.23ns)   --->   "%tmp_49 = fadd double %tmp_46, %tmp_48" [DWT/DWT_Accel.c:134]   --->   Operation 372 'dadd' 'tmp_49' <Predicate = (!icmp_ln127 & icmp_ln131)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 373 [2/5] (8.23ns)   --->   "%tmp_51 = fsub double %tmp_46, %tmp_48" [DWT/DWT_Accel.c:135]   --->   Operation 373 'dsub' 'tmp_51' <Predicate = (!icmp_ln127 & icmp_ln131)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 374 [3/5] (8.23ns)   --->   "%tmp_71_1 = fadd double %tmp_68_1, %tmp_70_1" [DWT/DWT_Accel.c:134]   --->   Operation 374 'dadd' 'tmp_71_1' <Predicate = (!icmp_ln127 & icmp_ln131_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 375 [4/5] (8.23ns)   --->   "%tmp_73_1 = fsub double %tmp_68_1, %tmp_70_1" [DWT/DWT_Accel.c:135]   --->   Operation 375 'dsub' 'tmp_73_1' <Predicate = (!icmp_ln127 & icmp_ln131_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 376 [5/5] (8.23ns)   --->   "%tmp_71_2 = fadd double %tmp_68_2, %tmp_70_2" [DWT/DWT_Accel.c:134]   --->   Operation 376 'dadd' 'tmp_71_2' <Predicate = (!icmp_ln127 & icmp_ln131_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 377 [1/6] (7.78ns)   --->   "%tmp_68_3 = fmul double %tmp_67_3, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 377 'dmul' 'tmp_68_3' <Predicate = (!icmp_ln127 & icmp_ln131_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 378 [2/6] (7.78ns)   --->   "%tmp_70_3 = fmul double %tmp_69_3, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 378 'dmul' 'tmp_70_3' <Predicate = (!icmp_ln127 & icmp_ln131_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 379 [3/6] (7.78ns)   --->   "%tmp_68_4 = fmul double %tmp_67_4, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 379 'dmul' 'tmp_68_4' <Predicate = (!icmp_ln127 & icmp_ln131_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 380 [4/6] (7.78ns)   --->   "%tmp_70_4 = fmul double %tmp_69_4, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 380 'dmul' 'tmp_70_4' <Predicate = (!icmp_ln127 & icmp_ln131_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 381 [5/6] (7.78ns)   --->   "%tmp_68_5 = fmul double %tmp_67_5, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 381 'dmul' 'tmp_68_5' <Predicate = (!icmp_ln127 & icmp_ln131_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 382 [6/6] (7.78ns)   --->   "%tmp_70_5 = fmul double %tmp_69_5, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 382 'dmul' 'tmp_70_5' <Predicate = (!icmp_ln127 & icmp_ln131_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 383 [1/2] (4.43ns)   --->   "%tmp_67_6 = fpext float %row_load_6 to double" [DWT/DWT_Accel.c:134]   --->   Operation 383 'fpext' 'tmp_67_6' <Predicate = (!icmp_ln127 & icmp_ln131_6)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 384 [2/2] (4.43ns)   --->   "%tmp_69_6 = fpext float %row_load_32 to double" [DWT/DWT_Accel.c:134]   --->   Operation 384 'fpext' 'tmp_69_6' <Predicate = (!icmp_ln127 & icmp_ln131_6)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 19> <Delay = 8.23>
ST_28 : Operation 385 [2/2] (5.20ns)   --->   "%tmp_50 = fptrunc double %tmp_49 to float" [DWT/DWT_Accel.c:134]   --->   Operation 385 'fptrunc' 'tmp_50' <Predicate = (!icmp_ln127 & icmp_ln131)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 386 [1/5] (8.23ns)   --->   "%tmp_51 = fsub double %tmp_46, %tmp_48" [DWT/DWT_Accel.c:135]   --->   Operation 386 'dsub' 'tmp_51' <Predicate = (!icmp_ln127 & icmp_ln131)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 387 [2/5] (8.23ns)   --->   "%tmp_71_1 = fadd double %tmp_68_1, %tmp_70_1" [DWT/DWT_Accel.c:134]   --->   Operation 387 'dadd' 'tmp_71_1' <Predicate = (!icmp_ln127 & icmp_ln131_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 388 [3/5] (8.23ns)   --->   "%tmp_73_1 = fsub double %tmp_68_1, %tmp_70_1" [DWT/DWT_Accel.c:135]   --->   Operation 388 'dsub' 'tmp_73_1' <Predicate = (!icmp_ln127 & icmp_ln131_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 389 [4/5] (8.23ns)   --->   "%tmp_71_2 = fadd double %tmp_68_2, %tmp_70_2" [DWT/DWT_Accel.c:134]   --->   Operation 389 'dadd' 'tmp_71_2' <Predicate = (!icmp_ln127 & icmp_ln131_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 390 [5/5] (8.23ns)   --->   "%tmp_73_2 = fsub double %tmp_68_2, %tmp_70_2" [DWT/DWT_Accel.c:135]   --->   Operation 390 'dsub' 'tmp_73_2' <Predicate = (!icmp_ln127 & icmp_ln131_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 391 [1/6] (7.78ns)   --->   "%tmp_70_3 = fmul double %tmp_69_3, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 391 'dmul' 'tmp_70_3' <Predicate = (!icmp_ln127 & icmp_ln131_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 392 [2/6] (7.78ns)   --->   "%tmp_68_4 = fmul double %tmp_67_4, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 392 'dmul' 'tmp_68_4' <Predicate = (!icmp_ln127 & icmp_ln131_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 393 [3/6] (7.78ns)   --->   "%tmp_70_4 = fmul double %tmp_69_4, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 393 'dmul' 'tmp_70_4' <Predicate = (!icmp_ln127 & icmp_ln131_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 394 [4/6] (7.78ns)   --->   "%tmp_68_5 = fmul double %tmp_67_5, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 394 'dmul' 'tmp_68_5' <Predicate = (!icmp_ln127 & icmp_ln131_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 395 [5/6] (7.78ns)   --->   "%tmp_70_5 = fmul double %tmp_69_5, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 395 'dmul' 'tmp_70_5' <Predicate = (!icmp_ln127 & icmp_ln131_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 396 [6/6] (7.78ns)   --->   "%tmp_68_6 = fmul double %tmp_67_6, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 396 'dmul' 'tmp_68_6' <Predicate = (!icmp_ln127 & icmp_ln131_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 397 [1/2] (4.43ns)   --->   "%tmp_69_6 = fpext float %row_load_32 to double" [DWT/DWT_Accel.c:134]   --->   Operation 397 'fpext' 'tmp_69_6' <Predicate = (!icmp_ln127 & icmp_ln131_6)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 398 [2/2] (4.43ns)   --->   "%tmp_67_7 = fpext float %row_load_7 to double" [DWT/DWT_Accel.c:134]   --->   Operation 398 'fpext' 'tmp_67_7' <Predicate = (!icmp_ln127 & icmp_ln131_7)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 399 [1/1] (1.87ns)   --->   "%add_ln127 = add i7 %l_0_0, 8" [DWT/DWT_Accel.c:127]   --->   Operation 399 'add' 'add_ln127' <Predicate = (!icmp_ln127)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 400 [1/1] (0.00ns)   --->   "br label %.preheader6.0" [DWT/DWT_Accel.c:127]   --->   Operation 400 'br' <Predicate = (!icmp_ln127)> <Delay = 0.00>

State 29 <SV = 20> <Delay = 8.45>
ST_29 : Operation 401 [1/1] (0.00ns)   --->   "%l_0_0_cast = zext i7 %l_0_0 to i8" [DWT/DWT_Accel.c:127]   --->   Operation 401 'zext' 'l_0_0_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)" [DWT/DWT_Accel.c:128]   --->   Operation 402 'specregionbegin' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 403 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [DWT/DWT_Accel.c:130]   --->   Operation 403 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 404 [1/2] (5.20ns)   --->   "%tmp_50 = fptrunc double %tmp_49 to float" [DWT/DWT_Accel.c:134]   --->   Operation 404 'fptrunc' 'tmp_50' <Predicate = (icmp_ln131)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln134_2 = zext i7 %l_0_0 to i64" [DWT/DWT_Accel.c:134]   --->   Operation 405 'zext' 'zext_ln134_2' <Predicate = (icmp_ln131)> <Delay = 0.00>
ST_29 : Operation 406 [1/1] (0.00ns)   --->   "%tempr_addr = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln134_2" [DWT/DWT_Accel.c:134]   --->   Operation 406 'getelementptr' 'tempr_addr' <Predicate = (icmp_ln131)> <Delay = 0.00>
ST_29 : Operation 407 [1/1] (3.25ns)   --->   "store float %tmp_50, float* %tempr_addr, align 16" [DWT/DWT_Accel.c:134]   --->   Operation 407 'store' <Predicate = (icmp_ln131)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_29 : Operation 408 [2/2] (5.20ns)   --->   "%tmp_52 = fptrunc double %tmp_51 to float" [DWT/DWT_Accel.c:135]   --->   Operation 408 'fptrunc' 'tmp_52' <Predicate = (icmp_ln131)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 409 [1/5] (8.23ns)   --->   "%tmp_71_1 = fadd double %tmp_68_1, %tmp_70_1" [DWT/DWT_Accel.c:134]   --->   Operation 409 'dadd' 'tmp_71_1' <Predicate = (icmp_ln131_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 410 [2/5] (8.23ns)   --->   "%tmp_73_1 = fsub double %tmp_68_1, %tmp_70_1" [DWT/DWT_Accel.c:135]   --->   Operation 410 'dsub' 'tmp_73_1' <Predicate = (icmp_ln131_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 411 [3/5] (8.23ns)   --->   "%tmp_71_2 = fadd double %tmp_68_2, %tmp_70_2" [DWT/DWT_Accel.c:134]   --->   Operation 411 'dadd' 'tmp_71_2' <Predicate = (icmp_ln131_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 412 [4/5] (8.23ns)   --->   "%tmp_73_2 = fsub double %tmp_68_2, %tmp_70_2" [DWT/DWT_Accel.c:135]   --->   Operation 412 'dsub' 'tmp_73_2' <Predicate = (icmp_ln131_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 413 [5/5] (8.23ns)   --->   "%tmp_71_3 = fadd double %tmp_68_3, %tmp_70_3" [DWT/DWT_Accel.c:134]   --->   Operation 413 'dadd' 'tmp_71_3' <Predicate = (icmp_ln131_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 414 [1/6] (7.78ns)   --->   "%tmp_68_4 = fmul double %tmp_67_4, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 414 'dmul' 'tmp_68_4' <Predicate = (icmp_ln131_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 415 [2/6] (7.78ns)   --->   "%tmp_70_4 = fmul double %tmp_69_4, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 415 'dmul' 'tmp_70_4' <Predicate = (icmp_ln131_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 416 [3/6] (7.78ns)   --->   "%tmp_68_5 = fmul double %tmp_67_5, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 416 'dmul' 'tmp_68_5' <Predicate = (icmp_ln131_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 417 [4/6] (7.78ns)   --->   "%tmp_70_5 = fmul double %tmp_69_5, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 417 'dmul' 'tmp_70_5' <Predicate = (icmp_ln131_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 418 [5/6] (7.78ns)   --->   "%tmp_68_6 = fmul double %tmp_67_6, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 418 'dmul' 'tmp_68_6' <Predicate = (icmp_ln131_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 419 [6/6] (7.78ns)   --->   "%tmp_70_6 = fmul double %tmp_69_6, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 419 'dmul' 'tmp_70_6' <Predicate = (icmp_ln131_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 420 [1/2] (4.43ns)   --->   "%tmp_67_7 = fpext float %row_load_7 to double" [DWT/DWT_Accel.c:134]   --->   Operation 420 'fpext' 'tmp_67_7' <Predicate = (icmp_ln131_7)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 421 [2/2] (4.43ns)   --->   "%tmp_69_7 = fpext float %row_load_33 to double" [DWT/DWT_Accel.c:134]   --->   Operation 421 'fpext' 'tmp_69_7' <Predicate = (icmp_ln131_7)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 21> <Delay = 8.45>
ST_30 : Operation 422 [1/2] (5.20ns)   --->   "%tmp_52 = fptrunc double %tmp_51 to float" [DWT/DWT_Accel.c:135]   --->   Operation 422 'fptrunc' 'tmp_52' <Predicate = (icmp_ln131)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 423 [1/1] (1.87ns)   --->   "%add_ln135 = add i8 %zext_ln131, %l_0_0_cast" [DWT/DWT_Accel.c:135]   --->   Operation 423 'add' 'add_ln135' <Predicate = (icmp_ln131)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 424 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i8 %add_ln135 to i64" [DWT/DWT_Accel.c:135]   --->   Operation 424 'zext' 'zext_ln135' <Predicate = (icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 425 [1/1] (0.00ns)   --->   "%tempr_addr_27 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln135" [DWT/DWT_Accel.c:135]   --->   Operation 425 'getelementptr' 'tempr_addr_27' <Predicate = (icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 426 [1/1] (3.25ns)   --->   "store float %tmp_52, float* %tempr_addr_27, align 4" [DWT/DWT_Accel.c:135]   --->   Operation 426 'store' <Predicate = (icmp_ln131)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_30 : Operation 427 [1/1] (0.00ns)   --->   "br label %hls_label_2_end" [DWT/DWT_Accel.c:136]   --->   Operation 427 'br' <Predicate = (icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 428 [2/2] (5.20ns)   --->   "%tmp_72_1 = fptrunc double %tmp_71_1 to float" [DWT/DWT_Accel.c:134]   --->   Operation 428 'fptrunc' 'tmp_72_1' <Predicate = (icmp_ln131_1)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 429 [1/5] (8.23ns)   --->   "%tmp_73_1 = fsub double %tmp_68_1, %tmp_70_1" [DWT/DWT_Accel.c:135]   --->   Operation 429 'dsub' 'tmp_73_1' <Predicate = (icmp_ln131_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 430 [2/5] (8.23ns)   --->   "%tmp_71_2 = fadd double %tmp_68_2, %tmp_70_2" [DWT/DWT_Accel.c:134]   --->   Operation 430 'dadd' 'tmp_71_2' <Predicate = (icmp_ln131_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 431 [3/5] (8.23ns)   --->   "%tmp_73_2 = fsub double %tmp_68_2, %tmp_70_2" [DWT/DWT_Accel.c:135]   --->   Operation 431 'dsub' 'tmp_73_2' <Predicate = (icmp_ln131_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 432 [4/5] (8.23ns)   --->   "%tmp_71_3 = fadd double %tmp_68_3, %tmp_70_3" [DWT/DWT_Accel.c:134]   --->   Operation 432 'dadd' 'tmp_71_3' <Predicate = (icmp_ln131_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 433 [5/5] (8.23ns)   --->   "%tmp_73_3 = fsub double %tmp_68_3, %tmp_70_3" [DWT/DWT_Accel.c:135]   --->   Operation 433 'dsub' 'tmp_73_3' <Predicate = (icmp_ln131_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 434 [1/6] (7.78ns)   --->   "%tmp_70_4 = fmul double %tmp_69_4, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 434 'dmul' 'tmp_70_4' <Predicate = (icmp_ln131_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 435 [2/6] (7.78ns)   --->   "%tmp_68_5 = fmul double %tmp_67_5, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 435 'dmul' 'tmp_68_5' <Predicate = (icmp_ln131_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 436 [3/6] (7.78ns)   --->   "%tmp_70_5 = fmul double %tmp_69_5, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 436 'dmul' 'tmp_70_5' <Predicate = (icmp_ln131_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 437 [4/6] (7.78ns)   --->   "%tmp_68_6 = fmul double %tmp_67_6, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 437 'dmul' 'tmp_68_6' <Predicate = (icmp_ln131_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 438 [5/6] (7.78ns)   --->   "%tmp_70_6 = fmul double %tmp_69_6, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 438 'dmul' 'tmp_70_6' <Predicate = (icmp_ln131_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 439 [6/6] (7.78ns)   --->   "%tmp_68_7 = fmul double %tmp_67_7, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 439 'dmul' 'tmp_68_7' <Predicate = (icmp_ln131_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 440 [1/2] (4.43ns)   --->   "%tmp_69_7 = fpext float %row_load_33 to double" [DWT/DWT_Accel.c:134]   --->   Operation 440 'fpext' 'tmp_69_7' <Predicate = (icmp_ln131_7)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 22> <Delay = 8.45>
ST_31 : Operation 441 [1/2] (5.20ns)   --->   "%tmp_72_1 = fptrunc double %tmp_71_1 to float" [DWT/DWT_Accel.c:134]   --->   Operation 441 'fptrunc' 'tmp_72_1' <Predicate = (icmp_ln131_1)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 442 [1/1] (0.00ns)   --->   "%zext_ln134_5 = zext i7 %or_ln127 to i64" [DWT/DWT_Accel.c:134]   --->   Operation 442 'zext' 'zext_ln134_5' <Predicate = (icmp_ln131_1)> <Delay = 0.00>
ST_31 : Operation 443 [1/1] (0.00ns)   --->   "%tempr_addr_1 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln134_5" [DWT/DWT_Accel.c:134]   --->   Operation 443 'getelementptr' 'tempr_addr_1' <Predicate = (icmp_ln131_1)> <Delay = 0.00>
ST_31 : Operation 444 [1/1] (3.25ns)   --->   "store float %tmp_72_1, float* %tempr_addr_1, align 4" [DWT/DWT_Accel.c:134]   --->   Operation 444 'store' <Predicate = (icmp_ln131_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_31 : Operation 445 [2/2] (5.20ns)   --->   "%tmp_74_1 = fptrunc double %tmp_73_1 to float" [DWT/DWT_Accel.c:135]   --->   Operation 445 'fptrunc' 'tmp_74_1' <Predicate = (icmp_ln131_1)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 446 [1/5] (8.23ns)   --->   "%tmp_71_2 = fadd double %tmp_68_2, %tmp_70_2" [DWT/DWT_Accel.c:134]   --->   Operation 446 'dadd' 'tmp_71_2' <Predicate = (icmp_ln131_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 447 [2/5] (8.23ns)   --->   "%tmp_73_2 = fsub double %tmp_68_2, %tmp_70_2" [DWT/DWT_Accel.c:135]   --->   Operation 447 'dsub' 'tmp_73_2' <Predicate = (icmp_ln131_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 448 [3/5] (8.23ns)   --->   "%tmp_71_3 = fadd double %tmp_68_3, %tmp_70_3" [DWT/DWT_Accel.c:134]   --->   Operation 448 'dadd' 'tmp_71_3' <Predicate = (icmp_ln131_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 449 [4/5] (8.23ns)   --->   "%tmp_73_3 = fsub double %tmp_68_3, %tmp_70_3" [DWT/DWT_Accel.c:135]   --->   Operation 449 'dsub' 'tmp_73_3' <Predicate = (icmp_ln131_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 450 [5/5] (8.23ns)   --->   "%tmp_71_4 = fadd double %tmp_68_4, %tmp_70_4" [DWT/DWT_Accel.c:134]   --->   Operation 450 'dadd' 'tmp_71_4' <Predicate = (icmp_ln131_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 451 [1/6] (7.78ns)   --->   "%tmp_68_5 = fmul double %tmp_67_5, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 451 'dmul' 'tmp_68_5' <Predicate = (icmp_ln131_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 452 [2/6] (7.78ns)   --->   "%tmp_70_5 = fmul double %tmp_69_5, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 452 'dmul' 'tmp_70_5' <Predicate = (icmp_ln131_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 453 [3/6] (7.78ns)   --->   "%tmp_68_6 = fmul double %tmp_67_6, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 453 'dmul' 'tmp_68_6' <Predicate = (icmp_ln131_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 454 [4/6] (7.78ns)   --->   "%tmp_70_6 = fmul double %tmp_69_6, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 454 'dmul' 'tmp_70_6' <Predicate = (icmp_ln131_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 455 [5/6] (7.78ns)   --->   "%tmp_68_7 = fmul double %tmp_67_7, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 455 'dmul' 'tmp_68_7' <Predicate = (icmp_ln131_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 456 [6/6] (7.78ns)   --->   "%tmp_70_7 = fmul double %tmp_69_7, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 456 'dmul' 'tmp_70_7' <Predicate = (icmp_ln131_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 23> <Delay = 8.45>
ST_32 : Operation 457 [1/1] (0.00ns)   --->   "%empty_107 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_11)" [DWT/DWT_Accel.c:137]   --->   Operation 457 'specregionend' 'empty_107' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 458 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i7 %or_ln127 to i8" [DWT/DWT_Accel.c:127]   --->   Operation 458 'zext' 'zext_ln127' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 459 [1/2] (5.20ns)   --->   "%tmp_74_1 = fptrunc double %tmp_73_1 to float" [DWT/DWT_Accel.c:135]   --->   Operation 459 'fptrunc' 'tmp_74_1' <Predicate = (icmp_ln131_1)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 460 [1/1] (1.87ns)   --->   "%add_ln135_1 = add i8 %zext_ln131, %zext_ln127" [DWT/DWT_Accel.c:135]   --->   Operation 460 'add' 'add_ln135_1' <Predicate = (icmp_ln131_1)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 461 [1/1] (0.00ns)   --->   "%zext_ln135_1 = zext i8 %add_ln135_1 to i64" [DWT/DWT_Accel.c:135]   --->   Operation 461 'zext' 'zext_ln135_1' <Predicate = (icmp_ln131_1)> <Delay = 0.00>
ST_32 : Operation 462 [1/1] (0.00ns)   --->   "%tempr_addr_28 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln135_1" [DWT/DWT_Accel.c:135]   --->   Operation 462 'getelementptr' 'tempr_addr_28' <Predicate = (icmp_ln131_1)> <Delay = 0.00>
ST_32 : Operation 463 [1/1] (3.25ns)   --->   "store float %tmp_74_1, float* %tempr_addr_28, align 4" [DWT/DWT_Accel.c:135]   --->   Operation 463 'store' <Predicate = (icmp_ln131_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_32 : Operation 464 [1/1] (0.00ns)   --->   "br label %._crit_edge.1" [DWT/DWT_Accel.c:136]   --->   Operation 464 'br' <Predicate = (icmp_ln131_1)> <Delay = 0.00>
ST_32 : Operation 465 [2/2] (5.20ns)   --->   "%tmp_72_2 = fptrunc double %tmp_71_2 to float" [DWT/DWT_Accel.c:134]   --->   Operation 465 'fptrunc' 'tmp_72_2' <Predicate = (icmp_ln131_2)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 466 [1/5] (8.23ns)   --->   "%tmp_73_2 = fsub double %tmp_68_2, %tmp_70_2" [DWT/DWT_Accel.c:135]   --->   Operation 466 'dsub' 'tmp_73_2' <Predicate = (icmp_ln131_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 467 [2/5] (8.23ns)   --->   "%tmp_71_3 = fadd double %tmp_68_3, %tmp_70_3" [DWT/DWT_Accel.c:134]   --->   Operation 467 'dadd' 'tmp_71_3' <Predicate = (icmp_ln131_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 468 [3/5] (8.23ns)   --->   "%tmp_73_3 = fsub double %tmp_68_3, %tmp_70_3" [DWT/DWT_Accel.c:135]   --->   Operation 468 'dsub' 'tmp_73_3' <Predicate = (icmp_ln131_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 469 [4/5] (8.23ns)   --->   "%tmp_71_4 = fadd double %tmp_68_4, %tmp_70_4" [DWT/DWT_Accel.c:134]   --->   Operation 469 'dadd' 'tmp_71_4' <Predicate = (icmp_ln131_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 470 [5/5] (8.23ns)   --->   "%tmp_73_4 = fsub double %tmp_68_4, %tmp_70_4" [DWT/DWT_Accel.c:135]   --->   Operation 470 'dsub' 'tmp_73_4' <Predicate = (icmp_ln131_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 471 [1/6] (7.78ns)   --->   "%tmp_70_5 = fmul double %tmp_69_5, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 471 'dmul' 'tmp_70_5' <Predicate = (icmp_ln131_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 472 [2/6] (7.78ns)   --->   "%tmp_68_6 = fmul double %tmp_67_6, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 472 'dmul' 'tmp_68_6' <Predicate = (icmp_ln131_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 473 [3/6] (7.78ns)   --->   "%tmp_70_6 = fmul double %tmp_69_6, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 473 'dmul' 'tmp_70_6' <Predicate = (icmp_ln131_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 474 [4/6] (7.78ns)   --->   "%tmp_68_7 = fmul double %tmp_67_7, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 474 'dmul' 'tmp_68_7' <Predicate = (icmp_ln131_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 475 [5/6] (7.78ns)   --->   "%tmp_70_7 = fmul double %tmp_69_7, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 475 'dmul' 'tmp_70_7' <Predicate = (icmp_ln131_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 24> <Delay = 8.45>
ST_33 : Operation 476 [1/2] (5.20ns)   --->   "%tmp_72_2 = fptrunc double %tmp_71_2 to float" [DWT/DWT_Accel.c:134]   --->   Operation 476 'fptrunc' 'tmp_72_2' <Predicate = (icmp_ln131_2)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln134_8 = zext i7 %or_ln127_1 to i64" [DWT/DWT_Accel.c:134]   --->   Operation 477 'zext' 'zext_ln134_8' <Predicate = (icmp_ln131_2)> <Delay = 0.00>
ST_33 : Operation 478 [1/1] (0.00ns)   --->   "%tempr_addr_2 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln134_8" [DWT/DWT_Accel.c:134]   --->   Operation 478 'getelementptr' 'tempr_addr_2' <Predicate = (icmp_ln131_2)> <Delay = 0.00>
ST_33 : Operation 479 [1/1] (3.25ns)   --->   "store float %tmp_72_2, float* %tempr_addr_2, align 8" [DWT/DWT_Accel.c:134]   --->   Operation 479 'store' <Predicate = (icmp_ln131_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_33 : Operation 480 [2/2] (5.20ns)   --->   "%tmp_74_2 = fptrunc double %tmp_73_2 to float" [DWT/DWT_Accel.c:135]   --->   Operation 480 'fptrunc' 'tmp_74_2' <Predicate = (icmp_ln131_2)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 481 [1/5] (8.23ns)   --->   "%tmp_71_3 = fadd double %tmp_68_3, %tmp_70_3" [DWT/DWT_Accel.c:134]   --->   Operation 481 'dadd' 'tmp_71_3' <Predicate = (icmp_ln131_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 482 [2/5] (8.23ns)   --->   "%tmp_73_3 = fsub double %tmp_68_3, %tmp_70_3" [DWT/DWT_Accel.c:135]   --->   Operation 482 'dsub' 'tmp_73_3' <Predicate = (icmp_ln131_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 483 [3/5] (8.23ns)   --->   "%tmp_71_4 = fadd double %tmp_68_4, %tmp_70_4" [DWT/DWT_Accel.c:134]   --->   Operation 483 'dadd' 'tmp_71_4' <Predicate = (icmp_ln131_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 484 [4/5] (8.23ns)   --->   "%tmp_73_4 = fsub double %tmp_68_4, %tmp_70_4" [DWT/DWT_Accel.c:135]   --->   Operation 484 'dsub' 'tmp_73_4' <Predicate = (icmp_ln131_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 485 [5/5] (8.23ns)   --->   "%tmp_71_5 = fadd double %tmp_68_5, %tmp_70_5" [DWT/DWT_Accel.c:134]   --->   Operation 485 'dadd' 'tmp_71_5' <Predicate = (icmp_ln131_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 486 [1/6] (7.78ns)   --->   "%tmp_68_6 = fmul double %tmp_67_6, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 486 'dmul' 'tmp_68_6' <Predicate = (icmp_ln131_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 487 [2/6] (7.78ns)   --->   "%tmp_70_6 = fmul double %tmp_69_6, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 487 'dmul' 'tmp_70_6' <Predicate = (icmp_ln131_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 488 [3/6] (7.78ns)   --->   "%tmp_68_7 = fmul double %tmp_67_7, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 488 'dmul' 'tmp_68_7' <Predicate = (icmp_ln131_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 489 [4/6] (7.78ns)   --->   "%tmp_70_7 = fmul double %tmp_69_7, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 489 'dmul' 'tmp_70_7' <Predicate = (icmp_ln131_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 25> <Delay = 8.45>
ST_34 : Operation 490 [1/1] (0.00ns)   --->   "%zext_ln127_1 = zext i7 %or_ln127_1 to i8" [DWT/DWT_Accel.c:127]   --->   Operation 490 'zext' 'zext_ln127_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 491 [1/2] (5.20ns)   --->   "%tmp_74_2 = fptrunc double %tmp_73_2 to float" [DWT/DWT_Accel.c:135]   --->   Operation 491 'fptrunc' 'tmp_74_2' <Predicate = (icmp_ln131_2)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 492 [1/1] (1.87ns)   --->   "%add_ln135_2 = add i8 %zext_ln131, %zext_ln127_1" [DWT/DWT_Accel.c:135]   --->   Operation 492 'add' 'add_ln135_2' <Predicate = (icmp_ln131_2)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 493 [1/1] (0.00ns)   --->   "%zext_ln135_2 = zext i8 %add_ln135_2 to i64" [DWT/DWT_Accel.c:135]   --->   Operation 493 'zext' 'zext_ln135_2' <Predicate = (icmp_ln131_2)> <Delay = 0.00>
ST_34 : Operation 494 [1/1] (0.00ns)   --->   "%tempr_addr_29 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln135_2" [DWT/DWT_Accel.c:135]   --->   Operation 494 'getelementptr' 'tempr_addr_29' <Predicate = (icmp_ln131_2)> <Delay = 0.00>
ST_34 : Operation 495 [1/1] (3.25ns)   --->   "store float %tmp_74_2, float* %tempr_addr_29, align 4" [DWT/DWT_Accel.c:135]   --->   Operation 495 'store' <Predicate = (icmp_ln131_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_34 : Operation 496 [1/1] (0.00ns)   --->   "br label %._crit_edge.2" [DWT/DWT_Accel.c:136]   --->   Operation 496 'br' <Predicate = (icmp_ln131_2)> <Delay = 0.00>
ST_34 : Operation 497 [2/2] (5.20ns)   --->   "%tmp_72_3 = fptrunc double %tmp_71_3 to float" [DWT/DWT_Accel.c:134]   --->   Operation 497 'fptrunc' 'tmp_72_3' <Predicate = (icmp_ln131_3)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 498 [1/5] (8.23ns)   --->   "%tmp_73_3 = fsub double %tmp_68_3, %tmp_70_3" [DWT/DWT_Accel.c:135]   --->   Operation 498 'dsub' 'tmp_73_3' <Predicate = (icmp_ln131_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 499 [2/5] (8.23ns)   --->   "%tmp_71_4 = fadd double %tmp_68_4, %tmp_70_4" [DWT/DWT_Accel.c:134]   --->   Operation 499 'dadd' 'tmp_71_4' <Predicate = (icmp_ln131_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 500 [3/5] (8.23ns)   --->   "%tmp_73_4 = fsub double %tmp_68_4, %tmp_70_4" [DWT/DWT_Accel.c:135]   --->   Operation 500 'dsub' 'tmp_73_4' <Predicate = (icmp_ln131_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 501 [4/5] (8.23ns)   --->   "%tmp_71_5 = fadd double %tmp_68_5, %tmp_70_5" [DWT/DWT_Accel.c:134]   --->   Operation 501 'dadd' 'tmp_71_5' <Predicate = (icmp_ln131_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 502 [5/5] (8.23ns)   --->   "%tmp_73_5 = fsub double %tmp_68_5, %tmp_70_5" [DWT/DWT_Accel.c:135]   --->   Operation 502 'dsub' 'tmp_73_5' <Predicate = (icmp_ln131_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 503 [1/6] (7.78ns)   --->   "%tmp_70_6 = fmul double %tmp_69_6, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 503 'dmul' 'tmp_70_6' <Predicate = (icmp_ln131_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 504 [2/6] (7.78ns)   --->   "%tmp_68_7 = fmul double %tmp_67_7, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 504 'dmul' 'tmp_68_7' <Predicate = (icmp_ln131_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 505 [3/6] (7.78ns)   --->   "%tmp_70_7 = fmul double %tmp_69_7, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 505 'dmul' 'tmp_70_7' <Predicate = (icmp_ln131_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 26> <Delay = 8.45>
ST_35 : Operation 506 [1/2] (5.20ns)   --->   "%tmp_72_3 = fptrunc double %tmp_71_3 to float" [DWT/DWT_Accel.c:134]   --->   Operation 506 'fptrunc' 'tmp_72_3' <Predicate = (icmp_ln131_3)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 507 [1/1] (0.00ns)   --->   "%zext_ln134_11 = zext i7 %or_ln127_2 to i64" [DWT/DWT_Accel.c:134]   --->   Operation 507 'zext' 'zext_ln134_11' <Predicate = (icmp_ln131_3)> <Delay = 0.00>
ST_35 : Operation 508 [1/1] (0.00ns)   --->   "%tempr_addr_3 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln134_11" [DWT/DWT_Accel.c:134]   --->   Operation 508 'getelementptr' 'tempr_addr_3' <Predicate = (icmp_ln131_3)> <Delay = 0.00>
ST_35 : Operation 509 [1/1] (3.25ns)   --->   "store float %tmp_72_3, float* %tempr_addr_3, align 4" [DWT/DWT_Accel.c:134]   --->   Operation 509 'store' <Predicate = (icmp_ln131_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_35 : Operation 510 [2/2] (5.20ns)   --->   "%tmp_74_3 = fptrunc double %tmp_73_3 to float" [DWT/DWT_Accel.c:135]   --->   Operation 510 'fptrunc' 'tmp_74_3' <Predicate = (icmp_ln131_3)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 511 [1/5] (8.23ns)   --->   "%tmp_71_4 = fadd double %tmp_68_4, %tmp_70_4" [DWT/DWT_Accel.c:134]   --->   Operation 511 'dadd' 'tmp_71_4' <Predicate = (icmp_ln131_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 512 [2/5] (8.23ns)   --->   "%tmp_73_4 = fsub double %tmp_68_4, %tmp_70_4" [DWT/DWT_Accel.c:135]   --->   Operation 512 'dsub' 'tmp_73_4' <Predicate = (icmp_ln131_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 513 [3/5] (8.23ns)   --->   "%tmp_71_5 = fadd double %tmp_68_5, %tmp_70_5" [DWT/DWT_Accel.c:134]   --->   Operation 513 'dadd' 'tmp_71_5' <Predicate = (icmp_ln131_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 514 [4/5] (8.23ns)   --->   "%tmp_73_5 = fsub double %tmp_68_5, %tmp_70_5" [DWT/DWT_Accel.c:135]   --->   Operation 514 'dsub' 'tmp_73_5' <Predicate = (icmp_ln131_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 515 [5/5] (8.23ns)   --->   "%tmp_71_6 = fadd double %tmp_68_6, %tmp_70_6" [DWT/DWT_Accel.c:134]   --->   Operation 515 'dadd' 'tmp_71_6' <Predicate = (icmp_ln131_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 516 [1/6] (7.78ns)   --->   "%tmp_68_7 = fmul double %tmp_67_7, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 516 'dmul' 'tmp_68_7' <Predicate = (icmp_ln131_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 517 [2/6] (7.78ns)   --->   "%tmp_70_7 = fmul double %tmp_69_7, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 517 'dmul' 'tmp_70_7' <Predicate = (icmp_ln131_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 27> <Delay = 8.45>
ST_36 : Operation 518 [1/1] (0.00ns)   --->   "%zext_ln127_2 = zext i7 %or_ln127_2 to i8" [DWT/DWT_Accel.c:127]   --->   Operation 518 'zext' 'zext_ln127_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 519 [1/2] (5.20ns)   --->   "%tmp_74_3 = fptrunc double %tmp_73_3 to float" [DWT/DWT_Accel.c:135]   --->   Operation 519 'fptrunc' 'tmp_74_3' <Predicate = (icmp_ln131_3)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 520 [1/1] (1.87ns)   --->   "%add_ln135_3 = add i8 %zext_ln131, %zext_ln127_2" [DWT/DWT_Accel.c:135]   --->   Operation 520 'add' 'add_ln135_3' <Predicate = (icmp_ln131_3)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln135_3 = zext i8 %add_ln135_3 to i64" [DWT/DWT_Accel.c:135]   --->   Operation 521 'zext' 'zext_ln135_3' <Predicate = (icmp_ln131_3)> <Delay = 0.00>
ST_36 : Operation 522 [1/1] (0.00ns)   --->   "%tempr_addr_30 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln135_3" [DWT/DWT_Accel.c:135]   --->   Operation 522 'getelementptr' 'tempr_addr_30' <Predicate = (icmp_ln131_3)> <Delay = 0.00>
ST_36 : Operation 523 [1/1] (3.25ns)   --->   "store float %tmp_74_3, float* %tempr_addr_30, align 4" [DWT/DWT_Accel.c:135]   --->   Operation 523 'store' <Predicate = (icmp_ln131_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_36 : Operation 524 [1/1] (0.00ns)   --->   "br label %._crit_edge.3" [DWT/DWT_Accel.c:136]   --->   Operation 524 'br' <Predicate = (icmp_ln131_3)> <Delay = 0.00>
ST_36 : Operation 525 [2/2] (5.20ns)   --->   "%tmp_72_4 = fptrunc double %tmp_71_4 to float" [DWT/DWT_Accel.c:134]   --->   Operation 525 'fptrunc' 'tmp_72_4' <Predicate = (icmp_ln131_4)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 526 [1/5] (8.23ns)   --->   "%tmp_73_4 = fsub double %tmp_68_4, %tmp_70_4" [DWT/DWT_Accel.c:135]   --->   Operation 526 'dsub' 'tmp_73_4' <Predicate = (icmp_ln131_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 527 [2/5] (8.23ns)   --->   "%tmp_71_5 = fadd double %tmp_68_5, %tmp_70_5" [DWT/DWT_Accel.c:134]   --->   Operation 527 'dadd' 'tmp_71_5' <Predicate = (icmp_ln131_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 528 [3/5] (8.23ns)   --->   "%tmp_73_5 = fsub double %tmp_68_5, %tmp_70_5" [DWT/DWT_Accel.c:135]   --->   Operation 528 'dsub' 'tmp_73_5' <Predicate = (icmp_ln131_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 529 [4/5] (8.23ns)   --->   "%tmp_71_6 = fadd double %tmp_68_6, %tmp_70_6" [DWT/DWT_Accel.c:134]   --->   Operation 529 'dadd' 'tmp_71_6' <Predicate = (icmp_ln131_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 530 [5/5] (8.23ns)   --->   "%tmp_73_6 = fsub double %tmp_68_6, %tmp_70_6" [DWT/DWT_Accel.c:135]   --->   Operation 530 'dsub' 'tmp_73_6' <Predicate = (icmp_ln131_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 531 [1/6] (7.78ns)   --->   "%tmp_70_7 = fmul double %tmp_69_7, 5.000000e-01" [DWT/DWT_Accel.c:134]   --->   Operation 531 'dmul' 'tmp_70_7' <Predicate = (icmp_ln131_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 28> <Delay = 8.45>
ST_37 : Operation 532 [1/2] (5.20ns)   --->   "%tmp_72_4 = fptrunc double %tmp_71_4 to float" [DWT/DWT_Accel.c:134]   --->   Operation 532 'fptrunc' 'tmp_72_4' <Predicate = (icmp_ln131_4)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 533 [1/1] (0.00ns)   --->   "%zext_ln134_14 = zext i7 %or_ln127_3 to i64" [DWT/DWT_Accel.c:134]   --->   Operation 533 'zext' 'zext_ln134_14' <Predicate = (icmp_ln131_4)> <Delay = 0.00>
ST_37 : Operation 534 [1/1] (0.00ns)   --->   "%tempr_addr_4 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln134_14" [DWT/DWT_Accel.c:134]   --->   Operation 534 'getelementptr' 'tempr_addr_4' <Predicate = (icmp_ln131_4)> <Delay = 0.00>
ST_37 : Operation 535 [1/1] (3.25ns)   --->   "store float %tmp_72_4, float* %tempr_addr_4, align 16" [DWT/DWT_Accel.c:134]   --->   Operation 535 'store' <Predicate = (icmp_ln131_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_37 : Operation 536 [2/2] (5.20ns)   --->   "%tmp_74_4 = fptrunc double %tmp_73_4 to float" [DWT/DWT_Accel.c:135]   --->   Operation 536 'fptrunc' 'tmp_74_4' <Predicate = (icmp_ln131_4)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 537 [1/5] (8.23ns)   --->   "%tmp_71_5 = fadd double %tmp_68_5, %tmp_70_5" [DWT/DWT_Accel.c:134]   --->   Operation 537 'dadd' 'tmp_71_5' <Predicate = (icmp_ln131_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 538 [2/5] (8.23ns)   --->   "%tmp_73_5 = fsub double %tmp_68_5, %tmp_70_5" [DWT/DWT_Accel.c:135]   --->   Operation 538 'dsub' 'tmp_73_5' <Predicate = (icmp_ln131_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 539 [3/5] (8.23ns)   --->   "%tmp_71_6 = fadd double %tmp_68_6, %tmp_70_6" [DWT/DWT_Accel.c:134]   --->   Operation 539 'dadd' 'tmp_71_6' <Predicate = (icmp_ln131_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 540 [4/5] (8.23ns)   --->   "%tmp_73_6 = fsub double %tmp_68_6, %tmp_70_6" [DWT/DWT_Accel.c:135]   --->   Operation 540 'dsub' 'tmp_73_6' <Predicate = (icmp_ln131_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 541 [5/5] (8.23ns)   --->   "%tmp_71_7 = fadd double %tmp_68_7, %tmp_70_7" [DWT/DWT_Accel.c:134]   --->   Operation 541 'dadd' 'tmp_71_7' <Predicate = (icmp_ln131_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 29> <Delay = 8.45>
ST_38 : Operation 542 [1/1] (0.00ns)   --->   "%zext_ln127_3 = zext i7 %or_ln127_3 to i8" [DWT/DWT_Accel.c:127]   --->   Operation 542 'zext' 'zext_ln127_3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 543 [1/2] (5.20ns)   --->   "%tmp_74_4 = fptrunc double %tmp_73_4 to float" [DWT/DWT_Accel.c:135]   --->   Operation 543 'fptrunc' 'tmp_74_4' <Predicate = (icmp_ln131_4)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 544 [1/1] (1.87ns)   --->   "%add_ln135_4 = add i8 %zext_ln131, %zext_ln127_3" [DWT/DWT_Accel.c:135]   --->   Operation 544 'add' 'add_ln135_4' <Predicate = (icmp_ln131_4)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 545 [1/1] (0.00ns)   --->   "%zext_ln135_4 = zext i8 %add_ln135_4 to i64" [DWT/DWT_Accel.c:135]   --->   Operation 545 'zext' 'zext_ln135_4' <Predicate = (icmp_ln131_4)> <Delay = 0.00>
ST_38 : Operation 546 [1/1] (0.00ns)   --->   "%tempr_addr_31 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln135_4" [DWT/DWT_Accel.c:135]   --->   Operation 546 'getelementptr' 'tempr_addr_31' <Predicate = (icmp_ln131_4)> <Delay = 0.00>
ST_38 : Operation 547 [1/1] (3.25ns)   --->   "store float %tmp_74_4, float* %tempr_addr_31, align 4" [DWT/DWT_Accel.c:135]   --->   Operation 547 'store' <Predicate = (icmp_ln131_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_38 : Operation 548 [1/1] (0.00ns)   --->   "br label %._crit_edge.4" [DWT/DWT_Accel.c:136]   --->   Operation 548 'br' <Predicate = (icmp_ln131_4)> <Delay = 0.00>
ST_38 : Operation 549 [2/2] (5.20ns)   --->   "%tmp_72_5 = fptrunc double %tmp_71_5 to float" [DWT/DWT_Accel.c:134]   --->   Operation 549 'fptrunc' 'tmp_72_5' <Predicate = (icmp_ln131_5)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 550 [1/5] (8.23ns)   --->   "%tmp_73_5 = fsub double %tmp_68_5, %tmp_70_5" [DWT/DWT_Accel.c:135]   --->   Operation 550 'dsub' 'tmp_73_5' <Predicate = (icmp_ln131_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 551 [2/5] (8.23ns)   --->   "%tmp_71_6 = fadd double %tmp_68_6, %tmp_70_6" [DWT/DWT_Accel.c:134]   --->   Operation 551 'dadd' 'tmp_71_6' <Predicate = (icmp_ln131_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 552 [3/5] (8.23ns)   --->   "%tmp_73_6 = fsub double %tmp_68_6, %tmp_70_6" [DWT/DWT_Accel.c:135]   --->   Operation 552 'dsub' 'tmp_73_6' <Predicate = (icmp_ln131_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 553 [4/5] (8.23ns)   --->   "%tmp_71_7 = fadd double %tmp_68_7, %tmp_70_7" [DWT/DWT_Accel.c:134]   --->   Operation 553 'dadd' 'tmp_71_7' <Predicate = (icmp_ln131_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 554 [5/5] (8.23ns)   --->   "%tmp_73_7 = fsub double %tmp_68_7, %tmp_70_7" [DWT/DWT_Accel.c:135]   --->   Operation 554 'dsub' 'tmp_73_7' <Predicate = (icmp_ln131_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 30> <Delay = 8.45>
ST_39 : Operation 555 [1/2] (5.20ns)   --->   "%tmp_72_5 = fptrunc double %tmp_71_5 to float" [DWT/DWT_Accel.c:134]   --->   Operation 555 'fptrunc' 'tmp_72_5' <Predicate = (icmp_ln131_5)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 556 [1/1] (0.00ns)   --->   "%zext_ln134_17 = zext i7 %or_ln127_4 to i64" [DWT/DWT_Accel.c:134]   --->   Operation 556 'zext' 'zext_ln134_17' <Predicate = (icmp_ln131_5)> <Delay = 0.00>
ST_39 : Operation 557 [1/1] (0.00ns)   --->   "%tempr_addr_32 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln134_17" [DWT/DWT_Accel.c:134]   --->   Operation 557 'getelementptr' 'tempr_addr_32' <Predicate = (icmp_ln131_5)> <Delay = 0.00>
ST_39 : Operation 558 [1/1] (3.25ns)   --->   "store float %tmp_72_5, float* %tempr_addr_32, align 4" [DWT/DWT_Accel.c:134]   --->   Operation 558 'store' <Predicate = (icmp_ln131_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_39 : Operation 559 [2/2] (5.20ns)   --->   "%tmp_74_5 = fptrunc double %tmp_73_5 to float" [DWT/DWT_Accel.c:135]   --->   Operation 559 'fptrunc' 'tmp_74_5' <Predicate = (icmp_ln131_5)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 560 [1/5] (8.23ns)   --->   "%tmp_71_6 = fadd double %tmp_68_6, %tmp_70_6" [DWT/DWT_Accel.c:134]   --->   Operation 560 'dadd' 'tmp_71_6' <Predicate = (icmp_ln131_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 561 [2/5] (8.23ns)   --->   "%tmp_73_6 = fsub double %tmp_68_6, %tmp_70_6" [DWT/DWT_Accel.c:135]   --->   Operation 561 'dsub' 'tmp_73_6' <Predicate = (icmp_ln131_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 562 [3/5] (8.23ns)   --->   "%tmp_71_7 = fadd double %tmp_68_7, %tmp_70_7" [DWT/DWT_Accel.c:134]   --->   Operation 562 'dadd' 'tmp_71_7' <Predicate = (icmp_ln131_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 563 [4/5] (8.23ns)   --->   "%tmp_73_7 = fsub double %tmp_68_7, %tmp_70_7" [DWT/DWT_Accel.c:135]   --->   Operation 563 'dsub' 'tmp_73_7' <Predicate = (icmp_ln131_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 31> <Delay = 8.45>
ST_40 : Operation 564 [1/1] (0.00ns)   --->   "%zext_ln127_4 = zext i7 %or_ln127_4 to i8" [DWT/DWT_Accel.c:127]   --->   Operation 564 'zext' 'zext_ln127_4' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 565 [1/2] (5.20ns)   --->   "%tmp_74_5 = fptrunc double %tmp_73_5 to float" [DWT/DWT_Accel.c:135]   --->   Operation 565 'fptrunc' 'tmp_74_5' <Predicate = (icmp_ln131_5)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 566 [1/1] (1.87ns)   --->   "%add_ln135_5 = add i8 %zext_ln131, %zext_ln127_4" [DWT/DWT_Accel.c:135]   --->   Operation 566 'add' 'add_ln135_5' <Predicate = (icmp_ln131_5)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 567 [1/1] (0.00ns)   --->   "%zext_ln135_5 = zext i8 %add_ln135_5 to i64" [DWT/DWT_Accel.c:135]   --->   Operation 567 'zext' 'zext_ln135_5' <Predicate = (icmp_ln131_5)> <Delay = 0.00>
ST_40 : Operation 568 [1/1] (0.00ns)   --->   "%tempr_addr_33 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln135_5" [DWT/DWT_Accel.c:135]   --->   Operation 568 'getelementptr' 'tempr_addr_33' <Predicate = (icmp_ln131_5)> <Delay = 0.00>
ST_40 : Operation 569 [1/1] (3.25ns)   --->   "store float %tmp_74_5, float* %tempr_addr_33, align 4" [DWT/DWT_Accel.c:135]   --->   Operation 569 'store' <Predicate = (icmp_ln131_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_40 : Operation 570 [1/1] (0.00ns)   --->   "br label %._crit_edge.5" [DWT/DWT_Accel.c:136]   --->   Operation 570 'br' <Predicate = (icmp_ln131_5)> <Delay = 0.00>
ST_40 : Operation 571 [2/2] (5.20ns)   --->   "%tmp_72_6 = fptrunc double %tmp_71_6 to float" [DWT/DWT_Accel.c:134]   --->   Operation 571 'fptrunc' 'tmp_72_6' <Predicate = (icmp_ln131_6)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 572 [1/5] (8.23ns)   --->   "%tmp_73_6 = fsub double %tmp_68_6, %tmp_70_6" [DWT/DWT_Accel.c:135]   --->   Operation 572 'dsub' 'tmp_73_6' <Predicate = (icmp_ln131_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 573 [2/5] (8.23ns)   --->   "%tmp_71_7 = fadd double %tmp_68_7, %tmp_70_7" [DWT/DWT_Accel.c:134]   --->   Operation 573 'dadd' 'tmp_71_7' <Predicate = (icmp_ln131_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 574 [3/5] (8.23ns)   --->   "%tmp_73_7 = fsub double %tmp_68_7, %tmp_70_7" [DWT/DWT_Accel.c:135]   --->   Operation 574 'dsub' 'tmp_73_7' <Predicate = (icmp_ln131_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 32> <Delay = 8.45>
ST_41 : Operation 575 [1/2] (5.20ns)   --->   "%tmp_72_6 = fptrunc double %tmp_71_6 to float" [DWT/DWT_Accel.c:134]   --->   Operation 575 'fptrunc' 'tmp_72_6' <Predicate = (icmp_ln131_6)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 576 [1/1] (0.00ns)   --->   "%zext_ln134_20 = zext i7 %or_ln127_5 to i64" [DWT/DWT_Accel.c:134]   --->   Operation 576 'zext' 'zext_ln134_20' <Predicate = (icmp_ln131_6)> <Delay = 0.00>
ST_41 : Operation 577 [1/1] (0.00ns)   --->   "%tempr_addr_34 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln134_20" [DWT/DWT_Accel.c:134]   --->   Operation 577 'getelementptr' 'tempr_addr_34' <Predicate = (icmp_ln131_6)> <Delay = 0.00>
ST_41 : Operation 578 [1/1] (3.25ns)   --->   "store float %tmp_72_6, float* %tempr_addr_34, align 8" [DWT/DWT_Accel.c:134]   --->   Operation 578 'store' <Predicate = (icmp_ln131_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_41 : Operation 579 [2/2] (5.20ns)   --->   "%tmp_74_6 = fptrunc double %tmp_73_6 to float" [DWT/DWT_Accel.c:135]   --->   Operation 579 'fptrunc' 'tmp_74_6' <Predicate = (icmp_ln131_6)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 580 [1/5] (8.23ns)   --->   "%tmp_71_7 = fadd double %tmp_68_7, %tmp_70_7" [DWT/DWT_Accel.c:134]   --->   Operation 580 'dadd' 'tmp_71_7' <Predicate = (icmp_ln131_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 581 [2/5] (8.23ns)   --->   "%tmp_73_7 = fsub double %tmp_68_7, %tmp_70_7" [DWT/DWT_Accel.c:135]   --->   Operation 581 'dsub' 'tmp_73_7' <Predicate = (icmp_ln131_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 33> <Delay = 8.45>
ST_42 : Operation 582 [1/1] (0.00ns)   --->   "%zext_ln127_5 = zext i7 %or_ln127_5 to i8" [DWT/DWT_Accel.c:127]   --->   Operation 582 'zext' 'zext_ln127_5' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 583 [1/2] (5.20ns)   --->   "%tmp_74_6 = fptrunc double %tmp_73_6 to float" [DWT/DWT_Accel.c:135]   --->   Operation 583 'fptrunc' 'tmp_74_6' <Predicate = (icmp_ln131_6)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 584 [1/1] (1.87ns)   --->   "%add_ln135_6 = add i8 %zext_ln131, %zext_ln127_5" [DWT/DWT_Accel.c:135]   --->   Operation 584 'add' 'add_ln135_6' <Predicate = (icmp_ln131_6)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln135_6 = zext i8 %add_ln135_6 to i64" [DWT/DWT_Accel.c:135]   --->   Operation 585 'zext' 'zext_ln135_6' <Predicate = (icmp_ln131_6)> <Delay = 0.00>
ST_42 : Operation 586 [1/1] (0.00ns)   --->   "%tempr_addr_35 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln135_6" [DWT/DWT_Accel.c:135]   --->   Operation 586 'getelementptr' 'tempr_addr_35' <Predicate = (icmp_ln131_6)> <Delay = 0.00>
ST_42 : Operation 587 [1/1] (3.25ns)   --->   "store float %tmp_74_6, float* %tempr_addr_35, align 4" [DWT/DWT_Accel.c:135]   --->   Operation 587 'store' <Predicate = (icmp_ln131_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_42 : Operation 588 [1/1] (0.00ns)   --->   "br label %._crit_edge.6" [DWT/DWT_Accel.c:136]   --->   Operation 588 'br' <Predicate = (icmp_ln131_6)> <Delay = 0.00>
ST_42 : Operation 589 [2/2] (5.20ns)   --->   "%tmp_72_7 = fptrunc double %tmp_71_7 to float" [DWT/DWT_Accel.c:134]   --->   Operation 589 'fptrunc' 'tmp_72_7' <Predicate = (icmp_ln131_7)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 590 [1/5] (8.23ns)   --->   "%tmp_73_7 = fsub double %tmp_68_7, %tmp_70_7" [DWT/DWT_Accel.c:135]   --->   Operation 590 'dsub' 'tmp_73_7' <Predicate = (icmp_ln131_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 34> <Delay = 8.45>
ST_43 : Operation 591 [1/1] (0.00ns)   --->   "%zext_ln127_6 = zext i7 %or_ln127_6 to i8" [DWT/DWT_Accel.c:127]   --->   Operation 591 'zext' 'zext_ln127_6' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 592 [1/2] (5.20ns)   --->   "%tmp_72_7 = fptrunc double %tmp_71_7 to float" [DWT/DWT_Accel.c:134]   --->   Operation 592 'fptrunc' 'tmp_72_7' <Predicate = (icmp_ln131_7)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 593 [1/1] (0.00ns)   --->   "%zext_ln134_23 = zext i7 %or_ln127_6 to i64" [DWT/DWT_Accel.c:134]   --->   Operation 593 'zext' 'zext_ln134_23' <Predicate = (icmp_ln131_7)> <Delay = 0.00>
ST_43 : Operation 594 [1/1] (0.00ns)   --->   "%tempr_addr_7 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln134_23" [DWT/DWT_Accel.c:134]   --->   Operation 594 'getelementptr' 'tempr_addr_7' <Predicate = (icmp_ln131_7)> <Delay = 0.00>
ST_43 : Operation 595 [1/1] (3.25ns)   --->   "store float %tmp_72_7, float* %tempr_addr_7, align 4" [DWT/DWT_Accel.c:134]   --->   Operation 595 'store' <Predicate = (icmp_ln131_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_43 : Operation 596 [2/2] (5.20ns)   --->   "%tmp_74_7 = fptrunc double %tmp_73_7 to float" [DWT/DWT_Accel.c:135]   --->   Operation 596 'fptrunc' 'tmp_74_7' <Predicate = (icmp_ln131_7)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 597 [1/1] (1.87ns)   --->   "%add_ln135_7 = add i8 %zext_ln131, %zext_ln127_6" [DWT/DWT_Accel.c:135]   --->   Operation 597 'add' 'add_ln135_7' <Predicate = (icmp_ln131_7)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 35> <Delay = 8.45>
ST_44 : Operation 598 [1/2] (5.20ns)   --->   "%tmp_74_7 = fptrunc double %tmp_73_7 to float" [DWT/DWT_Accel.c:135]   --->   Operation 598 'fptrunc' 'tmp_74_7' <Predicate = (icmp_ln131_7)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 599 [1/1] (0.00ns)   --->   "%zext_ln135_7 = zext i8 %add_ln135_7 to i64" [DWT/DWT_Accel.c:135]   --->   Operation 599 'zext' 'zext_ln135_7' <Predicate = (icmp_ln131_7)> <Delay = 0.00>
ST_44 : Operation 600 [1/1] (0.00ns)   --->   "%tempr_addr_36 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln135_7" [DWT/DWT_Accel.c:135]   --->   Operation 600 'getelementptr' 'tempr_addr_36' <Predicate = (icmp_ln131_7)> <Delay = 0.00>
ST_44 : Operation 601 [1/1] (3.25ns)   --->   "store float %tmp_74_7, float* %tempr_addr_36, align 4" [DWT/DWT_Accel.c:135]   --->   Operation 601 'store' <Predicate = (icmp_ln131_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_44 : Operation 602 [1/1] (0.00ns)   --->   "br label %._crit_edge.7" [DWT/DWT_Accel.c:136]   --->   Operation 602 'br' <Predicate = (icmp_ln131_7)> <Delay = 0.00>

State 45 <SV = 5> <Delay = 1.76>
ST_45 : Operation 603 [1/1] (1.76ns)   --->   "br label %.preheader4" [DWT/DWT_Accel.c:138]   --->   Operation 603 'br' <Predicate = true> <Delay = 1.76>

State 46 <SV = 6> <Delay = 3.25>
ST_46 : Operation 604 [1/1] (0.00ns)   --->   "%o_0 = phi i8 [ %o, %._crit_edge8 ], [ 0, %.preheader4.preheader ]"   --->   Operation 604 'phi' 'o_0' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_46 : Operation 605 [1/1] (1.55ns)   --->   "%icmp_ln138 = icmp eq i8 %o_0, -96" [DWT/DWT_Accel.c:138]   --->   Operation 605 'icmp' 'icmp_ln138' <Predicate = (icmp_ln121)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 606 [1/1] (0.00ns)   --->   "%empty_108 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 160, i64 160, i64 160)"   --->   Operation 606 'speclooptripcount' 'empty_108' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_46 : Operation 607 [1/1] (1.91ns)   --->   "%o = add i8 %o_0, 1" [DWT/DWT_Accel.c:138]   --->   Operation 607 'add' 'o' <Predicate = (icmp_ln121)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 608 [1/1] (0.00ns)   --->   "br i1 %icmp_ln138, label %.loopexit5.loopexit, label %13" [DWT/DWT_Accel.c:138]   --->   Operation 608 'br' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_46 : Operation 609 [1/1] (1.55ns)   --->   "%icmp_ln140 = icmp ult i8 %o_0, %level_row" [DWT/DWT_Accel.c:140]   --->   Operation 609 'icmp' 'icmp_ln140' <Predicate = (icmp_ln121 & !icmp_ln138)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 610 [1/1] (0.00ns)   --->   "br i1 %icmp_ln140, label %14, label %._crit_edge8" [DWT/DWT_Accel.c:140]   --->   Operation 610 'br' <Predicate = (icmp_ln121 & !icmp_ln138)> <Delay = 0.00>
ST_46 : Operation 611 [1/1] (0.00ns)   --->   "%zext_ln142 = zext i8 %o_0 to i64" [DWT/DWT_Accel.c:142]   --->   Operation 611 'zext' 'zext_ln142' <Predicate = (icmp_ln121 & !icmp_ln138 & icmp_ln140)> <Delay = 0.00>
ST_46 : Operation 612 [1/1] (0.00ns)   --->   "%zext_ln142_1 = zext i8 %o_0 to i12" [DWT/DWT_Accel.c:142]   --->   Operation 612 'zext' 'zext_ln142_1' <Predicate = (icmp_ln121 & !icmp_ln138 & icmp_ln140)> <Delay = 0.00>
ST_46 : Operation 613 [1/1] (1.54ns)   --->   "%add_ln142 = add i12 %zext_ln142_1, %add_ln125" [DWT/DWT_Accel.c:142]   --->   Operation 613 'add' 'add_ln142' <Predicate = (icmp_ln121 & !icmp_ln138 & icmp_ln140)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 614 [1/1] (0.00ns)   --->   "%tempr_addr_6 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln142" [DWT/DWT_Accel.c:142]   --->   Operation 614 'getelementptr' 'tempr_addr_6' <Predicate = (icmp_ln121 & !icmp_ln138 & icmp_ln140)> <Delay = 0.00>
ST_46 : Operation 615 [2/2] (3.25ns)   --->   "%tempr_load = load float* %tempr_addr_6, align 4" [DWT/DWT_Accel.c:142]   --->   Operation 615 'load' 'tempr_load' <Predicate = (icmp_ln121 & !icmp_ln138 & icmp_ln140)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_46 : Operation 616 [1/1] (0.00ns)   --->   "br label %.loopexit5"   --->   Operation 616 'br' <Predicate = (icmp_ln121 & icmp_ln138)> <Delay = 0.00>
ST_46 : Operation 617 [1/1] (0.00ns)   --->   "br label %2" [DWT/DWT_Accel.c:119]   --->   Operation 617 'br' <Predicate = (icmp_ln138) | (!icmp_ln121)> <Delay = 0.00>

State 47 <SV = 7> <Delay = 6.13>
ST_47 : Operation 618 [1/2] (3.25ns)   --->   "%tempr_load = load float* %tempr_addr_6, align 4" [DWT/DWT_Accel.c:142]   --->   Operation 618 'load' 'tempr_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_47 : Operation 619 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %tempr_load to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:142]   --->   Operation 619 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 620 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:317->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:142]   --->   Operation 620 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 621 [1/1] (0.00ns)   --->   "%tmp_V_8 = trunc i32 %p_Val2_s to i23" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:318->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:142]   --->   Operation 621 'trunc' 'tmp_V_8' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 622 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i8 %tmp_V to i9" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:142]   --->   Operation 622 'zext' 'zext_ln339' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 623 [1/1] (1.91ns)   --->   "%add_ln339 = add i9 -127, %zext_ln339" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:142]   --->   Operation 623 'add' 'add_ln339' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 624 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339, i32 8)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:142]   --->   Operation 624 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 625 [1/1] (1.91ns)   --->   "%sub_ln1311 = sub i8 127, %tmp_V" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:142]   --->   Operation 625 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 626 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311 to i9" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:142]   --->   Operation 626 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 627 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln339" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:142]   --->   Operation 627 'select' 'ush' <Predicate = true> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 48 <SV = 8> <Delay = 7.67>
ST_48 : Operation 628 [1/1] (0.00ns)   --->   "%zext_ln142_2 = zext i12 %add_ln142 to i64" [DWT/DWT_Accel.c:142]   --->   Operation 628 'zext' 'zext_ln142_2' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 629 [1/1] (0.00ns)   --->   "%B_0_addr = getelementptr [2400 x i16]* %B_0, i64 0, i64 %zext_ln142_2" [DWT/DWT_Accel.c:142]   --->   Operation 629 'getelementptr' 'B_0_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 630 [1/1] (0.00ns)   --->   "%B_1_addr = getelementptr [2400 x i16]* %B_1, i64 0, i64 %zext_ln142_2" [DWT/DWT_Accel.c:142]   --->   Operation 630 'getelementptr' 'B_1_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 631 [1/1] (0.00ns)   --->   "%B_2_addr = getelementptr [2400 x i16]* %B_2, i64 0, i64 %zext_ln142_2" [DWT/DWT_Accel.c:142]   --->   Operation 631 'getelementptr' 'B_2_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 632 [1/1] (0.00ns)   --->   "%B_3_addr = getelementptr [2400 x i16]* %B_3, i64 0, i64 %zext_ln142_2" [DWT/DWT_Accel.c:142]   --->   Operation 632 'getelementptr' 'B_3_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 633 [1/1] (0.00ns)   --->   "%B_4_addr = getelementptr [2400 x i16]* %B_4, i64 0, i64 %zext_ln142_2" [DWT/DWT_Accel.c:142]   --->   Operation 633 'getelementptr' 'B_4_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 634 [1/1] (0.00ns)   --->   "%B_5_addr = getelementptr [2400 x i16]* %B_5, i64 0, i64 %zext_ln142_2" [DWT/DWT_Accel.c:142]   --->   Operation 634 'getelementptr' 'B_5_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 635 [1/1] (0.00ns)   --->   "%B_6_addr = getelementptr [2400 x i16]* %B_6, i64 0, i64 %zext_ln142_2" [DWT/DWT_Accel.c:142]   --->   Operation 635 'getelementptr' 'B_6_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 636 [1/1] (0.00ns)   --->   "%B_7_addr = getelementptr [2400 x i16]* %B_7, i64 0, i64 %zext_ln142_2" [DWT/DWT_Accel.c:142]   --->   Operation 636 'getelementptr' 'B_7_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 637 [1/1] (0.00ns)   --->   "%mantissa_V = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_8, i1 false)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:142]   --->   Operation 637 'bitconcatenate' 'mantissa_V' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%zext_ln682 = zext i25 %mantissa_V to i63" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:142]   --->   Operation 638 'zext' 'zext_ln682' <Predicate = (!isNeg)> <Delay = 0.00>
ST_48 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%sext_ln1311_8 = sext i9 %ush to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:142]   --->   Operation 639 'sext' 'sext_ln1311_8' <Predicate = (!isNeg)> <Delay = 0.00>
ST_48 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%sext_ln1311_11 = sext i9 %ush to i25" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:142]   --->   Operation 640 'sext' 'sext_ln1311_11' <Predicate = (isNeg)> <Delay = 0.00>
ST_48 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_8 to i63" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:142]   --->   Operation 641 'zext' 'zext_ln1287' <Predicate = (!isNeg)> <Delay = 0.00>
ST_48 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%r_V = lshr i25 %mantissa_V, %sext_ln1311_11" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:142]   --->   Operation 642 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%r_V_8 = shl i63 %zext_ln682, %zext_ln1287" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:142]   --->   Operation 643 'shl' 'r_V_8' <Predicate = (!isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:142]   --->   Operation 644 'bitselect' 'tmp_66' <Predicate = (isNeg)> <Delay = 0.00>
ST_48 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%zext_ln662 = zext i1 %tmp_66 to i16" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:142]   --->   Operation 645 'zext' 'zext_ln662' <Predicate = (isNeg)> <Delay = 0.00>
ST_48 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%tmp_65 = call i16 @_ssdm_op_PartSelect.i16.i63.i32.i32(i63 %r_V_8, i32 24, i32 39)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:142]   --->   Operation 646 'partselect' 'tmp_65' <Predicate = (!isNeg)> <Delay = 0.00>
ST_48 : Operation 647 [1/1] (4.42ns) (out node of the LUT)   --->   "%val_V = select i1 %isNeg, i16 %zext_ln662, i16 %tmp_65" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:142]   --->   Operation 647 'select' 'val_V' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 648 [1/1] (1.36ns)   --->   "switch i3 %trunc_ln125, label %branch15 [
    i3 0, label %branch8
    i3 1, label %branch9
    i3 2, label %branch10
    i3 3, label %branch11
    i3 -4, label %branch12
    i3 -3, label %branch13
    i3 -2, label %branch14
  ]" [DWT/DWT_Accel.c:142]   --->   Operation 648 'switch' <Predicate = true> <Delay = 1.36>
ST_48 : Operation 649 [1/1] (3.25ns)   --->   "store i16 %val_V, i16* %B_6_addr, align 2" [DWT/DWT_Accel.c:142]   --->   Operation 649 'store' <Predicate = (trunc_ln125 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_48 : Operation 650 [1/1] (0.00ns)   --->   "br label %15" [DWT/DWT_Accel.c:142]   --->   Operation 650 'br' <Predicate = (trunc_ln125 == 6)> <Delay = 0.00>
ST_48 : Operation 651 [1/1] (3.25ns)   --->   "store i16 %val_V, i16* %B_5_addr, align 2" [DWT/DWT_Accel.c:142]   --->   Operation 651 'store' <Predicate = (trunc_ln125 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_48 : Operation 652 [1/1] (0.00ns)   --->   "br label %15" [DWT/DWT_Accel.c:142]   --->   Operation 652 'br' <Predicate = (trunc_ln125 == 5)> <Delay = 0.00>
ST_48 : Operation 653 [1/1] (3.25ns)   --->   "store i16 %val_V, i16* %B_4_addr, align 2" [DWT/DWT_Accel.c:142]   --->   Operation 653 'store' <Predicate = (trunc_ln125 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_48 : Operation 654 [1/1] (0.00ns)   --->   "br label %15" [DWT/DWT_Accel.c:142]   --->   Operation 654 'br' <Predicate = (trunc_ln125 == 4)> <Delay = 0.00>
ST_48 : Operation 655 [1/1] (3.25ns)   --->   "store i16 %val_V, i16* %B_3_addr, align 2" [DWT/DWT_Accel.c:142]   --->   Operation 655 'store' <Predicate = (trunc_ln125 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_48 : Operation 656 [1/1] (0.00ns)   --->   "br label %15" [DWT/DWT_Accel.c:142]   --->   Operation 656 'br' <Predicate = (trunc_ln125 == 3)> <Delay = 0.00>
ST_48 : Operation 657 [1/1] (3.25ns)   --->   "store i16 %val_V, i16* %B_2_addr, align 2" [DWT/DWT_Accel.c:142]   --->   Operation 657 'store' <Predicate = (trunc_ln125 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_48 : Operation 658 [1/1] (0.00ns)   --->   "br label %15" [DWT/DWT_Accel.c:142]   --->   Operation 658 'br' <Predicate = (trunc_ln125 == 2)> <Delay = 0.00>
ST_48 : Operation 659 [1/1] (3.25ns)   --->   "store i16 %val_V, i16* %B_1_addr, align 2" [DWT/DWT_Accel.c:142]   --->   Operation 659 'store' <Predicate = (trunc_ln125 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_48 : Operation 660 [1/1] (0.00ns)   --->   "br label %15" [DWT/DWT_Accel.c:142]   --->   Operation 660 'br' <Predicate = (trunc_ln125 == 1)> <Delay = 0.00>
ST_48 : Operation 661 [1/1] (3.25ns)   --->   "store i16 %val_V, i16* %B_0_addr, align 2" [DWT/DWT_Accel.c:142]   --->   Operation 661 'store' <Predicate = (trunc_ln125 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_48 : Operation 662 [1/1] (0.00ns)   --->   "br label %15" [DWT/DWT_Accel.c:142]   --->   Operation 662 'br' <Predicate = (trunc_ln125 == 0)> <Delay = 0.00>
ST_48 : Operation 663 [1/1] (3.25ns)   --->   "store i16 %val_V, i16* %B_7_addr, align 2" [DWT/DWT_Accel.c:142]   --->   Operation 663 'store' <Predicate = (trunc_ln125 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_48 : Operation 664 [1/1] (0.00ns)   --->   "br label %15" [DWT/DWT_Accel.c:142]   --->   Operation 664 'br' <Predicate = (trunc_ln125 == 7)> <Delay = 0.00>

State 49 <SV = 9> <Delay = 0.00>
ST_49 : Operation 665 [1/1] (0.00ns)   --->   "br label %._crit_edge8" [DWT/DWT_Accel.c:143]   --->   Operation 665 'br' <Predicate = (icmp_ln140)> <Delay = 0.00>
ST_49 : Operation 666 [1/1] (0.00ns)   --->   "br label %.preheader4" [DWT/DWT_Accel.c:138]   --->   Operation 666 'br' <Predicate = true> <Delay = 0.00>

State 50 <SV = 3> <Delay = 1.87>
ST_50 : Operation 667 [1/1] (0.00ns)   --->   "%n_0 = phi i7 [ %n, %.loopexit ], [ 0, %.preheader3.preheader ]"   --->   Operation 667 'phi' 'n_0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 668 [1/1] (1.48ns)   --->   "%icmp_ln147 = icmp eq i7 %n_0, -48" [DWT/DWT_Accel.c:147]   --->   Operation 668 'icmp' 'icmp_ln147' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 669 [1/1] (0.00ns)   --->   "%empty_109 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 80, i64 80, i64 80)"   --->   Operation 669 'speclooptripcount' 'empty_109' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 670 [1/1] (1.87ns)   --->   "%n = add i7 %n_0, 1" [DWT/DWT_Accel.c:147]   --->   Operation 670 'add' 'n' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 671 [1/1] (0.00ns)   --->   "br i1 %icmp_ln147, label %.loopexit1198.loopexit, label %16" [DWT/DWT_Accel.c:147]   --->   Operation 671 'br' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 672 [1/1] (1.48ns)   --->   "%icmp_ln149 = icmp ult i7 %n_0, %lshr_ln" [DWT/DWT_Accel.c:149]   --->   Operation 672 'icmp' 'icmp_ln149' <Predicate = (!icmp_ln147)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 673 [1/1] (0.00ns)   --->   "br i1 %icmp_ln149, label %.preheader2.preheader, label %.loopexit" [DWT/DWT_Accel.c:149]   --->   Operation 673 'br' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_50 : Operation 674 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i7 %n_0 to i12" [DWT/DWT_Accel.c:151]   --->   Operation 674 'zext' 'zext_ln151' <Predicate = (!icmp_ln147 & icmp_ln149)> <Delay = 0.00>
ST_50 : Operation 675 [1/1] (1.76ns)   --->   "br label %.preheader2" [DWT/DWT_Accel.c:151]   --->   Operation 675 'br' <Predicate = (!icmp_ln147 & icmp_ln149)> <Delay = 1.76>
ST_50 : Operation 676 [1/1] (0.00ns)   --->   "br label %.loopexit1198"   --->   Operation 676 'br' <Predicate = (icmp_ln147)> <Delay = 0.00>

State 51 <SV = 4> <Delay = 7.04>
ST_51 : Operation 677 [1/1] (0.00ns)   --->   "%j1_0 = phi i7 [ %j_3, %17 ], [ 0, %.preheader2.preheader ]"   --->   Operation 677 'phi' 'j1_0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 678 [1/1] (1.48ns)   --->   "%icmp_ln151 = icmp eq i7 %j1_0, -8" [DWT/DWT_Accel.c:151]   --->   Operation 678 'icmp' 'icmp_ln151' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 679 [1/1] (0.00ns)   --->   "%empty_110 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 679 'speclooptripcount' 'empty_110' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 680 [1/1] (1.87ns)   --->   "%j_3 = add i7 %j1_0, 1" [DWT/DWT_Accel.c:151]   --->   Operation 680 'add' 'j_3' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 681 [1/1] (0.00ns)   --->   "br i1 %icmp_ln151, label %.preheader1.0.preheader, label %17" [DWT/DWT_Accel.c:151]   --->   Operation 681 'br' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 682 [1/1] (0.00ns)   --->   "%lshr_ln2 = call i4 @_ssdm_op_PartSelect.i4.i7.i32.i32(i7 %j1_0, i32 3, i32 6)" [DWT/DWT_Accel.c:153]   --->   Operation 682 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_51 : Operation 683 [1/1] (0.00ns)   --->   "%tmp_63 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %lshr_ln2, i7 0)" [DWT/DWT_Accel.c:153]   --->   Operation 683 'bitconcatenate' 'tmp_63' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_51 : Operation 684 [1/1] (0.00ns)   --->   "%zext_ln153_2 = zext i11 %tmp_63 to i12" [DWT/DWT_Accel.c:153]   --->   Operation 684 'zext' 'zext_ln153_2' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_51 : Operation 685 [1/1] (0.00ns)   --->   "%tmp_64 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %lshr_ln2, i5 0)" [DWT/DWT_Accel.c:153]   --->   Operation 685 'bitconcatenate' 'tmp_64' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_51 : Operation 686 [1/1] (0.00ns)   --->   "%zext_ln153_3 = zext i9 %tmp_64 to i12" [DWT/DWT_Accel.c:153]   --->   Operation 686 'zext' 'zext_ln153_3' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_51 : Operation 687 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln153 = add i12 %zext_ln153_2, %zext_ln153_3" [DWT/DWT_Accel.c:153]   --->   Operation 687 'add' 'add_ln153' <Predicate = (!icmp_ln151)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 688 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln153_1 = add i12 %zext_ln151, %add_ln153" [DWT/DWT_Accel.c:153]   --->   Operation 688 'add' 'add_ln153_1' <Predicate = (!icmp_ln151)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 689 [1/1] (0.00ns)   --->   "%zext_ln153_4 = zext i12 %add_ln153_1 to i64" [DWT/DWT_Accel.c:153]   --->   Operation 689 'zext' 'zext_ln153_4' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_51 : Operation 690 [1/1] (0.00ns)   --->   "%B_0_addr_3 = getelementptr [2400 x i16]* %B_0, i64 0, i64 %zext_ln153_4" [DWT/DWT_Accel.c:153]   --->   Operation 690 'getelementptr' 'B_0_addr_3' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_51 : Operation 691 [1/1] (0.00ns)   --->   "%B_1_addr_3 = getelementptr [2400 x i16]* %B_1, i64 0, i64 %zext_ln153_4" [DWT/DWT_Accel.c:153]   --->   Operation 691 'getelementptr' 'B_1_addr_3' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_51 : Operation 692 [1/1] (0.00ns)   --->   "%B_2_addr_3 = getelementptr [2400 x i16]* %B_2, i64 0, i64 %zext_ln153_4" [DWT/DWT_Accel.c:153]   --->   Operation 692 'getelementptr' 'B_2_addr_3' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_51 : Operation 693 [1/1] (0.00ns)   --->   "%B_3_addr_3 = getelementptr [2400 x i16]* %B_3, i64 0, i64 %zext_ln153_4" [DWT/DWT_Accel.c:153]   --->   Operation 693 'getelementptr' 'B_3_addr_3' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_51 : Operation 694 [1/1] (0.00ns)   --->   "%B_4_addr_3 = getelementptr [2400 x i16]* %B_4, i64 0, i64 %zext_ln153_4" [DWT/DWT_Accel.c:153]   --->   Operation 694 'getelementptr' 'B_4_addr_3' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_51 : Operation 695 [1/1] (0.00ns)   --->   "%B_5_addr_3 = getelementptr [2400 x i16]* %B_5, i64 0, i64 %zext_ln153_4" [DWT/DWT_Accel.c:153]   --->   Operation 695 'getelementptr' 'B_5_addr_3' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_51 : Operation 696 [1/1] (0.00ns)   --->   "%B_6_addr_3 = getelementptr [2400 x i16]* %B_6, i64 0, i64 %zext_ln153_4" [DWT/DWT_Accel.c:153]   --->   Operation 696 'getelementptr' 'B_6_addr_3' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_51 : Operation 697 [1/1] (0.00ns)   --->   "%B_7_addr_3 = getelementptr [2400 x i16]* %B_7, i64 0, i64 %zext_ln153_4" [DWT/DWT_Accel.c:153]   --->   Operation 697 'getelementptr' 'B_7_addr_3' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_51 : Operation 698 [2/2] (3.25ns)   --->   "%B_0_load_1 = load i16* %B_0_addr_3, align 2" [DWT/DWT_Accel.c:153]   --->   Operation 698 'load' 'B_0_load_1' <Predicate = (!icmp_ln151)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_51 : Operation 699 [2/2] (3.25ns)   --->   "%B_1_load_1 = load i16* %B_1_addr_3, align 2" [DWT/DWT_Accel.c:153]   --->   Operation 699 'load' 'B_1_load_1' <Predicate = (!icmp_ln151)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_51 : Operation 700 [2/2] (3.25ns)   --->   "%B_2_load_1 = load i16* %B_2_addr_3, align 2" [DWT/DWT_Accel.c:153]   --->   Operation 700 'load' 'B_2_load_1' <Predicate = (!icmp_ln151)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_51 : Operation 701 [2/2] (3.25ns)   --->   "%B_3_load_1 = load i16* %B_3_addr_3, align 2" [DWT/DWT_Accel.c:153]   --->   Operation 701 'load' 'B_3_load_1' <Predicate = (!icmp_ln151)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_51 : Operation 702 [2/2] (3.25ns)   --->   "%B_4_load_1 = load i16* %B_4_addr_3, align 2" [DWT/DWT_Accel.c:153]   --->   Operation 702 'load' 'B_4_load_1' <Predicate = (!icmp_ln151)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_51 : Operation 703 [2/2] (3.25ns)   --->   "%B_5_load_1 = load i16* %B_5_addr_3, align 2" [DWT/DWT_Accel.c:153]   --->   Operation 703 'load' 'B_5_load_1' <Predicate = (!icmp_ln151)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_51 : Operation 704 [2/2] (3.25ns)   --->   "%B_6_load_1 = load i16* %B_6_addr_3, align 2" [DWT/DWT_Accel.c:153]   --->   Operation 704 'load' 'B_6_load_1' <Predicate = (!icmp_ln151)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_51 : Operation 705 [2/2] (3.25ns)   --->   "%B_7_load_1 = load i16* %B_7_addr_3, align 2" [DWT/DWT_Accel.c:153]   --->   Operation 705 'load' 'B_7_load_1' <Predicate = (!icmp_ln151)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_51 : Operation 706 [1/1] (1.76ns)   --->   "br label %.preheader1.0"   --->   Operation 706 'br' <Predicate = (icmp_ln151)> <Delay = 1.76>

State 52 <SV = 5> <Delay = 5.73>
ST_52 : Operation 707 [1/1] (0.00ns)   --->   "%trunc_ln153 = trunc i7 %j1_0 to i3" [DWT/DWT_Accel.c:153]   --->   Operation 707 'trunc' 'trunc_ln153' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 708 [1/1] (0.00ns)   --->   "%zext_ln153_1 = zext i3 %trunc_ln153 to i32" [DWT/DWT_Accel.c:153]   --->   Operation 708 'zext' 'zext_ln153_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 709 [1/2] (3.25ns)   --->   "%B_0_load_1 = load i16* %B_0_addr_3, align 2" [DWT/DWT_Accel.c:153]   --->   Operation 709 'load' 'B_0_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_52 : Operation 710 [1/2] (3.25ns)   --->   "%B_1_load_1 = load i16* %B_1_addr_3, align 2" [DWT/DWT_Accel.c:153]   --->   Operation 710 'load' 'B_1_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_52 : Operation 711 [1/2] (3.25ns)   --->   "%B_2_load_1 = load i16* %B_2_addr_3, align 2" [DWT/DWT_Accel.c:153]   --->   Operation 711 'load' 'B_2_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_52 : Operation 712 [1/2] (3.25ns)   --->   "%B_3_load_1 = load i16* %B_3_addr_3, align 2" [DWT/DWT_Accel.c:153]   --->   Operation 712 'load' 'B_3_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_52 : Operation 713 [1/2] (3.25ns)   --->   "%B_4_load_1 = load i16* %B_4_addr_3, align 2" [DWT/DWT_Accel.c:153]   --->   Operation 713 'load' 'B_4_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_52 : Operation 714 [1/2] (3.25ns)   --->   "%B_5_load_1 = load i16* %B_5_addr_3, align 2" [DWT/DWT_Accel.c:153]   --->   Operation 714 'load' 'B_5_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_52 : Operation 715 [1/2] (3.25ns)   --->   "%B_6_load_1 = load i16* %B_6_addr_3, align 2" [DWT/DWT_Accel.c:153]   --->   Operation 715 'load' 'B_6_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_52 : Operation 716 [1/2] (3.25ns)   --->   "%B_7_load_1 = load i16* %B_7_addr_3, align 2" [DWT/DWT_Accel.c:153]   --->   Operation 716 'load' 'B_7_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_52 : Operation 717 [1/1] (2.47ns)   --->   "%tmp_14 = call i16 @_ssdm_op_Mux.ap_auto.8i16.i32(i16 %B_0_load_1, i16 %B_1_load_1, i16 %B_2_load_1, i16 %B_3_load_1, i16 %B_4_load_1, i16 %B_5_load_1, i16 %B_6_load_1, i16 %B_7_load_1, i32 %zext_ln153_1)" [DWT/DWT_Accel.c:153]   --->   Operation 717 'mux' 'tmp_14' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 6> <Delay = 6.41>
ST_53 : Operation 718 [1/1] (0.00ns)   --->   "%zext_ln153_5 = zext i16 %tmp_14 to i32" [DWT/DWT_Accel.c:153]   --->   Operation 718 'zext' 'zext_ln153_5' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 719 [6/6] (6.41ns)   --->   "%tmp_s = uitofp i32 %zext_ln153_5 to float" [DWT/DWT_Accel.c:153]   --->   Operation 719 'uitofp' 'tmp_s' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 54 <SV = 7> <Delay = 6.41>
ST_54 : Operation 720 [5/6] (6.41ns)   --->   "%tmp_s = uitofp i32 %zext_ln153_5 to float" [DWT/DWT_Accel.c:153]   --->   Operation 720 'uitofp' 'tmp_s' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 55 <SV = 8> <Delay = 6.41>
ST_55 : Operation 721 [4/6] (6.41ns)   --->   "%tmp_s = uitofp i32 %zext_ln153_5 to float" [DWT/DWT_Accel.c:153]   --->   Operation 721 'uitofp' 'tmp_s' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 56 <SV = 9> <Delay = 6.41>
ST_56 : Operation 722 [3/6] (6.41ns)   --->   "%tmp_s = uitofp i32 %zext_ln153_5 to float" [DWT/DWT_Accel.c:153]   --->   Operation 722 'uitofp' 'tmp_s' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 57 <SV = 10> <Delay = 6.41>
ST_57 : Operation 723 [2/6] (6.41ns)   --->   "%tmp_s = uitofp i32 %zext_ln153_5 to float" [DWT/DWT_Accel.c:153]   --->   Operation 723 'uitofp' 'tmp_s' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 58 <SV = 11> <Delay = 6.41>
ST_58 : Operation 724 [1/6] (6.41ns)   --->   "%tmp_s = uitofp i32 %zext_ln153_5 to float" [DWT/DWT_Accel.c:153]   --->   Operation 724 'uitofp' 'tmp_s' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 59 <SV = 12> <Delay = 3.25>
ST_59 : Operation 725 [1/1] (0.00ns)   --->   "%zext_ln153 = zext i7 %j1_0 to i64" [DWT/DWT_Accel.c:153]   --->   Operation 725 'zext' 'zext_ln153' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 726 [1/1] (0.00ns)   --->   "%column_addr = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln153" [DWT/DWT_Accel.c:153]   --->   Operation 726 'getelementptr' 'column_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 727 [1/1] (3.25ns)   --->   "store float %tmp_s, float* %column_addr, align 4" [DWT/DWT_Accel.c:153]   --->   Operation 727 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_59 : Operation 728 [1/1] (0.00ns)   --->   "br label %.preheader2" [DWT/DWT_Accel.c:151]   --->   Operation 728 'br' <Predicate = true> <Delay = 0.00>

State 60 <SV = 5> <Delay = 3.25>
ST_60 : Operation 729 [1/1] (0.00ns)   --->   "%l2_0_0 = phi i7 [ %add_ln155, %._crit_edge9.7 ], [ 0, %.preheader1.0.preheader ]" [DWT/DWT_Accel.c:155]   --->   Operation 729 'phi' 'l2_0_0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 730 [1/1] (0.00ns)   --->   "%empty_111 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 15, i64 15, i64 15)"   --->   Operation 730 'speclooptripcount' 'empty_111' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 731 [1/1] (1.48ns)   --->   "%icmp_ln155 = icmp eq i7 %l2_0_0, -8" [DWT/DWT_Accel.c:155]   --->   Operation 731 'icmp' 'icmp_ln155' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 732 [1/1] (0.00ns)   --->   "br i1 %icmp_ln155, label %.preheader.preheader, label %hls_label_3_begin" [DWT/DWT_Accel.c:155]   --->   Operation 732 'br' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 733 [1/1] (0.00ns)   --->   "%tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)" [DWT/DWT_Accel.c:156]   --->   Operation 733 'specregionbegin' 'tmp_13' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_60 : Operation 734 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [DWT/DWT_Accel.c:158]   --->   Operation 734 'specpipeline' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_60 : Operation 735 [1/1] (1.48ns)   --->   "%icmp_ln159 = icmp ult i7 %l2_0_0, %zext_ln159" [DWT/DWT_Accel.c:159]   --->   Operation 735 'icmp' 'icmp_ln159' <Predicate = (!icmp_ln155)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 736 [1/1] (0.00ns)   --->   "br i1 %icmp_ln159, label %18, label %hls_label_3_end" [DWT/DWT_Accel.c:159]   --->   Operation 736 'br' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_60 : Operation 737 [1/1] (0.00ns)   --->   "%shl_ln161 = shl i7 %l2_0_0, 1" [DWT/DWT_Accel.c:161]   --->   Operation 737 'shl' 'shl_ln161' <Predicate = (!icmp_ln155 & icmp_ln159)> <Delay = 0.00>
ST_60 : Operation 738 [1/1] (0.00ns)   --->   "%zext_ln162 = zext i7 %shl_ln161 to i64" [DWT/DWT_Accel.c:162]   --->   Operation 738 'zext' 'zext_ln162' <Predicate = (!icmp_ln155 & icmp_ln159)> <Delay = 0.00>
ST_60 : Operation 739 [1/1] (0.00ns)   --->   "%column_addr_33 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln162" [DWT/DWT_Accel.c:162]   --->   Operation 739 'getelementptr' 'column_addr_33' <Predicate = (!icmp_ln155 & icmp_ln159)> <Delay = 0.00>
ST_60 : Operation 740 [2/2] (3.25ns)   --->   "%column_load = load float* %column_addr_33, align 16" [DWT/DWT_Accel.c:162]   --->   Operation 740 'load' 'column_load' <Predicate = (!icmp_ln155 & icmp_ln159)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_60 : Operation 741 [1/1] (0.00ns)   --->   "%or_ln162 = or i7 %shl_ln161, 1" [DWT/DWT_Accel.c:162]   --->   Operation 741 'or' 'or_ln162' <Predicate = (!icmp_ln155 & icmp_ln159)> <Delay = 0.00>
ST_60 : Operation 742 [1/1] (0.00ns)   --->   "%zext_ln162_1 = zext i7 %or_ln162 to i64" [DWT/DWT_Accel.c:162]   --->   Operation 742 'zext' 'zext_ln162_1' <Predicate = (!icmp_ln155 & icmp_ln159)> <Delay = 0.00>
ST_60 : Operation 743 [1/1] (0.00ns)   --->   "%column_addr_34 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln162_1" [DWT/DWT_Accel.c:162]   --->   Operation 743 'getelementptr' 'column_addr_34' <Predicate = (!icmp_ln155 & icmp_ln159)> <Delay = 0.00>
ST_60 : Operation 744 [2/2] (3.25ns)   --->   "%column_load_25 = load float* %column_addr_34, align 4" [DWT/DWT_Accel.c:162]   --->   Operation 744 'load' 'column_load_25' <Predicate = (!icmp_ln155 & icmp_ln159)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>

State 61 <SV = 6> <Delay = 7.69>
ST_61 : Operation 745 [1/2] (3.25ns)   --->   "%column_load = load float* %column_addr_33, align 16" [DWT/DWT_Accel.c:162]   --->   Operation 745 'load' 'column_load' <Predicate = (!icmp_ln155 & icmp_ln159)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_61 : Operation 746 [2/2] (4.43ns)   --->   "%tmp_53 = fpext float %column_load to double" [DWT/DWT_Accel.c:162]   --->   Operation 746 'fpext' 'tmp_53' <Predicate = (!icmp_ln155 & icmp_ln159)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 747 [1/2] (3.25ns)   --->   "%column_load_25 = load float* %column_addr_34, align 4" [DWT/DWT_Accel.c:162]   --->   Operation 747 'load' 'column_load_25' <Predicate = (!icmp_ln155 & icmp_ln159)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_61 : Operation 748 [1/1] (0.00ns)   --->   "%empty_112 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_13)" [DWT/DWT_Accel.c:165]   --->   Operation 748 'specregionend' 'empty_112' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_61 : Operation 749 [1/1] (0.00ns)   --->   "%or_ln155 = or i7 %l2_0_0, 1" [DWT/DWT_Accel.c:155]   --->   Operation 749 'or' 'or_ln155' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_61 : Operation 750 [1/1] (1.48ns)   --->   "%icmp_ln159_1 = icmp ult i7 %or_ln155, %zext_ln159" [DWT/DWT_Accel.c:159]   --->   Operation 750 'icmp' 'icmp_ln159_1' <Predicate = (!icmp_ln155)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 751 [1/1] (0.00ns)   --->   "br i1 %icmp_ln159_1, label %19, label %._crit_edge9.1" [DWT/DWT_Accel.c:159]   --->   Operation 751 'br' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_61 : Operation 752 [1/1] (0.00ns)   --->   "%shl_ln161_1 = shl i7 %or_ln155, 1" [DWT/DWT_Accel.c:161]   --->   Operation 752 'shl' 'shl_ln161_1' <Predicate = (!icmp_ln155 & icmp_ln159_1)> <Delay = 0.00>
ST_61 : Operation 753 [1/1] (0.00ns)   --->   "%zext_ln162_3 = zext i7 %shl_ln161_1 to i64" [DWT/DWT_Accel.c:162]   --->   Operation 753 'zext' 'zext_ln162_3' <Predicate = (!icmp_ln155 & icmp_ln159_1)> <Delay = 0.00>
ST_61 : Operation 754 [1/1] (0.00ns)   --->   "%column_addr_35 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln162_3" [DWT/DWT_Accel.c:162]   --->   Operation 754 'getelementptr' 'column_addr_35' <Predicate = (!icmp_ln155 & icmp_ln159_1)> <Delay = 0.00>
ST_61 : Operation 755 [2/2] (3.25ns)   --->   "%column_load_1 = load float* %column_addr_35, align 8" [DWT/DWT_Accel.c:162]   --->   Operation 755 'load' 'column_load_1' <Predicate = (!icmp_ln155 & icmp_ln159_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_61 : Operation 756 [1/1] (0.00ns)   --->   "%or_ln162_1 = or i7 %shl_ln161_1, 1" [DWT/DWT_Accel.c:162]   --->   Operation 756 'or' 'or_ln162_1' <Predicate = (!icmp_ln155 & icmp_ln159_1)> <Delay = 0.00>
ST_61 : Operation 757 [1/1] (0.00ns)   --->   "%zext_ln162_4 = zext i7 %or_ln162_1 to i64" [DWT/DWT_Accel.c:162]   --->   Operation 757 'zext' 'zext_ln162_4' <Predicate = (!icmp_ln155 & icmp_ln159_1)> <Delay = 0.00>
ST_61 : Operation 758 [1/1] (0.00ns)   --->   "%column_addr_36 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln162_4" [DWT/DWT_Accel.c:162]   --->   Operation 758 'getelementptr' 'column_addr_36' <Predicate = (!icmp_ln155 & icmp_ln159_1)> <Delay = 0.00>
ST_61 : Operation 759 [2/2] (3.25ns)   --->   "%column_load_26 = load float* %column_addr_36, align 4" [DWT/DWT_Accel.c:162]   --->   Operation 759 'load' 'column_load_26' <Predicate = (!icmp_ln155 & icmp_ln159_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>

State 62 <SV = 7> <Delay = 4.43>
ST_62 : Operation 760 [1/2] (4.43ns)   --->   "%tmp_53 = fpext float %column_load to double" [DWT/DWT_Accel.c:162]   --->   Operation 760 'fpext' 'tmp_53' <Predicate = (!icmp_ln155 & icmp_ln159)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 761 [2/2] (4.43ns)   --->   "%tmp_55 = fpext float %column_load_25 to double" [DWT/DWT_Accel.c:162]   --->   Operation 761 'fpext' 'tmp_55' <Predicate = (!icmp_ln155 & icmp_ln159)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 762 [1/2] (3.25ns)   --->   "%column_load_1 = load float* %column_addr_35, align 8" [DWT/DWT_Accel.c:162]   --->   Operation 762 'load' 'column_load_1' <Predicate = (!icmp_ln155 & icmp_ln159_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_62 : Operation 763 [1/2] (3.25ns)   --->   "%column_load_26 = load float* %column_addr_36, align 4" [DWT/DWT_Accel.c:162]   --->   Operation 763 'load' 'column_load_26' <Predicate = (!icmp_ln155 & icmp_ln159_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_62 : Operation 764 [1/1] (0.00ns)   --->   "%or_ln155_1 = or i7 %l2_0_0, 2" [DWT/DWT_Accel.c:155]   --->   Operation 764 'or' 'or_ln155_1' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_62 : Operation 765 [1/1] (1.48ns)   --->   "%icmp_ln159_2 = icmp ult i7 %or_ln155_1, %zext_ln159" [DWT/DWT_Accel.c:159]   --->   Operation 765 'icmp' 'icmp_ln159_2' <Predicate = (!icmp_ln155)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 766 [1/1] (0.00ns)   --->   "br i1 %icmp_ln159_2, label %20, label %._crit_edge9.2" [DWT/DWT_Accel.c:159]   --->   Operation 766 'br' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_62 : Operation 767 [1/1] (0.00ns)   --->   "%shl_ln161_2 = shl i7 %or_ln155_1, 1" [DWT/DWT_Accel.c:161]   --->   Operation 767 'shl' 'shl_ln161_2' <Predicate = (!icmp_ln155 & icmp_ln159_2)> <Delay = 0.00>
ST_62 : Operation 768 [1/1] (0.00ns)   --->   "%zext_ln162_6 = zext i7 %shl_ln161_2 to i64" [DWT/DWT_Accel.c:162]   --->   Operation 768 'zext' 'zext_ln162_6' <Predicate = (!icmp_ln155 & icmp_ln159_2)> <Delay = 0.00>
ST_62 : Operation 769 [1/1] (0.00ns)   --->   "%column_addr_37 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln162_6" [DWT/DWT_Accel.c:162]   --->   Operation 769 'getelementptr' 'column_addr_37' <Predicate = (!icmp_ln155 & icmp_ln159_2)> <Delay = 0.00>
ST_62 : Operation 770 [2/2] (3.25ns)   --->   "%column_load_2 = load float* %column_addr_37, align 16" [DWT/DWT_Accel.c:162]   --->   Operation 770 'load' 'column_load_2' <Predicate = (!icmp_ln155 & icmp_ln159_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_62 : Operation 771 [1/1] (0.00ns)   --->   "%or_ln162_2 = or i7 %shl_ln161_2, 1" [DWT/DWT_Accel.c:162]   --->   Operation 771 'or' 'or_ln162_2' <Predicate = (!icmp_ln155 & icmp_ln159_2)> <Delay = 0.00>
ST_62 : Operation 772 [1/1] (0.00ns)   --->   "%zext_ln162_7 = zext i7 %or_ln162_2 to i64" [DWT/DWT_Accel.c:162]   --->   Operation 772 'zext' 'zext_ln162_7' <Predicate = (!icmp_ln155 & icmp_ln159_2)> <Delay = 0.00>
ST_62 : Operation 773 [1/1] (0.00ns)   --->   "%column_addr_38 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln162_7" [DWT/DWT_Accel.c:162]   --->   Operation 773 'getelementptr' 'column_addr_38' <Predicate = (!icmp_ln155 & icmp_ln159_2)> <Delay = 0.00>
ST_62 : Operation 774 [2/2] (3.25ns)   --->   "%column_load_27 = load float* %column_addr_38, align 4" [DWT/DWT_Accel.c:162]   --->   Operation 774 'load' 'column_load_27' <Predicate = (!icmp_ln155 & icmp_ln159_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>

State 63 <SV = 8> <Delay = 7.78>
ST_63 : Operation 775 [6/6] (7.78ns)   --->   "%tmp_54 = fmul double %tmp_53, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 775 'dmul' 'tmp_54' <Predicate = (!icmp_ln155 & icmp_ln159)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 776 [1/2] (4.43ns)   --->   "%tmp_55 = fpext float %column_load_25 to double" [DWT/DWT_Accel.c:162]   --->   Operation 776 'fpext' 'tmp_55' <Predicate = (!icmp_ln155 & icmp_ln159)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 777 [2/2] (4.43ns)   --->   "%tmp_75_1 = fpext float %column_load_1 to double" [DWT/DWT_Accel.c:162]   --->   Operation 777 'fpext' 'tmp_75_1' <Predicate = (!icmp_ln155 & icmp_ln159_1)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 778 [1/2] (3.25ns)   --->   "%column_load_2 = load float* %column_addr_37, align 16" [DWT/DWT_Accel.c:162]   --->   Operation 778 'load' 'column_load_2' <Predicate = (!icmp_ln155 & icmp_ln159_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_63 : Operation 779 [1/2] (3.25ns)   --->   "%column_load_27 = load float* %column_addr_38, align 4" [DWT/DWT_Accel.c:162]   --->   Operation 779 'load' 'column_load_27' <Predicate = (!icmp_ln155 & icmp_ln159_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_63 : Operation 780 [1/1] (0.00ns)   --->   "%or_ln155_2 = or i7 %l2_0_0, 3" [DWT/DWT_Accel.c:155]   --->   Operation 780 'or' 'or_ln155_2' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_63 : Operation 781 [1/1] (1.48ns)   --->   "%icmp_ln159_3 = icmp ult i7 %or_ln155_2, %zext_ln159" [DWT/DWT_Accel.c:159]   --->   Operation 781 'icmp' 'icmp_ln159_3' <Predicate = (!icmp_ln155)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 782 [1/1] (0.00ns)   --->   "br i1 %icmp_ln159_3, label %21, label %._crit_edge9.3" [DWT/DWT_Accel.c:159]   --->   Operation 782 'br' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_63 : Operation 783 [1/1] (0.00ns)   --->   "%shl_ln161_3 = shl i7 %or_ln155_2, 1" [DWT/DWT_Accel.c:161]   --->   Operation 783 'shl' 'shl_ln161_3' <Predicate = (!icmp_ln155 & icmp_ln159_3)> <Delay = 0.00>
ST_63 : Operation 784 [1/1] (0.00ns)   --->   "%zext_ln162_9 = zext i7 %shl_ln161_3 to i64" [DWT/DWT_Accel.c:162]   --->   Operation 784 'zext' 'zext_ln162_9' <Predicate = (!icmp_ln155 & icmp_ln159_3)> <Delay = 0.00>
ST_63 : Operation 785 [1/1] (0.00ns)   --->   "%column_addr_39 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln162_9" [DWT/DWT_Accel.c:162]   --->   Operation 785 'getelementptr' 'column_addr_39' <Predicate = (!icmp_ln155 & icmp_ln159_3)> <Delay = 0.00>
ST_63 : Operation 786 [2/2] (3.25ns)   --->   "%column_load_28 = load float* %column_addr_39, align 8" [DWT/DWT_Accel.c:162]   --->   Operation 786 'load' 'column_load_28' <Predicate = (!icmp_ln155 & icmp_ln159_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_63 : Operation 787 [1/1] (0.00ns)   --->   "%or_ln162_3 = or i7 %shl_ln161_3, 1" [DWT/DWT_Accel.c:162]   --->   Operation 787 'or' 'or_ln162_3' <Predicate = (!icmp_ln155 & icmp_ln159_3)> <Delay = 0.00>
ST_63 : Operation 788 [1/1] (0.00ns)   --->   "%zext_ln162_10 = zext i7 %or_ln162_3 to i64" [DWT/DWT_Accel.c:162]   --->   Operation 788 'zext' 'zext_ln162_10' <Predicate = (!icmp_ln155 & icmp_ln159_3)> <Delay = 0.00>
ST_63 : Operation 789 [1/1] (0.00ns)   --->   "%column_addr_40 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln162_10" [DWT/DWT_Accel.c:162]   --->   Operation 789 'getelementptr' 'column_addr_40' <Predicate = (!icmp_ln155 & icmp_ln159_3)> <Delay = 0.00>
ST_63 : Operation 790 [2/2] (3.25ns)   --->   "%column_load_29 = load float* %column_addr_40, align 4" [DWT/DWT_Accel.c:162]   --->   Operation 790 'load' 'column_load_29' <Predicate = (!icmp_ln155 & icmp_ln159_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>

State 64 <SV = 9> <Delay = 7.78>
ST_64 : Operation 791 [5/6] (7.78ns)   --->   "%tmp_54 = fmul double %tmp_53, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 791 'dmul' 'tmp_54' <Predicate = (!icmp_ln155 & icmp_ln159)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 792 [6/6] (7.78ns)   --->   "%tmp_56 = fmul double %tmp_55, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 792 'dmul' 'tmp_56' <Predicate = (!icmp_ln155 & icmp_ln159)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 793 [1/2] (4.43ns)   --->   "%tmp_75_1 = fpext float %column_load_1 to double" [DWT/DWT_Accel.c:162]   --->   Operation 793 'fpext' 'tmp_75_1' <Predicate = (!icmp_ln155 & icmp_ln159_1)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 794 [2/2] (4.43ns)   --->   "%tmp_77_1 = fpext float %column_load_26 to double" [DWT/DWT_Accel.c:162]   --->   Operation 794 'fpext' 'tmp_77_1' <Predicate = (!icmp_ln155 & icmp_ln159_1)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 795 [1/2] (3.25ns)   --->   "%column_load_28 = load float* %column_addr_39, align 8" [DWT/DWT_Accel.c:162]   --->   Operation 795 'load' 'column_load_28' <Predicate = (!icmp_ln155 & icmp_ln159_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_64 : Operation 796 [1/2] (3.25ns)   --->   "%column_load_29 = load float* %column_addr_40, align 4" [DWT/DWT_Accel.c:162]   --->   Operation 796 'load' 'column_load_29' <Predicate = (!icmp_ln155 & icmp_ln159_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_64 : Operation 797 [1/1] (0.00ns)   --->   "%or_ln155_3 = or i7 %l2_0_0, 4" [DWT/DWT_Accel.c:155]   --->   Operation 797 'or' 'or_ln155_3' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_64 : Operation 798 [1/1] (1.48ns)   --->   "%icmp_ln159_4 = icmp ult i7 %or_ln155_3, %zext_ln159" [DWT/DWT_Accel.c:159]   --->   Operation 798 'icmp' 'icmp_ln159_4' <Predicate = (!icmp_ln155)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 799 [1/1] (0.00ns)   --->   "br i1 %icmp_ln159_4, label %22, label %._crit_edge9.4" [DWT/DWT_Accel.c:159]   --->   Operation 799 'br' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_64 : Operation 800 [1/1] (0.00ns)   --->   "%shl_ln161_4 = shl i7 %or_ln155_3, 1" [DWT/DWT_Accel.c:161]   --->   Operation 800 'shl' 'shl_ln161_4' <Predicate = (!icmp_ln155 & icmp_ln159_4)> <Delay = 0.00>
ST_64 : Operation 801 [1/1] (0.00ns)   --->   "%zext_ln162_12 = zext i7 %shl_ln161_4 to i64" [DWT/DWT_Accel.c:162]   --->   Operation 801 'zext' 'zext_ln162_12' <Predicate = (!icmp_ln155 & icmp_ln159_4)> <Delay = 0.00>
ST_64 : Operation 802 [1/1] (0.00ns)   --->   "%column_addr_41 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln162_12" [DWT/DWT_Accel.c:162]   --->   Operation 802 'getelementptr' 'column_addr_41' <Predicate = (!icmp_ln155 & icmp_ln159_4)> <Delay = 0.00>
ST_64 : Operation 803 [2/2] (3.25ns)   --->   "%column_load_4 = load float* %column_addr_41, align 16" [DWT/DWT_Accel.c:162]   --->   Operation 803 'load' 'column_load_4' <Predicate = (!icmp_ln155 & icmp_ln159_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_64 : Operation 804 [1/1] (0.00ns)   --->   "%or_ln162_4 = or i7 %shl_ln161_4, 1" [DWT/DWT_Accel.c:162]   --->   Operation 804 'or' 'or_ln162_4' <Predicate = (!icmp_ln155 & icmp_ln159_4)> <Delay = 0.00>
ST_64 : Operation 805 [1/1] (0.00ns)   --->   "%zext_ln162_13 = zext i7 %or_ln162_4 to i64" [DWT/DWT_Accel.c:162]   --->   Operation 805 'zext' 'zext_ln162_13' <Predicate = (!icmp_ln155 & icmp_ln159_4)> <Delay = 0.00>
ST_64 : Operation 806 [1/1] (0.00ns)   --->   "%column_addr_42 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln162_13" [DWT/DWT_Accel.c:162]   --->   Operation 806 'getelementptr' 'column_addr_42' <Predicate = (!icmp_ln155 & icmp_ln159_4)> <Delay = 0.00>
ST_64 : Operation 807 [2/2] (3.25ns)   --->   "%column_load_30 = load float* %column_addr_42, align 4" [DWT/DWT_Accel.c:162]   --->   Operation 807 'load' 'column_load_30' <Predicate = (!icmp_ln155 & icmp_ln159_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>

State 65 <SV = 10> <Delay = 7.78>
ST_65 : Operation 808 [4/6] (7.78ns)   --->   "%tmp_54 = fmul double %tmp_53, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 808 'dmul' 'tmp_54' <Predicate = (!icmp_ln155 & icmp_ln159)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 809 [5/6] (7.78ns)   --->   "%tmp_56 = fmul double %tmp_55, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 809 'dmul' 'tmp_56' <Predicate = (!icmp_ln155 & icmp_ln159)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 810 [6/6] (7.78ns)   --->   "%tmp_76_1 = fmul double %tmp_75_1, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 810 'dmul' 'tmp_76_1' <Predicate = (!icmp_ln155 & icmp_ln159_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 811 [1/2] (4.43ns)   --->   "%tmp_77_1 = fpext float %column_load_26 to double" [DWT/DWT_Accel.c:162]   --->   Operation 811 'fpext' 'tmp_77_1' <Predicate = (!icmp_ln155 & icmp_ln159_1)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 812 [2/2] (4.43ns)   --->   "%tmp_75_2 = fpext float %column_load_2 to double" [DWT/DWT_Accel.c:162]   --->   Operation 812 'fpext' 'tmp_75_2' <Predicate = (!icmp_ln155 & icmp_ln159_2)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 813 [1/2] (3.25ns)   --->   "%column_load_4 = load float* %column_addr_41, align 16" [DWT/DWT_Accel.c:162]   --->   Operation 813 'load' 'column_load_4' <Predicate = (!icmp_ln155 & icmp_ln159_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_65 : Operation 814 [1/2] (3.25ns)   --->   "%column_load_30 = load float* %column_addr_42, align 4" [DWT/DWT_Accel.c:162]   --->   Operation 814 'load' 'column_load_30' <Predicate = (!icmp_ln155 & icmp_ln159_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_65 : Operation 815 [1/1] (0.00ns)   --->   "%or_ln155_4 = or i7 %l2_0_0, 5" [DWT/DWT_Accel.c:155]   --->   Operation 815 'or' 'or_ln155_4' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_65 : Operation 816 [1/1] (1.48ns)   --->   "%icmp_ln159_5 = icmp ult i7 %or_ln155_4, %zext_ln159" [DWT/DWT_Accel.c:159]   --->   Operation 816 'icmp' 'icmp_ln159_5' <Predicate = (!icmp_ln155)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 817 [1/1] (0.00ns)   --->   "br i1 %icmp_ln159_5, label %23, label %._crit_edge9.5" [DWT/DWT_Accel.c:159]   --->   Operation 817 'br' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_65 : Operation 818 [1/1] (0.00ns)   --->   "%shl_ln161_5 = shl i7 %or_ln155_4, 1" [DWT/DWT_Accel.c:161]   --->   Operation 818 'shl' 'shl_ln161_5' <Predicate = (!icmp_ln155 & icmp_ln159_5)> <Delay = 0.00>
ST_65 : Operation 819 [1/1] (0.00ns)   --->   "%zext_ln162_15 = zext i7 %shl_ln161_5 to i64" [DWT/DWT_Accel.c:162]   --->   Operation 819 'zext' 'zext_ln162_15' <Predicate = (!icmp_ln155 & icmp_ln159_5)> <Delay = 0.00>
ST_65 : Operation 820 [1/1] (0.00ns)   --->   "%column_addr_43 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln162_15" [DWT/DWT_Accel.c:162]   --->   Operation 820 'getelementptr' 'column_addr_43' <Predicate = (!icmp_ln155 & icmp_ln159_5)> <Delay = 0.00>
ST_65 : Operation 821 [2/2] (3.25ns)   --->   "%column_load_5 = load float* %column_addr_43, align 8" [DWT/DWT_Accel.c:162]   --->   Operation 821 'load' 'column_load_5' <Predicate = (!icmp_ln155 & icmp_ln159_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_65 : Operation 822 [1/1] (0.00ns)   --->   "%or_ln162_5 = or i7 %shl_ln161_5, 1" [DWT/DWT_Accel.c:162]   --->   Operation 822 'or' 'or_ln162_5' <Predicate = (!icmp_ln155 & icmp_ln159_5)> <Delay = 0.00>
ST_65 : Operation 823 [1/1] (0.00ns)   --->   "%zext_ln162_16 = zext i7 %or_ln162_5 to i64" [DWT/DWT_Accel.c:162]   --->   Operation 823 'zext' 'zext_ln162_16' <Predicate = (!icmp_ln155 & icmp_ln159_5)> <Delay = 0.00>
ST_65 : Operation 824 [1/1] (0.00ns)   --->   "%column_addr_44 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln162_16" [DWT/DWT_Accel.c:162]   --->   Operation 824 'getelementptr' 'column_addr_44' <Predicate = (!icmp_ln155 & icmp_ln159_5)> <Delay = 0.00>
ST_65 : Operation 825 [2/2] (3.25ns)   --->   "%column_load_31 = load float* %column_addr_44, align 4" [DWT/DWT_Accel.c:162]   --->   Operation 825 'load' 'column_load_31' <Predicate = (!icmp_ln155 & icmp_ln159_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>

State 66 <SV = 11> <Delay = 7.78>
ST_66 : Operation 826 [3/6] (7.78ns)   --->   "%tmp_54 = fmul double %tmp_53, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 826 'dmul' 'tmp_54' <Predicate = (!icmp_ln155 & icmp_ln159)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 827 [4/6] (7.78ns)   --->   "%tmp_56 = fmul double %tmp_55, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 827 'dmul' 'tmp_56' <Predicate = (!icmp_ln155 & icmp_ln159)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 828 [5/6] (7.78ns)   --->   "%tmp_76_1 = fmul double %tmp_75_1, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 828 'dmul' 'tmp_76_1' <Predicate = (!icmp_ln155 & icmp_ln159_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 829 [6/6] (7.78ns)   --->   "%tmp_78_1 = fmul double %tmp_77_1, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 829 'dmul' 'tmp_78_1' <Predicate = (!icmp_ln155 & icmp_ln159_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 830 [1/2] (4.43ns)   --->   "%tmp_75_2 = fpext float %column_load_2 to double" [DWT/DWT_Accel.c:162]   --->   Operation 830 'fpext' 'tmp_75_2' <Predicate = (!icmp_ln155 & icmp_ln159_2)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 831 [2/2] (4.43ns)   --->   "%tmp_77_2 = fpext float %column_load_27 to double" [DWT/DWT_Accel.c:162]   --->   Operation 831 'fpext' 'tmp_77_2' <Predicate = (!icmp_ln155 & icmp_ln159_2)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 832 [1/2] (3.25ns)   --->   "%column_load_5 = load float* %column_addr_43, align 8" [DWT/DWT_Accel.c:162]   --->   Operation 832 'load' 'column_load_5' <Predicate = (!icmp_ln155 & icmp_ln159_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_66 : Operation 833 [1/2] (3.25ns)   --->   "%column_load_31 = load float* %column_addr_44, align 4" [DWT/DWT_Accel.c:162]   --->   Operation 833 'load' 'column_load_31' <Predicate = (!icmp_ln155 & icmp_ln159_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_66 : Operation 834 [1/1] (0.00ns)   --->   "%or_ln155_5 = or i7 %l2_0_0, 6" [DWT/DWT_Accel.c:155]   --->   Operation 834 'or' 'or_ln155_5' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_66 : Operation 835 [1/1] (1.48ns)   --->   "%icmp_ln159_6 = icmp ult i7 %or_ln155_5, %zext_ln159" [DWT/DWT_Accel.c:159]   --->   Operation 835 'icmp' 'icmp_ln159_6' <Predicate = (!icmp_ln155)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 836 [1/1] (0.00ns)   --->   "br i1 %icmp_ln159_6, label %24, label %._crit_edge9.6" [DWT/DWT_Accel.c:159]   --->   Operation 836 'br' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_66 : Operation 837 [1/1] (0.00ns)   --->   "%shl_ln161_6 = shl i7 %or_ln155_5, 1" [DWT/DWT_Accel.c:161]   --->   Operation 837 'shl' 'shl_ln161_6' <Predicate = (!icmp_ln155 & icmp_ln159_6)> <Delay = 0.00>
ST_66 : Operation 838 [1/1] (0.00ns)   --->   "%zext_ln162_18 = zext i7 %shl_ln161_6 to i64" [DWT/DWT_Accel.c:162]   --->   Operation 838 'zext' 'zext_ln162_18' <Predicate = (!icmp_ln155 & icmp_ln159_6)> <Delay = 0.00>
ST_66 : Operation 839 [1/1] (0.00ns)   --->   "%column_addr_45 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln162_18" [DWT/DWT_Accel.c:162]   --->   Operation 839 'getelementptr' 'column_addr_45' <Predicate = (!icmp_ln155 & icmp_ln159_6)> <Delay = 0.00>
ST_66 : Operation 840 [2/2] (3.25ns)   --->   "%column_load_6 = load float* %column_addr_45, align 16" [DWT/DWT_Accel.c:162]   --->   Operation 840 'load' 'column_load_6' <Predicate = (!icmp_ln155 & icmp_ln159_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_66 : Operation 841 [1/1] (0.00ns)   --->   "%or_ln162_6 = or i7 %shl_ln161_6, 1" [DWT/DWT_Accel.c:162]   --->   Operation 841 'or' 'or_ln162_6' <Predicate = (!icmp_ln155 & icmp_ln159_6)> <Delay = 0.00>
ST_66 : Operation 842 [1/1] (0.00ns)   --->   "%zext_ln162_19 = zext i7 %or_ln162_6 to i64" [DWT/DWT_Accel.c:162]   --->   Operation 842 'zext' 'zext_ln162_19' <Predicate = (!icmp_ln155 & icmp_ln159_6)> <Delay = 0.00>
ST_66 : Operation 843 [1/1] (0.00ns)   --->   "%column_addr_46 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln162_19" [DWT/DWT_Accel.c:162]   --->   Operation 843 'getelementptr' 'column_addr_46' <Predicate = (!icmp_ln155 & icmp_ln159_6)> <Delay = 0.00>
ST_66 : Operation 844 [2/2] (3.25ns)   --->   "%column_load_32 = load float* %column_addr_46, align 4" [DWT/DWT_Accel.c:162]   --->   Operation 844 'load' 'column_load_32' <Predicate = (!icmp_ln155 & icmp_ln159_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>

State 67 <SV = 12> <Delay = 7.78>
ST_67 : Operation 845 [2/6] (7.78ns)   --->   "%tmp_54 = fmul double %tmp_53, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 845 'dmul' 'tmp_54' <Predicate = (!icmp_ln155 & icmp_ln159)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 846 [3/6] (7.78ns)   --->   "%tmp_56 = fmul double %tmp_55, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 846 'dmul' 'tmp_56' <Predicate = (!icmp_ln155 & icmp_ln159)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 847 [4/6] (7.78ns)   --->   "%tmp_76_1 = fmul double %tmp_75_1, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 847 'dmul' 'tmp_76_1' <Predicate = (!icmp_ln155 & icmp_ln159_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 848 [5/6] (7.78ns)   --->   "%tmp_78_1 = fmul double %tmp_77_1, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 848 'dmul' 'tmp_78_1' <Predicate = (!icmp_ln155 & icmp_ln159_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 849 [6/6] (7.78ns)   --->   "%tmp_76_2 = fmul double %tmp_75_2, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 849 'dmul' 'tmp_76_2' <Predicate = (!icmp_ln155 & icmp_ln159_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 850 [1/2] (4.43ns)   --->   "%tmp_77_2 = fpext float %column_load_27 to double" [DWT/DWT_Accel.c:162]   --->   Operation 850 'fpext' 'tmp_77_2' <Predicate = (!icmp_ln155 & icmp_ln159_2)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 851 [2/2] (4.43ns)   --->   "%tmp_75_3 = fpext float %column_load_28 to double" [DWT/DWT_Accel.c:162]   --->   Operation 851 'fpext' 'tmp_75_3' <Predicate = (!icmp_ln155 & icmp_ln159_3)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 852 [1/2] (3.25ns)   --->   "%column_load_6 = load float* %column_addr_45, align 16" [DWT/DWT_Accel.c:162]   --->   Operation 852 'load' 'column_load_6' <Predicate = (!icmp_ln155 & icmp_ln159_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_67 : Operation 853 [1/2] (3.25ns)   --->   "%column_load_32 = load float* %column_addr_46, align 4" [DWT/DWT_Accel.c:162]   --->   Operation 853 'load' 'column_load_32' <Predicate = (!icmp_ln155 & icmp_ln159_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_67 : Operation 854 [1/1] (0.00ns)   --->   "%or_ln155_6 = or i7 %l2_0_0, 7" [DWT/DWT_Accel.c:155]   --->   Operation 854 'or' 'or_ln155_6' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_67 : Operation 855 [1/1] (1.48ns)   --->   "%icmp_ln159_7 = icmp ult i7 %or_ln155_6, %zext_ln159" [DWT/DWT_Accel.c:159]   --->   Operation 855 'icmp' 'icmp_ln159_7' <Predicate = (!icmp_ln155)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 856 [1/1] (0.00ns)   --->   "br i1 %icmp_ln159_7, label %25, label %._crit_edge9.7" [DWT/DWT_Accel.c:159]   --->   Operation 856 'br' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_67 : Operation 857 [1/1] (0.00ns)   --->   "%shl_ln161_7 = shl i7 %or_ln155_6, 1" [DWT/DWT_Accel.c:161]   --->   Operation 857 'shl' 'shl_ln161_7' <Predicate = (!icmp_ln155 & icmp_ln159_7)> <Delay = 0.00>
ST_67 : Operation 858 [1/1] (0.00ns)   --->   "%zext_ln162_21 = zext i7 %shl_ln161_7 to i64" [DWT/DWT_Accel.c:162]   --->   Operation 858 'zext' 'zext_ln162_21' <Predicate = (!icmp_ln155 & icmp_ln159_7)> <Delay = 0.00>
ST_67 : Operation 859 [1/1] (0.00ns)   --->   "%column_addr_47 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln162_21" [DWT/DWT_Accel.c:162]   --->   Operation 859 'getelementptr' 'column_addr_47' <Predicate = (!icmp_ln155 & icmp_ln159_7)> <Delay = 0.00>
ST_67 : Operation 860 [2/2] (3.25ns)   --->   "%column_load_7 = load float* %column_addr_47, align 8" [DWT/DWT_Accel.c:162]   --->   Operation 860 'load' 'column_load_7' <Predicate = (!icmp_ln155 & icmp_ln159_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_67 : Operation 861 [1/1] (0.00ns)   --->   "%or_ln162_7 = or i7 %shl_ln161_7, 1" [DWT/DWT_Accel.c:162]   --->   Operation 861 'or' 'or_ln162_7' <Predicate = (!icmp_ln155 & icmp_ln159_7)> <Delay = 0.00>
ST_67 : Operation 862 [1/1] (0.00ns)   --->   "%zext_ln162_22 = zext i7 %or_ln162_7 to i64" [DWT/DWT_Accel.c:162]   --->   Operation 862 'zext' 'zext_ln162_22' <Predicate = (!icmp_ln155 & icmp_ln159_7)> <Delay = 0.00>
ST_67 : Operation 863 [1/1] (0.00ns)   --->   "%column_addr_48 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln162_22" [DWT/DWT_Accel.c:162]   --->   Operation 863 'getelementptr' 'column_addr_48' <Predicate = (!icmp_ln155 & icmp_ln159_7)> <Delay = 0.00>
ST_67 : Operation 864 [2/2] (3.25ns)   --->   "%column_load_33 = load float* %column_addr_48, align 4" [DWT/DWT_Accel.c:162]   --->   Operation 864 'load' 'column_load_33' <Predicate = (!icmp_ln155 & icmp_ln159_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>

State 68 <SV = 13> <Delay = 7.78>
ST_68 : Operation 865 [1/6] (7.78ns)   --->   "%tmp_54 = fmul double %tmp_53, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 865 'dmul' 'tmp_54' <Predicate = (!icmp_ln155 & icmp_ln159)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 866 [2/6] (7.78ns)   --->   "%tmp_56 = fmul double %tmp_55, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 866 'dmul' 'tmp_56' <Predicate = (!icmp_ln155 & icmp_ln159)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 867 [3/6] (7.78ns)   --->   "%tmp_76_1 = fmul double %tmp_75_1, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 867 'dmul' 'tmp_76_1' <Predicate = (!icmp_ln155 & icmp_ln159_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 868 [4/6] (7.78ns)   --->   "%tmp_78_1 = fmul double %tmp_77_1, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 868 'dmul' 'tmp_78_1' <Predicate = (!icmp_ln155 & icmp_ln159_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 869 [5/6] (7.78ns)   --->   "%tmp_76_2 = fmul double %tmp_75_2, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 869 'dmul' 'tmp_76_2' <Predicate = (!icmp_ln155 & icmp_ln159_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 870 [6/6] (7.78ns)   --->   "%tmp_78_2 = fmul double %tmp_77_2, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 870 'dmul' 'tmp_78_2' <Predicate = (!icmp_ln155 & icmp_ln159_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 871 [1/2] (4.43ns)   --->   "%tmp_75_3 = fpext float %column_load_28 to double" [DWT/DWT_Accel.c:162]   --->   Operation 871 'fpext' 'tmp_75_3' <Predicate = (!icmp_ln155 & icmp_ln159_3)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 872 [2/2] (4.43ns)   --->   "%tmp_77_3 = fpext float %column_load_29 to double" [DWT/DWT_Accel.c:162]   --->   Operation 872 'fpext' 'tmp_77_3' <Predicate = (!icmp_ln155 & icmp_ln159_3)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 873 [1/2] (3.25ns)   --->   "%column_load_7 = load float* %column_addr_47, align 8" [DWT/DWT_Accel.c:162]   --->   Operation 873 'load' 'column_load_7' <Predicate = (!icmp_ln155 & icmp_ln159_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_68 : Operation 874 [1/2] (3.25ns)   --->   "%column_load_33 = load float* %column_addr_48, align 4" [DWT/DWT_Accel.c:162]   --->   Operation 874 'load' 'column_load_33' <Predicate = (!icmp_ln155 & icmp_ln159_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>

State 69 <SV = 14> <Delay = 7.78>
ST_69 : Operation 875 [1/6] (7.78ns)   --->   "%tmp_56 = fmul double %tmp_55, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 875 'dmul' 'tmp_56' <Predicate = (!icmp_ln155 & icmp_ln159)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 876 [2/6] (7.78ns)   --->   "%tmp_76_1 = fmul double %tmp_75_1, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 876 'dmul' 'tmp_76_1' <Predicate = (!icmp_ln155 & icmp_ln159_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 877 [3/6] (7.78ns)   --->   "%tmp_78_1 = fmul double %tmp_77_1, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 877 'dmul' 'tmp_78_1' <Predicate = (!icmp_ln155 & icmp_ln159_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 878 [4/6] (7.78ns)   --->   "%tmp_76_2 = fmul double %tmp_75_2, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 878 'dmul' 'tmp_76_2' <Predicate = (!icmp_ln155 & icmp_ln159_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 879 [5/6] (7.78ns)   --->   "%tmp_78_2 = fmul double %tmp_77_2, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 879 'dmul' 'tmp_78_2' <Predicate = (!icmp_ln155 & icmp_ln159_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 880 [6/6] (7.78ns)   --->   "%tmp_76_3 = fmul double %tmp_75_3, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 880 'dmul' 'tmp_76_3' <Predicate = (!icmp_ln155 & icmp_ln159_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 881 [1/2] (4.43ns)   --->   "%tmp_77_3 = fpext float %column_load_29 to double" [DWT/DWT_Accel.c:162]   --->   Operation 881 'fpext' 'tmp_77_3' <Predicate = (!icmp_ln155 & icmp_ln159_3)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 882 [2/2] (4.43ns)   --->   "%tmp_75_4 = fpext float %column_load_4 to double" [DWT/DWT_Accel.c:162]   --->   Operation 882 'fpext' 'tmp_75_4' <Predicate = (!icmp_ln155 & icmp_ln159_4)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 70 <SV = 15> <Delay = 8.23>
ST_70 : Operation 883 [5/5] (8.23ns)   --->   "%tmp_57 = fadd double %tmp_54, %tmp_56" [DWT/DWT_Accel.c:162]   --->   Operation 883 'dadd' 'tmp_57' <Predicate = (!icmp_ln155 & icmp_ln159)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 884 [1/6] (7.78ns)   --->   "%tmp_76_1 = fmul double %tmp_75_1, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 884 'dmul' 'tmp_76_1' <Predicate = (!icmp_ln155 & icmp_ln159_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 885 [2/6] (7.78ns)   --->   "%tmp_78_1 = fmul double %tmp_77_1, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 885 'dmul' 'tmp_78_1' <Predicate = (!icmp_ln155 & icmp_ln159_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 886 [3/6] (7.78ns)   --->   "%tmp_76_2 = fmul double %tmp_75_2, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 886 'dmul' 'tmp_76_2' <Predicate = (!icmp_ln155 & icmp_ln159_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 887 [4/6] (7.78ns)   --->   "%tmp_78_2 = fmul double %tmp_77_2, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 887 'dmul' 'tmp_78_2' <Predicate = (!icmp_ln155 & icmp_ln159_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 888 [5/6] (7.78ns)   --->   "%tmp_76_3 = fmul double %tmp_75_3, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 888 'dmul' 'tmp_76_3' <Predicate = (!icmp_ln155 & icmp_ln159_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 889 [6/6] (7.78ns)   --->   "%tmp_78_3 = fmul double %tmp_77_3, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 889 'dmul' 'tmp_78_3' <Predicate = (!icmp_ln155 & icmp_ln159_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 890 [1/2] (4.43ns)   --->   "%tmp_75_4 = fpext float %column_load_4 to double" [DWT/DWT_Accel.c:162]   --->   Operation 890 'fpext' 'tmp_75_4' <Predicate = (!icmp_ln155 & icmp_ln159_4)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_70 : Operation 891 [2/2] (4.43ns)   --->   "%tmp_77_4 = fpext float %column_load_30 to double" [DWT/DWT_Accel.c:162]   --->   Operation 891 'fpext' 'tmp_77_4' <Predicate = (!icmp_ln155 & icmp_ln159_4)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 71 <SV = 16> <Delay = 8.23>
ST_71 : Operation 892 [4/5] (8.23ns)   --->   "%tmp_57 = fadd double %tmp_54, %tmp_56" [DWT/DWT_Accel.c:162]   --->   Operation 892 'dadd' 'tmp_57' <Predicate = (!icmp_ln155 & icmp_ln159)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 893 [5/5] (8.23ns)   --->   "%tmp_59 = fsub double %tmp_54, %tmp_56" [DWT/DWT_Accel.c:163]   --->   Operation 893 'dsub' 'tmp_59' <Predicate = (!icmp_ln155 & icmp_ln159)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 894 [1/6] (7.78ns)   --->   "%tmp_78_1 = fmul double %tmp_77_1, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 894 'dmul' 'tmp_78_1' <Predicate = (!icmp_ln155 & icmp_ln159_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 895 [2/6] (7.78ns)   --->   "%tmp_76_2 = fmul double %tmp_75_2, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 895 'dmul' 'tmp_76_2' <Predicate = (!icmp_ln155 & icmp_ln159_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 896 [3/6] (7.78ns)   --->   "%tmp_78_2 = fmul double %tmp_77_2, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 896 'dmul' 'tmp_78_2' <Predicate = (!icmp_ln155 & icmp_ln159_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 897 [4/6] (7.78ns)   --->   "%tmp_76_3 = fmul double %tmp_75_3, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 897 'dmul' 'tmp_76_3' <Predicate = (!icmp_ln155 & icmp_ln159_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 898 [5/6] (7.78ns)   --->   "%tmp_78_3 = fmul double %tmp_77_3, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 898 'dmul' 'tmp_78_3' <Predicate = (!icmp_ln155 & icmp_ln159_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 899 [6/6] (7.78ns)   --->   "%tmp_76_4 = fmul double %tmp_75_4, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 899 'dmul' 'tmp_76_4' <Predicate = (!icmp_ln155 & icmp_ln159_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 900 [1/2] (4.43ns)   --->   "%tmp_77_4 = fpext float %column_load_30 to double" [DWT/DWT_Accel.c:162]   --->   Operation 900 'fpext' 'tmp_77_4' <Predicate = (!icmp_ln155 & icmp_ln159_4)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_71 : Operation 901 [2/2] (4.43ns)   --->   "%tmp_75_5 = fpext float %column_load_5 to double" [DWT/DWT_Accel.c:162]   --->   Operation 901 'fpext' 'tmp_75_5' <Predicate = (!icmp_ln155 & icmp_ln159_5)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 72 <SV = 17> <Delay = 8.23>
ST_72 : Operation 902 [3/5] (8.23ns)   --->   "%tmp_57 = fadd double %tmp_54, %tmp_56" [DWT/DWT_Accel.c:162]   --->   Operation 902 'dadd' 'tmp_57' <Predicate = (!icmp_ln155 & icmp_ln159)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 903 [4/5] (8.23ns)   --->   "%tmp_59 = fsub double %tmp_54, %tmp_56" [DWT/DWT_Accel.c:163]   --->   Operation 903 'dsub' 'tmp_59' <Predicate = (!icmp_ln155 & icmp_ln159)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 904 [5/5] (8.23ns)   --->   "%tmp_79_1 = fadd double %tmp_76_1, %tmp_78_1" [DWT/DWT_Accel.c:162]   --->   Operation 904 'dadd' 'tmp_79_1' <Predicate = (!icmp_ln155 & icmp_ln159_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 905 [1/6] (7.78ns)   --->   "%tmp_76_2 = fmul double %tmp_75_2, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 905 'dmul' 'tmp_76_2' <Predicate = (!icmp_ln155 & icmp_ln159_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 906 [2/6] (7.78ns)   --->   "%tmp_78_2 = fmul double %tmp_77_2, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 906 'dmul' 'tmp_78_2' <Predicate = (!icmp_ln155 & icmp_ln159_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 907 [3/6] (7.78ns)   --->   "%tmp_76_3 = fmul double %tmp_75_3, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 907 'dmul' 'tmp_76_3' <Predicate = (!icmp_ln155 & icmp_ln159_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 908 [4/6] (7.78ns)   --->   "%tmp_78_3 = fmul double %tmp_77_3, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 908 'dmul' 'tmp_78_3' <Predicate = (!icmp_ln155 & icmp_ln159_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 909 [5/6] (7.78ns)   --->   "%tmp_76_4 = fmul double %tmp_75_4, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 909 'dmul' 'tmp_76_4' <Predicate = (!icmp_ln155 & icmp_ln159_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 910 [6/6] (7.78ns)   --->   "%tmp_78_4 = fmul double %tmp_77_4, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 910 'dmul' 'tmp_78_4' <Predicate = (!icmp_ln155 & icmp_ln159_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 911 [1/2] (4.43ns)   --->   "%tmp_75_5 = fpext float %column_load_5 to double" [DWT/DWT_Accel.c:162]   --->   Operation 911 'fpext' 'tmp_75_5' <Predicate = (!icmp_ln155 & icmp_ln159_5)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_72 : Operation 912 [2/2] (4.43ns)   --->   "%tmp_77_5 = fpext float %column_load_31 to double" [DWT/DWT_Accel.c:162]   --->   Operation 912 'fpext' 'tmp_77_5' <Predicate = (!icmp_ln155 & icmp_ln159_5)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 73 <SV = 18> <Delay = 8.23>
ST_73 : Operation 913 [2/5] (8.23ns)   --->   "%tmp_57 = fadd double %tmp_54, %tmp_56" [DWT/DWT_Accel.c:162]   --->   Operation 913 'dadd' 'tmp_57' <Predicate = (!icmp_ln155 & icmp_ln159)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 914 [3/5] (8.23ns)   --->   "%tmp_59 = fsub double %tmp_54, %tmp_56" [DWT/DWT_Accel.c:163]   --->   Operation 914 'dsub' 'tmp_59' <Predicate = (!icmp_ln155 & icmp_ln159)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 915 [4/5] (8.23ns)   --->   "%tmp_79_1 = fadd double %tmp_76_1, %tmp_78_1" [DWT/DWT_Accel.c:162]   --->   Operation 915 'dadd' 'tmp_79_1' <Predicate = (!icmp_ln155 & icmp_ln159_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 916 [5/5] (8.23ns)   --->   "%tmp_81_1 = fsub double %tmp_76_1, %tmp_78_1" [DWT/DWT_Accel.c:163]   --->   Operation 916 'dsub' 'tmp_81_1' <Predicate = (!icmp_ln155 & icmp_ln159_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 917 [1/6] (7.78ns)   --->   "%tmp_78_2 = fmul double %tmp_77_2, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 917 'dmul' 'tmp_78_2' <Predicate = (!icmp_ln155 & icmp_ln159_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 918 [2/6] (7.78ns)   --->   "%tmp_76_3 = fmul double %tmp_75_3, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 918 'dmul' 'tmp_76_3' <Predicate = (!icmp_ln155 & icmp_ln159_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 919 [3/6] (7.78ns)   --->   "%tmp_78_3 = fmul double %tmp_77_3, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 919 'dmul' 'tmp_78_3' <Predicate = (!icmp_ln155 & icmp_ln159_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 920 [4/6] (7.78ns)   --->   "%tmp_76_4 = fmul double %tmp_75_4, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 920 'dmul' 'tmp_76_4' <Predicate = (!icmp_ln155 & icmp_ln159_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 921 [5/6] (7.78ns)   --->   "%tmp_78_4 = fmul double %tmp_77_4, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 921 'dmul' 'tmp_78_4' <Predicate = (!icmp_ln155 & icmp_ln159_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 922 [6/6] (7.78ns)   --->   "%tmp_76_5 = fmul double %tmp_75_5, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 922 'dmul' 'tmp_76_5' <Predicate = (!icmp_ln155 & icmp_ln159_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 923 [1/2] (4.43ns)   --->   "%tmp_77_5 = fpext float %column_load_31 to double" [DWT/DWT_Accel.c:162]   --->   Operation 923 'fpext' 'tmp_77_5' <Predicate = (!icmp_ln155 & icmp_ln159_5)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_73 : Operation 924 [2/2] (4.43ns)   --->   "%tmp_75_6 = fpext float %column_load_6 to double" [DWT/DWT_Accel.c:162]   --->   Operation 924 'fpext' 'tmp_75_6' <Predicate = (!icmp_ln155 & icmp_ln159_6)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 74 <SV = 19> <Delay = 8.23>
ST_74 : Operation 925 [1/5] (8.23ns)   --->   "%tmp_57 = fadd double %tmp_54, %tmp_56" [DWT/DWT_Accel.c:162]   --->   Operation 925 'dadd' 'tmp_57' <Predicate = (!icmp_ln155 & icmp_ln159)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 926 [2/5] (8.23ns)   --->   "%tmp_59 = fsub double %tmp_54, %tmp_56" [DWT/DWT_Accel.c:163]   --->   Operation 926 'dsub' 'tmp_59' <Predicate = (!icmp_ln155 & icmp_ln159)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 927 [3/5] (8.23ns)   --->   "%tmp_79_1 = fadd double %tmp_76_1, %tmp_78_1" [DWT/DWT_Accel.c:162]   --->   Operation 927 'dadd' 'tmp_79_1' <Predicate = (!icmp_ln155 & icmp_ln159_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 928 [4/5] (8.23ns)   --->   "%tmp_81_1 = fsub double %tmp_76_1, %tmp_78_1" [DWT/DWT_Accel.c:163]   --->   Operation 928 'dsub' 'tmp_81_1' <Predicate = (!icmp_ln155 & icmp_ln159_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 929 [5/5] (8.23ns)   --->   "%tmp_79_2 = fadd double %tmp_76_2, %tmp_78_2" [DWT/DWT_Accel.c:162]   --->   Operation 929 'dadd' 'tmp_79_2' <Predicate = (!icmp_ln155 & icmp_ln159_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 930 [1/6] (7.78ns)   --->   "%tmp_76_3 = fmul double %tmp_75_3, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 930 'dmul' 'tmp_76_3' <Predicate = (!icmp_ln155 & icmp_ln159_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 931 [2/6] (7.78ns)   --->   "%tmp_78_3 = fmul double %tmp_77_3, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 931 'dmul' 'tmp_78_3' <Predicate = (!icmp_ln155 & icmp_ln159_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 932 [3/6] (7.78ns)   --->   "%tmp_76_4 = fmul double %tmp_75_4, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 932 'dmul' 'tmp_76_4' <Predicate = (!icmp_ln155 & icmp_ln159_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 933 [4/6] (7.78ns)   --->   "%tmp_78_4 = fmul double %tmp_77_4, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 933 'dmul' 'tmp_78_4' <Predicate = (!icmp_ln155 & icmp_ln159_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 934 [5/6] (7.78ns)   --->   "%tmp_76_5 = fmul double %tmp_75_5, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 934 'dmul' 'tmp_76_5' <Predicate = (!icmp_ln155 & icmp_ln159_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 935 [6/6] (7.78ns)   --->   "%tmp_78_5 = fmul double %tmp_77_5, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 935 'dmul' 'tmp_78_5' <Predicate = (!icmp_ln155 & icmp_ln159_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 936 [1/2] (4.43ns)   --->   "%tmp_75_6 = fpext float %column_load_6 to double" [DWT/DWT_Accel.c:162]   --->   Operation 936 'fpext' 'tmp_75_6' <Predicate = (!icmp_ln155 & icmp_ln159_6)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_74 : Operation 937 [2/2] (4.43ns)   --->   "%tmp_77_6 = fpext float %column_load_32 to double" [DWT/DWT_Accel.c:162]   --->   Operation 937 'fpext' 'tmp_77_6' <Predicate = (!icmp_ln155 & icmp_ln159_6)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 75 <SV = 20> <Delay = 8.23>
ST_75 : Operation 938 [2/2] (5.20ns)   --->   "%tmp_58 = fptrunc double %tmp_57 to float" [DWT/DWT_Accel.c:162]   --->   Operation 938 'fptrunc' 'tmp_58' <Predicate = (!icmp_ln155 & icmp_ln159)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_75 : Operation 939 [1/5] (8.23ns)   --->   "%tmp_59 = fsub double %tmp_54, %tmp_56" [DWT/DWT_Accel.c:163]   --->   Operation 939 'dsub' 'tmp_59' <Predicate = (!icmp_ln155 & icmp_ln159)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 940 [2/5] (8.23ns)   --->   "%tmp_79_1 = fadd double %tmp_76_1, %tmp_78_1" [DWT/DWT_Accel.c:162]   --->   Operation 940 'dadd' 'tmp_79_1' <Predicate = (!icmp_ln155 & icmp_ln159_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 941 [3/5] (8.23ns)   --->   "%tmp_81_1 = fsub double %tmp_76_1, %tmp_78_1" [DWT/DWT_Accel.c:163]   --->   Operation 941 'dsub' 'tmp_81_1' <Predicate = (!icmp_ln155 & icmp_ln159_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 942 [4/5] (8.23ns)   --->   "%tmp_79_2 = fadd double %tmp_76_2, %tmp_78_2" [DWT/DWT_Accel.c:162]   --->   Operation 942 'dadd' 'tmp_79_2' <Predicate = (!icmp_ln155 & icmp_ln159_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 943 [5/5] (8.23ns)   --->   "%tmp_81_2 = fsub double %tmp_76_2, %tmp_78_2" [DWT/DWT_Accel.c:163]   --->   Operation 943 'dsub' 'tmp_81_2' <Predicate = (!icmp_ln155 & icmp_ln159_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 944 [1/6] (7.78ns)   --->   "%tmp_78_3 = fmul double %tmp_77_3, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 944 'dmul' 'tmp_78_3' <Predicate = (!icmp_ln155 & icmp_ln159_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 945 [2/6] (7.78ns)   --->   "%tmp_76_4 = fmul double %tmp_75_4, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 945 'dmul' 'tmp_76_4' <Predicate = (!icmp_ln155 & icmp_ln159_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 946 [3/6] (7.78ns)   --->   "%tmp_78_4 = fmul double %tmp_77_4, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 946 'dmul' 'tmp_78_4' <Predicate = (!icmp_ln155 & icmp_ln159_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 947 [4/6] (7.78ns)   --->   "%tmp_76_5 = fmul double %tmp_75_5, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 947 'dmul' 'tmp_76_5' <Predicate = (!icmp_ln155 & icmp_ln159_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 948 [5/6] (7.78ns)   --->   "%tmp_78_5 = fmul double %tmp_77_5, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 948 'dmul' 'tmp_78_5' <Predicate = (!icmp_ln155 & icmp_ln159_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 949 [6/6] (7.78ns)   --->   "%tmp_76_6 = fmul double %tmp_75_6, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 949 'dmul' 'tmp_76_6' <Predicate = (!icmp_ln155 & icmp_ln159_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 950 [1/2] (4.43ns)   --->   "%tmp_77_6 = fpext float %column_load_32 to double" [DWT/DWT_Accel.c:162]   --->   Operation 950 'fpext' 'tmp_77_6' <Predicate = (!icmp_ln155 & icmp_ln159_6)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_75 : Operation 951 [2/2] (4.43ns)   --->   "%tmp_75_7 = fpext float %column_load_7 to double" [DWT/DWT_Accel.c:162]   --->   Operation 951 'fpext' 'tmp_75_7' <Predicate = (!icmp_ln155 & icmp_ln159_7)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_75 : Operation 952 [1/1] (1.87ns)   --->   "%add_ln155 = add i7 %l2_0_0, 8" [DWT/DWT_Accel.c:155]   --->   Operation 952 'add' 'add_ln155' <Predicate = (!icmp_ln155)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 953 [1/1] (0.00ns)   --->   "br label %.preheader1.0" [DWT/DWT_Accel.c:155]   --->   Operation 953 'br' <Predicate = (!icmp_ln155)> <Delay = 0.00>

State 76 <SV = 21> <Delay = 8.45>
ST_76 : Operation 954 [1/2] (5.20ns)   --->   "%tmp_58 = fptrunc double %tmp_57 to float" [DWT/DWT_Accel.c:162]   --->   Operation 954 'fptrunc' 'tmp_58' <Predicate = (icmp_ln159)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_76 : Operation 955 [1/1] (0.00ns)   --->   "%zext_ln162_2 = zext i7 %l2_0_0 to i64" [DWT/DWT_Accel.c:162]   --->   Operation 955 'zext' 'zext_ln162_2' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_76 : Operation 956 [1/1] (0.00ns)   --->   "%tempc_addr = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln162_2" [DWT/DWT_Accel.c:162]   --->   Operation 956 'getelementptr' 'tempc_addr' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_76 : Operation 957 [1/1] (3.25ns)   --->   "store float %tmp_58, float* %tempc_addr, align 16" [DWT/DWT_Accel.c:162]   --->   Operation 957 'store' <Predicate = (icmp_ln159)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_76 : Operation 958 [2/2] (5.20ns)   --->   "%tmp_60 = fptrunc double %tmp_59 to float" [DWT/DWT_Accel.c:163]   --->   Operation 958 'fptrunc' 'tmp_60' <Predicate = (icmp_ln159)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_76 : Operation 959 [1/1] (1.87ns)   --->   "%add_ln163 = add i7 %l2_0_0, %zext_ln159" [DWT/DWT_Accel.c:163]   --->   Operation 959 'add' 'add_ln163' <Predicate = (icmp_ln159)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 960 [1/5] (8.23ns)   --->   "%tmp_79_1 = fadd double %tmp_76_1, %tmp_78_1" [DWT/DWT_Accel.c:162]   --->   Operation 960 'dadd' 'tmp_79_1' <Predicate = (icmp_ln159_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 961 [2/5] (8.23ns)   --->   "%tmp_81_1 = fsub double %tmp_76_1, %tmp_78_1" [DWT/DWT_Accel.c:163]   --->   Operation 961 'dsub' 'tmp_81_1' <Predicate = (icmp_ln159_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 962 [3/5] (8.23ns)   --->   "%tmp_79_2 = fadd double %tmp_76_2, %tmp_78_2" [DWT/DWT_Accel.c:162]   --->   Operation 962 'dadd' 'tmp_79_2' <Predicate = (icmp_ln159_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 963 [4/5] (8.23ns)   --->   "%tmp_81_2 = fsub double %tmp_76_2, %tmp_78_2" [DWT/DWT_Accel.c:163]   --->   Operation 963 'dsub' 'tmp_81_2' <Predicate = (icmp_ln159_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 964 [5/5] (8.23ns)   --->   "%tmp_79_3 = fadd double %tmp_76_3, %tmp_78_3" [DWT/DWT_Accel.c:162]   --->   Operation 964 'dadd' 'tmp_79_3' <Predicate = (icmp_ln159_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 965 [1/6] (7.78ns)   --->   "%tmp_76_4 = fmul double %tmp_75_4, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 965 'dmul' 'tmp_76_4' <Predicate = (icmp_ln159_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 966 [2/6] (7.78ns)   --->   "%tmp_78_4 = fmul double %tmp_77_4, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 966 'dmul' 'tmp_78_4' <Predicate = (icmp_ln159_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 967 [3/6] (7.78ns)   --->   "%tmp_76_5 = fmul double %tmp_75_5, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 967 'dmul' 'tmp_76_5' <Predicate = (icmp_ln159_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 968 [4/6] (7.78ns)   --->   "%tmp_78_5 = fmul double %tmp_77_5, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 968 'dmul' 'tmp_78_5' <Predicate = (icmp_ln159_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 969 [5/6] (7.78ns)   --->   "%tmp_76_6 = fmul double %tmp_75_6, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 969 'dmul' 'tmp_76_6' <Predicate = (icmp_ln159_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 970 [6/6] (7.78ns)   --->   "%tmp_78_6 = fmul double %tmp_77_6, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 970 'dmul' 'tmp_78_6' <Predicate = (icmp_ln159_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 971 [1/2] (4.43ns)   --->   "%tmp_75_7 = fpext float %column_load_7 to double" [DWT/DWT_Accel.c:162]   --->   Operation 971 'fpext' 'tmp_75_7' <Predicate = (icmp_ln159_7)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_76 : Operation 972 [2/2] (4.43ns)   --->   "%tmp_77_7 = fpext float %column_load_33 to double" [DWT/DWT_Accel.c:162]   --->   Operation 972 'fpext' 'tmp_77_7' <Predicate = (icmp_ln159_7)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 77 <SV = 22> <Delay = 8.45>
ST_77 : Operation 973 [1/2] (5.20ns)   --->   "%tmp_60 = fptrunc double %tmp_59 to float" [DWT/DWT_Accel.c:163]   --->   Operation 973 'fptrunc' 'tmp_60' <Predicate = (icmp_ln159)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_77 : Operation 974 [1/1] (0.00ns)   --->   "%zext_ln163 = zext i7 %add_ln163 to i64" [DWT/DWT_Accel.c:163]   --->   Operation 974 'zext' 'zext_ln163' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_77 : Operation 975 [1/1] (0.00ns)   --->   "%tempc_addr_27 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln163" [DWT/DWT_Accel.c:163]   --->   Operation 975 'getelementptr' 'tempc_addr_27' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_77 : Operation 976 [1/1] (3.25ns)   --->   "store float %tmp_60, float* %tempc_addr_27, align 4" [DWT/DWT_Accel.c:163]   --->   Operation 976 'store' <Predicate = (icmp_ln159)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_77 : Operation 977 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [DWT/DWT_Accel.c:164]   --->   Operation 977 'br' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_77 : Operation 978 [2/2] (5.20ns)   --->   "%tmp_80_1 = fptrunc double %tmp_79_1 to float" [DWT/DWT_Accel.c:162]   --->   Operation 978 'fptrunc' 'tmp_80_1' <Predicate = (icmp_ln159_1)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_77 : Operation 979 [1/5] (8.23ns)   --->   "%tmp_81_1 = fsub double %tmp_76_1, %tmp_78_1" [DWT/DWT_Accel.c:163]   --->   Operation 979 'dsub' 'tmp_81_1' <Predicate = (icmp_ln159_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 980 [2/5] (8.23ns)   --->   "%tmp_79_2 = fadd double %tmp_76_2, %tmp_78_2" [DWT/DWT_Accel.c:162]   --->   Operation 980 'dadd' 'tmp_79_2' <Predicate = (icmp_ln159_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 981 [3/5] (8.23ns)   --->   "%tmp_81_2 = fsub double %tmp_76_2, %tmp_78_2" [DWT/DWT_Accel.c:163]   --->   Operation 981 'dsub' 'tmp_81_2' <Predicate = (icmp_ln159_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 982 [4/5] (8.23ns)   --->   "%tmp_79_3 = fadd double %tmp_76_3, %tmp_78_3" [DWT/DWT_Accel.c:162]   --->   Operation 982 'dadd' 'tmp_79_3' <Predicate = (icmp_ln159_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 983 [5/5] (8.23ns)   --->   "%tmp_81_3 = fsub double %tmp_76_3, %tmp_78_3" [DWT/DWT_Accel.c:163]   --->   Operation 983 'dsub' 'tmp_81_3' <Predicate = (icmp_ln159_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 984 [1/6] (7.78ns)   --->   "%tmp_78_4 = fmul double %tmp_77_4, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 984 'dmul' 'tmp_78_4' <Predicate = (icmp_ln159_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 985 [2/6] (7.78ns)   --->   "%tmp_76_5 = fmul double %tmp_75_5, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 985 'dmul' 'tmp_76_5' <Predicate = (icmp_ln159_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 986 [3/6] (7.78ns)   --->   "%tmp_78_5 = fmul double %tmp_77_5, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 986 'dmul' 'tmp_78_5' <Predicate = (icmp_ln159_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 987 [4/6] (7.78ns)   --->   "%tmp_76_6 = fmul double %tmp_75_6, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 987 'dmul' 'tmp_76_6' <Predicate = (icmp_ln159_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 988 [5/6] (7.78ns)   --->   "%tmp_78_6 = fmul double %tmp_77_6, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 988 'dmul' 'tmp_78_6' <Predicate = (icmp_ln159_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 989 [6/6] (7.78ns)   --->   "%tmp_76_7 = fmul double %tmp_75_7, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 989 'dmul' 'tmp_76_7' <Predicate = (icmp_ln159_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 990 [1/2] (4.43ns)   --->   "%tmp_77_7 = fpext float %column_load_33 to double" [DWT/DWT_Accel.c:162]   --->   Operation 990 'fpext' 'tmp_77_7' <Predicate = (icmp_ln159_7)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 78 <SV = 23> <Delay = 8.45>
ST_78 : Operation 991 [1/2] (5.20ns)   --->   "%tmp_80_1 = fptrunc double %tmp_79_1 to float" [DWT/DWT_Accel.c:162]   --->   Operation 991 'fptrunc' 'tmp_80_1' <Predicate = (icmp_ln159_1)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_78 : Operation 992 [1/1] (0.00ns)   --->   "%zext_ln162_5 = zext i7 %or_ln155 to i64" [DWT/DWT_Accel.c:162]   --->   Operation 992 'zext' 'zext_ln162_5' <Predicate = (icmp_ln159_1)> <Delay = 0.00>
ST_78 : Operation 993 [1/1] (0.00ns)   --->   "%tempc_addr_1 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln162_5" [DWT/DWT_Accel.c:162]   --->   Operation 993 'getelementptr' 'tempc_addr_1' <Predicate = (icmp_ln159_1)> <Delay = 0.00>
ST_78 : Operation 994 [1/1] (3.25ns)   --->   "store float %tmp_80_1, float* %tempc_addr_1, align 4" [DWT/DWT_Accel.c:162]   --->   Operation 994 'store' <Predicate = (icmp_ln159_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_78 : Operation 995 [2/2] (5.20ns)   --->   "%tmp_82_1 = fptrunc double %tmp_81_1 to float" [DWT/DWT_Accel.c:163]   --->   Operation 995 'fptrunc' 'tmp_82_1' <Predicate = (icmp_ln159_1)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_78 : Operation 996 [1/5] (8.23ns)   --->   "%tmp_79_2 = fadd double %tmp_76_2, %tmp_78_2" [DWT/DWT_Accel.c:162]   --->   Operation 996 'dadd' 'tmp_79_2' <Predicate = (icmp_ln159_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 997 [2/5] (8.23ns)   --->   "%tmp_81_2 = fsub double %tmp_76_2, %tmp_78_2" [DWT/DWT_Accel.c:163]   --->   Operation 997 'dsub' 'tmp_81_2' <Predicate = (icmp_ln159_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 998 [3/5] (8.23ns)   --->   "%tmp_79_3 = fadd double %tmp_76_3, %tmp_78_3" [DWT/DWT_Accel.c:162]   --->   Operation 998 'dadd' 'tmp_79_3' <Predicate = (icmp_ln159_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 999 [4/5] (8.23ns)   --->   "%tmp_81_3 = fsub double %tmp_76_3, %tmp_78_3" [DWT/DWT_Accel.c:163]   --->   Operation 999 'dsub' 'tmp_81_3' <Predicate = (icmp_ln159_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1000 [5/5] (8.23ns)   --->   "%tmp_79_4 = fadd double %tmp_76_4, %tmp_78_4" [DWT/DWT_Accel.c:162]   --->   Operation 1000 'dadd' 'tmp_79_4' <Predicate = (icmp_ln159_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1001 [1/6] (7.78ns)   --->   "%tmp_76_5 = fmul double %tmp_75_5, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 1001 'dmul' 'tmp_76_5' <Predicate = (icmp_ln159_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1002 [2/6] (7.78ns)   --->   "%tmp_78_5 = fmul double %tmp_77_5, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 1002 'dmul' 'tmp_78_5' <Predicate = (icmp_ln159_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1003 [3/6] (7.78ns)   --->   "%tmp_76_6 = fmul double %tmp_75_6, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 1003 'dmul' 'tmp_76_6' <Predicate = (icmp_ln159_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1004 [4/6] (7.78ns)   --->   "%tmp_78_6 = fmul double %tmp_77_6, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 1004 'dmul' 'tmp_78_6' <Predicate = (icmp_ln159_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1005 [5/6] (7.78ns)   --->   "%tmp_76_7 = fmul double %tmp_75_7, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 1005 'dmul' 'tmp_76_7' <Predicate = (icmp_ln159_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1006 [6/6] (7.78ns)   --->   "%tmp_78_7 = fmul double %tmp_77_7, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 1006 'dmul' 'tmp_78_7' <Predicate = (icmp_ln159_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 24> <Delay = 8.45>
ST_79 : Operation 1007 [1/2] (5.20ns)   --->   "%tmp_82_1 = fptrunc double %tmp_81_1 to float" [DWT/DWT_Accel.c:163]   --->   Operation 1007 'fptrunc' 'tmp_82_1' <Predicate = (icmp_ln159_1)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_79 : Operation 1008 [1/1] (1.87ns)   --->   "%add_ln163_1 = add i7 %or_ln155, %zext_ln159" [DWT/DWT_Accel.c:163]   --->   Operation 1008 'add' 'add_ln163_1' <Predicate = (icmp_ln159_1)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1009 [1/1] (0.00ns)   --->   "%zext_ln163_1 = zext i7 %add_ln163_1 to i64" [DWT/DWT_Accel.c:163]   --->   Operation 1009 'zext' 'zext_ln163_1' <Predicate = (icmp_ln159_1)> <Delay = 0.00>
ST_79 : Operation 1010 [1/1] (0.00ns)   --->   "%tempc_addr_28 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln163_1" [DWT/DWT_Accel.c:163]   --->   Operation 1010 'getelementptr' 'tempc_addr_28' <Predicate = (icmp_ln159_1)> <Delay = 0.00>
ST_79 : Operation 1011 [1/1] (3.25ns)   --->   "store float %tmp_82_1, float* %tempc_addr_28, align 4" [DWT/DWT_Accel.c:163]   --->   Operation 1011 'store' <Predicate = (icmp_ln159_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_79 : Operation 1012 [1/1] (0.00ns)   --->   "br label %._crit_edge9.1" [DWT/DWT_Accel.c:164]   --->   Operation 1012 'br' <Predicate = (icmp_ln159_1)> <Delay = 0.00>
ST_79 : Operation 1013 [2/2] (5.20ns)   --->   "%tmp_80_2 = fptrunc double %tmp_79_2 to float" [DWT/DWT_Accel.c:162]   --->   Operation 1013 'fptrunc' 'tmp_80_2' <Predicate = (icmp_ln159_2)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_79 : Operation 1014 [1/5] (8.23ns)   --->   "%tmp_81_2 = fsub double %tmp_76_2, %tmp_78_2" [DWT/DWT_Accel.c:163]   --->   Operation 1014 'dsub' 'tmp_81_2' <Predicate = (icmp_ln159_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1015 [2/5] (8.23ns)   --->   "%tmp_79_3 = fadd double %tmp_76_3, %tmp_78_3" [DWT/DWT_Accel.c:162]   --->   Operation 1015 'dadd' 'tmp_79_3' <Predicate = (icmp_ln159_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1016 [3/5] (8.23ns)   --->   "%tmp_81_3 = fsub double %tmp_76_3, %tmp_78_3" [DWT/DWT_Accel.c:163]   --->   Operation 1016 'dsub' 'tmp_81_3' <Predicate = (icmp_ln159_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1017 [4/5] (8.23ns)   --->   "%tmp_79_4 = fadd double %tmp_76_4, %tmp_78_4" [DWT/DWT_Accel.c:162]   --->   Operation 1017 'dadd' 'tmp_79_4' <Predicate = (icmp_ln159_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1018 [5/5] (8.23ns)   --->   "%tmp_81_4 = fsub double %tmp_76_4, %tmp_78_4" [DWT/DWT_Accel.c:163]   --->   Operation 1018 'dsub' 'tmp_81_4' <Predicate = (icmp_ln159_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1019 [1/6] (7.78ns)   --->   "%tmp_78_5 = fmul double %tmp_77_5, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 1019 'dmul' 'tmp_78_5' <Predicate = (icmp_ln159_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1020 [2/6] (7.78ns)   --->   "%tmp_76_6 = fmul double %tmp_75_6, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 1020 'dmul' 'tmp_76_6' <Predicate = (icmp_ln159_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1021 [3/6] (7.78ns)   --->   "%tmp_78_6 = fmul double %tmp_77_6, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 1021 'dmul' 'tmp_78_6' <Predicate = (icmp_ln159_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1022 [4/6] (7.78ns)   --->   "%tmp_76_7 = fmul double %tmp_75_7, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 1022 'dmul' 'tmp_76_7' <Predicate = (icmp_ln159_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1023 [5/6] (7.78ns)   --->   "%tmp_78_7 = fmul double %tmp_77_7, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 1023 'dmul' 'tmp_78_7' <Predicate = (icmp_ln159_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 25> <Delay = 8.45>
ST_80 : Operation 1024 [1/2] (5.20ns)   --->   "%tmp_80_2 = fptrunc double %tmp_79_2 to float" [DWT/DWT_Accel.c:162]   --->   Operation 1024 'fptrunc' 'tmp_80_2' <Predicate = (icmp_ln159_2)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_80 : Operation 1025 [1/1] (0.00ns)   --->   "%zext_ln162_8 = zext i7 %or_ln155_1 to i64" [DWT/DWT_Accel.c:162]   --->   Operation 1025 'zext' 'zext_ln162_8' <Predicate = (icmp_ln159_2)> <Delay = 0.00>
ST_80 : Operation 1026 [1/1] (0.00ns)   --->   "%tempc_addr_2 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln162_8" [DWT/DWT_Accel.c:162]   --->   Operation 1026 'getelementptr' 'tempc_addr_2' <Predicate = (icmp_ln159_2)> <Delay = 0.00>
ST_80 : Operation 1027 [1/1] (3.25ns)   --->   "store float %tmp_80_2, float* %tempc_addr_2, align 8" [DWT/DWT_Accel.c:162]   --->   Operation 1027 'store' <Predicate = (icmp_ln159_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_80 : Operation 1028 [2/2] (5.20ns)   --->   "%tmp_82_2 = fptrunc double %tmp_81_2 to float" [DWT/DWT_Accel.c:163]   --->   Operation 1028 'fptrunc' 'tmp_82_2' <Predicate = (icmp_ln159_2)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_80 : Operation 1029 [1/5] (8.23ns)   --->   "%tmp_79_3 = fadd double %tmp_76_3, %tmp_78_3" [DWT/DWT_Accel.c:162]   --->   Operation 1029 'dadd' 'tmp_79_3' <Predicate = (icmp_ln159_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1030 [2/5] (8.23ns)   --->   "%tmp_81_3 = fsub double %tmp_76_3, %tmp_78_3" [DWT/DWT_Accel.c:163]   --->   Operation 1030 'dsub' 'tmp_81_3' <Predicate = (icmp_ln159_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1031 [3/5] (8.23ns)   --->   "%tmp_79_4 = fadd double %tmp_76_4, %tmp_78_4" [DWT/DWT_Accel.c:162]   --->   Operation 1031 'dadd' 'tmp_79_4' <Predicate = (icmp_ln159_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1032 [4/5] (8.23ns)   --->   "%tmp_81_4 = fsub double %tmp_76_4, %tmp_78_4" [DWT/DWT_Accel.c:163]   --->   Operation 1032 'dsub' 'tmp_81_4' <Predicate = (icmp_ln159_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1033 [5/5] (8.23ns)   --->   "%tmp_79_5 = fadd double %tmp_76_5, %tmp_78_5" [DWT/DWT_Accel.c:162]   --->   Operation 1033 'dadd' 'tmp_79_5' <Predicate = (icmp_ln159_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1034 [1/6] (7.78ns)   --->   "%tmp_76_6 = fmul double %tmp_75_6, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 1034 'dmul' 'tmp_76_6' <Predicate = (icmp_ln159_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1035 [2/6] (7.78ns)   --->   "%tmp_78_6 = fmul double %tmp_77_6, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 1035 'dmul' 'tmp_78_6' <Predicate = (icmp_ln159_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1036 [3/6] (7.78ns)   --->   "%tmp_76_7 = fmul double %tmp_75_7, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 1036 'dmul' 'tmp_76_7' <Predicate = (icmp_ln159_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1037 [4/6] (7.78ns)   --->   "%tmp_78_7 = fmul double %tmp_77_7, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 1037 'dmul' 'tmp_78_7' <Predicate = (icmp_ln159_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 26> <Delay = 8.45>
ST_81 : Operation 1038 [1/2] (5.20ns)   --->   "%tmp_82_2 = fptrunc double %tmp_81_2 to float" [DWT/DWT_Accel.c:163]   --->   Operation 1038 'fptrunc' 'tmp_82_2' <Predicate = (icmp_ln159_2)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_81 : Operation 1039 [1/1] (1.87ns)   --->   "%add_ln163_2 = add i7 %or_ln155_1, %zext_ln159" [DWT/DWT_Accel.c:163]   --->   Operation 1039 'add' 'add_ln163_2' <Predicate = (icmp_ln159_2)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1040 [1/1] (0.00ns)   --->   "%zext_ln163_2 = zext i7 %add_ln163_2 to i64" [DWT/DWT_Accel.c:163]   --->   Operation 1040 'zext' 'zext_ln163_2' <Predicate = (icmp_ln159_2)> <Delay = 0.00>
ST_81 : Operation 1041 [1/1] (0.00ns)   --->   "%tempc_addr_29 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln163_2" [DWT/DWT_Accel.c:163]   --->   Operation 1041 'getelementptr' 'tempc_addr_29' <Predicate = (icmp_ln159_2)> <Delay = 0.00>
ST_81 : Operation 1042 [1/1] (3.25ns)   --->   "store float %tmp_82_2, float* %tempc_addr_29, align 4" [DWT/DWT_Accel.c:163]   --->   Operation 1042 'store' <Predicate = (icmp_ln159_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_81 : Operation 1043 [1/1] (0.00ns)   --->   "br label %._crit_edge9.2" [DWT/DWT_Accel.c:164]   --->   Operation 1043 'br' <Predicate = (icmp_ln159_2)> <Delay = 0.00>
ST_81 : Operation 1044 [2/2] (5.20ns)   --->   "%tmp_80_3 = fptrunc double %tmp_79_3 to float" [DWT/DWT_Accel.c:162]   --->   Operation 1044 'fptrunc' 'tmp_80_3' <Predicate = (icmp_ln159_3)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_81 : Operation 1045 [1/5] (8.23ns)   --->   "%tmp_81_3 = fsub double %tmp_76_3, %tmp_78_3" [DWT/DWT_Accel.c:163]   --->   Operation 1045 'dsub' 'tmp_81_3' <Predicate = (icmp_ln159_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1046 [2/5] (8.23ns)   --->   "%tmp_79_4 = fadd double %tmp_76_4, %tmp_78_4" [DWT/DWT_Accel.c:162]   --->   Operation 1046 'dadd' 'tmp_79_4' <Predicate = (icmp_ln159_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1047 [3/5] (8.23ns)   --->   "%tmp_81_4 = fsub double %tmp_76_4, %tmp_78_4" [DWT/DWT_Accel.c:163]   --->   Operation 1047 'dsub' 'tmp_81_4' <Predicate = (icmp_ln159_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1048 [4/5] (8.23ns)   --->   "%tmp_79_5 = fadd double %tmp_76_5, %tmp_78_5" [DWT/DWT_Accel.c:162]   --->   Operation 1048 'dadd' 'tmp_79_5' <Predicate = (icmp_ln159_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1049 [5/5] (8.23ns)   --->   "%tmp_81_5 = fsub double %tmp_76_5, %tmp_78_5" [DWT/DWT_Accel.c:163]   --->   Operation 1049 'dsub' 'tmp_81_5' <Predicate = (icmp_ln159_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1050 [1/6] (7.78ns)   --->   "%tmp_78_6 = fmul double %tmp_77_6, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 1050 'dmul' 'tmp_78_6' <Predicate = (icmp_ln159_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1051 [2/6] (7.78ns)   --->   "%tmp_76_7 = fmul double %tmp_75_7, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 1051 'dmul' 'tmp_76_7' <Predicate = (icmp_ln159_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1052 [3/6] (7.78ns)   --->   "%tmp_78_7 = fmul double %tmp_77_7, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 1052 'dmul' 'tmp_78_7' <Predicate = (icmp_ln159_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 27> <Delay = 8.45>
ST_82 : Operation 1053 [1/2] (5.20ns)   --->   "%tmp_80_3 = fptrunc double %tmp_79_3 to float" [DWT/DWT_Accel.c:162]   --->   Operation 1053 'fptrunc' 'tmp_80_3' <Predicate = (icmp_ln159_3)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_82 : Operation 1054 [1/1] (0.00ns)   --->   "%zext_ln162_11 = zext i7 %or_ln155_2 to i64" [DWT/DWT_Accel.c:162]   --->   Operation 1054 'zext' 'zext_ln162_11' <Predicate = (icmp_ln159_3)> <Delay = 0.00>
ST_82 : Operation 1055 [1/1] (0.00ns)   --->   "%tempc_addr_3 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln162_11" [DWT/DWT_Accel.c:162]   --->   Operation 1055 'getelementptr' 'tempc_addr_3' <Predicate = (icmp_ln159_3)> <Delay = 0.00>
ST_82 : Operation 1056 [1/1] (3.25ns)   --->   "store float %tmp_80_3, float* %tempc_addr_3, align 4" [DWT/DWT_Accel.c:162]   --->   Operation 1056 'store' <Predicate = (icmp_ln159_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_82 : Operation 1057 [2/2] (5.20ns)   --->   "%tmp_82_3 = fptrunc double %tmp_81_3 to float" [DWT/DWT_Accel.c:163]   --->   Operation 1057 'fptrunc' 'tmp_82_3' <Predicate = (icmp_ln159_3)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_82 : Operation 1058 [1/5] (8.23ns)   --->   "%tmp_79_4 = fadd double %tmp_76_4, %tmp_78_4" [DWT/DWT_Accel.c:162]   --->   Operation 1058 'dadd' 'tmp_79_4' <Predicate = (icmp_ln159_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1059 [2/5] (8.23ns)   --->   "%tmp_81_4 = fsub double %tmp_76_4, %tmp_78_4" [DWT/DWT_Accel.c:163]   --->   Operation 1059 'dsub' 'tmp_81_4' <Predicate = (icmp_ln159_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1060 [3/5] (8.23ns)   --->   "%tmp_79_5 = fadd double %tmp_76_5, %tmp_78_5" [DWT/DWT_Accel.c:162]   --->   Operation 1060 'dadd' 'tmp_79_5' <Predicate = (icmp_ln159_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1061 [4/5] (8.23ns)   --->   "%tmp_81_5 = fsub double %tmp_76_5, %tmp_78_5" [DWT/DWT_Accel.c:163]   --->   Operation 1061 'dsub' 'tmp_81_5' <Predicate = (icmp_ln159_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1062 [5/5] (8.23ns)   --->   "%tmp_79_6 = fadd double %tmp_76_6, %tmp_78_6" [DWT/DWT_Accel.c:162]   --->   Operation 1062 'dadd' 'tmp_79_6' <Predicate = (icmp_ln159_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1063 [1/6] (7.78ns)   --->   "%tmp_76_7 = fmul double %tmp_75_7, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 1063 'dmul' 'tmp_76_7' <Predicate = (icmp_ln159_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1064 [2/6] (7.78ns)   --->   "%tmp_78_7 = fmul double %tmp_77_7, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 1064 'dmul' 'tmp_78_7' <Predicate = (icmp_ln159_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 28> <Delay = 8.45>
ST_83 : Operation 1065 [1/2] (5.20ns)   --->   "%tmp_82_3 = fptrunc double %tmp_81_3 to float" [DWT/DWT_Accel.c:163]   --->   Operation 1065 'fptrunc' 'tmp_82_3' <Predicate = (icmp_ln159_3)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_83 : Operation 1066 [1/1] (1.87ns)   --->   "%add_ln163_3 = add i7 %or_ln155_2, %zext_ln159" [DWT/DWT_Accel.c:163]   --->   Operation 1066 'add' 'add_ln163_3' <Predicate = (icmp_ln159_3)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1067 [1/1] (0.00ns)   --->   "%zext_ln163_3 = zext i7 %add_ln163_3 to i64" [DWT/DWT_Accel.c:163]   --->   Operation 1067 'zext' 'zext_ln163_3' <Predicate = (icmp_ln159_3)> <Delay = 0.00>
ST_83 : Operation 1068 [1/1] (0.00ns)   --->   "%tempc_addr_30 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln163_3" [DWT/DWT_Accel.c:163]   --->   Operation 1068 'getelementptr' 'tempc_addr_30' <Predicate = (icmp_ln159_3)> <Delay = 0.00>
ST_83 : Operation 1069 [1/1] (3.25ns)   --->   "store float %tmp_82_3, float* %tempc_addr_30, align 4" [DWT/DWT_Accel.c:163]   --->   Operation 1069 'store' <Predicate = (icmp_ln159_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_83 : Operation 1070 [1/1] (0.00ns)   --->   "br label %._crit_edge9.3" [DWT/DWT_Accel.c:164]   --->   Operation 1070 'br' <Predicate = (icmp_ln159_3)> <Delay = 0.00>
ST_83 : Operation 1071 [2/2] (5.20ns)   --->   "%tmp_80_4 = fptrunc double %tmp_79_4 to float" [DWT/DWT_Accel.c:162]   --->   Operation 1071 'fptrunc' 'tmp_80_4' <Predicate = (icmp_ln159_4)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_83 : Operation 1072 [1/5] (8.23ns)   --->   "%tmp_81_4 = fsub double %tmp_76_4, %tmp_78_4" [DWT/DWT_Accel.c:163]   --->   Operation 1072 'dsub' 'tmp_81_4' <Predicate = (icmp_ln159_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1073 [2/5] (8.23ns)   --->   "%tmp_79_5 = fadd double %tmp_76_5, %tmp_78_5" [DWT/DWT_Accel.c:162]   --->   Operation 1073 'dadd' 'tmp_79_5' <Predicate = (icmp_ln159_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1074 [3/5] (8.23ns)   --->   "%tmp_81_5 = fsub double %tmp_76_5, %tmp_78_5" [DWT/DWT_Accel.c:163]   --->   Operation 1074 'dsub' 'tmp_81_5' <Predicate = (icmp_ln159_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1075 [4/5] (8.23ns)   --->   "%tmp_79_6 = fadd double %tmp_76_6, %tmp_78_6" [DWT/DWT_Accel.c:162]   --->   Operation 1075 'dadd' 'tmp_79_6' <Predicate = (icmp_ln159_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1076 [5/5] (8.23ns)   --->   "%tmp_81_6 = fsub double %tmp_76_6, %tmp_78_6" [DWT/DWT_Accel.c:163]   --->   Operation 1076 'dsub' 'tmp_81_6' <Predicate = (icmp_ln159_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1077 [1/6] (7.78ns)   --->   "%tmp_78_7 = fmul double %tmp_77_7, 5.000000e-01" [DWT/DWT_Accel.c:162]   --->   Operation 1077 'dmul' 'tmp_78_7' <Predicate = (icmp_ln159_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 29> <Delay = 8.45>
ST_84 : Operation 1078 [1/2] (5.20ns)   --->   "%tmp_80_4 = fptrunc double %tmp_79_4 to float" [DWT/DWT_Accel.c:162]   --->   Operation 1078 'fptrunc' 'tmp_80_4' <Predicate = (icmp_ln159_4)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_84 : Operation 1079 [1/1] (0.00ns)   --->   "%zext_ln162_14 = zext i7 %or_ln155_3 to i64" [DWT/DWT_Accel.c:162]   --->   Operation 1079 'zext' 'zext_ln162_14' <Predicate = (icmp_ln159_4)> <Delay = 0.00>
ST_84 : Operation 1080 [1/1] (0.00ns)   --->   "%tempc_addr_4 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln162_14" [DWT/DWT_Accel.c:162]   --->   Operation 1080 'getelementptr' 'tempc_addr_4' <Predicate = (icmp_ln159_4)> <Delay = 0.00>
ST_84 : Operation 1081 [1/1] (3.25ns)   --->   "store float %tmp_80_4, float* %tempc_addr_4, align 16" [DWT/DWT_Accel.c:162]   --->   Operation 1081 'store' <Predicate = (icmp_ln159_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_84 : Operation 1082 [2/2] (5.20ns)   --->   "%tmp_82_4 = fptrunc double %tmp_81_4 to float" [DWT/DWT_Accel.c:163]   --->   Operation 1082 'fptrunc' 'tmp_82_4' <Predicate = (icmp_ln159_4)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_84 : Operation 1083 [1/5] (8.23ns)   --->   "%tmp_79_5 = fadd double %tmp_76_5, %tmp_78_5" [DWT/DWT_Accel.c:162]   --->   Operation 1083 'dadd' 'tmp_79_5' <Predicate = (icmp_ln159_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1084 [2/5] (8.23ns)   --->   "%tmp_81_5 = fsub double %tmp_76_5, %tmp_78_5" [DWT/DWT_Accel.c:163]   --->   Operation 1084 'dsub' 'tmp_81_5' <Predicate = (icmp_ln159_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1085 [3/5] (8.23ns)   --->   "%tmp_79_6 = fadd double %tmp_76_6, %tmp_78_6" [DWT/DWT_Accel.c:162]   --->   Operation 1085 'dadd' 'tmp_79_6' <Predicate = (icmp_ln159_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1086 [4/5] (8.23ns)   --->   "%tmp_81_6 = fsub double %tmp_76_6, %tmp_78_6" [DWT/DWT_Accel.c:163]   --->   Operation 1086 'dsub' 'tmp_81_6' <Predicate = (icmp_ln159_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1087 [5/5] (8.23ns)   --->   "%tmp_79_7 = fadd double %tmp_76_7, %tmp_78_7" [DWT/DWT_Accel.c:162]   --->   Operation 1087 'dadd' 'tmp_79_7' <Predicate = (icmp_ln159_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 30> <Delay = 8.45>
ST_85 : Operation 1088 [1/2] (5.20ns)   --->   "%tmp_82_4 = fptrunc double %tmp_81_4 to float" [DWT/DWT_Accel.c:163]   --->   Operation 1088 'fptrunc' 'tmp_82_4' <Predicate = (icmp_ln159_4)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_85 : Operation 1089 [1/1] (1.87ns)   --->   "%add_ln163_4 = add i7 %or_ln155_3, %zext_ln159" [DWT/DWT_Accel.c:163]   --->   Operation 1089 'add' 'add_ln163_4' <Predicate = (icmp_ln159_4)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1090 [1/1] (0.00ns)   --->   "%zext_ln163_4 = zext i7 %add_ln163_4 to i64" [DWT/DWT_Accel.c:163]   --->   Operation 1090 'zext' 'zext_ln163_4' <Predicate = (icmp_ln159_4)> <Delay = 0.00>
ST_85 : Operation 1091 [1/1] (0.00ns)   --->   "%tempc_addr_31 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln163_4" [DWT/DWT_Accel.c:163]   --->   Operation 1091 'getelementptr' 'tempc_addr_31' <Predicate = (icmp_ln159_4)> <Delay = 0.00>
ST_85 : Operation 1092 [1/1] (3.25ns)   --->   "store float %tmp_82_4, float* %tempc_addr_31, align 4" [DWT/DWT_Accel.c:163]   --->   Operation 1092 'store' <Predicate = (icmp_ln159_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_85 : Operation 1093 [1/1] (0.00ns)   --->   "br label %._crit_edge9.4" [DWT/DWT_Accel.c:164]   --->   Operation 1093 'br' <Predicate = (icmp_ln159_4)> <Delay = 0.00>
ST_85 : Operation 1094 [2/2] (5.20ns)   --->   "%tmp_80_5 = fptrunc double %tmp_79_5 to float" [DWT/DWT_Accel.c:162]   --->   Operation 1094 'fptrunc' 'tmp_80_5' <Predicate = (icmp_ln159_5)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_85 : Operation 1095 [1/5] (8.23ns)   --->   "%tmp_81_5 = fsub double %tmp_76_5, %tmp_78_5" [DWT/DWT_Accel.c:163]   --->   Operation 1095 'dsub' 'tmp_81_5' <Predicate = (icmp_ln159_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1096 [2/5] (8.23ns)   --->   "%tmp_79_6 = fadd double %tmp_76_6, %tmp_78_6" [DWT/DWT_Accel.c:162]   --->   Operation 1096 'dadd' 'tmp_79_6' <Predicate = (icmp_ln159_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1097 [3/5] (8.23ns)   --->   "%tmp_81_6 = fsub double %tmp_76_6, %tmp_78_6" [DWT/DWT_Accel.c:163]   --->   Operation 1097 'dsub' 'tmp_81_6' <Predicate = (icmp_ln159_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1098 [4/5] (8.23ns)   --->   "%tmp_79_7 = fadd double %tmp_76_7, %tmp_78_7" [DWT/DWT_Accel.c:162]   --->   Operation 1098 'dadd' 'tmp_79_7' <Predicate = (icmp_ln159_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1099 [5/5] (8.23ns)   --->   "%tmp_81_7 = fsub double %tmp_76_7, %tmp_78_7" [DWT/DWT_Accel.c:163]   --->   Operation 1099 'dsub' 'tmp_81_7' <Predicate = (icmp_ln159_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 31> <Delay = 8.45>
ST_86 : Operation 1100 [1/2] (5.20ns)   --->   "%tmp_80_5 = fptrunc double %tmp_79_5 to float" [DWT/DWT_Accel.c:162]   --->   Operation 1100 'fptrunc' 'tmp_80_5' <Predicate = (icmp_ln159_5)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_86 : Operation 1101 [1/1] (0.00ns)   --->   "%zext_ln162_17 = zext i7 %or_ln155_4 to i64" [DWT/DWT_Accel.c:162]   --->   Operation 1101 'zext' 'zext_ln162_17' <Predicate = (icmp_ln159_5)> <Delay = 0.00>
ST_86 : Operation 1102 [1/1] (0.00ns)   --->   "%tempc_addr_32 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln162_17" [DWT/DWT_Accel.c:162]   --->   Operation 1102 'getelementptr' 'tempc_addr_32' <Predicate = (icmp_ln159_5)> <Delay = 0.00>
ST_86 : Operation 1103 [1/1] (3.25ns)   --->   "store float %tmp_80_5, float* %tempc_addr_32, align 4" [DWT/DWT_Accel.c:162]   --->   Operation 1103 'store' <Predicate = (icmp_ln159_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_86 : Operation 1104 [2/2] (5.20ns)   --->   "%tmp_82_5 = fptrunc double %tmp_81_5 to float" [DWT/DWT_Accel.c:163]   --->   Operation 1104 'fptrunc' 'tmp_82_5' <Predicate = (icmp_ln159_5)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_86 : Operation 1105 [1/5] (8.23ns)   --->   "%tmp_79_6 = fadd double %tmp_76_6, %tmp_78_6" [DWT/DWT_Accel.c:162]   --->   Operation 1105 'dadd' 'tmp_79_6' <Predicate = (icmp_ln159_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1106 [2/5] (8.23ns)   --->   "%tmp_81_6 = fsub double %tmp_76_6, %tmp_78_6" [DWT/DWT_Accel.c:163]   --->   Operation 1106 'dsub' 'tmp_81_6' <Predicate = (icmp_ln159_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1107 [3/5] (8.23ns)   --->   "%tmp_79_7 = fadd double %tmp_76_7, %tmp_78_7" [DWT/DWT_Accel.c:162]   --->   Operation 1107 'dadd' 'tmp_79_7' <Predicate = (icmp_ln159_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1108 [4/5] (8.23ns)   --->   "%tmp_81_7 = fsub double %tmp_76_7, %tmp_78_7" [DWT/DWT_Accel.c:163]   --->   Operation 1108 'dsub' 'tmp_81_7' <Predicate = (icmp_ln159_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 32> <Delay = 8.45>
ST_87 : Operation 1109 [1/2] (5.20ns)   --->   "%tmp_82_5 = fptrunc double %tmp_81_5 to float" [DWT/DWT_Accel.c:163]   --->   Operation 1109 'fptrunc' 'tmp_82_5' <Predicate = (icmp_ln159_5)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_87 : Operation 1110 [1/1] (1.87ns)   --->   "%add_ln163_5 = add i7 %or_ln155_4, %zext_ln159" [DWT/DWT_Accel.c:163]   --->   Operation 1110 'add' 'add_ln163_5' <Predicate = (icmp_ln159_5)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1111 [1/1] (0.00ns)   --->   "%zext_ln163_5 = zext i7 %add_ln163_5 to i64" [DWT/DWT_Accel.c:163]   --->   Operation 1111 'zext' 'zext_ln163_5' <Predicate = (icmp_ln159_5)> <Delay = 0.00>
ST_87 : Operation 1112 [1/1] (0.00ns)   --->   "%tempc_addr_33 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln163_5" [DWT/DWT_Accel.c:163]   --->   Operation 1112 'getelementptr' 'tempc_addr_33' <Predicate = (icmp_ln159_5)> <Delay = 0.00>
ST_87 : Operation 1113 [1/1] (3.25ns)   --->   "store float %tmp_82_5, float* %tempc_addr_33, align 4" [DWT/DWT_Accel.c:163]   --->   Operation 1113 'store' <Predicate = (icmp_ln159_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_87 : Operation 1114 [1/1] (0.00ns)   --->   "br label %._crit_edge9.5" [DWT/DWT_Accel.c:164]   --->   Operation 1114 'br' <Predicate = (icmp_ln159_5)> <Delay = 0.00>
ST_87 : Operation 1115 [2/2] (5.20ns)   --->   "%tmp_80_6 = fptrunc double %tmp_79_6 to float" [DWT/DWT_Accel.c:162]   --->   Operation 1115 'fptrunc' 'tmp_80_6' <Predicate = (icmp_ln159_6)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_87 : Operation 1116 [1/5] (8.23ns)   --->   "%tmp_81_6 = fsub double %tmp_76_6, %tmp_78_6" [DWT/DWT_Accel.c:163]   --->   Operation 1116 'dsub' 'tmp_81_6' <Predicate = (icmp_ln159_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1117 [2/5] (8.23ns)   --->   "%tmp_79_7 = fadd double %tmp_76_7, %tmp_78_7" [DWT/DWT_Accel.c:162]   --->   Operation 1117 'dadd' 'tmp_79_7' <Predicate = (icmp_ln159_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1118 [3/5] (8.23ns)   --->   "%tmp_81_7 = fsub double %tmp_76_7, %tmp_78_7" [DWT/DWT_Accel.c:163]   --->   Operation 1118 'dsub' 'tmp_81_7' <Predicate = (icmp_ln159_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 33> <Delay = 8.45>
ST_88 : Operation 1119 [1/2] (5.20ns)   --->   "%tmp_80_6 = fptrunc double %tmp_79_6 to float" [DWT/DWT_Accel.c:162]   --->   Operation 1119 'fptrunc' 'tmp_80_6' <Predicate = (icmp_ln159_6)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_88 : Operation 1120 [1/1] (0.00ns)   --->   "%zext_ln162_20 = zext i7 %or_ln155_5 to i64" [DWT/DWT_Accel.c:162]   --->   Operation 1120 'zext' 'zext_ln162_20' <Predicate = (icmp_ln159_6)> <Delay = 0.00>
ST_88 : Operation 1121 [1/1] (0.00ns)   --->   "%tempc_addr_34 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln162_20" [DWT/DWT_Accel.c:162]   --->   Operation 1121 'getelementptr' 'tempc_addr_34' <Predicate = (icmp_ln159_6)> <Delay = 0.00>
ST_88 : Operation 1122 [1/1] (3.25ns)   --->   "store float %tmp_80_6, float* %tempc_addr_34, align 8" [DWT/DWT_Accel.c:162]   --->   Operation 1122 'store' <Predicate = (icmp_ln159_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_88 : Operation 1123 [2/2] (5.20ns)   --->   "%tmp_82_6 = fptrunc double %tmp_81_6 to float" [DWT/DWT_Accel.c:163]   --->   Operation 1123 'fptrunc' 'tmp_82_6' <Predicate = (icmp_ln159_6)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_88 : Operation 1124 [1/5] (8.23ns)   --->   "%tmp_79_7 = fadd double %tmp_76_7, %tmp_78_7" [DWT/DWT_Accel.c:162]   --->   Operation 1124 'dadd' 'tmp_79_7' <Predicate = (icmp_ln159_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1125 [2/5] (8.23ns)   --->   "%tmp_81_7 = fsub double %tmp_76_7, %tmp_78_7" [DWT/DWT_Accel.c:163]   --->   Operation 1125 'dsub' 'tmp_81_7' <Predicate = (icmp_ln159_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 34> <Delay = 8.45>
ST_89 : Operation 1126 [1/2] (5.20ns)   --->   "%tmp_82_6 = fptrunc double %tmp_81_6 to float" [DWT/DWT_Accel.c:163]   --->   Operation 1126 'fptrunc' 'tmp_82_6' <Predicate = (icmp_ln159_6)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_89 : Operation 1127 [1/1] (1.87ns)   --->   "%add_ln163_6 = add i7 %or_ln155_5, %zext_ln159" [DWT/DWT_Accel.c:163]   --->   Operation 1127 'add' 'add_ln163_6' <Predicate = (icmp_ln159_6)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1128 [1/1] (0.00ns)   --->   "%zext_ln163_6 = zext i7 %add_ln163_6 to i64" [DWT/DWT_Accel.c:163]   --->   Operation 1128 'zext' 'zext_ln163_6' <Predicate = (icmp_ln159_6)> <Delay = 0.00>
ST_89 : Operation 1129 [1/1] (0.00ns)   --->   "%tempc_addr_35 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln163_6" [DWT/DWT_Accel.c:163]   --->   Operation 1129 'getelementptr' 'tempc_addr_35' <Predicate = (icmp_ln159_6)> <Delay = 0.00>
ST_89 : Operation 1130 [1/1] (3.25ns)   --->   "store float %tmp_82_6, float* %tempc_addr_35, align 4" [DWT/DWT_Accel.c:163]   --->   Operation 1130 'store' <Predicate = (icmp_ln159_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_89 : Operation 1131 [1/1] (0.00ns)   --->   "br label %._crit_edge9.6" [DWT/DWT_Accel.c:164]   --->   Operation 1131 'br' <Predicate = (icmp_ln159_6)> <Delay = 0.00>
ST_89 : Operation 1132 [2/2] (5.20ns)   --->   "%tmp_80_7 = fptrunc double %tmp_79_7 to float" [DWT/DWT_Accel.c:162]   --->   Operation 1132 'fptrunc' 'tmp_80_7' <Predicate = (icmp_ln159_7)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_89 : Operation 1133 [1/5] (8.23ns)   --->   "%tmp_81_7 = fsub double %tmp_76_7, %tmp_78_7" [DWT/DWT_Accel.c:163]   --->   Operation 1133 'dsub' 'tmp_81_7' <Predicate = (icmp_ln159_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 35> <Delay = 8.45>
ST_90 : Operation 1134 [1/2] (5.20ns)   --->   "%tmp_80_7 = fptrunc double %tmp_79_7 to float" [DWT/DWT_Accel.c:162]   --->   Operation 1134 'fptrunc' 'tmp_80_7' <Predicate = (icmp_ln159_7)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_90 : Operation 1135 [1/1] (0.00ns)   --->   "%zext_ln162_23 = zext i7 %or_ln155_6 to i64" [DWT/DWT_Accel.c:162]   --->   Operation 1135 'zext' 'zext_ln162_23' <Predicate = (icmp_ln159_7)> <Delay = 0.00>
ST_90 : Operation 1136 [1/1] (0.00ns)   --->   "%tempc_addr_7 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln162_23" [DWT/DWT_Accel.c:162]   --->   Operation 1136 'getelementptr' 'tempc_addr_7' <Predicate = (icmp_ln159_7)> <Delay = 0.00>
ST_90 : Operation 1137 [1/1] (3.25ns)   --->   "store float %tmp_80_7, float* %tempc_addr_7, align 4" [DWT/DWT_Accel.c:162]   --->   Operation 1137 'store' <Predicate = (icmp_ln159_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_90 : Operation 1138 [2/2] (5.20ns)   --->   "%tmp_82_7 = fptrunc double %tmp_81_7 to float" [DWT/DWT_Accel.c:163]   --->   Operation 1138 'fptrunc' 'tmp_82_7' <Predicate = (icmp_ln159_7)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_90 : Operation 1139 [1/1] (1.87ns)   --->   "%add_ln163_7 = add i7 %or_ln155_6, %zext_ln159" [DWT/DWT_Accel.c:163]   --->   Operation 1139 'add' 'add_ln163_7' <Predicate = (icmp_ln159_7)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 36> <Delay = 8.45>
ST_91 : Operation 1140 [1/2] (5.20ns)   --->   "%tmp_82_7 = fptrunc double %tmp_81_7 to float" [DWT/DWT_Accel.c:163]   --->   Operation 1140 'fptrunc' 'tmp_82_7' <Predicate = (icmp_ln159_7)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_91 : Operation 1141 [1/1] (0.00ns)   --->   "%zext_ln163_7 = zext i7 %add_ln163_7 to i64" [DWT/DWT_Accel.c:163]   --->   Operation 1141 'zext' 'zext_ln163_7' <Predicate = (icmp_ln159_7)> <Delay = 0.00>
ST_91 : Operation 1142 [1/1] (0.00ns)   --->   "%tempc_addr_36 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln163_7" [DWT/DWT_Accel.c:163]   --->   Operation 1142 'getelementptr' 'tempc_addr_36' <Predicate = (icmp_ln159_7)> <Delay = 0.00>
ST_91 : Operation 1143 [1/1] (3.25ns)   --->   "store float %tmp_82_7, float* %tempc_addr_36, align 4" [DWT/DWT_Accel.c:163]   --->   Operation 1143 'store' <Predicate = (icmp_ln159_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_91 : Operation 1144 [1/1] (0.00ns)   --->   "br label %._crit_edge9.7" [DWT/DWT_Accel.c:164]   --->   Operation 1144 'br' <Predicate = (icmp_ln159_7)> <Delay = 0.00>

State 92 <SV = 6> <Delay = 1.76>
ST_92 : Operation 1145 [1/1] (1.76ns)   --->   "br label %.preheader" [DWT/DWT_Accel.c:166]   --->   Operation 1145 'br' <Predicate = true> <Delay = 1.76>

State 93 <SV = 7> <Delay = 3.78>
ST_93 : Operation 1146 [1/1] (0.00ns)   --->   "%o4_0 = phi i7 [ %o_3, %._crit_edge10 ], [ 0, %.preheader.preheader ]"   --->   Operation 1146 'phi' 'o4_0' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_93 : Operation 1147 [1/1] (1.48ns)   --->   "%icmp_ln166 = icmp eq i7 %o4_0, -8" [DWT/DWT_Accel.c:166]   --->   Operation 1147 'icmp' 'icmp_ln166' <Predicate = (icmp_ln149)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1148 [1/1] (0.00ns)   --->   "%empty_113 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 1148 'speclooptripcount' 'empty_113' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_93 : Operation 1149 [1/1] (1.87ns)   --->   "%o_3 = add i7 %o4_0, 1" [DWT/DWT_Accel.c:166]   --->   Operation 1149 'add' 'o_3' <Predicate = (icmp_ln149)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1150 [1/1] (0.00ns)   --->   "br i1 %icmp_ln166, label %.loopexit.loopexit, label %26" [DWT/DWT_Accel.c:166]   --->   Operation 1150 'br' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_93 : Operation 1151 [1/1] (1.48ns)   --->   "%icmp_ln168 = icmp ult i7 %o4_0, %level_col" [DWT/DWT_Accel.c:168]   --->   Operation 1151 'icmp' 'icmp_ln168' <Predicate = (icmp_ln149 & !icmp_ln166)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1152 [1/1] (0.00ns)   --->   "br i1 %icmp_ln168, label %27, label %._crit_edge10" [DWT/DWT_Accel.c:168]   --->   Operation 1152 'br' <Predicate = (icmp_ln149 & !icmp_ln166)> <Delay = 0.00>
ST_93 : Operation 1153 [1/1] (0.00ns)   --->   "%zext_ln170 = zext i7 %o4_0 to i64" [DWT/DWT_Accel.c:170]   --->   Operation 1153 'zext' 'zext_ln170' <Predicate = (icmp_ln149 & !icmp_ln166 & icmp_ln168)> <Delay = 0.00>
ST_93 : Operation 1154 [1/1] (0.00ns)   --->   "%tempc_addr_6 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln170" [DWT/DWT_Accel.c:170]   --->   Operation 1154 'getelementptr' 'tempc_addr_6' <Predicate = (icmp_ln149 & !icmp_ln166 & icmp_ln168)> <Delay = 0.00>
ST_93 : Operation 1155 [2/2] (3.25ns)   --->   "%tempc_load = load float* %tempc_addr_6, align 4" [DWT/DWT_Accel.c:170]   --->   Operation 1155 'load' 'tempc_load' <Predicate = (icmp_ln149 & !icmp_ln166 & icmp_ln168)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_93 : Operation 1156 [1/1] (0.00ns)   --->   "%trunc_ln170 = trunc i7 %o4_0 to i3" [DWT/DWT_Accel.c:170]   --->   Operation 1156 'trunc' 'trunc_ln170' <Predicate = (icmp_ln149 & !icmp_ln166 & icmp_ln168)> <Delay = 0.00>
ST_93 : Operation 1157 [1/1] (0.00ns)   --->   "%lshr_ln3 = call i4 @_ssdm_op_PartSelect.i4.i7.i32.i32(i7 %o4_0, i32 3, i32 6)" [DWT/DWT_Accel.c:170]   --->   Operation 1157 'partselect' 'lshr_ln3' <Predicate = (icmp_ln149 & !icmp_ln166 & icmp_ln168)> <Delay = 0.00>
ST_93 : Operation 1158 [1/1] (0.00ns)   --->   "%tmp_69 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %lshr_ln3, i7 0)" [DWT/DWT_Accel.c:170]   --->   Operation 1158 'bitconcatenate' 'tmp_69' <Predicate = (icmp_ln149 & !icmp_ln166 & icmp_ln168)> <Delay = 0.00>
ST_93 : Operation 1159 [1/1] (0.00ns)   --->   "%zext_ln170_1 = zext i11 %tmp_69 to i12" [DWT/DWT_Accel.c:170]   --->   Operation 1159 'zext' 'zext_ln170_1' <Predicate = (icmp_ln149 & !icmp_ln166 & icmp_ln168)> <Delay = 0.00>
ST_93 : Operation 1160 [1/1] (0.00ns)   --->   "%tmp_70 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %lshr_ln3, i5 0)" [DWT/DWT_Accel.c:170]   --->   Operation 1160 'bitconcatenate' 'tmp_70' <Predicate = (icmp_ln149 & !icmp_ln166 & icmp_ln168)> <Delay = 0.00>
ST_93 : Operation 1161 [1/1] (0.00ns)   --->   "%zext_ln170_2 = zext i9 %tmp_70 to i12" [DWT/DWT_Accel.c:170]   --->   Operation 1161 'zext' 'zext_ln170_2' <Predicate = (icmp_ln149 & !icmp_ln166 & icmp_ln168)> <Delay = 0.00>
ST_93 : Operation 1162 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln170 = add i12 %zext_ln170_1, %zext_ln170_2" [DWT/DWT_Accel.c:170]   --->   Operation 1162 'add' 'add_ln170' <Predicate = (icmp_ln149 & !icmp_ln166 & icmp_ln168)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 1163 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln170_1 = add i12 %zext_ln151, %add_ln170" [DWT/DWT_Accel.c:170]   --->   Operation 1163 'add' 'add_ln170_1' <Predicate = (icmp_ln149 & !icmp_ln166 & icmp_ln168)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 1164 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 1164 'br' <Predicate = (icmp_ln149 & icmp_ln166)> <Delay = 0.00>
ST_93 : Operation 1165 [1/1] (0.00ns)   --->   "br label %.preheader3" [DWT/DWT_Accel.c:147]   --->   Operation 1165 'br' <Predicate = (icmp_ln166) | (!icmp_ln149)> <Delay = 0.00>

State 94 <SV = 8> <Delay = 6.13>
ST_94 : Operation 1166 [1/2] (3.25ns)   --->   "%tempc_load = load float* %tempc_addr_6, align 4" [DWT/DWT_Accel.c:170]   --->   Operation 1166 'load' 'tempc_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_94 : Operation 1167 [1/1] (0.00ns)   --->   "%p_Val2_21 = bitcast float %tempc_load to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:170]   --->   Operation 1167 'bitcast' 'p_Val2_21' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1168 [1/1] (0.00ns)   --->   "%tmp_V_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_21, i32 23, i32 30) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:317->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:170]   --->   Operation 1168 'partselect' 'tmp_V_9' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1169 [1/1] (0.00ns)   --->   "%tmp_V_10 = trunc i32 %p_Val2_21 to i23" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:318->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:170]   --->   Operation 1169 'trunc' 'tmp_V_10' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1170 [1/1] (0.00ns)   --->   "%zext_ln339_3 = zext i8 %tmp_V_9 to i9" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:170]   --->   Operation 1170 'zext' 'zext_ln339_3' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1171 [1/1] (1.91ns)   --->   "%add_ln339_3 = add i9 -127, %zext_ln339_3" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:170]   --->   Operation 1171 'add' 'add_ln339_3' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1172 [1/1] (0.00ns)   --->   "%isNeg_3 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339_3, i32 8)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:170]   --->   Operation 1172 'bitselect' 'isNeg_3' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1173 [1/1] (1.91ns)   --->   "%sub_ln1311_3 = sub i8 127, %tmp_V_9" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:170]   --->   Operation 1173 'sub' 'sub_ln1311_3' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1174 [1/1] (0.00ns)   --->   "%sext_ln1311_9 = sext i8 %sub_ln1311_3 to i9" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:170]   --->   Operation 1174 'sext' 'sext_ln1311_9' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1175 [1/1] (0.96ns)   --->   "%ush_3 = select i1 %isNeg_3, i9 %sext_ln1311_9, i9 %add_ln339_3" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:170]   --->   Operation 1175 'select' 'ush_3' <Predicate = true> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 95 <SV = 9> <Delay = 7.67>
ST_95 : Operation 1176 [1/1] (0.00ns)   --->   "%mantissa_V_3 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_10, i1 false)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:170]   --->   Operation 1176 'bitconcatenate' 'mantissa_V_3' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1177 [1/1] (0.00ns) (grouped into LUT with out node val_V_3)   --->   "%zext_ln682_3 = zext i25 %mantissa_V_3 to i63" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:170]   --->   Operation 1177 'zext' 'zext_ln682_3' <Predicate = (!isNeg_3)> <Delay = 0.00>
ST_95 : Operation 1178 [1/1] (0.00ns) (grouped into LUT with out node val_V_3)   --->   "%sext_ln1311_10 = sext i9 %ush_3 to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:170]   --->   Operation 1178 'sext' 'sext_ln1311_10' <Predicate = (!isNeg_3)> <Delay = 0.00>
ST_95 : Operation 1179 [1/1] (0.00ns) (grouped into LUT with out node val_V_3)   --->   "%sext_ln1311_12 = sext i9 %ush_3 to i25" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:170]   --->   Operation 1179 'sext' 'sext_ln1311_12' <Predicate = (isNeg_3)> <Delay = 0.00>
ST_95 : Operation 1180 [1/1] (0.00ns) (grouped into LUT with out node val_V_3)   --->   "%zext_ln1287_3 = zext i32 %sext_ln1311_10 to i63" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:170]   --->   Operation 1180 'zext' 'zext_ln1287_3' <Predicate = (!isNeg_3)> <Delay = 0.00>
ST_95 : Operation 1181 [1/1] (0.00ns) (grouped into LUT with out node val_V_3)   --->   "%r_V_9 = lshr i25 %mantissa_V_3, %sext_ln1311_12" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:170]   --->   Operation 1181 'lshr' 'r_V_9' <Predicate = (isNeg_3)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1182 [1/1] (0.00ns) (grouped into LUT with out node val_V_3)   --->   "%r_V_10 = shl i63 %zext_ln682_3, %zext_ln1287_3" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:170]   --->   Operation 1182 'shl' 'r_V_10' <Predicate = (!isNeg_3)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1183 [1/1] (0.00ns) (grouped into LUT with out node val_V_3)   --->   "%tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V_9, i32 24)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:170]   --->   Operation 1183 'bitselect' 'tmp_68' <Predicate = (isNeg_3)> <Delay = 0.00>
ST_95 : Operation 1184 [1/1] (0.00ns) (grouped into LUT with out node val_V_3)   --->   "%zext_ln662_3 = zext i1 %tmp_68 to i16" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:170]   --->   Operation 1184 'zext' 'zext_ln662_3' <Predicate = (isNeg_3)> <Delay = 0.00>
ST_95 : Operation 1185 [1/1] (0.00ns) (grouped into LUT with out node val_V_3)   --->   "%tmp_67 = call i16 @_ssdm_op_PartSelect.i16.i63.i32.i32(i63 %r_V_10, i32 24, i32 39)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:170]   --->   Operation 1185 'partselect' 'tmp_67' <Predicate = (!isNeg_3)> <Delay = 0.00>
ST_95 : Operation 1186 [1/1] (4.42ns) (out node of the LUT)   --->   "%val_V_3 = select i1 %isNeg_3, i16 %zext_ln662_3, i16 %tmp_67" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:170]   --->   Operation 1186 'select' 'val_V_3' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 1187 [1/1] (0.00ns)   --->   "%zext_ln170_3 = zext i12 %add_ln170_1 to i64" [DWT/DWT_Accel.c:170]   --->   Operation 1187 'zext' 'zext_ln170_3' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1188 [1/1] (0.00ns)   --->   "%B_0_addr_1 = getelementptr [2400 x i16]* %B_0, i64 0, i64 %zext_ln170_3" [DWT/DWT_Accel.c:170]   --->   Operation 1188 'getelementptr' 'B_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1189 [1/1] (0.00ns)   --->   "%B_1_addr_1 = getelementptr [2400 x i16]* %B_1, i64 0, i64 %zext_ln170_3" [DWT/DWT_Accel.c:170]   --->   Operation 1189 'getelementptr' 'B_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1190 [1/1] (0.00ns)   --->   "%B_2_addr_1 = getelementptr [2400 x i16]* %B_2, i64 0, i64 %zext_ln170_3" [DWT/DWT_Accel.c:170]   --->   Operation 1190 'getelementptr' 'B_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1191 [1/1] (0.00ns)   --->   "%B_3_addr_1 = getelementptr [2400 x i16]* %B_3, i64 0, i64 %zext_ln170_3" [DWT/DWT_Accel.c:170]   --->   Operation 1191 'getelementptr' 'B_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1192 [1/1] (0.00ns)   --->   "%B_4_addr_1 = getelementptr [2400 x i16]* %B_4, i64 0, i64 %zext_ln170_3" [DWT/DWT_Accel.c:170]   --->   Operation 1192 'getelementptr' 'B_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1193 [1/1] (0.00ns)   --->   "%B_5_addr_1 = getelementptr [2400 x i16]* %B_5, i64 0, i64 %zext_ln170_3" [DWT/DWT_Accel.c:170]   --->   Operation 1193 'getelementptr' 'B_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1194 [1/1] (0.00ns)   --->   "%B_6_addr_1 = getelementptr [2400 x i16]* %B_6, i64 0, i64 %zext_ln170_3" [DWT/DWT_Accel.c:170]   --->   Operation 1194 'getelementptr' 'B_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1195 [1/1] (0.00ns)   --->   "%B_7_addr_1 = getelementptr [2400 x i16]* %B_7, i64 0, i64 %zext_ln170_3" [DWT/DWT_Accel.c:170]   --->   Operation 1195 'getelementptr' 'B_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1196 [1/1] (1.36ns)   --->   "switch i3 %trunc_ln170, label %branch7 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]" [DWT/DWT_Accel.c:170]   --->   Operation 1196 'switch' <Predicate = true> <Delay = 1.36>
ST_95 : Operation 1197 [1/1] (3.25ns)   --->   "store i16 %val_V_3, i16* %B_6_addr_1, align 2" [DWT/DWT_Accel.c:170]   --->   Operation 1197 'store' <Predicate = (trunc_ln170 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_95 : Operation 1198 [1/1] (0.00ns)   --->   "br label %28" [DWT/DWT_Accel.c:170]   --->   Operation 1198 'br' <Predicate = (trunc_ln170 == 6)> <Delay = 0.00>
ST_95 : Operation 1199 [1/1] (3.25ns)   --->   "store i16 %val_V_3, i16* %B_5_addr_1, align 2" [DWT/DWT_Accel.c:170]   --->   Operation 1199 'store' <Predicate = (trunc_ln170 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_95 : Operation 1200 [1/1] (0.00ns)   --->   "br label %28" [DWT/DWT_Accel.c:170]   --->   Operation 1200 'br' <Predicate = (trunc_ln170 == 5)> <Delay = 0.00>
ST_95 : Operation 1201 [1/1] (3.25ns)   --->   "store i16 %val_V_3, i16* %B_4_addr_1, align 2" [DWT/DWT_Accel.c:170]   --->   Operation 1201 'store' <Predicate = (trunc_ln170 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_95 : Operation 1202 [1/1] (0.00ns)   --->   "br label %28" [DWT/DWT_Accel.c:170]   --->   Operation 1202 'br' <Predicate = (trunc_ln170 == 4)> <Delay = 0.00>
ST_95 : Operation 1203 [1/1] (3.25ns)   --->   "store i16 %val_V_3, i16* %B_3_addr_1, align 2" [DWT/DWT_Accel.c:170]   --->   Operation 1203 'store' <Predicate = (trunc_ln170 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_95 : Operation 1204 [1/1] (0.00ns)   --->   "br label %28" [DWT/DWT_Accel.c:170]   --->   Operation 1204 'br' <Predicate = (trunc_ln170 == 3)> <Delay = 0.00>
ST_95 : Operation 1205 [1/1] (3.25ns)   --->   "store i16 %val_V_3, i16* %B_2_addr_1, align 2" [DWT/DWT_Accel.c:170]   --->   Operation 1205 'store' <Predicate = (trunc_ln170 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_95 : Operation 1206 [1/1] (0.00ns)   --->   "br label %28" [DWT/DWT_Accel.c:170]   --->   Operation 1206 'br' <Predicate = (trunc_ln170 == 2)> <Delay = 0.00>
ST_95 : Operation 1207 [1/1] (3.25ns)   --->   "store i16 %val_V_3, i16* %B_1_addr_1, align 2" [DWT/DWT_Accel.c:170]   --->   Operation 1207 'store' <Predicate = (trunc_ln170 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_95 : Operation 1208 [1/1] (0.00ns)   --->   "br label %28" [DWT/DWT_Accel.c:170]   --->   Operation 1208 'br' <Predicate = (trunc_ln170 == 1)> <Delay = 0.00>
ST_95 : Operation 1209 [1/1] (3.25ns)   --->   "store i16 %val_V_3, i16* %B_0_addr_1, align 2" [DWT/DWT_Accel.c:170]   --->   Operation 1209 'store' <Predicate = (trunc_ln170 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_95 : Operation 1210 [1/1] (0.00ns)   --->   "br label %28" [DWT/DWT_Accel.c:170]   --->   Operation 1210 'br' <Predicate = (trunc_ln170 == 0)> <Delay = 0.00>
ST_95 : Operation 1211 [1/1] (3.25ns)   --->   "store i16 %val_V_3, i16* %B_7_addr_1, align 2" [DWT/DWT_Accel.c:170]   --->   Operation 1211 'store' <Predicate = (trunc_ln170 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_95 : Operation 1212 [1/1] (0.00ns)   --->   "br label %28" [DWT/DWT_Accel.c:170]   --->   Operation 1212 'br' <Predicate = (trunc_ln170 == 7)> <Delay = 0.00>

State 96 <SV = 10> <Delay = 0.00>
ST_96 : Operation 1213 [1/1] (0.00ns)   --->   "br label %._crit_edge10" [DWT/DWT_Accel.c:171]   --->   Operation 1213 'br' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_96 : Operation 1214 [1/1] (0.00ns)   --->   "br label %.preheader" [DWT/DWT_Accel.c:166]   --->   Operation 1214 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k') with incoming values : ('k', DWT/DWT_Accel.c:114) [15]  (1.77 ns)

 <State 2>: 3.15ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', DWT/DWT_Accel.c:114) [15]  (0 ns)
	'lshr' operation ('level_row', DWT/DWT_Accel.c:118) [24]  (3.15 ns)

 <State 3>: 1.87ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', DWT/DWT_Accel.c:119) [29]  (0 ns)
	'add' operation ('i', DWT/DWT_Accel.c:119) [32]  (1.87 ns)

 <State 4>: 4.8ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', DWT/DWT_Accel.c:123) [48]  (0 ns)
	'add' operation ('add_ln125_1', DWT/DWT_Accel.c:125) [56]  (1.55 ns)
	'getelementptr' operation ('B_0_addr_2', DWT/DWT_Accel.c:125) [58]  (0 ns)
	'load' operation ('B_0_load', DWT/DWT_Accel.c:125) on array 'B_0' [66]  (3.25 ns)

 <State 5>: 5.73ns
The critical path consists of the following:
	'load' operation ('B_0_load', DWT/DWT_Accel.c:125) on array 'B_0' [66]  (3.25 ns)
	'mux' operation ('tmp_12', DWT/DWT_Accel.c:125) [74]  (2.48 ns)

 <State 6>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('tmp', DWT/DWT_Accel.c:125) [76]  (6.41 ns)

 <State 7>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('tmp', DWT/DWT_Accel.c:125) [76]  (6.41 ns)

 <State 8>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('tmp', DWT/DWT_Accel.c:125) [76]  (6.41 ns)

 <State 9>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('tmp', DWT/DWT_Accel.c:125) [76]  (6.41 ns)

 <State 10>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('tmp', DWT/DWT_Accel.c:125) [76]  (6.41 ns)

 <State 11>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('tmp', DWT/DWT_Accel.c:125) [76]  (6.41 ns)

 <State 12>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('row_addr', DWT/DWT_Accel.c:125) [77]  (0 ns)
	'store' operation ('store_ln125', DWT/DWT_Accel.c:125) of variable 'tmp', DWT/DWT_Accel.c:125 on array 'row', DWT/DWT_Accel.c:110 [78]  (3.25 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'phi' operation ('l_0_0', DWT/DWT_Accel.c:127) with incoming values : ('add_ln127', DWT/DWT_Accel.c:127) [83]  (0 ns)
	'getelementptr' operation ('row_addr_33', DWT/DWT_Accel.c:134) [96]  (0 ns)
	'load' operation ('row_load', DWT/DWT_Accel.c:134) on array 'row', DWT/DWT_Accel.c:110 [97]  (3.25 ns)

 <State 14>: 7.69ns
The critical path consists of the following:
	'load' operation ('row_load', DWT/DWT_Accel.c:134) on array 'row', DWT/DWT_Accel.c:110 [97]  (3.25 ns)
	'fpext' operation ('tmp_45', DWT/DWT_Accel.c:134) [98]  (4.44 ns)

 <State 15>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('tmp_45', DWT/DWT_Accel.c:134) [98]  (4.44 ns)

 <State 16>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_46', DWT/DWT_Accel.c:134) [99]  (7.79 ns)

 <State 17>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_46', DWT/DWT_Accel.c:134) [99]  (7.79 ns)

 <State 18>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_46', DWT/DWT_Accel.c:134) [99]  (7.79 ns)

 <State 19>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_46', DWT/DWT_Accel.c:134) [99]  (7.79 ns)

 <State 20>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_46', DWT/DWT_Accel.c:134) [99]  (7.79 ns)

 <State 21>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_46', DWT/DWT_Accel.c:134) [99]  (7.79 ns)

 <State 22>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_48', DWT/DWT_Accel.c:134) [105]  (7.79 ns)

 <State 23>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_49', DWT/DWT_Accel.c:134) [106]  (8.23 ns)

 <State 24>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_49', DWT/DWT_Accel.c:134) [106]  (8.23 ns)

 <State 25>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_49', DWT/DWT_Accel.c:134) [106]  (8.23 ns)

 <State 26>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_49', DWT/DWT_Accel.c:134) [106]  (8.23 ns)

 <State 27>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_49', DWT/DWT_Accel.c:134) [106]  (8.23 ns)

 <State 28>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('tmp_51', DWT/DWT_Accel.c:135) [111]  (8.23 ns)

 <State 29>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_50', DWT/DWT_Accel.c:134) [107]  (5.2 ns)
	'store' operation ('store_ln134', DWT/DWT_Accel.c:134) of variable 'tmp_50', DWT/DWT_Accel.c:134 on array 'tempr', DWT/DWT_Accel.c:112 [110]  (3.25 ns)

 <State 30>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_52', DWT/DWT_Accel.c:135) [112]  (5.2 ns)
	'store' operation ('store_ln135', DWT/DWT_Accel.c:135) of variable 'tmp_52', DWT/DWT_Accel.c:135 on array 'tempr', DWT/DWT_Accel.c:112 [116]  (3.25 ns)

 <State 31>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_72_1', DWT/DWT_Accel.c:134) [138]  (5.2 ns)
	'store' operation ('store_ln134', DWT/DWT_Accel.c:134) of variable 'tmp_72_1', DWT/DWT_Accel.c:134 on array 'tempr', DWT/DWT_Accel.c:112 [141]  (3.25 ns)

 <State 32>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_74_1', DWT/DWT_Accel.c:135) [143]  (5.2 ns)
	'store' operation ('store_ln135', DWT/DWT_Accel.c:135) of variable 'tmp_74_1', DWT/DWT_Accel.c:135 on array 'tempr', DWT/DWT_Accel.c:112 [147]  (3.25 ns)

 <State 33>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_72_2', DWT/DWT_Accel.c:134) [168]  (5.2 ns)
	'store' operation ('store_ln134', DWT/DWT_Accel.c:134) of variable 'tmp_72_2', DWT/DWT_Accel.c:134 on array 'tempr', DWT/DWT_Accel.c:112 [171]  (3.25 ns)

 <State 34>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_74_2', DWT/DWT_Accel.c:135) [173]  (5.2 ns)
	'store' operation ('store_ln135', DWT/DWT_Accel.c:135) of variable 'tmp_74_2', DWT/DWT_Accel.c:135 on array 'tempr', DWT/DWT_Accel.c:112 [177]  (3.25 ns)

 <State 35>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_72_3', DWT/DWT_Accel.c:134) [198]  (5.2 ns)
	'store' operation ('store_ln134', DWT/DWT_Accel.c:134) of variable 'tmp_72_3', DWT/DWT_Accel.c:134 on array 'tempr', DWT/DWT_Accel.c:112 [201]  (3.25 ns)

 <State 36>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_74_3', DWT/DWT_Accel.c:135) [203]  (5.2 ns)
	'store' operation ('store_ln135', DWT/DWT_Accel.c:135) of variable 'tmp_74_3', DWT/DWT_Accel.c:135 on array 'tempr', DWT/DWT_Accel.c:112 [207]  (3.25 ns)

 <State 37>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_72_4', DWT/DWT_Accel.c:134) [228]  (5.2 ns)
	'store' operation ('store_ln134', DWT/DWT_Accel.c:134) of variable 'tmp_72_4', DWT/DWT_Accel.c:134 on array 'tempr', DWT/DWT_Accel.c:112 [231]  (3.25 ns)

 <State 38>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_74_4', DWT/DWT_Accel.c:135) [233]  (5.2 ns)
	'store' operation ('store_ln135', DWT/DWT_Accel.c:135) of variable 'tmp_74_4', DWT/DWT_Accel.c:135 on array 'tempr', DWT/DWT_Accel.c:112 [237]  (3.25 ns)

 <State 39>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_72_5', DWT/DWT_Accel.c:134) [258]  (5.2 ns)
	'store' operation ('store_ln134', DWT/DWT_Accel.c:134) of variable 'tmp_72_5', DWT/DWT_Accel.c:134 on array 'tempr', DWT/DWT_Accel.c:112 [261]  (3.25 ns)

 <State 40>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_74_5', DWT/DWT_Accel.c:135) [263]  (5.2 ns)
	'store' operation ('store_ln135', DWT/DWT_Accel.c:135) of variable 'tmp_74_5', DWT/DWT_Accel.c:135 on array 'tempr', DWT/DWT_Accel.c:112 [267]  (3.25 ns)

 <State 41>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_72_6', DWT/DWT_Accel.c:134) [288]  (5.2 ns)
	'store' operation ('store_ln134', DWT/DWT_Accel.c:134) of variable 'tmp_72_6', DWT/DWT_Accel.c:134 on array 'tempr', DWT/DWT_Accel.c:112 [291]  (3.25 ns)

 <State 42>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_74_6', DWT/DWT_Accel.c:135) [293]  (5.2 ns)
	'store' operation ('store_ln135', DWT/DWT_Accel.c:135) of variable 'tmp_74_6', DWT/DWT_Accel.c:135 on array 'tempr', DWT/DWT_Accel.c:112 [297]  (3.25 ns)

 <State 43>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_72_7', DWT/DWT_Accel.c:134) [318]  (5.2 ns)
	'store' operation ('store_ln134', DWT/DWT_Accel.c:134) of variable 'tmp_72_7', DWT/DWT_Accel.c:134 on array 'tempr', DWT/DWT_Accel.c:112 [321]  (3.25 ns)

 <State 44>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_74_7', DWT/DWT_Accel.c:135) [323]  (5.2 ns)
	'store' operation ('store_ln135', DWT/DWT_Accel.c:135) of variable 'tmp_74_7', DWT/DWT_Accel.c:135 on array 'tempr', DWT/DWT_Accel.c:112 [327]  (3.25 ns)

 <State 45>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('o') with incoming values : ('o', DWT/DWT_Accel.c:138) [335]  (1.77 ns)

 <State 46>: 3.25ns
The critical path consists of the following:
	'phi' operation ('o') with incoming values : ('o', DWT/DWT_Accel.c:138) [335]  (0 ns)
	'getelementptr' operation ('tempr_addr_6', DWT/DWT_Accel.c:142) [356]  (0 ns)
	'load' operation ('x', DWT/DWT_Accel.c:142) on array 'tempr', DWT/DWT_Accel.c:112 [357]  (3.25 ns)

 <State 47>: 6.14ns
The critical path consists of the following:
	'load' operation ('x', DWT/DWT_Accel.c:142) on array 'tempr', DWT/DWT_Accel.c:112 [357]  (3.25 ns)
	'add' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:142) [364]  (1.92 ns)
	'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:142) [368]  (0.968 ns)

 <State 48>: 7.67ns
The critical path consists of the following:
	'lshr' operation ('r.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:142) [372]  (0 ns)
	'select' operation ('val.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:142) [377]  (4.42 ns)
	'store' operation ('store_ln142', DWT/DWT_Accel.c:142) of variable 'val.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:142 on array 'B_0' [398]  (3.25 ns)

 <State 49>: 0ns
The critical path consists of the following:

 <State 50>: 1.87ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n', DWT/DWT_Accel.c:147) [416]  (0 ns)
	'add' operation ('n', DWT/DWT_Accel.c:147) [419]  (1.87 ns)

 <State 51>: 7.04ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', DWT/DWT_Accel.c:151) [428]  (0 ns)
	'add' operation ('add_ln153', DWT/DWT_Accel.c:153) [442]  (0 ns)
	'add' operation ('add_ln153_1', DWT/DWT_Accel.c:153) [443]  (3.79 ns)
	'getelementptr' operation ('B_0_addr_3', DWT/DWT_Accel.c:153) [445]  (0 ns)
	'load' operation ('B_0_load_1', DWT/DWT_Accel.c:153) on array 'B_0' [453]  (3.25 ns)

 <State 52>: 5.73ns
The critical path consists of the following:
	'load' operation ('B_0_load_1', DWT/DWT_Accel.c:153) on array 'B_0' [453]  (3.25 ns)
	'mux' operation ('tmp_14', DWT/DWT_Accel.c:153) [461]  (2.48 ns)

 <State 53>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('tmp_s', DWT/DWT_Accel.c:153) [463]  (6.41 ns)

 <State 54>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('tmp_s', DWT/DWT_Accel.c:153) [463]  (6.41 ns)

 <State 55>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('tmp_s', DWT/DWT_Accel.c:153) [463]  (6.41 ns)

 <State 56>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('tmp_s', DWT/DWT_Accel.c:153) [463]  (6.41 ns)

 <State 57>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('tmp_s', DWT/DWT_Accel.c:153) [463]  (6.41 ns)

 <State 58>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('tmp_s', DWT/DWT_Accel.c:153) [463]  (6.41 ns)

 <State 59>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('column_addr', DWT/DWT_Accel.c:153) [464]  (0 ns)
	'store' operation ('store_ln153', DWT/DWT_Accel.c:153) of variable 'tmp_s', DWT/DWT_Accel.c:153 on array 'column', DWT/DWT_Accel.c:111 [465]  (3.25 ns)

 <State 60>: 3.25ns
The critical path consists of the following:
	'phi' operation ('l2_0_0', DWT/DWT_Accel.c:155) with incoming values : ('add_ln155', DWT/DWT_Accel.c:155) [470]  (0 ns)
	'shl' operation ('shl_ln161', DWT/DWT_Accel.c:161) [480]  (0 ns)
	'getelementptr' operation ('column_addr_33', DWT/DWT_Accel.c:162) [482]  (0 ns)
	'load' operation ('column_load', DWT/DWT_Accel.c:162) on array 'column', DWT/DWT_Accel.c:111 [483]  (3.25 ns)

 <State 61>: 7.69ns
The critical path consists of the following:
	'load' operation ('column_load', DWT/DWT_Accel.c:162) on array 'column', DWT/DWT_Accel.c:111 [483]  (3.25 ns)
	'fpext' operation ('tmp_53', DWT/DWT_Accel.c:162) [484]  (4.44 ns)

 <State 62>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('tmp_53', DWT/DWT_Accel.c:162) [484]  (4.44 ns)

 <State 63>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_54', DWT/DWT_Accel.c:162) [485]  (7.79 ns)

 <State 64>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_54', DWT/DWT_Accel.c:162) [485]  (7.79 ns)

 <State 65>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_54', DWT/DWT_Accel.c:162) [485]  (7.79 ns)

 <State 66>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_54', DWT/DWT_Accel.c:162) [485]  (7.79 ns)

 <State 67>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_54', DWT/DWT_Accel.c:162) [485]  (7.79 ns)

 <State 68>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_54', DWT/DWT_Accel.c:162) [485]  (7.79 ns)

 <State 69>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_56', DWT/DWT_Accel.c:162) [491]  (7.79 ns)

 <State 70>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_57', DWT/DWT_Accel.c:162) [492]  (8.23 ns)

 <State 71>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_57', DWT/DWT_Accel.c:162) [492]  (8.23 ns)

 <State 72>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_57', DWT/DWT_Accel.c:162) [492]  (8.23 ns)

 <State 73>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_57', DWT/DWT_Accel.c:162) [492]  (8.23 ns)

 <State 74>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_57', DWT/DWT_Accel.c:162) [492]  (8.23 ns)

 <State 75>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('tmp_59', DWT/DWT_Accel.c:163) [497]  (8.23 ns)

 <State 76>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_58', DWT/DWT_Accel.c:162) [493]  (5.2 ns)
	'store' operation ('store_ln162', DWT/DWT_Accel.c:162) of variable 'tmp_58', DWT/DWT_Accel.c:162 on array 'tempc', DWT/DWT_Accel.c:113 [496]  (3.25 ns)

 <State 77>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_60', DWT/DWT_Accel.c:163) [498]  (5.2 ns)
	'store' operation ('store_ln163', DWT/DWT_Accel.c:163) of variable 'tmp_60', DWT/DWT_Accel.c:163 on array 'tempc', DWT/DWT_Accel.c:113 [502]  (3.25 ns)

 <State 78>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_80_1', DWT/DWT_Accel.c:162) [523]  (5.2 ns)
	'store' operation ('store_ln162', DWT/DWT_Accel.c:162) of variable 'tmp_80_1', DWT/DWT_Accel.c:162 on array 'tempc', DWT/DWT_Accel.c:113 [526]  (3.25 ns)

 <State 79>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_82_1', DWT/DWT_Accel.c:163) [528]  (5.2 ns)
	'store' operation ('store_ln163', DWT/DWT_Accel.c:163) of variable 'tmp_82_1', DWT/DWT_Accel.c:163 on array 'tempc', DWT/DWT_Accel.c:113 [532]  (3.25 ns)

 <State 80>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_80_2', DWT/DWT_Accel.c:162) [552]  (5.2 ns)
	'store' operation ('store_ln162', DWT/DWT_Accel.c:162) of variable 'tmp_80_2', DWT/DWT_Accel.c:162 on array 'tempc', DWT/DWT_Accel.c:113 [555]  (3.25 ns)

 <State 81>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_82_2', DWT/DWT_Accel.c:163) [557]  (5.2 ns)
	'store' operation ('store_ln163', DWT/DWT_Accel.c:163) of variable 'tmp_82_2', DWT/DWT_Accel.c:163 on array 'tempc', DWT/DWT_Accel.c:113 [561]  (3.25 ns)

 <State 82>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_80_3', DWT/DWT_Accel.c:162) [581]  (5.2 ns)
	'store' operation ('store_ln162', DWT/DWT_Accel.c:162) of variable 'tmp_80_3', DWT/DWT_Accel.c:162 on array 'tempc', DWT/DWT_Accel.c:113 [584]  (3.25 ns)

 <State 83>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_82_3', DWT/DWT_Accel.c:163) [586]  (5.2 ns)
	'store' operation ('store_ln163', DWT/DWT_Accel.c:163) of variable 'tmp_82_3', DWT/DWT_Accel.c:163 on array 'tempc', DWT/DWT_Accel.c:113 [590]  (3.25 ns)

 <State 84>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_80_4', DWT/DWT_Accel.c:162) [610]  (5.2 ns)
	'store' operation ('store_ln162', DWT/DWT_Accel.c:162) of variable 'tmp_80_4', DWT/DWT_Accel.c:162 on array 'tempc', DWT/DWT_Accel.c:113 [613]  (3.25 ns)

 <State 85>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_82_4', DWT/DWT_Accel.c:163) [615]  (5.2 ns)
	'store' operation ('store_ln163', DWT/DWT_Accel.c:163) of variable 'tmp_82_4', DWT/DWT_Accel.c:163 on array 'tempc', DWT/DWT_Accel.c:113 [619]  (3.25 ns)

 <State 86>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_80_5', DWT/DWT_Accel.c:162) [639]  (5.2 ns)
	'store' operation ('store_ln162', DWT/DWT_Accel.c:162) of variable 'tmp_80_5', DWT/DWT_Accel.c:162 on array 'tempc', DWT/DWT_Accel.c:113 [642]  (3.25 ns)

 <State 87>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_82_5', DWT/DWT_Accel.c:163) [644]  (5.2 ns)
	'store' operation ('store_ln163', DWT/DWT_Accel.c:163) of variable 'tmp_82_5', DWT/DWT_Accel.c:163 on array 'tempc', DWT/DWT_Accel.c:113 [648]  (3.25 ns)

 <State 88>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_80_6', DWT/DWT_Accel.c:162) [668]  (5.2 ns)
	'store' operation ('store_ln162', DWT/DWT_Accel.c:162) of variable 'tmp_80_6', DWT/DWT_Accel.c:162 on array 'tempc', DWT/DWT_Accel.c:113 [671]  (3.25 ns)

 <State 89>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_82_6', DWT/DWT_Accel.c:163) [673]  (5.2 ns)
	'store' operation ('store_ln163', DWT/DWT_Accel.c:163) of variable 'tmp_82_6', DWT/DWT_Accel.c:163 on array 'tempc', DWT/DWT_Accel.c:113 [677]  (3.25 ns)

 <State 90>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_80_7', DWT/DWT_Accel.c:162) [697]  (5.2 ns)
	'store' operation ('store_ln162', DWT/DWT_Accel.c:162) of variable 'tmp_80_7', DWT/DWT_Accel.c:162 on array 'tempc', DWT/DWT_Accel.c:113 [700]  (3.25 ns)

 <State 91>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_82_7', DWT/DWT_Accel.c:163) [702]  (5.2 ns)
	'store' operation ('store_ln163', DWT/DWT_Accel.c:163) of variable 'tmp_82_7', DWT/DWT_Accel.c:163 on array 'tempc', DWT/DWT_Accel.c:113 [706]  (3.25 ns)

 <State 92>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('o') with incoming values : ('o', DWT/DWT_Accel.c:166) [714]  (1.77 ns)

 <State 93>: 3.79ns
The critical path consists of the following:
	'phi' operation ('o') with incoming values : ('o', DWT/DWT_Accel.c:166) [714]  (0 ns)
	'add' operation ('add_ln170', DWT/DWT_Accel.c:170) [752]  (0 ns)
	'add' operation ('add_ln170_1', DWT/DWT_Accel.c:170) [753]  (3.79 ns)

 <State 94>: 6.14ns
The critical path consists of the following:
	'load' operation ('x', DWT/DWT_Accel.c:170) on array 'tempc', DWT/DWT_Accel.c:113 [725]  (3.25 ns)
	'sub' operation ('sub_ln1311_3', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:170) [734]  (1.92 ns)
	'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:170) [736]  (0.968 ns)

 <State 95>: 7.67ns
The critical path consists of the following:
	'lshr' operation ('r.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:170) [740]  (0 ns)
	'select' operation ('val.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:170) [745]  (4.42 ns)
	'store' operation ('store_ln170', DWT/DWT_Accel.c:170) of variable 'val.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:170 on array 'B_5' [768]  (3.25 ns)

 <State 96>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
