#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001e8a8f79d30 .scope module, "FSM_tb" "FSM_tb" 2 3;
 .timescale -9 -12;
P_000001e8a8f79410 .param/l "CLK_PERIOD" 0 2 16, +C4<00000000000000000010011100010000>;
v000001e8a8fa1f20_0 .var "CLK_tb", 0 0;
v000001e8a8fa2060_0 .var "Data_valid_tb", 0 0;
v000001e8a8fa1ac0_0 .var "PAR_EN_tb", 0 0;
v000001e8a8fa1520_0 .var "RST_tb", 0 0;
v000001e8a8fa17a0_0 .net "busy_tb", 0 0, v000001e8a8fa1480_0;  1 drivers
v000001e8a8fa18e0_0 .net "mux_sel_tb", 1 0, v000001e8a8fa1a20_0;  1 drivers
v000001e8a8fa1ca0_0 .var "ser_done_tb", 0 0;
v000001e8a8fa1b60_0 .net "ser_en_tb", 0 0, v000001e8a8fa22e0_0;  1 drivers
E_000001e8a8f78d10 .event posedge, v000001e8a8fa1fc0_0;
E_000001e8a8f79450 .event negedge, v000001e8a8fa1fc0_0;
S_000001e8a8f78010 .scope module, "dut" "FSM" 2 25, 3 1 0, S_000001e8a8f79d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Data_valid";
    .port_info 1 /INPUT 1 "PAR_EN";
    .port_info 2 /INPUT 1 "ser_done";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /OUTPUT 2 "mux_sel";
    .port_info 6 /OUTPUT 1 "ser_en";
    .port_info 7 /OUTPUT 1 "busy";
P_000001e8a8f39910 .param/l "IDLE" 1 3 21, C4<00001>;
P_000001e8a8f39948 .param/l "Send_data" 1 3 23, C4<00100>;
P_000001e8a8f39980 .param/l "Start_bit" 1 3 22, C4<00010>;
P_000001e8a8f399b8 .param/l "Stop_bit" 1 3 25, C4<10000>;
P_000001e8a8f399f0 .param/l "parity" 1 3 24, C4<01000>;
v000001e8a8fa1fc0_0 .net "CLK", 0 0, v000001e8a8fa1f20_0;  1 drivers
v000001e8a8fa15c0_0 .var "Current_state", 4 0;
v000001e8a8fa1660_0 .net "Data_valid", 0 0, v000001e8a8fa2060_0;  1 drivers
v000001e8a8fa1de0_0 .var "Next_state", 4 0;
v000001e8a8fa2100_0 .net "PAR_EN", 0 0, v000001e8a8fa1ac0_0;  1 drivers
v000001e8a8fa1e80_0 .net "RST", 0 0, v000001e8a8fa1520_0;  1 drivers
v000001e8a8fa1480_0 .var "busy", 0 0;
v000001e8a8fa1a20_0 .var "mux_sel", 1 0;
v000001e8a8fa21a0_0 .net "ser_done", 0 0, v000001e8a8fa1ca0_0;  1 drivers
v000001e8a8fa22e0_0 .var "ser_en", 0 0;
E_000001e8a8f795d0 .event anyedge, v000001e8a8fa15c0_0;
E_000001e8a8f790d0 .event anyedge, v000001e8a8fa15c0_0, v000001e8a8fa1660_0, v000001e8a8fa21a0_0, v000001e8a8fa2100_0;
E_000001e8a8f78b50/0 .event negedge, v000001e8a8fa1e80_0;
E_000001e8a8f78b50/1 .event posedge, v000001e8a8fa1fc0_0;
E_000001e8a8f78b50 .event/or E_000001e8a8f78b50/0, E_000001e8a8f78b50/1;
    .scope S_000001e8a8f78010;
T_0 ;
    %wait E_000001e8a8f78b50;
    %load/vec4 v000001e8a8fa1e80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v000001e8a8fa15c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e8a8fa1480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e8a8fa22e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001e8a8fa1de0_0;
    %assign/vec4 v000001e8a8fa15c0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001e8a8f78010;
T_1 ;
    %wait E_000001e8a8f790d0;
    %load/vec4 v000001e8a8fa15c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001e8a8fa1de0_0, 0, 5;
    %jmp T_1.6;
T_1.0 ;
    %load/vec4 v000001e8a8fa1660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001e8a8fa1de0_0, 0, 5;
    %jmp T_1.8;
T_1.7 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001e8a8fa1de0_0, 0, 5;
T_1.8 ;
    %jmp T_1.6;
T_1.1 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000001e8a8fa1de0_0, 0, 5;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v000001e8a8fa21a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.9, 8;
    %load/vec4 v000001e8a8fa2100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.11, 8;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v000001e8a8fa1de0_0, 0, 5;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000001e8a8fa1de0_0, 0, 5;
T_1.12 ;
    %jmp T_1.10;
T_1.9 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000001e8a8fa1de0_0, 0, 5;
T_1.10 ;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000001e8a8fa1de0_0, 0, 5;
    %jmp T_1.6;
T_1.4 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001e8a8fa1de0_0, 0, 5;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001e8a8f78010;
T_2 ;
    %wait E_000001e8a8f795d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8a8fa22e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8a8fa1480_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e8a8fa1a20_0, 0, 2;
    %load/vec4 v000001e8a8fa15c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8a8fa1480_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e8a8fa1a20_0, 0, 2;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8a8fa1480_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e8a8fa1a20_0, 0, 2;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e8a8fa1480_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e8a8fa1a20_0, 0, 2;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e8a8fa1480_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e8a8fa1a20_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e8a8fa22e0_0, 0, 1;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e8a8fa1480_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001e8a8fa1a20_0, 0, 2;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e8a8fa1480_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e8a8fa1a20_0, 0, 2;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001e8a8f79d30;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8a8fa1f20_0, 0, 1;
    %delay 5000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e8a8fa1f20_0, 0, 1;
    %delay 5000000, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_000001e8a8f79d30;
T_4 ;
    %vpi_call 2 38 "$display", "\360\237\224\215 Starting enhanced FSM testbench...\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8a8fa1520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8a8fa2060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8a8fa1ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8a8fa1ca0_0, 0, 1;
    %wait E_000001e8a8f78d10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e8a8fa1520_0, 0, 1;
    %vpi_call 2 49 "$display", "\360\237\247\252 Test 1: PAR_EN = 1" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e8a8fa1ac0_0, 0, 1;
    %wait E_000001e8a8f79450;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e8a8fa2060_0, 0, 1;
    %wait E_000001e8a8f79450;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8a8fa2060_0, 0, 1;
    %wait E_000001e8a8f78d10;
    %delay 1000, 0;
    %vpi_call 2 59 "$display", "\342\217\261 %0t ns | State: Start_bit | mux_sel=%0b, ser_en=%b, busy=%b", $time, v000001e8a8fa18e0_0, v000001e8a8fa1b60_0, v000001e8a8fa17a0_0 {0 0 0};
    %load/vec4 v000001e8a8fa18e0_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_4.0, 6;
    %vpi_call 2 60 "$display", "\342\235\214 mux_sel mismatch in Start_bit: Expected 00, got %0b", v000001e8a8fa18e0_0 {0 0 0};
T_4.0 ;
    %load/vec4 v000001e8a8fa17a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %vpi_call 2 61 "$display", "\342\235\214 busy mismatch in Start_bit: Expected 1, got %b", v000001e8a8fa17a0_0 {0 0 0};
T_4.2 ;
    %wait E_000001e8a8f78d10;
    %delay 1000, 0;
    %vpi_call 2 65 "$display", "\342\217\261 %0t ns | State: Send_data | mux_sel=%0b, ser_en=%b, busy=%b", $time, v000001e8a8fa18e0_0, v000001e8a8fa1b60_0, v000001e8a8fa17a0_0 {0 0 0};
    %load/vec4 v000001e8a8fa18e0_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_4.4, 6;
    %vpi_call 2 66 "$display", "\342\235\214 mux_sel mismatch in Send_data: Expected 10, got %0b", v000001e8a8fa18e0_0 {0 0 0};
T_4.4 ;
    %load/vec4 v000001e8a8fa1b60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %vpi_call 2 67 "$display", "\342\235\214 ser_en mismatch in Send_data: Expected 1, got %b", v000001e8a8fa1b60_0 {0 0 0};
T_4.6 ;
    %load/vec4 v000001e8a8fa17a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %vpi_call 2 68 "$display", "\342\235\214 busy mismatch in Send_data: Expected 1, got %b", v000001e8a8fa17a0_0 {0 0 0};
T_4.8 ;
    %wait E_000001e8a8f78d10;
    %delay 1000, 0;
    %vpi_call 2 73 "$display", "\342\217\261 %0t ns | State: Send_data again | mux_sel=%0b, ser_en=%b, busy=%b", $time, v000001e8a8fa18e0_0, v000001e8a8fa1b60_0, v000001e8a8fa17a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e8a8fa1ca0_0, 0, 1;
    %wait E_000001e8a8f78d10;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8a8fa1ca0_0, 0, 1;
    %vpi_call 2 80 "$display", "\342\217\261 %0t ns | State: Parity | mux_sel=%0b, ser_en=%b, busy=%b", $time, v000001e8a8fa18e0_0, v000001e8a8fa1b60_0, v000001e8a8fa17a0_0 {0 0 0};
    %load/vec4 v000001e8a8fa18e0_0;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_4.10, 6;
    %vpi_call 2 81 "$display", "\342\235\214 mux_sel mismatch in Parity: Expected 11, got %0b", v000001e8a8fa18e0_0 {0 0 0};
T_4.10 ;
    %load/vec4 v000001e8a8fa17a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %vpi_call 2 82 "$display", "\342\235\214 busy mismatch in Parity: Expected 1, got %b", v000001e8a8fa17a0_0 {0 0 0};
T_4.12 ;
    %wait E_000001e8a8f78d10;
    %delay 1000, 0;
    %vpi_call 2 86 "$display", "\342\217\261 %0t ns | State: Stop_bit | mux_sel=%0b, ser_en=%b, busy=%b", $time, v000001e8a8fa18e0_0, v000001e8a8fa1b60_0, v000001e8a8fa17a0_0 {0 0 0};
    %load/vec4 v000001e8a8fa17a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %vpi_call 2 87 "$display", "\342\235\214 busy mismatch in Stop_bit: Expected 1, got %b", v000001e8a8fa17a0_0 {0 0 0};
T_4.14 ;
    %wait E_000001e8a8f78d10;
    %delay 1000, 0;
    %vpi_call 2 91 "$display", "\342\217\261 %0t ns | State: Back to IDLE | mux_sel=%0b, ser_en=%b, busy=%b\012", $time, v000001e8a8fa18e0_0, v000001e8a8fa1b60_0, v000001e8a8fa17a0_0 {0 0 0};
    %vpi_call 2 94 "$display", "\360\237\247\252 Test 2: PAR_EN = 0" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8a8fa1ac0_0, 0, 1;
    %wait E_000001e8a8f79450;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e8a8fa2060_0, 0, 1;
    %wait E_000001e8a8f79450;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8a8fa2060_0, 0, 1;
    %wait E_000001e8a8f78d10;
    %delay 1000, 0;
    %vpi_call 2 104 "$display", "\342\217\261 %0t ns | State: Start_bit | mux_sel=%0b, ser_en=%b, busy=%b", $time, v000001e8a8fa18e0_0, v000001e8a8fa1b60_0, v000001e8a8fa17a0_0 {0 0 0};
    %wait E_000001e8a8f78d10;
    %delay 1000, 0;
    %vpi_call 2 108 "$display", "\342\217\261 %0t ns | State: Send_data | mux_sel=%0b, ser_en=%b, busy=%b", $time, v000001e8a8fa18e0_0, v000001e8a8fa1b60_0, v000001e8a8fa17a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e8a8fa1ca0_0, 0, 1;
    %wait E_000001e8a8f78d10;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8a8fa1ca0_0, 0, 1;
    %vpi_call 2 114 "$display", "\342\217\261 %0t ns | State: Stop_bit (no parity) | mux_sel=%0b, ser_en=%b, busy=%b", $time, v000001e8a8fa18e0_0, v000001e8a8fa1b60_0, v000001e8a8fa17a0_0 {0 0 0};
    %wait E_000001e8a8f78d10;
    %delay 1000, 0;
    %vpi_call 2 118 "$display", "\342\217\261 %0t ns | State: Back to IDLE | mux_sel=%0b, ser_en=%b, busy=%b\012", $time, v000001e8a8fa18e0_0, v000001e8a8fa1b60_0, v000001e8a8fa17a0_0 {0 0 0};
    %vpi_call 2 120 "$display", "\342\234\205 FSM testbench completed." {0 0 0};
    %vpi_call 2 121 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "FSM_tb.v";
    "./FSM.v";
