library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity Counter is
    port (
        clk       : in std_logic;
        setValue  : in std_logic_vector(4 downto 0);
        enable    : in std_logic;
        cntOut    : out std_logic_vector(4 downto 0) 
    );
end Counter;

architecture Behavioral of Counter is
    signal s_cntValue : unsigned(4 downto 0);
    signal s_initialized : boolean := false;
begin 
    process(clk)
    begin
        if rising_edge(clk) then
            if enable = '1' then
                if not s_initialized then
                    s_cntValue <= unsigned(setValue);  
                    s_initialized <= true;  
                elsif s_cntValue > 0 then
                    s_cntValue <= s_cntValue - 1;
                end if;
            else
            end if;
        end if;
    end process;

    cntOut <= std_logic_vector(s_cntValue);
end Behavioral;