`timescale 1 ps/ 1 ps

module demo_vlg_tst();

reg clk;
reg[7:0] addr;
wire c0_clk;
wire c1_clk;
wire c2_clk;
wire c_locked;
wire[7:0] data;

reg wren;
wire[7:0] data_ram;

demo i1 (
	.c0_clk(c0_clk),
	.c1_clk(c1_clk),
	.c2_clk(c2_clk),
	.c_locked(c_locked),
	.clk(clk),
	
	.addr(addr),
	.data(data),
	
	.wren(wren),
	.data_ram(data_ram)
);
initial                                                
begin                                                                                            
	$display("Running testbench");
	clk = 1'b1;
	addr = 8'b0000_0001;
	wren = 1'b0;	
end            
                                        
always                                                 
begin                                                                                                    
	#10 clk = ~clk;    
end     
always @ (posedge c0_clk)                                               
begin
	if(addr==8'b1000_0000)
		addr<=8'b0000_0001;
	else
	begin
		addr<=addr<<1'b1;
		wren<=1'b1;
	end
end
endmodule

