{
    "Comment": "This file is auto-generated by the tool. Do not modify",
    "Version": {
        "FileVersion": "2.0",
        "ToolVersion": "2024.1"
    },
    "Platform": {
        "Boards": [
            {
                "Devices": [
                    {
                        "Name": "xilinx_com_xd_xilinx_vck190_base_202410_1_202410_1",
                        "DdrBanks": [
                            {
                                "Name": "noc_ddr4",
                                "Type": "ddr4",
                                "Size": "2.00GB",
                                "AXI_ARBITRATION_SCHEME": "TDM",
                                "BURST_LENGTH": "8",
                                "CAS_LATENCY": "11",
                                "CAS_WRITE_LATENCY": "11",
                                "DATA_WIDTH": "8",
                                "MEM_ADDR_MAP": "ROW_COLUMN_BANK",
                                "TIMEPERIOD_PS": "1250"
                            },
                            {
                                "Name": "noc_lpddr4",
                                "Type": "lpddr4",
                                "Size": "8.00GB"
                            }
                        ]
                    }
                ],
                "NumBoards": "1"
            }
        ],
        "UnifiedPlatform": "true",
        "ExpandedPR": "false"
    }
}
