Analysis & Synthesis report for SSOOO_CPU
Sun Feb  2 17:42:50 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for DM:datamemory|DataMemory_IP:DataMemory|altsyncram:altsyncram_component|altsyncram_1vj1:auto_generated
 17. Source assignments for ROB:rob|altsyncram:Reg_BTA_rtl_0|altsyncram_6pd1:auto_generated
 18. Parameter Settings for User Entity Instance: Top-level Entity: |SSOOO_CPU
 19. Parameter Settings for User Entity Instance: PC_register:pcreg
 20. Parameter Settings for User Entity Instance: BranchPredictor:BPU
 21. Parameter Settings for User Entity Instance: ROB:rob
 22. Parameter Settings for User Entity Instance: ALU_OPER:alu_op
 23. Parameter Settings for User Entity Instance: ALU:alu1
 24. Parameter Settings for User Entity Instance: ALU:alu2
 25. Parameter Settings for User Entity Instance: ALU:alu3
 26. Parameter Settings for User Entity Instance: LSBuffer:lsbuffer
 27. Parameter Settings for User Entity Instance: DM:datamemory|DataMemory_IP:DataMemory|altsyncram:altsyncram_component
 28. Parameter Settings for Inferred Entity Instance: ROB:rob|altsyncram:Reg_BTA_rtl_0
 29. altsyncram Parameter Settings by Entity Instance
 30. Port Connectivity Checks: "CDB:cdb"
 31. Port Connectivity Checks: "LSBuffer:lsbuffer"
 32. Port Connectivity Checks: "ALU:alu3"
 33. Port Connectivity Checks: "ALU:alu2"
 34. Port Connectivity Checks: "ALU:alu1"
 35. Port Connectivity Checks: "RS:rs"
 36. Port Connectivity Checks: "ROB:rob"
 37. Port Connectivity Checks: "BranchPredictor:BPU"
 38. Port Connectivity Checks: "RegFile:regfile"
 39. Post-Synthesis Netlist Statistics for Top Partition
 40. Elapsed Time Per Partition
 41. Analysis & Synthesis Messages
 42. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Feb  2 17:42:50 2025          ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                      ; SSOOO_CPU                                      ;
; Top-level Entity Name              ; SSOOO_CPU                                      ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 15,113                                         ;
;     Total combinational functions  ; 13,376                                         ;
;     Dedicated logic registers      ; 4,574                                          ;
; Total registers                    ; 4574                                           ;
; Total pins                         ; 34                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 33,280                                         ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; SSOOO_CPU          ; SSOOO_CPU          ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.2%      ;
;     Processor 5            ;   0.2%      ;
;     Processor 6            ;   0.2%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                   ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                     ; Library ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+---------+
; SSOOO_Sim.v                      ; yes             ; User Verilog HDL File                  ; D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_Sim.v                                 ;         ;
; SSOOO_CPU.v                      ; yes             ; User Verilog HDL File                  ; D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v                                 ;         ;
; DataMemory_IP.v                  ; yes             ; User Wizard-Generated File             ; D:/GitHub Repos/JoSDC-SILICORE/SSOOO/DataMemory_IP.v                             ;         ;
; opcodes.txt                      ; yes             ; Auto-Found File                        ; D:/GitHub Repos/JoSDC-SILICORE/SSOOO/opcodes.txt                                 ;         ;
; pc_register.v                    ; yes             ; Auto-Found Verilog HDL File            ; D:/GitHub Repos/JoSDC-SILICORE/SSOOO/pc_register.v                               ;         ;
; instq.v                          ; yes             ; Auto-Found Verilog HDL File            ; D:/GitHub Repos/JoSDC-SILICORE/SSOOO/instruction queue/instq.v                   ;         ;
; im_init.init                     ; yes             ; Auto-Found Unspecified File            ; D:/GitHub Repos/JoSDC-SILICORE/SSOOO/instruction queue/im_init.init              ;         ;
; regfile.v                        ; yes             ; Auto-Found Verilog HDL File            ; D:/GitHub Repos/JoSDC-SILICORE/SSOOO/register file/regfile.v                     ;         ;
; branchpredictor.v                ; yes             ; Auto-Found Verilog HDL File            ; D:/GitHub Repos/JoSDC-SILICORE/SSOOO/branchpredictor.v                           ;         ;
; rob.v                            ; yes             ; Auto-Found Verilog HDL File            ; D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reorder buffer/rob.v                        ;         ;
; alu_oper.v                       ; yes             ; Auto-Found Verilog HDL File            ; D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu_oper.v                  ;         ;
; rs.v                             ; yes             ; Auto-Found Verilog HDL File            ; D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v                    ;         ;
; alu.v                            ; yes             ; Auto-Found Verilog HDL File            ; D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v                       ;         ;
; addressunit.v                    ; yes             ; Auto-Found Verilog HDL File            ; D:/GitHub Repos/JoSDC-SILICORE/SSOOO/addressunit&ld_st buffer/addressunit.v      ;         ;
; lsbuffer.v                       ; yes             ; Auto-Found Verilog HDL File            ; D:/GitHub Repos/JoSDC-SILICORE/SSOOO/addressunit&ld_st buffer/lsbuffer.v         ;         ;
; dm.v                             ; yes             ; Auto-Found Verilog HDL File            ; D:/GitHub Repos/JoSDC-SILICORE/SSOOO/memory unit/dm.v                            ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal231.inc                   ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/aglobal231.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_1vj1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/GitHub Repos/JoSDC-SILICORE/SSOOO/db/altsyncram_1vj1.tdf                      ;         ;
; datamemory_ip1port_mif.mif       ; yes             ; Auto-Found Memory Initialization File  ; D:/GitHub Repos/JoSDC-SILICORE/SSOOO/datamemory_ip1port_mif.mif                  ;         ;
; cdb.v                            ; yes             ; Auto-Found Verilog HDL File            ; D:/GitHub Repos/JoSDC-SILICORE/SSOOO/common data bus/cdb.v                       ;         ;
; db/altsyncram_6pd1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/GitHub Repos/JoSDC-SILICORE/SSOOO/db/altsyncram_6pd1.tdf                      ;         ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 15,113    ;
;                                             ;           ;
; Total combinational functions               ; 13376     ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 9712      ;
;     -- 3 input functions                    ; 3051      ;
;     -- <=2 input functions                  ; 613       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 12828     ;
;     -- arithmetic mode                      ; 548       ;
;                                             ;           ;
; Total registers                             ; 4574      ;
;     -- Dedicated logic registers            ; 4574      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 34        ;
; Total memory bits                           ; 33280     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; hlt_logic ;
; Maximum fan-out                             ; 4638      ;
; Total fan-out                               ; 65730     ;
; Average fan-out                             ; 3.64      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                              ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |SSOOO_CPU                                   ; 13376 (1225)        ; 4574 (34)                 ; 33280       ; 0            ; 0       ; 0         ; 34   ; 0            ; |SSOOO_CPU                                                                                                       ; SSOOO_CPU       ; work         ;
;    |ALU:alu1|                                ; 687 (687)           ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSOOO_CPU|ALU:alu1                                                                                              ; ALU             ; work         ;
;    |ALU:alu2|                                ; 691 (691)           ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSOOO_CPU|ALU:alu2                                                                                              ; ALU             ; work         ;
;    |ALU:alu3|                                ; 692 (692)           ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSOOO_CPU|ALU:alu3                                                                                              ; ALU             ; work         ;
;    |ALU_OPER:alu_op|                         ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSOOO_CPU|ALU_OPER:alu_op                                                                                       ; ALU_OPER        ; work         ;
;    |AddressUnit:AU|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSOOO_CPU|AddressUnit:AU                                                                                        ; AddressUnit     ; work         ;
;    |BranchPredictor:BPU|                     ; 10 (10)             ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSOOO_CPU|BranchPredictor:BPU                                                                                   ; BranchPredictor ; work         ;
;    |DM:datamemory|                           ; 39 (39)             ; 6 (6)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSOOO_CPU|DM:datamemory                                                                                         ; DM              ; work         ;
;       |DataMemory_IP:DataMemory|             ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSOOO_CPU|DM:datamemory|DataMemory_IP:DataMemory                                                                ; DataMemory_IP   ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSOOO_CPU|DM:datamemory|DataMemory_IP:DataMemory|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;             |altsyncram_1vj1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSOOO_CPU|DM:datamemory|DataMemory_IP:DataMemory|altsyncram:altsyncram_component|altsyncram_1vj1:auto_generated ; altsyncram_1vj1 ; work         ;
;    |InstQ:instq|                             ; 140 (140)           ; 66 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSOOO_CPU|InstQ:instq                                                                                           ; InstQ           ; work         ;
;    |LSBuffer:lsbuffer|                       ; 2620 (2620)         ; 1023 (1023)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSOOO_CPU|LSBuffer:lsbuffer                                                                                     ; LSBuffer        ; work         ;
;    |PC_register:pcreg|                       ; 3 (3)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSOOO_CPU|PC_register:pcreg                                                                                     ; PC_register     ; work         ;
;    |ROB:rob|                                 ; 2710 (2710)         ; 910 (910)                 ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSOOO_CPU|ROB:rob                                                                                               ; ROB             ; work         ;
;       |altsyncram:Reg_BTA_rtl_0|             ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSOOO_CPU|ROB:rob|altsyncram:Reg_BTA_rtl_0                                                                      ; altsyncram      ; work         ;
;          |altsyncram_6pd1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSOOO_CPU|ROB:rob|altsyncram:Reg_BTA_rtl_0|altsyncram_6pd1:auto_generated                                       ; altsyncram_6pd1 ; work         ;
;    |RS:rs|                                   ; 2490 (2490)         ; 1160 (1160)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSOOO_CPU|RS:rs                                                                                                 ; RS              ; work         ;
;    |RegFile:regfile|                         ; 2048 (2048)         ; 1226 (1226)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SSOOO_CPU|RegFile:regfile                                                                                       ; RegFile         ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------+
; Name                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                        ;
+------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------+
; DM:datamemory|DataMemory_IP:DataMemory|altsyncram:altsyncram_component|altsyncram_1vj1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 1024         ; 32           ; --           ; --           ; 32768 ; DataMemory_IP1PORT_MIF.MIF ;
; ROB:rob|altsyncram:Reg_BTA_rtl_0|altsyncram_6pd1:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512   ; None                       ;
+------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                               ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |SSOOO_CPU|DM:datamemory|DataMemory_IP:DataMemory ; DataMemory_IP.v ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+-----------------+


+----------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                      ;
+------------------------------------------------------+--------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal      ; Free of Timing Hazards ;
+------------------------------------------------------+--------------------------+------------------------+
; ALU:alu3|Reg_res[10]                                 ; ALU:alu3|Mux1            ; yes                    ;
; ALU:alu1|Reg_res[10]                                 ; ALU:alu1|Mux1            ; yes                    ;
; ALU:alu2|Reg_res[10]                                 ; ALU:alu2|Mux1            ; yes                    ;
; ALU:alu1|Reg_res[9]                                  ; ALU:alu1|Mux1            ; yes                    ;
; ALU:alu3|Reg_res[9]                                  ; ALU:alu3|Mux1            ; yes                    ;
; ALU:alu2|Reg_res[9]                                  ; ALU:alu2|Mux1            ; yes                    ;
; ALU:alu3|Reg_res[8]                                  ; ALU:alu3|Mux1            ; yes                    ;
; ALU:alu1|Reg_res[8]                                  ; ALU:alu1|Mux1            ; yes                    ;
; ALU:alu2|Reg_res[8]                                  ; ALU:alu2|Mux1            ; yes                    ;
; ALU:alu1|Reg_res[7]                                  ; ALU:alu1|Mux1            ; yes                    ;
; ALU:alu3|Reg_res[7]                                  ; ALU:alu3|Mux1            ; yes                    ;
; ALU:alu2|Reg_res[7]                                  ; ALU:alu2|Mux1            ; yes                    ;
; ALU:alu3|Reg_res[6]                                  ; ALU:alu3|Mux1            ; yes                    ;
; ALU:alu1|Reg_res[6]                                  ; ALU:alu1|Mux1            ; yes                    ;
; ALU:alu2|Reg_res[6]                                  ; ALU:alu2|Mux1            ; yes                    ;
; ALU:alu1|Reg_res[5]                                  ; ALU:alu1|Mux1            ; yes                    ;
; ALU:alu3|Reg_res[5]                                  ; ALU:alu3|Mux1            ; yes                    ;
; ALU:alu2|Reg_res[5]                                  ; ALU:alu2|Mux1            ; yes                    ;
; ALU:alu3|Reg_res[4]                                  ; ALU:alu3|Mux1            ; yes                    ;
; ALU:alu1|Reg_res[4]                                  ; ALU:alu1|Mux1            ; yes                    ;
; ALU:alu2|Reg_res[4]                                  ; ALU:alu2|Mux1            ; yes                    ;
; ALU:alu1|Reg_res[3]                                  ; ALU:alu1|Mux1            ; yes                    ;
; ALU:alu3|Reg_res[3]                                  ; ALU:alu3|Mux1            ; yes                    ;
; ALU:alu2|Reg_res[3]                                  ; ALU:alu2|Mux1            ; yes                    ;
; ALU:alu3|Reg_res[2]                                  ; ALU:alu3|Mux1            ; yes                    ;
; ALU:alu1|Reg_res[2]                                  ; ALU:alu1|Mux1            ; yes                    ;
; ALU:alu2|Reg_res[2]                                  ; ALU:alu2|Mux1            ; yes                    ;
; ALU:alu1|Reg_res[1]                                  ; ALU:alu1|Mux1            ; yes                    ;
; ALU:alu3|Reg_res[1]                                  ; ALU:alu3|Mux1            ; yes                    ;
; ALU:alu2|Reg_res[1]                                  ; ALU:alu2|Mux1            ; yes                    ;
; ALU:alu3|Reg_res[0]                                  ; ALU:alu3|Mux1            ; yes                    ;
; ALU:alu1|Reg_res[0]                                  ; ALU:alu1|Mux1            ; yes                    ;
; ALU:alu2|Reg_res[0]                                  ; ALU:alu2|Mux1            ; yes                    ;
; ALU:alu1|Reg_res[11]                                 ; ALU:alu1|Mux1            ; yes                    ;
; ALU:alu3|Reg_res[11]                                 ; ALU:alu3|Mux1            ; yes                    ;
; ALU:alu2|Reg_res[11]                                 ; ALU:alu2|Mux1            ; yes                    ;
; ALU:alu3|Reg_res[12]                                 ; ALU:alu3|Mux1            ; yes                    ;
; ALU:alu1|Reg_res[12]                                 ; ALU:alu1|Mux1            ; yes                    ;
; ALU:alu2|Reg_res[12]                                 ; ALU:alu2|Mux1            ; yes                    ;
; ALU:alu1|Reg_res[13]                                 ; ALU:alu1|Mux1            ; yes                    ;
; ALU:alu3|Reg_res[13]                                 ; ALU:alu3|Mux1            ; yes                    ;
; ALU:alu2|Reg_res[13]                                 ; ALU:alu2|Mux1            ; yes                    ;
; ALU:alu3|Reg_res[14]                                 ; ALU:alu3|Mux1            ; yes                    ;
; ALU:alu1|Reg_res[14]                                 ; ALU:alu1|Mux1            ; yes                    ;
; ALU:alu2|Reg_res[14]                                 ; ALU:alu2|Mux1            ; yes                    ;
; ALU:alu1|Reg_res[15]                                 ; ALU:alu1|Mux1            ; yes                    ;
; ALU:alu3|Reg_res[15]                                 ; ALU:alu3|Mux1            ; yes                    ;
; ALU:alu2|Reg_res[15]                                 ; ALU:alu2|Mux1            ; yes                    ;
; ALU:alu3|Reg_res[16]                                 ; ALU:alu3|Mux1            ; yes                    ;
; ALU:alu1|Reg_res[16]                                 ; ALU:alu1|Mux1            ; yes                    ;
; ALU:alu2|Reg_res[16]                                 ; ALU:alu2|Mux1            ; yes                    ;
; ALU:alu1|Reg_res[17]                                 ; ALU:alu1|Mux1            ; yes                    ;
; ALU:alu3|Reg_res[17]                                 ; ALU:alu3|Mux1            ; yes                    ;
; ALU:alu2|Reg_res[17]                                 ; ALU:alu2|Mux1            ; yes                    ;
; ALU:alu3|Reg_res[18]                                 ; ALU:alu3|Mux1            ; yes                    ;
; ALU:alu1|Reg_res[18]                                 ; ALU:alu1|Mux1            ; yes                    ;
; ALU:alu2|Reg_res[18]                                 ; ALU:alu2|Mux1            ; yes                    ;
; ALU:alu1|Reg_res[19]                                 ; ALU:alu1|Mux1            ; yes                    ;
; ALU:alu3|Reg_res[19]                                 ; ALU:alu3|Mux1            ; yes                    ;
; ALU:alu2|Reg_res[19]                                 ; ALU:alu2|Mux1            ; yes                    ;
; ALU:alu3|Reg_res[20]                                 ; ALU:alu3|Mux1            ; yes                    ;
; ALU:alu1|Reg_res[20]                                 ; ALU:alu1|Mux1            ; yes                    ;
; ALU:alu2|Reg_res[20]                                 ; ALU:alu2|Mux1            ; yes                    ;
; ALU:alu1|Reg_res[21]                                 ; ALU:alu1|Mux1            ; yes                    ;
; ALU:alu3|Reg_res[21]                                 ; ALU:alu3|Mux1            ; yes                    ;
; ALU:alu2|Reg_res[21]                                 ; ALU:alu2|Mux1            ; yes                    ;
; ALU:alu3|Reg_res[22]                                 ; ALU:alu3|Mux1            ; yes                    ;
; ALU:alu1|Reg_res[22]                                 ; ALU:alu1|Mux1            ; yes                    ;
; ALU:alu2|Reg_res[22]                                 ; ALU:alu2|Mux1            ; yes                    ;
; ALU:alu1|Reg_res[23]                                 ; ALU:alu1|Mux1            ; yes                    ;
; ALU:alu3|Reg_res[23]                                 ; ALU:alu3|Mux1            ; yes                    ;
; ALU:alu2|Reg_res[23]                                 ; ALU:alu2|Mux1            ; yes                    ;
; ALU:alu3|Reg_res[24]                                 ; ALU:alu3|Mux1            ; yes                    ;
; ALU:alu1|Reg_res[24]                                 ; ALU:alu1|Mux1            ; yes                    ;
; ALU:alu2|Reg_res[24]                                 ; ALU:alu2|Mux1            ; yes                    ;
; ALU:alu1|Reg_res[25]                                 ; ALU:alu1|Mux1            ; yes                    ;
; ALU:alu3|Reg_res[25]                                 ; ALU:alu3|Mux1            ; yes                    ;
; ALU:alu2|Reg_res[25]                                 ; ALU:alu2|Mux1            ; yes                    ;
; ALU:alu3|Reg_res[26]                                 ; ALU:alu3|Mux1            ; yes                    ;
; ALU:alu1|Reg_res[26]                                 ; ALU:alu1|Mux1            ; yes                    ;
; ALU:alu2|Reg_res[26]                                 ; ALU:alu2|Mux1            ; yes                    ;
; ALU:alu1|Reg_res[27]                                 ; ALU:alu1|Mux1            ; yes                    ;
; ALU:alu3|Reg_res[27]                                 ; ALU:alu3|Mux1            ; yes                    ;
; ALU:alu2|Reg_res[27]                                 ; ALU:alu2|Mux1            ; yes                    ;
; ALU:alu3|Reg_res[28]                                 ; ALU:alu3|Mux1            ; yes                    ;
; ALU:alu1|Reg_res[28]                                 ; ALU:alu1|Mux1            ; yes                    ;
; ALU:alu2|Reg_res[28]                                 ; ALU:alu2|Mux1            ; yes                    ;
; ALU:alu1|Reg_res[29]                                 ; ALU:alu1|Mux1            ; yes                    ;
; ALU:alu3|Reg_res[29]                                 ; ALU:alu3|Mux1            ; yes                    ;
; ALU:alu2|Reg_res[29]                                 ; ALU:alu2|Mux1            ; yes                    ;
; ALU:alu3|Reg_res[30]                                 ; ALU:alu3|Mux1            ; yes                    ;
; ALU:alu1|Reg_res[30]                                 ; ALU:alu1|Mux1            ; yes                    ;
; ALU:alu2|Reg_res[30]                                 ; ALU:alu2|Mux1            ; yes                    ;
; ALU:alu1|Reg_res[31]                                 ; ALU:alu1|Mux1            ; yes                    ;
; ALU:alu3|Reg_res[31]                                 ; ALU:alu3|Mux1            ; yes                    ;
; ALU:alu2|Reg_res[31]                                 ; ALU:alu2|Mux1            ; yes                    ;
; ALU_OPER:alu_op|ALU_OP[3]                            ; ALU_OPER:alu_op|WideNor0 ; yes                    ;
; ALU_OPER:alu_op|ALU_OP[0]                            ; ALU_OPER:alu_op|WideNor0 ; yes                    ;
; ALU_OPER:alu_op|ALU_OP[2]                            ; ALU_OPER:alu_op|WideNor0 ; yes                    ;
; ALU_OPER:alu_op|ALU_OP[1]                            ; ALU_OPER:alu_op|WideNor0 ; yes                    ;
; Number of user-specified and inferred latches = 100  ;                          ;                        ;
+------------------------------------------------------+--------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                           ;
+-----------------------------------------+----------------------------------------------------+
; Register name                           ; Reason for Removal                                 ;
+-----------------------------------------+----------------------------------------------------+
; RS:rs|RS_FU_RS_ID1[3,4]                 ; Stuck at GND due to stuck port data_in             ;
; RS:rs|RS_FU_RS_ID2[3,4]                 ; Stuck at GND due to stuck port data_in             ;
; RS:rs|RS_FU_RS_ID3[0..2,4]              ; Stuck at GND due to stuck port data_in             ;
; RS:rs|RS_FU_RS_ID2[0,1]                 ; Merged with RS:rs|RS_FU_RS_ID2[2]                  ;
; InstQ:instq|address[25]                 ; Merged with InstQ:instq|rs[4]                      ;
; InstQ:instq|address[24]                 ; Merged with InstQ:instq|rs[3]                      ;
; InstQ:instq|address[23]                 ; Merged with InstQ:instq|rs[2]                      ;
; InstQ:instq|address[22]                 ; Merged with InstQ:instq|rs[1]                      ;
; InstQ:instq|address[21]                 ; Merged with InstQ:instq|rs[0]                      ;
; InstQ:instq|address[20]                 ; Merged with InstQ:instq|rt[4]                      ;
; InstQ:instq|address[19]                 ; Merged with InstQ:instq|rt[3]                      ;
; InstQ:instq|address[18]                 ; Merged with InstQ:instq|rt[2]                      ;
; InstQ:instq|address[17]                 ; Merged with InstQ:instq|rt[1]                      ;
; InstQ:instq|address[16]                 ; Merged with InstQ:instq|rt[0]                      ;
; InstQ:instq|address[15]                 ; Merged with InstQ:instq|rd[4]                      ;
; InstQ:instq|immediate[15]               ; Merged with InstQ:instq|rd[4]                      ;
; InstQ:instq|address[14]                 ; Merged with InstQ:instq|rd[3]                      ;
; InstQ:instq|immediate[14]               ; Merged with InstQ:instq|rd[3]                      ;
; InstQ:instq|address[13]                 ; Merged with InstQ:instq|rd[2]                      ;
; InstQ:instq|immediate[13]               ; Merged with InstQ:instq|rd[2]                      ;
; InstQ:instq|address[12]                 ; Merged with InstQ:instq|rd[1]                      ;
; InstQ:instq|immediate[12]               ; Merged with InstQ:instq|rd[1]                      ;
; InstQ:instq|address[11]                 ; Merged with InstQ:instq|rd[0]                      ;
; InstQ:instq|immediate[11]               ; Merged with InstQ:instq|rd[0]                      ;
; InstQ:instq|address[10]                 ; Merged with InstQ:instq|shamt[4]                   ;
; InstQ:instq|immediate[10]               ; Merged with InstQ:instq|shamt[4]                   ;
; InstQ:instq|address[9]                  ; Merged with InstQ:instq|shamt[3]                   ;
; InstQ:instq|immediate[9]                ; Merged with InstQ:instq|shamt[3]                   ;
; InstQ:instq|address[8]                  ; Merged with InstQ:instq|shamt[2]                   ;
; InstQ:instq|immediate[8]                ; Merged with InstQ:instq|shamt[2]                   ;
; InstQ:instq|address[7]                  ; Merged with InstQ:instq|shamt[1]                   ;
; InstQ:instq|immediate[7]                ; Merged with InstQ:instq|shamt[1]                   ;
; InstQ:instq|address[6]                  ; Merged with InstQ:instq|shamt[0]                   ;
; InstQ:instq|immediate[6]                ; Merged with InstQ:instq|shamt[0]                   ;
; InstQ:instq|address[5]                  ; Merged with InstQ:instq|immediate[5]               ;
; InstQ:instq|address[4]                  ; Merged with InstQ:instq|immediate[4]               ;
; InstQ:instq|address[3]                  ; Merged with InstQ:instq|immediate[3]               ;
; InstQ:instq|address[2]                  ; Merged with InstQ:instq|immediate[2]               ;
; InstQ:instq|address[1]                  ; Merged with InstQ:instq|immediate[1]               ;
; InstQ:instq|address[0]                  ; Merged with InstQ:instq|immediate[0]               ;
; LSBuffer:lsbuffer|out_Immediate[16..31] ; Merged with LSBuffer:lsbuffer|out_Immediate[15]    ;
; RS:rs|RS_FU_Immediate1[17..31]          ; Merged with RS:rs|RS_FU_Immediate1[16]             ;
; RS:rs|RS_FU_Immediate2[17..31]          ; Merged with RS:rs|RS_FU_Immediate2[16]             ;
; RS:rs|RS_FU_Immediate3[17..31]          ; Merged with RS:rs|RS_FU_Immediate3[16]             ;
; LSBuffer:lsbuffer|Reg_Immediate[7][16]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[7][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[7][17]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[7][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[7][18]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[7][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[7][19]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[7][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[7][20]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[7][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[7][21]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[7][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[7][22]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[7][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[7][23]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[7][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[7][24]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[7][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[7][25]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[7][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[7][26]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[7][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[7][27]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[7][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[7][28]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[7][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[7][29]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[7][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[7][30]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[7][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[7][31]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[7][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[6][16]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[6][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[6][17]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[6][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[6][18]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[6][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[6][19]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[6][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[6][20]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[6][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[6][21]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[6][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[6][22]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[6][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[6][23]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[6][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[6][24]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[6][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[6][25]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[6][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[6][26]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[6][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[6][27]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[6][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[6][28]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[6][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[6][29]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[6][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[6][30]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[6][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[6][31]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[6][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[5][16]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[5][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[5][17]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[5][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[5][18]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[5][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[5][19]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[5][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[5][20]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[5][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[5][21]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[5][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[5][22]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[5][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[5][23]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[5][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[5][24]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[5][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[5][25]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[5][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[5][26]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[5][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[5][27]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[5][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[5][28]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[5][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[5][29]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[5][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[5][30]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[5][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[5][31]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[5][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[4][16]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[4][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[4][17]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[4][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[4][18]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[4][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[4][19]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[4][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[4][20]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[4][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[4][21]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[4][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[4][22]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[4][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[4][23]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[4][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[4][24]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[4][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[4][25]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[4][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[4][26]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[4][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[4][27]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[4][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[4][28]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[4][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[4][29]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[4][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[4][30]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[4][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[4][31]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[4][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[3][16]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[3][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[3][17]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[3][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[3][18]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[3][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[3][19]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[3][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[3][20]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[3][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[3][21]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[3][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[3][22]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[3][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[3][23]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[3][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[3][24]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[3][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[3][25]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[3][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[3][26]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[3][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[3][27]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[3][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[3][28]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[3][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[3][29]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[3][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[3][30]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[3][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[3][31]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[3][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[2][16]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[2][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[2][17]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[2][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[2][18]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[2][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[2][19]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[2][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[2][20]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[2][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[2][21]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[2][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[2][22]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[2][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[2][23]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[2][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[2][24]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[2][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[2][25]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[2][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[2][26]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[2][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[2][27]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[2][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[2][28]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[2][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[2][29]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[2][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[2][30]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[2][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[2][31]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[2][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[1][16]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[1][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[1][17]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[1][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[1][18]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[1][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[1][19]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[1][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[1][20]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[1][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[1][21]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[1][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[1][22]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[1][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[1][23]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[1][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[1][24]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[1][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[1][25]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[1][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[1][26]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[1][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[1][27]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[1][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[1][28]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[1][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[1][29]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[1][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[1][30]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[1][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[1][31]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[1][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[0][16]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[0][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[0][17]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[0][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[0][18]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[0][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[0][19]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[0][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[0][20]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[0][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[0][21]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[0][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[0][22]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[0][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[0][23]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[0][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[0][24]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[0][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[0][25]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[0][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[0][26]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[0][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[0][27]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[0][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[0][28]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[0][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[0][29]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[0][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[0][30]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[0][15] ;
; LSBuffer:lsbuffer|Reg_Immediate[0][31]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[0][15] ;
; RS:rs|Reg_Immediate[0][17]              ; Merged with RS:rs|Reg_Immediate[0][16]             ;
; RS:rs|Reg_Immediate[0][18]              ; Merged with RS:rs|Reg_Immediate[0][16]             ;
; RS:rs|Reg_Immediate[0][19]              ; Merged with RS:rs|Reg_Immediate[0][16]             ;
; RS:rs|Reg_Immediate[0][20]              ; Merged with RS:rs|Reg_Immediate[0][16]             ;
; RS:rs|Reg_Immediate[0][21]              ; Merged with RS:rs|Reg_Immediate[0][16]             ;
; RS:rs|Reg_Immediate[0][22]              ; Merged with RS:rs|Reg_Immediate[0][16]             ;
; RS:rs|Reg_Immediate[0][23]              ; Merged with RS:rs|Reg_Immediate[0][16]             ;
; RS:rs|Reg_Immediate[0][24]              ; Merged with RS:rs|Reg_Immediate[0][16]             ;
; RS:rs|Reg_Immediate[0][25]              ; Merged with RS:rs|Reg_Immediate[0][16]             ;
; RS:rs|Reg_Immediate[0][26]              ; Merged with RS:rs|Reg_Immediate[0][16]             ;
; RS:rs|Reg_Immediate[0][27]              ; Merged with RS:rs|Reg_Immediate[0][16]             ;
; RS:rs|Reg_Immediate[0][28]              ; Merged with RS:rs|Reg_Immediate[0][16]             ;
; RS:rs|Reg_Immediate[0][29]              ; Merged with RS:rs|Reg_Immediate[0][16]             ;
; RS:rs|Reg_Immediate[0][30]              ; Merged with RS:rs|Reg_Immediate[0][16]             ;
; RS:rs|Reg_Immediate[0][31]              ; Merged with RS:rs|Reg_Immediate[0][16]             ;
; RS:rs|Reg_Immediate[1][17]              ; Merged with RS:rs|Reg_Immediate[1][16]             ;
; RS:rs|Reg_Immediate[1][18]              ; Merged with RS:rs|Reg_Immediate[1][16]             ;
; RS:rs|Reg_Immediate[1][19]              ; Merged with RS:rs|Reg_Immediate[1][16]             ;
; RS:rs|Reg_Immediate[1][20]              ; Merged with RS:rs|Reg_Immediate[1][16]             ;
; RS:rs|Reg_Immediate[1][21]              ; Merged with RS:rs|Reg_Immediate[1][16]             ;
; RS:rs|Reg_Immediate[1][22]              ; Merged with RS:rs|Reg_Immediate[1][16]             ;
; RS:rs|Reg_Immediate[1][23]              ; Merged with RS:rs|Reg_Immediate[1][16]             ;
; RS:rs|Reg_Immediate[1][24]              ; Merged with RS:rs|Reg_Immediate[1][16]             ;
; RS:rs|Reg_Immediate[1][25]              ; Merged with RS:rs|Reg_Immediate[1][16]             ;
; RS:rs|Reg_Immediate[1][26]              ; Merged with RS:rs|Reg_Immediate[1][16]             ;
; RS:rs|Reg_Immediate[1][27]              ; Merged with RS:rs|Reg_Immediate[1][16]             ;
; RS:rs|Reg_Immediate[1][28]              ; Merged with RS:rs|Reg_Immediate[1][16]             ;
; RS:rs|Reg_Immediate[1][29]              ; Merged with RS:rs|Reg_Immediate[1][16]             ;
; RS:rs|Reg_Immediate[1][30]              ; Merged with RS:rs|Reg_Immediate[1][16]             ;
; RS:rs|Reg_Immediate[1][31]              ; Merged with RS:rs|Reg_Immediate[1][16]             ;
; RS:rs|Reg_Immediate[2][17]              ; Merged with RS:rs|Reg_Immediate[2][16]             ;
; RS:rs|Reg_Immediate[2][18]              ; Merged with RS:rs|Reg_Immediate[2][16]             ;
; RS:rs|Reg_Immediate[2][19]              ; Merged with RS:rs|Reg_Immediate[2][16]             ;
; RS:rs|Reg_Immediate[2][20]              ; Merged with RS:rs|Reg_Immediate[2][16]             ;
; RS:rs|Reg_Immediate[2][21]              ; Merged with RS:rs|Reg_Immediate[2][16]             ;
; RS:rs|Reg_Immediate[2][22]              ; Merged with RS:rs|Reg_Immediate[2][16]             ;
; RS:rs|Reg_Immediate[2][23]              ; Merged with RS:rs|Reg_Immediate[2][16]             ;
; RS:rs|Reg_Immediate[2][24]              ; Merged with RS:rs|Reg_Immediate[2][16]             ;
; RS:rs|Reg_Immediate[2][25]              ; Merged with RS:rs|Reg_Immediate[2][16]             ;
; RS:rs|Reg_Immediate[2][26]              ; Merged with RS:rs|Reg_Immediate[2][16]             ;
; RS:rs|Reg_Immediate[2][27]              ; Merged with RS:rs|Reg_Immediate[2][16]             ;
; RS:rs|Reg_Immediate[2][28]              ; Merged with RS:rs|Reg_Immediate[2][16]             ;
; RS:rs|Reg_Immediate[2][29]              ; Merged with RS:rs|Reg_Immediate[2][16]             ;
; RS:rs|Reg_Immediate[2][30]              ; Merged with RS:rs|Reg_Immediate[2][16]             ;
; RS:rs|Reg_Immediate[2][31]              ; Merged with RS:rs|Reg_Immediate[2][16]             ;
; RS:rs|Reg_Immediate[3][17]              ; Merged with RS:rs|Reg_Immediate[3][16]             ;
; RS:rs|Reg_Immediate[3][18]              ; Merged with RS:rs|Reg_Immediate[3][16]             ;
; RS:rs|Reg_Immediate[3][19]              ; Merged with RS:rs|Reg_Immediate[3][16]             ;
; RS:rs|Reg_Immediate[3][20]              ; Merged with RS:rs|Reg_Immediate[3][16]             ;
; RS:rs|Reg_Immediate[3][21]              ; Merged with RS:rs|Reg_Immediate[3][16]             ;
; RS:rs|Reg_Immediate[3][22]              ; Merged with RS:rs|Reg_Immediate[3][16]             ;
; RS:rs|Reg_Immediate[3][23]              ; Merged with RS:rs|Reg_Immediate[3][16]             ;
; RS:rs|Reg_Immediate[3][24]              ; Merged with RS:rs|Reg_Immediate[3][16]             ;
; RS:rs|Reg_Immediate[3][25]              ; Merged with RS:rs|Reg_Immediate[3][16]             ;
; RS:rs|Reg_Immediate[3][26]              ; Merged with RS:rs|Reg_Immediate[3][16]             ;
; RS:rs|Reg_Immediate[3][27]              ; Merged with RS:rs|Reg_Immediate[3][16]             ;
; RS:rs|Reg_Immediate[3][28]              ; Merged with RS:rs|Reg_Immediate[3][16]             ;
; RS:rs|Reg_Immediate[3][29]              ; Merged with RS:rs|Reg_Immediate[3][16]             ;
; RS:rs|Reg_Immediate[3][30]              ; Merged with RS:rs|Reg_Immediate[3][16]             ;
; RS:rs|Reg_Immediate[3][31]              ; Merged with RS:rs|Reg_Immediate[3][16]             ;
; RS:rs|Reg_Immediate[4][17]              ; Merged with RS:rs|Reg_Immediate[4][16]             ;
; RS:rs|Reg_Immediate[4][18]              ; Merged with RS:rs|Reg_Immediate[4][16]             ;
; RS:rs|Reg_Immediate[4][19]              ; Merged with RS:rs|Reg_Immediate[4][16]             ;
; RS:rs|Reg_Immediate[4][20]              ; Merged with RS:rs|Reg_Immediate[4][16]             ;
; RS:rs|Reg_Immediate[4][21]              ; Merged with RS:rs|Reg_Immediate[4][16]             ;
; RS:rs|Reg_Immediate[4][22]              ; Merged with RS:rs|Reg_Immediate[4][16]             ;
; RS:rs|Reg_Immediate[4][23]              ; Merged with RS:rs|Reg_Immediate[4][16]             ;
; RS:rs|Reg_Immediate[4][24]              ; Merged with RS:rs|Reg_Immediate[4][16]             ;
; RS:rs|Reg_Immediate[4][25]              ; Merged with RS:rs|Reg_Immediate[4][16]             ;
; RS:rs|Reg_Immediate[4][26]              ; Merged with RS:rs|Reg_Immediate[4][16]             ;
; RS:rs|Reg_Immediate[4][27]              ; Merged with RS:rs|Reg_Immediate[4][16]             ;
; RS:rs|Reg_Immediate[4][28]              ; Merged with RS:rs|Reg_Immediate[4][16]             ;
; RS:rs|Reg_Immediate[4][29]              ; Merged with RS:rs|Reg_Immediate[4][16]             ;
; RS:rs|Reg_Immediate[4][30]              ; Merged with RS:rs|Reg_Immediate[4][16]             ;
; RS:rs|Reg_Immediate[4][31]              ; Merged with RS:rs|Reg_Immediate[4][16]             ;
; RS:rs|Reg_Immediate[5][17]              ; Merged with RS:rs|Reg_Immediate[5][16]             ;
; RS:rs|Reg_Immediate[5][18]              ; Merged with RS:rs|Reg_Immediate[5][16]             ;
; RS:rs|Reg_Immediate[5][19]              ; Merged with RS:rs|Reg_Immediate[5][16]             ;
; RS:rs|Reg_Immediate[5][20]              ; Merged with RS:rs|Reg_Immediate[5][16]             ;
; RS:rs|Reg_Immediate[5][21]              ; Merged with RS:rs|Reg_Immediate[5][16]             ;
; RS:rs|Reg_Immediate[5][22]              ; Merged with RS:rs|Reg_Immediate[5][16]             ;
; RS:rs|Reg_Immediate[5][23]              ; Merged with RS:rs|Reg_Immediate[5][16]             ;
; RS:rs|Reg_Immediate[5][24]              ; Merged with RS:rs|Reg_Immediate[5][16]             ;
; RS:rs|Reg_Immediate[5][25]              ; Merged with RS:rs|Reg_Immediate[5][16]             ;
; RS:rs|Reg_Immediate[5][26]              ; Merged with RS:rs|Reg_Immediate[5][16]             ;
; RS:rs|Reg_Immediate[5][27]              ; Merged with RS:rs|Reg_Immediate[5][16]             ;
; RS:rs|Reg_Immediate[5][28]              ; Merged with RS:rs|Reg_Immediate[5][16]             ;
; RS:rs|Reg_Immediate[5][29]              ; Merged with RS:rs|Reg_Immediate[5][16]             ;
; RS:rs|Reg_Immediate[5][30]              ; Merged with RS:rs|Reg_Immediate[5][16]             ;
; RS:rs|Reg_Immediate[5][31]              ; Merged with RS:rs|Reg_Immediate[5][16]             ;
; RS:rs|Reg_Immediate[6][17]              ; Merged with RS:rs|Reg_Immediate[6][16]             ;
; RS:rs|Reg_Immediate[6][18]              ; Merged with RS:rs|Reg_Immediate[6][16]             ;
; RS:rs|Reg_Immediate[6][19]              ; Merged with RS:rs|Reg_Immediate[6][16]             ;
; RS:rs|Reg_Immediate[6][20]              ; Merged with RS:rs|Reg_Immediate[6][16]             ;
; RS:rs|Reg_Immediate[6][21]              ; Merged with RS:rs|Reg_Immediate[6][16]             ;
; RS:rs|Reg_Immediate[6][22]              ; Merged with RS:rs|Reg_Immediate[6][16]             ;
; RS:rs|Reg_Immediate[6][23]              ; Merged with RS:rs|Reg_Immediate[6][16]             ;
; RS:rs|Reg_Immediate[6][24]              ; Merged with RS:rs|Reg_Immediate[6][16]             ;
; RS:rs|Reg_Immediate[6][25]              ; Merged with RS:rs|Reg_Immediate[6][16]             ;
; RS:rs|Reg_Immediate[6][26]              ; Merged with RS:rs|Reg_Immediate[6][16]             ;
; RS:rs|Reg_Immediate[6][27]              ; Merged with RS:rs|Reg_Immediate[6][16]             ;
; RS:rs|Reg_Immediate[6][28]              ; Merged with RS:rs|Reg_Immediate[6][16]             ;
; RS:rs|Reg_Immediate[6][29]              ; Merged with RS:rs|Reg_Immediate[6][16]             ;
; RS:rs|Reg_Immediate[6][30]              ; Merged with RS:rs|Reg_Immediate[6][16]             ;
; RS:rs|Reg_Immediate[6][31]              ; Merged with RS:rs|Reg_Immediate[6][16]             ;
; RS:rs|Reg_Immediate[7][17]              ; Merged with RS:rs|Reg_Immediate[7][16]             ;
; RS:rs|Reg_Immediate[7][18]              ; Merged with RS:rs|Reg_Immediate[7][16]             ;
; RS:rs|Reg_Immediate[7][19]              ; Merged with RS:rs|Reg_Immediate[7][16]             ;
; RS:rs|Reg_Immediate[7][20]              ; Merged with RS:rs|Reg_Immediate[7][16]             ;
; RS:rs|Reg_Immediate[7][21]              ; Merged with RS:rs|Reg_Immediate[7][16]             ;
; RS:rs|Reg_Immediate[7][22]              ; Merged with RS:rs|Reg_Immediate[7][16]             ;
; RS:rs|Reg_Immediate[7][23]              ; Merged with RS:rs|Reg_Immediate[7][16]             ;
; RS:rs|Reg_Immediate[7][24]              ; Merged with RS:rs|Reg_Immediate[7][16]             ;
; RS:rs|Reg_Immediate[7][25]              ; Merged with RS:rs|Reg_Immediate[7][16]             ;
; RS:rs|Reg_Immediate[7][26]              ; Merged with RS:rs|Reg_Immediate[7][16]             ;
; RS:rs|Reg_Immediate[7][27]              ; Merged with RS:rs|Reg_Immediate[7][16]             ;
; RS:rs|Reg_Immediate[7][28]              ; Merged with RS:rs|Reg_Immediate[7][16]             ;
; RS:rs|Reg_Immediate[7][29]              ; Merged with RS:rs|Reg_Immediate[7][16]             ;
; RS:rs|Reg_Immediate[7][30]              ; Merged with RS:rs|Reg_Immediate[7][16]             ;
; RS:rs|Reg_Immediate[7][31]              ; Merged with RS:rs|Reg_Immediate[7][16]             ;
; RegFile:regfile|Regs[0][31]             ; Stuck at GND due to stuck port clock_enable        ;
; RegFile:regfile|Regs[0][30]             ; Stuck at GND due to stuck port clock_enable        ;
; RegFile:regfile|Regs[0][28]             ; Stuck at GND due to stuck port clock_enable        ;
; RegFile:regfile|Regs[0][27]             ; Stuck at GND due to stuck port clock_enable        ;
; RegFile:regfile|Regs[0][29]             ; Stuck at GND due to stuck port clock_enable        ;
; RegFile:regfile|Regs[0][26]             ; Stuck at GND due to stuck port clock_enable        ;
; RegFile:regfile|Regs[0][16]             ; Stuck at GND due to stuck port clock_enable        ;
; RegFile:regfile|Regs[0][25]             ; Stuck at GND due to stuck port clock_enable        ;
; RegFile:regfile|Regs[0][10]             ; Stuck at GND due to stuck port clock_enable        ;
; RegFile:regfile|Regs[0][12]             ; Stuck at GND due to stuck port clock_enable        ;
; RegFile:regfile|Regs[0][13]             ; Stuck at GND due to stuck port clock_enable        ;
; RegFile:regfile|Regs[0][14]             ; Stuck at GND due to stuck port clock_enable        ;
; RegFile:regfile|Regs[0][15]             ; Stuck at GND due to stuck port clock_enable        ;
; RegFile:regfile|Regs[0][24]             ; Stuck at GND due to stuck port clock_enable        ;
; RegFile:regfile|Regs[0][17]             ; Stuck at GND due to stuck port clock_enable        ;
; RegFile:regfile|Regs[0][18]             ; Stuck at GND due to stuck port clock_enable        ;
; RegFile:regfile|Regs[0][19]             ; Stuck at GND due to stuck port clock_enable        ;
; RegFile:regfile|Regs[0][11]             ; Stuck at GND due to stuck port clock_enable        ;
; RegFile:regfile|Regs[0][21]             ; Stuck at GND due to stuck port clock_enable        ;
; RegFile:regfile|Regs[0][20]             ; Stuck at GND due to stuck port clock_enable        ;
; RegFile:regfile|Regs[0][22]             ; Stuck at GND due to stuck port clock_enable        ;
; RegFile:regfile|Regs[0][23]             ; Stuck at GND due to stuck port clock_enable        ;
; RegFile:regfile|Regs[0][0]              ; Stuck at GND due to stuck port clock_enable        ;
; RegFile:regfile|Regs[0][1]              ; Stuck at GND due to stuck port clock_enable        ;
; RegFile:regfile|Regs[0][2]              ; Stuck at GND due to stuck port clock_enable        ;
; RegFile:regfile|Regs[0][3]              ; Stuck at GND due to stuck port clock_enable        ;
; RegFile:regfile|Regs[0][4]              ; Stuck at GND due to stuck port clock_enable        ;
; RegFile:regfile|Regs[0][5]              ; Stuck at GND due to stuck port clock_enable        ;
; RegFile:regfile|Regs[0][6]              ; Stuck at GND due to stuck port clock_enable        ;
; RegFile:regfile|Regs[0][7]              ; Stuck at GND due to stuck port clock_enable        ;
; RegFile:regfile|Regs[0][8]              ; Stuck at GND due to stuck port clock_enable        ;
; RegFile:regfile|Regs[0][9]              ; Stuck at GND due to stuck port clock_enable        ;
; InstQ:instq|opcode[7]                   ; Merged with InstQ:instq|opcode[11]                 ;
; InstQ:instq|shamt[2..4]                 ; Merged with InstQ:instq|shamt[0]                   ;
; InstQ:instq|rd[1]                       ; Merged with InstQ:instq|rd[0]                      ;
; ROB:rob|Commit_opcode[7]                ; Merged with ROB:rob|Commit_opcode[11]              ;
; ROB:rob|Reg_opcode[1][7]                ; Merged with ROB:rob|Reg_opcode[1][11]              ;
; ROB:rob|Reg_opcode[0][7]                ; Merged with ROB:rob|Reg_opcode[0][11]              ;
; ROB:rob|Reg_opcode[3][7]                ; Merged with ROB:rob|Reg_opcode[3][11]              ;
; ROB:rob|Reg_opcode[2][7]                ; Merged with ROB:rob|Reg_opcode[2][11]              ;
; ROB:rob|Reg_opcode[5][7]                ; Merged with ROB:rob|Reg_opcode[5][11]              ;
; ROB:rob|Reg_opcode[4][7]                ; Merged with ROB:rob|Reg_opcode[4][11]              ;
; ROB:rob|Reg_opcode[7][7]                ; Merged with ROB:rob|Reg_opcode[7][11]              ;
; ROB:rob|Reg_opcode[6][7]                ; Merged with ROB:rob|Reg_opcode[6][11]              ;
; ROB:rob|Reg_opcode[9][7]                ; Merged with ROB:rob|Reg_opcode[9][11]              ;
; ROB:rob|Reg_opcode[8][7]                ; Merged with ROB:rob|Reg_opcode[8][11]              ;
; ROB:rob|Reg_opcode[11][7]               ; Merged with ROB:rob|Reg_opcode[11][11]             ;
; ROB:rob|Reg_opcode[10][7]               ; Merged with ROB:rob|Reg_opcode[10][11]             ;
; ROB:rob|Reg_opcode[13][7]               ; Merged with ROB:rob|Reg_opcode[13][11]             ;
; ROB:rob|Reg_opcode[12][7]               ; Merged with ROB:rob|Reg_opcode[12][11]             ;
; ROB:rob|Reg_opcode[15][7]               ; Merged with ROB:rob|Reg_opcode[15][11]             ;
; ROB:rob|Reg_opcode[14][7]               ; Merged with ROB:rob|Reg_opcode[14][11]             ;
; RS:rs|RS_FU_opcode3[7]                  ; Merged with RS:rs|RS_FU_opcode3[11]                ;
; RS:rs|RS_FU_Immediate3[12]              ; Merged with RS:rs|RS_FU_Immediate3[11]             ;
; RS:rs|RS_FU_Immediate3[6,8,9]           ; Merged with RS:rs|RS_FU_Immediate3[10]             ;
; RS:rs|RS_FU_opcode2[7]                  ; Merged with RS:rs|RS_FU_opcode2[11]                ;
; RS:rs|RS_FU_Immediate2[12]              ; Merged with RS:rs|RS_FU_Immediate2[11]             ;
; RS:rs|RS_FU_Immediate2[6,8,9]           ; Merged with RS:rs|RS_FU_Immediate2[10]             ;
; RS:rs|RS_FU_opcode1[7]                  ; Merged with RS:rs|RS_FU_opcode1[11]                ;
; RS:rs|RS_FU_Immediate1[12]              ; Merged with RS:rs|RS_FU_Immediate1[11]             ;
; RS:rs|RS_FU_Immediate1[6,8,9]           ; Merged with RS:rs|RS_FU_Immediate1[10]             ;
; LSBuffer:lsbuffer|out_Immediate[12]     ; Merged with LSBuffer:lsbuffer|out_Immediate[11]    ;
; LSBuffer:lsbuffer|out_Immediate[6,8,9]  ; Merged with LSBuffer:lsbuffer|out_Immediate[10]    ;
; RS:rs|Reg_opcode[7][7]                  ; Merged with RS:rs|Reg_opcode[7][11]                ;
; RS:rs|Reg_Immediate[7][12]              ; Merged with RS:rs|Reg_Immediate[7][11]             ;
; RS:rs|Reg_Immediate[7][6]               ; Merged with RS:rs|Reg_Immediate[7][10]             ;
; RS:rs|Reg_Immediate[7][8]               ; Merged with RS:rs|Reg_Immediate[7][10]             ;
; RS:rs|Reg_Immediate[7][9]               ; Merged with RS:rs|Reg_Immediate[7][10]             ;
; RS:rs|Reg_opcode[6][7]                  ; Merged with RS:rs|Reg_opcode[6][11]                ;
; RS:rs|Reg_Immediate[6][12]              ; Merged with RS:rs|Reg_Immediate[6][11]             ;
; RS:rs|Reg_Immediate[6][6]               ; Merged with RS:rs|Reg_Immediate[6][10]             ;
; RS:rs|Reg_Immediate[6][8]               ; Merged with RS:rs|Reg_Immediate[6][10]             ;
; RS:rs|Reg_Immediate[6][9]               ; Merged with RS:rs|Reg_Immediate[6][10]             ;
; RS:rs|Reg_opcode[2][7]                  ; Merged with RS:rs|Reg_opcode[2][11]                ;
; RS:rs|Reg_opcode[3][7]                  ; Merged with RS:rs|Reg_opcode[3][11]                ;
; RS:rs|Reg_opcode[0][7]                  ; Merged with RS:rs|Reg_opcode[0][11]                ;
; RS:rs|Reg_opcode[1][7]                  ; Merged with RS:rs|Reg_opcode[1][11]                ;
; RS:rs|Reg_opcode[4][7]                  ; Merged with RS:rs|Reg_opcode[4][11]                ;
; RS:rs|Reg_opcode[5][7]                  ; Merged with RS:rs|Reg_opcode[5][11]                ;
; RS:rs|Reg_Immediate[2][12]              ; Merged with RS:rs|Reg_Immediate[2][11]             ;
; RS:rs|Reg_Immediate[3][12]              ; Merged with RS:rs|Reg_Immediate[3][11]             ;
; RS:rs|Reg_Immediate[0][12]              ; Merged with RS:rs|Reg_Immediate[0][11]             ;
; RS:rs|Reg_Immediate[1][12]              ; Merged with RS:rs|Reg_Immediate[1][11]             ;
; RS:rs|Reg_Immediate[4][12]              ; Merged with RS:rs|Reg_Immediate[4][11]             ;
; RS:rs|Reg_Immediate[5][12]              ; Merged with RS:rs|Reg_Immediate[5][11]             ;
; RS:rs|Reg_Immediate[2][6]               ; Merged with RS:rs|Reg_Immediate[2][10]             ;
; RS:rs|Reg_Immediate[2][8]               ; Merged with RS:rs|Reg_Immediate[2][10]             ;
; RS:rs|Reg_Immediate[2][9]               ; Merged with RS:rs|Reg_Immediate[2][10]             ;
; RS:rs|Reg_Immediate[3][6]               ; Merged with RS:rs|Reg_Immediate[3][10]             ;
; RS:rs|Reg_Immediate[3][8]               ; Merged with RS:rs|Reg_Immediate[3][10]             ;
; RS:rs|Reg_Immediate[3][9]               ; Merged with RS:rs|Reg_Immediate[3][10]             ;
; RS:rs|Reg_Immediate[0][6]               ; Merged with RS:rs|Reg_Immediate[0][10]             ;
; RS:rs|Reg_Immediate[0][8]               ; Merged with RS:rs|Reg_Immediate[0][10]             ;
; RS:rs|Reg_Immediate[0][9]               ; Merged with RS:rs|Reg_Immediate[0][10]             ;
; RS:rs|Reg_Immediate[1][6]               ; Merged with RS:rs|Reg_Immediate[1][10]             ;
; RS:rs|Reg_Immediate[1][8]               ; Merged with RS:rs|Reg_Immediate[1][10]             ;
; RS:rs|Reg_Immediate[1][9]               ; Merged with RS:rs|Reg_Immediate[1][10]             ;
; RS:rs|Reg_Immediate[4][6]               ; Merged with RS:rs|Reg_Immediate[4][10]             ;
; RS:rs|Reg_Immediate[4][8]               ; Merged with RS:rs|Reg_Immediate[4][10]             ;
; RS:rs|Reg_Immediate[4][9]               ; Merged with RS:rs|Reg_Immediate[4][10]             ;
; RS:rs|Reg_Immediate[5][6]               ; Merged with RS:rs|Reg_Immediate[5][10]             ;
; RS:rs|Reg_Immediate[5][8]               ; Merged with RS:rs|Reg_Immediate[5][10]             ;
; RS:rs|Reg_Immediate[5][9]               ; Merged with RS:rs|Reg_Immediate[5][10]             ;
; LSBuffer:lsbuffer|Reg_Immediate[0][12]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[0][11] ;
; LSBuffer:lsbuffer|Reg_Immediate[1][12]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[1][11] ;
; LSBuffer:lsbuffer|Reg_Immediate[2][12]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[2][11] ;
; LSBuffer:lsbuffer|Reg_Immediate[3][12]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[3][11] ;
; LSBuffer:lsbuffer|Reg_Immediate[4][12]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[4][11] ;
; LSBuffer:lsbuffer|Reg_Immediate[5][12]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[5][11] ;
; LSBuffer:lsbuffer|Reg_Immediate[6][12]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[6][11] ;
; LSBuffer:lsbuffer|Reg_Immediate[7][12]  ; Merged with LSBuffer:lsbuffer|Reg_Immediate[7][11] ;
; LSBuffer:lsbuffer|Reg_Immediate[0][6]   ; Merged with LSBuffer:lsbuffer|Reg_Immediate[0][10] ;
; LSBuffer:lsbuffer|Reg_Immediate[0][8]   ; Merged with LSBuffer:lsbuffer|Reg_Immediate[0][10] ;
; LSBuffer:lsbuffer|Reg_Immediate[0][9]   ; Merged with LSBuffer:lsbuffer|Reg_Immediate[0][10] ;
; LSBuffer:lsbuffer|Reg_Immediate[1][6]   ; Merged with LSBuffer:lsbuffer|Reg_Immediate[1][10] ;
; LSBuffer:lsbuffer|Reg_Immediate[1][8]   ; Merged with LSBuffer:lsbuffer|Reg_Immediate[1][10] ;
; LSBuffer:lsbuffer|Reg_Immediate[1][9]   ; Merged with LSBuffer:lsbuffer|Reg_Immediate[1][10] ;
; LSBuffer:lsbuffer|Reg_Immediate[2][6]   ; Merged with LSBuffer:lsbuffer|Reg_Immediate[2][10] ;
; LSBuffer:lsbuffer|Reg_Immediate[2][8]   ; Merged with LSBuffer:lsbuffer|Reg_Immediate[2][10] ;
; LSBuffer:lsbuffer|Reg_Immediate[2][9]   ; Merged with LSBuffer:lsbuffer|Reg_Immediate[2][10] ;
; LSBuffer:lsbuffer|Reg_Immediate[3][6]   ; Merged with LSBuffer:lsbuffer|Reg_Immediate[3][10] ;
; LSBuffer:lsbuffer|Reg_Immediate[3][8]   ; Merged with LSBuffer:lsbuffer|Reg_Immediate[3][10] ;
; LSBuffer:lsbuffer|Reg_Immediate[3][9]   ; Merged with LSBuffer:lsbuffer|Reg_Immediate[3][10] ;
; LSBuffer:lsbuffer|Reg_Immediate[4][6]   ; Merged with LSBuffer:lsbuffer|Reg_Immediate[4][10] ;
; LSBuffer:lsbuffer|Reg_Immediate[4][8]   ; Merged with LSBuffer:lsbuffer|Reg_Immediate[4][10] ;
; LSBuffer:lsbuffer|Reg_Immediate[4][9]   ; Merged with LSBuffer:lsbuffer|Reg_Immediate[4][10] ;
; LSBuffer:lsbuffer|Reg_Immediate[5][6]   ; Merged with LSBuffer:lsbuffer|Reg_Immediate[5][10] ;
; LSBuffer:lsbuffer|Reg_Immediate[5][8]   ; Merged with LSBuffer:lsbuffer|Reg_Immediate[5][10] ;
; LSBuffer:lsbuffer|Reg_Immediate[5][9]   ; Merged with LSBuffer:lsbuffer|Reg_Immediate[5][10] ;
; LSBuffer:lsbuffer|Reg_Immediate[6][6]   ; Merged with LSBuffer:lsbuffer|Reg_Immediate[6][10] ;
; LSBuffer:lsbuffer|Reg_Immediate[6][8]   ; Merged with LSBuffer:lsbuffer|Reg_Immediate[6][10] ;
; LSBuffer:lsbuffer|Reg_Immediate[6][9]   ; Merged with LSBuffer:lsbuffer|Reg_Immediate[6][10] ;
; LSBuffer:lsbuffer|Reg_Immediate[7][6]   ; Merged with LSBuffer:lsbuffer|Reg_Immediate[7][10] ;
; LSBuffer:lsbuffer|Reg_Immediate[7][8]   ; Merged with LSBuffer:lsbuffer|Reg_Immediate[7][10] ;
; LSBuffer:lsbuffer|Reg_Immediate[7][9]   ; Merged with LSBuffer:lsbuffer|Reg_Immediate[7][10] ;
; Total Number of Removed Registers = 500 ;                                                    ;
+-----------------------------------------+----------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4574  ;
; Number of registers using Synchronous Clear  ; 110   ;
; Number of registers using Synchronous Load   ; 324   ;
; Number of registers using Asynchronous Clear ; 1620  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4151  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; ROB:rob|Start_Index[0]                  ; 246     ;
; PC_register:pcreg|DataOut[0]            ; 42      ;
; PC_register:pcreg|DataOut[1]            ; 42      ;
; PC_register:pcreg|DataOut[2]            ; 38      ;
; PC_register:pcreg|DataOut[3]            ; 46      ;
; PC_register:pcreg|DataOut[4]            ; 36      ;
; PC_register:pcreg|DataOut[9]            ; 18      ;
; PC_register:pcreg|DataOut[7]            ; 5       ;
; PC_register:pcreg|DataOut[6]            ; 5       ;
; PC_register:pcreg|DataOut[5]            ; 5       ;
; PC_register:pcreg|DataOut[8]            ; 22      ;
; PC_register:pcreg|DataOut[31]           ; 5       ;
; PC_register:pcreg|DataOut[30]           ; 5       ;
; PC_register:pcreg|DataOut[29]           ; 5       ;
; PC_register:pcreg|DataOut[28]           ; 5       ;
; PC_register:pcreg|DataOut[27]           ; 5       ;
; PC_register:pcreg|DataOut[26]           ; 5       ;
; PC_register:pcreg|DataOut[25]           ; 5       ;
; PC_register:pcreg|DataOut[24]           ; 5       ;
; PC_register:pcreg|DataOut[23]           ; 5       ;
; PC_register:pcreg|DataOut[22]           ; 5       ;
; PC_register:pcreg|DataOut[21]           ; 5       ;
; PC_register:pcreg|DataOut[20]           ; 5       ;
; PC_register:pcreg|DataOut[19]           ; 5       ;
; PC_register:pcreg|DataOut[18]           ; 5       ;
; PC_register:pcreg|DataOut[17]           ; 5       ;
; PC_register:pcreg|DataOut[16]           ; 5       ;
; PC_register:pcreg|DataOut[15]           ; 5       ;
; PC_register:pcreg|DataOut[14]           ; 5       ;
; PC_register:pcreg|DataOut[13]           ; 5       ;
; PC_register:pcreg|DataOut[12]           ; 5       ;
; PC_register:pcreg|DataOut[11]           ; 5       ;
; PC_register:pcreg|DataOut[10]           ; 5       ;
; Total number of inverted registers = 33 ;         ;
+-----------------------------------------+---------+


+----------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions             ;
+---------------------------+-----------------------+------+
; Register Name             ; Megafunction          ; Type ;
+---------------------------+-----------------------+------+
; ROB:rob|commit_BTA[0..31] ; ROB:rob|Reg_BTA_rtl_0 ; RAM  ;
+---------------------------+-----------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |SSOOO_CPU|ROB:rob|Commit_opcode[10]               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |SSOOO_CPU|LSBuffer:lsbuffer|Start_Index[2]        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |SSOOO_CPU|LSBuffer:lsbuffer|End_Index[0]          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |SSOOO_CPU|BranchPredictor:BPU|state[2]            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SSOOO_CPU|ROB:rob|Commit_Rd[3]                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SSOOO_CPU|ROB:rob|Start_Index[3]                  ;
; 8:1                ; 90 bits   ; 450 LEs       ; 450 LEs              ; 0 LEs                  ; Yes        ; |SSOOO_CPU|LSBuffer:lsbuffer|out_Immediate[12]     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |SSOOO_CPU|ROB:rob|End_Index[0]                    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |SSOOO_CPU|LSBuffer:lsbuffer|Reg_EA[7][7]          ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |SSOOO_CPU|LSBuffer:lsbuffer|Reg_EA[6][1]          ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |SSOOO_CPU|LSBuffer:lsbuffer|Reg_EA[5][7]          ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |SSOOO_CPU|LSBuffer:lsbuffer|Reg_EA[4][9]          ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |SSOOO_CPU|LSBuffer:lsbuffer|Reg_EA[3][0]          ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |SSOOO_CPU|LSBuffer:lsbuffer|Reg_EA[2][4]          ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |SSOOO_CPU|LSBuffer:lsbuffer|Reg_EA[1][4]          ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |SSOOO_CPU|LSBuffer:lsbuffer|Reg_EA[0][1]          ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |SSOOO_CPU|ROB:rob|Reg_Write_Data[14][3]           ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |SSOOO_CPU|ROB:rob|Reg_Write_Data[15][27]          ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |SSOOO_CPU|ROB:rob|Reg_Write_Data[12][29]          ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |SSOOO_CPU|ROB:rob|Reg_Write_Data[13][10]          ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |SSOOO_CPU|ROB:rob|Reg_Write_Data[10][19]          ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |SSOOO_CPU|ROB:rob|Reg_Write_Data[11][1]           ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |SSOOO_CPU|ROB:rob|Reg_Write_Data[8][18]           ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |SSOOO_CPU|ROB:rob|Reg_Write_Data[9][27]           ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |SSOOO_CPU|ROB:rob|Reg_Write_Data[6][19]           ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |SSOOO_CPU|ROB:rob|Reg_Write_Data[7][7]            ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |SSOOO_CPU|ROB:rob|Reg_Write_Data[4][20]           ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |SSOOO_CPU|ROB:rob|Reg_Write_Data[5][18]           ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |SSOOO_CPU|ROB:rob|Reg_Write_Data[2][23]           ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |SSOOO_CPU|ROB:rob|Reg_Write_Data[3][5]            ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |SSOOO_CPU|ROB:rob|Reg_Write_Data[0][18]           ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |SSOOO_CPU|ROB:rob|Reg_Write_Data[1][28]           ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|LSBuffer:lsbuffer|Reg_ROBEN2[7][1]      ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |SSOOO_CPU|LSBuffer:lsbuffer|Reg_ROBEN2_VAL[7][10] ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|LSBuffer:lsbuffer|Reg_ROBEN1[7][0]      ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |SSOOO_CPU|LSBuffer:lsbuffer|Reg_ROBEN1_VAL[7][31] ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|LSBuffer:lsbuffer|Reg_ROBEN2[6][0]      ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |SSOOO_CPU|LSBuffer:lsbuffer|Reg_ROBEN2_VAL[6][16] ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|LSBuffer:lsbuffer|Reg_ROBEN1[6][2]      ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |SSOOO_CPU|LSBuffer:lsbuffer|Reg_ROBEN1_VAL[6][26] ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|LSBuffer:lsbuffer|Reg_ROBEN2[5][3]      ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |SSOOO_CPU|LSBuffer:lsbuffer|Reg_ROBEN2_VAL[5][22] ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|LSBuffer:lsbuffer|Reg_ROBEN1[5][2]      ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |SSOOO_CPU|LSBuffer:lsbuffer|Reg_ROBEN1_VAL[5][10] ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|LSBuffer:lsbuffer|Reg_ROBEN2[4][4]      ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |SSOOO_CPU|LSBuffer:lsbuffer|Reg_ROBEN2_VAL[4][14] ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|LSBuffer:lsbuffer|Reg_ROBEN1[4][2]      ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |SSOOO_CPU|LSBuffer:lsbuffer|Reg_ROBEN1_VAL[4][6]  ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|LSBuffer:lsbuffer|Reg_ROBEN2[3][2]      ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |SSOOO_CPU|LSBuffer:lsbuffer|Reg_ROBEN2_VAL[3][16] ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|LSBuffer:lsbuffer|Reg_ROBEN1[3][0]      ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |SSOOO_CPU|LSBuffer:lsbuffer|Reg_ROBEN1_VAL[3][6]  ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|LSBuffer:lsbuffer|Reg_ROBEN2[2][1]      ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |SSOOO_CPU|LSBuffer:lsbuffer|Reg_ROBEN2_VAL[2][10] ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|LSBuffer:lsbuffer|Reg_ROBEN1[2][0]      ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |SSOOO_CPU|LSBuffer:lsbuffer|Reg_ROBEN1_VAL[2][14] ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|LSBuffer:lsbuffer|Reg_ROBEN2[1][3]      ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |SSOOO_CPU|LSBuffer:lsbuffer|Reg_ROBEN2_VAL[1][26] ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|LSBuffer:lsbuffer|Reg_ROBEN1[1][0]      ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |SSOOO_CPU|LSBuffer:lsbuffer|Reg_ROBEN1_VAL[1][14] ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|LSBuffer:lsbuffer|Reg_ROBEN2[0][0]      ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |SSOOO_CPU|LSBuffer:lsbuffer|Reg_ROBEN2_VAL[0][11] ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|LSBuffer:lsbuffer|Reg_ROBEN1[0][1]      ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |SSOOO_CPU|LSBuffer:lsbuffer|Reg_ROBEN1_VAL[0][19] ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; Yes        ; |SSOOO_CPU|RegFile:regfile|RP1_Reg1[27]            ;
; 33:1               ; 5 bits    ; 110 LEs       ; 110 LEs              ; 0 LEs                  ; Yes        ; |SSOOO_CPU|RegFile:regfile|RP1_Reg1_ROBEN[1]       ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; Yes        ; |SSOOO_CPU|RegFile:regfile|RP1_Reg2[18]            ;
; 33:1               ; 5 bits    ; 110 LEs       ; 110 LEs              ; 0 LEs                  ; Yes        ; |SSOOO_CPU|RegFile:regfile|RP1_Reg2_ROBEN[3]       ;
; 7:1                ; 102 bits  ; 408 LEs       ; 408 LEs              ; 0 LEs                  ; Yes        ; |SSOOO_CPU|RS:rs|RS_FU_Val11[15]                   ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|RS:rs|Reg_ROBEN1[0][4]                  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |SSOOO_CPU|RS:rs|Reg_ROBEN1_VAL[0][5]              ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|RS:rs|Reg_ROBEN2[0][0]                  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |SSOOO_CPU|RS:rs|Reg_ROBEN2_VAL[0][15]             ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|RS:rs|Reg_ROBEN1[1][2]                  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |SSOOO_CPU|RS:rs|Reg_ROBEN1_VAL[1][13]             ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|RS:rs|Reg_ROBEN2[1][2]                  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |SSOOO_CPU|RS:rs|Reg_ROBEN2_VAL[1][26]             ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|RS:rs|Reg_ROBEN1[2][0]                  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |SSOOO_CPU|RS:rs|Reg_ROBEN1_VAL[2][9]              ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|RS:rs|Reg_ROBEN2[2][3]                  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |SSOOO_CPU|RS:rs|Reg_ROBEN2_VAL[2][30]             ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|RS:rs|Reg_ROBEN1[3][4]                  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |SSOOO_CPU|RS:rs|Reg_ROBEN1_VAL[3][5]              ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|RS:rs|Reg_ROBEN2[3][0]                  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |SSOOO_CPU|RS:rs|Reg_ROBEN2_VAL[3][3]              ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|RS:rs|Reg_ROBEN1[4][1]                  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |SSOOO_CPU|RS:rs|Reg_ROBEN1_VAL[4][26]             ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|RS:rs|Reg_ROBEN2[4][0]                  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |SSOOO_CPU|RS:rs|Reg_ROBEN2_VAL[4][28]             ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|RS:rs|Reg_ROBEN1[5][3]                  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |SSOOO_CPU|RS:rs|Reg_ROBEN1_VAL[5][31]             ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|RS:rs|Reg_ROBEN2[5][2]                  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |SSOOO_CPU|RS:rs|Reg_ROBEN2_VAL[5][28]             ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|RS:rs|Reg_ROBEN1[6][4]                  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |SSOOO_CPU|RS:rs|Reg_ROBEN1_VAL[6][10]             ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|RS:rs|Reg_ROBEN2[6][3]                  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |SSOOO_CPU|RS:rs|Reg_ROBEN2_VAL[6][10]             ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|RS:rs|Reg_ROBEN1[7][4]                  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |SSOOO_CPU|RS:rs|Reg_ROBEN1_VAL[7][29]             ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|RS:rs|Reg_ROBEN2[7][0]                  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |SSOOO_CPU|RS:rs|Reg_ROBEN2_VAL[7][17]             ;
; 19:1               ; 32 bits   ; 384 LEs       ; 352 LEs              ; 32 LEs                 ; Yes        ; |SSOOO_CPU|ROB:rob|Commit_Write_Data[2]            ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|RegFile:regfile|Reg_ROBEs[31][2]        ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|RegFile:regfile|Reg_ROBEs[30][3]        ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|RegFile:regfile|Reg_ROBEs[29][2]        ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|RegFile:regfile|Reg_ROBEs[28][0]        ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|RegFile:regfile|Reg_ROBEs[27][0]        ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|RegFile:regfile|Reg_ROBEs[26][2]        ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|RegFile:regfile|Reg_ROBEs[25][0]        ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|RegFile:regfile|Reg_ROBEs[24][0]        ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|RegFile:regfile|Reg_ROBEs[23][1]        ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|RegFile:regfile|Reg_ROBEs[22][2]        ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|RegFile:regfile|Reg_ROBEs[21][1]        ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|RegFile:regfile|Reg_ROBEs[20][2]        ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|RegFile:regfile|Reg_ROBEs[19][3]        ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|RegFile:regfile|Reg_ROBEs[18][1]        ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|RegFile:regfile|Reg_ROBEs[17][3]        ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|RegFile:regfile|Reg_ROBEs[16][2]        ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|RegFile:regfile|Reg_ROBEs[15][4]        ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|RegFile:regfile|Reg_ROBEs[14][4]        ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|RegFile:regfile|Reg_ROBEs[13][3]        ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|RegFile:regfile|Reg_ROBEs[12][1]        ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|RegFile:regfile|Reg_ROBEs[11][3]        ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|RegFile:regfile|Reg_ROBEs[10][3]        ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|RegFile:regfile|Reg_ROBEs[9][3]         ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|RegFile:regfile|Reg_ROBEs[8][4]         ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|RegFile:regfile|Reg_ROBEs[7][4]         ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|RegFile:regfile|Reg_ROBEs[6][0]         ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|RegFile:regfile|Reg_ROBEs[5][1]         ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|RegFile:regfile|Reg_ROBEs[4][1]         ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|RegFile:regfile|Reg_ROBEs[3][1]         ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|RegFile:regfile|Reg_ROBEs[2][4]         ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|RegFile:regfile|Reg_ROBEs[1][4]         ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SSOOO_CPU|RegFile:regfile|Reg_ROBEs[0][4]         ;
; 8:1                ; 10 bits   ; 50 LEs        ; 40 LEs               ; 10 LEs                 ; Yes        ; |SSOOO_CPU|PC_register:pcreg|DataOut[3]            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |SSOOO_CPU|comb                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |SSOOO_CPU|comb                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |SSOOO_CPU|comb                                    ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |SSOOO_CPU|LSBuffer:lsbuffer|Mux1                  ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |SSOOO_CPU|LSBuffer:lsbuffer|Add31                 ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |SSOOO_CPU|LSBuffer:lsbuffer|Add27                 ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |SSOOO_CPU|LSBuffer:lsbuffer|Add23                 ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |SSOOO_CPU|LSBuffer:lsbuffer|Add19                 ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |SSOOO_CPU|LSBuffer:lsbuffer|Add15                 ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |SSOOO_CPU|LSBuffer:lsbuffer|Add11                 ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |SSOOO_CPU|LSBuffer:lsbuffer|Add7                  ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |SSOOO_CPU|LSBuffer:lsbuffer|Add3                  ;
; 16:1               ; 17 bits   ; 170 LEs       ; 170 LEs              ; 0 LEs                  ; No         ; |SSOOO_CPU|ROB:rob|Mux66                           ;
; 16:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |SSOOO_CPU|ROB:rob|Mux69                           ;
; 16:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |SSOOO_CPU|ROB:rob|Mux73                           ;
; 16:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |SSOOO_CPU|ROB:rob|Mux75                           ;
; 17:1               ; 32 bits   ; 352 LEs       ; 352 LEs              ; 0 LEs                  ; No         ; |SSOOO_CPU|comb                                    ;
; 17:1               ; 32 bits   ; 352 LEs       ; 352 LEs              ; 0 LEs                  ; No         ; |SSOOO_CPU|comb                                    ;
; 32:1               ; 5 bits    ; 105 LEs       ; 105 LEs              ; 0 LEs                  ; No         ; |SSOOO_CPU|RegFile:regfile|Mux71                   ;
; 7:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |SSOOO_CPU|PC[31]                                  ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |SSOOO_CPU|PC[16]                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 56 LEs               ; 24 LEs                 ; No         ; |SSOOO_CPU|ALU:alu1|Mux16                          ;
; 15:1               ; 8 bits    ; 80 LEs        ; 56 LEs               ; 24 LEs                 ; No         ; |SSOOO_CPU|ALU:alu1|Mux22                          ;
; 15:1               ; 8 bits    ; 80 LEs        ; 56 LEs               ; 24 LEs                 ; No         ; |SSOOO_CPU|ALU:alu2|Mux11                          ;
; 15:1               ; 8 bits    ; 80 LEs        ; 56 LEs               ; 24 LEs                 ; No         ; |SSOOO_CPU|ALU:alu2|Mux17                          ;
; 15:1               ; 8 bits    ; 80 LEs        ; 56 LEs               ; 24 LEs                 ; No         ; |SSOOO_CPU|ALU:alu3|Mux13                          ;
; 15:1               ; 8 bits    ; 80 LEs        ; 56 LEs               ; 24 LEs                 ; No         ; |SSOOO_CPU|ALU:alu3|Mux17                          ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |SSOOO_CPU|ALU:alu1|Mux7                           ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |SSOOO_CPU|ALU:alu1|Mux28                          ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |SSOOO_CPU|ALU:alu2|Mux8                           ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |SSOOO_CPU|ALU:alu2|Mux27                          ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |SSOOO_CPU|ALU:alu3|Mux5                           ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |SSOOO_CPU|ALU:alu3|Mux27                          ;
; 17:1               ; 2 bits    ; 22 LEs        ; 16 LEs               ; 6 LEs                  ; No         ; |SSOOO_CPU|ALU:alu1|Mux4                           ;
; 17:1               ; 2 bits    ; 22 LEs        ; 16 LEs               ; 6 LEs                  ; No         ; |SSOOO_CPU|ALU:alu1|Mux30                          ;
; 17:1               ; 2 bits    ; 22 LEs        ; 16 LEs               ; 6 LEs                  ; No         ; |SSOOO_CPU|ALU:alu2|Mux4                           ;
; 17:1               ; 2 bits    ; 22 LEs        ; 16 LEs               ; 6 LEs                  ; No         ; |SSOOO_CPU|ALU:alu2|Mux29                          ;
; 17:1               ; 2 bits    ; 22 LEs        ; 16 LEs               ; 6 LEs                  ; No         ; |SSOOO_CPU|ALU:alu3|Mux0                           ;
; 17:1               ; 2 bits    ; 22 LEs        ; 16 LEs               ; 6 LEs                  ; No         ; |SSOOO_CPU|ALU:alu3|Mux29                          ;
; 18:1               ; 2 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; No         ; |SSOOO_CPU|ALU:alu1|Mux31                          ;
; 18:1               ; 2 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; No         ; |SSOOO_CPU|ALU:alu2|Mux32                          ;
; 18:1               ; 2 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; No         ; |SSOOO_CPU|ALU:alu3|Mux32                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DM:datamemory|DataMemory_IP:DataMemory|altsyncram:altsyncram_component|altsyncram_1vj1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for ROB:rob|altsyncram:Reg_BTA_rtl_0|altsyncram_6pd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------+
; Assignment                      ; Value              ; From ; To                       ;
+---------------------------------+--------------------+------+--------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                        ;
+---------------------------------+--------------------+------+--------------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |SSOOO_CPU ;
+---------------------------------+--------------+--------------------------+
; Parameter Name                  ; Value        ; Type                     ;
+---------------------------------+--------------+--------------------------+
; add                             ; 000000100000 ; Unsigned Binary          ;
; addu                            ; 000000100001 ; Unsigned Binary          ;
; sub                             ; 000000100010 ; Unsigned Binary          ;
; subu                            ; 000000100011 ; Unsigned Binary          ;
; and_                            ; 000000100100 ; Unsigned Binary          ;
; or_                             ; 000000100101 ; Unsigned Binary          ;
; xor_                            ; 000000100110 ; Unsigned Binary          ;
; nor_                            ; 000000100111 ; Unsigned Binary          ;
; sll                             ; 000000000000 ; Unsigned Binary          ;
; srl                             ; 000000000010 ; Unsigned Binary          ;
; slt                             ; 000000101010 ; Unsigned Binary          ;
; sgt                             ; 000000101011 ; Unsigned Binary          ;
; jr                              ; 000000001000 ; Unsigned Binary          ;
; addi                            ; 001000000000 ; Unsigned Binary          ;
; andi                            ; 001100000000 ; Unsigned Binary          ;
; ori                             ; 001101000000 ; Unsigned Binary          ;
; xori                            ; 001110000000 ; Unsigned Binary          ;
; lw                              ; 100011000000 ; Unsigned Binary          ;
; sw                              ; 101011000000 ; Unsigned Binary          ;
; slti                            ; 001010000000 ; Unsigned Binary          ;
; beq                             ; 000100000000 ; Unsigned Binary          ;
; bne                             ; 000101000000 ; Unsigned Binary          ;
; j                               ; 000010000000 ; Unsigned Binary          ;
; jal                             ; 000011000000 ; Unsigned Binary          ;
; hlt_inst                        ; 111111000000 ; Unsigned Binary          ;
; EXCEPTION_CAUSE_INVALID_IM_ADDR ; 1            ; Signed Integer           ;
; EXCEPTION_CAUSE_INVALID_DM_ADDR ; 2            ; Signed Integer           ;
+---------------------------------+--------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PC_register:pcreg ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; initialaddr    ; -1    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BranchPredictor:BPU ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; N              ; 3     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROB:rob ;
+----------------+--------------+----------------------+
; Parameter Name ; Value        ; Type                 ;
+----------------+--------------+----------------------+
; add            ; 000000100000 ; Unsigned Binary      ;
; addu           ; 000000100001 ; Unsigned Binary      ;
; sub            ; 000000100010 ; Unsigned Binary      ;
; subu           ; 000000100011 ; Unsigned Binary      ;
; and_           ; 000000100100 ; Unsigned Binary      ;
; or_            ; 000000100101 ; Unsigned Binary      ;
; xor_           ; 000000100110 ; Unsigned Binary      ;
; nor_           ; 000000100111 ; Unsigned Binary      ;
; sll            ; 000000000000 ; Unsigned Binary      ;
; srl            ; 000000000010 ; Unsigned Binary      ;
; slt            ; 000000101010 ; Unsigned Binary      ;
; sgt            ; 000000101011 ; Unsigned Binary      ;
; jr             ; 000000001000 ; Unsigned Binary      ;
; addi           ; 001000000000 ; Unsigned Binary      ;
; andi           ; 001100000000 ; Unsigned Binary      ;
; ori            ; 001101000000 ; Unsigned Binary      ;
; xori           ; 001110000000 ; Unsigned Binary      ;
; lw             ; 100011000000 ; Unsigned Binary      ;
; sw             ; 101011000000 ; Unsigned Binary      ;
; slti           ; 001010000000 ; Unsigned Binary      ;
; beq            ; 000100000000 ; Unsigned Binary      ;
; bne            ; 000101000000 ; Unsigned Binary      ;
; j              ; 000010000000 ; Unsigned Binary      ;
; jal            ; 000011000000 ; Unsigned Binary      ;
; hlt_inst       ; 111111000000 ; Unsigned Binary      ;
+----------------+--------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_OPER:alu_op ;
+----------------+--------------+------------------------------+
; Parameter Name ; Value        ; Type                         ;
+----------------+--------------+------------------------------+
; add            ; 000000100000 ; Unsigned Binary              ;
; addu           ; 000000100001 ; Unsigned Binary              ;
; sub            ; 000000100010 ; Unsigned Binary              ;
; subu           ; 000000100011 ; Unsigned Binary              ;
; and_           ; 000000100100 ; Unsigned Binary              ;
; or_            ; 000000100101 ; Unsigned Binary              ;
; xor_           ; 000000100110 ; Unsigned Binary              ;
; nor_           ; 000000100111 ; Unsigned Binary              ;
; sll            ; 000000000000 ; Unsigned Binary              ;
; srl            ; 000000000010 ; Unsigned Binary              ;
; slt            ; 000000101010 ; Unsigned Binary              ;
; sgt            ; 000000101011 ; Unsigned Binary              ;
; jr             ; 000000001000 ; Unsigned Binary              ;
; addi           ; 001000000000 ; Unsigned Binary              ;
; andi           ; 001100000000 ; Unsigned Binary              ;
; ori            ; 001101000000 ; Unsigned Binary              ;
; xori           ; 001110000000 ; Unsigned Binary              ;
; lw             ; 100011000000 ; Unsigned Binary              ;
; sw             ; 101011000000 ; Unsigned Binary              ;
; slti           ; 001010000000 ; Unsigned Binary              ;
; beq            ; 000100000000 ; Unsigned Binary              ;
; bne            ; 000101000000 ; Unsigned Binary              ;
; j              ; 000010000000 ; Unsigned Binary              ;
; jal            ; 000011000000 ; Unsigned Binary              ;
; hlt_inst       ; 111111000000 ; Unsigned Binary              ;
+----------------+--------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:alu1 ;
+----------------+--------------+-----------------------+
; Parameter Name ; Value        ; Type                  ;
+----------------+--------------+-----------------------+
; add            ; 000000100000 ; Unsigned Binary       ;
; addu           ; 000000100001 ; Unsigned Binary       ;
; sub            ; 000000100010 ; Unsigned Binary       ;
; subu           ; 000000100011 ; Unsigned Binary       ;
; and_           ; 000000100100 ; Unsigned Binary       ;
; or_            ; 000000100101 ; Unsigned Binary       ;
; xor_           ; 000000100110 ; Unsigned Binary       ;
; nor_           ; 000000100111 ; Unsigned Binary       ;
; sll            ; 000000000000 ; Unsigned Binary       ;
; srl            ; 000000000010 ; Unsigned Binary       ;
; slt            ; 000000101010 ; Unsigned Binary       ;
; sgt            ; 000000101011 ; Unsigned Binary       ;
; jr             ; 000000001000 ; Unsigned Binary       ;
; addi           ; 001000000000 ; Unsigned Binary       ;
; andi           ; 001100000000 ; Unsigned Binary       ;
; ori            ; 001101000000 ; Unsigned Binary       ;
; xori           ; 001110000000 ; Unsigned Binary       ;
; lw             ; 100011000000 ; Unsigned Binary       ;
; sw             ; 101011000000 ; Unsigned Binary       ;
; slti           ; 001010000000 ; Unsigned Binary       ;
; beq            ; 000100000000 ; Unsigned Binary       ;
; bne            ; 000101000000 ; Unsigned Binary       ;
; j              ; 000010000000 ; Unsigned Binary       ;
; jal            ; 000011000000 ; Unsigned Binary       ;
; hlt_inst       ; 111111000000 ; Unsigned Binary       ;
+----------------+--------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:alu2 ;
+----------------+--------------+-----------------------+
; Parameter Name ; Value        ; Type                  ;
+----------------+--------------+-----------------------+
; add            ; 000000100000 ; Unsigned Binary       ;
; addu           ; 000000100001 ; Unsigned Binary       ;
; sub            ; 000000100010 ; Unsigned Binary       ;
; subu           ; 000000100011 ; Unsigned Binary       ;
; and_           ; 000000100100 ; Unsigned Binary       ;
; or_            ; 000000100101 ; Unsigned Binary       ;
; xor_           ; 000000100110 ; Unsigned Binary       ;
; nor_           ; 000000100111 ; Unsigned Binary       ;
; sll            ; 000000000000 ; Unsigned Binary       ;
; srl            ; 000000000010 ; Unsigned Binary       ;
; slt            ; 000000101010 ; Unsigned Binary       ;
; sgt            ; 000000101011 ; Unsigned Binary       ;
; jr             ; 000000001000 ; Unsigned Binary       ;
; addi           ; 001000000000 ; Unsigned Binary       ;
; andi           ; 001100000000 ; Unsigned Binary       ;
; ori            ; 001101000000 ; Unsigned Binary       ;
; xori           ; 001110000000 ; Unsigned Binary       ;
; lw             ; 100011000000 ; Unsigned Binary       ;
; sw             ; 101011000000 ; Unsigned Binary       ;
; slti           ; 001010000000 ; Unsigned Binary       ;
; beq            ; 000100000000 ; Unsigned Binary       ;
; bne            ; 000101000000 ; Unsigned Binary       ;
; j              ; 000010000000 ; Unsigned Binary       ;
; jal            ; 000011000000 ; Unsigned Binary       ;
; hlt_inst       ; 111111000000 ; Unsigned Binary       ;
+----------------+--------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:alu3 ;
+----------------+--------------+-----------------------+
; Parameter Name ; Value        ; Type                  ;
+----------------+--------------+-----------------------+
; add            ; 000000100000 ; Unsigned Binary       ;
; addu           ; 000000100001 ; Unsigned Binary       ;
; sub            ; 000000100010 ; Unsigned Binary       ;
; subu           ; 000000100011 ; Unsigned Binary       ;
; and_           ; 000000100100 ; Unsigned Binary       ;
; or_            ; 000000100101 ; Unsigned Binary       ;
; xor_           ; 000000100110 ; Unsigned Binary       ;
; nor_           ; 000000100111 ; Unsigned Binary       ;
; sll            ; 000000000000 ; Unsigned Binary       ;
; srl            ; 000000000010 ; Unsigned Binary       ;
; slt            ; 000000101010 ; Unsigned Binary       ;
; sgt            ; 000000101011 ; Unsigned Binary       ;
; jr             ; 000000001000 ; Unsigned Binary       ;
; addi           ; 001000000000 ; Unsigned Binary       ;
; andi           ; 001100000000 ; Unsigned Binary       ;
; ori            ; 001101000000 ; Unsigned Binary       ;
; xori           ; 001110000000 ; Unsigned Binary       ;
; lw             ; 100011000000 ; Unsigned Binary       ;
; sw             ; 101011000000 ; Unsigned Binary       ;
; slti           ; 001010000000 ; Unsigned Binary       ;
; beq            ; 000100000000 ; Unsigned Binary       ;
; bne            ; 000101000000 ; Unsigned Binary       ;
; j              ; 000010000000 ; Unsigned Binary       ;
; jal            ; 000011000000 ; Unsigned Binary       ;
; hlt_inst       ; 111111000000 ; Unsigned Binary       ;
+----------------+--------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LSBuffer:lsbuffer ;
+----------------+--------------+--------------------------------+
; Parameter Name ; Value        ; Type                           ;
+----------------+--------------+--------------------------------+
; add            ; 000000100000 ; Unsigned Binary                ;
; addu           ; 000000100001 ; Unsigned Binary                ;
; sub            ; 000000100010 ; Unsigned Binary                ;
; subu           ; 000000100011 ; Unsigned Binary                ;
; and_           ; 000000100100 ; Unsigned Binary                ;
; or_            ; 000000100101 ; Unsigned Binary                ;
; xor_           ; 000000100110 ; Unsigned Binary                ;
; nor_           ; 000000100111 ; Unsigned Binary                ;
; sll            ; 000000000000 ; Unsigned Binary                ;
; srl            ; 000000000010 ; Unsigned Binary                ;
; slt            ; 000000101010 ; Unsigned Binary                ;
; sgt            ; 000000101011 ; Unsigned Binary                ;
; jr             ; 000000001000 ; Unsigned Binary                ;
; addi           ; 001000000000 ; Unsigned Binary                ;
; andi           ; 001100000000 ; Unsigned Binary                ;
; ori            ; 001101000000 ; Unsigned Binary                ;
; xori           ; 001110000000 ; Unsigned Binary                ;
; lw             ; 100011000000 ; Unsigned Binary                ;
; sw             ; 101011000000 ; Unsigned Binary                ;
; slti           ; 001010000000 ; Unsigned Binary                ;
; beq            ; 000100000000 ; Unsigned Binary                ;
; bne            ; 000101000000 ; Unsigned Binary                ;
; j              ; 000010000000 ; Unsigned Binary                ;
; jal            ; 000011000000 ; Unsigned Binary                ;
; hlt_inst       ; 111111000000 ; Unsigned Binary                ;
+----------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DM:datamemory|DataMemory_IP:DataMemory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+---------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                              ;
+------------------------------------+----------------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                           ;
; OPERATION_MODE                     ; SINGLE_PORT                ; Untyped                                           ;
; WIDTH_A                            ; 32                         ; Signed Integer                                    ;
; WIDTHAD_A                          ; 10                         ; Signed Integer                                    ;
; NUMWORDS_A                         ; 1024                       ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                           ;
; WIDTH_B                            ; 1                          ; Untyped                                           ;
; WIDTHAD_B                          ; 1                          ; Untyped                                           ;
; NUMWORDS_B                         ; 1                          ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                           ;
; BYTE_SIZE                          ; 8                          ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                           ;
; INIT_FILE                          ; DataMemory_IP1PORT_MIF.MIF ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_1vj1            ; Untyped                                           ;
+------------------------------------+----------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ROB:rob|altsyncram:Reg_BTA_rtl_0 ;
+------------------------------------+----------------------+-----------------------+
; Parameter Name                     ; Value                ; Type                  ;
+------------------------------------+----------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped               ;
; WIDTH_A                            ; 32                   ; Untyped               ;
; WIDTHAD_A                          ; 4                    ; Untyped               ;
; NUMWORDS_A                         ; 16                   ; Untyped               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped               ;
; WIDTH_B                            ; 32                   ; Untyped               ;
; WIDTHAD_B                          ; 4                    ; Untyped               ;
; NUMWORDS_B                         ; 16                   ; Untyped               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped               ;
; BYTE_SIZE                          ; 8                    ; Untyped               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped               ;
; INIT_FILE                          ; UNUSED               ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped               ;
; ENABLE_ECC                         ; FALSE                ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_6pd1      ; Untyped               ;
+------------------------------------+----------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                   ;
+-------------------------------------------+------------------------------------------------------------------------+
; Name                                      ; Value                                                                  ;
+-------------------------------------------+------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                      ;
; Entity Instance                           ; DM:datamemory|DataMemory_IP:DataMemory|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                            ;
;     -- WIDTH_A                            ; 32                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; ROB:rob|altsyncram:Reg_BTA_rtl_0                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                              ;
;     -- WIDTH_A                            ; 32                                                                     ;
;     -- NUMWORDS_A                         ; 16                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 32                                                                     ;
;     -- NUMWORDS_B                         ; 16                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
+-------------------------------------------+------------------------------------------------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "CDB:cdb"          ;
+------------+-------+----------+--------------+
; Port       ; Type  ; Severity ; Details      ;
+------------+-------+----------+--------------+
; EXCEPTION1 ; Input ; Info     ; Stuck at GND ;
; EXCEPTION3 ; Input ; Info     ; Stuck at GND ;
; EXCEPTION4 ; Input ; Info     ; Stuck at GND ;
+------------+-------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LSBuffer:lsbuffer"                                                                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; out_Rd      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_ROBEN1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_ROBEN2  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Start_Index ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; End_Index   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:alu3"                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; FU_opcode  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; FU_Is_Free ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:alu2"                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; FU_opcode  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; FU_Is_Free ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:alu1"                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; FU_opcode  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; FU_Is_Free ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RS:rs"                                                                                      ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; FULL_FLAG    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; RS_FU_RS_ID1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; RS_FU_RS_ID2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; RS_FU_RS_ID3 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROB:rob"                                                                                                    ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                             ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; EXCEPTION_Flag               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; commit_pc                    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Commit_Control_Signals[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BranchPredictor:BPU"                                                                                                                        ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PC   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegFile:regfile"                                                                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; input_WP1_DRindex_test ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; output_ROBEN_test      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 34                          ;
; cycloneiii_ff         ; 4574                        ;
;     CLR               ; 307                         ;
;     CLR SCLR          ; 1                           ;
;     CLR SCLR SLD      ; 1                           ;
;     CLR SLD           ; 82                          ;
;     ENA               ; 2679                        ;
;     ENA CLR           ; 1229                        ;
;     ENA SCLR          ; 2                           ;
;     ENA SCLR SLD      ; 97                          ;
;     ENA SLD           ; 144                         ;
;     SCLR              ; 9                           ;
;     plain             ; 23                          ;
; cycloneiii_lcell_comb ; 13376                       ;
;     arith             ; 548                         ;
;         2 data inputs ; 94                          ;
;         3 data inputs ; 454                         ;
;     normal            ; 12828                       ;
;         1 data inputs ; 37                          ;
;         2 data inputs ; 482                         ;
;         3 data inputs ; 2597                        ;
;         4 data inputs ; 9712                        ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 14.00                       ;
; Average LUT depth     ; 7.20                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:23     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Sun Feb  2 17:42:14 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SSOOO_CPU -c SSOOO_CPU
Warning (125096): Overriding device family setting MAX 10 -- part EP4CE115F29C7 belongs to device family Cyclone IV E
    Info (125063): set_global_assignment -name DEVICE EP4CE115F29C7
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ssooo_sim.v
    Info (12023): Found entity 1: SSOOO_Sim File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_Sim.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file ssooo_cpu.v
    Info (12023): Found entity 1: SSOOO_CPU File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datamemory_ip.v
    Info (12023): Found entity 1: DataMemory_IP File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/DataMemory_IP.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file datamemory_ip2port.v
    Info (12023): Found entity 1: DataMemory_IP2PORT File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/DataMemory_IP2PORT.v Line: 40
Info (12127): Elaborating entity "SSOOO_CPU" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at SSOOO_CPU.v(136): object "EXCEPTION_EPC" assigned a value but never read File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v Line: 136
Warning (10036): Verilog HDL or VHDL warning at SSOOO_CPU.v(136): object "EXCEPTION_CAUSE" assigned a value but never read File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v Line: 136
Warning (12125): Using design file pc_register.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: PC_register File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/pc_register.v Line: 2
Info (12128): Elaborating entity "PC_register" for hierarchy "PC_register:pcreg" File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v Line: 236
Warning (12125): Using design file instruction queue/instq.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: InstQ File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/instruction queue/instq.v Line: 2
Info (12128): Elaborating entity "InstQ" for hierarchy "InstQ:instq" File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v Line: 253
Warning (10030): Net "InstMem.data_a" at instq.v(16) has no driver or initial value, using a default initial value '0' File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/instruction queue/instq.v Line: 16
Warning (10030): Net "InstMem.waddr_a" at instq.v(16) has no driver or initial value, using a default initial value '0' File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/instruction queue/instq.v Line: 16
Warning (10030): Net "InstMem.we_a" at instq.v(16) has no driver or initial value, using a default initial value '0' File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/instruction queue/instq.v Line: 16
Warning (12125): Using design file register file/regfile.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: RegFile File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/register file/regfile.v Line: 2
Info (12128): Elaborating entity "RegFile" for hierarchy "RegFile:regfile" File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v Line: 291
Warning (10240): Verilog HDL Always Construct warning at regfile.v(49): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/register file/regfile.v Line: 49
Warning (12125): Using design file branchpredictor.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: BranchPredictor File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/branchpredictor.v Line: 6
Warning (10222): Verilog HDL Parameter Declaration warning at opcodes.txt(22): Parameter Declaration in module "BranchPredictor" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/opcodes.txt Line: 22
Warning (10222): Verilog HDL Parameter Declaration warning at branchpredictor.v(20): Parameter Declaration in module "BranchPredictor" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/branchpredictor.v Line: 20
Info (12128): Elaborating entity "BranchPredictor" for hierarchy "BranchPredictor:BPU" File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v Line: 303
Warning (10230): Verilog HDL assignment warning at branchpredictor.v(20): truncated value with size 32 to match size of target (4) File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/branchpredictor.v Line: 20
Warning (12125): Using design file reorder buffer/rob.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ROB File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reorder buffer/rob.v Line: 16
Info (12128): Elaborating entity "ROB" for hierarchy "ROB:rob" File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v Line: 369
Warning (10230): Verilog HDL assignment warning at rob.v(161): truncated value with size 32 to match size of target (5) File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reorder buffer/rob.v Line: 161
Warning (10230): Verilog HDL assignment warning at rob.v(220): truncated value with size 32 to match size of target (5) File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reorder buffer/rob.v Line: 220
Warning (10230): Verilog HDL assignment warning at rob.v(227): truncated value with size 32 to match size of target (5) File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reorder buffer/rob.v Line: 227
Warning (10240): Verilog HDL Always Construct warning at rob.v(159): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reorder buffer/rob.v Line: 159
Warning (12125): Using design file functional unit/alu_oper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ALU_OPER File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu_oper.v Line: 15
Info (12128): Elaborating entity "ALU_OPER" for hierarchy "ALU_OPER:alu_op" File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v Line: 372
Warning (10270): Verilog HDL Case Statement warning at alu_oper.v(28): incomplete case statement has no default case item File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu_oper.v Line: 28
Warning (10240): Verilog HDL Always Construct warning at alu_oper.v(28): inferring latch(es) for variable "ALU_OP", which holds its previous value in one or more paths through the always construct File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu_oper.v Line: 28
Info (10041): Inferred latch for "ALU_OP[0]" at alu_oper.v(28) File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu_oper.v Line: 28
Info (10041): Inferred latch for "ALU_OP[1]" at alu_oper.v(28) File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu_oper.v Line: 28
Info (10041): Inferred latch for "ALU_OP[2]" at alu_oper.v(28) File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu_oper.v Line: 28
Info (10041): Inferred latch for "ALU_OP[3]" at alu_oper.v(28) File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu_oper.v Line: 28
Warning (10274): Verilog HDL macro warning at rs.v(60): overriding existing definition for macro "I", which was defined in "rob.v", line 84 File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 60
Warning (12125): Using design file reservation station/rs.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: RS File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 1
Info (12128): Elaborating entity "RS" for hierarchy "RS:rs" File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v Line: 461
Warning (10036): Verilog HDL or VHDL warning at rs.v(265): object "b1" assigned a value but never read File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 265
Warning (10036): Verilog HDL or VHDL warning at rs.v(265): object "b2" assigned a value but never read File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 265
Warning (10036): Verilog HDL or VHDL warning at rs.v(265): object "b3" assigned a value but never read File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 265
Warning (10036): Verilog HDL or VHDL warning at rs.v(265): object "b4" assigned a value but never read File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 265
Warning (10230): Verilog HDL assignment warning at rs.v(110): truncated value with size 32 to match size of target (5) File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 110
Warning (10230): Verilog HDL assignment warning at rs.v(118): truncated value with size 32 to match size of target (5) File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 118
Warning (10230): Verilog HDL assignment warning at rs.v(123): truncated value with size 32 to match size of target (5) File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 123
Warning (10230): Verilog HDL assignment warning at rs.v(148): truncated value with size 32 to match size of target (5) File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 148
Warning (10230): Verilog HDL assignment warning at rs.v(251): truncated value with size 32 to match size of target (5) File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 251
Warning (12125): Using design file functional unit/alu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ALU File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 1
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:alu1" File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v Line: 482
Warning (10270): Verilog HDL Case Statement warning at alu.v(40): incomplete case statement has no default case item File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
Warning (10240): Verilog HDL Always Construct warning at alu.v(40): inferring latch(es) for variable "Reg_res", which holds its previous value in one or more paths through the always construct File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[0]" at alu.v(40) File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[1]" at alu.v(40) File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[2]" at alu.v(40) File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[3]" at alu.v(40) File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[4]" at alu.v(40) File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[5]" at alu.v(40) File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[6]" at alu.v(40) File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[7]" at alu.v(40) File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[8]" at alu.v(40) File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[9]" at alu.v(40) File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[10]" at alu.v(40) File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[11]" at alu.v(40) File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[12]" at alu.v(40) File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[13]" at alu.v(40) File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[14]" at alu.v(40) File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[15]" at alu.v(40) File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[16]" at alu.v(40) File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[17]" at alu.v(40) File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[18]" at alu.v(40) File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[19]" at alu.v(40) File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[20]" at alu.v(40) File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[21]" at alu.v(40) File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[22]" at alu.v(40) File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[23]" at alu.v(40) File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[24]" at alu.v(40) File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[25]" at alu.v(40) File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[26]" at alu.v(40) File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[27]" at alu.v(40) File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[28]" at alu.v(40) File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[29]" at alu.v(40) File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[30]" at alu.v(40) File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
Info (10041): Inferred latch for "Reg_res[31]" at alu.v(40) File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
Warning (12125): Using design file addressunit&ld_st buffer/addressunit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: AddressUnit File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/addressunit&ld_st buffer/addressunit.v Line: 21
Info (12128): Elaborating entity "AddressUnit" for hierarchy "AddressUnit:AU" File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v Line: 569
Warning (12125): Using design file addressunit&ld_st buffer/lsbuffer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: LSBuffer File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/addressunit&ld_st buffer/lsbuffer.v Line: 11
Info (12128): Elaborating entity "LSBuffer" for hierarchy "LSBuffer:lsbuffer" File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v Line: 629
Warning (10230): Verilog HDL assignment warning at lsbuffer.v(119): truncated value with size 32 to match size of target (5) File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/addressunit&ld_st buffer/lsbuffer.v Line: 119
Warning (10230): Verilog HDL assignment warning at lsbuffer.v(165): truncated value with size 32 to match size of target (5) File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/addressunit&ld_st buffer/lsbuffer.v Line: 165
Warning (10030): Net "Reg_EA[7][31..10]" at lsbuffer.v(84) has no driver or initial value, using a default initial value '0' File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/addressunit&ld_st buffer/lsbuffer.v Line: 84
Warning (10030): Net "Reg_EA[6][31..10]" at lsbuffer.v(84) has no driver or initial value, using a default initial value '0' File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/addressunit&ld_st buffer/lsbuffer.v Line: 84
Warning (10030): Net "Reg_EA[5][31..10]" at lsbuffer.v(84) has no driver or initial value, using a default initial value '0' File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/addressunit&ld_st buffer/lsbuffer.v Line: 84
Warning (10030): Net "Reg_EA[4][31..10]" at lsbuffer.v(84) has no driver or initial value, using a default initial value '0' File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/addressunit&ld_st buffer/lsbuffer.v Line: 84
Warning (10030): Net "Reg_EA[3][31..10]" at lsbuffer.v(84) has no driver or initial value, using a default initial value '0' File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/addressunit&ld_st buffer/lsbuffer.v Line: 84
Warning (10030): Net "Reg_EA[2][31..10]" at lsbuffer.v(84) has no driver or initial value, using a default initial value '0' File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/addressunit&ld_st buffer/lsbuffer.v Line: 84
Warning (10030): Net "Reg_EA[1][31..10]" at lsbuffer.v(84) has no driver or initial value, using a default initial value '0' File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/addressunit&ld_st buffer/lsbuffer.v Line: 84
Warning (10030): Net "Reg_EA[0][31..10]" at lsbuffer.v(84) has no driver or initial value, using a default initial value '0' File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/addressunit&ld_st buffer/lsbuffer.v Line: 84
Warning (12125): Using design file memory unit/dm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DM File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/memory unit/dm.v Line: 3
Info (12128): Elaborating entity "DM" for hierarchy "DM:datamemory" File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v Line: 652
Info (12128): Elaborating entity "DataMemory_IP" for hierarchy "DM:datamemory|DataMemory_IP:DataMemory" File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/memory unit/dm.v Line: 61
Info (12128): Elaborating entity "altsyncram" for hierarchy "DM:datamemory|DataMemory_IP:DataMemory|altsyncram:altsyncram_component" File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/DataMemory_IP.v Line: 86
Info (12130): Elaborated megafunction instantiation "DM:datamemory|DataMemory_IP:DataMemory|altsyncram:altsyncram_component" File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/DataMemory_IP.v Line: 86
Info (12133): Instantiated megafunction "DM:datamemory|DataMemory_IP:DataMemory|altsyncram:altsyncram_component" with the following parameter: File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/DataMemory_IP.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "DataMemory_IP1PORT_MIF.MIF"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1vj1.tdf
    Info (12023): Found entity 1: altsyncram_1vj1 File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/db/altsyncram_1vj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_1vj1" for hierarchy "DM:datamemory|DataMemory_IP:DataMemory|altsyncram:altsyncram_component|altsyncram_1vj1:auto_generated" File: d:/quartus/devices_support/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (12125): Using design file common data bus/cdb.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: CDB File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/common data bus/cdb.v Line: 15
Info (12128): Elaborating entity "CDB" for hierarchy "CDB:cdb" File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v Line: 692
Warning (276027): Inferred dual-clock RAM node "ROB:rob|Reg_BTA_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 4 instances of uninferred RAM logic
    Info (276007): RAM logic "InstQ:instq|InstMem" is uninferred due to asynchronous read logic File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/instruction queue/instq.v Line: 16
    Info (276004): RAM logic "LSBuffer:lsbuffer|Reg_ROBEN" is uninferred due to inappropriate RAM size File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/addressunit&ld_st buffer/lsbuffer.v Line: 85
    Info (276004): RAM logic "LSBuffer:lsbuffer|Reg_opcode" is uninferred due to inappropriate RAM size File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/addressunit&ld_st buffer/lsbuffer.v Line: 82
    Info (276004): RAM logic "ROB:rob|Reg_Rd" is uninferred due to inappropriate RAM size File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reorder buffer/rob.v Line: 91
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ROB:rob|Reg_BTA_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "ROB:rob|altsyncram:Reg_BTA_rtl_0"
Info (12133): Instantiated megafunction "ROB:rob|altsyncram:Reg_BTA_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6pd1.tdf
    Info (12023): Found entity 1: altsyncram_6pd1 File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/db/altsyncram_6pd1.tdf Line: 28
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch ALU:alu3|Reg_res[10] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP3[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu1|Reg_res[10] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP1[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu2|Reg_res[10] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP2[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu1|Reg_res[9] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP1[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu3|Reg_res[9] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP3[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu2|Reg_res[9] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP2[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu3|Reg_res[8] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP3[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu1|Reg_res[8] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP1[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu2|Reg_res[8] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP2[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu1|Reg_res[7] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP1[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu3|Reg_res[7] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP3[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu2|Reg_res[7] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP2[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu3|Reg_res[6] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP3[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu1|Reg_res[6] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP1[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu2|Reg_res[6] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP2[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu1|Reg_res[5] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP1[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu3|Reg_res[5] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP3[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu2|Reg_res[5] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP2[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu3|Reg_res[4] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP3[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu1|Reg_res[4] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP1[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu2|Reg_res[4] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP2[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu1|Reg_res[3] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP1[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu3|Reg_res[3] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP3[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu2|Reg_res[3] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP2[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu3|Reg_res[2] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP3[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu1|Reg_res[2] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP1[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu2|Reg_res[2] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP2[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu1|Reg_res[1] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP1[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu3|Reg_res[1] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP3[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu2|Reg_res[1] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP2[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu3|Reg_res[0] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP3[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu1|Reg_res[0] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP1[2] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu2|Reg_res[0] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP2[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu1|Reg_res[11] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP1[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu3|Reg_res[11] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP3[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu2|Reg_res[11] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP2[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu3|Reg_res[12] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP3[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu1|Reg_res[12] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP1[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu2|Reg_res[12] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP2[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu1|Reg_res[13] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP1[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu3|Reg_res[13] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP3[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu2|Reg_res[13] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP2[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu3|Reg_res[14] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP3[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu1|Reg_res[14] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP1[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu2|Reg_res[14] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP2[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu1|Reg_res[15] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP1[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu3|Reg_res[15] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP3[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu2|Reg_res[15] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP2[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu3|Reg_res[16] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP3[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu1|Reg_res[16] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP1[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu2|Reg_res[16] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP2[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu1|Reg_res[17] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP1[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu3|Reg_res[17] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP3[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu2|Reg_res[17] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP2[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu3|Reg_res[18] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP3[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu1|Reg_res[18] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP1[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu2|Reg_res[18] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP2[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu1|Reg_res[19] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP1[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu3|Reg_res[19] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP3[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu2|Reg_res[19] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP2[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu3|Reg_res[20] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP3[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu1|Reg_res[20] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP1[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu2|Reg_res[20] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP2[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu1|Reg_res[21] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP1[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu3|Reg_res[21] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP3[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu2|Reg_res[21] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP2[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu3|Reg_res[22] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP3[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu1|Reg_res[22] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP1[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu2|Reg_res[22] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP2[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu1|Reg_res[23] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP1[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu3|Reg_res[23] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP3[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu2|Reg_res[23] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP2[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu3|Reg_res[24] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP3[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu1|Reg_res[24] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP1[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu2|Reg_res[24] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP2[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu1|Reg_res[25] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP1[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu3|Reg_res[25] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP3[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu2|Reg_res[25] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP2[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu3|Reg_res[26] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP3[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu1|Reg_res[26] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP1[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu2|Reg_res[26] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP2[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu1|Reg_res[27] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP1[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu3|Reg_res[27] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP3[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu2|Reg_res[27] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP2[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu3|Reg_res[28] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP3[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu1|Reg_res[28] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP1[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu2|Reg_res[28] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP2[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu1|Reg_res[29] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP1[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu3|Reg_res[29] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP3[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu2|Reg_res[29] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP2[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu3|Reg_res[30] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP3[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu1|Reg_res[30] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP1[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu2|Reg_res[30] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP2[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu1|Reg_res[31] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP1[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu3|Reg_res[31] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP3[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU:alu2|Reg_res[31] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v Line: 40
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RS:rs|RS_FU_ALUOP2[3] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v Line: 204
Warning (13012): Latch ALU_OPER:alu_op|ALU_OP[3] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu_oper.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstQ:instq|opcode[11] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/instruction queue/instq.v Line: 35
Warning (13012): Latch ALU_OPER:alu_op|ALU_OP[0] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu_oper.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstQ:instq|opcode[11] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/instruction queue/instq.v Line: 35
Warning (13012): Latch ALU_OPER:alu_op|ALU_OP[2] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu_oper.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstQ:instq|opcode[11] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/instruction queue/instq.v Line: 35
Warning (13012): Latch ALU_OPER:alu_op|ALU_OP[1] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu_oper.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstQ:instq|opcode[11] File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/instruction queue/instq.v Line: 35
Info (13000): Registers with preset signals will power-up high File: D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reorder buffer/rob.v Line: 170
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 15413 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 15315 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 253 warnings
    Info: Peak virtual memory: 4933 megabytes
    Info: Processing ended: Sun Feb  2 17:42:50 2025
    Info: Elapsed time: 00:00:36
    Info: Total CPU time (on all processors): 00:00:49


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.map.smsg.


