{"version":"1.1.0","info":[["/home/bill/Desktop/billy/final_project_documentation/final_project/final_project.cache/ip/2024.2/1/7/17a9926412b87a6f/clk_wiz_0_sim_netlist.v",[[[[[["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix",[[16,0],[21,13]],[[16,7],[16,48]],[],["module"]],[41,0]],[[["vclk",[[22,9],[22,13]],[[22,9],[22,13]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["adc",[[18,4],[18,7]],[[18,4],[18,7]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","vclk"]],["reset",[[19,4],[19,9]],[[19,4],[19,9]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","adc"]],["locked",[[20,4],[20,10]],[[20,4],[20,10]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","reset"]],["clk_in1",[[21,4],[21,11]],[[21,4],[21,11]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","locked"]],["adc",[[23,9],[23,12]],[[23,9],[23,12]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["reset",[[24,8],[24,13]],[[24,8],[24,13]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["locked",[[25,9],[25,15]],[[25,9],[25,15]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["clk_in1",[[26,8],[26,15]],[[26,8],[26,15]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["adc",[[28,2],[28,10]],[[28,7],[28,10]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["clk_in1",[[29,44],[29,56]],[[29,49],[29,56]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["locked",[[30,2],[30,13]],[[30,7],[30,13]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["reset",[[31,25],[31,35]],[[31,30],[31,35]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["vclk",[[32,2],[32,11]],[[32,7],[32,11]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["inst",[[34,2],[39,20]],[[34,62],[34,66]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["instance","decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"]]]]],[[["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz",[[42,0],[47,13]],[[42,7],[42,66]],[],["module"]],[189,0]],[[["vclk",[[48,9],[48,13]],[[48,9],[48,13]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["port"]],["adc",[[44,4],[44,7]],[[44,4],[44,7]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["port","vclk"]],["reset",[[45,4],[45,9]],[[45,4],[45,9]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["port","adc"]],["locked",[[46,4],[46,10]],[[46,4],[46,10]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["port","reset"]],["clk_in1",[[47,4],[47,11]],[[47,4],[47,11]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["port","locked"]],["adc",[[49,9],[49,12]],[[49,9],[49,12]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["port"]],["reset",[[50,8],[50,13]],[[50,8],[50,13]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["port"]],["locked",[[51,9],[51,15]],[[51,9],[51,15]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["port"]],["clk_in1",[[52,8],[52,15]],[[52,8],[52,15]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["port"]],["adc",[[54,2],[54,10]],[[54,7],[54,10]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["adc_clk_wiz_0",[[55,2],[55,20]],[[55,7],[55,20]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["clk_in1",[[56,2],[56,14]],[[56,7],[56,14]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["clk_in1_clk_wiz_0",[[57,2],[57,24]],[[57,7],[57,24]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["clkfbout_buf_clk_wiz_0",[[58,2],[58,29]],[[58,7],[58,29]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["clkfbout_clk_wiz_0",[[59,2],[59,25]],[[59,7],[59,25]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["locked",[[60,2],[60,13]],[[60,7],[60,13]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["reset",[[61,2],[61,12]],[[61,7],[61,12]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["vclk",[[62,2],[62,11]],[[62,7],[62,11]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["vclk_clk_wiz_0",[[63,2],[63,21]],[[63,7],[63,21]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED",[[64,2],[64,46]],[[64,7],[64,46]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED",[[65,2],[65,49]],[[65,7],[65,49]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED",[[66,2],[66,49]],[[66,7],[66,49]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED",[[67,2],[67,45]],[[67,7],[67,45]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED",[[68,2],[68,45]],[[68,7],[68,45]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED",[[69,2],[69,44]],[[69,7],[69,44]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED",[[70,2],[70,45]],[[70,7],[70,45]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED",[[71,2],[71,44]],[[71,7],[71,44]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED",[[72,2],[72,45]],[[72,7],[72,45]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED",[[73,2],[73,44]],[[73,7],[73,44]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED",[[74,2],[74,44]],[[74,7],[74,44]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED",[[75,2],[75,44]],[[75,7],[75,44]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_DRDY_UNCONNECTED",[[76,2],[76,41]],[[76,7],[76,41]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_PSDONE_UNCONNECTED",[[77,2],[77,43]],[[77,7],[77,43]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_DO_UNCONNECTED",[[78,2],[78,45]],[[78,13],[78,45]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["clkf_buf",[[81,2],[83,35]],[[81,7],[81,15]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["instance","BUFG"]],["clkin1_ibufg",[[88,2],[92,30]],[[90,4],[90,16]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["instance","IBUF"]],["clkout1_buf",[[94,2],[96,17]],[[94,7],[94,18]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["instance","BUFG"]],["clkout2_buf",[[98,2],[100,16]],[[98,7],[98,18]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["instance","BUFG"]],["mmcm_adv_inst",[[102,2],[184,20]],[[151,4],[151,17]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["instance","MMCME2_ADV"]]]]],[[["glbl",[[190,0],[190,15]],[[190,7],[190,11]],[],["module"]],[268,6]],[[["ROC_WIDTH",[[192,4],[192,33]],[[192,14],[192,23]],["glbl"],["parameter"]],["TOC_WIDTH",[[193,4],[193,28]],[[193,14],[193,23]],["glbl"],["parameter"]],["GRES_WIDTH",[[194,4],[194,33]],[[194,14],[194,24]],["glbl"],["parameter"]],["GRES_START",[[195,4],[195,33]],[[195,14],[195,24]],["glbl"],["parameter"]],["GSR",[[198,4],[198,12]],[[198,9],[198,12]],["glbl"],["variable","wire"]],["GTS",[[199,4],[199,12]],[[199,9],[199,12]],["glbl"],["variable","wire"]],["GWE",[[200,4],[200,12]],[[200,9],[200,12]],["glbl"],["variable","wire"]],["PRLD",[[201,4],[201,13]],[[201,9],[201,13]],["glbl"],["variable","wire"]],["GRESTORE",[[202,4],[202,17]],[[202,9],[202,17]],["glbl"],["variable","wire"]],["p_up_tmp",[[203,4],[203,17]],[[203,9],[203,17]],["glbl"],["variable","tri1"]],["PLL_LOCKG",[[204,4],[204,45]],[[204,25],[204,34]],["glbl"],["variable","tri"]],["PROGB_GLBL",[[206,4],[206,19]],[[206,9],[206,19]],["glbl"],["variable","wire"]],["CCLKO_GLBL",[[207,4],[207,19]],[[207,9],[207,19]],["glbl"],["variable","wire"]],["FCSBO_GLBL",[[208,4],[208,19]],[[208,9],[208,19]],["glbl"],["variable","wire"]],["DO_GLBL",[[209,4],[209,22]],[[209,15],[209,22]],["glbl"],["variable","wire"]],["DI_GLBL",[[210,4],[210,22]],[[210,15],[210,22]],["glbl"],["variable","wire"]],["GSR_int",[[212,4],[212,15]],[[212,8],[212,15]],["glbl"],["variable","reg"]],["GTS_int",[[213,4],[213,15]],[[213,8],[213,15]],["glbl"],["variable","reg"]],["PRLD_int",[[214,4],[214,16]],[[214,8],[214,16]],["glbl"],["variable","reg"]],["GRESTORE_int",[[215,4],[215,20]],[[215,8],[215,20]],["glbl"],["variable","reg"]],["JTAG_TDO_GLBL",[[218,4],[218,22]],[[218,9],[218,22]],["glbl"],["variable","wire"]],["JTAG_TCK_GLBL",[[219,4],[219,22]],[[219,9],[219,22]],["glbl"],["variable","wire"]],["JTAG_TDI_GLBL",[[220,4],[220,22]],[[220,9],[220,22]],["glbl"],["variable","wire"]],["JTAG_TMS_GLBL",[[221,4],[221,22]],[[221,9],[221,22]],["glbl"],["variable","wire"]],["JTAG_TRST_GLBL",[[222,4],[222,23]],[[222,9],[222,23]],["glbl"],["variable","wire"]],["JTAG_CAPTURE_GLBL",[[224,4],[224,25]],[[224,8],[224,25]],["glbl"],["variable","reg"]],["JTAG_RESET_GLBL",[[225,4],[225,23]],[[225,8],[225,23]],["glbl"],["variable","reg"]],["JTAG_SHIFT_GLBL",[[226,4],[226,23]],[[226,8],[226,23]],["glbl"],["variable","reg"]],["JTAG_UPDATE_GLBL",[[227,4],[227,24]],[[227,8],[227,24]],["glbl"],["variable","reg"]],["JTAG_RUNTEST_GLBL",[[228,4],[228,25]],[[228,8],[228,25]],["glbl"],["variable","reg"]],["JTAG_SEL1_GLBL",[[230,4],[230,26]],[[230,8],[230,22]],["glbl"],["variable","reg"]],["JTAG_SEL2_GLBL",[[231,4],[231,26]],[[231,8],[231,22]],["glbl"],["variable","reg"]],["JTAG_SEL3_GLBL",[[232,4],[232,26]],[[232,8],[232,22]],["glbl"],["variable","reg"]],["JTAG_SEL4_GLBL",[[233,4],[233,26]],[[233,8],[233,22]],["glbl"],["variable","reg"]],["JTAG_USER_TDO1_GLBL",[[235,4],[235,34]],[[235,8],[235,27]],["glbl"],["variable","reg"]],["JTAG_USER_TDO2_GLBL",[[236,4],[236,34]],[[236,8],[236,27]],["glbl"],["variable","reg"]],["JTAG_USER_TDO3_GLBL",[[237,4],[237,34]],[[237,8],[237,27]],["glbl"],["variable","reg"]],["JTAG_USER_TDO4_GLBL",[[238,4],[238,34]],[[238,8],[238,27]],["glbl"],["variable","reg"]]]]]],null,null,null,[["GLBL",[[187,0],[188,0]],[[187,8],[187,12]],["source.systemverilog"],["macro"]]]],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/final_project.cache/ip/2024.2/1/7/17a9926412b87a6f/clk_wiz_0_stub.v",[[[[[["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix",[[17,0],[20,41]],[[17,7],[17,48]],[],["module"]],[26,9]],[[["vclk",[[21,9],[21,13]],[[21,9],[21,13]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["adc",[[17,55],[17,58]],[[17,55],[17,58]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","vclk"]],["reset",[[17,60],[17,65]],[[17,60],[17,65]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","adc"]],["locked",[[17,67],[17,73]],[[17,67],[17,73]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","reset"]],["clk_in1",[[17,75],[17,82]],[[17,75],[17,82]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","locked"]],["adc",[[22,9],[22,12]],[[22,9],[22,12]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["reset",[[23,8],[23,13]],[[23,8],[23,13]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["locked",[[24,9],[24,15]],[[24,9],[24,15]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["clk_in1",[[25,8],[25,15]],[[25,8],[25,15]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]]]]]]],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/final_project.cache/ip/2024.2/7/a/7a96f470b9f36040/clk_wiz_0_sim_netlist.v",[[[[[["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix",[[16,0],[20,13]],[[16,7],[16,48]],[],["module"]],[37,0]],[[["vclk",[[21,9],[21,13]],[[21,9],[21,13]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["reset",[[18,4],[18,9]],[[18,4],[18,9]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","vclk"]],["locked",[[19,4],[19,10]],[[19,4],[19,10]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","reset"]],["clk_in1",[[20,4],[20,11]],[[20,4],[20,11]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","locked"]],["reset",[[22,8],[22,13]],[[22,8],[22,13]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["locked",[[23,9],[23,15]],[[23,9],[23,15]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["clk_in1",[[24,8],[24,15]],[[24,8],[24,15]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["clk_in1",[[26,44],[26,56]],[[26,49],[26,56]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["locked",[[27,2],[27,13]],[[27,7],[27,13]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["reset",[[28,25],[28,35]],[[28,30],[28,35]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["vclk",[[29,2],[29,11]],[[29,7],[29,11]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["inst",[[31,2],[35,20]],[[31,62],[31,66]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["instance","decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"]]]]],[[["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz",[[38,0],[42,13]],[[38,7],[38,66]],[],["module"]],[257,6]],[[["vclk",[[43,9],[43,13]],[[43,9],[43,13]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["port"]],["reset",[[40,4],[40,9]],[[40,4],[40,9]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["port","vclk"]],["locked",[[41,4],[41,10]],[[41,4],[41,10]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["port","reset"]],["clk_in1",[[42,4],[42,11]],[[42,4],[42,11]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["port","locked"]],["reset",[[44,8],[44,13]],[[44,8],[44,13]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["port"]],["locked",[[45,9],[45,15]],[[45,9],[45,15]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["port"]],["clk_in1",[[46,8],[46,15]],[[46,8],[46,15]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["port"]],["clk_in1",[[48,2],[48,14]],[[48,7],[48,14]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["clk_in1_clk_wiz_0",[[49,2],[49,24]],[[49,7],[49,24]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["clkfbout_buf_clk_wiz_0",[[50,2],[50,29]],[[50,7],[50,29]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["clkfbout_clk_wiz_0",[[51,2],[51,25]],[[51,7],[51,25]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["locked",[[52,2],[52,13]],[[52,7],[52,13]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["reset",[[53,2],[53,12]],[[53,7],[53,12]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["vclk",[[54,2],[54,11]],[[54,7],[54,11]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["vclk_clk_wiz_0",[[55,2],[55,21]],[[55,7],[55,21]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED",[[56,2],[56,46]],[[56,7],[56,46]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED",[[57,2],[57,49]],[[57,7],[57,49]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED",[[58,2],[58,49]],[[58,7],[58,49]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED",[[59,2],[59,45]],[[59,7],[59,45]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKOUT1_UNCONNECTED",[[60,2],[60,44]],[[60,7],[60,44]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED",[[61,2],[61,45]],[[61,7],[61,45]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED",[[62,2],[62,44]],[[62,7],[62,44]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED",[[63,2],[63,45]],[[63,7],[63,45]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED",[[64,2],[64,44]],[[64,7],[64,44]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED",[[65,2],[65,45]],[[65,7],[65,45]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED",[[66,2],[66,44]],[[66,7],[66,44]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED",[[67,2],[67,44]],[[67,7],[67,44]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED",[[68,2],[68,44]],[[68,7],[68,44]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_DRDY_UNCONNECTED",[[69,2],[69,41]],[[69,7],[69,41]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_PSDONE_UNCONNECTED",[[70,2],[70,43]],[[70,7],[70,43]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_DO_UNCONNECTED",[[71,2],[71,45]],[[71,13],[71,45]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["clkf_buf",[[74,2],[76,35]],[[74,7],[74,15]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["instance","BUFG"]],["clkin1_ibufg",[[81,2],[85,30]],[[83,4],[83,16]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["instance","IBUF"]],["clkout1_buf",[[87,2],[89,17]],[[87,7],[87,18]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["instance","BUFG"]],["mmcm_adv_inst",[[91,2],[173,20]],[[140,4],[140,17]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["instance","MMCME2_ADV"]]]]]]],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/final_project.cache/ip/2024.2/7/a/7a96f470b9f36040/clk_wiz_0_stub.v",[[[[[["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix",[[17,0],[19,42]],[[17,7],[17,48]],[],["module"]],[24,9]],[[["vclk",[[20,9],[20,13]],[[20,9],[20,13]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["reset",[[17,55],[17,60]],[[17,55],[17,60]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","vclk"]],["locked",[[17,62],[17,68]],[[17,62],[17,68]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","reset"]],["clk_in1",[[17,70],[17,77]],[[17,70],[17,77]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","locked"]],["reset",[[21,8],[21,13]],[[21,8],[21,13]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["locked",[[22,9],[22,15]],[[22,9],[22,15]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["clk_in1",[[23,8],[23,15]],[[23,8],[23,15]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]]]]]]],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/final_project.cache/ip/2024.2/8/3/839c83692f26daa3/clk_wiz_0_sim_netlist.v",[[[[[["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix",[[16,0],[21,13]],[[16,7],[16,48]],[],["module"]],[41,0]],[[["vclk",[[22,9],[22,13]],[[22,9],[22,13]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["adc",[[18,4],[18,7]],[[18,4],[18,7]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","vclk"]],["reset",[[19,4],[19,9]],[[19,4],[19,9]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","adc"]],["locked",[[20,4],[20,10]],[[20,4],[20,10]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","reset"]],["clk_in1",[[21,4],[21,11]],[[21,4],[21,11]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","locked"]],["adc",[[23,9],[23,12]],[[23,9],[23,12]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["reset",[[24,8],[24,13]],[[24,8],[24,13]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["locked",[[25,9],[25,15]],[[25,9],[25,15]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["clk_in1",[[26,8],[26,15]],[[26,8],[26,15]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["adc",[[28,2],[28,10]],[[28,7],[28,10]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["clk_in1",[[29,44],[29,56]],[[29,49],[29,56]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["locked",[[30,2],[30,13]],[[30,7],[30,13]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["reset",[[31,25],[31,35]],[[31,30],[31,35]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["vclk",[[32,2],[32,11]],[[32,7],[32,11]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["inst",[[34,2],[39,20]],[[34,62],[34,66]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["instance","decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"]]]]],[[["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz",[[42,0],[47,13]],[[42,7],[42,66]],[],["module"]],[268,6]],[[["vclk",[[48,9],[48,13]],[[48,9],[48,13]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["port"]],["adc",[[44,4],[44,7]],[[44,4],[44,7]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["port","vclk"]],["reset",[[45,4],[45,9]],[[45,4],[45,9]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["port","adc"]],["locked",[[46,4],[46,10]],[[46,4],[46,10]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["port","reset"]],["clk_in1",[[47,4],[47,11]],[[47,4],[47,11]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["port","locked"]],["adc",[[49,9],[49,12]],[[49,9],[49,12]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["port"]],["reset",[[50,8],[50,13]],[[50,8],[50,13]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["port"]],["locked",[[51,9],[51,15]],[[51,9],[51,15]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["port"]],["clk_in1",[[52,8],[52,15]],[[52,8],[52,15]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["port"]],["adc",[[54,2],[54,10]],[[54,7],[54,10]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["adc_clk_wiz_0",[[55,2],[55,20]],[[55,7],[55,20]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["clk_in1",[[56,2],[56,14]],[[56,7],[56,14]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["clk_in1_clk_wiz_0",[[57,2],[57,24]],[[57,7],[57,24]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["clkfbout_buf_clk_wiz_0",[[58,2],[58,29]],[[58,7],[58,29]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["clkfbout_clk_wiz_0",[[59,2],[59,25]],[[59,7],[59,25]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["locked",[[60,2],[60,13]],[[60,7],[60,13]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["reset",[[61,2],[61,12]],[[61,7],[61,12]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["vclk",[[62,2],[62,11]],[[62,7],[62,11]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["vclk_clk_wiz_0",[[63,2],[63,21]],[[63,7],[63,21]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED",[[64,2],[64,46]],[[64,7],[64,46]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED",[[65,2],[65,49]],[[65,7],[65,49]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED",[[66,2],[66,49]],[[66,7],[66,49]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED",[[67,2],[67,45]],[[67,7],[67,45]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED",[[68,2],[68,45]],[[68,7],[68,45]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED",[[69,2],[69,44]],[[69,7],[69,44]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED",[[70,2],[70,45]],[[70,7],[70,45]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED",[[71,2],[71,44]],[[71,7],[71,44]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED",[[72,2],[72,45]],[[72,7],[72,45]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED",[[73,2],[73,44]],[[73,7],[73,44]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED",[[74,2],[74,44]],[[74,7],[74,44]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED",[[75,2],[75,44]],[[75,7],[75,44]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_DRDY_UNCONNECTED",[[76,2],[76,41]],[[76,7],[76,41]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_PSDONE_UNCONNECTED",[[77,2],[77,43]],[[77,7],[77,43]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_DO_UNCONNECTED",[[78,2],[78,45]],[[78,13],[78,45]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["clkf_buf",[[81,2],[83,35]],[[81,7],[81,15]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["instance","BUFG"]],["clkin1_ibufg",[[88,2],[92,30]],[[90,4],[90,16]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["instance","IBUF"]],["clkout1_buf",[[94,2],[96,17]],[[94,7],[94,18]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["instance","BUFG"]],["clkout2_buf",[[98,2],[100,16]],[[98,7],[98,18]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["instance","BUFG"]],["mmcm_adv_inst",[[102,2],[184,20]],[[151,4],[151,17]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["instance","MMCME2_ADV"]]]]]]],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/final_project.cache/ip/2024.2/8/3/839c83692f26daa3/clk_wiz_0_stub.v",[[[[[["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix",[[17,0],[20,41]],[[17,7],[17,48]],[],["module"]],[26,9]],[[["vclk",[[21,9],[21,13]],[[21,9],[21,13]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["adc",[[17,55],[17,58]],[[17,55],[17,58]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","vclk"]],["reset",[[17,60],[17,65]],[[17,60],[17,65]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","adc"]],["locked",[[17,67],[17,73]],[[17,67],[17,73]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","reset"]],["clk_in1",[[17,75],[17,82]],[[17,75],[17,82]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","locked"]],["adc",[[22,9],[22,12]],[[22,9],[22,12]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["reset",[[23,8],[23,13]],[[23,8],[23,13]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["locked",[[24,9],[24,15]],[[24,9],[24,15]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["clk_in1",[[25,8],[25,15]],[[25,8],[25,15]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]]]]]]],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/final_project.cache/ip/2024.2/9/0/90b85c218106352b/clk_wiz_0_sim_netlist.v",[[[[[["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix",[[16,0],[21,13]],[[16,7],[16,48]],[],["module"]],[41,0]],[[["vclk",[[22,9],[22,13]],[[22,9],[22,13]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["adc",[[18,4],[18,7]],[[18,4],[18,7]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","vclk"]],["reset",[[19,4],[19,9]],[[19,4],[19,9]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","adc"]],["locked",[[20,4],[20,10]],[[20,4],[20,10]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","reset"]],["clk_in1",[[21,4],[21,11]],[[21,4],[21,11]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","locked"]],["adc",[[23,9],[23,12]],[[23,9],[23,12]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["reset",[[24,8],[24,13]],[[24,8],[24,13]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["locked",[[25,9],[25,15]],[[25,9],[25,15]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["clk_in1",[[26,8],[26,15]],[[26,8],[26,15]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["adc",[[28,2],[28,10]],[[28,7],[28,10]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["clk_in1",[[29,44],[29,56]],[[29,49],[29,56]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["locked",[[30,2],[30,13]],[[30,7],[30,13]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["reset",[[31,25],[31,35]],[[31,30],[31,35]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["vclk",[[32,2],[32,11]],[[32,7],[32,11]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["inst",[[34,2],[39,20]],[[34,62],[34,66]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["instance","decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"]]]]],[[["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz",[[42,0],[47,13]],[[42,7],[42,66]],[],["module"]],[268,6]],[[["vclk",[[48,9],[48,13]],[[48,9],[48,13]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["port"]],["adc",[[44,4],[44,7]],[[44,4],[44,7]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["port","vclk"]],["reset",[[45,4],[45,9]],[[45,4],[45,9]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["port","adc"]],["locked",[[46,4],[46,10]],[[46,4],[46,10]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["port","reset"]],["clk_in1",[[47,4],[47,11]],[[47,4],[47,11]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["port","locked"]],["adc",[[49,9],[49,12]],[[49,9],[49,12]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["port"]],["reset",[[50,8],[50,13]],[[50,8],[50,13]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["port"]],["locked",[[51,9],[51,15]],[[51,9],[51,15]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["port"]],["clk_in1",[[52,8],[52,15]],[[52,8],[52,15]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["port"]],["adc",[[54,2],[54,10]],[[54,7],[54,10]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["adc_clk_wiz_0",[[55,2],[55,20]],[[55,7],[55,20]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["clk_in1",[[56,2],[56,14]],[[56,7],[56,14]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["clk_in1_clk_wiz_0",[[57,2],[57,24]],[[57,7],[57,24]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["clkfbout_buf_clk_wiz_0",[[58,2],[58,29]],[[58,7],[58,29]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["clkfbout_clk_wiz_0",[[59,2],[59,25]],[[59,7],[59,25]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["locked",[[60,2],[60,13]],[[60,7],[60,13]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["reset",[[61,2],[61,12]],[[61,7],[61,12]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["vclk",[[62,2],[62,11]],[[62,7],[62,11]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["vclk_clk_wiz_0",[[63,2],[63,21]],[[63,7],[63,21]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED",[[64,2],[64,46]],[[64,7],[64,46]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED",[[65,2],[65,49]],[[65,7],[65,49]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED",[[66,2],[66,49]],[[66,7],[66,49]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED",[[67,2],[67,45]],[[67,7],[67,45]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED",[[68,2],[68,45]],[[68,7],[68,45]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED",[[69,2],[69,44]],[[69,7],[69,44]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED",[[70,2],[70,45]],[[70,7],[70,45]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED",[[71,2],[71,44]],[[71,7],[71,44]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED",[[72,2],[72,45]],[[72,7],[72,45]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED",[[73,2],[73,44]],[[73,7],[73,44]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED",[[74,2],[74,44]],[[74,7],[74,44]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED",[[75,2],[75,44]],[[75,7],[75,44]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_DRDY_UNCONNECTED",[[76,2],[76,41]],[[76,7],[76,41]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_PSDONE_UNCONNECTED",[[77,2],[77,43]],[[77,7],[77,43]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_DO_UNCONNECTED",[[78,2],[78,45]],[[78,13],[78,45]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["variable","wire"]],["clkf_buf",[[81,2],[83,35]],[[81,7],[81,15]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["instance","BUFG"]],["clkin1_ibufg",[[88,2],[92,30]],[[90,4],[90,16]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["instance","IBUF"]],["clkout1_buf",[[94,2],[96,17]],[[94,7],[94,18]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["instance","BUFG"]],["clkout2_buf",[[98,2],[100,16]],[[98,7],[98,18]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["instance","BUFG"]],["mmcm_adv_inst",[[102,2],[184,20]],[[151,4],[151,17]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz"],["instance","MMCME2_ADV"]]]]]]],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/final_project.cache/ip/2024.2/9/0/90b85c218106352b/clk_wiz_0_stub.v",[[[[[["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix",[[17,0],[20,41]],[[17,7],[17,48]],[],["module"]],[26,9]],[[["vclk",[[21,9],[21,13]],[[21,9],[21,13]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["adc",[[17,55],[17,58]],[[17,55],[17,58]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","vclk"]],["reset",[[17,60],[17,65]],[[17,60],[17,65]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","adc"]],["locked",[[17,67],[17,73]],[[17,67],[17,73]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","reset"]],["clk_in1",[[17,75],[17,82]],[[17,75],[17,82]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","locked"]],["adc",[[22,9],[22,12]],[[22,9],[22,12]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["reset",[[23,8],[23,13]],[[23,8],[23,13]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["locked",[[24,9],[24,15]],[[24,9],[24,15]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["clk_in1",[[25,8],[25,15]],[[25,8],[25,15]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]]]]]]],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/final_project.cache/ip/2024.2/9/6/9661757789fb2624/xadc_wiz_0_sim_netlist.v",[[[[[["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix",[[16,0],[34,11]],[[16,7],[16,48]],[],["module"]],[225,6]],[[["convst_in",[[35,8],[35,17]],[[35,8],[35,17]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["daddr_in",[[18,4],[18,12]],[[18,4],[18,12]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","convst_in"]],["dclk_in",[[19,4],[19,11]],[[19,4],[19,11]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","daddr_in"]],["den_in",[[20,4],[20,10]],[[20,4],[20,10]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","dclk_in"]],["di_in",[[21,4],[21,9]],[[21,4],[21,9]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","den_in"]],["dwe_in",[[22,4],[22,10]],[[22,4],[22,10]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","di_in"]],["reset_in",[[23,4],[23,12]],[[23,4],[23,12]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","dwe_in"]],["vauxp15",[[24,4],[24,11]],[[24,4],[24,11]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","reset_in"]],["vauxn15",[[25,4],[25,11]],[[25,4],[25,11]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","vauxp15"]],["busy_out",[[26,4],[26,12]],[[26,4],[26,12]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","vauxn15"]],["channel_out",[[27,4],[27,15]],[[27,4],[27,15]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","busy_out"]],["do_out",[[28,4],[28,10]],[[28,4],[28,10]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","channel_out"]],["drdy_out",[[29,4],[29,12]],[[29,4],[29,12]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","do_out"]],["eoc_out",[[30,4],[30,11]],[[30,4],[30,11]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","drdy_out"]],["eos_out",[[31,4],[31,11]],[[31,4],[31,11]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","eoc_out"]],["alarm_out",[[32,4],[32,13]],[[32,4],[32,13]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","eos_out"]],["vp_in",[[33,4],[33,9]],[[33,4],[33,9]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","alarm_out"]],["vn_in",[[34,4],[34,9]],[[34,4],[34,9]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","vp_in"]],["daddr_in",[[36,8],[36,21]],[[36,13],[36,21]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["dclk_in",[[37,8],[37,15]],[[37,8],[37,15]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["den_in",[[38,8],[38,14]],[[38,8],[38,14]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["di_in",[[39,8],[39,19]],[[39,14],[39,19]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["dwe_in",[[40,8],[40,14]],[[40,8],[40,14]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["reset_in",[[41,8],[41,16]],[[41,8],[41,16]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["vauxp15",[[42,8],[42,15]],[[42,8],[42,15]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["vauxn15",[[43,8],[43,15]],[[43,8],[43,15]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["busy_out",[[44,9],[44,17]],[[44,9],[44,17]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["channel_out",[[45,9],[45,25]],[[45,14],[45,25]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["do_out",[[46,9],[46,21]],[[46,15],[46,21]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["drdy_out",[[47,9],[47,17]],[[47,9],[47,17]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["eoc_out",[[48,9],[48,16]],[[48,9],[48,16]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["eos_out",[[49,9],[49,16]],[[49,9],[49,16]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["alarm_out",[[50,9],[50,18]],[[50,9],[50,18]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["vp_in",[[51,8],[51,13]],[[51,8],[51,13]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["vn_in",[[52,8],[52,13]],[[52,8],[52,13]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["alarm_out",[[54,2],[54,16]],[[54,7],[54,16]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["busy_out",[[55,2],[55,15]],[[55,7],[55,15]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["channel_out",[[56,2],[56,23]],[[56,12],[56,23]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["convst_in",[[57,2],[57,16]],[[57,7],[57,16]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["daddr_in",[[58,2],[58,20]],[[58,12],[58,20]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["dclk_in",[[59,2],[59,14]],[[59,7],[59,14]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["den_in",[[60,2],[60,13]],[[60,7],[60,13]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["di_in",[[61,2],[61,18]],[[61,13],[61,18]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["do_out",[[62,2],[62,19]],[[62,13],[62,19]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["drdy_out",[[63,2],[63,15]],[[63,7],[63,15]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["dwe_in",[[64,2],[64,13]],[[64,7],[64,13]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["eoc_out",[[65,2],[65,14]],[[65,7],[65,14]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["eos_out",[[66,2],[66,14]],[[66,7],[66,14]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["reset_in",[[67,2],[67,15]],[[67,7],[67,15]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["vauxn15",[[68,2],[68,14]],[[68,7],[68,14]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["vauxp15",[[69,2],[69,14]],[[69,7],[69,14]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["vn_in",[[70,2],[70,12]],[[70,7],[70,12]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["vp_in",[[71,2],[71,12]],[[71,7],[71,12]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["NLW_inst_JTAGBUSY_UNCONNECTED",[[72,2],[72,36]],[[72,7],[72,36]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["NLW_inst_JTAGLOCKED_UNCONNECTED",[[73,2],[73,38]],[[73,7],[73,38]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["NLW_inst_JTAGMODIFIED_UNCONNECTED",[[74,2],[74,40]],[[74,7],[74,40]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["NLW_inst_OT_UNCONNECTED",[[75,2],[75,30]],[[75,7],[75,30]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["NLW_inst_ALM_UNCONNECTED",[[76,2],[76,36]],[[76,12],[76,36]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["NLW_inst_MUXADDR_UNCONNECTED",[[77,2],[77,40]],[[77,12],[77,40]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["inst",[[80,2],[141,19]],[[117,4],[117,8]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["instance","XADC"]]]]]]],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/final_project.cache/ip/2024.2/9/6/9661757789fb2624/xadc_wiz_0_stub.v",[[[[[["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix",[[17,0],[21,45]],[[17,7],[17,48]],[],["module"]],[40,9]],[[["convst_in",[[22,8],[22,17]],[[22,8],[22,17]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["daddr_in",[[17,60],[17,68]],[[17,60],[17,68]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","convst_in"]],["dclk_in",[[17,70],[17,77]],[[17,70],[17,77]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","daddr_in"]],["den_in",[[17,79],[17,85]],[[17,79],[17,85]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","dclk_in"]],["di_in",[[17,87],[17,92]],[[17,87],[17,92]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","den_in"]],["dwe_in",[[18,2],[18,8]],[[18,2],[18,8]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","di_in"]],["reset_in",[[18,10],[18,18]],[[18,10],[18,18]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","dwe_in"]],["vauxp15",[[18,20],[18,27]],[[18,20],[18,27]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","reset_in"]],["vauxn15",[[18,29],[18,36]],[[18,29],[18,36]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","vauxp15"]],["busy_out",[[18,38],[18,46]],[[18,38],[18,46]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","vauxn15"]],["channel_out",[[18,48],[18,59]],[[18,48],[18,59]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","busy_out"]],["do_out",[[18,61],[18,67]],[[18,61],[18,67]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","channel_out"]],["drdy_out",[[18,69],[18,77]],[[18,69],[18,77]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","do_out"]],["eoc_out",[[18,79],[18,86]],[[18,79],[18,86]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","drdy_out"]],["eos_out",[[18,88],[18,95]],[[18,88],[18,95]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","eoc_out"]],["alarm_out",[[19,2],[19,11]],[[19,2],[19,11]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","eos_out"]],["vp_in",[[19,13],[19,18]],[[19,13],[19,18]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","alarm_out"]],["vn_in",[[19,20],[19,25]],[[19,20],[19,25]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","vp_in"]],["daddr_in",[[23,8],[23,21]],[[23,13],[23,21]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["dclk_in",[[24,8],[24,15]],[[24,8],[24,15]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["den_in",[[25,8],[25,14]],[[25,8],[25,14]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["di_in",[[26,8],[26,19]],[[26,14],[26,19]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["dwe_in",[[27,8],[27,14]],[[27,8],[27,14]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["reset_in",[[28,8],[28,16]],[[28,8],[28,16]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["vauxp15",[[29,8],[29,15]],[[29,8],[29,15]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["vauxn15",[[30,8],[30,15]],[[30,8],[30,15]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["busy_out",[[31,9],[31,17]],[[31,9],[31,17]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["channel_out",[[32,9],[32,25]],[[32,14],[32,25]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["do_out",[[33,9],[33,21]],[[33,15],[33,21]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["drdy_out",[[34,9],[34,17]],[[34,9],[34,17]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["eoc_out",[[35,9],[35,16]],[[35,9],[35,16]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["eos_out",[[36,9],[36,16]],[[36,9],[36,16]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["alarm_out",[[37,9],[37,18]],[[37,9],[37,18]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["vp_in",[[38,8],[38,13]],[[38,8],[38,13]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["vn_in",[[39,8],[39,13]],[[39,8],[39,13]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]]]]]]],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/final_project.cache/ip/2024.2/b/9/b9c3f318394a9cc5/xadc_wiz_0_sim_netlist.v",[[[[[["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix",[[16,0],[34,11]],[[16,7],[16,48]],[],["module"]],[225,6]],[[["convst_in",[[35,8],[35,17]],[[35,8],[35,17]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["daddr_in",[[18,4],[18,12]],[[18,4],[18,12]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","convst_in"]],["dclk_in",[[19,4],[19,11]],[[19,4],[19,11]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","daddr_in"]],["den_in",[[20,4],[20,10]],[[20,4],[20,10]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","dclk_in"]],["di_in",[[21,4],[21,9]],[[21,4],[21,9]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","den_in"]],["dwe_in",[[22,4],[22,10]],[[22,4],[22,10]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","di_in"]],["reset_in",[[23,4],[23,12]],[[23,4],[23,12]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","dwe_in"]],["vauxp15",[[24,4],[24,11]],[[24,4],[24,11]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","reset_in"]],["vauxn15",[[25,4],[25,11]],[[25,4],[25,11]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","vauxp15"]],["busy_out",[[26,4],[26,12]],[[26,4],[26,12]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","vauxn15"]],["channel_out",[[27,4],[27,15]],[[27,4],[27,15]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","busy_out"]],["do_out",[[28,4],[28,10]],[[28,4],[28,10]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","channel_out"]],["drdy_out",[[29,4],[29,12]],[[29,4],[29,12]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","do_out"]],["eoc_out",[[30,4],[30,11]],[[30,4],[30,11]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","drdy_out"]],["eos_out",[[31,4],[31,11]],[[31,4],[31,11]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","eoc_out"]],["alarm_out",[[32,4],[32,13]],[[32,4],[32,13]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","eos_out"]],["vp_in",[[33,4],[33,9]],[[33,4],[33,9]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","alarm_out"]],["vn_in",[[34,4],[34,9]],[[34,4],[34,9]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","vp_in"]],["daddr_in",[[36,8],[36,21]],[[36,13],[36,21]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["dclk_in",[[37,8],[37,15]],[[37,8],[37,15]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["den_in",[[38,8],[38,14]],[[38,8],[38,14]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["di_in",[[39,8],[39,19]],[[39,14],[39,19]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["dwe_in",[[40,8],[40,14]],[[40,8],[40,14]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["reset_in",[[41,8],[41,16]],[[41,8],[41,16]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["vauxp15",[[42,8],[42,15]],[[42,8],[42,15]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["vauxn15",[[43,8],[43,15]],[[43,8],[43,15]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["busy_out",[[44,9],[44,17]],[[44,9],[44,17]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["channel_out",[[45,9],[45,25]],[[45,14],[45,25]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["do_out",[[46,9],[46,21]],[[46,15],[46,21]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["drdy_out",[[47,9],[47,17]],[[47,9],[47,17]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["eoc_out",[[48,9],[48,16]],[[48,9],[48,16]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["eos_out",[[49,9],[49,16]],[[49,9],[49,16]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["alarm_out",[[50,9],[50,18]],[[50,9],[50,18]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["vp_in",[[51,8],[51,13]],[[51,8],[51,13]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["vn_in",[[52,8],[52,13]],[[52,8],[52,13]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["alarm_out",[[54,2],[54,16]],[[54,7],[54,16]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["busy_out",[[55,2],[55,15]],[[55,7],[55,15]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["channel_out",[[56,2],[56,23]],[[56,12],[56,23]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["convst_in",[[57,2],[57,16]],[[57,7],[57,16]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["daddr_in",[[58,2],[58,20]],[[58,12],[58,20]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["dclk_in",[[59,2],[59,14]],[[59,7],[59,14]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["den_in",[[60,2],[60,13]],[[60,7],[60,13]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["di_in",[[61,2],[61,18]],[[61,13],[61,18]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["do_out",[[62,2],[62,19]],[[62,13],[62,19]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["drdy_out",[[63,2],[63,15]],[[63,7],[63,15]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["dwe_in",[[64,2],[64,13]],[[64,7],[64,13]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["eoc_out",[[65,2],[65,14]],[[65,7],[65,14]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["eos_out",[[66,2],[66,14]],[[66,7],[66,14]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["reset_in",[[67,2],[67,15]],[[67,7],[67,15]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["vauxn15",[[68,2],[68,14]],[[68,7],[68,14]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["vauxp15",[[69,2],[69,14]],[[69,7],[69,14]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["vn_in",[[70,2],[70,12]],[[70,7],[70,12]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["vp_in",[[71,2],[71,12]],[[71,7],[71,12]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["NLW_inst_JTAGBUSY_UNCONNECTED",[[72,2],[72,36]],[[72,7],[72,36]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["NLW_inst_JTAGLOCKED_UNCONNECTED",[[73,2],[73,38]],[[73,7],[73,38]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["NLW_inst_JTAGMODIFIED_UNCONNECTED",[[74,2],[74,40]],[[74,7],[74,40]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["NLW_inst_OT_UNCONNECTED",[[75,2],[75,30]],[[75,7],[75,30]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["NLW_inst_ALM_UNCONNECTED",[[76,2],[76,36]],[[76,12],[76,36]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["NLW_inst_MUXADDR_UNCONNECTED",[[77,2],[77,40]],[[77,12],[77,40]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["variable","wire"]],["inst",[[80,2],[141,19]],[[117,4],[117,8]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["instance","XADC"]]]]]]],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/final_project.cache/ip/2024.2/b/9/b9c3f318394a9cc5/xadc_wiz_0_stub.v",[[[[[["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix",[[17,0],[21,45]],[[17,7],[17,48]],[],["module"]],[40,9]],[[["convst_in",[[22,8],[22,17]],[[22,8],[22,17]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["daddr_in",[[17,60],[17,68]],[[17,60],[17,68]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","convst_in"]],["dclk_in",[[17,70],[17,77]],[[17,70],[17,77]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","daddr_in"]],["den_in",[[17,79],[17,85]],[[17,79],[17,85]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","dclk_in"]],["di_in",[[17,87],[17,92]],[[17,87],[17,92]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","den_in"]],["dwe_in",[[18,2],[18,8]],[[18,2],[18,8]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","di_in"]],["reset_in",[[18,10],[18,18]],[[18,10],[18,18]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","dwe_in"]],["vauxp15",[[18,20],[18,27]],[[18,20],[18,27]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","reset_in"]],["vauxn15",[[18,29],[18,36]],[[18,29],[18,36]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","vauxp15"]],["busy_out",[[18,38],[18,46]],[[18,38],[18,46]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","vauxn15"]],["channel_out",[[18,48],[18,59]],[[18,48],[18,59]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","busy_out"]],["do_out",[[18,61],[18,67]],[[18,61],[18,67]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","channel_out"]],["drdy_out",[[18,69],[18,77]],[[18,69],[18,77]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","do_out"]],["eoc_out",[[18,79],[18,86]],[[18,79],[18,86]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","drdy_out"]],["eos_out",[[18,88],[18,95]],[[18,88],[18,95]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","eoc_out"]],["alarm_out",[[19,2],[19,11]],[[19,2],[19,11]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","eos_out"]],["vp_in",[[19,13],[19,18]],[[19,13],[19,18]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","alarm_out"]],["vn_in",[[19,20],[19,25]],[[19,20],[19,25]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port","vp_in"]],["daddr_in",[[23,8],[23,21]],[[23,13],[23,21]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["dclk_in",[[24,8],[24,15]],[[24,8],[24,15]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["den_in",[[25,8],[25,14]],[[25,8],[25,14]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["di_in",[[26,8],[26,19]],[[26,14],[26,19]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["dwe_in",[[27,8],[27,14]],[[27,8],[27,14]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["reset_in",[[28,8],[28,16]],[[28,8],[28,16]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["vauxp15",[[29,8],[29,15]],[[29,8],[29,15]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["vauxn15",[[30,8],[30,15]],[[30,8],[30,15]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["busy_out",[[31,9],[31,17]],[[31,9],[31,17]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["channel_out",[[32,9],[32,25]],[[32,14],[32,25]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["do_out",[[33,9],[33,21]],[[33,15],[33,21]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["drdy_out",[[34,9],[34,17]],[[34,9],[34,17]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["eoc_out",[[35,9],[35,16]],[[35,9],[35,16]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["eos_out",[[36,9],[36,16]],[[36,9],[36,16]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["alarm_out",[[37,9],[37,18]],[[37,9],[37,18]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["vp_in",[[38,8],[38,13]],[[38,8],[38,13]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]],["vn_in",[[39,8],[39,13]],[[39,8],[39,13]],["decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix"],["port"]]]]]]],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/final_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_bmstub.v",[[[[[["clk_wiz_0",[[7,0],[13,2]],[[7,7],[7,16]],[],["module"]],[36,9]],[[["reset",[[18,8],[18,13]],[[18,8],[18,13]],["clk_wiz_0"],["port"]],["clk_in1",[[9,2],[9,9]],[[9,2],[9,9]],["clk_wiz_0"],["port","reset"]],["vclk",[[10,2],[10,6]],[[10,2],[10,6]],["clk_wiz_0"],["port","clk_in1"]],["adc",[[11,2],[11,5]],[[11,2],[11,5]],["clk_wiz_0"],["port","vclk"]],["locked",[[12,2],[12,8]],[[12,2],[12,8]],["clk_wiz_0"],["port","adc"]],["clk_in1",[[22,8],[22,15]],[[22,8],[22,15]],["clk_wiz_0"],["port"]],["vclk",[[26,9],[26,13]],[[26,9],[26,13]],["clk_wiz_0"],["port"]],["adc",[[30,9],[30,12]],[[30,9],[30,12]],["clk_wiz_0"],["port"]],["locked",[[32,9],[32,15]],[[32,9],[32,15]],["clk_wiz_0"],["port"]]]]]]],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/final_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v",[[[[[["clk_wiz_0_clk_wiz",[[65,0],[75,3]],[[65,7],[65,24]],[],["module"]],[209,9]],[[["vclk",[[69,2],[69,20]],[[69,16],[69,20]],["clk_wiz_0_clk_wiz"],["port","output"]],["adc",[[70,2],[70,19]],[[70,16],[70,19]],["clk_wiz_0_clk_wiz"],["port","output"]],["reset",[[72,2],[72,21]],[[72,16],[72,21]],["clk_wiz_0_clk_wiz"],["port","input"]],["locked",[[73,2],[73,22]],[[73,16],[73,22]],["clk_wiz_0_clk_wiz"],["port","output"]],["clk_in1",[[74,2],[74,23]],[[74,16],[74,23]],["clk_wiz_0_clk_wiz"],["port","input"]],["clk_in1_clk_wiz_0",[[78,0],[78,22]],[[78,5],[78,22]],["clk_wiz_0_clk_wiz"],["variable","wire"]],["clk_in2_clk_wiz_0",[[79,0],[79,22]],[[79,5],[79,22]],["clk_wiz_0_clk_wiz"],["variable","wire"]],["clkin1_ibufg",[[80,2],[82,17]],[[80,7],[80,19]],["clk_wiz_0_clk_wiz"],["instance","IBUF"]],["vclk_clk_wiz_0",[[94,2],[94,28]],[[94,14],[94,28]],["clk_wiz_0_clk_wiz"],["variable","wire"]],["adc_clk_wiz_0",[[95,2],[95,27]],[[95,14],[95,27]],["clk_wiz_0_clk_wiz"],["variable","wire"]],["clk_out3_clk_wiz_0",[[96,2],[96,32]],[[96,14],[96,32]],["clk_wiz_0_clk_wiz"],["variable","wire"]],["clk_out4_clk_wiz_0",[[97,2],[97,32]],[[97,14],[97,32]],["clk_wiz_0_clk_wiz"],["variable","wire"]],["clk_out5_clk_wiz_0",[[98,2],[98,32]],[[98,14],[98,32]],["clk_wiz_0_clk_wiz"],["variable","wire"]],["clk_out6_clk_wiz_0",[[99,2],[99,32]],[[99,14],[99,32]],["clk_wiz_0_clk_wiz"],["variable","wire"]],["clk_out7_clk_wiz_0",[[100,2],[100,32]],[[100,14],[100,32]],["clk_wiz_0_clk_wiz"],["variable","wire"]],["do_unused",[[102,2],[102,23]],[[102,14],[102,23]],["clk_wiz_0_clk_wiz"],["variable","wire"]],["drdy_unused",[[103,2],[103,25]],[[103,14],[103,25]],["clk_wiz_0_clk_wiz"],["variable","wire"]],["psdone_unused",[[104,2],[104,27]],[[104,14],[104,27]],["clk_wiz_0_clk_wiz"],["variable","wire"]],["locked_int",[[105,2],[105,24]],[[105,14],[105,24]],["clk_wiz_0_clk_wiz"],["variable","wire"]],["clkfbout_clk_wiz_0",[[106,2],[106,32]],[[106,14],[106,32]],["clk_wiz_0_clk_wiz"],["variable","wire"]],["clkfbout_buf_clk_wiz_0",[[107,2],[107,36]],[[107,14],[107,36]],["clk_wiz_0_clk_wiz"],["variable","wire"]],["clkfboutb_unused",[[108,2],[108,30]],[[108,14],[108,30]],["clk_wiz_0_clk_wiz"],["variable","wire"]],["clkout0b_unused",[[109,4],[109,24]],[[109,9],[109,24]],["clk_wiz_0_clk_wiz"],["variable","wire"]],["clkout1b_unused",[[110,3],[110,23]],[[110,8],[110,23]],["clk_wiz_0_clk_wiz"],["variable","wire"]],["clkout2_unused",[[111,3],[111,22]],[[111,8],[111,22]],["clk_wiz_0_clk_wiz"],["variable","wire"]],["clkout2b_unused",[[112,3],[112,23]],[[112,8],[112,23]],["clk_wiz_0_clk_wiz"],["variable","wire"]],["clkout3_unused",[[113,3],[113,22]],[[113,8],[113,22]],["clk_wiz_0_clk_wiz"],["variable","wire"]],["clkout3b_unused",[[114,3],[114,23]],[[114,8],[114,23]],["clk_wiz_0_clk_wiz"],["variable","wire"]],["clkout4_unused",[[115,3],[115,22]],[[115,8],[115,22]],["clk_wiz_0_clk_wiz"],["variable","wire"]],["clkout5_unused",[[116,2],[116,28]],[[116,14],[116,28]],["clk_wiz_0_clk_wiz"],["variable","wire"]],["clkout6_unused",[[117,2],[117,28]],[[117,14],[117,28]],["clk_wiz_0_clk_wiz"],["variable","wire"]],["clkfbstopped_unused",[[118,2],[118,33]],[[118,14],[118,33]],["clk_wiz_0_clk_wiz"],["variable","wire"]],["clkinstopped_unused",[[119,2],[119,33]],[[119,14],[119,33]],["clk_wiz_0_clk_wiz"],["variable","wire"]],["reset_high",[[120,2],[120,24]],[[120,14],[120,24]],["clk_wiz_0_clk_wiz"],["variable","wire"]],["mmcm_adv_inst",[[122,2],[180,38]],[[140,2],[140,15]],["clk_wiz_0_clk_wiz"],["instance","MMCME2_ADV"]],["clkf_buf",[[189,2],[191,28]],[[189,7],[189,15]],["clk_wiz_0_clk_wiz"],["instance","BUFG"]],["clkout1_buf",[[198,2],[200,26]],[[198,7],[198,18]],["clk_wiz_0_clk_wiz"],["instance","BUFG"]],["clkout2_buf",[[203,2],[205,25]],[[203,7],[203,18]],["clk_wiz_0_clk_wiz"],["instance","BUFG"]]]]]]],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/final_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v",[[[[[["clk_wiz_0",[[16,0],[21,13]],[[16,7],[16,16]],[],["module"]],[41,0]],[[["vclk",[[22,9],[22,13]],[[22,9],[22,13]],["clk_wiz_0"],["port"]],["adc",[[18,4],[18,7]],[[18,4],[18,7]],["clk_wiz_0"],["port","vclk"]],["reset",[[19,4],[19,9]],[[19,4],[19,9]],["clk_wiz_0"],["port","adc"]],["locked",[[20,4],[20,10]],[[20,4],[20,10]],["clk_wiz_0"],["port","reset"]],["clk_in1",[[21,4],[21,11]],[[21,4],[21,11]],["clk_wiz_0"],["port","locked"]],["adc",[[23,9],[23,12]],[[23,9],[23,12]],["clk_wiz_0"],["port"]],["reset",[[24,8],[24,13]],[[24,8],[24,13]],["clk_wiz_0"],["port"]],["locked",[[25,9],[25,15]],[[25,9],[25,15]],["clk_wiz_0"],["port"]],["clk_in1",[[26,8],[26,15]],[[26,8],[26,15]],["clk_wiz_0"],["port"]],["adc",[[28,2],[28,10]],[[28,7],[28,10]],["clk_wiz_0"],["variable","wire"]],["clk_in1",[[29,44],[29,56]],[[29,49],[29,56]],["clk_wiz_0"],["variable","wire"]],["locked",[[30,2],[30,13]],[[30,7],[30,13]],["clk_wiz_0"],["variable","wire"]],["reset",[[31,25],[31,35]],[[31,30],[31,35]],["clk_wiz_0"],["variable","wire"]],["vclk",[[32,2],[32,11]],[[32,7],[32,11]],["clk_wiz_0"],["variable","wire"]],["inst",[[34,2],[39,20]],[[34,20],[34,24]],["clk_wiz_0"],["instance","clk_wiz_0_clk_wiz"]]]]],[[["clk_wiz_0_clk_wiz",[[42,0],[47,13]],[[42,7],[42,24]],[],["module"]],[268,6]],[[["vclk",[[48,9],[48,13]],[[48,9],[48,13]],["clk_wiz_0_clk_wiz"],["port"]],["adc",[[44,4],[44,7]],[[44,4],[44,7]],["clk_wiz_0_clk_wiz"],["port","vclk"]],["reset",[[45,4],[45,9]],[[45,4],[45,9]],["clk_wiz_0_clk_wiz"],["port","adc"]],["locked",[[46,4],[46,10]],[[46,4],[46,10]],["clk_wiz_0_clk_wiz"],["port","reset"]],["clk_in1",[[47,4],[47,11]],[[47,4],[47,11]],["clk_wiz_0_clk_wiz"],["port","locked"]],["adc",[[49,9],[49,12]],[[49,9],[49,12]],["clk_wiz_0_clk_wiz"],["port"]],["reset",[[50,8],[50,13]],[[50,8],[50,13]],["clk_wiz_0_clk_wiz"],["port"]],["locked",[[51,9],[51,15]],[[51,9],[51,15]],["clk_wiz_0_clk_wiz"],["port"]],["clk_in1",[[52,8],[52,15]],[[52,8],[52,15]],["clk_wiz_0_clk_wiz"],["port"]],["adc",[[54,2],[54,10]],[[54,7],[54,10]],["clk_wiz_0_clk_wiz"],["variable","wire"]],["adc_clk_wiz_0",[[55,2],[55,20]],[[55,7],[55,20]],["clk_wiz_0_clk_wiz"],["variable","wire"]],["clk_in1",[[56,2],[56,14]],[[56,7],[56,14]],["clk_wiz_0_clk_wiz"],["variable","wire"]],["clk_in1_clk_wiz_0",[[57,2],[57,24]],[[57,7],[57,24]],["clk_wiz_0_clk_wiz"],["variable","wire"]],["clkfbout_buf_clk_wiz_0",[[58,2],[58,29]],[[58,7],[58,29]],["clk_wiz_0_clk_wiz"],["variable","wire"]],["clkfbout_clk_wiz_0",[[59,2],[59,25]],[[59,7],[59,25]],["clk_wiz_0_clk_wiz"],["variable","wire"]],["locked",[[60,2],[60,13]],[[60,7],[60,13]],["clk_wiz_0_clk_wiz"],["variable","wire"]],["reset",[[61,2],[61,12]],[[61,7],[61,12]],["clk_wiz_0_clk_wiz"],["variable","wire"]],["vclk",[[62,2],[62,11]],[[62,7],[62,11]],["clk_wiz_0_clk_wiz"],["variable","wire"]],["vclk_clk_wiz_0",[[63,2],[63,21]],[[63,7],[63,21]],["clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED",[[64,2],[64,46]],[[64,7],[64,46]],["clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED",[[65,2],[65,49]],[[65,7],[65,49]],["clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED",[[66,2],[66,49]],[[66,7],[66,49]],["clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED",[[67,2],[67,45]],[[67,7],[67,45]],["clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED",[[68,2],[68,45]],[[68,7],[68,45]],["clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED",[[69,2],[69,44]],[[69,7],[69,44]],["clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED",[[70,2],[70,45]],[[70,7],[70,45]],["clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED",[[71,2],[71,44]],[[71,7],[71,44]],["clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED",[[72,2],[72,45]],[[72,7],[72,45]],["clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED",[[73,2],[73,44]],[[73,7],[73,44]],["clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED",[[74,2],[74,44]],[[74,7],[74,44]],["clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED",[[75,2],[75,44]],[[75,7],[75,44]],["clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_DRDY_UNCONNECTED",[[76,2],[76,41]],[[76,7],[76,41]],["clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_PSDONE_UNCONNECTED",[[77,2],[77,43]],[[77,7],[77,43]],["clk_wiz_0_clk_wiz"],["variable","wire"]],["NLW_mmcm_adv_inst_DO_UNCONNECTED",[[78,2],[78,45]],[[78,13],[78,45]],["clk_wiz_0_clk_wiz"],["variable","wire"]],["clkf_buf",[[81,2],[83,35]],[[81,7],[81,15]],["clk_wiz_0_clk_wiz"],["instance","BUFG"]],["clkin1_ibufg",[[88,2],[92,30]],[[90,4],[90,16]],["clk_wiz_0_clk_wiz"],["instance","IBUF"]],["clkout1_buf",[[94,2],[96,17]],[[94,7],[94,18]],["clk_wiz_0_clk_wiz"],["instance","BUFG"]],["clkout2_buf",[[98,2],[100,16]],[[98,7],[98,18]],["clk_wiz_0_clk_wiz"],["instance","BUFG"]],["mmcm_adv_inst",[[102,2],[184,20]],[[151,4],[151,17]],["clk_wiz_0_clk_wiz"],["instance","MMCME2_ADV"]]]]]]],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/final_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_stub.v",[[[[[["clk_wiz_0",[[17,0],[20,41]],[[17,7],[17,16]],[],["module"]],[26,9]],[[["vclk",[[21,9],[21,13]],[[21,9],[21,13]],["clk_wiz_0"],["port"]],["adc",[[17,23],[17,26]],[[17,23],[17,26]],["clk_wiz_0"],["port","vclk"]],["reset",[[17,28],[17,33]],[[17,28],[17,33]],["clk_wiz_0"],["port","adc"]],["locked",[[17,35],[17,41]],[[17,35],[17,41]],["clk_wiz_0"],["port","reset"]],["clk_in1",[[17,43],[17,50]],[[17,43],[17,50]],["clk_wiz_0"],["port","locked"]],["adc",[[22,9],[22,12]],[[22,9],[22,12]],["clk_wiz_0"],["port"]],["reset",[[23,8],[23,13]],[[23,8],[23,13]],["clk_wiz_0"],["port"]],["locked",[[24,9],[24,15]],[[24,9],[24,15]],["clk_wiz_0"],["port"]],["clk_in1",[[25,8],[25,15]],[[25,8],[25,15]],["clk_wiz_0"],["port"]]]]]]],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/final_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v",[[[[[["clk_wiz_0",[[67,0],[77,3]],[[67,7],[67,16]],[],["module"]],[91,9]],[[["vclk",[[70,2],[70,20]],[[70,16],[70,20]],["clk_wiz_0"],["port","output"]],["adc",[[71,2],[71,19]],[[71,16],[71,19]],["clk_wiz_0"],["port","output"]],["reset",[[73,2],[73,21]],[[73,16],[73,21]],["clk_wiz_0"],["port","input"]],["locked",[[74,2],[74,22]],[[74,16],[74,22]],["clk_wiz_0"],["port","output"]],["clk_in1",[[76,2],[76,23]],[[76,16],[76,23]],["clk_wiz_0"],["port","input"]],["inst",[[79,2],[89,3]],[[79,20],[79,24]],["clk_wiz_0"],["instance","clk_wiz_0_clk_wiz"]]]]]]],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/final_project.gen/sources_1/ip/clk_wiz_0/mmcm_pll_drp_func_7s_mmcm.vh",[[[[[["round_frac",[[65,0],[74,4]],[[65,26],[65,36]],[],["function"]],[91,10]],[[["decimal",[[68,6],[68,36]],[[68,29],[68,36]],["round_frac"],["port","input"]],["precision",[[73,6],[73,38]],[[73,29],[73,38]],["round_frac"],["port","input"]]]]],[[["mmcm_pll_divider",[[99,0],[103,4]],[[99,16],[99,32]],[],["function"]],[169,10]],[[["divide",[[101,6],[101,24]],[[101,18],[101,24]],["mmcm_pll_divider"],["port","input"]],["duty_cycle",[[102,6],[102,29]],[[102,19],[102,29]],["mmcm_pll_divider"],["port","input"]],["duty_cycle_fix",[[105,3],[105,41]],[[105,27],[105,41]],["mmcm_pll_divider"],["variable","reg"]],["high_time",[[109,3],[109,36]],[[109,27],[109,36]],["mmcm_pll_divider"],["variable","reg"]],["low_time",[[110,3],[110,35]],[[110,27],[110,35]],["mmcm_pll_divider"],["variable","reg"]],["w_edge",[[111,3],[111,33]],[[111,27],[111,33]],["mmcm_pll_divider"],["variable","reg"]],["no_count",[[112,3],[112,35]],[[112,27],[112,35]],["mmcm_pll_divider"],["variable","reg"]],["temp",[[114,3],[114,31]],[[114,27],[114,31]],["mmcm_pll_divider"],["variable","reg"]]]]],[[["mmcm_pll_phase",[[176,0],[184,4]],[[176,16],[176,30]],[],["function"]],[237,10]],[[["divide",[[180,6],[180,24]],[[180,18],[180,24]],["mmcm_pll_phase"],["port","input"]],["phase",[[183,6],[183,31]],[[183,26],[183,31]],["mmcm_pll_phase"],["port","signed"]],["phase_in_cycles",[[186,3],[186,39]],[[186,24],[186,39]],["mmcm_pll_phase"],["variable","reg"]],["phase_fixed",[[187,3],[187,35]],[[187,24],[187,35]],["mmcm_pll_phase"],["variable","reg"]],["mx",[[188,3],[188,26]],[[188,24],[188,26]],["mmcm_pll_phase"],["variable","reg"]],["delay_time",[[189,3],[189,34]],[[189,24],[189,34]],["mmcm_pll_phase"],["variable","reg"]],["phase_mux",[[190,3],[190,33]],[[190,24],[190,33]],["mmcm_pll_phase"],["variable","reg"]],["temp",[[192,3],[192,28]],[[192,24],[192,28]],["mmcm_pll_phase"],["variable","reg"]]]]],[[["mmcm_pll_lock_lookup",[[240,0],[243,4]],[[240,16],[240,36]],[],["function"]],[323,10]],[[["divide",[[242,6],[242,24]],[[242,18],[242,24]],["mmcm_pll_lock_lookup"],["port","input"]],["lookup",[[245,3],[245,24]],[[245,18],[245,24]],["mmcm_pll_lock_lookup"],["variable","reg"]]]]],[[["mmcm_pll_filter_lookup",[[327,0],[331,4]],[[327,15],[327,37]],[],["function"]],[488,10]],[[["divide",[[329,6],[329,24]],[[329,18],[329,24]],["mmcm_pll_filter_lookup"],["port","input"]],["BANDWIDTH",[[330,6],[330,29]],[[330,20],[330,29]],["mmcm_pll_filter_lookup"],["port","input"]],["lookup_low",[[333,3],[333,25]],[[333,15],[333,25]],["mmcm_pll_filter_lookup"],["variable","reg"]],["lookup_high",[[334,3],[334,26]],[[334,15],[334,26]],["mmcm_pll_filter_lookup"],["variable","reg"]],["lookup_entry",[[336,3],[336,25]],[[336,13],[336,25]],["mmcm_pll_filter_lookup"],["variable","reg"]]]]],[[["mmcm_pll_count_calc",[[492,0],[497,4]],[[492,16],[492,35]],[],["function"]],[541,10]],[[["divide",[[494,6],[494,24]],[[494,18],[494,24]],["mmcm_pll_count_calc"],["port","input"]],["phase",[[495,6],[495,31]],[[495,26],[495,31]],["mmcm_pll_count_calc"],["port","signed"]],["duty_cycle",[[496,6],[496,29]],[[496,19],[496,29]],["mmcm_pll_count_calc"],["port","input"]],["div_calc",[[499,3],[499,22]],[[499,14],[499,22]],["mmcm_pll_count_calc"],["variable","reg"]],["phase_calc",[[500,3],[500,24]],[[500,14],[500,24]],["mmcm_pll_count_calc"],["variable","reg"]]]]],[[["mmcm_frac_count_calc",[[549,0],[555,4]],[[549,16],[549,36]],[],["function"]],[678,10]],[[["divide",[[551,6],[551,24]],[[551,18],[551,24]],["mmcm_frac_count_calc"],["port","input"]],["phase",[[552,6],[552,31]],[[552,26],[552,31]],["mmcm_frac_count_calc"],["port","signed"]],["duty_cycle",[[553,6],[553,29]],[[553,19],[553,29]],["mmcm_frac_count_calc"],["port","input"]],["frac",[[554,6],[554,22]],[[554,18],[554,22]],["mmcm_frac_count_calc"],["port","input"]],["lt_frac",[[558,5],[558,24]],[[558,17],[558,24]],["mmcm_frac_count_calc"],["variable","reg"]],["ht_frac",[[559,5],[559,24]],[[559,17],[559,24]],["mmcm_frac_count_calc"],["variable","reg"]],["wf_fall_frac",[[561,5],[561,33]],[[561,21],[561,33]],["mmcm_frac_count_calc"],["variable","reg"]],["wf_rise_frac",[[562,5],[562,33]],[[562,21],[562,33]],["mmcm_frac_count_calc"],["variable","reg"]],["a",[[564,5],[564,17]],[[564,16],[564,17]],["mmcm_frac_count_calc"],["variable","reg"]],["pm_rise_frac_filtered",[[565,5],[565,38]],[[565,17],[565,38]],["mmcm_frac_count_calc"],["variable","reg"]],["pm_fall_frac_filtered",[[566,5],[566,38]],[[566,17],[566,38]],["mmcm_frac_count_calc"],["variable","reg"]],["clkout0_divide_int",[[567,5],[567,35]],[[567,17],[567,35]],["mmcm_frac_count_calc"],["variable","reg"]],["clkout0_divide_frac",[[568,5],[568,36]],[[568,17],[568,36]],["mmcm_frac_count_calc"],["variable","reg"]],["even_part_high",[[569,5],[569,31]],[[569,17],[569,31]],["mmcm_frac_count_calc"],["variable","reg"]],["even_part_low",[[570,5],[570,30]],[[570,17],[570,30]],["mmcm_frac_count_calc"],["variable","reg"]],["odd",[[572,5],[572,20]],[[572,17],[572,20]],["mmcm_frac_count_calc"],["variable","reg"]],["odd_and_frac",[[573,5],[573,29]],[[573,17],[573,29]],["mmcm_frac_count_calc"],["variable","reg"]],["pm_fall",[[575,5],[575,24]],[[575,17],[575,24]],["mmcm_frac_count_calc"],["variable","reg"]],["pm_rise",[[576,5],[576,24]],[[576,17],[576,24]],["mmcm_frac_count_calc"],["variable","reg"]],["dt",[[577,5],[577,19]],[[577,17],[577,19]],["mmcm_frac_count_calc"],["variable","reg"]],["dt_int",[[578,5],[578,23]],[[578,17],[578,23]],["mmcm_frac_count_calc"],["variable","reg"]],["dt_calc",[[579,5],[579,24]],[[579,17],[579,24]],["mmcm_frac_count_calc"],["variable","reg"]],["pm_rise_frac",[[581,5],[581,29]],[[581,17],[581,29]],["mmcm_frac_count_calc"],["variable","reg"]],["pm_fall_frac",[[582,5],[582,29]],[[582,17],[582,29]],["mmcm_frac_count_calc"],["variable","reg"]],["a_per_in_octets",[[584,5],[584,31]],[[584,16],[584,31]],["mmcm_frac_count_calc"],["variable","reg"]],["a_phase_in_cycles",[[585,5],[585,33]],[[585,16],[585,33]],["mmcm_frac_count_calc"],["variable","reg"]],["precision",[[587,4],[587,32]],[[587,14],[587,23]],["mmcm_frac_count_calc"],["parameter"]],["phase_fixed",[[589,5],[589,27]],[[589,16],[589,27]],["mmcm_frac_count_calc"],["variable","reg"]],["phase_pos",[[590,5],[590,26]],[[590,17],[590,26]],["mmcm_frac_count_calc"],["variable","reg"]],["phase_vco",[[591,5],[591,26]],[[591,17],[591,26]],["mmcm_frac_count_calc"],["variable","reg"]],["temp",[[592,5],[592,20]],[[592,16],[592,20]],["mmcm_frac_count_calc"],["variable","reg"]],["div_calc",[[593,5],[593,24]],[[593,16],[593,24]],["mmcm_frac_count_calc"],["variable","reg"]],["phase_calc",[[594,5],[594,26]],[[594,16],[594,26]],["mmcm_frac_count_calc"],["variable","reg"]]]]]],null,null,null,[["FRAC_PRECISION",[[57,0],[58,0]],[[57,8],[57,22]],["source.systemverilog"],["macro"]],["FIXED_WIDTH",[[61,0],[63,0]],[[61,8],[61,19]],["source.systemverilog"],["macro"]]]],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/final_project.gen/sources_1/ip/clk_wiz_0/mmcm_pll_drp_func_7s_pll.vh",[[[[[["round_frac",[[65,0],[74,4]],[[65,26],[65,36]],[],["function"]],[91,10]],[[["decimal",[[68,6],[68,36]],[[68,29],[68,36]],["round_frac"],["port","input"]],["precision",[[73,6],[73,38]],[[73,29],[73,38]],["round_frac"],["port","input"]]]]],[[["mmcm_pll_divider",[[99,0],[103,4]],[[99,16],[99,32]],[],["function"]],[169,10]],[[["divide",[[101,6],[101,24]],[[101,18],[101,24]],["mmcm_pll_divider"],["port","input"]],["duty_cycle",[[102,6],[102,29]],[[102,19],[102,29]],["mmcm_pll_divider"],["port","input"]],["duty_cycle_fix",[[105,3],[105,41]],[[105,27],[105,41]],["mmcm_pll_divider"],["variable","reg"]],["high_time",[[109,3],[109,36]],[[109,27],[109,36]],["mmcm_pll_divider"],["variable","reg"]],["low_time",[[110,3],[110,35]],[[110,27],[110,35]],["mmcm_pll_divider"],["variable","reg"]],["w_edge",[[111,3],[111,33]],[[111,27],[111,33]],["mmcm_pll_divider"],["variable","reg"]],["no_count",[[112,3],[112,35]],[[112,27],[112,35]],["mmcm_pll_divider"],["variable","reg"]],["temp",[[114,3],[114,31]],[[114,27],[114,31]],["mmcm_pll_divider"],["variable","reg"]]]]],[[["mmcm_pll_phase",[[176,0],[184,4]],[[176,16],[176,30]],[],["function"]],[237,10]],[[["divide",[[180,6],[180,24]],[[180,18],[180,24]],["mmcm_pll_phase"],["port","input"]],["phase",[[183,6],[183,31]],[[183,26],[183,31]],["mmcm_pll_phase"],["port","signed"]],["phase_in_cycles",[[186,3],[186,39]],[[186,24],[186,39]],["mmcm_pll_phase"],["variable","reg"]],["phase_fixed",[[187,3],[187,35]],[[187,24],[187,35]],["mmcm_pll_phase"],["variable","reg"]],["mx",[[188,3],[188,26]],[[188,24],[188,26]],["mmcm_pll_phase"],["variable","reg"]],["delay_time",[[189,3],[189,34]],[[189,24],[189,34]],["mmcm_pll_phase"],["variable","reg"]],["phase_mux",[[190,3],[190,33]],[[190,24],[190,33]],["mmcm_pll_phase"],["variable","reg"]],["temp",[[192,3],[192,28]],[[192,24],[192,28]],["mmcm_pll_phase"],["variable","reg"]]]]],[[["mmcm_pll_lock_lookup",[[240,0],[243,4]],[[240,16],[240,36]],[],["function"]],[323,10]],[[["divide",[[242,6],[242,24]],[[242,18],[242,24]],["mmcm_pll_lock_lookup"],["port","input"]],["lookup",[[245,3],[245,24]],[[245,18],[245,24]],["mmcm_pll_lock_lookup"],["variable","reg"]]]]],[[["mmcm_pll_filter_lookup",[[327,0],[331,4]],[[327,15],[327,37]],[],["function"]],[488,10]],[[["divide",[[329,6],[329,24]],[[329,18],[329,24]],["mmcm_pll_filter_lookup"],["port","input"]],["BANDWIDTH",[[330,6],[330,29]],[[330,20],[330,29]],["mmcm_pll_filter_lookup"],["port","input"]],["lookup_low",[[333,3],[333,25]],[[333,15],[333,25]],["mmcm_pll_filter_lookup"],["variable","reg"]],["lookup_high",[[334,3],[334,26]],[[334,15],[334,26]],["mmcm_pll_filter_lookup"],["variable","reg"]],["lookup_entry",[[336,3],[336,25]],[[336,13],[336,25]],["mmcm_pll_filter_lookup"],["variable","reg"]]]]],[[["mmcm_pll_count_calc",[[492,0],[497,4]],[[492,16],[492,35]],[],["function"]],[541,10]],[[["divide",[[494,6],[494,24]],[[494,18],[494,24]],["mmcm_pll_count_calc"],["port","input"]],["phase",[[495,6],[495,31]],[[495,26],[495,31]],["mmcm_pll_count_calc"],["port","signed"]],["duty_cycle",[[496,6],[496,29]],[[496,19],[496,29]],["mmcm_pll_count_calc"],["port","input"]],["div_calc",[[499,3],[499,22]],[[499,14],[499,22]],["mmcm_pll_count_calc"],["variable","reg"]],["phase_calc",[[500,3],[500,24]],[[500,14],[500,24]],["mmcm_pll_count_calc"],["variable","reg"]]]]]],null,null,null,[["FRAC_PRECISION",[[57,0],[58,0]],[[57,8],[57,22]],["source.systemverilog"],["macro"]],["FIXED_WIDTH",[[61,0],[63,0]],[[61,8],[61,19]],["source.systemverilog"],["macro"]]]],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/final_project.gen/sources_1/ip/clk_wiz_0/mmcm_pll_drp_func_us_mmcm.vh",[[[[[["round_frac",[[65,0],[74,4]],[[65,26],[65,36]],[],["function"]],[91,10]],[[["decimal",[[68,6],[68,36]],[[68,29],[68,36]],["round_frac"],["port","input"]],["precision",[[73,6],[73,38]],[[73,29],[73,38]],["round_frac"],["port","input"]]]]],[[["mmcm_pll_divider",[[99,0],[103,4]],[[99,16],[99,32]],[],["function"]],[169,10]],[[["divide",[[101,6],[101,24]],[[101,18],[101,24]],["mmcm_pll_divider"],["port","input"]],["duty_cycle",[[102,6],[102,29]],[[102,19],[102,29]],["mmcm_pll_divider"],["port","input"]],["duty_cycle_fix",[[105,3],[105,41]],[[105,27],[105,41]],["mmcm_pll_divider"],["variable","reg"]],["high_time",[[109,3],[109,36]],[[109,27],[109,36]],["mmcm_pll_divider"],["variable","reg"]],["low_time",[[110,3],[110,35]],[[110,27],[110,35]],["mmcm_pll_divider"],["variable","reg"]],["w_edge",[[111,3],[111,33]],[[111,27],[111,33]],["mmcm_pll_divider"],["variable","reg"]],["no_count",[[112,3],[112,35]],[[112,27],[112,35]],["mmcm_pll_divider"],["variable","reg"]],["temp",[[114,3],[114,31]],[[114,27],[114,31]],["mmcm_pll_divider"],["variable","reg"]]]]],[[["mmcm_pll_phase",[[176,0],[184,4]],[[176,16],[176,30]],[],["function"]],[237,10]],[[["divide",[[180,6],[180,24]],[[180,18],[180,24]],["mmcm_pll_phase"],["port","input"]],["phase",[[183,6],[183,31]],[[183,26],[183,31]],["mmcm_pll_phase"],["port","signed"]],["phase_in_cycles",[[186,3],[186,39]],[[186,24],[186,39]],["mmcm_pll_phase"],["variable","reg"]],["phase_fixed",[[187,3],[187,35]],[[187,24],[187,35]],["mmcm_pll_phase"],["variable","reg"]],["mx",[[188,3],[188,26]],[[188,24],[188,26]],["mmcm_pll_phase"],["variable","reg"]],["delay_time",[[189,3],[189,34]],[[189,24],[189,34]],["mmcm_pll_phase"],["variable","reg"]],["phase_mux",[[190,3],[190,33]],[[190,24],[190,33]],["mmcm_pll_phase"],["variable","reg"]],["temp",[[192,3],[192,28]],[[192,24],[192,28]],["mmcm_pll_phase"],["variable","reg"]]]]],[[["mmcm_pll_lock_lookup",[[240,0],[243,4]],[[240,16],[240,36]],[],["function"]],[323,10]],[[["divide",[[242,6],[242,24]],[[242,18],[242,24]],["mmcm_pll_lock_lookup"],["port","input"]],["lookup",[[245,3],[245,24]],[[245,18],[245,24]],["mmcm_pll_lock_lookup"],["variable","reg"]]]]],[[["mmcm_pll_filter_lookup",[[327,0],[331,4]],[[327,15],[327,37]],[],["function"]],[488,10]],[[["divide",[[329,6],[329,24]],[[329,18],[329,24]],["mmcm_pll_filter_lookup"],["port","input"]],["BANDWIDTH",[[330,6],[330,29]],[[330,20],[330,29]],["mmcm_pll_filter_lookup"],["port","input"]],["lookup_low",[[333,3],[333,25]],[[333,15],[333,25]],["mmcm_pll_filter_lookup"],["variable","reg"]],["lookup_high",[[334,3],[334,26]],[[334,15],[334,26]],["mmcm_pll_filter_lookup"],["variable","reg"]],["lookup_entry",[[336,3],[336,25]],[[336,13],[336,25]],["mmcm_pll_filter_lookup"],["variable","reg"]]]]],[[["mmcm_pll_count_calc",[[492,0],[497,4]],[[492,16],[492,35]],[],["function"]],[541,10]],[[["divide",[[494,6],[494,24]],[[494,18],[494,24]],["mmcm_pll_count_calc"],["port","input"]],["phase",[[495,6],[495,31]],[[495,26],[495,31]],["mmcm_pll_count_calc"],["port","signed"]],["duty_cycle",[[496,6],[496,29]],[[496,19],[496,29]],["mmcm_pll_count_calc"],["port","input"]],["div_calc",[[499,3],[499,22]],[[499,14],[499,22]],["mmcm_pll_count_calc"],["variable","reg"]],["phase_calc",[[500,3],[500,24]],[[500,14],[500,24]],["mmcm_pll_count_calc"],["variable","reg"]]]]],[[["mmcm_frac_count_calc",[[549,0],[555,4]],[[549,16],[549,36]],[],["function"]],[678,10]],[[["divide",[[551,6],[551,24]],[[551,18],[551,24]],["mmcm_frac_count_calc"],["port","input"]],["phase",[[552,6],[552,31]],[[552,26],[552,31]],["mmcm_frac_count_calc"],["port","signed"]],["duty_cycle",[[553,6],[553,29]],[[553,19],[553,29]],["mmcm_frac_count_calc"],["port","input"]],["frac",[[554,6],[554,22]],[[554,18],[554,22]],["mmcm_frac_count_calc"],["port","input"]],["lt_frac",[[558,5],[558,24]],[[558,17],[558,24]],["mmcm_frac_count_calc"],["variable","reg"]],["ht_frac",[[559,5],[559,24]],[[559,17],[559,24]],["mmcm_frac_count_calc"],["variable","reg"]],["wf_fall_frac",[[561,5],[561,33]],[[561,21],[561,33]],["mmcm_frac_count_calc"],["variable","reg"]],["wf_rise_frac",[[562,5],[562,33]],[[562,21],[562,33]],["mmcm_frac_count_calc"],["variable","reg"]],["a",[[564,5],[564,17]],[[564,16],[564,17]],["mmcm_frac_count_calc"],["variable","reg"]],["pm_rise_frac_filtered",[[565,5],[565,38]],[[565,17],[565,38]],["mmcm_frac_count_calc"],["variable","reg"]],["pm_fall_frac_filtered",[[566,5],[566,38]],[[566,17],[566,38]],["mmcm_frac_count_calc"],["variable","reg"]],["clkout0_divide_int",[[567,5],[567,35]],[[567,17],[567,35]],["mmcm_frac_count_calc"],["variable","reg"]],["clkout0_divide_frac",[[568,5],[568,36]],[[568,17],[568,36]],["mmcm_frac_count_calc"],["variable","reg"]],["even_part_high",[[569,5],[569,31]],[[569,17],[569,31]],["mmcm_frac_count_calc"],["variable","reg"]],["even_part_low",[[570,5],[570,30]],[[570,17],[570,30]],["mmcm_frac_count_calc"],["variable","reg"]],["odd",[[572,5],[572,20]],[[572,17],[572,20]],["mmcm_frac_count_calc"],["variable","reg"]],["odd_and_frac",[[573,5],[573,29]],[[573,17],[573,29]],["mmcm_frac_count_calc"],["variable","reg"]],["pm_fall",[[575,5],[575,24]],[[575,17],[575,24]],["mmcm_frac_count_calc"],["variable","reg"]],["pm_rise",[[576,5],[576,24]],[[576,17],[576,24]],["mmcm_frac_count_calc"],["variable","reg"]],["dt",[[577,5],[577,19]],[[577,17],[577,19]],["mmcm_frac_count_calc"],["variable","reg"]],["dt_int",[[578,5],[578,23]],[[578,17],[578,23]],["mmcm_frac_count_calc"],["variable","reg"]],["dt_calc",[[579,5],[579,24]],[[579,17],[579,24]],["mmcm_frac_count_calc"],["variable","reg"]],["pm_rise_frac",[[581,5],[581,29]],[[581,17],[581,29]],["mmcm_frac_count_calc"],["variable","reg"]],["pm_fall_frac",[[582,5],[582,29]],[[582,17],[582,29]],["mmcm_frac_count_calc"],["variable","reg"]],["a_per_in_octets",[[584,5],[584,31]],[[584,16],[584,31]],["mmcm_frac_count_calc"],["variable","reg"]],["a_phase_in_cycles",[[585,5],[585,33]],[[585,16],[585,33]],["mmcm_frac_count_calc"],["variable","reg"]],["precision",[[587,4],[587,32]],[[587,14],[587,23]],["mmcm_frac_count_calc"],["parameter"]],["phase_fixed",[[589,5],[589,27]],[[589,16],[589,27]],["mmcm_frac_count_calc"],["variable","reg"]],["phase_pos",[[590,5],[590,26]],[[590,17],[590,26]],["mmcm_frac_count_calc"],["variable","reg"]],["phase_vco",[[591,5],[591,26]],[[591,17],[591,26]],["mmcm_frac_count_calc"],["variable","reg"]],["temp",[[592,5],[592,20]],[[592,16],[592,20]],["mmcm_frac_count_calc"],["variable","reg"]],["div_calc",[[593,5],[593,24]],[[593,16],[593,24]],["mmcm_frac_count_calc"],["variable","reg"]],["phase_calc",[[594,5],[594,26]],[[594,16],[594,26]],["mmcm_frac_count_calc"],["variable","reg"]]]]]],null,null,null,[["FRAC_PRECISION",[[57,0],[58,0]],[[57,8],[57,22]],["source.systemverilog"],["macro"]],["FIXED_WIDTH",[[61,0],[63,0]],[[61,8],[61,19]],["source.systemverilog"],["macro"]]]],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/final_project.gen/sources_1/ip/clk_wiz_0/mmcm_pll_drp_func_us_pll.vh",[[[[[["round_frac",[[82,0],[91,4]],[[82,26],[82,36]],[],["function"]],[108,10]],[[["decimal",[[85,6],[85,36]],[[85,29],[85,36]],["round_frac"],["port","input"]],["precision",[[90,6],[90,38]],[[90,29],[90,38]],["round_frac"],["port","input"]]]]],[[["mmcm_pll_divider",[[116,0],[120,4]],[[116,16],[116,32]],[],["function"]],[186,10]],[[["divide",[[118,6],[118,24]],[[118,18],[118,24]],["mmcm_pll_divider"],["port","input"]],["duty_cycle",[[119,6],[119,29]],[[119,19],[119,29]],["mmcm_pll_divider"],["port","input"]],["duty_cycle_fix",[[122,3],[122,41]],[[122,27],[122,41]],["mmcm_pll_divider"],["variable","reg"]],["high_time",[[126,3],[126,36]],[[126,27],[126,36]],["mmcm_pll_divider"],["variable","reg"]],["low_time",[[127,3],[127,35]],[[127,27],[127,35]],["mmcm_pll_divider"],["variable","reg"]],["w_edge",[[128,3],[128,33]],[[128,27],[128,33]],["mmcm_pll_divider"],["variable","reg"]],["no_count",[[129,3],[129,35]],[[129,27],[129,35]],["mmcm_pll_divider"],["variable","reg"]],["temp",[[131,3],[131,31]],[[131,27],[131,31]],["mmcm_pll_divider"],["variable","reg"]]]]],[[["mmcm_pll_phase",[[193,0],[201,4]],[[193,16],[193,30]],[],["function"]],[254,10]],[[["divide",[[197,6],[197,24]],[[197,18],[197,24]],["mmcm_pll_phase"],["port","input"]],["phase",[[200,6],[200,31]],[[200,26],[200,31]],["mmcm_pll_phase"],["port","signed"]],["phase_in_cycles",[[203,3],[203,39]],[[203,24],[203,39]],["mmcm_pll_phase"],["variable","reg"]],["phase_fixed",[[204,3],[204,35]],[[204,24],[204,35]],["mmcm_pll_phase"],["variable","reg"]],["mx",[[205,3],[205,26]],[[205,24],[205,26]],["mmcm_pll_phase"],["variable","reg"]],["delay_time",[[206,3],[206,34]],[[206,24],[206,34]],["mmcm_pll_phase"],["variable","reg"]],["phase_mux",[[207,3],[207,33]],[[207,24],[207,33]],["mmcm_pll_phase"],["variable","reg"]],["temp",[[209,3],[209,28]],[[209,24],[209,28]],["mmcm_pll_phase"],["variable","reg"]]]]],[[["mmcm_pll_lock_lookup",[[257,0],[260,4]],[[257,16],[257,36]],[],["function"]],[296,10]],[[["divide",[[259,6],[259,24]],[[259,18],[259,24]],["mmcm_pll_lock_lookup"],["port","input"]],["lookup",[[262,3],[262,23]],[[262,17],[262,23]],["mmcm_pll_lock_lookup"],["variable","reg"]]]]],[[["mmcm_pll_filter_lookup",[[300,0],[303,4]],[[300,15],[300,37]],[],["function"]],[339,10]],[[["divide",[[302,6],[302,24]],[[302,18],[302,24]],["mmcm_pll_filter_lookup"],["port","input"]],["lookup",[[305,3],[305,21]],[[305,15],[305,21]],["mmcm_pll_filter_lookup"],["variable","reg"]],["lookup_entry",[[306,3],[306,25]],[[306,13],[306,25]],["mmcm_pll_filter_lookup"],["variable","reg"]]]]],[[["mmcm_pll_clkoutphy_calc",[[345,0],[348,4]],[[345,15],[345,38]],[],["function"]],[360,10]],[[["CLKOUTPHY_MODE",[[347,6],[347,34]],[[347,20],[347,34]],["mmcm_pll_clkoutphy_calc"],["port","input"]]]]],[[["mmcm_pll_count_calc",[[365,0],[370,4]],[[365,16],[365,35]],[],["function"]],[414,10]],[[["divide",[[367,6],[367,24]],[[367,18],[367,24]],["mmcm_pll_count_calc"],["port","input"]],["phase",[[368,6],[368,31]],[[368,26],[368,31]],["mmcm_pll_count_calc"],["port","signed"]],["duty_cycle",[[369,6],[369,29]],[[369,19],[369,29]],["mmcm_pll_count_calc"],["port","input"]],["div_calc",[[372,3],[372,22]],[[372,14],[372,22]],["mmcm_pll_count_calc"],["variable","reg"]],["phase_calc",[[373,3],[373,24]],[[373,14],[373,24]],["mmcm_pll_count_calc"],["variable","reg"]]]]],[[["mmcm_pll_frac_count_calc",[[422,0],[428,4]],[[422,16],[422,40]],[],["function"]],[552,10]],[[["divide",[[424,6],[424,24]],[[424,18],[424,24]],["mmcm_pll_frac_count_calc"],["port","input"]],["phase",[[425,6],[425,31]],[[425,26],[425,31]],["mmcm_pll_frac_count_calc"],["port","signed"]],["duty_cycle",[[426,6],[426,29]],[[426,19],[426,29]],["mmcm_pll_frac_count_calc"],["port","input"]],["frac",[[427,6],[427,22]],[[427,18],[427,22]],["mmcm_pll_frac_count_calc"],["port","input"]],["lt_frac",[[431,5],[431,24]],[[431,17],[431,24]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["ht_frac",[[432,5],[432,24]],[[432,17],[432,24]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["wf_fall_frac",[[434,5],[434,33]],[[434,21],[434,33]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["wf_rise_frac",[[435,5],[435,33]],[[435,21],[435,33]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["a",[[437,5],[437,17]],[[437,16],[437,17]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["pm_rise_frac_filtered",[[438,5],[438,38]],[[438,17],[438,38]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["pm_fall_frac_filtered",[[439,5],[439,38]],[[439,17],[439,38]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["clkout0_divide_int",[[440,5],[440,35]],[[440,17],[440,35]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["clkout0_divide_frac",[[441,5],[441,36]],[[441,17],[441,36]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["even_part_high",[[442,5],[442,31]],[[442,17],[442,31]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["even_part_low",[[443,5],[443,30]],[[443,17],[443,30]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["odd",[[445,5],[445,20]],[[445,17],[445,20]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["odd_and_frac",[[446,5],[446,29]],[[446,17],[446,29]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["pm_fall",[[448,5],[448,24]],[[448,17],[448,24]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["pm_rise",[[449,5],[449,24]],[[449,17],[449,24]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["dt",[[450,5],[450,19]],[[450,17],[450,19]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["dt_int",[[451,5],[451,23]],[[451,17],[451,23]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["dt_calc",[[452,5],[452,24]],[[452,17],[452,24]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["pm_rise_frac",[[454,5],[454,29]],[[454,17],[454,29]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["pm_fall_frac",[[455,5],[455,29]],[[455,17],[455,29]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["a_per_in_octets",[[457,5],[457,31]],[[457,16],[457,31]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["a_phase_in_cycles",[[458,5],[458,33]],[[458,16],[458,33]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["precision",[[460,4],[460,32]],[[460,14],[460,23]],["mmcm_pll_frac_count_calc"],["parameter"]],["phase_fixed",[[462,5],[462,27]],[[462,16],[462,27]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["phase_pos",[[463,5],[463,26]],[[463,17],[463,26]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["phase_vco",[[464,5],[464,26]],[[464,17],[464,26]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["temp",[[465,5],[465,20]],[[465,16],[465,20]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["div_calc",[[466,5],[466,24]],[[466,16],[466,24]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["phase_calc",[[467,5],[467,26]],[[467,16],[467,26]],["mmcm_pll_frac_count_calc"],["variable","reg"]]]]]],null,null,null,[["FRAC_PRECISION",[[74,0],[75,0]],[[74,8],[74,22]],["source.systemverilog"],["macro"]],["FIXED_WIDTH",[[78,0],[80,0]],[[78,8],[78,19]],["source.systemverilog"],["macro"]]]],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/final_project.gen/sources_1/ip/clk_wiz_0/mmcm_pll_drp_func_us_plus_mmcm.vh",[[[[[["round_frac",[[81,0],[90,4]],[[81,26],[81,36]],[],["function"]],[107,10]],[[["decimal",[[84,6],[84,36]],[[84,29],[84,36]],["round_frac"],["port","input"]],["precision",[[89,6],[89,38]],[[89,29],[89,38]],["round_frac"],["port","input"]]]]],[[["mmcm_pll_divider",[[115,0],[119,4]],[[115,16],[115,32]],[],["function"]],[185,10]],[[["divide",[[117,6],[117,24]],[[117,18],[117,24]],["mmcm_pll_divider"],["port","input"]],["duty_cycle",[[118,6],[118,29]],[[118,19],[118,29]],["mmcm_pll_divider"],["port","input"]],["duty_cycle_fix",[[121,3],[121,41]],[[121,27],[121,41]],["mmcm_pll_divider"],["variable","reg"]],["high_time",[[125,3],[125,36]],[[125,27],[125,36]],["mmcm_pll_divider"],["variable","reg"]],["low_time",[[126,3],[126,35]],[[126,27],[126,35]],["mmcm_pll_divider"],["variable","reg"]],["w_edge",[[127,3],[127,33]],[[127,27],[127,33]],["mmcm_pll_divider"],["variable","reg"]],["no_count",[[128,3],[128,35]],[[128,27],[128,35]],["mmcm_pll_divider"],["variable","reg"]],["temp",[[130,3],[130,31]],[[130,27],[130,31]],["mmcm_pll_divider"],["variable","reg"]]]]],[[["mmcm_pll_phase",[[192,0],[200,4]],[[192,16],[192,30]],[],["function"]],[251,10]],[[["divide",[[196,6],[196,24]],[[196,18],[196,24]],["mmcm_pll_phase"],["port","input"]],["phase",[[199,6],[199,31]],[[199,26],[199,31]],["mmcm_pll_phase"],["port","signed"]],["phase_in_cycles",[[202,3],[202,39]],[[202,24],[202,39]],["mmcm_pll_phase"],["variable","reg"]],["phase_fixed",[[203,3],[203,35]],[[203,24],[203,35]],["mmcm_pll_phase"],["variable","reg"]],["mx",[[204,3],[204,26]],[[204,24],[204,26]],["mmcm_pll_phase"],["variable","reg"]],["delay_time",[[205,3],[205,34]],[[205,24],[205,34]],["mmcm_pll_phase"],["variable","reg"]],["phase_mux",[[206,3],[206,33]],[[206,24],[206,33]],["mmcm_pll_phase"],["variable","reg"]],["temp",[[208,3],[208,28]],[[208,24],[208,28]],["mmcm_pll_phase"],["variable","reg"]]]]],[[["mmcm_pll_lock_lookup",[[254,0],[257,4]],[[254,16],[254,36]],[],["function"]],[401,10]],[[["divide",[[256,6],[256,24]],[[256,18],[256,24]],["mmcm_pll_lock_lookup"],["port","input"]],["lookup",[[259,3],[259,24]],[[259,18],[259,24]],["mmcm_pll_lock_lookup"],["variable","reg"]]]]],[[["mmcm_pll_filter_lookup",[[405,0],[409,4]],[[405,15],[405,37]],[],["function"]],[694,10]],[[["divide",[[407,6],[407,24]],[[407,18],[407,24]],["mmcm_pll_filter_lookup"],["port","input"]],["BANDWIDTH",[[408,6],[408,29]],[[408,20],[408,29]],["mmcm_pll_filter_lookup"],["port","input"]],["lookup_low",[[411,3],[411,26]],[[411,16],[411,26]],["mmcm_pll_filter_lookup"],["variable","reg"]],["lookup_high",[[412,3],[412,27]],[[412,16],[412,27]],["mmcm_pll_filter_lookup"],["variable","reg"]],["lookup_entry",[[414,3],[414,25]],[[414,13],[414,25]],["mmcm_pll_filter_lookup"],["variable","reg"]]]]],[[["mmcm_pll_count_calc",[[698,0],[703,4]],[[698,16],[698,35]],[],["function"]],[747,10]],[[["divide",[[700,6],[700,24]],[[700,18],[700,24]],["mmcm_pll_count_calc"],["port","input"]],["phase",[[701,6],[701,31]],[[701,26],[701,31]],["mmcm_pll_count_calc"],["port","signed"]],["duty_cycle",[[702,6],[702,29]],[[702,19],[702,29]],["mmcm_pll_count_calc"],["port","input"]],["div_calc",[[705,3],[705,22]],[[705,14],[705,22]],["mmcm_pll_count_calc"],["variable","reg"]],["phase_calc",[[706,3],[706,24]],[[706,14],[706,24]],["mmcm_pll_count_calc"],["variable","reg"]]]]],[[["mmcm_frac_count_calc",[[755,0],[761,4]],[[755,16],[755,36]],[],["function"]],[884,10]],[[["divide",[[757,6],[757,24]],[[757,18],[757,24]],["mmcm_frac_count_calc"],["port","input"]],["phase",[[758,6],[758,31]],[[758,26],[758,31]],["mmcm_frac_count_calc"],["port","signed"]],["duty_cycle",[[759,6],[759,29]],[[759,19],[759,29]],["mmcm_frac_count_calc"],["port","input"]],["frac",[[760,6],[760,22]],[[760,18],[760,22]],["mmcm_frac_count_calc"],["port","input"]],["lt_frac",[[764,5],[764,24]],[[764,17],[764,24]],["mmcm_frac_count_calc"],["variable","reg"]],["ht_frac",[[765,5],[765,24]],[[765,17],[765,24]],["mmcm_frac_count_calc"],["variable","reg"]],["wf_fall_frac",[[767,5],[767,33]],[[767,21],[767,33]],["mmcm_frac_count_calc"],["variable","reg"]],["wf_rise_frac",[[768,5],[768,33]],[[768,21],[768,33]],["mmcm_frac_count_calc"],["variable","reg"]],["a",[[770,5],[770,17]],[[770,16],[770,17]],["mmcm_frac_count_calc"],["variable","reg"]],["pm_rise_frac_filtered",[[771,5],[771,38]],[[771,17],[771,38]],["mmcm_frac_count_calc"],["variable","reg"]],["pm_fall_frac_filtered",[[772,5],[772,38]],[[772,17],[772,38]],["mmcm_frac_count_calc"],["variable","reg"]],["clkout0_divide_int",[[773,5],[773,35]],[[773,17],[773,35]],["mmcm_frac_count_calc"],["variable","reg"]],["clkout0_divide_frac",[[774,5],[774,36]],[[774,17],[774,36]],["mmcm_frac_count_calc"],["variable","reg"]],["even_part_high",[[775,5],[775,31]],[[775,17],[775,31]],["mmcm_frac_count_calc"],["variable","reg"]],["even_part_low",[[776,5],[776,30]],[[776,17],[776,30]],["mmcm_frac_count_calc"],["variable","reg"]],["odd",[[778,5],[778,20]],[[778,17],[778,20]],["mmcm_frac_count_calc"],["variable","reg"]],["odd_and_frac",[[779,5],[779,29]],[[779,17],[779,29]],["mmcm_frac_count_calc"],["variable","reg"]],["pm_fall",[[781,5],[781,24]],[[781,17],[781,24]],["mmcm_frac_count_calc"],["variable","reg"]],["pm_rise",[[782,5],[782,24]],[[782,17],[782,24]],["mmcm_frac_count_calc"],["variable","reg"]],["dt",[[783,5],[783,19]],[[783,17],[783,19]],["mmcm_frac_count_calc"],["variable","reg"]],["dt_int",[[784,5],[784,23]],[[784,17],[784,23]],["mmcm_frac_count_calc"],["variable","reg"]],["dt_calc",[[785,5],[785,24]],[[785,17],[785,24]],["mmcm_frac_count_calc"],["variable","reg"]],["pm_rise_frac",[[787,5],[787,29]],[[787,17],[787,29]],["mmcm_frac_count_calc"],["variable","reg"]],["pm_fall_frac",[[788,5],[788,29]],[[788,17],[788,29]],["mmcm_frac_count_calc"],["variable","reg"]],["a_per_in_octets",[[790,5],[790,31]],[[790,16],[790,31]],["mmcm_frac_count_calc"],["variable","reg"]],["a_phase_in_cycles",[[791,5],[791,33]],[[791,16],[791,33]],["mmcm_frac_count_calc"],["variable","reg"]],["precision",[[793,4],[793,32]],[[793,14],[793,23]],["mmcm_frac_count_calc"],["parameter"]],["phase_fixed",[[795,5],[795,27]],[[795,16],[795,27]],["mmcm_frac_count_calc"],["variable","reg"]],["phase_pos",[[796,5],[796,26]],[[796,17],[796,26]],["mmcm_frac_count_calc"],["variable","reg"]],["phase_vco",[[797,5],[797,26]],[[797,17],[797,26]],["mmcm_frac_count_calc"],["variable","reg"]],["temp",[[798,5],[798,20]],[[798,16],[798,20]],["mmcm_frac_count_calc"],["variable","reg"]],["div_calc",[[799,5],[799,24]],[[799,16],[799,24]],["mmcm_frac_count_calc"],["variable","reg"]],["phase_calc",[[800,5],[800,26]],[[800,16],[800,26]],["mmcm_frac_count_calc"],["variable","reg"]]]]]],null,null,null,[["FRAC_PRECISION",[[73,0],[74,0]],[[73,8],[73,22]],["source.systemverilog"],["macro"]],["FIXED_WIDTH",[[77,0],[79,0]],[[77,8],[77,19]],["source.systemverilog"],["macro"]]]],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/final_project.gen/sources_1/ip/clk_wiz_0/mmcm_pll_drp_func_us_plus_pll.vh",[[[[[["round_frac",[[84,0],[93,4]],[[84,26],[84,36]],[],["function"]],[110,10]],[[["decimal",[[87,6],[87,36]],[[87,29],[87,36]],["round_frac"],["port","input"]],["precision",[[92,6],[92,38]],[[92,29],[92,38]],["round_frac"],["port","input"]]]]],[[["mmcm_pll_divider",[[118,0],[122,4]],[[118,16],[118,32]],[],["function"]],[188,10]],[[["divide",[[120,6],[120,24]],[[120,18],[120,24]],["mmcm_pll_divider"],["port","input"]],["duty_cycle",[[121,6],[121,29]],[[121,19],[121,29]],["mmcm_pll_divider"],["port","input"]],["duty_cycle_fix",[[124,3],[124,41]],[[124,27],[124,41]],["mmcm_pll_divider"],["variable","reg"]],["high_time",[[128,3],[128,36]],[[128,27],[128,36]],["mmcm_pll_divider"],["variable","reg"]],["low_time",[[129,3],[129,35]],[[129,27],[129,35]],["mmcm_pll_divider"],["variable","reg"]],["w_edge",[[130,3],[130,33]],[[130,27],[130,33]],["mmcm_pll_divider"],["variable","reg"]],["no_count",[[131,3],[131,35]],[[131,27],[131,35]],["mmcm_pll_divider"],["variable","reg"]],["temp",[[133,3],[133,31]],[[133,27],[133,31]],["mmcm_pll_divider"],["variable","reg"]]]]],[[["mmcm_pll_phase",[[195,0],[203,4]],[[195,16],[195,30]],[],["function"]],[256,10]],[[["divide",[[199,6],[199,24]],[[199,18],[199,24]],["mmcm_pll_phase"],["port","input"]],["phase",[[202,6],[202,31]],[[202,26],[202,31]],["mmcm_pll_phase"],["port","signed"]],["phase_in_cycles",[[205,3],[205,39]],[[205,24],[205,39]],["mmcm_pll_phase"],["variable","reg"]],["phase_fixed",[[206,3],[206,35]],[[206,24],[206,35]],["mmcm_pll_phase"],["variable","reg"]],["mx",[[207,3],[207,26]],[[207,24],[207,26]],["mmcm_pll_phase"],["variable","reg"]],["delay_time",[[208,3],[208,34]],[[208,24],[208,34]],["mmcm_pll_phase"],["variable","reg"]],["phase_mux",[[209,3],[209,33]],[[209,24],[209,33]],["mmcm_pll_phase"],["variable","reg"]],["temp",[[211,3],[211,28]],[[211,24],[211,28]],["mmcm_pll_phase"],["variable","reg"]]]]],[[["mmcm_pll_lock_lookup",[[259,0],[262,4]],[[259,16],[259,36]],[],["function"]],[299,10]],[[["divide",[[261,6],[261,24]],[[261,18],[261,24]],["mmcm_pll_lock_lookup"],["port","input"]],["lookup",[[264,3],[264,23]],[[264,17],[264,23]],["mmcm_pll_lock_lookup"],["variable","reg"]]]]],[[["mmcm_pll_filter_lookup",[[303,0],[306,4]],[[303,15],[303,37]],[],["function"]],[344,10]],[[["divide",[[305,6],[305,24]],[[305,18],[305,24]],["mmcm_pll_filter_lookup"],["port","input"]],["lookup",[[308,3],[308,21]],[[308,15],[308,21]],["mmcm_pll_filter_lookup"],["variable","reg"]],["lookup_entry",[[309,3],[309,25]],[[309,13],[309,25]],["mmcm_pll_filter_lookup"],["variable","reg"]]]]],[[["mmcm_pll_clkoutphy_calc",[[353,0],[356,4]],[[353,15],[353,38]],[],["function"]],[368,10]],[[["CLKOUTPHY_MODE",[[355,6],[355,34]],[[355,20],[355,34]],["mmcm_pll_clkoutphy_calc"],["port","input"]]]]],[[["mmcm_pll_count_calc",[[373,0],[378,4]],[[373,16],[373,35]],[],["function"]],[422,10]],[[["divide",[[375,6],[375,24]],[[375,18],[375,24]],["mmcm_pll_count_calc"],["port","input"]],["phase",[[376,6],[376,31]],[[376,26],[376,31]],["mmcm_pll_count_calc"],["port","signed"]],["duty_cycle",[[377,6],[377,29]],[[377,19],[377,29]],["mmcm_pll_count_calc"],["port","input"]],["div_calc",[[380,3],[380,22]],[[380,14],[380,22]],["mmcm_pll_count_calc"],["variable","reg"]],["phase_calc",[[381,3],[381,24]],[[381,14],[381,24]],["mmcm_pll_count_calc"],["variable","reg"]]]]],[[["mmcm_pll_frac_count_calc",[[430,0],[436,4]],[[430,16],[430,40]],[],["function"]],[559,10]],[[["divide",[[432,6],[432,24]],[[432,18],[432,24]],["mmcm_pll_frac_count_calc"],["port","input"]],["phase",[[433,6],[433,31]],[[433,26],[433,31]],["mmcm_pll_frac_count_calc"],["port","signed"]],["duty_cycle",[[434,6],[434,29]],[[434,19],[434,29]],["mmcm_pll_frac_count_calc"],["port","input"]],["frac",[[435,6],[435,22]],[[435,18],[435,22]],["mmcm_pll_frac_count_calc"],["port","input"]],["lt_frac",[[439,5],[439,24]],[[439,17],[439,24]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["ht_frac",[[440,5],[440,24]],[[440,17],[440,24]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["wf_fall_frac",[[442,5],[442,33]],[[442,21],[442,33]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["wf_rise_frac",[[443,5],[443,33]],[[443,21],[443,33]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["a",[[445,5],[445,17]],[[445,16],[445,17]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["pm_rise_frac_filtered",[[446,5],[446,38]],[[446,17],[446,38]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["pm_fall_frac_filtered",[[447,5],[447,38]],[[447,17],[447,38]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["clkout0_divide_int",[[448,5],[448,35]],[[448,17],[448,35]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["clkout0_divide_frac",[[449,5],[449,36]],[[449,17],[449,36]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["even_part_high",[[450,5],[450,31]],[[450,17],[450,31]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["even_part_low",[[451,5],[451,30]],[[451,17],[451,30]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["odd",[[453,5],[453,20]],[[453,17],[453,20]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["odd_and_frac",[[454,5],[454,29]],[[454,17],[454,29]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["pm_fall",[[456,5],[456,24]],[[456,17],[456,24]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["pm_rise",[[457,5],[457,24]],[[457,17],[457,24]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["dt",[[458,5],[458,19]],[[458,17],[458,19]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["dt_int",[[459,5],[459,23]],[[459,17],[459,23]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["dt_calc",[[460,5],[460,24]],[[460,17],[460,24]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["pm_rise_frac",[[462,5],[462,29]],[[462,17],[462,29]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["pm_fall_frac",[[463,5],[463,29]],[[463,17],[463,29]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["a_per_in_octets",[[465,5],[465,31]],[[465,16],[465,31]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["a_phase_in_cycles",[[466,5],[466,33]],[[466,16],[466,33]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["precision",[[468,4],[468,32]],[[468,14],[468,23]],["mmcm_pll_frac_count_calc"],["parameter"]],["phase_fixed",[[470,5],[470,27]],[[470,16],[470,27]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["phase_pos",[[471,5],[471,26]],[[471,17],[471,26]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["phase_vco",[[472,5],[472,26]],[[472,17],[472,26]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["temp",[[473,5],[473,20]],[[473,16],[473,20]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["div_calc",[[474,5],[474,24]],[[474,16],[474,24]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["phase_calc",[[475,5],[475,26]],[[475,16],[475,26]],["mmcm_pll_frac_count_calc"],["variable","reg"]]]]]],null,null,null,[["FRAC_PRECISION",[[76,0],[77,0]],[[76,8],[76,22]],["source.systemverilog"],["macro"]],["FIXED_WIDTH",[[80,0],[82,0]],[[80,8],[80,19]],["source.systemverilog"],["macro"]]]],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/final_project.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0_bmstub.v",[[[[[["xadc_wiz_0",[[7,0],[26,2]],[[7,7],[7,17]],[],["module"]],[74,9]],[[["di_in",[[30,8],[30,19]],[[30,14],[30,19]],["xadc_wiz_0"],["port"]],["daddr_in",[[9,2],[9,10]],[[9,2],[9,10]],["xadc_wiz_0"],["port","di_in"]],["den_in",[[10,2],[10,8]],[[10,2],[10,8]],["xadc_wiz_0"],["port","daddr_in"]],["dwe_in",[[11,2],[11,8]],[[11,2],[11,8]],["xadc_wiz_0"],["port","den_in"]],["drdy_out",[[12,2],[12,10]],[[12,2],[12,10]],["xadc_wiz_0"],["port","dwe_in"]],["do_out",[[13,2],[13,8]],[[13,2],[13,8]],["xadc_wiz_0"],["port","drdy_out"]],["dclk_in",[[14,2],[14,9]],[[14,2],[14,9]],["xadc_wiz_0"],["port","do_out"]],["reset_in",[[15,2],[15,10]],[[15,2],[15,10]],["xadc_wiz_0"],["port","dclk_in"]],["convst_in",[[16,2],[16,11]],[[16,2],[16,11]],["xadc_wiz_0"],["port","reset_in"]],["vp_in",[[17,2],[17,7]],[[17,2],[17,7]],["xadc_wiz_0"],["port","convst_in"]],["vn_in",[[18,2],[18,7]],[[18,2],[18,7]],["xadc_wiz_0"],["port","vp_in"]],["vauxp15",[[19,2],[19,9]],[[19,2],[19,9]],["xadc_wiz_0"],["port","vn_in"]],["vauxn15",[[20,2],[20,9]],[[20,2],[20,9]],["xadc_wiz_0"],["port","vauxp15"]],["channel_out",[[21,2],[21,13]],[[21,2],[21,13]],["xadc_wiz_0"],["port","vauxn15"]],["eoc_out",[[22,2],[22,9]],[[22,2],[22,9]],["xadc_wiz_0"],["port","channel_out"]],["alarm_out",[[23,2],[23,11]],[[23,2],[23,11]],["xadc_wiz_0"],["port","eoc_out"]],["eos_out",[[24,2],[24,9]],[[24,2],[24,9]],["xadc_wiz_0"],["port","alarm_out"]],["busy_out",[[25,2],[25,10]],[[25,2],[25,10]],["xadc_wiz_0"],["port","eos_out"]],["daddr_in",[[32,8],[32,21]],[[32,13],[32,21]],["xadc_wiz_0"],["port"]],["den_in",[[34,8],[34,14]],[[34,8],[34,14]],["xadc_wiz_0"],["port"]],["dwe_in",[[36,8],[36,14]],[[36,8],[36,14]],["xadc_wiz_0"],["port"]],["drdy_out",[[38,9],[38,17]],[[38,9],[38,17]],["xadc_wiz_0"],["port"]],["do_out",[[40,9],[40,21]],[[40,15],[40,21]],["xadc_wiz_0"],["port"]],["dclk_in",[[44,8],[44,15]],[[44,8],[44,15]],["xadc_wiz_0"],["port"]],["reset_in",[[48,8],[48,16]],[[48,8],[48,16]],["xadc_wiz_0"],["port"]],["convst_in",[[50,8],[50,17]],[[50,8],[50,17]],["xadc_wiz_0"],["port"]],["vp_in",[[53,8],[53,13]],[[53,8],[53,13]],["xadc_wiz_0"],["port"]],["vn_in",[[55,8],[55,13]],[[55,8],[55,13]],["xadc_wiz_0"],["port"]],["vauxp15",[[58,8],[58,15]],[[58,8],[58,15]],["xadc_wiz_0"],["port"]],["vauxn15",[[60,8],[60,15]],[[60,8],[60,15]],["xadc_wiz_0"],["port"]],["channel_out",[[62,9],[62,25]],[[62,14],[62,25]],["xadc_wiz_0"],["port"]],["eoc_out",[[64,9],[64,16]],[[64,9],[64,16]],["xadc_wiz_0"],["port"]],["alarm_out",[[66,9],[66,18]],[[66,9],[66,18]],["xadc_wiz_0"],["port"]],["eos_out",[[68,9],[68,16]],[[68,9],[68,16]],["xadc_wiz_0"],["port"]],["busy_out",[[70,9],[70,17]],[[70,9],[70,17]],["xadc_wiz_0"],["port"]]]]]]],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/final_project.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0_sim_netlist.v",[[[[[["xadc_wiz_0",[[16,0],[34,11]],[[16,7],[16,17]],[],["module"]],[225,6]],[[["convst_in",[[35,8],[35,17]],[[35,8],[35,17]],["xadc_wiz_0"],["port"]],["daddr_in",[[18,4],[18,12]],[[18,4],[18,12]],["xadc_wiz_0"],["port","convst_in"]],["dclk_in",[[19,4],[19,11]],[[19,4],[19,11]],["xadc_wiz_0"],["port","daddr_in"]],["den_in",[[20,4],[20,10]],[[20,4],[20,10]],["xadc_wiz_0"],["port","dclk_in"]],["di_in",[[21,4],[21,9]],[[21,4],[21,9]],["xadc_wiz_0"],["port","den_in"]],["dwe_in",[[22,4],[22,10]],[[22,4],[22,10]],["xadc_wiz_0"],["port","di_in"]],["reset_in",[[23,4],[23,12]],[[23,4],[23,12]],["xadc_wiz_0"],["port","dwe_in"]],["vauxp15",[[24,4],[24,11]],[[24,4],[24,11]],["xadc_wiz_0"],["port","reset_in"]],["vauxn15",[[25,4],[25,11]],[[25,4],[25,11]],["xadc_wiz_0"],["port","vauxp15"]],["busy_out",[[26,4],[26,12]],[[26,4],[26,12]],["xadc_wiz_0"],["port","vauxn15"]],["channel_out",[[27,4],[27,15]],[[27,4],[27,15]],["xadc_wiz_0"],["port","busy_out"]],["do_out",[[28,4],[28,10]],[[28,4],[28,10]],["xadc_wiz_0"],["port","channel_out"]],["drdy_out",[[29,4],[29,12]],[[29,4],[29,12]],["xadc_wiz_0"],["port","do_out"]],["eoc_out",[[30,4],[30,11]],[[30,4],[30,11]],["xadc_wiz_0"],["port","drdy_out"]],["eos_out",[[31,4],[31,11]],[[31,4],[31,11]],["xadc_wiz_0"],["port","eoc_out"]],["alarm_out",[[32,4],[32,13]],[[32,4],[32,13]],["xadc_wiz_0"],["port","eos_out"]],["vp_in",[[33,4],[33,9]],[[33,4],[33,9]],["xadc_wiz_0"],["port","alarm_out"]],["vn_in",[[34,4],[34,9]],[[34,4],[34,9]],["xadc_wiz_0"],["port","vp_in"]],["daddr_in",[[36,8],[36,21]],[[36,13],[36,21]],["xadc_wiz_0"],["port"]],["dclk_in",[[37,8],[37,15]],[[37,8],[37,15]],["xadc_wiz_0"],["port"]],["den_in",[[38,8],[38,14]],[[38,8],[38,14]],["xadc_wiz_0"],["port"]],["di_in",[[39,8],[39,19]],[[39,14],[39,19]],["xadc_wiz_0"],["port"]],["dwe_in",[[40,8],[40,14]],[[40,8],[40,14]],["xadc_wiz_0"],["port"]],["reset_in",[[41,8],[41,16]],[[41,8],[41,16]],["xadc_wiz_0"],["port"]],["vauxp15",[[42,8],[42,15]],[[42,8],[42,15]],["xadc_wiz_0"],["port"]],["vauxn15",[[43,8],[43,15]],[[43,8],[43,15]],["xadc_wiz_0"],["port"]],["busy_out",[[44,9],[44,17]],[[44,9],[44,17]],["xadc_wiz_0"],["port"]],["channel_out",[[45,9],[45,25]],[[45,14],[45,25]],["xadc_wiz_0"],["port"]],["do_out",[[46,9],[46,21]],[[46,15],[46,21]],["xadc_wiz_0"],["port"]],["drdy_out",[[47,9],[47,17]],[[47,9],[47,17]],["xadc_wiz_0"],["port"]],["eoc_out",[[48,9],[48,16]],[[48,9],[48,16]],["xadc_wiz_0"],["port"]],["eos_out",[[49,9],[49,16]],[[49,9],[49,16]],["xadc_wiz_0"],["port"]],["alarm_out",[[50,9],[50,18]],[[50,9],[50,18]],["xadc_wiz_0"],["port"]],["vp_in",[[51,8],[51,13]],[[51,8],[51,13]],["xadc_wiz_0"],["port"]],["vn_in",[[52,8],[52,13]],[[52,8],[52,13]],["xadc_wiz_0"],["port"]],["alarm_out",[[54,2],[54,16]],[[54,7],[54,16]],["xadc_wiz_0"],["variable","wire"]],["busy_out",[[55,2],[55,15]],[[55,7],[55,15]],["xadc_wiz_0"],["variable","wire"]],["channel_out",[[56,2],[56,23]],[[56,12],[56,23]],["xadc_wiz_0"],["variable","wire"]],["convst_in",[[57,2],[57,16]],[[57,7],[57,16]],["xadc_wiz_0"],["variable","wire"]],["daddr_in",[[58,2],[58,20]],[[58,12],[58,20]],["xadc_wiz_0"],["variable","wire"]],["dclk_in",[[59,2],[59,14]],[[59,7],[59,14]],["xadc_wiz_0"],["variable","wire"]],["den_in",[[60,2],[60,13]],[[60,7],[60,13]],["xadc_wiz_0"],["variable","wire"]],["di_in",[[61,2],[61,18]],[[61,13],[61,18]],["xadc_wiz_0"],["variable","wire"]],["do_out",[[62,2],[62,19]],[[62,13],[62,19]],["xadc_wiz_0"],["variable","wire"]],["drdy_out",[[63,2],[63,15]],[[63,7],[63,15]],["xadc_wiz_0"],["variable","wire"]],["dwe_in",[[64,2],[64,13]],[[64,7],[64,13]],["xadc_wiz_0"],["variable","wire"]],["eoc_out",[[65,2],[65,14]],[[65,7],[65,14]],["xadc_wiz_0"],["variable","wire"]],["eos_out",[[66,2],[66,14]],[[66,7],[66,14]],["xadc_wiz_0"],["variable","wire"]],["reset_in",[[67,2],[67,15]],[[67,7],[67,15]],["xadc_wiz_0"],["variable","wire"]],["vauxn15",[[68,2],[68,14]],[[68,7],[68,14]],["xadc_wiz_0"],["variable","wire"]],["vauxp15",[[69,2],[69,14]],[[69,7],[69,14]],["xadc_wiz_0"],["variable","wire"]],["vn_in",[[70,2],[70,12]],[[70,7],[70,12]],["xadc_wiz_0"],["variable","wire"]],["vp_in",[[71,2],[71,12]],[[71,7],[71,12]],["xadc_wiz_0"],["variable","wire"]],["NLW_inst_JTAGBUSY_UNCONNECTED",[[72,2],[72,36]],[[72,7],[72,36]],["xadc_wiz_0"],["variable","wire"]],["NLW_inst_JTAGLOCKED_UNCONNECTED",[[73,2],[73,38]],[[73,7],[73,38]],["xadc_wiz_0"],["variable","wire"]],["NLW_inst_JTAGMODIFIED_UNCONNECTED",[[74,2],[74,40]],[[74,7],[74,40]],["xadc_wiz_0"],["variable","wire"]],["NLW_inst_OT_UNCONNECTED",[[75,2],[75,30]],[[75,7],[75,30]],["xadc_wiz_0"],["variable","wire"]],["NLW_inst_ALM_UNCONNECTED",[[76,2],[76,36]],[[76,12],[76,36]],["xadc_wiz_0"],["variable","wire"]],["NLW_inst_MUXADDR_UNCONNECTED",[[77,2],[77,40]],[[77,12],[77,40]],["xadc_wiz_0"],["variable","wire"]],["inst",[[80,2],[141,19]],[[117,4],[117,8]],["xadc_wiz_0"],["instance","XADC"]]]]]]],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/final_project.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0_stub.v",[[[[[["xadc_wiz_0",[[17,0],[21,45]],[[17,7],[17,17]],[],["module"]],[40,9]],[[["convst_in",[[22,8],[22,17]],[[22,8],[22,17]],["xadc_wiz_0"],["port"]],["daddr_in",[[17,29],[17,37]],[[17,29],[17,37]],["xadc_wiz_0"],["port","convst_in"]],["dclk_in",[[17,39],[17,46]],[[17,39],[17,46]],["xadc_wiz_0"],["port","daddr_in"]],["den_in",[[17,48],[17,54]],[[17,48],[17,54]],["xadc_wiz_0"],["port","dclk_in"]],["di_in",[[17,56],[17,61]],[[17,56],[17,61]],["xadc_wiz_0"],["port","den_in"]],["dwe_in",[[18,2],[18,8]],[[18,2],[18,8]],["xadc_wiz_0"],["port","di_in"]],["reset_in",[[18,10],[18,18]],[[18,10],[18,18]],["xadc_wiz_0"],["port","dwe_in"]],["vauxp15",[[18,20],[18,27]],[[18,20],[18,27]],["xadc_wiz_0"],["port","reset_in"]],["vauxn15",[[18,29],[18,36]],[[18,29],[18,36]],["xadc_wiz_0"],["port","vauxp15"]],["busy_out",[[18,38],[18,46]],[[18,38],[18,46]],["xadc_wiz_0"],["port","vauxn15"]],["channel_out",[[18,48],[18,59]],[[18,48],[18,59]],["xadc_wiz_0"],["port","busy_out"]],["do_out",[[18,61],[18,67]],[[18,61],[18,67]],["xadc_wiz_0"],["port","channel_out"]],["drdy_out",[[18,69],[18,77]],[[18,69],[18,77]],["xadc_wiz_0"],["port","do_out"]],["eoc_out",[[18,79],[18,86]],[[18,79],[18,86]],["xadc_wiz_0"],["port","drdy_out"]],["eos_out",[[18,88],[18,95]],[[18,88],[18,95]],["xadc_wiz_0"],["port","eoc_out"]],["alarm_out",[[19,2],[19,11]],[[19,2],[19,11]],["xadc_wiz_0"],["port","eos_out"]],["vp_in",[[19,13],[19,18]],[[19,13],[19,18]],["xadc_wiz_0"],["port","alarm_out"]],["vn_in",[[19,20],[19,25]],[[19,20],[19,25]],["xadc_wiz_0"],["port","vp_in"]],["daddr_in",[[23,8],[23,21]],[[23,13],[23,21]],["xadc_wiz_0"],["port"]],["dclk_in",[[24,8],[24,15]],[[24,8],[24,15]],["xadc_wiz_0"],["port"]],["den_in",[[25,8],[25,14]],[[25,8],[25,14]],["xadc_wiz_0"],["port"]],["di_in",[[26,8],[26,19]],[[26,14],[26,19]],["xadc_wiz_0"],["port"]],["dwe_in",[[27,8],[27,14]],[[27,8],[27,14]],["xadc_wiz_0"],["port"]],["reset_in",[[28,8],[28,16]],[[28,8],[28,16]],["xadc_wiz_0"],["port"]],["vauxp15",[[29,8],[29,15]],[[29,8],[29,15]],["xadc_wiz_0"],["port"]],["vauxn15",[[30,8],[30,15]],[[30,8],[30,15]],["xadc_wiz_0"],["port"]],["busy_out",[[31,9],[31,17]],[[31,9],[31,17]],["xadc_wiz_0"],["port"]],["channel_out",[[32,9],[32,25]],[[32,14],[32,25]],["xadc_wiz_0"],["port"]],["do_out",[[33,9],[33,21]],[[33,15],[33,21]],["xadc_wiz_0"],["port"]],["drdy_out",[[34,9],[34,17]],[[34,9],[34,17]],["xadc_wiz_0"],["port"]],["eoc_out",[[35,9],[35,16]],[[35,9],[35,16]],["xadc_wiz_0"],["port"]],["eos_out",[[36,9],[36,16]],[[36,9],[36,16]],["xadc_wiz_0"],["port"]],["alarm_out",[[37,9],[37,18]],[[37,9],[37,18]],["xadc_wiz_0"],["port"]],["vp_in",[[38,8],[38,13]],[[38,8],[38,13]],["xadc_wiz_0"],["port"]],["vn_in",[[39,8],[39,13]],[[39,8],[39,13]],["xadc_wiz_0"],["port"]]]]]]],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/final_project.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0.v",[[[[[["xadc_wiz_0",[[53,0],[72,17]],[[53,7],[53,17]],[],["module"]],[205,9]],[[["convst_in",[[74,16],[74,25]],[[74,16],[74,25]],["xadc_wiz_0"],["port"]],["daddr_in",[[56,10],[56,18]],[[56,10],[56,18]],["xadc_wiz_0"],["port","convst_in"]],["dclk_in",[[57,10],[57,17]],[[57,10],[57,17]],["xadc_wiz_0"],["port","daddr_in"]],["den_in",[[58,10],[58,16]],[[58,10],[58,16]],["xadc_wiz_0"],["port","dclk_in"]],["di_in",[[59,10],[59,15]],[[59,10],[59,15]],["xadc_wiz_0"],["port","den_in"]],["dwe_in",[[60,10],[60,16]],[[60,10],[60,16]],["xadc_wiz_0"],["port","di_in"]],["reset_in",[[61,10],[61,18]],[[61,10],[61,18]],["xadc_wiz_0"],["port","dwe_in"]],["vauxp15",[[62,10],[62,17]],[[62,10],[62,17]],["xadc_wiz_0"],["port","reset_in"]],["vauxn15",[[63,10],[63,17]],[[63,10],[63,17]],["xadc_wiz_0"],["port","vauxp15"]],["busy_out",[[64,10],[64,18]],[[64,10],[64,18]],["xadc_wiz_0"],["port","vauxn15"]],["channel_out",[[65,10],[65,21]],[[65,10],[65,21]],["xadc_wiz_0"],["port","busy_out"]],["do_out",[[66,10],[66,16]],[[66,10],[66,16]],["xadc_wiz_0"],["port","channel_out"]],["drdy_out",[[67,10],[67,18]],[[67,10],[67,18]],["xadc_wiz_0"],["port","do_out"]],["eoc_out",[[68,10],[68,17]],[[68,10],[68,17]],["xadc_wiz_0"],["port","drdy_out"]],["eos_out",[[69,10],[69,17]],[[69,10],[69,17]],["xadc_wiz_0"],["port","eoc_out"]],["alarm_out",[[70,10],[70,19]],[[70,10],[70,19]],["xadc_wiz_0"],["port","eos_out"]],["vp_in",[[71,10],[71,15]],[[71,10],[71,15]],["xadc_wiz_0"],["port","alarm_out"]],["vn_in",[[72,10],[72,15]],[[72,10],[72,15]],["xadc_wiz_0"],["port","vp_in"]],["daddr_in",[[75,16],[75,30]],[[75,22],[75,30]],["xadc_wiz_0"],["port"]],["dclk_in",[[76,16],[76,23]],[[76,16],[76,23]],["xadc_wiz_0"],["port"]],["den_in",[[77,16],[77,22]],[[77,16],[77,22]],["xadc_wiz_0"],["port"]],["di_in",[[78,16],[78,28]],[[78,23],[78,28]],["xadc_wiz_0"],["port"]],["dwe_in",[[79,16],[79,22]],[[79,16],[79,22]],["xadc_wiz_0"],["port"]],["reset_in",[[80,16],[80,24]],[[80,16],[80,24]],["xadc_wiz_0"],["port"]],["vauxp15",[[81,16],[81,23]],[[81,16],[81,23]],["xadc_wiz_0"],["port"]],["vauxn15",[[82,16],[82,23]],[[82,16],[82,23]],["xadc_wiz_0"],["port"]],["vp_in",[[83,16],[83,21]],[[83,16],[83,21]],["xadc_wiz_0"],["port"]],["vn_in",[[84,16],[84,21]],[[84,16],[84,21]],["xadc_wiz_0"],["port"]],["busy_out",[[86,17],[86,25]],[[86,17],[86,25]],["xadc_wiz_0"],["port"]],["channel_out",[[87,17],[87,34]],[[87,23],[87,34]],["xadc_wiz_0"],["port"]],["do_out",[[88,17],[88,30]],[[88,24],[88,30]],["xadc_wiz_0"],["port"]],["drdy_out",[[89,17],[89,25]],[[89,17],[89,25]],["xadc_wiz_0"],["port"]],["eoc_out",[[90,17],[90,24]],[[90,17],[90,24]],["xadc_wiz_0"],["port"]],["eos_out",[[91,17],[91,24]],[[91,17],[91,24]],["xadc_wiz_0"],["port"]],["alarm_out",[[92,17],[92,26]],[[92,17],[92,26]],["xadc_wiz_0"],["port"]],["FLOAT_VCCAUX",[[94,8],[94,25]],[[94,13],[94,25]],["xadc_wiz_0"],["variable","wire"]],["FLOAT_VCCINT",[[95,8],[95,25]],[[95,13],[95,25]],["xadc_wiz_0"],["variable","wire"]],["FLOAT_TEMP",[[96,8],[96,23]],[[96,13],[96,23]],["xadc_wiz_0"],["variable","wire"]],["GND_BIT",[[97,10],[97,22]],[[97,15],[97,22]],["xadc_wiz_0"],["variable","wire"]],["GND_BUS3",[[98,4],[98,23]],[[98,15],[98,23]],["xadc_wiz_0"],["variable","wire"]],["aux_channel_p",[[101,10],[101,35]],[[101,22],[101,35]],["xadc_wiz_0"],["variable","wire"]],["aux_channel_n",[[102,10],[102,35]],[[102,22],[102,35]],["xadc_wiz_0"],["variable","wire"]],["alm_int",[[103,10],[103,29]],[[103,22],[103,29]],["xadc_wiz_0"],["variable","wire"]],["inst",[[152,0],[203,11]],[[178,0],[178,4]],["xadc_wiz_0"],["instance","XADC"]]]]]]],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/final_project.ip_user_files/ip/clk_wiz_0/clk_wiz_0_stub.v",[[[[[["clk_wiz_0",[[17,0],[20,41]],[[17,7],[17,16]],[],["module"]],[26,9]],[[["vclk",[[21,9],[21,13]],[[21,9],[21,13]],["clk_wiz_0"],["port"]],["adc",[[17,23],[17,26]],[[17,23],[17,26]],["clk_wiz_0"],["port","vclk"]],["reset",[[17,28],[17,33]],[[17,28],[17,33]],["clk_wiz_0"],["port","adc"]],["locked",[[17,35],[17,41]],[[17,35],[17,41]],["clk_wiz_0"],["port","reset"]],["clk_in1",[[17,43],[17,50]],[[17,43],[17,50]],["clk_wiz_0"],["port","locked"]],["adc",[[22,9],[22,12]],[[22,9],[22,12]],["clk_wiz_0"],["port"]],["reset",[[23,8],[23,13]],[[23,8],[23,13]],["clk_wiz_0"],["port"]],["locked",[[24,9],[24,15]],[[24,9],[24,15]],["clk_wiz_0"],["port"]],["clk_in1",[[25,8],[25,15]],[[25,8],[25,15]],["clk_wiz_0"],["port"]]]]]]],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/final_project.ip_user_files/ip/xadc_wiz_0/xadc_wiz_0_stub.v",[[[[[["xadc_wiz_0",[[17,0],[21,45]],[[17,7],[17,17]],[],["module"]],[40,9]],[[["convst_in",[[22,8],[22,17]],[[22,8],[22,17]],["xadc_wiz_0"],["port"]],["daddr_in",[[17,29],[17,37]],[[17,29],[17,37]],["xadc_wiz_0"],["port","convst_in"]],["dclk_in",[[17,39],[17,46]],[[17,39],[17,46]],["xadc_wiz_0"],["port","daddr_in"]],["den_in",[[17,48],[17,54]],[[17,48],[17,54]],["xadc_wiz_0"],["port","dclk_in"]],["di_in",[[17,56],[17,61]],[[17,56],[17,61]],["xadc_wiz_0"],["port","den_in"]],["dwe_in",[[18,2],[18,8]],[[18,2],[18,8]],["xadc_wiz_0"],["port","di_in"]],["reset_in",[[18,10],[18,18]],[[18,10],[18,18]],["xadc_wiz_0"],["port","dwe_in"]],["vauxp15",[[18,20],[18,27]],[[18,20],[18,27]],["xadc_wiz_0"],["port","reset_in"]],["vauxn15",[[18,29],[18,36]],[[18,29],[18,36]],["xadc_wiz_0"],["port","vauxp15"]],["busy_out",[[18,38],[18,46]],[[18,38],[18,46]],["xadc_wiz_0"],["port","vauxn15"]],["channel_out",[[18,48],[18,59]],[[18,48],[18,59]],["xadc_wiz_0"],["port","busy_out"]],["do_out",[[18,61],[18,67]],[[18,61],[18,67]],["xadc_wiz_0"],["port","channel_out"]],["drdy_out",[[18,69],[18,77]],[[18,69],[18,77]],["xadc_wiz_0"],["port","do_out"]],["eoc_out",[[18,79],[18,86]],[[18,79],[18,86]],["xadc_wiz_0"],["port","drdy_out"]],["eos_out",[[18,88],[18,95]],[[18,88],[18,95]],["xadc_wiz_0"],["port","eoc_out"]],["alarm_out",[[19,2],[19,11]],[[19,2],[19,11]],["xadc_wiz_0"],["port","eos_out"]],["vp_in",[[19,13],[19,18]],[[19,13],[19,18]],["xadc_wiz_0"],["port","alarm_out"]],["vn_in",[[19,20],[19,25]],[[19,20],[19,25]],["xadc_wiz_0"],["port","vp_in"]],["daddr_in",[[23,8],[23,21]],[[23,13],[23,21]],["xadc_wiz_0"],["port"]],["dclk_in",[[24,8],[24,15]],[[24,8],[24,15]],["xadc_wiz_0"],["port"]],["den_in",[[25,8],[25,14]],[[25,8],[25,14]],["xadc_wiz_0"],["port"]],["di_in",[[26,8],[26,19]],[[26,14],[26,19]],["xadc_wiz_0"],["port"]],["dwe_in",[[27,8],[27,14]],[[27,8],[27,14]],["xadc_wiz_0"],["port"]],["reset_in",[[28,8],[28,16]],[[28,8],[28,16]],["xadc_wiz_0"],["port"]],["vauxp15",[[29,8],[29,15]],[[29,8],[29,15]],["xadc_wiz_0"],["port"]],["vauxn15",[[30,8],[30,15]],[[30,8],[30,15]],["xadc_wiz_0"],["port"]],["busy_out",[[31,9],[31,17]],[[31,9],[31,17]],["xadc_wiz_0"],["port"]],["channel_out",[[32,9],[32,25]],[[32,14],[32,25]],["xadc_wiz_0"],["port"]],["do_out",[[33,9],[33,21]],[[33,15],[33,21]],["xadc_wiz_0"],["port"]],["drdy_out",[[34,9],[34,17]],[[34,9],[34,17]],["xadc_wiz_0"],["port"]],["eoc_out",[[35,9],[35,16]],[[35,9],[35,16]],["xadc_wiz_0"],["port"]],["eos_out",[[36,9],[36,16]],[[36,9],[36,16]],["xadc_wiz_0"],["port"]],["alarm_out",[[37,9],[37,18]],[[37,9],[37,18]],["xadc_wiz_0"],["port"]],["vp_in",[[38,8],[38,13]],[[38,8],[38,13]],["xadc_wiz_0"],["port"]],["vn_in",[[39,8],[39,13]],[[39,8],[39,13]],["xadc_wiz_0"],["port"]]]]]]],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/final_project.ip_user_files/ipstatic/mmcm_pll_drp_func_7s_mmcm.vh",[[[[[["round_frac",[[65,0],[74,4]],[[65,26],[65,36]],[],["function"]],[91,10]],[[["decimal",[[68,6],[68,36]],[[68,29],[68,36]],["round_frac"],["port","input"]],["precision",[[73,6],[73,38]],[[73,29],[73,38]],["round_frac"],["port","input"]]]]],[[["mmcm_pll_divider",[[99,0],[103,4]],[[99,16],[99,32]],[],["function"]],[169,10]],[[["divide",[[101,6],[101,24]],[[101,18],[101,24]],["mmcm_pll_divider"],["port","input"]],["duty_cycle",[[102,6],[102,29]],[[102,19],[102,29]],["mmcm_pll_divider"],["port","input"]],["duty_cycle_fix",[[105,3],[105,41]],[[105,27],[105,41]],["mmcm_pll_divider"],["variable","reg"]],["high_time",[[109,3],[109,36]],[[109,27],[109,36]],["mmcm_pll_divider"],["variable","reg"]],["low_time",[[110,3],[110,35]],[[110,27],[110,35]],["mmcm_pll_divider"],["variable","reg"]],["w_edge",[[111,3],[111,33]],[[111,27],[111,33]],["mmcm_pll_divider"],["variable","reg"]],["no_count",[[112,3],[112,35]],[[112,27],[112,35]],["mmcm_pll_divider"],["variable","reg"]],["temp",[[114,3],[114,31]],[[114,27],[114,31]],["mmcm_pll_divider"],["variable","reg"]]]]],[[["mmcm_pll_phase",[[176,0],[184,4]],[[176,16],[176,30]],[],["function"]],[237,10]],[[["divide",[[180,6],[180,24]],[[180,18],[180,24]],["mmcm_pll_phase"],["port","input"]],["phase",[[183,6],[183,31]],[[183,26],[183,31]],["mmcm_pll_phase"],["port","signed"]],["phase_in_cycles",[[186,3],[186,39]],[[186,24],[186,39]],["mmcm_pll_phase"],["variable","reg"]],["phase_fixed",[[187,3],[187,35]],[[187,24],[187,35]],["mmcm_pll_phase"],["variable","reg"]],["mx",[[188,3],[188,26]],[[188,24],[188,26]],["mmcm_pll_phase"],["variable","reg"]],["delay_time",[[189,3],[189,34]],[[189,24],[189,34]],["mmcm_pll_phase"],["variable","reg"]],["phase_mux",[[190,3],[190,33]],[[190,24],[190,33]],["mmcm_pll_phase"],["variable","reg"]],["temp",[[192,3],[192,28]],[[192,24],[192,28]],["mmcm_pll_phase"],["variable","reg"]]]]],[[["mmcm_pll_lock_lookup",[[240,0],[243,4]],[[240,16],[240,36]],[],["function"]],[323,10]],[[["divide",[[242,6],[242,24]],[[242,18],[242,24]],["mmcm_pll_lock_lookup"],["port","input"]],["lookup",[[245,3],[245,24]],[[245,18],[245,24]],["mmcm_pll_lock_lookup"],["variable","reg"]]]]],[[["mmcm_pll_filter_lookup",[[327,0],[331,4]],[[327,15],[327,37]],[],["function"]],[488,10]],[[["divide",[[329,6],[329,24]],[[329,18],[329,24]],["mmcm_pll_filter_lookup"],["port","input"]],["BANDWIDTH",[[330,6],[330,29]],[[330,20],[330,29]],["mmcm_pll_filter_lookup"],["port","input"]],["lookup_low",[[333,3],[333,25]],[[333,15],[333,25]],["mmcm_pll_filter_lookup"],["variable","reg"]],["lookup_high",[[334,3],[334,26]],[[334,15],[334,26]],["mmcm_pll_filter_lookup"],["variable","reg"]],["lookup_entry",[[336,3],[336,25]],[[336,13],[336,25]],["mmcm_pll_filter_lookup"],["variable","reg"]]]]],[[["mmcm_pll_count_calc",[[492,0],[497,4]],[[492,16],[492,35]],[],["function"]],[541,10]],[[["divide",[[494,6],[494,24]],[[494,18],[494,24]],["mmcm_pll_count_calc"],["port","input"]],["phase",[[495,6],[495,31]],[[495,26],[495,31]],["mmcm_pll_count_calc"],["port","signed"]],["duty_cycle",[[496,6],[496,29]],[[496,19],[496,29]],["mmcm_pll_count_calc"],["port","input"]],["div_calc",[[499,3],[499,22]],[[499,14],[499,22]],["mmcm_pll_count_calc"],["variable","reg"]],["phase_calc",[[500,3],[500,24]],[[500,14],[500,24]],["mmcm_pll_count_calc"],["variable","reg"]]]]],[[["mmcm_frac_count_calc",[[549,0],[555,4]],[[549,16],[549,36]],[],["function"]],[678,10]],[[["divide",[[551,6],[551,24]],[[551,18],[551,24]],["mmcm_frac_count_calc"],["port","input"]],["phase",[[552,6],[552,31]],[[552,26],[552,31]],["mmcm_frac_count_calc"],["port","signed"]],["duty_cycle",[[553,6],[553,29]],[[553,19],[553,29]],["mmcm_frac_count_calc"],["port","input"]],["frac",[[554,6],[554,22]],[[554,18],[554,22]],["mmcm_frac_count_calc"],["port","input"]],["lt_frac",[[558,5],[558,24]],[[558,17],[558,24]],["mmcm_frac_count_calc"],["variable","reg"]],["ht_frac",[[559,5],[559,24]],[[559,17],[559,24]],["mmcm_frac_count_calc"],["variable","reg"]],["wf_fall_frac",[[561,5],[561,33]],[[561,21],[561,33]],["mmcm_frac_count_calc"],["variable","reg"]],["wf_rise_frac",[[562,5],[562,33]],[[562,21],[562,33]],["mmcm_frac_count_calc"],["variable","reg"]],["a",[[564,5],[564,17]],[[564,16],[564,17]],["mmcm_frac_count_calc"],["variable","reg"]],["pm_rise_frac_filtered",[[565,5],[565,38]],[[565,17],[565,38]],["mmcm_frac_count_calc"],["variable","reg"]],["pm_fall_frac_filtered",[[566,5],[566,38]],[[566,17],[566,38]],["mmcm_frac_count_calc"],["variable","reg"]],["clkout0_divide_int",[[567,5],[567,35]],[[567,17],[567,35]],["mmcm_frac_count_calc"],["variable","reg"]],["clkout0_divide_frac",[[568,5],[568,36]],[[568,17],[568,36]],["mmcm_frac_count_calc"],["variable","reg"]],["even_part_high",[[569,5],[569,31]],[[569,17],[569,31]],["mmcm_frac_count_calc"],["variable","reg"]],["even_part_low",[[570,5],[570,30]],[[570,17],[570,30]],["mmcm_frac_count_calc"],["variable","reg"]],["odd",[[572,5],[572,20]],[[572,17],[572,20]],["mmcm_frac_count_calc"],["variable","reg"]],["odd_and_frac",[[573,5],[573,29]],[[573,17],[573,29]],["mmcm_frac_count_calc"],["variable","reg"]],["pm_fall",[[575,5],[575,24]],[[575,17],[575,24]],["mmcm_frac_count_calc"],["variable","reg"]],["pm_rise",[[576,5],[576,24]],[[576,17],[576,24]],["mmcm_frac_count_calc"],["variable","reg"]],["dt",[[577,5],[577,19]],[[577,17],[577,19]],["mmcm_frac_count_calc"],["variable","reg"]],["dt_int",[[578,5],[578,23]],[[578,17],[578,23]],["mmcm_frac_count_calc"],["variable","reg"]],["dt_calc",[[579,5],[579,24]],[[579,17],[579,24]],["mmcm_frac_count_calc"],["variable","reg"]],["pm_rise_frac",[[581,5],[581,29]],[[581,17],[581,29]],["mmcm_frac_count_calc"],["variable","reg"]],["pm_fall_frac",[[582,5],[582,29]],[[582,17],[582,29]],["mmcm_frac_count_calc"],["variable","reg"]],["a_per_in_octets",[[584,5],[584,31]],[[584,16],[584,31]],["mmcm_frac_count_calc"],["variable","reg"]],["a_phase_in_cycles",[[585,5],[585,33]],[[585,16],[585,33]],["mmcm_frac_count_calc"],["variable","reg"]],["precision",[[587,4],[587,32]],[[587,14],[587,23]],["mmcm_frac_count_calc"],["parameter"]],["phase_fixed",[[589,5],[589,27]],[[589,16],[589,27]],["mmcm_frac_count_calc"],["variable","reg"]],["phase_pos",[[590,5],[590,26]],[[590,17],[590,26]],["mmcm_frac_count_calc"],["variable","reg"]],["phase_vco",[[591,5],[591,26]],[[591,17],[591,26]],["mmcm_frac_count_calc"],["variable","reg"]],["temp",[[592,5],[592,20]],[[592,16],[592,20]],["mmcm_frac_count_calc"],["variable","reg"]],["div_calc",[[593,5],[593,24]],[[593,16],[593,24]],["mmcm_frac_count_calc"],["variable","reg"]],["phase_calc",[[594,5],[594,26]],[[594,16],[594,26]],["mmcm_frac_count_calc"],["variable","reg"]]]]]],null,null,null,[["FRAC_PRECISION",[[57,0],[58,0]],[[57,8],[57,22]],["source.systemverilog"],["macro"]],["FIXED_WIDTH",[[61,0],[63,0]],[[61,8],[61,19]],["source.systemverilog"],["macro"]]]],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/final_project.ip_user_files/ipstatic/mmcm_pll_drp_func_7s_pll.vh",[[[[[["round_frac",[[65,0],[74,4]],[[65,26],[65,36]],[],["function"]],[91,10]],[[["decimal",[[68,6],[68,36]],[[68,29],[68,36]],["round_frac"],["port","input"]],["precision",[[73,6],[73,38]],[[73,29],[73,38]],["round_frac"],["port","input"]]]]],[[["mmcm_pll_divider",[[99,0],[103,4]],[[99,16],[99,32]],[],["function"]],[169,10]],[[["divide",[[101,6],[101,24]],[[101,18],[101,24]],["mmcm_pll_divider"],["port","input"]],["duty_cycle",[[102,6],[102,29]],[[102,19],[102,29]],["mmcm_pll_divider"],["port","input"]],["duty_cycle_fix",[[105,3],[105,41]],[[105,27],[105,41]],["mmcm_pll_divider"],["variable","reg"]],["high_time",[[109,3],[109,36]],[[109,27],[109,36]],["mmcm_pll_divider"],["variable","reg"]],["low_time",[[110,3],[110,35]],[[110,27],[110,35]],["mmcm_pll_divider"],["variable","reg"]],["w_edge",[[111,3],[111,33]],[[111,27],[111,33]],["mmcm_pll_divider"],["variable","reg"]],["no_count",[[112,3],[112,35]],[[112,27],[112,35]],["mmcm_pll_divider"],["variable","reg"]],["temp",[[114,3],[114,31]],[[114,27],[114,31]],["mmcm_pll_divider"],["variable","reg"]]]]],[[["mmcm_pll_phase",[[176,0],[184,4]],[[176,16],[176,30]],[],["function"]],[237,10]],[[["divide",[[180,6],[180,24]],[[180,18],[180,24]],["mmcm_pll_phase"],["port","input"]],["phase",[[183,6],[183,31]],[[183,26],[183,31]],["mmcm_pll_phase"],["port","signed"]],["phase_in_cycles",[[186,3],[186,39]],[[186,24],[186,39]],["mmcm_pll_phase"],["variable","reg"]],["phase_fixed",[[187,3],[187,35]],[[187,24],[187,35]],["mmcm_pll_phase"],["variable","reg"]],["mx",[[188,3],[188,26]],[[188,24],[188,26]],["mmcm_pll_phase"],["variable","reg"]],["delay_time",[[189,3],[189,34]],[[189,24],[189,34]],["mmcm_pll_phase"],["variable","reg"]],["phase_mux",[[190,3],[190,33]],[[190,24],[190,33]],["mmcm_pll_phase"],["variable","reg"]],["temp",[[192,3],[192,28]],[[192,24],[192,28]],["mmcm_pll_phase"],["variable","reg"]]]]],[[["mmcm_pll_lock_lookup",[[240,0],[243,4]],[[240,16],[240,36]],[],["function"]],[323,10]],[[["divide",[[242,6],[242,24]],[[242,18],[242,24]],["mmcm_pll_lock_lookup"],["port","input"]],["lookup",[[245,3],[245,24]],[[245,18],[245,24]],["mmcm_pll_lock_lookup"],["variable","reg"]]]]],[[["mmcm_pll_filter_lookup",[[327,0],[331,4]],[[327,15],[327,37]],[],["function"]],[488,10]],[[["divide",[[329,6],[329,24]],[[329,18],[329,24]],["mmcm_pll_filter_lookup"],["port","input"]],["BANDWIDTH",[[330,6],[330,29]],[[330,20],[330,29]],["mmcm_pll_filter_lookup"],["port","input"]],["lookup_low",[[333,3],[333,25]],[[333,15],[333,25]],["mmcm_pll_filter_lookup"],["variable","reg"]],["lookup_high",[[334,3],[334,26]],[[334,15],[334,26]],["mmcm_pll_filter_lookup"],["variable","reg"]],["lookup_entry",[[336,3],[336,25]],[[336,13],[336,25]],["mmcm_pll_filter_lookup"],["variable","reg"]]]]],[[["mmcm_pll_count_calc",[[492,0],[497,4]],[[492,16],[492,35]],[],["function"]],[541,10]],[[["divide",[[494,6],[494,24]],[[494,18],[494,24]],["mmcm_pll_count_calc"],["port","input"]],["phase",[[495,6],[495,31]],[[495,26],[495,31]],["mmcm_pll_count_calc"],["port","signed"]],["duty_cycle",[[496,6],[496,29]],[[496,19],[496,29]],["mmcm_pll_count_calc"],["port","input"]],["div_calc",[[499,3],[499,22]],[[499,14],[499,22]],["mmcm_pll_count_calc"],["variable","reg"]],["phase_calc",[[500,3],[500,24]],[[500,14],[500,24]],["mmcm_pll_count_calc"],["variable","reg"]]]]]],null,null,null,[["FRAC_PRECISION",[[57,0],[58,0]],[[57,8],[57,22]],["source.systemverilog"],["macro"]],["FIXED_WIDTH",[[61,0],[63,0]],[[61,8],[61,19]],["source.systemverilog"],["macro"]]]],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/final_project.ip_user_files/ipstatic/mmcm_pll_drp_func_us_mmcm.vh",[[[[[["round_frac",[[65,0],[74,4]],[[65,26],[65,36]],[],["function"]],[91,10]],[[["decimal",[[68,6],[68,36]],[[68,29],[68,36]],["round_frac"],["port","input"]],["precision",[[73,6],[73,38]],[[73,29],[73,38]],["round_frac"],["port","input"]]]]],[[["mmcm_pll_divider",[[99,0],[103,4]],[[99,16],[99,32]],[],["function"]],[169,10]],[[["divide",[[101,6],[101,24]],[[101,18],[101,24]],["mmcm_pll_divider"],["port","input"]],["duty_cycle",[[102,6],[102,29]],[[102,19],[102,29]],["mmcm_pll_divider"],["port","input"]],["duty_cycle_fix",[[105,3],[105,41]],[[105,27],[105,41]],["mmcm_pll_divider"],["variable","reg"]],["high_time",[[109,3],[109,36]],[[109,27],[109,36]],["mmcm_pll_divider"],["variable","reg"]],["low_time",[[110,3],[110,35]],[[110,27],[110,35]],["mmcm_pll_divider"],["variable","reg"]],["w_edge",[[111,3],[111,33]],[[111,27],[111,33]],["mmcm_pll_divider"],["variable","reg"]],["no_count",[[112,3],[112,35]],[[112,27],[112,35]],["mmcm_pll_divider"],["variable","reg"]],["temp",[[114,3],[114,31]],[[114,27],[114,31]],["mmcm_pll_divider"],["variable","reg"]]]]],[[["mmcm_pll_phase",[[176,0],[184,4]],[[176,16],[176,30]],[],["function"]],[237,10]],[[["divide",[[180,6],[180,24]],[[180,18],[180,24]],["mmcm_pll_phase"],["port","input"]],["phase",[[183,6],[183,31]],[[183,26],[183,31]],["mmcm_pll_phase"],["port","signed"]],["phase_in_cycles",[[186,3],[186,39]],[[186,24],[186,39]],["mmcm_pll_phase"],["variable","reg"]],["phase_fixed",[[187,3],[187,35]],[[187,24],[187,35]],["mmcm_pll_phase"],["variable","reg"]],["mx",[[188,3],[188,26]],[[188,24],[188,26]],["mmcm_pll_phase"],["variable","reg"]],["delay_time",[[189,3],[189,34]],[[189,24],[189,34]],["mmcm_pll_phase"],["variable","reg"]],["phase_mux",[[190,3],[190,33]],[[190,24],[190,33]],["mmcm_pll_phase"],["variable","reg"]],["temp",[[192,3],[192,28]],[[192,24],[192,28]],["mmcm_pll_phase"],["variable","reg"]]]]],[[["mmcm_pll_lock_lookup",[[240,0],[243,4]],[[240,16],[240,36]],[],["function"]],[323,10]],[[["divide",[[242,6],[242,24]],[[242,18],[242,24]],["mmcm_pll_lock_lookup"],["port","input"]],["lookup",[[245,3],[245,24]],[[245,18],[245,24]],["mmcm_pll_lock_lookup"],["variable","reg"]]]]],[[["mmcm_pll_filter_lookup",[[327,0],[331,4]],[[327,15],[327,37]],[],["function"]],[488,10]],[[["divide",[[329,6],[329,24]],[[329,18],[329,24]],["mmcm_pll_filter_lookup"],["port","input"]],["BANDWIDTH",[[330,6],[330,29]],[[330,20],[330,29]],["mmcm_pll_filter_lookup"],["port","input"]],["lookup_low",[[333,3],[333,25]],[[333,15],[333,25]],["mmcm_pll_filter_lookup"],["variable","reg"]],["lookup_high",[[334,3],[334,26]],[[334,15],[334,26]],["mmcm_pll_filter_lookup"],["variable","reg"]],["lookup_entry",[[336,3],[336,25]],[[336,13],[336,25]],["mmcm_pll_filter_lookup"],["variable","reg"]]]]],[[["mmcm_pll_count_calc",[[492,0],[497,4]],[[492,16],[492,35]],[],["function"]],[541,10]],[[["divide",[[494,6],[494,24]],[[494,18],[494,24]],["mmcm_pll_count_calc"],["port","input"]],["phase",[[495,6],[495,31]],[[495,26],[495,31]],["mmcm_pll_count_calc"],["port","signed"]],["duty_cycle",[[496,6],[496,29]],[[496,19],[496,29]],["mmcm_pll_count_calc"],["port","input"]],["div_calc",[[499,3],[499,22]],[[499,14],[499,22]],["mmcm_pll_count_calc"],["variable","reg"]],["phase_calc",[[500,3],[500,24]],[[500,14],[500,24]],["mmcm_pll_count_calc"],["variable","reg"]]]]],[[["mmcm_frac_count_calc",[[549,0],[555,4]],[[549,16],[549,36]],[],["function"]],[678,10]],[[["divide",[[551,6],[551,24]],[[551,18],[551,24]],["mmcm_frac_count_calc"],["port","input"]],["phase",[[552,6],[552,31]],[[552,26],[552,31]],["mmcm_frac_count_calc"],["port","signed"]],["duty_cycle",[[553,6],[553,29]],[[553,19],[553,29]],["mmcm_frac_count_calc"],["port","input"]],["frac",[[554,6],[554,22]],[[554,18],[554,22]],["mmcm_frac_count_calc"],["port","input"]],["lt_frac",[[558,5],[558,24]],[[558,17],[558,24]],["mmcm_frac_count_calc"],["variable","reg"]],["ht_frac",[[559,5],[559,24]],[[559,17],[559,24]],["mmcm_frac_count_calc"],["variable","reg"]],["wf_fall_frac",[[561,5],[561,33]],[[561,21],[561,33]],["mmcm_frac_count_calc"],["variable","reg"]],["wf_rise_frac",[[562,5],[562,33]],[[562,21],[562,33]],["mmcm_frac_count_calc"],["variable","reg"]],["a",[[564,5],[564,17]],[[564,16],[564,17]],["mmcm_frac_count_calc"],["variable","reg"]],["pm_rise_frac_filtered",[[565,5],[565,38]],[[565,17],[565,38]],["mmcm_frac_count_calc"],["variable","reg"]],["pm_fall_frac_filtered",[[566,5],[566,38]],[[566,17],[566,38]],["mmcm_frac_count_calc"],["variable","reg"]],["clkout0_divide_int",[[567,5],[567,35]],[[567,17],[567,35]],["mmcm_frac_count_calc"],["variable","reg"]],["clkout0_divide_frac",[[568,5],[568,36]],[[568,17],[568,36]],["mmcm_frac_count_calc"],["variable","reg"]],["even_part_high",[[569,5],[569,31]],[[569,17],[569,31]],["mmcm_frac_count_calc"],["variable","reg"]],["even_part_low",[[570,5],[570,30]],[[570,17],[570,30]],["mmcm_frac_count_calc"],["variable","reg"]],["odd",[[572,5],[572,20]],[[572,17],[572,20]],["mmcm_frac_count_calc"],["variable","reg"]],["odd_and_frac",[[573,5],[573,29]],[[573,17],[573,29]],["mmcm_frac_count_calc"],["variable","reg"]],["pm_fall",[[575,5],[575,24]],[[575,17],[575,24]],["mmcm_frac_count_calc"],["variable","reg"]],["pm_rise",[[576,5],[576,24]],[[576,17],[576,24]],["mmcm_frac_count_calc"],["variable","reg"]],["dt",[[577,5],[577,19]],[[577,17],[577,19]],["mmcm_frac_count_calc"],["variable","reg"]],["dt_int",[[578,5],[578,23]],[[578,17],[578,23]],["mmcm_frac_count_calc"],["variable","reg"]],["dt_calc",[[579,5],[579,24]],[[579,17],[579,24]],["mmcm_frac_count_calc"],["variable","reg"]],["pm_rise_frac",[[581,5],[581,29]],[[581,17],[581,29]],["mmcm_frac_count_calc"],["variable","reg"]],["pm_fall_frac",[[582,5],[582,29]],[[582,17],[582,29]],["mmcm_frac_count_calc"],["variable","reg"]],["a_per_in_octets",[[584,5],[584,31]],[[584,16],[584,31]],["mmcm_frac_count_calc"],["variable","reg"]],["a_phase_in_cycles",[[585,5],[585,33]],[[585,16],[585,33]],["mmcm_frac_count_calc"],["variable","reg"]],["precision",[[587,4],[587,32]],[[587,14],[587,23]],["mmcm_frac_count_calc"],["parameter"]],["phase_fixed",[[589,5],[589,27]],[[589,16],[589,27]],["mmcm_frac_count_calc"],["variable","reg"]],["phase_pos",[[590,5],[590,26]],[[590,17],[590,26]],["mmcm_frac_count_calc"],["variable","reg"]],["phase_vco",[[591,5],[591,26]],[[591,17],[591,26]],["mmcm_frac_count_calc"],["variable","reg"]],["temp",[[592,5],[592,20]],[[592,16],[592,20]],["mmcm_frac_count_calc"],["variable","reg"]],["div_calc",[[593,5],[593,24]],[[593,16],[593,24]],["mmcm_frac_count_calc"],["variable","reg"]],["phase_calc",[[594,5],[594,26]],[[594,16],[594,26]],["mmcm_frac_count_calc"],["variable","reg"]]]]]],null,null,null,[["FRAC_PRECISION",[[57,0],[58,0]],[[57,8],[57,22]],["source.systemverilog"],["macro"]],["FIXED_WIDTH",[[61,0],[63,0]],[[61,8],[61,19]],["source.systemverilog"],["macro"]]]],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/final_project.ip_user_files/ipstatic/mmcm_pll_drp_func_us_pll.vh",[[[[[["round_frac",[[82,0],[91,4]],[[82,26],[82,36]],[],["function"]],[108,10]],[[["decimal",[[85,6],[85,36]],[[85,29],[85,36]],["round_frac"],["port","input"]],["precision",[[90,6],[90,38]],[[90,29],[90,38]],["round_frac"],["port","input"]]]]],[[["mmcm_pll_divider",[[116,0],[120,4]],[[116,16],[116,32]],[],["function"]],[186,10]],[[["divide",[[118,6],[118,24]],[[118,18],[118,24]],["mmcm_pll_divider"],["port","input"]],["duty_cycle",[[119,6],[119,29]],[[119,19],[119,29]],["mmcm_pll_divider"],["port","input"]],["duty_cycle_fix",[[122,3],[122,41]],[[122,27],[122,41]],["mmcm_pll_divider"],["variable","reg"]],["high_time",[[126,3],[126,36]],[[126,27],[126,36]],["mmcm_pll_divider"],["variable","reg"]],["low_time",[[127,3],[127,35]],[[127,27],[127,35]],["mmcm_pll_divider"],["variable","reg"]],["w_edge",[[128,3],[128,33]],[[128,27],[128,33]],["mmcm_pll_divider"],["variable","reg"]],["no_count",[[129,3],[129,35]],[[129,27],[129,35]],["mmcm_pll_divider"],["variable","reg"]],["temp",[[131,3],[131,31]],[[131,27],[131,31]],["mmcm_pll_divider"],["variable","reg"]]]]],[[["mmcm_pll_phase",[[193,0],[201,4]],[[193,16],[193,30]],[],["function"]],[254,10]],[[["divide",[[197,6],[197,24]],[[197,18],[197,24]],["mmcm_pll_phase"],["port","input"]],["phase",[[200,6],[200,31]],[[200,26],[200,31]],["mmcm_pll_phase"],["port","signed"]],["phase_in_cycles",[[203,3],[203,39]],[[203,24],[203,39]],["mmcm_pll_phase"],["variable","reg"]],["phase_fixed",[[204,3],[204,35]],[[204,24],[204,35]],["mmcm_pll_phase"],["variable","reg"]],["mx",[[205,3],[205,26]],[[205,24],[205,26]],["mmcm_pll_phase"],["variable","reg"]],["delay_time",[[206,3],[206,34]],[[206,24],[206,34]],["mmcm_pll_phase"],["variable","reg"]],["phase_mux",[[207,3],[207,33]],[[207,24],[207,33]],["mmcm_pll_phase"],["variable","reg"]],["temp",[[209,3],[209,28]],[[209,24],[209,28]],["mmcm_pll_phase"],["variable","reg"]]]]],[[["mmcm_pll_lock_lookup",[[257,0],[260,4]],[[257,16],[257,36]],[],["function"]],[296,10]],[[["divide",[[259,6],[259,24]],[[259,18],[259,24]],["mmcm_pll_lock_lookup"],["port","input"]],["lookup",[[262,3],[262,23]],[[262,17],[262,23]],["mmcm_pll_lock_lookup"],["variable","reg"]]]]],[[["mmcm_pll_filter_lookup",[[300,0],[303,4]],[[300,15],[300,37]],[],["function"]],[339,10]],[[["divide",[[302,6],[302,24]],[[302,18],[302,24]],["mmcm_pll_filter_lookup"],["port","input"]],["lookup",[[305,3],[305,21]],[[305,15],[305,21]],["mmcm_pll_filter_lookup"],["variable","reg"]],["lookup_entry",[[306,3],[306,25]],[[306,13],[306,25]],["mmcm_pll_filter_lookup"],["variable","reg"]]]]],[[["mmcm_pll_clkoutphy_calc",[[345,0],[348,4]],[[345,15],[345,38]],[],["function"]],[360,10]],[[["CLKOUTPHY_MODE",[[347,6],[347,34]],[[347,20],[347,34]],["mmcm_pll_clkoutphy_calc"],["port","input"]]]]],[[["mmcm_pll_count_calc",[[365,0],[370,4]],[[365,16],[365,35]],[],["function"]],[414,10]],[[["divide",[[367,6],[367,24]],[[367,18],[367,24]],["mmcm_pll_count_calc"],["port","input"]],["phase",[[368,6],[368,31]],[[368,26],[368,31]],["mmcm_pll_count_calc"],["port","signed"]],["duty_cycle",[[369,6],[369,29]],[[369,19],[369,29]],["mmcm_pll_count_calc"],["port","input"]],["div_calc",[[372,3],[372,22]],[[372,14],[372,22]],["mmcm_pll_count_calc"],["variable","reg"]],["phase_calc",[[373,3],[373,24]],[[373,14],[373,24]],["mmcm_pll_count_calc"],["variable","reg"]]]]],[[["mmcm_pll_frac_count_calc",[[422,0],[428,4]],[[422,16],[422,40]],[],["function"]],[552,10]],[[["divide",[[424,6],[424,24]],[[424,18],[424,24]],["mmcm_pll_frac_count_calc"],["port","input"]],["phase",[[425,6],[425,31]],[[425,26],[425,31]],["mmcm_pll_frac_count_calc"],["port","signed"]],["duty_cycle",[[426,6],[426,29]],[[426,19],[426,29]],["mmcm_pll_frac_count_calc"],["port","input"]],["frac",[[427,6],[427,22]],[[427,18],[427,22]],["mmcm_pll_frac_count_calc"],["port","input"]],["lt_frac",[[431,5],[431,24]],[[431,17],[431,24]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["ht_frac",[[432,5],[432,24]],[[432,17],[432,24]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["wf_fall_frac",[[434,5],[434,33]],[[434,21],[434,33]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["wf_rise_frac",[[435,5],[435,33]],[[435,21],[435,33]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["a",[[437,5],[437,17]],[[437,16],[437,17]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["pm_rise_frac_filtered",[[438,5],[438,38]],[[438,17],[438,38]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["pm_fall_frac_filtered",[[439,5],[439,38]],[[439,17],[439,38]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["clkout0_divide_int",[[440,5],[440,35]],[[440,17],[440,35]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["clkout0_divide_frac",[[441,5],[441,36]],[[441,17],[441,36]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["even_part_high",[[442,5],[442,31]],[[442,17],[442,31]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["even_part_low",[[443,5],[443,30]],[[443,17],[443,30]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["odd",[[445,5],[445,20]],[[445,17],[445,20]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["odd_and_frac",[[446,5],[446,29]],[[446,17],[446,29]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["pm_fall",[[448,5],[448,24]],[[448,17],[448,24]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["pm_rise",[[449,5],[449,24]],[[449,17],[449,24]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["dt",[[450,5],[450,19]],[[450,17],[450,19]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["dt_int",[[451,5],[451,23]],[[451,17],[451,23]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["dt_calc",[[452,5],[452,24]],[[452,17],[452,24]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["pm_rise_frac",[[454,5],[454,29]],[[454,17],[454,29]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["pm_fall_frac",[[455,5],[455,29]],[[455,17],[455,29]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["a_per_in_octets",[[457,5],[457,31]],[[457,16],[457,31]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["a_phase_in_cycles",[[458,5],[458,33]],[[458,16],[458,33]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["precision",[[460,4],[460,32]],[[460,14],[460,23]],["mmcm_pll_frac_count_calc"],["parameter"]],["phase_fixed",[[462,5],[462,27]],[[462,16],[462,27]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["phase_pos",[[463,5],[463,26]],[[463,17],[463,26]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["phase_vco",[[464,5],[464,26]],[[464,17],[464,26]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["temp",[[465,5],[465,20]],[[465,16],[465,20]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["div_calc",[[466,5],[466,24]],[[466,16],[466,24]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["phase_calc",[[467,5],[467,26]],[[467,16],[467,26]],["mmcm_pll_frac_count_calc"],["variable","reg"]]]]]],null,null,null,[["FRAC_PRECISION",[[74,0],[75,0]],[[74,8],[74,22]],["source.systemverilog"],["macro"]],["FIXED_WIDTH",[[78,0],[80,0]],[[78,8],[78,19]],["source.systemverilog"],["macro"]]]],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/final_project.ip_user_files/ipstatic/mmcm_pll_drp_func_us_plus_mmcm.vh",[[[[[["round_frac",[[81,0],[90,4]],[[81,26],[81,36]],[],["function"]],[107,10]],[[["decimal",[[84,6],[84,36]],[[84,29],[84,36]],["round_frac"],["port","input"]],["precision",[[89,6],[89,38]],[[89,29],[89,38]],["round_frac"],["port","input"]]]]],[[["mmcm_pll_divider",[[115,0],[119,4]],[[115,16],[115,32]],[],["function"]],[185,10]],[[["divide",[[117,6],[117,24]],[[117,18],[117,24]],["mmcm_pll_divider"],["port","input"]],["duty_cycle",[[118,6],[118,29]],[[118,19],[118,29]],["mmcm_pll_divider"],["port","input"]],["duty_cycle_fix",[[121,3],[121,41]],[[121,27],[121,41]],["mmcm_pll_divider"],["variable","reg"]],["high_time",[[125,3],[125,36]],[[125,27],[125,36]],["mmcm_pll_divider"],["variable","reg"]],["low_time",[[126,3],[126,35]],[[126,27],[126,35]],["mmcm_pll_divider"],["variable","reg"]],["w_edge",[[127,3],[127,33]],[[127,27],[127,33]],["mmcm_pll_divider"],["variable","reg"]],["no_count",[[128,3],[128,35]],[[128,27],[128,35]],["mmcm_pll_divider"],["variable","reg"]],["temp",[[130,3],[130,31]],[[130,27],[130,31]],["mmcm_pll_divider"],["variable","reg"]]]]],[[["mmcm_pll_phase",[[192,0],[200,4]],[[192,16],[192,30]],[],["function"]],[251,10]],[[["divide",[[196,6],[196,24]],[[196,18],[196,24]],["mmcm_pll_phase"],["port","input"]],["phase",[[199,6],[199,31]],[[199,26],[199,31]],["mmcm_pll_phase"],["port","signed"]],["phase_in_cycles",[[202,3],[202,39]],[[202,24],[202,39]],["mmcm_pll_phase"],["variable","reg"]],["phase_fixed",[[203,3],[203,35]],[[203,24],[203,35]],["mmcm_pll_phase"],["variable","reg"]],["mx",[[204,3],[204,26]],[[204,24],[204,26]],["mmcm_pll_phase"],["variable","reg"]],["delay_time",[[205,3],[205,34]],[[205,24],[205,34]],["mmcm_pll_phase"],["variable","reg"]],["phase_mux",[[206,3],[206,33]],[[206,24],[206,33]],["mmcm_pll_phase"],["variable","reg"]],["temp",[[208,3],[208,28]],[[208,24],[208,28]],["mmcm_pll_phase"],["variable","reg"]]]]],[[["mmcm_pll_lock_lookup",[[254,0],[257,4]],[[254,16],[254,36]],[],["function"]],[401,10]],[[["divide",[[256,6],[256,24]],[[256,18],[256,24]],["mmcm_pll_lock_lookup"],["port","input"]],["lookup",[[259,3],[259,24]],[[259,18],[259,24]],["mmcm_pll_lock_lookup"],["variable","reg"]]]]],[[["mmcm_pll_filter_lookup",[[405,0],[409,4]],[[405,15],[405,37]],[],["function"]],[694,10]],[[["divide",[[407,6],[407,24]],[[407,18],[407,24]],["mmcm_pll_filter_lookup"],["port","input"]],["BANDWIDTH",[[408,6],[408,29]],[[408,20],[408,29]],["mmcm_pll_filter_lookup"],["port","input"]],["lookup_low",[[411,3],[411,26]],[[411,16],[411,26]],["mmcm_pll_filter_lookup"],["variable","reg"]],["lookup_high",[[412,3],[412,27]],[[412,16],[412,27]],["mmcm_pll_filter_lookup"],["variable","reg"]],["lookup_entry",[[414,3],[414,25]],[[414,13],[414,25]],["mmcm_pll_filter_lookup"],["variable","reg"]]]]],[[["mmcm_pll_count_calc",[[698,0],[703,4]],[[698,16],[698,35]],[],["function"]],[747,10]],[[["divide",[[700,6],[700,24]],[[700,18],[700,24]],["mmcm_pll_count_calc"],["port","input"]],["phase",[[701,6],[701,31]],[[701,26],[701,31]],["mmcm_pll_count_calc"],["port","signed"]],["duty_cycle",[[702,6],[702,29]],[[702,19],[702,29]],["mmcm_pll_count_calc"],["port","input"]],["div_calc",[[705,3],[705,22]],[[705,14],[705,22]],["mmcm_pll_count_calc"],["variable","reg"]],["phase_calc",[[706,3],[706,24]],[[706,14],[706,24]],["mmcm_pll_count_calc"],["variable","reg"]]]]],[[["mmcm_frac_count_calc",[[755,0],[761,4]],[[755,16],[755,36]],[],["function"]],[884,10]],[[["divide",[[757,6],[757,24]],[[757,18],[757,24]],["mmcm_frac_count_calc"],["port","input"]],["phase",[[758,6],[758,31]],[[758,26],[758,31]],["mmcm_frac_count_calc"],["port","signed"]],["duty_cycle",[[759,6],[759,29]],[[759,19],[759,29]],["mmcm_frac_count_calc"],["port","input"]],["frac",[[760,6],[760,22]],[[760,18],[760,22]],["mmcm_frac_count_calc"],["port","input"]],["lt_frac",[[764,5],[764,24]],[[764,17],[764,24]],["mmcm_frac_count_calc"],["variable","reg"]],["ht_frac",[[765,5],[765,24]],[[765,17],[765,24]],["mmcm_frac_count_calc"],["variable","reg"]],["wf_fall_frac",[[767,5],[767,33]],[[767,21],[767,33]],["mmcm_frac_count_calc"],["variable","reg"]],["wf_rise_frac",[[768,5],[768,33]],[[768,21],[768,33]],["mmcm_frac_count_calc"],["variable","reg"]],["a",[[770,5],[770,17]],[[770,16],[770,17]],["mmcm_frac_count_calc"],["variable","reg"]],["pm_rise_frac_filtered",[[771,5],[771,38]],[[771,17],[771,38]],["mmcm_frac_count_calc"],["variable","reg"]],["pm_fall_frac_filtered",[[772,5],[772,38]],[[772,17],[772,38]],["mmcm_frac_count_calc"],["variable","reg"]],["clkout0_divide_int",[[773,5],[773,35]],[[773,17],[773,35]],["mmcm_frac_count_calc"],["variable","reg"]],["clkout0_divide_frac",[[774,5],[774,36]],[[774,17],[774,36]],["mmcm_frac_count_calc"],["variable","reg"]],["even_part_high",[[775,5],[775,31]],[[775,17],[775,31]],["mmcm_frac_count_calc"],["variable","reg"]],["even_part_low",[[776,5],[776,30]],[[776,17],[776,30]],["mmcm_frac_count_calc"],["variable","reg"]],["odd",[[778,5],[778,20]],[[778,17],[778,20]],["mmcm_frac_count_calc"],["variable","reg"]],["odd_and_frac",[[779,5],[779,29]],[[779,17],[779,29]],["mmcm_frac_count_calc"],["variable","reg"]],["pm_fall",[[781,5],[781,24]],[[781,17],[781,24]],["mmcm_frac_count_calc"],["variable","reg"]],["pm_rise",[[782,5],[782,24]],[[782,17],[782,24]],["mmcm_frac_count_calc"],["variable","reg"]],["dt",[[783,5],[783,19]],[[783,17],[783,19]],["mmcm_frac_count_calc"],["variable","reg"]],["dt_int",[[784,5],[784,23]],[[784,17],[784,23]],["mmcm_frac_count_calc"],["variable","reg"]],["dt_calc",[[785,5],[785,24]],[[785,17],[785,24]],["mmcm_frac_count_calc"],["variable","reg"]],["pm_rise_frac",[[787,5],[787,29]],[[787,17],[787,29]],["mmcm_frac_count_calc"],["variable","reg"]],["pm_fall_frac",[[788,5],[788,29]],[[788,17],[788,29]],["mmcm_frac_count_calc"],["variable","reg"]],["a_per_in_octets",[[790,5],[790,31]],[[790,16],[790,31]],["mmcm_frac_count_calc"],["variable","reg"]],["a_phase_in_cycles",[[791,5],[791,33]],[[791,16],[791,33]],["mmcm_frac_count_calc"],["variable","reg"]],["precision",[[793,4],[793,32]],[[793,14],[793,23]],["mmcm_frac_count_calc"],["parameter"]],["phase_fixed",[[795,5],[795,27]],[[795,16],[795,27]],["mmcm_frac_count_calc"],["variable","reg"]],["phase_pos",[[796,5],[796,26]],[[796,17],[796,26]],["mmcm_frac_count_calc"],["variable","reg"]],["phase_vco",[[797,5],[797,26]],[[797,17],[797,26]],["mmcm_frac_count_calc"],["variable","reg"]],["temp",[[798,5],[798,20]],[[798,16],[798,20]],["mmcm_frac_count_calc"],["variable","reg"]],["div_calc",[[799,5],[799,24]],[[799,16],[799,24]],["mmcm_frac_count_calc"],["variable","reg"]],["phase_calc",[[800,5],[800,26]],[[800,16],[800,26]],["mmcm_frac_count_calc"],["variable","reg"]]]]]],null,null,null,[["FRAC_PRECISION",[[73,0],[74,0]],[[73,8],[73,22]],["source.systemverilog"],["macro"]],["FIXED_WIDTH",[[77,0],[79,0]],[[77,8],[77,19]],["source.systemverilog"],["macro"]]]],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/final_project.ip_user_files/ipstatic/mmcm_pll_drp_func_us_plus_pll.vh",[[[[[["round_frac",[[84,0],[93,4]],[[84,26],[84,36]],[],["function"]],[110,10]],[[["decimal",[[87,6],[87,36]],[[87,29],[87,36]],["round_frac"],["port","input"]],["precision",[[92,6],[92,38]],[[92,29],[92,38]],["round_frac"],["port","input"]]]]],[[["mmcm_pll_divider",[[118,0],[122,4]],[[118,16],[118,32]],[],["function"]],[188,10]],[[["divide",[[120,6],[120,24]],[[120,18],[120,24]],["mmcm_pll_divider"],["port","input"]],["duty_cycle",[[121,6],[121,29]],[[121,19],[121,29]],["mmcm_pll_divider"],["port","input"]],["duty_cycle_fix",[[124,3],[124,41]],[[124,27],[124,41]],["mmcm_pll_divider"],["variable","reg"]],["high_time",[[128,3],[128,36]],[[128,27],[128,36]],["mmcm_pll_divider"],["variable","reg"]],["low_time",[[129,3],[129,35]],[[129,27],[129,35]],["mmcm_pll_divider"],["variable","reg"]],["w_edge",[[130,3],[130,33]],[[130,27],[130,33]],["mmcm_pll_divider"],["variable","reg"]],["no_count",[[131,3],[131,35]],[[131,27],[131,35]],["mmcm_pll_divider"],["variable","reg"]],["temp",[[133,3],[133,31]],[[133,27],[133,31]],["mmcm_pll_divider"],["variable","reg"]]]]],[[["mmcm_pll_phase",[[195,0],[203,4]],[[195,16],[195,30]],[],["function"]],[256,10]],[[["divide",[[199,6],[199,24]],[[199,18],[199,24]],["mmcm_pll_phase"],["port","input"]],["phase",[[202,6],[202,31]],[[202,26],[202,31]],["mmcm_pll_phase"],["port","signed"]],["phase_in_cycles",[[205,3],[205,39]],[[205,24],[205,39]],["mmcm_pll_phase"],["variable","reg"]],["phase_fixed",[[206,3],[206,35]],[[206,24],[206,35]],["mmcm_pll_phase"],["variable","reg"]],["mx",[[207,3],[207,26]],[[207,24],[207,26]],["mmcm_pll_phase"],["variable","reg"]],["delay_time",[[208,3],[208,34]],[[208,24],[208,34]],["mmcm_pll_phase"],["variable","reg"]],["phase_mux",[[209,3],[209,33]],[[209,24],[209,33]],["mmcm_pll_phase"],["variable","reg"]],["temp",[[211,3],[211,28]],[[211,24],[211,28]],["mmcm_pll_phase"],["variable","reg"]]]]],[[["mmcm_pll_lock_lookup",[[259,0],[262,4]],[[259,16],[259,36]],[],["function"]],[299,10]],[[["divide",[[261,6],[261,24]],[[261,18],[261,24]],["mmcm_pll_lock_lookup"],["port","input"]],["lookup",[[264,3],[264,23]],[[264,17],[264,23]],["mmcm_pll_lock_lookup"],["variable","reg"]]]]],[[["mmcm_pll_filter_lookup",[[303,0],[306,4]],[[303,15],[303,37]],[],["function"]],[344,10]],[[["divide",[[305,6],[305,24]],[[305,18],[305,24]],["mmcm_pll_filter_lookup"],["port","input"]],["lookup",[[308,3],[308,21]],[[308,15],[308,21]],["mmcm_pll_filter_lookup"],["variable","reg"]],["lookup_entry",[[309,3],[309,25]],[[309,13],[309,25]],["mmcm_pll_filter_lookup"],["variable","reg"]]]]],[[["mmcm_pll_clkoutphy_calc",[[353,0],[356,4]],[[353,15],[353,38]],[],["function"]],[368,10]],[[["CLKOUTPHY_MODE",[[355,6],[355,34]],[[355,20],[355,34]],["mmcm_pll_clkoutphy_calc"],["port","input"]]]]],[[["mmcm_pll_count_calc",[[373,0],[378,4]],[[373,16],[373,35]],[],["function"]],[422,10]],[[["divide",[[375,6],[375,24]],[[375,18],[375,24]],["mmcm_pll_count_calc"],["port","input"]],["phase",[[376,6],[376,31]],[[376,26],[376,31]],["mmcm_pll_count_calc"],["port","signed"]],["duty_cycle",[[377,6],[377,29]],[[377,19],[377,29]],["mmcm_pll_count_calc"],["port","input"]],["div_calc",[[380,3],[380,22]],[[380,14],[380,22]],["mmcm_pll_count_calc"],["variable","reg"]],["phase_calc",[[381,3],[381,24]],[[381,14],[381,24]],["mmcm_pll_count_calc"],["variable","reg"]]]]],[[["mmcm_pll_frac_count_calc",[[430,0],[436,4]],[[430,16],[430,40]],[],["function"]],[559,10]],[[["divide",[[432,6],[432,24]],[[432,18],[432,24]],["mmcm_pll_frac_count_calc"],["port","input"]],["phase",[[433,6],[433,31]],[[433,26],[433,31]],["mmcm_pll_frac_count_calc"],["port","signed"]],["duty_cycle",[[434,6],[434,29]],[[434,19],[434,29]],["mmcm_pll_frac_count_calc"],["port","input"]],["frac",[[435,6],[435,22]],[[435,18],[435,22]],["mmcm_pll_frac_count_calc"],["port","input"]],["lt_frac",[[439,5],[439,24]],[[439,17],[439,24]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["ht_frac",[[440,5],[440,24]],[[440,17],[440,24]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["wf_fall_frac",[[442,5],[442,33]],[[442,21],[442,33]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["wf_rise_frac",[[443,5],[443,33]],[[443,21],[443,33]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["a",[[445,5],[445,17]],[[445,16],[445,17]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["pm_rise_frac_filtered",[[446,5],[446,38]],[[446,17],[446,38]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["pm_fall_frac_filtered",[[447,5],[447,38]],[[447,17],[447,38]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["clkout0_divide_int",[[448,5],[448,35]],[[448,17],[448,35]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["clkout0_divide_frac",[[449,5],[449,36]],[[449,17],[449,36]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["even_part_high",[[450,5],[450,31]],[[450,17],[450,31]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["even_part_low",[[451,5],[451,30]],[[451,17],[451,30]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["odd",[[453,5],[453,20]],[[453,17],[453,20]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["odd_and_frac",[[454,5],[454,29]],[[454,17],[454,29]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["pm_fall",[[456,5],[456,24]],[[456,17],[456,24]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["pm_rise",[[457,5],[457,24]],[[457,17],[457,24]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["dt",[[458,5],[458,19]],[[458,17],[458,19]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["dt_int",[[459,5],[459,23]],[[459,17],[459,23]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["dt_calc",[[460,5],[460,24]],[[460,17],[460,24]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["pm_rise_frac",[[462,5],[462,29]],[[462,17],[462,29]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["pm_fall_frac",[[463,5],[463,29]],[[463,17],[463,29]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["a_per_in_octets",[[465,5],[465,31]],[[465,16],[465,31]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["a_phase_in_cycles",[[466,5],[466,33]],[[466,16],[466,33]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["precision",[[468,4],[468,32]],[[468,14],[468,23]],["mmcm_pll_frac_count_calc"],["parameter"]],["phase_fixed",[[470,5],[470,27]],[[470,16],[470,27]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["phase_pos",[[471,5],[471,26]],[[471,17],[471,26]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["phase_vco",[[472,5],[472,26]],[[472,17],[472,26]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["temp",[[473,5],[473,20]],[[473,16],[473,20]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["div_calc",[[474,5],[474,24]],[[474,16],[474,24]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["phase_calc",[[475,5],[475,26]],[[475,16],[475,26]],["mmcm_pll_frac_count_calc"],["variable","reg"]]]]]],null,null,null,[["FRAC_PRECISION",[[76,0],[77,0]],[[76,8],[76,22]],["source.systemverilog"],["macro"]],["FIXED_WIDTH",[[80,0],[82,0]],[[80,8],[80,19]],["source.systemverilog"],["macro"]]]],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/final_project.ip_user_files/sim_scripts/clk_wiz_0/modelsim/glbl.v",[[],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/final_project.ip_user_files/sim_scripts/clk_wiz_0/questa/glbl.v",[[],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/final_project.ip_user_files/sim_scripts/clk_wiz_0/riviera/glbl.v",[[],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/final_project.ip_user_files/sim_scripts/clk_wiz_0/vcs/glbl.v",[[],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/final_project.ip_user_files/sim_scripts/clk_wiz_0/xcelium/glbl.v",[[],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/final_project.ip_user_files/sim_scripts/clk_wiz_0/xsim/glbl.v",[[],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/final_project.ip_user_files/sim_scripts/xadc_wiz_0/modelsim/glbl.v",[[],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/final_project.ip_user_files/sim_scripts/xadc_wiz_0/questa/glbl.v",[[],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/final_project.ip_user_files/sim_scripts/xadc_wiz_0/riviera/glbl.v",[[],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/final_project.ip_user_files/sim_scripts/xadc_wiz_0/vcs/glbl.v",[[],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/final_project.ip_user_files/sim_scripts/xadc_wiz_0/xcelium/glbl.v",[[],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/final_project.ip_user_files/sim_scripts/xadc_wiz_0/xsim/glbl.v",[[],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/sourceFiles/adc.sv",[[[[[["adc",[[0,0],[10,2]],[[0,7],[0,10]],[],["module"]],[162,9]],[[["clk",[[1,4],[1,19]],[[1,16],[1,19]],["adc"],["port","logic"]],["clk_adc",[[2,4],[2,11]],[[2,4],[2,11]],["adc"],["port","clk"]],["reset",[[3,4],[3,21]],[[3,16],[3,21]],["adc"],["port","logic"]],["start",[[4,4],[4,21]],[[4,16],[4,21]],["adc"],["port","logic"]],["vauxp15",[[5,4],[5,23]],[[5,16],[5,23]],["adc"],["port","logic"]],["vauxn15",[[6,4],[6,23]],[[6,16],[6,23]],["adc"],["port","logic"]],["data",[[9,4],[9,28]],[[9,24],[9,28]],["adc"],["port","logic"]],["den",[[13,2],[13,11]],[[13,8],[13,11]],["adc"],["variable","logic"]],["drdy",[[13,2],[13,17]],[[13,13],[13,17]],["adc"],["variable","den"]],["convst",[[13,2],[13,25]],[[13,19],[13,25]],["adc"],["variable","drdy"]],["eoc",[[13,2],[13,30]],[[13,27],[13,30]],["adc"],["variable","convst"]],["ready",[[13,2],[13,37]],[[13,32],[13,37]],["adc"],["variable","eoc"]],["fsm_out",[[14,2],[14,22]],[[14,15],[14,22]],["adc"],["variable","logic"]],["daddr",[[15,2],[15,20]],[[15,15],[15,20]],["adc"],["variable","logic"]],["do_o",[[16,2],[16,19]],[[16,15],[16,19]],["adc"],["variable","logic"]],["cnt",[[17,2],[17,18]],[[17,15],[17,18]],["adc"],["variable","logic"]],["conv_done",[[18,2],[18,17]],[[18,8],[18,17]],["adc"],["variable","logic"]],["conv_reset",[[18,2],[18,29]],[[18,19],[18,29]],["adc"],["variable","conv_done"]],["cnt_start",[[19,2],[19,17]],[[19,8],[19,17]],["adc"],["variable","logic"]],["eoc_fast_clk",[[21,2],[21,20]],[[21,8],[21,20]],["adc"],["variable","logic"]],["eoc_slow_clk",[[22,2],[22,20]],[[22,8],[22,20]],["adc"],["variable","logic"]],["drdy_fast_clk",[[24,2],[24,21]],[[24,8],[24,21]],["adc"],["variable","logic"]],["drdy_slow_clk",[[25,2],[25,21]],[[25,8],[25,21]],["adc"],["variable","logic"]],["S0",[[49,4],[49,6]],[[49,4],[49,6]],["adc"],["enum_member","#AnonymousEnum0"]],["S1",[[50,4],[50,6]],[[50,4],[50,6]],["adc"],["enum_member","#AnonymousEnum0"]],["S2",[[51,4],[51,6]],[[51,4],[51,6]],["adc"],["enum_member","#AnonymousEnum0"]],["S3",[[52,4],[52,6]],[[52,4],[52,6]],["adc"],["enum_member","#AnonymousEnum0"]],["S4",[[53,4],[53,6]],[[53,4],[53,6]],["adc"],["enum_member","#AnonymousEnum0"]],["S5",[[54,4],[54,6]],[[54,4],[54,6]],["adc"],["enum_member","#AnonymousEnum0"]],["state_t",[[48,2],[55,12]],[[55,4],[55,11]],["adc"],["typedef","#AnonymousEnum0"]],["next_state",[[56,2],[56,20]],[[56,10],[56,20]],["adc"],["variable","state_t"]],["current_state",[[56,2],[56,35]],[[56,22],[56,35]],["adc"],["variable","next_state"]],["vp_in",[[135,2],[135,13]],[[135,8],[135,13]],["adc"],["variable","logic"]],["vn_in",[[136,2],[136,13]],[[136,8],[136,13]],["adc"],["variable","logic"]],["channel",[[137,2],[137,21]],[[137,14],[137,21]],["adc"],["variable","logic"]],["alarm",[[138,2],[138,13]],[[138,8],[138,13]],["adc"],["variable","logic"]],["eos",[[139,2],[139,11]],[[139,8],[139,11]],["adc"],["variable","logic"]],["busy_out",[[140,2],[140,16]],[[140,8],[140,16]],["adc"],["variable","logic"]],["your_instance_name",[[142,2],[161,3]],[[142,13],[142,31]],["adc"],["instance","xadc_wiz_0"]]]]]]],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/sourceFiles/adder.sv",[[[[[["adder",[[0,0],[4,2]],[[0,7],[0,12]],[],["module"]],[6,9]],[[["a",[[1,4],[1,25]],[[1,24],[1,25]],["adder"],["port","logic"]],["b",[[2,4],[2,5]],[[2,4],[2,5]],["adder"],["port","a"]],["y",[[3,4],[3,25]],[[3,24],[3,25]],["adder"],["port","logic"]]]]]]],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/sourceFiles/address_decoder.sv",[[[[[["address_decoder",[[0,0],[7,2]],[[0,7],[0,22]],[],["module"]],[34,9]],[[["memWrite",[[1,4],[1,32]],[[1,24],[1,32]],["address_decoder"],["port","logic"]],["addr",[[2,4],[2,28]],[[2,24],[2,28]],["address_decoder"],["port","logic"]],["we1",[[3,4],[3,27]],[[3,24],[3,27]],["address_decoder"],["port","logic"]],["we2",[[4,4],[4,27]],[[4,24],[4,27]],["address_decoder"],["port","logic"]],["wem",[[5,4],[5,27]],[[5,24],[5,27]],["address_decoder"],["port","logic"]],["RDsel",[[6,4],[6,29]],[[6,24],[6,29]],["address_decoder"],["port","logic"]],["out",[[8,2],[8,17]],[[8,14],[8,17]],["address_decoder"],["variable","logic"]]]]]]],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/sourceFiles/alu.sv",[[[[[["alu",[[0,0],[7,2]],[[0,7],[0,10]],[],["module"]],[22,9]],[[["a",[[1,4],[1,24]],[[1,23],[1,24]],["alu"],["port","logic"]],["b",[[2,4],[2,5]],[[2,4],[2,5]],["alu"],["port","a"]],["shamt",[[3,4],[3,27]],[[3,22],[3,27]],["alu"],["port","logic"]],["f",[[4,4],[4,23]],[[4,22],[4,23]],["alu"],["port","logic"]],["y",[[5,4],[5,25]],[[5,24],[5,25]],["alu"],["port","logic"]],["zero",[[6,4],[6,21]],[[6,17],[6,21]],["alu"],["port","logic"]],["bb",[[8,2],[8,17]],[[8,15],[8,17]],["alu"],["variable","logic"]],["s",[[8,2],[8,20]],[[8,19],[8,20]],["alu"],["variable","bb"]]]]]]],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/sourceFiles/aludec.sv",[[[[[["aludec",[[0,0],[4,2]],[[0,7],[0,13]],[],["module"]],[20,9]],[[["funct",[[1,4],[1,28]],[[1,23],[1,28]],["aludec"],["port","logic"]],["aluop",[[2,4],[2,28]],[[2,23],[2,28]],["aludec"],["port","logic"]],["alucontrol",[[3,4],[3,33]],[[3,23],[3,33]],["aludec"],["port","logic"]]]]]]],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/sourceFiles/binTodec.sv",[[[[[["binTodec",[[0,0],[5,2]],[[0,7],[0,15]],[],["module"]],[38,9]],[[["clk",[[1,4],[1,20]],[[1,17],[1,20]],["binTodec"],["port","logic"]],["reset",[[2,4],[2,22]],[[2,17],[2,22]],["binTodec"],["port","logic"]],["bin",[[3,4],[3,20]],[[3,17],[3,20]],["binTodec"],["port","logic"]],["dec",[[4,4],[4,20]],[[4,17],[4,20]],["binTodec"],["port","logic"]]]]]]],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/sourceFiles/controller.sv",[[[[[["controller",[[0,0],[12,2]],[[0,7],[0,17]],[],["module"]],[32,9]],[[["op",[[1,4],[1,24]],[[1,22],[1,24]],["controller"],["port","logic"]],["funct",[[2,4],[2,9]],[[2,4],[2,9]],["controller"],["port","op"]],["zero",[[3,4],[3,20]],[[3,16],[3,20]],["controller"],["port","logic"]],["memtoreg",[[4,4],[4,25]],[[4,17],[4,25]],["controller"],["port","logic"]],["memwrite",[[5,4],[5,12]],[[5,4],[5,12]],["controller"],["port","memtoreg"]],["pcsrc",[[6,4],[6,22]],[[6,17],[6,22]],["controller"],["port","logic"]],["alusrc",[[7,4],[7,10]],[[7,4],[7,10]],["controller"],["port","pcsrc"]],["regdst",[[8,4],[8,23]],[[8,17],[8,23]],["controller"],["port","logic"]],["regwrite",[[9,4],[9,12]],[[9,4],[9,12]],["controller"],["port","regdst"]],["jump",[[10,4],[10,21]],[[10,17],[10,21]],["controller"],["port","logic"]],["alucontrol",[[11,4],[11,33]],[[11,23],[11,33]],["controller"],["port","logic"]],["aluop",[[13,2],[13,19]],[[13,14],[13,19]],["controller"],["variable","logic"]],["branch",[[14,2],[14,14]],[[14,8],[14,14]],["controller"],["variable","logic"]],["md",[[15,2],[25,3]],[[15,10],[15,12]],["controller"],["instance","maindec"]],["ad",[[26,2],[30,3]],[[26,9],[26,11]],["controller"],["instance","aludec"]]]]]]],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/sourceFiles/datapath.sv",[[[[[["datapath",[[0,0],[16,2]],[[0,7],[0,15]],[],["module"]],[97,9]],[[["clk",[[1,4],[1,19]],[[1,16],[1,19]],["datapath"],["port","logic"]],["reset",[[2,4],[2,9]],[[2,4],[2,9]],["datapath"],["port","clk"]],["memtoreg",[[3,4],[3,24]],[[3,16],[3,24]],["datapath"],["port","logic"]],["pcsrc",[[4,4],[4,9]],[[4,4],[4,9]],["datapath"],["port","memtoreg"]],["alusrc",[[5,4],[5,22]],[[5,16],[5,22]],["datapath"],["port","logic"]],["regdst",[[6,4],[6,10]],[[6,4],[6,10]],["datapath"],["port","alusrc"]],["regwrite",[[7,4],[7,24]],[[7,16],[7,24]],["datapath"],["port","logic"]],["jump",[[8,4],[8,8]],[[8,4],[8,8]],["datapath"],["port","regwrite"]],["alucontrol",[[9,4],[9,32]],[[9,22],[9,32]],["datapath"],["port","logic"]],["zero",[[10,4],[10,21]],[[10,17],[10,21]],["datapath"],["port","logic"]],["pc",[[11,4],[11,26]],[[11,24],[11,26]],["datapath"],["port","logic"]],["instr",[[12,4],[12,28]],[[12,23],[12,28]],["datapath"],["port","logic"]],["aluout",[[13,4],[13,30]],[[13,24],[13,30]],["datapath"],["port","logic"]],["writedata",[[14,4],[14,13]],[[14,4],[14,13]],["datapath"],["port","aluout"]],["readdata",[[15,4],[15,31]],[[15,23],[15,31]],["datapath"],["port","logic"]],["writereg",[[17,2],[17,22]],[[17,14],[17,22]],["datapath"],["variable","logic"]],["pcnext",[[18,2],[18,21]],[[18,15],[18,21]],["datapath"],["variable","logic"]],["pcnextbr",[[18,2],[18,31]],[[18,23],[18,31]],["datapath"],["variable","pcnext"]],["pcplus4",[[18,2],[18,40]],[[18,33],[18,40]],["datapath"],["variable","pcnextbr"]],["pcbranch",[[18,2],[18,50]],[[18,42],[18,50]],["datapath"],["variable","pcplus4"]],["signimm",[[19,2],[19,22]],[[19,15],[19,22]],["datapath"],["variable","logic"]],["signimmsh",[[19,2],[19,33]],[[19,24],[19,33]],["datapath"],["variable","signimm"]],["srca",[[20,2],[20,19]],[[20,15],[20,19]],["datapath"],["variable","logic"]],["srcb",[[20,2],[20,25]],[[20,21],[20,25]],["datapath"],["variable","srca"]],["result",[[21,2],[21,21]],[[21,15],[21,21]],["datapath"],["variable","logic"]],["pcreg",[[23,2],[28,3]],[[23,14],[23,19]],["datapath"],["instance","flopr"]],["pcadd1",[[29,2],[33,3]],[[29,8],[29,14]],["datapath"],["instance","adder"]],["immsh2",[[34,2],[37,3]],[[34,6],[34,12]],["datapath"],["instance","sl2"]],["pcadd2",[[38,2],[42,3]],[[38,8],[38,14]],["datapath"],["instance","adder"]],["pcbrmux",[[43,2],[48,3]],[[43,13],[43,20]],["datapath"],["instance","mux2"]],["pcmux",[[49,2],[54,3]],[[49,13],[49,18]],["datapath"],["instance","mux2"]],["rf",[[56,2],[65,3]],[[56,10],[56,12]],["datapath"],["instance","regfile"]],["wrmux",[[66,2],[71,3]],[[66,12],[66,17]],["datapath"],["instance","mux2"]],["resmux",[[72,2],[77,3]],[[72,13],[72,19]],["datapath"],["instance","mux2"]],["se",[[78,2],[81,3]],[[78,10],[78,12]],["datapath"],["instance","signext"]],["srcbmux",[[83,2],[88,3]],[[83,13],[83,20]],["datapath"],["instance","mux2"]],["alu",[[89,2],[96,3]],[[89,6],[89,9]],["datapath"],["instance","alu"]]]]]]],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/sourceFiles/dmem.sv",[[[[[["dmem",[[0,0],[6,2]],[[0,7],[0,11]],[],["module"]],[10,9]],[[["clk",[[1,4],[1,19]],[[1,16],[1,19]],["dmem"],["port","logic"]],["we",[[2,4],[2,6]],[[2,4],[2,6]],["dmem"],["port","clk"]],["a",[[3,4],[3,24]],[[3,23],[3,24]],["dmem"],["port","logic"]],["wd",[[4,4],[4,6]],[[4,4],[4,6]],["dmem"],["port","a"]],["rd",[[5,4],[5,26]],[[5,24],[5,26]],["dmem"],["port","logic"]],["RAM",[[7,2],[7,22]],[[7,15],[7,18]],["dmem"],["variable","logic"]]]]]]],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/sourceFiles/flopr.sv",[[[[[["flopr",[[0,0],[7,2]],[[0,7],[0,12]],[],["module"]],[11,9]],[[["WIDTH",[[1,4],[1,28]],[[1,18],[1,23]],["flopr"],["parameter-port","int"]],["clk",[[3,4],[3,19]],[[3,16],[3,19]],["flopr"],["port","logic"]],["reset",[[4,4],[4,9]],[[4,4],[4,9]],["flopr"],["port","clk"]],["d",[[5,4],[5,29]],[[5,28],[5,29]],["flopr"],["port","logic"]],["q",[[6,4],[6,30]],[[6,29],[6,30]],["flopr"],["port","logic"]]]]]]],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/sourceFiles/imem.sv",[[[[[["imem",[[0,0],[3,2]],[[0,7],[0,11]],[],["module"]],[10,9]],[[["a",[[1,4],[1,25]],[[1,24],[1,25]],["imem"],["port","logic"]],["rd",[[2,4],[2,26]],[[2,24],[2,26]],["imem"],["port","logic"]],["ROM",[[4,2],[4,22]],[[4,15],[4,18]],["imem"],["variable","logic"]]]]]]],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/sourceFiles/maindec.sv",[[[[[["maindec",[[0,0],[10,2]],[[0,7],[0,14]],[],["module"]],[23,9]],[[["op",[[1,4],[1,24]],[[1,22],[1,24]],["maindec"],["port","logic"]],["memtoreg",[[2,4],[2,25]],[[2,17],[2,25]],["maindec"],["port","logic"]],["memwrite",[[3,4],[3,12]],[[3,4],[3,12]],["maindec"],["port","memtoreg"]],["branch",[[4,4],[4,23]],[[4,17],[4,23]],["maindec"],["port","logic"]],["alusrc",[[5,4],[5,10]],[[5,4],[5,10]],["maindec"],["port","branch"]],["regdst",[[6,4],[6,23]],[[6,17],[6,23]],["maindec"],["port","logic"]],["regwrite",[[7,4],[7,12]],[[7,4],[7,12]],["maindec"],["port","regdst"]],["jump",[[8,4],[8,21]],[[8,17],[8,21]],["maindec"],["port","logic"]],["aluop",[[9,4],[9,28]],[[9,23],[9,28]],["maindec"],["port","logic"]],["controls",[[11,2],[11,22]],[[11,14],[11,22]],["maindec"],["variable","logic"]]]]]]],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/sourceFiles/memory_map.sv",[[[[[["memory_map",[[0,0],[16,2]],[[0,7],[0,17]],[],["module"]],[85,9]],[[["clk",[[1,4],[1,19]],[[1,16],[1,19]],["memory_map"],["port","logic"]],["clk_adc",[[2,4],[2,23]],[[2,16],[2,23]],["memory_map"],["port","logic"]],["reset",[[3,4],[3,21]],[[3,16],[3,21]],["memory_map"],["port","logic"]],["memWrite",[[4,4],[4,24]],[[4,16],[4,24]],["memory_map"],["port","logic"]],["address",[[5,4],[5,30]],[[5,23],[5,30]],["memory_map"],["port","logic"]],["writeData",[[6,4],[6,32]],[[6,23],[6,32]],["memory_map"],["port","logic"]],["readData",[[7,4],[7,32]],[[7,24],[7,32]],["memory_map"],["port","logic"]],["led",[[8,4],[8,27]],[[8,24],[8,27]],["memory_map"],["port","logic"]],["vauxp15",[[9,4],[9,23]],[[9,16],[9,23]],["memory_map"],["port","logic"]],["vauxn15",[[10,4],[10,23]],[[10,16],[10,23]],["memory_map"],["port","logic"]],["seg",[[11,4],[11,26]],[[11,23],[11,26]],["memory_map"],["port","logic"]],["an",[[12,4],[12,25]],[[12,23],[12,25]],["memory_map"],["port","logic"]],["dp",[[13,4],[13,19]],[[13,17],[13,19]],["memory_map"],["port","logic"]],["we1",[[17,2],[17,11]],[[17,8],[17,11]],["memory_map"],["variable","logic"]],["we2",[[17,2],[17,16]],[[17,13],[17,16]],["memory_map"],["variable","we1"]],["wem",[[17,2],[17,21]],[[17,18],[17,21]],["memory_map"],["variable","we2"]],["RDsel",[[17,2],[17,28]],[[17,23],[17,28]],["memory_map"],["variable","wem"]],["data_adc",[[18,2],[18,16]],[[18,8],[18,16]],["memory_map"],["variable","logic"]],["data_thermo",[[19,2],[19,26]],[[19,15],[19,26]],["memory_map"],["variable","logic"]],["result",[[20,2],[20,21]],[[20,15],[20,21]],["memory_map"],["variable","logic"]],["out_dmem",[[21,2],[21,23]],[[21,15],[21,23]],["memory_map"],["variable","logic"]],["out_adc",[[22,2],[22,22]],[[22,15],[22,22]],["memory_map"],["variable","logic"]],["dmem",[[50,2],[56,3]],[[50,7],[50,11]],["memory_map"],["instance","dmem"]],["dec",[[57,2],[64,3]],[[57,18],[57,21]],["memory_map"],["instance","address_decoder"]],["adc",[[65,2],[75,3]],[[65,6],[65,9]],["memory_map"],["instance","adc"]],["therm",[[76,2],[84,3]],[[76,14],[76,19]],["memory_map"],["instance","thermocoder"]]]]]]],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/sourceFiles/mips.sv",[[[[[["mips",[[0,0],[9,2]],[[0,7],[0,11]],[],["module"]],[43,9]],[[["clk",[[1,4],[1,19]],[[1,16],[1,19]],["mips"],["port","logic"]],["reset",[[2,4],[2,9]],[[2,4],[2,9]],["mips"],["port","clk"]],["pc",[[3,4],[3,26]],[[3,24],[3,26]],["mips"],["port","logic"]],["instr",[[4,4],[4,28]],[[4,23],[4,28]],["mips"],["port","logic"]],["memwrite",[[5,4],[5,25]],[[5,17],[5,25]],["mips"],["port","logic"]],["aluout",[[6,4],[6,30]],[[6,24],[6,30]],["mips"],["port","logic"]],["writedata",[[7,4],[7,13]],[[7,4],[7,13]],["mips"],["port","aluout"]],["readdata",[[8,4],[8,31]],[[8,23],[8,31]],["mips"],["port","logic"]],["memtoreg",[[10,2],[10,16]],[[10,8],[10,16]],["mips"],["variable","logic"]],["alusrc",[[10,2],[10,24]],[[10,18],[10,24]],["mips"],["variable","memtoreg"]],["regdst",[[10,2],[10,32]],[[10,26],[10,32]],["mips"],["variable","alusrc"]],["regwrite",[[10,2],[10,42]],[[10,34],[10,42]],["mips"],["variable","regdst"]],["jump",[[11,2],[11,12]],[[11,8],[11,12]],["mips"],["variable","logic"]],["pcsrc",[[11,2],[11,19]],[[11,14],[11,19]],["mips"],["variable","jump"]],["zero",[[11,2],[11,25]],[[11,21],[11,25]],["mips"],["variable","pcsrc"]],["alucontrol",[[12,2],[12,24]],[[12,14],[12,24]],["mips"],["variable","logic"]],["c",[[13,2],[25,3]],[[13,13],[13,14]],["mips"],["instance","controller"]],["dp",[[26,2],[42,3]],[[26,11],[26,13]],["mips"],["instance","datapath"]]]]]]],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/sourceFiles/mux2.sv",[[[[[["mux2",[[0,0],[7,2]],[[0,7],[0,11]],[],["module"]],[9,9]],[[["WIDTH",[[1,4],[1,27]],[[1,18],[1,23]],["mux2"],["parameter-port","int"]],["d0",[[3,4],[3,30]],[[3,28],[3,30]],["mux2"],["port","logic"]],["d1",[[4,4],[4,6]],[[4,4],[4,6]],["mux2"],["port","d0"]],["s",[[5,4],[5,17]],[[5,16],[5,17]],["mux2"],["port","logic"]],["y",[[6,4],[6,30]],[[6,29],[6,30]],["mux2"],["port","logic"]]]]]]],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/sourceFiles/mytestbench.sv",[[[[[["testbench",[[0,0],[12,2]],[[0,7],[0,16]],[],["module"]],[46,9]],[[["vclk",[[1,4],[1,20]],[[1,16],[1,20]],["testbench"],["port","logic"]],["btnC",[[3,4],[3,20]],[[3,16],[3,20]],["testbench"],["port","logic"]],["seg",[[4,4],[4,26]],[[4,23],[4,26]],["testbench"],["port","logic"]],["an",[[5,4],[5,25]],[[5,23],[5,25]],["testbench"],["port","logic"]],["led",[[6,4],[6,27]],[[6,24],[6,27]],["testbench"],["port","logic"]],["vauxp15",[[9,4],[9,23]],[[9,16],[9,23]],["testbench"],["port","logic"]],["vauxn15",[[10,4],[10,23]],[[10,16],[10,23]],["testbench"],["port","logic"]],["dp",[[11,4],[11,19]],[[11,17],[11,19]],["testbench"],["port","logic"]],["instance_name",[[13,2],[22,3]],[[13,12],[13,25]],["testbench"],["instance","clk_wiz_0"]],["ssdreg",[[23,2],[23,21]],[[23,15],[23,21]],["testbench"],["variable","logic"]],["pc",[[24,2],[24,17]],[[24,15],[24,17]],["testbench"],["variable","logic"]],["writedata",[[24,2],[24,28]],[[24,19],[24,28]],["testbench"],["variable","pc"]],["dataadr",[[24,2],[24,37]],[[24,30],[24,37]],["testbench"],["variable","writedata"]],["memwrite",[[25,2],[25,16]],[[25,8],[25,16]],["testbench"],["variable","logic"]],["dut",[[29,2],[45,3]],[[29,6],[29,9]],["testbench"],["instance","top"]]]]]]],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/sourceFiles/regfile.sv",[[[[[["regfile",[[0,0],[9,2]],[[0,7],[0,14]],[],["module"]],[14,9]],[[["clk",[[1,4],[1,19]],[[1,16],[1,19]],["regfile"],["port","logic"]],["we3",[[2,4],[2,19]],[[2,16],[2,19]],["regfile"],["port","logic"]],["a1",[[3,4],[3,24]],[[3,22],[3,24]],["regfile"],["port","logic"]],["a2",[[4,4],[4,6]],[[4,4],[4,6]],["regfile"],["port","a1"]],["a3",[[5,4],[5,6]],[[5,4],[5,6]],["regfile"],["port","a2"]],["wd3",[[6,4],[6,26]],[[6,23],[6,26]],["regfile"],["port","logic"]],["rd1",[[7,4],[7,27]],[[7,24],[7,27]],["regfile"],["port","logic"]],["rd2",[[8,4],[8,7]],[[8,4],[8,7]],["regfile"],["port","rd1"]],["rf",[[10,2],[10,21]],[[10,15],[10,17]],["regfile"],["variable","logic"]]]]]]],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/sourceFiles/sevenseg.sv",[[[[[["sevenseg",[[0,0],[3,2]],[[0,7],[0,15]],[],["module"]],[27,0]],[[["bin",[[1,4],[1,26]],[[1,23],[1,26]],["sevenseg"],["port","logic"]],["seg",[[2,4],[2,26]],[[2,23],[2,26]],["sevenseg"],["port","logic"]]]]]]],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/sourceFiles/signext.sv",[[[[[["signext",[[0,0],[3,2]],[[0,7],[0,14]],[],["module"]],[5,9]],[[["a",[[1,4],[1,25]],[[1,24],[1,25]],["signext"],["port","logic"]],["y",[[2,4],[2,25]],[[2,24],[2,25]],["signext"],["port","logic"]]]]]]],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/sourceFiles/sl2.sv",[[[[[["sl2",[[0,0],[3,2]],[[0,7],[0,10]],[],["module"]],[5,9]],[[["a",[[1,4],[1,25]],[[1,24],[1,25]],["sl2"],["port","logic"]],["y",[[2,4],[2,25]],[[2,24],[2,25]],["sl2"],["port","logic"]]]]]]],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/sourceFiles/ssd2ctrl.sv",[[[[[["ssd2ctrl",[[0,0],[7,2]],[[0,7],[0,15]],[],["module"]],[105,9]],[[["clk",[[1,4],[1,19]],[[1,16],[1,19]],["ssd2ctrl"],["port","logic"]],["bin",[[2,4],[2,26]],[[2,23],[2,26]],["ssd2ctrl"],["port","logic"]],["reset",[[3,4],[3,21]],[[3,16],[3,21]],["ssd2ctrl"],["port","logic"]],["seg",[[4,4],[4,26]],[[4,23],[4,26]],["ssd2ctrl"],["port","logic"]],["an",[[5,4],[5,25]],[[5,23],[5,25]],["ssd2ctrl"],["port","logic"]],["dp",[[6,4],[6,19]],[[6,17],[6,19]],["ssd2ctrl"],["port","logic"]],["SD0",[[10,4],[10,7]],[[10,4],[10,7]],["ssd2ctrl"],["enum_member","#AnonymousEnum1"]],["SD1",[[11,4],[11,7]],[[11,4],[11,7]],["ssd2ctrl"],["enum_member","#AnonymousEnum1"]],["SD2",[[12,4],[12,7]],[[12,4],[12,7]],["ssd2ctrl"],["enum_member","#AnonymousEnum1"]],["SD3",[[13,4],[13,7]],[[13,4],[13,7]],["ssd2ctrl"],["enum_member","#AnonymousEnum1"]],["sd",[[9,2],[14,7]],[[14,4],[14,6]],["ssd2ctrl"],["typedef","#AnonymousEnum1"]],["digit",[[15,2],[15,10]],[[15,5],[15,10]],["ssd2ctrl"],["variable","sd"]],["HALFCLK",[[16,2],[16,34]],[[16,12],[16,19]],["ssd2ctrl"],["parameter"]],["count",[[19,2],[19,20]],[[19,15],[19,20]],["ssd2ctrl"],["variable","logic"]],["dig0",[[20,2],[20,18]],[[20,14],[20,18]],["ssd2ctrl"],["variable","logic"]],["dig1",[[20,2],[20,24]],[[20,20],[20,24]],["ssd2ctrl"],["variable","dig0"]],["dig2",[[20,2],[20,30]],[[20,26],[20,30]],["ssd2ctrl"],["variable","dig1"]],["dig3",[[20,2],[20,36]],[[20,32],[20,36]],["ssd2ctrl"],["variable","dig2"]],["decimal",[[21,2],[21,22]],[[21,15],[21,22]],["ssd2ctrl"],["variable","logic"]],["clk_counter",[[22,2],[22,26]],[[22,15],[22,26]],["ssd2ctrl"],["variable","logic"]],["bin_4bit",[[23,2],[23,23]],[[23,15],[23,23]],["ssd2ctrl"],["variable","logic"]],["segs",[[24,2],[24,19]],[[24,15],[24,19]],["ssd2ctrl"],["variable","logic"]],["ssd1",[[83,2],[86,3]],[[83,11],[83,15]],["ssd2ctrl"],["instance","sevenseg"]]]]]]],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/sourceFiles/thermocoder.sv",[[[[[["thermocoder",[[1,0],[10,2]],[[1,7],[1,18]],[],["module"]],[51,9]],[[["clk",[[2,4],[2,19]],[[2,16],[2,19]],["thermocoder"],["port","logic"]],["reset",[[3,4],[3,21]],[[3,16],[3,21]],["thermocoder"],["port","logic"]],["data",[[4,4],[4,27]],[[4,23],[4,27]],["thermocoder"],["port","logic"]],["leds",[[5,4],[5,28]],[[5,24],[5,28]],["thermocoder"],["port","logic"]],["seg",[[6,4],[6,26]],[[6,23],[6,26]],["thermocoder"],["port","logic"]],["an",[[7,4],[7,25]],[[7,23],[7,25]],["thermocoder"],["port","logic"]],["dp",[[8,4],[8,19]],[[8,17],[8,19]],["thermocoder"],["port","logic"]],["ssdreg",[[11,2],[11,21]],[[11,15],[11,21]],["thermocoder"],["variable","logic"]],["val",[[12,2],[12,18]],[[12,15],[12,18]],["thermocoder"],["variable","logic"]],["ssd",[[43,2],[50,3]],[[43,11],[43,14]],["thermocoder"],["instance","ssd2ctrl"]]]]]]],null,0]],["/home/bill/Desktop/billy/final_project_documentation/final_project/sourceFiles/top.sv",[[[[[["top",[[0,0],[16,2]],[[0,7],[0,10]],[],["module"]],[49,9]],[[["clk",[[1,4],[1,19]],[[1,16],[1,19]],["top"],["port","logic"]],["clk_adc",[[2,4],[2,11]],[[2,4],[2,11]],["top"],["port","clk"]],["reset",[[3,4],[3,9]],[[3,4],[3,9]],["top"],["port","clk_adc"]],["pc",[[4,4],[4,26]],[[4,24],[4,26]],["top"],["port","logic"]],["writedata",[[5,4],[5,13]],[[5,4],[5,13]],["top"],["port","pc"]],["dataadr",[[6,4],[6,31]],[[6,24],[6,31]],["top"],["port","logic"]],["memwrite",[[7,4],[7,25]],[[7,17],[7,25]],["top"],["port","logic"]],["led",[[8,4],[8,27]],[[8,24],[8,27]],["top"],["port","logic"]],["vauxp15",[[9,4],[9,23]],[[9,16],[9,23]],["top"],["port","logic"]],["vauxn15",[[10,4],[10,23]],[[10,16],[10,23]],["top"],["port","logic"]],["seg",[[11,4],[11,26]],[[11,23],[11,26]],["top"],["port","logic"]],["an",[[12,4],[12,25]],[[12,23],[12,25]],["top"],["port","logic"]],["dp",[[13,4],[13,19]],[[13,17],[13,19]],["top"],["port","logic"]],["instr",[[17,2],[17,20]],[[17,15],[17,20]],["top"],["variable","logic"]],["readdata",[[17,2],[17,30]],[[17,22],[17,30]],["top"],["variable","instr"]],["mips",[[18,2],[27,3]],[[18,7],[18,11]],["top"],["instance","mips"]],["imem",[[28,2],[31,3]],[[28,7],[28,11]],["top"],["instance","imem"]],["mem_map",[[32,2],[48,3]],[[32,13],[32,20]],["top"],["instance","memory_map"]]]]]]],null,0]]]}