AMD_CG_SUPPORT_GFX_3D_CGCG,VAR_0
AMD_CG_SUPPORT_GFX_3D_CGLS,VAR_1
CHIP_ARCTURUS,VAR_2
CP_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT__SHIFT,VAR_3
CP_RB_WPTR_POLL_CNTL__POLL_FREQUENCY__SHIFT,VAR_4
GC,VAR_5
RLC_CGCG_CGLS_CTRL_3D__CGCG_EN_MASK,VAR_6
RLC_CGCG_CGLS_CTRL_3D__CGCG_GFX_IDLE_THRESHOLD__SHIFT,VAR_7
RLC_CGCG_CGLS_CTRL_3D__CGLS_EN_MASK,VAR_8
RLC_CGCG_CGLS_CTRL_3D__CGLS_REP_COMPANSAT_DELAY__SHIFT,VAR_9
RLC_CGTT_MGCG_OVERRIDE__GFXIP_GFX3D_CG_OVERRIDE_MASK,VAR_10
RREG32_SOC15,FUNC_0
WREG32_SOC15,FUNC_1
amdgpu_gfx_rlc_enter_safe_mode,FUNC_2
amdgpu_gfx_rlc_exit_safe_mode,FUNC_3
mmCP_RB_WPTR_POLL_CNTL,VAR_11
mmRLC_CGCG_CGLS_CTRL_3D,VAR_12
mmRLC_CGTT_MGCG_OVERRIDE,VAR_13
gfx_v9_0_update_3d_clock_gating,FUNC_4
adev,VAR_14
enable,VAR_15
data,VAR_16
def,VAR_17
