// Seed: 3987077829
`define pp_4 0
module module_0 (
    input  id_0,
    input  id_1,
    input  id_2,
    output id_3
);
  assign id_3 = id_1;
  logic id_4;
  logic id_5;
  type_8(
      {id_0 & id_0 === 1, 1}, id_1, "" & id_1
  );
endmodule
