# Delay-Locked-Loop
A B.Tech Major Project that aims to solve timing synchronization for high speed circuits with minimum jitter applications
