************************************
lbl:entree
op:live
arg1:%42
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:1
************************************
lbl:(null)
op:ld
arg1:%0
arg2:r5
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:ld
arg1:%0
arg2:r5
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%:bite
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:tir
op:sti
arg1:r1
arg2:%:tirb
arg3:%1
op_flg:1
lbl_flg:1
************************************
lbl:(null)
op:ld
arg1:%2304
arg2:r10
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:ld
arg1:%1
arg2:r5
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:ld
arg1:%0
arg2:r11
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:ld
arg1:%4
arg2:r3
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:tirf
op:live
arg1:%42
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:1
************************************
lbl:(null)
op:fork
arg1:%:tirop
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:live
arg1:%742
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:sub
arg1:r3
arg2:r5
arg3:r3
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%:top
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:ld
arg1:%0
arg2:r11
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:fork
arg1:%:tirvd
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:live
arg1:%42
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:sti
arg1:r10
arg2:%-510
arg3:%0
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:sti
arg1:r10
arg2:%-404
arg3:%0
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:sti
arg1:r10
arg2:%-303
arg3:%0
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:sti
arg1:r10
arg2:%-202
arg3:%0
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:ld
arg1:%0
arg2:r11
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%:tirf
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:tirop
op:ld
arg1:%368
arg2:r2
arg3:(null)
op_flg:1
lbl_flg:1
************************************
lbl:(null)
op:ld
arg1:%0
arg2:r3
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:ld
arg1:%4
arg2:r4
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:tirb
op:live
arg1:%1
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:1
************************************
lbl:(null)
op:sti
arg1:r10
arg2:%-510
arg3:r2
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:sti
arg1:r10
arg2:%-510
arg3:r3
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:add
arg1:r4
arg2:r5
arg3:r4
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:add
arg1:r3
arg2:r4
arg3:r3
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:sub
arg1:r2
arg2:r4
arg3:r2
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%:tirop
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:ld
arg1:%0
arg2:r11
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%:tirb
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%:infi
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:p32deb
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:1
************************************
lbl:(null)
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:p32
op:sub
arg1:r6
arg2:r4
arg3:r6
op_flg:1
lbl_flg:1
************************************
lbl:(null)
op:add
arg1:r6
arg2:r6
arg3:r11
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:ldi
arg1:%:p32deb
arg2:r6
arg3:r7
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:sti
arg1:r7
arg2:%-510
arg3:r11
op_flg:1
lbl_flg:0
************************************
lbl:p32li
op:live
arg1:%1
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:1
************************************
lbl:(null)
op:ld
arg1:%0
arg2:r10
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:sti
arg1:r7
arg2:%-250
arg3:r6
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%-192
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:tirvd
op:zjmp
arg1:%:tirvd2
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:1
************************************
lbl:bite
op:sti
arg1:r1
arg2:%:copie
arg3:%2
op_flg:1
lbl_flg:1
************************************
lbl:(null)
op:ldi
arg1:%:copie
arg2:%3
arg3:r2
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:sti
arg1:r2
arg2:%:entree
arg3:%-4
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:ldi
arg1:%:copie
arg2:%-1
arg3:r2
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:sti
arg1:r2
arg2:%:entree
arg3:%-8
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:sti
arg1:r1
arg2:%:p32li
arg3:%1
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:sti
arg1:r1
arg2:%:b0
arg3:%1
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:ld
arg1:%0
arg2:r2
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:ld
arg1:%8
arg2:r3
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:ld
arg1:%1
arg2:r4
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:ld
arg1:%0
arg2:r6
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:b0
op:live
arg1:%1
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:1
************************************
lbl:(null)
op:sub
arg1:r3
arg2:r4
arg3:r3
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%:tart
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:fork
arg1:%:b1
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:st
arg1:r5
arg2:r2
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:xor
arg1:r10
arg2:r10
arg3:r10
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:add
arg1:r10
arg2:r10
arg3:r10
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:add
arg1:r6
arg2:r6
arg3:r6
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:ld
arg1:%0
arg2:r10
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%:b0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:b1
op:add
arg1:r2
arg2:r4
arg3:r2
op_flg:1
lbl_flg:1
************************************
lbl:(null)
op:add
arg1:r6
arg2:r6
arg3:r6
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:add
arg1:r6
arg2:r4
arg3:r6
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:ld
arg1:%0
arg2:r10
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%:b0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:top
op:live
arg1:%42
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:1
************************************
lbl:(null)
op:ld
arg1:%9
arg2:r3
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:sti
arg1:r3
arg2:%:p32deb
arg3:%-6
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:ld
arg1:%2
arg2:r3
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:sti
arg1:r3
arg2:%:p32deb
arg3:%-16
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:ld
arg1:%0
arg2:r3
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%:topd
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:infi
op:sti
arg1:r1
arg2:%:l0
arg3:%1
op_flg:1
lbl_flg:1
************************************
lbl:(null)
op:sti
arg1:r1
arg2:%:l1
arg3:%1
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:sti
arg1:r1
arg2:%:l2
arg3:%1
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:sti
arg1:r1
arg2:%:l3
arg3:%1
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:sti
arg1:r1
arg2:%:l4
arg3:%1
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:sti
arg1:r1
arg2:%:l5
arg3:%1
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:sti
arg1:r1
arg2:%:l6
arg3:%1
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:sti
arg1:r1
arg2:%:l7
arg3:%1
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:sti
arg1:r1
arg2:%:l8
arg3:%1
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:sti
arg1:r1
arg2:%:l9
arg3:%1
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:sti
arg1:r1
arg2:%:l10
arg3:%1
op_flg:1
lbl_flg:0
************************************
lbl:l0
op:live
arg1:%1
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:1
************************************
lbl:l1
op:live
arg1:%1
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:1
************************************
lbl:l2
op:live
arg1:%1
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:1
************************************
lbl:l3
op:live
arg1:%1
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:1
************************************
lbl:l4
op:live
arg1:%1
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:1
************************************
lbl:l5
op:live
arg1:%1
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:1
************************************
lbl:l6
op:live
arg1:%1
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:1
************************************
lbl:l7
op:live
arg1:%1
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:1
************************************
lbl:l8
op:live
arg1:%1
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:1
************************************
lbl:l9
op:live
arg1:%1
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:1
************************************
lbl:l10
op:live
arg1:%1
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:1
************************************
lbl:(null)
op:zjmp
arg1:%:l0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:p1
op:zjmp
arg1:%:infi
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:1
************************************
lbl:(null)
op:live
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:copie
op:ld
arg1:%1
arg2:r1
arg3:(null)
op_flg:1
lbl_flg:1
************************************
lbl:tart
op:sti
arg1:r1
arg2:%:p64li
arg3:%1
op_flg:1
lbl_flg:1
************************************
lbl:(null)
op:or
arg1:r2
arg2:r2
arg3:r2
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%:p64
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:sub
arg1:r2
arg2:r4
arg3:r2
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%:p32
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:ld
arg1:%0
arg2:r2
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%:infi
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:tirvd2
op:zjmp
arg1:%:tirdow
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:1
************************************
lbl:topd
op:ld
arg1:%9
arg2:r3
arg3:(null)
op_flg:1
lbl_flg:1
************************************
lbl:(null)
op:sti
arg1:r3
arg2:%:fin
arg3:%-6
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:ld
arg1:%2
arg2:r3
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:sti
arg1:r3
arg2:%:fin
arg3:%-16
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:ld
arg1:%0
arg2:r3
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%:infi
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:p64deb
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:1
************************************
lbl:(null)
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%0
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:p64
op:ld
arg1:%10
arg2:r8
arg3:(null)
op_flg:1
lbl_flg:1
************************************
lbl:(null)
op:sub
arg1:r6
arg2:r8
arg3:r6
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:and
arg1:r6
arg2:%2147483648
arg3:r8
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%:cont
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:ld
arg1:%118
arg2:r8
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:add
arg1:r6
arg2:r8
arg3:r6
op_flg:1
lbl_flg:0
************************************
lbl:cont
op:add
arg1:r6
arg2:r6
arg3:r6
op_flg:1
lbl_flg:1
************************************
lbl:(null)
op:ld
arg1:%272
arg2:r8
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:ld
arg1:%29
arg2:r9
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:ldi
arg1:%:p64deb
arg2:r6
arg3:r7
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:sti
arg1:r7
arg2:r8
arg3:r6
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:sti
arg1:r7
arg2:r9
arg3:r6
op_flg:1
lbl_flg:0
************************************
lbl:p64li
op:live
arg1:%1
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:1
************************************
lbl:(null)
op:ld
arg1:%0
arg2:r10
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%186
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:tirdow
op:ld
arg1:%425
arg2:r2
arg3:(null)
op_flg:1
lbl_flg:1
************************************
lbl:(null)
op:ld
arg1:%0
arg2:r3
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:ld
arg1:%4
arg2:r4
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:tird
op:live
arg1:%42
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:1
************************************
lbl:(null)
op:sti
arg1:r10
arg2:%:fin
arg3:r2
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:sti
arg1:r10
arg2:%:fin
arg3:r3
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:add
arg1:r4
arg2:r5
arg3:r4
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:add
arg1:r3
arg2:r4
arg3:r3
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:sub
arg1:r2
arg2:r4
arg3:r2
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%:tirdow
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:ld
arg1:%0
arg2:r11
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%:tird
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:(null)
op:zjmp
arg1:%:p1
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:0
************************************
lbl:fin
op:live
arg1:%633
arg2:(null)
arg3:(null)
op_flg:1
lbl_flg:1
entree
0
tir
0
tirf
0
tirop
0
tirb
0
p32deb
0
p32
0
p32li
0
tirvd
0
bite
0
b0
0
b1
0
top
0
infi
0
l0
0
l1
0
l2
0
l3
0
l4
0
l5
0
l6
0
l7
0
l8
0
l9
0
l10
0
p1
0
copie
0
tart
0
tirvd2
0
topd
0
p64deb
0
p64
0
cont
0
p64li
0
tirdow
0
tird
0
fin
0
Done
