
firmware.elf:     file format elf32-littlearm


Disassembly of section .text:

08000250 <__do_global_dtors_aux>:
 8000250:	b510      	push	{r4, lr}
 8000252:	4c05      	ldr	r4, [pc, #20]	; (8000268 <__do_global_dtors_aux+0x18>)
 8000254:	7823      	ldrb	r3, [r4, #0]
 8000256:	b933      	cbnz	r3, 8000266 <__do_global_dtors_aux+0x16>
 8000258:	4b04      	ldr	r3, [pc, #16]	; (800026c <__do_global_dtors_aux+0x1c>)
 800025a:	b113      	cbz	r3, 8000262 <__do_global_dtors_aux+0x12>
 800025c:	4804      	ldr	r0, [pc, #16]	; (8000270 <__do_global_dtors_aux+0x20>)
 800025e:	e000      	b.n	8000262 <__do_global_dtors_aux+0x12>
 8000260:	bf00      	nop
 8000262:	2301      	movs	r3, #1
 8000264:	7023      	strb	r3, [r4, #0]
 8000266:	bd10      	pop	{r4, pc}
 8000268:	20000c10 	.word	0x20000c10
 800026c:	00000000 	.word	0x00000000
 8000270:	08018020 	.word	0x08018020

08000274 <frame_dummy>:
 8000274:	b508      	push	{r3, lr}
 8000276:	4b03      	ldr	r3, [pc, #12]	; (8000284 <frame_dummy+0x10>)
 8000278:	b11b      	cbz	r3, 8000282 <frame_dummy+0xe>
 800027a:	4903      	ldr	r1, [pc, #12]	; (8000288 <frame_dummy+0x14>)
 800027c:	4803      	ldr	r0, [pc, #12]	; (800028c <frame_dummy+0x18>)
 800027e:	e000      	b.n	8000282 <frame_dummy+0xe>
 8000280:	bf00      	nop
 8000282:	bd08      	pop	{r3, pc}
 8000284:	00000000 	.word	0x00000000
 8000288:	20000c14 	.word	0x20000c14
 800028c:	08018020 	.word	0x08018020

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_d2iz>:
 8000b3c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b40:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b44:	d215      	bcs.n	8000b72 <__aeabi_d2iz+0x36>
 8000b46:	d511      	bpl.n	8000b6c <__aeabi_d2iz+0x30>
 8000b48:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b4c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b50:	d912      	bls.n	8000b78 <__aeabi_d2iz+0x3c>
 8000b52:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b56:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b5a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b5e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b62:	fa23 f002 	lsr.w	r0, r3, r2
 8000b66:	bf18      	it	ne
 8000b68:	4240      	negne	r0, r0
 8000b6a:	4770      	bx	lr
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b76:	d105      	bne.n	8000b84 <__aeabi_d2iz+0x48>
 8000b78:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b7c:	bf08      	it	eq
 8000b7e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b82:	4770      	bx	lr
 8000b84:	f04f 0000 	mov.w	r0, #0
 8000b88:	4770      	bx	lr
 8000b8a:	bf00      	nop

08000b8c <__aeabi_ldivmod>:
 8000b8c:	b97b      	cbnz	r3, 8000bae <__aeabi_ldivmod+0x22>
 8000b8e:	b972      	cbnz	r2, 8000bae <__aeabi_ldivmod+0x22>
 8000b90:	2900      	cmp	r1, #0
 8000b92:	bfbe      	ittt	lt
 8000b94:	2000      	movlt	r0, #0
 8000b96:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000b9a:	e006      	blt.n	8000baa <__aeabi_ldivmod+0x1e>
 8000b9c:	bf08      	it	eq
 8000b9e:	2800      	cmpeq	r0, #0
 8000ba0:	bf1c      	itt	ne
 8000ba2:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000ba6:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000baa:	f000 ba03 	b.w	8000fb4 <__aeabi_idiv0>
 8000bae:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bb2:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bb6:	2900      	cmp	r1, #0
 8000bb8:	db09      	blt.n	8000bce <__aeabi_ldivmod+0x42>
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	db1a      	blt.n	8000bf4 <__aeabi_ldivmod+0x68>
 8000bbe:	f000 f883 	bl	8000cc8 <__udivmoddi4>
 8000bc2:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bca:	b004      	add	sp, #16
 8000bcc:	4770      	bx	lr
 8000bce:	4240      	negs	r0, r0
 8000bd0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	db1b      	blt.n	8000c10 <__aeabi_ldivmod+0x84>
 8000bd8:	f000 f876 	bl	8000cc8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4240      	negs	r0, r0
 8000be8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bec:	4252      	negs	r2, r2
 8000bee:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000bf2:	4770      	bx	lr
 8000bf4:	4252      	negs	r2, r2
 8000bf6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000bfa:	f000 f865 	bl	8000cc8 <__udivmoddi4>
 8000bfe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c02:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c06:	b004      	add	sp, #16
 8000c08:	4240      	negs	r0, r0
 8000c0a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c0e:	4770      	bx	lr
 8000c10:	4252      	negs	r2, r2
 8000c12:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c16:	f000 f857 	bl	8000cc8 <__udivmoddi4>
 8000c1a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c1e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c22:	b004      	add	sp, #16
 8000c24:	4252      	negs	r2, r2
 8000c26:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c2a:	4770      	bx	lr

08000c2c <__aeabi_uldivmod>:
 8000c2c:	b953      	cbnz	r3, 8000c44 <__aeabi_uldivmod+0x18>
 8000c2e:	b94a      	cbnz	r2, 8000c44 <__aeabi_uldivmod+0x18>
 8000c30:	2900      	cmp	r1, #0
 8000c32:	bf08      	it	eq
 8000c34:	2800      	cmpeq	r0, #0
 8000c36:	bf1c      	itt	ne
 8000c38:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c3c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c40:	f000 b9b8 	b.w	8000fb4 <__aeabi_idiv0>
 8000c44:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c48:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c4c:	f000 f83c 	bl	8000cc8 <__udivmoddi4>
 8000c50:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c54:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c58:	b004      	add	sp, #16
 8000c5a:	4770      	bx	lr

08000c5c <__aeabi_d2lz>:
 8000c5c:	b538      	push	{r3, r4, r5, lr}
 8000c5e:	2200      	movs	r2, #0
 8000c60:	2300      	movs	r3, #0
 8000c62:	4604      	mov	r4, r0
 8000c64:	460d      	mov	r5, r1
 8000c66:	f7ff ff41 	bl	8000aec <__aeabi_dcmplt>
 8000c6a:	b928      	cbnz	r0, 8000c78 <__aeabi_d2lz+0x1c>
 8000c6c:	4620      	mov	r0, r4
 8000c6e:	4629      	mov	r1, r5
 8000c70:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c74:	f000 b80a 	b.w	8000c8c <__aeabi_d2ulz>
 8000c78:	4620      	mov	r0, r4
 8000c7a:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000c7e:	f000 f805 	bl	8000c8c <__aeabi_d2ulz>
 8000c82:	4240      	negs	r0, r0
 8000c84:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c88:	bd38      	pop	{r3, r4, r5, pc}
 8000c8a:	bf00      	nop

08000c8c <__aeabi_d2ulz>:
 8000c8c:	b5d0      	push	{r4, r6, r7, lr}
 8000c8e:	2200      	movs	r2, #0
 8000c90:	4b0b      	ldr	r3, [pc, #44]	; (8000cc0 <__aeabi_d2ulz+0x34>)
 8000c92:	4606      	mov	r6, r0
 8000c94:	460f      	mov	r7, r1
 8000c96:	f7ff fcb7 	bl	8000608 <__aeabi_dmul>
 8000c9a:	f000 f98d 	bl	8000fb8 <__aeabi_d2uiz>
 8000c9e:	4604      	mov	r4, r0
 8000ca0:	f7ff fc38 	bl	8000514 <__aeabi_ui2d>
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	4b07      	ldr	r3, [pc, #28]	; (8000cc4 <__aeabi_d2ulz+0x38>)
 8000ca8:	f7ff fcae 	bl	8000608 <__aeabi_dmul>
 8000cac:	4602      	mov	r2, r0
 8000cae:	460b      	mov	r3, r1
 8000cb0:	4630      	mov	r0, r6
 8000cb2:	4639      	mov	r1, r7
 8000cb4:	f7ff faf0 	bl	8000298 <__aeabi_dsub>
 8000cb8:	f000 f97e 	bl	8000fb8 <__aeabi_d2uiz>
 8000cbc:	4621      	mov	r1, r4
 8000cbe:	bdd0      	pop	{r4, r6, r7, pc}
 8000cc0:	3df00000 	.word	0x3df00000
 8000cc4:	41f00000 	.word	0x41f00000

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000ccc:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460f      	mov	r7, r1
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d148      	bne.n	8000d68 <__udivmoddi4+0xa0>
 8000cd6:	428a      	cmp	r2, r1
 8000cd8:	4694      	mov	ip, r2
 8000cda:	d961      	bls.n	8000da0 <__udivmoddi4+0xd8>
 8000cdc:	fab2 f382 	clz	r3, r2
 8000ce0:	b143      	cbz	r3, 8000cf4 <__udivmoddi4+0x2c>
 8000ce2:	f1c3 0120 	rsb	r1, r3, #32
 8000ce6:	409f      	lsls	r7, r3
 8000ce8:	fa02 fc03 	lsl.w	ip, r2, r3
 8000cec:	409c      	lsls	r4, r3
 8000cee:	fa20 f101 	lsr.w	r1, r0, r1
 8000cf2:	430f      	orrs	r7, r1
 8000cf4:	ea4f 411c 	mov.w	r1, ip, lsr #16
 8000cf8:	fa1f fe8c 	uxth.w	lr, ip
 8000cfc:	0c22      	lsrs	r2, r4, #16
 8000cfe:	fbb7 f6f1 	udiv	r6, r7, r1
 8000d02:	fb01 7716 	mls	r7, r1, r6, r7
 8000d06:	fb06 f00e 	mul.w	r0, r6, lr
 8000d0a:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d0e:	4290      	cmp	r0, r2
 8000d10:	d908      	bls.n	8000d24 <__udivmoddi4+0x5c>
 8000d12:	eb1c 0202 	adds.w	r2, ip, r2
 8000d16:	f106 37ff 	add.w	r7, r6, #4294967295	; 0xffffffff
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x5a>
 8000d1c:	4290      	cmp	r0, r2
 8000d1e:	f200 8137 	bhi.w	8000f90 <__udivmoddi4+0x2c8>
 8000d22:	463e      	mov	r6, r7
 8000d24:	1a12      	subs	r2, r2, r0
 8000d26:	b2a4      	uxth	r4, r4
 8000d28:	fbb2 f0f1 	udiv	r0, r2, r1
 8000d2c:	fb01 2210 	mls	r2, r1, r0, r2
 8000d30:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d34:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d38:	45a6      	cmp	lr, r4
 8000d3a:	d908      	bls.n	8000d4e <__udivmoddi4+0x86>
 8000d3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d40:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000d44:	d202      	bcs.n	8000d4c <__udivmoddi4+0x84>
 8000d46:	45a6      	cmp	lr, r4
 8000d48:	f200 811c 	bhi.w	8000f84 <__udivmoddi4+0x2bc>
 8000d4c:	4610      	mov	r0, r2
 8000d4e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d52:	eba4 040e 	sub.w	r4, r4, lr
 8000d56:	2600      	movs	r6, #0
 8000d58:	b11d      	cbz	r5, 8000d62 <__udivmoddi4+0x9a>
 8000d5a:	40dc      	lsrs	r4, r3
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	e9c5 4300 	strd	r4, r3, [r5]
 8000d62:	4631      	mov	r1, r6
 8000d64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000d68:	428b      	cmp	r3, r1
 8000d6a:	d909      	bls.n	8000d80 <__udivmoddi4+0xb8>
 8000d6c:	2d00      	cmp	r5, #0
 8000d6e:	f000 80fd 	beq.w	8000f6c <__udivmoddi4+0x2a4>
 8000d72:	2600      	movs	r6, #0
 8000d74:	e9c5 0100 	strd	r0, r1, [r5]
 8000d78:	4630      	mov	r0, r6
 8000d7a:	4631      	mov	r1, r6
 8000d7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000d80:	fab3 f683 	clz	r6, r3
 8000d84:	2e00      	cmp	r6, #0
 8000d86:	d14b      	bne.n	8000e20 <__udivmoddi4+0x158>
 8000d88:	428b      	cmp	r3, r1
 8000d8a:	f0c0 80f2 	bcc.w	8000f72 <__udivmoddi4+0x2aa>
 8000d8e:	4282      	cmp	r2, r0
 8000d90:	f240 80ef 	bls.w	8000f72 <__udivmoddi4+0x2aa>
 8000d94:	4630      	mov	r0, r6
 8000d96:	2d00      	cmp	r5, #0
 8000d98:	d0e3      	beq.n	8000d62 <__udivmoddi4+0x9a>
 8000d9a:	e9c5 4700 	strd	r4, r7, [r5]
 8000d9e:	e7e0      	b.n	8000d62 <__udivmoddi4+0x9a>
 8000da0:	b902      	cbnz	r2, 8000da4 <__udivmoddi4+0xdc>
 8000da2:	deff      	udf	#255	; 0xff
 8000da4:	fab2 f382 	clz	r3, r2
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	f040 809d 	bne.w	8000ee8 <__udivmoddi4+0x220>
 8000dae:	1a89      	subs	r1, r1, r2
 8000db0:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000db4:	b297      	uxth	r7, r2
 8000db6:	2601      	movs	r6, #1
 8000db8:	0c20      	lsrs	r0, r4, #16
 8000dba:	fbb1 f2fe 	udiv	r2, r1, lr
 8000dbe:	fb0e 1112 	mls	r1, lr, r2, r1
 8000dc2:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dc6:	fb07 f002 	mul.w	r0, r7, r2
 8000dca:	4288      	cmp	r0, r1
 8000dcc:	d90f      	bls.n	8000dee <__udivmoddi4+0x126>
 8000dce:	eb1c 0101 	adds.w	r1, ip, r1
 8000dd2:	f102 38ff 	add.w	r8, r2, #4294967295	; 0xffffffff
 8000dd6:	bf2c      	ite	cs
 8000dd8:	f04f 0901 	movcs.w	r9, #1
 8000ddc:	f04f 0900 	movcc.w	r9, #0
 8000de0:	4288      	cmp	r0, r1
 8000de2:	d903      	bls.n	8000dec <__udivmoddi4+0x124>
 8000de4:	f1b9 0f00 	cmp.w	r9, #0
 8000de8:	f000 80cf 	beq.w	8000f8a <__udivmoddi4+0x2c2>
 8000dec:	4642      	mov	r2, r8
 8000dee:	1a09      	subs	r1, r1, r0
 8000df0:	b2a4      	uxth	r4, r4
 8000df2:	fbb1 f0fe 	udiv	r0, r1, lr
 8000df6:	fb0e 1110 	mls	r1, lr, r0, r1
 8000dfa:	fb00 f707 	mul.w	r7, r0, r7
 8000dfe:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e02:	42a7      	cmp	r7, r4
 8000e04:	d908      	bls.n	8000e18 <__udivmoddi4+0x150>
 8000e06:	eb1c 0404 	adds.w	r4, ip, r4
 8000e0a:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000e0e:	d202      	bcs.n	8000e16 <__udivmoddi4+0x14e>
 8000e10:	42a7      	cmp	r7, r4
 8000e12:	f200 80b4 	bhi.w	8000f7e <__udivmoddi4+0x2b6>
 8000e16:	4608      	mov	r0, r1
 8000e18:	1be4      	subs	r4, r4, r7
 8000e1a:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8000e1e:	e79b      	b.n	8000d58 <__udivmoddi4+0x90>
 8000e20:	f1c6 0720 	rsb	r7, r6, #32
 8000e24:	40b3      	lsls	r3, r6
 8000e26:	fa01 f406 	lsl.w	r4, r1, r6
 8000e2a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e2e:	40f9      	lsrs	r1, r7
 8000e30:	40b2      	lsls	r2, r6
 8000e32:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e36:	fa20 f307 	lsr.w	r3, r0, r7
 8000e3a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e3e:	431c      	orrs	r4, r3
 8000e40:	fa1f fe8c 	uxth.w	lr, ip
 8000e44:	fa00 f306 	lsl.w	r3, r0, r6
 8000e48:	0c20      	lsrs	r0, r4, #16
 8000e4a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e4e:	fb09 1118 	mls	r1, r9, r8, r1
 8000e52:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e56:	fb08 f00e 	mul.w	r0, r8, lr
 8000e5a:	4288      	cmp	r0, r1
 8000e5c:	d90f      	bls.n	8000e7e <__udivmoddi4+0x1b6>
 8000e5e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e62:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000e66:	bf2c      	ite	cs
 8000e68:	f04f 0b01 	movcs.w	fp, #1
 8000e6c:	f04f 0b00 	movcc.w	fp, #0
 8000e70:	4288      	cmp	r0, r1
 8000e72:	d903      	bls.n	8000e7c <__udivmoddi4+0x1b4>
 8000e74:	f1bb 0f00 	cmp.w	fp, #0
 8000e78:	f000 808d 	beq.w	8000f96 <__udivmoddi4+0x2ce>
 8000e7c:	46d0      	mov	r8, sl
 8000e7e:	1a09      	subs	r1, r1, r0
 8000e80:	b2a4      	uxth	r4, r4
 8000e82:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e86:	fb09 1110 	mls	r1, r9, r0, r1
 8000e8a:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e8e:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e92:	458e      	cmp	lr, r1
 8000e94:	d907      	bls.n	8000ea6 <__udivmoddi4+0x1de>
 8000e96:	eb1c 0101 	adds.w	r1, ip, r1
 8000e9a:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000e9e:	d201      	bcs.n	8000ea4 <__udivmoddi4+0x1dc>
 8000ea0:	458e      	cmp	lr, r1
 8000ea2:	d87f      	bhi.n	8000fa4 <__udivmoddi4+0x2dc>
 8000ea4:	4620      	mov	r0, r4
 8000ea6:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000eaa:	eba1 010e 	sub.w	r1, r1, lr
 8000eae:	fba0 9802 	umull	r9, r8, r0, r2
 8000eb2:	4541      	cmp	r1, r8
 8000eb4:	464c      	mov	r4, r9
 8000eb6:	46c6      	mov	lr, r8
 8000eb8:	d302      	bcc.n	8000ec0 <__udivmoddi4+0x1f8>
 8000eba:	d106      	bne.n	8000eca <__udivmoddi4+0x202>
 8000ebc:	454b      	cmp	r3, r9
 8000ebe:	d204      	bcs.n	8000eca <__udivmoddi4+0x202>
 8000ec0:	3801      	subs	r0, #1
 8000ec2:	ebb9 0402 	subs.w	r4, r9, r2
 8000ec6:	eb68 0e0c 	sbc.w	lr, r8, ip
 8000eca:	2d00      	cmp	r5, #0
 8000ecc:	d070      	beq.n	8000fb0 <__udivmoddi4+0x2e8>
 8000ece:	1b1a      	subs	r2, r3, r4
 8000ed0:	eb61 010e 	sbc.w	r1, r1, lr
 8000ed4:	fa22 f306 	lsr.w	r3, r2, r6
 8000ed8:	fa01 f707 	lsl.w	r7, r1, r7
 8000edc:	40f1      	lsrs	r1, r6
 8000ede:	2600      	movs	r6, #0
 8000ee0:	431f      	orrs	r7, r3
 8000ee2:	e9c5 7100 	strd	r7, r1, [r5]
 8000ee6:	e73c      	b.n	8000d62 <__udivmoddi4+0x9a>
 8000ee8:	fa02 fc03 	lsl.w	ip, r2, r3
 8000eec:	f1c3 0020 	rsb	r0, r3, #32
 8000ef0:	fa01 f203 	lsl.w	r2, r1, r3
 8000ef4:	fa21 f600 	lsr.w	r6, r1, r0
 8000ef8:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000efc:	fa24 f100 	lsr.w	r1, r4, r0
 8000f00:	fa1f f78c 	uxth.w	r7, ip
 8000f04:	409c      	lsls	r4, r3
 8000f06:	4311      	orrs	r1, r2
 8000f08:	fbb6 f0fe 	udiv	r0, r6, lr
 8000f0c:	0c0a      	lsrs	r2, r1, #16
 8000f0e:	fb0e 6610 	mls	r6, lr, r0, r6
 8000f12:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 8000f16:	fb00 f607 	mul.w	r6, r0, r7
 8000f1a:	4296      	cmp	r6, r2
 8000f1c:	d90e      	bls.n	8000f3c <__udivmoddi4+0x274>
 8000f1e:	eb1c 0202 	adds.w	r2, ip, r2
 8000f22:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000f26:	bf2c      	ite	cs
 8000f28:	f04f 0901 	movcs.w	r9, #1
 8000f2c:	f04f 0900 	movcc.w	r9, #0
 8000f30:	4296      	cmp	r6, r2
 8000f32:	d902      	bls.n	8000f3a <__udivmoddi4+0x272>
 8000f34:	f1b9 0f00 	cmp.w	r9, #0
 8000f38:	d031      	beq.n	8000f9e <__udivmoddi4+0x2d6>
 8000f3a:	4640      	mov	r0, r8
 8000f3c:	1b92      	subs	r2, r2, r6
 8000f3e:	b289      	uxth	r1, r1
 8000f40:	fbb2 f6fe 	udiv	r6, r2, lr
 8000f44:	fb0e 2216 	mls	r2, lr, r6, r2
 8000f48:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8000f4c:	fb06 f207 	mul.w	r2, r6, r7
 8000f50:	428a      	cmp	r2, r1
 8000f52:	d907      	bls.n	8000f64 <__udivmoddi4+0x29c>
 8000f54:	eb1c 0101 	adds.w	r1, ip, r1
 8000f58:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000f5c:	d201      	bcs.n	8000f62 <__udivmoddi4+0x29a>
 8000f5e:	428a      	cmp	r2, r1
 8000f60:	d823      	bhi.n	8000faa <__udivmoddi4+0x2e2>
 8000f62:	4646      	mov	r6, r8
 8000f64:	1a89      	subs	r1, r1, r2
 8000f66:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f6a:	e725      	b.n	8000db8 <__udivmoddi4+0xf0>
 8000f6c:	462e      	mov	r6, r5
 8000f6e:	4628      	mov	r0, r5
 8000f70:	e6f7      	b.n	8000d62 <__udivmoddi4+0x9a>
 8000f72:	1a84      	subs	r4, r0, r2
 8000f74:	eb61 0303 	sbc.w	r3, r1, r3
 8000f78:	2001      	movs	r0, #1
 8000f7a:	461f      	mov	r7, r3
 8000f7c:	e70b      	b.n	8000d96 <__udivmoddi4+0xce>
 8000f7e:	4464      	add	r4, ip
 8000f80:	3802      	subs	r0, #2
 8000f82:	e749      	b.n	8000e18 <__udivmoddi4+0x150>
 8000f84:	4464      	add	r4, ip
 8000f86:	3802      	subs	r0, #2
 8000f88:	e6e1      	b.n	8000d4e <__udivmoddi4+0x86>
 8000f8a:	3a02      	subs	r2, #2
 8000f8c:	4461      	add	r1, ip
 8000f8e:	e72e      	b.n	8000dee <__udivmoddi4+0x126>
 8000f90:	3e02      	subs	r6, #2
 8000f92:	4462      	add	r2, ip
 8000f94:	e6c6      	b.n	8000d24 <__udivmoddi4+0x5c>
 8000f96:	f1a8 0802 	sub.w	r8, r8, #2
 8000f9a:	4461      	add	r1, ip
 8000f9c:	e76f      	b.n	8000e7e <__udivmoddi4+0x1b6>
 8000f9e:	3802      	subs	r0, #2
 8000fa0:	4462      	add	r2, ip
 8000fa2:	e7cb      	b.n	8000f3c <__udivmoddi4+0x274>
 8000fa4:	3802      	subs	r0, #2
 8000fa6:	4461      	add	r1, ip
 8000fa8:	e77d      	b.n	8000ea6 <__udivmoddi4+0x1de>
 8000faa:	3e02      	subs	r6, #2
 8000fac:	4461      	add	r1, ip
 8000fae:	e7d9      	b.n	8000f64 <__udivmoddi4+0x29c>
 8000fb0:	462e      	mov	r6, r5
 8000fb2:	e6d6      	b.n	8000d62 <__udivmoddi4+0x9a>

08000fb4 <__aeabi_idiv0>:
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop

08000fb8 <__aeabi_d2uiz>:
 8000fb8:	004a      	lsls	r2, r1, #1
 8000fba:	d211      	bcs.n	8000fe0 <__aeabi_d2uiz+0x28>
 8000fbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000fc0:	d211      	bcs.n	8000fe6 <__aeabi_d2uiz+0x2e>
 8000fc2:	d50d      	bpl.n	8000fe0 <__aeabi_d2uiz+0x28>
 8000fc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000fc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000fcc:	d40e      	bmi.n	8000fec <__aeabi_d2uiz+0x34>
 8000fce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000fd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000fd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000fda:	fa23 f002 	lsr.w	r0, r3, r2
 8000fde:	4770      	bx	lr
 8000fe0:	f04f 0000 	mov.w	r0, #0
 8000fe4:	4770      	bx	lr
 8000fe6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000fea:	d102      	bne.n	8000ff2 <__aeabi_d2uiz+0x3a>
 8000fec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ff0:	4770      	bx	lr
 8000ff2:	f04f 0000 	mov.w	r0, #0
 8000ff6:	4770      	bx	lr

08000ff8 <memcpy>:
 8000ff8:	4684      	mov	ip, r0
 8000ffa:	ea41 0300 	orr.w	r3, r1, r0
 8000ffe:	f013 0303 	ands.w	r3, r3, #3
 8001002:	d149      	bne.n	8001098 <memcpy+0xa0>
 8001004:	3a40      	subs	r2, #64	; 0x40
 8001006:	d323      	bcc.n	8001050 <memcpy+0x58>
 8001008:	680b      	ldr	r3, [r1, #0]
 800100a:	6003      	str	r3, [r0, #0]
 800100c:	684b      	ldr	r3, [r1, #4]
 800100e:	6043      	str	r3, [r0, #4]
 8001010:	688b      	ldr	r3, [r1, #8]
 8001012:	6083      	str	r3, [r0, #8]
 8001014:	68cb      	ldr	r3, [r1, #12]
 8001016:	60c3      	str	r3, [r0, #12]
 8001018:	690b      	ldr	r3, [r1, #16]
 800101a:	6103      	str	r3, [r0, #16]
 800101c:	694b      	ldr	r3, [r1, #20]
 800101e:	6143      	str	r3, [r0, #20]
 8001020:	698b      	ldr	r3, [r1, #24]
 8001022:	6183      	str	r3, [r0, #24]
 8001024:	69cb      	ldr	r3, [r1, #28]
 8001026:	61c3      	str	r3, [r0, #28]
 8001028:	6a0b      	ldr	r3, [r1, #32]
 800102a:	6203      	str	r3, [r0, #32]
 800102c:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800102e:	6243      	str	r3, [r0, #36]	; 0x24
 8001030:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 8001032:	6283      	str	r3, [r0, #40]	; 0x28
 8001034:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 8001036:	62c3      	str	r3, [r0, #44]	; 0x2c
 8001038:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 800103a:	6303      	str	r3, [r0, #48]	; 0x30
 800103c:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 800103e:	6343      	str	r3, [r0, #52]	; 0x34
 8001040:	6b8b      	ldr	r3, [r1, #56]	; 0x38
 8001042:	6383      	str	r3, [r0, #56]	; 0x38
 8001044:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8001046:	63c3      	str	r3, [r0, #60]	; 0x3c
 8001048:	3040      	adds	r0, #64	; 0x40
 800104a:	3140      	adds	r1, #64	; 0x40
 800104c:	3a40      	subs	r2, #64	; 0x40
 800104e:	d2db      	bcs.n	8001008 <memcpy+0x10>
 8001050:	3230      	adds	r2, #48	; 0x30
 8001052:	d30b      	bcc.n	800106c <memcpy+0x74>
 8001054:	680b      	ldr	r3, [r1, #0]
 8001056:	6003      	str	r3, [r0, #0]
 8001058:	684b      	ldr	r3, [r1, #4]
 800105a:	6043      	str	r3, [r0, #4]
 800105c:	688b      	ldr	r3, [r1, #8]
 800105e:	6083      	str	r3, [r0, #8]
 8001060:	68cb      	ldr	r3, [r1, #12]
 8001062:	60c3      	str	r3, [r0, #12]
 8001064:	3010      	adds	r0, #16
 8001066:	3110      	adds	r1, #16
 8001068:	3a10      	subs	r2, #16
 800106a:	d2f3      	bcs.n	8001054 <memcpy+0x5c>
 800106c:	320c      	adds	r2, #12
 800106e:	d305      	bcc.n	800107c <memcpy+0x84>
 8001070:	f851 3b04 	ldr.w	r3, [r1], #4
 8001074:	f840 3b04 	str.w	r3, [r0], #4
 8001078:	3a04      	subs	r2, #4
 800107a:	d2f9      	bcs.n	8001070 <memcpy+0x78>
 800107c:	3204      	adds	r2, #4
 800107e:	d008      	beq.n	8001092 <memcpy+0x9a>
 8001080:	07d2      	lsls	r2, r2, #31
 8001082:	bf1c      	itt	ne
 8001084:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8001088:	f800 3b01 	strbne.w	r3, [r0], #1
 800108c:	d301      	bcc.n	8001092 <memcpy+0x9a>
 800108e:	880b      	ldrh	r3, [r1, #0]
 8001090:	8003      	strh	r3, [r0, #0]
 8001092:	4660      	mov	r0, ip
 8001094:	4770      	bx	lr
 8001096:	bf00      	nop
 8001098:	2a08      	cmp	r2, #8
 800109a:	d313      	bcc.n	80010c4 <memcpy+0xcc>
 800109c:	078b      	lsls	r3, r1, #30
 800109e:	d0b1      	beq.n	8001004 <memcpy+0xc>
 80010a0:	f010 0303 	ands.w	r3, r0, #3
 80010a4:	d0ae      	beq.n	8001004 <memcpy+0xc>
 80010a6:	f1c3 0304 	rsb	r3, r3, #4
 80010aa:	1ad2      	subs	r2, r2, r3
 80010ac:	07db      	lsls	r3, r3, #31
 80010ae:	bf1c      	itt	ne
 80010b0:	f811 3b01 	ldrbne.w	r3, [r1], #1
 80010b4:	f800 3b01 	strbne.w	r3, [r0], #1
 80010b8:	d3a4      	bcc.n	8001004 <memcpy+0xc>
 80010ba:	f831 3b02 	ldrh.w	r3, [r1], #2
 80010be:	f820 3b02 	strh.w	r3, [r0], #2
 80010c2:	e79f      	b.n	8001004 <memcpy+0xc>
 80010c4:	3a04      	subs	r2, #4
 80010c6:	d3d9      	bcc.n	800107c <memcpy+0x84>
 80010c8:	3a01      	subs	r2, #1
 80010ca:	f811 3b01 	ldrb.w	r3, [r1], #1
 80010ce:	f800 3b01 	strb.w	r3, [r0], #1
 80010d2:	d2f9      	bcs.n	80010c8 <memcpy+0xd0>
 80010d4:	780b      	ldrb	r3, [r1, #0]
 80010d6:	7003      	strb	r3, [r0, #0]
 80010d8:	784b      	ldrb	r3, [r1, #1]
 80010da:	7043      	strb	r3, [r0, #1]
 80010dc:	788b      	ldrb	r3, [r1, #2]
 80010de:	7083      	strb	r3, [r0, #2]
 80010e0:	4660      	mov	r0, ip
 80010e2:	4770      	bx	lr

080010e4 <strcmp>:
 80010e4:	ea80 0c01 	eor.w	ip, r0, r1
 80010e8:	f01c 0f03 	tst.w	ip, #3
 80010ec:	d137      	bne.n	800115e <strcmp+0x7a>
 80010ee:	f010 0c03 	ands.w	ip, r0, #3
 80010f2:	f020 0003 	bic.w	r0, r0, #3
 80010f6:	f021 0103 	bic.w	r1, r1, #3
 80010fa:	f850 2b04 	ldr.w	r2, [r0], #4
 80010fe:	bf08      	it	eq
 8001100:	f851 3b04 	ldreq.w	r3, [r1], #4
 8001104:	d00e      	beq.n	8001124 <strcmp+0x40>
 8001106:	f08c 0c03 	eor.w	ip, ip, #3
 800110a:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 800110e:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 8001112:	fa23 fc0c 	lsr.w	ip, r3, ip
 8001116:	f851 3b04 	ldr.w	r3, [r1], #4
 800111a:	ea42 020c 	orr.w	r2, r2, ip
 800111e:	ea43 030c 	orr.w	r3, r3, ip
 8001122:	bf00      	nop
 8001124:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
 8001128:	429a      	cmp	r2, r3
 800112a:	bf01      	itttt	eq
 800112c:	ea2c 0c02 	biceq.w	ip, ip, r2
 8001130:	f01c 3f80 	tsteq.w	ip, #2155905152	; 0x80808080
 8001134:	f850 2b04 	ldreq.w	r2, [r0], #4
 8001138:	f851 3b04 	ldreq.w	r3, [r1], #4
 800113c:	d0f2      	beq.n	8001124 <strcmp+0x40>
 800113e:	ea4f 6002 	mov.w	r0, r2, lsl #24
 8001142:	ea4f 2212 	mov.w	r2, r2, lsr #8
 8001146:	2801      	cmp	r0, #1
 8001148:	bf28      	it	cs
 800114a:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
 800114e:	bf08      	it	eq
 8001150:	0a1b      	lsreq	r3, r3, #8
 8001152:	d0f4      	beq.n	800113e <strcmp+0x5a>
 8001154:	f003 03ff 	and.w	r3, r3, #255	; 0xff
 8001158:	0e00      	lsrs	r0, r0, #24
 800115a:	1ac0      	subs	r0, r0, r3
 800115c:	4770      	bx	lr
 800115e:	f010 0f03 	tst.w	r0, #3
 8001162:	d00a      	beq.n	800117a <strcmp+0x96>
 8001164:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001168:	f811 3b01 	ldrb.w	r3, [r1], #1
 800116c:	2a01      	cmp	r2, #1
 800116e:	bf28      	it	cs
 8001170:	429a      	cmpcs	r2, r3
 8001172:	d0f4      	beq.n	800115e <strcmp+0x7a>
 8001174:	eba2 0003 	sub.w	r0, r2, r3
 8001178:	4770      	bx	lr
 800117a:	f84d 5d04 	str.w	r5, [sp, #-4]!
 800117e:	f850 2b04 	ldr.w	r2, [r0], #4
 8001182:	f001 0503 	and.w	r5, r1, #3
 8001186:	f021 0103 	bic.w	r1, r1, #3
 800118a:	f851 3b04 	ldr.w	r3, [r1], #4
 800118e:	2d02      	cmp	r5, #2
 8001190:	d026      	beq.n	80011e0 <strcmp+0xfc>
 8001192:	d84d      	bhi.n	8001230 <strcmp+0x14c>
 8001194:	f022 457f 	bic.w	r5, r2, #4278190080	; 0xff000000
 8001198:	ebb5 2f13 	cmp.w	r5, r3, lsr #8
 800119c:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
 80011a0:	ea2c 0c02 	bic.w	ip, ip, r2
 80011a4:	d10d      	bne.n	80011c2 <strcmp+0xde>
 80011a6:	f01c 3c80 	ands.w	ip, ip, #2155905152	; 0x80808080
 80011aa:	bf08      	it	eq
 80011ac:	f851 3b04 	ldreq.w	r3, [r1], #4
 80011b0:	d10a      	bne.n	80011c8 <strcmp+0xe4>
 80011b2:	ea85 0502 	eor.w	r5, r5, r2
 80011b6:	ebb5 6f03 	cmp.w	r5, r3, lsl #24
 80011ba:	d10c      	bne.n	80011d6 <strcmp+0xf2>
 80011bc:	f850 2b04 	ldr.w	r2, [r0], #4
 80011c0:	e7e8      	b.n	8001194 <strcmp+0xb0>
 80011c2:	ea4f 2313 	mov.w	r3, r3, lsr #8
 80011c6:	e05b      	b.n	8001280 <strcmp+0x19c>
 80011c8:	f03c 4c7f 	bics.w	ip, ip, #4278190080	; 0xff000000
 80011cc:	d154      	bne.n	8001278 <strcmp+0x194>
 80011ce:	780b      	ldrb	r3, [r1, #0]
 80011d0:	ea4f 6512 	mov.w	r5, r2, lsr #24
 80011d4:	e054      	b.n	8001280 <strcmp+0x19c>
 80011d6:	ea4f 6512 	mov.w	r5, r2, lsr #24
 80011da:	f003 03ff 	and.w	r3, r3, #255	; 0xff
 80011de:	e04f      	b.n	8001280 <strcmp+0x19c>
 80011e0:	ea4f 4502 	mov.w	r5, r2, lsl #16
 80011e4:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
 80011e8:	ea4f 4515 	mov.w	r5, r5, lsr #16
 80011ec:	ea2c 0c02 	bic.w	ip, ip, r2
 80011f0:	ebb5 4f13 	cmp.w	r5, r3, lsr #16
 80011f4:	d118      	bne.n	8001228 <strcmp+0x144>
 80011f6:	f01c 3c80 	ands.w	ip, ip, #2155905152	; 0x80808080
 80011fa:	bf08      	it	eq
 80011fc:	f851 3b04 	ldreq.w	r3, [r1], #4
 8001200:	d107      	bne.n	8001212 <strcmp+0x12e>
 8001202:	ea85 0502 	eor.w	r5, r5, r2
 8001206:	ebb5 4f03 	cmp.w	r5, r3, lsl #16
 800120a:	d109      	bne.n	8001220 <strcmp+0x13c>
 800120c:	f850 2b04 	ldr.w	r2, [r0], #4
 8001210:	e7e6      	b.n	80011e0 <strcmp+0xfc>
 8001212:	ea5f 4c0c 	movs.w	ip, ip, lsl #16
 8001216:	d12f      	bne.n	8001278 <strcmp+0x194>
 8001218:	880b      	ldrh	r3, [r1, #0]
 800121a:	ea4f 4512 	mov.w	r5, r2, lsr #16
 800121e:	e02f      	b.n	8001280 <strcmp+0x19c>
 8001220:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8001224:	ea4f 4512 	mov.w	r5, r2, lsr #16
 8001228:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800122c:	e028      	b.n	8001280 <strcmp+0x19c>
 800122e:	bf00      	nop
 8001230:	f002 05ff 	and.w	r5, r2, #255	; 0xff
 8001234:	ebb5 6f13 	cmp.w	r5, r3, lsr #24
 8001238:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
 800123c:	ea2c 0c02 	bic.w	ip, ip, r2
 8001240:	d10d      	bne.n	800125e <strcmp+0x17a>
 8001242:	f01c 3c80 	ands.w	ip, ip, #2155905152	; 0x80808080
 8001246:	bf08      	it	eq
 8001248:	f851 3b04 	ldreq.w	r3, [r1], #4
 800124c:	d10a      	bne.n	8001264 <strcmp+0x180>
 800124e:	ea85 0502 	eor.w	r5, r5, r2
 8001252:	ebb5 2f03 	cmp.w	r5, r3, lsl #8
 8001256:	d10a      	bne.n	800126e <strcmp+0x18a>
 8001258:	f850 2b04 	ldr.w	r2, [r0], #4
 800125c:	e7e8      	b.n	8001230 <strcmp+0x14c>
 800125e:	ea4f 6313 	mov.w	r3, r3, lsr #24
 8001262:	e00d      	b.n	8001280 <strcmp+0x19c>
 8001264:	f012 0fff 	tst.w	r2, #255	; 0xff
 8001268:	d006      	beq.n	8001278 <strcmp+0x194>
 800126a:	f851 3b04 	ldr.w	r3, [r1], #4
 800126e:	ea4f 2512 	mov.w	r5, r2, lsr #8
 8001272:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001276:	e003      	b.n	8001280 <strcmp+0x19c>
 8001278:	f04f 0000 	mov.w	r0, #0
 800127c:	bc20      	pop	{r5}
 800127e:	4770      	bx	lr
 8001280:	f005 02ff 	and.w	r2, r5, #255	; 0xff
 8001284:	f003 00ff 	and.w	r0, r3, #255	; 0xff
 8001288:	2801      	cmp	r0, #1
 800128a:	bf28      	it	cs
 800128c:	4290      	cmpcs	r0, r2
 800128e:	bf04      	itt	eq
 8001290:	0a2d      	lsreq	r5, r5, #8
 8001292:	0a1b      	lsreq	r3, r3, #8
 8001294:	d0f4      	beq.n	8001280 <strcmp+0x19c>
 8001296:	eba2 0000 	sub.w	r0, r2, r0
 800129a:	bc20      	pop	{r5}
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop

080012a0 <__aeabi_dcmpun>:
 80012a0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80012a4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80012a8:	d102      	bne.n	80012b0 <__aeabi_dcmpun+0x10>
 80012aa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80012ae:	d10a      	bne.n	80012c6 <__aeabi_dcmpun+0x26>
 80012b0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80012b4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80012b8:	d102      	bne.n	80012c0 <__aeabi_dcmpun+0x20>
 80012ba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80012be:	d102      	bne.n	80012c6 <__aeabi_dcmpun+0x26>
 80012c0:	f04f 0000 	mov.w	r0, #0
 80012c4:	4770      	bx	lr
 80012c6:	f04f 0001 	mov.w	r0, #1
 80012ca:	4770      	bx	lr

080012cc <LibmodbusClient>:
	modbus_free(ctx);
	vTaskDelete(NULL);
}
#endif
static void LibmodbusClient( void *pvParameters )	
{
 80012cc:	b570      	push	{r4, r5, r6, lr}
	modbus_t *ctx;
	int rc;
	uint16_t val = 0;
	int nb = 1;

	ctx = modbus_new_rtu("usb", 115200, 'N', 8, 1);
 80012ce:	2401      	movs	r4, #1
	uint16_t val = 0;
 80012d0:	2600      	movs	r6, #0
{
 80012d2:	b084      	sub	sp, #16
	ctx = modbus_new_rtu("usb", 115200, 'N', 8, 1);
 80012d4:	2308      	movs	r3, #8
 80012d6:	224e      	movs	r2, #78	; 0x4e
 80012d8:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 80012dc:	481a      	ldr	r0, [pc, #104]	; (8001348 <LibmodbusClient+0x7c>)
 80012de:	9400      	str	r4, [sp, #0]
	uint16_t val = 0;
 80012e0:	f8ad 600e 	strh.w	r6, [sp, #14]
	ctx = modbus_new_rtu("usb", 115200, 'N', 8, 1);
 80012e4:	f001 feee 	bl	80030c4 <modbus_new_rtu>
 80012e8:	4605      	mov	r5, r0
	modbus_set_slave(ctx, 1);
 80012ea:	4621      	mov	r1, r4
 80012ec:	f001 fdb2 	bl	8002e54 <modbus_set_slave>

	rc = modbus_connect(ctx);
 80012f0:	4628      	mov	r0, r5
 80012f2:	f001 fdb7 	bl	8002e64 <modbus_connect>
	if(-1 == rc) {
 80012f6:	3001      	adds	r0, #1
 80012f8:	d01f      	beq.n	800133a <LibmodbusClient+0x6e>


	for(;;)
	{
		/* read hoding register 1 */
		rc = modbus_read_registers(ctx, 1, nb, &val);
 80012fa:	2201      	movs	r2, #1
 80012fc:	4628      	mov	r0, r5
 80012fe:	4611      	mov	r1, r2
 8001300:	f10d 030e 	add.w	r3, sp, #14
 8001304:	f001 fd20 	bl	8002d48 <modbus_read_registers>

		if (rc != nb)
 8001308:	2801      	cmp	r0, #1
		rc = modbus_read_registers(ctx, 1, nb, &val);
 800130a:	4604      	mov	r4, r0
		if (rc != nb)
 800130c:	d1f5      	bne.n	80012fa <LibmodbusClient+0x2e>
			continue;

		/* display on lcd */
		Draw_Number(0, 0, val, 0xff0000);
 800130e:	2100      	movs	r1, #0
 8001310:	f8bd 200e 	ldrh.w	r2, [sp, #14]
 8001314:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
 8001318:	4608      	mov	r0, r1
 800131a:	f000 fe91 	bl	8002040 <Draw_Number>

		/* val ++ */
		val++;
 800131e:	f8bd c00e 	ldrh.w	ip, [sp, #14]

		/* write val to hoding register 2 */
		rc = modbus_write_registers(ctx, 2, nb, &val);
 8001322:	4622      	mov	r2, r4
		val++;
 8001324:	f10c 0c01 	add.w	ip, ip, #1
		rc = modbus_write_registers(ctx, 2, nb, &val);
 8001328:	2102      	movs	r1, #2
 800132a:	4628      	mov	r0, r5
 800132c:	f10d 030e 	add.w	r3, sp, #14
		val++;
 8001330:	f8ad c00e 	strh.w	ip, [sp, #14]
		rc = modbus_write_registers(ctx, 2, nb, &val);
 8001334:	f001 fd32 	bl	8002d9c <modbus_write_registers>
 8001338:	e7df      	b.n	80012fa <LibmodbusClient+0x2e>
		modbus_free(ctx);
 800133a:	4628      	mov	r0, r5
 800133c:	f001 fd9a 	bl	8002e74 <modbus_free>
		vTaskDelete(NULL);
 8001340:	4630      	mov	r0, r6
 8001342:	f00d fa6f 	bl	800e824 <vTaskDelete>
 8001346:	e7d8      	b.n	80012fa <LibmodbusClient+0x2e>
 8001348:	08018038 	.word	0x08018038

0800134c <USBX_Core_Task>:
{
 800134c:	b508      	push	{r3, lr}
		ux_system_tasks_run();			  //  Standalone 
 800134e:	f010 f9bd 	bl	80116cc <_ux_system_tasks_run>
		vTaskDelay(pdMS_TO_TICKS(1));	  // 1~5ms 
 8001352:	2001      	movs	r0, #1
 8001354:	f00d faf4 	bl	800e940 <vTaskDelay>
	while(1)
 8001358:	e7f9      	b.n	800134e <USBX_Core_Task+0x2>
 800135a:	bf00      	nop

0800135c <vApplicationStackOverflowHook>:
    while(1);
 800135c:	e7fe      	b.n	800135c <vApplicationStackOverflowHook>
 800135e:	bf00      	nop

08001360 <MX_FREERTOS_Init>:

	vTaskDelete(NULL);
}


void MX_FREERTOS_Init(void) {
 8001360:	b510      	push	{r4, lr}
			rt_kprintf("USBX_CDC_Task failed! \r\n");
			Draw_String(0, 0, "USBX_CDC_Task failed!", 0x0000ff00, 0);
			Error_Handler();
		} 
#endif
		ret = xTaskCreate(
 8001362:	2300      	movs	r3, #0
 8001364:	2409      	movs	r4, #9
void MX_FREERTOS_Init(void) {
 8001366:	b082      	sub	sp, #8
		ret = xTaskCreate(
 8001368:	f44f 7200 	mov.w	r2, #512	; 0x200
 800136c:	e9cd 4300 	strd	r4, r3, [sp]
 8001370:	4910      	ldr	r1, [pc, #64]	; (80013b4 <MX_FREERTOS_Init+0x54>)
 8001372:	4811      	ldr	r0, [pc, #68]	; (80013b8 <MX_FREERTOS_Init+0x58>)
 8001374:	f00d fa20 	bl	800e7b8 <xTaskCreate>
			"USBX_Core_Task",
			512,
			NULL,
			configMAX_PRIORITIES - 1,
			NULL);
		if (ret != pdPASS)
 8001378:	2801      	cmp	r0, #1
 800137a:	d004      	beq.n	8001386 <MX_FREERTOS_Init+0x26>
		{
			rt_kprintf("USBX_CDC_Task failed! \r\n");
 800137c:	480f      	ldr	r0, [pc, #60]	; (80013bc <MX_FREERTOS_Init+0x5c>)
 800137e:	f000 ffcb 	bl	8002318 <rt_kprintf>
			Error_Handler();
 8001382:	f001 f8ab 	bl	80024dc <Error_Handler>
		);
#endif

#if 1
	/* modbus */
		ret = xTaskCreate(
 8001386:	2300      	movs	r3, #0
 8001388:	2409      	movs	r4, #9
 800138a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800138e:	e9cd 4300 	strd	r4, r3, [sp]
 8001392:	490b      	ldr	r1, [pc, #44]	; (80013c0 <MX_FREERTOS_Init+0x60>)
 8001394:	480b      	ldr	r0, [pc, #44]	; (80013c4 <MX_FREERTOS_Init+0x64>)
 8001396:	f00d fa0f 	bl	800e7b8 <xTaskCreate>
			300,
			NULL,
			configMAX_PRIORITIES - 1,
			NULL
		);
		if (ret != pdPASS)
 800139a:	2801      	cmp	r0, #1
 800139c:	d101      	bne.n	80013a2 <MX_FREERTOS_Init+0x42>
			Error_Handler();
		}

#endif

}
 800139e:	b002      	add	sp, #8
 80013a0:	bd10      	pop	{r4, pc}
			rt_kprintf("LibmodbusClient failed! \r\n");
 80013a2:	4809      	ldr	r0, [pc, #36]	; (80013c8 <MX_FREERTOS_Init+0x68>)
 80013a4:	f000 ffb8 	bl	8002318 <rt_kprintf>
}
 80013a8:	b002      	add	sp, #8
 80013aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			Error_Handler();
 80013ae:	f001 b895 	b.w	80024dc <Error_Handler>
 80013b2:	bf00      	nop
 80013b4:	0801803c 	.word	0x0801803c
 80013b8:	0800134d 	.word	0x0800134d
 80013bc:	0801804c 	.word	0x0801804c
 80013c0:	08018068 	.word	0x08018068
 80013c4:	080012cd 	.word	0x080012cd
 80013c8:	08018078 	.word	0x08018078

080013cc <_ux_utility_interrupt_disable>:
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80013cc:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80013d0:	b672      	cpsid	i
    
    saved_flags = __get_PRIMASK();
    __disable_irq();
    
    return (ALIGN_TYPE)saved_flags;
}
 80013d2:	4770      	bx	lr

080013d4 <_ux_utility_interrupt_restore>:
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80013d4:	f380 8810 	msr	PRIMASK, r0


VOID _ux_utility_interrupt_restore(ALIGN_TYPE saved_flags)
{
    __set_PRIMASK(saved_flags);
}
 80013d8:	4770      	bx	lr
 80013da:	bf00      	nop

080013dc <MX_USBX_Device_Init>:

  /* USER CODE END MX_USBX_Device_Init0 */

  pointer = memory_ptr;
  /* Initialize USBX Memory */
  if (ux_system_initialize(pointer, UX_DEVICE_APP_MEM_POOL_SIZE, UX_NULL, 0) != UX_SUCCESS)
 80013dc:	2300      	movs	r3, #0
{
 80013de:	b570      	push	{r4, r5, r6, lr}
  if (ux_system_initialize(pointer, UX_DEVICE_APP_MEM_POOL_SIZE, UX_NULL, 0) != UX_SUCCESS)
 80013e0:	f44f 4188 	mov.w	r1, #17408	; 0x4400
{
 80013e4:	b08c      	sub	sp, #48	; 0x30
  if (ux_system_initialize(pointer, UX_DEVICE_APP_MEM_POOL_SIZE, UX_NULL, 0) != UX_SUCCESS)
 80013e6:	461a      	mov	r2, r3
 80013e8:	4822      	ldr	r0, [pc, #136]	; (8001474 <MX_USBX_Device_Init+0x98>)
 80013ea:	f010 f90b 	bl	8011604 <_ux_system_initialize>
 80013ee:	2800      	cmp	r0, #0
 80013f0:	d13c      	bne.n	800146c <MX_USBX_Device_Init+0x90>
    return UX_ERROR;
    /* USER CODE END USBX_SYSTEM_INITIALIZE_ERORR */
  }

  /* Get Device Framework High Speed and get the length */
  device_framework_high_speed = USBD_Get_Device_Framework_Speed(USBD_HIGH_SPEED,
 80013f2:	4604      	mov	r4, r0
 80013f4:	a908      	add	r1, sp, #32
 80013f6:	2001      	movs	r0, #1
 80013f8:	f00e ffa2 	bl	8010340 <USBD_Get_Device_Framework_Speed>
                                                                &device_framework_hs_length);

  /* Get Device Framework Full Speed and get the length */
  device_framework_full_speed = USBD_Get_Device_Framework_Speed(USBD_FULL_SPEED,
 80013fc:	a909      	add	r1, sp, #36	; 0x24
  device_framework_high_speed = USBD_Get_Device_Framework_Speed(USBD_HIGH_SPEED,
 80013fe:	4606      	mov	r6, r0
  device_framework_full_speed = USBD_Get_Device_Framework_Speed(USBD_FULL_SPEED,
 8001400:	4620      	mov	r0, r4
 8001402:	f00e ff9d 	bl	8010340 <USBD_Get_Device_Framework_Speed>
 8001406:	4602      	mov	r2, r0
                                                                &device_framework_fs_length);

  /* Get String Framework and get the length */
  string_framework = USBD_Get_String_Framework(&string_framework_length);
 8001408:	a80a      	add	r0, sp, #40	; 0x28
  device_framework_full_speed = USBD_Get_Device_Framework_Speed(USBD_FULL_SPEED,
 800140a:	9207      	str	r2, [sp, #28]
  string_framework = USBD_Get_String_Framework(&string_framework_length);
 800140c:	f00e ffba 	bl	8010384 <USBD_Get_String_Framework>
 8001410:	4605      	mov	r5, r0

  /* Get Language Id Framework and get the length */
  language_id_framework = USBD_Get_Language_Id_Framework(&language_id_framework_length);
 8001412:	a80b      	add	r0, sp, #44	; 0x2c
 8001414:	f00f f84a 	bl	80104ac <USBD_Get_Language_Id_Framework>
 8001418:	4601      	mov	r1, r0

  /* Install the device portion of USBX */
  if (ux_device_stack_initialize(device_framework_high_speed,
 800141a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800141c:	9404      	str	r4, [sp, #16]
 800141e:	9303      	str	r3, [sp, #12]
 8001420:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001422:	9102      	str	r1, [sp, #8]
 8001424:	9301      	str	r3, [sp, #4]
 8001426:	4630      	mov	r0, r6
 8001428:	9a07      	ldr	r2, [sp, #28]
 800142a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800142c:	9908      	ldr	r1, [sp, #32]
 800142e:	9500      	str	r5, [sp, #0]
 8001430:	f00f fe22 	bl	8011078 <_ux_device_stack_initialize>
 8001434:	4604      	mov	r4, r0
 8001436:	b9c8      	cbnz	r0, 800146c <MX_USBX_Device_Init+0x90>
  }


  /* Initialize the cdc acm class parameters for the device */
  cdc_acm_parameter.ux_slave_class_cdc_acm_instance_activate   = USBD_CDC_ACM_Activate;
  cdc_acm_parameter.ux_slave_class_cdc_acm_instance_deactivate = USBD_CDC_ACM_Deactivate;
 8001438:	4a0f      	ldr	r2, [pc, #60]	; (8001478 <MX_USBX_Device_Init+0x9c>)
  cdc_acm_parameter.ux_slave_class_cdc_acm_instance_activate   = USBD_CDC_ACM_Activate;
 800143a:	4d10      	ldr	r5, [pc, #64]	; (800147c <MX_USBX_Device_Init+0xa0>)
 800143c:	4910      	ldr	r1, [pc, #64]	; (8001480 <MX_USBX_Device_Init+0xa4>)
  cdc_acm_parameter.ux_slave_class_cdc_acm_parameter_change    = USBD_CDC_ACM_ParameterChange;
 800143e:	4b11      	ldr	r3, [pc, #68]	; (8001484 <MX_USBX_Device_Init+0xa8>)
  cdc_acm_parameter.ux_slave_class_cdc_acm_instance_deactivate = USBD_CDC_ACM_Deactivate;
 8001440:	e9c5 1200 	strd	r1, r2, [r5]
  /* USER CODE BEGIN CDC_ACM_PARAMETER */

  /* USER CODE END CDC_ACM_PARAMETER */

  /* Get cdc acm configuration number */
  cdc_acm_configuration_number = USBD_Get_Configuration_Number(CLASS_TYPE_CDC_ACM, 0);
 8001444:	4601      	mov	r1, r0
 8001446:	2002      	movs	r0, #2
  cdc_acm_parameter.ux_slave_class_cdc_acm_parameter_change    = USBD_CDC_ACM_ParameterChange;
 8001448:	60ab      	str	r3, [r5, #8]
  cdc_acm_configuration_number = USBD_Get_Configuration_Number(CLASS_TYPE_CDC_ACM, 0);
 800144a:	f00f f855 	bl	80104f8 <USBD_Get_Configuration_Number>
 800144e:	4603      	mov	r3, r0
 8001450:	4e0d      	ldr	r6, [pc, #52]	; (8001488 <MX_USBX_Device_Init+0xac>)

  /* Find cdc acm interface number */
  cdc_acm_interface_number = USBD_Get_Interface_Number(CLASS_TYPE_CDC_ACM, 0);
 8001452:	4621      	mov	r1, r4
 8001454:	2002      	movs	r0, #2
  cdc_acm_configuration_number = USBD_Get_Configuration_Number(CLASS_TYPE_CDC_ACM, 0);
 8001456:	6033      	str	r3, [r6, #0]
  cdc_acm_interface_number = USBD_Get_Interface_Number(CLASS_TYPE_CDC_ACM, 0);
 8001458:	f00f f838 	bl	80104cc <USBD_Get_Interface_Number>

  /* Initialize the device cdc acm class */
  if (ux_device_stack_class_register(_ux_system_slave_class_cdc_acm_name,
 800145c:	6832      	ldr	r2, [r6, #0]
  cdc_acm_interface_number = USBD_Get_Interface_Number(CLASS_TYPE_CDC_ACM, 0);
 800145e:	4603      	mov	r3, r0
  if (ux_device_stack_class_register(_ux_system_slave_class_cdc_acm_name,
 8001460:	490a      	ldr	r1, [pc, #40]	; (800148c <MX_USBX_Device_Init+0xb0>)
 8001462:	480b      	ldr	r0, [pc, #44]	; (8001490 <MX_USBX_Device_Init+0xb4>)
 8001464:	9500      	str	r5, [sp, #0]
 8001466:	f00f f981 	bl	801076c <_ux_device_stack_class_register>
 800146a:	b100      	cbz	r0, 800146e <MX_USBX_Device_Init+0x92>
                                     cdc_acm_configuration_number,
                                     cdc_acm_interface_number,
                                     &cdc_acm_parameter) != UX_SUCCESS)
  {
    /* USER CODE BEGIN USBX_DEVICE_CDC_ACM_REGISTER_ERORR */
    return UX_ERROR;
 800146c:	20ff      	movs	r0, #255	; 0xff
    /* USER CODE END USBX_DEVICE_CDC_ACM_REGISTER_ERORR */
  }

  return ret;
}
 800146e:	b00c      	add	sp, #48	; 0x30
 8001470:	bd70      	pop	{r4, r5, r6, pc}
 8001472:	bf00      	nop
 8001474:	20000c3c 	.word	0x20000c3c
 8001478:	0800fa31 	.word	0x0800fa31
 800147c:	20000c30 	.word	0x20000c30
 8001480:	0800f9d9 	.word	0x0800f9d9
 8001484:	0800fa3d 	.word	0x0800fa3d
 8001488:	20000c2c 	.word	0x20000c2c
 800148c:	0800fbc9 	.word	0x0800fbc9
 8001490:	20000218 	.word	0x20000218

08001494 <MX_SPI2_Init>:
#include "draw.h"

SPI_HandleTypeDef hspi2;

void MX_SPI2_Init(void)
{
 8001494:	b538      	push	{r3, r4, r5, lr}
  hspi2.Init.Mode = SPI_MODE_MASTER;
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001496:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800149a:	2300      	movs	r3, #0
  hspi2.Instance = SPI2;
 800149c:	4813      	ldr	r0, [pc, #76]	; (80014ec <MX_SPI2_Init+0x58>)
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800149e:	2207      	movs	r2, #7
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80014a0:	f44f 0580 	mov.w	r5, #4194304	; 0x400000
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80014a4:	f04f 5480 	mov.w	r4, #268435456	; 0x10000000
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80014a8:	e9c0 3105 	strd	r3, r1, [r0, #20]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi2.Init.CRCPolynomial = 0x7;
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80014ac:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80014b0:	e9c0 5301 	strd	r5, r3, [r0, #4]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80014b4:	e9c0 2303 	strd	r2, r3, [r0, #12]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80014b8:	e9c0 4307 	strd	r4, r3, [r0, #28]
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80014bc:	e9c0 3309 	strd	r3, r3, [r0, #36]	; 0x24
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80014c0:	e9c0 330e 	strd	r3, r3, [r0, #56]	; 0x38
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80014c4:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80014c8:	e9c0 3314 	strd	r3, r3, [r0, #80]	; 0x50
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
  hspi2.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 80014cc:	e9c0 3316 	strd	r3, r3, [r0, #88]	; 0x58
  hspi2.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 80014d0:	6603      	str	r3, [r0, #96]	; 0x60
  hspi2.Instance = SPI2;
 80014d2:	4b07      	ldr	r3, [pc, #28]	; (80014f0 <MX_SPI2_Init+0x5c>)
  hspi2.Init.CRCPolynomial = 0x7;
 80014d4:	62c2      	str	r2, [r0, #44]	; 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80014d6:	6341      	str	r1, [r0, #52]	; 0x34
  hspi2.Instance = SPI2;
 80014d8:	6003      	str	r3, [r0, #0]
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80014da:	f00a fb6d 	bl	800bbb8 <HAL_SPI_Init>
 80014de:	b900      	cbnz	r0, 80014e2 <MX_SPI2_Init+0x4e>
  {
    Error_Handler();
  }
}
 80014e0:	bd38      	pop	{r3, r4, r5, pc}
 80014e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    Error_Handler();
 80014e6:	f000 bff9 	b.w	80024dc <Error_Handler>
 80014ea:	bf00      	nop
 80014ec:	2000503c 	.word	0x2000503c
 80014f0:	40003800 	.word	0x40003800

080014f4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80014f4:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014f6:	2100      	movs	r1, #0
{
 80014f8:	4604      	mov	r4, r0
 80014fa:	b0cb      	sub	sp, #300	; 0x12c
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80014fc:	f44f 7284 	mov.w	r2, #264	; 0x108
 8001500:	a808      	add	r0, sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001502:	e9cd 1103 	strd	r1, r1, [sp, #12]
 8001506:	e9cd 1105 	strd	r1, r1, [sp, #20]
 800150a:	9107      	str	r1, [sp, #28]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800150c:	f010 fdf8 	bl	8012100 <memset>
  if(spiHandle->Instance==SPI2)
 8001510:	4b28      	ldr	r3, [pc, #160]	; (80015b4 <HAL_SPI_MspInit+0xc0>)
 8001512:	6822      	ldr	r2, [r4, #0]
 8001514:	429a      	cmp	r2, r3
 8001516:	d001      	beq.n	800151c <HAL_SPI_MspInit+0x28>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001518:	b04b      	add	sp, #300	; 0x12c
 800151a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 800151c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001520:	2300      	movs	r3, #0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001522:	a808      	add	r0, sp, #32
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8001524:	e9cd 2308 	strd	r2, r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001528:	f006 fde2 	bl	80080f0 <HAL_RCCEx_PeriphCLKConfig>
 800152c:	2800      	cmp	r0, #0
 800152e:	d13d      	bne.n	80015ac <HAL_SPI_MspInit+0xb8>
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001530:	2702      	movs	r7, #2
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8001532:	2106      	movs	r1, #6
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001534:	2600      	movs	r6, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001536:	2503      	movs	r5, #3
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001538:	2405      	movs	r4, #5
    __HAL_RCC_SPI2_CLK_ENABLE();
 800153a:	4b1f      	ldr	r3, [pc, #124]	; (80015b8 <HAL_SPI_MspInit+0xc4>)
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800153c:	481f      	ldr	r0, [pc, #124]	; (80015bc <HAL_SPI_MspInit+0xc8>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 800153e:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8001542:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001546:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
 800154a:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 800154e:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001552:	9200      	str	r2, [sp, #0]
 8001554:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001556:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800155a:	f042 0204 	orr.w	r2, r2, #4
 800155e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8001562:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8001566:	f002 0204 	and.w	r2, r2, #4
 800156a:	9201      	str	r2, [sp, #4]
 800156c:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800156e:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8001572:	433a      	orrs	r2, r7
 8001574:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8001578:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 800157c:	9103      	str	r1, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800157e:	403b      	ands	r3, r7
 8001580:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001582:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001584:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001586:	e9cd 7604 	strd	r7, r6, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800158a:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800158c:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800158e:	f004 fddf 	bl	8006150 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001592:	f44f 6380 	mov.w	r3, #1024	; 0x400
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001596:	480a      	ldr	r0, [pc, #40]	; (80015c0 <HAL_SPI_MspInit+0xcc>)
 8001598:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800159a:	e9cd 6505 	strd	r6, r5, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800159e:	9704      	str	r7, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80015a0:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80015a2:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015a4:	f004 fdd4 	bl	8006150 <HAL_GPIO_Init>
}
 80015a8:	b04b      	add	sp, #300	; 0x12c
 80015aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
      Error_Handler();
 80015ac:	f000 ff96 	bl	80024dc <Error_Handler>
 80015b0:	e7be      	b.n	8001530 <HAL_SPI_MspInit+0x3c>
 80015b2:	bf00      	nop
 80015b4:	40003800 	.word	0x40003800
 80015b8:	44020c00 	.word	0x44020c00
 80015bc:	42020800 	.word	0x42020800
 80015c0:	42020400 	.word	0x42020400

080015c4 <bsp_lcd_init>:
  }
}


void bsp_lcd_init(void)
{
 80015c4:	b5f0      	push	{r4, r5, r6, r7, lr}
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015c6:	2400      	movs	r4, #0
{
 80015c8:	b089      	sub	sp, #36	; 0x24
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015ca:	e9cd 4403 	strd	r4, r4, [sp, #12]
 80015ce:	e9cd 4405 	strd	r4, r4, [sp, #20]

	__HAL_RCC_GPIOB_CLK_ENABLE();
 80015d2:	4b20      	ldr	r3, [pc, #128]	; (8001654 <bsp_lcd_init+0x90>)
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015d4:	9407      	str	r4, [sp, #28]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80015d6:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
  __HAL_RCC_GPIOD_CLK_ENABLE();
	
  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11|GPIO_PIN_4, GPIO_PIN_RESET);
 80015da:	4f1f      	ldr	r7, [pc, #124]	; (8001658 <bsp_lcd_init+0x94>)
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80015dc:	f042 0202 	orr.w	r2, r2, #2
 80015e0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 80015e4:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 80015e8:	4e1c      	ldr	r6, [pc, #112]	; (800165c <bsp_lcd_init+0x98>)
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80015ea:	f002 0202 	and.w	r2, r2, #2
 80015ee:	9201      	str	r2, [sp, #4]
 80015f0:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015f2:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11|GPIO_PIN_4, GPIO_PIN_RESET);
 80015f6:	4638      	mov	r0, r7
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015f8:	f042 0208 	orr.w	r2, r2, #8
 80015fc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8001600:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11|GPIO_PIN_4, GPIO_PIN_RESET);
 8001604:	4622      	mov	r2, r4
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001606:	f003 0308 	and.w	r3, r3, #8
 800160a:	9302      	str	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11|GPIO_PIN_4, GPIO_PIN_RESET);
 800160c:	f44f 6101 	mov.w	r1, #2064	; 0x810
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001610:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11|GPIO_PIN_4, GPIO_PIN_RESET);
 8001612:	f004 fedf 	bl	80063d4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 8001616:	4622      	mov	r2, r4
 8001618:	4630      	mov	r0, r6
 800161a:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800161e:	f004 fed9 	bl	80063d4 <HAL_GPIO_WritePin>
	
	/*Configure GPIO pins : PB11 PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001622:	2501      	movs	r5, #1
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_4;
 8001624:	f44f 6301 	mov.w	r3, #2064	; 0x810
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001628:	4638      	mov	r0, r7
 800162a:	a903      	add	r1, sp, #12
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_4;
 800162c:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162e:	e9cd 5404 	strd	r5, r4, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001632:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001634:	f004 fd8c 	bl	8006150 <HAL_GPIO_Init>
	
	/*Configure GPIO pins : PD11 PD12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001638:	f44f 52c0 	mov.w	r2, #6144	; 0x1800
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800163c:	2303      	movs	r3, #3
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);	
 800163e:	4630      	mov	r0, r6
 8001640:	a903      	add	r1, sp, #12
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001642:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001644:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001646:	9203      	str	r2, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001648:	9306      	str	r3, [sp, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);	
 800164a:	f004 fd81 	bl	8006150 <HAL_GPIO_Init>
  
  
}
 800164e:	b009      	add	sp, #36	; 0x24
 8001650:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001652:	bf00      	nop
 8001654:	44020c00 	.word	0x44020c00
 8001658:	42020400 	.word	0x42020400
 800165c:	42020c00 	.word	0x42020c00

08001660 <bsp_led_init>:
#include "bsp_led.h"

//PC12
void bsp_led_init()
{
 8001660:	b570      	push	{r4, r5, r6, lr}
	GPIO_InitTypeDef GPIO_InitStruct = {0};	
 8001662:	2400      	movs	r4, #0
	__HAL_RCC_GPIOH_CLK_ENABLE();	
	__HAL_RCC_GPIOC_CLK_ENABLE();

	
	/*Configure GPIO pin : PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001664:	f44f 5580 	mov.w	r5, #4096	; 0x1000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001668:	2601      	movs	r6, #1
{
 800166a:	b088      	sub	sp, #32
	GPIO_InitTypeDef GPIO_InitStruct = {0};	
 800166c:	e9cd 4405 	strd	r4, r4, [sp, #20]
	__HAL_RCC_GPIOH_CLK_ENABLE();	
 8001670:	4b13      	ldr	r3, [pc, #76]	; (80016c0 <bsp_led_init+0x60>)
	GPIO_InitTypeDef GPIO_InitStruct = {0};	
 8001672:	9407      	str	r4, [sp, #28]
	__HAL_RCC_GPIOH_CLK_ENABLE();	
 8001674:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001678:	a903      	add	r1, sp, #12
	__HAL_RCC_GPIOH_CLK_ENABLE();	
 800167a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800167e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8001682:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001686:	480f      	ldr	r0, [pc, #60]	; (80016c4 <bsp_led_init+0x64>)
	__HAL_RCC_GPIOH_CLK_ENABLE();	
 8001688:	f002 0280 	and.w	r2, r2, #128	; 0x80
 800168c:	9201      	str	r2, [sp, #4]
 800168e:	9a01      	ldr	r2, [sp, #4]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001690:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8001694:	f042 0204 	orr.w	r2, r2, #4
 8001698:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 800169c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016a0:	9604      	str	r6, [sp, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80016a2:	f003 0304 	and.w	r3, r3, #4
 80016a6:	9302      	str	r3, [sp, #8]
 80016a8:	9b02      	ldr	r3, [sp, #8]
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80016aa:	9503      	str	r5, [sp, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016ac:	f004 fd50 	bl	8006150 <HAL_GPIO_Init>
	
	/*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_RESET);	
 80016b0:	4622      	mov	r2, r4
 80016b2:	4629      	mov	r1, r5
 80016b4:	4803      	ldr	r0, [pc, #12]	; (80016c4 <bsp_led_init+0x64>)
 80016b6:	f004 fe8d 	bl	80063d4 <HAL_GPIO_WritePin>
}
 80016ba:	b008      	add	sp, #32
 80016bc:	bd70      	pop	{r4, r5, r6, pc}
 80016be:	bf00      	nop
 80016c0:	44020c00 	.word	0x44020c00
 80016c4:	42020800 	.word	0x42020800

080016c8 <UART_Rx_Start>:
/*******************************************************************************************/
//,FreeRTOS
/*******************************************************************************************/

int UART_Rx_Start(struct Dev_Mgmt *pDev, int baud, char parity, int data_bit, int stop_bit)
{
 80016c8:	b538      	push	{r3, r4, r5, lr}
	PUART_Data pdata = pDev->priv_data;
 80016ca:	6944      	ldr	r4, [r0, #20]
	if(!pdata->rxQueue) {
 80016cc:	6865      	ldr	r5, [r4, #4]
 80016ce:	b10d      	cbz	r5, 80016d4 <UART_Rx_Start+0xc>
		pdata->rxQueue = xQueueCreate(UART_RX_BUF_LEN, 1);
		pdata->txSemaphore = xSemaphoreCreateBinary();
		HAL_UARTEx_ReceiveToIdle_DMA(pdata->huart, pdata->rx_buf, UART_RX_BUF_LEN);
	}
	return 0;
}
 80016d0:	2000      	movs	r0, #0
 80016d2:	bd38      	pop	{r3, r4, r5, pc}
		pdata->rxQueue = xQueueCreate(UART_RX_BUF_LEN, 1);
 80016d4:	462a      	mov	r2, r5
 80016d6:	2101      	movs	r1, #1
 80016d8:	20c8      	movs	r0, #200	; 0xc8
 80016da:	f002 f80d 	bl	80036f8 <xQueueGenericCreate>
 80016de:	4603      	mov	r3, r0
		pdata->txSemaphore = xSemaphoreCreateBinary();
 80016e0:	4629      	mov	r1, r5
		pdata->rxQueue = xQueueCreate(UART_RX_BUF_LEN, 1);
 80016e2:	6063      	str	r3, [r4, #4]
		pdata->txSemaphore = xSemaphoreCreateBinary();
 80016e4:	2203      	movs	r2, #3
 80016e6:	2001      	movs	r0, #1
 80016e8:	f002 f806 	bl	80036f8 <xQueueGenericCreate>
		HAL_UARTEx_ReceiveToIdle_DMA(pdata->huart, pdata->rx_buf, UART_RX_BUF_LEN);
 80016ec:	4621      	mov	r1, r4
		pdata->txSemaphore = xSemaphoreCreateBinary();
 80016ee:	60a0      	str	r0, [r4, #8]
		HAL_UARTEx_ReceiveToIdle_DMA(pdata->huart, pdata->rx_buf, UART_RX_BUF_LEN);
 80016f0:	22c8      	movs	r2, #200	; 0xc8
 80016f2:	f851 0b0c 	ldr.w	r0, [r1], #12
 80016f6:	f00b fe71 	bl	800d3dc <HAL_UARTEx_ReceiveToIdle_DMA>
}
 80016fa:	2000      	movs	r0, #0
 80016fc:	bd38      	pop	{r3, r4, r5, pc}
 80016fe:	bf00      	nop

08001700 <UART_Send>:
int UART_Send(struct Dev_Mgmt *pDev, uint8_t *datas, uint32_t len, int timeout)
{
 8001700:	b538      	push	{r3, r4, r5, lr}
 8001702:	461c      	mov	r4, r3
	PUART_Data pdata = pDev->priv_data;
 8001704:	6945      	ldr	r5, [r0, #20]
	HAL_UART_Transmit_DMA(pdata->huart, datas, len);
 8001706:	b292      	uxth	r2, r2
 8001708:	6828      	ldr	r0, [r5, #0]
 800170a:	f00b f845 	bl	800c798 <HAL_UART_Transmit_DMA>
	
	if (pdTRUE == xSemaphoreTake(pdata->txSemaphore, timeout))
 800170e:	4621      	mov	r1, r4
 8001710:	68a8      	ldr	r0, [r5, #8]
 8001712:	f002 fa21 	bl	8003b58 <xQueueSemaphoreTake>
		return 0;
	else
		return -1;
}
 8001716:	3801      	subs	r0, #1
 8001718:	bf18      	it	ne
 800171a:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800171e:	bd38      	pop	{r3, r4, r5, pc}

08001720 <UART_GetData>:
int UART_GetData(struct Dev_Mgmt *pDev, uint8_t *data, int timeout)
{
 8001720:	b508      	push	{r3, lr}
	PUART_Data pdata = pDev->priv_data;
		
	if (pdPASS == xQueueReceive(pdata->rxQueue, data, timeout))
 8001722:	6943      	ldr	r3, [r0, #20]
 8001724:	6858      	ldr	r0, [r3, #4]
 8001726:	f002 f97b 	bl	8003a20 <xQueueReceive>
		return 0;
	else
		return -1;

}
 800172a:	3801      	subs	r0, #1
 800172c:	bf18      	it	ne
 800172e:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8001732:	bd08      	pop	{r3, pc}

08001734 <UART_Flush>:
int UART_Flush(struct Dev_Mgmt *pDev)
{
 8001734:	b530      	push	{r4, r5, lr}
	PUART_Data pdata = pDev->priv_data;
		
	int cnt = 0;
 8001736:	2400      	movs	r4, #0
	PUART_Data pdata = pDev->priv_data;
 8001738:	6945      	ldr	r5, [r0, #20]
{
 800173a:	b083      	sub	sp, #12
 800173c:	e000      	b.n	8001740 <UART_Flush+0xc>
	
	while (1)
	{
		if (pdPASS != xQueueReceive(pdata->rxQueue, &data, 0))
			break;
		cnt++;
 800173e:	3401      	adds	r4, #1
		if (pdPASS != xQueueReceive(pdata->rxQueue, &data, 0))
 8001740:	2200      	movs	r2, #0
 8001742:	6868      	ldr	r0, [r5, #4]
 8001744:	f10d 0107 	add.w	r1, sp, #7
 8001748:	f002 f96a 	bl	8003a20 <xQueueReceive>
 800174c:	2801      	cmp	r0, #1
 800174e:	d0f6      	beq.n	800173e <UART_Flush+0xa>
	}
	return cnt;
}
 8001750:	4620      	mov	r0, r4
 8001752:	b003      	add	sp, #12
 8001754:	bd30      	pop	{r4, r5, pc}
 8001756:	bf00      	nop

08001758 <MX_UART4_Init>:
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001758:	2300      	movs	r3, #0
  huart4.Init.BaudRate = 115200;
 800175a:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
  huart4.Init.Mode = UART_MODE_TX_RX;
 800175e:	220c      	movs	r2, #12
{
 8001760:	b510      	push	{r4, lr}
  huart4.Instance = UART4;
 8001762:	481d      	ldr	r0, [pc, #116]	; (80017d8 <MX_UART4_Init+0x80>)
 8001764:	4c1d      	ldr	r4, [pc, #116]	; (80017dc <MX_UART4_Init+0x84>)
  huart4.Init.BaudRate = 115200;
 8001766:	e9c0 1301 	strd	r1, r3, [r0, #4]
  huart4.Init.Parity = UART_PARITY_NONE;
 800176a:	e9c0 3303 	strd	r3, r3, [r0, #12]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800176e:	e9c0 2305 	strd	r2, r3, [r0, #20]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001772:	e9c0 3307 	strd	r3, r3, [r0, #28]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001776:	e9c0 3309 	strd	r3, r3, [r0, #36]	; 0x24
  huart4.Instance = UART4;
 800177a:	6004      	str	r4, [r0, #0]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800177c:	f00b fcec 	bl	800d158 <HAL_UART_Init>
 8001780:	b970      	cbnz	r0, 80017a0 <MX_UART4_Init+0x48>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001782:	2100      	movs	r1, #0
 8001784:	4814      	ldr	r0, [pc, #80]	; (80017d8 <MX_UART4_Init+0x80>)
 8001786:	f00b fdd5 	bl	800d334 <HAL_UARTEx_SetTxFifoThreshold>
 800178a:	b988      	cbnz	r0, 80017b0 <MX_UART4_Init+0x58>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800178c:	2100      	movs	r1, #0
 800178e:	4812      	ldr	r0, [pc, #72]	; (80017d8 <MX_UART4_Init+0x80>)
 8001790:	f00b fdfa 	bl	800d388 <HAL_UARTEx_SetRxFifoThreshold>
 8001794:	b9a0      	cbnz	r0, 80017c0 <MX_UART4_Init+0x68>
  if (HAL_UARTEx_EnableFifoMode(&huart4) != HAL_OK)
 8001796:	4810      	ldr	r0, [pc, #64]	; (80017d8 <MX_UART4_Init+0x80>)
 8001798:	f00b fda8 	bl	800d2ec <HAL_UARTEx_EnableFifoMode>
 800179c:	b9b8      	cbnz	r0, 80017ce <MX_UART4_Init+0x76>
}
 800179e:	bd10      	pop	{r4, pc}
    Error_Handler();
 80017a0:	f000 fe9c 	bl	80024dc <Error_Handler>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80017a4:	2100      	movs	r1, #0
 80017a6:	480c      	ldr	r0, [pc, #48]	; (80017d8 <MX_UART4_Init+0x80>)
 80017a8:	f00b fdc4 	bl	800d334 <HAL_UARTEx_SetTxFifoThreshold>
 80017ac:	2800      	cmp	r0, #0
 80017ae:	d0ed      	beq.n	800178c <MX_UART4_Init+0x34>
    Error_Handler();
 80017b0:	f000 fe94 	bl	80024dc <Error_Handler>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80017b4:	2100      	movs	r1, #0
 80017b6:	4808      	ldr	r0, [pc, #32]	; (80017d8 <MX_UART4_Init+0x80>)
 80017b8:	f00b fde6 	bl	800d388 <HAL_UARTEx_SetRxFifoThreshold>
 80017bc:	2800      	cmp	r0, #0
 80017be:	d0ea      	beq.n	8001796 <MX_UART4_Init+0x3e>
    Error_Handler();
 80017c0:	f000 fe8c 	bl	80024dc <Error_Handler>
  if (HAL_UARTEx_EnableFifoMode(&huart4) != HAL_OK)
 80017c4:	4804      	ldr	r0, [pc, #16]	; (80017d8 <MX_UART4_Init+0x80>)
 80017c6:	f00b fd91 	bl	800d2ec <HAL_UARTEx_EnableFifoMode>
 80017ca:	2800      	cmp	r0, #0
 80017cc:	d0e7      	beq.n	800179e <MX_UART4_Init+0x46>
}
 80017ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 80017d2:	f000 be83 	b.w	80024dc <Error_Handler>
 80017d6:	bf00      	nop
 80017d8:	20005340 	.word	0x20005340
 80017dc:	40004c00 	.word	0x40004c00

080017e0 <MX_USART2_UART_Init>:
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80017e0:	2300      	movs	r3, #0
  huart2.Init.BaudRate = 115200;
 80017e2:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
  huart2.Init.Mode = UART_MODE_TX_RX;
 80017e6:	220c      	movs	r2, #12
{
 80017e8:	b510      	push	{r4, lr}
  huart2.Instance = USART2;
 80017ea:	481d      	ldr	r0, [pc, #116]	; (8001860 <MX_USART2_UART_Init+0x80>)
 80017ec:	4c1d      	ldr	r4, [pc, #116]	; (8001864 <MX_USART2_UART_Init+0x84>)
  huart2.Init.BaudRate = 115200;
 80017ee:	e9c0 1301 	strd	r1, r3, [r0, #4]
  huart2.Init.Parity = UART_PARITY_NONE;
 80017f2:	e9c0 3303 	strd	r3, r3, [r0, #12]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017f6:	e9c0 2305 	strd	r2, r3, [r0, #20]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80017fa:	e9c0 3307 	strd	r3, r3, [r0, #28]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80017fe:	e9c0 3309 	strd	r3, r3, [r0, #36]	; 0x24
  huart2.Instance = USART2;
 8001802:	6004      	str	r4, [r0, #0]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001804:	f00b fca8 	bl	800d158 <HAL_UART_Init>
 8001808:	b970      	cbnz	r0, 8001828 <MX_USART2_UART_Init+0x48>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800180a:	2100      	movs	r1, #0
 800180c:	4814      	ldr	r0, [pc, #80]	; (8001860 <MX_USART2_UART_Init+0x80>)
 800180e:	f00b fd91 	bl	800d334 <HAL_UARTEx_SetTxFifoThreshold>
 8001812:	b988      	cbnz	r0, 8001838 <MX_USART2_UART_Init+0x58>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001814:	2100      	movs	r1, #0
 8001816:	4812      	ldr	r0, [pc, #72]	; (8001860 <MX_USART2_UART_Init+0x80>)
 8001818:	f00b fdb6 	bl	800d388 <HAL_UARTEx_SetRxFifoThreshold>
 800181c:	b9a0      	cbnz	r0, 8001848 <MX_USART2_UART_Init+0x68>
  if (HAL_UARTEx_EnableFifoMode(&huart2) != HAL_OK)
 800181e:	4810      	ldr	r0, [pc, #64]	; (8001860 <MX_USART2_UART_Init+0x80>)
 8001820:	f00b fd64 	bl	800d2ec <HAL_UARTEx_EnableFifoMode>
 8001824:	b9b8      	cbnz	r0, 8001856 <MX_USART2_UART_Init+0x76>
}
 8001826:	bd10      	pop	{r4, pc}
    Error_Handler();
 8001828:	f000 fe58 	bl	80024dc <Error_Handler>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800182c:	2100      	movs	r1, #0
 800182e:	480c      	ldr	r0, [pc, #48]	; (8001860 <MX_USART2_UART_Init+0x80>)
 8001830:	f00b fd80 	bl	800d334 <HAL_UARTEx_SetTxFifoThreshold>
 8001834:	2800      	cmp	r0, #0
 8001836:	d0ed      	beq.n	8001814 <MX_USART2_UART_Init+0x34>
    Error_Handler();
 8001838:	f000 fe50 	bl	80024dc <Error_Handler>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800183c:	2100      	movs	r1, #0
 800183e:	4808      	ldr	r0, [pc, #32]	; (8001860 <MX_USART2_UART_Init+0x80>)
 8001840:	f00b fda2 	bl	800d388 <HAL_UARTEx_SetRxFifoThreshold>
 8001844:	2800      	cmp	r0, #0
 8001846:	d0ea      	beq.n	800181e <MX_USART2_UART_Init+0x3e>
    Error_Handler();
 8001848:	f000 fe48 	bl	80024dc <Error_Handler>
  if (HAL_UARTEx_EnableFifoMode(&huart2) != HAL_OK)
 800184c:	4804      	ldr	r0, [pc, #16]	; (8001860 <MX_USART2_UART_Init+0x80>)
 800184e:	f00b fd4d 	bl	800d2ec <HAL_UARTEx_EnableFifoMode>
 8001852:	2800      	cmp	r0, #0
 8001854:	d0e7      	beq.n	8001826 <MX_USART2_UART_Init+0x46>
}
 8001856:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 800185a:	f000 be3f 	b.w	80024dc <Error_Handler>
 800185e:	bf00      	nop
 8001860:	200052ac 	.word	0x200052ac
 8001864:	40004400 	.word	0x40004400

08001868 <HAL_UART_MspInit>:
{
 8001868:	b5f0      	push	{r4, r5, r6, r7, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800186a:	2100      	movs	r1, #0
{
 800186c:	4604      	mov	r4, r0
 800186e:	b0cd      	sub	sp, #308	; 0x134
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001870:	f44f 7284 	mov.w	r2, #264	; 0x108
 8001874:	a80a      	add	r0, sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001876:	e9cd 1105 	strd	r1, r1, [sp, #20]
 800187a:	e9cd 1107 	strd	r1, r1, [sp, #28]
 800187e:	9109      	str	r1, [sp, #36]	; 0x24
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001880:	f010 fc3e 	bl	8012100 <memset>
  if(uartHandle->Instance==UART4)
 8001884:	4a93      	ldr	r2, [pc, #588]	; (8001ad4 <HAL_UART_MspInit+0x26c>)
 8001886:	6823      	ldr	r3, [r4, #0]
 8001888:	4293      	cmp	r3, r2
 800188a:	d005      	beq.n	8001898 <HAL_UART_MspInit+0x30>
  else if(uartHandle->Instance==USART2)
 800188c:	4a92      	ldr	r2, [pc, #584]	; (8001ad8 <HAL_UART_MspInit+0x270>)
 800188e:	4293      	cmp	r3, r2
 8001890:	f000 8084 	beq.w	800199c <HAL_UART_MspInit+0x134>
}
 8001894:	b04d      	add	sp, #308	; 0x134
 8001896:	bdf0      	pop	{r4, r5, r6, r7, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8001898:	2208      	movs	r2, #8
 800189a:	2300      	movs	r3, #0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800189c:	a80a      	add	r0, sp, #40	; 0x28
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 800189e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80018a2:	f006 fc25 	bl	80080f0 <HAL_RCCEx_PeriphCLKConfig>
 80018a6:	2800      	cmp	r0, #0
 80018a8:	f040 8101 	bne.w	8001aae <HAL_UART_MspInit+0x246>
    __HAL_RCC_UART4_CLK_ENABLE();
 80018ac:	4b8b      	ldr	r3, [pc, #556]	; (8001adc <HAL_UART_MspInit+0x274>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ae:	2600      	movs	r6, #0
    __HAL_RCC_UART4_CLK_ENABLE();
 80018b0:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80018b4:	2708      	movs	r7, #8
    __HAL_RCC_UART4_CLK_ENABLE();
 80018b6:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 80018ba:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
 80018be:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018c2:	4887      	ldr	r0, [pc, #540]	; (8001ae0 <HAL_UART_MspInit+0x278>)
    __HAL_RCC_UART4_CLK_ENABLE();
 80018c4:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 80018c8:	9201      	str	r2, [sp, #4]
 80018ca:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018cc:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018d0:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018d2:	f042 0201 	orr.w	r2, r2, #1
 80018d6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 80018da:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
    handle_GPDMA1_Channel3.Instance = GPDMA1_Channel3;
 80018de:	4d81      	ldr	r5, [pc, #516]	; (8001ae4 <HAL_UART_MspInit+0x27c>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018e0:	f003 0301 	and.w	r3, r3, #1
 80018e4:	9302      	str	r3, [sp, #8]
 80018e6:	9a02      	ldr	r2, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80018e8:	2303      	movs	r3, #3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018ea:	2202      	movs	r2, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ec:	e9cd 6607 	strd	r6, r6, [sp, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80018f0:	e9cd 3205 	strd	r3, r2, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80018f4:	9709      	str	r7, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018f6:	f004 fc2b 	bl	8006150 <HAL_GPIO_Init>
    handle_GPDMA1_Channel3.Instance = GPDMA1_Channel3;
 80018fa:	4b7b      	ldr	r3, [pc, #492]	; (8001ae8 <HAL_UART_MspInit+0x280>)
    handle_GPDMA1_Channel3.Init.Request = GPDMA1_REQUEST_UART4_TX;
 80018fc:	221c      	movs	r2, #28
    handle_GPDMA1_Channel3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80018fe:	f44f 6180 	mov.w	r1, #1024	; 0x400
    handle_GPDMA1_Channel3.Instance = GPDMA1_Channel3;
 8001902:	602b      	str	r3, [r5, #0]
    handle_GPDMA1_Channel3.Init.SrcBurstLength = 1;
 8001904:	2301      	movs	r3, #1
    if (HAL_DMA_Init(&handle_GPDMA1_Channel3) != HAL_OK)
 8001906:	4628      	mov	r0, r5
    handle_GPDMA1_Channel3.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_BYTE;
 8001908:	e9c5 6605 	strd	r6, r6, [r5, #20]
    handle_GPDMA1_Channel3.Init.Priority = DMA_LOW_PRIORITY_LOW_WEIGHT;
 800190c:	e9c5 6607 	strd	r6, r6, [r5, #28]
    handle_GPDMA1_Channel3.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 8001910:	e9c5 660b 	strd	r6, r6, [r5, #44]	; 0x2c
    handle_GPDMA1_Channel3.Init.DestBurstLength = 1;
 8001914:	e9c5 3309 	strd	r3, r3, [r5, #36]	; 0x24
    handle_GPDMA1_Channel3.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 8001918:	60ae      	str	r6, [r5, #8]
    handle_GPDMA1_Channel3.Init.SrcInc = DMA_SINC_INCREMENTED;
 800191a:	612f      	str	r7, [r5, #16]
    handle_GPDMA1_Channel3.Init.Mode = DMA_NORMAL;
 800191c:	636e      	str	r6, [r5, #52]	; 0x34
    handle_GPDMA1_Channel3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800191e:	60e9      	str	r1, [r5, #12]
    handle_GPDMA1_Channel3.Init.Request = GPDMA1_REQUEST_UART4_TX;
 8001920:	606a      	str	r2, [r5, #4]
    if (HAL_DMA_Init(&handle_GPDMA1_Channel3) != HAL_OK)
 8001922:	f003 ffa9 	bl	8005878 <HAL_DMA_Init>
 8001926:	2800      	cmp	r0, #0
 8001928:	f040 80be 	bne.w	8001aa8 <HAL_UART_MspInit+0x240>
    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel3, DMA_CHANNEL_NPRIV) != HAL_OK)
 800192c:	2110      	movs	r1, #16
 800192e:	486d      	ldr	r0, [pc, #436]	; (8001ae4 <HAL_UART_MspInit+0x27c>)
    __HAL_LINKDMA(uartHandle, hdmatx, handle_GPDMA1_Channel3);
 8001930:	67e5      	str	r5, [r4, #124]	; 0x7c
 8001932:	65ec      	str	r4, [r5, #92]	; 0x5c
    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel3, DMA_CHANNEL_NPRIV) != HAL_OK)
 8001934:	f004 fb88 	bl	8006048 <HAL_DMA_ConfigChannelAttributes>
 8001938:	2800      	cmp	r0, #0
 800193a:	f040 80b2 	bne.w	8001aa2 <HAL_UART_MspInit+0x23a>
    handle_GPDMA1_Channel1.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 800193e:	2300      	movs	r3, #0
    handle_GPDMA1_Channel1.Init.SrcBurstLength = 1;
 8001940:	2201      	movs	r2, #1
    handle_GPDMA1_Channel1.Init.Request = GPDMA1_REQUEST_UART4_RX;
 8001942:	201b      	movs	r0, #27
    handle_GPDMA1_Channel1.Init.DestInc = DMA_DINC_INCREMENTED;
 8001944:	f44f 2100 	mov.w	r1, #524288	; 0x80000
    handle_GPDMA1_Channel1.Instance = GPDMA1_Channel1;
 8001948:	4d68      	ldr	r5, [pc, #416]	; (8001aec <HAL_UART_MspInit+0x284>)
    handle_GPDMA1_Channel1.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 800194a:	e9c5 0301 	strd	r0, r3, [r5, #4]
    handle_GPDMA1_Channel1.Init.SrcInc = DMA_SINC_FIXED;
 800194e:	e9c5 3303 	strd	r3, r3, [r5, #12]
    handle_GPDMA1_Channel1.Init.DestDataWidth = DMA_DEST_DATAWIDTH_BYTE;
 8001952:	e9c5 3306 	strd	r3, r3, [r5, #24]
    handle_GPDMA1_Channel1.Init.SrcBurstLength = 1;
 8001956:	e9c5 3208 	strd	r3, r2, [r5, #32]
    handle_GPDMA1_Channel1.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0|DMA_DEST_ALLOCATED_PORT0;
 800195a:	e9c5 230a 	strd	r2, r3, [r5, #40]	; 0x28
    handle_GPDMA1_Channel1.Init.Mode = DMA_NORMAL;
 800195e:	e9c5 330c 	strd	r3, r3, [r5, #48]	; 0x30
    handle_GPDMA1_Channel1.Instance = GPDMA1_Channel1;
 8001962:	4b63      	ldr	r3, [pc, #396]	; (8001af0 <HAL_UART_MspInit+0x288>)
    if (HAL_DMA_Init(&handle_GPDMA1_Channel1) != HAL_OK)
 8001964:	4628      	mov	r0, r5
    handle_GPDMA1_Channel1.Init.DestInc = DMA_DINC_INCREMENTED;
 8001966:	6169      	str	r1, [r5, #20]
    handle_GPDMA1_Channel1.Instance = GPDMA1_Channel1;
 8001968:	602b      	str	r3, [r5, #0]
    if (HAL_DMA_Init(&handle_GPDMA1_Channel1) != HAL_OK)
 800196a:	f003 ff85 	bl	8005878 <HAL_DMA_Init>
 800196e:	2800      	cmp	r0, #0
 8001970:	f040 8094 	bne.w	8001a9c <HAL_UART_MspInit+0x234>
    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel1, DMA_CHANNEL_NPRIV) != HAL_OK)
 8001974:	2110      	movs	r1, #16
 8001976:	485d      	ldr	r0, [pc, #372]	; (8001aec <HAL_UART_MspInit+0x284>)
    __HAL_LINKDMA(uartHandle, hdmarx, handle_GPDMA1_Channel1);
 8001978:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
 800197c:	65ec      	str	r4, [r5, #92]	; 0x5c
    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel1, DMA_CHANNEL_NPRIV) != HAL_OK)
 800197e:	f004 fb63 	bl	8006048 <HAL_DMA_ConfigChannelAttributes>
 8001982:	2800      	cmp	r0, #0
 8001984:	f040 8087 	bne.w	8001a96 <HAL_UART_MspInit+0x22e>
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 8001988:	2200      	movs	r2, #0
 800198a:	2105      	movs	r1, #5
 800198c:	203d      	movs	r0, #61	; 0x3d
 800198e:	f003 fec3 	bl	8005718 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8001992:	203d      	movs	r0, #61	; 0x3d
 8001994:	f003 fefe 	bl	8005794 <HAL_NVIC_EnableIRQ>
}
 8001998:	b04d      	add	sp, #308	; 0x134
 800199a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800199c:	2202      	movs	r2, #2
 800199e:	2300      	movs	r3, #0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80019a0:	a80a      	add	r0, sp, #40	; 0x28
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80019a2:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80019a6:	f006 fba3 	bl	80080f0 <HAL_RCCEx_PeriphCLKConfig>
 80019aa:	2800      	cmp	r0, #0
 80019ac:	f040 8082 	bne.w	8001ab4 <HAL_UART_MspInit+0x24c>
    __HAL_RCC_USART2_CLK_ENABLE();
 80019b0:	4b4a      	ldr	r3, [pc, #296]	; (8001adc <HAL_UART_MspInit+0x274>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80019b2:	2107      	movs	r1, #7
    __HAL_RCC_USART2_CLK_ENABLE();
 80019b4:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b8:	2600      	movs	r6, #0
    __HAL_RCC_USART2_CLK_ENABLE();
 80019ba:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80019be:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
 80019c2:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019c6:	4846      	ldr	r0, [pc, #280]	; (8001ae0 <HAL_UART_MspInit+0x278>)
    __HAL_RCC_USART2_CLK_ENABLE();
 80019c8:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80019cc:	9203      	str	r2, [sp, #12]
 80019ce:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019d0:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
    handle_GPDMA1_Channel2.Instance = GPDMA1_Channel2;
 80019d4:	4d47      	ldr	r5, [pc, #284]	; (8001af4 <HAL_UART_MspInit+0x28c>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019d6:	f042 0201 	orr.w	r2, r2, #1
 80019da:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 80019de:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80019e2:	220c      	movs	r2, #12
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019e4:	f003 0301 	and.w	r3, r3, #1
 80019e8:	9304      	str	r3, [sp, #16]
 80019ea:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019ec:	2302      	movs	r3, #2
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80019ee:	9109      	str	r1, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019f0:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019f2:	e9cd 2305 	strd	r2, r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019f6:	e9cd 6607 	strd	r6, r6, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019fa:	f004 fba9 	bl	8006150 <HAL_GPIO_Init>
    handle_GPDMA1_Channel2.Init.SrcBurstLength = 1;
 80019fe:	2301      	movs	r3, #1
    handle_GPDMA1_Channel2.Init.Request = GPDMA1_REQUEST_USART2_RX;
 8001a00:	2117      	movs	r1, #23
    handle_GPDMA1_Channel2.Init.DestInc = DMA_DINC_INCREMENTED;
 8001a02:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    handle_GPDMA1_Channel2.Init.DestBurstLength = 1;
 8001a06:	e9c5 3309 	strd	r3, r3, [r5, #36]	; 0x24
    handle_GPDMA1_Channel2.Instance = GPDMA1_Channel2;
 8001a0a:	4b3b      	ldr	r3, [pc, #236]	; (8001af8 <HAL_UART_MspInit+0x290>)
    if (HAL_DMA_Init(&handle_GPDMA1_Channel2) != HAL_OK)
 8001a0c:	4628      	mov	r0, r5
    handle_GPDMA1_Channel2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001a0e:	e9c5 6602 	strd	r6, r6, [r5, #8]
    handle_GPDMA1_Channel2.Init.DestDataWidth = DMA_DEST_DATAWIDTH_BYTE;
 8001a12:	e9c5 6606 	strd	r6, r6, [r5, #24]
    handle_GPDMA1_Channel2.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 8001a16:	e9c5 660b 	strd	r6, r6, [r5, #44]	; 0x2c
    handle_GPDMA1_Channel2.Init.SrcInc = DMA_SINC_FIXED;
 8001a1a:	612e      	str	r6, [r5, #16]
    handle_GPDMA1_Channel2.Init.Priority = DMA_LOW_PRIORITY_LOW_WEIGHT;
 8001a1c:	622e      	str	r6, [r5, #32]
    handle_GPDMA1_Channel2.Init.Mode = DMA_NORMAL;
 8001a1e:	636e      	str	r6, [r5, #52]	; 0x34
    handle_GPDMA1_Channel2.Init.Request = GPDMA1_REQUEST_USART2_RX;
 8001a20:	6069      	str	r1, [r5, #4]
    handle_GPDMA1_Channel2.Init.DestInc = DMA_DINC_INCREMENTED;
 8001a22:	616a      	str	r2, [r5, #20]
    handle_GPDMA1_Channel2.Instance = GPDMA1_Channel2;
 8001a24:	602b      	str	r3, [r5, #0]
    if (HAL_DMA_Init(&handle_GPDMA1_Channel2) != HAL_OK)
 8001a26:	f003 ff27 	bl	8005878 <HAL_DMA_Init>
 8001a2a:	2800      	cmp	r0, #0
 8001a2c:	d14e      	bne.n	8001acc <HAL_UART_MspInit+0x264>
    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel2, DMA_CHANNEL_NPRIV) != HAL_OK)
 8001a2e:	2110      	movs	r1, #16
 8001a30:	4830      	ldr	r0, [pc, #192]	; (8001af4 <HAL_UART_MspInit+0x28c>)
    __HAL_LINKDMA(uartHandle, hdmarx, handle_GPDMA1_Channel2);
 8001a32:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
 8001a36:	65ec      	str	r4, [r5, #92]	; 0x5c
    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel2, DMA_CHANNEL_NPRIV) != HAL_OK)
 8001a38:	f004 fb06 	bl	8006048 <HAL_DMA_ConfigChannelAttributes>
 8001a3c:	2800      	cmp	r0, #0
 8001a3e:	d142      	bne.n	8001ac6 <HAL_UART_MspInit+0x25e>
    handle_GPDMA1_Channel0.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001a40:	f44f 6180 	mov.w	r1, #1024	; 0x400
    handle_GPDMA1_Channel0.Instance = GPDMA1_Channel0;
 8001a44:	4d2d      	ldr	r5, [pc, #180]	; (8001afc <HAL_UART_MspInit+0x294>)
    handle_GPDMA1_Channel0.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 8001a46:	2300      	movs	r3, #0
    handle_GPDMA1_Channel0.Init.Request = GPDMA1_REQUEST_USART2_TX;
 8001a48:	2018      	movs	r0, #24
    handle_GPDMA1_Channel0.Init.SrcBurstLength = 1;
 8001a4a:	2201      	movs	r2, #1
    handle_GPDMA1_Channel0.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001a4c:	60e9      	str	r1, [r5, #12]
    handle_GPDMA1_Channel0.Init.SrcInc = DMA_SINC_INCREMENTED;
 8001a4e:	2108      	movs	r1, #8
    handle_GPDMA1_Channel0.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 8001a50:	e9c5 0301 	strd	r0, r3, [r5, #4]
    handle_GPDMA1_Channel0.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_BYTE;
 8001a54:	e9c5 3305 	strd	r3, r3, [r5, #20]
    handle_GPDMA1_Channel0.Init.Priority = DMA_LOW_PRIORITY_LOW_WEIGHT;
 8001a58:	e9c5 3307 	strd	r3, r3, [r5, #28]
    handle_GPDMA1_Channel0.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 8001a5c:	e9c5 330b 	strd	r3, r3, [r5, #44]	; 0x2c
    handle_GPDMA1_Channel0.Init.Mode = DMA_NORMAL;
 8001a60:	636b      	str	r3, [r5, #52]	; 0x34
    handle_GPDMA1_Channel0.Instance = GPDMA1_Channel0;
 8001a62:	4b27      	ldr	r3, [pc, #156]	; (8001b00 <HAL_UART_MspInit+0x298>)
    if (HAL_DMA_Init(&handle_GPDMA1_Channel0) != HAL_OK)
 8001a64:	4628      	mov	r0, r5
    handle_GPDMA1_Channel0.Init.DestBurstLength = 1;
 8001a66:	e9c5 2209 	strd	r2, r2, [r5, #36]	; 0x24
    handle_GPDMA1_Channel0.Instance = GPDMA1_Channel0;
 8001a6a:	602b      	str	r3, [r5, #0]
    handle_GPDMA1_Channel0.Init.SrcInc = DMA_SINC_INCREMENTED;
 8001a6c:	6129      	str	r1, [r5, #16]
    if (HAL_DMA_Init(&handle_GPDMA1_Channel0) != HAL_OK)
 8001a6e:	f003 ff03 	bl	8005878 <HAL_DMA_Init>
 8001a72:	bb28      	cbnz	r0, 8001ac0 <HAL_UART_MspInit+0x258>
    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel0, DMA_CHANNEL_NPRIV) != HAL_OK)
 8001a74:	2110      	movs	r1, #16
 8001a76:	4821      	ldr	r0, [pc, #132]	; (8001afc <HAL_UART_MspInit+0x294>)
    __HAL_LINKDMA(uartHandle, hdmatx, handle_GPDMA1_Channel0);
 8001a78:	67e5      	str	r5, [r4, #124]	; 0x7c
 8001a7a:	65ec      	str	r4, [r5, #92]	; 0x5c
    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel0, DMA_CHANNEL_NPRIV) != HAL_OK)
 8001a7c:	f004 fae4 	bl	8006048 <HAL_DMA_ConfigChannelAttributes>
 8001a80:	b9d8      	cbnz	r0, 8001aba <HAL_UART_MspInit+0x252>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001a82:	2200      	movs	r2, #0
 8001a84:	2105      	movs	r1, #5
 8001a86:	203b      	movs	r0, #59	; 0x3b
 8001a88:	f003 fe46 	bl	8005718 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001a8c:	203b      	movs	r0, #59	; 0x3b
 8001a8e:	f003 fe81 	bl	8005794 <HAL_NVIC_EnableIRQ>
}
 8001a92:	b04d      	add	sp, #308	; 0x134
 8001a94:	bdf0      	pop	{r4, r5, r6, r7, pc}
      Error_Handler();
 8001a96:	f000 fd21 	bl	80024dc <Error_Handler>
 8001a9a:	e775      	b.n	8001988 <HAL_UART_MspInit+0x120>
      Error_Handler();
 8001a9c:	f000 fd1e 	bl	80024dc <Error_Handler>
 8001aa0:	e768      	b.n	8001974 <HAL_UART_MspInit+0x10c>
      Error_Handler();
 8001aa2:	f000 fd1b 	bl	80024dc <Error_Handler>
 8001aa6:	e74a      	b.n	800193e <HAL_UART_MspInit+0xd6>
      Error_Handler();
 8001aa8:	f000 fd18 	bl	80024dc <Error_Handler>
 8001aac:	e73e      	b.n	800192c <HAL_UART_MspInit+0xc4>
      Error_Handler();
 8001aae:	f000 fd15 	bl	80024dc <Error_Handler>
 8001ab2:	e6fb      	b.n	80018ac <HAL_UART_MspInit+0x44>
      Error_Handler();
 8001ab4:	f000 fd12 	bl	80024dc <Error_Handler>
 8001ab8:	e77a      	b.n	80019b0 <HAL_UART_MspInit+0x148>
      Error_Handler();
 8001aba:	f000 fd0f 	bl	80024dc <Error_Handler>
 8001abe:	e7e0      	b.n	8001a82 <HAL_UART_MspInit+0x21a>
      Error_Handler();
 8001ac0:	f000 fd0c 	bl	80024dc <Error_Handler>
 8001ac4:	e7d6      	b.n	8001a74 <HAL_UART_MspInit+0x20c>
      Error_Handler();
 8001ac6:	f000 fd09 	bl	80024dc <Error_Handler>
 8001aca:	e7b9      	b.n	8001a40 <HAL_UART_MspInit+0x1d8>
      Error_Handler();
 8001acc:	f000 fd06 	bl	80024dc <Error_Handler>
 8001ad0:	e7ad      	b.n	8001a2e <HAL_UART_MspInit+0x1c6>
 8001ad2:	bf00      	nop
 8001ad4:	40004c00 	.word	0x40004c00
 8001ad8:	40004400 	.word	0x40004400
 8001adc:	44020c00 	.word	0x44020c00
 8001ae0:	42020000 	.word	0x42020000
 8001ae4:	20005234 	.word	0x20005234
 8001ae8:	400201d0 	.word	0x400201d0
 8001aec:	20005144 	.word	0x20005144
 8001af0:	400200d0 	.word	0x400200d0
 8001af4:	200051bc 	.word	0x200051bc
 8001af8:	40020150 	.word	0x40020150
 8001afc:	200050cc 	.word	0x200050cc
 8001b00:	40020050 	.word	0x40020050

08001b04 <HAL_UART_MspDeInit>:
  if(uartHandle->Instance==UART4)
 8001b04:	4a1b      	ldr	r2, [pc, #108]	; (8001b74 <HAL_UART_MspDeInit+0x70>)
 8001b06:	6803      	ldr	r3, [r0, #0]
{
 8001b08:	b510      	push	{r4, lr}
  if(uartHandle->Instance==UART4)
 8001b0a:	4293      	cmp	r3, r2
{
 8001b0c:	4604      	mov	r4, r0
  if(uartHandle->Instance==UART4)
 8001b0e:	d003      	beq.n	8001b18 <HAL_UART_MspDeInit+0x14>
  else if(uartHandle->Instance==USART2)
 8001b10:	4a19      	ldr	r2, [pc, #100]	; (8001b78 <HAL_UART_MspDeInit+0x74>)
 8001b12:	4293      	cmp	r3, r2
 8001b14:	d017      	beq.n	8001b46 <HAL_UART_MspDeInit+0x42>
}
 8001b16:	bd10      	pop	{r4, pc}
    __HAL_RCC_UART4_CLK_DISABLE();
 8001b18:	4a18      	ldr	r2, [pc, #96]	; (8001b7c <HAL_UART_MspDeInit+0x78>)
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1);
 8001b1a:	2103      	movs	r1, #3
    __HAL_RCC_UART4_CLK_DISABLE();
 8001b1c:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1);
 8001b20:	4817      	ldr	r0, [pc, #92]	; (8001b80 <HAL_UART_MspDeInit+0x7c>)
    __HAL_RCC_UART4_CLK_DISABLE();
 8001b22:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8001b26:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1);
 8001b2a:	f004 fbe7 	bl	80062fc <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8001b2e:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8001b30:	f004 f8a0 	bl	8005c74 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmarx);
 8001b34:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8001b38:	f004 f89c 	bl	8005c74 <HAL_DMA_DeInit>
}
 8001b3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_DisableIRQ(UART4_IRQn);
 8001b40:	203d      	movs	r0, #61	; 0x3d
 8001b42:	f003 be35 	b.w	80057b0 <HAL_NVIC_DisableIRQ>
    __HAL_RCC_USART2_CLK_DISABLE();
 8001b46:	4a0d      	ldr	r2, [pc, #52]	; (8001b7c <HAL_UART_MspDeInit+0x78>)
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 8001b48:	210c      	movs	r1, #12
    __HAL_RCC_USART2_CLK_DISABLE();
 8001b4a:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 8001b4e:	480c      	ldr	r0, [pc, #48]	; (8001b80 <HAL_UART_MspDeInit+0x7c>)
    __HAL_RCC_USART2_CLK_DISABLE();
 8001b50:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8001b54:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 8001b58:	f004 fbd0 	bl	80062fc <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmarx);
 8001b5c:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8001b60:	f004 f888 	bl	8005c74 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8001b64:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8001b66:	f004 f885 	bl	8005c74 <HAL_DMA_DeInit>
}
 8001b6a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8001b6e:	203b      	movs	r0, #59	; 0x3b
 8001b70:	f003 be1e 	b.w	80057b0 <HAL_NVIC_DisableIRQ>
 8001b74:	40004c00 	.word	0x40004c00
 8001b78:	40004400 	.word	0x40004400
 8001b7c:	44020c00 	.word	0x44020c00
 8001b80:	42020000 	.word	0x42020000

08001b84 <HAL_UART_TxCpltCallback>:
{
 8001b84:	b410      	push	{r4}
		pdata = &g_uart4_data;
 8001b86:	4b06      	ldr	r3, [pc, #24]	; (8001ba0 <HAL_UART_TxCpltCallback+0x1c>)
	if(&huart4 == huart) {
 8001b88:	4c06      	ldr	r4, [pc, #24]	; (8001ba4 <HAL_UART_TxCpltCallback+0x20>)
		pdata = &g_uart4_data;
 8001b8a:	4a07      	ldr	r2, [pc, #28]	; (8001ba8 <HAL_UART_TxCpltCallback+0x24>)
	xSemaphoreGiveFromISR(pdata->txSemaphore, NULL);
 8001b8c:	2100      	movs	r1, #0
		pdata = &g_uart4_data;
 8001b8e:	4284      	cmp	r4, r0
 8001b90:	bf08      	it	eq
 8001b92:	4613      	moveq	r3, r2
}
 8001b94:	f85d 4b04 	ldr.w	r4, [sp], #4
	xSemaphoreGiveFromISR(pdata->txSemaphore, NULL);
 8001b98:	6898      	ldr	r0, [r3, #8]
 8001b9a:	f001 bef3 	b.w	8003984 <xQueueGiveFromISR>
 8001b9e:	bf00      	nop
 8001ba0:	20000000 	.word	0x20000000
 8001ba4:	20005340 	.word	0x20005340
 8001ba8:	200000ec 	.word	0x200000ec

08001bac <HAL_UART_RxCpltCallback>:
{
 8001bac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (huart == &huart4)
 8001bae:	4a0d      	ldr	r2, [pc, #52]	; (8001be4 <HAL_UART_RxCpltCallback+0x38>)
        pdata = &g_uart4_data;
 8001bb0:	4d0d      	ldr	r5, [pc, #52]	; (8001be8 <HAL_UART_RxCpltCallback+0x3c>)
 8001bb2:	4b0e      	ldr	r3, [pc, #56]	; (8001bec <HAL_UART_RxCpltCallback+0x40>)
 8001bb4:	4282      	cmp	r2, r0
 8001bb6:	bf08      	it	eq
 8001bb8:	461d      	moveq	r5, r3
	for (int i = 0; i < UART_RX_BUF_LEN; i++)
 8001bba:	f105 070c 	add.w	r7, r5, #12
 8001bbe:	463c      	mov	r4, r7
 8001bc0:	f105 06d4 	add.w	r6, r5, #212	; 0xd4
		xQueueSendFromISR(pdata->rxQueue, (const void *)&pdata->rx_buf[i], NULL);
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	4621      	mov	r1, r4
 8001bc8:	461a      	mov	r2, r3
 8001bca:	6868      	ldr	r0, [r5, #4]
	for (int i = 0; i < UART_RX_BUF_LEN; i++)
 8001bcc:	3401      	adds	r4, #1
		xQueueSendFromISR(pdata->rxQueue, (const void *)&pdata->rx_buf[i], NULL);
 8001bce:	f001 fe79 	bl	80038c4 <xQueueGenericSendFromISR>
	for (int i = 0; i < UART_RX_BUF_LEN; i++)
 8001bd2:	42b4      	cmp	r4, r6
 8001bd4:	d1f6      	bne.n	8001bc4 <HAL_UART_RxCpltCallback+0x18>
	HAL_UARTEx_ReceiveToIdle_DMA(pdata->huart, pdata->rx_buf, UART_RX_BUF_LEN);
 8001bd6:	4639      	mov	r1, r7
 8001bd8:	6828      	ldr	r0, [r5, #0]
 8001bda:	22c8      	movs	r2, #200	; 0xc8
}
 8001bdc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	HAL_UARTEx_ReceiveToIdle_DMA(pdata->huart, pdata->rx_buf, UART_RX_BUF_LEN);
 8001be0:	f00b bbfc 	b.w	800d3dc <HAL_UARTEx_ReceiveToIdle_DMA>
 8001be4:	20005340 	.word	0x20005340
 8001be8:	20000000 	.word	0x20000000
 8001bec:	200000ec 	.word	0x200000ec

08001bf0 <HAL_UARTEx_RxEventCallback>:
{
 8001bf0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	for (int i = old_pos; i < Size; i++)
 8001bf4:	f8df 8068 	ldr.w	r8, [pc, #104]	; 8001c60 <HAL_UARTEx_RxEventCallback+0x70>
	if (huart == &huart4)
 8001bf8:	4a16      	ldr	r2, [pc, #88]	; (8001c54 <HAL_UARTEx_RxEventCallback+0x64>)
		pdata = &g_uart4_data;
 8001bfa:	4d17      	ldr	r5, [pc, #92]	; (8001c58 <HAL_UARTEx_RxEventCallback+0x68>)
 8001bfc:	4b17      	ldr	r3, [pc, #92]	; (8001c5c <HAL_UARTEx_RxEventCallback+0x6c>)
	for (int i = old_pos; i < Size; i++)
 8001bfe:	f8b8 4000 	ldrh.w	r4, [r8]
		pdata = &g_uart4_data;
 8001c02:	4290      	cmp	r0, r2
 8001c04:	bf08      	it	eq
 8001c06:	461d      	moveq	r5, r3
	for (int i = old_pos; i < Size; i++)
 8001c08:	428c      	cmp	r4, r1
{
 8001c0a:	4681      	mov	r9, r0
 8001c0c:	460f      	mov	r7, r1
	for (int i = old_pos; i < Size; i++)
 8001c0e:	d20d      	bcs.n	8001c2c <HAL_UARTEx_RxEventCallback+0x3c>
 8001c10:	340c      	adds	r4, #12
 8001c12:	f101 060c 	add.w	r6, r1, #12
 8001c16:	442c      	add	r4, r5
 8001c18:	442e      	add	r6, r5
		xQueueSendFromISR(pdata->rxQueue, (const void *)&pdata->rx_buf[i], NULL);
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	4621      	mov	r1, r4
 8001c1e:	461a      	mov	r2, r3
 8001c20:	6868      	ldr	r0, [r5, #4]
	for (int i = old_pos; i < Size; i++)
 8001c22:	3401      	adds	r4, #1
		xQueueSendFromISR(pdata->rxQueue, (const void *)&pdata->rx_buf[i], NULL);
 8001c24:	f001 fe4e 	bl	80038c4 <xQueueGenericSendFromISR>
	for (int i = old_pos; i < Size; i++)
 8001c28:	42b4      	cmp	r4, r6
 8001c2a:	d1f6      	bne.n	8001c1a <HAL_UARTEx_RxEventCallback+0x2a>
	if (HAL_UART_RXEVENT_HT != huart->RxEventType)
 8001c2c:	f8d9 3070 	ldr.w	r3, [r9, #112]	; 0x70
	old_pos = Size;
 8001c30:	f8a8 7000 	strh.w	r7, [r8]
	if (HAL_UART_RXEVENT_HT != huart->RxEventType)
 8001c34:	2b01      	cmp	r3, #1
 8001c36:	d101      	bne.n	8001c3c <HAL_UARTEx_RxEventCallback+0x4c>
}
 8001c38:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		HAL_UARTEx_ReceiveToIdle_DMA(pdata->huart, pdata->rx_buf, UART_RX_BUF_LEN);
 8001c3c:	4629      	mov	r1, r5
		old_pos = 0;
 8001c3e:	2300      	movs	r3, #0
		HAL_UARTEx_ReceiveToIdle_DMA(pdata->huart, pdata->rx_buf, UART_RX_BUF_LEN);
 8001c40:	22c8      	movs	r2, #200	; 0xc8
		old_pos = 0;
 8001c42:	f8a8 3000 	strh.w	r3, [r8]
		HAL_UARTEx_ReceiveToIdle_DMA(pdata->huart, pdata->rx_buf, UART_RX_BUF_LEN);
 8001c46:	f851 0b0c 	ldr.w	r0, [r1], #12
}
 8001c4a:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		HAL_UARTEx_ReceiveToIdle_DMA(pdata->huart, pdata->rx_buf, UART_RX_BUF_LEN);
 8001c4e:	f00b bbc5 	b.w	800d3dc <HAL_UARTEx_ReceiveToIdle_DMA>
 8001c52:	bf00      	nop
 8001c54:	20005340 	.word	0x20005340
 8001c58:	20000000 	.word	0x20000000
 8001c5c:	200000ec 	.word	0x200000ec
 8001c60:	200053d4 	.word	0x200053d4

08001c64 <HAL_UART_ErrorCallback>:
{
 8001c64:	b510      	push	{r4, lr}
		pdata = &g_uart4_data;
 8001c66:	490a      	ldr	r1, [pc, #40]	; (8001c90 <HAL_UART_ErrorCallback+0x2c>)
	if (huart == &huart4)
 8001c68:	4b0a      	ldr	r3, [pc, #40]	; (8001c94 <HAL_UART_ErrorCallback+0x30>)
		pdata = &g_uart4_data;
 8001c6a:	4c0b      	ldr	r4, [pc, #44]	; (8001c98 <HAL_UART_ErrorCallback+0x34>)
 8001c6c:	4283      	cmp	r3, r0
 8001c6e:	bf08      	it	eq
 8001c70:	460c      	moveq	r4, r1
	HAL_UART_DeInit(pdata->huart);
 8001c72:	6820      	ldr	r0, [r4, #0]
 8001c74:	f00a fd70 	bl	800c758 <HAL_UART_DeInit>
	HAL_UART_Init(pdata->huart);
 8001c78:	6820      	ldr	r0, [r4, #0]
 8001c7a:	f00b fa6d 	bl	800d158 <HAL_UART_Init>
	HAL_UARTEx_ReceiveToIdle_DMA(pdata->huart, pdata->rx_buf, UART_RX_BUF_LEN);
 8001c7e:	4621      	mov	r1, r4
}
 8001c80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_UARTEx_ReceiveToIdle_DMA(pdata->huart, pdata->rx_buf, UART_RX_BUF_LEN);
 8001c84:	22c8      	movs	r2, #200	; 0xc8
 8001c86:	f851 0b0c 	ldr.w	r0, [r1], #12
 8001c8a:	f00b bba7 	b.w	800d3dc <HAL_UARTEx_ReceiveToIdle_DMA>
 8001c8e:	bf00      	nop
 8001c90:	200000ec 	.word	0x200000ec
 8001c94:	20005340 	.word	0x20005340
 8001c98:	20000000 	.word	0x20000000

08001c9c <myputstr>:
	while(*str) {
 8001c9c:	7801      	ldrb	r1, [r0, #0]
 8001c9e:	b141      	cbz	r1, 8001cb2 <myputstr+0x16>
	while((UART4->ISR&0X40)==0);//,   
 8001ca0:	4a04      	ldr	r2, [pc, #16]	; (8001cb4 <myputstr+0x18>)
 8001ca2:	69d3      	ldr	r3, [r2, #28]
 8001ca4:	065b      	lsls	r3, r3, #25
 8001ca6:	d5fc      	bpl.n	8001ca2 <myputstr+0x6>
	UART4->TDR = (uint8_t) ch;
 8001ca8:	6291      	str	r1, [r2, #40]	; 0x28
	while(*str) {
 8001caa:	f810 1f01 	ldrb.w	r1, [r0, #1]!
 8001cae:	2900      	cmp	r1, #0
 8001cb0:	d1f7      	bne.n	8001ca2 <myputstr+0x6>
}
 8001cb2:	4770      	bx	lr
 8001cb4:	40004c00 	.word	0x40004c00

08001cb8 <MX_USB_PCD_Init>:

PCD_HandleTypeDef hpcd_USB_DRD_FS;


void MX_USB_PCD_Init(void)
{
 8001cb8:	b510      	push	{r4, lr}

  /* USER CODE BEGIN USB_Init 0 */
  UINT MX_USBX_Device_Init(void);
	MX_USBX_Device_Init();
 8001cba:	f7ff fb8f 	bl	80013dc <MX_USBX_Device_Init>
  /* USER CODE END USB_Init 1 */
  hpcd_USB_DRD_FS.Instance = USB_DRD_FS;
  hpcd_USB_DRD_FS.Init.dev_endpoints = 8;
  hpcd_USB_DRD_FS.Init.speed = USBD_FS_SPEED;
  hpcd_USB_DRD_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
  hpcd_USB_DRD_FS.Init.Sof_enable = DISABLE;
 8001cbe:	2300      	movs	r3, #0
  hpcd_USB_DRD_FS.Init.speed = USBD_FS_SPEED;
 8001cc0:	2202      	movs	r2, #2
  hpcd_USB_DRD_FS.Init.dev_endpoints = 8;
 8001cc2:	2108      	movs	r1, #8
  hpcd_USB_DRD_FS.Instance = USB_DRD_FS;
 8001cc4:	481d      	ldr	r0, [pc, #116]	; (8001d3c <MX_USB_PCD_Init+0x84>)
 8001cc6:	4c1e      	ldr	r4, [pc, #120]	; (8001d40 <MX_USB_PCD_Init+0x88>)
  hpcd_USB_DRD_FS.Init.Sof_enable = DISABLE;
 8001cc8:	8143      	strh	r3, [r0, #10]
  hpcd_USB_DRD_FS.Init.low_power_enable = DISABLE;
  hpcd_USB_DRD_FS.Init.lpm_enable = DISABLE;
 8001cca:	60c3      	str	r3, [r0, #12]
  hpcd_USB_DRD_FS.Instance = USB_DRD_FS;
 8001ccc:	6004      	str	r4, [r0, #0]
  hpcd_USB_DRD_FS.Init.speed = USBD_FS_SPEED;
 8001cce:	71c2      	strb	r2, [r0, #7]
  hpcd_USB_DRD_FS.Init.dev_endpoints = 8;
 8001cd0:	7101      	strb	r1, [r0, #4]
  hpcd_USB_DRD_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001cd2:	7242      	strb	r2, [r0, #9]
  hpcd_USB_DRD_FS.Init.battery_charging_enable = DISABLE;
  hpcd_USB_DRD_FS.Init.vbus_sensing_enable = DISABLE;
  hpcd_USB_DRD_FS.Init.bulk_doublebuffer_enable = DISABLE;
  hpcd_USB_DRD_FS.Init.iso_singlebuffer_enable = DISABLE;
 8001cd4:	7403      	strb	r3, [r0, #16]
  if (HAL_PCD_Init(&hpcd_USB_DRD_FS) != HAL_OK)
 8001cd6:	f004 fb93 	bl	8006400 <HAL_PCD_Init>
 8001cda:	bb58      	cbnz	r0, 8001d34 <MX_USB_PCD_Init+0x7c>
  {
    Error_Handler();
  }
  /* USER CODE BEGIN USB_Init 2 */

	HAL_PWREx_EnableVddUSB();
 8001cdc:	f005 fb96 	bl	800740c <HAL_PWREx_EnableVddUSB>
	HAL_PWREx_EnableUSBVoltageDetector();
 8001ce0:	f005 fb8c 	bl	80073fc <HAL_PWREx_EnableUSBVoltageDetector>
	
  HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS, 0x00, PCD_SNG_BUF, 0x14);
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	2314      	movs	r3, #20
 8001ce8:	4611      	mov	r1, r2
 8001cea:	4814      	ldr	r0, [pc, #80]	; (8001d3c <MX_USB_PCD_Init+0x84>)
 8001cec:	f005 fb54 	bl	8007398 <HAL_PCDEx_PMAConfig>
	HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS, 0x80, PCD_SNG_BUF, 0x54);
 8001cf0:	2354      	movs	r3, #84	; 0x54
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	2180      	movs	r1, #128	; 0x80
 8001cf6:	4811      	ldr	r0, [pc, #68]	; (8001d3c <MX_USB_PCD_Init+0x84>)
 8001cf8:	f005 fb4e 	bl	8007398 <HAL_PCDEx_PMAConfig>
	HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS, USBD_CDCACM_EPINCMD_ADDR, PCD_SNG_BUF, 0x94);
 8001cfc:	2394      	movs	r3, #148	; 0x94
 8001cfe:	2200      	movs	r2, #0
 8001d00:	2181      	movs	r1, #129	; 0x81
 8001d02:	480e      	ldr	r0, [pc, #56]	; (8001d3c <MX_USB_PCD_Init+0x84>)
 8001d04:	f005 fb48 	bl	8007398 <HAL_PCDEx_PMAConfig>
	HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS, USBD_CDCACM_EPOUT_ADDR, PCD_SNG_BUF, 0xD4);
 8001d08:	23d4      	movs	r3, #212	; 0xd4
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	2101      	movs	r1, #1
 8001d0e:	480b      	ldr	r0, [pc, #44]	; (8001d3c <MX_USB_PCD_Init+0x84>)
 8001d10:	f005 fb42 	bl	8007398 <HAL_PCDEx_PMAConfig>
	HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS, USBD_CDCACM_EPIN_ADDR, PCD_SNG_BUF, 0x114);
 8001d14:	f44f 738a 	mov.w	r3, #276	; 0x114
 8001d18:	2200      	movs	r2, #0
 8001d1a:	2182      	movs	r1, #130	; 0x82
 8001d1c:	4807      	ldr	r0, [pc, #28]	; (8001d3c <MX_USB_PCD_Init+0x84>)
 8001d1e:	f005 fb3b 	bl	8007398 <HAL_PCDEx_PMAConfig>
	ux_dcd_stm32_initialize((ULONG)USB_DRD_FS, (ULONG)&hpcd_USB_DRD_FS);
 8001d22:	4906      	ldr	r1, [pc, #24]	; (8001d3c <MX_USB_PCD_Init+0x84>)
 8001d24:	4806      	ldr	r0, [pc, #24]	; (8001d40 <MX_USB_PCD_Init+0x88>)
 8001d26:	f00d fd21 	bl	800f76c <_ux_dcd_stm32_initialize>


	
  /* USER CODE END USB_Init 2 */

}
 8001d2a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_PCD_Start(&hpcd_USB_DRD_FS);
 8001d2e:	4803      	ldr	r0, [pc, #12]	; (8001d3c <MX_USB_PCD_Init+0x84>)
 8001d30:	f004 bbda 	b.w	80064e8 <HAL_PCD_Start>
    Error_Handler();
 8001d34:	f000 fbd2 	bl	80024dc <Error_Handler>
 8001d38:	e7d0      	b.n	8001cdc <MX_USB_PCD_Init+0x24>
 8001d3a:	bf00      	nop
 8001d3c:	200053d8 	.word	0x200053d8
 8001d40:	40016000 	.word	0x40016000

08001d44 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8001d44:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d46:	2100      	movs	r1, #0
{
 8001d48:	4604      	mov	r4, r0
 8001d4a:	b0cb      	sub	sp, #300	; 0x12c
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001d4c:	f44f 7284 	mov.w	r2, #264	; 0x108
 8001d50:	a808      	add	r0, sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d52:	e9cd 1103 	strd	r1, r1, [sp, #12]
 8001d56:	e9cd 1105 	strd	r1, r1, [sp, #20]
 8001d5a:	9107      	str	r1, [sp, #28]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001d5c:	f010 f9d0 	bl	8012100 <memset>
  if(pcdHandle->Instance==USB_DRD_FS)
 8001d60:	4b21      	ldr	r3, [pc, #132]	; (8001de8 <HAL_PCD_MspInit+0xa4>)
 8001d62:	6822      	ldr	r2, [r4, #0]
 8001d64:	429a      	cmp	r2, r3
 8001d66:	d001      	beq.n	8001d6c <HAL_PCD_MspInit+0x28>
    HAL_NVIC_EnableIRQ(USB_DRD_FS_IRQn);
  /* USER CODE BEGIN USB_DRD_FS_MspInit 1 */

  /* USER CODE END USB_DRD_FS_MspInit 1 */
  }
}
 8001d68:	b04b      	add	sp, #300	; 0x12c
 8001d6a:	bd30      	pop	{r4, r5, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8001d6c:	2400      	movs	r4, #0
 8001d6e:	2510      	movs	r5, #16
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8001d70:	2330      	movs	r3, #48	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001d72:	a808      	add	r0, sp, #32
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8001d74:	e9cd 4508 	strd	r4, r5, [sp, #32]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8001d78:	9348      	str	r3, [sp, #288]	; 0x120
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001d7a:	f006 f9b9 	bl	80080f0 <HAL_RCCEx_PeriphCLKConfig>
 8001d7e:	bb80      	cbnz	r0, 8001de2 <HAL_PCD_MspInit+0x9e>
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001d80:	f44f 50c0 	mov.w	r0, #6144	; 0x1800
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d84:	2102      	movs	r1, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d86:	2500      	movs	r5, #0
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8001d88:	220a      	movs	r2, #10
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d8a:	4c18      	ldr	r4, [pc, #96]	; (8001dec <HAL_PCD_MspInit+0xa8>)
 8001d8c:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 8001d90:	f043 0301 	orr.w	r3, r3, #1
 8001d94:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 8001d98:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d9c:	e9cd 0103 	strd	r0, r1, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001da0:	f003 0301 	and.w	r3, r3, #1
 8001da4:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001da6:	a903      	add	r1, sp, #12
 8001da8:	4811      	ldr	r0, [pc, #68]	; (8001df0 <HAL_PCD_MspInit+0xac>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001daa:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8001dac:	9207      	str	r2, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dae:	e9cd 5505 	strd	r5, r5, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001db2:	f004 f9cd 	bl	8006150 <HAL_GPIO_Init>
    __HAL_RCC_USB_CLK_ENABLE();
 8001db6:	f8d4 30a4 	ldr.w	r3, [r4, #164]	; 0xa4
    HAL_NVIC_SetPriority(USB_DRD_FS_IRQn, 5, 0);
 8001dba:	462a      	mov	r2, r5
    __HAL_RCC_USB_CLK_ENABLE();
 8001dbc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001dc0:	f8c4 30a4 	str.w	r3, [r4, #164]	; 0xa4
 8001dc4:	f8d4 30a4 	ldr.w	r3, [r4, #164]	; 0xa4
    HAL_NVIC_SetPriority(USB_DRD_FS_IRQn, 5, 0);
 8001dc8:	2105      	movs	r1, #5
    __HAL_RCC_USB_CLK_ENABLE();
 8001dca:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001dce:	9302      	str	r3, [sp, #8]
    HAL_NVIC_SetPriority(USB_DRD_FS_IRQn, 5, 0);
 8001dd0:	204a      	movs	r0, #74	; 0x4a
    __HAL_RCC_USB_CLK_ENABLE();
 8001dd2:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(USB_DRD_FS_IRQn, 5, 0);
 8001dd4:	f003 fca0 	bl	8005718 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_DRD_FS_IRQn);
 8001dd8:	204a      	movs	r0, #74	; 0x4a
 8001dda:	f003 fcdb 	bl	8005794 <HAL_NVIC_EnableIRQ>
}
 8001dde:	b04b      	add	sp, #300	; 0x12c
 8001de0:	bd30      	pop	{r4, r5, pc}
      Error_Handler();
 8001de2:	f000 fb7b 	bl	80024dc <Error_Handler>
 8001de6:	e7cb      	b.n	8001d80 <HAL_PCD_MspInit+0x3c>
 8001de8:	40016000 	.word	0x40016000
 8001dec:	44020c00 	.word	0x44020c00
 8001df0:	42020000 	.word	0x42020000

08001df4 <GetUARTDevice>:
extern struct Dev_Mgmt g_usbserial_dev;

static struct Dev_Mgmt *g_uart_devices[] = {&g_uart2_dev, &g_uart4_dev,&g_usbserial_dev};

struct Dev_Mgmt *GetUARTDevice(char *name)
{
 8001df4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001df6:	4606      	mov	r6, r0
 8001df8:	4d0b      	ldr	r5, [pc, #44]	; (8001e28 <GetUARTDevice+0x34>)
 8001dfa:	4c0c      	ldr	r4, [pc, #48]	; (8001e2c <GetUARTDevice+0x38>)
	unsigned int i = 0;
	for (i = 0; i < sizeof(g_uart_devices)/sizeof(g_uart_devices[0]); i++)
	{
		if (!strcmp(name, g_uart_devices[i]->name))
 8001dfc:	4630      	mov	r0, r6
 8001dfe:	6829      	ldr	r1, [r5, #0]
 8001e00:	f104 0708 	add.w	r7, r4, #8
 8001e04:	f7ff f96e 	bl	80010e4 <strcmp>
 8001e08:	b148      	cbz	r0, 8001e1e <GetUARTDevice+0x2a>
	for (i = 0; i < sizeof(g_uart_devices)/sizeof(g_uart_devices[0]); i++)
 8001e0a:	42bc      	cmp	r4, r7
 8001e0c:	d009      	beq.n	8001e22 <GetUARTDevice+0x2e>
		if (!strcmp(name, g_uart_devices[i]->name))
 8001e0e:	f854 5b04 	ldr.w	r5, [r4], #4
 8001e12:	4630      	mov	r0, r6
 8001e14:	6829      	ldr	r1, [r5, #0]
 8001e16:	f7ff f965 	bl	80010e4 <strcmp>
 8001e1a:	2800      	cmp	r0, #0
 8001e1c:	d1f5      	bne.n	8001e0a <GetUARTDevice+0x16>
			return g_uart_devices[i];
	}
	
	return NULL;
}
 8001e1e:	4628      	mov	r0, r5
 8001e20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return NULL;
 8001e22:	2500      	movs	r5, #0
}
 8001e24:	4628      	mov	r0, r5
 8001e26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001e28:	200000d4 	.word	0x200000d4
 8001e2c:	080180a8 	.word	0x080180a8

08001e30 <Draw_Region>:
 *                   
 * -----------------------------------------------
 * 2024/02/01        V1.0            
 ***********************************************************************/
static void Draw_Region(uint32_t x, uint32_t y, P_BitMap ptBitMap)
{ 
 8001e30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001e34:	4614      	mov	r4, r2
 8001e36:	460e      	mov	r6, r1
 8001e38:	4605      	mov	r5, r0
#ifdef FERRRTOS_FLAG
	/* mutex */
	xSemaphoreTake(g_spi_lcd_lock, portMAX_DELAY);
 8001e3a:	4f11      	ldr	r7, [pc, #68]	; (8001e80 <Draw_Region+0x50>)
 8001e3c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001e40:	6838      	ldr	r0, [r7, #0]
 8001e42:	f001 fe89 	bl	8003b58 <xQueueSemaphoreTake>
#endif
    /*  */
    LCD_SetWindows(x, y, x + ptBitMap->width - 1, y + ptBitMap->height - 1);
 8001e46:	6863      	ldr	r3, [r4, #4]
 8001e48:	1e72      	subs	r2, r6, #1
 8001e4a:	4413      	add	r3, r2
 8001e4c:	6822      	ldr	r2, [r4, #0]
 8001e4e:	1e68      	subs	r0, r5, #1
 8001e50:	4402      	add	r2, r0
 8001e52:	4631      	mov	r1, r6
 8001e54:	4628      	mov	r0, r5
 8001e56:	f003 fbbf 	bl	80055d8 <LCD_SetWindows>

    /* D/C */
    LCD_SetDataLine();
 8001e5a:	f003 fa59 	bl	8005310 <LCD_SetDataLine>
    
    /*  */
    LCD_WriteDatas(ptBitMap->datas, ptBitMap->height * ptBitMap->width * 2);
 8001e5e:	e9d4 3100 	ldrd	r3, r1, [r4]
 8001e62:	fb03 f101 	mul.w	r1, r3, r1
 8001e66:	68a0      	ldr	r0, [r4, #8]
 8001e68:	0049      	lsls	r1, r1, #1
 8001e6a:	f003 fa59 	bl	8005320 <LCD_WriteDatas>
#ifdef FERRRTOS_FLAG
	/* mutex */
    xSemaphoreGive(g_spi_lcd_lock);    
 8001e6e:	2300      	movs	r3, #0
 8001e70:	6838      	ldr	r0, [r7, #0]
 8001e72:	461a      	mov	r2, r3
#endif
}
 8001e74:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    xSemaphoreGive(g_spi_lcd_lock);    
 8001e78:	4619      	mov	r1, r3
 8001e7a:	f001 bc67 	b.w	800374c <xQueueGenericSend>
 8001e7e:	bf00      	nop
 8001e80:	200056c4 	.word	0x200056c4

08001e84 <Draw_Init>:
{
 8001e84:	b508      	push	{r3, lr}
	g_spi_lcd_lock = xSemaphoreCreateMutex();
 8001e86:	2001      	movs	r0, #1
 8001e88:	f001 fcfe 	bl	8003888 <xQueueCreateMutex>
 8001e8c:	4602      	mov	r2, r0
 8001e8e:	4b04      	ldr	r3, [pc, #16]	; (8001ea0 <Draw_Init+0x1c>)
    LCD_GetInfo(&g_lcd_width, &g_lcd_height);
 8001e90:	4904      	ldr	r1, [pc, #16]	; (8001ea4 <Draw_Init+0x20>)
	g_spi_lcd_lock = xSemaphoreCreateMutex();
 8001e92:	601a      	str	r2, [r3, #0]
    LCD_GetInfo(&g_lcd_width, &g_lcd_height);
 8001e94:	4804      	ldr	r0, [pc, #16]	; (8001ea8 <Draw_Init+0x24>)
}
 8001e96:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    LCD_GetInfo(&g_lcd_width, &g_lcd_height);
 8001e9a:	f003 bb91 	b.w	80055c0 <LCD_GetInfo>
 8001e9e:	bf00      	nop
 8001ea0:	200056c4 	.word	0x200056c4
 8001ea4:	200056bc 	.word	0x200056bc
 8001ea8:	200056c0 	.word	0x200056c0

08001eac <Draw_Clear>:
{
 8001eac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001eae:	4606      	mov	r6, r0
    LCD_SetWindows(0, 0, g_lcd_width-1, g_lcd_height-1);
 8001eb0:	2100      	movs	r1, #0
 8001eb2:	4f17      	ldr	r7, [pc, #92]	; (8001f10 <Draw_Clear+0x64>)
    g = g >> 2;
 8001eb4:	f3c6 2485 	ubfx	r4, r6, #10, #6
    LCD_SetWindows(0, 0, g_lcd_width-1, g_lcd_height-1);
 8001eb8:	4d16      	ldr	r5, [pc, #88]	; (8001f14 <Draw_Clear+0x68>)
    r = r >> 3;
 8001eba:	f3c6 4cc4 	ubfx	ip, r6, #19, #5
    uint16_t wColor = (r << 11) | (g << 5) | b;
 8001ebe:	0164      	lsls	r4, r4, #5
 8001ec0:	ea44 24cc 	orr.w	r4, r4, ip, lsl #11
    LCD_SetWindows(0, 0, g_lcd_width-1, g_lcd_height-1);
 8001ec4:	682b      	ldr	r3, [r5, #0]
 8001ec6:	683a      	ldr	r2, [r7, #0]
    b = b >> 2;
 8001ec8:	f3c6 0685 	ubfx	r6, r6, #2, #6
    uint16_t wColor = (r << 11) | (g << 5) | b;
 8001ecc:	4334      	orrs	r4, r6
{
 8001ece:	b083      	sub	sp, #12
    LCD_SetWindows(0, 0, g_lcd_width-1, g_lcd_height-1);
 8001ed0:	3b01      	subs	r3, #1
 8001ed2:	4608      	mov	r0, r1
 8001ed4:	3a01      	subs	r2, #1
    uint16_t wColor = RGB888_To_LCDRGB565(dwColor);
 8001ed6:	ba64      	rev16	r4, r4
 8001ed8:	f8ad 4006 	strh.w	r4, [sp, #6]
    LCD_SetWindows(0, 0, g_lcd_width-1, g_lcd_height-1);
 8001edc:	f003 fb7c 	bl	80055d8 <LCD_SetWindows>
    LCD_SetDataLine();
 8001ee0:	f003 fa16 	bl	8005310 <LCD_SetDataLine>
    for(uint32_t x = 0; x < g_lcd_width; x++)
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	2600      	movs	r6, #0
 8001ee8:	b17b      	cbz	r3, 8001f0a <Draw_Clear+0x5e>
        for(uint32_t y = 0; y < g_lcd_height; y++)
 8001eea:	682b      	ldr	r3, [r5, #0]
 8001eec:	2400      	movs	r4, #0
 8001eee:	b143      	cbz	r3, 8001f02 <Draw_Clear+0x56>
            LCD_WriteDatas((uint8_t *)&wColor, 2);
 8001ef0:	2102      	movs	r1, #2
 8001ef2:	f10d 0006 	add.w	r0, sp, #6
 8001ef6:	f003 fa13 	bl	8005320 <LCD_WriteDatas>
        for(uint32_t y = 0; y < g_lcd_height; y++)
 8001efa:	682b      	ldr	r3, [r5, #0]
 8001efc:	3401      	adds	r4, #1
 8001efe:	42a3      	cmp	r3, r4
 8001f00:	d8f6      	bhi.n	8001ef0 <Draw_Clear+0x44>
    for(uint32_t x = 0; x < g_lcd_width; x++)
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	3601      	adds	r6, #1
 8001f06:	42b3      	cmp	r3, r6
 8001f08:	d8ef      	bhi.n	8001eea <Draw_Clear+0x3e>
}
 8001f0a:	b003      	add	sp, #12
 8001f0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f0e:	bf00      	nop
 8001f10:	200056c0 	.word	0x200056c0
 8001f14:	200056bc 	.word	0x200056bc

08001f18 <Draw_ASCII>:
 *                   
 * -----------------------------------------------
 * 2024/02/01        V1.0            
 ***********************************************************************/
int Draw_ASCII(uint32_t x, uint32_t y, char c, uint32_t front_color, uint32_t back_color)
{
 8001f18:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001f1c:	b0c5      	sub	sp, #276	; 0x114
 8001f1e:	f10d 0910 	add.w	r9, sp, #16
 8001f22:	464e      	mov	r6, r9
 8001f24:	9c4c      	ldr	r4, [sp, #304]	; 0x130
 8001f26:	f50d 7888 	add.w	r8, sp, #272	; 0x110
    g = g >> 2;
 8001f2a:	f3c4 2585 	ubfx	r5, r4, #10, #6
    r = r >> 3;
 8001f2e:	f3c4 47c4 	ubfx	r7, r4, #19, #5
    uint16_t wColor = (r << 11) | (g << 5) | b;
 8001f32:	016d      	lsls	r5, r5, #5
 8001f34:	ea45 25c7 	orr.w	r5, r5, r7, lsl #11
    b = b >> 2;
 8001f38:	f3c4 0485 	ubfx	r4, r4, #2, #6
 8001f3c:	4f18      	ldr	r7, [pc, #96]	; (8001fa0 <Draw_ASCII+0x88>)
    uint16_t wColor = (r << 11) | (g << 5) | b;
 8001f3e:	4325      	orrs	r5, r4
    g = g >> 2;
 8001f40:	f3c3 2485 	ubfx	r4, r3, #10, #6
 8001f44:	eb07 1702 	add.w	r7, r7, r2, lsl #4
    uint16_t wColor = (r << 11) | (g << 5) | b;
 8001f48:	0164      	lsls	r4, r4, #5
    r = r >> 3;
 8001f4a:	f3c3 42c4 	ubfx	r2, r3, #19, #5
    uint16_t wColor = (r << 11) | (g << 5) | b;
 8001f4e:	ea44 24c2 	orr.w	r4, r4, r2, lsl #11
    b = b >> 2;
 8001f52:	f3c3 0385 	ubfx	r3, r3, #2, #6
    uint16_t wColor = (r << 11) | (g << 5) | b;
 8001f56:	431c      	orrs	r4, r3
 8001f58:	ba6d      	rev16	r5, r5
 8001f5a:	ba64      	rev16	r4, r4
 8001f5c:	b2ad      	uxth	r5, r5
    wColor = (wColor >> 8) | (wColor << 8);
 8001f5e:	b2a4      	uxth	r4, r4
    for (i = 0; i < 16; i++)
    {
        data = fontdata_8x16[c*16+i];
        for (bit = 7; bit >= 0; bit--)
        {
            if (data & (1<<bit))
 8001f60:	46b4      	mov	ip, r6
        for (bit = 7; bit >= 0; bit--)
 8001f62:	2307      	movs	r3, #7
        data = fontdata_8x16[c*16+i];
 8001f64:	f817 2b01 	ldrb.w	r2, [r7], #1
            if (data & (1<<bit))
 8001f68:	fa42 fe03 	asr.w	lr, r2, r3
 8001f6c:	f01e 0f01 	tst.w	lr, #1
 8001f70:	bf14      	ite	ne
 8001f72:	46a6      	movne	lr, r4
 8001f74:	46ae      	moveq	lr, r5
        for (bit = 7; bit >= 0; bit--)
 8001f76:	3b01      	subs	r3, #1
 8001f78:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
            else
            {
                color = back_color;
            }
            
            buf[i * 8 + (7-bit)] = color;
 8001f7c:	f82c eb02 	strh.w	lr, [ip], #2
        for (bit = 7; bit >= 0; bit--)
 8001f80:	d1f2      	bne.n	8001f68 <Draw_ASCII+0x50>
    for (i = 0; i < 16; i++)
 8001f82:	3610      	adds	r6, #16
 8001f84:	4546      	cmp	r6, r8
 8001f86:	d1eb      	bne.n	8001f60 <Draw_ASCII+0x48>
        }
    }

    bitmap.width = 8;
 8001f88:	2408      	movs	r4, #8
    bitmap.height = 16;    
 8001f8a:	2310      	movs	r3, #16
    bitmap.datas = (uint8_t *)buf;
    
    Draw_Region(x, y, &bitmap);
 8001f8c:	aa01      	add	r2, sp, #4
    bitmap.height = 16;    
 8001f8e:	e9cd 3902 	strd	r3, r9, [sp, #8]
    bitmap.width = 8;
 8001f92:	9401      	str	r4, [sp, #4]
    Draw_Region(x, y, &bitmap);
 8001f94:	f7ff ff4c 	bl	8001e30 <Draw_Region>

    return 8; /* 8 */
}
 8001f98:	4620      	mov	r0, r4
 8001f9a:	b045      	add	sp, #276	; 0x114
 8001f9c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001fa0:	080180b4 	.word	0x080180b4

08001fa4 <Draw_String>:
 *                   
 * -----------------------------------------------
 * 2024/02/01        V1.0            
 ***********************************************************************/
int Draw_String(uint32_t x, uint32_t y, char *str, uint32_t front_color, uint32_t back_color)
{
 8001fa4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001fa8:	468b      	mov	fp, r1
 8001faa:	469a      	mov	sl, r3
    size_t i;
    int line_width = 0;
 8001fac:	2700      	movs	r7, #0
{
 8001fae:	b085      	sub	sp, #20
 8001fb0:	4605      	mov	r5, r0
    for (i = 0; i < strlen(str); i++)
 8001fb2:	4610      	mov	r0, r2
{
 8001fb4:	4616      	mov	r6, r2
    for (i = 0; i < strlen(str); i++)
 8001fb6:	463c      	mov	r4, r7
 8001fb8:	f010 fb82 	bl	80126c0 <strlen>
            if (x >= 8)
                x -= 8;
        }
        else
        {
            if (x + 8 >= g_lcd_width)
 8001fbc:	f8df 9078 	ldr.w	r9, [pc, #120]	; 8002038 <Draw_String+0x94>
 8001fc0:	4653      	mov	r3, sl
            {
                x = 0;
                y += 16;
            }

            if (y + 16 >= g_lcd_height)
 8001fc2:	f8df 8078 	ldr.w	r8, [pc, #120]	; 800203c <Draw_String+0x98>
 8001fc6:	46da      	mov	sl, fp
 8001fc8:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
    for (i = 0; i < strlen(str); i++)
 8001fcc:	e022      	b.n	8002014 <Draw_String+0x70>
        else if (str[i] == '\n')
 8001fce:	2a0a      	cmp	r2, #10
 8001fd0:	d027      	beq.n	8002022 <Draw_String+0x7e>
        else if (str[i] == '\b')
 8001fd2:	2a08      	cmp	r2, #8
 8001fd4:	d028      	beq.n	8002028 <Draw_String+0x84>
            if (x + 8 >= g_lcd_width)
 8001fd6:	f8d9 1000 	ldr.w	r1, [r9]
 8001fda:	f105 0008 	add.w	r0, r5, #8
 8001fde:	4288      	cmp	r0, r1
                y += 16;
 8001fe0:	bf28      	it	cs
 8001fe2:	f10a 0a10 	addcs.w	sl, sl, #16
            if (y + 16 >= g_lcd_height)
 8001fe6:	f8d8 1000 	ldr.w	r1, [r8]
 8001fea:	f10a 0010 	add.w	r0, sl, #16
                x = 0;
 8001fee:	bf28      	it	cs
 8001ff0:	2500      	movcs	r5, #0
            if (y + 16 >= g_lcd_height)
 8001ff2:	4288      	cmp	r0, r1
 8001ff4:	d21c      	bcs.n	8002030 <Draw_String+0x8c>
                return line_width;

            line_width += Draw_ASCII(x, y, str[i], front_color, back_color);
 8001ff6:	4651      	mov	r1, sl
 8001ff8:	4628      	mov	r0, r5
 8001ffa:	f8cd b000 	str.w	fp, [sp]
 8001ffe:	9303      	str	r3, [sp, #12]
 8002000:	f7ff ff8a 	bl	8001f18 <Draw_ASCII>
 8002004:	4602      	mov	r2, r0
    for (i = 0; i < strlen(str); i++)
 8002006:	4630      	mov	r0, r6
            line_width += Draw_ASCII(x, y, str[i], front_color, back_color);
 8002008:	4417      	add	r7, r2
    for (i = 0; i < strlen(str); i++)
 800200a:	f010 fb59 	bl	80126c0 <strlen>
 800200e:	9b03      	ldr	r3, [sp, #12]
            x += 8;
 8002010:	3508      	adds	r5, #8
    for (i = 0; i < strlen(str); i++)
 8002012:	3401      	adds	r4, #1
 8002014:	4284      	cmp	r4, r0
 8002016:	d20b      	bcs.n	8002030 <Draw_String+0x8c>
        if (str[i] == '\r')
 8002018:	5d32      	ldrb	r2, [r6, r4]
 800201a:	2a0d      	cmp	r2, #13
 800201c:	d1d7      	bne.n	8001fce <Draw_String+0x2a>
            x = 0;
 800201e:	2500      	movs	r5, #0
 8002020:	e7f7      	b.n	8002012 <Draw_String+0x6e>
            y += 16;
 8002022:	f10a 0a10 	add.w	sl, sl, #16
 8002026:	e7f4      	b.n	8002012 <Draw_String+0x6e>
            if (x >= 8)
 8002028:	2d07      	cmp	r5, #7
 800202a:	d9f2      	bls.n	8002012 <Draw_String+0x6e>
                x -= 8;
 800202c:	3d08      	subs	r5, #8
 800202e:	e7f0      	b.n	8002012 <Draw_String+0x6e>
        }
    }

    return line_width;
}
 8002030:	4638      	mov	r0, r7
 8002032:	b005      	add	sp, #20
 8002034:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002038:	200056c0 	.word	0x200056c0
 800203c:	200056bc 	.word	0x200056bc

08002040 <Draw_Number>:
 *                   
 * -----------------------------------------------
 * 2024/02/01        V1.0            
 ***********************************************************************/
int Draw_Number(uint32_t x, uint32_t y, uint32_t num, uint32_t front_color)
{           
 8002040:	b570      	push	{r4, r5, r6, lr}
 8002042:	4605      	mov	r5, r0
 8002044:	460c      	mov	r4, r1
    char buf[11];
    
//    sprintf(buf, "%d", num);
	sprintf(buf, "%lu", (unsigned long)num);
    return Draw_String(x, y, buf, front_color, 0);
 8002046:	2600      	movs	r6, #0
{           
 8002048:	b088      	sub	sp, #32
	sprintf(buf, "%lu", (unsigned long)num);
 800204a:	4907      	ldr	r1, [pc, #28]	; (8002068 <Draw_Number+0x28>)
 800204c:	a805      	add	r0, sp, #20
{           
 800204e:	9303      	str	r3, [sp, #12]
	sprintf(buf, "%lu", (unsigned long)num);
 8002050:	f010 f8c6 	bl	80121e0 <sprintf>
    return Draw_String(x, y, buf, front_color, 0);
 8002054:	4628      	mov	r0, r5
 8002056:	4621      	mov	r1, r4
 8002058:	9b03      	ldr	r3, [sp, #12]
 800205a:	aa05      	add	r2, sp, #20
 800205c:	9600      	str	r6, [sp, #0]
 800205e:	f7ff ffa1 	bl	8001fa4 <Draw_String>
} 
 8002062:	b008      	add	sp, #32
 8002064:	bd70      	pop	{r4, r5, r6, pc}
 8002066:	bf00      	nop
 8002068:	080180b0 	.word	0x080180b0

0800206c <MX_GPDMA1_Init>:
  /* USER CODE BEGIN GPDMA1_Init 0 */

  /* USER CODE END GPDMA1_Init 0 */

  /* Peripheral clock enable */
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 800206c:	4b18      	ldr	r3, [pc, #96]	; (80020d0 <MX_GPDMA1_Init+0x64>)
{
 800206e:	b500      	push	{lr}
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 8002070:	f8d3 0088 	ldr.w	r0, [r3, #136]	; 0x88
{
 8002074:	b083      	sub	sp, #12
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 8002076:	f040 0001 	orr.w	r0, r0, #1
 800207a:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
 800207e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88

  /* GPDMA1 interrupt Init */
	HAL_NVIC_SetPriority(GPDMA1_Channel0_IRQn, 5, 0);
 8002082:	2200      	movs	r2, #0
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 8002084:	f003 0301 	and.w	r3, r3, #1
	HAL_NVIC_SetPriority(GPDMA1_Channel0_IRQn, 5, 0);
 8002088:	2105      	movs	r1, #5
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 800208a:	9301      	str	r3, [sp, #4]
	HAL_NVIC_SetPriority(GPDMA1_Channel0_IRQn, 5, 0);
 800208c:	201b      	movs	r0, #27
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 800208e:	9b01      	ldr	r3, [sp, #4]
	HAL_NVIC_SetPriority(GPDMA1_Channel0_IRQn, 5, 0);
 8002090:	f003 fb42 	bl	8005718 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(GPDMA1_Channel0_IRQn);
 8002094:	201b      	movs	r0, #27
 8002096:	f003 fb7d 	bl	8005794 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(GPDMA1_Channel1_IRQn, 5, 0);
 800209a:	2200      	movs	r2, #0
 800209c:	2105      	movs	r1, #5
 800209e:	201c      	movs	r0, #28
 80020a0:	f003 fb3a 	bl	8005718 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(GPDMA1_Channel1_IRQn);
 80020a4:	201c      	movs	r0, #28
 80020a6:	f003 fb75 	bl	8005794 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(GPDMA1_Channel2_IRQn, 5, 0);
 80020aa:	2200      	movs	r2, #0
 80020ac:	2105      	movs	r1, #5
 80020ae:	201d      	movs	r0, #29
 80020b0:	f003 fb32 	bl	8005718 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(GPDMA1_Channel2_IRQn);
 80020b4:	201d      	movs	r0, #29
 80020b6:	f003 fb6d 	bl	8005794 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(GPDMA1_Channel3_IRQn, 5, 0);
 80020ba:	201e      	movs	r0, #30
 80020bc:	2200      	movs	r2, #0
 80020be:	2105      	movs	r1, #5
 80020c0:	f003 fb2a 	bl	8005718 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(GPDMA1_Channel3_IRQn);
 80020c4:	201e      	movs	r0, #30
  /* USER CODE END GPDMA1_Init 1 */
  /* USER CODE BEGIN GPDMA1_Init 2 */

  /* USER CODE END GPDMA1_Init 2 */

}
 80020c6:	b003      	add	sp, #12
 80020c8:	f85d eb04 	ldr.w	lr, [sp], #4
	HAL_NVIC_EnableIRQ(GPDMA1_Channel3_IRQn);
 80020cc:	f003 bb62 	b.w	8005794 <HAL_NVIC_EnableIRQ>
 80020d0:	44020c00 	.word	0x44020c00

080020d4 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = ( size_t ) 0U;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 80020d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
    size_t xAdditionalRequiredSize;

    if( xWantedSize > 0 )
 80020d6:	1e43      	subs	r3, r0, #1
 80020d8:	330a      	adds	r3, #10
 80020da:	d85c      	bhi.n	8002196 <pvPortMalloc+0xc2>
    {
        /* The wanted size must be increased so it can contain a BlockLink_t
         * structure in addition to the requested amount of bytes. */
        if( heapADD_WILL_OVERFLOW( xWantedSize, xHeapStructSize ) == 0 )
        {
            xWantedSize += xHeapStructSize;
 80020dc:	f100 0408 	add.w	r4, r0, #8

            /* Ensure that blocks are always aligned to the required number
             * of bytes. */
            if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80020e0:	f010 0007 	ands.w	r0, r0, #7
 80020e4:	d161      	bne.n	80021aa <pvPortMalloc+0xd6>

    vTaskSuspendAll();
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 80020e6:	4e4d      	ldr	r6, [pc, #308]	; (800221c <pvPortMalloc+0x148>)
    vTaskSuspendAll();
 80020e8:	f00c fc94 	bl	800ea14 <vTaskSuspendAll>
        if( pxEnd == NULL )
 80020ec:	6833      	ldr	r3, [r6, #0]
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	f000 808c 	beq.w	800220c <pvPortMalloc+0x138>
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80020f4:	4623      	mov	r3, r4
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	dd52      	ble.n	80021a0 <pvPortMalloc+0xcc>
 80020fa:	f8df e138 	ldr.w	lr, [pc, #312]	; 8002234 <pvPortMalloc+0x160>
 80020fe:	f8de 7000 	ldr.w	r7, [lr]
 8002102:	42a7      	cmp	r7, r4
 8002104:	d34c      	bcc.n	80021a0 <pvPortMalloc+0xcc>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
                pxBlock = heapPROTECT_BLOCK_POINTER( xStart.pxNextFreeBlock );
 8002106:	4946      	ldr	r1, [pc, #280]	; (8002220 <pvPortMalloc+0x14c>)
                heapVALIDATE_BLOCK_POINTER( pxBlock );
 8002108:	4846      	ldr	r0, [pc, #280]	; (8002224 <pvPortMalloc+0x150>)
                pxBlock = heapPROTECT_BLOCK_POINTER( xStart.pxNextFreeBlock );
 800210a:	680b      	ldr	r3, [r1, #0]
                heapVALIDATE_BLOCK_POINTER( pxBlock );
 800210c:	4283      	cmp	r3, r0
 800210e:	d353      	bcc.n	80021b8 <pvPortMalloc+0xe4>
 8002110:	4d45      	ldr	r5, [pc, #276]	; (8002228 <pvPortMalloc+0x154>)
 8002112:	42ab      	cmp	r3, r5
 8002114:	d850      	bhi.n	80021b8 <pvPortMalloc+0xe4>
 8002116:	468c      	mov	ip, r1
 8002118:	e007      	b.n	800212a <pvPortMalloc+0x56>

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
 800211a:	681a      	ldr	r2, [r3, #0]
 800211c:	b142      	cbz	r2, 8002130 <pvPortMalloc+0x5c>
                {
                    pxPreviousBlock = pxBlock;
                    pxBlock = heapPROTECT_BLOCK_POINTER( pxBlock->pxNextFreeBlock );
                    heapVALIDATE_BLOCK_POINTER( pxBlock );
 800211e:	4282      	cmp	r2, r0
 8002120:	d36e      	bcc.n	8002200 <pvPortMalloc+0x12c>
 8002122:	42aa      	cmp	r2, r5
 8002124:	469c      	mov	ip, r3
 8002126:	d86b      	bhi.n	8002200 <pvPortMalloc+0x12c>
 8002128:	4613      	mov	r3, r2
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
 800212a:	6859      	ldr	r1, [r3, #4]
 800212c:	42a1      	cmp	r1, r4
 800212e:	d3f4      	bcc.n	800211a <pvPortMalloc+0x46>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8002130:	6832      	ldr	r2, [r6, #0]
 8002132:	429a      	cmp	r2, r3
 8002134:	d034      	beq.n	80021a0 <pvPortMalloc+0xcc>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxPreviousBlock->pxNextFreeBlock ) ) + xHeapStructSize );
 8002136:	f8dc 6000 	ldr.w	r6, [ip]
 800213a:	3608      	adds	r6, #8
                    heapVALIDATE_BLOCK_POINTER( pvReturn );
 800213c:	4286      	cmp	r6, r0
 800213e:	d362      	bcc.n	8002206 <pvPortMalloc+0x132>
 8002140:	42ae      	cmp	r6, r5
 8002142:	d860      	bhi.n	8002206 <pvPortMalloc+0x132>

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8002144:	6818      	ldr	r0, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    configASSERT( heapSUBTRACT_WILL_UNDERFLOW( pxBlock->xBlockSize, xWantedSize ) == 0 );
 8002146:	42a1      	cmp	r1, r4
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8002148:	f8cc 0000 	str.w	r0, [ip]
                    configASSERT( heapSUBTRACT_WILL_UNDERFLOW( pxBlock->xBlockSize, xWantedSize ) == 0 );
 800214c:	d360      	bcc.n	8002210 <pvPortMalloc+0x13c>

                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800214e:	1b0d      	subs	r5, r1, r4
 8002150:	2d10      	cmp	r5, #16
 8002152:	d907      	bls.n	8002164 <pvPortMalloc+0x90>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8002154:	191a      	adds	r2, r3, r4
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002156:	0751      	lsls	r1, r2, #29
 8002158:	d15d      	bne.n	8002216 <pvPortMalloc+0x142>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800215a:	4621      	mov	r1, r4
 800215c:	6055      	str	r5, [r2, #4]
                        pxBlock->xBlockSize = xWantedSize;

                        /* Insert the new block into the list of free blocks. */
                        pxNewBlockLink->pxNextFreeBlock = pxPreviousBlock->pxNextFreeBlock;
 800215e:	5118      	str	r0, [r3, r4]
                        pxPreviousBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxNewBlockLink );
 8002160:	f8cc 2000 	str.w	r2, [ip]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002164:	4831      	ldr	r0, [pc, #196]	; (800222c <pvPortMalloc+0x158>)
                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002166:	1a7f      	subs	r7, r7, r1
                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002168:	6804      	ldr	r4, [r0, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 800216a:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800216e:	42a7      	cmp	r7, r4
                    pxBlock->pxNextFreeBlock = NULL;
 8002170:	f04f 0400 	mov.w	r4, #0
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8002174:	bf38      	it	cc
 8002176:	6007      	strcc	r7, [r0, #0]
                    xNumberOfSuccessfulAllocations++;
 8002178:	482d      	ldr	r0, [pc, #180]	; (8002230 <pvPortMalloc+0x15c>)
                    heapALLOCATE_BLOCK( pxBlock );
 800217a:	6059      	str	r1, [r3, #4]
                    xNumberOfSuccessfulAllocations++;
 800217c:	6802      	ldr	r2, [r0, #0]
                    pxBlock->pxNextFreeBlock = NULL;
 800217e:	601c      	str	r4, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8002180:	3201      	adds	r2, #1
                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002182:	f8ce 7000 	str.w	r7, [lr]
                    xNumberOfSuccessfulAllocations++;
 8002186:	6002      	str	r2, [r0, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8002188:	f00c fc4c 	bl	800ea24 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800218c:	0773      	lsls	r3, r6, #29
 800218e:	d00a      	beq.n	80021a6 <pvPortMalloc+0xd2>
 8002190:	f001 f974 	bl	800347c <ulSetInterruptMask>
 8002194:	e7fe      	b.n	8002194 <pvPortMalloc+0xc0>
        if( pxEnd == NULL )
 8002196:	4e21      	ldr	r6, [pc, #132]	; (800221c <pvPortMalloc+0x148>)
    vTaskSuspendAll();
 8002198:	f00c fc3c 	bl	800ea14 <vTaskSuspendAll>
        if( pxEnd == NULL )
 800219c:	6833      	ldr	r3, [r6, #0]
 800219e:	b173      	cbz	r3, 80021be <pvPortMalloc+0xea>
    ( void ) xTaskResumeAll();
 80021a0:	f00c fc40 	bl	800ea24 <xTaskResumeAll>
 80021a4:	2600      	movs	r6, #0
    return pvReturn;
}
 80021a6:	4630      	mov	r0, r6
 80021a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
                xAdditionalRequiredSize = portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 80021aa:	f1c0 0008 	rsb	r0, r0, #8
                if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 80021ae:	43c3      	mvns	r3, r0
 80021b0:	42a3      	cmp	r3, r4
 80021b2:	d3f0      	bcc.n	8002196 <pvPortMalloc+0xc2>
                    xWantedSize += xAdditionalRequiredSize;
 80021b4:	4404      	add	r4, r0
 80021b6:	e796      	b.n	80020e6 <pvPortMalloc+0x12>
                heapVALIDATE_BLOCK_POINTER( pxBlock );
 80021b8:	f001 f960 	bl	800347c <ulSetInterruptMask>
 80021bc:	e7fe      	b.n	80021bc <pvPortMalloc+0xe8>
        if( pxEnd == NULL )
 80021be:	461c      	mov	r4, r3
    BlockLink_t * pxFirstFreeBlock;
    portPOINTER_SIZE_TYPE uxStartAddress, uxEndAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxStartAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 80021c0:	4818      	ldr	r0, [pc, #96]	; (8002224 <pvPortMalloc+0x150>)

    if( ( uxStartAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80021c2:	0745      	lsls	r5, r0, #29
 80021c4:	d115      	bne.n	80021f2 <pvPortMalloc+0x11e>
    xStart.pxNextFreeBlock = ( void * ) heapPROTECT_BLOCK_POINTER( uxStartAddress );
    xStart.xBlockSize = ( size_t ) 0;

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxEndAddress = uxStartAddress + ( portPOINTER_SIZE_TYPE ) xTotalHeapSize;
 80021c6:	4601      	mov	r1, r0
 80021c8:	4605      	mov	r5, r0
 80021ca:	f500 42a0 	add.w	r2, r0, #20480	; 0x5000
    xStart.xBlockSize = ( size_t ) 0;
 80021ce:	2000      	movs	r0, #0
    uxEndAddress -= ( portPOINTER_SIZE_TYPE ) xHeapStructSize;
 80021d0:	3a08      	subs	r2, #8
    uxEndAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 80021d2:	f022 0207 	bic.w	r2, r2, #7
    xStart.pxNextFreeBlock = ( void * ) heapPROTECT_BLOCK_POINTER( uxStartAddress );
 80021d6:	4f12      	ldr	r7, [pc, #72]	; (8002220 <pvPortMalloc+0x14c>)
    pxEnd->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( NULL );

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) uxStartAddress;
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxEndAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 80021d8:	1a51      	subs	r1, r2, r1
    xStart.xBlockSize = ( size_t ) 0;
 80021da:	e9c7 5000 	strd	r5, r0, [r7]
    pxEnd = ( BlockLink_t * ) uxEndAddress;
 80021de:	6032      	str	r2, [r6, #0]
    pxEnd->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( NULL );
 80021e0:	e9c2 0000 	strd	r0, r0, [r2]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxEndAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 80021e4:	e9c5 2100 	strd	r2, r1, [r5]
    pxFirstFreeBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80021e8:	4a10      	ldr	r2, [pc, #64]	; (800222c <pvPortMalloc+0x158>)
 80021ea:	6011      	str	r1, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80021ec:	4a11      	ldr	r2, [pc, #68]	; (8002234 <pvPortMalloc+0x160>)
 80021ee:	6011      	str	r1, [r2, #0]
}
 80021f0:	e781      	b.n	80020f6 <pvPortMalloc+0x22>
        uxStartAddress += ( portBYTE_ALIGNMENT - 1 );
 80021f2:	1dc1      	adds	r1, r0, #7
        uxStartAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 80021f4:	f021 0107 	bic.w	r1, r1, #7
    xStart.pxNextFreeBlock = ( void * ) heapPROTECT_BLOCK_POINTER( uxStartAddress );
 80021f8:	460d      	mov	r5, r1
 80021fa:	f500 42a0 	add.w	r2, r0, #20480	; 0x5000
 80021fe:	e7e6      	b.n	80021ce <pvPortMalloc+0xfa>
                    heapVALIDATE_BLOCK_POINTER( pxBlock );
 8002200:	f001 f93c 	bl	800347c <ulSetInterruptMask>
 8002204:	e7fe      	b.n	8002204 <pvPortMalloc+0x130>
                    heapVALIDATE_BLOCK_POINTER( pvReturn );
 8002206:	f001 f939 	bl	800347c <ulSetInterruptMask>
 800220a:	e7fe      	b.n	800220a <pvPortMalloc+0x136>
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800220c:	4623      	mov	r3, r4
 800220e:	e7d7      	b.n	80021c0 <pvPortMalloc+0xec>
                    configASSERT( heapSUBTRACT_WILL_UNDERFLOW( pxBlock->xBlockSize, xWantedSize ) == 0 );
 8002210:	f001 f934 	bl	800347c <ulSetInterruptMask>
 8002214:	e7fe      	b.n	8002214 <pvPortMalloc+0x140>
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002216:	f001 f931 	bl	800347c <ulSetInterruptMask>
 800221a:	e7fe      	b.n	800221a <pvPortMalloc+0x146>
 800221c:	200056cc 	.word	0x200056cc
 8002220:	2000a6e0 	.word	0x2000a6e0
 8002224:	200056d0 	.word	0x200056d0
 8002228:	2000a6cf 	.word	0x2000a6cf
 800222c:	2000a6d4 	.word	0x2000a6d4
 8002230:	2000a6d8 	.word	0x2000a6d8
 8002234:	2000a6d0 	.word	0x2000a6d0

08002238 <vPortFree>:
    if( pv != NULL )
 8002238:	b1b0      	cbz	r0, 8002268 <vPortFree+0x30>
{
 800223a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        heapVALIDATE_BLOCK_POINTER( pxLink );
 800223c:	4e2f      	ldr	r6, [pc, #188]	; (80022fc <vPortFree+0xc4>)
        puc -= xHeapStructSize;
 800223e:	f1a0 0508 	sub.w	r5, r0, #8
        heapVALIDATE_BLOCK_POINTER( pxLink );
 8002242:	42b5      	cmp	r5, r6
 8002244:	4604      	mov	r4, r0
 8002246:	d30c      	bcc.n	8002262 <vPortFree+0x2a>
 8002248:	4f2d      	ldr	r7, [pc, #180]	; (8002300 <vPortFree+0xc8>)
 800224a:	42bd      	cmp	r5, r7
 800224c:	d809      	bhi.n	8002262 <vPortFree+0x2a>
        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 800224e:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8002252:	2b00      	cmp	r3, #0
 8002254:	da09      	bge.n	800226a <vPortFree+0x32>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8002256:	f850 1c08 	ldr.w	r1, [r0, #-8]
 800225a:	b149      	cbz	r1, 8002270 <vPortFree+0x38>
 800225c:	f001 f90e 	bl	800347c <ulSetInterruptMask>
 8002260:	e7fe      	b.n	8002260 <vPortFree+0x28>
        heapVALIDATE_BLOCK_POINTER( pxLink );
 8002262:	f001 f90b 	bl	800347c <ulSetInterruptMask>
 8002266:	e7fe      	b.n	8002266 <vPortFree+0x2e>
 8002268:	4770      	bx	lr
        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 800226a:	f001 f907 	bl	800347c <ulSetInterruptMask>
 800226e:	e7fe      	b.n	800226e <vPortFree+0x36>
                    if( heapSUBTRACT_WILL_UNDERFLOW( pxLink->xBlockSize, xHeapStructSize ) == 0 )
 8002270:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
                heapFREE_BLOCK( pxLink );
 8002274:	4613      	mov	r3, r2
                    if( heapSUBTRACT_WILL_UNDERFLOW( pxLink->xBlockSize, xHeapStructSize ) == 0 )
 8002276:	f022 0207 	bic.w	r2, r2, #7
                heapFREE_BLOCK( pxLink );
 800227a:	f840 3c04 	str.w	r3, [r0, #-4]
                    if( heapSUBTRACT_WILL_UNDERFLOW( pxLink->xBlockSize, xHeapStructSize ) == 0 )
 800227e:	bb4a      	cbnz	r2, 80022d4 <vPortFree+0x9c>
                vTaskSuspendAll();
 8002280:	f00c fbc8 	bl	800ea14 <vTaskSuspendAll>
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8002284:	4a1f      	ldr	r2, [pc, #124]	; (8002304 <vPortFree+0xcc>)
 8002286:	f854 1c04 	ldr.w	r1, [r4, #-4]
 800228a:	6813      	ldr	r3, [r2, #0]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) < pxBlockToInsert; pxIterator = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 800228c:	481e      	ldr	r0, [pc, #120]	; (8002308 <vPortFree+0xd0>)
                    xFreeBytesRemaining += pxLink->xBlockSize;
 800228e:	440b      	add	r3, r1
 8002290:	6013      	str	r3, [r2, #0]
    for( pxIterator = &xStart; heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) < pxBlockToInsert; pxIterator = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 8002292:	4603      	mov	r3, r0
 8002294:	461a      	mov	r2, r3
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	429d      	cmp	r5, r3
 800229a:	d8fb      	bhi.n	8002294 <vPortFree+0x5c>
    {
        /* Nothing to do here, just iterate to the right position. */
    }

    if( pxIterator != &xStart )
 800229c:	4282      	cmp	r2, r0
 800229e:	d006      	beq.n	80022ae <vPortFree+0x76>
    {
        heapVALIDATE_BLOCK_POINTER( pxIterator );
 80022a0:	42b2      	cmp	r2, r6
 80022a2:	d301      	bcc.n	80022a8 <vPortFree+0x70>
 80022a4:	42ba      	cmp	r2, r7
 80022a6:	d902      	bls.n	80022ae <vPortFree+0x76>
 80022a8:	f001 f8e8 	bl	800347c <ulSetInterruptMask>
 80022ac:	e7fe      	b.n	80022ac <vPortFree+0x74>

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80022ae:	6850      	ldr	r0, [r2, #4]
 80022b0:	1814      	adds	r4, r2, r0
 80022b2:	42a5      	cmp	r5, r4
 80022b4:	d01d      	beq.n	80022f2 <vPortFree+0xba>

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 80022b6:	1868      	adds	r0, r5, r1
 80022b8:	4283      	cmp	r3, r0
 80022ba:	d010      	beq.n	80022de <vPortFree+0xa6>
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80022bc:	602b      	str	r3, [r5, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 80022be:	42aa      	cmp	r2, r5
    {
        pxIterator->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxBlockToInsert );
 80022c0:	bf18      	it	ne
 80022c2:	6015      	strne	r5, [r2, #0]
                    xNumberOfSuccessfulFrees++;
 80022c4:	4a11      	ldr	r2, [pc, #68]	; (800230c <vPortFree+0xd4>)
 80022c6:	6813      	ldr	r3, [r2, #0]
 80022c8:	3301      	adds	r3, #1
 80022ca:	6013      	str	r3, [r2, #0]
}
 80022cc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
                ( void ) xTaskResumeAll();
 80022d0:	f00c bba8 	b.w	800ea24 <xTaskResumeAll>
                        ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
 80022d4:	f1a3 0208 	sub.w	r2, r3, #8
 80022d8:	f00f ff12 	bl	8012100 <memset>
 80022dc:	e7d0      	b.n	8002280 <vPortFree+0x48>
        if( heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) != pxEnd )
 80022de:	480c      	ldr	r0, [pc, #48]	; (8002310 <vPortFree+0xd8>)
 80022e0:	6800      	ldr	r0, [r0, #0]
 80022e2:	4283      	cmp	r3, r0
 80022e4:	d0ea      	beq.n	80022bc <vPortFree+0x84>
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->pxNextFreeBlock;
 80022e6:	e9d3 3000 	ldrd	r3, r0, [r3]
            pxBlockToInsert->xBlockSize += heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->xBlockSize;
 80022ea:	4401      	add	r1, r0
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->pxNextFreeBlock;
 80022ec:	e9c5 3100 	strd	r3, r1, [r5]
 80022f0:	e7e5      	b.n	80022be <vPortFree+0x86>
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80022f2:	4401      	add	r1, r0
 80022f4:	4615      	mov	r5, r2
 80022f6:	6051      	str	r1, [r2, #4]
        pxBlockToInsert = pxIterator;
 80022f8:	e7dd      	b.n	80022b6 <vPortFree+0x7e>
 80022fa:	bf00      	nop
 80022fc:	200056d0 	.word	0x200056d0
 8002300:	2000a6cf 	.word	0x2000a6cf
 8002304:	2000a6d0 	.word	0x2000a6d0
 8002308:	2000a6e0 	.word	0x2000a6e0
 800230c:	2000a6dc 	.word	0x2000a6dc
 8002310:	200056cc 	.word	0x200056cc

08002314 <rt_hw_console_output>:

rt_weak void rt_hw_console_output(const char *str)
{
    /* empty console output */

    myputstr(str);
 8002314:	f7ff bcc2 	b.w	8001c9c <myputstr>

08002318 <rt_kprintf>:
 * @param fmt is the format parameters.
 *
 * @return The number of characters actually written to buffer.
 */
rt_weak int rt_kprintf(const char *fmt, ...)
{
 8002318:	b40f      	push	{r0, r1, r2, r3}
 800231a:	b530      	push	{r4, r5, lr}
 800231c:	b083      	sub	sp, #12
 800231e:	ab06      	add	r3, sp, #24
    /* the return value of vsnprintf is the number of bytes that would be
     * written to buffer had if the size of the buffer been sufficiently
     * large excluding the terminating null byte. If the output string
     * would be larger than the rt_log_buf, we have to adjust the output
     * length. */
    length = rt_vsnprintf(rt_log_buf, sizeof(rt_log_buf) - 1, fmt, args);
 8002320:	4d0a      	ldr	r5, [pc, #40]	; (800234c <rt_kprintf+0x34>)
{
 8002322:	f853 2b04 	ldr.w	r2, [r3], #4
    length = rt_vsnprintf(rt_log_buf, sizeof(rt_log_buf) - 1, fmt, args);
 8002326:	217f      	movs	r1, #127	; 0x7f
 8002328:	4628      	mov	r0, r5
    va_start(args, fmt);
 800232a:	9301      	str	r3, [sp, #4]
    length = rt_vsnprintf(rt_log_buf, sizeof(rt_log_buf) - 1, fmt, args);
 800232c:	f002 fc6e 	bl	8004c0c <rt_vsnprintf>
 8002330:	4604      	mov	r4, r0
    if (length > RT_CONSOLEBUF_SIZE - 1)
    {
        length = RT_CONSOLEBUF_SIZE - 1;
    }

    rt_hw_console_output(rt_log_buf);
 8002332:	4628      	mov	r0, r5
 8002334:	f7ff ffee 	bl	8002314 <rt_hw_console_output>

    va_end(args);

    return length;
}
 8002338:	2c7f      	cmp	r4, #127	; 0x7f
 800233a:	4620      	mov	r0, r4
 800233c:	bf28      	it	cs
 800233e:	207f      	movcs	r0, #127	; 0x7f
 8002340:	b003      	add	sp, #12
 8002342:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002346:	b004      	add	sp, #16
 8002348:	4770      	bx	lr
 800234a:	bf00      	nop
 800234c:	2000a6e8 	.word	0x2000a6e8

08002350 <vListInitialise>:

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002350:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002354:	2200      	movs	r2, #0
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );
 8002356:	f100 0308 	add.w	r3, r0, #8
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 800235a:	e9c0 3101 	strd	r3, r1, [r0, #4]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );
 800235e:	e9c0 3303 	strd	r3, r3, [r0, #12]
    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002362:	6002      	str	r2, [r0, #0]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );

    traceRETURN_vListInitialise();
}
 8002364:	4770      	bx	lr
 8002366:	bf00      	nop

08002368 <vListInitialiseItem>:
void vListInitialiseItem( ListItem_t * const pxItem )
{
    traceENTER_vListInitialiseItem( pxItem );

    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8002368:	2300      	movs	r3, #0
 800236a:	6103      	str	r3, [r0, #16]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );

    traceRETURN_vListInitialiseItem();
}
 800236c:	4770      	bx	lr
 800236e:	bf00      	nop

08002370 <vListInsertEnd>:
    pxIndex->pxPrevious = pxNewListItem;

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 8002370:	e9d0 2300 	ldrd	r2, r3, [r0]
{
 8002374:	b410      	push	{r4}
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002376:	689c      	ldr	r4, [r3, #8]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 8002378:	3201      	adds	r2, #1
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800237a:	608c      	str	r4, [r1, #8]
    pxIndex->pxPrevious->pxNext = pxNewListItem;
 800237c:	689c      	ldr	r4, [r3, #8]
    pxNewListItem->pxNext = pxIndex;
 800237e:	604b      	str	r3, [r1, #4]
    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002380:	6061      	str	r1, [r4, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8002382:	6099      	str	r1, [r3, #8]

    traceRETURN_vListInsertEnd();
}
 8002384:	f85d 4b04 	ldr.w	r4, [sp], #4
    pxNewListItem->pxContainer = pxList;
 8002388:	6108      	str	r0, [r1, #16]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 800238a:	6002      	str	r2, [r0, #0]
}
 800238c:	4770      	bx	lr
 800238e:	bf00      	nop

08002390 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8002390:	b430      	push	{r4, r5}
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002392:	680d      	ldr	r5, [r1, #0]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8002394:	1c6b      	adds	r3, r5, #1
 8002396:	d010      	beq.n	80023ba <vListInsert+0x2a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 8002398:	f100 0308 	add.w	r3, r0, #8
 800239c:	461c      	mov	r4, r3
 800239e:	685b      	ldr	r3, [r3, #4]
 80023a0:	681a      	ldr	r2, [r3, #0]
 80023a2:	42aa      	cmp	r2, r5
 80023a4:	d9fa      	bls.n	800239c <vListInsert+0xc>

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 80023a6:	6802      	ldr	r2, [r0, #0]
    pxNewListItem->pxNext = pxIterator->pxNext;
 80023a8:	604b      	str	r3, [r1, #4]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 80023aa:	3201      	adds	r2, #1
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80023ac:	6099      	str	r1, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 80023ae:	608c      	str	r4, [r1, #8]
    pxIterator->pxNext = pxNewListItem;
 80023b0:	6061      	str	r1, [r4, #4]
    pxNewListItem->pxContainer = pxList;
 80023b2:	6108      	str	r0, [r1, #16]

    traceRETURN_vListInsert();
}
 80023b4:	bc30      	pop	{r4, r5}
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 80023b6:	6002      	str	r2, [r0, #0]
}
 80023b8:	4770      	bx	lr
        pxIterator = pxList->xListEnd.pxPrevious;
 80023ba:	6904      	ldr	r4, [r0, #16]
    pxNewListItem->pxNext = pxIterator->pxNext;
 80023bc:	6863      	ldr	r3, [r4, #4]
 80023be:	e7f2      	b.n	80023a6 <vListInsert+0x16>

080023c0 <uxListRemove>:
/*-----------------------------------------------------------*/


UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80023c0:	4603      	mov	r3, r0
    /* The list item knows which list it is in.  Obtain the list from the list
     * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 80023c2:	6902      	ldr	r2, [r0, #16]
{
 80023c4:	b410      	push	{r4}

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80023c6:	6854      	ldr	r4, [r2, #4]
    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80023c8:	6840      	ldr	r0, [r0, #4]
 80023ca:	6899      	ldr	r1, [r3, #8]
    if( pxList->pxIndex == pxItemToRemove )
 80023cc:	429c      	cmp	r4, r3
    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80023ce:	6081      	str	r1, [r0, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80023d0:	6048      	str	r0, [r1, #4]
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80023d2:	bf08      	it	eq
 80023d4:	6051      	streq	r1, [r2, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80023d6:	2100      	movs	r1, #0
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems - 1U );
 80023d8:	6810      	ldr	r0, [r2, #0]

    traceRETURN_uxListRemove( pxList->uxNumberOfItems );

    return pxList->uxNumberOfItems;
}
 80023da:	f85d 4b04 	ldr.w	r4, [sp], #4
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems - 1U );
 80023de:	3801      	subs	r0, #1
    pxItemToRemove->pxContainer = NULL;
 80023e0:	6119      	str	r1, [r3, #16]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems - 1U );
 80023e2:	6010      	str	r0, [r2, #0]
}
 80023e4:	4770      	bx	lr
 80023e6:	bf00      	nop

080023e8 <main>:
  * @brief  Main program
  * @param  None
  * @retval None
  */
int main(void)
{
 80023e8:	b500      	push	{lr}
 80023ea:	b09d      	sub	sp, #116	; 0x74

//	uint8_t c = 0;
	//float sum = 3.141592654;

  HAL_Init();
 80023ec:	f003 f94a 	bl	8005684 <HAL_Init>
  }
}

static void SystemClock_Config(void)
{
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80023f0:	2300      	movs	r3, #0
 80023f2:	e9cd 330b 	strd	r3, r3, [sp, #44]	; 0x2c
 80023f6:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
 80023fa:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80023fe:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8002402:	e9cd 3305 	strd	r3, r3, [sp, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8002406:	4a32      	ldr	r2, [pc, #200]	; (80024d0 <main+0xe8>)
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002408:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800240a:	9302      	str	r3, [sp, #8]
 800240c:	9307      	str	r3, [sp, #28]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800240e:	6913      	ldr	r3, [r2, #16]
 8002410:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8002414:	6113      	str	r3, [r2, #16]
 8002416:	6913      	ldr	r3, [r2, #16]
 8002418:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800241c:	9301      	str	r3, [sp, #4]
 800241e:	9b01      	ldr	r3, [sp, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8002420:	6953      	ldr	r3, [r2, #20]
 8002422:	071b      	lsls	r3, r3, #28
 8002424:	d5fc      	bpl.n	8002420 <main+0x38>
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002426:	2302      	movs	r3, #2
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8002428:	2021      	movs	r0, #33	; 0x21
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800242a:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800242e:	f44f 5480 	mov.w	r4, #4096	; 0x1000
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002432:	e9cd 0108 	strd	r0, r1, [sp, #32]
  RCC_OscInitStruct.PLL.PLLN = 40;
  RCC_OscInitStruct.PLL.PLLP = 2;
  RCC_OscInitStruct.PLL.PLLQ = 2;
  RCC_OscInitStruct.PLL.PLLR = 2;
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_3;
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 8002436:	2200      	movs	r2, #0
  RCC_OscInitStruct.PLL.PLLN = 40;
 8002438:	2128      	movs	r1, #40	; 0x28
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800243a:	e9cd 3316 	strd	r3, r3, [sp, #88]	; 0x58
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800243e:	9411      	str	r4, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002440:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLM = 2;
 8002442:	9314      	str	r3, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002444:	9318      	str	r3, [sp, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSE;
 8002446:	2403      	movs	r4, #3
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_3;
 8002448:	230c      	movs	r3, #12
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800244a:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_3;
 800244c:	9319      	str	r3, [sp, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800244e:	e9cd 221a 	strd	r2, r2, [sp, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSE;
 8002452:	9413      	str	r4, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLN = 40;
 8002454:	9115      	str	r1, [sp, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002456:	f005 f9f5 	bl	8007844 <HAL_RCC_OscConfig>
 800245a:	4603      	mov	r3, r0
 800245c:	b100      	cbz	r0, 8002460 <main+0x78>
  * @retval None
  */
void Error_Handler(void)
{
  /* User may add here some code to deal with this error */
  while(1)
 800245e:	e7fe      	b.n	800245e <main+0x76>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002460:	221f      	movs	r2, #31
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002462:	2105      	movs	r1, #5
 8002464:	a802      	add	r0, sp, #8
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002466:	e9cd 4303 	strd	r4, r3, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800246a:	e9cd 3305 	strd	r3, r3, [sp, #20]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 800246e:	9307      	str	r3, [sp, #28]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002470:	9202      	str	r2, [sp, #8]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002472:	f005 f887 	bl	8007584 <HAL_RCC_ClockConfig>
 8002476:	bb40      	cbnz	r0, 80024ca <main+0xe2>
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 8002478:	4a16      	ldr	r2, [pc, #88]	; (80024d4 <main+0xec>)
 800247a:	6813      	ldr	r3, [r2, #0]
 800247c:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002480:	f043 0320 	orr.w	r3, r3, #32
 8002484:	6013      	str	r3, [r2, #0]
  bsp_led_init();
 8002486:	f7ff f8eb 	bl	8001660 <bsp_led_init>
  bsp_lcd_init();
 800248a:	f7ff f89b 	bl	80015c4 <bsp_lcd_init>
  MX_SPI2_Init();
 800248e:	f7ff f801 	bl	8001494 <MX_SPI2_Init>
  if (HAL_ICACHE_Enable() != HAL_OK)
 8002492:	f003 ffa5 	bl	80063e0 <HAL_ICACHE_Enable>
 8002496:	4604      	mov	r4, r0
 8002498:	b9c0      	cbnz	r0, 80024cc <main+0xe4>
  MX_GPDMA1_Init();
 800249a:	f7ff fde7 	bl	800206c <MX_GPDMA1_Init>
  MX_USART2_UART_Init();
 800249e:	f7ff f99f 	bl	80017e0 <MX_USART2_UART_Init>
  MX_UART4_Init();
 80024a2:	f7ff f959 	bl	8001758 <MX_UART4_Init>
  MX_USB_PCD_Init();
 80024a6:	f7ff fc07 	bl	8001cb8 <MX_USB_PCD_Init>
  LCD_Init(1);
 80024aa:	2001      	movs	r0, #1
 80024ac:	f002 ff56 	bl	800535c <LCD_Init>
  Draw_Init();
 80024b0:	f7ff fce8 	bl	8001e84 <Draw_Init>
  Draw_Clear(0);
 80024b4:	4620      	mov	r0, r4
 80024b6:	f7ff fcf9 	bl	8001eac <Draw_Clear>
  rt_kprintf("Hello World! \r\n");
 80024ba:	4807      	ldr	r0, [pc, #28]	; (80024d8 <main+0xf0>)
 80024bc:	f7ff ff2c 	bl	8002318 <rt_kprintf>
  MX_FREERTOS_Init();
 80024c0:	f7fe ff4e 	bl	8001360 <MX_FREERTOS_Init>
  vTaskStartScheduler();
 80024c4:	f00c fa5e 	bl	800e984 <vTaskStartScheduler>
  while (1)
 80024c8:	e7fe      	b.n	80024c8 <main+0xe0>
  while(1)
 80024ca:	e7fe      	b.n	80024ca <main+0xe2>
 80024cc:	e7fe      	b.n	80024cc <main+0xe4>
 80024ce:	bf00      	nop
 80024d0:	44020800 	.word	0x44020800
 80024d4:	40022000 	.word	0x40022000
 80024d8:	080190b4 	.word	0x080190b4

080024dc <Error_Handler>:
 80024dc:	e7fe      	b.n	80024dc <Error_Handler>
 80024de:	bf00      	nop

080024e0 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80024e0:	4b03      	ldr	r3, [pc, #12]	; (80024f0 <HAL_TIM_PeriodElapsedCallback+0x10>)
 80024e2:	6802      	ldr	r2, [r0, #0]
 80024e4:	429a      	cmp	r2, r3
 80024e6:	d000      	beq.n	80024ea <HAL_TIM_PeriodElapsedCallback+0xa>
    HAL_IncTick();
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80024e8:	4770      	bx	lr
    HAL_IncTick();
 80024ea:	f003 b8f1 	b.w	80056d0 <HAL_IncTick>
 80024ee:	bf00      	nop
 80024f0:	40001000 	.word	0x40001000

080024f4 <compute_response_length_from_request.isra.0>:

/* Computes the length of the expected response including checksum */
static unsigned int compute_response_length_from_request(modbus_t *ctx, uint8_t *req)
{
    int length;
    const int offset = ctx->backend->header_length;
 80024f4:	6843      	ldr	r3, [r0, #4]

    switch (req[offset]) {
 80024f6:	5cca      	ldrb	r2, [r1, r3]
 80024f8:	3a01      	subs	r2, #1
 80024fa:	2a16      	cmp	r2, #22
 80024fc:	d80d      	bhi.n	800251a <compute_response_length_from_request.isra.0+0x26>
 80024fe:	e8df f002 	tbb	[pc, r2]
 8002502:	2020      	.short	0x2020
 8002504:	0c0c1414 	.word	0x0c0c1414
 8002508:	0c0c0c31 	.word	0x0c0c0c31
 800250c:	0c0c0c0c 	.word	0x0c0c0c0c
 8002510:	0c110c0c 	.word	0x0c110c0c
 8002514:	3311110c 	.word	0x3311110c
 8002518:	14          	.byte	0x14
 8002519:	00          	.byte	0x00
			return MSG_LENGTH_UNDEFINED;  /*  */
    case MODBUS_FC_MASK_WRITE_REGISTER:
        length = 7;
        break;
    default:
        length = 5;
 800251a:	2205      	movs	r2, #5
    }

    return offset + length + ctx->backend->checksum_length;
 800251c:	6880      	ldr	r0, [r0, #8]
 800251e:	4413      	add	r3, r2
 8002520:	4418      	add	r0, r3
 8002522:	4770      	bx	lr
    switch (req[offset]) {
 8002524:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
 8002528:	4770      	bx	lr
        length = 2 + 2 * (req[offset + 3] << 8 | req[offset + 4]);
 800252a:	4419      	add	r1, r3
 800252c:	f891 c003 	ldrb.w	ip, [r1, #3]
 8002530:	790a      	ldrb	r2, [r1, #4]
    return offset + length + ctx->backend->checksum_length;
 8002532:	6880      	ldr	r0, [r0, #8]
        length = 2 + 2 * (req[offset + 3] << 8 | req[offset + 4]);
 8002534:	ea42 220c 	orr.w	r2, r2, ip, lsl #8
 8002538:	3201      	adds	r2, #1
 800253a:	0052      	lsls	r2, r2, #1
    return offset + length + ctx->backend->checksum_length;
 800253c:	4413      	add	r3, r2
 800253e:	4418      	add	r0, r3
 8002540:	4770      	bx	lr
        int nb = (req[offset + 3] << 8) | req[offset + 4];
 8002542:	4419      	add	r1, r3
 8002544:	78ca      	ldrb	r2, [r1, #3]
 8002546:	7909      	ldrb	r1, [r1, #4]
    return offset + length + ctx->backend->checksum_length;
 8002548:	6880      	ldr	r0, [r0, #8]
        int nb = (req[offset + 3] << 8) | req[offset + 4];
 800254a:	ea41 2102 	orr.w	r1, r1, r2, lsl #8
        length = 2 + (nb / 8) + ((nb % 8) ? 1 : 0);
 800254e:	f011 0c07 	ands.w	ip, r1, #7
 8002552:	bf18      	it	ne
 8002554:	f04f 0c01 	movne.w	ip, #1
 8002558:	10ca      	asrs	r2, r1, #3
 800255a:	3202      	adds	r2, #2
 800255c:	4462      	add	r2, ip
    return offset + length + ctx->backend->checksum_length;
 800255e:	4413      	add	r3, r2
 8002560:	4418      	add	r0, r3
 8002562:	4770      	bx	lr
        length = 3;
 8002564:	2203      	movs	r2, #3
 8002566:	e7d9      	b.n	800251c <compute_response_length_from_request.isra.0+0x28>
    switch (req[offset]) {
 8002568:	2207      	movs	r2, #7
 800256a:	e7d7      	b.n	800251c <compute_response_length_from_request.isra.0+0x28>

0800256c <modbus_strerror>:
    switch (errnum) {
 800256c:	4b17      	ldr	r3, [pc, #92]	; (80025cc <modbus_strerror+0x60>)
 800256e:	4403      	add	r3, r0
 8002570:	2b10      	cmp	r3, #16
 8002572:	d80c      	bhi.n	800258e <modbus_strerror+0x22>
 8002574:	e8df f003 	tbb	[pc, r3]
 8002578:	110f270d 	.word	0x110f270d
 800257c:	19171513 	.word	0x19171513
 8002580:	1f1d1b0b 	.word	0x1f1d1b0b
 8002584:	250b2321 	.word	0x250b2321
 8002588:	09          	.byte	0x09
 8002589:	00          	.byte	0x00
        return "Response not from requested slave";
 800258a:	4811      	ldr	r0, [pc, #68]	; (80025d0 <modbus_strerror+0x64>)
 800258c:	4770      	bx	lr
        return strerror(errnum);
 800258e:	f010 b88d 	b.w	80126ac <strerror>
        return "Illegal function";
 8002592:	4810      	ldr	r0, [pc, #64]	; (80025d4 <modbus_strerror+0x68>)
}
 8002594:	4770      	bx	lr
        return "Illegal data value";
 8002596:	4810      	ldr	r0, [pc, #64]	; (80025d8 <modbus_strerror+0x6c>)
 8002598:	4770      	bx	lr
        return "Slave device or server failure";
 800259a:	4810      	ldr	r0, [pc, #64]	; (80025dc <modbus_strerror+0x70>)
 800259c:	4770      	bx	lr
        return "Acknowledge";
 800259e:	4810      	ldr	r0, [pc, #64]	; (80025e0 <modbus_strerror+0x74>)
 80025a0:	4770      	bx	lr
        return "Slave device or server is busy";
 80025a2:	4810      	ldr	r0, [pc, #64]	; (80025e4 <modbus_strerror+0x78>)
 80025a4:	4770      	bx	lr
        return "Negative acknowledge";
 80025a6:	4810      	ldr	r0, [pc, #64]	; (80025e8 <modbus_strerror+0x7c>)
 80025a8:	4770      	bx	lr
        return "Memory parity error";
 80025aa:	4810      	ldr	r0, [pc, #64]	; (80025ec <modbus_strerror+0x80>)
 80025ac:	4770      	bx	lr
        return "Gateway path unavailable";
 80025ae:	4810      	ldr	r0, [pc, #64]	; (80025f0 <modbus_strerror+0x84>)
 80025b0:	4770      	bx	lr
        return "Target device failed to respond";
 80025b2:	4810      	ldr	r0, [pc, #64]	; (80025f4 <modbus_strerror+0x88>)
 80025b4:	4770      	bx	lr
        return "Invalid CRC";
 80025b6:	4810      	ldr	r0, [pc, #64]	; (80025f8 <modbus_strerror+0x8c>)
 80025b8:	4770      	bx	lr
        return "Invalid data";
 80025ba:	4810      	ldr	r0, [pc, #64]	; (80025fc <modbus_strerror+0x90>)
 80025bc:	4770      	bx	lr
        return "Invalid exception code";
 80025be:	4810      	ldr	r0, [pc, #64]	; (8002600 <modbus_strerror+0x94>)
 80025c0:	4770      	bx	lr
        return "Too many data";
 80025c2:	4810      	ldr	r0, [pc, #64]	; (8002604 <modbus_strerror+0x98>)
 80025c4:	4770      	bx	lr
    switch (errnum) {
 80025c6:	4810      	ldr	r0, [pc, #64]	; (8002608 <modbus_strerror+0x9c>)
 80025c8:	4770      	bx	lr
 80025ca:	bf00      	nop
 80025cc:	f94dbdb1 	.word	0xf94dbdb1
 80025d0:	080191e4 	.word	0x080191e4
 80025d4:	080190c4 	.word	0x080190c4
 80025d8:	080190d8 	.word	0x080190d8
 80025dc:	080190ec 	.word	0x080190ec
 80025e0:	0801910c 	.word	0x0801910c
 80025e4:	08019118 	.word	0x08019118
 80025e8:	08019138 	.word	0x08019138
 80025ec:	08019150 	.word	0x08019150
 80025f0:	08019164 	.word	0x08019164
 80025f4:	08019180 	.word	0x08019180
 80025f8:	080191a0 	.word	0x080191a0
 80025fc:	080191ac 	.word	0x080191ac
 8002600:	080191bc 	.word	0x080191bc
 8002604:	080191d4 	.word	0x080191d4
 8002608:	08019208 	.word	0x08019208

0800260c <modbus_flush>:
{
 800260c:	b538      	push	{r3, r4, r5, lr}
    if (ctx == NULL) {
 800260e:	b180      	cbz	r0, 8002632 <modbus_flush+0x26>
    rc = ctx->backend->flush(ctx);
 8002610:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8002612:	4604      	mov	r4, r0
 8002614:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002616:	4798      	blx	r3
    if (rc != -1 && ctx->debug) {
 8002618:	1c43      	adds	r3, r0, #1
    rc = ctx->backend->flush(ctx);
 800261a:	4605      	mov	r5, r0
    if (rc != -1 && ctx->debug) {
 800261c:	d001      	beq.n	8002622 <modbus_flush+0x16>
 800261e:	68a3      	ldr	r3, [r4, #8]
 8002620:	b90b      	cbnz	r3, 8002626 <modbus_flush+0x1a>
}
 8002622:	4628      	mov	r0, r5
 8002624:	bd38      	pop	{r3, r4, r5, pc}
        MODBUS_DEBUG("Bytes flushed (%d)\n", rc);
 8002626:	4601      	mov	r1, r0
 8002628:	4805      	ldr	r0, [pc, #20]	; (8002640 <modbus_flush+0x34>)
 800262a:	f7ff fe75 	bl	8002318 <rt_kprintf>
}
 800262e:	4628      	mov	r0, r5
 8002630:	bd38      	pop	{r3, r4, r5, pc}
        errno = EINVAL;
 8002632:	2216      	movs	r2, #22
 8002634:	4b03      	ldr	r3, [pc, #12]	; (8002644 <modbus_flush+0x38>)
        return -1;
 8002636:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
        errno = EINVAL;
 800263a:	601a      	str	r2, [r3, #0]
        return -1;
 800263c:	e7f1      	b.n	8002622 <modbus_flush+0x16>
 800263e:	bf00      	nop
 8002640:	08019234 	.word	0x08019234
 8002644:	200056c8 	.word	0x200056c8

08002648 <check_confirmation>:

static int check_confirmation(modbus_t *ctx, uint8_t *req, uint8_t *rsp, int rsp_length)
{
 8002648:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	int rc;
	int rsp_length_computed;
	const unsigned int offset = ctx->backend->header_length;
 800264c:	6ac5      	ldr	r5, [r0, #44]	; 0x2c
{
 800264e:	4607      	mov	r7, r0
	const unsigned int offset = ctx->backend->header_length;
 8002650:	686c      	ldr	r4, [r5, #4]
	const int function = rsp[offset];

	if(ctx->backend->pre_check_confirmation) {
 8002652:	f8d5 b034 	ldr.w	fp, [r5, #52]	; 0x34
{
 8002656:	4690      	mov	r8, r2
 8002658:	460e      	mov	r6, r1
 800265a:	469a      	mov	sl, r3
	const int function = rsp[offset];
 800265c:	f812 9004 	ldrb.w	r9, [r2, r4]
	if(ctx->backend->pre_check_confirmation) {
 8002660:	f1bb 0f00 	cmp.w	fp, #0
 8002664:	d005      	beq.n	8002672 <check_confirmation+0x2a>
		rc = ctx->backend->pre_check_confirmation(ctx,req,rsp,rsp_length);
 8002666:	47d8      	blx	fp
 8002668:	4605      	mov	r5, r0
		if(rc == -1) {
 800266a:	3001      	adds	r0, #1
 800266c:	f000 80f8 	beq.w	8002860 <check_confirmation+0x218>
 8002670:	6afd      	ldr	r5, [r7, #44]	; 0x2c
	}

	rsp_length_computed = compute_response_length_from_request(ctx, req);
	
	/* Exception code */
	if(function >= 0x80 ) {
 8002672:	f1b9 0f7f 	cmp.w	r9, #127	; 0x7f
 8002676:	dd17      	ble.n	80026a8 <check_confirmation+0x60>
		if(rsp_length == (int)(offset + 2 + ctx->backend->checksum_length) && 
 8002678:	68aa      	ldr	r2, [r5, #8]
 800267a:	1ca3      	adds	r3, r4, #2
 800267c:	4413      	add	r3, r2
 800267e:	4553      	cmp	r3, sl
 8002680:	d106      	bne.n	8002690 <check_confirmation+0x48>
			req[offset] == (rsp[offset] - 0x80)) {
 8002682:	f818 3004 	ldrb.w	r3, [r8, r4]
 8002686:	5d32      	ldrb	r2, [r6, r4]
 8002688:	3b80      	subs	r3, #128	; 0x80
		if(rsp_length == (int)(offset + 2 + ctx->backend->checksum_length) && 
 800268a:	429a      	cmp	r2, r3
 800268c:	f000 808b 	beq.w	80027a6 <check_confirmation+0x15e>
					errno = EMBBADEXC;
				}
				_error_print(ctx, NULL);
				return -1;
		} else {
			errno = EMBBADEXC;
 8002690:	4a7e      	ldr	r2, [pc, #504]	; (800288c <check_confirmation+0x244>)
 8002692:	487f      	ldr	r0, [pc, #508]	; (8002890 <check_confirmation+0x248>)
    if (ctx->debug) {
 8002694:	68bb      	ldr	r3, [r7, #8]
			errno = EMBBADEXC;
 8002696:	6010      	str	r0, [r2, #0]
    if (ctx->debug) {
 8002698:	2b00      	cmp	r3, #0
 800269a:	f040 8091 	bne.w	80027c0 <check_confirmation+0x178>
				return -1;
 800269e:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
        }
        errno = EMBBADDATA;
        rc = -1;
    }
    return rc;	
}
 80026a2:	4628      	mov	r0, r5
 80026a4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	rsp_length_computed = compute_response_length_from_request(ctx, req);
 80026a8:	4628      	mov	r0, r5
 80026aa:	4631      	mov	r1, r6
 80026ac:	f7ff ff22 	bl	80024f4 <compute_response_length_from_request.isra.0>
    if ((rsp_length == rsp_length_computed ||
 80026b0:	4582      	cmp	sl, r0
 80026b2:	d002      	beq.n	80026ba <check_confirmation+0x72>
 80026b4:	1c42      	adds	r2, r0, #1
 80026b6:	f040 80c0 	bne.w	800283a <check_confirmation+0x1f2>
        if (function != req[offset]) {
 80026ba:	5d32      	ldrb	r2, [r6, r4]
 80026bc:	4591      	cmp	r9, r2
 80026be:	f040 80c6 	bne.w	800284e <check_confirmation+0x206>
        switch (function) {
 80026c2:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 80026c6:	f1b9 0f16 	cmp.w	r9, #22
 80026ca:	d80d      	bhi.n	80026e8 <check_confirmation+0xa0>
 80026cc:	e8df f009 	tbb	[pc, r9]
 80026d0:	10102929 	.word	0x10102929
 80026d4:	0c0c5151 	.word	0x0c0c5151
 80026d8:	0c0c0c0c 	.word	0x0c0c0c0c
 80026dc:	39390c0c 	.word	0x39390c0c
 80026e0:	0c0c0c68 	.word	0x0c0c0c68
 80026e4:	0c61      	.short	0x0c61
 80026e6:	10          	.byte	0x10
 80026e7:	00          	.byte	0x00
 80026e8:	2501      	movs	r5, #1
}
 80026ea:	4628      	mov	r0, r5
 80026ec:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
            req_nb_value = (req[offset + 3] << 8) + req[offset + 4];
 80026f0:	4426      	add	r6, r4
 80026f2:	78f1      	ldrb	r1, [r6, #3]
 80026f4:	7932      	ldrb	r2, [r6, #4]
            rsp_nb_value = (rsp[offset + 1] / 2);
 80026f6:	4444      	add	r4, r8
 80026f8:	7863      	ldrb	r3, [r4, #1]
            req_nb_value = (req[offset + 3] << 8) + req[offset + 4];
 80026fa:	eb02 2201 	add.w	r2, r2, r1, lsl #8
        if ((req_nb_value == rsp_nb_value) && (resp_addr_ok == TRUE) &&
 80026fe:	ebb2 0f53 	cmp.w	r2, r3, lsr #1
            rsp_nb_value = (rsp[offset + 1] / 2);
 8002702:	ea4f 0553 	mov.w	r5, r3, lsr #1
        if ((req_nb_value == rsp_nb_value) && (resp_addr_ok == TRUE) &&
 8002706:	d0cc      	beq.n	80026a2 <check_confirmation+0x5a>
            if (ctx->debug) {
 8002708:	68bb      	ldr	r3, [r7, #8]
 800270a:	2b00      	cmp	r3, #0
 800270c:	f040 8086 	bne.w	800281c <check_confirmation+0x1d4>
            if (ctx->error_recovery & MODBUS_ERROR_RECOVERY_PROTOCOL) {
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	075b      	lsls	r3, r3, #29
 8002714:	d45e      	bmi.n	80027d4 <check_confirmation+0x18c>
            errno = EMBBADDATA;
 8002716:	4b5d      	ldr	r3, [pc, #372]	; (800288c <check_confirmation+0x244>)
 8002718:	4a5e      	ldr	r2, [pc, #376]	; (8002894 <check_confirmation+0x24c>)
            return -1;
 800271a:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
            errno = EMBBADDATA;
 800271e:	601a      	str	r2, [r3, #0]
            return -1;
 8002720:	e7bf      	b.n	80026a2 <check_confirmation+0x5a>
            req_nb_value = (req[offset + 3] << 8) + req[offset + 4];
 8002722:	4426      	add	r6, r4
 8002724:	7932      	ldrb	r2, [r6, #4]
 8002726:	78f3      	ldrb	r3, [r6, #3]
            rsp_nb_value = rsp[offset + 1];
 8002728:	4444      	add	r4, r8
            req_nb_value = (req[offset + 3] << 8) + req[offset + 4];
 800272a:	eb02 2303 	add.w	r3, r2, r3, lsl #8
            req_nb_value = (req_nb_value / 8) + ((req_nb_value % 8) ? 1 : 0);
 800272e:	f012 0207 	ands.w	r2, r2, #7
 8002732:	bf18      	it	ne
 8002734:	2201      	movne	r2, #1
            rsp_nb_value = rsp[offset + 1];
 8002736:	7865      	ldrb	r5, [r4, #1]
            req_nb_value = (req_nb_value / 8) + ((req_nb_value % 8) ? 1 : 0);
 8002738:	eb02 02d3 	add.w	r2, r2, r3, lsr #3
        if ((req_nb_value == rsp_nb_value) && (resp_addr_ok == TRUE) &&
 800273c:	42aa      	cmp	r2, r5
 800273e:	d0b0      	beq.n	80026a2 <check_confirmation+0x5a>
 8002740:	e7e2      	b.n	8002708 <check_confirmation+0xc0>
            if ((req[offset + 1] != rsp[offset + 1]) ||
 8002742:	1c63      	adds	r3, r4, #1
 8002744:	5cf2      	ldrb	r2, [r6, r3]
 8002746:	f818 3003 	ldrb.w	r3, [r8, r3]
 800274a:	429a      	cmp	r2, r3
 800274c:	d05d      	beq.n	800280a <check_confirmation+0x1c2>
                resp_addr_ok = FALSE;
 800274e:	2100      	movs	r1, #0
            req_nb_value = (req[offset + 3] << 8) + req[offset + 4];
 8002750:	1ce3      	adds	r3, r4, #3
 8002752:	3404      	adds	r4, #4
 8002754:	5cf0      	ldrb	r0, [r6, r3]
 8002756:	5d32      	ldrb	r2, [r6, r4]
            rsp_nb_value = (rsp[offset + 3] << 8) | rsp[offset + 4];
 8002758:	f818 5004 	ldrb.w	r5, [r8, r4]
            req_nb_value = (req[offset + 3] << 8) + req[offset + 4];
 800275c:	eb02 2200 	add.w	r2, r2, r0, lsl #8
            rsp_nb_value = (rsp[offset + 3] << 8) | rsp[offset + 4];
 8002760:	f818 0003 	ldrb.w	r0, [r8, r3]
 8002764:	ea45 2500 	orr.w	r5, r5, r0, lsl #8
        if ((req_nb_value == rsp_nb_value) && (resp_addr_ok == TRUE) &&
 8002768:	42aa      	cmp	r2, r5
 800276a:	d1cd      	bne.n	8002708 <check_confirmation+0xc0>
 800276c:	2900      	cmp	r1, #0
 800276e:	d198      	bne.n	80026a2 <check_confirmation+0x5a>
 8002770:	e7ca      	b.n	8002708 <check_confirmation+0xc0>
            if ((req[offset + 1] != rsp[offset + 1]) ||
 8002772:	1c63      	adds	r3, r4, #1
 8002774:	5cf2      	ldrb	r2, [r6, r3]
 8002776:	f818 3003 	ldrb.w	r3, [r8, r3]
 800277a:	429a      	cmp	r2, r3
 800277c:	d03c      	beq.n	80027f8 <check_confirmation+0x1b0>
                resp_addr_ok = FALSE;
 800277e:	2500      	movs	r5, #0
            if ((req[offset + 3] != rsp[offset + 3]) ||
 8002780:	1ce3      	adds	r3, r4, #3
 8002782:	5cf2      	ldrb	r2, [r6, r3]
 8002784:	f818 3003 	ldrb.w	r3, [r8, r3]
 8002788:	429a      	cmp	r2, r3
 800278a:	d04c      	beq.n	8002826 <check_confirmation+0x1de>
            req_nb_value = rsp_nb_value = 1;
 800278c:	2501      	movs	r5, #1
 800278e:	462a      	mov	r2, r5
 8002790:	e7ba      	b.n	8002708 <check_confirmation+0xc0>
			if(!memcpy(req,rsp, rsp_length)) {
 8002792:	4652      	mov	r2, sl
 8002794:	4641      	mov	r1, r8
 8002796:	4630      	mov	r0, r6
 8002798:	f7fe fc2e 	bl	8000ff8 <memcpy>
        int rsp_nb_value = 0;
 800279c:	2500      	movs	r5, #0
 800279e:	e780      	b.n	80026a2 <check_confirmation+0x5a>
            req_nb_value = rsp_nb_value = rsp[offset + 1];
 80027a0:	4444      	add	r4, r8
 80027a2:	7865      	ldrb	r5, [r4, #1]
        if ((req_nb_value == rsp_nb_value) && (resp_addr_ok == TRUE) &&
 80027a4:	e77d      	b.n	80026a2 <check_confirmation+0x5a>
				int exception_code = rsp[offset + 1];
 80027a6:	4444      	add	r4, r8
 80027a8:	7863      	ldrb	r3, [r4, #1]
					errno = MODBUS_ENOBASE + exception_code;
 80027aa:	4a38      	ldr	r2, [pc, #224]	; (800288c <check_confirmation+0x244>)
				if(exception_code < MODBUS_EXCEPTION_MAX) {
 80027ac:	2b0b      	cmp	r3, #11
					errno = MODBUS_ENOBASE + exception_code;
 80027ae:	bfd6      	itet	le
 80027b0:	4839      	ldrle	r0, [pc, #228]	; (8002898 <check_confirmation+0x250>)
					errno = EMBBADEXC;
 80027b2:	4837      	ldrgt	r0, [pc, #220]	; (8002890 <check_confirmation+0x248>)
					errno = MODBUS_ENOBASE + exception_code;
 80027b4:	18c0      	addle	r0, r0, r3
    if (ctx->debug) {
 80027b6:	68bb      	ldr	r3, [r7, #8]
 80027b8:	6010      	str	r0, [r2, #0]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	f43f af6f 	beq.w	800269e <check_confirmation+0x56>
        MODBUS_DEBUG("ERROR %s", modbus_strerror(errno));
 80027c0:	f7ff fed4 	bl	800256c <modbus_strerror>
 80027c4:	4601      	mov	r1, r0
 80027c6:	4835      	ldr	r0, [pc, #212]	; (800289c <check_confirmation+0x254>)
 80027c8:	f7ff fda6 	bl	8002318 <rt_kprintf>
			MODBUS_DEBUG("\r\n");
 80027cc:	4834      	ldr	r0, [pc, #208]	; (80028a0 <check_confirmation+0x258>)
 80027ce:	f7ff fda3 	bl	8002318 <rt_kprintf>
 80027d2:	e764      	b.n	800269e <check_confirmation+0x56>
	vTaskDelay( ctx->response_timeout.tv_sec * 1000 + ((long int) ctx->response_timeout.tv_usec) / 1000 );
 80027d4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80027d8:	69bb      	ldr	r3, [r7, #24]
 80027da:	4a32      	ldr	r2, [pc, #200]	; (80028a4 <check_confirmation+0x25c>)
 80027dc:	6979      	ldr	r1, [r7, #20]
 80027de:	fb82 4203 	smull	r4, r2, r2, r3
 80027e2:	17db      	asrs	r3, r3, #31
 80027e4:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
 80027e8:	fb00 3001 	mla	r0, r0, r1, r3
 80027ec:	f00c f8a8 	bl	800e940 <vTaskDelay>
                modbus_flush(ctx);
 80027f0:	4638      	mov	r0, r7
 80027f2:	f7ff ff0b 	bl	800260c <modbus_flush>
 80027f6:	e78e      	b.n	8002716 <check_confirmation+0xce>
                (req[offset + 2] != rsp[offset + 2])) {
 80027f8:	1ca3      	adds	r3, r4, #2
            if ((req[offset + 1] != rsp[offset + 1]) ||
 80027fa:	5cf5      	ldrb	r5, [r6, r3]
 80027fc:	f818 1003 	ldrb.w	r1, [r8, r3]
 8002800:	1a6d      	subs	r5, r5, r1
 8002802:	fab5 f585 	clz	r5, r5
 8002806:	096d      	lsrs	r5, r5, #5
 8002808:	e7ba      	b.n	8002780 <check_confirmation+0x138>
                (req[offset + 2] != rsp[offset + 2])) {
 800280a:	1ca3      	adds	r3, r4, #2
            if ((req[offset + 1] != rsp[offset + 1]) ||
 800280c:	5cf1      	ldrb	r1, [r6, r3]
 800280e:	f818 3003 	ldrb.w	r3, [r8, r3]
 8002812:	1ac9      	subs	r1, r1, r3
 8002814:	fab1 f181 	clz	r1, r1
 8002818:	0949      	lsrs	r1, r1, #5
 800281a:	e799      	b.n	8002750 <check_confirmation+0x108>
                MODBUS_DEBUG("Received data not corresponding to the request (%d != %d)\n",
 800281c:	4629      	mov	r1, r5
 800281e:	4822      	ldr	r0, [pc, #136]	; (80028a8 <check_confirmation+0x260>)
 8002820:	f7ff fd7a 	bl	8002318 <rt_kprintf>
 8002824:	e774      	b.n	8002710 <check_confirmation+0xc8>
                (req[offset + 4] != rsp[offset + 4])) {
 8002826:	3404      	adds	r4, #4
            if ((req[offset + 3] != rsp[offset + 3]) ||
 8002828:	5d32      	ldrb	r2, [r6, r4]
 800282a:	f818 3004 	ldrb.w	r3, [r8, r4]
 800282e:	429a      	cmp	r2, r3
 8002830:	d1ac      	bne.n	800278c <check_confirmation+0x144>
        if ((req_nb_value == rsp_nb_value) && (resp_addr_ok == TRUE) &&
 8002832:	2d01      	cmp	r5, #1
 8002834:	f43f af35 	beq.w	80026a2 <check_confirmation+0x5a>
 8002838:	e7a8      	b.n	800278c <check_confirmation+0x144>
        if (ctx->debug) {
 800283a:	68bb      	ldr	r3, [r7, #8]
 800283c:	2b00      	cmp	r3, #0
 800283e:	f43f af67 	beq.w	8002710 <check_confirmation+0xc8>
            MODBUS_DEBUG("Message length not corresponding to the computed length (%d != %d)\n",
 8002842:	4602      	mov	r2, r0
 8002844:	4651      	mov	r1, sl
 8002846:	4819      	ldr	r0, [pc, #100]	; (80028ac <check_confirmation+0x264>)
 8002848:	f7ff fd66 	bl	8002318 <rt_kprintf>
 800284c:	e760      	b.n	8002710 <check_confirmation+0xc8>
            if (ctx->debug) {
 800284e:	68bb      	ldr	r3, [r7, #8]
 8002850:	2b00      	cmp	r3, #0
 8002852:	f43f af5d 	beq.w	8002710 <check_confirmation+0xc8>
                MODBUS_DEBUG(
 8002856:	4649      	mov	r1, r9
 8002858:	4815      	ldr	r0, [pc, #84]	; (80028b0 <check_confirmation+0x268>)
 800285a:	f7ff fd5d 	bl	8002318 <rt_kprintf>
 800285e:	e757      	b.n	8002710 <check_confirmation+0xc8>
			if(ctx->error_recovery & MODBUS_ERROR_RECOVERY_PROTOCOL) {
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	0759      	lsls	r1, r3, #29
 8002864:	f57f af1b 	bpl.w	800269e <check_confirmation+0x56>
	vTaskDelay( ctx->response_timeout.tv_sec * 1000 + ((long int) ctx->response_timeout.tv_usec) / 1000 );
 8002868:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800286c:	69bb      	ldr	r3, [r7, #24]
 800286e:	4a0d      	ldr	r2, [pc, #52]	; (80028a4 <check_confirmation+0x25c>)
 8002870:	6979      	ldr	r1, [r7, #20]
 8002872:	fb82 4203 	smull	r4, r2, r2, r3
 8002876:	17db      	asrs	r3, r3, #31
 8002878:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
 800287c:	fb00 3001 	mla	r0, r0, r1, r3
 8002880:	f00c f85e 	bl	800e940 <vTaskDelay>
				modbus_flush(ctx);
 8002884:	4638      	mov	r0, r7
 8002886:	f7ff fec1 	bl	800260c <modbus_flush>
 800288a:	e70a      	b.n	80026a2 <check_confirmation+0x5a>
 800288c:	200056c8 	.word	0x200056c8
 8002890:	06b2425c 	.word	0x06b2425c
 8002894:	06b2425b 	.word	0x06b2425b
 8002898:	06b2424e 	.word	0x06b2424e
 800289c:	08019220 	.word	0x08019220
 80028a0:	08018090 	.word	0x08018090
 80028a4:	10624dd3 	.word	0x10624dd3
 80028a8:	0801928c 	.word	0x0801928c
 80028ac:	080192c8 	.word	0x080192c8
 80028b0:	08019248 	.word	0x08019248

080028b4 <send_msg>:
{
 80028b4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80028b8:	460e      	mov	r6, r1
    msg_length = ctx->backend->send_msg_pre(msg, msg_length);
 80028ba:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
{
 80028bc:	4604      	mov	r4, r0
    msg_length = ctx->backend->send_msg_pre(msg, msg_length);
 80028be:	6a1b      	ldr	r3, [r3, #32]
 80028c0:	4611      	mov	r1, r2
 80028c2:	4630      	mov	r0, r6
 80028c4:	4798      	blx	r3
    if (ctx->debug) {
 80028c6:	68a3      	ldr	r3, [r4, #8]
    msg_length = ctx->backend->send_msg_pre(msg, msg_length);
 80028c8:	4682      	mov	sl, r0
    if (ctx->debug) {
 80028ca:	b17b      	cbz	r3, 80028ec <send_msg+0x38>
        for (i = 0; i < msg_length; i++)
 80028cc:	2800      	cmp	r0, #0
 80028ce:	dd0a      	ble.n	80028e6 <send_msg+0x32>
 80028d0:	1e75      	subs	r5, r6, #1
            MODBUS_DEBUG("[%.2X]", msg[i]);
 80028d2:	4f37      	ldr	r7, [pc, #220]	; (80029b0 <send_msg+0xfc>)
 80028d4:	eb05 0800 	add.w	r8, r5, r0
 80028d8:	f815 1f01 	ldrb.w	r1, [r5, #1]!
 80028dc:	4638      	mov	r0, r7
 80028de:	f7ff fd1b 	bl	8002318 <rt_kprintf>
        for (i = 0; i < msg_length; i++)
 80028e2:	45a8      	cmp	r8, r5
 80028e4:	d1f8      	bne.n	80028d8 <send_msg+0x24>
        MODBUS_DEBUG("\n");
 80028e6:	4833      	ldr	r0, [pc, #204]	; (80029b4 <send_msg+0x100>)
 80028e8:	f7ff fd16 	bl	8002318 <rt_kprintf>
        MODBUS_DEBUG("ERROR %s", modbus_strerror(errno));
 80028ec:	4f32      	ldr	r7, [pc, #200]	; (80029b8 <send_msg+0x104>)
 80028ee:	f8df 90d4 	ldr.w	r9, [pc, #212]	; 80029c4 <send_msg+0x110>
	vTaskDelay( ctx->response_timeout.tv_sec * 1000 + ((long int) ctx->response_timeout.tv_usec) / 1000 );
 80028f2:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 80029c8 <send_msg+0x114>
        rc = ctx->backend->send(ctx, msg, msg_length);
 80028f6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80028f8:	4631      	mov	r1, r6
 80028fa:	4652      	mov	r2, sl
 80028fc:	4620      	mov	r0, r4
 80028fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002900:	4798      	blx	r3
        if (rc == -1) {
 8002902:	1c41      	adds	r1, r0, #1
        rc = ctx->backend->send(ctx, msg, msg_length);
 8002904:	4605      	mov	r5, r0
        if (rc == -1) {
 8002906:	d006      	beq.n	8002916 <send_msg+0x62>
    if (rc > 0 && rc != msg_length) {
 8002908:	2800      	cmp	r0, #0
 800290a:	dd01      	ble.n	8002910 <send_msg+0x5c>
 800290c:	4582      	cmp	sl, r0
 800290e:	d149      	bne.n	80029a4 <send_msg+0xf0>
}
 8002910:	4628      	mov	r0, r5
 8002912:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (ctx->debug) {
 8002916:	68a3      	ldr	r3, [r4, #8]
 8002918:	bb43      	cbnz	r3, 800296c <send_msg+0xb8>
            if (ctx->error_recovery & MODBUS_ERROR_RECOVERY_LINK) {
 800291a:	68e3      	ldr	r3, [r4, #12]
 800291c:	079a      	lsls	r2, r3, #30
 800291e:	d5f7      	bpl.n	8002910 <send_msg+0x5c>
                int saved_errno = errno;
 8002920:	f8d7 b000 	ldr.w	fp, [r7]
                if ((errno == EBADF || errno == ECONNRESET || errno == EPIPE)) {
 8002924:	f1bb 0f09 	cmp.w	fp, #9
 8002928:	d005      	beq.n	8002936 <send_msg+0x82>
 800292a:	f1bb 0f83 	cmp.w	fp, #131	; 0x83
 800292e:	d002      	beq.n	8002936 <send_msg+0x82>
 8002930:	f1bb 0f20 	cmp.w	fp, #32
 8002934:	d125      	bne.n	8002982 <send_msg+0xce>
void modbus_close(modbus_t *ctx)
{
	if(NULL == ctx) {
		return;
	}
	ctx->backend->close(ctx);
 8002936:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002938:	4620      	mov	r0, r4
 800293a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800293c:	4798      	blx	r3
	vTaskDelay( ctx->response_timeout.tv_sec * 1000 + ((long int) ctx->response_timeout.tv_usec) / 1000 );
 800293e:	e9d4 2305 	ldrd	r2, r3, [r4, #20]
 8002942:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002946:	fb88 c103 	smull	ip, r1, r8, r3
 800294a:	17db      	asrs	r3, r3, #31
 800294c:	ebc3 13a1 	rsb	r3, r3, r1, asr #6
 8002950:	fb00 3002 	mla	r0, r0, r2, r3
 8002954:	f00b fff4 	bl	800e940 <vTaskDelay>
	return ctx->backend->connect(ctx);
 8002958:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800295a:	4620      	mov	r0, r4
 800295c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800295e:	4798      	blx	r3
    } while ((ctx->error_recovery & MODBUS_ERROR_RECOVERY_LINK) && rc == -1);
 8002960:	68e3      	ldr	r3, [r4, #12]
                errno = saved_errno;
 8002962:	f8c7 b000 	str.w	fp, [r7]
    } while ((ctx->error_recovery & MODBUS_ERROR_RECOVERY_LINK) && rc == -1);
 8002966:	079b      	lsls	r3, r3, #30
 8002968:	d4c5      	bmi.n	80028f6 <send_msg+0x42>
 800296a:	e7d1      	b.n	8002910 <send_msg+0x5c>
        MODBUS_DEBUG("ERROR %s", modbus_strerror(errno));
 800296c:	6838      	ldr	r0, [r7, #0]
 800296e:	f7ff fdfd 	bl	800256c <modbus_strerror>
 8002972:	4601      	mov	r1, r0
 8002974:	4648      	mov	r0, r9
 8002976:	f7ff fccf 	bl	8002318 <rt_kprintf>
			MODBUS_DEBUG("\r\n");
 800297a:	4810      	ldr	r0, [pc, #64]	; (80029bc <send_msg+0x108>)
 800297c:	f7ff fccc 	bl	8002318 <rt_kprintf>
 8002980:	e7cb      	b.n	800291a <send_msg+0x66>
	vTaskDelay( ctx->response_timeout.tv_sec * 1000 + ((long int) ctx->response_timeout.tv_usec) / 1000 );
 8002982:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002986:	e9d4 3205 	ldrd	r3, r2, [r4, #20]
 800298a:	fb88 c102 	smull	ip, r1, r8, r2
 800298e:	17d2      	asrs	r2, r2, #31
 8002990:	ebc2 12a1 	rsb	r2, r2, r1, asr #6
 8002994:	fb00 2003 	mla	r0, r0, r3, r2
 8002998:	f00b ffd2 	bl	800e940 <vTaskDelay>
                    modbus_flush(ctx);
 800299c:	4620      	mov	r0, r4
 800299e:	f7ff fe35 	bl	800260c <modbus_flush>
 80029a2:	e7dd      	b.n	8002960 <send_msg+0xac>
        errno = EMBBADDATA;
 80029a4:	4b04      	ldr	r3, [pc, #16]	; (80029b8 <send_msg+0x104>)
 80029a6:	4a06      	ldr	r2, [pc, #24]	; (80029c0 <send_msg+0x10c>)
        return -1;
 80029a8:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
        errno = EMBBADDATA;
 80029ac:	601a      	str	r2, [r3, #0]
        return -1;
 80029ae:	e7af      	b.n	8002910 <send_msg+0x5c>
 80029b0:	0801930c 	.word	0x0801930c
 80029b4:	080193d0 	.word	0x080193d0
 80029b8:	200056c8 	.word	0x200056c8
 80029bc:	08018090 	.word	0x08018090
 80029c0:	06b2425b 	.word	0x06b2425b
 80029c4:	08019220 	.word	0x08019220
 80029c8:	10624dd3 	.word	0x10624dd3

080029cc <_modbus_receive_msg>:
{	
 80029cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if(ctx->debug) {
 80029d0:	6883      	ldr	r3, [r0, #8]
{	
 80029d2:	b087      	sub	sp, #28
 80029d4:	4605      	mov	r5, r0
 80029d6:	9101      	str	r1, [sp, #4]
 80029d8:	9205      	str	r2, [sp, #20]
	if(ctx->debug) {
 80029da:	2b00      	cmp	r3, #0
 80029dc:	f000 80e5 	beq.w	8002baa <_modbus_receive_msg+0x1de>
		if(msg_type == MSG_INDICATION){
 80029e0:	2a00      	cmp	r2, #0
 80029e2:	d147      	bne.n	8002a74 <_modbus_receive_msg+0xa8>
			MODBUS_DEBUG("Waiting for an indication... \r\n");
 80029e4:	4897      	ldr	r0, [pc, #604]	; (8002c44 <_modbus_receive_msg+0x278>)
 80029e6:	f7ff fc97 	bl	8002318 <rt_kprintf>
	if(!ctx->backend->is_connected(ctx)) {
 80029ea:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80029ec:	4628      	mov	r0, r5
 80029ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029f0:	4798      	blx	r3
 80029f2:	2800      	cmp	r0, #0
 80029f4:	f000 813c 	beq.w	8002c70 <_modbus_receive_msg+0x2a4>
	length_to_read = ctx->backend->header_length + 1;
 80029f8:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80029fa:	685c      	ldr	r4, [r3, #4]
 80029fc:	3401      	adds	r4, #1
		if( (ctx->indication_timeout.tv_sec == 0) && (ctx->indication_timeout.tv_usec == 0) ) {
 80029fe:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8002a00:	f8d5 9028 	ldr.w	r9, [r5, #40]	; 0x28
 8002a04:	9202      	str	r2, [sp, #8]
	while(0 != length_to_read) {
 8002a06:	2c00      	cmp	r4, #0
 8002a08:	f000 8119 	beq.w	8002c3e <_modbus_receive_msg+0x272>
 8002a0c:	2600      	movs	r6, #0
 8002a0e:	ea4f 72e9 	mov.w	r2, r9, asr #31
                MODBUS_DEBUG("<%.2X>", msg[msg_length + i]);
 8002a12:	f8df 8258 	ldr.w	r8, [pc, #600]	; 8002c6c <_modbus_receive_msg+0x2a0>
	while(0 != length_to_read) {
 8002a16:	9604      	str	r6, [sp, #16]
 8002a18:	9203      	str	r2, [sp, #12]
		rc = ctx->backend->recv(ctx, msg + msg_length, length_to_read, recv_timeout);
 8002a1a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002a1e:	6adf      	ldr	r7, [r3, #44]	; 0x2c
		recv_timeout = p_tv->tv_sec * 1000 + p_tv->tv_usec / 1000;
 8002a20:	4b89      	ldr	r3, [pc, #548]	; (8002c48 <_modbus_receive_msg+0x27c>)
		rc = ctx->backend->recv(ctx, msg + msg_length, length_to_read, recv_timeout);
 8002a22:	4628      	mov	r0, r5
		recv_timeout = p_tv->tv_sec * 1000 + p_tv->tv_usec / 1000;
 8002a24:	fb83 2309 	smull	r2, r3, r3, r9
 8002a28:	9a03      	ldr	r2, [sp, #12]
 8002a2a:	ebc2 13a3 	rsb	r3, r2, r3, asr #6
		rc = ctx->backend->recv(ctx, msg + msg_length, length_to_read, recv_timeout);
 8002a2e:	9a02      	ldr	r2, [sp, #8]
 8002a30:	fb01 3302 	mla	r3, r1, r2, r3
 8002a34:	9a01      	ldr	r2, [sp, #4]
 8002a36:	eb02 0b06 	add.w	fp, r2, r6
 8002a3a:	4659      	mov	r1, fp
 8002a3c:	4622      	mov	r2, r4
 8002a3e:	47b8      	blx	r7
		if(0 == rc) {
 8002a40:	4682      	mov	sl, r0
 8002a42:	2800      	cmp	r0, #0
 8002a44:	f000 80a0 	beq.w	8002b88 <_modbus_receive_msg+0x1bc>
		if(-1 == rc) {
 8002a48:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8002a4c:	f000 809f 	beq.w	8002b8e <_modbus_receive_msg+0x1c2>
        if (ctx->debug) {
 8002a50:	68ab      	ldr	r3, [r5, #8]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d132      	bne.n	8002abc <_modbus_receive_msg+0xf0>
		if(0 == length_to_read) {
 8002a56:	ebb4 040a 	subs.w	r4, r4, sl
		msg_length += rc;
 8002a5a:	4456      	add	r6, sl
		if(0 == length_to_read) {
 8002a5c:	d01c      	beq.n	8002a98 <_modbus_receive_msg+0xcc>
 8002a5e:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
			(ctx->byte_timeout.tv_sec > 0 || ctx->byte_timeout.tv_usec > 0 ) ) {
 8002a60:	69ea      	ldr	r2, [r5, #28]
		if(length_to_read >0 && 
 8002a62:	2a00      	cmp	r2, #0
 8002a64:	dd37      	ble.n	8002ad6 <_modbus_receive_msg+0x10a>
			(ctx->byte_timeout.tv_sec > 0 || ctx->byte_timeout.tv_usec > 0 ) ) {
 8002a66:	f8d5 9020 	ldr.w	r9, [r5, #32]
 8002a6a:	9202      	str	r2, [sp, #8]
 8002a6c:	ea4f 72e9 	mov.w	r2, r9, asr #31
 8002a70:	9203      	str	r2, [sp, #12]
	while(0 != length_to_read) {
 8002a72:	e7d2      	b.n	8002a1a <_modbus_receive_msg+0x4e>
			MODBUS_DEBUG("Waiting for a confirmation... \r\n");
 8002a74:	4875      	ldr	r0, [pc, #468]	; (8002c4c <_modbus_receive_msg+0x280>)
 8002a76:	f7ff fc4f 	bl	8002318 <rt_kprintf>
	if(!ctx->backend->is_connected(ctx)) {
 8002a7a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8002a7c:	4628      	mov	r0, r5
 8002a7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a80:	4798      	blx	r3
 8002a82:	2800      	cmp	r0, #0
 8002a84:	f000 80f4 	beq.w	8002c70 <_modbus_receive_msg+0x2a4>
	length_to_read = ctx->backend->header_length + 1;
 8002a88:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8002a8a:	685c      	ldr	r4, [r3, #4]
 8002a8c:	3401      	adds	r4, #1
		tv.tv_sec = ctx->response_timeout.tv_sec;
 8002a8e:	696a      	ldr	r2, [r5, #20]
		tv.tv_usec = ctx->response_timeout.tv_usec;
 8002a90:	f8d5 9018 	ldr.w	r9, [r5, #24]
		tv.tv_sec = ctx->response_timeout.tv_sec;
 8002a94:	9202      	str	r2, [sp, #8]
		p_tv = &tv;
 8002a96:	e7b6      	b.n	8002a06 <_modbus_receive_msg+0x3a>
			switch(step) {
 8002a98:	9b04      	ldr	r3, [sp, #16]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d03c      	beq.n	8002b18 <_modbus_receive_msg+0x14c>
 8002a9e:	2b01      	cmp	r3, #1
 8002aa0:	d01e      	beq.n	8002ae0 <_modbus_receive_msg+0x114>
	if (ctx->debug) {
 8002aa2:	68ab      	ldr	r3, [r5, #8]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	f040 80a2 	bne.w	8002bee <_modbus_receive_msg+0x222>
	return ctx->backend->check_integrity(ctx, msg, msg_length);
 8002aaa:	4632      	mov	r2, r6
 8002aac:	4628      	mov	r0, r5
 8002aae:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8002ab0:	9901      	ldr	r1, [sp, #4]
 8002ab2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
 8002ab4:	b007      	add	sp, #28
 8002ab6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	return ctx->backend->check_integrity(ctx, msg, msg_length);
 8002aba:	4718      	bx	r3
            for (i = 0; i < rc; i++)
 8002abc:	2800      	cmp	r0, #0
 8002abe:	ddca      	ble.n	8002a56 <_modbus_receive_msg+0x8a>
 8002ac0:	9b01      	ldr	r3, [sp, #4]
 8002ac2:	181f      	adds	r7, r3, r0
 8002ac4:	4437      	add	r7, r6
                MODBUS_DEBUG("<%.2X>", msg[msg_length + i]);
 8002ac6:	f81b 1b01 	ldrb.w	r1, [fp], #1
 8002aca:	4640      	mov	r0, r8
 8002acc:	f7ff fc24 	bl	8002318 <rt_kprintf>
            for (i = 0; i < rc; i++)
 8002ad0:	455f      	cmp	r7, fp
 8002ad2:	d1f8      	bne.n	8002ac6 <_modbus_receive_msg+0xfa>
 8002ad4:	e7bf      	b.n	8002a56 <_modbus_receive_msg+0x8a>
			(ctx->byte_timeout.tv_sec > 0 || ctx->byte_timeout.tv_usec > 0 ) ) {
 8002ad6:	6a29      	ldr	r1, [r5, #32]
 8002ad8:	2900      	cmp	r1, #0
 8002ada:	dd9e      	ble.n	8002a1a <_modbus_receive_msg+0x4e>
 8002adc:	4689      	mov	r9, r1
 8002ade:	e7c4      	b.n	8002a6a <_modbus_receive_msg+0x9e>
				length_to_read = compute_data_length_after_meta(ctx, msg, msg_type);
 8002ae0:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
    int function = msg[ctx->backend->header_length];
 8002ae2:	9b01      	ldr	r3, [sp, #4]
 8002ae4:	684a      	ldr	r2, [r1, #4]
    if (msg_type == MSG_INDICATION) {
 8002ae6:	9805      	ldr	r0, [sp, #20]
    int function = msg[ctx->backend->header_length];
 8002ae8:	5c9b      	ldrb	r3, [r3, r2]
    if (msg_type == MSG_INDICATION) {
 8002aea:	bb68      	cbnz	r0, 8002b48 <_modbus_receive_msg+0x17c>
        switch (function) {
 8002aec:	2b15      	cmp	r3, #21
 8002aee:	d83e      	bhi.n	8002b6e <_modbus_receive_msg+0x1a2>
 8002af0:	2b13      	cmp	r3, #19
 8002af2:	d82f      	bhi.n	8002b54 <_modbus_receive_msg+0x188>
 8002af4:	3b0f      	subs	r3, #15
 8002af6:	2b01      	cmp	r3, #1
 8002af8:	d802      	bhi.n	8002b00 <_modbus_receive_msg+0x134>
            length = msg[ctx->backend->header_length + 5];
 8002afa:	9b01      	ldr	r3, [sp, #4]
 8002afc:	441a      	add	r2, r3
    length += ctx->backend->checksum_length;
 8002afe:	7954      	ldrb	r4, [r2, #5]
 8002b00:	688b      	ldr	r3, [r1, #8]
 8002b02:	441c      	add	r4, r3
				if( (msg_length + length_to_read) > ctx->backend->max_adu_lengeh ) {
 8002b04:	68cb      	ldr	r3, [r1, #12]
 8002b06:	1932      	adds	r2, r6, r4
 8002b08:	429a      	cmp	r2, r3
 8002b0a:	f200 8087 	bhi.w	8002c1c <_modbus_receive_msg+0x250>
		if(length_to_read >0 && 
 8002b0e:	2c00      	cmp	r4, #0
 8002b10:	d0c7      	beq.n	8002aa2 <_modbus_receive_msg+0xd6>
				step = _STEP_DATA;
 8002b12:	2302      	movs	r3, #2
 8002b14:	9304      	str	r3, [sp, #16]
 8002b16:	e7a2      	b.n	8002a5e <_modbus_receive_msg+0x92>
                    msg[ctx->backend->header_length], msg_type);
 8002b18:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8002b1a:	9901      	ldr	r1, [sp, #4]
 8002b1c:	685a      	ldr	r2, [r3, #4]
 8002b1e:	5c8a      	ldrb	r2, [r1, r2]
    if (msg_type == MSG_INDICATION) {
 8002b20:	9905      	ldr	r1, [sp, #20]
 8002b22:	b9d9      	cbnz	r1, 8002b5c <_modbus_receive_msg+0x190>
        if (function <= MODBUS_FC_WRITE_SINGLE_REGISTER) {
 8002b24:	2a06      	cmp	r2, #6
 8002b26:	dd4d      	ble.n	8002bc4 <_modbus_receive_msg+0x1f8>
        } else if (function == MODBUS_FC_WRITE_MULTIPLE_COILS ||
 8002b28:	f1a2 010f 	sub.w	r1, r2, #15
 8002b2c:	2901      	cmp	r1, #1
 8002b2e:	d95c      	bls.n	8002bea <_modbus_receive_msg+0x21e>
        } else if (function == MODBUS_FC_MASK_WRITE_REGISTER) {
 8002b30:	2a16      	cmp	r2, #22
 8002b32:	d005      	beq.n	8002b40 <_modbus_receive_msg+0x174>
        } else if (function == MODBUS_FC_WRITE_AND_READ_REGISTERS) {
 8002b34:	2a17      	cmp	r2, #23
 8002b36:	d06f      	beq.n	8002c18 <_modbus_receive_msg+0x24c>
        } else if( (function == MODBUS_FC_WRITE_FILE_RECORD) ||
 8002b38:	3a14      	subs	r2, #20
 8002b3a:	2a01      	cmp	r2, #1
 8002b3c:	d8b1      	bhi.n	8002aa2 <_modbus_receive_msg+0xd6>
 8002b3e:	e014      	b.n	8002b6a <_modbus_receive_msg+0x19e>
        switch (function) {
 8002b40:	2406      	movs	r4, #6
					step = _STEP_META;
 8002b42:	2201      	movs	r2, #1
 8002b44:	9204      	str	r2, [sp, #16]
 8002b46:	e78b      	b.n	8002a60 <_modbus_receive_msg+0x94>
        if (function <= MODBUS_FC_READ_INPUT_REGISTERS ||
 8002b48:	2b04      	cmp	r3, #4
 8002b4a:	dd03      	ble.n	8002b54 <_modbus_receive_msg+0x188>
 8002b4c:	2b11      	cmp	r3, #17
 8002b4e:	d001      	beq.n	8002b54 <_modbus_receive_msg+0x188>
            function == MODBUS_FC_REPORT_SLAVE_ID ||
 8002b50:	2b17      	cmp	r3, #23
 8002b52:	d146      	bne.n	8002be2 <_modbus_receive_msg+0x216>
			length = msg[ctx->backend->header_length + 1];
 8002b54:	9b01      	ldr	r3, [sp, #4]
 8002b56:	441a      	add	r2, r3
    length += ctx->backend->checksum_length;
 8002b58:	7854      	ldrb	r4, [r2, #1]
 8002b5a:	e7d1      	b.n	8002b00 <_modbus_receive_msg+0x134>
        switch (function) {
 8002b5c:	2a16      	cmp	r2, #22
 8002b5e:	d0ef      	beq.n	8002b40 <_modbus_receive_msg+0x174>
 8002b60:	d803      	bhi.n	8002b6a <_modbus_receive_msg+0x19e>
 8002b62:	2a06      	cmp	r2, #6
 8002b64:	d809      	bhi.n	8002b7a <_modbus_receive_msg+0x1ae>
 8002b66:	2a04      	cmp	r2, #4
 8002b68:	d80a      	bhi.n	8002b80 <_modbus_receive_msg+0x1b4>
 8002b6a:	2401      	movs	r4, #1
 8002b6c:	e7e9      	b.n	8002b42 <_modbus_receive_msg+0x176>
        switch (function) {
 8002b6e:	2b17      	cmp	r3, #23
 8002b70:	d1c6      	bne.n	8002b00 <_modbus_receive_msg+0x134>
            length = msg[ctx->backend->header_length + 9];
 8002b72:	9b01      	ldr	r3, [sp, #4]
 8002b74:	441a      	add	r2, r3
    length += ctx->backend->checksum_length;
 8002b76:	7a54      	ldrb	r4, [r2, #9]
            break;
 8002b78:	e7c2      	b.n	8002b00 <_modbus_receive_msg+0x134>
        switch (function) {
 8002b7a:	3a0f      	subs	r2, #15
 8002b7c:	2a01      	cmp	r2, #1
 8002b7e:	d8f4      	bhi.n	8002b6a <_modbus_receive_msg+0x19e>
 8002b80:	2201      	movs	r2, #1
 8002b82:	2404      	movs	r4, #4
 8002b84:	9204      	str	r2, [sp, #16]
 8002b86:	e76b      	b.n	8002a60 <_modbus_receive_msg+0x94>
			errno = ECONNRESET;
 8002b88:	2283      	movs	r2, #131	; 0x83
 8002b8a:	4b31      	ldr	r3, [pc, #196]	; (8002c50 <_modbus_receive_msg+0x284>)
 8002b8c:	601a      	str	r2, [r3, #0]
    if (ctx->debug) {
 8002b8e:	68ab      	ldr	r3, [r5, #8]
 8002b90:	b9d3      	cbnz	r3, 8002bc8 <_modbus_receive_msg+0x1fc>
			if( (ctx->error_recovery & MODBUS_ERROR_RECOVERY_LINK) &&
 8002b92:	68eb      	ldr	r3, [r5, #12]
 8002b94:	079b      	lsls	r3, r3, #30
 8002b96:	d503      	bpl.n	8002ba0 <_modbus_receive_msg+0x1d4>
				(ctx->backend->backend_type == _MODBUS_BACKEND_TYPE_TCP) &&
 8002b98:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
			if( (ctx->error_recovery & MODBUS_ERROR_RECOVERY_LINK) &&
 8002b9a:	681a      	ldr	r2, [r3, #0]
 8002b9c:	2a01      	cmp	r2, #1
 8002b9e:	d02a      	beq.n	8002bf6 <_modbus_receive_msg+0x22a>
}
 8002ba0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002ba4:	b007      	add	sp, #28
 8002ba6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if(!ctx->backend->is_connected(ctx)) {
 8002baa:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8002bac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bae:	4798      	blx	r3
 8002bb0:	2800      	cmp	r0, #0
 8002bb2:	d05d      	beq.n	8002c70 <_modbus_receive_msg+0x2a4>
	length_to_read = ctx->backend->header_length + 1;
 8002bb4:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
	if(msg_type == MSG_INDICATION) {
 8002bb6:	9a05      	ldr	r2, [sp, #20]
	length_to_read = ctx->backend->header_length + 1;
 8002bb8:	685c      	ldr	r4, [r3, #4]
 8002bba:	3401      	adds	r4, #1
	if(msg_type == MSG_INDICATION) {
 8002bbc:	2a00      	cmp	r2, #0
 8002bbe:	f47f af66 	bne.w	8002a8e <_modbus_receive_msg+0xc2>
 8002bc2:	e71c      	b.n	80029fe <_modbus_receive_msg+0x32>
 8002bc4:	2404      	movs	r4, #4
 8002bc6:	e7bc      	b.n	8002b42 <_modbus_receive_msg+0x176>
        MODBUS_DEBUG("ERROR %s", modbus_strerror(errno));
 8002bc8:	4b21      	ldr	r3, [pc, #132]	; (8002c50 <_modbus_receive_msg+0x284>)
 8002bca:	6818      	ldr	r0, [r3, #0]
 8002bcc:	f7ff fcce 	bl	800256c <modbus_strerror>
 8002bd0:	4601      	mov	r1, r0
 8002bd2:	4820      	ldr	r0, [pc, #128]	; (8002c54 <_modbus_receive_msg+0x288>)
 8002bd4:	f7ff fba0 	bl	8002318 <rt_kprintf>
			MODBUS_DEBUG(": %s \r\n",context);
 8002bd8:	491f      	ldr	r1, [pc, #124]	; (8002c58 <_modbus_receive_msg+0x28c>)
 8002bda:	4820      	ldr	r0, [pc, #128]	; (8002c5c <_modbus_receive_msg+0x290>)
 8002bdc:	f7ff fb9c 	bl	8002318 <rt_kprintf>
 8002be0:	e7d7      	b.n	8002b92 <_modbus_receive_msg+0x1c6>
        } else if(function == MODBUS_FC_WRITE_FILE_RECORD ||
 8002be2:	3b14      	subs	r3, #20
 8002be4:	2b01      	cmp	r3, #1
 8002be6:	d88b      	bhi.n	8002b00 <_modbus_receive_msg+0x134>
 8002be8:	e7b4      	b.n	8002b54 <_modbus_receive_msg+0x188>
 8002bea:	2405      	movs	r4, #5
 8002bec:	e7a9      	b.n	8002b42 <_modbus_receive_msg+0x176>
        MODBUS_DEBUG("\n");
 8002bee:	481c      	ldr	r0, [pc, #112]	; (8002c60 <_modbus_receive_msg+0x294>)
 8002bf0:	f7ff fb92 	bl	8002318 <rt_kprintf>
 8002bf4:	e759      	b.n	8002aaa <_modbus_receive_msg+0xde>
				(errno == ECONNRESET || errno == ECONNREFUSED || errno == EBADF)) {
 8002bf6:	4e16      	ldr	r6, [pc, #88]	; (8002c50 <_modbus_receive_msg+0x284>)
 8002bf8:	6834      	ldr	r4, [r6, #0]
				(ctx->backend->backend_type == _MODBUS_BACKEND_TYPE_TCP) &&
 8002bfa:	2c83      	cmp	r4, #131	; 0x83
 8002bfc:	d003      	beq.n	8002c06 <_modbus_receive_msg+0x23a>
				(errno == ECONNRESET || errno == ECONNREFUSED || errno == EBADF)) {
 8002bfe:	2c92      	cmp	r4, #146	; 0x92
 8002c00:	d001      	beq.n	8002c06 <_modbus_receive_msg+0x23a>
 8002c02:	2c09      	cmp	r4, #9
 8002c04:	d1cc      	bne.n	8002ba0 <_modbus_receive_msg+0x1d4>
	ctx->backend->close(ctx);
 8002c06:	4628      	mov	r0, r5
 8002c08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c0a:	4798      	blx	r3
	return ctx->backend->connect(ctx);
 8002c0c:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8002c0e:	4628      	mov	r0, r5
 8002c10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c12:	4798      	blx	r3
	            errno = saved_errno;
 8002c14:	6034      	str	r4, [r6, #0]
 8002c16:	e7c3      	b.n	8002ba0 <_modbus_receive_msg+0x1d4>
 8002c18:	2409      	movs	r4, #9
 8002c1a:	e792      	b.n	8002b42 <_modbus_receive_msg+0x176>
					errno = EMBBADDATA;
 8002c1c:	4a0c      	ldr	r2, [pc, #48]	; (8002c50 <_modbus_receive_msg+0x284>)
 8002c1e:	4811      	ldr	r0, [pc, #68]	; (8002c64 <_modbus_receive_msg+0x298>)
    if (ctx->debug) {
 8002c20:	68ab      	ldr	r3, [r5, #8]
					errno = EMBBADDATA;
 8002c22:	6010      	str	r0, [r2, #0]
    if (ctx->debug) {
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d0bb      	beq.n	8002ba0 <_modbus_receive_msg+0x1d4>
        MODBUS_DEBUG("ERROR %s", modbus_strerror(errno));
 8002c28:	f7ff fca0 	bl	800256c <modbus_strerror>
 8002c2c:	4601      	mov	r1, r0
 8002c2e:	4809      	ldr	r0, [pc, #36]	; (8002c54 <_modbus_receive_msg+0x288>)
 8002c30:	f7ff fb72 	bl	8002318 <rt_kprintf>
			MODBUS_DEBUG(": %s \r\n",context);
 8002c34:	490c      	ldr	r1, [pc, #48]	; (8002c68 <_modbus_receive_msg+0x29c>)
 8002c36:	4809      	ldr	r0, [pc, #36]	; (8002c5c <_modbus_receive_msg+0x290>)
 8002c38:	f7ff fb6e 	bl	8002318 <rt_kprintf>
 8002c3c:	e7b0      	b.n	8002ba0 <_modbus_receive_msg+0x1d4>
	while(0 != length_to_read) {
 8002c3e:	4626      	mov	r6, r4
 8002c40:	e72f      	b.n	8002aa2 <_modbus_receive_msg+0xd6>
 8002c42:	bf00      	nop
 8002c44:	08019314 	.word	0x08019314
 8002c48:	10624dd3 	.word	0x10624dd3
 8002c4c:	08019334 	.word	0x08019334
 8002c50:	200056c8 	.word	0x200056c8
 8002c54:	08019220 	.word	0x08019220
 8002c58:	08019384 	.word	0x08019384
 8002c5c:	0801922c 	.word	0x0801922c
 8002c60:	080193d0 	.word	0x080193d0
 8002c64:	06b2425b 	.word	0x06b2425b
 8002c68:	08019394 	.word	0x08019394
 8002c6c:	0801938c 	.word	0x0801938c
		if(ctx->debug) {
 8002c70:	68ab      	ldr	r3, [r5, #8]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d094      	beq.n	8002ba0 <_modbus_receive_msg+0x1d4>
			MODBUS_DEBUG("ERROR The Connection is not established! \r\n");
 8002c76:	4802      	ldr	r0, [pc, #8]	; (8002c80 <_modbus_receive_msg+0x2b4>)
 8002c78:	f7ff fb4e 	bl	8002318 <rt_kprintf>
 8002c7c:	e790      	b.n	8002ba0 <_modbus_receive_msg+0x1d4>
 8002c7e:	bf00      	nop
 8002c80:	08019358 	.word	0x08019358

08002c84 <read_registers>:
{
 8002c84:	b570      	push	{r4, r5, r6, lr}
	if (nb > MODBUS_MAX_READ_REGISTERS) {
 8002c86:	2b7d      	cmp	r3, #125	; 0x7d
{
 8002c88:	4604      	mov	r4, r0
 8002c8a:	b0c6      	sub	sp, #280	; 0x118
	if (nb > MODBUS_MAX_READ_REGISTERS) {
 8002c8c:	dc32      	bgt.n	8002cf4 <read_registers+0x70>
	req_length = ctx->backend->build_request_basis(ctx, function, addr, nb, req);
 8002c8e:	6ac6      	ldr	r6, [r0, #44]	; 0x2c
 8002c90:	ad02      	add	r5, sp, #8
 8002c92:	9500      	str	r5, [sp, #0]
 8002c94:	6976      	ldr	r6, [r6, #20]
 8002c96:	47b0      	blx	r6
	rc = send_msg(ctx, req, req_length);
 8002c98:	4629      	mov	r1, r5
	req_length = ctx->backend->build_request_basis(ctx, function, addr, nb, req);
 8002c9a:	4602      	mov	r2, r0
	rc = send_msg(ctx, req, req_length);
 8002c9c:	4620      	mov	r0, r4
 8002c9e:	f7ff fe09 	bl	80028b4 <send_msg>
	if (rc > 0) {
 8002ca2:	2800      	cmp	r0, #0
 8002ca4:	dc01      	bgt.n	8002caa <read_registers+0x26>
}
 8002ca6:	b046      	add	sp, #280	; 0x118
 8002ca8:	bd70      	pop	{r4, r5, r6, pc}
		rc = _modbus_receive_msg(ctx, rsp, MSG_CONFIRMATION);
 8002caa:	2201      	movs	r2, #1
 8002cac:	4620      	mov	r0, r4
 8002cae:	a905      	add	r1, sp, #20
 8002cb0:	f7ff fe8c 	bl	80029cc <_modbus_receive_msg>
		if (rc == -1)
 8002cb4:	1c42      	adds	r2, r0, #1
		rc = _modbus_receive_msg(ctx, rsp, MSG_CONFIRMATION);
 8002cb6:	4603      	mov	r3, r0
		if (rc == -1)
 8002cb8:	d025      	beq.n	8002d06 <read_registers+0x82>
		rc = check_confirmation(ctx, req, rsp, rc);
 8002cba:	4629      	mov	r1, r5
 8002cbc:	4620      	mov	r0, r4
 8002cbe:	aa05      	add	r2, sp, #20
 8002cc0:	f7ff fcc2 	bl	8002648 <check_confirmation>
		if (rc == -1)
 8002cc4:	1c43      	adds	r3, r0, #1
 8002cc6:	d01e      	beq.n	8002d06 <read_registers+0x82>
		offset = ctx->backend->header_length;
 8002cc8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
		for (i = 0; i < rc; i++) {
 8002cca:	2800      	cmp	r0, #0
		offset = ctx->backend->header_length;
 8002ccc:	685b      	ldr	r3, [r3, #4]
		for (i = 0; i < rc; i++) {
 8002cce:	ddea      	ble.n	8002ca6 <read_registers+0x22>
 8002cd0:	9a4a      	ldr	r2, [sp, #296]	; 0x128
 8002cd2:	1e91      	subs	r1, r2, #2
 8002cd4:	aa05      	add	r2, sp, #20
 8002cd6:	4413      	add	r3, r2
 8002cd8:	eb01 0440 	add.w	r4, r1, r0, lsl #1
			dest[i] = (rsp[offset + 2 + (i << 1)] << 8) | rsp[offset + 3 + (i << 1)];
 8002cdc:	f893 c002 	ldrb.w	ip, [r3, #2]
 8002ce0:	78da      	ldrb	r2, [r3, #3]
		for (i = 0; i < rc; i++) {
 8002ce2:	3302      	adds	r3, #2
			dest[i] = (rsp[offset + 2 + (i << 1)] << 8) | rsp[offset + 3 + (i << 1)];
 8002ce4:	ea42 220c 	orr.w	r2, r2, ip, lsl #8
 8002ce8:	f821 2f02 	strh.w	r2, [r1, #2]!
		for (i = 0; i < rc; i++) {
 8002cec:	428c      	cmp	r4, r1
 8002cee:	d1f5      	bne.n	8002cdc <read_registers+0x58>
}
 8002cf0:	b046      	add	sp, #280	; 0x118
 8002cf2:	bd70      	pop	{r4, r5, r6, pc}
		if (ctx->debug) {
 8002cf4:	469c      	mov	ip, r3
 8002cf6:	6883      	ldr	r3, [r0, #8]
 8002cf8:	b943      	cbnz	r3, 8002d0c <read_registers+0x88>
		errno = EMBMDATA;
 8002cfa:	4b07      	ldr	r3, [pc, #28]	; (8002d18 <read_registers+0x94>)
 8002cfc:	4a07      	ldr	r2, [pc, #28]	; (8002d1c <read_registers+0x98>)
		return -1;
 8002cfe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
		errno = EMBMDATA;
 8002d02:	601a      	str	r2, [r3, #0]
		return -1;
 8002d04:	e7cf      	b.n	8002ca6 <read_registers+0x22>
			return -1;
 8002d06:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002d0a:	e7cc      	b.n	8002ca6 <read_registers+0x22>
			MODBUS_DEBUG("ERROR Too many registers requested (%d > %d)\n",
 8002d0c:	227d      	movs	r2, #125	; 0x7d
 8002d0e:	4661      	mov	r1, ip
 8002d10:	4803      	ldr	r0, [pc, #12]	; (8002d20 <read_registers+0x9c>)
 8002d12:	f7ff fb01 	bl	8002318 <rt_kprintf>
 8002d16:	e7f0      	b.n	8002cfa <read_registers+0x76>
 8002d18:	200056c8 	.word	0x200056c8
 8002d1c:	06b2425e 	.word	0x06b2425e
 8002d20:	080193a4 	.word	0x080193a4

08002d24 <_modbus_init_common>:
    ctx->debug = FALSE; //TRUE--FALSE
 8002d24:	2300      	movs	r3, #0
    ctx->slave = -1;
 8002d26:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    ctx->response_timeout.tv_usec = _RESPONSE_TIMEOUT;
 8002d2a:	4a06      	ldr	r2, [pc, #24]	; (8002d44 <_modbus_init_common+0x20>)
    ctx->s = -1;
 8002d2c:	e9c0 1100 	strd	r1, r1, [r0]
    ctx->error_recovery = MODBUS_ERROR_RECOVERY_NONE;
 8002d30:	e9c0 3302 	strd	r3, r3, [r0, #8]
    ctx->response_timeout.tv_sec = 0;
 8002d34:	e9c0 3304 	strd	r3, r3, [r0, #16]
    ctx->byte_timeout.tv_sec = 0;
 8002d38:	e9c0 2306 	strd	r2, r3, [r0, #24]
    ctx->indication_timeout.tv_sec = 0;
 8002d3c:	e9c0 2308 	strd	r2, r3, [r0, #32]
    ctx->indication_timeout.tv_usec = 0;
 8002d40:	6283      	str	r3, [r0, #40]	; 0x28
}
 8002d42:	4770      	bx	lr
 8002d44:	0007a120 	.word	0x0007a120

08002d48 <modbus_read_registers>:
    if (ctx == NULL) {
 8002d48:	b1e0      	cbz	r0, 8002d84 <modbus_read_registers+0x3c>
{
 8002d4a:	b510      	push	{r4, lr}
    if (nb > MODBUS_MAX_READ_REGISTERS) {
 8002d4c:	2a7d      	cmp	r2, #125	; 0x7d
 8002d4e:	4694      	mov	ip, r2
{
 8002d50:	b082      	sub	sp, #8
    if (nb > MODBUS_MAX_READ_REGISTERS) {
 8002d52:	dc08      	bgt.n	8002d66 <modbus_read_registers+0x1e>
 8002d54:	461c      	mov	r4, r3
    status = read_registers(ctx, MODBUS_FC_READ_HOLDING_REGISTERS, addr, nb, dest);
 8002d56:	4613      	mov	r3, r2
 8002d58:	9400      	str	r4, [sp, #0]
 8002d5a:	460a      	mov	r2, r1
 8002d5c:	2103      	movs	r1, #3
 8002d5e:	f7ff ff91 	bl	8002c84 <read_registers>
}
 8002d62:	b002      	add	sp, #8
 8002d64:	bd10      	pop	{r4, pc}
        if (ctx->debug) {
 8002d66:	6883      	ldr	r3, [r0, #8]
 8002d68:	4686      	mov	lr, r0
 8002d6a:	b92b      	cbnz	r3, 8002d78 <modbus_read_registers+0x30>
        errno = EMBMDATA;
 8002d6c:	4b08      	ldr	r3, [pc, #32]	; (8002d90 <modbus_read_registers+0x48>)
 8002d6e:	4a09      	ldr	r2, [pc, #36]	; (8002d94 <modbus_read_registers+0x4c>)
        return -1;
 8002d70:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
        errno = EMBMDATA;
 8002d74:	601a      	str	r2, [r3, #0]
        return -1;
 8002d76:	e7f4      	b.n	8002d62 <modbus_read_registers+0x1a>
            MODBUS_DEBUG("ERROR Too many registers requested (%d > %d)\n",
 8002d78:	227d      	movs	r2, #125	; 0x7d
 8002d7a:	4661      	mov	r1, ip
 8002d7c:	4806      	ldr	r0, [pc, #24]	; (8002d98 <modbus_read_registers+0x50>)
 8002d7e:	f7ff facb 	bl	8002318 <rt_kprintf>
 8002d82:	e7f3      	b.n	8002d6c <modbus_read_registers+0x24>
        errno = EINVAL;
 8002d84:	2216      	movs	r2, #22
 8002d86:	4b02      	ldr	r3, [pc, #8]	; (8002d90 <modbus_read_registers+0x48>)
        return -1;
 8002d88:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
        errno = EINVAL;
 8002d8c:	601a      	str	r2, [r3, #0]
}
 8002d8e:	4770      	bx	lr
 8002d90:	200056c8 	.word	0x200056c8
 8002d94:	06b2425e 	.word	0x06b2425e
 8002d98:	080193a4 	.word	0x080193a4

08002d9c <modbus_write_registers>:
    if (ctx == NULL) {
 8002d9c:	2800      	cmp	r0, #0
 8002d9e:	d047      	beq.n	8002e30 <modbus_write_registers+0x94>
{
 8002da0:	b5f0      	push	{r4, r5, r6, r7, lr}
    if (nb > MODBUS_MAX_WRITE_REGISTERS) {
 8002da2:	2a7b      	cmp	r2, #123	; 0x7b
 8002da4:	4617      	mov	r7, r2
 8002da6:	4606      	mov	r6, r0
{
 8002da8:	f5ad 7d05 	sub.w	sp, sp, #532	; 0x214
    if (nb > MODBUS_MAX_WRITE_REGISTERS) {
 8002dac:	dc38      	bgt.n	8002e20 <modbus_write_registers+0x84>
    req_length = ctx->backend->build_request_basis(
 8002dae:	460a      	mov	r2, r1
 8002db0:	461c      	mov	r4, r3
 8002db2:	a902      	add	r1, sp, #8
 8002db4:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8002db6:	9100      	str	r1, [sp, #0]
 8002db8:	695d      	ldr	r5, [r3, #20]
 8002dba:	2110      	movs	r1, #16
 8002dbc:	463b      	mov	r3, r7
 8002dbe:	47a8      	blx	r5
    byte_count = nb * 2;
 8002dc0:	007d      	lsls	r5, r7, #1
    req[req_length++] = byte_count;
 8002dc2:	ab02      	add	r3, sp, #8
    for (i = 0; i < nb; i++) {
 8002dc4:	2f00      	cmp	r7, #0
    req[req_length++] = byte_count;
 8002dc6:	541d      	strb	r5, [r3, r0]
 8002dc8:	f100 0201 	add.w	r2, r0, #1
    for (i = 0; i < nb; i++) {
 8002dcc:	dd0f      	ble.n	8002dee <modbus_write_registers+0x52>
 8002dce:	1ea1      	subs	r1, r4, #2
 8002dd0:	440d      	add	r5, r1
 8002dd2:	181c      	adds	r4, r3, r0
        req[req_length++] = src[i] >> 8;
 8002dd4:	f831 cf02 	ldrh.w	ip, [r1, #2]!
 8002dd8:	ea4f 2e1c 	mov.w	lr, ip, lsr #8
    for (i = 0; i < nb; i++) {
 8002ddc:	42a9      	cmp	r1, r5
        req[req_length++] = src[i] >> 8;
 8002dde:	f884 e001 	strb.w	lr, [r4, #1]
        req[req_length++] = src[i] & 0x00FF;
 8002de2:	f804 cf02 	strb.w	ip, [r4, #2]!
    for (i = 0; i < nb; i++) {
 8002de6:	d1f5      	bne.n	8002dd4 <modbus_write_registers+0x38>
        req[req_length++] = src[i] & 0x00FF;
 8002de8:	eb00 0047 	add.w	r0, r0, r7, lsl #1
 8002dec:	1c42      	adds	r2, r0, #1
    rc = send_msg(ctx, req, req_length);
 8002dee:	4630      	mov	r0, r6
 8002df0:	a902      	add	r1, sp, #8
 8002df2:	f7ff fd5f 	bl	80028b4 <send_msg>
    if (rc > 0) {
 8002df6:	2800      	cmp	r0, #0
 8002df8:	dc02      	bgt.n	8002e00 <modbus_write_registers+0x64>
}
 8002dfa:	f50d 7d05 	add.w	sp, sp, #532	; 0x214
 8002dfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
        rc = _modbus_receive_msg(ctx, rsp, MSG_CONFIRMATION);
 8002e00:	2201      	movs	r2, #1
 8002e02:	4630      	mov	r0, r6
 8002e04:	a943      	add	r1, sp, #268	; 0x10c
 8002e06:	f7ff fde1 	bl	80029cc <_modbus_receive_msg>
        if (rc == -1)
 8002e0a:	1c43      	adds	r3, r0, #1
 8002e0c:	d0f5      	beq.n	8002dfa <modbus_write_registers+0x5e>
        rc = check_confirmation(ctx, req, rsp, rc);
 8002e0e:	4603      	mov	r3, r0
 8002e10:	aa43      	add	r2, sp, #268	; 0x10c
 8002e12:	4630      	mov	r0, r6
 8002e14:	a902      	add	r1, sp, #8
 8002e16:	f7ff fc17 	bl	8002648 <check_confirmation>
}
 8002e1a:	f50d 7d05 	add.w	sp, sp, #532	; 0x214
 8002e1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if (ctx->debug) {
 8002e20:	6883      	ldr	r3, [r0, #8]
 8002e22:	b95b      	cbnz	r3, 8002e3c <modbus_write_registers+0xa0>
        errno = EMBMDATA;
 8002e24:	4b08      	ldr	r3, [pc, #32]	; (8002e48 <modbus_write_registers+0xac>)
 8002e26:	4a09      	ldr	r2, [pc, #36]	; (8002e4c <modbus_write_registers+0xb0>)
        return -1;
 8002e28:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
        errno = EMBMDATA;
 8002e2c:	601a      	str	r2, [r3, #0]
        return -1;
 8002e2e:	e7e4      	b.n	8002dfa <modbus_write_registers+0x5e>
        errno = EINVAL;
 8002e30:	2216      	movs	r2, #22
 8002e32:	4b05      	ldr	r3, [pc, #20]	; (8002e48 <modbus_write_registers+0xac>)
        return -1;
 8002e34:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
        errno = EINVAL;
 8002e38:	601a      	str	r2, [r3, #0]
}
 8002e3a:	4770      	bx	lr
            MODBUS_DEBUG("ERROR Trying to write to too many registers (%d > %d)\n",
 8002e3c:	227b      	movs	r2, #123	; 0x7b
 8002e3e:	4639      	mov	r1, r7
 8002e40:	4803      	ldr	r0, [pc, #12]	; (8002e50 <modbus_write_registers+0xb4>)
 8002e42:	f7ff fa69 	bl	8002318 <rt_kprintf>
 8002e46:	e7ed      	b.n	8002e24 <modbus_write_registers+0x88>
 8002e48:	200056c8 	.word	0x200056c8
 8002e4c:	06b2425e 	.word	0x06b2425e
 8002e50:	080193d4 	.word	0x080193d4

08002e54 <modbus_set_slave>:
	if(NULL == ctx) {
 8002e54:	b110      	cbz	r0, 8002e5c <modbus_set_slave+0x8>
	return ctx->backend->set_slave(ctx,slave);
 8002e56:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8002e58:	691b      	ldr	r3, [r3, #16]
 8002e5a:	4718      	bx	r3
}
 8002e5c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002e60:	4770      	bx	lr
 8002e62:	bf00      	nop

08002e64 <modbus_connect>:
	if(NULL == ctx) {
 8002e64:	b110      	cbz	r0, 8002e6c <modbus_connect+0x8>
	return ctx->backend->connect(ctx);
 8002e66:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8002e68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e6a:	4718      	bx	r3
}
 8002e6c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002e70:	4770      	bx	lr
 8002e72:	bf00      	nop

08002e74 <modbus_free>:
}

void modbus_free(modbus_t *ctx)
{
    if (ctx == NULL)
 8002e74:	b110      	cbz	r0, 8002e7c <modbus_free+0x8>
        return;

    ctx->backend->free(ctx);
 8002e76:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8002e78:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e7a:	4718      	bx	r3
}
 8002e7c:	4770      	bx	lr
 8002e7e:	bf00      	nop

08002e80 <_modbus_set_slave>:
    0x4C, 0x8C, 0x44, 0x84, 0x85, 0x45, 0x87, 0x47, 0x46, 0x86, 0x82, 0x42, 0x43, 0x83,
    0x41, 0x81, 0x80, 0x40};


static int _modbus_set_slave(modbus_t *ctx, int slave)
{
 8002e80:	4603      	mov	r3, r0
	ctx->slave = slave;
	return 0;
}
 8002e82:	2000      	movs	r0, #0
	ctx->slave = slave;
 8002e84:	6019      	str	r1, [r3, #0]
}
 8002e86:	4770      	bx	lr

08002e88 <_modbus_rtu_build_response_basis>:
    return _MODBUS_RTU_PRESET_REQ_LENGTH;
}

/* Builds a RTU response header */
static int _modbus_rtu_build_response_basis(sft_t *sft, uint8_t *rsp)
{
 8002e88:	4603      	mov	r3, r0
    /* In this case, the slave is certainly valid because a check is already
     * done in _modbus_rtu_listen */
    rsp[0] = sft->slave;
 8002e8a:	681a      	ldr	r2, [r3, #0]
    rsp[1] = sft->function;

    return _MODBUS_RTU_PRESET_RSP_LENGTH;
}
 8002e8c:	2002      	movs	r0, #2
    rsp[0] = sft->slave;
 8002e8e:	700a      	strb	r2, [r1, #0]
    rsp[1] = sft->function;
 8002e90:	685b      	ldr	r3, [r3, #4]
 8002e92:	704b      	strb	r3, [r1, #1]
}
 8002e94:	4770      	bx	lr
 8002e96:	bf00      	nop

08002e98 <_modbus_rtu_send>:

static ssize_t _modbus_rtu_send(modbus_t *ctx, const uint8_t *req, int req_length)
{
	/*  usb/UART2/UART4UART_Device	 */
	modbus_rtu_t *ctx_rtu = ctx->backend_data;
	struct Dev_Mgmt *pdev = ctx_rtu->dev;
 8002e98:	6b00      	ldr	r0, [r0, #48]	; 0x30
{
 8002e9a:	b538      	push	{r3, r4, r5, lr}
	struct Dev_Mgmt *pdev = ctx_rtu->dev;
 8002e9c:	6900      	ldr	r0, [r0, #16]

	if( 0 == pdev->Send(pdev, (uint8_t *)req, req_length, 1000)){
 8002e9e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002ea2:	6885      	ldr	r5, [r0, #8]
{
 8002ea4:	4614      	mov	r4, r2
	if( 0 == pdev->Send(pdev, (uint8_t *)req, req_length, 1000)){
 8002ea6:	47a8      	blx	r5
		return req_length;
	} else {
		return -1;
 8002ea8:	2800      	cmp	r0, #0
	}
}
 8002eaa:	bf0c      	ite	eq
 8002eac:	4620      	moveq	r0, r4
 8002eae:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8002eb2:	bd38      	pop	{r3, r4, r5, pc}

08002eb4 <_modbus_rtu_recv>:

static ssize_t _modbus_rtu_recv(modbus_t *ctx, uint8_t *rsp, int rsp_length, int timeout)
{
	/* usb/UART2/UART4UART_Device */
	modbus_rtu_t *ctx_rtu = ctx->backend_data;
	struct Dev_Mgmt *pdev = ctx_rtu->dev;
 8002eb4:	6b00      	ldr	r0, [r0, #48]	; 0x30
{
 8002eb6:	b508      	push	{r3, lr}
	struct Dev_Mgmt *pdev = ctx_rtu->dev;
 8002eb8:	6900      	ldr	r0, [r0, #16]

	if (0 == pdev->RecvByte(pdev, rsp, timeout))
 8002eba:	461a      	mov	r2, r3
 8002ebc:	68c3      	ldr	r3, [r0, #12]
 8002ebe:	4798      	blx	r3
 8002ec0:	b908      	cbnz	r0, 8002ec6 <_modbus_rtu_recv+0x12>
		return 1;
 8002ec2:	2001      	movs	r0, #1
	else
	{
		errno = EIO;
		return -1;
	}
}
 8002ec4:	bd08      	pop	{r3, pc}
		errno = EIO;
 8002ec6:	2205      	movs	r2, #5
 8002ec8:	4b02      	ldr	r3, [pc, #8]	; (8002ed4 <_modbus_rtu_recv+0x20>)
		return -1;
 8002eca:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
		errno = EIO;
 8002ece:	601a      	str	r2, [r3, #0]
}
 8002ed0:	bd08      	pop	{r3, pc}
 8002ed2:	bf00      	nop
 8002ed4:	200056c8 	.word	0x200056c8

08002ed8 <_modbus_rtu_connect>:
        return 0;
    }
}

static int _modbus_rtu_connect(modbus_t *ctx)
{
 8002ed8:	b510      	push	{r4, lr}
	/* usb/UART2/UART4UART_Device */
	modbus_rtu_t *ctx_rtu = ctx->backend_data;
 8002eda:	6b04      	ldr	r4, [r0, #48]	; 0x30
{
 8002edc:	b082      	sub	sp, #8
	struct Dev_Mgmt *pdev = ctx_rtu->dev;
 8002ede:	6920      	ldr	r0, [r4, #16]

	pdev->Init(pdev, ctx_rtu->baud, ctx_rtu->parity, ctx_rtu->data_bit, ctx_rtu->stop_bit);
 8002ee0:	7a23      	ldrb	r3, [r4, #8]
 8002ee2:	7aa2      	ldrb	r2, [r4, #10]
 8002ee4:	6861      	ldr	r1, [r4, #4]
 8002ee6:	7a64      	ldrb	r4, [r4, #9]
 8002ee8:	9400      	str	r4, [sp, #0]
 8002eea:	6844      	ldr	r4, [r0, #4]
 8002eec:	47a0      	blx	r4
	
	return 0;
}
 8002eee:	2000      	movs	r0, #0
 8002ef0:	b002      	add	sp, #8
 8002ef2:	bd10      	pop	{r4, pc}

08002ef4 <_modbus_rtu_is_connected>:

static unsigned int _modbus_rtu_is_connected(modbus_t *ctx)
{
	/*  */
    return 1;
}
 8002ef4:	2001      	movs	r0, #1
 8002ef6:	4770      	bx	lr

08002ef8 <_modbus_rtu_close>:


static void _modbus_rtu_close(modbus_t *ctx)
{

}
 8002ef8:	4770      	bx	lr
 8002efa:	bf00      	nop

08002efc <_modbus_rtu_flush>:

static int _modbus_rtu_flush(modbus_t *ctx)
{

	return 0;
}
 8002efc:	2000      	movs	r0, #0
 8002efe:	4770      	bx	lr

08002f00 <_modbus_rtu_free>:

static void _modbus_rtu_free(modbus_t *ctx)
{
	if(ctx->backend_data) {
 8002f00:	6b03      	ldr	r3, [r0, #48]	; 0x30
{
 8002f02:	b510      	push	{r4, lr}
 8002f04:	4604      	mov	r4, r0
	if(ctx->backend_data) {
 8002f06:	b12b      	cbz	r3, 8002f14 <_modbus_rtu_free+0x14>
		osal_free( ((modbus_rtu_t *)ctx->backend_data)->device);
 8002f08:	6818      	ldr	r0, [r3, #0]
 8002f0a:	f000 f92d 	bl	8003168 <osal_free>
		osal_free(ctx->backend_data);
 8002f0e:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8002f10:	f000 f92a 	bl	8003168 <osal_free>
	}
	osal_free(ctx);
 8002f14:	4620      	mov	r0, r4
}
 8002f16:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	osal_free(ctx);
 8002f1a:	f000 b925 	b.w	8003168 <osal_free>
 8002f1e:	bf00      	nop

08002f20 <_modbus_rtu_pre_check_confirmation>:
{
 8002f20:	b508      	push	{r3, lr}
    if (req[0] != rsp[0] && req[0] != MODBUS_BROADCAST_ADDRESS) {
 8002f22:	780b      	ldrb	r3, [r1, #0]
 8002f24:	7811      	ldrb	r1, [r2, #0]
 8002f26:	428b      	cmp	r3, r1
 8002f28:	d002      	beq.n	8002f30 <_modbus_rtu_pre_check_confirmation+0x10>
 8002f2a:	b91b      	cbnz	r3, 8002f34 <_modbus_rtu_pre_check_confirmation+0x14>
        return 0;
 8002f2c:	4618      	mov	r0, r3
}
 8002f2e:	bd08      	pop	{r3, pc}
        return 0;
 8002f30:	2000      	movs	r0, #0
}
 8002f32:	bd08      	pop	{r3, pc}
        if (ctx->debug) {
 8002f34:	6882      	ldr	r2, [r0, #8]
 8002f36:	b92a      	cbnz	r2, 8002f44 <_modbus_rtu_pre_check_confirmation+0x24>
        errno = EMBBADSLAVE;
 8002f38:	4b05      	ldr	r3, [pc, #20]	; (8002f50 <_modbus_rtu_pre_check_confirmation+0x30>)
 8002f3a:	4a06      	ldr	r2, [pc, #24]	; (8002f54 <_modbus_rtu_pre_check_confirmation+0x34>)
        return -1;
 8002f3c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
        errno = EMBBADSLAVE;
 8002f40:	601a      	str	r2, [r3, #0]
}
 8002f42:	bd08      	pop	{r3, pc}
            MODBUS_DEBUG("The responding slave %d isn't the requested slave %d\n",
 8002f44:	461a      	mov	r2, r3
 8002f46:	4804      	ldr	r0, [pc, #16]	; (8002f58 <_modbus_rtu_pre_check_confirmation+0x38>)
 8002f48:	f7ff f9e6 	bl	8002318 <rt_kprintf>
 8002f4c:	e7f4      	b.n	8002f38 <_modbus_rtu_pre_check_confirmation+0x18>
 8002f4e:	bf00      	nop
 8002f50:	200056c8 	.word	0x200056c8
 8002f54:	06b2425f 	.word	0x06b2425f
 8002f58:	0801940c 	.word	0x0801940c

08002f5c <_modbus_rtu_check_integrity>:
{
 8002f5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    if (slave != ctx->slave && slave != MODBUS_BROADCAST_ADDRESS) {
 8002f5e:	6803      	ldr	r3, [r0, #0]
    int slave = msg[0];
 8002f60:	f891 c000 	ldrb.w	ip, [r1]
    if (slave != ctx->slave && slave != MODBUS_BROADCAST_ADDRESS) {
 8002f64:	4563      	cmp	r3, ip
 8002f66:	d002      	beq.n	8002f6e <_modbus_rtu_check_integrity+0x12>
 8002f68:	f1bc 0f00 	cmp.w	ip, #0
 8002f6c:	d124      	bne.n	8002fb8 <_modbus_rtu_check_integrity+0x5c>
    crc_calculated = crc16(msg, msg_length - 2);
 8002f6e:	b293      	uxth	r3, r2
    while (buffer_length--) {
 8002f70:	1edd      	subs	r5, r3, #3
 8002f72:	2b02      	cmp	r3, #2
 8002f74:	b2ad      	uxth	r5, r5
 8002f76:	d029      	beq.n	8002fcc <_modbus_rtu_check_integrity+0x70>
    uint8_t crc_hi = 0xFF; /* high CRC byte initialized */
 8002f78:	24ff      	movs	r4, #255	; 0xff
 8002f7a:	468e      	mov	lr, r1
    uint8_t crc_lo = 0xFF; /* low CRC byte initialized */
 8002f7c:	4623      	mov	r3, r4
 8002f7e:	4f1b      	ldr	r7, [pc, #108]	; (8002fec <_modbus_rtu_check_integrity+0x90>)
 8002f80:	4e1b      	ldr	r6, [pc, #108]	; (8002ff0 <_modbus_rtu_check_integrity+0x94>)
 8002f82:	440d      	add	r5, r1
 8002f84:	e001      	b.n	8002f8a <_modbus_rtu_check_integrity+0x2e>
        i = crc_lo ^ *buffer++; /* calculate the CRC  */
 8002f86:	f81e cf01 	ldrb.w	ip, [lr, #1]!
 8002f8a:	ea83 0c0c 	eor.w	ip, r3, ip
        crc_lo = crc_hi ^ table_crc_hi[i];
 8002f8e:	f817 300c 	ldrb.w	r3, [r7, ip]
    while (buffer_length--) {
 8002f92:	45ae      	cmp	lr, r5
        crc_lo = crc_hi ^ table_crc_hi[i];
 8002f94:	ea83 0304 	eor.w	r3, r3, r4
        crc_hi = table_crc_lo[i];
 8002f98:	f816 400c 	ldrb.w	r4, [r6, ip]
    while (buffer_length--) {
 8002f9c:	d1f3      	bne.n	8002f86 <_modbus_rtu_check_integrity+0x2a>
    return (crc_hi << 8 | crc_lo);
 8002f9e:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    crc_received = (msg[msg_length - 1] << 8) | msg[msg_length - 2];
 8002fa2:	4411      	add	r1, r2
 8002fa4:	f811 4c01 	ldrb.w	r4, [r1, #-1]
 8002fa8:	f811 1c02 	ldrb.w	r1, [r1, #-2]
 8002fac:	ea41 2104 	orr.w	r1, r1, r4, lsl #8
    if (crc_calculated == crc_received) {
 8002fb0:	4299      	cmp	r1, r3
 8002fb2:	d10e      	bne.n	8002fd2 <_modbus_rtu_check_integrity+0x76>
}
 8002fb4:	4610      	mov	r0, r2
 8002fb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (ctx->debug) {
 8002fb8:	6882      	ldr	r2, [r0, #8]
 8002fba:	2a00      	cmp	r2, #0
 8002fbc:	d0fa      	beq.n	8002fb4 <_modbus_rtu_check_integrity+0x58>
            MODBUS_DEBUG("Request for slave %d ignored (not %d)\n", slave, ctx->slave);
 8002fbe:	461a      	mov	r2, r3
 8002fc0:	4661      	mov	r1, ip
 8002fc2:	480c      	ldr	r0, [pc, #48]	; (8002ff4 <_modbus_rtu_check_integrity+0x98>)
 8002fc4:	f7ff f9a8 	bl	8002318 <rt_kprintf>
        return 0;
 8002fc8:	2200      	movs	r2, #0
 8002fca:	e7f3      	b.n	8002fb4 <_modbus_rtu_check_integrity+0x58>
    while (buffer_length--) {
 8002fcc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002fd0:	e7e7      	b.n	8002fa2 <_modbus_rtu_check_integrity+0x46>
        if (ctx->debug) {
 8002fd2:	6882      	ldr	r2, [r0, #8]
 8002fd4:	b92a      	cbnz	r2, 8002fe2 <_modbus_rtu_check_integrity+0x86>
        errno = EMBBADCRC;
 8002fd6:	4b08      	ldr	r3, [pc, #32]	; (8002ff8 <_modbus_rtu_check_integrity+0x9c>)
 8002fd8:	4908      	ldr	r1, [pc, #32]	; (8002ffc <_modbus_rtu_check_integrity+0xa0>)
        return -1;
 8002fda:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
        errno = EMBBADCRC;
 8002fde:	6019      	str	r1, [r3, #0]
        return -1;
 8002fe0:	e7e8      	b.n	8002fb4 <_modbus_rtu_check_integrity+0x58>
            MODBUS_DEBUG("ERROR CRC received 0x%0X != CRC calculated 0x%0X\n",
 8002fe2:	461a      	mov	r2, r3
 8002fe4:	4806      	ldr	r0, [pc, #24]	; (8003000 <_modbus_rtu_check_integrity+0xa4>)
 8002fe6:	f7ff f997 	bl	8002318 <rt_kprintf>
 8002fea:	e7f4      	b.n	8002fd6 <_modbus_rtu_check_integrity+0x7a>
 8002fec:	0801955c 	.word	0x0801955c
 8002ff0:	0801965c 	.word	0x0801965c
 8002ff4:	08019444 	.word	0x08019444
 8002ff8:	200056c8 	.word	0x200056c8
 8002ffc:	06b2425a 	.word	0x06b2425a
 8003000:	0801946c 	.word	0x0801946c

08003004 <_modbus_rtu_receive>:
{
 8003004:	b570      	push	{r4, r5, r6, lr}
	modbus_rtu_t *ctx_rtu = ctx->backend_data;
 8003006:	6b05      	ldr	r5, [r0, #48]	; 0x30
	if(ctx_rtu->confirmation_to_ignore) {
 8003008:	68ea      	ldr	r2, [r5, #12]
 800300a:	b142      	cbz	r2, 800301e <_modbus_rtu_receive+0x1a>
		_modbus_receive_msg(ctx,req, MSG_CONFIRMATION);
 800300c:	4604      	mov	r4, r0
        ctx_rtu->confirmation_to_ignore = FALSE;
 800300e:	2600      	movs	r6, #0
		_modbus_receive_msg(ctx,req, MSG_CONFIRMATION);
 8003010:	2201      	movs	r2, #1
 8003012:	f7ff fcdb 	bl	80029cc <_modbus_receive_msg>
        if (ctx->debug) {
 8003016:	68a0      	ldr	r0, [r4, #8]
        ctx_rtu->confirmation_to_ignore = FALSE;
 8003018:	60ee      	str	r6, [r5, #12]
        if (ctx->debug) {
 800301a:	b938      	cbnz	r0, 800302c <_modbus_rtu_receive+0x28>
}
 800301c:	bd70      	pop	{r4, r5, r6, pc}
		rc = _modbus_receive_msg(ctx, req, MSG_INDICATION);
 800301e:	f7ff fcd5 	bl	80029cc <_modbus_receive_msg>
		if(0 == rc) {
 8003022:	2800      	cmp	r0, #0
 8003024:	d1fa      	bne.n	800301c <_modbus_rtu_receive+0x18>
            ctx_rtu->confirmation_to_ignore = TRUE;
 8003026:	2301      	movs	r3, #1
 8003028:	60eb      	str	r3, [r5, #12]
}
 800302a:	bd70      	pop	{r4, r5, r6, pc}
            MODBUS_DEBUG("Confirmation to ignore\n");
 800302c:	4802      	ldr	r0, [pc, #8]	; (8003038 <_modbus_rtu_receive+0x34>)
 800302e:	f7ff f973 	bl	8002318 <rt_kprintf>
        rc = 0;
 8003032:	4630      	mov	r0, r6
}
 8003034:	bd70      	pop	{r4, r5, r6, pc}
 8003036:	bf00      	nop
 8003038:	080194a0 	.word	0x080194a0

0800303c <_modbus_rtu_build_request_basis>:
    assert(ctx->slave != -1);
 800303c:	6800      	ldr	r0, [r0, #0]
{
 800303e:	b510      	push	{r4, lr}
    assert(ctx->slave != -1);
 8003040:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
{
 8003044:	9c02      	ldr	r4, [sp, #8]
    assert(ctx->slave != -1);
 8003046:	d009      	beq.n	800305c <_modbus_rtu_build_request_basis+0x20>
    req[0] = ctx->slave;
 8003048:	7020      	strb	r0, [r4, #0]
    req[1] = function;
 800304a:	7061      	strb	r1, [r4, #1]
    req[2] = addr >> 8;
 800304c:	1210      	asrs	r0, r2, #8
    req[4] = nb >> 8;
 800304e:	1219      	asrs	r1, r3, #8
    req[2] = addr >> 8;
 8003050:	70a0      	strb	r0, [r4, #2]
    req[3] = addr & 0x00ff;
 8003052:	70e2      	strb	r2, [r4, #3]
    req[4] = nb >> 8;
 8003054:	7121      	strb	r1, [r4, #4]
    req[5] = nb & 0x00ff;
 8003056:	7163      	strb	r3, [r4, #5]
}
 8003058:	2006      	movs	r0, #6
 800305a:	bd10      	pop	{r4, pc}
    assert(ctx->slave != -1);
 800305c:	2147      	movs	r1, #71	; 0x47
 800305e:	4b02      	ldr	r3, [pc, #8]	; (8003068 <_modbus_rtu_build_request_basis+0x2c>)
 8003060:	4a02      	ldr	r2, [pc, #8]	; (800306c <_modbus_rtu_build_request_basis+0x30>)
 8003062:	4803      	ldr	r0, [pc, #12]	; (8003070 <_modbus_rtu_build_request_basis+0x34>)
 8003064:	f00e fcc0 	bl	80119e8 <__assert_func>
 8003068:	080194b8 	.word	0x080194b8
 800306c:	080194f0 	.word	0x080194f0
 8003070:	080194cc 	.word	0x080194cc

08003074 <_modbus_rtu_get_response_tid>:
 8003074:	2000      	movs	r0, #0
 8003076:	4770      	bx	lr

08003078 <_modbus_rtu_send_msg_pre>:
    while (buffer_length--) {
 8003078:	b28b      	uxth	r3, r1
{
 800307a:	b570      	push	{r4, r5, r6, lr}
    uint8_t crc_hi = 0xFF; /* high CRC byte initialized */
 800307c:	f04f 0eff 	mov.w	lr, #255	; 0xff
    while (buffer_length--) {
 8003080:	b1ab      	cbz	r3, 80030ae <_modbus_rtu_send_msg_pre+0x36>
 8003082:	4684      	mov	ip, r0
    uint8_t crc_lo = 0xFF; /* low CRC byte initialized */
 8003084:	4672      	mov	r2, lr
 8003086:	4e0d      	ldr	r6, [pc, #52]	; (80030bc <_modbus_rtu_send_msg_pre+0x44>)
 8003088:	4c0d      	ldr	r4, [pc, #52]	; (80030c0 <_modbus_rtu_send_msg_pre+0x48>)
 800308a:	fa10 f581 	uxtah	r5, r0, r1
        i = crc_lo ^ *buffer++; /* calculate the CRC  */
 800308e:	f81c 3b01 	ldrb.w	r3, [ip], #1
 8003092:	4053      	eors	r3, r2
        crc_lo = crc_hi ^ table_crc_hi[i];
 8003094:	5cf2      	ldrb	r2, [r6, r3]
    while (buffer_length--) {
 8003096:	45ac      	cmp	ip, r5
        crc_lo = crc_hi ^ table_crc_hi[i];
 8003098:	ea8e 0202 	eor.w	r2, lr, r2
        crc_hi = table_crc_lo[i];
 800309c:	f814 e003 	ldrb.w	lr, [r4, r3]
    while (buffer_length--) {
 80030a0:	d1f5      	bne.n	800308e <_modbus_rtu_send_msg_pre+0x16>
    req[req_length++] = crc >> 8;
 80030a2:	1843      	adds	r3, r0, r1
    req[req_length++] = crc & 0x00FF;
 80030a4:	5442      	strb	r2, [r0, r1]
    req[req_length++] = crc >> 8;
 80030a6:	f883 e001 	strb.w	lr, [r3, #1]
}
 80030aa:	1c88      	adds	r0, r1, #2
 80030ac:	bd70      	pop	{r4, r5, r6, pc}
    while (buffer_length--) {
 80030ae:	4672      	mov	r2, lr
    req[req_length++] = crc >> 8;
 80030b0:	1843      	adds	r3, r0, r1
    req[req_length++] = crc & 0x00FF;
 80030b2:	5442      	strb	r2, [r0, r1]
    req[req_length++] = crc >> 8;
 80030b4:	f883 e001 	strb.w	lr, [r3, #1]
}
 80030b8:	1c88      	adds	r0, r1, #2
 80030ba:	bd70      	pop	{r4, r5, r6, pc}
 80030bc:	0801955c 	.word	0x0801955c
 80030c0:	0801965c 	.word	0x0801965c

080030c4 <modbus_new_rtu>:
    _modbus_rtu_free
};

modbus_t *
modbus_new_rtu(const char *device, int baud, char parity, int data_bit, int stop_bit)
{
 80030c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80030c8:	b082      	sub	sp, #8
	modbus_t *ctx;
	modbus_rtu_t *ctx_rtu;
	struct Dev_Mgmt *pdev;

	/* check device argument */
	if( (NULL == device) || (0 == *device)) {
 80030ca:	b388      	cbz	r0, 8003130 <modbus_new_rtu+0x6c>
 80030cc:	4699      	mov	r9, r3
 80030ce:	7803      	ldrb	r3, [r0, #0]
 80030d0:	4604      	mov	r4, r0
 80030d2:	b36b      	cbz	r3, 8003130 <modbus_new_rtu+0x6c>
		return NULL;
	}

	//ctx = (modbus_t *)pvPortMalloc(sizeof(modbus_t));
	ctx = (modbus_t *)osal_malloc(sizeof(modbus_t));
 80030d4:	2034      	movs	r0, #52	; 0x34
 80030d6:	4688      	mov	r8, r1
 80030d8:	4617      	mov	r7, r2
 80030da:	f000 f843 	bl	8003164 <osal_malloc>
	if( NULL == ctx ) {
 80030de:	4606      	mov	r6, r0
 80030e0:	b330      	cbz	r0, 8003130 <modbus_new_rtu+0x6c>
		return NULL;
	}
	_modbus_init_common(ctx);
 80030e2:	f7ff fe1f 	bl	8002d24 <_modbus_init_common>

	ctx->backend = &_modbus_rtu_backend;
 80030e6:	4b1e      	ldr	r3, [pc, #120]	; (8003160 <modbus_new_rtu+0x9c>)
	pdev = GetUARTDevice((char*)device);
 80030e8:	4620      	mov	r0, r4
	ctx->backend = &_modbus_rtu_backend;
 80030ea:	62f3      	str	r3, [r6, #44]	; 0x2c
	pdev = GetUARTDevice((char*)device);
 80030ec:	f7fe fe82 	bl	8001df4 <GetUARTDevice>
	if (!pdev)
 80030f0:	4682      	mov	sl, r0
 80030f2:	b1d0      	cbz	r0, 800312a <modbus_new_rtu+0x66>
	{
		modbus_free(ctx);
		return NULL;
	}

	ctx->backend_data = (modbus_rtu_t *)osal_malloc(sizeof(modbus_rtu_t));
 80030f4:	2014      	movs	r0, #20
 80030f6:	f000 f835 	bl	8003164 <osal_malloc>
 80030fa:	4605      	mov	r5, r0
 80030fc:	6330      	str	r0, [r6, #48]	; 0x30
	if(NULL == ctx->backend_data) {
 80030fe:	b1a0      	cbz	r0, 800312a <modbus_new_rtu+0x66>
		modbus_free(ctx);
		return NULL;
	}
	ctx_rtu = (modbus_rtu_t *)ctx->backend_data;
	ctx_rtu->dev = pdev;
 8003100:	f8c0 a010 	str.w	sl, [r0, #16]

	ctx_rtu->device = (char *)osal_malloc((strlen(device) + 1) * sizeof(char));
 8003104:	4620      	mov	r0, r4
 8003106:	f00f fadb 	bl	80126c0 <strlen>
 800310a:	3001      	adds	r0, #1
 800310c:	f000 f82a 	bl	8003164 <osal_malloc>
 8003110:	6028      	str	r0, [r5, #0]
	if(NULL == ctx_rtu->device) {
 8003112:	b1e8      	cbz	r0, 8003150 <modbus_new_rtu+0x8c>
		modbus_free(ctx);
		return NULL;
	}
	strcpy(ctx_rtu->device, device);
 8003114:	4621      	mov	r1, r4
 8003116:	f00f f885 	bl	8012224 <strcpy>

	ctx_rtu->baud = baud;
	if('N' == parity || 'E' == parity || 'O' == parity) {
 800311a:	f1a7 034e 	sub.w	r3, r7, #78	; 0x4e
 800311e:	2b01      	cmp	r3, #1
	ctx_rtu->baud = baud;
 8003120:	f8c5 8004 	str.w	r8, [r5, #4]
	if('N' == parity || 'E' == parity || 'O' == parity) {
 8003124:	d909      	bls.n	800313a <modbus_new_rtu+0x76>
 8003126:	2f45      	cmp	r7, #69	; 0x45
 8003128:	d007      	beq.n	800313a <modbus_new_rtu+0x76>
		ctx_rtu->parity = parity;
	} else {
		modbus_free(ctx);
 800312a:	4630      	mov	r0, r6
 800312c:	f7ff fea2 	bl	8002e74 <modbus_free>
		return NULL;
 8003130:	2600      	movs	r6, #0
	ctx_rtu->stop_bit = stop_bit;

	ctx_rtu->confirmation_to_ignore = FALSE;

	return ctx;
}
 8003132:	4630      	mov	r0, r6
 8003134:	b002      	add	sp, #8
 8003136:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	ctx_rtu->confirmation_to_ignore = FALSE;
 800313a:	2300      	movs	r3, #0
}
 800313c:	4630      	mov	r0, r6
	ctx_rtu->stop_bit = stop_bit;
 800313e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
		ctx_rtu->parity = parity;
 8003140:	72af      	strb	r7, [r5, #10]
	ctx_rtu->data_bit = data_bit;
 8003142:	f885 9008 	strb.w	r9, [r5, #8]
	ctx_rtu->stop_bit = stop_bit;
 8003146:	726a      	strb	r2, [r5, #9]
	ctx_rtu->confirmation_to_ignore = FALSE;
 8003148:	60eb      	str	r3, [r5, #12]
}
 800314a:	b002      	add	sp, #8
 800314c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003150:	9001      	str	r0, [sp, #4]
		modbus_free(ctx);
 8003152:	4630      	mov	r0, r6
 8003154:	f7ff fe8e 	bl	8002e74 <modbus_free>
		return NULL;
 8003158:	9b01      	ldr	r3, [sp, #4]
 800315a:	461e      	mov	r6, r3
 800315c:	e7e9      	b.n	8003132 <modbus_new_rtu+0x6e>
 800315e:	bf00      	nop
 8003160:	08019510 	.word	0x08019510

08003164 <osal_malloc>:
#include "task.h"
#include <string.h>

void *osal_malloc(size_t size)
{
	return pvPortMalloc(size);
 8003164:	f7fe bfb6 	b.w	80020d4 <pvPortMalloc>

08003168 <osal_free>:
}
void osal_free(void *ptr)
{
	vPortFree(ptr);
 8003168:	f7ff b866 	b.w	8002238 <vPortFree>

0800316c <prvTaskExitError>:
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
    volatile uint32_t ulDummy = 0UL;
 800316c:	2200      	movs	r2, #0
{
 800316e:	b500      	push	{lr}
    /* A function that implements a task must not exit or attempt to return to
     * its caller as there is nothing to return to. If a task wants to exit it
     * should instead call vTaskDelete( NULL ). Artificially force an assert()
     * to be triggered if configASSERT() is defined, then stop here so
     * application writers can catch the error. */
    configASSERT( ulCriticalNesting == ~0UL );
 8003170:	4b08      	ldr	r3, [pc, #32]	; (8003194 <prvTaskExitError+0x28>)
{
 8003172:	b083      	sub	sp, #12
    volatile uint32_t ulDummy = 0UL;
 8003174:	9201      	str	r2, [sp, #4]
    configASSERT( ulCriticalNesting == ~0UL );
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	3301      	adds	r3, #1
 800317a:	d002      	beq.n	8003182 <prvTaskExitError+0x16>
 800317c:	f000 f97e 	bl	800347c <ulSetInterruptMask>
 8003180:	e7fe      	b.n	8003180 <prvTaskExitError+0x14>
    portDISABLE_INTERRUPTS();
 8003182:	f000 f97b 	bl	800347c <ulSetInterruptMask>

    while( ulDummy == 0 )
 8003186:	9b01      	ldr	r3, [sp, #4]
 8003188:	2b00      	cmp	r3, #0
 800318a:	d0fc      	beq.n	8003186 <prvTaskExitError+0x1a>
         * warnings about code appearing after this function is called - making
         * ulDummy volatile makes the compiler think the function could return
         * and therefore not output an 'unreachable code' warning for code that
         * appears after it. */
    }
}
 800318c:	b003      	add	sp, #12
 800318e:	f85d fb04 	ldr.w	pc, [sp], #4
 8003192:	bf00      	nop
 8003194:	200001d8 	.word	0x200001d8

08003198 <vPortSetupTimerInterrupt>:
{
 8003198:	b410      	push	{r4}
    portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT_CONFIG;
 800319a:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800319e:	2404      	movs	r4, #4
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80031a0:	2000      	movs	r0, #0
    portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 80031a2:	2207      	movs	r2, #7
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80031a4:	4903      	ldr	r1, [pc, #12]	; (80031b4 <vPortSetupTimerInterrupt+0x1c>)
    portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT_CONFIG;
 80031a6:	611c      	str	r4, [r3, #16]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80031a8:	6198      	str	r0, [r3, #24]
}
 80031aa:	f85d 4b04 	ldr.w	r4, [sp], #4
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80031ae:	6159      	str	r1, [r3, #20]
    portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 80031b0:	611a      	str	r2, [r3, #16]
}
 80031b2:	4770      	bx	lr
 80031b4:	0003d08f 	.word	0x0003d08f

080031b8 <vPortYield>:
/*-----------------------------------------------------------*/

void vPortYield( void ) /* PRIVILEGED_FUNCTION */
{
    /* Set a PendSV to request a context switch. */
    portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80031b8:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80031bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80031c0:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04

    /* Barriers are normally not required but do ensure the code is
     * completely within the specified behaviour for the architecture. */
    __asm volatile ( "dsb" ::: "memory" );
 80031c4:	f3bf 8f4f 	dsb	sy
    __asm volatile ( "isb" );
 80031c8:	f3bf 8f6f 	isb	sy
}
 80031cc:	4770      	bx	lr
 80031ce:	bf00      	nop

080031d0 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void ) /* PRIVILEGED_FUNCTION */
{
 80031d0:	b508      	push	{r3, lr}
    portDISABLE_INTERRUPTS();
 80031d2:	f000 f953 	bl	800347c <ulSetInterruptMask>
    ulCriticalNesting++;
 80031d6:	4a04      	ldr	r2, [pc, #16]	; (80031e8 <vPortEnterCritical+0x18>)
 80031d8:	6813      	ldr	r3, [r2, #0]
 80031da:	3301      	adds	r3, #1
 80031dc:	6013      	str	r3, [r2, #0]

    /* Barriers are normally not required but do ensure the code is
     * completely within the specified behaviour for the architecture. */
    __asm volatile ( "dsb" ::: "memory" );
 80031de:	f3bf 8f4f 	dsb	sy
    __asm volatile ( "isb" );
 80031e2:	f3bf 8f6f 	isb	sy
}
 80031e6:	bd08      	pop	{r3, pc}
 80031e8:	200001d8 	.word	0x200001d8

080031ec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void ) /* PRIVILEGED_FUNCTION */
{
 80031ec:	b508      	push	{r3, lr}
    configASSERT( ulCriticalNesting );
 80031ee:	4b08      	ldr	r3, [pc, #32]	; (8003210 <vPortExitCritical+0x24>)
 80031f0:	681a      	ldr	r2, [r3, #0]
 80031f2:	b14a      	cbz	r2, 8003208 <vPortExitCritical+0x1c>
    ulCriticalNesting--;
 80031f4:	681a      	ldr	r2, [r3, #0]
 80031f6:	3a01      	subs	r2, #1
 80031f8:	601a      	str	r2, [r3, #0]

    if( ulCriticalNesting == 0 )
 80031fa:	6818      	ldr	r0, [r3, #0]
 80031fc:	b100      	cbz	r0, 8003200 <vPortExitCritical+0x14>
    {
        portENABLE_INTERRUPTS();
    }
}
 80031fe:	bd08      	pop	{r3, pc}
 8003200:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        portENABLE_INTERRUPTS();
 8003204:	f000 b946 	b.w	8003494 <vClearInterruptMask>
    configASSERT( ulCriticalNesting );
 8003208:	f000 f938 	bl	800347c <ulSetInterruptMask>
 800320c:	e7fe      	b.n	800320c <vPortExitCritical+0x20>
 800320e:	bf00      	nop
 8003210:	200001d8 	.word	0x200001d8

08003214 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void SysTick_Handler( void ) /* PRIVILEGED_FUNCTION */
{
 8003214:	b510      	push	{r4, lr}
    uint32_t ulPreviousMask;

    ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 8003216:	f000 f931 	bl	800347c <ulSetInterruptMask>
 800321a:	4604      	mov	r4, r0
    traceISR_ENTER();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 800321c:	f00b fc1e 	bl	800ea5c <xTaskIncrementTick>
 8003220:	b128      	cbz	r0, 800322e <SysTick_Handler+0x1a>
        {
            traceISR_EXIT_TO_SCHEDULER();
            /* Pend a context switch. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003222:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8003226:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800322a:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
        else
        {
            traceISR_EXIT();
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 800322e:	4620      	mov	r0, r4
}
 8003230:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8003234:	f000 b92e 	b.w	8003494 <vClearInterruptMask>

08003238 <vPortSVCHandler_C>:
/*-----------------------------------------------------------*/

void vPortSVCHandler_C( uint32_t * pulCallerStackAddress ) /* PRIVILEGED_FUNCTION portDONT_DISCARD */
{
 8003238:	b508      	push	{r3, lr}
    uint8_t ucSVCNumber;

    /* Register are stored on the stack in the following order - R0, R1, R2, R3,
     * R12, LR, PC, xPSR. */
    ulPC = pulCallerStackAddress[ portOFFSET_TO_PC ];
    ucSVCNumber = ( ( uint8_t * ) ulPC )[ -2 ];
 800323a:	6983      	ldr	r3, [r0, #24]

    switch( ucSVCNumber )
 800323c:	f813 3c02 	ldrb.w	r3, [r3, #-2]
 8003240:	2b66      	cmp	r3, #102	; 0x66
 8003242:	d002      	beq.n	800324a <vPortSVCHandler_C+0x12>
                    break;
            #endif /* configENABLE_MPU == 1 */

        default:
            /* Incorrect SVC call. */
            configASSERT( pdFALSE );
 8003244:	f000 f91a 	bl	800347c <ulSetInterruptMask>
 8003248:	e7fe      	b.n	8003248 <vPortSVCHandler_C+0x10>
        *( portCPACR ) |= ( ( portCPACR_CP10_VALUE << portCPACR_CP10_POS ) |
 800324a:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800324e:	f8d3 2d88 	ldr.w	r2, [r3, #3464]	; 0xd88
 8003252:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8003256:	f8c3 2d88 	str.w	r2, [r3, #3464]	; 0xd88
        *( portFPCCR ) |= ( portFPCCR_ASPEN_MASK | portFPCCR_LSPEN_MASK );
 800325a:	f8d3 2f34 	ldr.w	r2, [r3, #3892]	; 0xf34
 800325e:	f042 4240 	orr.w	r2, r2, #3221225472	; 0xc0000000
 8003262:	f8c3 2f34 	str.w	r2, [r3, #3892]	; 0xf34
    }
}
 8003266:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
            vRestoreContextOfFirstTask();
 800326a:	f000 b8e1 	b.w	8003430 <vRestoreContextOfFirstTask>
 800326e:	bf00      	nop

08003270 <pxPortInitialiseStack>:

    StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                         StackType_t * pxEndOfStack,
                                         TaskFunction_t pxCode,
                                         void * pvParameters ) /* PRIVILEGED_FUNCTION */
    {
 8003270:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
            #endif /* configENABLE_TRUSTZONE */
        }
        #else /* portPRELOAD_REGISTERS */
        {
            pxTopOfStack--;                                          /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
            *pxTopOfStack = portINITIAL_XPSR;                        /* xPSR. */
 8003274:	f04f 7480 	mov.w	r4, #16777216	; 0x1000000
            pxTopOfStack--;
            *pxTopOfStack = ( StackType_t ) pvParameters;            /* R0. */
            pxTopOfStack--;
            *pxTopOfStack = ( StackType_t ) 0x11111111UL;            /* R11. */
            pxTopOfStack--;
            *pxTopOfStack = ( StackType_t ) 0x10101010UL;            /* R10. */
 8003278:	f04f 3710 	mov.w	r7, #269488144	; 0x10101010
            pxTopOfStack--;
            *pxTopOfStack = ( StackType_t ) 0x09090909UL;            /* R09. */
 800327c:	f04f 3509 	mov.w	r5, #151587081	; 0x9090909
            *pxTopOfStack = portINITIAL_XPSR;                        /* xPSR. */
 8003280:	f840 4c04 	str.w	r4, [r0, #-4]
            pxTopOfStack--;
            *pxTopOfStack = ( StackType_t ) 0x08080808UL;            /* R08. */
            pxTopOfStack--;
            *pxTopOfStack = ( StackType_t ) 0x07070707UL;            /* R07. */
 8003284:	f04f 3407 	mov.w	r4, #117901063	; 0x7070707
            *pxTopOfStack = ( StackType_t ) 0x09090909UL;            /* R09. */
 8003288:	e940 570b 	strd	r5, r7, [r0, #-44]	; 0x2c
            *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS; /* LR. */
 800328c:	4d16      	ldr	r5, [pc, #88]	; (80032e8 <pxPortInitialiseStack+0x78>)
            *pxTopOfStack = ( StackType_t ) 0x07070707UL;            /* R07. */
 800328e:	f840 4c34 	str.w	r4, [r0, #-52]
            *pxTopOfStack = ( StackType_t ) pxCode;                  /* PC. */
 8003292:	e940 5203 	strd	r5, r2, [r0, #-12]
            *pxTopOfStack = ( StackType_t ) 0x11111111UL;            /* R11. */
 8003296:	f04f 3c11 	mov.w	ip, #286331153	; 0x11111111
            pxTopOfStack--;
            *pxTopOfStack = ( StackType_t ) 0x06060606UL;            /* R06. */
 800329a:	f04f 3406 	mov.w	r4, #101058054	; 0x6060606
            pxTopOfStack--;
            *pxTopOfStack = ( StackType_t ) 0x05050505UL;            /* R05. */
 800329e:	f04f 3205 	mov.w	r2, #84215045	; 0x5050505
            *pxTopOfStack = ( StackType_t ) 0x11111111UL;            /* R11. */
 80032a2:	e940 c309 	strd	ip, r3, [r0, #-36]	; 0x24
            *pxTopOfStack = ( StackType_t ) 0x05050505UL;            /* R05. */
 80032a6:	e940 240f 	strd	r2, r4, [r0, #-60]	; 0x3c
            pxTopOfStack--;
            *pxTopOfStack = ( StackType_t ) 0x04040404UL;            /* R04. */
            pxTopOfStack--;
            *pxTopOfStack = portINITIAL_EXC_RETURN;                  /* EXC_RETURN. */
            pxTopOfStack--;
            *pxTopOfStack = ( StackType_t ) pxEndOfStack;            /* Slot used to hold this task's PSPLIM value. */
 80032aa:	4603      	mov	r3, r0
            *pxTopOfStack = ( StackType_t ) 0x12121212UL;            /* R12. */
 80032ac:	f04f 3a12 	mov.w	sl, #303174162	; 0x12121212
            *pxTopOfStack = ( StackType_t ) 0x03030303UL;            /* R3. */
 80032b0:	f04f 3903 	mov.w	r9, #50529027	; 0x3030303
            *pxTopOfStack = ( StackType_t ) 0x02020202UL;            /* R2. */
 80032b4:	f04f 3802 	mov.w	r8, #33686018	; 0x2020202
            *pxTopOfStack = ( StackType_t ) 0x01010101UL;            /* R1. */
 80032b8:	f04f 3e01 	mov.w	lr, #16843009	; 0x1010101
            *pxTopOfStack = ( StackType_t ) 0x08080808UL;            /* R08. */
 80032bc:	f04f 3608 	mov.w	r6, #134744072	; 0x8080808
            *pxTopOfStack = ( StackType_t ) 0x04040404UL;            /* R04. */
 80032c0:	f04f 3504 	mov.w	r5, #67372036	; 0x4040404
            *pxTopOfStack = portINITIAL_EXC_RETURN;                  /* EXC_RETURN. */
 80032c4:	f06f 0202 	mvn.w	r2, #2
            *pxTopOfStack = ( StackType_t ) 0x03030303UL;            /* R3. */
 80032c8:	e940 9a05 	strd	r9, sl, [r0, #-20]
            *pxTopOfStack = ( StackType_t ) 0x01010101UL;            /* R1. */
 80032cc:	e940 e807 	strd	lr, r8, [r0, #-28]
            *pxTopOfStack = ( StackType_t ) 0x08080808UL;            /* R08. */
 80032d0:	f840 6c30 	str.w	r6, [r0, #-48]
            *pxTopOfStack = ( StackType_t ) 0x04040404UL;            /* R04. */
 80032d4:	f840 5c40 	str.w	r5, [r0, #-64]
            *pxTopOfStack = portINITIAL_EXC_RETURN;                  /* EXC_RETURN. */
 80032d8:	f840 2c44 	str.w	r2, [r0, #-68]
            *pxTopOfStack = ( StackType_t ) pxEndOfStack;            /* Slot used to hold this task's PSPLIM value. */
 80032dc:	f843 1d48 	str.w	r1, [r3, #-72]!
            #endif /* configENABLE_TRUSTZONE */
        }
        #endif /* portPRELOAD_REGISTERS */

        return pxTopOfStack;
    }
 80032e0:	4618      	mov	r0, r3
 80032e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80032e6:	bf00      	nop
 80032e8:	0800316d 	.word	0x0800316d

080032ec <xPortStartScheduler>:
     * configCHECK_HANDLER_INSTALLATION to 0 in their FreeRTOSConfig.h. Direct
     * routing, which is validated here when configCHECK_HANDLER_INSTALLATION
     * is 1, should be preferred when possible. */
    #if ( configCHECK_HANDLER_INSTALLATION == 1 )
    {
        const portISR_t * const pxVectorTable = portSCB_VTOR_REG;
 80032ec:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
{
 80032f0:	b530      	push	{r4, r5, lr}
        const portISR_t * const pxVectorTable = portSCB_VTOR_REG;
 80032f2:	f8d3 2d08 	ldr.w	r2, [r3, #3336]	; 0xd08
         * https://www.FreeRTOS.org/FAQHelp.html.
         *
         * Systems with a configurable address for the interrupt vector table
         * can also encounter assertion failures or even system faults here if
         * VTOR is not set correctly to point to the application's vector table. */
        configASSERT( pxVectorTable[ portVECTOR_INDEX_SVC ] == SVC_Handler );
 80032f6:	4938      	ldr	r1, [pc, #224]	; (80033d8 <xPortStartScheduler+0xec>)
 80032f8:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
{
 80032fa:	b085      	sub	sp, #20
        configASSERT( pxVectorTable[ portVECTOR_INDEX_SVC ] == SVC_Handler );
 80032fc:	4288      	cmp	r0, r1
 80032fe:	d002      	beq.n	8003306 <xPortStartScheduler+0x1a>
 8003300:	f000 f8bc 	bl	800347c <ulSetInterruptMask>
 8003304:	e7fe      	b.n	8003304 <xPortStartScheduler+0x18>
        configASSERT( pxVectorTable[ portVECTOR_INDEX_PENDSV ] == PendSV_Handler );
 8003306:	4935      	ldr	r1, [pc, #212]	; (80033dc <xPortStartScheduler+0xf0>)
 8003308:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800330a:	428a      	cmp	r2, r1
 800330c:	d002      	beq.n	8003314 <xPortStartScheduler+0x28>
 800330e:	f000 f8b5 	bl	800347c <ulSetInterruptMask>
 8003312:	e7fe      	b.n	8003312 <xPortStartScheduler+0x26>
    }
    #endif /* configCHECK_HANDLER_INSTALLATION */

    #if ( ( configASSERT_DEFINED == 1 ) && ( portHAS_ARMV8M_MAIN_EXTENSION == 1 ) )
    {
        volatile uint32_t ulImplementedPrioBits = 0;
 8003314:	2000      	movs	r0, #0
         * "FromISR". FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * First, determine the number of priority bits available. Write to all
         * possible bits in the priority setting for SVCall. */
        portNVIC_SHPR2_REG = 0xFF000000;
 8003316:	f04f 417f 	mov.w	r1, #4278190080	; 0xff000000
        volatile uint32_t ulImplementedPrioBits = 0;
 800331a:	9002      	str	r0, [sp, #8]
        portNVIC_SHPR2_REG = 0xFF000000;
 800331c:	f8c3 1d1c 	str.w	r1, [r3, #3356]	; 0xd1c

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = ( uint8_t ) ( ( portNVIC_SHPR2_REG & 0xFF000000 ) >> 24 );
 8003320:	f8d3 3d1c 	ldr.w	r3, [r3, #3356]	; 0xd1c

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003324:	4a2e      	ldr	r2, [pc, #184]	; (80033e0 <xPortStartScheduler+0xf4>)
        ucMaxPriorityValue = ( uint8_t ) ( ( portNVIC_SHPR2_REG & 0xFF000000 ) >> 24 );
 8003326:	0e1b      	lsrs	r3, r3, #24
 8003328:	f88d 3007 	strb.w	r3, [sp, #7]
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800332c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8003330:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003334:	7013      	strb	r3, [r2, #0]
         * accounting for the number of priority bits supported by the
         * hardware. A priority of 0 is invalid because setting the BASEPRI
         * register to 0 unmasks all interrupts, and interrupts with priority 0
         * cannot be masked using BASEPRI.
         * See https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        configASSERT( ucMaxSysCallPriority );
 8003336:	2b00      	cmp	r3, #0
 8003338:	d03e      	beq.n	80033b8 <xPortStartScheduler+0xcc>

        /* Check that the bits not implemented in hardware are zero in
         * configMAX_SYSCALL_INTERRUPT_PRIORITY. */
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( uint8_t ) ( ~( uint32_t ) ucMaxPriorityValue ) ) == 0U );
 800333a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800333e:	43db      	mvns	r3, r3
 8003340:	f013 0f50 	tst.w	r3, #80	; 0x50
 8003344:	d009      	beq.n	800335a <xPortStartScheduler+0x6e>
 8003346:	e03a      	b.n	80033be <xPortStartScheduler+0xd2>

        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
        {
            ulImplementedPrioBits++;
 8003348:	9b02      	ldr	r3, [sp, #8]
 800334a:	3301      	adds	r3, #1
 800334c:	9302      	str	r3, [sp, #8]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800334e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8003352:	005b      	lsls	r3, r3, #1
 8003354:	b2db      	uxtb	r3, r3
 8003356:	f88d 3007 	strb.w	r3, [sp, #7]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800335a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800335e:	061b      	lsls	r3, r3, #24
 8003360:	d4f2      	bmi.n	8003348 <xPortStartScheduler+0x5c>
        }

        if( ulImplementedPrioBits == 8 )
 8003362:	9b02      	ldr	r3, [sp, #8]
 8003364:	2b08      	cmp	r3, #8
 8003366:	d035      	beq.n	80033d4 <xPortStartScheduler+0xe8>
            configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & 0x1U ) == 0U );
            ulMaxPRIGROUPValue = 0;
        }
        else
        {
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS - ulImplementedPrioBits;
 8003368:	9b02      	ldr	r3, [sp, #8]
 800336a:	f1c3 0307 	rsb	r3, r3, #7
        }

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800336e:	021b      	lsls	r3, r3, #8
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003370:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
    }
    #endif /* #if ( ( configASSERT_DEFINED == 1 ) && ( portHAS_ARMV8M_MAIN_EXTENSION == 1 ) ) */

    /* Make PendSV and SysTick the lowest priority interrupts, and make SVCall
     * the highest priority. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8003374:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
    portNVIC_SHPR2_REG = 0;
 8003378:	2400      	movs	r4, #0
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800337a:	491a      	ldr	r1, [pc, #104]	; (80033e4 <xPortStartScheduler+0xf8>)
    /* Start the timer that generates the tick ISR. Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();

    /* Initialize the critical nesting count ready for the first task. */
    ulCriticalNesting = 0;
 800337c:	4d1a      	ldr	r5, [pc, #104]	; (80033e8 <xPortStartScheduler+0xfc>)
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800337e:	600b      	str	r3, [r1, #0]
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8003380:	f8d2 3d20 	ldr.w	r3, [r2, #3360]	; 0xd20
 8003384:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003388:	f8c2 3d20 	str.w	r3, [r2, #3360]	; 0xd20
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 800338c:	f8d2 3d20 	ldr.w	r3, [r2, #3360]	; 0xd20
 8003390:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003394:	f8c2 3d20 	str.w	r3, [r2, #3360]	; 0xd20
    portNVIC_SHPR2_REG = 0;
 8003398:	f8c2 4d1c 	str.w	r4, [r2, #3356]	; 0xd1c
    vPortSetupTimerInterrupt();
 800339c:	f7ff fefc 	bl	8003198 <vPortSetupTimerInterrupt>
    ulCriticalNesting = 0;
 80033a0:	602c      	str	r4, [r5, #0]
        xSchedulerRunning = pdTRUE;
    }
    #endif /* ( ( configENABLE_MPU == 1 ) && ( configUSE_MPU_WRAPPERS_V1 == 0 ) ) */

    /* Start the first task. */
    vStartFirstTask();
 80033a2:	f000 f85b 	bl	800345c <vStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS. Call
     * vTaskSwitchContext() so link time optimization does not remove the
     * symbol. */
    vTaskSwitchContext();
 80033a6:	f00b fb69 	bl	800ea7c <vTaskSwitchContext>
    volatile uint32_t ulDummy = 0UL;
 80033aa:	9403      	str	r4, [sp, #12]
    configASSERT( ulCriticalNesting == ~0UL );
 80033ac:	682b      	ldr	r3, [r5, #0]
 80033ae:	3301      	adds	r3, #1
 80033b0:	d008      	beq.n	80033c4 <xPortStartScheduler+0xd8>
 80033b2:	f000 f863 	bl	800347c <ulSetInterruptMask>
 80033b6:	e7fe      	b.n	80033b6 <xPortStartScheduler+0xca>
        configASSERT( ucMaxSysCallPriority );
 80033b8:	f000 f860 	bl	800347c <ulSetInterruptMask>
 80033bc:	e7fe      	b.n	80033bc <xPortStartScheduler+0xd0>
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( uint8_t ) ( ~( uint32_t ) ucMaxPriorityValue ) ) == 0U );
 80033be:	f000 f85d 	bl	800347c <ulSetInterruptMask>
 80033c2:	e7fe      	b.n	80033c2 <xPortStartScheduler+0xd6>
    portDISABLE_INTERRUPTS();
 80033c4:	f000 f85a 	bl	800347c <ulSetInterruptMask>
    while( ulDummy == 0 )
 80033c8:	9b03      	ldr	r3, [sp, #12]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d0fc      	beq.n	80033c8 <xPortStartScheduler+0xdc>
    prvTaskExitError();

    /* Should not get here. */
    return 0;
}
 80033ce:	2000      	movs	r0, #0
 80033d0:	b005      	add	sp, #20
 80033d2:	bd30      	pop	{r4, r5, pc}
 80033d4:	2300      	movs	r3, #0
 80033d6:	e7cd      	b.n	8003374 <xPortStartScheduler+0x88>
 80033d8:	08003501 	.word	0x08003501
 80033dc:	080034a5 	.word	0x080034a5
 80033e0:	2000a768 	.word	0x2000a768
 80033e4:	2000a76c 	.word	0x2000a76c
 80033e8:	200001d8 	.word	0x200001d8

080033ec <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( ( configASSERT_DEFINED == 1 ) && ( portHAS_ARMV8M_MAIN_EXTENSION == 1 ) )

    void vPortValidateInterruptPriority( void )
    {
 80033ec:	b508      	push	{r3, lr}
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 80033ee:	f3ef 8305 	mrs	r3, IPSR

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80033f2:	2b0f      	cmp	r3, #15
 80033f4:	d905      	bls.n	8003402 <vPortValidateInterruptPriority+0x16>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80033f6:	490b      	ldr	r1, [pc, #44]	; (8003424 <vPortValidateInterruptPriority+0x38>)
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80033f8:	4a0b      	ldr	r2, [pc, #44]	; (8003428 <vPortValidateInterruptPriority+0x3c>)
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80033fa:	5c5b      	ldrb	r3, [r3, r1]
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80033fc:	7812      	ldrb	r2, [r2, #0]
 80033fe:	429a      	cmp	r2, r3
 8003400:	d80d      	bhi.n	800341e <vPortValidateInterruptPriority+0x32>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8003402:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8003406:	4a09      	ldr	r2, [pc, #36]	; (800342c <vPortValidateInterruptPriority+0x40>)
 8003408:	f8d3 3d0c 	ldr.w	r3, [r3, #3340]	; 0xd0c
 800340c:	6812      	ldr	r2, [r2, #0]
 800340e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003412:	4293      	cmp	r3, r2
 8003414:	d800      	bhi.n	8003418 <vPortValidateInterruptPriority+0x2c>
    }
 8003416:	bd08      	pop	{r3, pc}
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8003418:	f000 f830 	bl	800347c <ulSetInterruptMask>
 800341c:	e7fe      	b.n	800341c <vPortValidateInterruptPriority+0x30>
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800341e:	f000 f82d 	bl	800347c <ulSetInterruptMask>
 8003422:	e7fe      	b.n	8003422 <vPortValidateInterruptPriority+0x36>
 8003424:	e000e3f0 	.word	0xe000e3f0
 8003428:	2000a768 	.word	0x2000a768
 800342c:	2000a76c 	.word	0x2000a76c

08003430 <vRestoreContextOfFirstTask>:

#else /* configENABLE_MPU */

    void vRestoreContextOfFirstTask( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
    {
        __asm volatile
 8003430:	4a09      	ldr	r2, [pc, #36]	; (8003458 <vRestoreContextOfFirstTask+0x28>)
 8003432:	6811      	ldr	r1, [r2, #0]
 8003434:	6808      	ldr	r0, [r1, #0]
 8003436:	c806      	ldmia	r0!, {r1, r2}
 8003438:	f381 880b 	msr	PSPLIM, r1
 800343c:	2102      	movs	r1, #2
 800343e:	f381 8814 	msr	CONTROL, r1
 8003442:	3020      	adds	r0, #32
 8003444:	f380 8809 	msr	PSP, r0
 8003448:	f3bf 8f6f 	isb	sy
 800344c:	f04f 0000 	mov.w	r0, #0
 8003450:	f380 8811 	msr	BASEPRI, r0
 8003454:	4710      	bx	r2
            "   isb                                             \n"
            "   mov  r0, #0                                     \n"
            "   msr  basepri, r0                                \n" /* Ensure that interrupts are enabled when the first task starts. */
            "   bx   r2                                         \n" /* Finally, branch to EXC_RETURN. */
        );
    }
 8003456:	0000      	.short	0x0000
 8003458:	2000a7c8 	.word	0x2000a7c8

0800345c <vStartFirstTask>:
}
/*-----------------------------------------------------------*/

void vStartFirstTask( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 800345c:	4806      	ldr	r0, [pc, #24]	; (8003478 <vStartFirstTask+0x1c>)
 800345e:	6800      	ldr	r0, [r0, #0]
 8003460:	6800      	ldr	r0, [r0, #0]
 8003462:	f380 8808 	msr	MSP, r0
 8003466:	b662      	cpsie	i
 8003468:	b661      	cpsie	f
 800346a:	f3bf 8f4f 	dsb	sy
 800346e:	f3bf 8f6f 	isb	sy
 8003472:	df66      	svc	102	; 0x66
 8003474:	bf00      	nop
        "   isb                                             \n"
        "   svc %0                                          \n" /* System call to start the first task. */
        "   nop                                             \n"
        ::"i" ( portSVC_START_SCHEDULER ) : "memory"
    );
}
 8003476:	0000      	.short	0x0000
 8003478:	e000ed08 	.word	0xe000ed08

0800347c <ulSetInterruptMask>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMask( void ) /* __attribute__(( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 800347c:	f3ef 8011 	mrs	r0, BASEPRI
 8003480:	f04f 0150 	mov.w	r1, #80	; 0x50
 8003484:	f381 8811 	msr	BASEPRI, r1
 8003488:	f3bf 8f4f 	dsb	sy
 800348c:	f3bf 8f6f 	isb	sy
 8003490:	4770      	bx	lr
 8003492:	bf00      	nop

08003494 <vClearInterruptMask>:
}
/*-----------------------------------------------------------*/

void vClearInterruptMask( __attribute__( ( unused ) ) uint32_t ulMask ) /* __attribute__(( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 8003494:	f380 8811 	msr	BASEPRI, r0
 8003498:	f3bf 8f4f 	dsb	sy
 800349c:	f3bf 8f6f 	isb	sy
 80034a0:	4770      	bx	lr
 80034a2:	bf00      	nop

080034a4 <PendSV_Handler>:

#else /* configENABLE_MPU */

    void PendSV_Handler( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
    {
        __asm volatile
 80034a4:	f3ef 8009 	mrs	r0, PSP
 80034a8:	f01e 0f10 	tst.w	lr, #16
 80034ac:	bf08      	it	eq
 80034ae:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80034b2:	f3ef 820b 	mrs	r2, PSPLIM
 80034b6:	4673      	mov	r3, lr
 80034b8:	e920 0ffc 	stmdb	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 80034bc:	4a0f      	ldr	r2, [pc, #60]	; (80034fc <PendSV_Handler+0x58>)
 80034be:	6811      	ldr	r1, [r2, #0]
 80034c0:	6008      	str	r0, [r1, #0]
 80034c2:	f04f 0050 	mov.w	r0, #80	; 0x50
 80034c6:	f380 8811 	msr	BASEPRI, r0
 80034ca:	f3bf 8f4f 	dsb	sy
 80034ce:	f3bf 8f6f 	isb	sy
 80034d2:	f00b fad3 	bl	800ea7c <vTaskSwitchContext>
 80034d6:	f04f 0000 	mov.w	r0, #0
 80034da:	f380 8811 	msr	BASEPRI, r0
 80034de:	4a07      	ldr	r2, [pc, #28]	; (80034fc <PendSV_Handler+0x58>)
 80034e0:	6811      	ldr	r1, [r2, #0]
 80034e2:	6808      	ldr	r0, [r1, #0]
 80034e4:	e8b0 0ffc 	ldmia.w	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 80034e8:	f013 0f10 	tst.w	r3, #16
 80034ec:	bf08      	it	eq
 80034ee:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80034f2:	f382 880b 	msr	PSPLIM, r2
 80034f6:	f380 8809 	msr	PSP, r0
 80034fa:	4718      	bx	r3
            "   msr psplim, r2                                  \n" /* Restore the PSPLIM register value for the task. */
            "   msr psp, r0                                     \n" /* Remember the new top of stack for the task. */
            "   bx r3                                           \n"
            ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
        );
    }
 80034fc:	2000a7c8 	.word	0x2000a7c8

08003500 <SVC_Handler>:

#else /* ( configENABLE_MPU == 1 ) && ( configUSE_MPU_WRAPPERS_V1 == 0 ) */

    void SVC_Handler( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
    {
        __asm volatile
 8003500:	f01e 0f04 	tst.w	lr, #4
 8003504:	bf0c      	ite	eq
 8003506:	f3ef 8008 	mrseq	r0, MSP
 800350a:	f3ef 8009 	mrsne	r0, PSP
 800350e:	4901      	ldr	r1, [pc, #4]	; (8003514 <SVC_Handler+0x14>)
 8003510:	4708      	bx	r1
            "   mrseq r0, msp                                   \n"
            "   mrsne r0, psp                                   \n"
            "   ldr r1, =vPortSVCHandler_C                      \n"
            "   bx r1                                           \n"
        );
    }
 8003512:	0000      	.short	0x0000
 8003514:	08003239 	.word	0x08003239

08003518 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8003518:	b570      	push	{r4, r5, r6, lr}
 800351a:	4615      	mov	r5, r2

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800351c:	6c02      	ldr	r2, [r0, #64]	; 0x40
{
 800351e:	4604      	mov	r4, r0
    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003520:	6b86      	ldr	r6, [r0, #56]	; 0x38
    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003522:	b92a      	cbnz	r2, 8003530 <prvCopyDataToQueue+0x18>
    {
        #if ( configUSE_MUTEXES == 1 )
        {
            if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003524:	6805      	ldr	r5, [r0, #0]
 8003526:	b34d      	cbz	r5, 800357c <prvCopyDataToQueue+0x64>
    BaseType_t xReturn = pdFALSE;
 8003528:	2000      	movs	r0, #0
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting + ( UBaseType_t ) 1 );
 800352a:	3601      	adds	r6, #1
 800352c:	63a6      	str	r6, [r4, #56]	; 0x38

    return xReturn;
}
 800352e:	bd70      	pop	{r4, r5, r6, pc}
    else if( xPosition == queueSEND_TO_BACK )
 8003530:	b97d      	cbnz	r5, 8003552 <prvCopyDataToQueue+0x3a>
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 8003532:	6840      	ldr	r0, [r0, #4]
 8003534:	f7fd fd60 	bl	8000ff8 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8003538:	6863      	ldr	r3, [r4, #4]
 800353a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800353c:	4413      	add	r3, r2
        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )
 800353e:	68a2      	ldr	r2, [r4, #8]
        pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8003540:	6063      	str	r3, [r4, #4]
        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )
 8003542:	4293      	cmp	r3, r2
 8003544:	d3f0      	bcc.n	8003528 <prvCopyDataToQueue+0x10>
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8003546:	6823      	ldr	r3, [r4, #0]
    pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting + ( UBaseType_t ) 1 );
 8003548:	3601      	adds	r6, #1
    BaseType_t xReturn = pdFALSE;
 800354a:	4628      	mov	r0, r5
            pxQueue->pcWriteTo = pxQueue->pcHead;
 800354c:	6063      	str	r3, [r4, #4]
    pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting + ( UBaseType_t ) 1 );
 800354e:	63a6      	str	r6, [r4, #56]	; 0x38
}
 8003550:	bd70      	pop	{r4, r5, r6, pc}
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 8003552:	68c0      	ldr	r0, [r0, #12]
 8003554:	f7fd fd50 	bl	8000ff8 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003558:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800355a:	68e3      	ldr	r3, [r4, #12]
 800355c:	4251      	negs	r1, r2
 800355e:	1a9b      	subs	r3, r3, r2
        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead )
 8003560:	6822      	ldr	r2, [r4, #0]
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003562:	60e3      	str	r3, [r4, #12]
        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead )
 8003564:	4293      	cmp	r3, r2
 8003566:	d202      	bcs.n	800356e <prvCopyDataToQueue+0x56>
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003568:	68a3      	ldr	r3, [r4, #8]
 800356a:	440b      	add	r3, r1
 800356c:	60e3      	str	r3, [r4, #12]
        if( xPosition == queueOVERWRITE )
 800356e:	2d02      	cmp	r5, #2
 8003570:	d1da      	bne.n	8003528 <prvCopyDataToQueue+0x10>
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003572:	2e01      	cmp	r6, #1
 8003574:	bf38      	it	cc
 8003576:	2601      	movcc	r6, #1
    BaseType_t xReturn = pdFALSE;
 8003578:	2000      	movs	r0, #0
 800357a:	e7d7      	b.n	800352c <prvCopyDataToQueue+0x14>
                xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800357c:	6880      	ldr	r0, [r0, #8]
 800357e:	f00b fbf9 	bl	800ed74 <xTaskPriorityDisinherit>
    pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting + ( UBaseType_t ) 1 );
 8003582:	3601      	adds	r6, #1
                pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003584:	60a5      	str	r5, [r4, #8]
 8003586:	e7d1      	b.n	800352c <prvCopyDataToQueue+0x14>

08003588 <prvUnlockQueue>:
    }
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003588:	b570      	push	{r4, r5, r6, lr}
 800358a:	4605      	mov	r5, r0

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 800358c:	f7ff fe20 	bl	80031d0 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8003590:	f895 3045 	ldrb.w	r3, [r5, #69]	; 0x45
 8003594:	b25c      	sxtb	r4, r3

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8003596:	2c00      	cmp	r4, #0
 8003598:	dd14      	ble.n	80035c4 <prvUnlockQueue+0x3c>
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800359a:	f105 0624 	add.w	r6, r5, #36	; 0x24
 800359e:	e003      	b.n	80035a8 <prvUnlockQueue+0x20>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 80035a0:	1e63      	subs	r3, r4, #1
 80035a2:	b2da      	uxtb	r2, r3
 80035a4:	b25c      	sxtb	r4, r3
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80035a6:	b16a      	cbz	r2, 80035c4 <prvUnlockQueue+0x3c>
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80035a8:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80035aa:	b15b      	cbz	r3, 80035c4 <prvUnlockQueue+0x3c>
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80035ac:	4630      	mov	r0, r6
 80035ae:	f00b faaf 	bl	800eb10 <xTaskRemoveFromEventList>
 80035b2:	2800      	cmp	r0, #0
 80035b4:	d0f4      	beq.n	80035a0 <prvUnlockQueue+0x18>
                        vTaskMissedYield();
 80035b6:	f00b fb65 	bl	800ec84 <vTaskMissedYield>
            --cTxLock;
 80035ba:	1e63      	subs	r3, r4, #1
 80035bc:	b2da      	uxtb	r2, r3
 80035be:	b25c      	sxtb	r4, r3
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80035c0:	2a00      	cmp	r2, #0
 80035c2:	d1f1      	bne.n	80035a8 <prvUnlockQueue+0x20>
        }

        pxQueue->cTxLock = queueUNLOCKED;
 80035c4:	23ff      	movs	r3, #255	; 0xff
 80035c6:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 80035ca:	f7ff fe0f 	bl	80031ec <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 80035ce:	f7ff fdff 	bl	80031d0 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 80035d2:	f895 3044 	ldrb.w	r3, [r5, #68]	; 0x44
 80035d6:	b25c      	sxtb	r4, r3

        while( cRxLock > queueLOCKED_UNMODIFIED )
 80035d8:	2c00      	cmp	r4, #0
 80035da:	dd14      	ble.n	8003606 <prvUnlockQueue+0x7e>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80035dc:	f105 0610 	add.w	r6, r5, #16
 80035e0:	e003      	b.n	80035ea <prvUnlockQueue+0x62>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 80035e2:	1e63      	subs	r3, r4, #1
 80035e4:	b2da      	uxtb	r2, r3
 80035e6:	b25c      	sxtb	r4, r3
        while( cRxLock > queueLOCKED_UNMODIFIED )
 80035e8:	b16a      	cbz	r2, 8003606 <prvUnlockQueue+0x7e>
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80035ea:	692b      	ldr	r3, [r5, #16]
 80035ec:	b15b      	cbz	r3, 8003606 <prvUnlockQueue+0x7e>
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80035ee:	4630      	mov	r0, r6
 80035f0:	f00b fa8e 	bl	800eb10 <xTaskRemoveFromEventList>
 80035f4:	2800      	cmp	r0, #0
 80035f6:	d0f4      	beq.n	80035e2 <prvUnlockQueue+0x5a>
                    vTaskMissedYield();
 80035f8:	f00b fb44 	bl	800ec84 <vTaskMissedYield>
                --cRxLock;
 80035fc:	1e63      	subs	r3, r4, #1
 80035fe:	b2da      	uxtb	r2, r3
 8003600:	b25c      	sxtb	r4, r3
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8003602:	2a00      	cmp	r2, #0
 8003604:	d1f1      	bne.n	80035ea <prvUnlockQueue+0x62>
            {
                break;
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8003606:	23ff      	movs	r3, #255	; 0xff
 8003608:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
}
 800360c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    taskEXIT_CRITICAL();
 8003610:	f7ff bdec 	b.w	80031ec <vPortExitCritical>

08003614 <xQueueGenericReset>:
{
 8003614:	b570      	push	{r4, r5, r6, lr}
    configASSERT( pxQueue );
 8003616:	b368      	cbz	r0, 8003674 <xQueueGenericReset+0x60>
        ( pxQueue->uxLength >= 1U ) &&
 8003618:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800361a:	4604      	mov	r4, r0
    if( ( pxQueue != NULL ) &&
 800361c:	b1f3      	cbz	r3, 800365c <xQueueGenericReset+0x48>
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 800361e:	6c05      	ldr	r5, [r0, #64]	; 0x40
 8003620:	fba5 3503 	umull	r3, r5, r5, r3
 8003624:	b9d5      	cbnz	r5, 800365c <xQueueGenericReset+0x48>
 8003626:	460e      	mov	r6, r1
        taskENTER_CRITICAL();
 8003628:	f7ff fdd2 	bl	80031d0 <vPortEnterCritical>
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800362c:	e9d4 300f 	ldrd	r3, r0, [r4, #60]	; 0x3c
            pxQueue->cRxLock = queueUNLOCKED;
 8003630:	21ff      	movs	r1, #255	; 0xff
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8003632:	fb00 f303 	mul.w	r3, r0, r3
 8003636:	6822      	ldr	r2, [r4, #0]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize );
 8003638:	1a18      	subs	r0, r3, r0
            pxQueue->pcWriteTo = pxQueue->pcHead;
 800363a:	6062      	str	r2, [r4, #4]
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800363c:	4413      	add	r3, r2
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize );
 800363e:	4402      	add	r2, r0
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003640:	63a5      	str	r5, [r4, #56]	; 0x38
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize );
 8003642:	e9c4 3202 	strd	r3, r2, [r4, #8]
            pxQueue->cRxLock = queueUNLOCKED;
 8003646:	f884 1044 	strb.w	r1, [r4, #68]	; 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 800364a:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
            if( xNewQueue == pdFALSE )
 800364e:	b946      	cbnz	r6, 8003662 <xQueueGenericReset+0x4e>
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003650:	6923      	ldr	r3, [r4, #16]
 8003652:	b993      	cbnz	r3, 800367a <xQueueGenericReset+0x66>
        taskEXIT_CRITICAL();
 8003654:	f7ff fdca 	bl	80031ec <vPortExitCritical>
}
 8003658:	2001      	movs	r0, #1
 800365a:	bd70      	pop	{r4, r5, r6, pc}
    configASSERT( xReturn != pdFAIL );
 800365c:	f7ff ff0e 	bl	800347c <ulSetInterruptMask>
 8003660:	e7fe      	b.n	8003660 <xQueueGenericReset+0x4c>
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003662:	f104 0010 	add.w	r0, r4, #16
 8003666:	f7fe fe73 	bl	8002350 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800366a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800366e:	f7fe fe6f 	bl	8002350 <vListInitialise>
 8003672:	e7ef      	b.n	8003654 <xQueueGenericReset+0x40>
    configASSERT( pxQueue );
 8003674:	f7ff ff02 	bl	800347c <ulSetInterruptMask>
 8003678:	e7fe      	b.n	8003678 <xQueueGenericReset+0x64>
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800367a:	f104 0010 	add.w	r0, r4, #16
 800367e:	f00b fa47 	bl	800eb10 <xTaskRemoveFromEventList>
 8003682:	2800      	cmp	r0, #0
 8003684:	d0e6      	beq.n	8003654 <xQueueGenericReset+0x40>
                        queueYIELD_IF_USING_PREEMPTION();
 8003686:	f7ff fd97 	bl	80031b8 <vPortYield>
 800368a:	e7e3      	b.n	8003654 <xQueueGenericReset+0x40>

0800368c <xQueueGenericCreateStatic>:
    {
 800368c:	b570      	push	{r4, r5, r6, lr}
 800368e:	b082      	sub	sp, #8
 8003690:	f89d 5018 	ldrb.w	r5, [sp, #24]
        configASSERT( pxStaticQueue );
 8003694:	b363      	cbz	r3, 80036f0 <xQueueGenericCreateStatic+0x64>
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8003696:	b1c0      	cbz	r0, 80036ca <xQueueGenericCreateStatic+0x3e>
 8003698:	460c      	mov	r4, r1
 800369a:	461e      	mov	r6, r3
            ( pxStaticQueue != NULL ) &&
 800369c:	b1c2      	cbz	r2, 80036d0 <xQueueGenericCreateStatic+0x44>
            ( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0U ) ) ) &&
 800369e:	b1a1      	cbz	r1, 80036ca <xQueueGenericCreateStatic+0x3e>
                volatile size_t xSize = sizeof( StaticQueue_t );
 80036a0:	2150      	movs	r1, #80	; 0x50
 80036a2:	9101      	str	r1, [sp, #4]
                configASSERT( xSize == sizeof( Queue_t ) ); /* LCOV_EXCL_BR_LINE */
 80036a4:	9901      	ldr	r1, [sp, #4]
 80036a6:	2950      	cmp	r1, #80	; 0x50
 80036a8:	d11f      	bne.n	80036ea <xQueueGenericCreateStatic+0x5e>
                ( void ) xSize;                             /* Prevent unused variable warning when configASSERT() is not defined. */
 80036aa:	9901      	ldr	r1, [sp, #4]
                pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80036ac:	2101      	movs	r1, #1
 80036ae:	f883 1046 	strb.w	r1, [r3, #70]	; 0x46
    pxNewQueue->uxItemSize = uxItemSize;
 80036b2:	e9c6 040f 	strd	r0, r4, [r6, #60]	; 0x3c
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80036b6:	2101      	movs	r1, #1
 80036b8:	4630      	mov	r0, r6
 80036ba:	6032      	str	r2, [r6, #0]
 80036bc:	f7ff ffaa 	bl	8003614 <xQueueGenericReset>
    }
 80036c0:	4630      	mov	r0, r6
        pxNewQueue->ucQueueType = ucQueueType;
 80036c2:	f886 504c 	strb.w	r5, [r6, #76]	; 0x4c
    }
 80036c6:	b002      	add	sp, #8
 80036c8:	bd70      	pop	{r4, r5, r6, pc}
            configASSERT( pxNewQueue );
 80036ca:	f7ff fed7 	bl	800347c <ulSetInterruptMask>
 80036ce:	e7fe      	b.n	80036ce <xQueueGenericCreateStatic+0x42>
            ( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0U ) ) ) )
 80036d0:	2900      	cmp	r1, #0
 80036d2:	d1fa      	bne.n	80036ca <xQueueGenericCreateStatic+0x3e>
                volatile size_t xSize = sizeof( StaticQueue_t );
 80036d4:	2250      	movs	r2, #80	; 0x50
 80036d6:	9201      	str	r2, [sp, #4]
                configASSERT( xSize == sizeof( Queue_t ) ); /* LCOV_EXCL_BR_LINE */
 80036d8:	9a01      	ldr	r2, [sp, #4]
 80036da:	2a50      	cmp	r2, #80	; 0x50
 80036dc:	d105      	bne.n	80036ea <xQueueGenericCreateStatic+0x5e>
                pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80036de:	2101      	movs	r1, #1
                ( void ) xSize;                             /* Prevent unused variable warning when configASSERT() is not defined. */
 80036e0:	9a01      	ldr	r2, [sp, #4]
                pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80036e2:	f886 1046 	strb.w	r1, [r6, #70]	; 0x46
 80036e6:	4632      	mov	r2, r6
 80036e8:	e7e3      	b.n	80036b2 <xQueueGenericCreateStatic+0x26>
                configASSERT( xSize == sizeof( Queue_t ) ); /* LCOV_EXCL_BR_LINE */
 80036ea:	f7ff fec7 	bl	800347c <ulSetInterruptMask>
 80036ee:	e7fe      	b.n	80036ee <xQueueGenericCreateStatic+0x62>
        configASSERT( pxStaticQueue );
 80036f0:	f7ff fec4 	bl	800347c <ulSetInterruptMask>
 80036f4:	e7fe      	b.n	80036f4 <xQueueGenericCreateStatic+0x68>
 80036f6:	bf00      	nop

080036f8 <xQueueGenericCreate>:
    {
 80036f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80036fc:	b148      	cbz	r0, 8003712 <xQueueGenericCreate+0x1a>
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 80036fe:	fba0 3601 	umull	r3, r6, r0, r1
 8003702:	4604      	mov	r4, r0
 8003704:	460d      	mov	r5, r1
 8003706:	b926      	cbnz	r6, 8003712 <xQueueGenericCreate+0x1a>
            ( ( UBaseType_t ) ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8003708:	fb01 f000 	mul.w	r0, r1, r0
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 800370c:	f110 0f51 	cmn.w	r0, #81	; 0x51
 8003710:	d902      	bls.n	8003718 <xQueueGenericCreate+0x20>
            configASSERT( pxNewQueue );
 8003712:	f7ff feb3 	bl	800347c <ulSetInterruptMask>
 8003716:	e7fe      	b.n	8003716 <xQueueGenericCreate+0x1e>
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8003718:	3050      	adds	r0, #80	; 0x50
 800371a:	4690      	mov	r8, r2
 800371c:	f7fe fcda 	bl	80020d4 <pvPortMalloc>
            if( pxNewQueue != NULL )
 8003720:	4607      	mov	r7, r0
 8003722:	b168      	cbz	r0, 8003740 <xQueueGenericCreate+0x48>
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8003724:	f880 6046 	strb.w	r6, [r0, #70]	; 0x46
    if( uxItemSize == ( UBaseType_t ) 0 )
 8003728:	b16d      	cbz	r5, 8003746 <xQueueGenericCreate+0x4e>
                pucQueueStorage += sizeof( Queue_t );
 800372a:	f100 0350 	add.w	r3, r0, #80	; 0x50
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800372e:	2101      	movs	r1, #1
 8003730:	4638      	mov	r0, r7
    pxNewQueue->uxItemSize = uxItemSize;
 8003732:	e9c7 450f 	strd	r4, r5, [r7, #60]	; 0x3c
 8003736:	603b      	str	r3, [r7, #0]
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003738:	f7ff ff6c 	bl	8003614 <xQueueGenericReset>
        pxNewQueue->ucQueueType = ucQueueType;
 800373c:	f887 804c 	strb.w	r8, [r7, #76]	; 0x4c
    }
 8003740:	4638      	mov	r0, r7
 8003742:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003746:	4603      	mov	r3, r0
 8003748:	e7f1      	b.n	800372e <xQueueGenericCreate+0x36>
 800374a:	bf00      	nop

0800374c <xQueueGenericSend>:
{
 800374c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003750:	b085      	sub	sp, #20
 8003752:	9201      	str	r2, [sp, #4]
    configASSERT( pxQueue );
 8003754:	2800      	cmp	r0, #0
 8003756:	f000 8084 	beq.w	8003862 <xQueueGenericSend+0x116>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800375a:	4604      	mov	r4, r0
 800375c:	4688      	mov	r8, r1
 800375e:	461f      	mov	r7, r3
 8003760:	2900      	cmp	r1, #0
 8003762:	d05d      	beq.n	8003820 <xQueueGenericSend+0xd4>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003764:	2f02      	cmp	r7, #2
 8003766:	d102      	bne.n	800376e <xQueueGenericSend+0x22>
 8003768:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800376a:	2b01      	cmp	r3, #1
 800376c:	d16c      	bne.n	8003848 <xQueueGenericSend+0xfc>
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800376e:	f00b fa8f 	bl	800ec90 <xTaskGetSchedulerState>
 8003772:	4605      	mov	r5, r0
 8003774:	2800      	cmp	r0, #0
 8003776:	d049      	beq.n	800380c <xQueueGenericSend+0xc0>
 8003778:	2500      	movs	r5, #0
        prvLockQueue( pxQueue );
 800377a:	f04f 0900 	mov.w	r9, #0
 800377e:	e007      	b.n	8003790 <xQueueGenericSend+0x44>
        else
        {
            xReturn = pdFALSE;
        }
    }
    taskEXIT_CRITICAL();
 8003780:	f7ff fd34 	bl	80031ec <vPortExitCritical>
                prvUnlockQueue( pxQueue );
 8003784:	4620      	mov	r0, r4
 8003786:	f7ff feff 	bl	8003588 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 800378a:	f00b f94b 	bl	800ea24 <xTaskResumeAll>
 800378e:	2501      	movs	r5, #1
        taskENTER_CRITICAL();
 8003790:	f7ff fd1e 	bl	80031d0 <vPortEnterCritical>
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003794:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8003796:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8003798:	4290      	cmp	r0, r2
 800379a:	d347      	bcc.n	800382c <xQueueGenericSend+0xe0>
 800379c:	2f02      	cmp	r7, #2
 800379e:	d045      	beq.n	800382c <xQueueGenericSend+0xe0>
                if( xTicksToWait == ( TickType_t ) 0 )
 80037a0:	9e01      	ldr	r6, [sp, #4]
 80037a2:	2e00      	cmp	r6, #0
 80037a4:	d060      	beq.n	8003868 <xQueueGenericSend+0x11c>
                else if( xEntryTimeSet == pdFALSE )
 80037a6:	2d00      	cmp	r5, #0
 80037a8:	d036      	beq.n	8003818 <xQueueGenericSend+0xcc>
        taskEXIT_CRITICAL();
 80037aa:	f7ff fd1f 	bl	80031ec <vPortExitCritical>
        vTaskSuspendAll();
 80037ae:	f00b f931 	bl	800ea14 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80037b2:	f7ff fd0d 	bl	80031d0 <vPortEnterCritical>
 80037b6:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80037ba:	2bff      	cmp	r3, #255	; 0xff
 80037bc:	bf08      	it	eq
 80037be:	f884 9044 	strbeq.w	r9, [r4, #68]	; 0x44
 80037c2:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80037c6:	2bff      	cmp	r3, #255	; 0xff
 80037c8:	bf08      	it	eq
 80037ca:	f884 9045 	strbeq.w	r9, [r4, #69]	; 0x45
 80037ce:	f7ff fd0d 	bl	80031ec <vPortExitCritical>
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80037d2:	a901      	add	r1, sp, #4
 80037d4:	a802      	add	r0, sp, #8
 80037d6:	f00b fa1b 	bl	800ec10 <xTaskCheckForTimeOut>
 80037da:	2800      	cmp	r0, #0
 80037dc:	d14a      	bne.n	8003874 <xQueueGenericSend+0x128>
    taskENTER_CRITICAL();
 80037de:	f7ff fcf7 	bl	80031d0 <vPortEnterCritical>
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80037e2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80037e4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80037e6:	429a      	cmp	r2, r3
 80037e8:	d1ca      	bne.n	8003780 <xQueueGenericSend+0x34>
    taskEXIT_CRITICAL();
 80037ea:	f7ff fcff 	bl	80031ec <vPortExitCritical>
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80037ee:	9901      	ldr	r1, [sp, #4]
 80037f0:	f104 0010 	add.w	r0, r4, #16
 80037f4:	f00b f950 	bl	800ea98 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 80037f8:	4620      	mov	r0, r4
 80037fa:	f7ff fec5 	bl	8003588 <prvUnlockQueue>
                if( xTaskResumeAll() == pdFALSE )
 80037fe:	f00b f911 	bl	800ea24 <xTaskResumeAll>
 8003802:	2800      	cmp	r0, #0
 8003804:	d1c3      	bne.n	800378e <xQueueGenericSend+0x42>
                    taskYIELD_WITHIN_API();
 8003806:	f7ff fcd7 	bl	80031b8 <vPortYield>
 800380a:	e7c0      	b.n	800378e <xQueueGenericSend+0x42>
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800380c:	9b01      	ldr	r3, [sp, #4]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d0b3      	beq.n	800377a <xQueueGenericSend+0x2e>
 8003812:	f7ff fe33 	bl	800347c <ulSetInterruptMask>
 8003816:	e7fe      	b.n	8003816 <xQueueGenericSend+0xca>
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8003818:	a802      	add	r0, sp, #8
 800381a:	f00b f9ed 	bl	800ebf8 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800381e:	e7c4      	b.n	80037aa <xQueueGenericSend+0x5e>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003820:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8003822:	2b00      	cmp	r3, #0
 8003824:	d09e      	beq.n	8003764 <xQueueGenericSend+0x18>
 8003826:	f7ff fe29 	bl	800347c <ulSetInterruptMask>
 800382a:	e7fe      	b.n	800382a <xQueueGenericSend+0xde>
                    xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800382c:	463a      	mov	r2, r7
 800382e:	4641      	mov	r1, r8
 8003830:	4620      	mov	r0, r4
 8003832:	f7ff fe71 	bl	8003518 <prvCopyDataToQueue>
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003836:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003838:	b963      	cbnz	r3, 8003854 <xQueueGenericSend+0x108>
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800383a:	b940      	cbnz	r0, 800384e <xQueueGenericSend+0x102>
                taskEXIT_CRITICAL();
 800383c:	f7ff fcd6 	bl	80031ec <vPortExitCritical>
                return pdPASS;
 8003840:	2001      	movs	r0, #1
}
 8003842:	b005      	add	sp, #20
 8003844:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003848:	f7ff fe18 	bl	800347c <ulSetInterruptMask>
 800384c:	e7fe      	b.n	800384c <xQueueGenericSend+0x100>
                            queueYIELD_IF_USING_PREEMPTION();
 800384e:	f7ff fcb3 	bl	80031b8 <vPortYield>
 8003852:	e7f3      	b.n	800383c <xQueueGenericSend+0xf0>
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003854:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003858:	f00b f95a 	bl	800eb10 <xTaskRemoveFromEventList>
 800385c:	2800      	cmp	r0, #0
 800385e:	d0ed      	beq.n	800383c <xQueueGenericSend+0xf0>
 8003860:	e7f5      	b.n	800384e <xQueueGenericSend+0x102>
    configASSERT( pxQueue );
 8003862:	f7ff fe0b 	bl	800347c <ulSetInterruptMask>
 8003866:	e7fe      	b.n	8003866 <xQueueGenericSend+0x11a>
                    taskEXIT_CRITICAL();
 8003868:	f7ff fcc0 	bl	80031ec <vPortExitCritical>
                    return errQUEUE_FULL;
 800386c:	4630      	mov	r0, r6
}
 800386e:	b005      	add	sp, #20
 8003870:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
            prvUnlockQueue( pxQueue );
 8003874:	4620      	mov	r0, r4
 8003876:	f7ff fe87 	bl	8003588 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800387a:	f00b f8d3 	bl	800ea24 <xTaskResumeAll>
            return errQUEUE_FULL;
 800387e:	2000      	movs	r0, #0
}
 8003880:	b005      	add	sp, #20
 8003882:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003886:	bf00      	nop

08003888 <xQueueCreateMutex>:
    {
 8003888:	b570      	push	{r4, r5, r6, lr}
 800388a:	4605      	mov	r5, r0
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800388c:	2050      	movs	r0, #80	; 0x50
 800388e:	f7fe fc21 	bl	80020d4 <pvPortMalloc>
            if( pxNewQueue != NULL )
 8003892:	4604      	mov	r4, r0
 8003894:	b198      	cbz	r0, 80038be <xQueueCreateMutex+0x36>
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8003896:	2600      	movs	r6, #0
    pxNewQueue->uxLength = uxQueueLength;
 8003898:	2101      	movs	r1, #1
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800389a:	6020      	str	r0, [r4, #0]
    pxNewQueue->uxItemSize = uxItemSize;
 800389c:	e9c0 160f 	strd	r1, r6, [r0, #60]	; 0x3c
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80038a0:	f880 6046 	strb.w	r6, [r0, #70]	; 0x46
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80038a4:	f7ff feb6 	bl	8003614 <xQueueGenericReset>
            ( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80038a8:	4633      	mov	r3, r6
 80038aa:	4632      	mov	r2, r6
 80038ac:	4631      	mov	r1, r6
 80038ae:	4620      	mov	r0, r4
        pxNewQueue->ucQueueType = ucQueueType;
 80038b0:	f884 504c 	strb.w	r5, [r4, #76]	; 0x4c
            pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80038b4:	60a6      	str	r6, [r4, #8]
            pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80038b6:	6026      	str	r6, [r4, #0]
            pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80038b8:	60e6      	str	r6, [r4, #12]
            ( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80038ba:	f7ff ff47 	bl	800374c <xQueueGenericSend>
    }
 80038be:	4620      	mov	r0, r4
 80038c0:	bd70      	pop	{r4, r5, r6, pc}
 80038c2:	bf00      	nop

080038c4 <xQueueGenericSendFromISR>:
{
 80038c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    configASSERT( pxQueue );
 80038c8:	2800      	cmp	r0, #0
 80038ca:	d048      	beq.n	800395e <xQueueGenericSendFromISR+0x9a>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80038cc:	4604      	mov	r4, r0
 80038ce:	460d      	mov	r5, r1
 80038d0:	4617      	mov	r7, r2
 80038d2:	461e      	mov	r6, r3
 80038d4:	b371      	cbz	r1, 8003934 <xQueueGenericSendFromISR+0x70>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80038d6:	2e02      	cmp	r6, #2
 80038d8:	d11c      	bne.n	8003914 <xQueueGenericSendFromISR+0x50>
 80038da:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80038dc:	2b01      	cmp	r3, #1
 80038de:	d12f      	bne.n	8003940 <xQueueGenericSendFromISR+0x7c>
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80038e0:	f7ff fd84 	bl	80033ec <vPortValidateInterruptPriority>
    uxSavedInterruptStatus = ( UBaseType_t ) taskENTER_CRITICAL_FROM_ISR();
 80038e4:	f7ff fdca 	bl	800347c <ulSetInterruptMask>
 80038e8:	4680      	mov	r8, r0
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80038ea:	6ba3      	ldr	r3, [r4, #56]	; 0x38
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80038ec:	4629      	mov	r1, r5
            const int8_t cTxLock = pxQueue->cTxLock;
 80038ee:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80038f2:	4632      	mov	r2, r6
 80038f4:	4620      	mov	r0, r4
            const int8_t cTxLock = pxQueue->cTxLock;
 80038f6:	b26d      	sxtb	r5, r5
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80038f8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80038fa:	f7ff fe0d 	bl	8003518 <prvCopyDataToQueue>
            if( cTxLock == queueUNLOCKED )
 80038fe:	1c6b      	adds	r3, r5, #1
 8003900:	d121      	bne.n	8003946 <xQueueGenericSendFromISR+0x82>
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003902:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003904:	bb73      	cbnz	r3, 8003964 <xQueueGenericSendFromISR+0xa0>
            xReturn = pdPASS;
 8003906:	2501      	movs	r5, #1
    taskEXIT_CRITICAL_FROM_ISR( uxSavedInterruptStatus );
 8003908:	4640      	mov	r0, r8
 800390a:	f7ff fdc3 	bl	8003494 <vClearInterruptMask>
}
 800390e:	4628      	mov	r0, r5
 8003910:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003914:	f7ff fd6a 	bl	80033ec <vPortValidateInterruptPriority>
    uxSavedInterruptStatus = ( UBaseType_t ) taskENTER_CRITICAL_FROM_ISR();
 8003918:	f7ff fdb0 	bl	800347c <ulSetInterruptMask>
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800391c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800391e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    uxSavedInterruptStatus = ( UBaseType_t ) taskENTER_CRITICAL_FROM_ISR();
 8003920:	4680      	mov	r8, r0
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003922:	429a      	cmp	r2, r3
 8003924:	d3e2      	bcc.n	80038ec <xQueueGenericSendFromISR+0x28>
            xReturn = errQUEUE_FULL;
 8003926:	2500      	movs	r5, #0
    taskEXIT_CRITICAL_FROM_ISR( uxSavedInterruptStatus );
 8003928:	4640      	mov	r0, r8
 800392a:	f7ff fdb3 	bl	8003494 <vClearInterruptMask>
}
 800392e:	4628      	mov	r0, r5
 8003930:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003934:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8003936:	2b00      	cmp	r3, #0
 8003938:	d0cd      	beq.n	80038d6 <xQueueGenericSendFromISR+0x12>
 800393a:	f7ff fd9f 	bl	800347c <ulSetInterruptMask>
 800393e:	e7fe      	b.n	800393e <xQueueGenericSendFromISR+0x7a>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003940:	f7ff fd9c 	bl	800347c <ulSetInterruptMask>
 8003944:	e7fe      	b.n	8003944 <xQueueGenericSendFromISR+0x80>
                prvIncrementQueueTxLock( pxQueue, cTxLock );
 8003946:	f00b f883 	bl	800ea50 <uxTaskGetNumberOfTasks>
 800394a:	4285      	cmp	r5, r0
 800394c:	d2db      	bcs.n	8003906 <xQueueGenericSendFromISR+0x42>
 800394e:	2d7f      	cmp	r5, #127	; 0x7f
 8003950:	d014      	beq.n	800397c <xQueueGenericSendFromISR+0xb8>
 8003952:	1c6b      	adds	r3, r5, #1
 8003954:	b25b      	sxtb	r3, r3
            xReturn = pdPASS;
 8003956:	2501      	movs	r5, #1
                prvIncrementQueueTxLock( pxQueue, cTxLock );
 8003958:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800395c:	e7e4      	b.n	8003928 <xQueueGenericSendFromISR+0x64>
    configASSERT( pxQueue );
 800395e:	f7ff fd8d 	bl	800347c <ulSetInterruptMask>
 8003962:	e7fe      	b.n	8003962 <xQueueGenericSendFromISR+0x9e>
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003964:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003968:	f00b f8d2 	bl	800eb10 <xTaskRemoveFromEventList>
 800396c:	2800      	cmp	r0, #0
 800396e:	d0ca      	beq.n	8003906 <xQueueGenericSendFromISR+0x42>
                            if( pxHigherPriorityTaskWoken != NULL )
 8003970:	2f00      	cmp	r7, #0
 8003972:	d0c8      	beq.n	8003906 <xQueueGenericSendFromISR+0x42>
                                *pxHigherPriorityTaskWoken = pdTRUE;
 8003974:	2301      	movs	r3, #1
            xReturn = pdPASS;
 8003976:	461d      	mov	r5, r3
                                *pxHigherPriorityTaskWoken = pdTRUE;
 8003978:	603b      	str	r3, [r7, #0]
 800397a:	e7d5      	b.n	8003928 <xQueueGenericSendFromISR+0x64>
                prvIncrementQueueTxLock( pxQueue, cTxLock );
 800397c:	f7ff fd7e 	bl	800347c <ulSetInterruptMask>
 8003980:	e7fe      	b.n	8003980 <xQueueGenericSendFromISR+0xbc>
 8003982:	bf00      	nop

08003984 <xQueueGiveFromISR>:
{
 8003984:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    configASSERT( pxQueue );
 8003986:	b390      	cbz	r0, 80039ee <xQueueGiveFromISR+0x6a>
    configASSERT( pxQueue->uxItemSize == 0 );
 8003988:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800398a:	4604      	mov	r4, r0
 800398c:	bb03      	cbnz	r3, 80039d0 <xQueueGiveFromISR+0x4c>
    configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800398e:	6803      	ldr	r3, [r0, #0]
 8003990:	460d      	mov	r5, r1
 8003992:	b1bb      	cbz	r3, 80039c4 <xQueueGiveFromISR+0x40>
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003994:	f7ff fd2a 	bl	80033ec <vPortValidateInterruptPriority>
    uxSavedInterruptStatus = ( UBaseType_t ) taskENTER_CRITICAL_FROM_ISR();
 8003998:	f7ff fd70 	bl	800347c <ulSetInterruptMask>
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800399c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
        if( uxMessagesWaiting < pxQueue->uxLength )
 800399e:	6be2      	ldr	r2, [r4, #60]	; 0x3c
    uxSavedInterruptStatus = ( UBaseType_t ) taskENTER_CRITICAL_FROM_ISR();
 80039a0:	4606      	mov	r6, r0
        if( uxMessagesWaiting < pxQueue->uxLength )
 80039a2:	429a      	cmp	r2, r3
 80039a4:	d926      	bls.n	80039f4 <xQueueGiveFromISR+0x70>
            const int8_t cTxLock = pxQueue->cTxLock;
 80039a6:	f894 2045 	ldrb.w	r2, [r4, #69]	; 0x45
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting + ( UBaseType_t ) 1 );
 80039aa:	3301      	adds	r3, #1
            if( cTxLock == queueUNLOCKED )
 80039ac:	2aff      	cmp	r2, #255	; 0xff
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting + ( UBaseType_t ) 1 );
 80039ae:	63a3      	str	r3, [r4, #56]	; 0x38
            const int8_t cTxLock = pxQueue->cTxLock;
 80039b0:	b257      	sxtb	r7, r2
            if( cTxLock == queueUNLOCKED )
 80039b2:	d110      	bne.n	80039d6 <xQueueGiveFromISR+0x52>
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80039b4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80039b6:	bb1b      	cbnz	r3, 8003a00 <xQueueGiveFromISR+0x7c>
            xReturn = pdPASS;
 80039b8:	2701      	movs	r7, #1
    taskEXIT_CRITICAL_FROM_ISR( uxSavedInterruptStatus );
 80039ba:	4630      	mov	r0, r6
 80039bc:	f7ff fd6a 	bl	8003494 <vClearInterruptMask>
}
 80039c0:	4638      	mov	r0, r7
 80039c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80039c4:	6883      	ldr	r3, [r0, #8]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d0e4      	beq.n	8003994 <xQueueGiveFromISR+0x10>
 80039ca:	f7ff fd57 	bl	800347c <ulSetInterruptMask>
 80039ce:	e7fe      	b.n	80039ce <xQueueGiveFromISR+0x4a>
    configASSERT( pxQueue->uxItemSize == 0 );
 80039d0:	f7ff fd54 	bl	800347c <ulSetInterruptMask>
 80039d4:	e7fe      	b.n	80039d4 <xQueueGiveFromISR+0x50>
                prvIncrementQueueTxLock( pxQueue, cTxLock );
 80039d6:	f00b f83b 	bl	800ea50 <uxTaskGetNumberOfTasks>
 80039da:	4287      	cmp	r7, r0
 80039dc:	d2ec      	bcs.n	80039b8 <xQueueGiveFromISR+0x34>
 80039de:	2f7f      	cmp	r7, #127	; 0x7f
 80039e0:	d01a      	beq.n	8003a18 <xQueueGiveFromISR+0x94>
 80039e2:	1c7b      	adds	r3, r7, #1
 80039e4:	b25b      	sxtb	r3, r3
            xReturn = pdPASS;
 80039e6:	2701      	movs	r7, #1
                prvIncrementQueueTxLock( pxQueue, cTxLock );
 80039e8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80039ec:	e7e5      	b.n	80039ba <xQueueGiveFromISR+0x36>
    configASSERT( pxQueue );
 80039ee:	f7ff fd45 	bl	800347c <ulSetInterruptMask>
 80039f2:	e7fe      	b.n	80039f2 <xQueueGiveFromISR+0x6e>
            xReturn = errQUEUE_FULL;
 80039f4:	2700      	movs	r7, #0
    taskEXIT_CRITICAL_FROM_ISR( uxSavedInterruptStatus );
 80039f6:	4630      	mov	r0, r6
 80039f8:	f7ff fd4c 	bl	8003494 <vClearInterruptMask>
}
 80039fc:	4638      	mov	r0, r7
 80039fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003a00:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003a04:	f00b f884 	bl	800eb10 <xTaskRemoveFromEventList>
 8003a08:	2800      	cmp	r0, #0
 8003a0a:	d0d5      	beq.n	80039b8 <xQueueGiveFromISR+0x34>
                            if( pxHigherPriorityTaskWoken != NULL )
 8003a0c:	2d00      	cmp	r5, #0
 8003a0e:	d0d3      	beq.n	80039b8 <xQueueGiveFromISR+0x34>
                                *pxHigherPriorityTaskWoken = pdTRUE;
 8003a10:	2301      	movs	r3, #1
            xReturn = pdPASS;
 8003a12:	461f      	mov	r7, r3
                                *pxHigherPriorityTaskWoken = pdTRUE;
 8003a14:	602b      	str	r3, [r5, #0]
 8003a16:	e7d0      	b.n	80039ba <xQueueGiveFromISR+0x36>
                prvIncrementQueueTxLock( pxQueue, cTxLock );
 8003a18:	f7ff fd30 	bl	800347c <ulSetInterruptMask>
 8003a1c:	e7fe      	b.n	8003a1c <xQueueGiveFromISR+0x98>
 8003a1e:	bf00      	nop

08003a20 <xQueueReceive>:
{
 8003a20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003a24:	b084      	sub	sp, #16
 8003a26:	9201      	str	r2, [sp, #4]
    configASSERT( ( pxQueue ) );
 8003a28:	2800      	cmp	r0, #0
 8003a2a:	f000 8088 	beq.w	8003b3e <xQueueReceive+0x11e>
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003a2e:	4604      	mov	r4, r0
 8003a30:	460e      	mov	r6, r1
 8003a32:	2900      	cmp	r1, #0
 8003a34:	d077      	beq.n	8003b26 <xQueueReceive+0x106>
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003a36:	f00b f92b 	bl	800ec90 <xTaskGetSchedulerState>
 8003a3a:	2800      	cmp	r0, #0
 8003a3c:	d079      	beq.n	8003b32 <xQueueReceive+0x112>
        taskENTER_CRITICAL();
 8003a3e:	f7ff fbc7 	bl	80031d0 <vPortEnterCritical>
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003a42:	6ba5      	ldr	r5, [r4, #56]	; 0x38
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003a44:	2d00      	cmp	r5, #0
 8003a46:	d158      	bne.n	8003afa <xQueueReceive+0xda>
                if( xTicksToWait == ( TickType_t ) 0 )
 8003a48:	9b01      	ldr	r3, [sp, #4]
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d043      	beq.n	8003ad6 <xQueueReceive+0xb6>
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8003a4e:	a802      	add	r0, sp, #8
 8003a50:	f00b f8d2 	bl	800ebf8 <vTaskInternalSetTimeOutState>
        prvLockQueue( pxQueue );
 8003a54:	462f      	mov	r7, r5
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003a56:	f104 0824 	add.w	r8, r4, #36	; 0x24
        taskEXIT_CRITICAL();
 8003a5a:	f7ff fbc7 	bl	80031ec <vPortExitCritical>
        vTaskSuspendAll();
 8003a5e:	f00a ffd9 	bl	800ea14 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8003a62:	f7ff fbb5 	bl	80031d0 <vPortEnterCritical>
 8003a66:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8003a6a:	2bff      	cmp	r3, #255	; 0xff
 8003a6c:	bf08      	it	eq
 8003a6e:	f884 7044 	strbeq.w	r7, [r4, #68]	; 0x44
 8003a72:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8003a76:	2bff      	cmp	r3, #255	; 0xff
 8003a78:	bf08      	it	eq
 8003a7a:	f884 7045 	strbeq.w	r7, [r4, #69]	; 0x45
 8003a7e:	f7ff fbb5 	bl	80031ec <vPortExitCritical>
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003a82:	a901      	add	r1, sp, #4
 8003a84:	a802      	add	r0, sp, #8
 8003a86:	f00b f8c3 	bl	800ec10 <xTaskCheckForTimeOut>
 8003a8a:	b990      	cbnz	r0, 8003ab2 <xQueueReceive+0x92>
    taskENTER_CRITICAL();
 8003a8c:	f7ff fba0 	bl	80031d0 <vPortEnterCritical>
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8003a90:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003a92:	bb33      	cbnz	r3, 8003ae2 <xQueueReceive+0xc2>
    taskEXIT_CRITICAL();
 8003a94:	f7ff fbaa 	bl	80031ec <vPortExitCritical>
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003a98:	4640      	mov	r0, r8
 8003a9a:	9901      	ldr	r1, [sp, #4]
 8003a9c:	f00a fffc 	bl	800ea98 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8003aa0:	4620      	mov	r0, r4
 8003aa2:	f7ff fd71 	bl	8003588 <prvUnlockQueue>
                if( xTaskResumeAll() == pdFALSE )
 8003aa6:	f00a ffbd 	bl	800ea24 <xTaskResumeAll>
 8003aaa:	b968      	cbnz	r0, 8003ac8 <xQueueReceive+0xa8>
                    taskYIELD_WITHIN_API();
 8003aac:	f7ff fb84 	bl	80031b8 <vPortYield>
        taskENTER_CRITICAL();
 8003ab0:	e00a      	b.n	8003ac8 <xQueueReceive+0xa8>
            prvUnlockQueue( pxQueue );
 8003ab2:	4620      	mov	r0, r4
 8003ab4:	f7ff fd68 	bl	8003588 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8003ab8:	f00a ffb4 	bl	800ea24 <xTaskResumeAll>
    taskENTER_CRITICAL();
 8003abc:	f7ff fb88 	bl	80031d0 <vPortEnterCritical>
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8003ac0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003ac2:	b143      	cbz	r3, 8003ad6 <xQueueReceive+0xb6>
    taskEXIT_CRITICAL();
 8003ac4:	f7ff fb92 	bl	80031ec <vPortExitCritical>
        taskENTER_CRITICAL();
 8003ac8:	f7ff fb82 	bl	80031d0 <vPortEnterCritical>
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003acc:	6ba5      	ldr	r5, [r4, #56]	; 0x38
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003ace:	b9a5      	cbnz	r5, 8003afa <xQueueReceive+0xda>
                if( xTicksToWait == ( TickType_t ) 0 )
 8003ad0:	9b01      	ldr	r3, [sp, #4]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d1c1      	bne.n	8003a5a <xQueueReceive+0x3a>
                    taskEXIT_CRITICAL();
 8003ad6:	f7ff fb89 	bl	80031ec <vPortExitCritical>
                    return errQUEUE_EMPTY;
 8003ada:	2000      	movs	r0, #0
}
 8003adc:	b004      	add	sp, #16
 8003ade:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    taskEXIT_CRITICAL();
 8003ae2:	f7ff fb83 	bl	80031ec <vPortExitCritical>
                prvUnlockQueue( pxQueue );
 8003ae6:	4620      	mov	r0, r4
 8003ae8:	f7ff fd4e 	bl	8003588 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8003aec:	f00a ff9a 	bl	800ea24 <xTaskResumeAll>
        taskENTER_CRITICAL();
 8003af0:	f7ff fb6e 	bl	80031d0 <vPortEnterCritical>
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003af4:	6ba5      	ldr	r5, [r4, #56]	; 0x38
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003af6:	2d00      	cmp	r5, #0
 8003af8:	d0ea      	beq.n	8003ad0 <xQueueReceive+0xb0>
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003afa:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8003afc:	b15a      	cbz	r2, 8003b16 <xQueueReceive+0xf6>
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;
 8003afe:	68e1      	ldr	r1, [r4, #12]
        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail )
 8003b00:	68a3      	ldr	r3, [r4, #8]
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;
 8003b02:	4411      	add	r1, r2
        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail )
 8003b04:	4299      	cmp	r1, r3
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;
 8003b06:	60e1      	str	r1, [r4, #12]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003b08:	bf28      	it	cs
 8003b0a:	6821      	ldrcs	r1, [r4, #0]
        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize );
 8003b0c:	4630      	mov	r0, r6
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003b0e:	bf28      	it	cs
 8003b10:	60e1      	strcs	r1, [r4, #12]
        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize );
 8003b12:	f7fd fa71 	bl	8000ff8 <memcpy>
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003b16:	6923      	ldr	r3, [r4, #16]
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting - ( UBaseType_t ) 1 );
 8003b18:	3d01      	subs	r5, #1
 8003b1a:	63a5      	str	r5, [r4, #56]	; 0x38
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003b1c:	b993      	cbnz	r3, 8003b44 <xQueueReceive+0x124>
                taskEXIT_CRITICAL();
 8003b1e:	f7ff fb65 	bl	80031ec <vPortExitCritical>
                return pdPASS;
 8003b22:	2001      	movs	r0, #1
 8003b24:	e7da      	b.n	8003adc <xQueueReceive+0xbc>
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003b26:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d084      	beq.n	8003a36 <xQueueReceive+0x16>
 8003b2c:	f7ff fca6 	bl	800347c <ulSetInterruptMask>
 8003b30:	e7fe      	b.n	8003b30 <xQueueReceive+0x110>
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003b32:	9b01      	ldr	r3, [sp, #4]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d082      	beq.n	8003a3e <xQueueReceive+0x1e>
 8003b38:	f7ff fca0 	bl	800347c <ulSetInterruptMask>
 8003b3c:	e7fe      	b.n	8003b3c <xQueueReceive+0x11c>
    configASSERT( ( pxQueue ) );
 8003b3e:	f7ff fc9d 	bl	800347c <ulSetInterruptMask>
 8003b42:	e7fe      	b.n	8003b42 <xQueueReceive+0x122>
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003b44:	f104 0010 	add.w	r0, r4, #16
 8003b48:	f00a ffe2 	bl	800eb10 <xTaskRemoveFromEventList>
 8003b4c:	2800      	cmp	r0, #0
 8003b4e:	d0e6      	beq.n	8003b1e <xQueueReceive+0xfe>
                        queueYIELD_IF_USING_PREEMPTION();
 8003b50:	f7ff fb32 	bl	80031b8 <vPortYield>
 8003b54:	e7e3      	b.n	8003b1e <xQueueReceive+0xfe>
 8003b56:	bf00      	nop

08003b58 <xQueueSemaphoreTake>:
{
 8003b58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b5c:	b084      	sub	sp, #16
 8003b5e:	9101      	str	r1, [sp, #4]
    configASSERT( ( pxQueue ) );
 8003b60:	2800      	cmp	r0, #0
 8003b62:	f000 8090 	beq.w	8003c86 <xQueueSemaphoreTake+0x12e>
    configASSERT( pxQueue->uxItemSize == 0 );
 8003b66:	6c06      	ldr	r6, [r0, #64]	; 0x40
 8003b68:	4604      	mov	r4, r0
 8003b6a:	b94e      	cbnz	r6, 8003b80 <xQueueSemaphoreTake+0x28>
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003b6c:	f00b f890 	bl	800ec90 <xTaskGetSchedulerState>
 8003b70:	4605      	mov	r5, r0
 8003b72:	b940      	cbnz	r0, 8003b86 <xQueueSemaphoreTake+0x2e>
 8003b74:	9b01      	ldr	r3, [sp, #4]
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	f040 8082 	bne.w	8003c80 <xQueueSemaphoreTake+0x128>
 8003b7c:	4606      	mov	r6, r0
 8003b7e:	e003      	b.n	8003b88 <xQueueSemaphoreTake+0x30>
    configASSERT( pxQueue->uxItemSize == 0 );
 8003b80:	f7ff fc7c 	bl	800347c <ulSetInterruptMask>
 8003b84:	e7fe      	b.n	8003b84 <xQueueSemaphoreTake+0x2c>
 8003b86:	4635      	mov	r5, r6
        taskENTER_CRITICAL();
 8003b88:	f7ff fb22 	bl	80031d0 <vPortEnterCritical>
            const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8003b8c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
        prvLockQueue( pxQueue );
 8003b8e:	f04f 0800 	mov.w	r8, #0
            if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8003b92:	bb83      	cbnz	r3, 8003bf6 <xQueueSemaphoreTake+0x9e>
                if( xTicksToWait == ( TickType_t ) 0 )
 8003b94:	9f01      	ldr	r7, [sp, #4]
 8003b96:	2f00      	cmp	r7, #0
 8003b98:	f000 8081 	beq.w	8003c9e <xQueueSemaphoreTake+0x146>
                else if( xEntryTimeSet == pdFALSE )
 8003b9c:	2d00      	cmp	r5, #0
 8003b9e:	d045      	beq.n	8003c2c <xQueueSemaphoreTake+0xd4>
        taskEXIT_CRITICAL();
 8003ba0:	f7ff fb24 	bl	80031ec <vPortExitCritical>
        vTaskSuspendAll();
 8003ba4:	f00a ff36 	bl	800ea14 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8003ba8:	f7ff fb12 	bl	80031d0 <vPortEnterCritical>
 8003bac:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8003bb0:	2bff      	cmp	r3, #255	; 0xff
 8003bb2:	bf08      	it	eq
 8003bb4:	f884 8044 	strbeq.w	r8, [r4, #68]	; 0x44
 8003bb8:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8003bbc:	2bff      	cmp	r3, #255	; 0xff
 8003bbe:	bf08      	it	eq
 8003bc0:	f884 8045 	strbeq.w	r8, [r4, #69]	; 0x45
 8003bc4:	f7ff fb12 	bl	80031ec <vPortExitCritical>
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003bc8:	a901      	add	r1, sp, #4
 8003bca:	a802      	add	r0, sp, #8
 8003bcc:	f00b f820 	bl	800ec10 <xTaskCheckForTimeOut>
 8003bd0:	bb00      	cbnz	r0, 8003c14 <xQueueSemaphoreTake+0xbc>
    taskENTER_CRITICAL();
 8003bd2:	f7ff fafd 	bl	80031d0 <vPortEnterCritical>
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8003bd6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d03e      	beq.n	8003c5a <xQueueSemaphoreTake+0x102>
    taskEXIT_CRITICAL();
 8003bdc:	f7ff fb06 	bl	80031ec <vPortExitCritical>
                prvUnlockQueue( pxQueue );
 8003be0:	4620      	mov	r0, r4
 8003be2:	f7ff fcd1 	bl	8003588 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8003be6:	f00a ff1d 	bl	800ea24 <xTaskResumeAll>
        taskENTER_CRITICAL();
 8003bea:	f7ff faf1 	bl	80031d0 <vPortEnterCritical>
            const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8003bee:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003bf0:	2501      	movs	r5, #1
            if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d0ce      	beq.n	8003b94 <xQueueSemaphoreTake+0x3c>
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003bf6:	6822      	ldr	r2, [r4, #0]
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxSemaphoreCount - ( UBaseType_t ) 1 );
 8003bf8:	3b01      	subs	r3, #1
 8003bfa:	63a3      	str	r3, [r4, #56]	; 0x38
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003bfc:	2a00      	cmp	r2, #0
 8003bfe:	d05b      	beq.n	8003cb8 <xQueueSemaphoreTake+0x160>
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003c00:	6923      	ldr	r3, [r4, #16]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d14f      	bne.n	8003ca6 <xQueueSemaphoreTake+0x14e>
                taskEXIT_CRITICAL();
 8003c06:	f7ff faf1 	bl	80031ec <vPortExitCritical>
                return pdPASS;
 8003c0a:	2601      	movs	r6, #1
}
 8003c0c:	4630      	mov	r0, r6
 8003c0e:	b004      	add	sp, #16
 8003c10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            prvUnlockQueue( pxQueue );
 8003c14:	4620      	mov	r0, r4
 8003c16:	f7ff fcb7 	bl	8003588 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8003c1a:	f00a ff03 	bl	800ea24 <xTaskResumeAll>
    taskENTER_CRITICAL();
 8003c1e:	f7ff fad7 	bl	80031d0 <vPortEnterCritical>
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8003c22:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003c24:	b133      	cbz	r3, 8003c34 <xQueueSemaphoreTake+0xdc>
    taskEXIT_CRITICAL();
 8003c26:	f7ff fae1 	bl	80031ec <vPortExitCritical>
    return xReturn;
 8003c2a:	e7de      	b.n	8003bea <xQueueSemaphoreTake+0x92>
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8003c2c:	a802      	add	r0, sp, #8
 8003c2e:	f00a ffe3 	bl	800ebf8 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8003c32:	e7b5      	b.n	8003ba0 <xQueueSemaphoreTake+0x48>
    taskEXIT_CRITICAL();
 8003c34:	f7ff fada 	bl	80031ec <vPortExitCritical>
                    if( xInheritanceOccurred != pdFALSE )
 8003c38:	2e00      	cmp	r6, #0
 8003c3a:	d0e7      	beq.n	8003c0c <xQueueSemaphoreTake+0xb4>
                        taskENTER_CRITICAL();
 8003c3c:	f7ff fac8 	bl	80031d0 <vPortEnterCritical>
        if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8003c40:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8003c42:	b119      	cbz	r1, 8003c4c <xQueueSemaphoreTake+0xf4>
            uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) ( ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) ) );
 8003c44:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003c46:	6819      	ldr	r1, [r3, #0]
 8003c48:	f1c1 010a 	rsb	r1, r1, #10
                            vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8003c4c:	68a0      	ldr	r0, [r4, #8]
 8003c4e:	f00b f8e9 	bl	800ee24 <vTaskPriorityDisinheritAfterTimeout>
                return errQUEUE_EMPTY;
 8003c52:	2600      	movs	r6, #0
                        taskEXIT_CRITICAL();
 8003c54:	f7ff faca 	bl	80031ec <vPortExitCritical>
 8003c58:	e7d8      	b.n	8003c0c <xQueueSemaphoreTake+0xb4>
    taskEXIT_CRITICAL();
 8003c5a:	f7ff fac7 	bl	80031ec <vPortExitCritical>
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003c5e:	6823      	ldr	r3, [r4, #0]
 8003c60:	b1a3      	cbz	r3, 8003c8c <xQueueSemaphoreTake+0x134>
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003c62:	9901      	ldr	r1, [sp, #4]
 8003c64:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003c68:	f00a ff16 	bl	800ea98 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8003c6c:	4620      	mov	r0, r4
 8003c6e:	f7ff fc8b 	bl	8003588 <prvUnlockQueue>
                if( xTaskResumeAll() == pdFALSE )
 8003c72:	f00a fed7 	bl	800ea24 <xTaskResumeAll>
 8003c76:	2800      	cmp	r0, #0
 8003c78:	d1b7      	bne.n	8003bea <xQueueSemaphoreTake+0x92>
                    taskYIELD_WITHIN_API();
 8003c7a:	f7ff fa9d 	bl	80031b8 <vPortYield>
 8003c7e:	e7b4      	b.n	8003bea <xQueueSemaphoreTake+0x92>
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003c80:	f7ff fbfc 	bl	800347c <ulSetInterruptMask>
 8003c84:	e7fe      	b.n	8003c84 <xQueueSemaphoreTake+0x12c>
    configASSERT( ( pxQueue ) );
 8003c86:	f7ff fbf9 	bl	800347c <ulSetInterruptMask>
 8003c8a:	e7fe      	b.n	8003c8a <xQueueSemaphoreTake+0x132>
                        taskENTER_CRITICAL();
 8003c8c:	f7ff faa0 	bl	80031d0 <vPortEnterCritical>
                            xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003c90:	68a0      	ldr	r0, [r4, #8]
 8003c92:	f00b f80d 	bl	800ecb0 <xTaskPriorityInherit>
 8003c96:	4606      	mov	r6, r0
                        taskEXIT_CRITICAL();
 8003c98:	f7ff faa8 	bl	80031ec <vPortExitCritical>
 8003c9c:	e7e1      	b.n	8003c62 <xQueueSemaphoreTake+0x10a>
                    taskEXIT_CRITICAL();
 8003c9e:	f7ff faa5 	bl	80031ec <vPortExitCritical>
                    return errQUEUE_EMPTY;
 8003ca2:	463e      	mov	r6, r7
 8003ca4:	e7b2      	b.n	8003c0c <xQueueSemaphoreTake+0xb4>
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003ca6:	f104 0010 	add.w	r0, r4, #16
 8003caa:	f00a ff31 	bl	800eb10 <xTaskRemoveFromEventList>
 8003cae:	2800      	cmp	r0, #0
 8003cb0:	d0a9      	beq.n	8003c06 <xQueueSemaphoreTake+0xae>
                        queueYIELD_IF_USING_PREEMPTION();
 8003cb2:	f7ff fa81 	bl	80031b8 <vPortYield>
 8003cb6:	e7a6      	b.n	8003c06 <xQueueSemaphoreTake+0xae>
                        pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8003cb8:	f00b f90e 	bl	800eed8 <pvTaskIncrementMutexHeldCount>
 8003cbc:	60a0      	str	r0, [r4, #8]
 8003cbe:	e79f      	b.n	8003c00 <xQueueSemaphoreTake+0xa8>

08003cc0 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8003cc0:	b570      	push	{r4, r5, r6, lr}
 8003cc2:	4604      	mov	r4, r0
 8003cc4:	460e      	mov	r6, r1
 8003cc6:	4615      	mov	r5, r2
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8003cc8:	f7ff fa82 	bl	80031d0 <vPortEnterCritical>
 8003ccc:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8003cd0:	2bff      	cmp	r3, #255	; 0xff
 8003cd2:	bf04      	itt	eq
 8003cd4:	2300      	moveq	r3, #0
 8003cd6:	f884 3044 	strbeq.w	r3, [r4, #68]	; 0x44
 8003cda:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8003cde:	2bff      	cmp	r3, #255	; 0xff
 8003ce0:	bf04      	itt	eq
 8003ce2:	2300      	moveq	r3, #0
 8003ce4:	f884 3045 	strbeq.w	r3, [r4, #69]	; 0x45
 8003ce8:	f7ff fa80 	bl	80031ec <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003cec:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003cee:	b123      	cbz	r3, 8003cfa <vQueueWaitForMessageRestricted+0x3a>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8003cf0:	4620      	mov	r0, r4

        traceRETURN_vQueueWaitForMessageRestricted();
    }
 8003cf2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        prvUnlockQueue( pxQueue );
 8003cf6:	f7ff bc47 	b.w	8003588 <prvUnlockQueue>
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003cfa:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003cfe:	462a      	mov	r2, r5
 8003d00:	4631      	mov	r1, r6
 8003d02:	f00a fedd 	bl	800eac0 <vTaskPlaceOnEventListRestricted>
        prvUnlockQueue( pxQueue );
 8003d06:	4620      	mov	r0, r4
    }
 8003d08:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        prvUnlockQueue( pxQueue );
 8003d0c:	f7ff bc3c 	b.w	8003588 <prvUnlockQueue>

08003d10 <out_buffer>:


// internal buffer output
static inline void out_buffer(char character, void* buffer, size_t idx, size_t maxlen)
{
  if (idx < maxlen) {
 8003d10:	429a      	cmp	r2, r3
    ((char*)buffer)[idx] = character;
 8003d12:	bf38      	it	cc
 8003d14:	5488      	strbcc	r0, [r1, r2]
  }
}
 8003d16:	4770      	bx	lr

08003d18 <out_discard>:

// internal null output
static inline void out_discard(char character, void* buffer, size_t idx, size_t maxlen)
{
  (void)character; (void)buffer; (void)idx; (void)maxlen;
}
 8003d18:	4770      	bx	lr
 8003d1a:	bf00      	nop

08003d1c <out_rev_>:
}


// output the specified string in reverse, taking care of any zero-padding
static size_t out_rev_(out_fct_type out, char* buffer, size_t idx, size_t maxlen, const char* buf, size_t len, unsigned int width, unsigned int flags)
{
 8003d1c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d20:	469a      	mov	sl, r3
  const size_t start_idx = idx;

  // pad spaces up to given width
  if (!(flags & FLAGS_LEFT) && !(flags & FLAGS_ZEROPAD)) {
 8003d22:	9b0d      	ldr	r3, [sp, #52]	; 0x34
{
 8003d24:	4617      	mov	r7, r2
  if (!(flags & FLAGS_LEFT) && !(flags & FLAGS_ZEROPAD)) {
 8003d26:	079a      	lsls	r2, r3, #30
{
 8003d28:	4606      	mov	r6, r0
 8003d2a:	468b      	mov	fp, r1
 8003d2c:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  if (!(flags & FLAGS_LEFT) && !(flags & FLAGS_ZEROPAD)) {
 8003d30:	d111      	bne.n	8003d56 <out_rev_+0x3a>
    for (size_t i = len; i < width; i++) {
 8003d32:	e9dd 320b 	ldrd	r3, r2, [sp, #44]	; 0x2c
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d20d      	bcs.n	8003d56 <out_rev_+0x3a>
 8003d3a:	4613      	mov	r3, r2
 8003d3c:	463c      	mov	r4, r7
 8003d3e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003d40:	1a9d      	subs	r5, r3, r2
 8003d42:	443d      	add	r5, r7
      out(' ', buffer, idx++, maxlen);
 8003d44:	4622      	mov	r2, r4
 8003d46:	4653      	mov	r3, sl
 8003d48:	4659      	mov	r1, fp
 8003d4a:	2020      	movs	r0, #32
 8003d4c:	3401      	adds	r4, #1
 8003d4e:	47b0      	blx	r6
    for (size_t i = len; i < width; i++) {
 8003d50:	42ac      	cmp	r4, r5
 8003d52:	d1f7      	bne.n	8003d44 <out_rev_+0x28>
 8003d54:	e000      	b.n	8003d58 <out_rev_+0x3c>
 8003d56:	463d      	mov	r5, r7
    }
  }

  // reverse string
  while (len) {
 8003d58:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003d5a:	b173      	cbz	r3, 8003d7a <out_rev_+0x5e>
 8003d5c:	eb08 0403 	add.w	r4, r8, r3
 8003d60:	eb04 0905 	add.w	r9, r4, r5
 8003d64:	eba9 0204 	sub.w	r2, r9, r4
    out(buf[--len], buffer, idx++, maxlen);
 8003d68:	f814 0d01 	ldrb.w	r0, [r4, #-1]!
 8003d6c:	4653      	mov	r3, sl
 8003d6e:	4659      	mov	r1, fp
 8003d70:	47b0      	blx	r6
  while (len) {
 8003d72:	4544      	cmp	r4, r8
 8003d74:	d1f6      	bne.n	8003d64 <out_rev_+0x48>
    out(buf[--len], buffer, idx++, maxlen);
 8003d76:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003d78:	441d      	add	r5, r3
  }

  // append pad spaces up to given width
  if (flags & FLAGS_LEFT) {
 8003d7a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003d7c:	079b      	lsls	r3, r3, #30
 8003d7e:	d50e      	bpl.n	8003d9e <out_rev_+0x82>
    while (idx - start_idx < width) {
 8003d80:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003d82:	1bef      	subs	r7, r5, r7
 8003d84:	42bb      	cmp	r3, r7
 8003d86:	d90a      	bls.n	8003d9e <out_rev_+0x82>
 8003d88:	461c      	mov	r4, r3
      out(' ', buffer, idx++, maxlen);
 8003d8a:	462a      	mov	r2, r5
 8003d8c:	4653      	mov	r3, sl
 8003d8e:	4659      	mov	r1, fp
 8003d90:	2020      	movs	r0, #32
    while (idx - start_idx < width) {
 8003d92:	3701      	adds	r7, #1
      out(' ', buffer, idx++, maxlen);
 8003d94:	47b0      	blx	r6
    while (idx - start_idx < width) {
 8003d96:	42a7      	cmp	r7, r4
      out(' ', buffer, idx++, maxlen);
 8003d98:	f105 0501 	add.w	r5, r5, #1
    while (idx - start_idx < width) {
 8003d9c:	d3f5      	bcc.n	8003d8a <out_rev_+0x6e>
    }
  }

  return idx;
}
 8003d9e:	4628      	mov	r0, r5
 8003da0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08003da4 <print_integer>:
  return out_rev_(out, buffer, idx, maxlen, buf, len, width, flags);
}

// An internal itoa-like function
static size_t print_integer(out_fct_type out, char* buffer, size_t idx, size_t maxlen, printf_unsigned_value_t value, bool negative, numeric_base_t base, unsigned int precision, unsigned int width, unsigned int flags)
{
 8003da4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003da8:	ed2d 8b04 	vpush	{d8-d9}
 8003dac:	b08f      	sub	sp, #60	; 0x3c
 8003dae:	f89d 4078 	ldrb.w	r4, [sp, #120]	; 0x78
 8003db2:	ee09 3a90 	vmov	s19, r3
 8003db6:	e9dd 561c 	ldrd	r5, r6, [sp, #112]	; 0x70
 8003dba:	e9dd 9a20 	ldrd	r9, sl, [sp, #128]	; 0x80
  char buf[PRINTF_INTEGER_BUFFER_SIZE];
  size_t len = 0U;

  if (!value) {
 8003dbe:	ea55 0306 	orrs.w	r3, r5, r6
{
 8003dc2:	ee08 0a10 	vmov	s16, r0
 8003dc6:	ee08 1a90 	vmov	s17, r1
 8003dca:	ee09 2a10 	vmov	s18, r2
 8003dce:	f89d 707c 	ldrb.w	r7, [sp, #124]	; 0x7c
 8003dd2:	f8dd b088 	ldr.w	fp, [sp, #136]	; 0x88
 8003dd6:	9405      	str	r4, [sp, #20]
  if (!value) {
 8003dd8:	d15d      	bne.n	8003e96 <print_integer+0xf2>
    if ( !(flags & FLAGS_PRECISION) ) {
 8003dda:	f41b 6f80 	tst.w	fp, #1024	; 0x400
 8003dde:	f040 80b2 	bne.w	8003f46 <print_integer+0x1a2>
      buf[len++] = '0';
 8003de2:	2330      	movs	r3, #48	; 0x30
      flags &= ~FLAGS_HASH;
 8003de4:	f02b 0b10 	bic.w	fp, fp, #16
      buf[len++] = '0';
 8003de8:	f88d 3018 	strb.w	r3, [sp, #24]
    if (!(flags & FLAGS_LEFT)) {
 8003dec:	f01b 0f02 	tst.w	fp, #2
 8003df0:	ab06      	add	r3, sp, #24
      buf[len++] = '0';
 8003df2:	f04f 0401 	mov.w	r4, #1
 8003df6:	9304      	str	r3, [sp, #16]
    if (!(flags & FLAGS_LEFT)) {
 8003df8:	d07a      	beq.n	8003ef0 <print_integer+0x14c>
 8003dfa:	4623      	mov	r3, r4
    while ((len < precision) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8003dfc:	4599      	cmp	r9, r3
 8003dfe:	d90d      	bls.n	8003e1c <print_integer+0x78>
 8003e00:	2b20      	cmp	r3, #32
 8003e02:	d00b      	beq.n	8003e1c <print_integer+0x78>
 8003e04:	9804      	ldr	r0, [sp, #16]
 8003e06:	1e5a      	subs	r2, r3, #1
      buf[len++] = '0';
 8003e08:	2130      	movs	r1, #48	; 0x30
 8003e0a:	4402      	add	r2, r0
 8003e0c:	e001      	b.n	8003e12 <print_integer+0x6e>
    while ((len < precision) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8003e0e:	2b20      	cmp	r3, #32
 8003e10:	d004      	beq.n	8003e1c <print_integer+0x78>
      buf[len++] = '0';
 8003e12:	3301      	adds	r3, #1
    while ((len < precision) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8003e14:	4599      	cmp	r9, r3
      buf[len++] = '0';
 8003e16:	f802 1f01 	strb.w	r1, [r2, #1]!
    while ((len < precision) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8003e1a:	d1f8      	bne.n	8003e0e <print_integer+0x6a>
    if (base == BASE_OCTAL && (len > unpadded_len)) {
 8003e1c:	2f08      	cmp	r7, #8
 8003e1e:	d103      	bne.n	8003e28 <print_integer+0x84>
 8003e20:	429c      	cmp	r4, r3
      flags &= ~FLAGS_HASH;
 8003e22:	bf38      	it	cc
 8003e24:	f02b 0b10 	biccc.w	fp, fp, #16
  if (flags & (FLAGS_HASH | FLAGS_POINTER)) {
 8003e28:	f241 0210 	movw	r2, #4112	; 0x1010
 8003e2c:	ea1b 0f02 	tst.w	fp, r2
 8003e30:	d011      	beq.n	8003e56 <print_integer+0xb2>
    if (!(flags & FLAGS_PRECISION) && len && ((len == precision) || (len == width))) {
 8003e32:	f41b 6f80 	tst.w	fp, #1024	; 0x400
 8003e36:	d07c      	beq.n	8003f32 <print_integer+0x18e>
    if ((base == BASE_HEX) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8003e38:	2f10      	cmp	r7, #16
 8003e3a:	f000 80bb 	beq.w	8003fb4 <print_integer+0x210>
    else if ((base == BASE_BINARY) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8003e3e:	2f02      	cmp	r7, #2
 8003e40:	f000 80a1 	beq.w	8003f86 <print_integer+0x1e2>
    if (len < PRINTF_INTEGER_BUFFER_SIZE) {
 8003e44:	2b20      	cmp	r3, #32
 8003e46:	d012      	beq.n	8003e6e <print_integer+0xca>
      buf[len++] = '0';
 8003e48:	2130      	movs	r1, #48	; 0x30
 8003e4a:	185a      	adds	r2, r3, r1
 8003e4c:	3208      	adds	r2, #8
 8003e4e:	446a      	add	r2, sp
 8003e50:	f802 1c20 	strb.w	r1, [r2, #-32]
 8003e54:	3301      	adds	r3, #1
  if (len < PRINTF_INTEGER_BUFFER_SIZE) {
 8003e56:	2b20      	cmp	r3, #32
 8003e58:	d009      	beq.n	8003e6e <print_integer+0xca>
    if (negative) {
 8003e5a:	9a05      	ldr	r2, [sp, #20]
 8003e5c:	2a00      	cmp	r2, #0
 8003e5e:	d078      	beq.n	8003f52 <print_integer+0x1ae>
      buf[len++] = '-';
 8003e60:	212d      	movs	r1, #45	; 0x2d
      buf[len++] = ' ';
 8003e62:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8003e66:	446a      	add	r2, sp
 8003e68:	f802 1c20 	strb.w	r1, [r2, #-32]
 8003e6c:	3301      	adds	r3, #1
  return out_rev_(out, buffer, idx, maxlen, buf, len, width, flags);
 8003e6e:	9c04      	ldr	r4, [sp, #16]
 8003e70:	9301      	str	r3, [sp, #4]
 8003e72:	ee19 2a10 	vmov	r2, s18
 8003e76:	ee19 3a90 	vmov	r3, s19
 8003e7a:	ee18 1a90 	vmov	r1, s17
 8003e7e:	ee18 0a10 	vmov	r0, s16
 8003e82:	e9cd ab02 	strd	sl, fp, [sp, #8]
 8003e86:	9400      	str	r4, [sp, #0]
 8003e88:	f7ff ff48 	bl	8003d1c <out_rev_>
      value /= base;
    } while (value && (len < PRINTF_INTEGER_BUFFER_SIZE));
  }

  return print_integer_finalization(out, buffer, idx, maxlen, buf, len, negative, base, precision, width, flags);
}
 8003e8c:	b00f      	add	sp, #60	; 0x3c
 8003e8e:	ecbd 8b04 	vpop	{d8-d9}
 8003e92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e96:	f01b 0f20 	tst.w	fp, #32
 8003e9a:	bf14      	ite	ne
 8003e9c:	2341      	movne	r3, #65	; 0x41
 8003e9e:	2361      	moveq	r3, #97	; 0x61
 8003ea0:	aa06      	add	r2, sp, #24
      buf[len++] = (char)(digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10);
 8003ea2:	3b0a      	subs	r3, #10
 8003ea4:	f8cd 9080 	str.w	r9, [sp, #128]	; 0x80
 8003ea8:	4690      	mov	r8, r2
  size_t len = 0U;
 8003eaa:	2400      	movs	r4, #0
 8003eac:	4699      	mov	r9, r3
 8003eae:	9204      	str	r2, [sp, #16]
 8003eb0:	e003      	b.n	8003eba <print_integer+0x116>
    } while (value && (len < PRINTF_INTEGER_BUFFER_SIZE));
 8003eb2:	2c20      	cmp	r4, #32
 8003eb4:	d017      	beq.n	8003ee6 <print_integer+0x142>
      value /= base;
 8003eb6:	4605      	mov	r5, r0
 8003eb8:	460e      	mov	r6, r1
      const char digit = (char)(value % base);
 8003eba:	4628      	mov	r0, r5
 8003ebc:	4631      	mov	r1, r6
 8003ebe:	463a      	mov	r2, r7
 8003ec0:	2300      	movs	r3, #0
 8003ec2:	f7fc feb3 	bl	8000c2c <__aeabi_uldivmod>
 8003ec6:	b2d2      	uxtb	r2, r2
      buf[len++] = (char)(digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10);
 8003ec8:	2a09      	cmp	r2, #9
 8003eca:	f102 0330 	add.w	r3, r2, #48	; 0x30
 8003ece:	bf8a      	itet	hi
 8003ed0:	444a      	addhi	r2, r9
 8003ed2:	b2da      	uxtbls	r2, r3
 8003ed4:	b2d2      	uxtbhi	r2, r2
    } while (value && (len < PRINTF_INTEGER_BUFFER_SIZE));
 8003ed6:	42bd      	cmp	r5, r7
 8003ed8:	f176 0300 	sbcs.w	r3, r6, #0
      buf[len++] = (char)(digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10);
 8003edc:	f808 2b01 	strb.w	r2, [r8], #1
 8003ee0:	f104 0401 	add.w	r4, r4, #1
    } while (value && (len < PRINTF_INTEGER_BUFFER_SIZE));
 8003ee4:	d2e5      	bcs.n	8003eb2 <print_integer+0x10e>
 8003ee6:	f8dd 9080 	ldr.w	r9, [sp, #128]	; 0x80
    if (!(flags & FLAGS_LEFT)) {
 8003eea:	f01b 0f02 	tst.w	fp, #2
 8003eee:	d184      	bne.n	8003dfa <print_integer+0x56>
      if (width && (flags & FLAGS_ZEROPAD) && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 8003ef0:	f1ba 0f00 	cmp.w	sl, #0
 8003ef4:	d081      	beq.n	8003dfa <print_integer+0x56>
 8003ef6:	f01b 0f01 	tst.w	fp, #1
 8003efa:	f43f af7e 	beq.w	8003dfa <print_integer+0x56>
 8003efe:	9b05      	ldr	r3, [sp, #20]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d152      	bne.n	8003faa <print_integer+0x206>
 8003f04:	f01b 0f0c 	tst.w	fp, #12
 8003f08:	d14f      	bne.n	8003faa <print_integer+0x206>
      while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8003f0a:	4554      	cmp	r4, sl
 8003f0c:	f4bf af75 	bcs.w	8003dfa <print_integer+0x56>
 8003f10:	2c1f      	cmp	r4, #31
 8003f12:	d84d      	bhi.n	8003fb0 <print_integer+0x20c>
 8003f14:	9804      	ldr	r0, [sp, #16]
 8003f16:	1e62      	subs	r2, r4, #1
 8003f18:	4623      	mov	r3, r4
        buf[len++] = '0';
 8003f1a:	2130      	movs	r1, #48	; 0x30
 8003f1c:	4402      	add	r2, r0
 8003f1e:	e001      	b.n	8003f24 <print_integer+0x180>
      while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8003f20:	2b20      	cmp	r3, #32
 8003f22:	d045      	beq.n	8003fb0 <print_integer+0x20c>
        buf[len++] = '0';
 8003f24:	3301      	adds	r3, #1
      while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8003f26:	4553      	cmp	r3, sl
        buf[len++] = '0';
 8003f28:	f802 1f01 	strb.w	r1, [r2, #1]!
      while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8003f2c:	d1f8      	bne.n	8003f20 <print_integer+0x17c>
 8003f2e:	4653      	mov	r3, sl
 8003f30:	e764      	b.n	8003dfc <print_integer+0x58>
    if (!(flags & FLAGS_PRECISION) && len && ((len == precision) || (len == width))) {
 8003f32:	b9c3      	cbnz	r3, 8003f66 <print_integer+0x1c2>
    if ((base == BASE_HEX) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8003f34:	2f10      	cmp	r7, #16
 8003f36:	d055      	beq.n	8003fe4 <print_integer+0x240>
    else if ((base == BASE_BINARY) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8003f38:	2f02      	cmp	r7, #2
 8003f3a:	d060      	beq.n	8003ffe <print_integer+0x25a>
      buf[len++] = '0';
 8003f3c:	2330      	movs	r3, #48	; 0x30
 8003f3e:	f88d 3018 	strb.w	r3, [sp, #24]
 8003f42:	2301      	movs	r3, #1
 8003f44:	e789      	b.n	8003e5a <print_integer+0xb6>
    else if (base == BASE_HEX) {
 8003f46:	2f10      	cmp	r7, #16
 8003f48:	d029      	beq.n	8003f9e <print_integer+0x1fa>
 8003f4a:	ab06      	add	r3, sp, #24
  size_t len = 0U;
 8003f4c:	2400      	movs	r4, #0
 8003f4e:	9304      	str	r3, [sp, #16]
 8003f50:	e7cb      	b.n	8003eea <print_integer+0x146>
    else if (flags & FLAGS_PLUS) {
 8003f52:	f01b 0f04 	tst.w	fp, #4
 8003f56:	d104      	bne.n	8003f62 <print_integer+0x1be>
    else if (flags & FLAGS_SPACE) {
 8003f58:	f01b 0f08 	tst.w	fp, #8
 8003f5c:	d087      	beq.n	8003e6e <print_integer+0xca>
      buf[len++] = ' ';
 8003f5e:	2120      	movs	r1, #32
 8003f60:	e77f      	b.n	8003e62 <print_integer+0xbe>
      buf[len++] = '+';  // ignore the space if the '+' exists
 8003f62:	212b      	movs	r1, #43	; 0x2b
 8003f64:	e77d      	b.n	8003e62 <print_integer+0xbe>
    if (!(flags & FLAGS_PRECISION) && len && ((len == precision) || (len == width))) {
 8003f66:	4599      	cmp	r9, r3
 8003f68:	d002      	beq.n	8003f70 <print_integer+0x1cc>
 8003f6a:	459a      	cmp	sl, r3
 8003f6c:	f47f af64 	bne.w	8003e38 <print_integer+0x94>
      if (unpadded_len < len) {
 8003f70:	429c      	cmp	r4, r3
 8003f72:	f4bf af61 	bcs.w	8003e38 <print_integer+0x94>
      if (len && (base == BASE_HEX)) {
 8003f76:	1e5a      	subs	r2, r3, #1
 8003f78:	d0dc      	beq.n	8003f34 <print_integer+0x190>
 8003f7a:	2f10      	cmp	r7, #16
 8003f7c:	d044      	beq.n	8004008 <print_integer+0x264>
    else if ((base == BASE_BINARY) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8003f7e:	2f02      	cmp	r7, #2
 8003f80:	d005      	beq.n	8003f8e <print_integer+0x1ea>
        len--;
 8003f82:	4613      	mov	r3, r2
 8003f84:	e760      	b.n	8003e48 <print_integer+0xa4>
    else if ((base == BASE_BINARY) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8003f86:	2b20      	cmp	r3, #32
 8003f88:	f43f af71 	beq.w	8003e6e <print_integer+0xca>
 8003f8c:	461a      	mov	r2, r3
      buf[len++] = 'b';
 8003f8e:	2162      	movs	r1, #98	; 0x62
 8003f90:	f102 0338 	add.w	r3, r2, #56	; 0x38
 8003f94:	446b      	add	r3, sp
 8003f96:	f803 1c20 	strb.w	r1, [r3, #-32]
 8003f9a:	1c53      	adds	r3, r2, #1
 8003f9c:	e752      	b.n	8003e44 <print_integer+0xa0>
      flags &= ~FLAGS_HASH;
 8003f9e:	ab06      	add	r3, sp, #24
  size_t len = 0U;
 8003fa0:	2400      	movs	r4, #0
      flags &= ~FLAGS_HASH;
 8003fa2:	f02b 0b10 	bic.w	fp, fp, #16
 8003fa6:	9304      	str	r3, [sp, #16]
 8003fa8:	e79f      	b.n	8003eea <print_integer+0x146>
        width--;
 8003faa:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8003fae:	e7ac      	b.n	8003f0a <print_integer+0x166>
      while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8003fb0:	2320      	movs	r3, #32
 8003fb2:	e733      	b.n	8003e1c <print_integer+0x78>
    if ((base == BASE_HEX) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8003fb4:	f01b 0f20 	tst.w	fp, #32
 8003fb8:	d00b      	beq.n	8003fd2 <print_integer+0x22e>
    else if ((base == BASE_HEX) && (flags & FLAGS_UPPERCASE) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8003fba:	2b20      	cmp	r3, #32
 8003fbc:	f43f af57 	beq.w	8003e6e <print_integer+0xca>
        len--;
 8003fc0:	4619      	mov	r1, r3
      buf[len++] = 'X';
 8003fc2:	2258      	movs	r2, #88	; 0x58
 8003fc4:	f101 0338 	add.w	r3, r1, #56	; 0x38
 8003fc8:	446b      	add	r3, sp
 8003fca:	f803 2c20 	strb.w	r2, [r3, #-32]
 8003fce:	1c4b      	adds	r3, r1, #1
 8003fd0:	e738      	b.n	8003e44 <print_integer+0xa0>
    if ((base == BASE_HEX) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8003fd2:	2b20      	cmp	r3, #32
 8003fd4:	f43f af4b 	beq.w	8003e6e <print_integer+0xca>
      buf[len++] = 'x';
 8003fd8:	9a04      	ldr	r2, [sp, #16]
 8003fda:	18d1      	adds	r1, r2, r3
 8003fdc:	3301      	adds	r3, #1
 8003fde:	2278      	movs	r2, #120	; 0x78
 8003fe0:	700a      	strb	r2, [r1, #0]
 8003fe2:	e72f      	b.n	8003e44 <print_integer+0xa0>
    if ((base == BASE_HEX) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8003fe4:	f01b 0f20 	tst.w	fp, #32
 8003fe8:	d104      	bne.n	8003ff4 <print_integer+0x250>
      buf[len++] = 'x';
 8003fea:	2378      	movs	r3, #120	; 0x78
 8003fec:	f88d 3018 	strb.w	r3, [sp, #24]
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	e729      	b.n	8003e48 <print_integer+0xa4>
      buf[len++] = 'X';
 8003ff4:	2358      	movs	r3, #88	; 0x58
 8003ff6:	f88d 3018 	strb.w	r3, [sp, #24]
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	e724      	b.n	8003e48 <print_integer+0xa4>
      buf[len++] = 'b';
 8003ffe:	2362      	movs	r3, #98	; 0x62
 8004000:	f88d 3018 	strb.w	r3, [sp, #24]
 8004004:	2301      	movs	r3, #1
 8004006:	e71f      	b.n	8003e48 <print_integer+0xa4>
        if (unpadded_len < len) {
 8004008:	4294      	cmp	r4, r2
 800400a:	d208      	bcs.n	800401e <print_integer+0x27a>
    if ((base == BASE_HEX) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 800400c:	f01b 0f20 	tst.w	fp, #32
          len--;
 8004010:	f1a3 0102 	sub.w	r1, r3, #2
    if ((base == BASE_HEX) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8004014:	d1d5      	bne.n	8003fc2 <print_integer+0x21e>
      buf[len++] = 'x';
 8004016:	4613      	mov	r3, r2
 8004018:	9a04      	ldr	r2, [sp, #16]
 800401a:	4411      	add	r1, r2
 800401c:	e7df      	b.n	8003fde <print_integer+0x23a>
    if ((base == BASE_HEX) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 800401e:	f01b 0f20 	tst.w	fp, #32
        len--;
 8004022:	4613      	mov	r3, r2
    if ((base == BASE_HEX) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8004024:	d0d8      	beq.n	8003fd8 <print_integer+0x234>
 8004026:	e7cb      	b.n	8003fc0 <print_integer+0x21c>

08004028 <get_components>:

// Break up a double number - which is known to be a finite non-negative number -
// into its base-10 parts: integral - before the decimal point, and fractional - after it.
// Taken the precision into account, but does not change it even internally.
static struct double_components get_components(double number, unsigned int precision)
{
 8004028:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800402c:	ed2d 8b02 	vpush	{d8}
 8004030:	469b      	mov	fp, r3
 8004032:	b083      	sub	sp, #12
  struct double_components number_;
  number_.is_negative = get_sign(number);
  double abs_number = (number_.is_negative) ? -number : number;
 8004034:	0fdb      	lsrs	r3, r3, #31
{
 8004036:	4692      	mov	sl, r2
 8004038:	4605      	mov	r5, r0
  double abs_number = (number_.is_negative) ? -number : number;
 800403a:	9301      	str	r3, [sp, #4]
 800403c:	d002      	beq.n	8004044 <get_components+0x1c>
 800403e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8004042:	469b      	mov	fp, r3
  number_.integral = (int_fast64_t)abs_number;
 8004044:	4650      	mov	r0, sl
 8004046:	4659      	mov	r1, fp
 8004048:	f7fc fe08 	bl	8000c5c <__aeabi_d2lz>
  double remainder = (abs_number - number_.integral) * powers_of_10[precision];
 800404c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800404e:	4b40      	ldr	r3, [pc, #256]	; (8004150 <get_components+0x128>)
  number_.integral = (int_fast64_t)abs_number;
 8004050:	4606      	mov	r6, r0
  double remainder = (abs_number - number_.integral) * powers_of_10[precision];
 8004052:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004056:	ed93 8b00 	vldr	d8, [r3]
  number_.integral = (int_fast64_t)abs_number;
 800405a:	9100      	str	r1, [sp, #0]
  double remainder = (abs_number - number_.integral) * powers_of_10[precision];
 800405c:	f7fc faa6 	bl	80005ac <__aeabi_l2d>
 8004060:	4602      	mov	r2, r0
 8004062:	460b      	mov	r3, r1
 8004064:	4650      	mov	r0, sl
 8004066:	4659      	mov	r1, fp
 8004068:	f7fc f916 	bl	8000298 <__aeabi_dsub>
 800406c:	ec53 2b18 	vmov	r2, r3, d8
 8004070:	f7fc faca 	bl	8000608 <__aeabi_dmul>
 8004074:	4680      	mov	r8, r0
 8004076:	4689      	mov	r9, r1
  number_.fractional = (int_fast64_t)remainder;
 8004078:	f7fc fdf0 	bl	8000c5c <__aeabi_d2lz>
 800407c:	4604      	mov	r4, r0
 800407e:	460f      	mov	r7, r1

  remainder -= (double) number_.fractional;
 8004080:	f7fc fa94 	bl	80005ac <__aeabi_l2d>
 8004084:	4602      	mov	r2, r0
 8004086:	460b      	mov	r3, r1
 8004088:	4640      	mov	r0, r8
 800408a:	4649      	mov	r1, r9
 800408c:	f7fc f904 	bl	8000298 <__aeabi_dsub>

  if (remainder > 0.5) {
 8004090:	2200      	movs	r2, #0
 8004092:	4b30      	ldr	r3, [pc, #192]	; (8004154 <get_components+0x12c>)
  remainder -= (double) number_.fractional;
 8004094:	4680      	mov	r8, r0
 8004096:	4689      	mov	r9, r1
  if (remainder > 0.5) {
 8004098:	f7fc fd46 	bl	8000b28 <__aeabi_dcmpgt>
 800409c:	2800      	cmp	r0, #0
 800409e:	d03c      	beq.n	800411a <get_components+0xf2>
    ++number_.fractional;
 80040a0:	3401      	adds	r4, #1
 80040a2:	f147 0700 	adc.w	r7, r7, #0
    // handle rollover, e.g. case 0.99 with precision 1 is 1.0
    if ((double) number_.fractional >= powers_of_10[precision]) {
 80040a6:	4639      	mov	r1, r7
 80040a8:	4620      	mov	r0, r4
 80040aa:	f7fc fa7f 	bl	80005ac <__aeabi_l2d>
 80040ae:	4602      	mov	r2, r0
 80040b0:	460b      	mov	r3, r1
 80040b2:	ec51 0b18 	vmov	r0, r1, d8
 80040b6:	f7fc fd23 	bl	8000b00 <__aeabi_dcmple>
 80040ba:	2800      	cmp	r0, #0
 80040bc:	d13c      	bne.n	8004138 <get_components+0x110>
      // if halfway, round up if odd OR if last digit is 0
      ++number_.fractional;
    }
  }

  if (precision == 0U) {
 80040be:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80040c0:	b9f3      	cbnz	r3, 8004100 <get_components+0xd8>
    remainder = abs_number - (double) number_.integral;
 80040c2:	4630      	mov	r0, r6
 80040c4:	9900      	ldr	r1, [sp, #0]
 80040c6:	f7fc fa71 	bl	80005ac <__aeabi_l2d>
 80040ca:	4602      	mov	r2, r0
 80040cc:	460b      	mov	r3, r1
 80040ce:	4650      	mov	r0, sl
 80040d0:	4659      	mov	r1, fp
 80040d2:	f7fc f8e1 	bl	8000298 <__aeabi_dsub>
    if ((!(remainder < 0.5) || (remainder > 0.5)) && (number_.integral & 1)) {
 80040d6:	2200      	movs	r2, #0
 80040d8:	4b1e      	ldr	r3, [pc, #120]	; (8004154 <get_components+0x12c>)
    remainder = abs_number - (double) number_.integral;
 80040da:	4680      	mov	r8, r0
 80040dc:	4689      	mov	r9, r1
    if ((!(remainder < 0.5) || (remainder > 0.5)) && (number_.integral & 1)) {
 80040de:	f7fc fd05 	bl	8000aec <__aeabi_dcmplt>
 80040e2:	b130      	cbz	r0, 80040f2 <get_components+0xca>
 80040e4:	4640      	mov	r0, r8
 80040e6:	4649      	mov	r1, r9
 80040e8:	2200      	movs	r2, #0
 80040ea:	4b1a      	ldr	r3, [pc, #104]	; (8004154 <get_components+0x12c>)
 80040ec:	f7fc fd1c 	bl	8000b28 <__aeabi_dcmpgt>
 80040f0:	b130      	cbz	r0, 8004100 <get_components+0xd8>
 80040f2:	07f3      	lsls	r3, r6, #31
 80040f4:	d504      	bpl.n	8004100 <get_components+0xd8>
      // exactly 0.5 and ODD, then round up
      // 1.5 -> 2, but 2.5 -> 2
      ++number_.integral;
 80040f6:	9b00      	ldr	r3, [sp, #0]
 80040f8:	3601      	adds	r6, #1
 80040fa:	f143 0300 	adc.w	r3, r3, #0
 80040fe:	9300      	str	r3, [sp, #0]
    }
  }
  return number_;
}
 8004100:	4628      	mov	r0, r5
  return number_;
 8004102:	9b00      	ldr	r3, [sp, #0]
 8004104:	602e      	str	r6, [r5, #0]
 8004106:	e9c5 3401 	strd	r3, r4, [r5, #4]
 800410a:	9b01      	ldr	r3, [sp, #4]
 800410c:	60ef      	str	r7, [r5, #12]
 800410e:	742b      	strb	r3, [r5, #16]
}
 8004110:	b003      	add	sp, #12
 8004112:	ecbd 8b02 	vpop	{d8}
 8004116:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  else if (remainder == 0.5) {
 800411a:	4640      	mov	r0, r8
 800411c:	4649      	mov	r1, r9
 800411e:	2200      	movs	r2, #0
 8004120:	4b0c      	ldr	r3, [pc, #48]	; (8004154 <get_components+0x12c>)
 8004122:	f7fc fcd9 	bl	8000ad8 <__aeabi_dcmpeq>
 8004126:	2800      	cmp	r0, #0
 8004128:	d0c9      	beq.n	80040be <get_components+0x96>
    if ((number_.fractional == 0U) || (number_.fractional & 1U)) {
 800412a:	ea54 0307 	orrs.w	r3, r4, r7
 800412e:	d10b      	bne.n	8004148 <get_components+0x120>
      ++number_.fractional;
 8004130:	3401      	adds	r4, #1
 8004132:	f147 0700 	adc.w	r7, r7, #0
 8004136:	e7c2      	b.n	80040be <get_components+0x96>
      number_.fractional = 0;
 8004138:	2400      	movs	r4, #0
      ++number_.integral;
 800413a:	9b00      	ldr	r3, [sp, #0]
 800413c:	3601      	adds	r6, #1
 800413e:	f143 0300 	adc.w	r3, r3, #0
      number_.fractional = 0;
 8004142:	4627      	mov	r7, r4
      ++number_.integral;
 8004144:	9300      	str	r3, [sp, #0]
 8004146:	e7ba      	b.n	80040be <get_components+0x96>
    if ((number_.fractional == 0U) || (number_.fractional & 1U)) {
 8004148:	07e2      	lsls	r2, r4, #31
 800414a:	d5b8      	bpl.n	80040be <get_components+0x96>
 800414c:	e7f0      	b.n	8004130 <get_components+0x108>
 800414e:	bf00      	nop
 8004150:	08019788 	.word	0x08019788
 8004154:	3fe00000 	.word	0x3fe00000

08004158 <print_broken_up_decimal.isra.0>:
  }
  return components;
}
#endif

static size_t print_broken_up_decimal(
 8004158:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800415c:	ed2d 8b04 	vpush	{d8-d9}
 8004160:	b087      	sub	sp, #28
 8004162:	f89d 4050 	ldrb.w	r4, [sp, #80]	; 0x50
 8004166:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 8004168:	9404      	str	r4, [sp, #16]
 800416a:	9c15      	ldr	r4, [sp, #84]	; 0x54
 800416c:	f8dd 9064 	ldr.w	r9, [sp, #100]	; 0x64
 8004170:	ee08 4a10 	vmov	s16, r4
 8004174:	9c16      	ldr	r4, [sp, #88]	; 0x58
 8004176:	9502      	str	r5, [sp, #8]
 8004178:	ee08 4a90 	vmov	s17, r4
 800417c:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 800417e:	460d      	mov	r5, r1
 8004180:	ee09 4a10 	vmov	s18, r4
 8004184:	9c18      	ldr	r4, [sp, #96]	; 0x60
 8004186:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8004188:	ee09 4a90 	vmov	s19, r4
 800418c:	9c1a      	ldr	r4, [sp, #104]	; 0x68
 800418e:	9403      	str	r4, [sp, #12]
 8004190:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
 8004192:	9401      	str	r4, [sp, #4]
 8004194:	4604      	mov	r4, r0
  struct double_components number_, out_fct_type out, char *buffer, size_t idx, size_t maxlen, unsigned int precision,
  unsigned int width, unsigned int flags, char *buf, size_t len)
{
  if (precision != 0U) {
 8004196:	f1b9 0f00 	cmp.w	r9, #0
 800419a:	d049      	beq.n	8004230 <print_broken_up_decimal.isra.0+0xd8>
 800419c:	4698      	mov	r8, r3
    // do fractional part, as an unsigned number

    unsigned int count = precision;

    if (flags & FLAGS_ADAPT_EXP && !(flags & FLAGS_HASH)) {
 800419e:	9b01      	ldr	r3, [sp, #4]
 80041a0:	4617      	mov	r7, r2
 80041a2:	f403 6301 	and.w	r3, r3, #2064	; 0x810
 80041a6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80041aa:	f000 8099 	beq.w	80042e0 <print_broken_up_decimal.isra.0+0x188>
 80041ae:	9a02      	ldr	r2, [sp, #8]
 80041b0:	1e73      	subs	r3, r6, #1
 80041b2:	eb02 0b03 	add.w	fp, r2, r3
 80041b6:	9405      	str	r4, [sp, #20]
 80041b8:	e017      	b.n	80041ea <print_broken_up_decimal.isra.0+0x92>
    }

    if (number_.fractional > 0 || !(flags & FLAGS_ADAPT_EXP) || (flags & FLAGS_HASH) ) {
      while (len < PRINTF_FTOA_BUFFER_SIZE) {
        --count;
        buf[len++] = (char)('0' + number_.fractional % 10U);
 80041ba:	4638      	mov	r0, r7
 80041bc:	4641      	mov	r1, r8
 80041be:	220a      	movs	r2, #10
 80041c0:	2300      	movs	r3, #0
 80041c2:	f7fc fce3 	bl	8000b8c <__aeabi_ldivmod>
 80041c6:	4694      	mov	ip, r2
        if (!(number_.fractional /= 10U)) {
 80041c8:	4638      	mov	r0, r7
        buf[len++] = (char)('0' + number_.fractional % 10U);
 80041ca:	f10c 0730 	add.w	r7, ip, #48	; 0x30
        if (!(number_.fractional /= 10U)) {
 80041ce:	4641      	mov	r1, r8
 80041d0:	2300      	movs	r3, #0
        buf[len++] = (char)('0' + number_.fractional % 10U);
 80041d2:	f80b 7f01 	strb.w	r7, [fp, #1]!
        if (!(number_.fractional /= 10U)) {
 80041d6:	220a      	movs	r2, #10
 80041d8:	f7fc fcd8 	bl	8000b8c <__aeabi_ldivmod>
 80041dc:	ea51 0300 	orrs.w	r3, r1, r0
 80041e0:	4607      	mov	r7, r0
 80041e2:	4688      	mov	r8, r1
 80041e4:	d066      	beq.n	80042b4 <print_broken_up_decimal.isra.0+0x15c>
        --count;
 80041e6:	46a1      	mov	r9, r4
        buf[len++] = (char)('0' + number_.fractional % 10U);
 80041e8:	4656      	mov	r6, sl
      while (len < PRINTF_FTOA_BUFFER_SIZE) {
 80041ea:	2e20      	cmp	r6, #32
        --count;
 80041ec:	f109 34ff 	add.w	r4, r9, #4294967295	; 0xffffffff
        buf[len++] = (char)('0' + number_.fractional % 10U);
 80041f0:	f106 0a01 	add.w	sl, r6, #1
      while (len < PRINTF_FTOA_BUFFER_SIZE) {
 80041f4:	d1e1      	bne.n	80041ba <print_broken_up_decimal.isra.0+0x62>
      break;
    }
  }

  // pad leading zeros
  if (!(flags & FLAGS_LEFT) && (flags & FLAGS_ZEROPAD)) {
 80041f6:	9b01      	ldr	r3, [sp, #4]
 80041f8:	f003 0303 	and.w	r3, r3, #3
 80041fc:	2b01      	cmp	r3, #1
 80041fe:	f000 809a 	beq.w	8004336 <print_broken_up_decimal.isra.0+0x1de>
    if (width && (number_.is_negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 8004202:	2720      	movs	r7, #32
    else if (flags & FLAGS_SPACE) {
      buf[len++] = ' ';
    }
  }

  return out_rev_(out, buffer, idx, maxlen, buf, len, width, flags);
 8004204:	9b01      	ldr	r3, [sp, #4]
 8004206:	ee19 2a10 	vmov	r2, s18
 800420a:	9317      	str	r3, [sp, #92]	; 0x5c
 800420c:	9b03      	ldr	r3, [sp, #12]
 800420e:	ee18 1a90 	vmov	r1, s17
 8004212:	e9cd 7315 	strd	r7, r3, [sp, #84]	; 0x54
 8004216:	ee18 0a10 	vmov	r0, s16
 800421a:	ee19 3a90 	vmov	r3, s19
 800421e:	9c02      	ldr	r4, [sp, #8]
 8004220:	9414      	str	r4, [sp, #80]	; 0x50
}
 8004222:	b007      	add	sp, #28
 8004224:	ecbd 8b04 	vpop	{d8-d9}
 8004228:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  return out_rev_(out, buffer, idx, maxlen, buf, len, width, flags);
 800422c:	f7ff bd76 	b.w	8003d1c <out_rev_>
    if (flags & FLAGS_HASH) {
 8004230:	9b01      	ldr	r3, [sp, #4]
 8004232:	06d9      	lsls	r1, r3, #27
 8004234:	d505      	bpl.n	8004242 <print_broken_up_decimal.isra.0+0xea>
      if (len < PRINTF_FTOA_BUFFER_SIZE) {
 8004236:	2e20      	cmp	r6, #32
 8004238:	d0dd      	beq.n	80041f6 <print_broken_up_decimal.isra.0+0x9e>
        buf[len++] = '.';
 800423a:	232e      	movs	r3, #46	; 0x2e
 800423c:	9a02      	ldr	r2, [sp, #8]
 800423e:	5593      	strb	r3, [r2, r6]
 8004240:	3601      	adds	r6, #1
 8004242:	9b02      	ldr	r3, [sp, #8]
 8004244:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8004248:	4498      	add	r8, r3
 800424a:	e000      	b.n	800424e <print_broken_up_decimal.isra.0+0xf6>
    buf[len++] = (char)('0' + (number_.integral % 10));
 800424c:	463e      	mov	r6, r7
  while (len < PRINTF_FTOA_BUFFER_SIZE) {
 800424e:	2e20      	cmp	r6, #32
    buf[len++] = (char)('0' + (number_.integral % 10));
 8004250:	f106 0701 	add.w	r7, r6, #1
  while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8004254:	d0cf      	beq.n	80041f6 <print_broken_up_decimal.isra.0+0x9e>
    buf[len++] = (char)('0' + (number_.integral % 10));
 8004256:	4620      	mov	r0, r4
 8004258:	4629      	mov	r1, r5
 800425a:	220a      	movs	r2, #10
 800425c:	2300      	movs	r3, #0
 800425e:	f7fc fc95 	bl	8000b8c <__aeabi_ldivmod>
 8004262:	4694      	mov	ip, r2
    if (!(number_.integral /= 10)) {
 8004264:	4620      	mov	r0, r4
    buf[len++] = (char)('0' + (number_.integral % 10));
 8004266:	f10c 0430 	add.w	r4, ip, #48	; 0x30
    if (!(number_.integral /= 10)) {
 800426a:	2300      	movs	r3, #0
 800426c:	4629      	mov	r1, r5
    buf[len++] = (char)('0' + (number_.integral % 10));
 800426e:	f808 4f01 	strb.w	r4, [r8, #1]!
    if (!(number_.integral /= 10)) {
 8004272:	220a      	movs	r2, #10
 8004274:	f7fc fc8a 	bl	8000b8c <__aeabi_ldivmod>
 8004278:	ea51 0300 	orrs.w	r3, r1, r0
 800427c:	4604      	mov	r4, r0
 800427e:	460d      	mov	r5, r1
 8004280:	d1e4      	bne.n	800424c <print_broken_up_decimal.isra.0+0xf4>
  if (!(flags & FLAGS_LEFT) && (flags & FLAGS_ZEROPAD)) {
 8004282:	9b01      	ldr	r3, [sp, #4]
 8004284:	f003 0303 	and.w	r3, r3, #3
 8004288:	2b01      	cmp	r3, #1
 800428a:	d062      	beq.n	8004352 <print_broken_up_decimal.isra.0+0x1fa>
  if (len < PRINTF_FTOA_BUFFER_SIZE) {
 800428c:	2f20      	cmp	r7, #32
 800428e:	d0b8      	beq.n	8004202 <print_broken_up_decimal.isra.0+0xaa>
    if (number_.is_negative) {
 8004290:	9b04      	ldr	r3, [sp, #16]
 8004292:	b123      	cbz	r3, 800429e <print_broken_up_decimal.isra.0+0x146>
      buf[len++] = '-';
 8004294:	232d      	movs	r3, #45	; 0x2d
 8004296:	9a02      	ldr	r2, [sp, #8]
 8004298:	55d3      	strb	r3, [r2, r7]
 800429a:	3701      	adds	r7, #1
 800429c:	e7b2      	b.n	8004204 <print_broken_up_decimal.isra.0+0xac>
    else if (flags & FLAGS_PLUS) {
 800429e:	9b01      	ldr	r3, [sp, #4]
 80042a0:	075a      	lsls	r2, r3, #29
 80042a2:	d443      	bmi.n	800432c <print_broken_up_decimal.isra.0+0x1d4>
    else if (flags & FLAGS_SPACE) {
 80042a4:	9b01      	ldr	r3, [sp, #4]
 80042a6:	071b      	lsls	r3, r3, #28
 80042a8:	d5ac      	bpl.n	8004204 <print_broken_up_decimal.isra.0+0xac>
      buf[len++] = ' ';
 80042aa:	2320      	movs	r3, #32
 80042ac:	9a02      	ldr	r2, [sp, #8]
 80042ae:	55d3      	strb	r3, [r2, r7]
 80042b0:	3701      	adds	r7, #1
 80042b2:	e7a7      	b.n	8004204 <print_broken_up_decimal.isra.0+0xac>
      while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 80042b4:	f1ba 0f20 	cmp.w	sl, #32
 80042b8:	4623      	mov	r3, r4
 80042ba:	9c05      	ldr	r4, [sp, #20]
 80042bc:	d09b      	beq.n	80041f6 <print_broken_up_decimal.isra.0+0x9e>
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d068      	beq.n	8004394 <print_broken_up_decimal.isra.0+0x23c>
 80042c2:	9b02      	ldr	r3, [sp, #8]
        buf[len++] = '0';
 80042c4:	2130      	movs	r1, #48	; 0x30
 80042c6:	199a      	adds	r2, r3, r6
      while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 80042c8:	4656      	mov	r6, sl
        buf[len++] = '0';
 80042ca:	3601      	adds	r6, #1
      while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 80042cc:	2e20      	cmp	r6, #32
        buf[len++] = '0';
 80042ce:	f802 1f01 	strb.w	r1, [r2, #1]!
      while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 80042d2:	d090      	beq.n	80041f6 <print_broken_up_decimal.isra.0+0x9e>
 80042d4:	43f3      	mvns	r3, r6
 80042d6:	444b      	add	r3, r9
 80042d8:	eb1a 0f03 	cmn.w	sl, r3
 80042dc:	d1f5      	bne.n	80042ca <print_broken_up_decimal.isra.0+0x172>
 80042de:	e7ac      	b.n	800423a <print_broken_up_decimal.isra.0+0xe2>
      if (number_.fractional > 0) {
 80042e0:	2a01      	cmp	r2, #1
 80042e2:	f178 0300 	sbcs.w	r3, r8, #0
 80042e6:	dbac      	blt.n	8004242 <print_broken_up_decimal.isra.0+0xea>
          if (digit != 0) {
 80042e8:	4610      	mov	r0, r2
 80042ea:	4641      	mov	r1, r8
 80042ec:	220a      	movs	r2, #10
 80042ee:	2300      	movs	r3, #0
 80042f0:	f7fc fc4c 	bl	8000b8c <__aeabi_ldivmod>
 80042f4:	4313      	orrs	r3, r2
 80042f6:	f47f af5a 	bne.w	80041ae <print_broken_up_decimal.isra.0+0x56>
          number_.fractional /= 10U;
 80042fa:	4638      	mov	r0, r7
 80042fc:	4641      	mov	r1, r8
 80042fe:	220a      	movs	r2, #10
 8004300:	2300      	movs	r3, #0
 8004302:	f7fc fc43 	bl	8000b8c <__aeabi_ldivmod>
 8004306:	220a      	movs	r2, #10
 8004308:	2300      	movs	r3, #0
 800430a:	46bb      	mov	fp, r7
 800430c:	46c2      	mov	sl, r8
 800430e:	4607      	mov	r7, r0
 8004310:	4688      	mov	r8, r1
 8004312:	f7fc fc3b 	bl	8000b8c <__aeabi_ldivmod>
          if (digit != 0) {
 8004316:	4313      	orrs	r3, r2
          --count;
 8004318:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
          if (digit != 0) {
 800431c:	d0ed      	beq.n	80042fa <print_broken_up_decimal.isra.0+0x1a2>
    if (number_.fractional > 0 || !(flags & FLAGS_ADAPT_EXP) || (flags & FLAGS_HASH) ) {
 800431e:	f1bb 0f0a 	cmp.w	fp, #10
 8004322:	f17a 0300 	sbcs.w	r3, sl, #0
 8004326:	f6bf af42 	bge.w	80041ae <print_broken_up_decimal.isra.0+0x56>
 800432a:	e78a      	b.n	8004242 <print_broken_up_decimal.isra.0+0xea>
      buf[len++] = '+';  // ignore the space if the '+' exists
 800432c:	232b      	movs	r3, #43	; 0x2b
 800432e:	9a02      	ldr	r2, [sp, #8]
 8004330:	55d3      	strb	r3, [r2, r7]
 8004332:	3701      	adds	r7, #1
 8004334:	e766      	b.n	8004204 <print_broken_up_decimal.isra.0+0xac>
    if (width && (number_.is_negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 8004336:	9b03      	ldr	r3, [sp, #12]
 8004338:	2b00      	cmp	r3, #0
 800433a:	f43f af62 	beq.w	8004202 <print_broken_up_decimal.isra.0+0xaa>
 800433e:	9a04      	ldr	r2, [sp, #16]
 8004340:	bb0a      	cbnz	r2, 8004386 <print_broken_up_decimal.isra.0+0x22e>
 8004342:	9a01      	ldr	r2, [sp, #4]
 8004344:	f012 0f0c 	tst.w	r2, #12
 8004348:	f43f af5b 	beq.w	8004202 <print_broken_up_decimal.isra.0+0xaa>
      width--;
 800434c:	3b01      	subs	r3, #1
 800434e:	9303      	str	r3, [sp, #12]
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 8004350:	e757      	b.n	8004202 <print_broken_up_decimal.isra.0+0xaa>
    if (width && (number_.is_negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 8004352:	9b03      	ldr	r3, [sp, #12]
 8004354:	2b00      	cmp	r3, #0
 8004356:	d099      	beq.n	800428c <print_broken_up_decimal.isra.0+0x134>
 8004358:	9b04      	ldr	r3, [sp, #16]
 800435a:	b1b3      	cbz	r3, 800438a <print_broken_up_decimal.isra.0+0x232>
      width--;
 800435c:	9b03      	ldr	r3, [sp, #12]
 800435e:	3b01      	subs	r3, #1
 8004360:	9303      	str	r3, [sp, #12]
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 8004362:	9b03      	ldr	r3, [sp, #12]
 8004364:	429f      	cmp	r7, r3
 8004366:	d291      	bcs.n	800428c <print_broken_up_decimal.isra.0+0x134>
 8004368:	2f1f      	cmp	r7, #31
 800436a:	f63f af4a 	bhi.w	8004202 <print_broken_up_decimal.isra.0+0xaa>
 800436e:	9b02      	ldr	r3, [sp, #8]
      buf[len++] = '0';
 8004370:	9a03      	ldr	r2, [sp, #12]
 8004372:	441e      	add	r6, r3
 8004374:	2330      	movs	r3, #48	; 0x30
 8004376:	3701      	adds	r7, #1
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 8004378:	4297      	cmp	r7, r2
      buf[len++] = '0';
 800437a:	f806 3f01 	strb.w	r3, [r6, #1]!
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 800437e:	d085      	beq.n	800428c <print_broken_up_decimal.isra.0+0x134>
 8004380:	2f20      	cmp	r7, #32
 8004382:	d1f8      	bne.n	8004376 <print_broken_up_decimal.isra.0+0x21e>
 8004384:	e73d      	b.n	8004202 <print_broken_up_decimal.isra.0+0xaa>
      width--;
 8004386:	9b03      	ldr	r3, [sp, #12]
 8004388:	e7e0      	b.n	800434c <print_broken_up_decimal.isra.0+0x1f4>
    if (width && (number_.is_negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 800438a:	9b01      	ldr	r3, [sp, #4]
 800438c:	f013 0f0c 	tst.w	r3, #12
 8004390:	d0e7      	beq.n	8004362 <print_broken_up_decimal.isra.0+0x20a>
 8004392:	e7e3      	b.n	800435c <print_broken_up_decimal.isra.0+0x204>
      while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 8004394:	4656      	mov	r6, sl
 8004396:	e750      	b.n	800423a <print_broken_up_decimal.isra.0+0xe2>

08004398 <print_exponential_number>:
}

#if PRINTF_SUPPORT_EXPONENTIAL_SPECIFIERS
// internal ftoa variant for exponential floating-point type, contributed by Martijn Jasperse <m.jasperse@gmail.com>
static size_t print_exponential_number(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double number, unsigned int precision, unsigned int width, unsigned int flags, char* buf, size_t len)
{
 8004398:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800439c:	ed2d 8b04 	vpush	{d8-d9}
 80043a0:	b097      	sub	sp, #92	; 0x5c
  return get_bit_access(x).U >> (DOUBLE_SIZE_IN_BITS - 1);
 80043a2:	9c25      	ldr	r4, [sp, #148]	; 0x94
{
 80043a4:	2700      	movs	r7, #0
  return get_bit_access(x).U >> (DOUBLE_SIZE_IN_BITS - 1);
 80043a6:	0fe4      	lsrs	r4, r4, #31
{
 80043a8:	4689      	mov	r9, r1
 80043aa:	4698      	mov	r8, r3
  return get_bit_access(x).U >> (DOUBLE_SIZE_IN_BITS - 1);
 80043ac:	940d      	str	r4, [sp, #52]	; 0x34
  const bool negative = get_sign(number);
 80043ae:	940f      	str	r4, [sp, #60]	; 0x3c
{
 80043b0:	900b      	str	r0, [sp, #44]	; 0x2c
 80043b2:	920c      	str	r2, [sp, #48]	; 0x30
  // This number will decrease gradually (by factors of 10) as we "extract" the exponent out of it
  double abs_number =  negative ? -number : number;
 80043b4:	b12c      	cbz	r4, 80043c2 <print_exponential_number+0x2a>
 80043b6:	e9dd 2124 	ldrd	r2, r1, [sp, #144]	; 0x90
 80043ba:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80043be:	e9cd 2324 	strd	r2, r3, [sp, #144]	; 0x90
  bool abs_exp10_covered_by_powers_table;
  struct scaling_factor normalization;


  // Determine the decimal exponent
  if (abs_number == 0.0) {
 80043c2:	e9dd 0124 	ldrd	r0, r1, [sp, #144]	; 0x90
 80043c6:	2200      	movs	r2, #0
 80043c8:	2300      	movs	r3, #0
 80043ca:	f7fc fb85 	bl	8000ad8 <__aeabi_dcmpeq>
 80043ce:	900e      	str	r0, [sp, #56]	; 0x38
 80043d0:	2800      	cmp	r0, #0
 80043d2:	d055      	beq.n	8004480 <print_exponential_number+0xe8>
  // For both of these, the value of 0 has a special meaning, but not the same one:
  // a 0 exponent-part width means "don't print the exponent"; a 0 decimal-part width
  // means "use as many characters as necessary".

  bool fall_back_to_decimal_only_mode = false;
  if (flags & FLAGS_ADAPT_EXP) {
 80043d4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80043d6:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 80043da:	f040 81c3 	bne.w	8004764 <print_exponential_number+0x3cc>
 80043de:	461f      	mov	r7, r3
  bool fall_back_to_decimal_only_mode = false;
 80043e0:	469b      	mov	fp, r3

  normalization.multiply = (exp10 < 0 && abs_exp10_covered_by_powers_table);
  bool should_skip_normalization = (fall_back_to_decimal_only_mode || exp10 == 0);
  struct double_components decimal_part_components =
    should_skip_normalization ?
    get_components(negative ? -abs_number : abs_number, precision) :
 80043e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80043e4:	b12b      	cbz	r3, 80043f2 <print_exponential_number+0x5a>
 80043e6:	e9dd 2124 	ldrd	r2, r1, [sp, #144]	; 0x90
 80043ea:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80043ee:	e9cd 2324 	strd	r2, r3, [sp, #144]	; 0x90
 80043f2:	e9dd 2324 	ldrd	r2, r3, [sp, #144]	; 0x90
 80043f6:	9926      	ldr	r1, [sp, #152]	; 0x98
 80043f8:	a810      	add	r0, sp, #64	; 0x40
 80043fa:	9100      	str	r1, [sp, #0]
 80043fc:	f7ff fe14 	bl	8004028 <get_components>
 8004400:	e9dd 6a12 	ldrd	r6, sl, [sp, #72]	; 0x48
 8004404:	e9dd 4510 	ldrd	r4, r5, [sp, #64]	; 0x40
 8004408:	f89d 3050 	ldrb.w	r3, [sp, #80]	; 0x50
 800440c:	930d      	str	r3, [sp, #52]	; 0x34
    get_normalized_components(negative, precision, abs_number, normalization);

  // Account for roll-over, e.g. rounding from 9.99 to 100.0 - which effects
  // the exponent and may require additional tweaking of the parts
  if (fall_back_to_decimal_only_mode) {
 800440e:	2f00      	cmp	r7, #0
 8004410:	f000 8189 	beq.w	8004726 <print_exponential_number+0x38e>
    if ( (flags & FLAGS_ADAPT_EXP) && exp10 >= -1 && decimal_part_components.integral == powers_of_10[exp10 + 1]) {
 8004414:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004416:	051f      	lsls	r7, r3, #20
 8004418:	d511      	bpl.n	800443e <print_exponential_number+0xa6>
 800441a:	f1bb 3fff 	cmp.w	fp, #4294967295	; 0xffffffff
 800441e:	db0e      	blt.n	800443e <print_exponential_number+0xa6>
 8004420:	4620      	mov	r0, r4
 8004422:	4629      	mov	r1, r5
 8004424:	f7fc f8c2 	bl	80005ac <__aeabi_l2d>
 8004428:	4b14      	ldr	r3, [pc, #80]	; (800447c <print_exponential_number+0xe4>)
 800442a:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800442e:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8004432:	f7fc fb51 	bl	8000ad8 <__aeabi_dcmpeq>
 8004436:	b110      	cbz	r0, 800443e <print_exponential_number+0xa6>
      exp10++; // Not strictly necessary, since exp10 is no longer really used
      precision--;
 8004438:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800443a:	3b01      	subs	r3, #1
 800443c:	9326      	str	r3, [sp, #152]	; 0x98
        // No; we just give up on any restriction on the decimal part and use as many
        // characters as we need
        0U);

  const size_t start_idx = idx;
  idx = print_broken_up_decimal(decimal_part_components, out, buffer, idx, maxlen, precision, decimal_part_width, flags, buf, len);
 800443e:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8004440:	4620      	mov	r0, r4
 8004442:	9309      	str	r3, [sp, #36]	; 0x24
 8004444:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8004446:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 8004448:	9308      	str	r3, [sp, #32]
 800444a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800444c:	9400      	str	r4, [sp, #0]
 800444e:	9307      	str	r3, [sp, #28]
 8004450:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8004452:	4632      	mov	r2, r6
 8004454:	9306      	str	r3, [sp, #24]
 8004456:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004458:	4629      	mov	r1, r5
 800445a:	e9cd 8304 	strd	r8, r3, [sp, #16]
 800445e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004460:	e9cd 9302 	strd	r9, r3, [sp, #8]
 8004464:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004466:	9301      	str	r3, [sp, #4]
 8004468:	4653      	mov	r3, sl
 800446a:	f7ff fe75 	bl	8004158 <print_broken_up_decimal.isra.0>
 800446e:	4604      	mov	r4, r0
      // We need to right-pad with spaces to meet the width requirement
      while (idx - start_idx < width) out(' ', buffer, idx++, maxlen);
    }
  }
  return idx;
}
 8004470:	4620      	mov	r0, r4
 8004472:	b017      	add	sp, #92	; 0x5c
 8004474:	ecbd 8b04 	vpop	{d8-d9}
 8004478:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800447c:	08019788 	.word	0x08019788
  return dwba;
 8004480:	e9dd 6524 	ldrd	r6, r5, [sp, #144]	; 0x90
  return (int)((x.U >> DOUBLE_STORED_MANTISSA_BITS ) & DOUBLE_EXPONENT_MASK) - DOUBLE_BASE_EXPONENT;
 8004484:	f3c5 500a 	ubfx	r0, r5, #20, #11
      exp10 = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602168);
 8004488:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 800448c:	f7fc f852 	bl	8000534 <__aeabi_i2d>
 8004490:	a3ce      	add	r3, pc, #824	; (adr r3, 80047cc <print_exponential_number+0x434>)
 8004492:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004496:	f7fc f8b7 	bl	8000608 <__aeabi_dmul>
 800449a:	a3ce      	add	r3, pc, #824	; (adr r3, 80047d4 <print_exponential_number+0x43c>)
 800449c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044a0:	f7fb fefc 	bl	800029c <__adddf3>
      conv.U = (conv.U & (( (double_uint_t)(1) << DOUBLE_STORED_MANTISSA_BITS) - 1U)) | ((double_uint_t) DOUBLE_BASE_EXPONENT << DOUBLE_STORED_MANTISSA_BITS);
 80044a4:	f3c5 0313 	ubfx	r3, r5, #0, #20
      exp10 = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602168);
 80044a8:	460d      	mov	r5, r1
      conv.U = (conv.U & (( (double_uint_t)(1) << DOUBLE_STORED_MANTISSA_BITS) - 1U)) | ((double_uint_t) DOUBLE_BASE_EXPONENT << DOUBLE_STORED_MANTISSA_BITS);
 80044aa:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
      exp10 = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602168);
 80044ae:	4604      	mov	r4, r0
 80044b0:	2200      	movs	r2, #0
      conv.U = (conv.U & (( (double_uint_t)(1) << DOUBLE_STORED_MANTISSA_BITS) - 1U)) | ((double_uint_t) DOUBLE_BASE_EXPONENT << DOUBLE_STORED_MANTISSA_BITS);
 80044b2:	4630      	mov	r0, r6
      exp10 = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602168);
 80044b4:	4bbe      	ldr	r3, [pc, #760]	; (80047b0 <print_exponential_number+0x418>)
      conv.U = (conv.U & (( (double_uint_t)(1) << DOUBLE_STORED_MANTISSA_BITS) - 1U)) | ((double_uint_t) DOUBLE_BASE_EXPONENT << DOUBLE_STORED_MANTISSA_BITS);
 80044b6:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
      exp10 = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602168);
 80044ba:	f7fb feed 	bl	8000298 <__aeabi_dsub>
 80044be:	a3b4      	add	r3, pc, #720	; (adr r3, 8004790 <print_exponential_number+0x3f8>)
 80044c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044c4:	f7fc f8a0 	bl	8000608 <__aeabi_dmul>
 80044c8:	4602      	mov	r2, r0
 80044ca:	460b      	mov	r3, r1
 80044cc:	4620      	mov	r0, r4
 80044ce:	4629      	mov	r1, r5
 80044d0:	f7fb fee4 	bl	800029c <__adddf3>
 80044d4:	f7fc fb32 	bl	8000b3c <__aeabi_d2iz>
 80044d8:	4683      	mov	fp, r0
      exp2 = (int)(exp10 * 3.321928094887362 + 0.5);
 80044da:	f7fc f82b 	bl	8000534 <__aeabi_i2d>
 80044de:	a3ae      	add	r3, pc, #696	; (adr r3, 8004798 <print_exponential_number+0x400>)
 80044e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044e4:	4604      	mov	r4, r0
 80044e6:	460d      	mov	r5, r1
 80044e8:	f7fc f88e 	bl	8000608 <__aeabi_dmul>
 80044ec:	2200      	movs	r2, #0
 80044ee:	4bb1      	ldr	r3, [pc, #708]	; (80047b4 <print_exponential_number+0x41c>)
 80044f0:	f7fb fed4 	bl	800029c <__adddf3>
 80044f4:	f7fc fb22 	bl	8000b3c <__aeabi_d2iz>
      const double z  = exp10 * 2.302585092994046 - exp2 * 0.6931471805599453;
 80044f8:	a3a9      	add	r3, pc, #676	; (adr r3, 80047a0 <print_exponential_number+0x408>)
 80044fa:	e9d3 2300 	ldrd	r2, r3, [r3]
      exp2 = (int)(exp10 * 3.321928094887362 + 0.5);
 80044fe:	4682      	mov	sl, r0
      const double z  = exp10 * 2.302585092994046 - exp2 * 0.6931471805599453;
 8004500:	4629      	mov	r1, r5
 8004502:	4620      	mov	r0, r4
 8004504:	f7fc f880 	bl	8000608 <__aeabi_dmul>
 8004508:	4604      	mov	r4, r0
 800450a:	4650      	mov	r0, sl
 800450c:	460d      	mov	r5, r1
 800450e:	f7fc f811 	bl	8000534 <__aeabi_i2d>
 8004512:	a3a5      	add	r3, pc, #660	; (adr r3, 80047a8 <print_exponential_number+0x410>)
 8004514:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004518:	f7fc f876 	bl	8000608 <__aeabi_dmul>
 800451c:	4602      	mov	r2, r0
 800451e:	460b      	mov	r3, r1
 8004520:	4620      	mov	r0, r4
 8004522:	4629      	mov	r1, r5
 8004524:	f7fb feb8 	bl	8000298 <__aeabi_dsub>
      const double z2 = z * z;
 8004528:	4602      	mov	r2, r0
 800452a:	460b      	mov	r3, r1
      const double z  = exp10 * 2.302585092994046 - exp2 * 0.6931471805599453;
 800452c:	4604      	mov	r4, r0
 800452e:	460d      	mov	r5, r1
      const double z2 = z * z;
 8004530:	f7fc f86a 	bl	8000608 <__aeabi_dmul>
      conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 8004534:	4622      	mov	r2, r4
      const double z2 = z * z;
 8004536:	4606      	mov	r6, r0
 8004538:	460f      	mov	r7, r1
      conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 800453a:	462b      	mov	r3, r5
 800453c:	4620      	mov	r0, r4
 800453e:	4629      	mov	r1, r5
 8004540:	f7fb feac 	bl	800029c <__adddf3>
 8004544:	2200      	movs	r2, #0
 8004546:	ec41 0b18 	vmov	d8, r0, r1
 800454a:	4b9b      	ldr	r3, [pc, #620]	; (80047b8 <print_exponential_number+0x420>)
 800454c:	4630      	mov	r0, r6
 800454e:	4639      	mov	r1, r7
 8004550:	f7fc f984 	bl	800085c <__aeabi_ddiv>
 8004554:	2200      	movs	r2, #0
 8004556:	4b99      	ldr	r3, [pc, #612]	; (80047bc <print_exponential_number+0x424>)
 8004558:	f7fb fea0 	bl	800029c <__adddf3>
 800455c:	4602      	mov	r2, r0
 800455e:	460b      	mov	r3, r1
 8004560:	4630      	mov	r0, r6
 8004562:	4639      	mov	r1, r7
 8004564:	f7fc f97a 	bl	800085c <__aeabi_ddiv>
 8004568:	2200      	movs	r2, #0
 800456a:	4b95      	ldr	r3, [pc, #596]	; (80047c0 <print_exponential_number+0x428>)
 800456c:	f7fb fe96 	bl	800029c <__adddf3>
 8004570:	4602      	mov	r2, r0
 8004572:	460b      	mov	r3, r1
 8004574:	4630      	mov	r0, r6
 8004576:	4639      	mov	r1, r7
 8004578:	f7fc f970 	bl	800085c <__aeabi_ddiv>
 800457c:	4622      	mov	r2, r4
 800457e:	462b      	mov	r3, r5
 8004580:	4604      	mov	r4, r0
 8004582:	460d      	mov	r5, r1
 8004584:	2000      	movs	r0, #0
 8004586:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800458a:	f7fb fe85 	bl	8000298 <__aeabi_dsub>
 800458e:	4602      	mov	r2, r0
 8004590:	460b      	mov	r3, r1
 8004592:	4620      	mov	r0, r4
 8004594:	4629      	mov	r1, r5
 8004596:	f7fb fe81 	bl	800029c <__adddf3>
 800459a:	4602      	mov	r2, r0
 800459c:	460b      	mov	r3, r1
 800459e:	ec51 0b18 	vmov	r0, r1, d8
 80045a2:	f7fc f95b 	bl	800085c <__aeabi_ddiv>
      conv.U = ((double_uint_t)(exp2) + DOUBLE_BASE_EXPONENT) << DOUBLE_STORED_MANTISSA_BITS;
 80045a6:	f20a 3aff 	addw	sl, sl, #1023	; 0x3ff
      conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 80045aa:	2200      	movs	r2, #0
 80045ac:	4b85      	ldr	r3, [pc, #532]	; (80047c4 <print_exponential_number+0x42c>)
 80045ae:	f7fb fe75 	bl	800029c <__adddf3>
      conv.U = ((double_uint_t)(exp2) + DOUBLE_BASE_EXPONENT) << DOUBLE_STORED_MANTISSA_BITS;
 80045b2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80045b4:	ea4f 530a 	mov.w	r3, sl, lsl #20
      conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 80045b8:	f7fc f826 	bl	8000608 <__aeabi_dmul>
      if (abs_number < conv.F) {
 80045bc:	e9dd 2324 	ldrd	r2, r3, [sp, #144]	; 0x90
      conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 80045c0:	4604      	mov	r4, r0
 80045c2:	460d      	mov	r5, r1
      if (abs_number < conv.F) {
 80045c4:	f7fc fab0 	bl	8000b28 <__aeabi_dcmpgt>
 80045c8:	2800      	cmp	r0, #0
 80045ca:	f040 80c2 	bne.w	8004752 <print_exponential_number+0x3ba>
      conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 80045ce:	4620      	mov	r0, r4
 80045d0:	4629      	mov	r1, r5
    abs_exp10_covered_by_powers_table = PRINTF_ABS(exp10) < PRINTF_MAX_PRECOMPUTED_POWER_OF_10;
 80045d2:	f10b 0311 	add.w	r3, fp, #17
 80045d6:	2b22      	cmp	r3, #34	; 0x22
 80045d8:	bf94      	ite	ls
 80045da:	2701      	movls	r7, #1
 80045dc:	2700      	movhi	r7, #0
    normalization.raw_factor = abs_exp10_covered_by_powers_table ? powers_of_10[PRINTF_ABS(exp10)] : conv.F;
 80045de:	f200 8159 	bhi.w	8004894 <print_exponential_number+0x4fc>
 80045e2:	4a79      	ldr	r2, [pc, #484]	; (80047c8 <print_exponential_number+0x430>)
 80045e4:	ea8b 71eb 	eor.w	r1, fp, fp, asr #31
 80045e8:	eba1 71eb 	sub.w	r1, r1, fp, asr #31
 80045ec:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80045f0:	ed92 7b00 	vldr	d7, [r2]
 80045f4:	eeb0 8a47 	vmov.f32	s16, s14
 80045f8:	eef0 8a67 	vmov.f32	s17, s15
  if (flags & FLAGS_ADAPT_EXP) {
 80045fc:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 80045fe:	0512      	lsls	r2, r2, #20
 8004600:	f140 80ec 	bpl.w	80047dc <print_exponential_number+0x444>
    fall_back_to_decimal_only_mode = (exp10 >= -4 && exp10 < required_significant_digits);
 8004604:	f11b 0f04 	cmn.w	fp, #4
 8004608:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800460a:	f280 81f8 	bge.w	80049fe <print_exponential_number+0x666>
        (int) precision - 1 - exp10 :
 800460e:	3b01      	subs	r3, #1
    precision = (precision_ > 0 ? (unsigned) precision_ : 0U);
 8004610:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8004614:	9326      	str	r3, [sp, #152]	; 0x98
    flags |= FLAGS_PRECISION;   // make sure print_broken_up_decimal respects our choice above
 8004616:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004618:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800461c:	9328      	str	r3, [sp, #160]	; 0xa0
  normalization.multiply = (exp10 < 0 && abs_exp10_covered_by_powers_table);
 800461e:	2f00      	cmp	r7, #0
 8004620:	f040 80e3 	bne.w	80047ea <print_exponential_number+0x452>
  return normalization.multiply ? num * normalization.raw_factor : num / normalization.raw_factor;
 8004624:	e9dd 0124 	ldrd	r0, r1, [sp, #144]	; 0x90
 8004628:	ec57 6b18 	vmov	r6, r7, d8
  components.is_negative = negative;
 800462c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  return normalization.multiply ? num * normalization.raw_factor : num / normalization.raw_factor;
 800462e:	ee18 2a10 	vmov	r2, s16
  components.is_negative = negative;
 8004632:	930d      	str	r3, [sp, #52]	; 0x34
  return normalization.multiply ? num * normalization.raw_factor : num / normalization.raw_factor;
 8004634:	463b      	mov	r3, r7
 8004636:	f7fc f911 	bl	800085c <__aeabi_ddiv>
  components.integral = (int_fast64_t) apply_scaling(non_normalized, normalization);
 800463a:	f7fc fb0f 	bl	8000c5c <__aeabi_d2lz>
 800463e:	4604      	mov	r4, r0
 8004640:	460d      	mov	r5, r1
  double remainder = non_normalized - unapply_scaling((double) components.integral, normalization);
 8004642:	f7fb ffb3 	bl	80005ac <__aeabi_l2d>
  return normalization.multiply ? normalized / normalization.raw_factor : normalized * normalization.raw_factor;
 8004646:	463b      	mov	r3, r7
 8004648:	ee18 2a10 	vmov	r2, s16
 800464c:	f7fb ffdc 	bl	8000608 <__aeabi_dmul>
 8004650:	4602      	mov	r2, r0
 8004652:	460b      	mov	r3, r1
  double remainder = non_normalized - unapply_scaling((double) components.integral, normalization);
 8004654:	e9dd 0124 	ldrd	r0, r1, [sp, #144]	; 0x90
 8004658:	f7fb fe1e 	bl	8000298 <__aeabi_dsub>
  double prec_power_of_10 = powers_of_10[precision];
 800465c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800465e:	4b5a      	ldr	r3, [pc, #360]	; (80047c8 <print_exponential_number+0x430>)
  double remainder = non_normalized - unapply_scaling((double) components.integral, normalization);
 8004660:	4606      	mov	r6, r0
  double prec_power_of_10 = powers_of_10[precision];
 8004662:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004666:	ed93 7b00 	vldr	d7, [r3]
  return (int)((x.U >> DOUBLE_STORED_MANTISSA_BITS ) & DOUBLE_EXPONENT_MASK) - DOUBLE_BASE_EXPONENT;
 800466a:	ee17 3a90 	vmov	r3, s15
 800466e:	f3c7 520a 	ubfx	r2, r7, #20, #11
 8004672:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8004676:	f3c3 530a 	ubfx	r3, r3, #20, #11
 800467a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
    if (PRINTF_ABS(factor_exp2) > PRINTF_ABS(extra_factor_exp2)) {
 800467e:	2a00      	cmp	r2, #0
 8004680:	bfb8      	it	lt
 8004682:	4252      	neglt	r2, r2
 8004684:	2b00      	cmp	r3, #0
 8004686:	bfb8      	it	lt
 8004688:	425b      	neglt	r3, r3
 800468a:	429a      	cmp	r2, r3
  double prec_power_of_10 = powers_of_10[precision];
 800468c:	eeb0 9a47 	vmov.f32	s18, s14
 8004690:	eef0 9a67 	vmov.f32	s19, s15
  double remainder = non_normalized - unapply_scaling((double) components.integral, normalization);
 8004694:	460f      	mov	r7, r1
    if (PRINTF_ABS(factor_exp2) > PRINTF_ABS(extra_factor_exp2)) {
 8004696:	f340 819c 	ble.w	80049d2 <print_exponential_number+0x63a>
      result.raw_factor = sf.raw_factor / extra_multiplicative_factor;
 800469a:	ec53 2b17 	vmov	r2, r3, d7
 800469e:	ec51 0b18 	vmov	r0, r1, d8
 80046a2:	f7fc f8db 	bl	800085c <__aeabi_ddiv>
 80046a6:	460b      	mov	r3, r1
 80046a8:	4602      	mov	r2, r0
  return normalization.multiply ? num * normalization.raw_factor : num / normalization.raw_factor;
 80046aa:	4639      	mov	r1, r7
 80046ac:	4630      	mov	r0, r6
 80046ae:	f7fc f8d5 	bl	800085c <__aeabi_ddiv>
 80046b2:	4606      	mov	r6, r0
 80046b4:	460f      	mov	r7, r1
  if (precision == 0U) {
 80046b6:	9b26      	ldr	r3, [sp, #152]	; 0x98
    components.integral += (scaled_remainder >= rounding_threshold);
 80046b8:	4630      	mov	r0, r6
 80046ba:	4639      	mov	r1, r7
  if (precision == 0U) {
 80046bc:	2b00      	cmp	r3, #0
 80046be:	f000 80cf 	beq.w	8004860 <print_exponential_number+0x4c8>
    components.fractional = (int_fast64_t) scaled_remainder;
 80046c2:	f7fc facb 	bl	8000c5c <__aeabi_d2lz>
 80046c6:	468a      	mov	sl, r1
 80046c8:	900e      	str	r0, [sp, #56]	; 0x38
    scaled_remainder -= components.fractional;
 80046ca:	f7fb ff6f 	bl	80005ac <__aeabi_l2d>
 80046ce:	4602      	mov	r2, r0
 80046d0:	460b      	mov	r3, r1
 80046d2:	4630      	mov	r0, r6
 80046d4:	4639      	mov	r1, r7
 80046d6:	f7fb fddf 	bl	8000298 <__aeabi_dsub>
    components.fractional += (scaled_remainder >= rounding_threshold);
 80046da:	2200      	movs	r2, #0
 80046dc:	4b35      	ldr	r3, [pc, #212]	; (80047b4 <print_exponential_number+0x41c>)
    scaled_remainder -= components.fractional;
 80046de:	4606      	mov	r6, r0
 80046e0:	460f      	mov	r7, r1
    components.fractional += (scaled_remainder >= rounding_threshold);
 80046e2:	f7fc fa17 	bl	8000b14 <__aeabi_dcmpge>
 80046e6:	4603      	mov	r3, r0
    if (scaled_remainder == rounding_threshold) {
 80046e8:	4630      	mov	r0, r6
    components.fractional += (scaled_remainder >= rounding_threshold);
 80046ea:	1e1e      	subs	r6, r3, #0
 80046ec:	bf18      	it	ne
 80046ee:	2601      	movne	r6, #1
 80046f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    if (scaled_remainder == rounding_threshold) {
 80046f2:	4639      	mov	r1, r7
    components.fractional += (scaled_remainder >= rounding_threshold);
 80046f4:	18f6      	adds	r6, r6, r3
    if (scaled_remainder == rounding_threshold) {
 80046f6:	f04f 0200 	mov.w	r2, #0
 80046fa:	4b2e      	ldr	r3, [pc, #184]	; (80047b4 <print_exponential_number+0x41c>)
    components.fractional += (scaled_remainder >= rounding_threshold);
 80046fc:	f14a 0a00 	adc.w	sl, sl, #0
    if (scaled_remainder == rounding_threshold) {
 8004700:	f7fc f9ea 	bl	8000ad8 <__aeabi_dcmpeq>
 8004704:	b108      	cbz	r0, 800470a <print_exponential_number+0x372>
      components.fractional &= ~((int_fast64_t) 0x1);
 8004706:	f026 0601 	bic.w	r6, r6, #1
    if ((double) components.fractional >= prec_power_of_10) {
 800470a:	4630      	mov	r0, r6
 800470c:	4651      	mov	r1, sl
 800470e:	f7fb ff4d 	bl	80005ac <__aeabi_l2d>
 8004712:	ec53 2b19 	vmov	r2, r3, d9
 8004716:	f7fc f9fd 	bl	8000b14 <__aeabi_dcmpge>
 800471a:	b120      	cbz	r0, 8004726 <print_exponential_number+0x38e>
      ++components.integral;
 800471c:	3401      	adds	r4, #1
 800471e:	f145 0500 	adc.w	r5, r5, #0
      components.fractional = 0;
 8004722:	2600      	movs	r6, #0
 8004724:	46b2      	mov	sl, r6
    if (decimal_part_components.integral >= 10) {
 8004726:	2c0a      	cmp	r4, #10
 8004728:	f175 0300 	sbcs.w	r3, r5, #0
 800472c:	db05      	blt.n	800473a <print_exponential_number+0x3a2>
      decimal_part_components.fractional = 0;
 800472e:	2600      	movs	r6, #0
      decimal_part_components.integral = 1;
 8004730:	2401      	movs	r4, #1
      decimal_part_components.fractional = 0;
 8004732:	46b2      	mov	sl, r6
      decimal_part_components.integral = 1;
 8004734:	4635      	mov	r5, r6
      exp10++;
 8004736:	f10b 0b01 	add.w	fp, fp, #1
  unsigned int exp10_part_width = fall_back_to_decimal_only_mode ? 0U : (PRINTF_ABS(exp10) < 100) ? 4U : 5U;
 800473a:	f10b 0363 	add.w	r3, fp, #99	; 0x63
 800473e:	2bc6      	cmp	r3, #198	; 0xc6
 8004740:	f200 80ab 	bhi.w	800489a <print_exponential_number+0x502>
      0U :
 8004744:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004746:	f013 0702 	ands.w	r7, r3, #2
 800474a:	f040 8129 	bne.w	80049a0 <print_exponential_number+0x608>
  unsigned int exp10_part_width = fall_back_to_decimal_only_mode ? 0U : (PRINTF_ABS(exp10) < 100) ? 4U : 5U;
 800474e:	2704      	movs	r7, #4
 8004750:	e104      	b.n	800495c <print_exponential_number+0x5c4>
        conv.F /= 10;
 8004752:	4620      	mov	r0, r4
 8004754:	4629      	mov	r1, r5
 8004756:	2200      	movs	r2, #0
 8004758:	4b18      	ldr	r3, [pc, #96]	; (80047bc <print_exponential_number+0x424>)
        exp10--;
 800475a:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
        conv.F /= 10;
 800475e:	f7fc f87d 	bl	800085c <__aeabi_ddiv>
 8004762:	e736      	b.n	80045d2 <print_exponential_number+0x23a>
    fall_back_to_decimal_only_mode = (exp10 >= -4 && exp10 < required_significant_digits);
 8004764:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004766:	2b01      	cmp	r3, #1
 8004768:	bf38      	it	cc
 800476a:	2301      	movcc	r3, #1
 800476c:	2b00      	cmp	r3, #0
 800476e:	f340 811a 	ble.w	80049a6 <print_exponential_number+0x60e>
    exp10 = 0; // ... and no need to set a normalization factor or check the powers table
 8004772:	f04f 0b00 	mov.w	fp, #0
        (int) precision - 1 - exp10 :
 8004776:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004778:	3b01      	subs	r3, #1
    precision = (precision_ > 0 ? (unsigned) precision_ : 0U);
 800477a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800477e:	9326      	str	r3, [sp, #152]	; 0x98
    flags |= FLAGS_PRECISION;   // make sure print_broken_up_decimal respects our choice above
 8004780:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004782:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004786:	9328      	str	r3, [sp, #160]	; 0xa0
  normalization.multiply = (exp10 < 0 && abs_exp10_covered_by_powers_table);
 8004788:	2701      	movs	r7, #1
 800478a:	e62a      	b.n	80043e2 <print_exponential_number+0x4a>
 800478c:	f3af 8000 	nop.w
 8004790:	636f4361 	.word	0x636f4361
 8004794:	3fd287a7 	.word	0x3fd287a7
 8004798:	0979a371 	.word	0x0979a371
 800479c:	400a934f 	.word	0x400a934f
 80047a0:	bbb55516 	.word	0xbbb55516
 80047a4:	40026bb1 	.word	0x40026bb1
 80047a8:	fefa39ef 	.word	0xfefa39ef
 80047ac:	3fe62e42 	.word	0x3fe62e42
 80047b0:	3ff80000 	.word	0x3ff80000
 80047b4:	3fe00000 	.word	0x3fe00000
 80047b8:	402c0000 	.word	0x402c0000
 80047bc:	40240000 	.word	0x40240000
 80047c0:	40180000 	.word	0x40180000
 80047c4:	3ff00000 	.word	0x3ff00000
 80047c8:	08019788 	.word	0x08019788
 80047cc:	509f79fb 	.word	0x509f79fb
 80047d0:	3fd34413 	.word	0x3fd34413
 80047d4:	8b60c8b3 	.word	0x8b60c8b3
 80047d8:	3fc68a28 	.word	0x3fc68a28
 80047dc:	f1bb 0f00 	cmp.w	fp, #0
 80047e0:	f280 80f1 	bge.w	80049c6 <print_exponential_number+0x62e>
 80047e4:	2b22      	cmp	r3, #34	; 0x22
 80047e6:	f63f af1d 	bhi.w	8004624 <print_exponential_number+0x28c>
  return normalization.multiply ? num * normalization.raw_factor : num / normalization.raw_factor;
 80047ea:	e9dd 0124 	ldrd	r0, r1, [sp, #144]	; 0x90
 80047ee:	ec57 6b18 	vmov	r6, r7, d8
  components.is_negative = negative;
 80047f2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  return normalization.multiply ? num * normalization.raw_factor : num / normalization.raw_factor;
 80047f4:	ee18 2a10 	vmov	r2, s16
  components.is_negative = negative;
 80047f8:	930d      	str	r3, [sp, #52]	; 0x34
  return normalization.multiply ? num * normalization.raw_factor : num / normalization.raw_factor;
 80047fa:	463b      	mov	r3, r7
 80047fc:	f7fb ff04 	bl	8000608 <__aeabi_dmul>
  components.integral = (int_fast64_t) apply_scaling(non_normalized, normalization);
 8004800:	f7fc fa2c 	bl	8000c5c <__aeabi_d2lz>
 8004804:	4604      	mov	r4, r0
 8004806:	460d      	mov	r5, r1
  double remainder = non_normalized - unapply_scaling((double) components.integral, normalization);
 8004808:	f7fb fed0 	bl	80005ac <__aeabi_l2d>
  return normalization.multiply ? normalized / normalization.raw_factor : normalized * normalization.raw_factor;
 800480c:	463b      	mov	r3, r7
 800480e:	ee18 2a10 	vmov	r2, s16
 8004812:	f7fc f823 	bl	800085c <__aeabi_ddiv>
 8004816:	4602      	mov	r2, r0
 8004818:	460b      	mov	r3, r1
  double remainder = non_normalized - unapply_scaling((double) components.integral, normalization);
 800481a:	e9dd 0124 	ldrd	r0, r1, [sp, #144]	; 0x90
 800481e:	f7fb fd3b 	bl	8000298 <__aeabi_dsub>
  double prec_power_of_10 = powers_of_10[precision];
 8004822:	4e7f      	ldr	r6, [pc, #508]	; (8004a20 <print_exponential_number+0x688>)
    result.raw_factor = sf.raw_factor * extra_multiplicative_factor;
 8004824:	463b      	mov	r3, r7
  double prec_power_of_10 = powers_of_10[precision];
 8004826:	9f26      	ldr	r7, [sp, #152]	; 0x98
    result.raw_factor = sf.raw_factor * extra_multiplicative_factor;
 8004828:	ee18 2a10 	vmov	r2, s16
  double prec_power_of_10 = powers_of_10[precision];
 800482c:	eb06 06c7 	add.w	r6, r6, r7, lsl #3
 8004830:	ed96 7b00 	vldr	d7, [r6]
  double remainder = non_normalized - unapply_scaling((double) components.integral, normalization);
 8004834:	460f      	mov	r7, r1
 8004836:	4606      	mov	r6, r0
    result.raw_factor = sf.raw_factor * extra_multiplicative_factor;
 8004838:	ec51 0b17 	vmov	r0, r1, d7
  double prec_power_of_10 = powers_of_10[precision];
 800483c:	eeb0 9a47 	vmov.f32	s18, s14
 8004840:	eef0 9a67 	vmov.f32	s19, s15
    result.raw_factor = sf.raw_factor * extra_multiplicative_factor;
 8004844:	f7fb fee0 	bl	8000608 <__aeabi_dmul>
  return normalization.multiply ? num * normalization.raw_factor : num / normalization.raw_factor;
 8004848:	463b      	mov	r3, r7
 800484a:	4632      	mov	r2, r6
 800484c:	f7fb fedc 	bl	8000608 <__aeabi_dmul>
 8004850:	4606      	mov	r6, r0
 8004852:	460f      	mov	r7, r1
  if (precision == 0U) {
 8004854:	9b26      	ldr	r3, [sp, #152]	; 0x98
    components.integral += (scaled_remainder >= rounding_threshold);
 8004856:	4630      	mov	r0, r6
 8004858:	4639      	mov	r1, r7
  if (precision == 0U) {
 800485a:	2b00      	cmp	r3, #0
 800485c:	f47f af31 	bne.w	80046c2 <print_exponential_number+0x32a>
    components.integral += (scaled_remainder >= rounding_threshold);
 8004860:	2200      	movs	r2, #0
 8004862:	4b70      	ldr	r3, [pc, #448]	; (8004a24 <print_exponential_number+0x68c>)
 8004864:	f7fc f956 	bl	8000b14 <__aeabi_dcmpge>
 8004868:	4603      	mov	r3, r0
 800486a:	3b00      	subs	r3, #0
 800486c:	bf18      	it	ne
 800486e:	2301      	movne	r3, #1
    if (scaled_remainder == rounding_threshold) {
 8004870:	4630      	mov	r0, r6
    components.integral += (scaled_remainder >= rounding_threshold);
 8004872:	191c      	adds	r4, r3, r4
    if (scaled_remainder == rounding_threshold) {
 8004874:	4639      	mov	r1, r7
 8004876:	f04f 0200 	mov.w	r2, #0
 800487a:	4b6a      	ldr	r3, [pc, #424]	; (8004a24 <print_exponential_number+0x68c>)
    components.integral += (scaled_remainder >= rounding_threshold);
 800487c:	f145 0500 	adc.w	r5, r5, #0
    if (scaled_remainder == rounding_threshold) {
 8004880:	f7fc f92a 	bl	8000ad8 <__aeabi_dcmpeq>
 8004884:	2800      	cmp	r0, #0
 8004886:	f43f af4c 	beq.w	8004722 <print_exponential_number+0x38a>
    components.fractional = 0;
 800488a:	9e26      	ldr	r6, [sp, #152]	; 0x98
      components.integral &= ~((int_fast64_t) 0x1);
 800488c:	f024 0401 	bic.w	r4, r4, #1
    components.fractional = 0;
 8004890:	46b2      	mov	sl, r6
 8004892:	e748      	b.n	8004726 <print_exponential_number+0x38e>
    normalization.raw_factor = abs_exp10_covered_by_powers_table ? powers_of_10[PRINTF_ABS(exp10)] : conv.F;
 8004894:	ec41 0b18 	vmov	d8, r0, r1
 8004898:	e6b0      	b.n	80045fc <print_exponential_number+0x264>
      0U :
 800489a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800489c:	f013 0702 	ands.w	r7, r3, #2
 80048a0:	d05b      	beq.n	800495a <print_exponential_number+0x5c2>
 80048a2:	2304      	movs	r3, #4
 80048a4:	930e      	str	r3, [sp, #56]	; 0x38
  idx = print_broken_up_decimal(decimal_part_components, out, buffer, idx, maxlen, precision, decimal_part_width, flags, buf, len);
 80048a6:	4620      	mov	r0, r4
 80048a8:	9c28      	ldr	r4, [sp, #160]	; 0xa0
 80048aa:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 80048ac:	9407      	str	r4, [sp, #28]
 80048ae:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80048b0:	9309      	str	r3, [sp, #36]	; 0x24
 80048b2:	e9cd 9402 	strd	r9, r4, [sp, #8]
 80048b6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80048b8:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80048ba:	9401      	str	r4, [sp, #4]
 80048bc:	2400      	movs	r4, #0
 80048be:	9308      	str	r3, [sp, #32]
 80048c0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80048c2:	4632      	mov	r2, r6
 80048c4:	9305      	str	r3, [sp, #20]
 80048c6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80048c8:	4629      	mov	r1, r5
 80048ca:	9300      	str	r3, [sp, #0]
 80048cc:	f8cd 8010 	str.w	r8, [sp, #16]
 80048d0:	4653      	mov	r3, sl
 80048d2:	9406      	str	r4, [sp, #24]
 80048d4:	f7ff fc40 	bl	8004158 <print_broken_up_decimal.isra.0>
 80048d8:	4602      	mov	r2, r0
    out((flags & FLAGS_UPPERCASE) ? 'E' : 'e', buffer, idx++, maxlen);
 80048da:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80048dc:	4649      	mov	r1, r9
 80048de:	f013 0f20 	tst.w	r3, #32
 80048e2:	bf14      	ite	ne
 80048e4:	2045      	movne	r0, #69	; 0x45
 80048e6:	2065      	moveq	r0, #101	; 0x65
 80048e8:	4643      	mov	r3, r8
 80048ea:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80048ec:	1c54      	adds	r4, r2, #1
 80048ee:	47a8      	blx	r5
    idx = print_integer(out, buffer, idx, maxlen,
 80048f0:	f1bb 0f00 	cmp.w	fp, #0
 80048f4:	dd74      	ble.n	80049e0 <print_exponential_number+0x648>
 80048f6:	465a      	mov	r2, fp
 80048f8:	ea4f 73eb 	mov.w	r3, fp, asr #31
 80048fc:	e9cd 2300 	strd	r2, r3, [sp]
 8004900:	2305      	movs	r3, #5
 8004902:	ea4f 70db 	mov.w	r0, fp, lsr #31
 8004906:	9002      	str	r0, [sp, #8]
 8004908:	9306      	str	r3, [sp, #24]
 800490a:	2000      	movs	r0, #0
 800490c:	230a      	movs	r3, #10
 800490e:	990e      	ldr	r1, [sp, #56]	; 0x38
 8004910:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8004912:	e9cd 3003 	strd	r3, r0, [sp, #12]
 8004916:	4622      	mov	r2, r4
 8004918:	9105      	str	r1, [sp, #20]
 800491a:	4643      	mov	r3, r8
 800491c:	4649      	mov	r1, r9
 800491e:	4630      	mov	r0, r6
 8004920:	f7ff fa40 	bl	8003da4 <print_integer>
 8004924:	4604      	mov	r4, r0
    if (flags & FLAGS_LEFT) {
 8004926:	2f00      	cmp	r7, #0
 8004928:	f43f ada2 	beq.w	8004470 <print_exponential_number+0xd8>
      while (idx - start_idx < width) out(' ', buffer, idx++, maxlen);
 800492c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800492e:	1ac5      	subs	r5, r0, r3
 8004930:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8004932:	42ab      	cmp	r3, r5
 8004934:	f67f ad9c 	bls.w	8004470 <print_exponential_number+0xd8>
 8004938:	461f      	mov	r7, r3
 800493a:	4622      	mov	r2, r4
 800493c:	4643      	mov	r3, r8
 800493e:	4649      	mov	r1, r9
 8004940:	2020      	movs	r0, #32
 8004942:	3501      	adds	r5, #1
 8004944:	47b0      	blx	r6
 8004946:	42af      	cmp	r7, r5
 8004948:	f104 0401 	add.w	r4, r4, #1
 800494c:	d8f5      	bhi.n	800493a <print_exponential_number+0x5a2>
}
 800494e:	4620      	mov	r0, r4
 8004950:	b017      	add	sp, #92	; 0x5c
 8004952:	ecbd 8b04 	vpop	{d8-d9}
 8004956:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  unsigned int exp10_part_width = fall_back_to_decimal_only_mode ? 0U : (PRINTF_ABS(exp10) < 100) ? 4U : 5U;
 800495a:	2705      	movs	r7, #5
        width - exp10_part_width :
 800495c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  idx = print_broken_up_decimal(decimal_part_components, out, buffer, idx, maxlen, precision, decimal_part_width, flags, buf, len);
 800495e:	4620      	mov	r0, r4
        width - exp10_part_width :
 8004960:	429f      	cmp	r7, r3
  idx = print_broken_up_decimal(decimal_part_components, out, buffer, idx, maxlen, precision, decimal_part_width, flags, buf, len);
 8004962:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8004964:	9c28      	ldr	r4, [sp, #160]	; 0xa0
 8004966:	9309      	str	r3, [sp, #36]	; 0x24
 8004968:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800496a:	9407      	str	r4, [sp, #28]
 800496c:	9308      	str	r3, [sp, #32]
 800496e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8004970:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004972:	e9cd 9402 	strd	r9, r4, [sp, #8]
 8004976:	9305      	str	r3, [sp, #20]
 8004978:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800497a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800497c:	4632      	mov	r2, r6
 800497e:	9300      	str	r3, [sp, #0]
 8004980:	4629      	mov	r1, r5
 8004982:	4653      	mov	r3, sl
 8004984:	f8cd 8010 	str.w	r8, [sp, #16]
 8004988:	9401      	str	r4, [sp, #4]
        width - exp10_part_width :
 800498a:	d230      	bcs.n	80049ee <print_exponential_number+0x656>
 800498c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800498e:	1be4      	subs	r4, r4, r7
  idx = print_broken_up_decimal(decimal_part_components, out, buffer, idx, maxlen, precision, decimal_part_width, flags, buf, len);
 8004990:	9406      	str	r4, [sp, #24]
 8004992:	f7ff fbe1 	bl	8004158 <print_broken_up_decimal.isra.0>
    idx = print_integer(out, buffer, idx, maxlen,
 8004996:	1e7b      	subs	r3, r7, #1
  idx = print_broken_up_decimal(decimal_part_components, out, buffer, idx, maxlen, precision, decimal_part_width, flags, buf, len);
 8004998:	4602      	mov	r2, r0
    idx = print_integer(out, buffer, idx, maxlen,
 800499a:	2700      	movs	r7, #0
 800499c:	930e      	str	r3, [sp, #56]	; 0x38
 800499e:	e79c      	b.n	80048da <print_exponential_number+0x542>
      0U :
 80049a0:	2303      	movs	r3, #3
 80049a2:	930e      	str	r3, [sp, #56]	; 0x38
 80049a4:	e77f      	b.n	80048a6 <print_exponential_number+0x50e>
    exp10 = 0; // ... and no need to set a normalization factor or check the powers table
 80049a6:	f04f 0b00 	mov.w	fp, #0
        (int) precision - 1 - exp10 :
 80049aa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  normalization.multiply = (exp10 < 0 && abs_exp10_covered_by_powers_table);
 80049ac:	f1bb 0f00 	cmp.w	fp, #0
        (int) precision - 1 - exp10 :
 80049b0:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
    precision = (precision_ > 0 ? (unsigned) precision_ : 0U);
 80049b4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80049b8:	9326      	str	r3, [sp, #152]	; 0x98
    flags |= FLAGS_PRECISION;   // make sure print_broken_up_decimal respects our choice above
 80049ba:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80049bc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80049c0:	9328      	str	r3, [sp, #160]	; 0xa0
  normalization.multiply = (exp10 < 0 && abs_exp10_covered_by_powers_table);
 80049c2:	f6ff ae2c 	blt.w	800461e <print_exponential_number+0x286>
  bool should_skip_normalization = (fall_back_to_decimal_only_mode || exp10 == 0);
 80049c6:	f1bb 0f00 	cmp.w	fp, #0
 80049ca:	f47f ae2b 	bne.w	8004624 <print_exponential_number+0x28c>
 80049ce:	465f      	mov	r7, fp
 80049d0:	e507      	b.n	80043e2 <print_exponential_number+0x4a>
      result.raw_factor = extra_multiplicative_factor / sf.raw_factor;
 80049d2:	ec53 2b18 	vmov	r2, r3, d8
 80049d6:	ec51 0b17 	vmov	r0, r1, d7
 80049da:	f7fb ff3f 	bl	800085c <__aeabi_ddiv>
 80049de:	e733      	b.n	8004848 <print_exponential_number+0x4b0>
                ABS_FOR_PRINTING(exp10),
 80049e0:	ea4f 73eb 	mov.w	r3, fp, asr #31
 80049e4:	f1db 0200 	rsbs	r2, fp, #0
 80049e8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80049ec:	e786      	b.n	80048fc <print_exponential_number+0x564>
    idx = print_integer(out, buffer, idx, maxlen,
 80049ee:	1e7c      	subs	r4, r7, #1
  idx = print_broken_up_decimal(decimal_part_components, out, buffer, idx, maxlen, precision, decimal_part_width, flags, buf, len);
 80049f0:	2700      	movs	r7, #0
 80049f2:	9706      	str	r7, [sp, #24]
    idx = print_integer(out, buffer, idx, maxlen,
 80049f4:	940e      	str	r4, [sp, #56]	; 0x38
  idx = print_broken_up_decimal(decimal_part_components, out, buffer, idx, maxlen, precision, decimal_part_width, flags, buf, len);
 80049f6:	f7ff fbaf 	bl	8004158 <print_broken_up_decimal.isra.0>
 80049fa:	4602      	mov	r2, r0
  if (! fall_back_to_decimal_only_mode) {
 80049fc:	e76d      	b.n	80048da <print_exponential_number+0x542>
    fall_back_to_decimal_only_mode = (exp10 >= -4 && exp10 < required_significant_digits);
 80049fe:	2b01      	cmp	r3, #1
 8004a00:	bf38      	it	cc
 8004a02:	2301      	movcc	r3, #1
 8004a04:	459b      	cmp	fp, r3
 8004a06:	dad0      	bge.n	80049aa <print_exponential_number+0x612>
        (int) precision - 1 - exp10 :
 8004a08:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004a0a:	3b01      	subs	r3, #1
 8004a0c:	eba3 030b 	sub.w	r3, r3, fp
    precision = (precision_ > 0 ? (unsigned) precision_ : 0U);
 8004a10:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8004a14:	9326      	str	r3, [sp, #152]	; 0x98
    flags |= FLAGS_PRECISION;   // make sure print_broken_up_decimal respects our choice above
 8004a16:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004a18:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004a1c:	9328      	str	r3, [sp, #160]	; 0xa0
  normalization.multiply = (exp10 < 0 && abs_exp10_covered_by_powers_table);
 8004a1e:	e6b3      	b.n	8004788 <print_exponential_number+0x3f0>
 8004a20:	08019788 	.word	0x08019788
 8004a24:	3fe00000 	.word	0x3fe00000

08004a28 <print_floating_point>:
#endif  // PRINTF_SUPPORT_EXPONENTIAL_SPECIFIERS


static size_t print_floating_point(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double value, unsigned int precision, unsigned int width, unsigned int flags, bool prefer_exponential)
{
 8004a28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a2c:	b09d      	sub	sp, #116	; 0x74
 8004a2e:	e9dd 5428 	ldrd	r5, r4, [sp, #160]	; 0xa0
 8004a32:	940c      	str	r4, [sp, #48]	; 0x30
 8004a34:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
 8004a36:	e9dd 6726 	ldrd	r6, r7, [sp, #152]	; 0x98
 8004a3a:	940b      	str	r4, [sp, #44]	; 0x2c
 8004a3c:	f89d 40ac 	ldrb.w	r4, [sp, #172]	; 0xac
 8004a40:	4680      	mov	r8, r0
 8004a42:	4689      	mov	r9, r1
 8004a44:	4692      	mov	sl, r2
 8004a46:	469b      	mov	fp, r3
  char buf[PRINTF_FTOA_BUFFER_SIZE];
  size_t len  = 0U;

  // test for special values
  if (value != value)
 8004a48:	4632      	mov	r2, r6
 8004a4a:	463b      	mov	r3, r7
 8004a4c:	4630      	mov	r0, r6
 8004a4e:	4639      	mov	r1, r7
{
 8004a50:	940d      	str	r4, [sp, #52]	; 0x34
  if (value != value)
 8004a52:	f7fc f841 	bl	8000ad8 <__aeabi_dcmpeq>
 8004a56:	2800      	cmp	r0, #0
 8004a58:	d07c      	beq.n	8004b54 <print_floating_point+0x12c>
    return out_rev_(out, buffer, idx, maxlen, "nan", 3, width, flags);
  if (value < -DBL_MAX)
 8004a5a:	4630      	mov	r0, r6
 8004a5c:	4639      	mov	r1, r7
 8004a5e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004a62:	f46f 1380 	mvn.w	r3, #1048576	; 0x100000
 8004a66:	f7fc f841 	bl	8000aec <__aeabi_dcmplt>
 8004a6a:	2800      	cmp	r0, #0
 8004a6c:	f040 80a3 	bne.w	8004bb6 <print_floating_point+0x18e>
    return out_rev_(out, buffer, idx, maxlen, "fni-", 4, width, flags);
  if (value > DBL_MAX)
 8004a70:	4630      	mov	r0, r6
 8004a72:	4639      	mov	r1, r7
 8004a74:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004a78:	4b5f      	ldr	r3, [pc, #380]	; (8004bf8 <print_floating_point+0x1d0>)
 8004a7a:	f7fc f855 	bl	8000b28 <__aeabi_dcmpgt>
 8004a7e:	bb38      	cbnz	r0, 8004ad0 <print_floating_point+0xa8>
    return out_rev_(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & FLAGS_PLUS) ? 4U : 3U, width, flags);

  if (!prefer_exponential && ((value > PRINTF_FLOAT_NOTATION_THRESHOLD) || (value < -PRINTF_FLOAT_NOTATION_THRESHOLD))) {
 8004a80:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d13d      	bne.n	8004b02 <print_floating_point+0xda>
 8004a86:	a358      	add	r3, pc, #352	; (adr r3, 8004be8 <print_floating_point+0x1c0>)
 8004a88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a8c:	4630      	mov	r0, r6
 8004a8e:	4639      	mov	r1, r7
 8004a90:	f7fc f84a 	bl	8000b28 <__aeabi_dcmpgt>
 8004a94:	b940      	cbnz	r0, 8004aa8 <print_floating_point+0x80>
 8004a96:	a356      	add	r3, pc, #344	; (adr r3, 8004bf0 <print_floating_point+0x1c8>)
 8004a98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a9c:	4630      	mov	r0, r6
 8004a9e:	4639      	mov	r1, r7
 8004aa0:	f7fc f824 	bl	8000aec <__aeabi_dcmplt>
 8004aa4:	2800      	cmp	r0, #0
 8004aa6:	d02c      	beq.n	8004b02 <print_floating_point+0xda>
    // The required behavior of standard printf is to print _every_ integral-part digit -- which could mean
    // printing hundreds of characters, overflowing any fixed internal buffer and necessitating a more complicated
    // implementation.
#if PRINTF_SUPPORT_EXPONENTIAL_SPECIFIERS
    return print_exponential_number(out, buffer, idx, maxlen, value, precision, width, flags, buf, len);
 8004aa8:	2400      	movs	r4, #0
 8004aaa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004aac:	9502      	str	r5, [sp, #8]
 8004aae:	9304      	str	r3, [sp, #16]
 8004ab0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004ab2:	ad14      	add	r5, sp, #80	; 0x50
 8004ab4:	9303      	str	r3, [sp, #12]
 8004ab6:	4652      	mov	r2, sl
 8004ab8:	465b      	mov	r3, fp
 8004aba:	4649      	mov	r1, r9
 8004abc:	4640      	mov	r0, r8
 8004abe:	e9cd 6700 	strd	r6, r7, [sp]
 8004ac2:	e9cd 5405 	strd	r5, r4, [sp, #20]
 8004ac6:	f7ff fc67 	bl	8004398 <print_exponential_number>
#if PRINTF_SUPPORT_EXPONENTIAL_SPECIFIERS
    prefer_exponential ?
      print_exponential_number(out, buffer, idx, maxlen, value, precision, width, flags, buf, len) :
#endif
      print_decimal_number(out, buffer, idx, maxlen, value, precision, width, flags, buf, len);
}
 8004aca:	b01d      	add	sp, #116	; 0x74
 8004acc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return out_rev_(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & FLAGS_PLUS) ? 4U : 3U, width, flags);
 8004ad0:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8004ad2:	4d4a      	ldr	r5, [pc, #296]	; (8004bfc <print_floating_point+0x1d4>)
 8004ad4:	9429      	str	r4, [sp, #164]	; 0xa4
 8004ad6:	f004 0404 	and.w	r4, r4, #4
 8004ada:	2c00      	cmp	r4, #0
 8004adc:	4c48      	ldr	r4, [pc, #288]	; (8004c00 <print_floating_point+0x1d8>)
 8004ade:	bf18      	it	ne
 8004ae0:	462c      	movne	r4, r5
 8004ae2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004ae4:	9426      	str	r4, [sp, #152]	; 0x98
 8004ae6:	9328      	str	r3, [sp, #160]	; 0xa0
 8004ae8:	bf0c      	ite	eq
 8004aea:	2403      	moveq	r4, #3
 8004aec:	2404      	movne	r4, #4
 8004aee:	465b      	mov	r3, fp
 8004af0:	4652      	mov	r2, sl
 8004af2:	4649      	mov	r1, r9
 8004af4:	4640      	mov	r0, r8
 8004af6:	9427      	str	r4, [sp, #156]	; 0x9c
}
 8004af8:	b01d      	add	sp, #116	; 0x74
 8004afa:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    return out_rev_(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & FLAGS_PLUS) ? 4U : 3U, width, flags);
 8004afe:	f7ff b90d 	b.w	8003d1c <out_rev_>
    precision = PRINTF_DEFAULT_FLOAT_PRECISION;
 8004b02:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    buf[len++] = '0'; // This respects the precision in terms of result length only
 8004b04:	2030      	movs	r0, #48	; 0x30
    precision = PRINTF_DEFAULT_FLOAT_PRECISION;
 8004b06:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8004b0a:	bf08      	it	eq
 8004b0c:	2506      	moveq	r5, #6
 8004b0e:	ab14      	add	r3, sp, #80	; 0x50
 8004b10:	462c      	mov	r4, r5
 8004b12:	f1a5 0220 	sub.w	r2, r5, #32
 8004b16:	e004      	b.n	8004b22 <print_floating_point+0xfa>
    precision--;
 8004b18:	3c01      	subs	r4, #1
  while ((len < PRINTF_FTOA_BUFFER_SIZE) && (precision > PRINTF_MAX_SUPPORTED_PRECISION)) {
 8004b1a:	4294      	cmp	r4, r2
    buf[len++] = '0'; // This respects the precision in terms of result length only
 8004b1c:	f803 0b01 	strb.w	r0, [r3], #1
  while ((len < PRINTF_FTOA_BUFFER_SIZE) && (precision > PRINTF_MAX_SUPPORTED_PRECISION)) {
 8004b20:	d05a      	beq.n	8004bd8 <print_floating_point+0x1b0>
 8004b22:	2c11      	cmp	r4, #17
 8004b24:	eba5 0104 	sub.w	r1, r5, r4
 8004b28:	d8f6      	bhi.n	8004b18 <print_floating_point+0xf0>
      print_exponential_number(out, buffer, idx, maxlen, value, precision, width, flags, buf, len) :
 8004b2a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004b2c:	b31b      	cbz	r3, 8004b76 <print_floating_point+0x14e>
 8004b2e:	ab14      	add	r3, sp, #80	; 0x50
 8004b30:	9305      	str	r3, [sp, #20]
 8004b32:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004b34:	9106      	str	r1, [sp, #24]
 8004b36:	9304      	str	r3, [sp, #16]
 8004b38:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004b3a:	4652      	mov	r2, sl
 8004b3c:	9303      	str	r3, [sp, #12]
 8004b3e:	4649      	mov	r1, r9
 8004b40:	465b      	mov	r3, fp
 8004b42:	4640      	mov	r0, r8
 8004b44:	e9cd 6700 	strd	r6, r7, [sp]
 8004b48:	9402      	str	r4, [sp, #8]
 8004b4a:	f7ff fc25 	bl	8004398 <print_exponential_number>
}
 8004b4e:	b01d      	add	sp, #116	; 0x74
 8004b50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return out_rev_(out, buffer, idx, maxlen, "nan", 3, width, flags);
 8004b54:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004b56:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8004b58:	9329      	str	r3, [sp, #164]	; 0xa4
 8004b5a:	9428      	str	r4, [sp, #160]	; 0xa0
 8004b5c:	465b      	mov	r3, fp
 8004b5e:	2403      	movs	r4, #3
 8004b60:	4652      	mov	r2, sl
 8004b62:	4649      	mov	r1, r9
 8004b64:	4640      	mov	r0, r8
 8004b66:	4d27      	ldr	r5, [pc, #156]	; (8004c04 <print_floating_point+0x1dc>)
    return out_rev_(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & FLAGS_PLUS) ? 4U : 3U, width, flags);
 8004b68:	9427      	str	r4, [sp, #156]	; 0x9c
    return out_rev_(out, buffer, idx, maxlen, "nan", 3, width, flags);
 8004b6a:	9526      	str	r5, [sp, #152]	; 0x98
}
 8004b6c:	b01d      	add	sp, #116	; 0x74
 8004b6e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    return out_rev_(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & FLAGS_PLUS) ? 4U : 3U, width, flags);
 8004b72:	f7ff b8d3 	b.w	8003d1c <out_rev_>
  struct double_components value_ = get_components(number, precision);
 8004b76:	4632      	mov	r2, r6
 8004b78:	463b      	mov	r3, r7
 8004b7a:	a80e      	add	r0, sp, #56	; 0x38
 8004b7c:	9400      	str	r4, [sp, #0]
 8004b7e:	910d      	str	r1, [sp, #52]	; 0x34
 8004b80:	f7ff fa52 	bl	8004028 <get_components>
  return print_broken_up_decimal(value_, out, buffer, idx, maxlen, precision, width, flags, buf, len);
 8004b84:	ab14      	add	r3, sp, #80	; 0x50
 8004b86:	9308      	str	r3, [sp, #32]
 8004b88:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004b8a:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004b8c:	9307      	str	r3, [sp, #28]
 8004b8e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004b90:	9109      	str	r1, [sp, #36]	; 0x24
 8004b92:	e9cd 4305 	strd	r4, r3, [sp, #20]
 8004b96:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8004b9a:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
 8004b9e:	e9cd ab03 	strd	sl, fp, [sp, #12]
 8004ba2:	9300      	str	r3, [sp, #0]
 8004ba4:	e9cd 8901 	strd	r8, r9, [sp, #4]
 8004ba8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004bac:	f7ff fad4 	bl	8004158 <print_broken_up_decimal.isra.0>
}
 8004bb0:	b01d      	add	sp, #116	; 0x74
 8004bb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return out_rev_(out, buffer, idx, maxlen, "fni-", 4, width, flags);
 8004bb6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004bb8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8004bba:	9329      	str	r3, [sp, #164]	; 0xa4
 8004bbc:	9428      	str	r4, [sp, #160]	; 0xa0
 8004bbe:	465b      	mov	r3, fp
 8004bc0:	2404      	movs	r4, #4
 8004bc2:	4652      	mov	r2, sl
 8004bc4:	4649      	mov	r1, r9
 8004bc6:	4640      	mov	r0, r8
 8004bc8:	4d0f      	ldr	r5, [pc, #60]	; (8004c08 <print_floating_point+0x1e0>)
    return out_rev_(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & FLAGS_PLUS) ? 4U : 3U, width, flags);
 8004bca:	9427      	str	r4, [sp, #156]	; 0x9c
    return out_rev_(out, buffer, idx, maxlen, "fni-", 4, width, flags);
 8004bcc:	9526      	str	r5, [sp, #152]	; 0x98
}
 8004bce:	b01d      	add	sp, #116	; 0x74
 8004bd0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    return out_rev_(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & FLAGS_PLUS) ? 4U : 3U, width, flags);
 8004bd4:	f7ff b8a2 	b.w	8003d1c <out_rev_>
      print_exponential_number(out, buffer, idx, maxlen, value, precision, width, flags, buf, len) :
 8004bd8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004bda:	2120      	movs	r1, #32
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d0ca      	beq.n	8004b76 <print_floating_point+0x14e>
 8004be0:	e7a5      	b.n	8004b2e <print_floating_point+0x106>
 8004be2:	bf00      	nop
 8004be4:	f3af 8000 	nop.w
 8004be8:	00000000 	.word	0x00000000
 8004bec:	41cdcd65 	.word	0x41cdcd65
 8004bf0:	00000000 	.word	0x00000000
 8004bf4:	c1cdcd65 	.word	0xc1cdcd65
 8004bf8:	7fefffff 	.word	0x7fefffff
 8004bfc:	08019760 	.word	0x08019760
 8004c00:	0801975c 	.word	0x0801975c
 8004c04:	08019768 	.word	0x08019768
 8004c08:	0801976c 	.word	0x0801976c

08004c0c <rt_vsnprintf>:
#if (RTTHREAD_VERSION >= 40100) || (RTTHREAD_VERSION < 40000 && RTTHREAD_VERSION >= 30106)
int rt_vsnprintf(char *buf, rt_size_t size, const char *fmt, va_list args)
#else
rt_int32_t rt_vsnprintf(char *buf, rt_size_t size, const char *fmt, va_list args)
#endif
{
 8004c0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c10:	460d      	mov	r5, r1
 8004c12:	461f      	mov	r7, r3
    out = out_discard;
 8004c14:	1e01      	subs	r1, r0, #0
 8004c16:	4b9b      	ldr	r3, [pc, #620]	; (8004e84 <rt_vsnprintf+0x278>)
 8004c18:	4e9b      	ldr	r6, [pc, #620]	; (8004e88 <rt_vsnprintf+0x27c>)
  while (*format)
 8004c1a:	7810      	ldrb	r0, [r2, #0]
    out = out_discard;
 8004c1c:	bf0c      	ite	eq
 8004c1e:	469b      	moveq	fp, r3
 8004c20:	46b3      	movne	fp, r6
{
 8004c22:	462b      	mov	r3, r5
 8004c24:	b08f      	sub	sp, #60	; 0x3c
  while (*format)
 8004c26:	2800      	cmp	r0, #0
 8004c28:	f000 827a 	beq.w	8005120 <rt_vsnprintf+0x514>
 8004c2c:	4614      	mov	r4, r2
 8004c2e:	2500      	movs	r5, #0
          idx = out_rev_(out, buffer, idx, maxlen, ")llun(", 6, width, flags);
 8004c30:	46ba      	mov	sl, r7
 8004c32:	4688      	mov	r8, r1
 8004c34:	4699      	mov	r9, r3
 8004c36:	e009      	b.n	8004c4c <rt_vsnprintf+0x40>
      out(*format, buffer, idx++, maxlen);
 8004c38:	462a      	mov	r2, r5
 8004c3a:	464b      	mov	r3, r9
 8004c3c:	4641      	mov	r1, r8
 8004c3e:	47d8      	blx	fp
 8004c40:	3501      	adds	r5, #1
      format++;
 8004c42:	3401      	adds	r4, #1
  while (*format)
 8004c44:	7820      	ldrb	r0, [r4, #0]
 8004c46:	2800      	cmp	r0, #0
 8004c48:	f000 80aa 	beq.w	8004da0 <rt_vsnprintf+0x194>
    if (*format != '%') {
 8004c4c:	2825      	cmp	r0, #37	; 0x25
 8004c4e:	d1f3      	bne.n	8004c38 <rt_vsnprintf+0x2c>
    flags = 0U;
 8004c50:	2100      	movs	r1, #0
      format++;
 8004c52:	1c63      	adds	r3, r4, #1
 8004c54:	461c      	mov	r4, r3
      switch (*format) {
 8004c56:	f813 0b01 	ldrb.w	r0, [r3], #1
 8004c5a:	f1a0 0220 	sub.w	r2, r0, #32
 8004c5e:	2a10      	cmp	r2, #16
 8004c60:	d80a      	bhi.n	8004c78 <rt_vsnprintf+0x6c>
 8004c62:	e8df f002 	tbb	[pc, r2]
 8004c66:	099a      	.short	0x099a
 8004c68:	09099709 	.word	0x09099709
 8004c6c:	09090909 	.word	0x09090909
 8004c70:	91099409 	.word	0x91099409
 8004c74:	0909      	.short	0x0909
 8004c76:	8e          	.byte	0x8e
 8004c77:	00          	.byte	0x00
    if (is_digit_(*format)) {
 8004c78:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8004c7c:	2b09      	cmp	r3, #9
 8004c7e:	f240 80ab 	bls.w	8004dd8 <rt_vsnprintf+0x1cc>
    else if (*format == '*') {
 8004c82:	282a      	cmp	r0, #42	; 0x2a
 8004c84:	f000 80b5 	beq.w	8004df2 <rt_vsnprintf+0x1e6>
    width = 0U;
 8004c88:	2600      	movs	r6, #0
    if (*format == '.') {
 8004c8a:	282e      	cmp	r0, #46	; 0x2e
 8004c8c:	f000 8095 	beq.w	8004dba <rt_vsnprintf+0x1ae>
    precision = 0U;
 8004c90:	2700      	movs	r7, #0
    switch (*format) {
 8004c92:	f1a0 0368 	sub.w	r3, r0, #104	; 0x68
 8004c96:	2b12      	cmp	r3, #18
 8004c98:	d818      	bhi.n	8004ccc <rt_vsnprintf+0xc0>
 8004c9a:	e8df f013 	tbh	[pc, r3, lsl #1]
 8004c9e:	00fc      	.short	0x00fc
 8004ca0:	00f70017 	.word	0x00f70017
 8004ca4:	01040017 	.word	0x01040017
 8004ca8:	00170017 	.word	0x00170017
 8004cac:	00170017 	.word	0x00170017
 8004cb0:	00170017 	.word	0x00170017
 8004cb4:	00130017 	.word	0x00130017
 8004cb8:	00170017 	.word	0x00170017
 8004cbc:	00170017 	.word	0x00170017
 8004cc0:	00130017 	.word	0x00130017
    switch (*format) {
 8004cc4:	7860      	ldrb	r0, [r4, #1]
        flags |= (sizeof(size_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 8004cc6:	f441 7180 	orr.w	r1, r1, #256	; 0x100
        format++;
 8004cca:	3401      	adds	r4, #1
    switch (*format) {
 8004ccc:	f1a0 0325 	sub.w	r3, r0, #37	; 0x25
 8004cd0:	2b53      	cmp	r3, #83	; 0x53
 8004cd2:	f200 8098 	bhi.w	8004e06 <rt_vsnprintf+0x1fa>
 8004cd6:	e8df f013 	tbh	[pc, r3, lsl #1]
 8004cda:	0185      	.short	0x0185
 8004cdc:	00960096 	.word	0x00960096
 8004ce0:	00960096 	.word	0x00960096
 8004ce4:	00960096 	.word	0x00960096
 8004ce8:	00960096 	.word	0x00960096
 8004cec:	00960096 	.word	0x00960096
 8004cf0:	00960096 	.word	0x00960096
 8004cf4:	00960096 	.word	0x00960096
 8004cf8:	00960096 	.word	0x00960096
 8004cfc:	00960096 	.word	0x00960096
 8004d00:	00960096 	.word	0x00960096
 8004d04:	00960096 	.word	0x00960096
 8004d08:	00960096 	.word	0x00960096
 8004d0c:	00960096 	.word	0x00960096
 8004d10:	00960096 	.word	0x00960096
 8004d14:	00960096 	.word	0x00960096
 8004d18:	019c0096 	.word	0x019c0096
 8004d1c:	019c00ee 	.word	0x019c00ee
 8004d20:	00960096 	.word	0x00960096
 8004d24:	00960096 	.word	0x00960096
 8004d28:	00960096 	.word	0x00960096
 8004d2c:	00960096 	.word	0x00960096
 8004d30:	00960096 	.word	0x00960096
 8004d34:	00960096 	.word	0x00960096
 8004d38:	00960096 	.word	0x00960096
 8004d3c:	00960096 	.word	0x00960096
 8004d40:	0096009d 	.word	0x0096009d
 8004d44:	00960096 	.word	0x00960096
 8004d48:	00960096 	.word	0x00960096
 8004d4c:	00960096 	.word	0x00960096
 8004d50:	00960096 	.word	0x00960096
 8004d54:	0124009d 	.word	0x0124009d
 8004d58:	019c009d 	.word	0x019c009d
 8004d5c:	019c00ee 	.word	0x019c00ee
 8004d60:	009d0096 	.word	0x009d0096
 8004d64:	00960096 	.word	0x00960096
 8004d68:	00960096 	.word	0x00960096
 8004d6c:	009d0096 	.word	0x009d0096
 8004d70:	00960108 	.word	0x00960108
 8004d74:	013d0096 	.word	0x013d0096
 8004d78:	009d0096 	.word	0x009d0096
 8004d7c:	00960096 	.word	0x00960096
 8004d80:	009d      	.short	0x009d
        case '0': flags |= FLAGS_ZEROPAD; format++; n = 1U; break;
 8004d82:	f041 0101 	orr.w	r1, r1, #1
    } while (n);
 8004d86:	e765      	b.n	8004c54 <rt_vsnprintf+0x48>
        case '-': flags |= FLAGS_LEFT;    format++; n = 1U; break;
 8004d88:	f041 0102 	orr.w	r1, r1, #2
    } while (n);
 8004d8c:	e762      	b.n	8004c54 <rt_vsnprintf+0x48>
        case '+': flags |= FLAGS_PLUS;    format++; n = 1U; break;
 8004d8e:	f041 0104 	orr.w	r1, r1, #4
    } while (n);
 8004d92:	e75f      	b.n	8004c54 <rt_vsnprintf+0x48>
        case '#': flags |= FLAGS_HASH;    format++; n = 1U; break;
 8004d94:	f041 0110 	orr.w	r1, r1, #16
    } while (n);
 8004d98:	e75c      	b.n	8004c54 <rt_vsnprintf+0x48>
        case ' ': flags |= FLAGS_SPACE;   format++; n = 1U; break;
 8004d9a:	f041 0108 	orr.w	r1, r1, #8
    } while (n);
 8004d9e:	e759      	b.n	8004c54 <rt_vsnprintf+0x48>
  return (int)idx;
 8004da0:	4641      	mov	r1, r8
 8004da2:	464b      	mov	r3, r9
 8004da4:	462c      	mov	r4, r5
  out((char)0, buffer, idx < maxlen ? idx : maxlen - 1U, maxlen);
 8004da6:	42ab      	cmp	r3, r5
 8004da8:	d800      	bhi.n	8004dac <rt_vsnprintf+0x1a0>
 8004daa:	1e5d      	subs	r5, r3, #1
 8004dac:	462a      	mov	r2, r5
 8004dae:	2000      	movs	r0, #0
 8004db0:	47d8      	blx	fp
  return __vsnprintf(out_buffer, buf, size, fmt, args);
}
 8004db2:	4620      	mov	r0, r4
 8004db4:	b00f      	add	sp, #60	; 0x3c
 8004db6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (is_digit_(*format)) {
 8004dba:	7860      	ldrb	r0, [r4, #1]
      flags |= FLAGS_PRECISION;
 8004dbc:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
      if (is_digit_(*format)) {
 8004dc0:	f1a0 0230 	sub.w	r2, r0, #48	; 0x30
 8004dc4:	2a09      	cmp	r2, #9
      format++;
 8004dc6:	f104 0301 	add.w	r3, r4, #1
      if (is_digit_(*format)) {
 8004dca:	f240 8114 	bls.w	8004ff6 <rt_vsnprintf+0x3ea>
      else if (*format == '*') {
 8004dce:	282a      	cmp	r0, #42	; 0x2a
 8004dd0:	f000 8136 	beq.w	8005040 <rt_vsnprintf+0x434>
      format++;
 8004dd4:	461c      	mov	r4, r3
 8004dd6:	e75b      	b.n	8004c90 <rt_vsnprintf+0x84>
  unsigned int i = 0U;
 8004dd8:	2600      	movs	r6, #0
    i = i * 10U + (unsigned int)(*((*str)++) - '0');
 8004dda:	eb06 0686 	add.w	r6, r6, r6, lsl #2
 8004dde:	eb00 0646 	add.w	r6, r0, r6, lsl #1
  while (is_digit_(**str)) {
 8004de2:	f814 0f01 	ldrb.w	r0, [r4, #1]!
    i = i * 10U + (unsigned int)(*((*str)++) - '0');
 8004de6:	3e30      	subs	r6, #48	; 0x30
  while (is_digit_(**str)) {
 8004de8:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8004dec:	2b09      	cmp	r3, #9
 8004dee:	d9f4      	bls.n	8004dda <rt_vsnprintf+0x1ce>
 8004df0:	e74b      	b.n	8004c8a <rt_vsnprintf+0x7e>
      const int w = va_arg(va, int);
 8004df2:	f85a 6b04 	ldr.w	r6, [sl], #4
    if (*format == '.') {
 8004df6:	7860      	ldrb	r0, [r4, #1]
      if (w < 0) {
 8004df8:	2e00      	cmp	r6, #0
        flags |= FLAGS_LEFT;    // reverse padding
 8004dfa:	bfbc      	itt	lt
 8004dfc:	f041 0102 	orrlt.w	r1, r1, #2
        width = (unsigned int)-w;
 8004e00:	4276      	neglt	r6, r6
      format++;
 8004e02:	3401      	adds	r4, #1
 8004e04:	e741      	b.n	8004c8a <rt_vsnprintf+0x7e>
        out(*format, buffer, idx++, maxlen);
 8004e06:	462a      	mov	r2, r5
 8004e08:	464b      	mov	r3, r9
 8004e0a:	4641      	mov	r1, r8
        format++;
 8004e0c:	3401      	adds	r4, #1
        out(*format, buffer, idx++, maxlen);
 8004e0e:	3501      	adds	r5, #1
 8004e10:	47d8      	blx	fp
        break;
 8004e12:	e717      	b.n	8004c44 <rt_vsnprintf+0x38>
        if (*format == 'x' || *format == 'X') {
 8004e14:	2878      	cmp	r0, #120	; 0x78
 8004e16:	f000 812b 	beq.w	8005070 <rt_vsnprintf+0x464>
 8004e1a:	2858      	cmp	r0, #88	; 0x58
 8004e1c:	f000 8183 	beq.w	8005126 <rt_vsnprintf+0x51a>
        else if (*format == 'o') {
 8004e20:	286f      	cmp	r0, #111	; 0x6f
 8004e22:	f000 81a4 	beq.w	800516e <rt_vsnprintf+0x562>
        else if (*format == 'b') {
 8004e26:	2862      	cmp	r0, #98	; 0x62
 8004e28:	f000 8202 	beq.w	8005230 <rt_vsnprintf+0x624>
        if ((*format != 'i') && (*format != 'd')) {
 8004e2c:	2869      	cmp	r0, #105	; 0x69
          base = BASE_DECIMAL;
 8004e2e:	f04f 020a 	mov.w	r2, #10
          flags &= ~FLAGS_HASH;   // no hash for dec format
 8004e32:	f021 0310 	bic.w	r3, r1, #16
        if ((*format != 'i') && (*format != 'd')) {
 8004e36:	f040 819c 	bne.w	8005172 <rt_vsnprintf+0x566>
        if (flags & FLAGS_PRECISION) {
 8004e3a:	0549      	lsls	r1, r1, #21
 8004e3c:	f100 811d 	bmi.w	800507a <rt_vsnprintf+0x46e>
          if (flags & FLAGS_LONG_LONG) {
 8004e40:	0599      	lsls	r1, r3, #22
 8004e42:	f100 819f 	bmi.w	8005184 <rt_vsnprintf+0x578>
          else if (flags & FLAGS_LONG) {
 8004e46:	05d8      	lsls	r0, r3, #23
            const long value = va_arg(va, long);
 8004e48:	f85a 1b04 	ldr.w	r1, [sl], #4
          else if (flags & FLAGS_LONG) {
 8004e4c:	d403      	bmi.n	8004e56 <rt_vsnprintf+0x24a>
            const int value = (flags & FLAGS_CHAR) ? (signed char)va_arg(va, int) : (flags & FLAGS_SHORT) ? (short int)va_arg(va, int) : va_arg(va, int);
 8004e4e:	0658      	lsls	r0, r3, #25
 8004e50:	f140 81b0 	bpl.w	80051b4 <rt_vsnprintf+0x5a8>
 8004e54:	b249      	sxtb	r1, r1
            idx = print_integer(out, buffer, idx, maxlen, ABS_FOR_PRINTING(value), value < 0, base, precision, width, flags);
 8004e56:	2900      	cmp	r1, #0
 8004e58:	f340 81ce 	ble.w	80051f8 <rt_vsnprintf+0x5ec>
 8004e5c:	468c      	mov	ip, r1
 8004e5e:	17c8      	asrs	r0, r1, #31
            idx = print_integer(out, buffer, idx, maxlen, ABS_FOR_PRINTING(value), value < 0, base, precision, width, flags);
 8004e60:	e9cd 2703 	strd	r2, r7, [sp, #12]
 8004e64:	462a      	mov	r2, r5
 8004e66:	e9cd 6305 	strd	r6, r3, [sp, #20]
 8004e6a:	e9cd c000 	strd	ip, r0, [sp]
 8004e6e:	0fc9      	lsrs	r1, r1, #31
 8004e70:	9102      	str	r1, [sp, #8]
          print_integer(out, buffer, idx, maxlen, (printf_unsigned_value_t) value, false, BASE_HEX, precision, width, flags);
 8004e72:	464b      	mov	r3, r9
 8004e74:	4641      	mov	r1, r8
 8004e76:	4658      	mov	r0, fp
 8004e78:	f7fe ff94 	bl	8003da4 <print_integer>
 8004e7c:	4605      	mov	r5, r0
        format++;
 8004e7e:	3401      	adds	r4, #1
        break;
 8004e80:	e6e0      	b.n	8004c44 <rt_vsnprintf+0x38>
 8004e82:	bf00      	nop
 8004e84:	08003d19 	.word	0x08003d19
 8004e88:	08003d11 	.word	0x08003d11
    switch (*format) {
 8004e8c:	7860      	ldrb	r0, [r4, #1]
        flags |= (sizeof(intmax_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 8004e8e:	f441 7100 	orr.w	r1, r1, #512	; 0x200
        format++;
 8004e92:	3401      	adds	r4, #1
        break;
 8004e94:	e71a      	b.n	8004ccc <rt_vsnprintf+0xc0>
        if (*format == 'h') {
 8004e96:	7860      	ldrb	r0, [r4, #1]
 8004e98:	2868      	cmp	r0, #104	; 0x68
 8004e9a:	f000 8137 	beq.w	800510c <rt_vsnprintf+0x500>
        flags |= FLAGS_SHORT;
 8004e9e:	f041 0180 	orr.w	r1, r1, #128	; 0x80
        format++;
 8004ea2:	3401      	adds	r4, #1
 8004ea4:	e712      	b.n	8004ccc <rt_vsnprintf+0xc0>
        if (*format == 'l') {
 8004ea6:	7860      	ldrb	r0, [r4, #1]
 8004ea8:	286c      	cmp	r0, #108	; 0x6c
 8004eaa:	f000 8134 	beq.w	8005116 <rt_vsnprintf+0x50a>
        flags |= FLAGS_LONG;
 8004eae:	f441 7180 	orr.w	r1, r1, #256	; 0x100
        format++;
 8004eb2:	3401      	adds	r4, #1
 8004eb4:	e70a      	b.n	8004ccc <rt_vsnprintf+0xc0>
        idx = print_floating_point(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags, PRINTF_PREFER_DECIMAL);
 8004eb6:	462a      	mov	r2, r5
 8004eb8:	2300      	movs	r3, #0
        if (*format == 'F') flags |= FLAGS_UPPERCASE;
 8004eba:	2846      	cmp	r0, #70	; 0x46
 8004ebc:	bf08      	it	eq
 8004ebe:	f041 0120 	orreq.w	r1, r1, #32
        idx = print_floating_point(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags, PRINTF_PREFER_DECIMAL);
 8004ec2:	e9cd 6103 	strd	r6, r1, [sp, #12]
 8004ec6:	f10a 0a07 	add.w	sl, sl, #7
 8004eca:	9702      	str	r7, [sp, #8]
 8004ecc:	f02a 0a07 	bic.w	sl, sl, #7
        format++;
 8004ed0:	3401      	adds	r4, #1
        idx = print_floating_point(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags, PRINTF_PREFER_EXPONENTIAL);
 8004ed2:	9305      	str	r3, [sp, #20]
 8004ed4:	e8fa 6702 	ldrd	r6, r7, [sl], #8
 8004ed8:	464b      	mov	r3, r9
 8004eda:	4641      	mov	r1, r8
 8004edc:	4658      	mov	r0, fp
 8004ede:	e9cd 6700 	strd	r6, r7, [sp]
 8004ee2:	f7ff fda1 	bl	8004a28 <print_floating_point>
 8004ee6:	4605      	mov	r5, r0
        break;
 8004ee8:	e6ac      	b.n	8004c44 <rt_vsnprintf+0x38>
        uintptr_t value = (uintptr_t)va_arg(va, void*);
 8004eea:	f85a 3b04 	ldr.w	r3, [sl], #4
        flags |= FLAGS_ZEROPAD | FLAGS_POINTER;
 8004eee:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000
 8004ef2:	f041 0101 	orr.w	r1, r1, #1
          out_rev_(out, buffer, idx, maxlen, ")lin(", 5, width, flags) :
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	f000 80e6 	beq.w	80050c8 <rt_vsnprintf+0x4bc>
          print_integer(out, buffer, idx, maxlen, (printf_unsigned_value_t) value, false, BASE_HEX, precision, width, flags);
 8004efc:	9300      	str	r3, [sp, #0]
 8004efe:	2300      	movs	r3, #0
 8004f00:	9106      	str	r1, [sp, #24]
 8004f02:	e9cd 3301 	strd	r3, r3, [sp, #4]
 8004f06:	210a      	movs	r1, #10
 8004f08:	2310      	movs	r3, #16
 8004f0a:	462a      	mov	r2, r5
 8004f0c:	9105      	str	r1, [sp, #20]
 8004f0e:	9303      	str	r3, [sp, #12]
 8004f10:	4641      	mov	r1, r8
 8004f12:	464b      	mov	r3, r9
 8004f14:	4658      	mov	r0, fp
 8004f16:	9704      	str	r7, [sp, #16]
 8004f18:	f7fe ff44 	bl	8003da4 <print_integer>
        format++;
 8004f1c:	3401      	adds	r4, #1
          print_integer(out, buffer, idx, maxlen, (printf_unsigned_value_t) value, false, BASE_HEX, precision, width, flags);
 8004f1e:	4605      	mov	r5, r0
        break;
 8004f20:	e690      	b.n	8004c44 <rt_vsnprintf+0x38>
        if (!(flags & FLAGS_LEFT)) {
 8004f22:	078f      	lsls	r7, r1, #30
 8004f24:	f140 810d 	bpl.w	8005142 <rt_vsnprintf+0x536>
        out((char)va_arg(va, int), buffer, idx++, maxlen);
 8004f28:	f85a 0b04 	ldr.w	r0, [sl], #4
 8004f2c:	462a      	mov	r2, r5
 8004f2e:	464b      	mov	r3, r9
 8004f30:	4641      	mov	r1, r8
 8004f32:	b2c0      	uxtb	r0, r0
 8004f34:	47d8      	blx	fp
 8004f36:	1c6f      	adds	r7, r5, #1
          while (l++ < width) {
 8004f38:	2e01      	cmp	r6, #1
 8004f3a:	bf98      	it	ls
 8004f3c:	463d      	movls	r5, r7
 8004f3e:	d99e      	bls.n	8004e7e <rt_vsnprintf+0x272>
 8004f40:	4435      	add	r5, r6
            out(' ', buffer, idx++, maxlen);
 8004f42:	463a      	mov	r2, r7
 8004f44:	464b      	mov	r3, r9
 8004f46:	4641      	mov	r1, r8
 8004f48:	2020      	movs	r0, #32
 8004f4a:	3701      	adds	r7, #1
 8004f4c:	47d8      	blx	fp
          while (l++ < width) {
 8004f4e:	42af      	cmp	r7, r5
 8004f50:	d1f7      	bne.n	8004f42 <rt_vsnprintf+0x336>
 8004f52:	e794      	b.n	8004e7e <rt_vsnprintf+0x272>
        const char* p = va_arg(va, char*);
 8004f54:	4653      	mov	r3, sl
 8004f56:	f853 2b04 	ldr.w	r2, [r3], #4
 8004f5a:	e9cd 2309 	strd	r2, r3, [sp, #36]	; 0x24
        if (p == NULL) {
 8004f5e:	2a00      	cmp	r2, #0
 8004f60:	d075      	beq.n	800504e <rt_vsnprintf+0x442>
  for (s = str; *s && maxsize--; ++s);
 8004f62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f64:	7818      	ldrb	r0, [r3, #0]
          unsigned int l = strnlen_s_(p, precision ? precision : (size_t)-1);
 8004f66:	2f00      	cmp	r7, #0
 8004f68:	f040 80e6 	bne.w	8005138 <rt_vsnprintf+0x52c>
  for (s = str; *s && maxsize--; ++s);
 8004f6c:	f06f 0301 	mvn.w	r3, #1
 8004f70:	2800      	cmp	r0, #0
 8004f72:	f000 8174 	beq.w	800525e <rt_vsnprintf+0x652>
 8004f76:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004f78:	3301      	adds	r3, #1
 8004f7a:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 8004f7e:	441a      	add	r2, r3
 8004f80:	e001      	b.n	8004f86 <rt_vsnprintf+0x37a>
 8004f82:	4592      	cmp	sl, r2
 8004f84:	d003      	beq.n	8004f8e <rt_vsnprintf+0x382>
 8004f86:	f81a 3f01 	ldrb.w	r3, [sl, #1]!
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d1f9      	bne.n	8004f82 <rt_vsnprintf+0x376>
  return (unsigned int)(s - str);
 8004f8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f90:	ebaa 0303 	sub.w	r3, sl, r3
 8004f94:	930b      	str	r3, [sp, #44]	; 0x2c
          if (flags & FLAGS_PRECISION) {
 8004f96:	f411 6380 	ands.w	r3, r1, #1024	; 0x400
 8004f9a:	930c      	str	r3, [sp, #48]	; 0x30
 8004f9c:	d004      	beq.n	8004fa8 <rt_vsnprintf+0x39c>
            l = (l < precision ? l : precision);
 8004f9e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004fa0:	42bb      	cmp	r3, r7
 8004fa2:	bf28      	it	cs
 8004fa4:	463b      	movcs	r3, r7
 8004fa6:	930b      	str	r3, [sp, #44]	; 0x2c
          if (!(flags & FLAGS_LEFT)) {
 8004fa8:	f011 0302 	ands.w	r3, r1, #2
 8004fac:	930d      	str	r3, [sp, #52]	; 0x34
 8004fae:	f000 810a 	beq.w	80051c6 <rt_vsnprintf+0x5ba>
          while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 8004fb2:	2800      	cmp	r0, #0
 8004fb4:	f000 809b 	beq.w	80050ee <rt_vsnprintf+0x4e2>
 8004fb8:	462a      	mov	r2, r5
 8004fba:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 8004fbe:	9409      	str	r4, [sp, #36]	; 0x24
 8004fc0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8004fc2:	b124      	cbz	r4, 8004fce <rt_vsnprintf+0x3c2>
 8004fc4:	1e7b      	subs	r3, r7, #1
 8004fc6:	2f00      	cmp	r7, #0
 8004fc8:	f000 808d 	beq.w	80050e6 <rt_vsnprintf+0x4da>
 8004fcc:	461f      	mov	r7, r3
            out(*(p++), buffer, idx++, maxlen);
 8004fce:	464b      	mov	r3, r9
 8004fd0:	4641      	mov	r1, r8
 8004fd2:	47d8      	blx	fp
          while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 8004fd4:	f81a 0f01 	ldrb.w	r0, [sl, #1]!
            out(*(p++), buffer, idx++, maxlen);
 8004fd8:	3501      	adds	r5, #1
          while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 8004fda:	2800      	cmp	r0, #0
 8004fdc:	f000 8083 	beq.w	80050e6 <rt_vsnprintf+0x4da>
            out(*(p++), buffer, idx++, maxlen);
 8004fe0:	462a      	mov	r2, r5
 8004fe2:	e7ee      	b.n	8004fc2 <rt_vsnprintf+0x3b6>
        out('%', buffer, idx++, maxlen);
 8004fe4:	1c68      	adds	r0, r5, #1
 8004fe6:	462a      	mov	r2, r5
 8004fe8:	464b      	mov	r3, r9
 8004fea:	4605      	mov	r5, r0
 8004fec:	4641      	mov	r1, r8
 8004fee:	2025      	movs	r0, #37	; 0x25
        format++;
 8004ff0:	3401      	adds	r4, #1
        out('%', buffer, idx++, maxlen);
 8004ff2:	47d8      	blx	fp
        break;
 8004ff4:	e626      	b.n	8004c44 <rt_vsnprintf+0x38>
  unsigned int i = 0U;
 8004ff6:	2700      	movs	r7, #0
    i = i * 10U + (unsigned int)(*((*str)++) - '0');
 8004ff8:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 8004ffc:	eb00 0747 	add.w	r7, r0, r7, lsl #1
  while (is_digit_(**str)) {
 8005000:	f813 0f01 	ldrb.w	r0, [r3, #1]!
    i = i * 10U + (unsigned int)(*((*str)++) - '0');
 8005004:	3f30      	subs	r7, #48	; 0x30
  while (is_digit_(**str)) {
 8005006:	f1a0 0230 	sub.w	r2, r0, #48	; 0x30
 800500a:	2a09      	cmp	r2, #9
 800500c:	d9f4      	bls.n	8004ff8 <rt_vsnprintf+0x3ec>
 800500e:	461c      	mov	r4, r3
 8005010:	e63f      	b.n	8004c92 <rt_vsnprintf+0x86>
        if ((*format == 'g')||(*format == 'G')) flags |= FLAGS_ADAPT_EXP;
 8005012:	f000 03df 	and.w	r3, r0, #223	; 0xdf
 8005016:	2b47      	cmp	r3, #71	; 0x47
        if ((*format == 'E')||(*format == 'G')) flags |= FLAGS_UPPERCASE;
 8005018:	bf04      	itt	eq
 800501a:	f000 00fd 	andeq.w	r0, r0, #253	; 0xfd
        if ((*format == 'g')||(*format == 'G')) flags |= FLAGS_ADAPT_EXP;
 800501e:	f441 6100 	orreq.w	r1, r1, #2048	; 0x800
        if ((*format == 'E')||(*format == 'G')) flags |= FLAGS_UPPERCASE;
 8005022:	2845      	cmp	r0, #69	; 0x45
 8005024:	bf08      	it	eq
 8005026:	f041 0120 	orreq.w	r1, r1, #32
        idx = print_floating_point(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags, PRINTF_PREFER_EXPONENTIAL);
 800502a:	f10a 0a07 	add.w	sl, sl, #7
 800502e:	462a      	mov	r2, r5
 8005030:	2301      	movs	r3, #1
 8005032:	e9cd 6103 	strd	r6, r1, [sp, #12]
 8005036:	9702      	str	r7, [sp, #8]
 8005038:	f02a 0a07 	bic.w	sl, sl, #7
        format++;
 800503c:	3401      	adds	r4, #1
 800503e:	e748      	b.n	8004ed2 <rt_vsnprintf+0x2c6>
        precision = precision_ > 0 ? (unsigned int)precision_ : 0U;
 8005040:	f85a 7b04 	ldr.w	r7, [sl], #4
    switch (*format) {
 8005044:	78a0      	ldrb	r0, [r4, #2]
        precision = precision_ > 0 ? (unsigned int)precision_ : 0U;
 8005046:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
        format++;
 800504a:	3402      	adds	r4, #2
 800504c:	e621      	b.n	8004c92 <rt_vsnprintf+0x86>
          idx = out_rev_(out, buffer, idx, maxlen, ")llun(", 6, width, flags);
 800504e:	4b88      	ldr	r3, [pc, #544]	; (8005270 <rt_vsnprintf+0x664>)
 8005050:	462a      	mov	r2, r5
 8005052:	9300      	str	r3, [sp, #0]
 8005054:	2306      	movs	r3, #6
 8005056:	e9cd 6102 	strd	r6, r1, [sp, #8]
 800505a:	9301      	str	r3, [sp, #4]
 800505c:	4641      	mov	r1, r8
 800505e:	464b      	mov	r3, r9
 8005060:	4658      	mov	r0, fp
 8005062:	f7fe fe5b 	bl	8003d1c <out_rev_>
 8005066:	4605      	mov	r5, r0
        const char* p = va_arg(va, char*);
 8005068:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
        format++;
 800506c:	3401      	adds	r4, #1
        break;
 800506e:	e5e9      	b.n	8004c44 <rt_vsnprintf+0x38>
          base = BASE_HEX;
 8005070:	2210      	movs	r2, #16
          flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 8005072:	f021 030c 	bic.w	r3, r1, #12
        if (flags & FLAGS_PRECISION) {
 8005076:	0549      	lsls	r1, r1, #21
 8005078:	d501      	bpl.n	800507e <rt_vsnprintf+0x472>
          flags &= ~FLAGS_ZEROPAD;
 800507a:	f023 0301 	bic.w	r3, r3, #1
        if ((*format == 'i') || (*format == 'd')) {
 800507e:	2869      	cmp	r0, #105	; 0x69
 8005080:	f43f aede 	beq.w	8004e40 <rt_vsnprintf+0x234>
 8005084:	2864      	cmp	r0, #100	; 0x64
 8005086:	f43f aedb 	beq.w	8004e40 <rt_vsnprintf+0x234>
          if (flags & FLAGS_LONG_LONG) {
 800508a:	f413 7c00 	ands.w	ip, r3, #512	; 0x200
 800508e:	f040 80b9 	bne.w	8005204 <rt_vsnprintf+0x5f8>
          else if (flags & FLAGS_LONG) {
 8005092:	05d9      	lsls	r1, r3, #23
 8005094:	f100 80cf 	bmi.w	8005236 <rt_vsnprintf+0x62a>
            const unsigned int value = (flags & FLAGS_CHAR) ? (unsigned char)va_arg(va, unsigned int) : (flags & FLAGS_SHORT) ? (unsigned short int)va_arg(va, unsigned int) : va_arg(va, unsigned int);
 8005098:	0658      	lsls	r0, r3, #25
 800509a:	f85a 1b04 	ldr.w	r1, [sl], #4
 800509e:	f100 8087 	bmi.w	80051b0 <rt_vsnprintf+0x5a4>
 80050a2:	0618      	lsls	r0, r3, #24
 80050a4:	bf48      	it	mi
 80050a6:	b289      	uxthmi	r1, r1
            idx = print_integer(out, buffer, idx, maxlen, (printf_unsigned_value_t) value, false, base, precision, width, flags);
 80050a8:	e9cd 2703 	strd	r2, r7, [sp, #12]
 80050ac:	462a      	mov	r2, r5
 80050ae:	2500      	movs	r5, #0
 80050b0:	e9cd 6305 	strd	r6, r3, [sp, #20]
 80050b4:	e9cd 5501 	strd	r5, r5, [sp, #4]
 80050b8:	9100      	str	r1, [sp, #0]
 80050ba:	464b      	mov	r3, r9
 80050bc:	4641      	mov	r1, r8
 80050be:	4658      	mov	r0, fp
 80050c0:	f7fe fe70 	bl	8003da4 <print_integer>
 80050c4:	4605      	mov	r5, r0
        format++;
 80050c6:	e6da      	b.n	8004e7e <rt_vsnprintf+0x272>
          out_rev_(out, buffer, idx, maxlen, ")lin(", 5, width, flags) :
 80050c8:	4b6a      	ldr	r3, [pc, #424]	; (8005274 <rt_vsnprintf+0x668>)
 80050ca:	200a      	movs	r0, #10
 80050cc:	9300      	str	r3, [sp, #0]
 80050ce:	2305      	movs	r3, #5
 80050d0:	462a      	mov	r2, r5
 80050d2:	e9cd 3001 	strd	r3, r0, [sp, #4]
 80050d6:	9103      	str	r1, [sp, #12]
 80050d8:	464b      	mov	r3, r9
 80050da:	4641      	mov	r1, r8
 80050dc:	4658      	mov	r0, fp
 80050de:	f7fe fe1d 	bl	8003d1c <out_rev_>
 80050e2:	4605      	mov	r5, r0
 80050e4:	e6cb      	b.n	8004e7e <rt_vsnprintf+0x272>
          if (flags & FLAGS_LEFT) {
 80050e6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80050e8:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d0bc      	beq.n	8005068 <rt_vsnprintf+0x45c>
            while (l++ < width) {
 80050ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80050f0:	462f      	mov	r7, r5
 80050f2:	429e      	cmp	r6, r3
 80050f4:	d9b8      	bls.n	8005068 <rt_vsnprintf+0x45c>
 80050f6:	1970      	adds	r0, r6, r5
 80050f8:	1ac5      	subs	r5, r0, r3
              out(' ', buffer, idx++, maxlen);
 80050fa:	463a      	mov	r2, r7
 80050fc:	464b      	mov	r3, r9
 80050fe:	4641      	mov	r1, r8
 8005100:	2020      	movs	r0, #32
 8005102:	3701      	adds	r7, #1
 8005104:	47d8      	blx	fp
            while (l++ < width) {
 8005106:	42af      	cmp	r7, r5
 8005108:	d1f7      	bne.n	80050fa <rt_vsnprintf+0x4ee>
 800510a:	e7ad      	b.n	8005068 <rt_vsnprintf+0x45c>
    switch (*format) {
 800510c:	78a0      	ldrb	r0, [r4, #2]
          flags |= FLAGS_CHAR;
 800510e:	f041 01c0 	orr.w	r1, r1, #192	; 0xc0
          format++;
 8005112:	3402      	adds	r4, #2
 8005114:	e5da      	b.n	8004ccc <rt_vsnprintf+0xc0>
    switch (*format) {
 8005116:	78a0      	ldrb	r0, [r4, #2]
          flags |= FLAGS_LONG_LONG;
 8005118:	f441 7140 	orr.w	r1, r1, #768	; 0x300
          format++;
 800511c:	3402      	adds	r4, #2
 800511e:	e5d5      	b.n	8004ccc <rt_vsnprintf+0xc0>
  while (*format)
 8005120:	4604      	mov	r4, r0
 8005122:	4605      	mov	r5, r0
 8005124:	e63f      	b.n	8004da6 <rt_vsnprintf+0x19a>
          flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 8005126:	f021 030c 	bic.w	r3, r1, #12
        if (flags & FLAGS_PRECISION) {
 800512a:	0549      	lsls	r1, r1, #21
          base = BASE_HEX;
 800512c:	f04f 0210 	mov.w	r2, #16
          flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 8005130:	f043 0320 	orr.w	r3, r3, #32
        if (flags & FLAGS_PRECISION) {
 8005134:	d4a1      	bmi.n	800507a <rt_vsnprintf+0x46e>
 8005136:	e7a8      	b.n	800508a <rt_vsnprintf+0x47e>
  for (s = str; *s && maxsize--; ++s);
 8005138:	2800      	cmp	r0, #0
 800513a:	f000 8097 	beq.w	800526c <rt_vsnprintf+0x660>
 800513e:	1e7b      	subs	r3, r7, #1
 8005140:	e719      	b.n	8004f76 <rt_vsnprintf+0x36a>
          while (l++ < width) {
 8005142:	2e01      	cmp	r6, #1
 8005144:	f240 8089 	bls.w	800525a <rt_vsnprintf+0x64e>
 8005148:	1e6b      	subs	r3, r5, #1
 800514a:	441e      	add	r6, r3
            out(' ', buffer, idx++, maxlen);
 800514c:	462a      	mov	r2, r5
 800514e:	464b      	mov	r3, r9
 8005150:	4641      	mov	r1, r8
 8005152:	2020      	movs	r0, #32
 8005154:	3501      	adds	r5, #1
 8005156:	47d8      	blx	fp
          while (l++ < width) {
 8005158:	42b5      	cmp	r5, r6
 800515a:	d1f7      	bne.n	800514c <rt_vsnprintf+0x540>
        out((char)va_arg(va, int), buffer, idx++, maxlen);
 800515c:	f85a 0b04 	ldr.w	r0, [sl], #4
 8005160:	464b      	mov	r3, r9
 8005162:	4632      	mov	r2, r6
 8005164:	4641      	mov	r1, r8
 8005166:	b2c0      	uxtb	r0, r0
 8005168:	1c75      	adds	r5, r6, #1
 800516a:	47d8      	blx	fp
        if (flags & FLAGS_LEFT) {
 800516c:	e687      	b.n	8004e7e <rt_vsnprintf+0x272>
          base =  BASE_OCTAL;
 800516e:	2208      	movs	r2, #8
          format++;
 8005170:	460b      	mov	r3, r1
        if ((*format != 'i') && (*format != 'd')) {
 8005172:	2864      	cmp	r0, #100	; 0x64
 8005174:	bf18      	it	ne
 8005176:	4619      	movne	r1, r3
 8005178:	f47f af7b 	bne.w	8005072 <rt_vsnprintf+0x466>
        if (flags & FLAGS_PRECISION) {
 800517c:	0559      	lsls	r1, r3, #21
 800517e:	f53f af7c 	bmi.w	800507a <rt_vsnprintf+0x46e>
 8005182:	e65d      	b.n	8004e40 <rt_vsnprintf+0x234>
            const long long value = va_arg(va, long long);
 8005184:	f10a 0a07 	add.w	sl, sl, #7
 8005188:	f02a 0a07 	bic.w	sl, sl, #7
 800518c:	f8da 1004 	ldr.w	r1, [sl, #4]
 8005190:	f85a 0b08 	ldr.w	r0, [sl], #8
            idx = print_integer(out, buffer, idx, maxlen, ABS_FOR_PRINTING(value), value < 0, base, precision, width, flags);
 8005194:	ea4f 7cd1 	mov.w	ip, r1, lsr #31
 8005198:	2900      	cmp	r1, #0
 800519a:	e9cd 6305 	strd	r6, r3, [sp, #20]
 800519e:	e9cd 2703 	strd	r2, r7, [sp, #12]
 80051a2:	f8cd c008 	str.w	ip, [sp, #8]
 80051a6:	db09      	blt.n	80051bc <rt_vsnprintf+0x5b0>
            idx = print_integer(out, buffer, idx, maxlen, ABS_FOR_PRINTING(value), value < 0, base, precision, width, flags);
 80051a8:	462a      	mov	r2, r5
            idx = print_integer(out, buffer, idx, maxlen, ABS_FOR_PRINTING(value), value < 0, base, precision, width, flags);
 80051aa:	e9cd 0100 	strd	r0, r1, [sp]
 80051ae:	e660      	b.n	8004e72 <rt_vsnprintf+0x266>
 80051b0:	b2c9      	uxtb	r1, r1
 80051b2:	e779      	b.n	80050a8 <rt_vsnprintf+0x49c>
            const int value = (flags & FLAGS_CHAR) ? (signed char)va_arg(va, int) : (flags & FLAGS_SHORT) ? (short int)va_arg(va, int) : va_arg(va, int);
 80051b4:	0618      	lsls	r0, r3, #24
 80051b6:	bf48      	it	mi
 80051b8:	b209      	sxthmi	r1, r1
 80051ba:	e64c      	b.n	8004e56 <rt_vsnprintf+0x24a>
            idx = print_integer(out, buffer, idx, maxlen, ABS_FOR_PRINTING(value), value < 0, base, precision, width, flags);
 80051bc:	4243      	negs	r3, r0
 80051be:	4618      	mov	r0, r3
 80051c0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80051c4:	e7f0      	b.n	80051a8 <rt_vsnprintf+0x59c>
            while (l++ < width) {
 80051c6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80051c8:	4296      	cmp	r6, r2
 80051ca:	f102 0301 	add.w	r3, r2, #1
 80051ce:	d948      	bls.n	8005262 <rt_vsnprintf+0x656>
 80051d0:	eb06 0a05 	add.w	sl, r6, r5
 80051d4:	ebaa 0a02 	sub.w	sl, sl, r2
              out(' ', buffer, idx++, maxlen);
 80051d8:	462a      	mov	r2, r5
 80051da:	464b      	mov	r3, r9
 80051dc:	4641      	mov	r1, r8
 80051de:	2020      	movs	r0, #32
 80051e0:	3501      	adds	r5, #1
 80051e2:	47d8      	blx	fp
            while (l++ < width) {
 80051e4:	4555      	cmp	r5, sl
 80051e6:	d1f7      	bne.n	80051d8 <rt_vsnprintf+0x5cc>
 80051e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80051ea:	7818      	ldrb	r0, [r3, #0]
 80051ec:	1c73      	adds	r3, r6, #1
 80051ee:	930b      	str	r3, [sp, #44]	; 0x2c
          while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 80051f0:	2800      	cmp	r0, #0
 80051f2:	f47f aee1 	bne.w	8004fb8 <rt_vsnprintf+0x3ac>
 80051f6:	e737      	b.n	8005068 <rt_vsnprintf+0x45c>
            idx = print_integer(out, buffer, idx, maxlen, ABS_FOR_PRINTING(value), value < 0, base, precision, width, flags);
 80051f8:	17c8      	asrs	r0, r1, #31
 80051fa:	f1d1 0c00 	rsbs	ip, r1, #0
 80051fe:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8005202:	e62d      	b.n	8004e60 <rt_vsnprintf+0x254>
            idx = print_integer(out, buffer, idx, maxlen, (printf_unsigned_value_t) va_arg(va, unsigned long long), false, base, precision, width, flags);
 8005204:	e9cd 6305 	strd	r6, r3, [sp, #20]
 8005208:	2300      	movs	r3, #0
 800520a:	e9cd 2703 	strd	r2, r7, [sp, #12]
 800520e:	f10a 0a07 	add.w	sl, sl, #7
 8005212:	9302      	str	r3, [sp, #8]
 8005214:	f02a 0a07 	bic.w	sl, sl, #7
 8005218:	462a      	mov	r2, r5
 800521a:	e8fa 6702 	ldrd	r6, r7, [sl], #8
 800521e:	464b      	mov	r3, r9
 8005220:	4641      	mov	r1, r8
 8005222:	4658      	mov	r0, fp
 8005224:	e9cd 6700 	strd	r6, r7, [sp]
 8005228:	f7fe fdbc 	bl	8003da4 <print_integer>
 800522c:	4605      	mov	r5, r0
 800522e:	e626      	b.n	8004e7e <rt_vsnprintf+0x272>
          base =  BASE_BINARY;
 8005230:	2202      	movs	r2, #2
          format++;
 8005232:	460b      	mov	r3, r1
 8005234:	e79d      	b.n	8005172 <rt_vsnprintf+0x566>
            idx = print_integer(out, buffer, idx, maxlen, (printf_unsigned_value_t) va_arg(va, unsigned long), false, base, precision, width, flags);
 8005236:	e9cd 6305 	strd	r6, r3, [sp, #20]
 800523a:	e9cd 2703 	strd	r2, r7, [sp, #12]
 800523e:	f8cd c008 	str.w	ip, [sp, #8]
 8005242:	462a      	mov	r2, r5
 8005244:	f85a 5b04 	ldr.w	r5, [sl], #4
 8005248:	464b      	mov	r3, r9
 800524a:	e9cd 5c00 	strd	r5, ip, [sp]
 800524e:	4641      	mov	r1, r8
 8005250:	4658      	mov	r0, fp
 8005252:	f7fe fda7 	bl	8003da4 <print_integer>
 8005256:	4605      	mov	r5, r0
 8005258:	e611      	b.n	8004e7e <rt_vsnprintf+0x272>
          while (l++ < width) {
 800525a:	462e      	mov	r6, r5
 800525c:	e77e      	b.n	800515c <rt_vsnprintf+0x550>
  for (s = str; *s && maxsize--; ++s);
 800525e:	970b      	str	r7, [sp, #44]	; 0x2c
 8005260:	e699      	b.n	8004f96 <rt_vsnprintf+0x38a>
            while (l++ < width) {
 8005262:	930b      	str	r3, [sp, #44]	; 0x2c
          while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 8005264:	2800      	cmp	r0, #0
 8005266:	f47f aea7 	bne.w	8004fb8 <rt_vsnprintf+0x3ac>
 800526a:	e6fd      	b.n	8005068 <rt_vsnprintf+0x45c>
  for (s = str; *s && maxsize--; ++s);
 800526c:	900b      	str	r0, [sp, #44]	; 0x2c
 800526e:	e692      	b.n	8004f96 <rt_vsnprintf+0x38a>
 8005270:	08019774 	.word	0x08019774
 8005274:	0801977c 	.word	0x0801977c

08005278 <LCD_WritePara.isra.0>:
    LCD_SetCmdLine();
    return SPI_WriteDatas(&cmd, 1);
}

/* SPI LCD1,LCD_WriteCmd,LCD_WritePara */
static int LCD_WritePara(uint8_t data)
 8005278:	4603      	mov	r3, r0
 800527a:	b510      	push	{r4, lr}
    HAL_GPIO_WritePin(GPIOD,RS_Pin,GPIO_PIN_SET);
 800527c:	4c0f      	ldr	r4, [pc, #60]	; (80052bc <LCD_WritePara.isra.0+0x44>)
static int LCD_WritePara(uint8_t data)
 800527e:	b082      	sub	sp, #8
    HAL_GPIO_WritePin(GPIOD,RS_Pin,GPIO_PIN_SET);
 8005280:	4620      	mov	r0, r4
 8005282:	2201      	movs	r2, #1
 8005284:	f44f 5180 	mov.w	r1, #4096	; 0x1000
static int LCD_WritePara(uint8_t data)
 8005288:	f88d 3007 	strb.w	r3, [sp, #7]
    HAL_GPIO_WritePin(GPIOD,RS_Pin,GPIO_PIN_SET);
 800528c:	f001 f8a2 	bl	80063d4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SPI_CS_GPIO_Port,SPI_CS_Pin,GPIO_PIN_RESET);
 8005290:	4620      	mov	r0, r4
 8005292:	2200      	movs	r2, #0
 8005294:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005298:	f001 f89c 	bl	80063d4 <HAL_GPIO_WritePin>
    err = HAL_SPI_Transmit(&hspi2,TxData,size,1000);
 800529c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80052a0:	f10d 0107 	add.w	r1, sp, #7
 80052a4:	2201      	movs	r2, #1
 80052a6:	4806      	ldr	r0, [pc, #24]	; (80052c0 <LCD_WritePara.isra.0+0x48>)
 80052a8:	f006 fe14 	bl	800bed4 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SPI_CS_GPIO_Port,SPI_CS_Pin,GPIO_PIN_SET);
 80052ac:	2201      	movs	r2, #1
 80052ae:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80052b2:	4620      	mov	r0, r4
 80052b4:	f001 f88e 	bl	80063d4 <HAL_GPIO_WritePin>
{
    LCD_SetDataLine();
    return SPI_WriteDatas(&data, 1);
}
 80052b8:	b002      	add	sp, #8
 80052ba:	bd10      	pop	{r4, pc}
 80052bc:	42020c00 	.word	0x42020c00
 80052c0:	2000503c 	.word	0x2000503c

080052c4 <LCD_WriteCmd.isra.0>:
static int LCD_WriteCmd(uint8_t cmd)
 80052c4:	4603      	mov	r3, r0
 80052c6:	b510      	push	{r4, lr}
    HAL_GPIO_WritePin(GPIOD,RS_Pin,GPIO_PIN_RESET);
 80052c8:	4c0f      	ldr	r4, [pc, #60]	; (8005308 <LCD_WriteCmd.isra.0+0x44>)
static int LCD_WriteCmd(uint8_t cmd)
 80052ca:	b082      	sub	sp, #8
    HAL_GPIO_WritePin(GPIOD,RS_Pin,GPIO_PIN_RESET);
 80052cc:	4620      	mov	r0, r4
 80052ce:	2200      	movs	r2, #0
 80052d0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
static int LCD_WriteCmd(uint8_t cmd)
 80052d4:	f88d 3007 	strb.w	r3, [sp, #7]
    HAL_GPIO_WritePin(GPIOD,RS_Pin,GPIO_PIN_RESET);
 80052d8:	f001 f87c 	bl	80063d4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SPI_CS_GPIO_Port,SPI_CS_Pin,GPIO_PIN_RESET);
 80052dc:	4620      	mov	r0, r4
 80052de:	2200      	movs	r2, #0
 80052e0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80052e4:	f001 f876 	bl	80063d4 <HAL_GPIO_WritePin>
    err = HAL_SPI_Transmit(&hspi2,TxData,size,1000);
 80052e8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80052ec:	f10d 0107 	add.w	r1, sp, #7
 80052f0:	2201      	movs	r2, #1
 80052f2:	4806      	ldr	r0, [pc, #24]	; (800530c <LCD_WriteCmd.isra.0+0x48>)
 80052f4:	f006 fdee 	bl	800bed4 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SPI_CS_GPIO_Port,SPI_CS_Pin,GPIO_PIN_SET);
 80052f8:	2201      	movs	r2, #1
 80052fa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80052fe:	4620      	mov	r0, r4
 8005300:	f001 f868 	bl	80063d4 <HAL_GPIO_WritePin>
}
 8005304:	b002      	add	sp, #8
 8005306:	bd10      	pop	{r4, pc}
 8005308:	42020c00 	.word	0x42020c00
 800530c:	2000503c 	.word	0x2000503c

08005310 <LCD_SetDataLine>:
    HAL_GPIO_WritePin(GPIOD,RS_Pin,GPIO_PIN_SET);
 8005310:	2201      	movs	r2, #1
 8005312:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005316:	4801      	ldr	r0, [pc, #4]	; (800531c <LCD_SetDataLine+0xc>)
 8005318:	f001 b85c 	b.w	80063d4 <HAL_GPIO_WritePin>
 800531c:	42020c00 	.word	0x42020c00

08005320 <LCD_WriteDatas>:
 *                   
 * -----------------------------------------------
 * 2024/02/01        V1.0            
 ***********************************************************************/
int LCD_WriteDatas(uint8_t *datas, uint32_t count)
{
 8005320:	b570      	push	{r4, r5, r6, lr}
 8005322:	4605      	mov	r5, r0
 8005324:	460c      	mov	r4, r1
    HAL_GPIO_WritePin(SPI_CS_GPIO_Port,SPI_CS_Pin,GPIO_PIN_RESET);
 8005326:	4e0b      	ldr	r6, [pc, #44]	; (8005354 <LCD_WriteDatas+0x34>)
 8005328:	2200      	movs	r2, #0
 800532a:	4630      	mov	r0, r6
 800532c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005330:	f001 f850 	bl	80063d4 <HAL_GPIO_WritePin>
    err = HAL_SPI_Transmit(&hspi2,TxData,size,1000);
 8005334:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005338:	4629      	mov	r1, r5
 800533a:	b2a2      	uxth	r2, r4
 800533c:	4806      	ldr	r0, [pc, #24]	; (8005358 <LCD_WriteDatas+0x38>)
 800533e:	f006 fdc9 	bl	800bed4 <HAL_SPI_Transmit>
 8005342:	4604      	mov	r4, r0
    HAL_GPIO_WritePin(SPI_CS_GPIO_Port,SPI_CS_Pin,GPIO_PIN_SET);
 8005344:	2201      	movs	r2, #1
 8005346:	4630      	mov	r0, r6
 8005348:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800534c:	f001 f842 	bl	80063d4 <HAL_GPIO_WritePin>
    //HAL_GPIO_WritePin(GPIOD,RS_Pin,GPIO_PIN_SET);  /* RS */
    return SPI_WriteDatas(datas, count);
}
 8005350:	4260      	negs	r0, r4
 8005352:	bd70      	pop	{r4, r5, r6, pc}
 8005354:	42020c00 	.word	0x42020c00
 8005358:	2000503c 	.word	0x2000503c

0800535c <LCD_Init>:
 *                   
 * -----------------------------------------------
 * 2024/02/01        V1.0            
 ***********************************************************************/
void LCD_Init(lcd_display_rotation_t rotation)
{       
 800535c:	b510      	push	{r4, lr}
    HAL_GPIO_WritePin(RESET_GPIO_Port,RESET_Pin,GPIO_PIN_RESET);
 800535e:	2200      	movs	r2, #0
 8005360:	2110      	movs	r1, #16
{       
 8005362:	4604      	mov	r4, r0
    HAL_GPIO_WritePin(RESET_GPIO_Port,RESET_Pin,GPIO_PIN_RESET);
 8005364:	4893      	ldr	r0, [pc, #588]	; (80055b4 <LCD_Init+0x258>)
 8005366:	f001 f835 	bl	80063d4 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 800536a:	2064      	movs	r0, #100	; 0x64
 800536c:	f000 fa72 	bl	8005854 <HAL_Delay>
    HAL_GPIO_WritePin(RESET_GPIO_Port,RESET_Pin,GPIO_PIN_SET);
 8005370:	2201      	movs	r2, #1
 8005372:	2110      	movs	r1, #16
 8005374:	488f      	ldr	r0, [pc, #572]	; (80055b4 <LCD_Init+0x258>)
 8005376:	f001 f82d 	bl	80063d4 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 800537a:	2064      	movs	r0, #100	; 0x64
 800537c:	f000 fa6a 	bl	8005854 <HAL_Delay>
        HAL_GPIO_WritePin(PWM_GPIO_Port,PWM_Pin,GPIO_PIN_SET);
 8005380:	2201      	movs	r2, #1
 8005382:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005386:	488b      	ldr	r0, [pc, #556]	; (80055b4 <LCD_Init+0x258>)
 8005388:	f001 f824 	bl	80063d4 <HAL_GPIO_WritePin>
    LCD_Reset();    
    LCD_BackLightControl(1);
    
#if 1   
    // Positive Gamma Control
    LCD_WriteCmd( 0xe0);
 800538c:	20e0      	movs	r0, #224	; 0xe0
 800538e:	f7ff ff99 	bl	80052c4 <LCD_WriteCmd.isra.0>
    LCD_WritePara(0xf0);
 8005392:	20f0      	movs	r0, #240	; 0xf0
 8005394:	f7ff ff70 	bl	8005278 <LCD_WritePara.isra.0>
    LCD_WritePara(0x3e);
 8005398:	203e      	movs	r0, #62	; 0x3e
 800539a:	f7ff ff6d 	bl	8005278 <LCD_WritePara.isra.0>
    LCD_WritePara(0x30);
 800539e:	2030      	movs	r0, #48	; 0x30
 80053a0:	f7ff ff6a 	bl	8005278 <LCD_WritePara.isra.0>
    LCD_WritePara(0x06);
 80053a4:	2006      	movs	r0, #6
 80053a6:	f7ff ff67 	bl	8005278 <LCD_WritePara.isra.0>
    LCD_WritePara(0x0a);
 80053aa:	200a      	movs	r0, #10
 80053ac:	f7ff ff64 	bl	8005278 <LCD_WritePara.isra.0>
    LCD_WritePara(0x03);
 80053b0:	2003      	movs	r0, #3
 80053b2:	f7ff ff61 	bl	8005278 <LCD_WritePara.isra.0>
    LCD_WritePara(0x4d);
 80053b6:	204d      	movs	r0, #77	; 0x4d
 80053b8:	f7ff ff5e 	bl	8005278 <LCD_WritePara.isra.0>
    LCD_WritePara(0x56);
 80053bc:	2056      	movs	r0, #86	; 0x56
 80053be:	f7ff ff5b 	bl	8005278 <LCD_WritePara.isra.0>
    LCD_WritePara(0x3a);
 80053c2:	203a      	movs	r0, #58	; 0x3a
 80053c4:	f7ff ff58 	bl	8005278 <LCD_WritePara.isra.0>
    LCD_WritePara(0x06);
 80053c8:	2006      	movs	r0, #6
 80053ca:	f7ff ff55 	bl	8005278 <LCD_WritePara.isra.0>
    LCD_WritePara(0x0f);
 80053ce:	200f      	movs	r0, #15
 80053d0:	f7ff ff52 	bl	8005278 <LCD_WritePara.isra.0>
    LCD_WritePara(0x04);
 80053d4:	2004      	movs	r0, #4
 80053d6:	f7ff ff4f 	bl	8005278 <LCD_WritePara.isra.0>
    LCD_WritePara(0x18);
 80053da:	2018      	movs	r0, #24
 80053dc:	f7ff ff4c 	bl	8005278 <LCD_WritePara.isra.0>
    LCD_WritePara(0x13);
 80053e0:	2013      	movs	r0, #19
 80053e2:	f7ff ff49 	bl	8005278 <LCD_WritePara.isra.0>
    LCD_WritePara(0x00);
 80053e6:	2000      	movs	r0, #0
 80053e8:	f7ff ff46 	bl	8005278 <LCD_WritePara.isra.0>

    // Negative Gamma Control
    LCD_WriteCmd(0xe1);
 80053ec:	20e1      	movs	r0, #225	; 0xe1
 80053ee:	f7ff ff69 	bl	80052c4 <LCD_WriteCmd.isra.0>
    LCD_WritePara(0x0f);
 80053f2:	200f      	movs	r0, #15
 80053f4:	f7ff ff40 	bl	8005278 <LCD_WritePara.isra.0>
    LCD_WritePara(0x37);
 80053f8:	2037      	movs	r0, #55	; 0x37
 80053fa:	f7ff ff3d 	bl	8005278 <LCD_WritePara.isra.0>
    LCD_WritePara(0x31);
 80053fe:	2031      	movs	r0, #49	; 0x31
 8005400:	f7ff ff3a 	bl	8005278 <LCD_WritePara.isra.0>
    LCD_WritePara(0x0b);
 8005404:	200b      	movs	r0, #11
 8005406:	f7ff ff37 	bl	8005278 <LCD_WritePara.isra.0>
    LCD_WritePara(0x0d);
 800540a:	200d      	movs	r0, #13
 800540c:	f7ff ff34 	bl	8005278 <LCD_WritePara.isra.0>
    LCD_WritePara(0x06);
 8005410:	2006      	movs	r0, #6
 8005412:	f7ff ff31 	bl	8005278 <LCD_WritePara.isra.0>
    LCD_WritePara(0x4d);
 8005416:	204d      	movs	r0, #77	; 0x4d
 8005418:	f7ff ff2e 	bl	8005278 <LCD_WritePara.isra.0>
    LCD_WritePara(0x34);
 800541c:	2034      	movs	r0, #52	; 0x34
 800541e:	f7ff ff2b 	bl	8005278 <LCD_WritePara.isra.0>
    LCD_WritePara(0x38);
 8005422:	2038      	movs	r0, #56	; 0x38
 8005424:	f7ff ff28 	bl	8005278 <LCD_WritePara.isra.0>
    LCD_WritePara(0x06);
 8005428:	2006      	movs	r0, #6
 800542a:	f7ff ff25 	bl	8005278 <LCD_WritePara.isra.0>
    LCD_WritePara(0x11);
 800542e:	2011      	movs	r0, #17
 8005430:	f7ff ff22 	bl	8005278 <LCD_WritePara.isra.0>
    LCD_WritePara(0x01);
 8005434:	2001      	movs	r0, #1
 8005436:	f7ff ff1f 	bl	8005278 <LCD_WritePara.isra.0>
    LCD_WritePara(0x18);
 800543a:	2018      	movs	r0, #24
 800543c:	f7ff ff1c 	bl	8005278 <LCD_WritePara.isra.0>
    LCD_WritePara(0x13);
 8005440:	2013      	movs	r0, #19
 8005442:	f7ff ff19 	bl	8005278 <LCD_WritePara.isra.0>
    LCD_WritePara(0x00);
 8005446:	2000      	movs	r0, #0
 8005448:	f7ff ff16 	bl	8005278 <LCD_WritePara.isra.0>
    
    // Power Control 1
    LCD_WriteCmd(0xc0);
 800544c:	20c0      	movs	r0, #192	; 0xc0
 800544e:	f7ff ff39 	bl	80052c4 <LCD_WriteCmd.isra.0>
    LCD_WritePara(0x18);
 8005452:	2018      	movs	r0, #24
 8005454:	f7ff ff10 	bl	8005278 <LCD_WritePara.isra.0>
    LCD_WritePara(0x17);
 8005458:	2017      	movs	r0, #23
 800545a:	f7ff ff0d 	bl	8005278 <LCD_WritePara.isra.0>

    // Power Control 2
    LCD_WriteCmd(0xc1);
 800545e:	20c1      	movs	r0, #193	; 0xc1
 8005460:	f7ff ff30 	bl	80052c4 <LCD_WriteCmd.isra.0>
    LCD_WritePara(0x41);
 8005464:	2041      	movs	r0, #65	; 0x41
 8005466:	f7ff ff07 	bl	8005278 <LCD_WritePara.isra.0>

    // Power Control 3
    LCD_WriteCmd(0xc5);
 800546a:	20c5      	movs	r0, #197	; 0xc5
 800546c:	f7ff ff2a 	bl	80052c4 <LCD_WriteCmd.isra.0>
    LCD_WritePara(0x00);
 8005470:	2000      	movs	r0, #0
 8005472:	f7ff ff01 	bl	8005278 <LCD_WritePara.isra.0>

    // VCOM Control
    LCD_WriteCmd(0x1a);
 8005476:	201a      	movs	r0, #26
 8005478:	f7ff ff24 	bl	80052c4 <LCD_WriteCmd.isra.0>
    LCD_WritePara(0x80);
 800547c:	2080      	movs	r0, #128	; 0x80
 800547e:	f7ff fefb 	bl	8005278 <LCD_WritePara.isra.0>

    // Memory Access Control
    LCD_WriteCmd(0x36);
 8005482:	2036      	movs	r0, #54	; 0x36
 8005484:	f7ff ff1e 	bl	80052c4 <LCD_WriteCmd.isra.0>
    LCD_WritePara(0x48);
 8005488:	2048      	movs	r0, #72	; 0x48
 800548a:	f7ff fef5 	bl	8005278 <LCD_WritePara.isra.0>

    // Pixel Interface Format
    LCD_WriteCmd(0x3a);
 800548e:	203a      	movs	r0, #58	; 0x3a
 8005490:	f7ff ff18 	bl	80052c4 <LCD_WriteCmd.isra.0>
    LCD_WritePara(0x55);
 8005494:	2055      	movs	r0, #85	; 0x55
 8005496:	f7ff feef 	bl	8005278 <LCD_WritePara.isra.0>

    // Interface Mode Control
    LCD_WriteCmd(0xb0);
 800549a:	20b0      	movs	r0, #176	; 0xb0
 800549c:	f7ff ff12 	bl	80052c4 <LCD_WriteCmd.isra.0>
    LCD_WritePara(0x00);
 80054a0:	2000      	movs	r0, #0
 80054a2:	f7ff fee9 	bl	8005278 <LCD_WritePara.isra.0>

    // Frame Rate Control
    LCD_WriteCmd(0xb1);
 80054a6:	20b1      	movs	r0, #177	; 0xb1
 80054a8:	f7ff ff0c 	bl	80052c4 <LCD_WriteCmd.isra.0>
    LCD_WritePara(0xa0);
 80054ac:	20a0      	movs	r0, #160	; 0xa0
 80054ae:	f7ff fee3 	bl	8005278 <LCD_WritePara.isra.0>

    // Display Inversion Control
    LCD_WriteCmd(0xb4);
 80054b2:	20b4      	movs	r0, #180	; 0xb4
 80054b4:	f7ff ff06 	bl	80052c4 <LCD_WriteCmd.isra.0>
    LCD_WritePara(0x02);
 80054b8:	2002      	movs	r0, #2
 80054ba:	f7ff fedd 	bl	8005278 <LCD_WritePara.isra.0>

    // Display Function Control
    LCD_WriteCmd(0xb6);
 80054be:	20b6      	movs	r0, #182	; 0xb6
 80054c0:	f7ff ff00 	bl	80052c4 <LCD_WriteCmd.isra.0>
    LCD_WritePara(0x02);
 80054c4:	2002      	movs	r0, #2
 80054c6:	f7ff fed7 	bl	8005278 <LCD_WritePara.isra.0>
    LCD_WritePara(0x02);
 80054ca:	2002      	movs	r0, #2
 80054cc:	f7ff fed4 	bl	8005278 <LCD_WritePara.isra.0>

    // Set image function
    LCD_WriteCmd(0xe9);
 80054d0:	20e9      	movs	r0, #233	; 0xe9
 80054d2:	f7ff fef7 	bl	80052c4 <LCD_WriteCmd.isra.0>
    LCD_WritePara(0x00);
 80054d6:	2000      	movs	r0, #0
 80054d8:	f7ff fece 	bl	8005278 <LCD_WritePara.isra.0>

    //Adjust Control 3
    LCD_WriteCmd(0xf7);
 80054dc:	20f7      	movs	r0, #247	; 0xf7
 80054de:	f7ff fef1 	bl	80052c4 <LCD_WriteCmd.isra.0>
    LCD_WritePara(0xa9);
 80054e2:	20a9      	movs	r0, #169	; 0xa9
 80054e4:	f7ff fec8 	bl	8005278 <LCD_WritePara.isra.0>
    LCD_WritePara(0x51);
 80054e8:	2051      	movs	r0, #81	; 0x51
 80054ea:	f7ff fec5 	bl	8005278 <LCD_WritePara.isra.0>
    LCD_WritePara(0x2c);
 80054ee:	202c      	movs	r0, #44	; 0x2c
 80054f0:	f7ff fec2 	bl	8005278 <LCD_WritePara.isra.0>
    LCD_WritePara(0x82);
 80054f4:	2082      	movs	r0, #130	; 0x82
 80054f6:	f7ff febf 	bl	8005278 <LCD_WritePara.isra.0>

    // Write_memory_start
    LCD_WriteCmd(0x21);
 80054fa:	2021      	movs	r0, #33	; 0x21
 80054fc:	f7ff fee2 	bl	80052c4 <LCD_WriteCmd.isra.0>
    HAL_Delay(120);
 8005500:	2078      	movs	r0, #120	; 0x78
 8005502:	f000 f9a7 	bl	8005854 <HAL_Delay>
    //Exit Sleep
    LCD_WriteCmd(0x11);
 8005506:	2011      	movs	r0, #17
 8005508:	f7ff fedc 	bl	80052c4 <LCD_WriteCmd.isra.0>
    HAL_Delay(120);
 800550c:	2078      	movs	r0, #120	; 0x78
 800550e:	f000 f9a1 	bl	8005854 <HAL_Delay>

    switch (rotation)
 8005512:	2c02      	cmp	r4, #2
    {
        case LCD_DISPLAY_ROTATION_0:
            LCD_WriteCmd(0x36);
 8005514:	f04f 0036 	mov.w	r0, #54	; 0x36
    switch (rotation)
 8005518:	d036      	beq.n	8005588 <LCD_Init+0x22c>
 800551a:	2c03      	cmp	r4, #3
 800551c:	d046      	beq.n	80055ac <LCD_Init+0x250>
 800551e:	2c01      	cmp	r4, #1
 8005520:	d036      	beq.n	8005590 <LCD_Init+0x234>
            LCD_WriteCmd(0x36);
 8005522:	f7ff fecf 	bl	80052c4 <LCD_WriteCmd.isra.0>
            LCD_WritePara(0x48);
 8005526:	2048      	movs	r0, #72	; 0x48
            g_lcd_height = 320;
            g_lcd_width  = 480;
            break;
        case LCD_DISPLAY_ROTATION_180:
            LCD_WriteCmd(0x36);
            LCD_WritePara(0x88);
 8005528:	f7ff fea6 	bl	8005278 <LCD_WritePara.isra.0>
            g_lcd_height = 480;
 800552c:	f44f 70f0 	mov.w	r0, #480	; 0x1e0
            g_lcd_width  = 320;
 8005530:	f44f 72a0 	mov.w	r2, #320	; 0x140
            g_lcd_height = 480;
 8005534:	4920      	ldr	r1, [pc, #128]	; (80055b8 <LCD_Init+0x25c>)
            g_lcd_width  = 320;
 8005536:	4b21      	ldr	r3, [pc, #132]	; (80055bc <LCD_Init+0x260>)
            g_lcd_height = 480;
 8005538:	6008      	str	r0, [r1, #0]
            g_lcd_width  = 320;
 800553a:	601a      	str	r2, [r3, #0]
            g_lcd_width  = 320;
            break;
    }

    // set_screen_size
    LCD_WriteCmd(0x2a);
 800553c:	202a      	movs	r0, #42	; 0x2a
 800553e:	f7ff fec1 	bl	80052c4 <LCD_WriteCmd.isra.0>
    LCD_WritePara(0x00);
 8005542:	2000      	movs	r0, #0
 8005544:	f7ff fe98 	bl	8005278 <LCD_WritePara.isra.0>
    LCD_WritePara(0x00);
 8005548:	2000      	movs	r0, #0
 800554a:	f7ff fe95 	bl	8005278 <LCD_WritePara.isra.0>
    LCD_WritePara(0x01);
 800554e:	2001      	movs	r0, #1
 8005550:	f7ff fe92 	bl	8005278 <LCD_WritePara.isra.0>
    LCD_WritePara(0x3f);
 8005554:	203f      	movs	r0, #63	; 0x3f
 8005556:	f7ff fe8f 	bl	8005278 <LCD_WritePara.isra.0>

    LCD_WriteCmd(0x2b);
 800555a:	202b      	movs	r0, #43	; 0x2b
 800555c:	f7ff feb2 	bl	80052c4 <LCD_WriteCmd.isra.0>
    LCD_WritePara(0x00);
 8005560:	2000      	movs	r0, #0
 8005562:	f7ff fe89 	bl	8005278 <LCD_WritePara.isra.0>
    LCD_WritePara(0x00);
 8005566:	2000      	movs	r0, #0
 8005568:	f7ff fe86 	bl	8005278 <LCD_WritePara.isra.0>
    LCD_WritePara(0x01);
 800556c:	2001      	movs	r0, #1
 800556e:	f7ff fe83 	bl	8005278 <LCD_WritePara.isra.0>
    LCD_WritePara(0xdf);
 8005572:	20df      	movs	r0, #223	; 0xdf
 8005574:	f7ff fe80 	bl	8005278 <LCD_WritePara.isra.0>

    //Display on
    LCD_WriteCmd(0x29);
 8005578:	2029      	movs	r0, #41	; 0x29
 800557a:	f7ff fea3 	bl	80052c4 <LCD_WriteCmd.isra.0>
    LCD_WriteCmd(0x21);     

    LCD_WriteCmd(0x29);     
#endif  

}
 800557e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_Delay(120);
 8005582:	2078      	movs	r0, #120	; 0x78
 8005584:	f000 b966 	b.w	8005854 <HAL_Delay>
            LCD_WriteCmd(0x36);
 8005588:	f7ff fe9c 	bl	80052c4 <LCD_WriteCmd.isra.0>
            LCD_WritePara(0x88);
 800558c:	2088      	movs	r0, #136	; 0x88
 800558e:	e7cb      	b.n	8005528 <LCD_Init+0x1cc>
            LCD_WriteCmd(0x36);
 8005590:	f7ff fe98 	bl	80052c4 <LCD_WriteCmd.isra.0>
            LCD_WritePara(0xe8);
 8005594:	20e8      	movs	r0, #232	; 0xe8
            LCD_WritePara(0x28);
 8005596:	f7ff fe6f 	bl	8005278 <LCD_WritePara.isra.0>
            g_lcd_height = 320;
 800559a:	f44f 70a0 	mov.w	r0, #320	; 0x140
            g_lcd_width  = 480;
 800559e:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
            g_lcd_height = 320;
 80055a2:	4905      	ldr	r1, [pc, #20]	; (80055b8 <LCD_Init+0x25c>)
            g_lcd_width  = 480;
 80055a4:	4b05      	ldr	r3, [pc, #20]	; (80055bc <LCD_Init+0x260>)
            g_lcd_height = 320;
 80055a6:	6008      	str	r0, [r1, #0]
            g_lcd_width  = 480;
 80055a8:	601a      	str	r2, [r3, #0]
            break;
 80055aa:	e7c7      	b.n	800553c <LCD_Init+0x1e0>
            LCD_WriteCmd(0x36);
 80055ac:	f7ff fe8a 	bl	80052c4 <LCD_WriteCmd.isra.0>
            LCD_WritePara(0x28);
 80055b0:	2028      	movs	r0, #40	; 0x28
 80055b2:	e7f0      	b.n	8005596 <LCD_Init+0x23a>
 80055b4:	42020400 	.word	0x42020400
 80055b8:	2000a770 	.word	0x2000a770
 80055bc:	2000a774 	.word	0x2000a774

080055c0 <LCD_GetInfo>:
 * -----------------------------------------------
 * 2024/02/01        V1.0            
 ***********************************************************************/
void LCD_GetInfo(uint32_t *pWidth, uint32_t *pHeight)
{
    *pHeight = g_lcd_height;
 80055c0:	4a03      	ldr	r2, [pc, #12]	; (80055d0 <LCD_GetInfo+0x10>)
    *pWidth  = g_lcd_width;
 80055c2:	4b04      	ldr	r3, [pc, #16]	; (80055d4 <LCD_GetInfo+0x14>)
    *pHeight = g_lcd_height;
 80055c4:	6812      	ldr	r2, [r2, #0]
    *pWidth  = g_lcd_width;
 80055c6:	681b      	ldr	r3, [r3, #0]
    *pHeight = g_lcd_height;
 80055c8:	600a      	str	r2, [r1, #0]
    *pWidth  = g_lcd_width;
 80055ca:	6003      	str	r3, [r0, #0]
}
 80055cc:	4770      	bx	lr
 80055ce:	bf00      	nop
 80055d0:	2000a770 	.word	0x2000a770
 80055d4:	2000a774 	.word	0x2000a774

080055d8 <LCD_SetWindows>:
 *                   
 * -----------------------------------------------
 * 2024/02/01        V1.0            
 ***********************************************************************/
void LCD_SetWindows(uint32_t x1, uint32_t y1, uint32_t x2, uint32_t y2)
{
 80055d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055da:	4607      	mov	r7, r0
 80055dc:	4616      	mov	r6, r2
 80055de:	460d      	mov	r5, r1
 80055e0:	461c      	mov	r4, r3
    LCD_WriteCmd(0x2a);
 80055e2:	202a      	movs	r0, #42	; 0x2a
 80055e4:	f7ff fe6e 	bl	80052c4 <LCD_WriteCmd.isra.0>
    LCD_WritePara((x1 >> 8) & 0xFF);
 80055e8:	f3c7 2007 	ubfx	r0, r7, #8, #8
 80055ec:	f7ff fe44 	bl	8005278 <LCD_WritePara.isra.0>
    LCD_WritePara(x1 & 0xFF);
 80055f0:	b2f8      	uxtb	r0, r7
 80055f2:	f7ff fe41 	bl	8005278 <LCD_WritePara.isra.0>
    LCD_WritePara((x2 >> 8) & 0xFF);
 80055f6:	f3c6 2007 	ubfx	r0, r6, #8, #8
 80055fa:	f7ff fe3d 	bl	8005278 <LCD_WritePara.isra.0>
    LCD_WritePara(x2 & 0xFF);
 80055fe:	b2f0      	uxtb	r0, r6
 8005600:	f7ff fe3a 	bl	8005278 <LCD_WritePara.isra.0>
    

    LCD_WriteCmd(0x2b);
 8005604:	202b      	movs	r0, #43	; 0x2b
 8005606:	f7ff fe5d 	bl	80052c4 <LCD_WriteCmd.isra.0>
    LCD_WritePara((y1 >> 8) & 0xFF);
 800560a:	f3c5 2007 	ubfx	r0, r5, #8, #8
 800560e:	f7ff fe33 	bl	8005278 <LCD_WritePara.isra.0>
    LCD_WritePara(y1 & 0xFF);
 8005612:	b2e8      	uxtb	r0, r5
 8005614:	f7ff fe30 	bl	8005278 <LCD_WritePara.isra.0>
    LCD_WritePara((y2 >> 8) & 0xFF);
 8005618:	f3c4 2007 	ubfx	r0, r4, #8, #8
 800561c:	f7ff fe2c 	bl	8005278 <LCD_WritePara.isra.0>
    LCD_WritePara(y2 & 0xFF);
 8005620:	b2e0      	uxtb	r0, r4
 8005622:	f7ff fe29 	bl	8005278 <LCD_WritePara.isra.0>

    LCD_WriteCmd(0x2C);
}
 8005626:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    LCD_WriteCmd(0x2C);
 800562a:	202c      	movs	r0, #44	; 0x2c
 800562c:	f7ff be4a 	b.w	80052c4 <LCD_WriteCmd.isra.0>

08005630 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8005630:	480d      	ldr	r0, [pc, #52]	; (8005668 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8005632:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8005634:	f008 fce4 	bl	800e000 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005638:	480c      	ldr	r0, [pc, #48]	; (800566c <LoopForever+0x6>)
  ldr r1, =_edata
 800563a:	490d      	ldr	r1, [pc, #52]	; (8005670 <LoopForever+0xa>)
  ldr r2, =_sidata
 800563c:	4a0d      	ldr	r2, [pc, #52]	; (8005674 <LoopForever+0xe>)
  movs r3, #0
 800563e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005640:	e002      	b.n	8005648 <LoopCopyDataInit>

08005642 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005642:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005644:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005646:	3304      	adds	r3, #4

08005648 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005648:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800564a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800564c:	d3f9      	bcc.n	8005642 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800564e:	4a0a      	ldr	r2, [pc, #40]	; (8005678 <LoopForever+0x12>)
  ldr r4, =_ebss
 8005650:	4c0a      	ldr	r4, [pc, #40]	; (800567c <LoopForever+0x16>)
  movs r3, #0
 8005652:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005654:	e001      	b.n	800565a <LoopFillZerobss>

08005656 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005656:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005658:	3204      	adds	r2, #4

0800565a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800565a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800565c:	d3fb      	bcc.n	8005656 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800565e:	f00c f9f5 	bl	8011a4c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8005662:	f7fc fec1 	bl	80023e8 <main>

08005666 <LoopForever>:

LoopForever:
    b LoopForever
 8005666:	e7fe      	b.n	8005666 <LoopForever>
  ldr   r0, =_estack
 8005668:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 800566c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005670:	20000c10 	.word	0x20000c10
  ldr r2, =_sidata
 8005674:	0801a3b4 	.word	0x0801a3b4
  ldr r2, =_sbss
 8005678:	20000c10 	.word	0x20000c10
  ldr r4, =_ebss
 800567c:	2000b458 	.word	0x2000b458

08005680 <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005680:	e7fe      	b.n	8005680 <ADC1_IRQHandler>
	...

08005684 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005684:	b510      	push	{r4, lr}
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005686:	2003      	movs	r0, #3
 8005688:	f000 f834 	bl	80056f4 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800568c:	f001 ff56 	bl	800753c <HAL_RCC_GetSysClockFreq>
 8005690:	4603      	mov	r3, r0
 8005692:	4a0c      	ldr	r2, [pc, #48]	; (80056c4 <HAL_Init+0x40>)
 8005694:	480c      	ldr	r0, [pc, #48]	; (80056c8 <HAL_Init+0x44>)
 8005696:	6a12      	ldr	r2, [r2, #32]
 8005698:	490c      	ldr	r1, [pc, #48]	; (80056cc <HAL_Init+0x48>)
 800569a:	f002 020f 	and.w	r2, r2, #15
 800569e:	5c82      	ldrb	r2, [r0, r2]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80056a0:	2004      	movs	r0, #4
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80056a2:	40d3      	lsrs	r3, r2
 80056a4:	600b      	str	r3, [r1, #0]
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80056a6:	f000 f897 	bl	80057d8 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80056aa:	200f      	movs	r0, #15
 80056ac:	f006 ffc6 	bl	800c63c <HAL_InitTick>
 80056b0:	b110      	cbz	r0, 80056b8 <HAL_Init+0x34>
  {
    return HAL_ERROR;
 80056b2:	2401      	movs	r4, #1
  /* Init the low level hardware */
  HAL_MspInit();

  /* Return function status */
  return HAL_OK;
}
 80056b4:	4620      	mov	r0, r4
 80056b6:	bd10      	pop	{r4, pc}
 80056b8:	4604      	mov	r4, r0
  HAL_MspInit();
 80056ba:	f000 fe9b 	bl	80063f4 <HAL_MspInit>
}
 80056be:	4620      	mov	r0, r4
 80056c0:	bd10      	pop	{r4, pc}
 80056c2:	bf00      	nop
 80056c4:	44020c00 	.word	0x44020c00
 80056c8:	08019840 	.word	0x08019840
 80056cc:	200001e4 	.word	0x200001e4

080056d0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 80056d0:	4a03      	ldr	r2, [pc, #12]	; (80056e0 <HAL_IncTick+0x10>)
 80056d2:	4b04      	ldr	r3, [pc, #16]	; (80056e4 <HAL_IncTick+0x14>)
 80056d4:	6811      	ldr	r1, [r2, #0]
 80056d6:	781b      	ldrb	r3, [r3, #0]
 80056d8:	440b      	add	r3, r1
 80056da:	6013      	str	r3, [r2, #0]
}
 80056dc:	4770      	bx	lr
 80056de:	bf00      	nop
 80056e0:	2000a778 	.word	0x2000a778
 80056e4:	200001dc 	.word	0x200001dc

080056e8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80056e8:	4b01      	ldr	r3, [pc, #4]	; (80056f0 <HAL_GetTick+0x8>)
 80056ea:	6818      	ldr	r0, [r3, #0]
}
 80056ec:	4770      	bx	lr
 80056ee:	bf00      	nop
 80056f0:	2000a778 	.word	0x2000a778

080056f4 <HAL_NVIC_SetPriorityGrouping>:
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80056f4:	f64f 0cff 	movw	ip, #63743	; 0xf8ff
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80056f8:	4906      	ldr	r1, [pc, #24]	; (8005714 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80056fa:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80056fc:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80056fe:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005702:	ea02 020c 	and.w	r2, r2, ip
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005706:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005708:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800570c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8005710:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8005712:	4770      	bx	lr
 8005714:	e000ed00 	.word	0xe000ed00

08005718 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005718:	4b1c      	ldr	r3, [pc, #112]	; (800578c <HAL_NVIC_SetPriority+0x74>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800571a:	b500      	push	{lr}
 800571c:	68db      	ldr	r3, [r3, #12]
 800571e:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005722:	f1c3 0e07 	rsb	lr, r3, #7
 8005726:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800572a:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800572e:	bf28      	it	cs
 8005730:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005734:	f1bc 0f06 	cmp.w	ip, #6
 8005738:	d91b      	bls.n	8005772 <HAL_NVIC_SetPriority+0x5a>

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800573a:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800573e:	3b03      	subs	r3, #3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005740:	fa0c fc03 	lsl.w	ip, ip, r3
 8005744:	ea22 020c 	bic.w	r2, r2, ip
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005748:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 800574c:	fa0c fc0e 	lsl.w	ip, ip, lr
 8005750:	ea21 010c 	bic.w	r1, r1, ip
 8005754:	4099      	lsls	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8005756:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005758:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 800575c:	db0c      	blt.n	8005778 <HAL_NVIC_SetPriority+0x60>
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800575e:	0109      	lsls	r1, r1, #4
 8005760:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8005764:	b2c9      	uxtb	r1, r1
 8005766:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 800576a:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 800576e:	f85d fb04 	ldr.w	pc, [sp], #4
 8005772:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005774:	4613      	mov	r3, r2
 8005776:	e7e7      	b.n	8005748 <HAL_NVIC_SetPriority+0x30>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005778:	4b05      	ldr	r3, [pc, #20]	; (8005790 <HAL_NVIC_SetPriority+0x78>)
 800577a:	f000 000f 	and.w	r0, r0, #15
 800577e:	0109      	lsls	r1, r1, #4
 8005780:	b2c9      	uxtb	r1, r1
 8005782:	4403      	add	r3, r0
 8005784:	7619      	strb	r1, [r3, #24]
 8005786:	f85d fb04 	ldr.w	pc, [sp], #4
 800578a:	bf00      	nop
 800578c:	e000ed00 	.word	0xe000ed00
 8005790:	e000ecfc 	.word	0xe000ecfc

08005794 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8005794:	2800      	cmp	r0, #0
 8005796:	db07      	blt.n	80057a8 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005798:	2301      	movs	r3, #1
 800579a:	f000 011f 	and.w	r1, r0, #31
 800579e:	4a03      	ldr	r2, [pc, #12]	; (80057ac <HAL_NVIC_EnableIRQ+0x18>)
 80057a0:	0940      	lsrs	r0, r0, #5
 80057a2:	408b      	lsls	r3, r1
 80057a4:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80057a8:	4770      	bx	lr
 80057aa:	bf00      	nop
 80057ac:	e000e100 	.word	0xe000e100

080057b0 <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80057b0:	2800      	cmp	r0, #0
 80057b2:	db0d      	blt.n	80057d0 <HAL_NVIC_DisableIRQ+0x20>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80057b4:	2201      	movs	r2, #1
 80057b6:	4907      	ldr	r1, [pc, #28]	; (80057d4 <HAL_NVIC_DisableIRQ+0x24>)
 80057b8:	0943      	lsrs	r3, r0, #5
 80057ba:	f000 001f 	and.w	r0, r0, #31
 80057be:	3320      	adds	r3, #32
 80057c0:	fa02 f000 	lsl.w	r0, r2, r0
 80057c4:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80057c8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80057cc:	f3bf 8f6f 	isb	sy
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 80057d0:	4770      	bx	lr
 80057d2:	bf00      	nop
 80057d4:	e000e100 	.word	0xe000e100

080057d8 <HAL_SYSTICK_CLKSourceConfig>:
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 80057d8:	2804      	cmp	r0, #4
 80057da:	d813      	bhi.n	8005804 <HAL_SYSTICK_CLKSourceConfig+0x2c>
 80057dc:	e8df f000 	tbb	[pc, r0]
 80057e0:	12031a2a 	.word	0x12031a2a
 80057e4:	13          	.byte	0x13
 80057e5:	00          	.byte	0x00
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
      break;
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80057e6:	f04f 21e0 	mov.w	r1, #3758153728	; 0xe000e000
 80057ea:	690b      	ldr	r3, [r1, #16]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 80057ec:	4a18      	ldr	r2, [pc, #96]	; (8005850 <HAL_SYSTICK_CLKSourceConfig+0x78>)
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80057ee:	f023 0304 	bic.w	r3, r3, #4
 80057f2:	610b      	str	r3, [r1, #16]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 80057f4:	f8d2 30e4 	ldr.w	r3, [r2, #228]	; 0xe4
 80057f8:	f023 030c 	bic.w	r3, r3, #12
 80057fc:	f043 0308 	orr.w	r3, r3, #8
 8005800:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
      break;
    default:
      /* Nothing to do */
      break;
  }
}
 8005804:	4770      	bx	lr
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8005806:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
 800580a:	6913      	ldr	r3, [r2, #16]
 800580c:	f043 0304 	orr.w	r3, r3, #4
 8005810:	6113      	str	r3, [r2, #16]
      break;
 8005812:	4770      	bx	lr
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8005814:	f04f 21e0 	mov.w	r1, #3758153728	; 0xe000e000
 8005818:	690b      	ldr	r3, [r1, #16]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 800581a:	4a0d      	ldr	r2, [pc, #52]	; (8005850 <HAL_SYSTICK_CLKSourceConfig+0x78>)
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 800581c:	f023 0304 	bic.w	r3, r3, #4
 8005820:	610b      	str	r3, [r1, #16]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8005822:	f8d2 30e4 	ldr.w	r3, [r2, #228]	; 0xe4
 8005826:	f023 030c 	bic.w	r3, r3, #12
 800582a:	f043 0304 	orr.w	r3, r3, #4
 800582e:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
      break;
 8005832:	4770      	bx	lr
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8005834:	f04f 21e0 	mov.w	r1, #3758153728	; 0xe000e000
 8005838:	690b      	ldr	r3, [r1, #16]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 800583a:	4a05      	ldr	r2, [pc, #20]	; (8005850 <HAL_SYSTICK_CLKSourceConfig+0x78>)
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 800583c:	f023 0304 	bic.w	r3, r3, #4
 8005840:	610b      	str	r3, [r1, #16]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 8005842:	f8d2 30e4 	ldr.w	r3, [r2, #228]	; 0xe4
 8005846:	f023 030c 	bic.w	r3, r3, #12
 800584a:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
      break;
 800584e:	4770      	bx	lr
 8005850:	44020c00 	.word	0x44020c00

08005854 <HAL_Delay>:
#include "main.h"

void HAL_Delay(uint32_t Delay)
{
 8005854:	b570      	push	{r4, r5, r6, lr}
 8005856:	4606      	mov	r6, r0
  uint32_t tickstart = HAL_GetTick();
 8005858:	f7ff ff46 	bl	80056e8 <HAL_GetTick>
  uint32_t wait = Delay - 1;//1ms
 800585c:	1e75      	subs	r5, r6, #1
  uint32_t tickstart = HAL_GetTick();
 800585e:	4604      	mov	r4, r0

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005860:	b116      	cbz	r6, 8005868 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8005862:	4b04      	ldr	r3, [pc, #16]	; (8005874 <HAL_Delay+0x20>)
 8005864:	781b      	ldrb	r3, [r3, #0]
 8005866:	441d      	add	r5, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005868:	f7ff ff3e 	bl	80056e8 <HAL_GetTick>
 800586c:	1b00      	subs	r0, r0, r4
 800586e:	42a8      	cmp	r0, r5
 8005870:	d3fa      	bcc.n	8005868 <HAL_Delay+0x14>
  {
  }
}
 8005872:	bd70      	pop	{r4, r5, r6, pc}
 8005874:	200001dc 	.word	0x200001dc

08005878 <HAL_DMA_Init>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *const hdma)
{
 8005878:	b570      	push	{r4, r5, r6, lr}
 800587a:	4604      	mov	r4, r0
  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
 800587c:	f7ff ff34 	bl	80056e8 <HAL_GetTick>

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8005880:	2c00      	cmp	r4, #0
 8005882:	f000 8148 	beq.w	8005b16 <HAL_DMA_Init+0x29e>
  if (hdma->Init.Mode == DMA_PFCTRL)
  {
    assert_param(IS_DMA_PFREQ_INSTANCE(hdma->Instance));
  }
  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8005886:	4605      	mov	r5, r0
    assert_param(IS_DMA_BURST_LENGTH(hdma->Init.DestBurstLength));
    assert_param(IS_DMA_TRANSFER_ALLOCATED_PORT(hdma->Init.TransferAllocatedPort));
  }

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005888:	2000      	movs	r0, #0

  /* Initialize the callbacks */
  if (hdma->State == HAL_DMA_STATE_RESET)
 800588a:	f894 1054 	ldrb.w	r1, [r4, #84]	; 0x54
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 800588e:	6823      	ldr	r3, [r4, #0]
  if (hdma->State == HAL_DMA_STATE_RESET)
 8005890:	f001 02ff 	and.w	r2, r1, #255	; 0xff
  __HAL_UNLOCK(hdma);
 8005894:	f884 004c 	strb.w	r0, [r4, #76]	; 0x4c
  if (hdma->State == HAL_DMA_STATE_RESET)
 8005898:	2900      	cmp	r1, #0
 800589a:	f000 80d5 	beq.w	8005a48 <HAL_DMA_Init+0x1d0>
    hdma->XferAbortCallback    = NULL;
    hdma->XferSuspendCallback  = NULL;
  }

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800589e:	2202      	movs	r2, #2
 80058a0:	f884 2054 	strb.w	r2, [r4, #84]	; 0x54

  /* Disable the DMA channel */
  __HAL_DMA_DISABLE(hdma);
 80058a4:	695a      	ldr	r2, [r3, #20]
 80058a6:	f042 0206 	orr.w	r2, r2, #6
 80058aa:	615a      	str	r2, [r3, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 80058ac:	e006      	b.n	80058bc <HAL_DMA_Init+0x44>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 80058ae:	f7ff ff1b 	bl	80056e8 <HAL_GetTick>
 80058b2:	1b43      	subs	r3, r0, r5
 80058b4:	2b05      	cmp	r3, #5
 80058b6:	f200 8124 	bhi.w	8005b02 <HAL_DMA_Init+0x28a>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 80058ba:	6823      	ldr	r3, [r4, #0]
 80058bc:	695a      	ldr	r2, [r3, #20]
 80058be:	07d2      	lsls	r2, r2, #31
 80058c0:	d4f5      	bmi.n	80058ae <HAL_DMA_Init+0x36>

  /* Prepare DMA Channel Control Register (CCR) value *****************************************************************/
  tmpreg = hdma->Init.Priority;

  /* Write DMA Channel Control Register (CCR) */
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
 80058c2:	6959      	ldr	r1, [r3, #20]

  /* Prepare DMA Channel Transfer Register (CTR1) value ***************************************************************/
  tmpreg = hdma->Init.DestInc | hdma->Init.DestDataWidth | hdma->Init.SrcInc | hdma->Init.SrcDataWidth;
 80058c4:	6962      	ldr	r2, [r4, #20]
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
 80058c6:	f421 0143 	bic.w	r1, r1, #12779520	; 0xc30000
 80058ca:	e9d4 5007 	ldrd	r5, r0, [r4, #28]
 80058ce:	4301      	orrs	r1, r0
  tmpreg = hdma->Init.DestInc | hdma->Init.DestDataWidth | hdma->Init.SrcInc | hdma->Init.SrcDataWidth;
 80058d0:	6920      	ldr	r0, [r4, #16]
 80058d2:	432a      	orrs	r2, r5
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
 80058d4:	6159      	str	r1, [r3, #20]
  tmpreg = hdma->Init.DestInc | hdma->Init.DestDataWidth | hdma->Init.SrcInc | hdma->Init.SrcDataWidth;
 80058d6:	69a1      	ldr	r1, [r4, #24]
 80058d8:	4302      	orrs	r2, r0
 80058da:	4311      	orrs	r1, r2

  /* Add parameters specific to GPDMA */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 80058dc:	4a8f      	ldr	r2, [pc, #572]	; (8005b1c <HAL_DMA_Init+0x2a4>)
 80058de:	4293      	cmp	r3, r2
 80058e0:	f000 80b8 	beq.w	8005a54 <HAL_DMA_Init+0x1dc>
 80058e4:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 80058e8:	4293      	cmp	r3, r2
 80058ea:	f000 80b3 	beq.w	8005a54 <HAL_DMA_Init+0x1dc>
 80058ee:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 80058f2:	3280      	adds	r2, #128	; 0x80
 80058f4:	4293      	cmp	r3, r2
 80058f6:	f000 80ad 	beq.w	8005a54 <HAL_DMA_Init+0x1dc>
 80058fa:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 80058fe:	4293      	cmp	r3, r2
 8005900:	f000 80a8 	beq.w	8005a54 <HAL_DMA_Init+0x1dc>
 8005904:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8005908:	3280      	adds	r2, #128	; 0x80
 800590a:	4293      	cmp	r3, r2
 800590c:	f000 80a2 	beq.w	8005a54 <HAL_DMA_Init+0x1dc>
 8005910:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005914:	4293      	cmp	r3, r2
 8005916:	f000 809d 	beq.w	8005a54 <HAL_DMA_Init+0x1dc>
 800591a:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 800591e:	3280      	adds	r2, #128	; 0x80
 8005920:	4293      	cmp	r3, r2
 8005922:	f000 8097 	beq.w	8005a54 <HAL_DMA_Init+0x1dc>
 8005926:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800592a:	4293      	cmp	r3, r2
 800592c:	f000 8092 	beq.w	8005a54 <HAL_DMA_Init+0x1dc>
 8005930:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8005934:	3280      	adds	r2, #128	; 0x80
 8005936:	4293      	cmp	r3, r2
 8005938:	f000 808c 	beq.w	8005a54 <HAL_DMA_Init+0x1dc>
 800593c:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005940:	4293      	cmp	r3, r2
 8005942:	f000 8087 	beq.w	8005a54 <HAL_DMA_Init+0x1dc>
 8005946:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 800594a:	3280      	adds	r2, #128	; 0x80
 800594c:	4293      	cmp	r3, r2
 800594e:	f000 8081 	beq.w	8005a54 <HAL_DMA_Init+0x1dc>
 8005952:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005956:	4293      	cmp	r3, r2
 8005958:	d07c      	beq.n	8005a54 <HAL_DMA_Init+0x1dc>
 800595a:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 800595e:	3280      	adds	r2, #128	; 0x80
 8005960:	4293      	cmp	r3, r2
 8005962:	d077      	beq.n	8005a54 <HAL_DMA_Init+0x1dc>
 8005964:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005968:	4293      	cmp	r3, r2
 800596a:	d073      	beq.n	8005a54 <HAL_DMA_Init+0x1dc>
 800596c:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8005970:	3280      	adds	r2, #128	; 0x80
 8005972:	4293      	cmp	r3, r2
 8005974:	d06e      	beq.n	8005a54 <HAL_DMA_Init+0x1dc>
 8005976:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800597a:	4293      	cmp	r3, r2
 800597c:	d06a      	beq.n	8005a54 <HAL_DMA_Init+0x1dc>
 800597e:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8005982:	f502 6248 	add.w	r2, r2, #3200	; 0xc80
 8005986:	4293      	cmp	r3, r2
 8005988:	d064      	beq.n	8005a54 <HAL_DMA_Init+0x1dc>
 800598a:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800598e:	4293      	cmp	r3, r2
 8005990:	d060      	beq.n	8005a54 <HAL_DMA_Init+0x1dc>
 8005992:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8005996:	3280      	adds	r2, #128	; 0x80
 8005998:	4293      	cmp	r3, r2
 800599a:	d05b      	beq.n	8005a54 <HAL_DMA_Init+0x1dc>
 800599c:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 80059a0:	4293      	cmp	r3, r2
 80059a2:	d057      	beq.n	8005a54 <HAL_DMA_Init+0x1dc>
 80059a4:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 80059a8:	3280      	adds	r2, #128	; 0x80
 80059aa:	4293      	cmp	r3, r2
 80059ac:	d052      	beq.n	8005a54 <HAL_DMA_Init+0x1dc>
 80059ae:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 80059b2:	4293      	cmp	r3, r2
 80059b4:	d04e      	beq.n	8005a54 <HAL_DMA_Init+0x1dc>
 80059b6:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 80059ba:	3280      	adds	r2, #128	; 0x80
 80059bc:	4293      	cmp	r3, r2
 80059be:	d049      	beq.n	8005a54 <HAL_DMA_Init+0x1dc>
 80059c0:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 80059c4:	4293      	cmp	r3, r2
 80059c6:	d045      	beq.n	8005a54 <HAL_DMA_Init+0x1dc>
 80059c8:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 80059cc:	3280      	adds	r2, #128	; 0x80
 80059ce:	4293      	cmp	r3, r2
 80059d0:	d040      	beq.n	8005a54 <HAL_DMA_Init+0x1dc>
 80059d2:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d03c      	beq.n	8005a54 <HAL_DMA_Init+0x1dc>
 80059da:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 80059de:	3280      	adds	r2, #128	; 0x80
 80059e0:	4293      	cmp	r3, r2
 80059e2:	d037      	beq.n	8005a54 <HAL_DMA_Init+0x1dc>
 80059e4:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 80059e8:	4293      	cmp	r3, r2
 80059ea:	d033      	beq.n	8005a54 <HAL_DMA_Init+0x1dc>
 80059ec:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 80059f0:	3280      	adds	r2, #128	; 0x80
 80059f2:	4293      	cmp	r3, r2
 80059f4:	d02e      	beq.n	8005a54 <HAL_DMA_Init+0x1dc>
 80059f6:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 80059fa:	4293      	cmp	r3, r2
 80059fc:	d02a      	beq.n	8005a54 <HAL_DMA_Init+0x1dc>
 80059fe:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8005a02:	3280      	adds	r2, #128	; 0x80
 8005a04:	4293      	cmp	r3, r2
 8005a06:	d025      	beq.n	8005a54 <HAL_DMA_Init+0x1dc>
 8005a08:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005a0c:	4293      	cmp	r3, r2
 8005a0e:	d021      	beq.n	8005a54 <HAL_DMA_Init+0x1dc>
               (((hdma->Init.SrcBurstLength - 1U) << DMA_CTR1_SBL_1_Pos) & DMA_CTR1_SBL_1));
  }

  /* Write DMA Channel Transfer Register 1 (CTR1) */
#if defined (DMA_CTR1_SSEC)
  MODIFY_REG(hdma->Instance->CTR1, ~(DMA_CTR1_SSEC | DMA_CTR1_DSEC), tmpreg);
 8005a10:	6c1a      	ldr	r2, [r3, #64]	; 0x40
#else
  WRITE_REG(hdma->Instance->CTR1, tmpreg);
#endif /* DMA_CTR1_SSEC */

  /* Prepare DMA Channel Transfer Register 2 (CTR2) value *************************************************************/
  tmpreg = hdma->Init.BlkHWRequest | (hdma->Init.Request & DMA_CTR2_REQSEL) | hdma->Init.TransferEventMode;
 8005a12:	68a0      	ldr	r0, [r4, #8]
  MODIFY_REG(hdma->Instance->CTR1, ~(DMA_CTR1_SSEC | DMA_CTR1_DSEC), tmpreg);
 8005a14:	f002 2280 	and.w	r2, r2, #2147516416	; 0x80008000
 8005a18:	430a      	orrs	r2, r1
 8005a1a:	641a      	str	r2, [r3, #64]	; 0x40
  tmpreg = hdma->Init.BlkHWRequest | (hdma->Init.Request & DMA_CTR2_REQSEL) | hdma->Init.TransferEventMode;
 8005a1c:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8005a1e:	7921      	ldrb	r1, [r4, #4]
 8005a20:	4302      	orrs	r2, r0
 8005a22:	4311      	orrs	r1, r2

  /* Memory to Peripheral Transfer */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005a24:	68e2      	ldr	r2, [r4, #12]
 8005a26:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8005a2a:	f000 8111 	beq.w	8005c50 <HAL_DMA_Init+0x3d8>
    {
      tmpreg |= DMA_CTR2_DREQ;
    }
  }
  /* Memory to Memory Transfer */
  else if ((hdma->Init.Direction) == DMA_MEMORY_TO_MEMORY)
 8005a2e:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8005a32:	d06d      	beq.n	8005b10 <HAL_DMA_Init+0x298>
                                    DMA_CTR2_PFREQ | DMA_CTR2_BREQ  | DMA_CTR2_DREQ    | DMA_CTR2_SWREQ   |
                                    DMA_CTR2_REQSEL), tmpreg);


  /* Write DMA Channel Block Register 1 (CBR1) ************************************************************************/
  WRITE_REG(hdma->Instance->CBR1, 0U);
 8005a34:	2000      	movs	r0, #0
  tmpreg |= hdma->Init.Mode;
 8005a36:	6b65      	ldr	r5, [r4, #52]	; 0x34
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
 8005a38:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005a3a:	4e39      	ldr	r6, [pc, #228]	; (8005b20 <HAL_DMA_Init+0x2a8>)
 8005a3c:	4329      	orrs	r1, r5
 8005a3e:	4032      	ands	r2, r6
 8005a40:	430a      	orrs	r2, r1
 8005a42:	645a      	str	r2, [r3, #68]	; 0x44
  WRITE_REG(hdma->Instance->CBR1, 0U);
 8005a44:	6498      	str	r0, [r3, #72]	; 0x48

  /* If 2D Addressing is supported by current channel */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 8005a46:	e054      	b.n	8005af2 <HAL_DMA_Init+0x27a>
    hdma->XferHalfCpltCallback = NULL;
 8005a48:	e9c4 2218 	strd	r2, r2, [r4, #96]	; 0x60
    hdma->XferAbortCallback    = NULL;
 8005a4c:	e9c4 221a 	strd	r2, r2, [r4, #104]	; 0x68
    hdma->XferSuspendCallback  = NULL;
 8005a50:	6722      	str	r2, [r4, #112]	; 0x70
 8005a52:	e724      	b.n	800589e <HAL_DMA_Init+0x26>
               (((hdma->Init.SrcBurstLength - 1U) << DMA_CTR1_SBL_1_Pos) & DMA_CTR1_SBL_1));
 8005a54:	e9d4 0209 	ldrd	r0, r2, [r4, #36]	; 0x24
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
 8005a58:	3a01      	subs	r2, #1
 8005a5a:	0512      	lsls	r2, r2, #20
  MODIFY_REG(hdma->Instance->CTR1, ~(DMA_CTR1_SSEC | DMA_CTR1_DSEC), tmpreg);
 8005a5c:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
               (((hdma->Init.SrcBurstLength - 1U) << DMA_CTR1_SBL_1_Pos) & DMA_CTR1_SBL_1));
 8005a5e:	3801      	subs	r0, #1
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
 8005a60:	f002 727c 	and.w	r2, r2, #66060288	; 0x3f00000
  MODIFY_REG(hdma->Instance->CTR1, ~(DMA_CTR1_SSEC | DMA_CTR1_DSEC), tmpreg);
 8005a64:	6c1e      	ldr	r6, [r3, #64]	; 0x40
 8005a66:	430a      	orrs	r2, r1
               (((hdma->Init.SrcBurstLength - 1U) << DMA_CTR1_SBL_1_Pos) & DMA_CTR1_SBL_1));
 8005a68:	0101      	lsls	r1, r0, #4
 8005a6a:	f401 717c 	and.w	r1, r1, #1008	; 0x3f0
  MODIFY_REG(hdma->Instance->CTR1, ~(DMA_CTR1_SSEC | DMA_CTR1_DSEC), tmpreg);
 8005a6e:	432a      	orrs	r2, r5
 8005a70:	430a      	orrs	r2, r1
 8005a72:	f006 2080 	and.w	r0, r6, #2147516416	; 0x80008000
 8005a76:	4302      	orrs	r2, r0
  tmpreg = hdma->Init.BlkHWRequest | (hdma->Init.Request & DMA_CTR2_REQSEL) | hdma->Init.TransferEventMode;
 8005a78:	68a1      	ldr	r1, [r4, #8]
  MODIFY_REG(hdma->Instance->CTR1, ~(DMA_CTR1_SSEC | DMA_CTR1_DSEC), tmpreg);
 8005a7a:	641a      	str	r2, [r3, #64]	; 0x40
  tmpreg = hdma->Init.BlkHWRequest | (hdma->Init.Request & DMA_CTR2_REQSEL) | hdma->Init.TransferEventMode;
 8005a7c:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8005a7e:	7920      	ldrb	r0, [r4, #4]
 8005a80:	430a      	orrs	r2, r1
 8005a82:	ea42 0100 	orr.w	r1, r2, r0
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005a86:	68e2      	ldr	r2, [r4, #12]
 8005a88:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8005a8c:	d04c      	beq.n	8005b28 <HAL_DMA_Init+0x2b0>
  else if ((hdma->Init.Direction) == DMA_MEMORY_TO_MEMORY)
 8005a8e:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8005a92:	d03d      	beq.n	8005b10 <HAL_DMA_Init+0x298>
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
 8005a94:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005a96:	4822      	ldr	r0, [pc, #136]	; (8005b20 <HAL_DMA_Init+0x2a8>)
  tmpreg |= hdma->Init.Mode;
 8005a98:	6b65      	ldr	r5, [r4, #52]	; 0x34
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
 8005a9a:	4002      	ands	r2, r0
 8005a9c:	432a      	orrs	r2, r5
 8005a9e:	430a      	orrs	r2, r1
  WRITE_REG(hdma->Instance->CBR1, 0U);
 8005aa0:	2100      	movs	r1, #0
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
 8005aa2:	645a      	str	r2, [r3, #68]	; 0x44
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 8005aa4:	4a1f      	ldr	r2, [pc, #124]	; (8005b24 <HAL_DMA_Init+0x2ac>)
  WRITE_REG(hdma->Instance->CBR1, 0U);
 8005aa6:	6499      	str	r1, [r3, #72]	; 0x48
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 8005aa8:	4293      	cmp	r3, r2
 8005aaa:	d01f      	beq.n	8005aec <HAL_DMA_Init+0x274>
 8005aac:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005ab0:	4293      	cmp	r3, r2
 8005ab2:	d01b      	beq.n	8005aec <HAL_DMA_Init+0x274>
 8005ab4:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8005ab8:	3280      	adds	r2, #128	; 0x80
 8005aba:	4293      	cmp	r3, r2
 8005abc:	d016      	beq.n	8005aec <HAL_DMA_Init+0x274>
 8005abe:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005ac2:	4293      	cmp	r3, r2
 8005ac4:	d012      	beq.n	8005aec <HAL_DMA_Init+0x274>
 8005ac6:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8005aca:	f502 6278 	add.w	r2, r2, #3968	; 0xf80
 8005ace:	4293      	cmp	r3, r2
 8005ad0:	d00c      	beq.n	8005aec <HAL_DMA_Init+0x274>
 8005ad2:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005ad6:	4293      	cmp	r3, r2
 8005ad8:	d008      	beq.n	8005aec <HAL_DMA_Init+0x274>
 8005ada:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8005ade:	3280      	adds	r2, #128	; 0x80
 8005ae0:	4293      	cmp	r3, r2
 8005ae2:	d003      	beq.n	8005aec <HAL_DMA_Init+0x274>
 8005ae4:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005ae8:	4293      	cmp	r3, r2
 8005aea:	d102      	bne.n	8005af2 <HAL_DMA_Init+0x27a>
  {
    /* Write DMA Channel Transfer Register 3 (CTR3) *******************************************************************/
    WRITE_REG(hdma->Instance->CTR3, 0U);
 8005aec:	2200      	movs	r2, #0
 8005aee:	655a      	str	r2, [r3, #84]	; 0x54

    /* Write DMA Channel Block Register 2 (CBR2) **********************************************************************/
    WRITE_REG(hdma->Instance->CBR2, 0U);
 8005af0:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Write DMA Channel linked-list address register (CLLR) ************************************************************/
  WRITE_REG(hdma->Instance->CLLR, 0U);
 8005af2:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8005af4:	2201      	movs	r2, #1
  WRITE_REG(hdma->Instance->CLLR, 0U);
 8005af6:	67d8      	str	r0, [r3, #124]	; 0x7c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005af8:	65a0      	str	r0, [r4, #88]	; 0x58
  hdma->State = HAL_DMA_STATE_READY;
 8005afa:	f884 2054 	strb.w	r2, [r4, #84]	; 0x54
  hdma->Mode = hdma->Init.Mode;
 8005afe:	6525      	str	r5, [r4, #80]	; 0x50
}
 8005b00:	bd70      	pop	{r4, r5, r6, pc}
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005b02:	2210      	movs	r2, #16
      hdma->State = HAL_DMA_STATE_ERROR;
 8005b04:	2303      	movs	r3, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005b06:	65a2      	str	r2, [r4, #88]	; 0x58
      hdma->State = HAL_DMA_STATE_ERROR;
 8005b08:	f884 3054 	strb.w	r3, [r4, #84]	; 0x54
      return HAL_ERROR;
 8005b0c:	2001      	movs	r0, #1
}
 8005b0e:	bd70      	pop	{r4, r5, r6, pc}
    tmpreg |= DMA_CTR2_SWREQ;
 8005b10:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8005b14:	e7be      	b.n	8005a94 <HAL_DMA_Init+0x21c>
    return HAL_ERROR;
 8005b16:	2001      	movs	r0, #1
}
 8005b18:	bd70      	pop	{r4, r5, r6, pc}
 8005b1a:	bf00      	nop
 8005b1c:	40020050 	.word	0x40020050
 8005b20:	3cc02100 	.word	0x3cc02100
 8005b24:	40020350 	.word	0x40020350
    if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8005b28:	4a50      	ldr	r2, [pc, #320]	; (8005c6c <HAL_DMA_Init+0x3f4>)
 8005b2a:	4293      	cmp	r3, r2
 8005b2c:	f000 809a 	beq.w	8005c64 <HAL_DMA_Init+0x3ec>
 8005b30:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005b34:	4293      	cmp	r3, r2
 8005b36:	f000 8095 	beq.w	8005c64 <HAL_DMA_Init+0x3ec>
 8005b3a:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8005b3e:	3280      	adds	r2, #128	; 0x80
 8005b40:	4293      	cmp	r3, r2
 8005b42:	f000 808f 	beq.w	8005c64 <HAL_DMA_Init+0x3ec>
 8005b46:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005b4a:	4293      	cmp	r3, r2
 8005b4c:	f000 808a 	beq.w	8005c64 <HAL_DMA_Init+0x3ec>
 8005b50:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8005b54:	3280      	adds	r2, #128	; 0x80
 8005b56:	4293      	cmp	r3, r2
 8005b58:	f000 8084 	beq.w	8005c64 <HAL_DMA_Init+0x3ec>
 8005b5c:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005b60:	4293      	cmp	r3, r2
 8005b62:	d07f      	beq.n	8005c64 <HAL_DMA_Init+0x3ec>
 8005b64:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8005b68:	3280      	adds	r2, #128	; 0x80
 8005b6a:	4293      	cmp	r3, r2
 8005b6c:	d07a      	beq.n	8005c64 <HAL_DMA_Init+0x3ec>
 8005b6e:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d076      	beq.n	8005c64 <HAL_DMA_Init+0x3ec>
 8005b76:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8005b7a:	3280      	adds	r2, #128	; 0x80
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d071      	beq.n	8005c64 <HAL_DMA_Init+0x3ec>
 8005b80:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005b84:	4293      	cmp	r3, r2
 8005b86:	d06d      	beq.n	8005c64 <HAL_DMA_Init+0x3ec>
 8005b88:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8005b8c:	3280      	adds	r2, #128	; 0x80
 8005b8e:	4293      	cmp	r3, r2
 8005b90:	d068      	beq.n	8005c64 <HAL_DMA_Init+0x3ec>
 8005b92:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005b96:	4293      	cmp	r3, r2
 8005b98:	d064      	beq.n	8005c64 <HAL_DMA_Init+0x3ec>
 8005b9a:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8005b9e:	3280      	adds	r2, #128	; 0x80
 8005ba0:	4293      	cmp	r3, r2
 8005ba2:	d05f      	beq.n	8005c64 <HAL_DMA_Init+0x3ec>
 8005ba4:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005ba8:	4293      	cmp	r3, r2
 8005baa:	d05b      	beq.n	8005c64 <HAL_DMA_Init+0x3ec>
 8005bac:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8005bb0:	3280      	adds	r2, #128	; 0x80
 8005bb2:	4293      	cmp	r3, r2
 8005bb4:	d056      	beq.n	8005c64 <HAL_DMA_Init+0x3ec>
 8005bb6:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005bba:	4293      	cmp	r3, r2
 8005bbc:	d052      	beq.n	8005c64 <HAL_DMA_Init+0x3ec>
 8005bbe:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8005bc2:	f502 6248 	add.w	r2, r2, #3200	; 0xc80
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	d04c      	beq.n	8005c64 <HAL_DMA_Init+0x3ec>
 8005bca:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005bce:	4293      	cmp	r3, r2
 8005bd0:	d048      	beq.n	8005c64 <HAL_DMA_Init+0x3ec>
 8005bd2:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8005bd6:	3280      	adds	r2, #128	; 0x80
 8005bd8:	4293      	cmp	r3, r2
 8005bda:	d043      	beq.n	8005c64 <HAL_DMA_Init+0x3ec>
 8005bdc:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005be0:	4293      	cmp	r3, r2
 8005be2:	d03f      	beq.n	8005c64 <HAL_DMA_Init+0x3ec>
 8005be4:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8005be8:	3280      	adds	r2, #128	; 0x80
 8005bea:	4293      	cmp	r3, r2
 8005bec:	d03a      	beq.n	8005c64 <HAL_DMA_Init+0x3ec>
 8005bee:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005bf2:	4293      	cmp	r3, r2
 8005bf4:	d036      	beq.n	8005c64 <HAL_DMA_Init+0x3ec>
 8005bf6:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8005bfa:	3280      	adds	r2, #128	; 0x80
 8005bfc:	4293      	cmp	r3, r2
 8005bfe:	d031      	beq.n	8005c64 <HAL_DMA_Init+0x3ec>
 8005c00:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005c04:	4293      	cmp	r3, r2
 8005c06:	d02d      	beq.n	8005c64 <HAL_DMA_Init+0x3ec>
 8005c08:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8005c0c:	3280      	adds	r2, #128	; 0x80
 8005c0e:	4293      	cmp	r3, r2
 8005c10:	d028      	beq.n	8005c64 <HAL_DMA_Init+0x3ec>
 8005c12:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005c16:	4293      	cmp	r3, r2
 8005c18:	d024      	beq.n	8005c64 <HAL_DMA_Init+0x3ec>
 8005c1a:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8005c1e:	3280      	adds	r2, #128	; 0x80
 8005c20:	4293      	cmp	r3, r2
 8005c22:	d01f      	beq.n	8005c64 <HAL_DMA_Init+0x3ec>
 8005c24:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005c28:	4293      	cmp	r3, r2
 8005c2a:	d01b      	beq.n	8005c64 <HAL_DMA_Init+0x3ec>
 8005c2c:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8005c30:	3280      	adds	r2, #128	; 0x80
 8005c32:	4293      	cmp	r3, r2
 8005c34:	d016      	beq.n	8005c64 <HAL_DMA_Init+0x3ec>
 8005c36:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005c3a:	4293      	cmp	r3, r2
 8005c3c:	d012      	beq.n	8005c64 <HAL_DMA_Init+0x3ec>
 8005c3e:	f102 4270 	add.w	r2, r2, #4026531840	; 0xf0000000
 8005c42:	3280      	adds	r2, #128	; 0x80
 8005c44:	4293      	cmp	r3, r2
 8005c46:	d00d      	beq.n	8005c64 <HAL_DMA_Init+0x3ec>
 8005c48:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8005c4c:	4293      	cmp	r3, r2
 8005c4e:	d009      	beq.n	8005c64 <HAL_DMA_Init+0x3ec>
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
 8005c50:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005c52:	4807      	ldr	r0, [pc, #28]	; (8005c70 <HAL_DMA_Init+0x3f8>)
  tmpreg |= hdma->Init.Mode;
 8005c54:	6b65      	ldr	r5, [r4, #52]	; 0x34
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
 8005c56:	4002      	ands	r2, r0
 8005c58:	432a      	orrs	r2, r5
 8005c5a:	430a      	orrs	r2, r1
  WRITE_REG(hdma->Instance->CBR1, 0U);
 8005c5c:	2100      	movs	r1, #0
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
 8005c5e:	645a      	str	r2, [r3, #68]	; 0x44
  WRITE_REG(hdma->Instance->CBR1, 0U);
 8005c60:	6499      	str	r1, [r3, #72]	; 0x48
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 8005c62:	e746      	b.n	8005af2 <HAL_DMA_Init+0x27a>
      tmpreg |= DMA_CTR2_DREQ;
 8005c64:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 8005c68:	e714      	b.n	8005a94 <HAL_DMA_Init+0x21c>
 8005c6a:	bf00      	nop
 8005c6c:	40020050 	.word	0x40020050
 8005c70:	3cc02100 	.word	0x3cc02100

08005c74 <HAL_DMA_DeInit>:
{
 8005c74:	b570      	push	{r4, r5, r6, lr}
 8005c76:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8005c78:	f7ff fd36 	bl	80056e8 <HAL_GetTick>
  if (hdma == NULL)
 8005c7c:	2c00      	cmp	r4, #0
 8005c7e:	d06b      	beq.n	8005d58 <HAL_DMA_DeInit+0xe4>
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 8005c80:	6826      	ldr	r6, [r4, #0]
 8005c82:	4605      	mov	r5, r0
  __HAL_DMA_DISABLE(hdma);
 8005c84:	6973      	ldr	r3, [r6, #20]
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8005c86:	4632      	mov	r2, r6
  __HAL_DMA_DISABLE(hdma);
 8005c88:	f043 0306 	orr.w	r3, r3, #6
 8005c8c:	6173      	str	r3, [r6, #20]
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8005c8e:	e005      	b.n	8005c9c <HAL_DMA_DeInit+0x28>
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8005c90:	f7ff fd2a 	bl	80056e8 <HAL_GetTick>
 8005c94:	1b43      	subs	r3, r0, r5
 8005c96:	2b05      	cmp	r3, #5
 8005c98:	d857      	bhi.n	8005d4a <HAL_DMA_DeInit+0xd6>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8005c9a:	6822      	ldr	r2, [r4, #0]
 8005c9c:	6953      	ldr	r3, [r2, #20]
 8005c9e:	f013 0301 	ands.w	r3, r3, #1
 8005ca2:	d1f5      	bne.n	8005c90 <HAL_DMA_DeInit+0x1c>
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 8005ca4:	492d      	ldr	r1, [pc, #180]	; (8005d5c <HAL_DMA_DeInit+0xe8>)
  hdma->Instance->CLBAR = 0U;
 8005ca6:	6013      	str	r3, [r2, #0]
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 8005ca8:	428a      	cmp	r2, r1
  hdma->Instance->CCR   = 0U;
 8005caa:	6153      	str	r3, [r2, #20]
  hdma->Instance->CTR1  = 0U;
 8005cac:	6413      	str	r3, [r2, #64]	; 0x40
  hdma->Instance->CTR2  = 0U;
 8005cae:	6453      	str	r3, [r2, #68]	; 0x44
  hdma->Instance->CBR1  = 0U;
 8005cb0:	6493      	str	r3, [r2, #72]	; 0x48
  hdma->Instance->CSAR  = 0U;
 8005cb2:	64d3      	str	r3, [r2, #76]	; 0x4c
  hdma->Instance->CDAR  = 0U;
 8005cb4:	6513      	str	r3, [r2, #80]	; 0x50
  hdma->Instance->CLLR  = 0U;
 8005cb6:	67d3      	str	r3, [r2, #124]	; 0x7c
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 8005cb8:	d01e      	beq.n	8005cf8 <HAL_DMA_DeInit+0x84>
 8005cba:	4b29      	ldr	r3, [pc, #164]	; (8005d60 <HAL_DMA_DeInit+0xec>)
 8005cbc:	429a      	cmp	r2, r3
 8005cbe:	d01b      	beq.n	8005cf8 <HAL_DMA_DeInit+0x84>
 8005cc0:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
 8005cc4:	3380      	adds	r3, #128	; 0x80
 8005cc6:	429a      	cmp	r2, r3
 8005cc8:	d016      	beq.n	8005cf8 <HAL_DMA_DeInit+0x84>
 8005cca:	f103 5380 	add.w	r3, r3, #268435456	; 0x10000000
 8005cce:	429a      	cmp	r2, r3
 8005cd0:	d012      	beq.n	8005cf8 <HAL_DMA_DeInit+0x84>
 8005cd2:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
 8005cd6:	f503 6378 	add.w	r3, r3, #3968	; 0xf80
 8005cda:	429a      	cmp	r2, r3
 8005cdc:	d00c      	beq.n	8005cf8 <HAL_DMA_DeInit+0x84>
 8005cde:	f103 5380 	add.w	r3, r3, #268435456	; 0x10000000
 8005ce2:	429a      	cmp	r2, r3
 8005ce4:	d008      	beq.n	8005cf8 <HAL_DMA_DeInit+0x84>
 8005ce6:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
 8005cea:	3380      	adds	r3, #128	; 0x80
 8005cec:	429a      	cmp	r2, r3
 8005cee:	d003      	beq.n	8005cf8 <HAL_DMA_DeInit+0x84>
 8005cf0:	f103 5380 	add.w	r3, r3, #268435456	; 0x10000000
 8005cf4:	429a      	cmp	r2, r3
 8005cf6:	d102      	bne.n	8005cfe <HAL_DMA_DeInit+0x8a>
    hdma->Instance->CTR3 = 0U;
 8005cf8:	2300      	movs	r3, #0
 8005cfa:	6553      	str	r3, [r2, #84]	; 0x54
    hdma->Instance->CBR2 = 0U;
 8005cfc:	6593      	str	r3, [r2, #88]	; 0x58
  CLEAR_BIT(p_dma_instance->PRIVCFGR, (1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU)));
 8005cfe:	2001      	movs	r0, #1
 8005d00:	f3c2 030b 	ubfx	r3, r2, #0, #12
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 8005d04:	f426 667f 	bic.w	r6, r6, #4080	; 0xff0
  CLEAR_BIT(p_dma_instance->PRIVCFGR, (1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU)));
 8005d08:	3b50      	subs	r3, #80	; 0x50
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 8005d0a:	f026 060f 	bic.w	r6, r6, #15
  CLEAR_BIT(p_dma_instance->PRIVCFGR, (1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU)));
 8005d0e:	f3c3 13c4 	ubfx	r3, r3, #7, #5
 8005d12:	6871      	ldr	r1, [r6, #4]
 8005d14:	fa00 f303 	lsl.w	r3, r0, r3
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8005d18:	f44f 40fe 	mov.w	r0, #32512	; 0x7f00
  CLEAR_BIT(p_dma_instance->PRIVCFGR, (1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU)));
 8005d1c:	ea21 0103 	bic.w	r1, r1, r3
  hdma->XferCpltCallback     = NULL;
 8005d20:	2300      	movs	r3, #0
  CLEAR_BIT(p_dma_instance->PRIVCFGR, (1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU)));
 8005d22:	6071      	str	r1, [r6, #4]
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8005d24:	60d0      	str	r0, [r2, #12]
  if (hdma->Parent != NULL)
 8005d26:	6de2      	ldr	r2, [r4, #92]	; 0x5c
  hdma->XferHalfCpltCallback = NULL;
 8005d28:	e9c4 3318 	strd	r3, r3, [r4, #96]	; 0x60
  hdma->XferAbortCallback    = NULL;
 8005d2c:	e9c4 331a 	strd	r3, r3, [r4, #104]	; 0x68
  hdma->LinkedListQueue = NULL;
 8005d30:	e9c4 331c 	strd	r3, r3, [r4, #112]	; 0x70
  if (hdma->Parent != NULL)
 8005d34:	b102      	cbz	r2, 8005d38 <HAL_DMA_DeInit+0xc4>
    hdma->Parent = NULL;
 8005d36:	65e3      	str	r3, [r4, #92]	; 0x5c
  hdma->Mode = DMA_NORMAL;
 8005d38:	2300      	movs	r3, #0
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005d3a:	65a3      	str	r3, [r4, #88]	; 0x58
  __HAL_UNLOCK(hdma);
 8005d3c:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
  hdma->State = HAL_DMA_STATE_RESET;
 8005d40:	f884 3054 	strb.w	r3, [r4, #84]	; 0x54
  return HAL_OK;
 8005d44:	4618      	mov	r0, r3
  hdma->Mode = DMA_NORMAL;
 8005d46:	6523      	str	r3, [r4, #80]	; 0x50
}
 8005d48:	bd70      	pop	{r4, r5, r6, pc}
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005d4a:	2210      	movs	r2, #16
      hdma->State = HAL_DMA_STATE_ERROR;
 8005d4c:	2303      	movs	r3, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005d4e:	65a2      	str	r2, [r4, #88]	; 0x58
      hdma->State = HAL_DMA_STATE_ERROR;
 8005d50:	f884 3054 	strb.w	r3, [r4, #84]	; 0x54
      return HAL_ERROR;
 8005d54:	2001      	movs	r0, #1
}
 8005d56:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8005d58:	2001      	movs	r0, #1
}
 8005d5a:	bd70      	pop	{r4, r5, r6, pc}
 8005d5c:	40020350 	.word	0x40020350
 8005d60:	50020350 	.word	0x50020350

08005d64 <HAL_DMA_Start_IT>:
  if (hdma == NULL)
 8005d64:	2800      	cmp	r0, #0
 8005d66:	d043      	beq.n	8005df0 <HAL_DMA_Start_IT+0x8c>
{
 8005d68:	b530      	push	{r4, r5, lr}
  if (hdma->Mode != DMA_NORMAL)
 8005d6a:	6d04      	ldr	r4, [r0, #80]	; 0x50
 8005d6c:	4684      	mov	ip, r0
 8005d6e:	2c00      	cmp	r4, #0
 8005d70:	d134      	bne.n	8005ddc <HAL_DMA_Start_IT+0x78>
  __HAL_LOCK(hdma);
 8005d72:	f890 004c 	ldrb.w	r0, [r0, #76]	; 0x4c
 8005d76:	2801      	cmp	r0, #1
 8005d78:	d038      	beq.n	8005dec <HAL_DMA_Start_IT+0x88>
 8005d7a:	2001      	movs	r0, #1
  if (hdma->State == HAL_DMA_STATE_READY)
 8005d7c:	f89c e054 	ldrb.w	lr, [ip, #84]	; 0x54
  __HAL_LOCK(hdma);
 8005d80:	f88c 004c 	strb.w	r0, [ip, #76]	; 0x4c
  if (hdma->State == HAL_DMA_STATE_READY)
 8005d84:	4586      	cmp	lr, r0
 8005d86:	d12b      	bne.n	8005de0 <HAL_DMA_Start_IT+0x7c>
    hdma->State = HAL_DMA_STATE_BUSY;
 8005d88:	2002      	movs	r0, #2
  __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8005d8a:	f44f 45fe 	mov.w	r5, #32512	; 0x7f00
    hdma->State = HAL_DMA_STATE_BUSY;
 8005d8e:	f88c 0054 	strb.w	r0, [ip, #84]	; 0x54
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005d92:	f8cc 4058 	str.w	r4, [ip, #88]	; 0x58
  MODIFY_REG(hdma->Instance->CBR1, DMA_CBR1_BNDT, (SrcDataSize & DMA_CBR1_BNDT));
 8005d96:	f8dc 4000 	ldr.w	r4, [ip]
 8005d9a:	b29b      	uxth	r3, r3
 8005d9c:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8005d9e:	0c00      	lsrs	r0, r0, #16
 8005da0:	0400      	lsls	r0, r0, #16
 8005da2:	4303      	orrs	r3, r0
 8005da4:	64a3      	str	r3, [r4, #72]	; 0x48
    if (hdma->XferHalfCpltCallback != NULL)
 8005da6:	f8dc 0064 	ldr.w	r0, [ip, #100]	; 0x64
  __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8005daa:	60e5      	str	r5, [r4, #12]
  hdma->Instance->CSAR = SrcAddress;
 8005dac:	64e1      	str	r1, [r4, #76]	; 0x4c
  hdma->Instance->CDAR = DstAddress;
 8005dae:	6522      	str	r2, [r4, #80]	; 0x50
    __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 8005db0:	6963      	ldr	r3, [r4, #20]
 8005db2:	f443 43ba 	orr.w	r3, r3, #23808	; 0x5d00
 8005db6:	6163      	str	r3, [r4, #20]
    if (hdma->XferHalfCpltCallback != NULL)
 8005db8:	b118      	cbz	r0, 8005dc2 <HAL_DMA_Start_IT+0x5e>
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 8005dba:	6963      	ldr	r3, [r4, #20]
 8005dbc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005dc0:	6163      	str	r3, [r4, #20]
    if (hdma->XferSuspendCallback != NULL)
 8005dc2:	f8dc 3070 	ldr.w	r3, [ip, #112]	; 0x70
 8005dc6:	b11b      	cbz	r3, 8005dd0 <HAL_DMA_Start_IT+0x6c>
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 8005dc8:	6963      	ldr	r3, [r4, #20]
 8005dca:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005dce:	6163      	str	r3, [r4, #20]
    __HAL_DMA_ENABLE(hdma);
 8005dd0:	6963      	ldr	r3, [r4, #20]
  return HAL_OK;
 8005dd2:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8005dd4:	f043 0301 	orr.w	r3, r3, #1
 8005dd8:	6163      	str	r3, [r4, #20]
}
 8005dda:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8005ddc:	2001      	movs	r0, #1
}
 8005dde:	bd30      	pop	{r4, r5, pc}
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8005de0:	2340      	movs	r3, #64	; 0x40
    __HAL_UNLOCK(hdma);
 8005de2:	f88c 404c 	strb.w	r4, [ip, #76]	; 0x4c
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8005de6:	f8cc 3058 	str.w	r3, [ip, #88]	; 0x58
}
 8005dea:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(hdma);
 8005dec:	2002      	movs	r0, #2
}
 8005dee:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8005df0:	2001      	movs	r0, #1
}
 8005df2:	4770      	bx	lr

08005df4 <HAL_DMA_Abort>:
{
 8005df4:	b538      	push	{r3, r4, r5, lr}
 8005df6:	4604      	mov	r4, r0
  uint32_t tickstart =  HAL_GetTick();
 8005df8:	f7ff fc76 	bl	80056e8 <HAL_GetTick>
  if (hdma == NULL)
 8005dfc:	2c00      	cmp	r4, #0
 8005dfe:	d048      	beq.n	8005e92 <HAL_DMA_Abort+0x9e>
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8005e00:	f894 3054 	ldrb.w	r3, [r4, #84]	; 0x54
 8005e04:	2b02      	cmp	r3, #2
 8005e06:	d12b      	bne.n	8005e60 <HAL_DMA_Abort+0x6c>
    hdma->State = HAL_DMA_STATE_SUSPEND;
 8005e08:	2105      	movs	r1, #5
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 8005e0a:	6823      	ldr	r3, [r4, #0]
 8005e0c:	4605      	mov	r5, r0
 8005e0e:	695a      	ldr	r2, [r3, #20]
 8005e10:	f042 0204 	orr.w	r2, r2, #4
 8005e14:	615a      	str	r2, [r3, #20]
    hdma->State = HAL_DMA_STATE_SUSPEND;
 8005e16:	f884 1054 	strb.w	r1, [r4, #84]	; 0x54
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8005e1a:	e005      	b.n	8005e28 <HAL_DMA_Abort+0x34>
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8005e1c:	f7ff fc64 	bl	80056e8 <HAL_GetTick>
 8005e20:	1b43      	subs	r3, r0, r5
 8005e22:	2b05      	cmp	r3, #5
 8005e24:	d823      	bhi.n	8005e6e <HAL_DMA_Abort+0x7a>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8005e26:	6823      	ldr	r3, [r4, #0]
 8005e28:	691a      	ldr	r2, [r3, #16]
 8005e2a:	0491      	lsls	r1, r2, #18
 8005e2c:	d5f6      	bpl.n	8005e1c <HAL_DMA_Abort+0x28>
    hdma->State = HAL_DMA_STATE_ABORT;
 8005e2e:	2504      	movs	r5, #4
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8005e30:	f44f 40fe 	mov.w	r0, #32512	; 0x7f00
    hdma->State = HAL_DMA_STATE_READY;
 8005e34:	2101      	movs	r1, #1
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8005e36:	695a      	ldr	r2, [r3, #20]
 8005e38:	f042 0202 	orr.w	r2, r2, #2
 8005e3c:	615a      	str	r2, [r3, #20]
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8005e3e:	6d22      	ldr	r2, [r4, #80]	; 0x50
    hdma->State = HAL_DMA_STATE_ABORT;
 8005e40:	f884 5054 	strb.w	r5, [r4, #84]	; 0x54
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8005e44:	0612      	lsls	r2, r2, #24
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8005e46:	60d8      	str	r0, [r3, #12]
    hdma->State = HAL_DMA_STATE_READY;
 8005e48:	f884 1054 	strb.w	r1, [r4, #84]	; 0x54
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8005e4c:	d503      	bpl.n	8005e56 <HAL_DMA_Abort+0x62>
      hdma->Instance->CBR1 = 0U;
 8005e4e:	2200      	movs	r2, #0
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8005e50:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8005e52:	7301      	strb	r1, [r0, #12]
      hdma->Instance->CBR1 = 0U;
 8005e54:	649a      	str	r2, [r3, #72]	; 0x48
    __HAL_UNLOCK(hdma);
 8005e56:	2300      	movs	r3, #0
 8005e58:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
  return HAL_OK;
 8005e5c:	4618      	mov	r0, r3
}
 8005e5e:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_UNLOCK(hdma);
 8005e60:	2300      	movs	r3, #0
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005e62:	2220      	movs	r2, #32
    __HAL_UNLOCK(hdma);
 8005e64:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
    return HAL_ERROR;
 8005e68:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005e6a:	65a2      	str	r2, [r4, #88]	; 0x58
}
 8005e6c:	bd38      	pop	{r3, r4, r5, pc}
        hdma->State = HAL_DMA_STATE_ERROR;
 8005e6e:	2103      	movs	r1, #3
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 8005e70:	6da3      	ldr	r3, [r4, #88]	; 0x58
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8005e72:	6d22      	ldr	r2, [r4, #80]	; 0x50
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 8005e74:	f043 0310 	orr.w	r3, r3, #16
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8005e78:	0610      	lsls	r0, r2, #24
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 8005e7a:	65a3      	str	r3, [r4, #88]	; 0x58
        hdma->State = HAL_DMA_STATE_ERROR;
 8005e7c:	f884 1054 	strb.w	r1, [r4, #84]	; 0x54
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8005e80:	d502      	bpl.n	8005e88 <HAL_DMA_Abort+0x94>
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8005e82:	2201      	movs	r2, #1
 8005e84:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8005e86:	731a      	strb	r2, [r3, #12]
        __HAL_UNLOCK(hdma);
 8005e88:	2300      	movs	r3, #0
 8005e8a:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
        return HAL_ERROR;
 8005e8e:	2001      	movs	r0, #1
}
 8005e90:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8005e92:	2001      	movs	r0, #1
}
 8005e94:	bd38      	pop	{r3, r4, r5, pc}
 8005e96:	bf00      	nop

08005e98 <HAL_DMA_Abort_IT>:
  if (hdma == NULL)
 8005e98:	4603      	mov	r3, r0
 8005e9a:	b190      	cbz	r0, 8005ec2 <HAL_DMA_Abort_IT+0x2a>
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8005e9c:	f890 2054 	ldrb.w	r2, [r0, #84]	; 0x54
 8005ea0:	2a02      	cmp	r2, #2
 8005ea2:	d003      	beq.n	8005eac <HAL_DMA_Abort_IT+0x14>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005ea4:	2220      	movs	r2, #32
    return HAL_ERROR;
 8005ea6:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005ea8:	659a      	str	r2, [r3, #88]	; 0x58
    return HAL_ERROR;
 8005eaa:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_ABORT;
 8005eac:	2104      	movs	r1, #4
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 8005eae:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 8005eb0:	f883 1054 	strb.w	r1, [r3, #84]	; 0x54
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 8005eb4:	6953      	ldr	r3, [r2, #20]
  return HAL_OK;
 8005eb6:	2000      	movs	r0, #0
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 8005eb8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005ebc:	430b      	orrs	r3, r1
 8005ebe:	6153      	str	r3, [r2, #20]
  return HAL_OK;
 8005ec0:	4770      	bx	lr
    return HAL_ERROR;
 8005ec2:	2001      	movs	r0, #1
}
 8005ec4:	4770      	bx	lr
 8005ec6:	bf00      	nop

08005ec8 <HAL_DMA_IRQHandler>:
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8005ec8:	2101      	movs	r1, #1
  const DMA_TypeDef *p_dma_instance = GET_DMA_INSTANCE(hdma);
 8005eca:	6803      	ldr	r3, [r0, #0]
{
 8005ecc:	b510      	push	{r4, lr}
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8005ece:	f3c3 020b 	ubfx	r2, r3, #0, #12
{
 8005ed2:	4604      	mov	r4, r0
  const DMA_TypeDef *p_dma_instance = GET_DMA_INSTANCE(hdma);
 8005ed4:	f423 607f 	bic.w	r0, r3, #4080	; 0xff0
 8005ed8:	f020 000f 	bic.w	r0, r0, #15
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8005edc:	3a50      	subs	r2, #80	; 0x50
  uint32_t global_active_flag_ns = IS_DMA_GLOBAL_ACTIVE_FLAG_NS(p_dma_instance, global_it_flag);
 8005ede:	68c0      	ldr	r0, [r0, #12]
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8005ee0:	f3c2 12c4 	ubfx	r2, r2, #7, #5
 8005ee4:	fa01 f202 	lsl.w	r2, r1, r2
  if (global_active_flag_ns == 0U)
 8005ee8:	4202      	tst	r2, r0
 8005eea:	f000 80a4 	beq.w	8006036 <HAL_DMA_IRQHandler+0x16e>
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_DTE) != 0U)
 8005eee:	691a      	ldr	r2, [r3, #16]
 8005ef0:	0552      	lsls	r2, r2, #21
 8005ef2:	d508      	bpl.n	8005f06 <HAL_DMA_IRQHandler+0x3e>
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DTE) != 0U)
 8005ef4:	695a      	ldr	r2, [r3, #20]
 8005ef6:	0550      	lsls	r0, r2, #21
 8005ef8:	d505      	bpl.n	8005f06 <HAL_DMA_IRQHandler+0x3e>
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_DTE);
 8005efa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005efe:	60da      	str	r2, [r3, #12]
      hdma->ErrorCode |= HAL_DMA_ERROR_DTE;
 8005f00:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8005f02:	430a      	orrs	r2, r1
 8005f04:	65a2      	str	r2, [r4, #88]	; 0x58
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_ULE) != 0U)
 8005f06:	691a      	ldr	r2, [r3, #16]
 8005f08:	0511      	lsls	r1, r2, #20
 8005f0a:	d509      	bpl.n	8005f20 <HAL_DMA_IRQHandler+0x58>
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_ULE) != 0U)
 8005f0c:	695a      	ldr	r2, [r3, #20]
 8005f0e:	0512      	lsls	r2, r2, #20
 8005f10:	d506      	bpl.n	8005f20 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_ULE);
 8005f12:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005f16:	60da      	str	r2, [r3, #12]
      hdma->ErrorCode |= HAL_DMA_ERROR_ULE;
 8005f18:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8005f1a:	f042 0202 	orr.w	r2, r2, #2
 8005f1e:	65a2      	str	r2, [r4, #88]	; 0x58
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_USE) != 0U)
 8005f20:	691a      	ldr	r2, [r3, #16]
 8005f22:	04d0      	lsls	r0, r2, #19
 8005f24:	d509      	bpl.n	8005f3a <HAL_DMA_IRQHandler+0x72>
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_USE) != 0U)
 8005f26:	695a      	ldr	r2, [r3, #20]
 8005f28:	04d1      	lsls	r1, r2, #19
 8005f2a:	d506      	bpl.n	8005f3a <HAL_DMA_IRQHandler+0x72>
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_USE);
 8005f2c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005f30:	60da      	str	r2, [r3, #12]
      hdma->ErrorCode |= HAL_DMA_ERROR_USE;
 8005f32:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8005f34:	f042 0204 	orr.w	r2, r2, #4
 8005f38:	65a2      	str	r2, [r4, #88]	; 0x58
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TO) != 0U)
 8005f3a:	691a      	ldr	r2, [r3, #16]
 8005f3c:	0452      	lsls	r2, r2, #17
 8005f3e:	d509      	bpl.n	8005f54 <HAL_DMA_IRQHandler+0x8c>
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TO) != 0U)
 8005f40:	695a      	ldr	r2, [r3, #20]
 8005f42:	0450      	lsls	r0, r2, #17
 8005f44:	d506      	bpl.n	8005f54 <HAL_DMA_IRQHandler+0x8c>
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TO);
 8005f46:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005f4a:	60da      	str	r2, [r3, #12]
      hdma->ErrorCode |= HAL_DMA_ERROR_TO;
 8005f4c:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8005f4e:	f042 0208 	orr.w	r2, r2, #8
 8005f52:	65a2      	str	r2, [r4, #88]	; 0x58
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_HT) != 0U)
 8005f54:	691a      	ldr	r2, [r3, #16]
 8005f56:	0591      	lsls	r1, r2, #22
 8005f58:	d50a      	bpl.n	8005f70 <HAL_DMA_IRQHandler+0xa8>
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8005f5a:	695a      	ldr	r2, [r3, #20]
 8005f5c:	0592      	lsls	r2, r2, #22
 8005f5e:	d507      	bpl.n	8005f70 <HAL_DMA_IRQHandler+0xa8>
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_HT);
 8005f60:	f44f 7100 	mov.w	r1, #512	; 0x200
      if (hdma->XferHalfCpltCallback != NULL)
 8005f64:	6e62      	ldr	r2, [r4, #100]	; 0x64
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_HT);
 8005f66:	60d9      	str	r1, [r3, #12]
      if (hdma->XferHalfCpltCallback != NULL)
 8005f68:	b112      	cbz	r2, 8005f70 <HAL_DMA_IRQHandler+0xa8>
        hdma->XferHalfCpltCallback(hdma);
 8005f6a:	4620      	mov	r0, r4
 8005f6c:	4790      	blx	r2
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_SUSP) != 0U)
 8005f6e:	6823      	ldr	r3, [r4, #0]
 8005f70:	691a      	ldr	r2, [r3, #16]
 8005f72:	0490      	lsls	r0, r2, #18
 8005f74:	d511      	bpl.n	8005f9a <HAL_DMA_IRQHandler+0xd2>
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_SUSP) != 0U)
 8005f76:	695a      	ldr	r2, [r3, #20]
 8005f78:	0491      	lsls	r1, r2, #18
 8005f7a:	d50e      	bpl.n	8005f9a <HAL_DMA_IRQHandler+0xd2>
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_SUSP);
 8005f7c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005f80:	60da      	str	r2, [r3, #12]
      if (hdma->State == HAL_DMA_STATE_ABORT)
 8005f82:	f894 2054 	ldrb.w	r2, [r4, #84]	; 0x54
 8005f86:	2a04      	cmp	r2, #4
 8005f88:	d03d      	beq.n	8006006 <HAL_DMA_IRQHandler+0x13e>
        hdma->State = HAL_DMA_STATE_SUSPEND;
 8005f8a:	2105      	movs	r1, #5
        if (hdma->XferSuspendCallback != NULL)
 8005f8c:	6f22      	ldr	r2, [r4, #112]	; 0x70
        hdma->State = HAL_DMA_STATE_SUSPEND;
 8005f8e:	f884 1054 	strb.w	r1, [r4, #84]	; 0x54
        if (hdma->XferSuspendCallback != NULL)
 8005f92:	b112      	cbz	r2, 8005f9a <HAL_DMA_IRQHandler+0xd2>
          hdma->XferSuspendCallback(hdma);
 8005f94:	4620      	mov	r0, r4
 8005f96:	4790      	blx	r2
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TC) != 0U)
 8005f98:	6823      	ldr	r3, [r4, #0]
 8005f9a:	691a      	ldr	r2, [r3, #16]
 8005f9c:	05d0      	lsls	r0, r2, #23
 8005f9e:	d518      	bpl.n	8005fd2 <HAL_DMA_IRQHandler+0x10a>
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8005fa0:	695a      	ldr	r2, [r3, #20]
 8005fa2:	05d1      	lsls	r1, r2, #23
 8005fa4:	d515      	bpl.n	8005fd2 <HAL_DMA_IRQHandler+0x10a>
      if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8005fa6:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8005fa8:	0612      	lsls	r2, r2, #24
 8005faa:	d545      	bpl.n	8006038 <HAL_DMA_IRQHandler+0x170>
        if (hdma->Instance->CLLR == 0U)
 8005fac:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8005fae:	b932      	cbnz	r2, 8005fbe <HAL_DMA_IRQHandler+0xf6>
          if (hdma->Instance->CBR1 == 0U)
 8005fb0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005fb2:	b922      	cbnz	r2, 8005fbe <HAL_DMA_IRQHandler+0xf6>
            hdma->State = HAL_DMA_STATE_READY;
 8005fb4:	2201      	movs	r2, #1
            hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8005fb6:	6f61      	ldr	r1, [r4, #116]	; 0x74
            hdma->State = HAL_DMA_STATE_READY;
 8005fb8:	f884 2054 	strb.w	r2, [r4, #84]	; 0x54
            hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8005fbc:	730a      	strb	r2, [r1, #12]
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT));
 8005fbe:	f44f 7040 	mov.w	r0, #768	; 0x300
      __HAL_UNLOCK(hdma);
 8005fc2:	2100      	movs	r1, #0
      if (hdma->XferCpltCallback != NULL)
 8005fc4:	6e22      	ldr	r2, [r4, #96]	; 0x60
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT));
 8005fc6:	60d8      	str	r0, [r3, #12]
      __HAL_UNLOCK(hdma);
 8005fc8:	f884 104c 	strb.w	r1, [r4, #76]	; 0x4c
      if (hdma->XferCpltCallback != NULL)
 8005fcc:	b10a      	cbz	r2, 8005fd2 <HAL_DMA_IRQHandler+0x10a>
        hdma->XferCpltCallback(hdma);
 8005fce:	4620      	mov	r0, r4
 8005fd0:	4790      	blx	r2
  if (hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005fd2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d02e      	beq.n	8006036 <HAL_DMA_IRQHandler+0x16e>
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8005fd8:	6822      	ldr	r2, [r4, #0]
    hdma->State = HAL_DMA_STATE_READY;
 8005fda:	2101      	movs	r1, #1
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8005fdc:	6953      	ldr	r3, [r2, #20]
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8005fde:	6d20      	ldr	r0, [r4, #80]	; 0x50
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8005fe0:	f043 0302 	orr.w	r3, r3, #2
 8005fe4:	6153      	str	r3, [r2, #20]
    __HAL_UNLOCK(hdma);
 8005fe6:	2200      	movs	r2, #0
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8005fe8:	0603      	lsls	r3, r0, #24
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8005fea:	bf48      	it	mi
 8005fec:	6f63      	ldrmi	r3, [r4, #116]	; 0x74
    hdma->State = HAL_DMA_STATE_READY;
 8005fee:	f884 1054 	strb.w	r1, [r4, #84]	; 0x54
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8005ff2:	bf48      	it	mi
 8005ff4:	7319      	strbmi	r1, [r3, #12]
    if (hdma->XferErrorCallback != NULL)
 8005ff6:	6ea3      	ldr	r3, [r4, #104]	; 0x68
    __HAL_UNLOCK(hdma);
 8005ff8:	f884 204c 	strb.w	r2, [r4, #76]	; 0x4c
    if (hdma->XferErrorCallback != NULL)
 8005ffc:	b1db      	cbz	r3, 8006036 <HAL_DMA_IRQHandler+0x16e>
      hdma->XferErrorCallback(hdma);
 8005ffe:	4620      	mov	r0, r4
}
 8006000:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hdma->XferErrorCallback(hdma);
 8006004:	4718      	bx	r3
        hdma->State = HAL_DMA_STATE_READY;
 8006006:	2101      	movs	r1, #1
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_SUSP);
 8006008:	695a      	ldr	r2, [r3, #20]
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800600a:	6d20      	ldr	r0, [r4, #80]	; 0x50
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_SUSP);
 800600c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006010:	615a      	str	r2, [r3, #20]
        hdma->Instance->CCR |= DMA_CCR_RESET;
 8006012:	695a      	ldr	r2, [r3, #20]
 8006014:	f042 0202 	orr.w	r2, r2, #2
 8006018:	615a      	str	r2, [r3, #20]
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800601a:	0602      	lsls	r2, r0, #24
        hdma->State = HAL_DMA_STATE_READY;
 800601c:	f884 1054 	strb.w	r1, [r4, #84]	; 0x54
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8006020:	d503      	bpl.n	800602a <HAL_DMA_IRQHandler+0x162>
          hdma->Instance->CBR1 = 0U;
 8006022:	2200      	movs	r2, #0
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8006024:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8006026:	7301      	strb	r1, [r0, #12]
          hdma->Instance->CBR1 = 0U;
 8006028:	649a      	str	r2, [r3, #72]	; 0x48
        __HAL_UNLOCK(hdma);
 800602a:	2200      	movs	r2, #0
        if (hdma->XferAbortCallback != NULL)
 800602c:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
        __HAL_UNLOCK(hdma);
 800602e:	f884 204c 	strb.w	r2, [r4, #76]	; 0x4c
        if (hdma->XferAbortCallback != NULL)
 8006032:	2b00      	cmp	r3, #0
 8006034:	d1e3      	bne.n	8005ffe <HAL_DMA_IRQHandler+0x136>
}
 8006036:	bd10      	pop	{r4, pc}
        if (hdma->Instance->CBR1 == 0U)
 8006038:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800603a:	2a00      	cmp	r2, #0
 800603c:	d1bf      	bne.n	8005fbe <HAL_DMA_IRQHandler+0xf6>
          hdma->State = HAL_DMA_STATE_READY;
 800603e:	2201      	movs	r2, #1
 8006040:	f884 2054 	strb.w	r2, [r4, #84]	; 0x54
 8006044:	e7bb      	b.n	8005fbe <HAL_DMA_IRQHandler+0xf6>
 8006046:	bf00      	nop

08006048 <HAL_DMA_ConfigChannelAttributes>:
  if (hdma == NULL)
 8006048:	b1e8      	cbz	r0, 8006086 <HAL_DMA_ConfigChannelAttributes+0x3e>
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) == DMA_CHANNEL_ATTR_PRIV_MASK)
 800604a:	f011 0310 	ands.w	r3, r1, #16
 800604e:	d018      	beq.n	8006082 <HAL_DMA_ConfigChannelAttributes+0x3a>
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8006050:	f04f 0c01 	mov.w	ip, #1
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 8006054:	6803      	ldr	r3, [r0, #0]
    if ((ChannelAttributes & DMA_CHANNEL_PRIV) == DMA_CHANNEL_PRIV)
 8006056:	f001 0111 	and.w	r1, r1, #17
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 800605a:	f3c3 020b 	ubfx	r2, r3, #0, #12
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 800605e:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8006062:	f023 030f 	bic.w	r3, r3, #15
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8006066:	3a50      	subs	r2, #80	; 0x50
    if ((ChannelAttributes & DMA_CHANNEL_PRIV) == DMA_CHANNEL_PRIV)
 8006068:	2911      	cmp	r1, #17
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 800606a:	f3c2 12c4 	ubfx	r2, r2, #7, #5
      p_dma_instance->PRIVCFGR |= channel_idx;
 800606e:	6859      	ldr	r1, [r3, #4]
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8006070:	fa0c f202 	lsl.w	r2, ip, r2
      p_dma_instance->PRIVCFGR |= channel_idx;
 8006074:	bf0c      	ite	eq
 8006076:	430a      	orreq	r2, r1
      p_dma_instance->PRIVCFGR &= (~channel_idx);
 8006078:	ea21 0202 	bicne.w	r2, r1, r2
  return HAL_OK;
 800607c:	2000      	movs	r0, #0
      p_dma_instance->PRIVCFGR &= (~channel_idx);
 800607e:	605a      	str	r2, [r3, #4]
 8006080:	4770      	bx	lr
  return HAL_OK;
 8006082:	4618      	mov	r0, r3
}
 8006084:	4770      	bx	lr
    return HAL_ERROR;
 8006086:	2001      	movs	r0, #1
 8006088:	4770      	bx	lr
 800608a:	bf00      	nop

0800608c <HAL_DMAEx_List_Start_IT>:
  HAL_DMA_StateTypeDef dma_state;
  uint32_t ccr_value;
  uint32_t cllr_mask;

  /* Check the DMA peripheral handle and the linked-list queue parameters */
  if ((hdma == NULL) || (hdma->LinkedListQueue == NULL))
 800608c:	b1f8      	cbz	r0, 80060ce <HAL_DMAEx_List_Start_IT+0x42>
 800608e:	6f42      	ldr	r2, [r0, #116]	; 0x74
 8006090:	4603      	mov	r3, r0
 8006092:	b1e2      	cbz	r2, 80060ce <HAL_DMAEx_List_Start_IT+0x42>
  {
    return HAL_ERROR;
  }

  /* Check the DMA Mode is not DMA_NORMAL */
  if (hdma->Mode == DMA_NORMAL)
 8006094:	6d01      	ldr	r1, [r0, #80]	; 0x50
 8006096:	b1d1      	cbz	r1, 80060ce <HAL_DMAEx_List_Start_IT+0x42>
{
 8006098:	b410      	push	{r4}
  {
    return HAL_ERROR;
  }

  /* Check DMA channel state */
  dma_state = hdma->State;
 800609a:	f890 0054 	ldrb.w	r0, [r0, #84]	; 0x54
  ccr_value = hdma->Instance->CCR & DMA_CCR_LSM;
 800609e:	6819      	ldr	r1, [r3, #0]
  if ((dma_state == HAL_DMA_STATE_READY) || ((dma_state == HAL_DMA_STATE_BUSY) && (ccr_value != 0U)))
 80060a0:	2801      	cmp	r0, #1
  ccr_value = hdma->Instance->CCR & DMA_CCR_LSM;
 80060a2:	694c      	ldr	r4, [r1, #20]
  dma_state = hdma->State;
 80060a4:	fa5f fc80 	uxtb.w	ip, r0
  if ((dma_state == HAL_DMA_STATE_READY) || ((dma_state == HAL_DMA_STATE_BUSY) && (ccr_value != 0U)))
 80060a8:	d004      	beq.n	80060b4 <HAL_DMAEx_List_Start_IT+0x28>
 80060aa:	f1bc 0f02 	cmp.w	ip, #2
 80060ae:	d110      	bne.n	80060d2 <HAL_DMAEx_List_Start_IT+0x46>
 80060b0:	03e0      	lsls	r0, r4, #15
 80060b2:	d50e      	bpl.n	80060d2 <HAL_DMAEx_List_Start_IT+0x46>
  {
    /* Check DMA channel state is ready */
    if (hdma->State == HAL_DMA_STATE_READY)
 80060b4:	f893 0054 	ldrb.w	r0, [r3, #84]	; 0x54
 80060b8:	2801      	cmp	r0, #1
 80060ba:	b2c4      	uxtb	r4, r0
 80060bc:	d012      	beq.n	80060e4 <HAL_DMAEx_List_Start_IT+0x58>
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 80060be:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 80060c0:	694b      	ldr	r3, [r1, #20]
 80060c2:	f043 0301 	orr.w	r3, r3, #1
 80060c6:	614b      	str	r3, [r1, #20]
}
 80060c8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80060cc:	4770      	bx	lr
    return HAL_ERROR;
 80060ce:	2001      	movs	r0, #1
}
 80060d0:	4770      	bx	lr
    __HAL_UNLOCK(hdma);
 80060d2:	2200      	movs	r2, #0
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80060d4:	2140      	movs	r1, #64	; 0x40
    __HAL_UNLOCK(hdma);
 80060d6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    return HAL_ERROR;
 80060da:	2001      	movs	r0, #1
}
 80060dc:	f85d 4b04 	ldr.w	r4, [sp], #4
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80060e0:	6599      	str	r1, [r3, #88]	; 0x58
}
 80060e2:	4770      	bx	lr
      __HAL_LOCK(hdma);
 80060e4:	f893 004c 	ldrb.w	r0, [r3, #76]	; 0x4c
 80060e8:	2801      	cmp	r0, #1
 80060ea:	d02b      	beq.n	8006144 <HAL_DMAEx_List_Start_IT+0xb8>
      hdma->ErrorCode                  = HAL_DMA_ERROR_NONE;
 80060ec:	2000      	movs	r0, #0
      hdma->State                  = HAL_DMA_STATE_BUSY;
 80060ee:	f04f 0c02 	mov.w	ip, #2
      __HAL_LOCK(hdma);
 80060f2:	f883 404c 	strb.w	r4, [r3, #76]	; 0x4c
      hdma->State                  = HAL_DMA_STATE_BUSY;
 80060f6:	f883 c054 	strb.w	ip, [r3, #84]	; 0x54
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_BUSY;
 80060fa:	f882 c00c 	strb.w	ip, [r2, #12]
      hdma->ErrorCode                  = HAL_DMA_ERROR_NONE;
 80060fe:	6598      	str	r0, [r3, #88]	; 0x58
      hdma->LinkedListQueue->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 8006100:	6110      	str	r0, [r2, #16]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 8006102:	6948      	ldr	r0, [r1, #20]
      if (hdma->XferHalfCpltCallback != NULL)
 8006104:	6e5c      	ldr	r4, [r3, #100]	; 0x64
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 8006106:	f440 40ba 	orr.w	r0, r0, #23808	; 0x5d00
 800610a:	6148      	str	r0, [r1, #20]
      if (hdma->XferHalfCpltCallback != NULL)
 800610c:	b11c      	cbz	r4, 8006116 <HAL_DMAEx_List_Start_IT+0x8a>
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 800610e:	6948      	ldr	r0, [r1, #20]
 8006110:	f440 7000 	orr.w	r0, r0, #512	; 0x200
 8006114:	6148      	str	r0, [r1, #20]
      if (hdma->XferSuspendCallback != NULL)
 8006116:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006118:	b11b      	cbz	r3, 8006122 <HAL_DMAEx_List_Start_IT+0x96>
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 800611a:	694b      	ldr	r3, [r1, #20]
 800611c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006120:	614b      	str	r3, [r1, #20]
      DMA_List_GetCLLRNodeInfo(hdma->LinkedListQueue->Head, &cllr_mask, NULL);
 8006122:	6813      	ldr	r3, [r2, #0]
  else
  {
    /* Update CLLR register mask value */
    if (cllr_mask != NULL)
    {
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_ULL;
 8006124:	4808      	ldr	r0, [pc, #32]	; (8006148 <HAL_DMAEx_List_Start_IT+0xbc>)
  if ((pNode->NodeInfo & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8006126:	6a1c      	ldr	r4, [r3, #32]
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_ULL;
 8006128:	4a08      	ldr	r2, [pc, #32]	; (800614c <HAL_DMAEx_List_Start_IT+0xc0>)
 800612a:	f014 0f02 	tst.w	r4, #2
      hdma->Instance->CLLR  = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLLR_LA) | cllr_mask;
 800612e:	f64f 74fc 	movw	r4, #65532	; 0xfffc
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_ULL;
 8006132:	bf08      	it	eq
 8006134:	4602      	moveq	r2, r0
      hdma->Instance->CLBAR = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLBAR_LBA);
 8006136:	0c18      	lsrs	r0, r3, #16
      hdma->Instance->CLLR  = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLLR_LA) | cllr_mask;
 8006138:	4023      	ands	r3, r4
      hdma->Instance->CLBAR = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLBAR_LBA);
 800613a:	0400      	lsls	r0, r0, #16
      hdma->Instance->CLLR  = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLLR_LA) | cllr_mask;
 800613c:	4313      	orrs	r3, r2
      hdma->Instance->CLBAR = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLBAR_LBA);
 800613e:	6008      	str	r0, [r1, #0]
      hdma->Instance->CLLR  = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLLR_LA) | cllr_mask;
 8006140:	67cb      	str	r3, [r1, #124]	; 0x7c
 8006142:	e7bc      	b.n	80060be <HAL_DMAEx_List_Start_IT+0x32>
      __HAL_LOCK(hdma);
 8006144:	2002      	movs	r0, #2
 8006146:	e7bf      	b.n	80060c8 <HAL_DMAEx_List_Start_IT+0x3c>
 8006148:	f8010000 	.word	0xf8010000
 800614c:	fe010000 	.word	0xfe010000

08006150 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8006150:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8006154:	680c      	ldr	r4, [r1, #0]
{
 8006156:	b083      	sub	sp, #12
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8006158:	2c00      	cmp	r4, #0
 800615a:	f000 80c8 	beq.w	80062ee <HAL_GPIO_Init+0x19e>
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        tmp = EXTI->EXTICR[position >> 2U];
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800615e:	4a65      	ldr	r2, [pc, #404]	; (80062f4 <HAL_GPIO_Init+0x1a4>)
  uint32_t position = 0U;
 8006160:	2300      	movs	r3, #0
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8006162:	ea02 2290 	and.w	r2, r2, r0, lsr #10
        EXTI->EXTICR[position >> 2U] = tmp;

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8006166:	4e64      	ldr	r6, [pc, #400]	; (80062f8 <HAL_GPIO_Init+0x1a8>)
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8006168:	9201      	str	r2, [sp, #4]
 800616a:	e068      	b.n	800623e <HAL_GPIO_Init+0xee>
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 800616c:	2703      	movs	r7, #3
      tmp = GPIOx->MODER;
 800616e:	f8d0 b000 	ldr.w	fp, [r0]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8006172:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8006176:	fa07 f70c 	lsl.w	r7, r7, ip
 800617a:	ea2b 0b07 	bic.w	fp, fp, r7
 800617e:	43ff      	mvns	r7, r7
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8006180:	f002 0903 	and.w	r9, r2, #3
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006184:	f10e 3eff 	add.w	lr, lr, #4294967295	; 0xffffffff
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8006188:	fa09 fa0c 	lsl.w	sl, r9, ip
 800618c:	ea4a 0a0b 	orr.w	sl, sl, fp
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006190:	f1be 0f01 	cmp.w	lr, #1
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8006194:	9700      	str	r7, [sp, #0]
      GPIOx->MODER = tmp;
 8006196:	f8c0 a000 	str.w	sl, [r0]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800619a:	f240 8088 	bls.w	80062ae <HAL_GPIO_Init+0x15e>
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 800619e:	f1b9 0f03 	cmp.w	r9, #3
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 80061a2:	688d      	ldr	r5, [r1, #8]
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 80061a4:	f000 809f 	beq.w	80062e6 <HAL_GPIO_Init+0x196>
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 80061a8:	fa05 f50c 	lsl.w	r5, r5, ip
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 80061ac:	9f00      	ldr	r7, [sp, #0]
        tmp = GPIOx->PUPDR;
 80061ae:	f8d0 c00c 	ldr.w	ip, [r0, #12]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 80061b2:	ea0c 0707 	and.w	r7, ip, r7
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 80061b6:	433d      	orrs	r5, r7
        GPIOx->PUPDR = tmp;
 80061b8:	60c5      	str	r5, [r0, #12]
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80061ba:	00d5      	lsls	r5, r2, #3
 80061bc:	d53b      	bpl.n	8006236 <HAL_GPIO_Init+0xe6>
        tmp = EXTI->EXTICR[position >> 2U];
 80061be:	f023 0703 	bic.w	r7, r3, #3
 80061c2:	f107 4988 	add.w	r9, r7, #1140850688	; 0x44000000
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80061c6:	270f      	movs	r7, #15
 80061c8:	f003 0503 	and.w	r5, r3, #3
 80061cc:	00ed      	lsls	r5, r5, #3
 80061ce:	fa07 fe05 	lsl.w	lr, r7, r5
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80061d2:	9f01      	ldr	r7, [sp, #4]
 80061d4:	f509 3908 	add.w	r9, r9, #139264	; 0x22000
 80061d8:	fa07 f505 	lsl.w	r5, r7, r5
        tmp &= ~((uint32_t)iocurrent);
 80061dc:	ea6f 0708 	mvn.w	r7, r8
        tmp = EXTI->EXTICR[position >> 2U];
 80061e0:	f8d9 c060 	ldr.w	ip, [r9, #96]	; 0x60
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80061e4:	f412 1f80 	tst.w	r2, #1048576	; 0x100000
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80061e8:	ea2c 0c0e 	bic.w	ip, ip, lr
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80061ec:	ea45 050c 	orr.w	r5, r5, ip
        EXTI->EXTICR[position >> 2U] = tmp;
 80061f0:	f8c9 5060 	str.w	r5, [r9, #96]	; 0x60
        tmp = EXTI->RTSR1;
 80061f4:	6835      	ldr	r5, [r6, #0]
        tmp &= ~((uint32_t)iocurrent);
 80061f6:	bf0c      	ite	eq
 80061f8:	403d      	andeq	r5, r7
        {
          tmp |= iocurrent;
 80061fa:	ea48 0505 	orrne.w	r5, r8, r5
        }
        EXTI->RTSR1 = tmp;
 80061fe:	6035      	str	r5, [r6, #0]

        tmp = EXTI->FTSR1;
 8006200:	6875      	ldr	r5, [r6, #4]
        tmp &= ~((uint32_t)iocurrent);
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006202:	f412 1f00 	tst.w	r2, #2097152	; 0x200000
        tmp &= ~((uint32_t)iocurrent);
 8006206:	bf0c      	ite	eq
 8006208:	403d      	andeq	r5, r7
        {
          tmp |= iocurrent;
 800620a:	ea48 0505 	orrne.w	r5, r8, r5
        }
        EXTI->FTSR1 = tmp;
 800620e:	6075      	str	r5, [r6, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8006210:	f8d6 5084 	ldr.w	r5, [r6, #132]	; 0x84
        tmp &= ~((uint32_t)iocurrent);
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006214:	f412 3f00 	tst.w	r2, #131072	; 0x20000
        tmp &= ~((uint32_t)iocurrent);
 8006218:	bf0c      	ite	eq
 800621a:	403d      	andeq	r5, r7
        {
          tmp |= iocurrent;
 800621c:	ea48 0505 	orrne.w	r5, r8, r5
        }
        EXTI->EMR1 = tmp;
 8006220:	f8c6 5084 	str.w	r5, [r6, #132]	; 0x84

        tmp = EXTI->IMR1;
 8006224:	f8d6 5080 	ldr.w	r5, [r6, #128]	; 0x80
        tmp &= ~((uint32_t)iocurrent);
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006228:	03d2      	lsls	r2, r2, #15
        tmp &= ~((uint32_t)iocurrent);
 800622a:	bf54      	ite	pl
 800622c:	403d      	andpl	r5, r7
        {
          tmp |= iocurrent;
 800622e:	ea48 0505 	orrmi.w	r5, r8, r5
        }
        EXTI->IMR1 = tmp;
 8006232:	f8c6 5080 	str.w	r5, [r6, #128]	; 0x80
      }
    }

    position++;
 8006236:	3301      	adds	r3, #1
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8006238:	fa34 f203 	lsrs.w	r2, r4, r3
 800623c:	d057      	beq.n	80062ee <HAL_GPIO_Init+0x19e>
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 800623e:	2201      	movs	r2, #1
 8006240:	fa02 f503 	lsl.w	r5, r2, r3
    if (iocurrent != 0U)
 8006244:	ea15 0804 	ands.w	r8, r5, r4
 8006248:	d0f5      	beq.n	8006236 <HAL_GPIO_Init+0xe6>
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800624a:	684a      	ldr	r2, [r1, #4]
 800624c:	f022 0e10 	bic.w	lr, r2, #16
 8006250:	f1be 0f02 	cmp.w	lr, #2
 8006254:	d18a      	bne.n	800616c <HAL_GPIO_Init+0x1c>
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8006256:	f04f 090f 	mov.w	r9, #15
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800625a:	690f      	ldr	r7, [r1, #16]
        tmp = GPIOx->AFR[position >> 3U];
 800625c:	ea4f 0ed3 	mov.w	lr, r3, lsr #3
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8006260:	f003 0c07 	and.w	ip, r3, #7
 8006264:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8006268:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800626c:	f007 070f 	and.w	r7, r7, #15
 8006270:	fa07 f70c 	lsl.w	r7, r7, ip
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8006274:	fa09 fc0c 	lsl.w	ip, r9, ip
        tmp = GPIOx->AFR[position >> 3U];
 8006278:	f8de 9020 	ldr.w	r9, [lr, #32]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800627c:	ea29 0c0c 	bic.w	ip, r9, ip
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8006280:	ea47 070c 	orr.w	r7, r7, ip
        GPIOx->AFR[position >> 3U] = tmp;
 8006284:	f8ce 7020 	str.w	r7, [lr, #32]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8006288:	2703      	movs	r7, #3
      tmp = GPIOx->MODER;
 800628a:	f8d0 a000 	ldr.w	sl, [r0]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 800628e:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8006292:	fa07 f70c 	lsl.w	r7, r7, ip
 8006296:	ea2a 0a07 	bic.w	sl, sl, r7
 800629a:	43ff      	mvns	r7, r7
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 800629c:	f002 0903 	and.w	r9, r2, #3
 80062a0:	fa09 fe0c 	lsl.w	lr, r9, ip
 80062a4:	ea4e 0e0a 	orr.w	lr, lr, sl
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80062a8:	9700      	str	r7, [sp, #0]
      GPIOx->MODER = tmp;
 80062aa:	f8c0 e000 	str.w	lr, [r0]
        tmp = GPIOx->OSPEEDR;
 80062ae:	f8d0 e008 	ldr.w	lr, [r0, #8]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80062b2:	9f00      	ldr	r7, [sp, #0]
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 80062b4:	f1b9 0f03 	cmp.w	r9, #3
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80062b8:	ea0e 0e07 	and.w	lr, lr, r7
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80062bc:	68cf      	ldr	r7, [r1, #12]
 80062be:	fa07 fa0c 	lsl.w	sl, r7, ip
 80062c2:	ea4a 0e0e 	orr.w	lr, sl, lr
        GPIOx->OSPEEDR = tmp;
 80062c6:	f8c0 e008 	str.w	lr, [r0, #8]
        tmp = GPIOx->OTYPER;
 80062ca:	f8d0 e004 	ldr.w	lr, [r0, #4]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 80062ce:	ea2e 0e05 	bic.w	lr, lr, r5
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80062d2:	f3c2 1500 	ubfx	r5, r2, #4, #1
 80062d6:	fa05 f503 	lsl.w	r5, r5, r3
 80062da:	ea45 050e 	orr.w	r5, r5, lr
        GPIOx->OTYPER = tmp;
 80062de:	6045      	str	r5, [r0, #4]
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 80062e0:	688d      	ldr	r5, [r1, #8]
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 80062e2:	f47f af61 	bne.w	80061a8 <HAL_GPIO_Init+0x58>
 80062e6:	2d01      	cmp	r5, #1
 80062e8:	f47f af5e 	bne.w	80061a8 <HAL_GPIO_Init+0x58>
 80062ec:	e765      	b.n	80061ba <HAL_GPIO_Init+0x6a>
  }
}
 80062ee:	b003      	add	sp, #12
 80062f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062f4:	002f7f7f 	.word	0x002f7f7f
 80062f8:	44022000 	.word	0x44022000

080062fc <HAL_GPIO_DeInit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 80062fc:	2900      	cmp	r1, #0
 80062fe:	d064      	beq.n	80063ca <HAL_GPIO_DeInit+0xce>
{
 8006300:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0U;
 8006304:	2300      	movs	r3, #0
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 8006306:	f04f 0b01 	mov.w	fp, #1
    if (iocurrent != 0U)
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = EXTI->EXTICR[position >> 2U];
      tmp &= ((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800630a:	f04f 080f 	mov.w	r8, #15
      if (tmp == (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos)))
 800630e:	4a2f      	ldr	r2, [pc, #188]	; (80063cc <HAL_GPIO_DeInit+0xd0>)
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8006310:	f8df 90bc 	ldr.w	r9, [pc, #188]	; 80063d0 <HAL_GPIO_DeInit+0xd4>
      if (tmp == (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos)))
 8006314:	ea02 2a90 	and.w	sl, r2, r0, lsr #10

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
    }

    position++;
 8006318:	f023 0403 	bic.w	r4, r3, #3
      tmp &= ((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800631c:	f003 0203 	and.w	r2, r3, #3
    iocurrent = (GPIO_Pin) & (1UL << position);
 8006320:	fa0b f503 	lsl.w	r5, fp, r3
      tmp &= ((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8006324:	00d2      	lsls	r2, r2, #3
 8006326:	f104 4488 	add.w	r4, r4, #1140850688	; 0x44000000
    if (iocurrent != 0U)
 800632a:	ea15 0e01 	ands.w	lr, r5, r1
      tmp &= ((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800632e:	fa08 f702 	lsl.w	r7, r8, r2
 8006332:	f504 3408 	add.w	r4, r4, #139264	; 0x22000
      if (tmp == (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos)))
 8006336:	fa0a f202 	lsl.w	r2, sl, r2
    if (iocurrent != 0U)
 800633a:	d040      	beq.n	80063be <HAL_GPIO_DeInit+0xc2>
      tmp = EXTI->EXTICR[position >> 2U];
 800633c:	6e26      	ldr	r6, [r4, #96]	; 0x60
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 800633e:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      tmp &= ((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8006342:	403e      	ands	r6, r7
      if (tmp == (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos)))
 8006344:	42b2      	cmp	r2, r6
 8006346:	d11b      	bne.n	8006380 <HAL_GPIO_DeInit+0x84>
        EXTI->IMR1 &= ~(iocurrent);
 8006348:	f8d9 2080 	ldr.w	r2, [r9, #128]	; 0x80
 800634c:	ea22 020e 	bic.w	r2, r2, lr
 8006350:	f8c9 2080 	str.w	r2, [r9, #128]	; 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8006354:	f8d9 2084 	ldr.w	r2, [r9, #132]	; 0x84
 8006358:	ea22 020e 	bic.w	r2, r2, lr
 800635c:	f8c9 2084 	str.w	r2, [r9, #132]	; 0x84
        EXTI->RTSR1 &= ~(iocurrent);
 8006360:	f8d9 2000 	ldr.w	r2, [r9]
 8006364:	ea22 020e 	bic.w	r2, r2, lr
 8006368:	f8c9 2000 	str.w	r2, [r9]
        EXTI->FTSR1 &= ~(iocurrent);
 800636c:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8006370:	ea22 020e 	bic.w	r2, r2, lr
 8006374:	f8c9 2004 	str.w	r2, [r9, #4]
        EXTI->EXTICR[position >> 2U] &= ~tmp;
 8006378:	6e22      	ldr	r2, [r4, #96]	; 0x60
 800637a:	ea22 0707 	bic.w	r7, r2, r7
 800637e:	6627      	str	r7, [r4, #96]	; 0x60
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8006380:	2203      	movs	r2, #3
 8006382:	6806      	ldr	r6, [r0, #0]
 8006384:	fa02 f40c 	lsl.w	r4, r2, ip
 8006388:	4326      	orrs	r6, r4
      GPIOx->AFR[position >> 3U] &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800638a:	fa23 f202 	lsr.w	r2, r3, r2
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 800638e:	6006      	str	r6, [r0, #0]
      GPIOx->AFR[position >> 3U] &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8006390:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8006394:	f003 0607 	and.w	r6, r3, #7
 8006398:	6a17      	ldr	r7, [r2, #32]
 800639a:	00b6      	lsls	r6, r6, #2
 800639c:	fa08 f606 	lsl.w	r6, r8, r6
 80063a0:	ea27 0606 	bic.w	r6, r7, r6
 80063a4:	6216      	str	r6, [r2, #32]
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80063a6:	6882      	ldr	r2, [r0, #8]
 80063a8:	ea22 0204 	bic.w	r2, r2, r4
 80063ac:	6082      	str	r2, [r0, #8]
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 80063ae:	6842      	ldr	r2, [r0, #4]
 80063b0:	ea22 0505 	bic.w	r5, r2, r5
 80063b4:	6045      	str	r5, [r0, #4]
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 80063b6:	68c2      	ldr	r2, [r0, #12]
 80063b8:	ea22 0404 	bic.w	r4, r2, r4
 80063bc:	60c4      	str	r4, [r0, #12]
    position++;
 80063be:	3301      	adds	r3, #1
  while ((GPIO_Pin >> position) != 0U)
 80063c0:	fa31 f203 	lsrs.w	r2, r1, r3
 80063c4:	d1a8      	bne.n	8006318 <HAL_GPIO_DeInit+0x1c>
  }
}
 80063c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063ca:	4770      	bx	lr
 80063cc:	002f7f7f 	.word	0x002f7f7f
 80063d0:	44022000 	.word	0x44022000

080063d4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80063d4:	b10a      	cbz	r2, 80063da <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80063d6:	6181      	str	r1, [r0, #24]
 80063d8:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80063da:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 80063dc:	4770      	bx	lr
 80063de:	bf00      	nop

080063e0 <HAL_ICACHE_Enable>:
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 80063e0:	4a03      	ldr	r2, [pc, #12]	; (80063f0 <HAL_ICACHE_Enable+0x10>)

  return HAL_OK;
}
 80063e2:	2000      	movs	r0, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 80063e4:	6813      	ldr	r3, [r2, #0]
 80063e6:	f043 0301 	orr.w	r3, r3, #1
 80063ea:	6013      	str	r3, [r2, #0]
}
 80063ec:	4770      	bx	lr
 80063ee:	bf00      	nop
 80063f0:	40030400 	.word	0x40030400

080063f4 <HAL_MspInit>:
void HAL_MspInit(void)
{
  /* NOTE : This function is generated automatically by STM32CubeMX and eventually
            modified by the user
   */
   HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80063f4:	2200      	movs	r2, #0
 80063f6:	210f      	movs	r1, #15
 80063f8:	f06f 0001 	mvn.w	r0, #1
 80063fc:	f7ff b98c 	b.w	8005718 <HAL_NVIC_SetPriority>

08006400 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8006400:	b570      	push	{r4, r5, r6, lr}
 8006402:	b082      	sub	sp, #8
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8006404:	2800      	cmp	r0, #0
 8006406:	d067      	beq.n	80064d8 <HAL_PCD_Init+0xd8>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006408:	f890 3295 	ldrb.w	r3, [r0, #661]	; 0x295
 800640c:	4604      	mov	r4, r0
 800640e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8006412:	2b00      	cmp	r3, #0
 8006414:	d05b      	beq.n	80064ce <HAL_PCD_Init+0xce>
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8006416:	2303      	movs	r3, #3
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8006418:	6820      	ldr	r0, [r4, #0]
  hpcd->State = HAL_PCD_STATE_BUSY;
 800641a:	f884 3295 	strb.w	r3, [r4, #661]	; 0x295
  __HAL_PCD_DISABLE(hpcd);
 800641e:	f007 f85d 	bl	800d4dc <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006422:	7c23      	ldrb	r3, [r4, #16]
 8006424:	1d25      	adds	r5, r4, #4
 8006426:	f88d 3000 	strb.w	r3, [sp]
 800642a:	6820      	ldr	r0, [r4, #0]
 800642c:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 8006430:	f007 f834 	bl	800d49c <USB_CoreInit>
 8006434:	b130      	cbz	r0, 8006444 <HAL_PCD_Init+0x44>

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
    return HAL_ERROR;
 8006436:	2501      	movs	r5, #1
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006438:	2302      	movs	r3, #2
  }

  (void)USB_DevDisconnect(hpcd->Instance);

  return HAL_OK;
}
 800643a:	4628      	mov	r0, r5
    hpcd->State = HAL_PCD_STATE_ERROR;
 800643c:	f884 3295 	strb.w	r3, [r4, #661]	; 0x295
}
 8006440:	b002      	add	sp, #8
 8006442:	bd70      	pop	{r4, r5, r6, pc}
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8006444:	4601      	mov	r1, r0
 8006446:	6820      	ldr	r0, [r4, #0]
 8006448:	f007 f852 	bl	800d4f0 <USB_SetCurrentMode>
 800644c:	2800      	cmp	r0, #0
 800644e:	d1f2      	bne.n	8006436 <HAL_PCD_Init+0x36>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006450:	7926      	ldrb	r6, [r4, #4]
 8006452:	b326      	cbz	r6, 800649e <HAL_PCD_Init+0x9e>
 8006454:	4623      	mov	r3, r4
 8006456:	4622      	mov	r2, r4
    hpcd->IN_ep[i].is_in = 1U;
 8006458:	f04f 0e01 	mov.w	lr, #1
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800645c:	4601      	mov	r1, r0
    hpcd->IN_ep[i].num = i;
 800645e:	7510      	strb	r0, [r2, #20]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006460:	3001      	adds	r0, #1
 8006462:	fa5f fc80 	uxtb.w	ip, r0
 8006466:	4566      	cmp	r6, ip
    hpcd->IN_ep[i].xfer_buff = 0U;
 8006468:	e9c2 1109 	strd	r1, r1, [r2, #36]	; 0x24
    hpcd->IN_ep[i].is_in = 1U;
 800646c:	f882 e015 	strb.w	lr, [r2, #21]
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8006470:	75d1      	strb	r1, [r2, #23]
    hpcd->IN_ep[i].xfer_len = 0U;
 8006472:	62d1      	str	r1, [r2, #44]	; 0x2c
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006474:	f102 0228 	add.w	r2, r2, #40	; 0x28
 8006478:	d8f1      	bhi.n	800645e <HAL_PCD_Init+0x5e>
 800647a:	2100      	movs	r1, #0
    hpcd->OUT_ep[i].is_in = 0U;
 800647c:	460a      	mov	r2, r1
    hpcd->OUT_ep[i].num = i;
 800647e:	f883 1154 	strb.w	r1, [r3, #340]	; 0x154
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006482:	3101      	adds	r1, #1
 8006484:	b2c8      	uxtb	r0, r1
 8006486:	4286      	cmp	r6, r0
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8006488:	e9c3 2259 	strd	r2, r2, [r3, #356]	; 0x164
    hpcd->OUT_ep[i].is_in = 0U;
 800648c:	f883 2155 	strb.w	r2, [r3, #341]	; 0x155
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8006490:	f883 2157 	strb.w	r2, [r3, #343]	; 0x157
    hpcd->OUT_ep[i].xfer_len = 0U;
 8006494:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006498:	f103 0328 	add.w	r3, r3, #40	; 0x28
 800649c:	d8ef      	bhi.n	800647e <HAL_PCD_Init+0x7e>
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800649e:	7c23      	ldrb	r3, [r4, #16]
 80064a0:	6820      	ldr	r0, [r4, #0]
 80064a2:	f88d 3000 	strb.w	r3, [sp]
 80064a6:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 80064aa:	f007 f833 	bl	800d514 <USB_DevInit>
 80064ae:	4605      	mov	r5, r0
 80064b0:	2800      	cmp	r0, #0
 80064b2:	d1c0      	bne.n	8006436 <HAL_PCD_Init+0x36>
  hpcd->State = HAL_PCD_STATE_READY;
 80064b4:	2201      	movs	r2, #1
  if (hpcd->Init.lpm_enable == 1U)
 80064b6:	7b23      	ldrb	r3, [r4, #12]
  hpcd->USB_Address = 0U;
 80064b8:	7460      	strb	r0, [r4, #17]
  if (hpcd->Init.lpm_enable == 1U)
 80064ba:	4293      	cmp	r3, r2
  hpcd->State = HAL_PCD_STATE_READY;
 80064bc:	f884 2295 	strb.w	r2, [r4, #661]	; 0x295
  if (hpcd->Init.lpm_enable == 1U)
 80064c0:	d00e      	beq.n	80064e0 <HAL_PCD_Init+0xe0>
  (void)USB_DevDisconnect(hpcd->Instance);
 80064c2:	6820      	ldr	r0, [r4, #0]
 80064c4:	f007 fb6a 	bl	800db9c <USB_DevDisconnect>
}
 80064c8:	4628      	mov	r0, r5
 80064ca:	b002      	add	sp, #8
 80064cc:	bd70      	pop	{r4, r5, r6, pc}
    hpcd->Lock = HAL_UNLOCKED;
 80064ce:	f880 2294 	strb.w	r2, [r0, #660]	; 0x294
    HAL_PCD_MspInit(hpcd);
 80064d2:	f7fb fc37 	bl	8001d44 <HAL_PCD_MspInit>
 80064d6:	e79e      	b.n	8006416 <HAL_PCD_Init+0x16>
    return HAL_ERROR;
 80064d8:	2501      	movs	r5, #1
}
 80064da:	4628      	mov	r0, r5
 80064dc:	b002      	add	sp, #8
 80064de:	bd70      	pop	{r4, r5, r6, pc}
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80064e0:	4620      	mov	r0, r4
 80064e2:	f000 ff75 	bl	80073d0 <HAL_PCDEx_ActivateLPM>
 80064e6:	e7ec      	b.n	80064c2 <HAL_PCD_Init+0xc2>

080064e8 <HAL_PCD_Start>:
{
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 80064e8:	f890 3294 	ldrb.w	r3, [r0, #660]	; 0x294
 80064ec:	2b01      	cmp	r3, #1
 80064ee:	d00f      	beq.n	8006510 <HAL_PCD_Start+0x28>
{
 80064f0:	b510      	push	{r4, lr}
  __HAL_LOCK(hpcd);
 80064f2:	2301      	movs	r3, #1
 80064f4:	4604      	mov	r4, r0
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 80064f6:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(hpcd);
 80064f8:	f884 3294 	strb.w	r3, [r4, #660]	; 0x294
  __HAL_PCD_ENABLE(hpcd);
 80064fc:	f006 ffe6 	bl	800d4cc <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8006500:	6820      	ldr	r0, [r4, #0]
 8006502:	f007 fb43 	bl	800db8c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8006506:	2300      	movs	r3, #0
 8006508:	f884 3294 	strb.w	r3, [r4, #660]	; 0x294

  return HAL_OK;
 800650c:	4618      	mov	r0, r3
}
 800650e:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8006510:	2002      	movs	r0, #2
}
 8006512:	4770      	bx	lr

08006514 <HAL_PCD_Stop>:
{
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 8006514:	f890 3294 	ldrb.w	r3, [r0, #660]	; 0x294
 8006518:	2b01      	cmp	r3, #1
 800651a:	d00f      	beq.n	800653c <HAL_PCD_Stop+0x28>
{
 800651c:	b510      	push	{r4, lr}
  __HAL_LOCK(hpcd);
 800651e:	2301      	movs	r3, #1
 8006520:	4604      	mov	r4, r0
  __HAL_PCD_DISABLE(hpcd);
 8006522:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(hpcd);
 8006524:	f884 3294 	strb.w	r3, [r4, #660]	; 0x294
  __HAL_PCD_DISABLE(hpcd);
 8006528:	f006 ffd8 	bl	800d4dc <USB_DisableGlobalInt>
  (void)USB_DevDisconnect(hpcd->Instance);
 800652c:	6820      	ldr	r0, [r4, #0]
 800652e:	f007 fb35 	bl	800db9c <USB_DevDisconnect>
    /* Disable USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
  }
#endif /* defined (USB_OTG_FS) */

  __HAL_UNLOCK(hpcd);
 8006532:	2300      	movs	r3, #0
 8006534:	f884 3294 	strb.w	r3, [r4, #660]	; 0x294

  return HAL_OK;
 8006538:	4618      	mov	r0, r3
}
 800653a:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 800653c:	2002      	movs	r0, #2
}
 800653e:	4770      	bx	lr

08006540 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8006540:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006544:	4604      	mov	r4, r0
 8006546:	b08b      	sub	sp, #44	; 0x2c
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8006548:	6800      	ldr	r0, [r0, #0]
 800654a:	f007 fb2f 	bl	800dbac <USB_ReadInterrupts>

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 800654e:	f410 4500 	ands.w	r5, r0, #32768	; 0x8000
 8006552:	d125      	bne.n	80065a0 <HAL_PCD_IRQHandler+0x60>
    (void)PCD_EP_ISR_Handler(hpcd);

    return;
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8006554:	0543      	lsls	r3, r0, #21
 8006556:	f100 8324 	bmi.w	8006ba2 <HAL_PCD_IRQHandler+0x662>
    (void)HAL_PCD_SetAddress(hpcd, 0U);

    return;
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 800655a:	0447      	lsls	r7, r0, #17
 800655c:	d417      	bmi.n	800658e <HAL_PCD_IRQHandler+0x4e>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);

    return;
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 800655e:	f410 5100 	ands.w	r1, r0, #8192	; 0x2000
 8006562:	f040 8339 	bne.w	8006bd8 <HAL_PCD_IRQHandler+0x698>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);

    return;
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8006566:	04c6      	lsls	r6, r0, #19
 8006568:	d476      	bmi.n	8006658 <HAL_PCD_IRQHandler+0x118>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);

    return;
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 800656a:	0505      	lsls	r5, r0, #20
 800656c:	f100 847e 	bmi.w	8006e6c <HAL_PCD_IRQHandler+0x92c>

    return;
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8006570:	0601      	lsls	r1, r0, #24
 8006572:	f100 845b 	bmi.w	8006e2c <HAL_PCD_IRQHandler+0x8ec>
    }

    return;
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8006576:	0582      	lsls	r2, r0, #22
 8006578:	f100 84b8 	bmi.w	8006eec <HAL_PCD_IRQHandler+0x9ac>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 800657c:	05c3      	lsls	r3, r0, #23
 800657e:	d50c      	bpl.n	800659a <HAL_PCD_IRQHandler+0x5a>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8006580:	f64f 61ff 	movw	r1, #65279	; 0xfeff
 8006584:	6822      	ldr	r2, [r4, #0]
 8006586:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8006588:	400b      	ands	r3, r1
 800658a:	6453      	str	r3, [r2, #68]	; 0x44

    return;
 800658c:	e005      	b.n	800659a <HAL_PCD_IRQHandler+0x5a>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800658e:	f64b 71ff 	movw	r1, #49151	; 0xbfff
 8006592:	6822      	ldr	r2, [r4, #0]
 8006594:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8006596:	400b      	ands	r3, r1
 8006598:	6453      	str	r3, [r2, #68]	; 0x44
  }
}
 800659a:	b00b      	add	sp, #44	; 0x2c
 800659c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80065a0:	6820      	ldr	r0, [r4, #0]
 80065a2:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80065a4:	041e      	lsls	r6, r3, #16
 80065a6:	d5f8      	bpl.n	800659a <HAL_PCD_IRQHandler+0x5a>
      if ((wEPVal & USB_EP_VTTX) != 0U)
      {
        ep = &hpcd->IN_ep[epindex];

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80065a8:	f8df baf0 	ldr.w	fp, [pc, #2800]	; 800709c <HAL_PCD_IRQHandler+0xb5c>
 80065ac:	e00d      	b.n	80065ca <HAL_PCD_IRQHandler+0x8a>
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80065ae:	f011 0110 	ands.w	r1, r1, #16
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80065b2:	6803      	ldr	r3, [r0, #0]
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80065b4:	f000 80e7 	beq.w	8006786 <HAL_PCD_IRQHandler+0x246>
        if ((wEPVal & USB_EP_SETUP) != 0U)
 80065b8:	051d      	lsls	r5, r3, #20
 80065ba:	f100 8157 	bmi.w	800686c <HAL_PCD_IRQHandler+0x32c>
        else if ((wEPVal & USB_EP_VTRX) != 0U)
 80065be:	0419      	lsls	r1, r3, #16
 80065c0:	f100 81cd 	bmi.w	800695e <HAL_PCD_IRQHandler+0x41e>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80065c4:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80065c6:	041a      	lsls	r2, r3, #16
 80065c8:	d5e7      	bpl.n	800659a <HAL_PCD_IRQHandler+0x5a>
    wIstr = (uint16_t)hpcd->Instance->ISTR;
 80065ca:	6c41      	ldr	r1, [r0, #68]	; 0x44
    if (epindex == 0U)
 80065cc:	f011 050f 	ands.w	r5, r1, #15
 80065d0:	d0ed      	beq.n	80065ae <HAL_PCD_IRQHandler+0x6e>
      wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80065d2:	b22e      	sxth	r6, r5
 80065d4:	f850 7026 	ldr.w	r7, [r0, r6, lsl #2]
      if ((wEPVal & USB_EP_VTRX) != 0U)
 80065d8:	043a      	lsls	r2, r7, #16
      wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80065da:	fa1f fa87 	uxth.w	sl, r7
      if ((wEPVal & USB_EP_VTRX) != 0U)
 80065de:	d453      	bmi.n	8006688 <HAL_PCD_IRQHandler+0x148>
      if ((wEPVal & USB_EP_VTTX) != 0U)
 80065e0:	063b      	lsls	r3, r7, #24
 80065e2:	d5ef      	bpl.n	80065c4 <HAL_PCD_IRQHandler+0x84>
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80065e4:	f850 3026 	ldr.w	r3, [r0, r6, lsl #2]

        if (ep->type == EP_TYPE_ISOC)
 80065e8:	ea4f 0885 	mov.w	r8, r5, lsl #2
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80065ec:	ea03 030b 	and.w	r3, r3, fp
 80065f0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80065f4:	f840 3026 	str.w	r3, [r0, r6, lsl #2]
        if (ep->type == EP_TYPE_ISOC)
 80065f8:	eb05 0385 	add.w	r3, r5, r5, lsl #2
 80065fc:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
 8006600:	7dda      	ldrb	r2, [r3, #23]
 8006602:	2a01      	cmp	r2, #1
 8006604:	f000 8161 	beq.w	80068ca <HAL_PCD_IRQHandler+0x38a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8006608:	f417 7780 	ands.w	r7, r7, #256	; 0x100
 800660c:	f040 81df 	bne.w	80069ce <HAL_PCD_IRQHandler+0x48e>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8006610:	7d19      	ldrb	r1, [r3, #20]
 8006612:	eb06 0686 	add.w	r6, r6, r6, lsl #2
 8006616:	00ca      	lsls	r2, r1, #3
 8006618:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 800661c:	f502 32b2 	add.w	r2, r2, #91136	; 0x16400
 8006620:	6812      	ldr	r2, [r2, #0]

            if (ep->xfer_len > TxPctSize)
 8006622:	eb04 05c6 	add.w	r5, r4, r6, lsl #3
 8006626:	f3c2 4c09 	ubfx	ip, r2, #16, #10
 800662a:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 800662c:	00f6      	lsls	r6, r6, #3
 800662e:	4562      	cmp	r2, ip
 8006630:	f240 81c7 	bls.w	80069c2 <HAL_PCD_IRQHandler+0x482>
            {
              ep->xfer_len -= TxPctSize;
 8006634:	eba2 020c 	sub.w	r2, r2, ip
 8006638:	62ea      	str	r2, [r5, #44]	; 0x2c
            {
              ep->xfer_len = 0U;
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 800663a:	2a00      	cmp	r2, #0
 800663c:	f000 81c2 	beq.w	80069c4 <HAL_PCD_IRQHandler+0x484>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8006640:	6a9a      	ldr	r2, [r3, #40]	; 0x28
        ep = &hpcd->IN_ep[epindex];
 8006642:	3614      	adds	r6, #20
              ep->xfer_buff += TxPctSize;
 8006644:	4462      	add	r2, ip
 8006646:	629a      	str	r2, [r3, #40]	; 0x28
              ep->xfer_count += TxPctSize;
 8006648:	6b2b      	ldr	r3, [r5, #48]	; 0x30
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800664a:	19a1      	adds	r1, r4, r6
              ep->xfer_count += TxPctSize;
 800664c:	4463      	add	r3, ip
 800664e:	632b      	str	r3, [r5, #48]	; 0x30
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8006650:	f007 fae0 	bl	800dc14 <USB_EPStartXfer>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8006654:	6820      	ldr	r0, [r4, #0]
 8006656:	e7b5      	b.n	80065c4 <HAL_PCD_IRQHandler+0x84>
    hpcd->Instance->CNTR &= ~(USB_CNTR_SUSPRDY);
 8006658:	6823      	ldr	r3, [r4, #0]
 800665a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800665c:	f022 0204 	bic.w	r2, r2, #4
 8006660:	641a      	str	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= ~(USB_CNTR_SUSPEN);
 8006662:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006664:	f022 0208 	bic.w	r2, r2, #8
 8006668:	641a      	str	r2, [r3, #64]	; 0x40
    if (hpcd->LPM_State == LPM_L1)
 800666a:	f894 32cc 	ldrb.w	r3, [r4, #716]	; 0x2cc
 800666e:	2b01      	cmp	r3, #1
 8006670:	f000 845f 	beq.w	8006f32 <HAL_PCD_IRQHandler+0x9f2>
    HAL_PCD_ResumeCallback(hpcd);
 8006674:	4620      	mov	r0, r4
 8006676:	f008 ff83 	bl	800f580 <HAL_PCD_ResumeCallback>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800667a:	f64e 71ff 	movw	r1, #61439	; 0xefff
 800667e:	6822      	ldr	r2, [r4, #0]
 8006680:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8006682:	400b      	ands	r3, r1
 8006684:	6453      	str	r3, [r2, #68]	; 0x44
    return;
 8006686:	e788      	b.n	800659a <HAL_PCD_IRQHandler+0x5a>
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8006688:	f850 3026 	ldr.w	r3, [r0, r6, lsl #2]
        if (ep->doublebuffer == 0U)
 800668c:	eb05 0285 	add.w	r2, r5, r5, lsl #2
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8006690:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8006694:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006698:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800669c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80066a0:	f840 3026 	str.w	r3, [r0, r6, lsl #2]
        if (ep->doublebuffer == 0U)
 80066a4:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 80066a8:	f892 3160 	ldrb.w	r3, [r2, #352]	; 0x160
 80066ac:	ea4f 0885 	mov.w	r8, r5, lsl #2
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	f000 8131 	beq.w	8006918 <HAL_PCD_IRQHandler+0x3d8>
          if (ep->type == EP_TYPE_BULK)
 80066b6:	f892 3157 	ldrb.w	r3, [r2, #343]	; 0x157
 80066ba:	2b02      	cmp	r3, #2
 80066bc:	f000 82ba 	beq.w	8006c34 <HAL_PCD_IRQHandler+0x6f4>
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80066c0:	f892 1154 	ldrb.w	r1, [r2, #340]	; 0x154
 80066c4:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
 80066c8:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 80066cc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80066d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066d4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80066d8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80066dc:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80066e0:	f892 2154 	ldrb.w	r2, [r2, #340]	; 0x154
 80066e4:	f850 3022 	ldr.w	r3, [r0, r2, lsl #2]
 80066e8:	f413 4980 	ands.w	r9, r3, #16384	; 0x4000
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_DBUF0_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 80066ec:	f04f 030a 	mov.w	r3, #10
 80066f0:	d013      	beq.n	800671a <HAL_PCD_IRQHandler+0x1da>
 80066f2:	e001      	b.n	80066f8 <HAL_PCD_IRQHandler+0x1b8>

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
  {
    count--;
 80066f4:	9b06      	ldr	r3, [sp, #24]
 80066f6:	3b01      	subs	r3, #1
 80066f8:	9306      	str	r3, [sp, #24]
  while (count > 0U)
 80066fa:	9b06      	ldr	r3, [sp, #24]
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d1f9      	bne.n	80066f4 <HAL_PCD_IRQHandler+0x1b4>
  }

  return (uint16_t)USB_DRD_GET_CHEP_DBUF0_CNT((Instance), (bEpNum));
 8006700:	00d2      	lsls	r2, r2, #3
 8006702:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8006706:	f502 32b2 	add.w	r2, r2, #91136	; 0x16400
 800670a:	6813      	ldr	r3, [r2, #0]
 800670c:	f3c3 4309 	ubfx	r3, r3, #16, #10
              if (count != 0U)
 8006710:	bb6b      	cbnz	r3, 800676e <HAL_PCD_IRQHandler+0x22e>
 8006712:	4699      	mov	r9, r3
 8006714:	e010      	b.n	8006738 <HAL_PCD_IRQHandler+0x1f8>
    count--;
 8006716:	9b07      	ldr	r3, [sp, #28]
 8006718:	3b01      	subs	r3, #1
 800671a:	9307      	str	r3, [sp, #28]
  while (count > 0U)
 800671c:	9b07      	ldr	r3, [sp, #28]
 800671e:	2b00      	cmp	r3, #0
 8006720:	d1f9      	bne.n	8006716 <HAL_PCD_IRQHandler+0x1d6>
  return (uint16_t)USB_DRD_GET_CHEP_RX_CNT((Instance), (bEpNum));
 8006722:	00d2      	lsls	r2, r2, #3
 8006724:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8006728:	f502 32b2 	add.w	r2, r2, #91136	; 0x16400
 800672c:	6853      	ldr	r3, [r2, #4]
 800672e:	f3c3 4309 	ubfx	r3, r3, #16, #10
              if (count != 0U)
 8006732:	2b00      	cmp	r3, #0
 8006734:	f040 831e 	bne.w	8006d74 <HAL_PCD_IRQHandler+0x834>
        ep->xfer_count += count;
 8006738:	eb08 0305 	add.w	r3, r8, r5
 800673c:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
 8006740:	f8d3 2170 	ldr.w	r2, [r3, #368]	; 0x170
 8006744:	444a      	add	r2, r9
 8006746:	f8c3 2170 	str.w	r2, [r3, #368]	; 0x170
        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800674a:	f8d3 216c 	ldr.w	r2, [r3, #364]	; 0x16c
 800674e:	b122      	cbz	r2, 800675a <HAL_PCD_IRQHandler+0x21a>
 8006750:	f8d3 2164 	ldr.w	r2, [r3, #356]	; 0x164
 8006754:	454a      	cmp	r2, r9
 8006756:	f240 8248 	bls.w	8006bea <HAL_PCD_IRQHandler+0x6aa>
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800675a:	44a8      	add	r8, r5
 800675c:	eb04 08c8 	add.w	r8, r4, r8, lsl #3
 8006760:	4620      	mov	r0, r4
 8006762:	f898 1154 	ldrb.w	r1, [r8, #340]	; 0x154
 8006766:	f008 fe99 	bl	800f49c <HAL_PCD_DataOutStageCallback>
 800676a:	6820      	ldr	r0, [r4, #0]
 800676c:	e738      	b.n	80065e0 <HAL_PCD_IRQHandler+0xa0>
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800676e:	eb08 0105 	add.w	r1, r8, r5
 8006772:	eb04 01c1 	add.w	r1, r4, r1, lsl #3
 8006776:	f8b1 215c 	ldrh.w	r2, [r1, #348]	; 0x15c
 800677a:	f8d1 1168 	ldr.w	r1, [r1, #360]	; 0x168
        ep->xfer_count += count;
 800677e:	4699      	mov	r9, r3
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8006780:	f007 fc08 	bl	800df94 <USB_ReadPMA>
 8006784:	e7d8      	b.n	8006738 <HAL_PCD_IRQHandler+0x1f8>
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006786:	ea03 030b 	and.w	r3, r3, fp
 800678a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800678e:	6003      	str	r3, [r0, #0]
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8006790:	7d23      	ldrb	r3, [r4, #20]
        ep->xfer_buff += ep->xfer_count;
 8006792:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8006794:	00db      	lsls	r3, r3, #3
 8006796:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800679a:	f503 33b2 	add.w	r3, r3, #91136	; 0x16400
 800679e:	681b      	ldr	r3, [r3, #0]
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80067a0:	4620      	mov	r0, r4
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80067a2:	f3c3 4309 	ubfx	r3, r3, #16, #10
 80067a6:	6323      	str	r3, [r4, #48]	; 0x30
        ep->xfer_buff += ep->xfer_count;
 80067a8:	4413      	add	r3, r2
 80067aa:	62a3      	str	r3, [r4, #40]	; 0x28
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80067ac:	f008 fe04 	bl	800f3b8 <HAL_PCD_DataInStageCallback>
        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80067b0:	7c63      	ldrb	r3, [r4, #17]
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d058      	beq.n	8006868 <HAL_PCD_IRQHandler+0x328>
 80067b6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d155      	bne.n	8006868 <HAL_PCD_IRQHandler+0x328>
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80067bc:	7c62      	ldrb	r2, [r4, #17]
 80067be:	6820      	ldr	r0, [r4, #0]
 80067c0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80067c4:	64c2      	str	r2, [r0, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 80067c6:	7463      	strb	r3, [r4, #17]
 80067c8:	e6fc      	b.n	80065c4 <HAL_PCD_IRQHandler+0x84>
    count--;
 80067ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067cc:	3b01      	subs	r3, #1
 80067ce:	9309      	str	r3, [sp, #36]	; 0x24
  while (count > 0U)
 80067d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d1f9      	bne.n	80067ca <HAL_PCD_IRQHandler+0x28a>
  return (uint16_t)USB_DRD_GET_CHEP_RX_CNT((Instance), (bEpNum));
 80067d6:	00f9      	lsls	r1, r7, #3
 80067d8:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 80067dc:	eb06 0686 	add.w	r6, r6, r6, lsl #2
 80067e0:	f501 31b2 	add.w	r1, r1, #91136	; 0x16400
 80067e4:	684b      	ldr	r3, [r1, #4]
 80067e6:	eb04 06c6 	add.w	r6, r4, r6, lsl #3
 80067ea:	fa0f fc87 	sxth.w	ip, r7
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);

    if (ep->xfer_len >= TxPctSize)
 80067ee:	6af7      	ldr	r7, [r6, #44]	; 0x2c
 80067f0:	f3c3 4309 	ubfx	r3, r3, #16, #10
 80067f4:	429f      	cmp	r7, r3
 80067f6:	f080 8184 	bcs.w	8006b02 <HAL_PCD_IRQHandler+0x5c2>
 80067fa:	2300      	movs	r3, #0
 80067fc:	62f3      	str	r3, [r6, #44]	; 0x2c
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80067fe:	eb08 0305 	add.w	r3, r8, r5
 8006802:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
 8006806:	7d5b      	ldrb	r3, [r3, #21]
 8006808:	2b00      	cmp	r3, #0
 800680a:	f040 83a7 	bne.w	8006f5c <HAL_PCD_IRQHandler+0xa1c>
 800680e:	680b      	ldr	r3, [r1, #0]
 8006810:	f023 437c 	bic.w	r3, r3, #4227858432	; 0xfc000000
 8006814:	600b      	str	r3, [r1, #0]
 8006816:	680b      	ldr	r3, [r1, #0]
 8006818:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800681c:	600b      	str	r3, [r1, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800681e:	684b      	ldr	r3, [r1, #4]
 8006820:	f023 437c 	bic.w	r3, r3, #4227858432	; 0xfc000000
 8006824:	604b      	str	r3, [r1, #4]
 8006826:	684b      	ldr	r3, [r1, #4]
 8006828:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800682c:	604b      	str	r3, [r1, #4]

      if (ep->type == EP_TYPE_BULK)
 800682e:	2a02      	cmp	r2, #2
 8006830:	d10f      	bne.n	8006852 <HAL_PCD_IRQHandler+0x312>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8006832:	f850 302c 	ldr.w	r3, [r0, ip, lsl #2]
 8006836:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 800683a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800683e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006842:	f083 0320 	eor.w	r3, r3, #32
 8006846:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800684a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800684e:	f840 302c 	str.w	r3, [r0, ip, lsl #2]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006852:	4445      	add	r5, r8
 8006854:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
 8006858:	4620      	mov	r0, r4
 800685a:	7d29      	ldrb	r1, [r5, #20]
 800685c:	f008 fdac 	bl	800f3b8 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8006860:	f41a 4f80 	tst.w	sl, #16384	; 0x4000
 8006864:	f000 8109 	beq.w	8006a7a <HAL_PCD_IRQHandler+0x53a>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8006868:	6820      	ldr	r0, [r4, #0]
 800686a:	e6ab      	b.n	80065c4 <HAL_PCD_IRQHandler+0x84>
  __IO uint32_t count = PCD_RX_PMA_CNT;
 800686c:	230a      	movs	r3, #10
 800686e:	9301      	str	r3, [sp, #4]
  while (count > 0U)
 8006870:	9b01      	ldr	r3, [sp, #4]
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006872:	f894 2154 	ldrb.w	r2, [r4, #340]	; 0x154
 8006876:	b12b      	cbz	r3, 8006884 <HAL_PCD_IRQHandler+0x344>
    count--;
 8006878:	9b01      	ldr	r3, [sp, #4]
 800687a:	3b01      	subs	r3, #1
 800687c:	9301      	str	r3, [sp, #4]
  while (count > 0U)
 800687e:	9b01      	ldr	r3, [sp, #4]
 8006880:	2b00      	cmp	r3, #0
 8006882:	d1f9      	bne.n	8006878 <HAL_PCD_IRQHandler+0x338>
  return (uint16_t)USB_DRD_GET_CHEP_RX_CNT((Instance), (bEpNum));
 8006884:	00d3      	lsls	r3, r2, #3
 8006886:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800688a:	f503 33b2 	add.w	r3, r3, #91136	; 0x16400
 800688e:	685b      	ldr	r3, [r3, #4]
 8006890:	f3c3 4309 	ubfx	r3, r3, #16, #10
          if (ep->xfer_count != 8U)
 8006894:	2b08      	cmp	r3, #8
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006896:	f8c4 3170 	str.w	r3, [r4, #368]	; 0x170
          if (ep->xfer_count != 8U)
 800689a:	f040 8332 	bne.w	8006f02 <HAL_PCD_IRQHandler+0x9c2>
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800689e:	f8b4 215a 	ldrh.w	r2, [r4, #346]	; 0x15a
 80068a2:	f504 7127 	add.w	r1, r4, #668	; 0x29c
 80068a6:	f007 fb75 	bl	800df94 <USB_ReadPMA>
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80068aa:	6822      	ldr	r2, [r4, #0]
          HAL_PCD_SetupStageCallback(hpcd);
 80068ac:	4620      	mov	r0, r4
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80068ae:	6813      	ldr	r3, [r2, #0]
 80068b0:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 80068b4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80068b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80068bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80068c0:	6013      	str	r3, [r2, #0]
          HAL_PCD_SetupStageCallback(hpcd);
 80068c2:	f008 fd2d 	bl	800f320 <HAL_PCD_SetupStageCallback>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80068c6:	6820      	ldr	r0, [r4, #0]
 80068c8:	e67c      	b.n	80065c4 <HAL_PCD_IRQHandler+0x84>
          ep->xfer_len = 0U;
 80068ca:	2100      	movs	r1, #0
 80068cc:	1c6a      	adds	r2, r5, #1
 80068ce:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80068d2:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 80068d6:	6051      	str	r1, [r2, #4]
          if (ep->doublebuffer != 0U)
 80068d8:	f893 2020 	ldrb.w	r2, [r3, #32]
 80068dc:	b19a      	cbz	r2, 8006906 <HAL_PCD_IRQHandler+0x3c6>
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80068de:	067f      	lsls	r7, r7, #25
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80068e0:	7d5a      	ldrb	r2, [r3, #21]
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80068e2:	f140 8237 	bpl.w	8006d54 <HAL_PCD_IRQHandler+0x814>
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80068e6:	2a00      	cmp	r2, #0
 80068e8:	f000 825f 	beq.w	8006daa <HAL_PCD_IRQHandler+0x86a>
 80068ec:	2a01      	cmp	r2, #1
 80068ee:	d10a      	bne.n	8006906 <HAL_PCD_IRQHandler+0x3c6>
 80068f0:	7d1b      	ldrb	r3, [r3, #20]
 80068f2:	00db      	lsls	r3, r3, #3
 80068f4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80068f8:	f503 33b2 	add.w	r3, r3, #91136	; 0x16400
 80068fc:	681a      	ldr	r2, [r3, #0]
 80068fe:	b292      	uxth	r2, r2
 8006900:	601a      	str	r2, [r3, #0]
 8006902:	681a      	ldr	r2, [r3, #0]
 8006904:	601a      	str	r2, [r3, #0]
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006906:	4445      	add	r5, r8
 8006908:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
 800690c:	4620      	mov	r0, r4
 800690e:	7d29      	ldrb	r1, [r5, #20]
 8006910:	f008 fd52 	bl	800f3b8 <HAL_PCD_DataInStageCallback>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8006914:	6820      	ldr	r0, [r4, #0]
 8006916:	e655      	b.n	80065c4 <HAL_PCD_IRQHandler+0x84>
  __IO uint32_t count = PCD_RX_PMA_CNT;
 8006918:	230a      	movs	r3, #10
 800691a:	9303      	str	r3, [sp, #12]
  while (count > 0U)
 800691c:	9b03      	ldr	r3, [sp, #12]
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800691e:	f892 2154 	ldrb.w	r2, [r2, #340]	; 0x154
 8006922:	b12b      	cbz	r3, 8006930 <HAL_PCD_IRQHandler+0x3f0>
    count--;
 8006924:	9b03      	ldr	r3, [sp, #12]
 8006926:	3b01      	subs	r3, #1
 8006928:	9303      	str	r3, [sp, #12]
  while (count > 0U)
 800692a:	9b03      	ldr	r3, [sp, #12]
 800692c:	2b00      	cmp	r3, #0
 800692e:	d1f9      	bne.n	8006924 <HAL_PCD_IRQHandler+0x3e4>
  return (uint16_t)USB_DRD_GET_CHEP_RX_CNT((Instance), (bEpNum));
 8006930:	00d3      	lsls	r3, r2, #3
 8006932:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006936:	f503 33b2 	add.w	r3, r3, #91136	; 0x16400
 800693a:	685b      	ldr	r3, [r3, #4]
 800693c:	f3c3 4309 	ubfx	r3, r3, #16, #10
          if (count != 0U)
 8006940:	2b00      	cmp	r3, #0
 8006942:	f43f aee6 	beq.w	8006712 <HAL_PCD_IRQHandler+0x1d2>
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8006946:	eb08 0105 	add.w	r1, r8, r5
 800694a:	eb04 01c1 	add.w	r1, r4, r1, lsl #3
 800694e:	f8b1 215a 	ldrh.w	r2, [r1, #346]	; 0x15a
 8006952:	f8d1 1168 	ldr.w	r1, [r1, #360]	; 0x168
        ep->xfer_count += count;
 8006956:	4699      	mov	r9, r3
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8006958:	f007 fb1c 	bl	800df94 <USB_ReadPMA>
 800695c:	e6ec      	b.n	8006738 <HAL_PCD_IRQHandler+0x1f8>
  __IO uint32_t count = PCD_RX_PMA_CNT;
 800695e:	220a      	movs	r2, #10
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006960:	6803      	ldr	r3, [r0, #0]
 8006962:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8006966:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800696a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800696e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006972:	6003      	str	r3, [r0, #0]
 8006974:	9202      	str	r2, [sp, #8]
  while (count > 0U)
 8006976:	9b02      	ldr	r3, [sp, #8]
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006978:	f894 2154 	ldrb.w	r2, [r4, #340]	; 0x154
 800697c:	b12b      	cbz	r3, 800698a <HAL_PCD_IRQHandler+0x44a>
    count--;
 800697e:	9b02      	ldr	r3, [sp, #8]
 8006980:	3b01      	subs	r3, #1
 8006982:	9302      	str	r3, [sp, #8]
  while (count > 0U)
 8006984:	9b02      	ldr	r3, [sp, #8]
 8006986:	2b00      	cmp	r3, #0
 8006988:	d1f9      	bne.n	800697e <HAL_PCD_IRQHandler+0x43e>
  return (uint16_t)USB_DRD_GET_CHEP_RX_CNT((Instance), (bEpNum));
 800698a:	00d3      	lsls	r3, r2, #3
 800698c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006990:	f503 33b2 	add.w	r3, r3, #91136	; 0x16400
 8006994:	685b      	ldr	r3, [r3, #4]
 8006996:	f3c3 4309 	ubfx	r3, r3, #16, #10
 800699a:	f8c4 3170 	str.w	r3, [r4, #368]	; 0x170
          if (ep->xfer_count == 0U)
 800699e:	2b00      	cmp	r3, #0
 80069a0:	f040 8132 	bne.w	8006c08 <HAL_PCD_IRQHandler+0x6c8>
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80069a4:	6803      	ldr	r3, [r0, #0]
 80069a6:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 80069aa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80069ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069b2:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 80069b6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80069ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80069be:	6003      	str	r3, [r0, #0]
 80069c0:	e600      	b.n	80065c4 <HAL_PCD_IRQHandler+0x84>
 80069c2:	62ef      	str	r7, [r5, #44]	; 0x2c
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80069c4:	4620      	mov	r0, r4
 80069c6:	f008 fcf7 	bl	800f3b8 <HAL_PCD_DataInStageCallback>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80069ca:	6820      	ldr	r0, [r4, #0]
 80069cc:	e5fa      	b.n	80065c4 <HAL_PCD_IRQHandler+0x84>
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80069ce:	f01a 0f40 	tst.w	sl, #64	; 0x40
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80069d2:	7d1f      	ldrb	r7, [r3, #20]
  __IO uint32_t count = PCD_RX_PMA_CNT;
 80069d4:	f04f 030a 	mov.w	r3, #10
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80069d8:	f43f aef9 	beq.w	80067ce <HAL_PCD_IRQHandler+0x28e>
 80069dc:	e001      	b.n	80069e2 <HAL_PCD_IRQHandler+0x4a2>
    count--;
 80069de:	9b08      	ldr	r3, [sp, #32]
 80069e0:	3b01      	subs	r3, #1
 80069e2:	9308      	str	r3, [sp, #32]
  while (count > 0U)
 80069e4:	9b08      	ldr	r3, [sp, #32]
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d1f9      	bne.n	80069de <HAL_PCD_IRQHandler+0x49e>
  return (uint16_t)USB_DRD_GET_CHEP_DBUF0_CNT((Instance), (bEpNum));
 80069ea:	00f9      	lsls	r1, r7, #3
 80069ec:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 80069f0:	eb06 0686 	add.w	r6, r6, r6, lsl #2
 80069f4:	f501 31b2 	add.w	r1, r1, #91136	; 0x16400
 80069f8:	680b      	ldr	r3, [r1, #0]
 80069fa:	eb04 06c6 	add.w	r6, r4, r6, lsl #3
 80069fe:	fa0f fc87 	sxth.w	ip, r7
    if (ep->xfer_len > TxPctSize)
 8006a02:	6af7      	ldr	r7, [r6, #44]	; 0x2c
 8006a04:	f3c3 4309 	ubfx	r3, r3, #16, #10
 8006a08:	429f      	cmp	r7, r3
 8006a0a:	d847      	bhi.n	8006a9c <HAL_PCD_IRQHandler+0x55c>
 8006a0c:	2300      	movs	r3, #0
 8006a0e:	62f3      	str	r3, [r6, #44]	; 0x2c
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006a10:	eb08 0305 	add.w	r3, r8, r5
 8006a14:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
 8006a18:	7d5b      	ldrb	r3, [r3, #21]
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	f040 8290 	bne.w	8006f40 <HAL_PCD_IRQHandler+0xa00>
 8006a20:	680b      	ldr	r3, [r1, #0]
 8006a22:	f023 437c 	bic.w	r3, r3, #4227858432	; 0xfc000000
 8006a26:	600b      	str	r3, [r1, #0]
 8006a28:	680b      	ldr	r3, [r1, #0]
 8006a2a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006a2e:	600b      	str	r3, [r1, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006a30:	684b      	ldr	r3, [r1, #4]
 8006a32:	f023 437c 	bic.w	r3, r3, #4227858432	; 0xfc000000
 8006a36:	604b      	str	r3, [r1, #4]
 8006a38:	684b      	ldr	r3, [r1, #4]
 8006a3a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006a3e:	604b      	str	r3, [r1, #4]
      if (ep->type == EP_TYPE_BULK)
 8006a40:	2a02      	cmp	r2, #2
 8006a42:	d10f      	bne.n	8006a64 <HAL_PCD_IRQHandler+0x524>
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8006a44:	f850 302c 	ldr.w	r3, [r0, ip, lsl #2]
 8006a48:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8006a4c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006a50:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006a54:	f083 0320 	eor.w	r3, r3, #32
 8006a58:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006a5c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006a60:	f840 302c 	str.w	r3, [r0, ip, lsl #2]
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006a64:	4445      	add	r5, r8
 8006a66:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
 8006a6a:	4620      	mov	r0, r4
 8006a6c:	7d29      	ldrb	r1, [r5, #20]
 8006a6e:	f008 fca3 	bl	800f3b8 <HAL_PCD_DataInStageCallback>
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006a72:	f41a 4f80 	tst.w	sl, #16384	; 0x4000
 8006a76:	f43f aef7 	beq.w	8006868 <HAL_PCD_IRQHandler+0x328>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006a7a:	7d2a      	ldrb	r2, [r5, #20]
 8006a7c:	6820      	ldr	r0, [r4, #0]
 8006a7e:	f850 3022 	ldr.w	r3, [r0, r2, lsl #2]
 8006a82:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8006a86:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006a8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a8e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006a92:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006a96:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8006a9a:	e593      	b.n	80065c4 <HAL_PCD_IRQHandler+0x84>
      ep->xfer_len -= TxPctSize;
 8006a9c:	1aff      	subs	r7, r7, r3
 8006a9e:	62f7      	str	r7, [r6, #44]	; 0x2c
    if (ep->xfer_len == 0U)
 8006aa0:	2f00      	cmp	r7, #0
 8006aa2:	d0b5      	beq.n	8006a10 <HAL_PCD_IRQHandler+0x4d0>
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006aa4:	f41a 4f80 	tst.w	sl, #16384	; 0x4000
 8006aa8:	d00d      	beq.n	8006ac6 <HAL_PCD_IRQHandler+0x586>
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006aaa:	f850 202c 	ldr.w	r2, [r0, ip, lsl #2]
 8006aae:	f022 4278 	bic.w	r2, r2, #4160749568	; 0xf8000000
 8006ab2:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8006ab6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8006aba:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8006abe:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006ac2:	f840 202c 	str.w	r2, [r0, ip, lsl #2]
      if (ep->xfer_fill_db == 1U)
 8006ac6:	eb08 0205 	add.w	r2, r8, r5
 8006aca:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 8006ace:	f892 1038 	ldrb.w	r1, [r2, #56]	; 0x38
 8006ad2:	2901      	cmp	r1, #1
 8006ad4:	f000 8178 	beq.w	8006dc8 <HAL_PCD_IRQHandler+0x888>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8006ad8:	4445      	add	r5, r8
 8006ada:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
 8006ade:	7d2a      	ldrb	r2, [r5, #20]
 8006ae0:	f850 3022 	ldr.w	r3, [r0, r2, lsl #2]
 8006ae4:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8006ae8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006aec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006af0:	f083 0330 	eor.w	r3, r3, #48	; 0x30
 8006af4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006af8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006afc:	f840 3022 	str.w	r3, [r0, r2, lsl #2]

  return HAL_OK;
 8006b00:	e560      	b.n	80065c4 <HAL_PCD_IRQHandler+0x84>
      ep->xfer_len -= TxPctSize;
 8006b02:	1aff      	subs	r7, r7, r3
 8006b04:	62f7      	str	r7, [r6, #44]	; 0x2c
    if (ep->xfer_len == 0U)
 8006b06:	2f00      	cmp	r7, #0
 8006b08:	f43f ae79 	beq.w	80067fe <HAL_PCD_IRQHandler+0x2be>
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8006b0c:	f41a 4f80 	tst.w	sl, #16384	; 0x4000
 8006b10:	d10d      	bne.n	8006b2e <HAL_PCD_IRQHandler+0x5ee>
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006b12:	f850 202c 	ldr.w	r2, [r0, ip, lsl #2]
 8006b16:	f022 4278 	bic.w	r2, r2, #4160749568	; 0xf8000000
 8006b1a:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8006b1e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8006b22:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8006b26:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006b2a:	f840 202c 	str.w	r2, [r0, ip, lsl #2]
      if (ep->xfer_fill_db == 1U)
 8006b2e:	eb08 0205 	add.w	r2, r8, r5
 8006b32:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 8006b36:	f892 1038 	ldrb.w	r1, [r2, #56]	; 0x38
 8006b3a:	2901      	cmp	r1, #1
 8006b3c:	d1cc      	bne.n	8006ad8 <HAL_PCD_IRQHandler+0x598>
        ep->xfer_buff += TxPctSize;
 8006b3e:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8006b40:	4419      	add	r1, r3
 8006b42:	6291      	str	r1, [r2, #40]	; 0x28
        ep->xfer_count += TxPctSize;
 8006b44:	6b37      	ldr	r7, [r6, #48]	; 0x30
 8006b46:	441f      	add	r7, r3
 8006b48:	6337      	str	r7, [r6, #48]	; 0x30
        if (ep->xfer_len_db >= ep->maxpacket)
 8006b4a:	6b57      	ldr	r7, [r2, #52]	; 0x34
 8006b4c:	6a56      	ldr	r6, [r2, #36]	; 0x24
 8006b4e:	42b7      	cmp	r7, r6
 8006b50:	f0c0 822a 	bcc.w	8006fa8 <HAL_PCD_IRQHandler+0xa68>
          ep->xfer_len_db -= len;
 8006b54:	1bbf      	subs	r7, r7, r6
 8006b56:	6357      	str	r7, [r2, #52]	; 0x34
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8006b58:	b2b3      	uxth	r3, r6
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8006b5a:	eb08 0205 	add.w	r2, r8, r5
 8006b5e:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 8006b62:	f892 c015 	ldrb.w	ip, [r2, #21]
 8006b66:	f1bc 0f00 	cmp.w	ip, #0
 8006b6a:	f040 8207 	bne.w	8006f7c <HAL_PCD_IRQHandler+0xa3c>
 8006b6e:	7d12      	ldrb	r2, [r2, #20]
 8006b70:	00d2      	lsls	r2, r2, #3
 8006b72:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8006b76:	f502 32b2 	add.w	r2, r2, #91136	; 0x16400
 8006b7a:	6857      	ldr	r7, [r2, #4]
 8006b7c:	f027 477c 	bic.w	r7, r7, #4227858432	; 0xfc000000
 8006b80:	6057      	str	r7, [r2, #4]
 8006b82:	2e00      	cmp	r6, #0
 8006b84:	f040 8247 	bne.w	8007016 <HAL_PCD_IRQHandler+0xad6>
 8006b88:	6856      	ldr	r6, [r2, #4]
 8006b8a:	f046 4600 	orr.w	r6, r6, #2147483648	; 0x80000000
 8006b8e:	6056      	str	r6, [r2, #4]
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8006b90:	eb08 0205 	add.w	r2, r8, r5
 8006b94:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 8006b98:	8bd2      	ldrh	r2, [r2, #30]
 8006b9a:	f007 f809 	bl	800dbb0 <USB_WritePMA>
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8006b9e:	6820      	ldr	r0, [r4, #0]
 8006ba0:	e79a      	b.n	8006ad8 <HAL_PCD_IRQHandler+0x598>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8006ba2:	f64f 31ff 	movw	r1, #64511	; 0xfbff
 8006ba6:	6822      	ldr	r2, [r4, #0]
    HAL_PCD_ResetCallback(hpcd);
 8006ba8:	4620      	mov	r0, r4
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8006baa:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8006bac:	400b      	ands	r3, r1
 8006bae:	6453      	str	r3, [r2, #68]	; 0x44
    HAL_PCD_ResetCallback(hpcd);
 8006bb0:	f008 fcc0 	bl	800f534 <HAL_PCD_ResetCallback>
  __HAL_LOCK(hpcd);
 8006bb4:	f894 3294 	ldrb.w	r3, [r4, #660]	; 0x294
 8006bb8:	2b01      	cmp	r3, #1
 8006bba:	f43f acee 	beq.w	800659a <HAL_PCD_IRQHandler+0x5a>
 8006bbe:	2301      	movs	r3, #1
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8006bc0:	4629      	mov	r1, r5
 8006bc2:	6820      	ldr	r0, [r4, #0]
  hpcd->USB_Address = address;
 8006bc4:	7465      	strb	r5, [r4, #17]
  __HAL_LOCK(hpcd);
 8006bc6:	f884 3294 	strb.w	r3, [r4, #660]	; 0x294
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8006bca:	f006 ffd9 	bl	800db80 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8006bce:	f884 5294 	strb.w	r5, [r4, #660]	; 0x294
}
 8006bd2:	b00b      	add	sp, #44	; 0x2c
 8006bd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8006bd8:	f64d 71ff 	movw	r1, #57343	; 0xdfff
 8006bdc:	6822      	ldr	r2, [r4, #0]
 8006bde:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8006be0:	400b      	ands	r3, r1
 8006be2:	6453      	str	r3, [r2, #68]	; 0x44
}
 8006be4:	b00b      	add	sp, #44	; 0x2c
 8006be6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        ep = &hpcd->OUT_ep[epindex];
 8006bea:	2128      	movs	r1, #40	; 0x28
 8006bec:	fb01 4105 	mla	r1, r1, r5, r4
           ep->xfer_buff += count;
 8006bf0:	f8d3 2168 	ldr.w	r2, [r3, #360]	; 0x168
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8006bf4:	6820      	ldr	r0, [r4, #0]
           ep->xfer_buff += count;
 8006bf6:	444a      	add	r2, r9
 8006bf8:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8006bfc:	f501 71aa 	add.w	r1, r1, #340	; 0x154
 8006c00:	f007 f808 	bl	800dc14 <USB_EPStartXfer>
 8006c04:	6820      	ldr	r0, [r4, #0]
 8006c06:	e4eb      	b.n	80065e0 <HAL_PCD_IRQHandler+0xa0>
            if (ep->xfer_buff != 0U)
 8006c08:	f8d4 1168 	ldr.w	r1, [r4, #360]	; 0x168
 8006c0c:	2900      	cmp	r1, #0
 8006c0e:	f43f acd9 	beq.w	80065c4 <HAL_PCD_IRQHandler+0x84>
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8006c12:	f8b4 215a 	ldrh.w	r2, [r4, #346]	; 0x15a
 8006c16:	f007 f9bd 	bl	800df94 <USB_ReadPMA>
              ep->xfer_buff += ep->xfer_count;
 8006c1a:	f8d4 3168 	ldr.w	r3, [r4, #360]	; 0x168
 8006c1e:	f8d4 2170 	ldr.w	r2, [r4, #368]	; 0x170
              HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8006c22:	4620      	mov	r0, r4
              ep->xfer_buff += ep->xfer_count;
 8006c24:	4413      	add	r3, r2
              HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8006c26:	2100      	movs	r1, #0
              ep->xfer_buff += ep->xfer_count;
 8006c28:	f8c4 3168 	str.w	r3, [r4, #360]	; 0x168
              HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8006c2c:	f008 fc36 	bl	800f49c <HAL_PCD_DataOutStageCallback>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8006c30:	6820      	ldr	r0, [r4, #0]
 8006c32:	e4c7      	b.n	80065c4 <HAL_PCD_IRQHandler+0x84>
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006c34:	f41a 4f80 	tst.w	sl, #16384	; 0x4000
  __IO uint32_t count = PCD_RX_PMA_CNT;
 8006c38:	f04f 030a 	mov.w	r3, #10
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006c3c:	f892 2154 	ldrb.w	r2, [r2, #340]	; 0x154
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006c40:	d046      	beq.n	8006cd0 <HAL_PCD_IRQHandler+0x790>
 8006c42:	e001      	b.n	8006c48 <HAL_PCD_IRQHandler+0x708>
    count--;
 8006c44:	9b04      	ldr	r3, [sp, #16]
 8006c46:	3b01      	subs	r3, #1
 8006c48:	9304      	str	r3, [sp, #16]
  while (count > 0U)
 8006c4a:	9b04      	ldr	r3, [sp, #16]
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d1f9      	bne.n	8006c44 <HAL_PCD_IRQHandler+0x704>
  return (uint16_t)USB_DRD_GET_CHEP_DBUF0_CNT((Instance), (bEpNum));
 8006c50:	00d3      	lsls	r3, r2, #3
 8006c52:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006c56:	f503 33b2 	add.w	r3, r3, #91136	; 0x16400
    if (ep->xfer_len >= count)
 8006c5a:	eb08 0c05 	add.w	ip, r8, r5
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	eb04 0ccc 	add.w	ip, r4, ip, lsl #3
 8006c64:	f8dc 116c 	ldr.w	r1, [ip, #364]	; 0x16c
 8006c68:	f3c3 4309 	ubfx	r3, r3, #16, #10
 8006c6c:	4299      	cmp	r1, r3
 8006c6e:	4699      	mov	r9, r3
 8006c70:	b212      	sxth	r2, r2
 8006c72:	f0c0 8113 	bcc.w	8006e9c <HAL_PCD_IRQHandler+0x95c>
      ep->xfer_len -= count;
 8006c76:	1ac9      	subs	r1, r1, r3
 8006c78:	f8cc 116c 	str.w	r1, [ip, #364]	; 0x16c
    if (ep->xfer_len == 0U)
 8006c7c:	2900      	cmp	r1, #0
 8006c7e:	f000 8110 	beq.w	8006ea2 <HAL_PCD_IRQHandler+0x962>
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006c82:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8006c86:	d013      	beq.n	8006cb0 <HAL_PCD_IRQHandler+0x770>
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8006c88:	eb08 0205 	add.w	r2, r8, r5
 8006c8c:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 8006c90:	f892 1154 	ldrb.w	r1, [r2, #340]	; 0x154
 8006c94:	f850 2021 	ldr.w	r2, [r0, r1, lsl #2]
 8006c98:	f022 4278 	bic.w	r2, r2, #4160749568	; 0xf8000000
 8006c9c:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8006ca0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8006ca4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006ca8:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8006cac:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
    if (count != 0U)
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	f43f ad2e 	beq.w	8006712 <HAL_PCD_IRQHandler+0x1d2>
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8006cb6:	eb08 0105 	add.w	r1, r8, r5
 8006cba:	eb04 01c1 	add.w	r1, r4, r1, lsl #3
 8006cbe:	f8b1 215c 	ldrh.w	r2, [r1, #348]	; 0x15c
 8006cc2:	f8d1 1168 	ldr.w	r1, [r1, #360]	; 0x168
 8006cc6:	f007 f965 	bl	800df94 <USB_ReadPMA>
 8006cca:	e535      	b.n	8006738 <HAL_PCD_IRQHandler+0x1f8>
    count--;
 8006ccc:	9b05      	ldr	r3, [sp, #20]
 8006cce:	3b01      	subs	r3, #1
 8006cd0:	9305      	str	r3, [sp, #20]
  while (count > 0U)
 8006cd2:	9b05      	ldr	r3, [sp, #20]
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d1f9      	bne.n	8006ccc <HAL_PCD_IRQHandler+0x78c>
  return (uint16_t)USB_DRD_GET_CHEP_RX_CNT((Instance), (bEpNum));
 8006cd8:	00d3      	lsls	r3, r2, #3
 8006cda:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006cde:	f503 33b2 	add.w	r3, r3, #91136	; 0x16400
    if (ep->xfer_len >= count)
 8006ce2:	eb08 0c05 	add.w	ip, r8, r5
 8006ce6:	685b      	ldr	r3, [r3, #4]
 8006ce8:	eb04 0ccc 	add.w	ip, r4, ip, lsl #3
 8006cec:	f8dc 116c 	ldr.w	r1, [ip, #364]	; 0x16c
 8006cf0:	f3c3 4309 	ubfx	r3, r3, #16, #10
 8006cf4:	4299      	cmp	r1, r3
 8006cf6:	4699      	mov	r9, r3
 8006cf8:	b212      	sxth	r2, r2
 8006cfa:	f0c0 80e3 	bcc.w	8006ec4 <HAL_PCD_IRQHandler+0x984>
      ep->xfer_len -= count;
 8006cfe:	1ac9      	subs	r1, r1, r3
 8006d00:	f8cc 116c 	str.w	r1, [ip, #364]	; 0x16c
    if (ep->xfer_len == 0U)
 8006d04:	2900      	cmp	r1, #0
 8006d06:	f000 80e0 	beq.w	8006eca <HAL_PCD_IRQHandler+0x98a>
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8006d0a:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8006d0e:	d113      	bne.n	8006d38 <HAL_PCD_IRQHandler+0x7f8>
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8006d10:	eb08 0205 	add.w	r2, r8, r5
 8006d14:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 8006d18:	f892 1154 	ldrb.w	r1, [r2, #340]	; 0x154
 8006d1c:	f850 2021 	ldr.w	r2, [r0, r1, lsl #2]
 8006d20:	f022 4278 	bic.w	r2, r2, #4160749568	; 0xf8000000
 8006d24:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8006d28:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8006d2c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006d30:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8006d34:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
    if (count != 0U)
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	f43f acea 	beq.w	8006712 <HAL_PCD_IRQHandler+0x1d2>
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8006d3e:	eb08 0105 	add.w	r1, r8, r5
 8006d42:	eb04 01c1 	add.w	r1, r4, r1, lsl #3
 8006d46:	f8b1 215e 	ldrh.w	r2, [r1, #350]	; 0x15e
 8006d4a:	f8d1 1168 	ldr.w	r1, [r1, #360]	; 0x168
 8006d4e:	f007 f921 	bl	800df94 <USB_ReadPMA>
 8006d52:	e4f1      	b.n	8006738 <HAL_PCD_IRQHandler+0x1f8>
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006d54:	b1d2      	cbz	r2, 8006d8c <HAL_PCD_IRQHandler+0x84c>
 8006d56:	2a01      	cmp	r2, #1
 8006d58:	f47f add5 	bne.w	8006906 <HAL_PCD_IRQHandler+0x3c6>
 8006d5c:	7d1b      	ldrb	r3, [r3, #20]
 8006d5e:	00db      	lsls	r3, r3, #3
 8006d60:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006d64:	f503 33b2 	add.w	r3, r3, #91136	; 0x16400
 8006d68:	685a      	ldr	r2, [r3, #4]
 8006d6a:	b292      	uxth	r2, r2
 8006d6c:	605a      	str	r2, [r3, #4]
 8006d6e:	685a      	ldr	r2, [r3, #4]
 8006d70:	605a      	str	r2, [r3, #4]
 8006d72:	e5c8      	b.n	8006906 <HAL_PCD_IRQHandler+0x3c6>
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8006d74:	eb08 0105 	add.w	r1, r8, r5
 8006d78:	eb04 01c1 	add.w	r1, r4, r1, lsl #3
 8006d7c:	f8b1 215e 	ldrh.w	r2, [r1, #350]	; 0x15e
 8006d80:	f8d1 1168 	ldr.w	r1, [r1, #360]	; 0x168
        ep->xfer_count += count;
 8006d84:	4699      	mov	r9, r3
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8006d86:	f007 f905 	bl	800df94 <USB_ReadPMA>
 8006d8a:	e4d5      	b.n	8006738 <HAL_PCD_IRQHandler+0x1f8>
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006d8c:	7d1b      	ldrb	r3, [r3, #20]
 8006d8e:	00db      	lsls	r3, r3, #3
 8006d90:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006d94:	f503 33b2 	add.w	r3, r3, #91136	; 0x16400
 8006d98:	685a      	ldr	r2, [r3, #4]
 8006d9a:	f022 427c 	bic.w	r2, r2, #4227858432	; 0xfc000000
 8006d9e:	605a      	str	r2, [r3, #4]
 8006da0:	685a      	ldr	r2, [r3, #4]
 8006da2:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8006da6:	605a      	str	r2, [r3, #4]
 8006da8:	e5ad      	b.n	8006906 <HAL_PCD_IRQHandler+0x3c6>
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006daa:	7d1b      	ldrb	r3, [r3, #20]
 8006dac:	00db      	lsls	r3, r3, #3
 8006dae:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006db2:	f503 33b2 	add.w	r3, r3, #91136	; 0x16400
 8006db6:	681a      	ldr	r2, [r3, #0]
 8006db8:	f022 427c 	bic.w	r2, r2, #4227858432	; 0xfc000000
 8006dbc:	601a      	str	r2, [r3, #0]
 8006dbe:	681a      	ldr	r2, [r3, #0]
 8006dc0:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8006dc4:	601a      	str	r2, [r3, #0]
 8006dc6:	e59e      	b.n	8006906 <HAL_PCD_IRQHandler+0x3c6>
        ep->xfer_buff += TxPctSize;
 8006dc8:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8006dca:	4419      	add	r1, r3
 8006dcc:	6291      	str	r1, [r2, #40]	; 0x28
        ep->xfer_count += TxPctSize;
 8006dce:	6b37      	ldr	r7, [r6, #48]	; 0x30
 8006dd0:	441f      	add	r7, r3
 8006dd2:	6337      	str	r7, [r6, #48]	; 0x30
        if (ep->xfer_len_db >= ep->maxpacket)
 8006dd4:	6b57      	ldr	r7, [r2, #52]	; 0x34
 8006dd6:	6a56      	ldr	r6, [r2, #36]	; 0x24
 8006dd8:	42b7      	cmp	r7, r6
 8006dda:	f0c0 8102 	bcc.w	8006fe2 <HAL_PCD_IRQHandler+0xaa2>
          ep->xfer_len_db -= len;
 8006dde:	1bbf      	subs	r7, r7, r6
 8006de0:	6357      	str	r7, [r2, #52]	; 0x34
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8006de2:	b2b3      	uxth	r3, r6
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8006de4:	eb08 0205 	add.w	r2, r8, r5
 8006de8:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 8006dec:	f892 c015 	ldrb.w	ip, [r2, #21]
 8006df0:	f1bc 0f00 	cmp.w	ip, #0
 8006df4:	f040 80df 	bne.w	8006fb6 <HAL_PCD_IRQHandler+0xa76>
 8006df8:	7d12      	ldrb	r2, [r2, #20]
 8006dfa:	00d2      	lsls	r2, r2, #3
 8006dfc:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8006e00:	f502 32b2 	add.w	r2, r2, #91136	; 0x16400
 8006e04:	6817      	ldr	r7, [r2, #0]
 8006e06:	f027 477c 	bic.w	r7, r7, #4227858432	; 0xfc000000
 8006e0a:	6017      	str	r7, [r2, #0]
 8006e0c:	2e00      	cmp	r6, #0
 8006e0e:	f040 8122 	bne.w	8007056 <HAL_PCD_IRQHandler+0xb16>
 8006e12:	6816      	ldr	r6, [r2, #0]
 8006e14:	f046 4600 	orr.w	r6, r6, #2147483648	; 0x80000000
 8006e18:	6016      	str	r6, [r2, #0]
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8006e1a:	eb08 0205 	add.w	r2, r8, r5
 8006e1e:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 8006e22:	8b92      	ldrh	r2, [r2, #28]
 8006e24:	f006 fec4 	bl	800dbb0 <USB_WritePMA>
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8006e28:	6820      	ldr	r0, [r4, #0]
 8006e2a:	e655      	b.n	8006ad8 <HAL_PCD_IRQHandler+0x598>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8006e2c:	f64f 717f 	movw	r1, #65407	; 0xff7f
 8006e30:	6823      	ldr	r3, [r4, #0]
 8006e32:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006e34:	400a      	ands	r2, r1
 8006e36:	645a      	str	r2, [r3, #68]	; 0x44
    if (hpcd->LPM_State == LPM_L0)
 8006e38:	f894 22cc 	ldrb.w	r2, [r4, #716]	; 0x2cc
 8006e3c:	bb4a      	cbnz	r2, 8006e92 <HAL_PCD_IRQHandler+0x952>
      hpcd->LPM_State = LPM_L1;
 8006e3e:	2101      	movs	r1, #1
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8006e40:	4620      	mov	r0, r4
      hpcd->Instance->CNTR |= USB_CNTR_SUSPRDY;
 8006e42:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006e44:	f042 0204 	orr.w	r2, r2, #4
 8006e48:	641a      	str	r2, [r3, #64]	; 0x40
      hpcd->Instance->CNTR |= USB_CNTR_SUSPEN;
 8006e4a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006e4c:	f042 0208 	orr.w	r2, r2, #8
 8006e50:	641a      	str	r2, [r3, #64]	; 0x40
      hpcd->LPM_State = LPM_L1;
 8006e52:	f884 12cc 	strb.w	r1, [r4, #716]	; 0x2cc
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8006e56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e58:	089b      	lsrs	r3, r3, #2
 8006e5a:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 8006e5e:	f8c4 32d0 	str.w	r3, [r4, #720]	; 0x2d0
}
 8006e62:	b00b      	add	sp, #44	; 0x2c
 8006e64:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8006e68:	f000 bac6 	b.w	80073f8 <HAL_PCDEx_LPM_Callback>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8006e6c:	f24f 71ff 	movw	r1, #63487	; 0xf7ff
    hpcd->Instance->CNTR |= USB_CNTR_SUSPEN;
 8006e70:	6823      	ldr	r3, [r4, #0]
    HAL_PCD_SuspendCallback(hpcd);
 8006e72:	4620      	mov	r0, r4
    hpcd->Instance->CNTR |= USB_CNTR_SUSPEN;
 8006e74:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006e76:	f042 0208 	orr.w	r2, r2, #8
 8006e7a:	641a      	str	r2, [r3, #64]	; 0x40
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8006e7c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006e7e:	400a      	ands	r2, r1
 8006e80:	645a      	str	r2, [r3, #68]	; 0x44
    hpcd->Instance->CNTR |= USB_CNTR_SUSPRDY;
 8006e82:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006e84:	f042 0204 	orr.w	r2, r2, #4
 8006e88:	641a      	str	r2, [r3, #64]	; 0x40
    HAL_PCD_SuspendCallback(hpcd);
 8006e8a:	f008 fb6f 	bl	800f56c <HAL_PCD_SuspendCallback>
    return;
 8006e8e:	f7ff bb84 	b.w	800659a <HAL_PCD_IRQHandler+0x5a>
      HAL_PCD_SuspendCallback(hpcd);
 8006e92:	4620      	mov	r0, r4
 8006e94:	f008 fb6a 	bl	800f56c <HAL_PCD_SuspendCallback>
 8006e98:	f7ff bb7f 	b.w	800659a <HAL_PCD_IRQHandler+0x5a>
 8006e9c:	2100      	movs	r1, #0
 8006e9e:	f8cc 116c 	str.w	r1, [ip, #364]	; 0x16c
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8006ea2:	f850 1022 	ldr.w	r1, [r0, r2, lsl #2]
 8006ea6:	f021 4178 	bic.w	r1, r1, #4160749568	; 0xf8000000
 8006eaa:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
 8006eae:	f021 0170 	bic.w	r1, r1, #112	; 0x70
 8006eb2:	f481 5100 	eor.w	r1, r1, #8192	; 0x2000
 8006eb6:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
 8006eba:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 8006ebe:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
 8006ec2:	e6de      	b.n	8006c82 <HAL_PCD_IRQHandler+0x742>
 8006ec4:	2100      	movs	r1, #0
 8006ec6:	f8cc 116c 	str.w	r1, [ip, #364]	; 0x16c
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8006eca:	f850 1022 	ldr.w	r1, [r0, r2, lsl #2]
 8006ece:	f021 4178 	bic.w	r1, r1, #4160749568	; 0xf8000000
 8006ed2:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
 8006ed6:	f021 0170 	bic.w	r1, r1, #112	; 0x70
 8006eda:	f481 5100 	eor.w	r1, r1, #8192	; 0x2000
 8006ede:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
 8006ee2:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 8006ee6:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
 8006eea:	e70e      	b.n	8006d0a <HAL_PCD_IRQHandler+0x7ca>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8006eec:	f64f 51ff 	movw	r1, #65023	; 0xfdff
 8006ef0:	6822      	ldr	r2, [r4, #0]
    HAL_PCD_SOFCallback(hpcd);
 8006ef2:	4620      	mov	r0, r4
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8006ef4:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8006ef6:	400b      	ands	r3, r1
 8006ef8:	6453      	str	r3, [r2, #68]	; 0x44
    HAL_PCD_SOFCallback(hpcd);
 8006efa:	f008 fb4b 	bl	800f594 <HAL_PCD_SOFCallback>
    return;
 8006efe:	f7ff bb4c 	b.w	800659a <HAL_PCD_IRQHandler+0x5a>
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_STALL);
 8006f02:	f248 0480 	movw	r4, #32896	; 0x8080
 8006f06:	6801      	ldr	r1, [r0, #0]
 8006f08:	4a65      	ldr	r2, [pc, #404]	; (80070a0 <HAL_PCD_IRQHandler+0xb60>)
            PCD_SET_EP_TX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_TX_STALL);
 8006f0a:	4b66      	ldr	r3, [pc, #408]	; (80070a4 <HAL_PCD_IRQHandler+0xb64>)
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_STALL);
 8006f0c:	400a      	ands	r2, r1
 8006f0e:	f482 5280 	eor.w	r2, r2, #4096	; 0x1000
 8006f12:	4322      	orrs	r2, r4
 8006f14:	6002      	str	r2, [r0, #0]
            PCD_SET_EP_TX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_TX_STALL);
 8006f16:	6802      	ldr	r2, [r0, #0]
            PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006f18:	4963      	ldr	r1, [pc, #396]	; (80070a8 <HAL_PCD_IRQHandler+0xb68>)
            PCD_SET_EP_TX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_TX_STALL);
 8006f1a:	4013      	ands	r3, r2
 8006f1c:	f083 0310 	eor.w	r3, r3, #16
 8006f20:	4323      	orrs	r3, r4
 8006f22:	6003      	str	r3, [r0, #0]
            PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006f24:	6803      	ldr	r3, [r0, #0]
 8006f26:	4019      	ands	r1, r3
 8006f28:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 8006f2c:	6001      	str	r1, [r0, #0]
            return HAL_OK;
 8006f2e:	f7ff bb34 	b.w	800659a <HAL_PCD_IRQHandler+0x5a>
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8006f32:	4620      	mov	r0, r4
      hpcd->LPM_State = LPM_L0;
 8006f34:	f884 12cc 	strb.w	r1, [r4, #716]	; 0x2cc
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8006f38:	f000 fa5e 	bl	80073f8 <HAL_PCDEx_LPM_Callback>
 8006f3c:	f7ff bb9a 	b.w	8006674 <HAL_PCD_IRQHandler+0x134>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006f40:	2b01      	cmp	r3, #1
 8006f42:	f47f ad7d 	bne.w	8006a40 <HAL_PCD_IRQHandler+0x500>
 8006f46:	680b      	ldr	r3, [r1, #0]
 8006f48:	b29b      	uxth	r3, r3
 8006f4a:	600b      	str	r3, [r1, #0]
 8006f4c:	680b      	ldr	r3, [r1, #0]
 8006f4e:	600b      	str	r3, [r1, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006f50:	684b      	ldr	r3, [r1, #4]
 8006f52:	b29b      	uxth	r3, r3
 8006f54:	604b      	str	r3, [r1, #4]
 8006f56:	684b      	ldr	r3, [r1, #4]
 8006f58:	604b      	str	r3, [r1, #4]
 8006f5a:	e571      	b.n	8006a40 <HAL_PCD_IRQHandler+0x500>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006f5c:	2b01      	cmp	r3, #1
 8006f5e:	f47f ac66 	bne.w	800682e <HAL_PCD_IRQHandler+0x2ee>
 8006f62:	680b      	ldr	r3, [r1, #0]
 8006f64:	b29b      	uxth	r3, r3
 8006f66:	600b      	str	r3, [r1, #0]
 8006f68:	680b      	ldr	r3, [r1, #0]
 8006f6a:	600b      	str	r3, [r1, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006f6c:	684b      	ldr	r3, [r1, #4]
 8006f6e:	b29b      	uxth	r3, r3
 8006f70:	604b      	str	r3, [r1, #4]
 8006f72:	684b      	ldr	r3, [r1, #4]
 8006f74:	604b      	str	r3, [r1, #4]
 8006f76:	e45a      	b.n	800682e <HAL_PCD_IRQHandler+0x2ee>
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8006f78:	463e      	mov	r6, r7
 8006f7a:	b2bb      	uxth	r3, r7
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8006f7c:	f1bc 0f01 	cmp.w	ip, #1
 8006f80:	f47f ae06 	bne.w	8006b90 <HAL_PCD_IRQHandler+0x650>
 8006f84:	eb08 0205 	add.w	r2, r8, r5
 8006f88:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 8006f8c:	7d12      	ldrb	r2, [r2, #20]
 8006f8e:	00d2      	lsls	r2, r2, #3
 8006f90:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8006f94:	f502 32b2 	add.w	r2, r2, #91136	; 0x16400
 8006f98:	6857      	ldr	r7, [r2, #4]
 8006f9a:	b2bf      	uxth	r7, r7
 8006f9c:	6057      	str	r7, [r2, #4]
 8006f9e:	6857      	ldr	r7, [r2, #4]
 8006fa0:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
 8006fa4:	6056      	str	r6, [r2, #4]
 8006fa6:	e5f3      	b.n	8006b90 <HAL_PCD_IRQHandler+0x650>
        else if (ep->xfer_len_db == 0U)
 8006fa8:	bb07      	cbnz	r7, 8006fec <HAL_PCD_IRQHandler+0xaac>
          ep->xfer_fill_db = 0U;
 8006faa:	461e      	mov	r6, r3
 8006fac:	f882 7038 	strb.w	r7, [r2, #56]	; 0x38
 8006fb0:	e5d3      	b.n	8006b5a <HAL_PCD_IRQHandler+0x61a>
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8006fb2:	463e      	mov	r6, r7
 8006fb4:	b2bb      	uxth	r3, r7
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8006fb6:	f1bc 0f01 	cmp.w	ip, #1
 8006fba:	f47f af2e 	bne.w	8006e1a <HAL_PCD_IRQHandler+0x8da>
 8006fbe:	eb08 0205 	add.w	r2, r8, r5
 8006fc2:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 8006fc6:	7d12      	ldrb	r2, [r2, #20]
 8006fc8:	00d2      	lsls	r2, r2, #3
 8006fca:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8006fce:	f502 32b2 	add.w	r2, r2, #91136	; 0x16400
 8006fd2:	6817      	ldr	r7, [r2, #0]
 8006fd4:	b2bf      	uxth	r7, r7
 8006fd6:	6017      	str	r7, [r2, #0]
 8006fd8:	6817      	ldr	r7, [r2, #0]
 8006fda:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
 8006fde:	6016      	str	r6, [r2, #0]
 8006fe0:	e71b      	b.n	8006e1a <HAL_PCD_IRQHandler+0x8da>
        else if (ep->xfer_len_db == 0U)
 8006fe2:	bb1f      	cbnz	r7, 800702c <HAL_PCD_IRQHandler+0xaec>
          ep->xfer_fill_db = 0U;
 8006fe4:	461e      	mov	r6, r3
 8006fe6:	f882 7038 	strb.w	r7, [r2, #56]	; 0x38
 8006fea:	e6fb      	b.n	8006de4 <HAL_PCD_IRQHandler+0x8a4>
          ep->xfer_len_db = 0U;
 8006fec:	2300      	movs	r3, #0
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8006fee:	f892 c015 	ldrb.w	ip, [r2, #21]
          ep->xfer_len_db = 0U;
 8006ff2:	6353      	str	r3, [r2, #52]	; 0x34
          ep->xfer_fill_db = 0;
 8006ff4:	f882 3038 	strb.w	r3, [r2, #56]	; 0x38
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8006ff8:	f1bc 0f00 	cmp.w	ip, #0
 8006ffc:	d1bc      	bne.n	8006f78 <HAL_PCD_IRQHandler+0xa38>
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8006ffe:	463e      	mov	r6, r7
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8007000:	7d12      	ldrb	r2, [r2, #20]
 8007002:	00d2      	lsls	r2, r2, #3
 8007004:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8007008:	f502 32b2 	add.w	r2, r2, #91136	; 0x16400
 800700c:	6853      	ldr	r3, [r2, #4]
 800700e:	f023 437c 	bic.w	r3, r3, #4227858432	; 0xfc000000
 8007012:	6053      	str	r3, [r2, #4]
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8007014:	b2bb      	uxth	r3, r7
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8007016:	2e3e      	cmp	r6, #62	; 0x3e
 8007018:	d828      	bhi.n	800706c <HAL_PCD_IRQHandler+0xb2c>
 800701a:	0877      	lsrs	r7, r6, #1
 800701c:	07f6      	lsls	r6, r6, #31
 800701e:	6856      	ldr	r6, [r2, #4]
 8007020:	bf48      	it	mi
 8007022:	3701      	addmi	r7, #1
 8007024:	ea46 6687 	orr.w	r6, r6, r7, lsl #26
 8007028:	6056      	str	r6, [r2, #4]
 800702a:	e5b1      	b.n	8006b90 <HAL_PCD_IRQHandler+0x650>
          ep->xfer_fill_db = 0U;
 800702c:	2300      	movs	r3, #0
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800702e:	f892 c015 	ldrb.w	ip, [r2, #21]
          ep->xfer_fill_db = 0U;
 8007032:	f882 3038 	strb.w	r3, [r2, #56]	; 0x38
          ep->xfer_len_db = 0U;
 8007036:	6353      	str	r3, [r2, #52]	; 0x34
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8007038:	f1bc 0f00 	cmp.w	ip, #0
 800703c:	d1b9      	bne.n	8006fb2 <HAL_PCD_IRQHandler+0xa72>
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800703e:	463e      	mov	r6, r7
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8007040:	7d12      	ldrb	r2, [r2, #20]
 8007042:	00d2      	lsls	r2, r2, #3
 8007044:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8007048:	f502 32b2 	add.w	r2, r2, #91136	; 0x16400
 800704c:	6813      	ldr	r3, [r2, #0]
 800704e:	f023 437c 	bic.w	r3, r3, #4227858432	; 0xfc000000
 8007052:	6013      	str	r3, [r2, #0]
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8007054:	b2bb      	uxth	r3, r7
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8007056:	2e3e      	cmp	r6, #62	; 0x3e
 8007058:	d814      	bhi.n	8007084 <HAL_PCD_IRQHandler+0xb44>
 800705a:	0877      	lsrs	r7, r6, #1
 800705c:	07f6      	lsls	r6, r6, #31
 800705e:	6816      	ldr	r6, [r2, #0]
 8007060:	bf48      	it	mi
 8007062:	3701      	addmi	r7, #1
 8007064:	ea46 6687 	orr.w	r6, r6, r7, lsl #26
 8007068:	6016      	str	r6, [r2, #0]
 800706a:	e6d6      	b.n	8006e1a <HAL_PCD_IRQHandler+0x8da>
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800706c:	0977      	lsrs	r7, r6, #5
 800706e:	06f6      	lsls	r6, r6, #27
 8007070:	6856      	ldr	r6, [r2, #4]
 8007072:	bf08      	it	eq
 8007074:	f107 37ff 	addeq.w	r7, r7, #4294967295	; 0xffffffff
 8007078:	ea46 6687 	orr.w	r6, r6, r7, lsl #26
 800707c:	f046 4600 	orr.w	r6, r6, #2147483648	; 0x80000000
 8007080:	6056      	str	r6, [r2, #4]
 8007082:	e585      	b.n	8006b90 <HAL_PCD_IRQHandler+0x650>
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8007084:	0977      	lsrs	r7, r6, #5
 8007086:	06f6      	lsls	r6, r6, #27
 8007088:	6816      	ldr	r6, [r2, #0]
 800708a:	bf08      	it	eq
 800708c:	f107 37ff 	addeq.w	r7, r7, #4294967295	; 0xffffffff
 8007090:	ea46 6687 	orr.w	r6, r6, r7, lsl #26
 8007094:	f046 4600 	orr.w	r6, r6, #2147483648	; 0x80000000
 8007098:	6016      	str	r6, [r2, #0]
 800709a:	e6be      	b.n	8006e1a <HAL_PCD_IRQHandler+0x8da>
 800709c:	07ff8f0f 	.word	0x07ff8f0f
 80070a0:	07ffbf8f 	.word	0x07ffbf8f
 80070a4:	07ff8fbf 	.word	0x07ff8fbf
 80070a8:	07ff0f8f 	.word	0x07ff0f8f

080070ac <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd);
 80070ac:	f890 2294 	ldrb.w	r2, [r0, #660]	; 0x294
 80070b0:	2a01      	cmp	r2, #1
 80070b2:	d00d      	beq.n	80070d0 <HAL_PCD_SetAddress+0x24>
{
 80070b4:	b510      	push	{r4, lr}
  __HAL_LOCK(hpcd);
 80070b6:	2201      	movs	r2, #1
 80070b8:	4604      	mov	r4, r0
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80070ba:	6800      	ldr	r0, [r0, #0]
  hpcd->USB_Address = address;
 80070bc:	7461      	strb	r1, [r4, #17]
  __HAL_LOCK(hpcd);
 80070be:	f884 2294 	strb.w	r2, [r4, #660]	; 0x294
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80070c2:	f006 fd5d 	bl	800db80 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80070c6:	2300      	movs	r3, #0
 80070c8:	f884 3294 	strb.w	r3, [r4, #660]	; 0x294
  return HAL_OK;
 80070cc:	4618      	mov	r0, r3
}
 80070ce:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 80070d0:	2002      	movs	r0, #2
}
 80070d2:	4770      	bx	lr

080070d4 <HAL_PCD_EP_Open>:
  if ((ep_addr & 0x80U) == 0x80U)
 80070d4:	f001 0c07 	and.w	ip, r1, #7
 80070d8:	0609      	lsls	r1, r1, #24
{
 80070da:	b510      	push	{r4, lr}
 80070dc:	4604      	mov	r4, r0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80070de:	f04f 0e28 	mov.w	lr, #40	; 0x28
  if ((ep_addr & 0x80U) == 0x80U)
 80070e2:	d424      	bmi.n	800712e <HAL_PCD_EP_Open+0x5a>
    ep->is_in = 0U;
 80070e4:	2000      	movs	r0, #0
 80070e6:	eb0c 018c 	add.w	r1, ip, ip, lsl #2
 80070ea:	eb04 01c1 	add.w	r1, r4, r1, lsl #3
 80070ee:	f881 0155 	strb.w	r0, [r1, #341]	; 0x155
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80070f2:	fb0e 410c 	mla	r1, lr, ip, r4
 80070f6:	f501 71aa 	add.w	r1, r1, #340	; 0x154
  if (ep_type == EP_TYPE_BULK)
 80070fa:	2b02      	cmp	r3, #2
  ep->type = ep_type;
 80070fc:	70cb      	strb	r3, [r1, #3]
    ep->data_pid_start = 0U;
 80070fe:	bf08      	it	eq
 8007100:	2300      	moveq	r3, #0
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8007102:	f3c2 020a 	ubfx	r2, r2, #0, #11
    ep->data_pid_start = 0U;
 8007106:	bf08      	it	eq
 8007108:	710b      	strbeq	r3, [r1, #4]
  ep->num = ep_addr & EP_ADDR_MSK;
 800710a:	f881 c000 	strb.w	ip, [r1]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800710e:	610a      	str	r2, [r1, #16]
  __HAL_LOCK(hpcd);
 8007110:	f894 3294 	ldrb.w	r3, [r4, #660]	; 0x294
 8007114:	2b01      	cmp	r3, #1
 8007116:	d014      	beq.n	8007142 <HAL_PCD_EP_Open+0x6e>
 8007118:	2301      	movs	r3, #1
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800711a:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 800711c:	f884 3294 	strb.w	r3, [r4, #660]	; 0x294
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8007120:	f006 fa12 	bl	800d548 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007124:	2300      	movs	r3, #0
 8007126:	f884 3294 	strb.w	r3, [r4, #660]	; 0x294
  return ret;
 800712a:	4618      	mov	r0, r3
}
 800712c:	bd10      	pop	{r4, pc}
    ep->is_in = 1U;
 800712e:	2001      	movs	r0, #1
 8007130:	eb0c 018c 	add.w	r1, ip, ip, lsl #2
 8007134:	eb04 01c1 	add.w	r1, r4, r1, lsl #3
 8007138:	7548      	strb	r0, [r1, #21]
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800713a:	fb0e 410c 	mla	r1, lr, ip, r4
 800713e:	3114      	adds	r1, #20
    ep->is_in = 1U;
 8007140:	e7db      	b.n	80070fa <HAL_PCD_EP_Open+0x26>
  __HAL_LOCK(hpcd);
 8007142:	2002      	movs	r0, #2
}
 8007144:	bd10      	pop	{r4, pc}
 8007146:	bf00      	nop

08007148 <HAL_PCD_EP_Close>:
  if ((ep_addr & 0x80U) == 0x80U)
 8007148:	060b      	lsls	r3, r1, #24
{
 800714a:	b510      	push	{r4, lr}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800714c:	f04f 0228 	mov.w	r2, #40	; 0x28
{
 8007150:	4604      	mov	r4, r0
  if ((ep_addr & 0x80U) == 0x80U)
 8007152:	d41d      	bmi.n	8007190 <HAL_PCD_EP_Close+0x48>
    ep->is_in = 0U;
 8007154:	f04f 0c00 	mov.w	ip, #0
 8007158:	f001 0307 	and.w	r3, r1, #7
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800715c:	fb02 4103 	mla	r1, r2, r3, r4
    ep->is_in = 0U;
 8007160:	eb03 0083 	add.w	r0, r3, r3, lsl #2
 8007164:	eb04 00c0 	add.w	r0, r4, r0, lsl #3
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007168:	f501 71aa 	add.w	r1, r1, #340	; 0x154
    ep->is_in = 0U;
 800716c:	f880 c155 	strb.w	ip, [r0, #341]	; 0x155
  ep->num = ep_addr & EP_ADDR_MSK;
 8007170:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 8007172:	f894 3294 	ldrb.w	r3, [r4, #660]	; 0x294
 8007176:	2b01      	cmp	r3, #1
 8007178:	d01c      	beq.n	80071b4 <HAL_PCD_EP_Close+0x6c>
 800717a:	2301      	movs	r3, #1
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800717c:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 800717e:	f884 3294 	strb.w	r3, [r4, #660]	; 0x294
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8007182:	f006 fba7 	bl	800d8d4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007186:	2300      	movs	r3, #0
 8007188:	f884 3294 	strb.w	r3, [r4, #660]	; 0x294
  return HAL_OK;
 800718c:	4618      	mov	r0, r3
}
 800718e:	bd10      	pop	{r4, pc}
    ep->is_in = 1U;
 8007190:	f04f 0c01 	mov.w	ip, #1
 8007194:	f001 0307 	and.w	r3, r1, #7
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007198:	fb02 4103 	mla	r1, r2, r3, r4
    ep->is_in = 1U;
 800719c:	eb03 0083 	add.w	r0, r3, r3, lsl #2
 80071a0:	eb04 00c0 	add.w	r0, r4, r0, lsl #3
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80071a4:	3114      	adds	r1, #20
    ep->is_in = 1U;
 80071a6:	f880 c015 	strb.w	ip, [r0, #21]
  ep->num = ep_addr & EP_ADDR_MSK;
 80071aa:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 80071ac:	f894 3294 	ldrb.w	r3, [r4, #660]	; 0x294
 80071b0:	2b01      	cmp	r3, #1
 80071b2:	d1e2      	bne.n	800717a <HAL_PCD_EP_Close+0x32>
 80071b4:	2002      	movs	r0, #2
}
 80071b6:	bd10      	pop	{r4, pc}

080071b8 <HAL_PCD_EP_Receive>:
{
 80071b8:	b510      	push	{r4, lr}
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80071ba:	f04f 0e28 	mov.w	lr, #40	; 0x28
  ep->xfer_count = 0U;
 80071be:	2400      	movs	r4, #0
 80071c0:	f001 0107 	and.w	r1, r1, #7
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80071c4:	fb0e 0e01 	mla	lr, lr, r1, r0
  ep->xfer_buff = pBuf;
 80071c8:	eb01 0c81 	add.w	ip, r1, r1, lsl #2
 80071cc:	eb00 0ccc 	add.w	ip, r0, ip, lsl #3
  ep->xfer_len = len;
 80071d0:	e9cc 235a 	strd	r2, r3, [ip, #360]	; 0x168
  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80071d4:	6800      	ldr	r0, [r0, #0]
  ep->num = ep_addr & EP_ADDR_MSK;
 80071d6:	f88c 1154 	strb.w	r1, [ip, #340]	; 0x154
  ep->xfer_count = 0U;
 80071da:	f8cc 4170 	str.w	r4, [ip, #368]	; 0x170
  ep->is_in = 0U;
 80071de:	f88c 4155 	strb.w	r4, [ip, #341]	; 0x155
  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80071e2:	f50e 71aa 	add.w	r1, lr, #340	; 0x154
 80071e6:	f006 fd15 	bl	800dc14 <USB_EPStartXfer>
}
 80071ea:	4620      	mov	r0, r4
 80071ec:	bd10      	pop	{r4, pc}
 80071ee:	bf00      	nop

080071f0 <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80071f0:	f001 0107 	and.w	r1, r1, #7
 80071f4:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80071f8:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
}
 80071fc:	f8d1 0170 	ldr.w	r0, [r1, #368]	; 0x170
 8007200:	4770      	bx	lr
 8007202:	bf00      	nop

08007204 <HAL_PCD_EP_Transmit>:
{
 8007204:	b538      	push	{r3, r4, r5, lr}
 8007206:	f001 0e07 	and.w	lr, r1, #7
 800720a:	eb0e 018e 	add.w	r1, lr, lr, lsl #2
  ep->xfer_buff = pBuf;
 800720e:	eb00 0cc1 	add.w	ip, r0, r1, lsl #3
  ep->xfer_fill_db = 1U;
 8007212:	2501      	movs	r5, #1
  ep->xfer_count = 0U;
 8007214:	2400      	movs	r4, #0
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007216:	4661      	mov	r1, ip
  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007218:	6800      	ldr	r0, [r0, #0]
  ep->xfer_buff = pBuf;
 800721a:	f8cc 2028 	str.w	r2, [ip, #40]	; 0x28
  ep->xfer_len = len;
 800721e:	f8cc 302c 	str.w	r3, [ip, #44]	; 0x2c
  ep->xfer_len_db = len;
 8007222:	f8cc 3034 	str.w	r3, [ip, #52]	; 0x34
  ep->xfer_fill_db = 1U;
 8007226:	f88c 5038 	strb.w	r5, [ip, #56]	; 0x38
  ep->xfer_count = 0U;
 800722a:	f8cc 4030 	str.w	r4, [ip, #48]	; 0x30
  ep->is_in = 1U;
 800722e:	f88c 5015 	strb.w	r5, [ip, #21]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007232:	f88c e014 	strb.w	lr, [ip, #20]
  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007236:	3114      	adds	r1, #20
 8007238:	f006 fcec 	bl	800dc14 <USB_EPStartXfer>
}
 800723c:	4620      	mov	r0, r4
 800723e:	bd38      	pop	{r3, r4, r5, pc}

08007240 <HAL_PCD_EP_SetStall>:
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8007240:	7902      	ldrb	r2, [r0, #4]
 8007242:	f001 0307 	and.w	r3, r1, #7
 8007246:	429a      	cmp	r2, r3
 8007248:	d336      	bcc.n	80072b8 <HAL_PCD_EP_SetStall+0x78>
  if ((0x80U & ep_addr) == 0x80U)
 800724a:	060a      	lsls	r2, r1, #24
{
 800724c:	b510      	push	{r4, lr}
 800724e:	4604      	mov	r4, r0
  if ((0x80U & ep_addr) == 0x80U)
 8007250:	d41f      	bmi.n	8007292 <HAL_PCD_EP_SetStall+0x52>
    ep->is_in = 0U;
 8007252:	f04f 0c00 	mov.w	ip, #0
    ep = &hpcd->OUT_ep[ep_addr];
 8007256:	2028      	movs	r0, #40	; 0x28
    ep->is_in = 0U;
 8007258:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 800725c:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 8007260:	f882 c155 	strb.w	ip, [r2, #341]	; 0x155
  ep->is_stall = 1U;
 8007264:	2201      	movs	r2, #1
    ep = &hpcd->OUT_ep[ep_addr];
 8007266:	fb00 4101 	mla	r1, r0, r1, r4
  ep->num = ep_addr & EP_ADDR_MSK;
 800726a:	f881 3154 	strb.w	r3, [r1, #340]	; 0x154
  ep->is_stall = 1U;
 800726e:	f881 2156 	strb.w	r2, [r1, #342]	; 0x156
  __HAL_LOCK(hpcd);
 8007272:	f894 3294 	ldrb.w	r3, [r4, #660]	; 0x294
    ep = &hpcd->OUT_ep[ep_addr];
 8007276:	f501 71aa 	add.w	r1, r1, #340	; 0x154
  __HAL_LOCK(hpcd);
 800727a:	4293      	cmp	r3, r2
 800727c:	d01a      	beq.n	80072b4 <HAL_PCD_EP_SetStall+0x74>
  (void)USB_EPSetStall(hpcd->Instance, ep);
 800727e:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 8007280:	f884 2294 	strb.w	r2, [r4, #660]	; 0x294
  (void)USB_EPSetStall(hpcd->Instance, ep);
 8007284:	f006 fbd6 	bl	800da34 <USB_EPSetStall>
  __HAL_UNLOCK(hpcd);
 8007288:	2300      	movs	r3, #0
 800728a:	f884 3294 	strb.w	r3, [r4, #660]	; 0x294
  return HAL_OK;
 800728e:	4618      	mov	r0, r3
}
 8007290:	bd10      	pop	{r4, pc}
    ep->is_in = 1U;
 8007292:	2001      	movs	r0, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007294:	2128      	movs	r1, #40	; 0x28
    ep->is_in = 1U;
 8007296:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 800729a:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 800729e:	7550      	strb	r0, [r2, #21]
  ep->is_stall = 1U;
 80072a0:	2201      	movs	r2, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80072a2:	fb01 4103 	mla	r1, r1, r3, r4
  ep->num = ep_addr & EP_ADDR_MSK;
 80072a6:	750b      	strb	r3, [r1, #20]
  ep->is_stall = 1U;
 80072a8:	758a      	strb	r2, [r1, #22]
  __HAL_LOCK(hpcd);
 80072aa:	f894 3294 	ldrb.w	r3, [r4, #660]	; 0x294
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80072ae:	3114      	adds	r1, #20
  __HAL_LOCK(hpcd);
 80072b0:	4293      	cmp	r3, r2
 80072b2:	d1e4      	bne.n	800727e <HAL_PCD_EP_SetStall+0x3e>
 80072b4:	2002      	movs	r0, #2
}
 80072b6:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80072b8:	2001      	movs	r0, #1
}
 80072ba:	4770      	bx	lr

080072bc <HAL_PCD_EP_ClrStall>:
{
 80072bc:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80072be:	7902      	ldrb	r2, [r0, #4]
 80072c0:	f001 030f 	and.w	r3, r1, #15
 80072c4:	429a      	cmp	r2, r3
 80072c6:	d338      	bcc.n	800733a <HAL_PCD_EP_ClrStall+0x7e>
  if ((0x80U & ep_addr) == 0x80U)
 80072c8:	060b      	lsls	r3, r1, #24
 80072ca:	4604      	mov	r4, r0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80072cc:	f04f 0228 	mov.w	r2, #40	; 0x28
  if ((0x80U & ep_addr) == 0x80U)
 80072d0:	d41f      	bmi.n	8007312 <HAL_PCD_EP_ClrStall+0x56>
    ep->is_in = 0U;
 80072d2:	2500      	movs	r5, #0
 80072d4:	f001 0307 	and.w	r3, r1, #7
 80072d8:	eb03 0083 	add.w	r0, r3, r3, lsl #2
 80072dc:	eb04 00c0 	add.w	r0, r4, r0, lsl #3
 80072e0:	f880 5155 	strb.w	r5, [r0, #341]	; 0x155
  ep->is_stall = 0U;
 80072e4:	2500      	movs	r5, #0
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80072e6:	fb02 4103 	mla	r1, r2, r3, r4
  ep->num = ep_addr & EP_ADDR_MSK;
 80072ea:	f881 3154 	strb.w	r3, [r1, #340]	; 0x154
  ep->is_stall = 0U;
 80072ee:	f881 5156 	strb.w	r5, [r1, #342]	; 0x156
  __HAL_LOCK(hpcd);
 80072f2:	f894 3294 	ldrb.w	r3, [r4, #660]	; 0x294
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80072f6:	f501 71aa 	add.w	r1, r1, #340	; 0x154
  __HAL_LOCK(hpcd);
 80072fa:	2b01      	cmp	r3, #1
 80072fc:	d01b      	beq.n	8007336 <HAL_PCD_EP_ClrStall+0x7a>
 80072fe:	2301      	movs	r3, #1
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8007300:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 8007302:	f884 3294 	strb.w	r3, [r4, #660]	; 0x294
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8007306:	f006 fbb9 	bl	800da7c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800730a:	f884 5294 	strb.w	r5, [r4, #660]	; 0x294
  return HAL_OK;
 800730e:	4628      	mov	r0, r5
}
 8007310:	bd38      	pop	{r3, r4, r5, pc}
    ep->is_in = 1U;
 8007312:	2501      	movs	r5, #1
 8007314:	f001 0307 	and.w	r3, r1, #7
 8007318:	eb03 0083 	add.w	r0, r3, r3, lsl #2
 800731c:	eb04 00c0 	add.w	r0, r4, r0, lsl #3
 8007320:	7545      	strb	r5, [r0, #21]
  ep->is_stall = 0U;
 8007322:	2500      	movs	r5, #0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007324:	fb02 4103 	mla	r1, r2, r3, r4
  ep->num = ep_addr & EP_ADDR_MSK;
 8007328:	750b      	strb	r3, [r1, #20]
  ep->is_stall = 0U;
 800732a:	758d      	strb	r5, [r1, #22]
  __HAL_LOCK(hpcd);
 800732c:	f894 3294 	ldrb.w	r3, [r4, #660]	; 0x294
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007330:	3114      	adds	r1, #20
  __HAL_LOCK(hpcd);
 8007332:	2b01      	cmp	r3, #1
 8007334:	d1e3      	bne.n	80072fe <HAL_PCD_EP_ClrStall+0x42>
 8007336:	2002      	movs	r0, #2
}
 8007338:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800733a:	2001      	movs	r0, #1
}
 800733c:	bd38      	pop	{r3, r4, r5, pc}
 800733e:	bf00      	nop

08007340 <HAL_PCD_EP_Abort>:
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007340:	2328      	movs	r3, #40	; 0x28
  if ((0x80U & ep_addr) == 0x80U)
 8007342:	f011 0f80 	tst.w	r1, #128	; 0x80
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007346:	f001 0107 	and.w	r1, r1, #7
 800734a:	fb03 0101 	mla	r1, r3, r1, r0
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800734e:	6800      	ldr	r0, [r0, #0]
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007350:	bf14      	ite	ne
 8007352:	3114      	addne	r1, #20
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007354:	f501 71aa 	addeq.w	r1, r1, #340	; 0x154
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8007358:	f006 bbd8 	b.w	800db0c <USB_EPStopXfer>

0800735c <HAL_PCD_EP_Flush>:
  __HAL_LOCK(hpcd);
 800735c:	f890 3294 	ldrb.w	r3, [r0, #660]	; 0x294
 8007360:	2b01      	cmp	r3, #1
 8007362:	d017      	beq.n	8007394 <HAL_PCD_EP_Flush+0x38>
 8007364:	2301      	movs	r3, #1
{
 8007366:	b510      	push	{r4, lr}
  __HAL_LOCK(hpcd);
 8007368:	f880 3294 	strb.w	r3, [r0, #660]	; 0x294
  if ((ep_addr & 0x80U) == 0x80U)
 800736c:	060b      	lsls	r3, r1, #24
 800736e:	4604      	mov	r4, r0
    (void)USB_FlushTxFifo(hpcd->Instance, (uint32_t)ep_addr & EP_ADDR_MSK);
 8007370:	6800      	ldr	r0, [r0, #0]
  if ((ep_addr & 0x80U) == 0x80U)
 8007372:	d406      	bmi.n	8007382 <HAL_PCD_EP_Flush+0x26>
    (void)USB_FlushRxFifo(hpcd->Instance);
 8007374:	f006 f8e6 	bl	800d544 <USB_FlushRxFifo>
  __HAL_UNLOCK(hpcd);
 8007378:	2300      	movs	r3, #0
 800737a:	f884 3294 	strb.w	r3, [r4, #660]	; 0x294
  return HAL_OK;
 800737e:	4618      	mov	r0, r3
}
 8007380:	bd10      	pop	{r4, pc}
    (void)USB_FlushTxFifo(hpcd->Instance, (uint32_t)ep_addr & EP_ADDR_MSK);
 8007382:	f001 0107 	and.w	r1, r1, #7
 8007386:	f006 f8db 	bl	800d540 <USB_FlushTxFifo>
  __HAL_UNLOCK(hpcd);
 800738a:	2300      	movs	r3, #0
 800738c:	f884 3294 	strb.w	r3, [r4, #660]	; 0x294
  return HAL_OK;
 8007390:	4618      	mov	r0, r3
}
 8007392:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8007394:	2002      	movs	r0, #2
}
 8007396:	4770      	bx	lr

08007398 <HAL_PCDEx_PMAConfig>:
                                       uint16_t ep_kind, uint32_t pmaadress)
{
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8007398:	f011 0f80 	tst.w	r1, #128	; 0x80
 800739c:	d00b      	beq.n	80073b6 <HAL_PCDEx_PMAConfig+0x1e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800739e:	f001 0107 	and.w	r1, r1, #7
 80073a2:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80073a6:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 80073aa:	3014      	adds	r0, #20
  {
    ep = &hpcd->OUT_ep[ep_addr];
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80073ac:	b95a      	cbnz	r2, 80073c6 <HAL_PCDEx_PMAConfig+0x2e>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80073ae:	7302      	strb	r2, [r0, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80073b0:	80c3      	strh	r3, [r0, #6]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
}
 80073b2:	2000      	movs	r0, #0
 80073b4:	4770      	bx	lr
    ep = &hpcd->OUT_ep[ep_addr];
 80073b6:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80073ba:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 80073be:	f500 70aa 	add.w	r0, r0, #340	; 0x154
  if (ep_kind == PCD_SNG_BUF)
 80073c2:	2a00      	cmp	r2, #0
 80073c4:	d0f3      	beq.n	80073ae <HAL_PCDEx_PMAConfig+0x16>
    ep->doublebuffer = 1U;
 80073c6:	2201      	movs	r2, #1
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80073c8:	6083      	str	r3, [r0, #8]
    ep->doublebuffer = 1U;
 80073ca:	7302      	strb	r2, [r0, #12]
}
 80073cc:	2000      	movs	r0, #0
 80073ce:	4770      	bx	lr

080073d0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80073d0:	4603      	mov	r3, r0

  USB_DRD_TypeDef *USBx = hpcd->Instance;
  hpcd->lpm_active = 1U;
  hpcd->LPM_State = LPM_L0;
 80073d2:	2100      	movs	r1, #0
{
 80073d4:	b410      	push	{r4}
  hpcd->lpm_active = 1U;
 80073d6:	2401      	movs	r4, #1
  USB_DRD_TypeDef *USBx = hpcd->Instance;
 80073d8:	681a      	ldr	r2, [r3, #0]
  hpcd->LPM_State = LPM_L0;
 80073da:	f883 12cc 	strb.w	r1, [r3, #716]	; 0x2cc

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;

  return HAL_OK;
}
 80073de:	4608      	mov	r0, r1
  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80073e0:	6d51      	ldr	r1, [r2, #84]	; 0x54
  hpcd->lpm_active = 1U;
 80073e2:	f8c3 42d8 	str.w	r4, [r3, #728]	; 0x2d8
  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80073e6:	4321      	orrs	r1, r4
 80073e8:	6551      	str	r1, [r2, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80073ea:	6d53      	ldr	r3, [r2, #84]	; 0x54
}
 80073ec:	f85d 4b04 	ldr.w	r4, [sp], #4
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80073f0:	f043 0302 	orr.w	r3, r3, #2
 80073f4:	6553      	str	r3, [r2, #84]	; 0x54
}
 80073f6:	4770      	bx	lr

080073f8 <HAL_PCDEx_LPM_Callback>:
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80073f8:	4770      	bx	lr
 80073fa:	bf00      	nop

080073fc <HAL_PWREx_EnableUSBVoltageDetector>:
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector(void)
{
  /* Enable the USB voltage detector */
  SET_BIT(PWR->USBSCR, PWR_USBSCR_USB33DEN);
 80073fc:	4a02      	ldr	r2, [pc, #8]	; (8007408 <HAL_PWREx_EnableUSBVoltageDetector+0xc>)
 80073fe:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8007400:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007404:	6393      	str	r3, [r2, #56]	; 0x38
}
 8007406:	4770      	bx	lr
 8007408:	44020800 	.word	0x44020800

0800740c <HAL_PWREx_EnableVddUSB>:
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddUSB(void)
{
  SET_BIT(PWR->USBSCR, PWR_USBSCR_USB33SV);
 800740c:	4a02      	ldr	r2, [pc, #8]	; (8007418 <HAL_PWREx_EnableVddUSB+0xc>)
 800740e:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8007410:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8007414:	6393      	str	r3, [r2, #56]	; 0x38
}
 8007416:	4770      	bx	lr
 8007418:	44020800 	.word	0x44020800

0800741c <HAL_RCC_GetSysClockFreq.part.0>:
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800741c:	4b42      	ldr	r3, [pc, #264]	; (8007528 <HAL_RCC_GetSysClockFreq.part.0+0x10c>)
 800741e:	69da      	ldr	r2, [r3, #28]
 8007420:	f002 0218 	and.w	r2, r2, #24
 8007424:	2a18      	cmp	r2, #24
 8007426:	d001      	beq.n	800742c <HAL_RCC_GetSysClockFreq.part.0+0x10>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 8007428:	4840      	ldr	r0, [pc, #256]	; (800752c <HAL_RCC_GetSysClockFreq.part.0+0x110>)
  }

  return sysclockfreq;
}
 800742a:	4770      	bx	lr
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800742c:	6a99      	ldr	r1, [r3, #40]	; 0x28
uint32_t HAL_RCC_GetSysClockFreq(void)
 800742e:	b430      	push	{r4, r5}
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8007430:	6a9c      	ldr	r4, [r3, #40]	; 0x28
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8007432:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    if (pllm != 0U)
 8007434:	f414 5f7c 	tst.w	r4, #16128	; 0x3f00
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8007438:	6b9d      	ldr	r5, [r3, #56]	; 0x38
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 800743a:	f3c4 2005 	ubfx	r0, r4, #8, #6
    if (pllm != 0U)
 800743e:	d039      	beq.n	80074b4 <HAL_RCC_GetSysClockFreq.part.0+0x98>
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8007440:	f3c2 1200 	ubfx	r2, r2, #4, #1
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8007444:	f3c5 05cc 	ubfx	r5, r5, #3, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8007448:	fb05 f202 	mul.w	r2, r5, r2
 800744c:	ee07 2a90 	vmov	s15, r2
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8007450:	f001 0103 	and.w	r1, r1, #3
      switch (pllsource)
 8007454:	2901      	cmp	r1, #1
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8007456:	eef8 7ae7 	vcvt.f32.s32	s15, s15
      switch (pllsource)
 800745a:	d03f      	beq.n	80074dc <HAL_RCC_GetSysClockFreq.part.0+0xc0>
 800745c:	2903      	cmp	r1, #3
 800745e:	d12b      	bne.n	80074b8 <HAL_RCC_GetSysClockFreq.part.0+0x9c>
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007460:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007462:	ee05 0a90 	vmov	s11, r0
 8007466:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800746a:	ee07 3a10 	vmov	s14, r3
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800746e:	eddf 6a30 	vldr	s13, [pc, #192]	; 8007530 <HAL_RCC_GetSysClockFreq.part.0+0x114>
 8007472:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007476:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800747a:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800747e:	ed9f 5a2d 	vldr	s10, [pc, #180]	; 8007534 <HAL_RCC_GetSysClockFreq.part.0+0x118>
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8007482:	ee67 7aa6 	vmul.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007486:	ee77 7a27 	vadd.f32	s15, s14, s15
 800748a:	eec5 6a25 	vdiv.f32	s13, s10, s11
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800748e:	ee77 7a86 	vadd.f32	s15, s15, s12
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007492:	ee67 7aa6 	vmul.f32	s15, s15, s13
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 8007496:	4b24      	ldr	r3, [pc, #144]	; (8007528 <HAL_RCC_GetSysClockFreq.part.0+0x10c>)
 8007498:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800749a:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800749e:	3301      	adds	r3, #1
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80074a0:	ee07 3a10 	vmov	s14, r3
 80074a4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80074a8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80074ac:	eefc 7ae6 	vcvt.u32.f32	s15, s13
 80074b0:	ee17 0a90 	vmov	r0, s15
}
 80074b4:	bc30      	pop	{r4, r5}
 80074b6:	4770      	bx	lr
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80074b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80074ba:	ee05 0a90 	vmov	s11, r0
 80074be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80074c2:	ee07 3a10 	vmov	s14, r3
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80074c6:	eddf 6a1a 	vldr	s13, [pc, #104]	; 8007530 <HAL_RCC_GetSysClockFreq.part.0+0x114>
 80074ca:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80074ce:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80074d2:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 80074d6:	ed9f 5a18 	vldr	s10, [pc, #96]	; 8007538 <HAL_RCC_GetSysClockFreq.part.0+0x11c>
 80074da:	e7d2      	b.n	8007482 <HAL_RCC_GetSysClockFreq.part.0+0x66>
          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 80074dc:	681a      	ldr	r2, [r3, #0]
 80074de:	0692      	lsls	r2, r2, #26
 80074e0:	d5be      	bpl.n	8007460 <HAL_RCC_GetSysClockFreq.part.0+0x44>
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80074e2:	6819      	ldr	r1, [r3, #0]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80074e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 80074e6:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8007530 <HAL_RCC_GetSysClockFreq.part.0+0x114>
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80074ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80074ee:	ee06 3a90 	vmov	s13, r3
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80074f2:	4a0e      	ldr	r2, [pc, #56]	; (800752c <HAL_RCC_GetSysClockFreq.part.0+0x110>)
 80074f4:	f3c1 03c1 	ubfx	r3, r1, #3, #2
 80074f8:	40da      	lsrs	r2, r3
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80074fa:	ee05 0a90 	vmov	s11, r0
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 80074fe:	ee67 7a87 	vmul.f32	s15, s15, s14
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007502:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8007506:	ee06 2a10 	vmov	s12, r2
 800750a:	eeb8 5ae5 	vcvt.f32.s32	s10, s11
 800750e:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8007512:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007516:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800751a:	ee86 7a05 	vdiv.f32	s14, s12, s10
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 800751e:	ee77 7aa5 	vadd.f32	s15, s15, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007522:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007526:	e7b6      	b.n	8007496 <HAL_RCC_GetSysClockFreq.part.0+0x7a>
 8007528:	44020c00 	.word	0x44020c00
 800752c:	017d7840 	.word	0x017d7840
 8007530:	39000000 	.word	0x39000000
 8007534:	4bbebc20 	.word	0x4bbebc20
 8007538:	4a742400 	.word	0x4a742400

0800753c <HAL_RCC_GetSysClockFreq>:
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 800753c:	4a0e      	ldr	r2, [pc, #56]	; (8007578 <HAL_RCC_GetSysClockFreq+0x3c>)
 800753e:	69d3      	ldr	r3, [r2, #28]
 8007540:	f003 0318 	and.w	r3, r3, #24
 8007544:	2b08      	cmp	r3, #8
 8007546:	d015      	beq.n	8007574 <HAL_RCC_GetSysClockFreq+0x38>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007548:	69d3      	ldr	r3, [r2, #28]
 800754a:	f013 0f18 	tst.w	r3, #24
 800754e:	d108      	bne.n	8007562 <HAL_RCC_GetSysClockFreq+0x26>
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8007550:	6813      	ldr	r3, [r2, #0]
 8007552:	069b      	lsls	r3, r3, #26
 8007554:	d50c      	bpl.n	8007570 <HAL_RCC_GetSysClockFreq+0x34>
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007556:	6813      	ldr	r3, [r2, #0]
 8007558:	4808      	ldr	r0, [pc, #32]	; (800757c <HAL_RCC_GetSysClockFreq+0x40>)
 800755a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800755e:	40d8      	lsrs	r0, r3
 8007560:	4770      	bx	lr
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007562:	69d3      	ldr	r3, [r2, #28]
 8007564:	f003 0318 	and.w	r3, r3, #24
 8007568:	2b10      	cmp	r3, #16
 800756a:	d001      	beq.n	8007570 <HAL_RCC_GetSysClockFreq+0x34>
 800756c:	f7ff bf56 	b.w	800741c <HAL_RCC_GetSysClockFreq.part.0>
      sysclockfreq = (uint32_t) HSI_VALUE;
 8007570:	4802      	ldr	r0, [pc, #8]	; (800757c <HAL_RCC_GetSysClockFreq+0x40>)
}
 8007572:	4770      	bx	lr
    sysclockfreq = CSI_VALUE;
 8007574:	4802      	ldr	r0, [pc, #8]	; (8007580 <HAL_RCC_GetSysClockFreq+0x44>)
 8007576:	4770      	bx	lr
 8007578:	44020c00 	.word	0x44020c00
 800757c:	017d7840 	.word	0x017d7840
 8007580:	003d0900 	.word	0x003d0900

08007584 <HAL_RCC_ClockConfig>:
  if (pClkInitStruct == NULL)
 8007584:	2800      	cmp	r0, #0
 8007586:	f000 8115 	beq.w	80077b4 <HAL_RCC_ClockConfig+0x230>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800758a:	4a8e      	ldr	r2, [pc, #568]	; (80077c4 <HAL_RCC_ClockConfig+0x240>)
{
 800758c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007590:	6813      	ldr	r3, [r2, #0]
 8007592:	4604      	mov	r4, r0
 8007594:	f003 030f 	and.w	r3, r3, #15
 8007598:	428b      	cmp	r3, r1
 800759a:	460d      	mov	r5, r1
 800759c:	d20c      	bcs.n	80075b8 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800759e:	6813      	ldr	r3, [r2, #0]
 80075a0:	f023 030f 	bic.w	r3, r3, #15
 80075a4:	430b      	orrs	r3, r1
 80075a6:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80075a8:	6813      	ldr	r3, [r2, #0]
 80075aa:	f003 030f 	and.w	r3, r3, #15
 80075ae:	428b      	cmp	r3, r1
 80075b0:	d002      	beq.n	80075b8 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 80075b2:	2001      	movs	r0, #1
}
 80075b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80075b8:	6823      	ldr	r3, [r4, #0]
 80075ba:	06de      	lsls	r6, r3, #27
 80075bc:	d50d      	bpl.n	80075da <HAL_RCC_ClockConfig+0x56>
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 80075be:	4982      	ldr	r1, [pc, #520]	; (80077c8 <HAL_RCC_ClockConfig+0x244>)
 80075c0:	6960      	ldr	r0, [r4, #20]
 80075c2:	6a0a      	ldr	r2, [r1, #32]
 80075c4:	0a12      	lsrs	r2, r2, #8
 80075c6:	f002 0270 	and.w	r2, r2, #112	; 0x70
 80075ca:	4290      	cmp	r0, r2
 80075cc:	d905      	bls.n	80075da <HAL_RCC_ClockConfig+0x56>
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 80075ce:	6a0a      	ldr	r2, [r1, #32]
 80075d0:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 80075d4:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 80075d8:	620a      	str	r2, [r1, #32]
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80075da:	0718      	lsls	r0, r3, #28
 80075dc:	d50d      	bpl.n	80075fa <HAL_RCC_ClockConfig+0x76>
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80075de:	497a      	ldr	r1, [pc, #488]	; (80077c8 <HAL_RCC_ClockConfig+0x244>)
 80075e0:	6920      	ldr	r0, [r4, #16]
 80075e2:	6a0a      	ldr	r2, [r1, #32]
 80075e4:	0912      	lsrs	r2, r2, #4
 80075e6:	f002 0270 	and.w	r2, r2, #112	; 0x70
 80075ea:	4290      	cmp	r0, r2
 80075ec:	d905      	bls.n	80075fa <HAL_RCC_ClockConfig+0x76>
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 80075ee:	6a0a      	ldr	r2, [r1, #32]
 80075f0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80075f4:	ea42 1200 	orr.w	r2, r2, r0, lsl #4
 80075f8:	620a      	str	r2, [r1, #32]
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80075fa:	0759      	lsls	r1, r3, #29
 80075fc:	d50b      	bpl.n	8007616 <HAL_RCC_ClockConfig+0x92>
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80075fe:	4972      	ldr	r1, [pc, #456]	; (80077c8 <HAL_RCC_ClockConfig+0x244>)
 8007600:	68e0      	ldr	r0, [r4, #12]
 8007602:	6a0a      	ldr	r2, [r1, #32]
 8007604:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8007608:	4290      	cmp	r0, r2
 800760a:	d904      	bls.n	8007616 <HAL_RCC_ClockConfig+0x92>
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 800760c:	6a0a      	ldr	r2, [r1, #32]
 800760e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8007612:	4302      	orrs	r2, r0
 8007614:	620a      	str	r2, [r1, #32]
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007616:	079a      	lsls	r2, r3, #30
 8007618:	f140 8095 	bpl.w	8007746 <HAL_RCC_ClockConfig+0x1c2>
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 800761c:	486a      	ldr	r0, [pc, #424]	; (80077c8 <HAL_RCC_ClockConfig+0x244>)
 800761e:	68a1      	ldr	r1, [r4, #8]
 8007620:	6a02      	ldr	r2, [r0, #32]
 8007622:	f002 020f 	and.w	r2, r2, #15
 8007626:	4291      	cmp	r1, r2
 8007628:	d904      	bls.n	8007634 <HAL_RCC_ClockConfig+0xb0>
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 800762a:	6a02      	ldr	r2, [r0, #32]
 800762c:	f022 020f 	bic.w	r2, r2, #15
 8007630:	430a      	orrs	r2, r1
 8007632:	6202      	str	r2, [r0, #32]
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007634:	07d8      	lsls	r0, r3, #31
 8007636:	d52f      	bpl.n	8007698 <HAL_RCC_ClockConfig+0x114>
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007638:	6862      	ldr	r2, [r4, #4]
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800763a:	4b63      	ldr	r3, [pc, #396]	; (80077c8 <HAL_RCC_ClockConfig+0x244>)
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800763c:	2a03      	cmp	r2, #3
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800763e:	681b      	ldr	r3, [r3, #0]
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007640:	f000 8089 	beq.w	8007756 <HAL_RCC_ClockConfig+0x1d2>
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007644:	2a02      	cmp	r2, #2
 8007646:	f000 80b1 	beq.w	80077ac <HAL_RCC_ClockConfig+0x228>
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800764a:	2a01      	cmp	r2, #1
 800764c:	f000 80b6 	beq.w	80077bc <HAL_RCC_ClockConfig+0x238>
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007650:	0799      	lsls	r1, r3, #30
 8007652:	d5ae      	bpl.n	80075b2 <HAL_RCC_ClockConfig+0x2e>
    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 8007654:	4e5c      	ldr	r6, [pc, #368]	; (80077c8 <HAL_RCC_ClockConfig+0x244>)
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8007656:	f241 3888 	movw	r8, #5000	; 0x1388
    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 800765a:	69f3      	ldr	r3, [r6, #28]
 800765c:	f023 0303 	bic.w	r3, r3, #3
 8007660:	4313      	orrs	r3, r2
 8007662:	61f3      	str	r3, [r6, #28]
    tickstart = HAL_GetTick();
 8007664:	f7fe f840 	bl	80056e8 <HAL_GetTick>
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007668:	6863      	ldr	r3, [r4, #4]
    tickstart = HAL_GetTick();
 800766a:	4607      	mov	r7, r0
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800766c:	2b03      	cmp	r3, #3
 800766e:	d07b      	beq.n	8007768 <HAL_RCC_ClockConfig+0x1e4>
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007670:	2b02      	cmp	r3, #2
 8007672:	f000 8084 	beq.w	800777e <HAL_RCC_ClockConfig+0x1fa>
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8007676:	2b01      	cmp	r3, #1
 8007678:	d106      	bne.n	8007688 <HAL_RCC_ClockConfig+0x104>
 800767a:	e08b      	b.n	8007794 <HAL_RCC_ClockConfig+0x210>
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800767c:	f7fe f834 	bl	80056e8 <HAL_GetTick>
 8007680:	1bc0      	subs	r0, r0, r7
 8007682:	4540      	cmp	r0, r8
 8007684:	f200 8098 	bhi.w	80077b8 <HAL_RCC_ClockConfig+0x234>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8007688:	69f3      	ldr	r3, [r6, #28]
 800768a:	f013 0f18 	tst.w	r3, #24
 800768e:	d1f5      	bne.n	800767c <HAL_RCC_ClockConfig+0xf8>
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007690:	6823      	ldr	r3, [r4, #0]
 8007692:	079a      	lsls	r2, r3, #30
 8007694:	d506      	bpl.n	80076a4 <HAL_RCC_ClockConfig+0x120>
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8007696:	68a1      	ldr	r1, [r4, #8]
 8007698:	484b      	ldr	r0, [pc, #300]	; (80077c8 <HAL_RCC_ClockConfig+0x244>)
 800769a:	6a02      	ldr	r2, [r0, #32]
 800769c:	f002 020f 	and.w	r2, r2, #15
 80076a0:	428a      	cmp	r2, r1
 80076a2:	d87d      	bhi.n	80077a0 <HAL_RCC_ClockConfig+0x21c>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80076a4:	4947      	ldr	r1, [pc, #284]	; (80077c4 <HAL_RCC_ClockConfig+0x240>)
 80076a6:	680a      	ldr	r2, [r1, #0]
 80076a8:	f002 020f 	and.w	r2, r2, #15
 80076ac:	42aa      	cmp	r2, r5
 80076ae:	d90a      	bls.n	80076c6 <HAL_RCC_ClockConfig+0x142>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80076b0:	680a      	ldr	r2, [r1, #0]
 80076b2:	f022 020f 	bic.w	r2, r2, #15
 80076b6:	432a      	orrs	r2, r5
 80076b8:	600a      	str	r2, [r1, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80076ba:	680a      	ldr	r2, [r1, #0]
 80076bc:	f002 020f 	and.w	r2, r2, #15
 80076c0:	42aa      	cmp	r2, r5
 80076c2:	f47f af76 	bne.w	80075b2 <HAL_RCC_ClockConfig+0x2e>
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80076c6:	075f      	lsls	r7, r3, #29
 80076c8:	d50b      	bpl.n	80076e2 <HAL_RCC_ClockConfig+0x15e>
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80076ca:	493f      	ldr	r1, [pc, #252]	; (80077c8 <HAL_RCC_ClockConfig+0x244>)
 80076cc:	68e0      	ldr	r0, [r4, #12]
 80076ce:	6a0a      	ldr	r2, [r1, #32]
 80076d0:	f002 0270 	and.w	r2, r2, #112	; 0x70
 80076d4:	4290      	cmp	r0, r2
 80076d6:	d204      	bcs.n	80076e2 <HAL_RCC_ClockConfig+0x15e>
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 80076d8:	6a0a      	ldr	r2, [r1, #32]
 80076da:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80076de:	4302      	orrs	r2, r0
 80076e0:	620a      	str	r2, [r1, #32]
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80076e2:	071e      	lsls	r6, r3, #28
 80076e4:	d50d      	bpl.n	8007702 <HAL_RCC_ClockConfig+0x17e>
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80076e6:	4938      	ldr	r1, [pc, #224]	; (80077c8 <HAL_RCC_ClockConfig+0x244>)
 80076e8:	6920      	ldr	r0, [r4, #16]
 80076ea:	6a0a      	ldr	r2, [r1, #32]
 80076ec:	0912      	lsrs	r2, r2, #4
 80076ee:	f002 0270 	and.w	r2, r2, #112	; 0x70
 80076f2:	4290      	cmp	r0, r2
 80076f4:	d205      	bcs.n	8007702 <HAL_RCC_ClockConfig+0x17e>
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 80076f6:	6a0a      	ldr	r2, [r1, #32]
 80076f8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80076fc:	ea42 1200 	orr.w	r2, r2, r0, lsl #4
 8007700:	620a      	str	r2, [r1, #32]
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8007702:	06dd      	lsls	r5, r3, #27
 8007704:	d50d      	bpl.n	8007722 <HAL_RCC_ClockConfig+0x19e>
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8007706:	4a30      	ldr	r2, [pc, #192]	; (80077c8 <HAL_RCC_ClockConfig+0x244>)
 8007708:	6961      	ldr	r1, [r4, #20]
 800770a:	6a13      	ldr	r3, [r2, #32]
 800770c:	0a1b      	lsrs	r3, r3, #8
 800770e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007712:	4299      	cmp	r1, r3
 8007714:	d205      	bcs.n	8007722 <HAL_RCC_ClockConfig+0x19e>
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8007716:	6a13      	ldr	r3, [r2, #32]
 8007718:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800771c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8007720:	6213      	str	r3, [r2, #32]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8007722:	f7ff ff0b 	bl	800753c <HAL_RCC_GetSysClockFreq>
}
 8007726:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800772a:	4603      	mov	r3, r0
 800772c:	4a26      	ldr	r2, [pc, #152]	; (80077c8 <HAL_RCC_ClockConfig+0x244>)
 800772e:	4927      	ldr	r1, [pc, #156]	; (80077cc <HAL_RCC_ClockConfig+0x248>)
 8007730:	6a12      	ldr	r2, [r2, #32]
  halstatus = HAL_InitTick(uwTickPrio);
 8007732:	4827      	ldr	r0, [pc, #156]	; (80077d0 <HAL_RCC_ClockConfig+0x24c>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8007734:	f002 020f 	and.w	r2, r2, #15
 8007738:	5c89      	ldrb	r1, [r1, r2]
 800773a:	4a26      	ldr	r2, [pc, #152]	; (80077d4 <HAL_RCC_ClockConfig+0x250>)
 800773c:	40cb      	lsrs	r3, r1
  halstatus = HAL_InitTick(uwTickPrio);
 800773e:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8007740:	6013      	str	r3, [r2, #0]
  halstatus = HAL_InitTick(uwTickPrio);
 8007742:	f004 bf7b 	b.w	800c63c <HAL_InitTick>
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007746:	07da      	lsls	r2, r3, #31
 8007748:	d5ac      	bpl.n	80076a4 <HAL_RCC_ClockConfig+0x120>
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800774a:	6862      	ldr	r2, [r4, #4]
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800774c:	4b1e      	ldr	r3, [pc, #120]	; (80077c8 <HAL_RCC_ClockConfig+0x244>)
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800774e:	2a03      	cmp	r2, #3
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8007750:	681b      	ldr	r3, [r3, #0]
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007752:	f47f af77 	bne.w	8007644 <HAL_RCC_ClockConfig+0xc0>
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8007756:	019f      	lsls	r7, r3, #6
 8007758:	f53f af7c 	bmi.w	8007654 <HAL_RCC_ClockConfig+0xd0>
 800775c:	e729      	b.n	80075b2 <HAL_RCC_ClockConfig+0x2e>
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800775e:	f7fd ffc3 	bl	80056e8 <HAL_GetTick>
 8007762:	1bc3      	subs	r3, r0, r7
 8007764:	4543      	cmp	r3, r8
 8007766:	d827      	bhi.n	80077b8 <HAL_RCC_ClockConfig+0x234>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007768:	69f3      	ldr	r3, [r6, #28]
 800776a:	f003 0318 	and.w	r3, r3, #24
 800776e:	2b18      	cmp	r3, #24
 8007770:	d1f5      	bne.n	800775e <HAL_RCC_ClockConfig+0x1da>
 8007772:	e78d      	b.n	8007690 <HAL_RCC_ClockConfig+0x10c>
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8007774:	f7fd ffb8 	bl	80056e8 <HAL_GetTick>
 8007778:	1bc0      	subs	r0, r0, r7
 800777a:	4540      	cmp	r0, r8
 800777c:	d81c      	bhi.n	80077b8 <HAL_RCC_ClockConfig+0x234>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800777e:	69f3      	ldr	r3, [r6, #28]
 8007780:	f003 0318 	and.w	r3, r3, #24
 8007784:	2b10      	cmp	r3, #16
 8007786:	d1f5      	bne.n	8007774 <HAL_RCC_ClockConfig+0x1f0>
 8007788:	e782      	b.n	8007690 <HAL_RCC_ClockConfig+0x10c>
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800778a:	f7fd ffad 	bl	80056e8 <HAL_GetTick>
 800778e:	1bc0      	subs	r0, r0, r7
 8007790:	4540      	cmp	r0, r8
 8007792:	d811      	bhi.n	80077b8 <HAL_RCC_ClockConfig+0x234>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8007794:	69f3      	ldr	r3, [r6, #28]
 8007796:	f003 0318 	and.w	r3, r3, #24
 800779a:	2b08      	cmp	r3, #8
 800779c:	d1f5      	bne.n	800778a <HAL_RCC_ClockConfig+0x206>
 800779e:	e777      	b.n	8007690 <HAL_RCC_ClockConfig+0x10c>
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 80077a0:	6a02      	ldr	r2, [r0, #32]
 80077a2:	f022 020f 	bic.w	r2, r2, #15
 80077a6:	4311      	orrs	r1, r2
 80077a8:	6201      	str	r1, [r0, #32]
 80077aa:	e77b      	b.n	80076a4 <HAL_RCC_ClockConfig+0x120>
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80077ac:	039e      	lsls	r6, r3, #14
 80077ae:	f53f af51 	bmi.w	8007654 <HAL_RCC_ClockConfig+0xd0>
 80077b2:	e6fe      	b.n	80075b2 <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 80077b4:	2001      	movs	r0, #1
}
 80077b6:	4770      	bx	lr
          return HAL_TIMEOUT;
 80077b8:	2003      	movs	r0, #3
 80077ba:	e6fb      	b.n	80075b4 <HAL_RCC_ClockConfig+0x30>
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80077bc:	0598      	lsls	r0, r3, #22
 80077be:	f53f af49 	bmi.w	8007654 <HAL_RCC_ClockConfig+0xd0>
 80077c2:	e6f6      	b.n	80075b2 <HAL_RCC_ClockConfig+0x2e>
 80077c4:	40022000 	.word	0x40022000
 80077c8:	44020c00 	.word	0x44020c00
 80077cc:	08019840 	.word	0x08019840
 80077d0:	200001e0 	.word	0x200001e0
 80077d4:	200001e4 	.word	0x200001e4

080077d8 <HAL_RCC_GetHCLKFreq>:
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 80077d8:	4a15      	ldr	r2, [pc, #84]	; (8007830 <HAL_RCC_GetHCLKFreq+0x58>)
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80077da:	b508      	push	{r3, lr}
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 80077dc:	69d3      	ldr	r3, [r2, #28]
 80077de:	f003 0318 	and.w	r3, r3, #24
 80077e2:	2b08      	cmp	r3, #8
 80077e4:	d021      	beq.n	800782a <HAL_RCC_GetHCLKFreq+0x52>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80077e6:	69d3      	ldr	r3, [r2, #28]
 80077e8:	f013 0f18 	tst.w	r3, #24
 80077ec:	d012      	beq.n	8007814 <HAL_RCC_GetHCLKFreq+0x3c>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80077ee:	69d3      	ldr	r3, [r2, #28]
 80077f0:	f003 0318 	and.w	r3, r3, #24
 80077f4:	2b10      	cmp	r3, #16
 80077f6:	d016      	beq.n	8007826 <HAL_RCC_GetHCLKFreq+0x4e>
 80077f8:	f7ff fe10 	bl	800741c <HAL_RCC_GetSysClockFreq.part.0>

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80077fc:	4b0c      	ldr	r3, [pc, #48]	; (8007830 <HAL_RCC_GetHCLKFreq+0x58>)
 80077fe:	490d      	ldr	r1, [pc, #52]	; (8007834 <HAL_RCC_GetHCLKFreq+0x5c>)
 8007800:	6a1b      	ldr	r3, [r3, #32]
 8007802:	4a0d      	ldr	r2, [pc, #52]	; (8007838 <HAL_RCC_GetHCLKFreq+0x60>)
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8007804:	f003 030f 	and.w	r3, r3, #15
 8007808:	5ccb      	ldrb	r3, [r1, r3]
 800780a:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800780e:	40d8      	lsrs	r0, r3
 8007810:	6010      	str	r0, [r2, #0]

  return SystemCoreClock;
}
 8007812:	bd08      	pop	{r3, pc}
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8007814:	6813      	ldr	r3, [r2, #0]
 8007816:	069b      	lsls	r3, r3, #26
 8007818:	d505      	bpl.n	8007826 <HAL_RCC_GetHCLKFreq+0x4e>
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800781a:	6813      	ldr	r3, [r2, #0]
 800781c:	4807      	ldr	r0, [pc, #28]	; (800783c <HAL_RCC_GetHCLKFreq+0x64>)
 800781e:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8007822:	40d8      	lsrs	r0, r3
 8007824:	e7ea      	b.n	80077fc <HAL_RCC_GetHCLKFreq+0x24>
      sysclockfreq = (uint32_t) HSI_VALUE;
 8007826:	4805      	ldr	r0, [pc, #20]	; (800783c <HAL_RCC_GetHCLKFreq+0x64>)
 8007828:	e7e8      	b.n	80077fc <HAL_RCC_GetHCLKFreq+0x24>
    sysclockfreq = CSI_VALUE;
 800782a:	4805      	ldr	r0, [pc, #20]	; (8007840 <HAL_RCC_GetHCLKFreq+0x68>)
 800782c:	e7e6      	b.n	80077fc <HAL_RCC_GetHCLKFreq+0x24>
 800782e:	bf00      	nop
 8007830:	44020c00 	.word	0x44020c00
 8007834:	08019840 	.word	0x08019840
 8007838:	200001e4 	.word	0x200001e4
 800783c:	017d7840 	.word	0x017d7840
 8007840:	003d0900 	.word	0x003d0900

08007844 <HAL_RCC_OscConfig>:
  if (pOscInitStruct == NULL)
 8007844:	2800      	cmp	r0, #0
 8007846:	f000 8258 	beq.w	8007cfa <HAL_RCC_OscConfig+0x4b6>
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800784a:	4aaa      	ldr	r2, [pc, #680]	; (8007af4 <HAL_RCC_OscConfig+0x2b0>)
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800784c:	6803      	ldr	r3, [r0, #0]
{
 800784e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007852:	69d5      	ldr	r5, [r2, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 8007854:	6a96      	ldr	r6, [r2, #40]	; 0x28
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8007856:	06df      	lsls	r7, r3, #27
 8007858:	4604      	mov	r4, r0
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800785a:	f005 0518 	and.w	r5, r5, #24
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 800785e:	f006 0603 	and.w	r6, r6, #3
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8007862:	d524      	bpl.n	80078ae <HAL_RCC_OscConfig+0x6a>
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 8007864:	2d08      	cmp	r5, #8
 8007866:	f000 8157 	beq.w	8007b18 <HAL_RCC_OscConfig+0x2d4>
 800786a:	2d18      	cmp	r5, #24
 800786c:	f000 8151 	beq.w	8007b12 <HAL_RCC_OscConfig+0x2ce>
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 8007870:	69e3      	ldr	r3, [r4, #28]
        __HAL_RCC_CSI_ENABLE();
 8007872:	4fa0      	ldr	r7, [pc, #640]	; (8007af4 <HAL_RCC_OscConfig+0x2b0>)
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 8007874:	2b00      	cmp	r3, #0
 8007876:	f000 8134 	beq.w	8007ae2 <HAL_RCC_OscConfig+0x29e>
        __HAL_RCC_CSI_ENABLE();
 800787a:	683b      	ldr	r3, [r7, #0]
 800787c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007880:	603b      	str	r3, [r7, #0]
        tickstart = HAL_GetTick();
 8007882:	f7fd ff31 	bl	80056e8 <HAL_GetTick>
 8007886:	4680      	mov	r8, r0
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8007888:	e006      	b.n	8007898 <HAL_RCC_OscConfig+0x54>
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 800788a:	f7fd ff2d 	bl	80056e8 <HAL_GetTick>
 800788e:	eba0 0008 	sub.w	r0, r0, r8
 8007892:	2802      	cmp	r0, #2
 8007894:	f200 818b 	bhi.w	8007bae <HAL_RCC_OscConfig+0x36a>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8007898:	683b      	ldr	r3, [r7, #0]
 800789a:	0598      	lsls	r0, r3, #22
 800789c:	d5f5      	bpl.n	800788a <HAL_RCC_OscConfig+0x46>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 800789e:	69bb      	ldr	r3, [r7, #24]
 80078a0:	6a22      	ldr	r2, [r4, #32]
 80078a2:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 80078a6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80078aa:	61bb      	str	r3, [r7, #24]
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80078ac:	6823      	ldr	r3, [r4, #0]
 80078ae:	07da      	lsls	r2, r3, #31
 80078b0:	d538      	bpl.n	8007924 <HAL_RCC_OscConfig+0xe0>
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80078b2:	2d10      	cmp	r5, #16
 80078b4:	f000 8141 	beq.w	8007b3a <HAL_RCC_OscConfig+0x2f6>
 80078b8:	2d18      	cmp	r5, #24
 80078ba:	f000 813b 	beq.w	8007b34 <HAL_RCC_OscConfig+0x2f0>
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 80078be:	6863      	ldr	r3, [r4, #4]
 80078c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80078c4:	d018      	beq.n	80078f8 <HAL_RCC_OscConfig+0xb4>
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	f000 8174 	beq.w	8007bb4 <HAL_RCC_OscConfig+0x370>
 80078cc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80078d0:	f000 8284 	beq.w	8007ddc <HAL_RCC_OscConfig+0x598>
 80078d4:	f5b3 1fa8 	cmp.w	r3, #1376256	; 0x150000
 80078d8:	4b86      	ldr	r3, [pc, #536]	; (8007af4 <HAL_RCC_OscConfig+0x2b0>)
 80078da:	681a      	ldr	r2, [r3, #0]
 80078dc:	f000 829c 	beq.w	8007e18 <HAL_RCC_OscConfig+0x5d4>
 80078e0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80078e4:	601a      	str	r2, [r3, #0]
 80078e6:	681a      	ldr	r2, [r3, #0]
 80078e8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80078ec:	601a      	str	r2, [r3, #0]
 80078ee:	681a      	ldr	r2, [r3, #0]
 80078f0:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 80078f4:	601a      	str	r2, [r3, #0]
 80078f6:	e004      	b.n	8007902 <HAL_RCC_OscConfig+0xbe>
 80078f8:	4a7e      	ldr	r2, [pc, #504]	; (8007af4 <HAL_RCC_OscConfig+0x2b0>)
 80078fa:	6813      	ldr	r3, [r2, #0]
 80078fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007900:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8007902:	f7fd fef1 	bl	80056e8 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007906:	f8df 81ec 	ldr.w	r8, [pc, #492]	; 8007af4 <HAL_RCC_OscConfig+0x2b0>
        tickstart = HAL_GetTick();
 800790a:	4607      	mov	r7, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800790c:	e005      	b.n	800791a <HAL_RCC_OscConfig+0xd6>
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 800790e:	f7fd feeb 	bl	80056e8 <HAL_GetTick>
 8007912:	1bc0      	subs	r0, r0, r7
 8007914:	2864      	cmp	r0, #100	; 0x64
 8007916:	f200 814a 	bhi.w	8007bae <HAL_RCC_OscConfig+0x36a>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800791a:	f8d8 3000 	ldr.w	r3, [r8]
 800791e:	039b      	lsls	r3, r3, #14
 8007920:	d5f5      	bpl.n	800790e <HAL_RCC_OscConfig+0xca>
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007922:	6823      	ldr	r3, [r4, #0]
 8007924:	0799      	lsls	r1, r3, #30
 8007926:	d529      	bpl.n	800797c <HAL_RCC_OscConfig+0x138>
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8007928:	2d00      	cmp	r5, #0
 800792a:	f000 80b9 	beq.w	8007aa0 <HAL_RCC_OscConfig+0x25c>
 800792e:	2d18      	cmp	r5, #24
 8007930:	f000 8262 	beq.w	8007df8 <HAL_RCC_OscConfig+0x5b4>
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8007934:	68e3      	ldr	r3, [r4, #12]
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8007936:	4e6f      	ldr	r6, [pc, #444]	; (8007af4 <HAL_RCC_OscConfig+0x2b0>)
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8007938:	2b00      	cmp	r3, #0
 800793a:	f000 81cb 	beq.w	8007cd4 <HAL_RCC_OscConfig+0x490>
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 800793e:	6833      	ldr	r3, [r6, #0]
 8007940:	6922      	ldr	r2, [r4, #16]
 8007942:	f023 0318 	bic.w	r3, r3, #24
 8007946:	4313      	orrs	r3, r2
 8007948:	6033      	str	r3, [r6, #0]
        __HAL_RCC_HSI_ENABLE();
 800794a:	6833      	ldr	r3, [r6, #0]
 800794c:	f043 0301 	orr.w	r3, r3, #1
 8007950:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8007952:	f7fd fec9 	bl	80056e8 <HAL_GetTick>
 8007956:	4607      	mov	r7, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007958:	e005      	b.n	8007966 <HAL_RCC_OscConfig+0x122>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800795a:	f7fd fec5 	bl	80056e8 <HAL_GetTick>
 800795e:	1bc0      	subs	r0, r0, r7
 8007960:	2802      	cmp	r0, #2
 8007962:	f200 8124 	bhi.w	8007bae <HAL_RCC_OscConfig+0x36a>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007966:	6833      	ldr	r3, [r6, #0]
 8007968:	079b      	lsls	r3, r3, #30
 800796a:	d5f6      	bpl.n	800795a <HAL_RCC_OscConfig+0x116>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 800796c:	6933      	ldr	r3, [r6, #16]
 800796e:	6962      	ldr	r2, [r4, #20]
 8007970:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8007974:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007978:	6133      	str	r3, [r6, #16]
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800797a:	6823      	ldr	r3, [r4, #0]
 800797c:	0719      	lsls	r1, r3, #28
 800797e:	d519      	bpl.n	80079b4 <HAL_RCC_OscConfig+0x170>
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8007980:	69a3      	ldr	r3, [r4, #24]
      __HAL_RCC_LSI_ENABLE();
 8007982:	4e5c      	ldr	r6, [pc, #368]	; (8007af4 <HAL_RCC_OscConfig+0x2b0>)
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8007984:	2b00      	cmp	r3, #0
 8007986:	f000 8130 	beq.w	8007bea <HAL_RCC_OscConfig+0x3a6>
      __HAL_RCC_LSI_ENABLE();
 800798a:	f8d6 30f0 	ldr.w	r3, [r6, #240]	; 0xf0
 800798e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007992:	f8c6 30f0 	str.w	r3, [r6, #240]	; 0xf0
      tickstart = HAL_GetTick();
 8007996:	f7fd fea7 	bl	80056e8 <HAL_GetTick>
 800799a:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 800799c:	e005      	b.n	80079aa <HAL_RCC_OscConfig+0x166>
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 800799e:	f7fd fea3 	bl	80056e8 <HAL_GetTick>
 80079a2:	1bc0      	subs	r0, r0, r7
 80079a4:	2802      	cmp	r0, #2
 80079a6:	f200 8102 	bhi.w	8007bae <HAL_RCC_OscConfig+0x36a>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80079aa:	f8d6 30f0 	ldr.w	r3, [r6, #240]	; 0xf0
 80079ae:	011a      	lsls	r2, r3, #4
 80079b0:	d5f5      	bpl.n	800799e <HAL_RCC_OscConfig+0x15a>
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80079b2:	6823      	ldr	r3, [r4, #0]
 80079b4:	075e      	lsls	r6, r3, #29
 80079b6:	d536      	bpl.n	8007a26 <HAL_RCC_OscConfig+0x1e2>
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80079b8:	4e4f      	ldr	r6, [pc, #316]	; (8007af8 <HAL_RCC_OscConfig+0x2b4>)
 80079ba:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80079bc:	07d8      	lsls	r0, r3, #31
 80079be:	f140 80e6 	bpl.w	8007b8e <HAL_RCC_OscConfig+0x34a>
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 80079c2:	68a3      	ldr	r3, [r4, #8]
 80079c4:	2b01      	cmp	r3, #1
 80079c6:	f000 821f 	beq.w	8007e08 <HAL_RCC_OscConfig+0x5c4>
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	f000 80bc 	beq.w	8007b48 <HAL_RCC_OscConfig+0x304>
 80079d0:	2b05      	cmp	r3, #5
 80079d2:	f000 822d 	beq.w	8007e30 <HAL_RCC_OscConfig+0x5ec>
 80079d6:	2b85      	cmp	r3, #133	; 0x85
 80079d8:	4b46      	ldr	r3, [pc, #280]	; (8007af4 <HAL_RCC_OscConfig+0x2b0>)
 80079da:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 80079de:	f000 823b 	beq.w	8007e58 <HAL_RCC_OscConfig+0x614>
 80079e2:	f022 0201 	bic.w	r2, r2, #1
 80079e6:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
 80079ea:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 80079ee:	f022 0204 	bic.w	r2, r2, #4
 80079f2:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
 80079f6:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 80079fa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80079fe:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
      tickstart = HAL_GetTick();
 8007a02:	f7fd fe71 	bl	80056e8 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007a06:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8007a0a:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007a0c:	4f39      	ldr	r7, [pc, #228]	; (8007af4 <HAL_RCC_OscConfig+0x2b0>)
 8007a0e:	e005      	b.n	8007a1c <HAL_RCC_OscConfig+0x1d8>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007a10:	f7fd fe6a 	bl	80056e8 <HAL_GetTick>
 8007a14:	1b80      	subs	r0, r0, r6
 8007a16:	4540      	cmp	r0, r8
 8007a18:	f200 80c9 	bhi.w	8007bae <HAL_RCC_OscConfig+0x36a>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007a1c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8007a20:	079a      	lsls	r2, r3, #30
 8007a22:	d5f5      	bpl.n	8007a10 <HAL_RCC_OscConfig+0x1cc>
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007a24:	6823      	ldr	r3, [r4, #0]
 8007a26:	069e      	lsls	r6, r3, #26
 8007a28:	d515      	bpl.n	8007a56 <HAL_RCC_OscConfig+0x212>
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007a2a:	6a63      	ldr	r3, [r4, #36]	; 0x24
      __HAL_RCC_HSI48_ENABLE();
 8007a2c:	4e31      	ldr	r6, [pc, #196]	; (8007af4 <HAL_RCC_OscConfig+0x2b0>)
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	f000 8165 	beq.w	8007cfe <HAL_RCC_OscConfig+0x4ba>
      __HAL_RCC_HSI48_ENABLE();
 8007a34:	6833      	ldr	r3, [r6, #0]
 8007a36:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8007a3a:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8007a3c:	f7fd fe54 	bl	80056e8 <HAL_GetTick>
 8007a40:	4607      	mov	r7, r0
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8007a42:	e005      	b.n	8007a50 <HAL_RCC_OscConfig+0x20c>
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8007a44:	f7fd fe50 	bl	80056e8 <HAL_GetTick>
 8007a48:	1bc0      	subs	r0, r0, r7
 8007a4a:	2802      	cmp	r0, #2
 8007a4c:	f200 80af 	bhi.w	8007bae <HAL_RCC_OscConfig+0x36a>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8007a50:	6833      	ldr	r3, [r6, #0]
 8007a52:	0498      	lsls	r0, r3, #18
 8007a54:	d5f6      	bpl.n	8007a44 <HAL_RCC_OscConfig+0x200>
  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007a56:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	f000 8139 	beq.w	8007cd0 <HAL_RCC_OscConfig+0x48c>
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007a5e:	2d18      	cmp	r5, #24
 8007a60:	f000 816e 	beq.w	8007d40 <HAL_RCC_OscConfig+0x4fc>
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007a64:	2b02      	cmp	r3, #2
 8007a66:	f000 80d4 	beq.w	8007c12 <HAL_RCC_OscConfig+0x3ce>
        __HAL_RCC_PLL1_DISABLE();
 8007a6a:	4c22      	ldr	r4, [pc, #136]	; (8007af4 <HAL_RCC_OscConfig+0x2b0>)
 8007a6c:	6823      	ldr	r3, [r4, #0]
 8007a6e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007a72:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8007a74:	f7fd fe38 	bl	80056e8 <HAL_GetTick>
 8007a78:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8007a7a:	e005      	b.n	8007a88 <HAL_RCC_OscConfig+0x244>
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8007a7c:	f7fd fe34 	bl	80056e8 <HAL_GetTick>
 8007a80:	1b40      	subs	r0, r0, r5
 8007a82:	2802      	cmp	r0, #2
 8007a84:	f200 8093 	bhi.w	8007bae <HAL_RCC_OscConfig+0x36a>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8007a88:	6823      	ldr	r3, [r4, #0]
 8007a8a:	f013 7300 	ands.w	r3, r3, #33554432	; 0x2000000
 8007a8e:	d1f5      	bne.n	8007a7c <HAL_RCC_OscConfig+0x238>
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8007a90:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  return HAL_OK;
 8007a92:	4618      	mov	r0, r3
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8007a94:	f422 22e0 	bic.w	r2, r2, #458752	; 0x70000
 8007a98:	f022 0203 	bic.w	r2, r2, #3
 8007a9c:	62a2      	str	r2, [r4, #40]	; 0x28
 8007a9e:	e051      	b.n	8007b44 <HAL_RCC_OscConfig+0x300>
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8007aa0:	68e3      	ldr	r3, [r4, #12]
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d04d      	beq.n	8007b42 <HAL_RCC_OscConfig+0x2fe>
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 8007aa6:	4a13      	ldr	r2, [pc, #76]	; (8007af4 <HAL_RCC_OscConfig+0x2b0>)
 8007aa8:	6921      	ldr	r1, [r4, #16]
 8007aaa:	6813      	ldr	r3, [r2, #0]
 8007aac:	f003 0318 	and.w	r3, r3, #24
 8007ab0:	428b      	cmp	r3, r1
 8007ab2:	f040 8136 	bne.w	8007d22 <HAL_RCC_OscConfig+0x4de>
        tickstart = HAL_GetTick();
 8007ab6:	f7fd fe17 	bl	80056e8 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007aba:	4f0e      	ldr	r7, [pc, #56]	; (8007af4 <HAL_RCC_OscConfig+0x2b0>)
        tickstart = HAL_GetTick();
 8007abc:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007abe:	e004      	b.n	8007aca <HAL_RCC_OscConfig+0x286>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8007ac0:	f7fd fe12 	bl	80056e8 <HAL_GetTick>
 8007ac4:	1b80      	subs	r0, r0, r6
 8007ac6:	2802      	cmp	r0, #2
 8007ac8:	d871      	bhi.n	8007bae <HAL_RCC_OscConfig+0x36a>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007aca:	683b      	ldr	r3, [r7, #0]
 8007acc:	079a      	lsls	r2, r3, #30
 8007ace:	d5f7      	bpl.n	8007ac0 <HAL_RCC_OscConfig+0x27c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8007ad0:	693b      	ldr	r3, [r7, #16]
 8007ad2:	6962      	ldr	r2, [r4, #20]
 8007ad4:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8007ad8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007adc:	613b      	str	r3, [r7, #16]
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007ade:	6823      	ldr	r3, [r4, #0]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8007ae0:	e74c      	b.n	800797c <HAL_RCC_OscConfig+0x138>
        __HAL_RCC_CSI_DISABLE();
 8007ae2:	683b      	ldr	r3, [r7, #0]
 8007ae4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007ae8:	603b      	str	r3, [r7, #0]
        tickstart = HAL_GetTick();
 8007aea:	f7fd fdfd 	bl	80056e8 <HAL_GetTick>
 8007aee:	4680      	mov	r8, r0
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8007af0:	e00a      	b.n	8007b08 <HAL_RCC_OscConfig+0x2c4>
 8007af2:	bf00      	nop
 8007af4:	44020c00 	.word	0x44020c00
 8007af8:	44020800 	.word	0x44020800
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8007afc:	f7fd fdf4 	bl	80056e8 <HAL_GetTick>
 8007b00:	eba0 0008 	sub.w	r0, r0, r8
 8007b04:	2802      	cmp	r0, #2
 8007b06:	d852      	bhi.n	8007bae <HAL_RCC_OscConfig+0x36a>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8007b08:	683b      	ldr	r3, [r7, #0]
 8007b0a:	0599      	lsls	r1, r3, #22
 8007b0c:	d4f6      	bmi.n	8007afc <HAL_RCC_OscConfig+0x2b8>
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007b0e:	6823      	ldr	r3, [r4, #0]
 8007b10:	e6cd      	b.n	80078ae <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8007b12:	2e02      	cmp	r6, #2
 8007b14:	f47f aeac 	bne.w	8007870 <HAL_RCC_OscConfig+0x2c>
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8007b18:	69e2      	ldr	r2, [r4, #28]
 8007b1a:	b192      	cbz	r2, 8007b42 <HAL_RCC_OscConfig+0x2fe>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8007b1c:	49ad      	ldr	r1, [pc, #692]	; (8007dd4 <HAL_RCC_OscConfig+0x590>)
 8007b1e:	6a20      	ldr	r0, [r4, #32]
 8007b20:	698a      	ldr	r2, [r1, #24]
 8007b22:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
 8007b26:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8007b2a:	618a      	str	r2, [r1, #24]
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007b2c:	07da      	lsls	r2, r3, #31
 8007b2e:	f57f aef9 	bpl.w	8007924 <HAL_RCC_OscConfig+0xe0>
 8007b32:	e6be      	b.n	80078b2 <HAL_RCC_OscConfig+0x6e>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 8007b34:	2e03      	cmp	r6, #3
 8007b36:	f47f aec2 	bne.w	80078be <HAL_RCC_OscConfig+0x7a>
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8007b3a:	6862      	ldr	r2, [r4, #4]
 8007b3c:	2a00      	cmp	r2, #0
 8007b3e:	f47f aef1 	bne.w	8007924 <HAL_RCC_OscConfig+0xe0>
        return HAL_ERROR;
 8007b42:	2001      	movs	r0, #1
}
 8007b44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8007b48:	4ea2      	ldr	r6, [pc, #648]	; (8007dd4 <HAL_RCC_OscConfig+0x590>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007b4a:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8007b4e:	f8d6 30f0 	ldr.w	r3, [r6, #240]	; 0xf0
 8007b52:	f023 0301 	bic.w	r3, r3, #1
 8007b56:	f8c6 30f0 	str.w	r3, [r6, #240]	; 0xf0
 8007b5a:	f8d6 30f0 	ldr.w	r3, [r6, #240]	; 0xf0
 8007b5e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007b62:	f8c6 30f0 	str.w	r3, [r6, #240]	; 0xf0
 8007b66:	f8d6 30f0 	ldr.w	r3, [r6, #240]	; 0xf0
 8007b6a:	f023 0304 	bic.w	r3, r3, #4
 8007b6e:	f8c6 30f0 	str.w	r3, [r6, #240]	; 0xf0
      tickstart = HAL_GetTick();
 8007b72:	f7fd fdb9 	bl	80056e8 <HAL_GetTick>
 8007b76:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007b78:	e004      	b.n	8007b84 <HAL_RCC_OscConfig+0x340>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007b7a:	f7fd fdb5 	bl	80056e8 <HAL_GetTick>
 8007b7e:	1bc0      	subs	r0, r0, r7
 8007b80:	4540      	cmp	r0, r8
 8007b82:	d814      	bhi.n	8007bae <HAL_RCC_OscConfig+0x36a>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007b84:	f8d6 30f0 	ldr.w	r3, [r6, #240]	; 0xf0
 8007b88:	079b      	lsls	r3, r3, #30
 8007b8a:	d4f6      	bmi.n	8007b7a <HAL_RCC_OscConfig+0x336>
 8007b8c:	e74a      	b.n	8007a24 <HAL_RCC_OscConfig+0x1e0>
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8007b8e:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8007b90:	f043 0301 	orr.w	r3, r3, #1
 8007b94:	6273      	str	r3, [r6, #36]	; 0x24
      tickstart = HAL_GetTick();
 8007b96:	f7fd fda7 	bl	80056e8 <HAL_GetTick>
 8007b9a:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8007b9c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8007b9e:	07d9      	lsls	r1, r3, #31
 8007ba0:	f53f af0f 	bmi.w	80079c2 <HAL_RCC_OscConfig+0x17e>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007ba4:	f7fd fda0 	bl	80056e8 <HAL_GetTick>
 8007ba8:	1bc0      	subs	r0, r0, r7
 8007baa:	2802      	cmp	r0, #2
 8007bac:	d9f6      	bls.n	8007b9c <HAL_RCC_OscConfig+0x358>
            return HAL_TIMEOUT;
 8007bae:	2003      	movs	r0, #3
}
 8007bb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 8007bb4:	4f87      	ldr	r7, [pc, #540]	; (8007dd4 <HAL_RCC_OscConfig+0x590>)
 8007bb6:	683b      	ldr	r3, [r7, #0]
 8007bb8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007bbc:	603b      	str	r3, [r7, #0]
 8007bbe:	683b      	ldr	r3, [r7, #0]
 8007bc0:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007bc4:	603b      	str	r3, [r7, #0]
 8007bc6:	683b      	ldr	r3, [r7, #0]
 8007bc8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007bcc:	603b      	str	r3, [r7, #0]
        tickstart = HAL_GetTick();
 8007bce:	f7fd fd8b 	bl	80056e8 <HAL_GetTick>
 8007bd2:	4680      	mov	r8, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007bd4:	e005      	b.n	8007be2 <HAL_RCC_OscConfig+0x39e>
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8007bd6:	f7fd fd87 	bl	80056e8 <HAL_GetTick>
 8007bda:	eba0 0008 	sub.w	r0, r0, r8
 8007bde:	2864      	cmp	r0, #100	; 0x64
 8007be0:	d8e5      	bhi.n	8007bae <HAL_RCC_OscConfig+0x36a>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007be2:	683b      	ldr	r3, [r7, #0]
 8007be4:	0398      	lsls	r0, r3, #14
 8007be6:	d4f6      	bmi.n	8007bd6 <HAL_RCC_OscConfig+0x392>
 8007be8:	e69b      	b.n	8007922 <HAL_RCC_OscConfig+0xde>
      __HAL_RCC_LSI_DISABLE();
 8007bea:	f8d6 30f0 	ldr.w	r3, [r6, #240]	; 0xf0
 8007bee:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007bf2:	f8c6 30f0 	str.w	r3, [r6, #240]	; 0xf0
      tickstart = HAL_GetTick();
 8007bf6:	f7fd fd77 	bl	80056e8 <HAL_GetTick>
 8007bfa:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8007bfc:	e004      	b.n	8007c08 <HAL_RCC_OscConfig+0x3c4>
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8007bfe:	f7fd fd73 	bl	80056e8 <HAL_GetTick>
 8007c02:	1bc0      	subs	r0, r0, r7
 8007c04:	2802      	cmp	r0, #2
 8007c06:	d8d2      	bhi.n	8007bae <HAL_RCC_OscConfig+0x36a>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8007c08:	f8d6 30f0 	ldr.w	r3, [r6, #240]	; 0xf0
 8007c0c:	011b      	lsls	r3, r3, #4
 8007c0e:	d4f6      	bmi.n	8007bfe <HAL_RCC_OscConfig+0x3ba>
 8007c10:	e6cf      	b.n	80079b2 <HAL_RCC_OscConfig+0x16e>
        __HAL_RCC_PLL1_DISABLE();
 8007c12:	4d70      	ldr	r5, [pc, #448]	; (8007dd4 <HAL_RCC_OscConfig+0x590>)
 8007c14:	682b      	ldr	r3, [r5, #0]
 8007c16:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007c1a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8007c1c:	f7fd fd64 	bl	80056e8 <HAL_GetTick>
 8007c20:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8007c22:	e004      	b.n	8007c2e <HAL_RCC_OscConfig+0x3ea>
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8007c24:	f7fd fd60 	bl	80056e8 <HAL_GetTick>
 8007c28:	1b80      	subs	r0, r0, r6
 8007c2a:	2802      	cmp	r0, #2
 8007c2c:	d8bf      	bhi.n	8007bae <HAL_RCC_OscConfig+0x36a>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8007c2e:	682b      	ldr	r3, [r5, #0]
 8007c30:	019a      	lsls	r2, r3, #6
 8007c32:	d4f7      	bmi.n	8007c24 <HAL_RCC_OscConfig+0x3e0>
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8007c34:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8007c36:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8007c38:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8007c3c:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8007c3e:	f023 0303 	bic.w	r3, r3, #3
 8007c42:	430b      	orrs	r3, r1
 8007c44:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8007c48:	62ab      	str	r3, [r5, #40]	; 0x28
 8007c4a:	e9d4 320e 	ldrd	r3, r2, [r4, #56]	; 0x38
 8007c4e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007c50:	3b01      	subs	r3, #1
 8007c52:	3a01      	subs	r2, #1
 8007c54:	025b      	lsls	r3, r3, #9
 8007c56:	0412      	lsls	r2, r2, #16
 8007c58:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8007c5c:	3901      	subs	r1, #1
 8007c5e:	b29b      	uxth	r3, r3
 8007c60:	4313      	orrs	r3, r2
 8007c62:	f3c1 0208 	ubfx	r2, r1, #0, #9
 8007c66:	4313      	orrs	r3, r2
 8007c68:	6c22      	ldr	r2, [r4, #64]	; 0x40
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8007c6a:	4e5a      	ldr	r6, [pc, #360]	; (8007dd4 <HAL_RCC_OscConfig+0x590>)
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8007c6c:	3a01      	subs	r2, #1
 8007c6e:	0612      	lsls	r2, r2, #24
 8007c70:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8007c74:	4313      	orrs	r3, r2
 8007c76:	636b      	str	r3, [r5, #52]	; 0x34
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8007c78:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8007c7a:	f023 0310 	bic.w	r3, r3, #16
 8007c7e:	62ab      	str	r3, [r5, #40]	; 0x28
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8007c80:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8007c82:	00db      	lsls	r3, r3, #3
 8007c84:	63ab      	str	r3, [r5, #56]	; 0x38
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8007c86:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8007c88:	f043 0310 	orr.w	r3, r3, #16
 8007c8c:	62ab      	str	r3, [r5, #40]	; 0x28
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 8007c8e:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8007c90:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8007c92:	f023 030c 	bic.w	r3, r3, #12
 8007c96:	4313      	orrs	r3, r2
 8007c98:	62ab      	str	r3, [r5, #40]	; 0x28
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8007c9a:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8007c9c:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8007c9e:	f023 0320 	bic.w	r3, r3, #32
 8007ca2:	4313      	orrs	r3, r2
 8007ca4:	62ab      	str	r3, [r5, #40]	; 0x28
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 8007ca6:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8007ca8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007cac:	62ab      	str	r3, [r5, #40]	; 0x28
        __HAL_RCC_PLL1_ENABLE();
 8007cae:	682b      	ldr	r3, [r5, #0]
 8007cb0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007cb4:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8007cb6:	f7fd fd17 	bl	80056e8 <HAL_GetTick>
 8007cba:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8007cbc:	e005      	b.n	8007cca <HAL_RCC_OscConfig+0x486>
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8007cbe:	f7fd fd13 	bl	80056e8 <HAL_GetTick>
 8007cc2:	1b00      	subs	r0, r0, r4
 8007cc4:	2802      	cmp	r0, #2
 8007cc6:	f63f af72 	bhi.w	8007bae <HAL_RCC_OscConfig+0x36a>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8007cca:	6833      	ldr	r3, [r6, #0]
 8007ccc:	019b      	lsls	r3, r3, #6
 8007cce:	d5f6      	bpl.n	8007cbe <HAL_RCC_OscConfig+0x47a>
  return HAL_OK;
 8007cd0:	2000      	movs	r0, #0
 8007cd2:	e737      	b.n	8007b44 <HAL_RCC_OscConfig+0x300>
        __HAL_RCC_HSI_DISABLE();
 8007cd4:	6833      	ldr	r3, [r6, #0]
 8007cd6:	f023 0301 	bic.w	r3, r3, #1
 8007cda:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8007cdc:	f7fd fd04 	bl	80056e8 <HAL_GetTick>
 8007ce0:	4607      	mov	r7, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007ce2:	e005      	b.n	8007cf0 <HAL_RCC_OscConfig+0x4ac>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8007ce4:	f7fd fd00 	bl	80056e8 <HAL_GetTick>
 8007ce8:	1bc0      	subs	r0, r0, r7
 8007cea:	2802      	cmp	r0, #2
 8007cec:	f63f af5f 	bhi.w	8007bae <HAL_RCC_OscConfig+0x36a>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007cf0:	6833      	ldr	r3, [r6, #0]
 8007cf2:	0798      	lsls	r0, r3, #30
 8007cf4:	d4f6      	bmi.n	8007ce4 <HAL_RCC_OscConfig+0x4a0>
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007cf6:	6823      	ldr	r3, [r4, #0]
 8007cf8:	e640      	b.n	800797c <HAL_RCC_OscConfig+0x138>
    return HAL_ERROR;
 8007cfa:	2001      	movs	r0, #1
}
 8007cfc:	4770      	bx	lr
      __HAL_RCC_HSI48_DISABLE();
 8007cfe:	6833      	ldr	r3, [r6, #0]
 8007d00:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007d04:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8007d06:	f7fd fcef 	bl	80056e8 <HAL_GetTick>
 8007d0a:	4607      	mov	r7, r0
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8007d0c:	e005      	b.n	8007d1a <HAL_RCC_OscConfig+0x4d6>
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8007d0e:	f7fd fceb 	bl	80056e8 <HAL_GetTick>
 8007d12:	1bc0      	subs	r0, r0, r7
 8007d14:	2802      	cmp	r0, #2
 8007d16:	f63f af4a 	bhi.w	8007bae <HAL_RCC_OscConfig+0x36a>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8007d1a:	6833      	ldr	r3, [r6, #0]
 8007d1c:	0499      	lsls	r1, r3, #18
 8007d1e:	d4f6      	bmi.n	8007d0e <HAL_RCC_OscConfig+0x4ca>
 8007d20:	e699      	b.n	8007a56 <HAL_RCC_OscConfig+0x212>
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8007d22:	6813      	ldr	r3, [r2, #0]
 8007d24:	f023 0318 	bic.w	r3, r3, #24
 8007d28:	430b      	orrs	r3, r1
 8007d2a:	6013      	str	r3, [r2, #0]
            (void) HAL_RCC_GetHCLKFreq();
 8007d2c:	f7ff fd54 	bl	80077d8 <HAL_RCC_GetHCLKFreq>
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8007d30:	4b29      	ldr	r3, [pc, #164]	; (8007dd8 <HAL_RCC_OscConfig+0x594>)
 8007d32:	6818      	ldr	r0, [r3, #0]
 8007d34:	f004 fc82 	bl	800c63c <HAL_InitTick>
 8007d38:	2800      	cmp	r0, #0
 8007d3a:	f43f aebc 	beq.w	8007ab6 <HAL_RCC_OscConfig+0x272>
 8007d3e:	e700      	b.n	8007b42 <HAL_RCC_OscConfig+0x2fe>
      temp1_pllckcfg = RCC->PLL1CFGR;
 8007d40:	4a24      	ldr	r2, [pc, #144]	; (8007dd4 <HAL_RCC_OscConfig+0x590>)
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007d42:	2b01      	cmp	r3, #1
      temp1_pllckcfg = RCC->PLL1CFGR;
 8007d44:	6a91      	ldr	r1, [r2, #40]	; 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 8007d46:	6b55      	ldr	r5, [r2, #52]	; 0x34
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007d48:	f43f aefb 	beq.w	8007b42 <HAL_RCC_OscConfig+0x2fe>
 8007d4c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8007d4e:	f001 0303 	and.w	r3, r1, #3
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007d52:	4283      	cmp	r3, r0
 8007d54:	f47f aef5 	bne.w	8007b42 <HAL_RCC_OscConfig+0x2fe>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8007d58:	6b23      	ldr	r3, [r4, #48]	; 0x30
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8007d5a:	f3c1 2105 	ubfx	r1, r1, #8, #6
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8007d5e:	4299      	cmp	r1, r3
 8007d60:	f47f aeef 	bne.w	8007b42 <HAL_RCC_OscConfig+0x2fe>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8007d64:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007d66:	f3c5 0108 	ubfx	r1, r5, #0, #9
 8007d6a:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8007d6c:	4299      	cmp	r1, r3
 8007d6e:	f47f aee8 	bne.w	8007b42 <HAL_RCC_OscConfig+0x2fe>
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8007d72:	6ba3      	ldr	r3, [r4, #56]	; 0x38
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8007d74:	f3c5 2146 	ubfx	r1, r5, #9, #7
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8007d78:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8007d7a:	4299      	cmp	r1, r3
 8007d7c:	f47f aee1 	bne.w	8007b42 <HAL_RCC_OscConfig+0x2fe>
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8007d80:	6be3      	ldr	r3, [r4, #60]	; 0x3c
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8007d82:	f3c5 4106 	ubfx	r1, r5, #16, #7
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8007d86:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8007d88:	4299      	cmp	r1, r3
 8007d8a:	f47f aeda 	bne.w	8007b42 <HAL_RCC_OscConfig+0x2fe>
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8007d8e:	6c23      	ldr	r3, [r4, #64]	; 0x40
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8007d90:	f3c5 6506 	ubfx	r5, r5, #24, #7
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8007d94:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8007d96:	429d      	cmp	r5, r3
 8007d98:	f47f aed3 	bne.w	8007b42 <HAL_RCC_OscConfig+0x2fe>
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8007d9c:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8007d9e:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 8007da0:	f3c3 03cc 	ubfx	r3, r3, #3, #13
 8007da4:	4293      	cmp	r3, r2
 8007da6:	d093      	beq.n	8007cd0 <HAL_RCC_OscConfig+0x48c>
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8007da8:	4a0a      	ldr	r2, [pc, #40]	; (8007dd4 <HAL_RCC_OscConfig+0x590>)
 8007daa:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8007dac:	f023 0310 	bic.w	r3, r3, #16
 8007db0:	6293      	str	r3, [r2, #40]	; 0x28
        tickstart = HAL_GetTick();
 8007db2:	f7fd fc99 	bl	80056e8 <HAL_GetTick>
 8007db6:	4605      	mov	r5, r0
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 8007db8:	f7fd fc96 	bl	80056e8 <HAL_GetTick>
 8007dbc:	42a8      	cmp	r0, r5
 8007dbe:	d0fb      	beq.n	8007db8 <HAL_RCC_OscConfig+0x574>
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8007dc0:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 8007dc2:	4b04      	ldr	r3, [pc, #16]	; (8007dd4 <HAL_RCC_OscConfig+0x590>)
 8007dc4:	00d2      	lsls	r2, r2, #3
 8007dc6:	639a      	str	r2, [r3, #56]	; 0x38
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8007dc8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  return HAL_OK;
 8007dca:	2000      	movs	r0, #0
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8007dcc:	f042 0210 	orr.w	r2, r2, #16
 8007dd0:	629a      	str	r2, [r3, #40]	; 0x28
 8007dd2:	e6b7      	b.n	8007b44 <HAL_RCC_OscConfig+0x300>
 8007dd4:	44020c00 	.word	0x44020c00
 8007dd8:	200001e0 	.word	0x200001e0
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 8007ddc:	4b27      	ldr	r3, [pc, #156]	; (8007e7c <HAL_RCC_OscConfig+0x638>)
 8007dde:	681a      	ldr	r2, [r3, #0]
 8007de0:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8007de4:	601a      	str	r2, [r3, #0]
 8007de6:	681a      	ldr	r2, [r3, #0]
 8007de8:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8007dec:	601a      	str	r2, [r3, #0]
 8007dee:	681a      	ldr	r2, [r3, #0]
 8007df0:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8007df4:	601a      	str	r2, [r3, #0]
 8007df6:	e584      	b.n	8007902 <HAL_RCC_OscConfig+0xbe>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 8007df8:	2e01      	cmp	r6, #1
 8007dfa:	f47f ad9b 	bne.w	8007934 <HAL_RCC_OscConfig+0xf0>
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8007dfe:	68e3      	ldr	r3, [r4, #12]
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	f47f ae58 	bne.w	8007ab6 <HAL_RCC_OscConfig+0x272>
 8007e06:	e69c      	b.n	8007b42 <HAL_RCC_OscConfig+0x2fe>
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8007e08:	4a1c      	ldr	r2, [pc, #112]	; (8007e7c <HAL_RCC_OscConfig+0x638>)
 8007e0a:	f8d2 30f0 	ldr.w	r3, [r2, #240]	; 0xf0
 8007e0e:	f043 0301 	orr.w	r3, r3, #1
 8007e12:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 8007e16:	e5f4      	b.n	8007a02 <HAL_RCC_OscConfig+0x1be>
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 8007e18:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8007e1c:	601a      	str	r2, [r3, #0]
 8007e1e:	681a      	ldr	r2, [r3, #0]
 8007e20:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8007e24:	601a      	str	r2, [r3, #0]
 8007e26:	681a      	ldr	r2, [r3, #0]
 8007e28:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8007e2c:	601a      	str	r2, [r3, #0]
 8007e2e:	e568      	b.n	8007902 <HAL_RCC_OscConfig+0xbe>
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8007e30:	4b12      	ldr	r3, [pc, #72]	; (8007e7c <HAL_RCC_OscConfig+0x638>)
 8007e32:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8007e36:	f042 0204 	orr.w	r2, r2, #4
 8007e3a:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
 8007e3e:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8007e42:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007e46:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
 8007e4a:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8007e4e:	f042 0201 	orr.w	r2, r2, #1
 8007e52:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
 8007e56:	e5d4      	b.n	8007a02 <HAL_RCC_OscConfig+0x1be>
 8007e58:	f042 0204 	orr.w	r2, r2, #4
 8007e5c:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
 8007e60:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8007e64:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007e68:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
 8007e6c:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8007e70:	f042 0201 	orr.w	r2, r2, #1
 8007e74:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
 8007e78:	e5c3      	b.n	8007a02 <HAL_RCC_OscConfig+0x1be>
 8007e7a:	bf00      	nop
 8007e7c:	44020c00 	.word	0x44020c00

08007e80 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007e80:	b510      	push	{r4, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8007e82:	f7ff fb5b 	bl	800753c <HAL_RCC_GetSysClockFreq>
 8007e86:	4a0a      	ldr	r2, [pc, #40]	; (8007eb0 <HAL_RCC_GetPCLK1Freq+0x30>)
 8007e88:	490a      	ldr	r1, [pc, #40]	; (8007eb4 <HAL_RCC_GetPCLK1Freq+0x34>)
 8007e8a:	6a13      	ldr	r3, [r2, #32]
 8007e8c:	4c0a      	ldr	r4, [pc, #40]	; (8007eb8 <HAL_RCC_GetPCLK1Freq+0x38>)
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8007e8e:	f003 030f 	and.w	r3, r3, #15
 8007e92:	5ccb      	ldrb	r3, [r1, r3]
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 8007e94:	4909      	ldr	r1, [pc, #36]	; (8007ebc <HAL_RCC_GetPCLK1Freq+0x3c>)
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8007e96:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8007e9a:	40d8      	lsrs	r0, r3
 8007e9c:	6020      	str	r0, [r4, #0]
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 8007e9e:	6a13      	ldr	r3, [r2, #32]
 8007ea0:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8007ea4:	5ccb      	ldrb	r3, [r1, r3]
 8007ea6:	f003 031f 	and.w	r3, r3, #31
}
 8007eaa:	40d8      	lsrs	r0, r3
 8007eac:	bd10      	pop	{r4, pc}
 8007eae:	bf00      	nop
 8007eb0:	44020c00 	.word	0x44020c00
 8007eb4:	08019840 	.word	0x08019840
 8007eb8:	200001e4 	.word	0x200001e4
 8007ebc:	08019850 	.word	0x08019850

08007ec0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007ec0:	b510      	push	{r4, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8007ec2:	f7ff fb3b 	bl	800753c <HAL_RCC_GetSysClockFreq>
 8007ec6:	4a0a      	ldr	r2, [pc, #40]	; (8007ef0 <HAL_RCC_GetPCLK2Freq+0x30>)
 8007ec8:	490a      	ldr	r1, [pc, #40]	; (8007ef4 <HAL_RCC_GetPCLK2Freq+0x34>)
 8007eca:	6a13      	ldr	r3, [r2, #32]
 8007ecc:	4c0a      	ldr	r4, [pc, #40]	; (8007ef8 <HAL_RCC_GetPCLK2Freq+0x38>)
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8007ece:	f003 030f 	and.w	r3, r3, #15
 8007ed2:	5ccb      	ldrb	r3, [r1, r3]
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 8007ed4:	4909      	ldr	r1, [pc, #36]	; (8007efc <HAL_RCC_GetPCLK2Freq+0x3c>)
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8007ed6:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8007eda:	40d8      	lsrs	r0, r3
 8007edc:	6020      	str	r0, [r4, #0]
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 8007ede:	6a13      	ldr	r3, [r2, #32]
 8007ee0:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8007ee4:	5ccb      	ldrb	r3, [r1, r3]
 8007ee6:	f003 031f 	and.w	r3, r3, #31
}
 8007eea:	40d8      	lsrs	r0, r3
 8007eec:	bd10      	pop	{r4, pc}
 8007eee:	bf00      	nop
 8007ef0:	44020c00 	.word	0x44020c00
 8007ef4:	08019840 	.word	0x08019840
 8007ef8:	200001e4 	.word	0x200001e4
 8007efc:	08019850 	.word	0x08019850

08007f00 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8007f00:	b510      	push	{r4, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8007f02:	f7ff fb1b 	bl	800753c <HAL_RCC_GetSysClockFreq>
 8007f06:	4a0a      	ldr	r2, [pc, #40]	; (8007f30 <HAL_RCC_GetPCLK3Freq+0x30>)
 8007f08:	490a      	ldr	r1, [pc, #40]	; (8007f34 <HAL_RCC_GetPCLK3Freq+0x34>)
 8007f0a:	6a13      	ldr	r3, [r2, #32]
 8007f0c:	4c0a      	ldr	r4, [pc, #40]	; (8007f38 <HAL_RCC_GetPCLK3Freq+0x38>)
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8007f0e:	f003 030f 	and.w	r3, r3, #15
 8007f12:	5ccb      	ldrb	r3, [r1, r3]
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 8007f14:	4909      	ldr	r1, [pc, #36]	; (8007f3c <HAL_RCC_GetPCLK3Freq+0x3c>)
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8007f16:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8007f1a:	40d8      	lsrs	r0, r3
 8007f1c:	6020      	str	r0, [r4, #0]
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 8007f1e:	6a13      	ldr	r3, [r2, #32]
 8007f20:	f3c3 3302 	ubfx	r3, r3, #12, #3
 8007f24:	5ccb      	ldrb	r3, [r1, r3]
 8007f26:	f003 031f 	and.w	r3, r3, #31
}
 8007f2a:	40d8      	lsrs	r0, r3
 8007f2c:	bd10      	pop	{r4, pc}
 8007f2e:	bf00      	nop
 8007f30:	44020c00 	.word	0x44020c00
 8007f34:	08019840 	.word	0x08019840
 8007f38:	200001e4 	.word	0x200001e4
 8007f3c:	08019850 	.word	0x08019850

08007f40 <HAL_RCC_GetClockConfig>:
  /* Check the parameters */
  assert_param(pClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  pClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | \
 8007f40:	231f      	movs	r3, #31
                              RCC_CLOCKTYPE_PCLK3;

  /* Get the SYSCLK configuration --------------------------------------------*/
  pClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR1 & RCC_CFGR1_SW);
 8007f42:	4a0f      	ldr	r2, [pc, #60]	; (8007f80 <HAL_RCC_GetClockConfig+0x40>)
  pClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | \
 8007f44:	6003      	str	r3, [r0, #0]
  pClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR1 & RCC_CFGR1_SW);
 8007f46:	69d3      	ldr	r3, [r2, #28]
{
 8007f48:	b410      	push	{r4}
  pClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR1 & RCC_CFGR1_SW);
 8007f4a:	f003 0303 	and.w	r3, r3, #3
 8007f4e:	6043      	str	r3, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  regval = RCC->CFGR2;
 8007f50:	6a13      	ldr	r3, [r2, #32]

  /* Get the APB3 configuration ----------------------------------------------*/
  pClkInitStruct->APB3CLKDivider = (uint32_t)((regval & RCC_CFGR2_PPRE3) >> 8);

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007f52:	4c0c      	ldr	r4, [pc, #48]	; (8007f84 <HAL_RCC_GetClockConfig+0x44>)
  pClkInitStruct->AHBCLKDivider = (uint32_t)(regval & RCC_CFGR2_HPRE);
 8007f54:	f003 020f 	and.w	r2, r3, #15
 8007f58:	6082      	str	r2, [r0, #8]
  pClkInitStruct->APB1CLKDivider = (uint32_t)(regval & RCC_CFGR2_PPRE1);
 8007f5a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8007f5e:	60c2      	str	r2, [r0, #12]
  pClkInitStruct->APB2CLKDivider = (uint32_t)((regval & RCC_CFGR2_PPRE2) >> 4);
 8007f60:	091a      	lsrs	r2, r3, #4
  pClkInitStruct->APB3CLKDivider = (uint32_t)((regval & RCC_CFGR2_PPRE3) >> 8);
 8007f62:	0a1b      	lsrs	r3, r3, #8
 8007f64:	f003 0370 	and.w	r3, r3, #112	; 0x70
  pClkInitStruct->APB2CLKDivider = (uint32_t)((regval & RCC_CFGR2_PPRE2) >> 4);
 8007f68:	f002 0270 	and.w	r2, r2, #112	; 0x70
  pClkInitStruct->APB3CLKDivider = (uint32_t)((regval & RCC_CFGR2_PPRE3) >> 8);
 8007f6c:	e9c0 2304 	strd	r2, r3, [r0, #16]
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007f70:	6823      	ldr	r3, [r4, #0]
}
 8007f72:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007f76:	f003 030f 	and.w	r3, r3, #15
 8007f7a:	600b      	str	r3, [r1, #0]
}
 8007f7c:	4770      	bx	lr
 8007f7e:	bf00      	nop
 8007f80:	44020c00 	.word	0x44020c00
 8007f84:	40022000 	.word	0x40022000

08007f88 <RCCEx_PLL2_Config.part.0>:
  * @param  pll2  pointer to an RCC_PLL2InitTypeDef structure that
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
 8007f88:	b538      	push	{r3, r4, r5, lr}
      return HAL_TIMEOUT;
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8007f8a:	e9d0 1200 	ldrd	r1, r2, [r0]
 8007f8e:	4c2a      	ldr	r4, [pc, #168]	; (8008038 <RCCEx_PLL2_Config.part.0+0xb0>)
 8007f90:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8007f92:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8007f96:	f023 0303 	bic.w	r3, r3, #3
 8007f9a:	430b      	orrs	r3, r1
 8007f9c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8007fa0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007fa2:	e9d0 3203 	ldrd	r3, r2, [r0, #12]
 8007fa6:	3b01      	subs	r3, #1
 8007fa8:	3a01      	subs	r2, #1
 8007faa:	025b      	lsls	r3, r3, #9
 8007fac:	0412      	lsls	r2, r2, #16
 8007fae:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8007fb2:	b29b      	uxth	r3, r3
 8007fb4:	6881      	ldr	r1, [r0, #8]
 8007fb6:	4313      	orrs	r3, r2
 8007fb8:	6942      	ldr	r2, [r0, #20]
 8007fba:	3901      	subs	r1, #1
 8007fbc:	3a01      	subs	r2, #1
 8007fbe:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8007fc2:	0612      	lsls	r2, r2, #24
 8007fc4:	430b      	orrs	r3, r1
 8007fc6:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8007fca:	4313      	orrs	r3, r2
 8007fcc:	63e3      	str	r3, [r4, #60]	; 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8007fce:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8007fd0:	6982      	ldr	r2, [r0, #24]
 8007fd2:	f023 030c 	bic.w	r3, r3, #12
 8007fd6:	4313      	orrs	r3, r2
 8007fd8:	62e3      	str	r3, [r4, #44]	; 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 8007fda:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8007fdc:	69c2      	ldr	r2, [r0, #28]
 8007fde:	f023 0320 	bic.w	r3, r3, #32
 8007fe2:	4313      	orrs	r3, r2
 8007fe4:	62e3      	str	r3, [r4, #44]	; 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8007fe6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8007fe8:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8007fea:	4313      	orrs	r3, r2
 8007fec:	62e3      	str	r3, [r4, #44]	; 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 8007fee:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8007ff0:	f023 0310 	bic.w	r3, r3, #16
 8007ff4:	62e3      	str	r3, [r4, #44]	; 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 8007ff6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007ff8:	6a02      	ldr	r2, [r0, #32]
 8007ffa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007ffe:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8008002:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8008006:	6423      	str	r3, [r4, #64]	; 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 8008008:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800800a:	f043 0310 	orr.w	r3, r3, #16
 800800e:	62e3      	str	r3, [r4, #44]	; 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 8008010:	6823      	ldr	r3, [r4, #0]
 8008012:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008016:	6023      	str	r3, [r4, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008018:	f7fd fb66 	bl	80056e8 <HAL_GetTick>
 800801c:	4605      	mov	r5, r0

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800801e:	e004      	b.n	800802a <RCCEx_PLL2_Config.part.0+0xa2>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008020:	f7fd fb62 	bl	80056e8 <HAL_GetTick>
 8008024:	1b40      	subs	r0, r0, r5
 8008026:	2802      	cmp	r0, #2
 8008028:	d804      	bhi.n	8008034 <RCCEx_PLL2_Config.part.0+0xac>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800802a:	6823      	ldr	r3, [r4, #0]
 800802c:	011b      	lsls	r3, r3, #4
 800802e:	d5f7      	bpl.n	8008020 <RCCEx_PLL2_Config.part.0+0x98>
    {
      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
 8008030:	2000      	movs	r0, #0

}
 8008032:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_TIMEOUT;
 8008034:	2003      	movs	r0, #3
}
 8008036:	bd38      	pop	{r3, r4, r5, pc}
 8008038:	44020c00 	.word	0x44020c00

0800803c <RCCEx_PLL3_Config.part.0>:
  * @param  pll3  pointer to an RCC_PLL3InitTypeDef structure that
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL3 output clocks dividers
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status.
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
 800803c:	b538      	push	{r3, r4, r5, lr}
      return HAL_TIMEOUT;
    }
  }

  /* Configure PLL3 multiplication and division factors. */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 800803e:	e9d0 1200 	ldrd	r1, r2, [r0]
 8008042:	4c2a      	ldr	r4, [pc, #168]	; (80080ec <RCCEx_PLL3_Config.part.0+0xb0>)
 8008044:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8008046:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800804a:	f023 0303 	bic.w	r3, r3, #3
 800804e:	430b      	orrs	r3, r1
 8008050:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8008054:	6323      	str	r3, [r4, #48]	; 0x30
 8008056:	e9d0 3203 	ldrd	r3, r2, [r0, #12]
 800805a:	3b01      	subs	r3, #1
 800805c:	3a01      	subs	r2, #1
 800805e:	025b      	lsls	r3, r3, #9
 8008060:	0412      	lsls	r2, r2, #16
 8008062:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8008066:	b29b      	uxth	r3, r3
 8008068:	6881      	ldr	r1, [r0, #8]
 800806a:	4313      	orrs	r3, r2
 800806c:	6942      	ldr	r2, [r0, #20]
 800806e:	3901      	subs	r1, #1
 8008070:	3a01      	subs	r2, #1
 8008072:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8008076:	0612      	lsls	r2, r2, #24
 8008078:	430b      	orrs	r3, r1
 800807a:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 800807e:	4313      	orrs	r3, r2
 8008080:	6463      	str	r3, [r4, #68]	; 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8008082:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8008084:	6982      	ldr	r2, [r0, #24]
 8008086:	f023 030c 	bic.w	r3, r3, #12
 800808a:	4313      	orrs	r3, r2
 800808c:	6323      	str	r3, [r4, #48]	; 0x30

  /* Select PLL3 output frequency range : VCO */
  __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL);
 800808e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8008090:	69c2      	ldr	r2, [r0, #28]
 8008092:	f023 0320 	bic.w	r3, r3, #32
 8008096:	4313      	orrs	r3, r2
 8008098:	6323      	str	r3, [r4, #48]	; 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3_CLKOUT_ENABLE(pll3->PLL3ClockOut);
 800809a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800809c:	6a42      	ldr	r2, [r0, #36]	; 0x24
 800809e:	4313      	orrs	r3, r2
 80080a0:	6323      	str	r3, [r4, #48]	; 0x30

  /* Disable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_DISABLE();
 80080a2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80080a4:	f023 0310 	bic.w	r3, r3, #16
 80080a8:	6323      	str	r3, [r4, #48]	; 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3_FRACN_CONFIG(pll3->PLL3FRACN);
 80080aa:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80080ac:	6a02      	ldr	r2, [r0, #32]
 80080ae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80080b2:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80080b6:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80080ba:	64a3      	str	r3, [r4, #72]	; 0x48

  /* Enable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_ENABLE();
 80080bc:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80080be:	f043 0310 	orr.w	r3, r3, #16
 80080c2:	6323      	str	r3, [r4, #48]	; 0x30

  /* Enable  PLL3. */
  __HAL_RCC_PLL3_ENABLE();
 80080c4:	6823      	ldr	r3, [r4, #0]
 80080c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80080ca:	6023      	str	r3, [r4, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80080cc:	f7fd fb0c 	bl	80056e8 <HAL_GetTick>
 80080d0:	4605      	mov	r5, r0

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80080d2:	e004      	b.n	80080de <RCCEx_PLL3_Config.part.0+0xa2>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80080d4:	f7fd fb08 	bl	80056e8 <HAL_GetTick>
 80080d8:	1b40      	subs	r0, r0, r5
 80080da:	2802      	cmp	r0, #2
 80080dc:	d804      	bhi.n	80080e8 <RCCEx_PLL3_Config.part.0+0xac>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80080de:	6823      	ldr	r3, [r4, #0]
 80080e0:	009b      	lsls	r3, r3, #2
 80080e2:	d5f7      	bpl.n	80080d4 <RCCEx_PLL3_Config.part.0+0x98>
    {
      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
 80080e4:	2000      	movs	r0, #0
}
 80080e6:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_TIMEOUT;
 80080e8:	2003      	movs	r0, #3
}
 80080ea:	bd38      	pop	{r3, r4, r5, pc}
 80080ec:	44020c00 	.word	0x44020c00

080080f0 <HAL_RCCEx_PeriphCLKConfig>:
{
 80080f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80080f4:	e9d0 3200 	ldrd	r3, r2, [r0]
 80080f8:	01d9      	lsls	r1, r3, #7
{
 80080fa:	4604      	mov	r4, r0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80080fc:	d508      	bpl.n	8008110 <HAL_RCCEx_PeriphCLKConfig+0x20>
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 80080fe:	488f      	ldr	r0, [pc, #572]	; (800833c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8008100:	6da5      	ldr	r5, [r4, #88]	; 0x58
 8008102:	f8d0 10e8 	ldr.w	r1, [r0, #232]	; 0xe8
 8008106:	f021 4140 	bic.w	r1, r1, #3221225472	; 0xc0000000
 800810a:	4329      	orrs	r1, r5
 800810c:	f8c0 10e8 	str.w	r1, [r0, #232]	; 0xe8
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008110:	f013 0601 	ands.w	r6, r3, #1
 8008114:	d031      	beq.n	800817a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    switch (pPeriphClkInit->Usart1ClockSelection)
 8008116:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8008118:	2905      	cmp	r1, #5
 800811a:	f201 86dd 	bhi.w	8009ed8 <HAL_RCCEx_PeriphCLKConfig+0x1de8>
 800811e:	e8df f011 	tbh	[pc, r1, lsl #1]
 8008122:	0023      	.short	0x0023
 8008124:	00060d13 	.word	0x00060d13
 8008128:	00230023 	.word	0x00230023
 800812c:	0023      	.short	0x0023
  __HAL_RCC_PLL3_DISABLE();
 800812e:	4d83      	ldr	r5, [pc, #524]	; (800833c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8008130:	682b      	ldr	r3, [r5, #0]
 8008132:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008136:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8008138:	f7fd fad6 	bl	80056e8 <HAL_GetTick>
 800813c:	4606      	mov	r6, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800813e:	e005      	b.n	800814c <HAL_RCCEx_PeriphCLKConfig+0x5c>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008140:	f7fd fad2 	bl	80056e8 <HAL_GetTick>
 8008144:	1b80      	subs	r0, r0, r6
 8008146:	2802      	cmp	r0, #2
 8008148:	f201 85c6 	bhi.w	8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x1be8>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800814c:	682b      	ldr	r3, [r5, #0]
 800814e:	0098      	lsls	r0, r3, #2
 8008150:	d4f6      	bmi.n	8008140 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8008152:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8008156:	f7ff ff71 	bl	800803c <RCCEx_PLL3_Config.part.0>
 800815a:	4606      	mov	r6, r0
    if (ret == HAL_OK)
 800815c:	2e00      	cmp	r6, #0
 800815e:	f041 86b4 	bne.w	8009eca <HAL_RCCEx_PeriphCLKConfig+0x1dda>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008162:	e9d4 3200 	ldrd	r3, r2, [r4]
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8008166:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8008168:	2600      	movs	r6, #0
 800816a:	4d74      	ldr	r5, [pc, #464]	; (800833c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 800816c:	f8d5 00d8 	ldr.w	r0, [r5, #216]	; 0xd8
 8008170:	f020 0007 	bic.w	r0, r0, #7
 8008174:	4301      	orrs	r1, r0
 8008176:	f8c5 10d8 	str.w	r1, [r5, #216]	; 0xd8
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800817a:	0799      	lsls	r1, r3, #30
 800817c:	d52e      	bpl.n	80081dc <HAL_RCCEx_PeriphCLKConfig+0xec>
    switch (pPeriphClkInit->Usart2ClockSelection)
 800817e:	6e21      	ldr	r1, [r4, #96]	; 0x60
 8008180:	2928      	cmp	r1, #40	; 0x28
 8008182:	d82a      	bhi.n	80081da <HAL_RCCEx_PeriphCLKConfig+0xea>
 8008184:	e8df f011 	tbh	[pc, r1, lsl #1]
 8008188:	00290cb4 	.word	0x00290cb4
 800818c:	00290029 	.word	0x00290029
 8008190:	00290029 	.word	0x00290029
 8008194:	00290029 	.word	0x00290029
 8008198:	00290d6f 	.word	0x00290d6f
 800819c:	00290029 	.word	0x00290029
 80081a0:	00290029 	.word	0x00290029
 80081a4:	00290029 	.word	0x00290029
 80081a8:	00290d89 	.word	0x00290d89
 80081ac:	00290029 	.word	0x00290029
 80081b0:	00290029 	.word	0x00290029
 80081b4:	00290029 	.word	0x00290029
 80081b8:	00290cb4 	.word	0x00290cb4
 80081bc:	00290029 	.word	0x00290029
 80081c0:	00290029 	.word	0x00290029
 80081c4:	00290029 	.word	0x00290029
 80081c8:	00290cb4 	.word	0x00290cb4
 80081cc:	00290029 	.word	0x00290029
 80081d0:	00290029 	.word	0x00290029
 80081d4:	00290029 	.word	0x00290029
 80081d8:	0cb4      	.short	0x0cb4
 80081da:	2601      	movs	r6, #1
 80081dc:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80081de:	0759      	lsls	r1, r3, #29
 80081e0:	d52e      	bpl.n	8008240 <HAL_RCCEx_PeriphCLKConfig+0x150>
    switch (pPeriphClkInit->Usart3ClockSelection)
 80081e2:	6e61      	ldr	r1, [r4, #100]	; 0x64
 80081e4:	2980      	cmp	r1, #128	; 0x80
 80081e6:	f001 8285 	beq.w	80096f4 <HAL_RCCEx_PeriphCLKConfig+0x1604>
 80081ea:	f200 81a2 	bhi.w	8008532 <HAL_RCCEx_PeriphCLKConfig+0x442>
 80081ee:	b1d9      	cbz	r1, 8008228 <HAL_RCCEx_PeriphCLKConfig+0x138>
 80081f0:	2940      	cmp	r1, #64	; 0x40
 80081f2:	f040 81a7 	bne.w	8008544 <HAL_RCCEx_PeriphCLKConfig+0x454>
  __HAL_RCC_PLL2_DISABLE();
 80081f6:	4d51      	ldr	r5, [pc, #324]	; (800833c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80081f8:	682b      	ldr	r3, [r5, #0]
 80081fa:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80081fe:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8008200:	f7fd fa72 	bl	80056e8 <HAL_GetTick>
 8008204:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008206:	e005      	b.n	8008214 <HAL_RCCEx_PeriphCLKConfig+0x124>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008208:	f7fd fa6e 	bl	80056e8 <HAL_GetTick>
 800820c:	1bc0      	subs	r0, r0, r7
 800820e:	2802      	cmp	r0, #2
 8008210:	f201 85a8 	bhi.w	8009d64 <HAL_RCCEx_PeriphCLKConfig+0x1c74>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008214:	682b      	ldr	r3, [r5, #0]
 8008216:	011b      	lsls	r3, r3, #4
 8008218:	d4f6      	bmi.n	8008208 <HAL_RCCEx_PeriphCLKConfig+0x118>
 800821a:	f104 0008 	add.w	r0, r4, #8
 800821e:	f7ff feb3 	bl	8007f88 <RCCEx_PLL2_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008222:	e9d4 3200 	ldrd	r3, r2, [r4]
 8008226:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8008228:	2d00      	cmp	r5, #0
 800822a:	f041 84b8 	bne.w	8009b9e <HAL_RCCEx_PeriphCLKConfig+0x1aae>
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 800822e:	4f43      	ldr	r7, [pc, #268]	; (800833c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8008230:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8008232:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
 8008236:	f421 71e0 	bic.w	r1, r1, #448	; 0x1c0
 800823a:	4301      	orrs	r1, r0
 800823c:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008240:	0719      	lsls	r1, r3, #28
 8008242:	d530      	bpl.n	80082a6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    switch (pPeriphClkInit->Uart4ClockSelection)
 8008244:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8008246:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800824a:	f001 8378 	beq.w	800993e <HAL_RCCEx_PeriphCLKConfig+0x184e>
 800824e:	f200 817c 	bhi.w	800854a <HAL_RCCEx_PeriphCLKConfig+0x45a>
 8008252:	b1e1      	cbz	r1, 800828e <HAL_RCCEx_PeriphCLKConfig+0x19e>
 8008254:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8008258:	f040 8181 	bne.w	800855e <HAL_RCCEx_PeriphCLKConfig+0x46e>
  __HAL_RCC_PLL2_DISABLE();
 800825c:	4d37      	ldr	r5, [pc, #220]	; (800833c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 800825e:	682b      	ldr	r3, [r5, #0]
 8008260:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008264:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8008266:	f7fd fa3f 	bl	80056e8 <HAL_GetTick>
 800826a:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800826c:	e005      	b.n	800827a <HAL_RCCEx_PeriphCLKConfig+0x18a>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800826e:	f7fd fa3b 	bl	80056e8 <HAL_GetTick>
 8008272:	1bc0      	subs	r0, r0, r7
 8008274:	2802      	cmp	r0, #2
 8008276:	f201 8534 	bhi.w	8009ce2 <HAL_RCCEx_PeriphCLKConfig+0x1bf2>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800827a:	682b      	ldr	r3, [r5, #0]
 800827c:	011b      	lsls	r3, r3, #4
 800827e:	d4f6      	bmi.n	800826e <HAL_RCCEx_PeriphCLKConfig+0x17e>
 8008280:	f104 0008 	add.w	r0, r4, #8
 8008284:	f7ff fe80 	bl	8007f88 <RCCEx_PLL2_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8008288:	e9d4 3200 	ldrd	r3, r2, [r4]
 800828c:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 800828e:	2d00      	cmp	r5, #0
 8008290:	f041 8473 	bne.w	8009b7a <HAL_RCCEx_PeriphCLKConfig+0x1a8a>
      __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8008294:	4f29      	ldr	r7, [pc, #164]	; (800833c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8008296:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 8008298:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
 800829c:	f421 6160 	bic.w	r1, r1, #3584	; 0xe00
 80082a0:	4301      	orrs	r1, r0
 80082a2:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80082a6:	06d9      	lsls	r1, r3, #27
 80082a8:	d530      	bpl.n	800830c <HAL_RCCEx_PeriphCLKConfig+0x21c>
    switch (pPeriphClkInit->Uart5ClockSelection)
 80082aa:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 80082ac:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 80082b0:	f001 8156 	beq.w	8009560 <HAL_RCCEx_PeriphCLKConfig+0x1470>
 80082b4:	f200 8156 	bhi.w	8008564 <HAL_RCCEx_PeriphCLKConfig+0x474>
 80082b8:	b1e1      	cbz	r1, 80082f4 <HAL_RCCEx_PeriphCLKConfig+0x204>
 80082ba:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 80082be:	f040 815b 	bne.w	8008578 <HAL_RCCEx_PeriphCLKConfig+0x488>
  __HAL_RCC_PLL2_DISABLE();
 80082c2:	4d1e      	ldr	r5, [pc, #120]	; (800833c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80082c4:	682b      	ldr	r3, [r5, #0]
 80082c6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80082ca:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 80082cc:	f7fd fa0c 	bl	80056e8 <HAL_GetTick>
 80082d0:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80082d2:	e005      	b.n	80082e0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80082d4:	f7fd fa08 	bl	80056e8 <HAL_GetTick>
 80082d8:	1bc0      	subs	r0, r0, r7
 80082da:	2802      	cmp	r0, #2
 80082dc:	f201 8548 	bhi.w	8009d70 <HAL_RCCEx_PeriphCLKConfig+0x1c80>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80082e0:	682b      	ldr	r3, [r5, #0]
 80082e2:	011b      	lsls	r3, r3, #4
 80082e4:	d4f6      	bmi.n	80082d4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 80082e6:	f104 0008 	add.w	r0, r4, #8
 80082ea:	f7ff fe4d 	bl	8007f88 <RCCEx_PLL2_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80082ee:	e9d4 3200 	ldrd	r3, r2, [r4]
 80082f2:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 80082f4:	2d00      	cmp	r5, #0
 80082f6:	f041 8479 	bne.w	8009bec <HAL_RCCEx_PeriphCLKConfig+0x1afc>
      __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 80082fa:	4f10      	ldr	r7, [pc, #64]	; (800833c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80082fc:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 80082fe:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
 8008302:	f421 41e0 	bic.w	r1, r1, #28672	; 0x7000
 8008306:	4301      	orrs	r1, r0
 8008308:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800830c:	0699      	lsls	r1, r3, #26
 800830e:	d533      	bpl.n	8008378 <HAL_RCCEx_PeriphCLKConfig+0x288>
    switch (pPeriphClkInit->Usart6ClockSelection)
 8008310:	6f21      	ldr	r1, [r4, #112]	; 0x70
 8008312:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8008316:	f001 8179 	beq.w	800960c <HAL_RCCEx_PeriphCLKConfig+0x151c>
 800831a:	f200 8130 	bhi.w	800857e <HAL_RCCEx_PeriphCLKConfig+0x48e>
 800831e:	b1f9      	cbz	r1, 8008360 <HAL_RCCEx_PeriphCLKConfig+0x270>
 8008320:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8008324:	f040 8135 	bne.w	8008592 <HAL_RCCEx_PeriphCLKConfig+0x4a2>
  __HAL_RCC_PLL2_DISABLE();
 8008328:	4d04      	ldr	r5, [pc, #16]	; (800833c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 800832a:	682b      	ldr	r3, [r5, #0]
 800832c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008330:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8008332:	f7fd f9d9 	bl	80056e8 <HAL_GetTick>
 8008336:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008338:	e008      	b.n	800834c <HAL_RCCEx_PeriphCLKConfig+0x25c>
 800833a:	bf00      	nop
 800833c:	44020c00 	.word	0x44020c00
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008340:	f7fd f9d2 	bl	80056e8 <HAL_GetTick>
 8008344:	1bc0      	subs	r0, r0, r7
 8008346:	2802      	cmp	r0, #2
 8008348:	f201 84dd 	bhi.w	8009d06 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800834c:	682b      	ldr	r3, [r5, #0]
 800834e:	011b      	lsls	r3, r3, #4
 8008350:	d4f6      	bmi.n	8008340 <HAL_RCCEx_PeriphCLKConfig+0x250>
 8008352:	f104 0008 	add.w	r0, r4, #8
 8008356:	f7ff fe17 	bl	8007f88 <RCCEx_PLL2_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800835a:	e9d4 3200 	ldrd	r3, r2, [r4]
 800835e:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8008360:	2d00      	cmp	r5, #0
 8008362:	f041 843d 	bne.w	8009be0 <HAL_RCCEx_PeriphCLKConfig+0x1af0>
      __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 8008366:	4fb1      	ldr	r7, [pc, #708]	; (800862c <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8008368:	6f20      	ldr	r0, [r4, #112]	; 0x70
 800836a:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
 800836e:	f421 3160 	bic.w	r1, r1, #229376	; 0x38000
 8008372:	4301      	orrs	r1, r0
 8008374:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8008378:	0659      	lsls	r1, r3, #25
 800837a:	d530      	bpl.n	80083de <HAL_RCCEx_PeriphCLKConfig+0x2ee>
    switch (pPeriphClkInit->Uart7ClockSelection)
 800837c:	6f61      	ldr	r1, [r4, #116]	; 0x74
 800837e:	f5b1 2f00 	cmp.w	r1, #524288	; 0x80000
 8008382:	f001 8286 	beq.w	8009892 <HAL_RCCEx_PeriphCLKConfig+0x17a2>
 8008386:	f200 8107 	bhi.w	8008598 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 800838a:	b1e1      	cbz	r1, 80083c6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
 800838c:	f5b1 2f80 	cmp.w	r1, #262144	; 0x40000
 8008390:	f040 810c 	bne.w	80085ac <HAL_RCCEx_PeriphCLKConfig+0x4bc>
  __HAL_RCC_PLL2_DISABLE();
 8008394:	4da5      	ldr	r5, [pc, #660]	; (800862c <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8008396:	682b      	ldr	r3, [r5, #0]
 8008398:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800839c:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 800839e:	f7fd f9a3 	bl	80056e8 <HAL_GetTick>
 80083a2:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80083a4:	e005      	b.n	80083b2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80083a6:	f7fd f99f 	bl	80056e8 <HAL_GetTick>
 80083aa:	1bc0      	subs	r0, r0, r7
 80083ac:	2802      	cmp	r0, #2
 80083ae:	f201 84cd 	bhi.w	8009d4c <HAL_RCCEx_PeriphCLKConfig+0x1c5c>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80083b2:	682b      	ldr	r3, [r5, #0]
 80083b4:	011b      	lsls	r3, r3, #4
 80083b6:	d4f6      	bmi.n	80083a6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
 80083b8:	f104 0008 	add.w	r0, r4, #8
 80083bc:	f7ff fde4 	bl	8007f88 <RCCEx_PLL2_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80083c0:	e9d4 3200 	ldrd	r3, r2, [r4]
 80083c4:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 80083c6:	2d00      	cmp	r5, #0
 80083c8:	f041 83f5 	bne.w	8009bb6 <HAL_RCCEx_PeriphCLKConfig+0x1ac6>
      __HAL_RCC_UART7_CONFIG(pPeriphClkInit->Uart7ClockSelection);
 80083cc:	4f97      	ldr	r7, [pc, #604]	; (800862c <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 80083ce:	6f60      	ldr	r0, [r4, #116]	; 0x74
 80083d0:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
 80083d4:	f421 11e0 	bic.w	r1, r1, #1835008	; 0x1c0000
 80083d8:	4301      	orrs	r1, r0
 80083da:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80083de:	0619      	lsls	r1, r3, #24
 80083e0:	d530      	bpl.n	8008444 <HAL_RCCEx_PeriphCLKConfig+0x354>
    switch (pPeriphClkInit->Uart8ClockSelection)
 80083e2:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 80083e4:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 80083e8:	f001 8167 	beq.w	80096ba <HAL_RCCEx_PeriphCLKConfig+0x15ca>
 80083ec:	f200 80e1 	bhi.w	80085b2 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 80083f0:	b1e1      	cbz	r1, 800842c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80083f2:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80083f6:	f040 80e6 	bne.w	80085c6 <HAL_RCCEx_PeriphCLKConfig+0x4d6>
  __HAL_RCC_PLL2_DISABLE();
 80083fa:	4d8c      	ldr	r5, [pc, #560]	; (800862c <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 80083fc:	682b      	ldr	r3, [r5, #0]
 80083fe:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008402:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8008404:	f7fd f970 	bl	80056e8 <HAL_GetTick>
 8008408:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800840a:	e005      	b.n	8008418 <HAL_RCCEx_PeriphCLKConfig+0x328>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800840c:	f7fd f96c 	bl	80056e8 <HAL_GetTick>
 8008410:	1bc0      	subs	r0, r0, r7
 8008412:	2802      	cmp	r0, #2
 8008414:	f201 8483 	bhi.w	8009d1e <HAL_RCCEx_PeriphCLKConfig+0x1c2e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008418:	682b      	ldr	r3, [r5, #0]
 800841a:	011b      	lsls	r3, r3, #4
 800841c:	d4f6      	bmi.n	800840c <HAL_RCCEx_PeriphCLKConfig+0x31c>
 800841e:	f104 0008 	add.w	r0, r4, #8
 8008422:	f7ff fdb1 	bl	8007f88 <RCCEx_PLL2_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART9) == RCC_PERIPHCLK_UART9)
 8008426:	e9d4 3200 	ldrd	r3, r2, [r4]
 800842a:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 800842c:	2d00      	cmp	r5, #0
 800842e:	f041 83da 	bne.w	8009be6 <HAL_RCCEx_PeriphCLKConfig+0x1af6>
      __HAL_RCC_UART8_CONFIG(pPeriphClkInit->Uart8ClockSelection);
 8008432:	4f7e      	ldr	r7, [pc, #504]	; (800862c <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8008434:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 8008436:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
 800843a:	f421 0160 	bic.w	r1, r1, #14680064	; 0xe00000
 800843e:	4301      	orrs	r1, r0
 8008440:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART9) == RCC_PERIPHCLK_UART9)
 8008444:	05d9      	lsls	r1, r3, #23
 8008446:	d530      	bpl.n	80084aa <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    switch (pPeriphClkInit->Uart9ClockSelection)
 8008448:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 800844a:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
 800844e:	f001 818d 	beq.w	800976c <HAL_RCCEx_PeriphCLKConfig+0x167c>
 8008452:	f200 80bb 	bhi.w	80085cc <HAL_RCCEx_PeriphCLKConfig+0x4dc>
 8008456:	b1e1      	cbz	r1, 8008492 <HAL_RCCEx_PeriphCLKConfig+0x3a2>
 8008458:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
 800845c:	f040 80c0 	bne.w	80085e0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  __HAL_RCC_PLL2_DISABLE();
 8008460:	4d72      	ldr	r5, [pc, #456]	; (800862c <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8008462:	682b      	ldr	r3, [r5, #0]
 8008464:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008468:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 800846a:	f7fd f93d 	bl	80056e8 <HAL_GetTick>
 800846e:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008470:	e005      	b.n	800847e <HAL_RCCEx_PeriphCLKConfig+0x38e>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008472:	f7fd f939 	bl	80056e8 <HAL_GetTick>
 8008476:	1bc0      	subs	r0, r0, r7
 8008478:	2802      	cmp	r0, #2
 800847a:	f201 846d 	bhi.w	8009d58 <HAL_RCCEx_PeriphCLKConfig+0x1c68>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800847e:	682b      	ldr	r3, [r5, #0]
 8008480:	011b      	lsls	r3, r3, #4
 8008482:	d4f6      	bmi.n	8008472 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8008484:	f104 0008 	add.w	r0, r4, #8
 8008488:	f7ff fd7e 	bl	8007f88 <RCCEx_PLL2_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART10) == RCC_PERIPHCLK_USART10)
 800848c:	e9d4 3200 	ldrd	r3, r2, [r4]
 8008490:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8008492:	2d00      	cmp	r5, #0
 8008494:	f041 838c 	bne.w	8009bb0 <HAL_RCCEx_PeriphCLKConfig+0x1ac0>
      __HAL_RCC_UART9_CONFIG(pPeriphClkInit->Uart9ClockSelection);
 8008498:	4f64      	ldr	r7, [pc, #400]	; (800862c <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 800849a:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 800849c:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
 80084a0:	f021 61e0 	bic.w	r1, r1, #117440512	; 0x7000000
 80084a4:	4301      	orrs	r1, r0
 80084a6:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART10) == RCC_PERIPHCLK_USART10)
 80084aa:	0599      	lsls	r1, r3, #22
 80084ac:	d532      	bpl.n	8008514 <HAL_RCCEx_PeriphCLKConfig+0x424>
    switch (pPeriphClkInit->Usart10ClockSelection)
 80084ae:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 80084b2:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
 80084b6:	f001 80c6 	beq.w	8009646 <HAL_RCCEx_PeriphCLKConfig+0x1556>
 80084ba:	f200 8094 	bhi.w	80085e6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80084be:	b1e1      	cbz	r1, 80084fa <HAL_RCCEx_PeriphCLKConfig+0x40a>
 80084c0:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
 80084c4:	f040 8097 	bne.w	80085f6 <HAL_RCCEx_PeriphCLKConfig+0x506>
  __HAL_RCC_PLL2_DISABLE();
 80084c8:	4d58      	ldr	r5, [pc, #352]	; (800862c <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 80084ca:	682b      	ldr	r3, [r5, #0]
 80084cc:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80084d0:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 80084d2:	f7fd f909 	bl	80056e8 <HAL_GetTick>
 80084d6:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80084d8:	e005      	b.n	80084e6 <HAL_RCCEx_PeriphCLKConfig+0x3f6>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80084da:	f7fd f905 	bl	80056e8 <HAL_GetTick>
 80084de:	1bc0      	subs	r0, r0, r7
 80084e0:	2802      	cmp	r0, #2
 80084e2:	f201 842d 	bhi.w	8009d40 <HAL_RCCEx_PeriphCLKConfig+0x1c50>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80084e6:	682b      	ldr	r3, [r5, #0]
 80084e8:	011b      	lsls	r3, r3, #4
 80084ea:	d4f6      	bmi.n	80084da <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 80084ec:	f104 0008 	add.w	r0, r4, #8
 80084f0:	f7ff fd4a 	bl	8007f88 <RCCEx_PLL2_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART11) == RCC_PERIPHCLK_USART11)
 80084f4:	e9d4 3200 	ldrd	r3, r2, [r4]
 80084f8:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 80084fa:	2d00      	cmp	r5, #0
 80084fc:	f041 8352 	bne.w	8009ba4 <HAL_RCCEx_PeriphCLKConfig+0x1ab4>
      __HAL_RCC_USART10_CONFIG(pPeriphClkInit->Usart10ClockSelection);
 8008500:	4f4a      	ldr	r7, [pc, #296]	; (800862c <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8008502:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8008506:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
 800850a:	f021 5160 	bic.w	r1, r1, #939524096	; 0x38000000
 800850e:	4301      	orrs	r1, r0
 8008510:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART11) == RCC_PERIPHCLK_USART11)
 8008514:	0559      	lsls	r1, r3, #21
 8008516:	d572      	bpl.n	80085fe <HAL_RCCEx_PeriphCLKConfig+0x50e>
    switch (pPeriphClkInit->Usart11ClockSelection)
 8008518:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 800851c:	2905      	cmp	r1, #5
 800851e:	f201 84e2 	bhi.w	8009ee6 <HAL_RCCEx_PeriphCLKConfig+0x1df6>
 8008522:	e8df f011 	tbh	[pc, r1, lsl #1]
 8008526:	05f0      	.short	0x05f0
 8008528:	05d70af4 	.word	0x05d70af4
 800852c:	05f005f0 	.word	0x05f005f0
 8008530:	05f0      	.short	0x05f0
    switch (pPeriphClkInit->Usart3ClockSelection)
 8008532:	f021 0040 	bic.w	r0, r1, #64	; 0x40
 8008536:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 800853a:	f43f ae75 	beq.w	8008228 <HAL_RCCEx_PeriphCLKConfig+0x138>
 800853e:	29c0      	cmp	r1, #192	; 0xc0
 8008540:	f43f ae72 	beq.w	8008228 <HAL_RCCEx_PeriphCLKConfig+0x138>
 8008544:	2601      	movs	r6, #1
 8008546:	4635      	mov	r5, r6
 8008548:	e67a      	b.n	8008240 <HAL_RCCEx_PeriphCLKConfig+0x150>
    switch (pPeriphClkInit->Uart4ClockSelection)
 800854a:	f421 7000 	bic.w	r0, r1, #512	; 0x200
 800854e:	f5b0 6f00 	cmp.w	r0, #2048	; 0x800
 8008552:	f43f ae9c 	beq.w	800828e <HAL_RCCEx_PeriphCLKConfig+0x19e>
 8008556:	f5b1 6fc0 	cmp.w	r1, #1536	; 0x600
 800855a:	f43f ae98 	beq.w	800828e <HAL_RCCEx_PeriphCLKConfig+0x19e>
 800855e:	2601      	movs	r6, #1
 8008560:	4635      	mov	r5, r6
 8008562:	e6a0      	b.n	80082a6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    switch (pPeriphClkInit->Uart5ClockSelection)
 8008564:	f421 5080 	bic.w	r0, r1, #4096	; 0x1000
 8008568:	f5b0 4f80 	cmp.w	r0, #16384	; 0x4000
 800856c:	f43f aec2 	beq.w	80082f4 <HAL_RCCEx_PeriphCLKConfig+0x204>
 8008570:	f5b1 5f40 	cmp.w	r1, #12288	; 0x3000
 8008574:	f43f aebe 	beq.w	80082f4 <HAL_RCCEx_PeriphCLKConfig+0x204>
 8008578:	2601      	movs	r6, #1
 800857a:	4635      	mov	r5, r6
 800857c:	e6c6      	b.n	800830c <HAL_RCCEx_PeriphCLKConfig+0x21c>
    switch (pPeriphClkInit->Usart6ClockSelection)
 800857e:	f421 4000 	bic.w	r0, r1, #32768	; 0x8000
 8008582:	f5b0 3f00 	cmp.w	r0, #131072	; 0x20000
 8008586:	f43f aeeb 	beq.w	8008360 <HAL_RCCEx_PeriphCLKConfig+0x270>
 800858a:	f5b1 3fc0 	cmp.w	r1, #98304	; 0x18000
 800858e:	f43f aee7 	beq.w	8008360 <HAL_RCCEx_PeriphCLKConfig+0x270>
 8008592:	2601      	movs	r6, #1
 8008594:	4635      	mov	r5, r6
 8008596:	e6ef      	b.n	8008378 <HAL_RCCEx_PeriphCLKConfig+0x288>
    switch (pPeriphClkInit->Uart7ClockSelection)
 8008598:	f421 2080 	bic.w	r0, r1, #262144	; 0x40000
 800859c:	f5b0 1f80 	cmp.w	r0, #1048576	; 0x100000
 80085a0:	f43f af11 	beq.w	80083c6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
 80085a4:	f5b1 2f40 	cmp.w	r1, #786432	; 0xc0000
 80085a8:	f43f af0d 	beq.w	80083c6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
 80085ac:	2601      	movs	r6, #1
 80085ae:	4635      	mov	r5, r6
 80085b0:	e715      	b.n	80083de <HAL_RCCEx_PeriphCLKConfig+0x2ee>
    switch (pPeriphClkInit->Uart8ClockSelection)
 80085b2:	f421 1000 	bic.w	r0, r1, #2097152	; 0x200000
 80085b6:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80085ba:	f43f af37 	beq.w	800842c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80085be:	f5b1 0fc0 	cmp.w	r1, #6291456	; 0x600000
 80085c2:	f43f af33 	beq.w	800842c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80085c6:	2601      	movs	r6, #1
 80085c8:	4635      	mov	r5, r6
 80085ca:	e73b      	b.n	8008444 <HAL_RCCEx_PeriphCLKConfig+0x354>
    switch (pPeriphClkInit->Uart9ClockSelection)
 80085cc:	f021 7080 	bic.w	r0, r1, #16777216	; 0x1000000
 80085d0:	f1b0 6f80 	cmp.w	r0, #67108864	; 0x4000000
 80085d4:	f43f af5d 	beq.w	8008492 <HAL_RCCEx_PeriphCLKConfig+0x3a2>
 80085d8:	f1b1 7f40 	cmp.w	r1, #50331648	; 0x3000000
 80085dc:	f43f af59 	beq.w	8008492 <HAL_RCCEx_PeriphCLKConfig+0x3a2>
 80085e0:	2601      	movs	r6, #1
 80085e2:	4635      	mov	r5, r6
 80085e4:	e761      	b.n	80084aa <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    switch (pPeriphClkInit->Usart10ClockSelection)
 80085e6:	f021 6000 	bic.w	r0, r1, #134217728	; 0x8000000
 80085ea:	f1b0 5f00 	cmp.w	r0, #536870912	; 0x20000000
 80085ee:	d084      	beq.n	80084fa <HAL_RCCEx_PeriphCLKConfig+0x40a>
 80085f0:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
 80085f4:	d081      	beq.n	80084fa <HAL_RCCEx_PeriphCLKConfig+0x40a>
 80085f6:	2601      	movs	r6, #1
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART11) == RCC_PERIPHCLK_USART11)
 80085f8:	0559      	lsls	r1, r3, #21
    switch (pPeriphClkInit->Usart10ClockSelection)
 80085fa:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART11) == RCC_PERIPHCLK_USART11)
 80085fc:	d48c      	bmi.n	8008518 <HAL_RCCEx_PeriphCLKConfig+0x428>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART12) == RCC_PERIPHCLK_UART12)
 80085fe:	0519      	lsls	r1, r3, #20
 8008600:	d533      	bpl.n	800866a <HAL_RCCEx_PeriphCLKConfig+0x57a>
    switch (pPeriphClkInit->Uart12ClockSelection)
 8008602:	f8d4 1088 	ldr.w	r1, [r4, #136]	; 0x88
 8008606:	2920      	cmp	r1, #32
 8008608:	f001 8126 	beq.w	8009858 <HAL_RCCEx_PeriphCLKConfig+0x1768>
 800860c:	f200 831e 	bhi.w	8008c4c <HAL_RCCEx_PeriphCLKConfig+0xb5c>
 8008610:	b1f1      	cbz	r1, 8008650 <HAL_RCCEx_PeriphCLKConfig+0x560>
 8008612:	2910      	cmp	r1, #16
 8008614:	f040 8322 	bne.w	8008c5c <HAL_RCCEx_PeriphCLKConfig+0xb6c>
  __HAL_RCC_PLL2_DISABLE();
 8008618:	4d04      	ldr	r5, [pc, #16]	; (800862c <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 800861a:	682b      	ldr	r3, [r5, #0]
 800861c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008620:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8008622:	f7fd f861 	bl	80056e8 <HAL_GetTick>
 8008626:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008628:	e008      	b.n	800863c <HAL_RCCEx_PeriphCLKConfig+0x54c>
 800862a:	bf00      	nop
 800862c:	44020c00 	.word	0x44020c00
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008630:	f7fd f85a 	bl	80056e8 <HAL_GetTick>
 8008634:	1bc0      	subs	r0, r0, r7
 8008636:	2802      	cmp	r0, #2
 8008638:	f201 83a0 	bhi.w	8009d7c <HAL_RCCEx_PeriphCLKConfig+0x1c8c>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800863c:	682b      	ldr	r3, [r5, #0]
 800863e:	011b      	lsls	r3, r3, #4
 8008640:	d4f6      	bmi.n	8008630 <HAL_RCCEx_PeriphCLKConfig+0x540>
 8008642:	f104 0008 	add.w	r0, r4, #8
 8008646:	f7ff fc9f 	bl	8007f88 <RCCEx_PLL2_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800864a:	e9d4 3200 	ldrd	r3, r2, [r4]
 800864e:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8008650:	2d00      	cmp	r5, #0
 8008652:	f041 82b6 	bne.w	8009bc2 <HAL_RCCEx_PeriphCLKConfig+0x1ad2>
      __HAL_RCC_UART12_CONFIG(pPeriphClkInit->Uart12ClockSelection);
 8008656:	4fac      	ldr	r7, [pc, #688]	; (8008908 <HAL_RCCEx_PeriphCLKConfig+0x818>)
 8008658:	f8d4 0088 	ldr.w	r0, [r4, #136]	; 0x88
 800865c:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 8008660:	f021 0170 	bic.w	r1, r1, #112	; 0x70
 8008664:	4301      	orrs	r1, r0
 8008666:	f8c7 10dc 	str.w	r1, [r7, #220]	; 0xdc
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800866a:	04d9      	lsls	r1, r3, #19
 800866c:	d532      	bpl.n	80086d4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    switch (pPeriphClkInit->Lpuart1ClockSelection)
 800866e:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 8008672:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
 8008676:	f001 8129 	beq.w	80098cc <HAL_RCCEx_PeriphCLKConfig+0x17dc>
 800867a:	f200 82f2 	bhi.w	8008c62 <HAL_RCCEx_PeriphCLKConfig+0xb72>
 800867e:	b1e1      	cbz	r1, 80086ba <HAL_RCCEx_PeriphCLKConfig+0x5ca>
 8008680:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
 8008684:	f040 82f7 	bne.w	8008c76 <HAL_RCCEx_PeriphCLKConfig+0xb86>
  __HAL_RCC_PLL2_DISABLE();
 8008688:	4d9f      	ldr	r5, [pc, #636]	; (8008908 <HAL_RCCEx_PeriphCLKConfig+0x818>)
 800868a:	682b      	ldr	r3, [r5, #0]
 800868c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008690:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8008692:	f7fd f829 	bl	80056e8 <HAL_GetTick>
 8008696:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008698:	e005      	b.n	80086a6 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800869a:	f7fd f825 	bl	80056e8 <HAL_GetTick>
 800869e:	1bc0      	subs	r0, r0, r7
 80086a0:	2802      	cmp	r0, #2
 80086a2:	f201 8324 	bhi.w	8009cee <HAL_RCCEx_PeriphCLKConfig+0x1bfe>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80086a6:	682b      	ldr	r3, [r5, #0]
 80086a8:	011b      	lsls	r3, r3, #4
 80086aa:	d4f6      	bmi.n	800869a <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 80086ac:	f104 0008 	add.w	r0, r4, #8
 80086b0:	f7ff fc6a 	bl	8007f88 <RCCEx_PLL2_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80086b4:	e9d4 3200 	ldrd	r3, r2, [r4]
 80086b8:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 80086ba:	2d00      	cmp	r5, #0
 80086bc:	f041 826c 	bne.w	8009b98 <HAL_RCCEx_PeriphCLKConfig+0x1aa8>
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 80086c0:	4f91      	ldr	r7, [pc, #580]	; (8008908 <HAL_RCCEx_PeriphCLKConfig+0x818>)
 80086c2:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 80086c6:	f8d7 10e0 	ldr.w	r1, [r7, #224]	; 0xe0
 80086ca:	f021 61e0 	bic.w	r1, r1, #117440512	; 0x7000000
 80086ce:	4301      	orrs	r1, r0
 80086d0:	f8c7 10e0 	str.w	r1, [r7, #224]	; 0xe0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80086d4:	0499      	lsls	r1, r3, #18
 80086d6:	d50f      	bpl.n	80086f8 <HAL_RCCEx_PeriphCLKConfig+0x608>
    switch (pPeriphClkInit->I2c1ClockSelection)
 80086d8:	f8d4 1090 	ldr.w	r1, [r4, #144]	; 0x90
 80086dc:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 80086e0:	f000 86a0 	beq.w	8009424 <HAL_RCCEx_PeriphCLKConfig+0x1334>
 80086e4:	f240 82ec 	bls.w	8008cc0 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 80086e8:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 80086ec:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 80086f0:	f000 82e9 	beq.w	8008cc6 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
 80086f4:	2601      	movs	r6, #1
 80086f6:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80086f8:	045f      	lsls	r7, r3, #17
 80086fa:	d50f      	bpl.n	800871c <HAL_RCCEx_PeriphCLKConfig+0x62c>
    switch (pPeriphClkInit->I2c2ClockSelection)
 80086fc:	f8d4 1094 	ldr.w	r1, [r4, #148]	; 0x94
 8008700:	f5b1 2f80 	cmp.w	r1, #262144	; 0x40000
 8008704:	f000 86b0 	beq.w	8009468 <HAL_RCCEx_PeriphCLKConfig+0x1378>
 8008708:	f240 82eb 	bls.w	8008ce2 <HAL_RCCEx_PeriphCLKConfig+0xbf2>
 800870c:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 8008710:	f5b1 2f00 	cmp.w	r1, #524288	; 0x80000
 8008714:	f000 82e8 	beq.w	8008ce8 <HAL_RCCEx_PeriphCLKConfig+0xbf8>
 8008718:	2601      	movs	r6, #1
 800871a:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800871c:	0419      	lsls	r1, r3, #16
 800871e:	d50f      	bpl.n	8008740 <HAL_RCCEx_PeriphCLKConfig+0x650>
    switch (pPeriphClkInit->I2c3ClockSelection)
 8008720:	f8d4 1098 	ldr.w	r1, [r4, #152]	; 0x98
 8008724:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8008728:	f000 8642 	beq.w	80093b0 <HAL_RCCEx_PeriphCLKConfig+0x12c0>
 800872c:	f240 82b7 	bls.w	8008c9e <HAL_RCCEx_PeriphCLKConfig+0xbae>
 8008730:	f421 1180 	bic.w	r1, r1, #1048576	; 0x100000
 8008734:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8008738:	f000 82b4 	beq.w	8008ca4 <HAL_RCCEx_PeriphCLKConfig+0xbb4>
 800873c:	2601      	movs	r6, #1
 800873e:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008740:	0557      	lsls	r7, r2, #21
 8008742:	d50f      	bpl.n	8008764 <HAL_RCCEx_PeriphCLKConfig+0x674>
    switch (pPeriphClkInit->I2c4ClockSelection)
 8008744:	f8d4 109c 	ldr.w	r1, [r4, #156]	; 0x9c
 8008748:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 800874c:	f000 864d 	beq.w	80093ea <HAL_RCCEx_PeriphCLKConfig+0x12fa>
 8008750:	f240 8294 	bls.w	8008c7c <HAL_RCCEx_PeriphCLKConfig+0xb8c>
 8008754:	f421 0180 	bic.w	r1, r1, #4194304	; 0x400000
 8008758:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800875c:	f000 8291 	beq.w	8008c82 <HAL_RCCEx_PeriphCLKConfig+0xb92>
 8008760:	2601      	movs	r6, #1
 8008762:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 8008764:	03d9      	lsls	r1, r3, #15
 8008766:	d50b      	bpl.n	8008780 <HAL_RCCEx_PeriphCLKConfig+0x690>
    switch (pPeriphClkInit->I3c1ClockSelection)
 8008768:	f8d4 10a0 	ldr.w	r1, [r4, #160]	; 0xa0
 800876c:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
 8008770:	f000 851d 	beq.w	80091ae <HAL_RCCEx_PeriphCLKConfig+0x10be>
 8008774:	f031 7100 	bics.w	r1, r1, #33554432	; 0x2000000
 8008778:	f000 8532 	beq.w	80091e0 <HAL_RCCEx_PeriphCLKConfig+0x10f0>
 800877c:	2601      	movs	r6, #1
 800877e:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8008780:	0510      	lsls	r0, r2, #20
 8008782:	d509      	bpl.n	8008798 <HAL_RCCEx_PeriphCLKConfig+0x6a8>
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 8008784:	4960      	ldr	r1, [pc, #384]	; (8008908 <HAL_RCCEx_PeriphCLKConfig+0x818>)
 8008786:	69c8      	ldr	r0, [r1, #28]
 8008788:	f420 4000 	bic.w	r0, r0, #32768	; 0x8000
 800878c:	61c8      	str	r0, [r1, #28]
 800878e:	69c8      	ldr	r0, [r1, #28]
 8008790:	f8d4 7104 	ldr.w	r7, [r4, #260]	; 0x104
 8008794:	4338      	orrs	r0, r7
 8008796:	61c8      	str	r0, [r1, #28]
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008798:	0399      	lsls	r1, r3, #14
 800879a:	d532      	bpl.n	8008802 <HAL_RCCEx_PeriphCLKConfig+0x712>
    switch (pPeriphClkInit->Lptim1ClockSelection)
 800879c:	f8d4 10a4 	ldr.w	r1, [r4, #164]	; 0xa4
 80087a0:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80087a4:	f000 87ff 	beq.w	80097a6 <HAL_RCCEx_PeriphCLKConfig+0x16b6>
 80087a8:	f200 82ac 	bhi.w	8008d04 <HAL_RCCEx_PeriphCLKConfig+0xc14>
 80087ac:	b1e1      	cbz	r1, 80087e8 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 80087ae:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 80087b2:	f040 82b1 	bne.w	8008d18 <HAL_RCCEx_PeriphCLKConfig+0xc28>
  __HAL_RCC_PLL2_DISABLE();
 80087b6:	4d54      	ldr	r5, [pc, #336]	; (8008908 <HAL_RCCEx_PeriphCLKConfig+0x818>)
 80087b8:	682b      	ldr	r3, [r5, #0]
 80087ba:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80087be:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 80087c0:	f7fc ff92 	bl	80056e8 <HAL_GetTick>
 80087c4:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80087c6:	e005      	b.n	80087d4 <HAL_RCCEx_PeriphCLKConfig+0x6e4>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80087c8:	f7fc ff8e 	bl	80056e8 <HAL_GetTick>
 80087cc:	1bc0      	subs	r0, r0, r7
 80087ce:	2802      	cmp	r0, #2
 80087d0:	f201 82da 	bhi.w	8009d88 <HAL_RCCEx_PeriphCLKConfig+0x1c98>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80087d4:	682b      	ldr	r3, [r5, #0]
 80087d6:	011b      	lsls	r3, r3, #4
 80087d8:	d4f6      	bmi.n	80087c8 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
 80087da:	f104 0008 	add.w	r0, r4, #8
 80087de:	f7ff fbd3 	bl	8007f88 <RCCEx_PLL2_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80087e2:	e9d4 3200 	ldrd	r3, r2, [r4]
 80087e6:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 80087e8:	2d00      	cmp	r5, #0
 80087ea:	f041 81cf 	bne.w	8009b8c <HAL_RCCEx_PeriphCLKConfig+0x1a9c>
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 80087ee:	4f46      	ldr	r7, [pc, #280]	; (8008908 <HAL_RCCEx_PeriphCLKConfig+0x818>)
 80087f0:	f8d4 00a4 	ldr.w	r0, [r4, #164]	; 0xa4
 80087f4:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 80087f8:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 80087fc:	4301      	orrs	r1, r0
 80087fe:	f8c7 10dc 	str.w	r1, [r7, #220]	; 0xdc
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8008802:	0359      	lsls	r1, r3, #13
 8008804:	d532      	bpl.n	800886c <HAL_RCCEx_PeriphCLKConfig+0x77c>
    switch (pPeriphClkInit->Lptim2ClockSelection)
 8008806:	f8d4 10a8 	ldr.w	r1, [r4, #168]	; 0xa8
 800880a:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 800880e:	f000 866d 	beq.w	80094ec <HAL_RCCEx_PeriphCLKConfig+0x13fc>
 8008812:	f200 8284 	bhi.w	8008d1e <HAL_RCCEx_PeriphCLKConfig+0xc2e>
 8008816:	b1e1      	cbz	r1, 8008852 <HAL_RCCEx_PeriphCLKConfig+0x762>
 8008818:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 800881c:	f040 8289 	bne.w	8008d32 <HAL_RCCEx_PeriphCLKConfig+0xc42>
  __HAL_RCC_PLL2_DISABLE();
 8008820:	4d39      	ldr	r5, [pc, #228]	; (8008908 <HAL_RCCEx_PeriphCLKConfig+0x818>)
 8008822:	682b      	ldr	r3, [r5, #0]
 8008824:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008828:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 800882a:	f7fc ff5d 	bl	80056e8 <HAL_GetTick>
 800882e:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008830:	e005      	b.n	800883e <HAL_RCCEx_PeriphCLKConfig+0x74e>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008832:	f7fc ff59 	bl	80056e8 <HAL_GetTick>
 8008836:	1bc0      	subs	r0, r0, r7
 8008838:	2802      	cmp	r0, #2
 800883a:	f201 826a 	bhi.w	8009d12 <HAL_RCCEx_PeriphCLKConfig+0x1c22>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800883e:	682b      	ldr	r3, [r5, #0]
 8008840:	011b      	lsls	r3, r3, #4
 8008842:	d4f6      	bmi.n	8008832 <HAL_RCCEx_PeriphCLKConfig+0x742>
 8008844:	f104 0008 	add.w	r0, r4, #8
 8008848:	f7ff fb9e 	bl	8007f88 <RCCEx_PLL2_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == RCC_PERIPHCLK_LPTIM3)
 800884c:	e9d4 3200 	ldrd	r3, r2, [r4]
 8008850:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8008852:	2d00      	cmp	r5, #0
 8008854:	f041 81be 	bne.w	8009bd4 <HAL_RCCEx_PeriphCLKConfig+0x1ae4>
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8008858:	4f2b      	ldr	r7, [pc, #172]	; (8008908 <HAL_RCCEx_PeriphCLKConfig+0x818>)
 800885a:	f8d4 00a8 	ldr.w	r0, [r4, #168]	; 0xa8
 800885e:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 8008862:	f421 41e0 	bic.w	r1, r1, #28672	; 0x7000
 8008866:	4301      	orrs	r1, r0
 8008868:	f8c7 10dc 	str.w	r1, [r7, #220]	; 0xdc
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == RCC_PERIPHCLK_LPTIM3)
 800886c:	0691      	lsls	r1, r2, #26
 800886e:	d532      	bpl.n	80088d6 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
    switch (pPeriphClkInit->Lptim3ClockSelection)
 8008870:	f8d4 10ac 	ldr.w	r1, [r4, #172]	; 0xac
 8008874:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 8008878:	f000 8655 	beq.w	8009526 <HAL_RCCEx_PeriphCLKConfig+0x1436>
 800887c:	f200 825c 	bhi.w	8008d38 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8008880:	b1e1      	cbz	r1, 80088bc <HAL_RCCEx_PeriphCLKConfig+0x7cc>
 8008882:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8008886:	f040 8261 	bne.w	8008d4c <HAL_RCCEx_PeriphCLKConfig+0xc5c>
  __HAL_RCC_PLL2_DISABLE();
 800888a:	4d1f      	ldr	r5, [pc, #124]	; (8008908 <HAL_RCCEx_PeriphCLKConfig+0x818>)
 800888c:	682b      	ldr	r3, [r5, #0]
 800888e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008892:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8008894:	f7fc ff28 	bl	80056e8 <HAL_GetTick>
 8008898:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800889a:	e005      	b.n	80088a8 <HAL_RCCEx_PeriphCLKConfig+0x7b8>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800889c:	f7fc ff24 	bl	80056e8 <HAL_GetTick>
 80088a0:	1bc0      	subs	r0, r0, r7
 80088a2:	2802      	cmp	r0, #2
 80088a4:	f201 827e 	bhi.w	8009da4 <HAL_RCCEx_PeriphCLKConfig+0x1cb4>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80088a8:	682b      	ldr	r3, [r5, #0]
 80088aa:	011b      	lsls	r3, r3, #4
 80088ac:	d4f6      	bmi.n	800889c <HAL_RCCEx_PeriphCLKConfig+0x7ac>
 80088ae:	f104 0008 	add.w	r0, r4, #8
 80088b2:	f7ff fb69 	bl	8007f88 <RCCEx_PLL2_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM4) == RCC_PERIPHCLK_LPTIM4)
 80088b6:	e9d4 3200 	ldrd	r3, r2, [r4]
 80088ba:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 80088bc:	2d00      	cmp	r5, #0
 80088be:	f041 8186 	bne.w	8009bce <HAL_RCCEx_PeriphCLKConfig+0x1ade>
      __HAL_RCC_LPTIM3_CONFIG(pPeriphClkInit->Lptim3ClockSelection);
 80088c2:	4f11      	ldr	r7, [pc, #68]	; (8008908 <HAL_RCCEx_PeriphCLKConfig+0x818>)
 80088c4:	f8d4 00ac 	ldr.w	r0, [r4, #172]	; 0xac
 80088c8:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 80088cc:	f421 21e0 	bic.w	r1, r1, #458752	; 0x70000
 80088d0:	4301      	orrs	r1, r0
 80088d2:	f8c7 10dc 	str.w	r1, [r7, #220]	; 0xdc
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM4) == RCC_PERIPHCLK_LPTIM4)
 80088d6:	0651      	lsls	r1, r2, #25
 80088d8:	d535      	bpl.n	8008946 <HAL_RCCEx_PeriphCLKConfig+0x856>
    switch (pPeriphClkInit->Lptim4ClockSelection)
 80088da:	f8d4 10b0 	ldr.w	r1, [r4, #176]	; 0xb0
 80088de:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80088e2:	f000 86cd 	beq.w	8009680 <HAL_RCCEx_PeriphCLKConfig+0x1590>
 80088e6:	f200 8234 	bhi.w	8008d52 <HAL_RCCEx_PeriphCLKConfig+0xc62>
 80088ea:	b1f9      	cbz	r1, 800892c <HAL_RCCEx_PeriphCLKConfig+0x83c>
 80088ec:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80088f0:	f040 8239 	bne.w	8008d66 <HAL_RCCEx_PeriphCLKConfig+0xc76>
  __HAL_RCC_PLL2_DISABLE();
 80088f4:	4d04      	ldr	r5, [pc, #16]	; (8008908 <HAL_RCCEx_PeriphCLKConfig+0x818>)
 80088f6:	682b      	ldr	r3, [r5, #0]
 80088f8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80088fc:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 80088fe:	f7fc fef3 	bl	80056e8 <HAL_GetTick>
 8008902:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008904:	e008      	b.n	8008918 <HAL_RCCEx_PeriphCLKConfig+0x828>
 8008906:	bf00      	nop
 8008908:	44020c00 	.word	0x44020c00
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800890c:	f7fc feec 	bl	80056e8 <HAL_GetTick>
 8008910:	1bc0      	subs	r0, r0, r7
 8008912:	2802      	cmp	r0, #2
 8008914:	f201 8209 	bhi.w	8009d2a <HAL_RCCEx_PeriphCLKConfig+0x1c3a>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008918:	682b      	ldr	r3, [r5, #0]
 800891a:	011b      	lsls	r3, r3, #4
 800891c:	d4f6      	bmi.n	800890c <HAL_RCCEx_PeriphCLKConfig+0x81c>
 800891e:	f104 0008 	add.w	r0, r4, #8
 8008922:	f7ff fb31 	bl	8007f88 <RCCEx_PLL2_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM5) == RCC_PERIPHCLK_LPTIM5)
 8008926:	e9d4 3200 	ldrd	r3, r2, [r4]
 800892a:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 800892c:	2d00      	cmp	r5, #0
 800892e:	f041 813c 	bne.w	8009baa <HAL_RCCEx_PeriphCLKConfig+0x1aba>
      __HAL_RCC_LPTIM4_CONFIG(pPeriphClkInit->Lptim4ClockSelection);
 8008932:	4faf      	ldr	r7, [pc, #700]	; (8008bf0 <HAL_RCCEx_PeriphCLKConfig+0xb00>)
 8008934:	f8d4 00b0 	ldr.w	r0, [r4, #176]	; 0xb0
 8008938:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 800893c:	f421 01e0 	bic.w	r1, r1, #7340032	; 0x700000
 8008940:	4301      	orrs	r1, r0
 8008942:	f8c7 10dc 	str.w	r1, [r7, #220]	; 0xdc
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM5) == RCC_PERIPHCLK_LPTIM5)
 8008946:	0611      	lsls	r1, r2, #24
 8008948:	d532      	bpl.n	80089b0 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
    switch (pPeriphClkInit->Lptim5ClockSelection)
 800894a:	f8d4 10b4 	ldr.w	r1, [r4, #180]	; 0xb4
 800894e:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
 8008952:	f000 86ec 	beq.w	800972e <HAL_RCCEx_PeriphCLKConfig+0x163e>
 8008956:	f200 8209 	bhi.w	8008d6c <HAL_RCCEx_PeriphCLKConfig+0xc7c>
 800895a:	b1e1      	cbz	r1, 8008996 <HAL_RCCEx_PeriphCLKConfig+0x8a6>
 800895c:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
 8008960:	f040 820e 	bne.w	8008d80 <HAL_RCCEx_PeriphCLKConfig+0xc90>
  __HAL_RCC_PLL2_DISABLE();
 8008964:	4da2      	ldr	r5, [pc, #648]	; (8008bf0 <HAL_RCCEx_PeriphCLKConfig+0xb00>)
 8008966:	682b      	ldr	r3, [r5, #0]
 8008968:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800896c:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 800896e:	f7fc febb 	bl	80056e8 <HAL_GetTick>
 8008972:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008974:	e005      	b.n	8008982 <HAL_RCCEx_PeriphCLKConfig+0x892>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008976:	f7fc feb7 	bl	80056e8 <HAL_GetTick>
 800897a:	1bc0      	subs	r0, r0, r7
 800897c:	2802      	cmp	r0, #2
 800897e:	f201 81bc 	bhi.w	8009cfa <HAL_RCCEx_PeriphCLKConfig+0x1c0a>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008982:	682b      	ldr	r3, [r5, #0]
 8008984:	011b      	lsls	r3, r3, #4
 8008986:	d4f6      	bmi.n	8008976 <HAL_RCCEx_PeriphCLKConfig+0x886>
 8008988:	f104 0008 	add.w	r0, r4, #8
 800898c:	f7ff fafc 	bl	8007f88 <RCCEx_PLL2_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM6) == RCC_PERIPHCLK_LPTIM6)
 8008990:	e9d4 3200 	ldrd	r3, r2, [r4]
 8008994:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8008996:	2d00      	cmp	r5, #0
 8008998:	f041 80f2 	bne.w	8009b80 <HAL_RCCEx_PeriphCLKConfig+0x1a90>
      __HAL_RCC_LPTIM5_CONFIG(pPeriphClkInit->Lptim5ClockSelection);
 800899c:	4f94      	ldr	r7, [pc, #592]	; (8008bf0 <HAL_RCCEx_PeriphCLKConfig+0xb00>)
 800899e:	f8d4 00b4 	ldr.w	r0, [r4, #180]	; 0xb4
 80089a2:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 80089a6:	f021 61e0 	bic.w	r1, r1, #117440512	; 0x7000000
 80089aa:	4301      	orrs	r1, r0
 80089ac:	f8c7 10dc 	str.w	r1, [r7, #220]	; 0xdc
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM6) == RCC_PERIPHCLK_LPTIM6)
 80089b0:	05d1      	lsls	r1, r2, #23
 80089b2:	d532      	bpl.n	8008a1a <HAL_RCCEx_PeriphCLKConfig+0x92a>
    switch (pPeriphClkInit->Lptim6ClockSelection)
 80089b4:	f8d4 10b8 	ldr.w	r1, [r4, #184]	; 0xb8
 80089b8:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 80089bc:	f000 872c 	beq.w	8009818 <HAL_RCCEx_PeriphCLKConfig+0x1728>
 80089c0:	f200 81e1 	bhi.w	8008d86 <HAL_RCCEx_PeriphCLKConfig+0xc96>
 80089c4:	b1e1      	cbz	r1, 8008a00 <HAL_RCCEx_PeriphCLKConfig+0x910>
 80089c6:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
 80089ca:	f040 81e6 	bne.w	8008d9a <HAL_RCCEx_PeriphCLKConfig+0xcaa>
  __HAL_RCC_PLL2_DISABLE();
 80089ce:	4d88      	ldr	r5, [pc, #544]	; (8008bf0 <HAL_RCCEx_PeriphCLKConfig+0xb00>)
 80089d0:	682b      	ldr	r3, [r5, #0]
 80089d2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80089d6:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 80089d8:	f7fc fe86 	bl	80056e8 <HAL_GetTick>
 80089dc:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80089de:	e005      	b.n	80089ec <HAL_RCCEx_PeriphCLKConfig+0x8fc>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80089e0:	f7fc fe82 	bl	80056e8 <HAL_GetTick>
 80089e4:	1bc0      	subs	r0, r0, r7
 80089e6:	2802      	cmp	r0, #2
 80089e8:	f201 81e8 	bhi.w	8009dbc <HAL_RCCEx_PeriphCLKConfig+0x1ccc>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80089ec:	682b      	ldr	r3, [r5, #0]
 80089ee:	011b      	lsls	r3, r3, #4
 80089f0:	d4f6      	bmi.n	80089e0 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
 80089f2:	f104 0008 	add.w	r0, r4, #8
 80089f6:	f7ff fac7 	bl	8007f88 <RCCEx_PLL2_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80089fa:	e9d4 3200 	ldrd	r3, r2, [r4]
 80089fe:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8008a00:	2d00      	cmp	r5, #0
 8008a02:	f041 80c6 	bne.w	8009b92 <HAL_RCCEx_PeriphCLKConfig+0x1aa2>
      __HAL_RCC_LPTIM6_CONFIG(pPeriphClkInit->Lptim6ClockSelection);
 8008a06:	4f7a      	ldr	r7, [pc, #488]	; (8008bf0 <HAL_RCCEx_PeriphCLKConfig+0xb00>)
 8008a08:	f8d4 00b8 	ldr.w	r0, [r4, #184]	; 0xb8
 8008a0c:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 8008a10:	f021 41e0 	bic.w	r1, r1, #1879048192	; 0x70000000
 8008a14:	4301      	orrs	r1, r0
 8008a16:	f8c7 10dc 	str.w	r1, [r7, #220]	; 0xdc
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008a1a:	0319      	lsls	r1, r3, #12
 8008a1c:	d536      	bpl.n	8008a8c <HAL_RCCEx_PeriphCLKConfig+0x99c>
    switch (pPeriphClkInit->Sai1ClockSelection)
 8008a1e:	f8d4 10c0 	ldr.w	r1, [r4, #192]	; 0xc0
 8008a22:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 8008a26:	f000 87f9 	beq.w	8009a1c <HAL_RCCEx_PeriphCLKConfig+0x192c>
 8008a2a:	f200 81b9 	bhi.w	8008da0 <HAL_RCCEx_PeriphCLKConfig+0xcb0>
 8008a2e:	2900      	cmp	r1, #0
 8008a30:	f000 8476 	beq.w	8009320 <HAL_RCCEx_PeriphCLKConfig+0x1230>
 8008a34:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8008a38:	f040 81ba 	bne.w	8008db0 <HAL_RCCEx_PeriphCLKConfig+0xcc0>
  __HAL_RCC_PLL2_DISABLE();
 8008a3c:	4d6c      	ldr	r5, [pc, #432]	; (8008bf0 <HAL_RCCEx_PeriphCLKConfig+0xb00>)
 8008a3e:	682b      	ldr	r3, [r5, #0]
 8008a40:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008a44:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8008a46:	f7fc fe4f 	bl	80056e8 <HAL_GetTick>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008a4a:	682b      	ldr	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8008a4c:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008a4e:	011b      	lsls	r3, r3, #4
 8008a50:	d508      	bpl.n	8008a64 <HAL_RCCEx_PeriphCLKConfig+0x974>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008a52:	f7fc fe49 	bl	80056e8 <HAL_GetTick>
 8008a56:	1bc0      	subs	r0, r0, r7
 8008a58:	2802      	cmp	r0, #2
 8008a5a:	f201 81cd 	bhi.w	8009df8 <HAL_RCCEx_PeriphCLKConfig+0x1d08>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008a5e:	682b      	ldr	r3, [r5, #0]
 8008a60:	011b      	lsls	r3, r3, #4
 8008a62:	d4f6      	bmi.n	8008a52 <HAL_RCCEx_PeriphCLKConfig+0x962>
 8008a64:	f104 0008 	add.w	r0, r4, #8
 8008a68:	f7ff fa8e 	bl	8007f88 <RCCEx_PLL2_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
 8008a6c:	e9d4 3200 	ldrd	r3, r2, [r4]
 8008a70:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8008a72:	2d00      	cmp	r5, #0
 8008a74:	f040 845c 	bne.w	8009330 <HAL_RCCEx_PeriphCLKConfig+0x1240>
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8008a78:	4f5d      	ldr	r7, [pc, #372]	; (8008bf0 <HAL_RCCEx_PeriphCLKConfig+0xb00>)
 8008a7a:	f8d4 00c0 	ldr.w	r0, [r4, #192]	; 0xc0
 8008a7e:	f8d7 10e8 	ldr.w	r1, [r7, #232]	; 0xe8
 8008a82:	f421 21e0 	bic.w	r1, r1, #458752	; 0x70000
 8008a86:	4301      	orrs	r1, r0
 8008a88:	f8c7 10e8 	str.w	r1, [r7, #232]	; 0xe8
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
 8008a8c:	02d9      	lsls	r1, r3, #11
 8008a8e:	d536      	bpl.n	8008afe <HAL_RCCEx_PeriphCLKConfig+0xa0e>
    switch (pPeriphClkInit->Sai2ClockSelection)
 8008a90:	f8d4 10c4 	ldr.w	r1, [r4, #196]	; 0xc4
 8008a94:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8008a98:	f000 87a5 	beq.w	80099e6 <HAL_RCCEx_PeriphCLKConfig+0x18f6>
 8008a9c:	f200 818b 	bhi.w	8008db6 <HAL_RCCEx_PeriphCLKConfig+0xcc6>
 8008aa0:	2900      	cmp	r1, #0
 8008aa2:	f000 8448 	beq.w	8009336 <HAL_RCCEx_PeriphCLKConfig+0x1246>
 8008aa6:	f5b1 2f00 	cmp.w	r1, #524288	; 0x80000
 8008aaa:	f040 818c 	bne.w	8008dc6 <HAL_RCCEx_PeriphCLKConfig+0xcd6>
  __HAL_RCC_PLL2_DISABLE();
 8008aae:	4d50      	ldr	r5, [pc, #320]	; (8008bf0 <HAL_RCCEx_PeriphCLKConfig+0xb00>)
 8008ab0:	682b      	ldr	r3, [r5, #0]
 8008ab2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008ab6:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8008ab8:	f7fc fe16 	bl	80056e8 <HAL_GetTick>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008abc:	682b      	ldr	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8008abe:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008ac0:	011b      	lsls	r3, r3, #4
 8008ac2:	d508      	bpl.n	8008ad6 <HAL_RCCEx_PeriphCLKConfig+0x9e6>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008ac4:	f7fc fe10 	bl	80056e8 <HAL_GetTick>
 8008ac8:	1bc0      	subs	r0, r0, r7
 8008aca:	2802      	cmp	r0, #2
 8008acc:	f201 8188 	bhi.w	8009de0 <HAL_RCCEx_PeriphCLKConfig+0x1cf0>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008ad0:	682b      	ldr	r3, [r5, #0]
 8008ad2:	011b      	lsls	r3, r3, #4
 8008ad4:	d4f6      	bmi.n	8008ac4 <HAL_RCCEx_PeriphCLKConfig+0x9d4>
 8008ad6:	f104 0008 	add.w	r0, r4, #8
 8008ada:	f7ff fa55 	bl	8007f88 <RCCEx_PLL2_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8008ade:	e9d4 3200 	ldrd	r3, r2, [r4]
 8008ae2:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8008ae4:	2d00      	cmp	r5, #0
 8008ae6:	f040 842e 	bne.w	8009346 <HAL_RCCEx_PeriphCLKConfig+0x1256>
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 8008aea:	4f41      	ldr	r7, [pc, #260]	; (8008bf0 <HAL_RCCEx_PeriphCLKConfig+0xb00>)
 8008aec:	f8d4 00c4 	ldr.w	r0, [r4, #196]	; 0xc4
 8008af0:	f8d7 10e8 	ldr.w	r1, [r7, #232]	; 0xe8
 8008af4:	f421 1160 	bic.w	r1, r1, #3670016	; 0x380000
 8008af8:	4301      	orrs	r1, r0
 8008afa:	f8c7 10e8 	str.w	r1, [r7, #232]	; 0xe8
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8008afe:	0299      	lsls	r1, r3, #10
 8008b00:	d516      	bpl.n	8008b30 <HAL_RCCEx_PeriphCLKConfig+0xa40>
    switch (pPeriphClkInit->AdcDacClockSelection)
 8008b02:	f8d4 10d4 	ldr.w	r1, [r4, #212]	; 0xd4
 8008b06:	2902      	cmp	r1, #2
 8008b08:	f000 8435 	beq.w	8009376 <HAL_RCCEx_PeriphCLKConfig+0x1286>
 8008b0c:	d903      	bls.n	8008b16 <HAL_RCCEx_PeriphCLKConfig+0xa26>
 8008b0e:	3903      	subs	r1, #3
 8008b10:	2902      	cmp	r1, #2
 8008b12:	f200 831a 	bhi.w	800914a <HAL_RCCEx_PeriphCLKConfig+0x105a>
    if (ret == HAL_OK)
 8008b16:	2d00      	cmp	r5, #0
 8008b18:	f040 87d8 	bne.w	8009acc <HAL_RCCEx_PeriphCLKConfig+0x19dc>
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8008b1c:	4f34      	ldr	r7, [pc, #208]	; (8008bf0 <HAL_RCCEx_PeriphCLKConfig+0xb00>)
 8008b1e:	f8d4 00d4 	ldr.w	r0, [r4, #212]	; 0xd4
 8008b22:	f8d7 10e8 	ldr.w	r1, [r7, #232]	; 0xe8
 8008b26:	f021 0107 	bic.w	r1, r1, #7
 8008b2a:	4301      	orrs	r1, r0
 8008b2c:	f8c7 10e8 	str.w	r1, [r7, #232]	; 0xe8
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 8008b30:	0590      	lsls	r0, r2, #22
 8008b32:	d507      	bpl.n	8008b44 <HAL_RCCEx_PeriphCLKConfig+0xa54>
    switch (pPeriphClkInit->DacLowPowerClockSelection)
 8008b34:	f8d4 10d8 	ldr.w	r1, [r4, #216]	; 0xd8
 8008b38:	f031 0008 	bics.w	r0, r1, #8
 8008b3c:	f000 835f 	beq.w	80091fe <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8008b40:	2601      	movs	r6, #1
 8008b42:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008b44:	0199      	lsls	r1, r3, #6
 8008b46:	f100 8368 	bmi.w	800921a <HAL_RCCEx_PeriphCLKConfig+0x112a>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8008b4a:	0158      	lsls	r0, r3, #5
 8008b4c:	d50d      	bpl.n	8008b6a <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    switch (pPeriphClkInit->RngClockSelection)
 8008b4e:	f8d4 10c8 	ldr.w	r1, [r4, #200]	; 0xc8
 8008b52:	2910      	cmp	r1, #16
 8008b54:	f000 8406 	beq.w	8009364 <HAL_RCCEx_PeriphCLKConfig+0x1274>
 8008b58:	f240 8138 	bls.w	8008dcc <HAL_RCCEx_PeriphCLKConfig+0xcdc>
 8008b5c:	f021 0010 	bic.w	r0, r1, #16
 8008b60:	2820      	cmp	r0, #32
 8008b62:	f000 8136 	beq.w	8008dd2 <HAL_RCCEx_PeriphCLKConfig+0xce2>
 8008b66:	2601      	movs	r6, #1
 8008b68:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8008b6a:	0259      	lsls	r1, r3, #9
 8008b6c:	d52d      	bpl.n	8008bca <HAL_RCCEx_PeriphCLKConfig+0xada>
    switch (pPeriphClkInit->Sdmmc1ClockSelection)
 8008b6e:	f8d4 10cc 	ldr.w	r1, [r4, #204]	; 0xcc
 8008b72:	2900      	cmp	r1, #0
 8008b74:	f000 83f0 	beq.w	8009358 <HAL_RCCEx_PeriphCLKConfig+0x1268>
 8008b78:	2940      	cmp	r1, #64	; 0x40
 8008b7a:	f040 82ef 	bne.w	800915c <HAL_RCCEx_PeriphCLKConfig+0x106c>
  __HAL_RCC_PLL2_DISABLE();
 8008b7e:	4d1c      	ldr	r5, [pc, #112]	; (8008bf0 <HAL_RCCEx_PeriphCLKConfig+0xb00>)
 8008b80:	682b      	ldr	r3, [r5, #0]
 8008b82:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008b86:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8008b88:	f7fc fdae 	bl	80056e8 <HAL_GetTick>
 8008b8c:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008b8e:	e005      	b.n	8008b9c <HAL_RCCEx_PeriphCLKConfig+0xaac>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008b90:	f7fc fdaa 	bl	80056e8 <HAL_GetTick>
 8008b94:	1bc0      	subs	r0, r0, r7
 8008b96:	2802      	cmp	r0, #2
 8008b98:	f201 8146 	bhi.w	8009e28 <HAL_RCCEx_PeriphCLKConfig+0x1d38>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008b9c:	682b      	ldr	r3, [r5, #0]
 8008b9e:	011b      	lsls	r3, r3, #4
 8008ba0:	d4f6      	bmi.n	8008b90 <HAL_RCCEx_PeriphCLKConfig+0xaa0>
 8008ba2:	f104 0008 	add.w	r0, r4, #8
 8008ba6:	f7ff f9ef 	bl	8007f88 <RCCEx_PLL2_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8008baa:	e9d4 3200 	ldrd	r3, r2, [r4]
 8008bae:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8008bb0:	2d00      	cmp	r5, #0
 8008bb2:	f041 8136 	bne.w	8009e22 <HAL_RCCEx_PeriphCLKConfig+0x1d32>
      __HAL_RCC_SDMMC1_CONFIG(pPeriphClkInit->Sdmmc1ClockSelection);
 8008bb6:	4f0e      	ldr	r7, [pc, #56]	; (8008bf0 <HAL_RCCEx_PeriphCLKConfig+0xb00>)
 8008bb8:	f8d4 00cc 	ldr.w	r0, [r4, #204]	; 0xcc
 8008bbc:	f8d7 10e4 	ldr.w	r1, [r7, #228]	; 0xe4
 8008bc0:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 8008bc4:	4301      	orrs	r1, r0
 8008bc6:	f8c7 10e4 	str.w	r1, [r7, #228]	; 0xe4
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8008bca:	021f      	lsls	r7, r3, #8
 8008bcc:	d52f      	bpl.n	8008c2e <HAL_RCCEx_PeriphCLKConfig+0xb3e>
    switch (pPeriphClkInit->Sdmmc2ClockSelection)
 8008bce:	f8d4 10d0 	ldr.w	r1, [r4, #208]	; 0xd0
 8008bd2:	2900      	cmp	r1, #0
 8008bd4:	f000 83ba 	beq.w	800934c <HAL_RCCEx_PeriphCLKConfig+0x125c>
 8008bd8:	2980      	cmp	r1, #128	; 0x80
 8008bda:	f040 82b9 	bne.w	8009150 <HAL_RCCEx_PeriphCLKConfig+0x1060>
  __HAL_RCC_PLL2_DISABLE();
 8008bde:	4d04      	ldr	r5, [pc, #16]	; (8008bf0 <HAL_RCCEx_PeriphCLKConfig+0xb00>)
 8008be0:	682b      	ldr	r3, [r5, #0]
 8008be2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008be6:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8008be8:	f7fc fd7e 	bl	80056e8 <HAL_GetTick>
 8008bec:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008bee:	e007      	b.n	8008c00 <HAL_RCCEx_PeriphCLKConfig+0xb10>
 8008bf0:	44020c00 	.word	0x44020c00
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008bf4:	f7fc fd78 	bl	80056e8 <HAL_GetTick>
 8008bf8:	1bc0      	subs	r0, r0, r7
 8008bfa:	2802      	cmp	r0, #2
 8008bfc:	f201 8120 	bhi.w	8009e40 <HAL_RCCEx_PeriphCLKConfig+0x1d50>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008c00:	682b      	ldr	r3, [r5, #0]
 8008c02:	0118      	lsls	r0, r3, #4
 8008c04:	d4f6      	bmi.n	8008bf4 <HAL_RCCEx_PeriphCLKConfig+0xb04>
 8008c06:	f104 0008 	add.w	r0, r4, #8
 8008c0a:	f7ff f9bd 	bl	8007f88 <RCCEx_PLL2_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8008c0e:	e9d4 3200 	ldrd	r3, r2, [r4]
 8008c12:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8008c14:	2d00      	cmp	r5, #0
 8008c16:	f041 8101 	bne.w	8009e1c <HAL_RCCEx_PeriphCLKConfig+0x1d2c>
      __HAL_RCC_SDMMC2_CONFIG(pPeriphClkInit->Sdmmc2ClockSelection);
 8008c1a:	4f91      	ldr	r7, [pc, #580]	; (8008e60 <HAL_RCCEx_PeriphCLKConfig+0xd70>)
 8008c1c:	f8d4 00d0 	ldr.w	r0, [r4, #208]	; 0xd0
 8008c20:	f8d7 10e4 	ldr.w	r1, [r7, #228]	; 0xe4
 8008c24:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8008c28:	4301      	orrs	r1, r0
 8008c2a:	f8c7 10e4 	str.w	r1, [r7, #228]	; 0xe4
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8008c2e:	0119      	lsls	r1, r3, #4
 8008c30:	f140 80ed 	bpl.w	8008e0e <HAL_RCCEx_PeriphCLKConfig+0xd1e>
    switch (pPeriphClkInit->Spi1ClockSelection)
 8008c34:	f8d4 10e0 	ldr.w	r1, [r4, #224]	; 0xe0
 8008c38:	2904      	cmp	r1, #4
 8008c3a:	f201 8150 	bhi.w	8009ede <HAL_RCCEx_PeriphCLKConfig+0x1dee>
 8008c3e:	e8df f011 	tbh	[pc, r1, lsl #1]
 8008c42:	00d4      	.short	0x00d4
 8008c44:	070b072a 	.word	0x070b072a
 8008c48:	00d900d9 	.word	0x00d900d9
    switch (pPeriphClkInit->Uart12ClockSelection)
 8008c4c:	f021 0010 	bic.w	r0, r1, #16
 8008c50:	2840      	cmp	r0, #64	; 0x40
 8008c52:	f43f acfd 	beq.w	8008650 <HAL_RCCEx_PeriphCLKConfig+0x560>
 8008c56:	2930      	cmp	r1, #48	; 0x30
 8008c58:	f43f acfa 	beq.w	8008650 <HAL_RCCEx_PeriphCLKConfig+0x560>
 8008c5c:	2601      	movs	r6, #1
 8008c5e:	4635      	mov	r5, r6
 8008c60:	e503      	b.n	800866a <HAL_RCCEx_PeriphCLKConfig+0x57a>
    switch (pPeriphClkInit->Lpuart1ClockSelection)
 8008c62:	f021 7080 	bic.w	r0, r1, #16777216	; 0x1000000
 8008c66:	f1b0 6f80 	cmp.w	r0, #67108864	; 0x4000000
 8008c6a:	f43f ad26 	beq.w	80086ba <HAL_RCCEx_PeriphCLKConfig+0x5ca>
 8008c6e:	f1b1 7f40 	cmp.w	r1, #50331648	; 0x3000000
 8008c72:	f43f ad22 	beq.w	80086ba <HAL_RCCEx_PeriphCLKConfig+0x5ca>
 8008c76:	2601      	movs	r6, #1
 8008c78:	4635      	mov	r5, r6
 8008c7a:	e52b      	b.n	80086d4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    switch (pPeriphClkInit->I2c4ClockSelection)
 8008c7c:	2900      	cmp	r1, #0
 8008c7e:	f47f ad6f 	bne.w	8008760 <HAL_RCCEx_PeriphCLKConfig+0x670>
    if (ret == HAL_OK)
 8008c82:	2d00      	cmp	r5, #0
 8008c84:	f040 8725 	bne.w	8009ad2 <HAL_RCCEx_PeriphCLKConfig+0x19e2>
      __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 8008c88:	4f75      	ldr	r7, [pc, #468]	; (8008e60 <HAL_RCCEx_PeriphCLKConfig+0xd70>)
 8008c8a:	f8d4 009c 	ldr.w	r0, [r4, #156]	; 0x9c
 8008c8e:	f8d7 10e4 	ldr.w	r1, [r7, #228]	; 0xe4
 8008c92:	f421 0140 	bic.w	r1, r1, #12582912	; 0xc00000
 8008c96:	4301      	orrs	r1, r0
 8008c98:	f8c7 10e4 	str.w	r1, [r7, #228]	; 0xe4
 8008c9c:	e562      	b.n	8008764 <HAL_RCCEx_PeriphCLKConfig+0x674>
    switch (pPeriphClkInit->I2c3ClockSelection)
 8008c9e:	2900      	cmp	r1, #0
 8008ca0:	f47f ad4c 	bne.w	800873c <HAL_RCCEx_PeriphCLKConfig+0x64c>
    if (ret == HAL_OK)
 8008ca4:	2d00      	cmp	r5, #0
 8008ca6:	f040 8720 	bne.w	8009aea <HAL_RCCEx_PeriphCLKConfig+0x19fa>
      __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8008caa:	4f6d      	ldr	r7, [pc, #436]	; (8008e60 <HAL_RCCEx_PeriphCLKConfig+0xd70>)
 8008cac:	f8d4 0098 	ldr.w	r0, [r4, #152]	; 0x98
 8008cb0:	f8d7 10e4 	ldr.w	r1, [r7, #228]	; 0xe4
 8008cb4:	f421 1140 	bic.w	r1, r1, #3145728	; 0x300000
 8008cb8:	4301      	orrs	r1, r0
 8008cba:	f8c7 10e4 	str.w	r1, [r7, #228]	; 0xe4
 8008cbe:	e53f      	b.n	8008740 <HAL_RCCEx_PeriphCLKConfig+0x650>
    switch (pPeriphClkInit->I2c1ClockSelection)
 8008cc0:	2900      	cmp	r1, #0
 8008cc2:	f47f ad17 	bne.w	80086f4 <HAL_RCCEx_PeriphCLKConfig+0x604>
    if (ret == HAL_OK)
 8008cc6:	2d00      	cmp	r5, #0
 8008cc8:	f040 8709 	bne.w	8009ade <HAL_RCCEx_PeriphCLKConfig+0x19ee>
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8008ccc:	4f64      	ldr	r7, [pc, #400]	; (8008e60 <HAL_RCCEx_PeriphCLKConfig+0xd70>)
 8008cce:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 8008cd2:	f8d7 10e4 	ldr.w	r1, [r7, #228]	; 0xe4
 8008cd6:	f421 3140 	bic.w	r1, r1, #196608	; 0x30000
 8008cda:	4301      	orrs	r1, r0
 8008cdc:	f8c7 10e4 	str.w	r1, [r7, #228]	; 0xe4
 8008ce0:	e50a      	b.n	80086f8 <HAL_RCCEx_PeriphCLKConfig+0x608>
    switch (pPeriphClkInit->I2c2ClockSelection)
 8008ce2:	2900      	cmp	r1, #0
 8008ce4:	f47f ad18 	bne.w	8008718 <HAL_RCCEx_PeriphCLKConfig+0x628>
    if (ret == HAL_OK)
 8008ce8:	2d00      	cmp	r5, #0
 8008cea:	f040 86fb 	bne.w	8009ae4 <HAL_RCCEx_PeriphCLKConfig+0x19f4>
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8008cee:	4f5c      	ldr	r7, [pc, #368]	; (8008e60 <HAL_RCCEx_PeriphCLKConfig+0xd70>)
 8008cf0:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
 8008cf4:	f8d7 10e4 	ldr.w	r1, [r7, #228]	; 0xe4
 8008cf8:	f421 2140 	bic.w	r1, r1, #786432	; 0xc0000
 8008cfc:	4301      	orrs	r1, r0
 8008cfe:	f8c7 10e4 	str.w	r1, [r7, #228]	; 0xe4
 8008d02:	e50b      	b.n	800871c <HAL_RCCEx_PeriphCLKConfig+0x62c>
    switch (pPeriphClkInit->Lptim1ClockSelection)
 8008d04:	f421 7080 	bic.w	r0, r1, #256	; 0x100
 8008d08:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8008d0c:	f43f ad6c 	beq.w	80087e8 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8008d10:	f5b1 7f40 	cmp.w	r1, #768	; 0x300
 8008d14:	f43f ad68 	beq.w	80087e8 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8008d18:	2601      	movs	r6, #1
 8008d1a:	4635      	mov	r5, r6
 8008d1c:	e571      	b.n	8008802 <HAL_RCCEx_PeriphCLKConfig+0x712>
    switch (pPeriphClkInit->Lptim2ClockSelection)
 8008d1e:	f421 5080 	bic.w	r0, r1, #4096	; 0x1000
 8008d22:	f5b0 4f80 	cmp.w	r0, #16384	; 0x4000
 8008d26:	f43f ad94 	beq.w	8008852 <HAL_RCCEx_PeriphCLKConfig+0x762>
 8008d2a:	f5b1 5f40 	cmp.w	r1, #12288	; 0x3000
 8008d2e:	f43f ad90 	beq.w	8008852 <HAL_RCCEx_PeriphCLKConfig+0x762>
 8008d32:	2601      	movs	r6, #1
 8008d34:	4635      	mov	r5, r6
 8008d36:	e599      	b.n	800886c <HAL_RCCEx_PeriphCLKConfig+0x77c>
    switch (pPeriphClkInit->Lptim3ClockSelection)
 8008d38:	f421 3080 	bic.w	r0, r1, #65536	; 0x10000
 8008d3c:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 8008d40:	f43f adbc 	beq.w	80088bc <HAL_RCCEx_PeriphCLKConfig+0x7cc>
 8008d44:	f5b1 3f40 	cmp.w	r1, #196608	; 0x30000
 8008d48:	f43f adb8 	beq.w	80088bc <HAL_RCCEx_PeriphCLKConfig+0x7cc>
 8008d4c:	2601      	movs	r6, #1
 8008d4e:	4635      	mov	r5, r6
 8008d50:	e5c1      	b.n	80088d6 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
    switch (pPeriphClkInit->Lptim4ClockSelection)
 8008d52:	f421 1080 	bic.w	r0, r1, #1048576	; 0x100000
 8008d56:	f5b0 0f80 	cmp.w	r0, #4194304	; 0x400000
 8008d5a:	f43f ade7 	beq.w	800892c <HAL_RCCEx_PeriphCLKConfig+0x83c>
 8008d5e:	f5b1 1f40 	cmp.w	r1, #3145728	; 0x300000
 8008d62:	f43f ade3 	beq.w	800892c <HAL_RCCEx_PeriphCLKConfig+0x83c>
 8008d66:	2601      	movs	r6, #1
 8008d68:	4635      	mov	r5, r6
 8008d6a:	e5ec      	b.n	8008946 <HAL_RCCEx_PeriphCLKConfig+0x856>
    switch (pPeriphClkInit->Lptim5ClockSelection)
 8008d6c:	f021 7080 	bic.w	r0, r1, #16777216	; 0x1000000
 8008d70:	f1b0 6f80 	cmp.w	r0, #67108864	; 0x4000000
 8008d74:	f43f ae0f 	beq.w	8008996 <HAL_RCCEx_PeriphCLKConfig+0x8a6>
 8008d78:	f1b1 7f40 	cmp.w	r1, #50331648	; 0x3000000
 8008d7c:	f43f ae0b 	beq.w	8008996 <HAL_RCCEx_PeriphCLKConfig+0x8a6>
 8008d80:	2601      	movs	r6, #1
 8008d82:	4635      	mov	r5, r6
 8008d84:	e614      	b.n	80089b0 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
    switch (pPeriphClkInit->Lptim6ClockSelection)
 8008d86:	f021 5080 	bic.w	r0, r1, #268435456	; 0x10000000
 8008d8a:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8008d8e:	f43f ae37 	beq.w	8008a00 <HAL_RCCEx_PeriphCLKConfig+0x910>
 8008d92:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
 8008d96:	f43f ae33 	beq.w	8008a00 <HAL_RCCEx_PeriphCLKConfig+0x910>
 8008d9a:	2601      	movs	r6, #1
 8008d9c:	4635      	mov	r5, r6
 8008d9e:	e63c      	b.n	8008a1a <HAL_RCCEx_PeriphCLKConfig+0x92a>
    switch (pPeriphClkInit->Sai1ClockSelection)
 8008da0:	f5b1 3f40 	cmp.w	r1, #196608	; 0x30000
 8008da4:	f43f ae65 	beq.w	8008a72 <HAL_RCCEx_PeriphCLKConfig+0x982>
 8008da8:	f5b1 2f80 	cmp.w	r1, #262144	; 0x40000
 8008dac:	f43f ae61 	beq.w	8008a72 <HAL_RCCEx_PeriphCLKConfig+0x982>
 8008db0:	2601      	movs	r6, #1
 8008db2:	4635      	mov	r5, r6
 8008db4:	e66a      	b.n	8008a8c <HAL_RCCEx_PeriphCLKConfig+0x99c>
    switch (pPeriphClkInit->Sai2ClockSelection)
 8008db6:	f5b1 1fc0 	cmp.w	r1, #1572864	; 0x180000
 8008dba:	f43f ae93 	beq.w	8008ae4 <HAL_RCCEx_PeriphCLKConfig+0x9f4>
 8008dbe:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8008dc2:	f43f ae8f 	beq.w	8008ae4 <HAL_RCCEx_PeriphCLKConfig+0x9f4>
 8008dc6:	2601      	movs	r6, #1
 8008dc8:	4635      	mov	r5, r6
 8008dca:	e698      	b.n	8008afe <HAL_RCCEx_PeriphCLKConfig+0xa0e>
    switch (pPeriphClkInit->RngClockSelection)
 8008dcc:	2900      	cmp	r1, #0
 8008dce:	f47f aeca 	bne.w	8008b66 <HAL_RCCEx_PeriphCLKConfig+0xa76>
    if (ret == HAL_OK)
 8008dd2:	2d00      	cmp	r5, #0
 8008dd4:	f040 8365 	bne.w	80094a2 <HAL_RCCEx_PeriphCLKConfig+0x13b2>
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8008dd8:	4f21      	ldr	r7, [pc, #132]	; (8008e60 <HAL_RCCEx_PeriphCLKConfig+0xd70>)
 8008dda:	f8d7 00e8 	ldr.w	r0, [r7, #232]	; 0xe8
 8008dde:	f020 0030 	bic.w	r0, r0, #48	; 0x30
 8008de2:	4301      	orrs	r1, r0
 8008de4:	f8c7 10e8 	str.w	r1, [r7, #232]	; 0xe8
 8008de8:	e6bf      	b.n	8008b6a <HAL_RCCEx_PeriphCLKConfig+0xa7a>
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008dea:	481d      	ldr	r0, [pc, #116]	; (8008e60 <HAL_RCCEx_PeriphCLKConfig+0xd70>)
 8008dec:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8008dee:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8008df2:	6281      	str	r1, [r0, #40]	; 0x28
    if (ret == HAL_OK)
 8008df4:	2d00      	cmp	r5, #0
 8008df6:	f040 864b 	bne.w	8009a90 <HAL_RCCEx_PeriphCLKConfig+0x19a0>
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8008dfa:	4f19      	ldr	r7, [pc, #100]	; (8008e60 <HAL_RCCEx_PeriphCLKConfig+0xd70>)
 8008dfc:	f8d4 00e0 	ldr.w	r0, [r4, #224]	; 0xe0
 8008e00:	f8d7 10e0 	ldr.w	r1, [r7, #224]	; 0xe0
 8008e04:	f021 0107 	bic.w	r1, r1, #7
 8008e08:	4301      	orrs	r1, r0
 8008e0a:	f8c7 10e0 	str.w	r1, [r7, #224]	; 0xe0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8008e0e:	00d9      	lsls	r1, r3, #3
 8008e10:	d52a      	bpl.n	8008e68 <HAL_RCCEx_PeriphCLKConfig+0xd78>
    switch (pPeriphClkInit->Spi2ClockSelection)
 8008e12:	f8d4 10e4 	ldr.w	r1, [r4, #228]	; 0xe4
 8008e16:	2920      	cmp	r1, #32
 8008e18:	d824      	bhi.n	8008e64 <HAL_RCCEx_PeriphCLKConfig+0xd74>
 8008e1a:	e8df f011 	tbh	[pc, r1, lsl #1]
 8008e1e:	0264      	.short	0x0264
 8008e20:	00230023 	.word	0x00230023
 8008e24:	00230023 	.word	0x00230023
 8008e28:	00230023 	.word	0x00230023
 8008e2c:	07090023 	.word	0x07090023
 8008e30:	00230023 	.word	0x00230023
 8008e34:	00230023 	.word	0x00230023
 8008e38:	00230023 	.word	0x00230023
 8008e3c:	06ea0023 	.word	0x06ea0023
 8008e40:	00230023 	.word	0x00230023
 8008e44:	00230023 	.word	0x00230023
 8008e48:	00230023 	.word	0x00230023
 8008e4c:	02690023 	.word	0x02690023
 8008e50:	00230023 	.word	0x00230023
 8008e54:	00230023 	.word	0x00230023
 8008e58:	00230023 	.word	0x00230023
 8008e5c:	02690023 	.word	0x02690023
 8008e60:	44020c00 	.word	0x44020c00
 8008e64:	2601      	movs	r6, #1
 8008e66:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8008e68:	0099      	lsls	r1, r3, #2
 8008e6a:	d534      	bpl.n	8008ed6 <HAL_RCCEx_PeriphCLKConfig+0xde6>
    switch (pPeriphClkInit->Spi3ClockSelection)
 8008e6c:	f8d4 10e8 	ldr.w	r1, [r4, #232]	; 0xe8
 8008e70:	2980      	cmp	r1, #128	; 0x80
 8008e72:	f000 859d 	beq.w	80099b0 <HAL_RCCEx_PeriphCLKConfig+0x18c0>
 8008e76:	f200 80d5 	bhi.w	8009024 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8008e7a:	2900      	cmp	r1, #0
 8008e7c:	f000 8246 	beq.w	800930c <HAL_RCCEx_PeriphCLKConfig+0x121c>
 8008e80:	2940      	cmp	r1, #64	; 0x40
 8008e82:	f040 80d6 	bne.w	8009032 <HAL_RCCEx_PeriphCLKConfig+0xf42>
  __HAL_RCC_PLL2_DISABLE();
 8008e86:	4db4      	ldr	r5, [pc, #720]	; (8009158 <HAL_RCCEx_PeriphCLKConfig+0x1068>)
 8008e88:	682b      	ldr	r3, [r5, #0]
 8008e8a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008e8e:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8008e90:	f7fc fc2a 	bl	80056e8 <HAL_GetTick>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008e94:	682b      	ldr	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8008e96:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008e98:	011a      	lsls	r2, r3, #4
 8008e9a:	d508      	bpl.n	8008eae <HAL_RCCEx_PeriphCLKConfig+0xdbe>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008e9c:	f7fc fc24 	bl	80056e8 <HAL_GetTick>
 8008ea0:	1bc0      	subs	r0, r0, r7
 8008ea2:	2802      	cmp	r0, #2
 8008ea4:	f200 87a2 	bhi.w	8009dec <HAL_RCCEx_PeriphCLKConfig+0x1cfc>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008ea8:	682b      	ldr	r3, [r5, #0]
 8008eaa:	011a      	lsls	r2, r3, #4
 8008eac:	d4f6      	bmi.n	8008e9c <HAL_RCCEx_PeriphCLKConfig+0xdac>
 8008eae:	f104 0008 	add.w	r0, r4, #8
 8008eb2:	f7ff f869 	bl	8007f88 <RCCEx_PLL2_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 8008eb6:	e9d4 3200 	ldrd	r3, r2, [r4]
 8008eba:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8008ebc:	2d00      	cmp	r5, #0
 8008ebe:	f040 822d 	bne.w	800931c <HAL_RCCEx_PeriphCLKConfig+0x122c>
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8008ec2:	4fa5      	ldr	r7, [pc, #660]	; (8009158 <HAL_RCCEx_PeriphCLKConfig+0x1068>)
 8008ec4:	f8d4 00e8 	ldr.w	r0, [r4, #232]	; 0xe8
 8008ec8:	f8d7 10e0 	ldr.w	r1, [r7, #224]	; 0xe0
 8008ecc:	f421 71e0 	bic.w	r1, r1, #448	; 0x1c0
 8008ed0:	4301      	orrs	r1, r0
 8008ed2:	f8c7 10e0 	str.w	r1, [r7, #224]	; 0xe0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 8008ed6:	0058      	lsls	r0, r3, #1
 8008ed8:	d532      	bpl.n	8008f40 <HAL_RCCEx_PeriphCLKConfig+0xe50>
    switch (pPeriphClkInit->Spi4ClockSelection)
 8008eda:	f8d4 10ec 	ldr.w	r1, [r4, #236]	; 0xec
 8008ede:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8008ee2:	f000 8376 	beq.w	80095d2 <HAL_RCCEx_PeriphCLKConfig+0x14e2>
 8008ee6:	f200 80a7 	bhi.w	8009038 <HAL_RCCEx_PeriphCLKConfig+0xf48>
 8008eea:	b1e1      	cbz	r1, 8008f26 <HAL_RCCEx_PeriphCLKConfig+0xe36>
 8008eec:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8008ef0:	f040 80ac 	bne.w	800904c <HAL_RCCEx_PeriphCLKConfig+0xf5c>
  __HAL_RCC_PLL2_DISABLE();
 8008ef4:	4d98      	ldr	r5, [pc, #608]	; (8009158 <HAL_RCCEx_PeriphCLKConfig+0x1068>)
 8008ef6:	682b      	ldr	r3, [r5, #0]
 8008ef8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008efc:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8008efe:	f7fc fbf3 	bl	80056e8 <HAL_GetTick>
 8008f02:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008f04:	e005      	b.n	8008f12 <HAL_RCCEx_PeriphCLKConfig+0xe22>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008f06:	f7fc fbef 	bl	80056e8 <HAL_GetTick>
 8008f0a:	1bc0      	subs	r0, r0, r7
 8008f0c:	2802      	cmp	r0, #2
 8008f0e:	f200 8761 	bhi.w	8009dd4 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008f12:	682b      	ldr	r3, [r5, #0]
 8008f14:	0119      	lsls	r1, r3, #4
 8008f16:	d4f6      	bmi.n	8008f06 <HAL_RCCEx_PeriphCLKConfig+0xe16>
 8008f18:	f104 0008 	add.w	r0, r4, #8
 8008f1c:	f7ff f834 	bl	8007f88 <RCCEx_PLL2_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI5) == RCC_PERIPHCLK_SPI5)
 8008f20:	e9d4 3200 	ldrd	r3, r2, [r4]
 8008f24:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8008f26:	2d00      	cmp	r5, #0
 8008f28:	f040 864e 	bne.w	8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x1ad8>
      __HAL_RCC_SPI4_CONFIG(pPeriphClkInit->Spi4ClockSelection);
 8008f2c:	4f8a      	ldr	r7, [pc, #552]	; (8009158 <HAL_RCCEx_PeriphCLKConfig+0x1068>)
 8008f2e:	f8d4 00ec 	ldr.w	r0, [r4, #236]	; 0xec
 8008f32:	f8d7 10e0 	ldr.w	r1, [r7, #224]	; 0xe0
 8008f36:	f421 6160 	bic.w	r1, r1, #3584	; 0xe00
 8008f3a:	4301      	orrs	r1, r0
 8008f3c:	f8c7 10e0 	str.w	r1, [r7, #224]	; 0xe0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI5) == RCC_PERIPHCLK_SPI5)
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	da30      	bge.n	8008fa6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    switch (pPeriphClkInit->Spi5ClockSelection)
 8008f44:	f8d4 30f0 	ldr.w	r3, [r4, #240]	; 0xf0
 8008f48:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008f4c:	f000 8325 	beq.w	800959a <HAL_RCCEx_PeriphCLKConfig+0x14aa>
 8008f50:	d87f      	bhi.n	8009052 <HAL_RCCEx_PeriphCLKConfig+0xf62>
 8008f52:	b1db      	cbz	r3, 8008f8c <HAL_RCCEx_PeriphCLKConfig+0xe9c>
 8008f54:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008f58:	f040 8083 	bne.w	8009062 <HAL_RCCEx_PeriphCLKConfig+0xf72>
  __HAL_RCC_PLL2_DISABLE();
 8008f5c:	4d7e      	ldr	r5, [pc, #504]	; (8009158 <HAL_RCCEx_PeriphCLKConfig+0x1068>)
 8008f5e:	682b      	ldr	r3, [r5, #0]
 8008f60:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008f64:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8008f66:	f7fc fbbf 	bl	80056e8 <HAL_GetTick>
 8008f6a:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008f6c:	e005      	b.n	8008f7a <HAL_RCCEx_PeriphCLKConfig+0xe8a>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008f6e:	f7fc fbbb 	bl	80056e8 <HAL_GetTick>
 8008f72:	1bc0      	subs	r0, r0, r7
 8008f74:	2802      	cmp	r0, #2
 8008f76:	f200 870d 	bhi.w	8009d94 <HAL_RCCEx_PeriphCLKConfig+0x1ca4>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008f7a:	682b      	ldr	r3, [r5, #0]
 8008f7c:	011b      	lsls	r3, r3, #4
 8008f7e:	d4f6      	bmi.n	8008f6e <HAL_RCCEx_PeriphCLKConfig+0xe7e>
 8008f80:	f104 0008 	add.w	r0, r4, #8
 8008f84:	f7ff f800 	bl	8007f88 <RCCEx_PLL2_Config.part.0>
 8008f88:	4605      	mov	r5, r0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8008f8a:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8008f8c:	2d00      	cmp	r5, #0
 8008f8e:	f040 8615 	bne.w	8009bbc <HAL_RCCEx_PeriphCLKConfig+0x1acc>
      __HAL_RCC_SPI5_CONFIG(pPeriphClkInit->Spi5ClockSelection);
 8008f92:	4971      	ldr	r1, [pc, #452]	; (8009158 <HAL_RCCEx_PeriphCLKConfig+0x1068>)
 8008f94:	f8d4 00f0 	ldr.w	r0, [r4, #240]	; 0xf0
 8008f98:	f8d1 30e0 	ldr.w	r3, [r1, #224]	; 0xe0
 8008f9c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008fa0:	4303      	orrs	r3, r0
 8008fa2:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8008fa6:	07d1      	lsls	r1, r2, #31
 8008fa8:	d52f      	bpl.n	800900a <HAL_RCCEx_PeriphCLKConfig+0xf1a>
    switch (pPeriphClkInit->Spi6ClockSelection)
 8008faa:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
 8008fae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008fb2:	f000 84a8 	beq.w	8009906 <HAL_RCCEx_PeriphCLKConfig+0x1816>
 8008fb6:	d857      	bhi.n	8009068 <HAL_RCCEx_PeriphCLKConfig+0xf78>
 8008fb8:	b1d3      	cbz	r3, 8008ff0 <HAL_RCCEx_PeriphCLKConfig+0xf00>
 8008fba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008fbe:	d15b      	bne.n	8009078 <HAL_RCCEx_PeriphCLKConfig+0xf88>
  __HAL_RCC_PLL2_DISABLE();
 8008fc0:	4d65      	ldr	r5, [pc, #404]	; (8009158 <HAL_RCCEx_PeriphCLKConfig+0x1068>)
 8008fc2:	682b      	ldr	r3, [r5, #0]
 8008fc4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008fc8:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8008fca:	f7fc fb8d 	bl	80056e8 <HAL_GetTick>
 8008fce:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008fd0:	e005      	b.n	8008fde <HAL_RCCEx_PeriphCLKConfig+0xeee>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008fd2:	f7fc fb89 	bl	80056e8 <HAL_GetTick>
 8008fd6:	1bc0      	subs	r0, r0, r7
 8008fd8:	2802      	cmp	r0, #2
 8008fda:	f200 86ac 	bhi.w	8009d36 <HAL_RCCEx_PeriphCLKConfig+0x1c46>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008fde:	682b      	ldr	r3, [r5, #0]
 8008fe0:	011b      	lsls	r3, r3, #4
 8008fe2:	d4f6      	bmi.n	8008fd2 <HAL_RCCEx_PeriphCLKConfig+0xee2>
 8008fe4:	f104 0008 	add.w	r0, r4, #8
 8008fe8:	f7fe ffce 	bl	8007f88 <RCCEx_PLL2_Config.part.0>
 8008fec:	4605      	mov	r5, r0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8008fee:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8008ff0:	2d00      	cmp	r5, #0
 8008ff2:	f040 85c8 	bne.w	8009b86 <HAL_RCCEx_PeriphCLKConfig+0x1a96>
      __HAL_RCC_SPI6_CONFIG(pPeriphClkInit->Spi6ClockSelection);
 8008ff6:	4958      	ldr	r1, [pc, #352]	; (8009158 <HAL_RCCEx_PeriphCLKConfig+0x1068>)
 8008ff8:	f8d4 00f4 	ldr.w	r0, [r4, #244]	; 0xf4
 8008ffc:	f8d1 30e0 	ldr.w	r3, [r1, #224]	; 0xe0
 8009000:	f423 3360 	bic.w	r3, r3, #229376	; 0x38000
 8009004:	4303      	orrs	r3, r0
 8009006:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800900a:	0791      	lsls	r1, r2, #30
 800900c:	d538      	bpl.n	8009080 <HAL_RCCEx_PeriphCLKConfig+0xf90>
    switch (pPeriphClkInit->OspiClockSelection)
 800900e:	f8d4 30dc 	ldr.w	r3, [r4, #220]	; 0xdc
 8009012:	2b03      	cmp	r3, #3
 8009014:	f200 876b 	bhi.w	8009eee <HAL_RCCEx_PeriphCLKConfig+0x1dfe>
 8009018:	e8df f013 	tbh	[pc, r3, lsl #1]
 800901c:	00840089 	.word	0x00840089
 8009020:	008904ae 	.word	0x008904ae
    switch (pPeriphClkInit->Spi3ClockSelection)
 8009024:	29c0      	cmp	r1, #192	; 0xc0
 8009026:	f43f af49 	beq.w	8008ebc <HAL_RCCEx_PeriphCLKConfig+0xdcc>
 800902a:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800902e:	f43f af45 	beq.w	8008ebc <HAL_RCCEx_PeriphCLKConfig+0xdcc>
 8009032:	2601      	movs	r6, #1
 8009034:	4635      	mov	r5, r6
 8009036:	e74e      	b.n	8008ed6 <HAL_RCCEx_PeriphCLKConfig+0xde6>
    switch (pPeriphClkInit->Spi4ClockSelection)
 8009038:	f421 7000 	bic.w	r0, r1, #512	; 0x200
 800903c:	f5b0 6f00 	cmp.w	r0, #2048	; 0x800
 8009040:	f43f af71 	beq.w	8008f26 <HAL_RCCEx_PeriphCLKConfig+0xe36>
 8009044:	f5b1 6fc0 	cmp.w	r1, #1536	; 0x600
 8009048:	f43f af6d 	beq.w	8008f26 <HAL_RCCEx_PeriphCLKConfig+0xe36>
 800904c:	2601      	movs	r6, #1
 800904e:	4635      	mov	r5, r6
 8009050:	e776      	b.n	8008f40 <HAL_RCCEx_PeriphCLKConfig+0xe50>
    switch (pPeriphClkInit->Spi5ClockSelection)
 8009052:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8009056:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
 800905a:	d097      	beq.n	8008f8c <HAL_RCCEx_PeriphCLKConfig+0xe9c>
 800905c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8009060:	d094      	beq.n	8008f8c <HAL_RCCEx_PeriphCLKConfig+0xe9c>
 8009062:	2601      	movs	r6, #1
 8009064:	4635      	mov	r5, r6
 8009066:	e79e      	b.n	8008fa6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    switch (pPeriphClkInit->Spi6ClockSelection)
 8009068:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800906c:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 8009070:	d0be      	beq.n	8008ff0 <HAL_RCCEx_PeriphCLKConfig+0xf00>
 8009072:	f5b3 3fc0 	cmp.w	r3, #98304	; 0x18000
 8009076:	d0bb      	beq.n	8008ff0 <HAL_RCCEx_PeriphCLKConfig+0xf00>
 8009078:	2601      	movs	r6, #1
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800907a:	0791      	lsls	r1, r2, #30
    switch (pPeriphClkInit->Spi6ClockSelection)
 800907c:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800907e:	d4c6      	bmi.n	800900e <HAL_RCCEx_PeriphCLKConfig+0xf1e>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8009080:	0757      	lsls	r7, r2, #29
 8009082:	d50c      	bpl.n	800909e <HAL_RCCEx_PeriphCLKConfig+0xfae>
    switch (pPeriphClkInit->FdcanClockSelection)
 8009084:	f8d4 30bc 	ldr.w	r3, [r4, #188]	; 0xbc
 8009088:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800908c:	d069      	beq.n	8009162 <HAL_RCCEx_PeriphCLKConfig+0x1072>
 800908e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009092:	f000 8209 	beq.w	80094a8 <HAL_RCCEx_PeriphCLKConfig+0x13b8>
 8009096:	2b00      	cmp	r3, #0
 8009098:	d068      	beq.n	800916c <HAL_RCCEx_PeriphCLKConfig+0x107c>
 800909a:	2601      	movs	r6, #1
 800909c:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800909e:	06d1      	lsls	r1, r2, #27
 80090a0:	d509      	bpl.n	80090b6 <HAL_RCCEx_PeriphCLKConfig+0xfc6>
    switch (pPeriphClkInit->UsbClockSelection)
 80090a2:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 80090a6:	2b20      	cmp	r3, #32
 80090a8:	f000 839a 	beq.w	80097e0 <HAL_RCCEx_PeriphCLKConfig+0x16f0>
 80090ac:	2b30      	cmp	r3, #48	; 0x30
 80090ae:	d070      	beq.n	8009192 <HAL_RCCEx_PeriphCLKConfig+0x10a2>
 80090b0:	2b10      	cmp	r3, #16
 80090b2:	d069      	beq.n	8009188 <HAL_RCCEx_PeriphCLKConfig+0x1098>
 80090b4:	2601      	movs	r6, #1
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80090b6:	0713      	lsls	r3, r2, #28
 80090b8:	d509      	bpl.n	80090ce <HAL_RCCEx_PeriphCLKConfig+0xfde>
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);
 80090ba:	4a27      	ldr	r2, [pc, #156]	; (8009158 <HAL_RCCEx_PeriphCLKConfig+0x1068>)
 80090bc:	f8d4 10fc 	ldr.w	r1, [r4, #252]	; 0xfc
 80090c0:	f8d2 30e8 	ldr.w	r3, [r2, #232]	; 0xe8
 80090c4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80090c8:	430b      	orrs	r3, r1
 80090ca:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
}
 80090ce:	4630      	mov	r0, r6
 80090d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  __HAL_RCC_PLL3_DISABLE();
 80090d4:	4d20      	ldr	r5, [pc, #128]	; (8009158 <HAL_RCCEx_PeriphCLKConfig+0x1068>)
 80090d6:	682b      	ldr	r3, [r5, #0]
 80090d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80090dc:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 80090de:	f7fc fb03 	bl	80056e8 <HAL_GetTick>
 80090e2:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80090e4:	e005      	b.n	80090f2 <HAL_RCCEx_PeriphCLKConfig+0x1002>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80090e6:	f7fc faff 	bl	80056e8 <HAL_GetTick>
 80090ea:	1bc0      	subs	r0, r0, r7
 80090ec:	2802      	cmp	r0, #2
 80090ee:	f200 866b 	bhi.w	8009dc8 <HAL_RCCEx_PeriphCLKConfig+0x1cd8>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80090f2:	682b      	ldr	r3, [r5, #0]
 80090f4:	0098      	lsls	r0, r3, #2
 80090f6:	d4f6      	bmi.n	80090e6 <HAL_RCCEx_PeriphCLKConfig+0xff6>
 80090f8:	f104 0030 	add.w	r0, r4, #48	; 0x30
 80090fc:	f7fe ff9e 	bl	800803c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART12) == RCC_PERIPHCLK_UART12)
 8009100:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009104:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8009106:	2d00      	cmp	r5, #0
 8009108:	f040 8567 	bne.w	8009bda <HAL_RCCEx_PeriphCLKConfig+0x1aea>
      __HAL_RCC_USART11_CONFIG(pPeriphClkInit->Usart11ClockSelection);
 800910c:	4f12      	ldr	r7, [pc, #72]	; (8009158 <HAL_RCCEx_PeriphCLKConfig+0x1068>)
 800910e:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 8009112:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 8009116:	f021 0107 	bic.w	r1, r1, #7
 800911a:	4301      	orrs	r1, r0
 800911c:	f8c7 10dc 	str.w	r1, [r7, #220]	; 0xdc
 8009120:	f7ff ba6d 	b.w	80085fe <HAL_RCCEx_PeriphCLKConfig+0x50e>
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009124:	490c      	ldr	r1, [pc, #48]	; (8009158 <HAL_RCCEx_PeriphCLKConfig+0x1068>)
 8009126:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 8009128:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800912c:	628b      	str	r3, [r1, #40]	; 0x28
    if (ret == HAL_OK)
 800912e:	2d00      	cmp	r5, #0
 8009130:	f040 81d6 	bne.w	80094e0 <HAL_RCCEx_PeriphCLKConfig+0x13f0>
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8009134:	4908      	ldr	r1, [pc, #32]	; (8009158 <HAL_RCCEx_PeriphCLKConfig+0x1068>)
 8009136:	f8d4 00dc 	ldr.w	r0, [r4, #220]	; 0xdc
 800913a:	f8d1 30e4 	ldr.w	r3, [r1, #228]	; 0xe4
 800913e:	f023 0303 	bic.w	r3, r3, #3
 8009142:	4303      	orrs	r3, r0
 8009144:	f8c1 30e4 	str.w	r3, [r1, #228]	; 0xe4
 8009148:	e79a      	b.n	8009080 <HAL_RCCEx_PeriphCLKConfig+0xf90>
    switch (pPeriphClkInit->AdcDacClockSelection)
 800914a:	2601      	movs	r6, #1
 800914c:	4635      	mov	r5, r6
 800914e:	e4ef      	b.n	8008b30 <HAL_RCCEx_PeriphCLKConfig+0xa40>
    switch (pPeriphClkInit->Sdmmc2ClockSelection)
 8009150:	2601      	movs	r6, #1
 8009152:	4635      	mov	r5, r6
 8009154:	e56b      	b.n	8008c2e <HAL_RCCEx_PeriphCLKConfig+0xb3e>
 8009156:	bf00      	nop
 8009158:	44020c00 	.word	0x44020c00
    switch (pPeriphClkInit->Sdmmc1ClockSelection)
 800915c:	2601      	movs	r6, #1
 800915e:	4635      	mov	r5, r6
 8009160:	e533      	b.n	8008bca <HAL_RCCEx_PeriphCLKConfig+0xada>
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009162:	49b5      	ldr	r1, [pc, #724]	; (8009438 <HAL_RCCEx_PeriphCLKConfig+0x1348>)
 8009164:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 8009166:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800916a:	628b      	str	r3, [r1, #40]	; 0x28
    if (ret == HAL_OK)
 800916c:	2d00      	cmp	r5, #0
 800916e:	f040 81b9 	bne.w	80094e4 <HAL_RCCEx_PeriphCLKConfig+0x13f4>
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 8009172:	49b1      	ldr	r1, [pc, #708]	; (8009438 <HAL_RCCEx_PeriphCLKConfig+0x1348>)
 8009174:	f8d4 00bc 	ldr.w	r0, [r4, #188]	; 0xbc
 8009178:	f8d1 30e8 	ldr.w	r3, [r1, #232]	; 0xe8
 800917c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009180:	4303      	orrs	r3, r0
 8009182:	f8c1 30e8 	str.w	r3, [r1, #232]	; 0xe8
 8009186:	e78a      	b.n	800909e <HAL_RCCEx_PeriphCLKConfig+0xfae>
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009188:	49ab      	ldr	r1, [pc, #684]	; (8009438 <HAL_RCCEx_PeriphCLKConfig+0x1348>)
 800918a:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 800918c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009190:	628b      	str	r3, [r1, #40]	; 0x28
    if (ret == HAL_OK)
 8009192:	2d00      	cmp	r5, #0
 8009194:	f040 81a8 	bne.w	80094e8 <HAL_RCCEx_PeriphCLKConfig+0x13f8>
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 8009198:	49a7      	ldr	r1, [pc, #668]	; (8009438 <HAL_RCCEx_PeriphCLKConfig+0x1348>)
 800919a:	f8d4 0100 	ldr.w	r0, [r4, #256]	; 0x100
 800919e:	f8d1 30e4 	ldr.w	r3, [r1, #228]	; 0xe4
 80091a2:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80091a6:	4303      	orrs	r3, r0
 80091a8:	f8c1 30e4 	str.w	r3, [r1, #228]	; 0xe4
 80091ac:	e783      	b.n	80090b6 <HAL_RCCEx_PeriphCLKConfig+0xfc6>
  __HAL_RCC_PLL3_DISABLE();
 80091ae:	4da2      	ldr	r5, [pc, #648]	; (8009438 <HAL_RCCEx_PeriphCLKConfig+0x1348>)
 80091b0:	682b      	ldr	r3, [r5, #0]
 80091b2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80091b6:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 80091b8:	f7fc fa96 	bl	80056e8 <HAL_GetTick>
 80091bc:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80091be:	e005      	b.n	80091cc <HAL_RCCEx_PeriphCLKConfig+0x10dc>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80091c0:	f7fc fa92 	bl	80056e8 <HAL_GetTick>
 80091c4:	1bc0      	subs	r0, r0, r7
 80091c6:	2802      	cmp	r0, #2
 80091c8:	f200 8646 	bhi.w	8009e58 <HAL_RCCEx_PeriphCLKConfig+0x1d68>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80091cc:	682b      	ldr	r3, [r5, #0]
 80091ce:	009b      	lsls	r3, r3, #2
 80091d0:	d4f6      	bmi.n	80091c0 <HAL_RCCEx_PeriphCLKConfig+0x10d0>
 80091d2:	f104 0030 	add.w	r0, r4, #48	; 0x30
 80091d6:	f7fe ff31 	bl	800803c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80091da:	e9d4 3200 	ldrd	r3, r2, [r4]
 80091de:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 80091e0:	2d00      	cmp	r5, #0
 80091e2:	f040 8479 	bne.w	8009ad8 <HAL_RCCEx_PeriphCLKConfig+0x19e8>
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 80091e6:	4f94      	ldr	r7, [pc, #592]	; (8009438 <HAL_RCCEx_PeriphCLKConfig+0x1348>)
 80091e8:	f8d4 00a0 	ldr.w	r0, [r4, #160]	; 0xa0
 80091ec:	f8d7 10e4 	ldr.w	r1, [r7, #228]	; 0xe4
 80091f0:	f021 7140 	bic.w	r1, r1, #50331648	; 0x3000000
 80091f4:	4301      	orrs	r1, r0
 80091f6:	f8c7 10e4 	str.w	r1, [r7, #228]	; 0xe4
 80091fa:	f7ff bac1 	b.w	8008780 <HAL_RCCEx_PeriphCLKConfig+0x690>
    if (ret == HAL_OK)
 80091fe:	2d00      	cmp	r5, #0
 8009200:	f040 8327 	bne.w	8009852 <HAL_RCCEx_PeriphCLKConfig+0x1762>
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 8009204:	4f8c      	ldr	r7, [pc, #560]	; (8009438 <HAL_RCCEx_PeriphCLKConfig+0x1348>)
 8009206:	f8d7 00e8 	ldr.w	r0, [r7, #232]	; 0xe8
 800920a:	f020 0008 	bic.w	r0, r0, #8
 800920e:	4301      	orrs	r1, r0
 8009210:	f8c7 10e8 	str.w	r1, [r7, #232]	; 0xe8
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009214:	0199      	lsls	r1, r3, #6
 8009216:	f57f ac98 	bpl.w	8008b4a <HAL_RCCEx_PeriphCLKConfig+0xa5a>
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 800921a:	4f88      	ldr	r7, [pc, #544]	; (800943c <HAL_RCCEx_PeriphCLKConfig+0x134c>)
 800921c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800921e:	f043 0301 	orr.w	r3, r3, #1
 8009222:	627b      	str	r3, [r7, #36]	; 0x24
    tickstart = HAL_GetTick();
 8009224:	f7fc fa60 	bl	80056e8 <HAL_GetTick>
 8009228:	4680      	mov	r8, r0
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 800922a:	e006      	b.n	800923a <HAL_RCCEx_PeriphCLKConfig+0x114a>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800922c:	f7fc fa5c 	bl	80056e8 <HAL_GetTick>
 8009230:	eba0 0008 	sub.w	r0, r0, r8
 8009234:	2802      	cmp	r0, #2
 8009236:	f200 8549 	bhi.w	8009ccc <HAL_RCCEx_PeriphCLKConfig+0x1bdc>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 800923a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800923c:	07db      	lsls	r3, r3, #31
 800923e:	d5f5      	bpl.n	800922c <HAL_RCCEx_PeriphCLKConfig+0x113c>
    if (ret == HAL_OK)
 8009240:	2d00      	cmp	r5, #0
 8009242:	f040 863d 	bne.w	8009ec0 <HAL_RCCEx_PeriphCLKConfig+0x1dd0>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8009246:	4f7c      	ldr	r7, [pc, #496]	; (8009438 <HAL_RCCEx_PeriphCLKConfig+0x1348>)
          && (tmpregister != ((pPeriphClkInit->RTCClockSelection) & RCC_BDCR_RTCSEL)))
 8009248:	f8d4 20f8 	ldr.w	r2, [r4, #248]	; 0xf8
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800924c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK)
 8009250:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8009254:	d02b      	beq.n	80092ae <HAL_RCCEx_PeriphCLKConfig+0x11be>
          && (tmpregister != ((pPeriphClkInit->RTCClockSelection) & RCC_BDCR_RTCSEL)))
 8009256:	f402 7140 	and.w	r1, r2, #768	; 0x300
 800925a:	4299      	cmp	r1, r3
 800925c:	d029      	beq.n	80092b2 <HAL_RCCEx_PeriphCLKConfig+0x11c2>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800925e:	f8d7 00f0 	ldr.w	r0, [r7, #240]	; 0xf0
        __HAL_RCC_BACKUPRESET_FORCE();
 8009262:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8009266:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800926a:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 800926e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8009272:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009276:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800927a:	f420 7340 	bic.w	r3, r0, #768	; 0x300
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800927e:	07c0      	lsls	r0, r0, #31
        RCC->BDCR = tmpregister;
 8009280:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8009284:	f140 8625 	bpl.w	8009ed2 <HAL_RCCEx_PeriphCLKConfig+0x1de2>
        tickstart = HAL_GetTick();
 8009288:	f7fc fa2e 	bl	80056e8 <HAL_GetTick>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800928c:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8009290:	4680      	mov	r8, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009292:	e006      	b.n	80092a2 <HAL_RCCEx_PeriphCLKConfig+0x11b2>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009294:	f7fc fa28 	bl	80056e8 <HAL_GetTick>
 8009298:	eba0 0008 	sub.w	r0, r0, r8
 800929c:	4548      	cmp	r0, r9
 800929e:	f200 8515 	bhi.w	8009ccc <HAL_RCCEx_PeriphCLKConfig+0x1bdc>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80092a2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80092a6:	079b      	lsls	r3, r3, #30
 80092a8:	d5f4      	bpl.n	8009294 <HAL_RCCEx_PeriphCLKConfig+0x11a4>
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 80092aa:	f8d4 20f8 	ldr.w	r2, [r4, #248]	; 0xf8
 80092ae:	f402 7340 	and.w	r3, r2, #768	; 0x300
 80092b2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80092b6:	f000 85f8 	beq.w	8009eaa <HAL_RCCEx_PeriphCLKConfig+0x1dba>
 80092ba:	495f      	ldr	r1, [pc, #380]	; (8009438 <HAL_RCCEx_PeriphCLKConfig+0x1348>)
 80092bc:	69cb      	ldr	r3, [r1, #28]
 80092be:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80092c2:	61cb      	str	r3, [r1, #28]
 80092c4:	4b5c      	ldr	r3, [pc, #368]	; (8009438 <HAL_RCCEx_PeriphCLKConfig+0x1348>)
 80092c6:	f3c2 020b 	ubfx	r2, r2, #0, #12
 80092ca:	f8d3 10f0 	ldr.w	r1, [r3, #240]	; 0xf0
 80092ce:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 80092d2:	f8c3 10f0 	str.w	r1, [r3, #240]	; 0xf0
 80092d6:	f8d3 10f0 	ldr.w	r1, [r3, #240]	; 0xf0
 80092da:	430a      	orrs	r2, r1
 80092dc:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80092e0:	e9d4 3200 	ldrd	r3, r2, [r4]
 80092e4:	e431      	b.n	8008b4a <HAL_RCCEx_PeriphCLKConfig+0xa5a>
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80092e6:	4854      	ldr	r0, [pc, #336]	; (8009438 <HAL_RCCEx_PeriphCLKConfig+0x1348>)
 80092e8:	6a81      	ldr	r1, [r0, #40]	; 0x28
 80092ea:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 80092ee:	6281      	str	r1, [r0, #40]	; 0x28
    if (ret == HAL_OK)
 80092f0:	2d00      	cmp	r5, #0
 80092f2:	f040 849a 	bne.w	8009c2a <HAL_RCCEx_PeriphCLKConfig+0x1b3a>
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 80092f6:	4f50      	ldr	r7, [pc, #320]	; (8009438 <HAL_RCCEx_PeriphCLKConfig+0x1348>)
 80092f8:	f8d4 00e4 	ldr.w	r0, [r4, #228]	; 0xe4
 80092fc:	f8d7 10e0 	ldr.w	r1, [r7, #224]	; 0xe0
 8009300:	f021 0138 	bic.w	r1, r1, #56	; 0x38
 8009304:	4301      	orrs	r1, r0
 8009306:	f8c7 10e0 	str.w	r1, [r7, #224]	; 0xe0
 800930a:	e5ad      	b.n	8008e68 <HAL_RCCEx_PeriphCLKConfig+0xd78>
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800930c:	484a      	ldr	r0, [pc, #296]	; (8009438 <HAL_RCCEx_PeriphCLKConfig+0x1348>)
 800930e:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8009310:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8009314:	6281      	str	r1, [r0, #40]	; 0x28
    if (ret == HAL_OK)
 8009316:	2d00      	cmp	r5, #0
 8009318:	f43f add3 	beq.w	8008ec2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800931c:	462e      	mov	r6, r5
 800931e:	e5da      	b.n	8008ed6 <HAL_RCCEx_PeriphCLKConfig+0xde6>
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009320:	4845      	ldr	r0, [pc, #276]	; (8009438 <HAL_RCCEx_PeriphCLKConfig+0x1348>)
 8009322:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8009324:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8009328:	6281      	str	r1, [r0, #40]	; 0x28
    if (ret == HAL_OK)
 800932a:	2d00      	cmp	r5, #0
 800932c:	f43f aba4 	beq.w	8008a78 <HAL_RCCEx_PeriphCLKConfig+0x988>
 8009330:	462e      	mov	r6, r5
 8009332:	f7ff bbab 	b.w	8008a8c <HAL_RCCEx_PeriphCLKConfig+0x99c>
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009336:	4840      	ldr	r0, [pc, #256]	; (8009438 <HAL_RCCEx_PeriphCLKConfig+0x1348>)
 8009338:	6a81      	ldr	r1, [r0, #40]	; 0x28
 800933a:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800933e:	6281      	str	r1, [r0, #40]	; 0x28
    if (ret == HAL_OK)
 8009340:	2d00      	cmp	r5, #0
 8009342:	f43f abd2 	beq.w	8008aea <HAL_RCCEx_PeriphCLKConfig+0x9fa>
 8009346:	462e      	mov	r6, r5
 8009348:	f7ff bbd9 	b.w	8008afe <HAL_RCCEx_PeriphCLKConfig+0xa0e>
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800934c:	483a      	ldr	r0, [pc, #232]	; (8009438 <HAL_RCCEx_PeriphCLKConfig+0x1348>)
 800934e:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8009350:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8009354:	6281      	str	r1, [r0, #40]	; 0x28
        break;
 8009356:	e45d      	b.n	8008c14 <HAL_RCCEx_PeriphCLKConfig+0xb24>
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009358:	4837      	ldr	r0, [pc, #220]	; (8009438 <HAL_RCCEx_PeriphCLKConfig+0x1348>)
 800935a:	6a81      	ldr	r1, [r0, #40]	; 0x28
 800935c:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8009360:	6281      	str	r1, [r0, #40]	; 0x28
        break;
 8009362:	e425      	b.n	8008bb0 <HAL_RCCEx_PeriphCLKConfig+0xac0>
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009364:	4f34      	ldr	r7, [pc, #208]	; (8009438 <HAL_RCCEx_PeriphCLKConfig+0x1348>)
 8009366:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009368:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 800936c:	62b8      	str	r0, [r7, #40]	; 0x28
    if (ret == HAL_OK)
 800936e:	2d00      	cmp	r5, #0
 8009370:	f040 8097 	bne.w	80094a2 <HAL_RCCEx_PeriphCLKConfig+0x13b2>
 8009374:	e530      	b.n	8008dd8 <HAL_RCCEx_PeriphCLKConfig+0xce8>
  __HAL_RCC_PLL2_DISABLE();
 8009376:	4d30      	ldr	r5, [pc, #192]	; (8009438 <HAL_RCCEx_PeriphCLKConfig+0x1348>)
 8009378:	682b      	ldr	r3, [r5, #0]
 800937a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800937e:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8009380:	f7fc f9b2 	bl	80056e8 <HAL_GetTick>
 8009384:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009386:	e005      	b.n	8009394 <HAL_RCCEx_PeriphCLKConfig+0x12a4>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009388:	f7fc f9ae 	bl	80056e8 <HAL_GetTick>
 800938c:	1bc0      	subs	r0, r0, r7
 800938e:	2802      	cmp	r0, #2
 8009390:	f200 8574 	bhi.w	8009e7c <HAL_RCCEx_PeriphCLKConfig+0x1d8c>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009394:	682b      	ldr	r3, [r5, #0]
 8009396:	011b      	lsls	r3, r3, #4
 8009398:	d4f6      	bmi.n	8009388 <HAL_RCCEx_PeriphCLKConfig+0x1298>
 800939a:	f104 0008 	add.w	r0, r4, #8
 800939e:	f7fe fdf3 	bl	8007f88 <RCCEx_PLL2_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 80093a2:	e9d4 3200 	ldrd	r3, r2, [r4]
 80093a6:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 80093a8:	2d00      	cmp	r5, #0
 80093aa:	f43f abb7 	beq.w	8008b1c <HAL_RCCEx_PeriphCLKConfig+0xa2c>
 80093ae:	e38d      	b.n	8009acc <HAL_RCCEx_PeriphCLKConfig+0x19dc>
  __HAL_RCC_PLL3_DISABLE();
 80093b0:	4d21      	ldr	r5, [pc, #132]	; (8009438 <HAL_RCCEx_PeriphCLKConfig+0x1348>)
 80093b2:	682b      	ldr	r3, [r5, #0]
 80093b4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80093b8:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 80093ba:	f7fc f995 	bl	80056e8 <HAL_GetTick>
 80093be:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80093c0:	e005      	b.n	80093ce <HAL_RCCEx_PeriphCLKConfig+0x12de>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80093c2:	f7fc f991 	bl	80056e8 <HAL_GetTick>
 80093c6:	1bc0      	subs	r0, r0, r7
 80093c8:	2802      	cmp	r0, #2
 80093ca:	f200 853f 	bhi.w	8009e4c <HAL_RCCEx_PeriphCLKConfig+0x1d5c>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80093ce:	682b      	ldr	r3, [r5, #0]
 80093d0:	009b      	lsls	r3, r3, #2
 80093d2:	d4f6      	bmi.n	80093c2 <HAL_RCCEx_PeriphCLKConfig+0x12d2>
 80093d4:	f104 0030 	add.w	r0, r4, #48	; 0x30
 80093d8:	f7fe fe30 	bl	800803c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80093dc:	e9d4 3200 	ldrd	r3, r2, [r4]
 80093e0:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 80093e2:	2d00      	cmp	r5, #0
 80093e4:	f43f ac61 	beq.w	8008caa <HAL_RCCEx_PeriphCLKConfig+0xbba>
 80093e8:	e37f      	b.n	8009aea <HAL_RCCEx_PeriphCLKConfig+0x19fa>
  __HAL_RCC_PLL3_DISABLE();
 80093ea:	4d13      	ldr	r5, [pc, #76]	; (8009438 <HAL_RCCEx_PeriphCLKConfig+0x1348>)
 80093ec:	682b      	ldr	r3, [r5, #0]
 80093ee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80093f2:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 80093f4:	f7fc f978 	bl	80056e8 <HAL_GetTick>
 80093f8:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80093fa:	e005      	b.n	8009408 <HAL_RCCEx_PeriphCLKConfig+0x1318>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80093fc:	f7fc f974 	bl	80056e8 <HAL_GetTick>
 8009400:	1bc0      	subs	r0, r0, r7
 8009402:	2802      	cmp	r0, #2
 8009404:	f200 8534 	bhi.w	8009e70 <HAL_RCCEx_PeriphCLKConfig+0x1d80>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009408:	682b      	ldr	r3, [r5, #0]
 800940a:	0098      	lsls	r0, r3, #2
 800940c:	d4f6      	bmi.n	80093fc <HAL_RCCEx_PeriphCLKConfig+0x130c>
 800940e:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8009412:	f7fe fe13 	bl	800803c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 8009416:	e9d4 3200 	ldrd	r3, r2, [r4]
 800941a:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 800941c:	2d00      	cmp	r5, #0
 800941e:	f43f ac33 	beq.w	8008c88 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8009422:	e356      	b.n	8009ad2 <HAL_RCCEx_PeriphCLKConfig+0x19e2>
  __HAL_RCC_PLL3_DISABLE();
 8009424:	4d04      	ldr	r5, [pc, #16]	; (8009438 <HAL_RCCEx_PeriphCLKConfig+0x1348>)
 8009426:	682b      	ldr	r3, [r5, #0]
 8009428:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800942c:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 800942e:	f7fc f95b 	bl	80056e8 <HAL_GetTick>
 8009432:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009434:	e00a      	b.n	800944c <HAL_RCCEx_PeriphCLKConfig+0x135c>
 8009436:	bf00      	nop
 8009438:	44020c00 	.word	0x44020c00
 800943c:	44020800 	.word	0x44020800
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009440:	f7fc f952 	bl	80056e8 <HAL_GetTick>
 8009444:	1bc0      	subs	r0, r0, r7
 8009446:	2802      	cmp	r0, #2
 8009448:	f200 850c 	bhi.w	8009e64 <HAL_RCCEx_PeriphCLKConfig+0x1d74>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800944c:	682b      	ldr	r3, [r5, #0]
 800944e:	009b      	lsls	r3, r3, #2
 8009450:	d4f6      	bmi.n	8009440 <HAL_RCCEx_PeriphCLKConfig+0x1350>
 8009452:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8009456:	f7fe fdf1 	bl	800803c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800945a:	e9d4 3200 	ldrd	r3, r2, [r4]
 800945e:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8009460:	2d00      	cmp	r5, #0
 8009462:	f43f ac33 	beq.w	8008ccc <HAL_RCCEx_PeriphCLKConfig+0xbdc>
 8009466:	e33a      	b.n	8009ade <HAL_RCCEx_PeriphCLKConfig+0x19ee>
  __HAL_RCC_PLL3_DISABLE();
 8009468:	4db5      	ldr	r5, [pc, #724]	; (8009740 <HAL_RCCEx_PeriphCLKConfig+0x1650>)
 800946a:	682b      	ldr	r3, [r5, #0]
 800946c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009470:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8009472:	f7fc f939 	bl	80056e8 <HAL_GetTick>
 8009476:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009478:	e005      	b.n	8009486 <HAL_RCCEx_PeriphCLKConfig+0x1396>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800947a:	f7fc f935 	bl	80056e8 <HAL_GetTick>
 800947e:	1bc0      	subs	r0, r0, r7
 8009480:	2802      	cmp	r0, #2
 8009482:	f200 84d7 	bhi.w	8009e34 <HAL_RCCEx_PeriphCLKConfig+0x1d44>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009486:	682b      	ldr	r3, [r5, #0]
 8009488:	0098      	lsls	r0, r3, #2
 800948a:	d4f6      	bmi.n	800947a <HAL_RCCEx_PeriphCLKConfig+0x138a>
 800948c:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8009490:	f7fe fdd4 	bl	800803c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009494:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009498:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 800949a:	2d00      	cmp	r5, #0
 800949c:	f43f ac27 	beq.w	8008cee <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 80094a0:	e320      	b.n	8009ae4 <HAL_RCCEx_PeriphCLKConfig+0x19f4>
 80094a2:	462e      	mov	r6, r5
 80094a4:	f7ff bb61 	b.w	8008b6a <HAL_RCCEx_PeriphCLKConfig+0xa7a>
  __HAL_RCC_PLL2_DISABLE();
 80094a8:	4da5      	ldr	r5, [pc, #660]	; (8009740 <HAL_RCCEx_PeriphCLKConfig+0x1650>)
 80094aa:	682b      	ldr	r3, [r5, #0]
 80094ac:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80094b0:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 80094b2:	f7fc f919 	bl	80056e8 <HAL_GetTick>
 80094b6:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80094b8:	e005      	b.n	80094c6 <HAL_RCCEx_PeriphCLKConfig+0x13d6>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80094ba:	f7fc f915 	bl	80056e8 <HAL_GetTick>
 80094be:	1bc0      	subs	r0, r0, r7
 80094c0:	2802      	cmp	r0, #2
 80094c2:	f200 84e9 	bhi.w	8009e98 <HAL_RCCEx_PeriphCLKConfig+0x1da8>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80094c6:	682b      	ldr	r3, [r5, #0]
 80094c8:	0118      	lsls	r0, r3, #4
 80094ca:	d4f6      	bmi.n	80094ba <HAL_RCCEx_PeriphCLKConfig+0x13ca>
 80094cc:	f104 0008 	add.w	r0, r4, #8
 80094d0:	f7fe fd5a 	bl	8007f88 <RCCEx_PLL2_Config.part.0>
 80094d4:	4605      	mov	r5, r0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80094d6:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 80094d8:	2d00      	cmp	r5, #0
 80094da:	f43f ae4a 	beq.w	8009172 <HAL_RCCEx_PeriphCLKConfig+0x1082>
 80094de:	e001      	b.n	80094e4 <HAL_RCCEx_PeriphCLKConfig+0x13f4>
 80094e0:	462e      	mov	r6, r5
 80094e2:	e5cd      	b.n	8009080 <HAL_RCCEx_PeriphCLKConfig+0xf90>
 80094e4:	462e      	mov	r6, r5
 80094e6:	e5da      	b.n	800909e <HAL_RCCEx_PeriphCLKConfig+0xfae>
 80094e8:	462e      	mov	r6, r5
 80094ea:	e5e4      	b.n	80090b6 <HAL_RCCEx_PeriphCLKConfig+0xfc6>
  __HAL_RCC_PLL3_DISABLE();
 80094ec:	4d94      	ldr	r5, [pc, #592]	; (8009740 <HAL_RCCEx_PeriphCLKConfig+0x1650>)
 80094ee:	682b      	ldr	r3, [r5, #0]
 80094f0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80094f4:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 80094f6:	f7fc f8f7 	bl	80056e8 <HAL_GetTick>
 80094fa:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80094fc:	e005      	b.n	800950a <HAL_RCCEx_PeriphCLKConfig+0x141a>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80094fe:	f7fc f8f3 	bl	80056e8 <HAL_GetTick>
 8009502:	1bc0      	subs	r0, r0, r7
 8009504:	2802      	cmp	r0, #2
 8009506:	f200 8404 	bhi.w	8009d12 <HAL_RCCEx_PeriphCLKConfig+0x1c22>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800950a:	682b      	ldr	r3, [r5, #0]
 800950c:	0098      	lsls	r0, r3, #2
 800950e:	d4f6      	bmi.n	80094fe <HAL_RCCEx_PeriphCLKConfig+0x140e>
 8009510:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8009514:	f7fe fd92 	bl	800803c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == RCC_PERIPHCLK_LPTIM3)
 8009518:	e9d4 3200 	ldrd	r3, r2, [r4]
 800951c:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 800951e:	2d00      	cmp	r5, #0
 8009520:	f43f a99a 	beq.w	8008858 <HAL_RCCEx_PeriphCLKConfig+0x768>
 8009524:	e356      	b.n	8009bd4 <HAL_RCCEx_PeriphCLKConfig+0x1ae4>
  __HAL_RCC_PLL3_DISABLE();
 8009526:	4d86      	ldr	r5, [pc, #536]	; (8009740 <HAL_RCCEx_PeriphCLKConfig+0x1650>)
 8009528:	682b      	ldr	r3, [r5, #0]
 800952a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800952e:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8009530:	f7fc f8da 	bl	80056e8 <HAL_GetTick>
 8009534:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009536:	e005      	b.n	8009544 <HAL_RCCEx_PeriphCLKConfig+0x1454>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009538:	f7fc f8d6 	bl	80056e8 <HAL_GetTick>
 800953c:	1bc0      	subs	r0, r0, r7
 800953e:	2802      	cmp	r0, #2
 8009540:	f200 8430 	bhi.w	8009da4 <HAL_RCCEx_PeriphCLKConfig+0x1cb4>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009544:	682b      	ldr	r3, [r5, #0]
 8009546:	0098      	lsls	r0, r3, #2
 8009548:	d4f6      	bmi.n	8009538 <HAL_RCCEx_PeriphCLKConfig+0x1448>
 800954a:	f104 0030 	add.w	r0, r4, #48	; 0x30
 800954e:	f7fe fd75 	bl	800803c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM4) == RCC_PERIPHCLK_LPTIM4)
 8009552:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009556:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8009558:	2d00      	cmp	r5, #0
 800955a:	f43f a9b2 	beq.w	80088c2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 800955e:	e336      	b.n	8009bce <HAL_RCCEx_PeriphCLKConfig+0x1ade>
  __HAL_RCC_PLL3_DISABLE();
 8009560:	4d77      	ldr	r5, [pc, #476]	; (8009740 <HAL_RCCEx_PeriphCLKConfig+0x1650>)
 8009562:	682b      	ldr	r3, [r5, #0]
 8009564:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009568:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 800956a:	f7fc f8bd 	bl	80056e8 <HAL_GetTick>
 800956e:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009570:	e005      	b.n	800957e <HAL_RCCEx_PeriphCLKConfig+0x148e>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009572:	f7fc f8b9 	bl	80056e8 <HAL_GetTick>
 8009576:	1bc0      	subs	r0, r0, r7
 8009578:	2802      	cmp	r0, #2
 800957a:	f200 83f9 	bhi.w	8009d70 <HAL_RCCEx_PeriphCLKConfig+0x1c80>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800957e:	682b      	ldr	r3, [r5, #0]
 8009580:	0098      	lsls	r0, r3, #2
 8009582:	d4f6      	bmi.n	8009572 <HAL_RCCEx_PeriphCLKConfig+0x1482>
 8009584:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8009588:	f7fe fd58 	bl	800803c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800958c:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009590:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8009592:	2d00      	cmp	r5, #0
 8009594:	f43e aeb1 	beq.w	80082fa <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8009598:	e328      	b.n	8009bec <HAL_RCCEx_PeriphCLKConfig+0x1afc>
  __HAL_RCC_PLL3_DISABLE();
 800959a:	4d69      	ldr	r5, [pc, #420]	; (8009740 <HAL_RCCEx_PeriphCLKConfig+0x1650>)
 800959c:	682b      	ldr	r3, [r5, #0]
 800959e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80095a2:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 80095a4:	f7fc f8a0 	bl	80056e8 <HAL_GetTick>
 80095a8:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80095aa:	e005      	b.n	80095b8 <HAL_RCCEx_PeriphCLKConfig+0x14c8>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80095ac:	f7fc f89c 	bl	80056e8 <HAL_GetTick>
 80095b0:	1bc0      	subs	r0, r0, r7
 80095b2:	2802      	cmp	r0, #2
 80095b4:	f200 83ee 	bhi.w	8009d94 <HAL_RCCEx_PeriphCLKConfig+0x1ca4>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80095b8:	682b      	ldr	r3, [r5, #0]
 80095ba:	0098      	lsls	r0, r3, #2
 80095bc:	d4f6      	bmi.n	80095ac <HAL_RCCEx_PeriphCLKConfig+0x14bc>
 80095be:	f104 0030 	add.w	r0, r4, #48	; 0x30
 80095c2:	f7fe fd3b 	bl	800803c <RCCEx_PLL3_Config.part.0>
 80095c6:	4605      	mov	r5, r0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80095c8:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 80095ca:	2d00      	cmp	r5, #0
 80095cc:	f43f ace1 	beq.w	8008f92 <HAL_RCCEx_PeriphCLKConfig+0xea2>
 80095d0:	e2f4      	b.n	8009bbc <HAL_RCCEx_PeriphCLKConfig+0x1acc>
  __HAL_RCC_PLL3_DISABLE();
 80095d2:	4d5b      	ldr	r5, [pc, #364]	; (8009740 <HAL_RCCEx_PeriphCLKConfig+0x1650>)
 80095d4:	682b      	ldr	r3, [r5, #0]
 80095d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80095da:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 80095dc:	f7fc f884 	bl	80056e8 <HAL_GetTick>
 80095e0:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80095e2:	e005      	b.n	80095f0 <HAL_RCCEx_PeriphCLKConfig+0x1500>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80095e4:	f7fc f880 	bl	80056e8 <HAL_GetTick>
 80095e8:	1bc0      	subs	r0, r0, r7
 80095ea:	2802      	cmp	r0, #2
 80095ec:	f200 83f2 	bhi.w	8009dd4 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80095f0:	682b      	ldr	r3, [r5, #0]
 80095f2:	009a      	lsls	r2, r3, #2
 80095f4:	d4f6      	bmi.n	80095e4 <HAL_RCCEx_PeriphCLKConfig+0x14f4>
 80095f6:	f104 0030 	add.w	r0, r4, #48	; 0x30
 80095fa:	f7fe fd1f 	bl	800803c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI5) == RCC_PERIPHCLK_SPI5)
 80095fe:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009602:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8009604:	2d00      	cmp	r5, #0
 8009606:	f43f ac91 	beq.w	8008f2c <HAL_RCCEx_PeriphCLKConfig+0xe3c>
 800960a:	e2dd      	b.n	8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x1ad8>
  __HAL_RCC_PLL3_DISABLE();
 800960c:	4d4c      	ldr	r5, [pc, #304]	; (8009740 <HAL_RCCEx_PeriphCLKConfig+0x1650>)
 800960e:	682b      	ldr	r3, [r5, #0]
 8009610:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009614:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8009616:	f7fc f867 	bl	80056e8 <HAL_GetTick>
 800961a:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800961c:	e005      	b.n	800962a <HAL_RCCEx_PeriphCLKConfig+0x153a>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800961e:	f7fc f863 	bl	80056e8 <HAL_GetTick>
 8009622:	1bc0      	subs	r0, r0, r7
 8009624:	2802      	cmp	r0, #2
 8009626:	f200 836e 	bhi.w	8009d06 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800962a:	682b      	ldr	r3, [r5, #0]
 800962c:	0098      	lsls	r0, r3, #2
 800962e:	d4f6      	bmi.n	800961e <HAL_RCCEx_PeriphCLKConfig+0x152e>
 8009630:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8009634:	f7fe fd02 	bl	800803c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8009638:	e9d4 3200 	ldrd	r3, r2, [r4]
 800963c:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 800963e:	2d00      	cmp	r5, #0
 8009640:	f43e ae91 	beq.w	8008366 <HAL_RCCEx_PeriphCLKConfig+0x276>
 8009644:	e2cc      	b.n	8009be0 <HAL_RCCEx_PeriphCLKConfig+0x1af0>
  __HAL_RCC_PLL3_DISABLE();
 8009646:	4d3e      	ldr	r5, [pc, #248]	; (8009740 <HAL_RCCEx_PeriphCLKConfig+0x1650>)
 8009648:	682b      	ldr	r3, [r5, #0]
 800964a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800964e:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8009650:	f7fc f84a 	bl	80056e8 <HAL_GetTick>
 8009654:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009656:	e005      	b.n	8009664 <HAL_RCCEx_PeriphCLKConfig+0x1574>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009658:	f7fc f846 	bl	80056e8 <HAL_GetTick>
 800965c:	1bc0      	subs	r0, r0, r7
 800965e:	2802      	cmp	r0, #2
 8009660:	f200 836e 	bhi.w	8009d40 <HAL_RCCEx_PeriphCLKConfig+0x1c50>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009664:	682b      	ldr	r3, [r5, #0]
 8009666:	0098      	lsls	r0, r3, #2
 8009668:	d4f6      	bmi.n	8009658 <HAL_RCCEx_PeriphCLKConfig+0x1568>
 800966a:	f104 0030 	add.w	r0, r4, #48	; 0x30
 800966e:	f7fe fce5 	bl	800803c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART11) == RCC_PERIPHCLK_USART11)
 8009672:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009676:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8009678:	2d00      	cmp	r5, #0
 800967a:	f43e af41 	beq.w	8008500 <HAL_RCCEx_PeriphCLKConfig+0x410>
 800967e:	e291      	b.n	8009ba4 <HAL_RCCEx_PeriphCLKConfig+0x1ab4>
  __HAL_RCC_PLL3_DISABLE();
 8009680:	4d2f      	ldr	r5, [pc, #188]	; (8009740 <HAL_RCCEx_PeriphCLKConfig+0x1650>)
 8009682:	682b      	ldr	r3, [r5, #0]
 8009684:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009688:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 800968a:	f7fc f82d 	bl	80056e8 <HAL_GetTick>
 800968e:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009690:	e005      	b.n	800969e <HAL_RCCEx_PeriphCLKConfig+0x15ae>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009692:	f7fc f829 	bl	80056e8 <HAL_GetTick>
 8009696:	1bc0      	subs	r0, r0, r7
 8009698:	2802      	cmp	r0, #2
 800969a:	f200 8346 	bhi.w	8009d2a <HAL_RCCEx_PeriphCLKConfig+0x1c3a>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800969e:	682b      	ldr	r3, [r5, #0]
 80096a0:	0098      	lsls	r0, r3, #2
 80096a2:	d4f6      	bmi.n	8009692 <HAL_RCCEx_PeriphCLKConfig+0x15a2>
 80096a4:	f104 0030 	add.w	r0, r4, #48	; 0x30
 80096a8:	f7fe fcc8 	bl	800803c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM5) == RCC_PERIPHCLK_LPTIM5)
 80096ac:	e9d4 3200 	ldrd	r3, r2, [r4]
 80096b0:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 80096b2:	2d00      	cmp	r5, #0
 80096b4:	f43f a93d 	beq.w	8008932 <HAL_RCCEx_PeriphCLKConfig+0x842>
 80096b8:	e277      	b.n	8009baa <HAL_RCCEx_PeriphCLKConfig+0x1aba>
  __HAL_RCC_PLL3_DISABLE();
 80096ba:	4d21      	ldr	r5, [pc, #132]	; (8009740 <HAL_RCCEx_PeriphCLKConfig+0x1650>)
 80096bc:	682b      	ldr	r3, [r5, #0]
 80096be:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80096c2:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 80096c4:	f7fc f810 	bl	80056e8 <HAL_GetTick>
 80096c8:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80096ca:	e005      	b.n	80096d8 <HAL_RCCEx_PeriphCLKConfig+0x15e8>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80096cc:	f7fc f80c 	bl	80056e8 <HAL_GetTick>
 80096d0:	1bc0      	subs	r0, r0, r7
 80096d2:	2802      	cmp	r0, #2
 80096d4:	f200 8323 	bhi.w	8009d1e <HAL_RCCEx_PeriphCLKConfig+0x1c2e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80096d8:	682b      	ldr	r3, [r5, #0]
 80096da:	0098      	lsls	r0, r3, #2
 80096dc:	d4f6      	bmi.n	80096cc <HAL_RCCEx_PeriphCLKConfig+0x15dc>
 80096de:	f104 0030 	add.w	r0, r4, #48	; 0x30
 80096e2:	f7fe fcab 	bl	800803c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART9) == RCC_PERIPHCLK_UART9)
 80096e6:	e9d4 3200 	ldrd	r3, r2, [r4]
 80096ea:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 80096ec:	2d00      	cmp	r5, #0
 80096ee:	f43e aea0 	beq.w	8008432 <HAL_RCCEx_PeriphCLKConfig+0x342>
 80096f2:	e278      	b.n	8009be6 <HAL_RCCEx_PeriphCLKConfig+0x1af6>
  __HAL_RCC_PLL3_DISABLE();
 80096f4:	4d12      	ldr	r5, [pc, #72]	; (8009740 <HAL_RCCEx_PeriphCLKConfig+0x1650>)
 80096f6:	682b      	ldr	r3, [r5, #0]
 80096f8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80096fc:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 80096fe:	f7fb fff3 	bl	80056e8 <HAL_GetTick>
 8009702:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009704:	e005      	b.n	8009712 <HAL_RCCEx_PeriphCLKConfig+0x1622>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009706:	f7fb ffef 	bl	80056e8 <HAL_GetTick>
 800970a:	1bc0      	subs	r0, r0, r7
 800970c:	2802      	cmp	r0, #2
 800970e:	f200 8329 	bhi.w	8009d64 <HAL_RCCEx_PeriphCLKConfig+0x1c74>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009712:	682b      	ldr	r3, [r5, #0]
 8009714:	0098      	lsls	r0, r3, #2
 8009716:	d4f6      	bmi.n	8009706 <HAL_RCCEx_PeriphCLKConfig+0x1616>
 8009718:	f104 0030 	add.w	r0, r4, #48	; 0x30
 800971c:	f7fe fc8e 	bl	800803c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8009720:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009724:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8009726:	2d00      	cmp	r5, #0
 8009728:	f43e ad81 	beq.w	800822e <HAL_RCCEx_PeriphCLKConfig+0x13e>
 800972c:	e237      	b.n	8009b9e <HAL_RCCEx_PeriphCLKConfig+0x1aae>
  __HAL_RCC_PLL3_DISABLE();
 800972e:	4d04      	ldr	r5, [pc, #16]	; (8009740 <HAL_RCCEx_PeriphCLKConfig+0x1650>)
 8009730:	682b      	ldr	r3, [r5, #0]
 8009732:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009736:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8009738:	f7fb ffd6 	bl	80056e8 <HAL_GetTick>
 800973c:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800973e:	e007      	b.n	8009750 <HAL_RCCEx_PeriphCLKConfig+0x1660>
 8009740:	44020c00 	.word	0x44020c00
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009744:	f7fb ffd0 	bl	80056e8 <HAL_GetTick>
 8009748:	1bc0      	subs	r0, r0, r7
 800974a:	2802      	cmp	r0, #2
 800974c:	f200 82d5 	bhi.w	8009cfa <HAL_RCCEx_PeriphCLKConfig+0x1c0a>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009750:	682b      	ldr	r3, [r5, #0]
 8009752:	0098      	lsls	r0, r3, #2
 8009754:	d4f6      	bmi.n	8009744 <HAL_RCCEx_PeriphCLKConfig+0x1654>
 8009756:	f104 0030 	add.w	r0, r4, #48	; 0x30
 800975a:	f7fe fc6f 	bl	800803c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM6) == RCC_PERIPHCLK_LPTIM6)
 800975e:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009762:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8009764:	2d00      	cmp	r5, #0
 8009766:	f43f a919 	beq.w	800899c <HAL_RCCEx_PeriphCLKConfig+0x8ac>
 800976a:	e209      	b.n	8009b80 <HAL_RCCEx_PeriphCLKConfig+0x1a90>
  __HAL_RCC_PLL3_DISABLE();
 800976c:	4db0      	ldr	r5, [pc, #704]	; (8009a30 <HAL_RCCEx_PeriphCLKConfig+0x1940>)
 800976e:	682b      	ldr	r3, [r5, #0]
 8009770:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009774:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8009776:	f7fb ffb7 	bl	80056e8 <HAL_GetTick>
 800977a:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800977c:	e005      	b.n	800978a <HAL_RCCEx_PeriphCLKConfig+0x169a>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800977e:	f7fb ffb3 	bl	80056e8 <HAL_GetTick>
 8009782:	1bc0      	subs	r0, r0, r7
 8009784:	2802      	cmp	r0, #2
 8009786:	f200 82e7 	bhi.w	8009d58 <HAL_RCCEx_PeriphCLKConfig+0x1c68>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800978a:	682b      	ldr	r3, [r5, #0]
 800978c:	0098      	lsls	r0, r3, #2
 800978e:	d4f6      	bmi.n	800977e <HAL_RCCEx_PeriphCLKConfig+0x168e>
 8009790:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8009794:	f7fe fc52 	bl	800803c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART10) == RCC_PERIPHCLK_USART10)
 8009798:	e9d4 3200 	ldrd	r3, r2, [r4]
 800979c:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 800979e:	2d00      	cmp	r5, #0
 80097a0:	f43e ae7a 	beq.w	8008498 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
 80097a4:	e204      	b.n	8009bb0 <HAL_RCCEx_PeriphCLKConfig+0x1ac0>
  __HAL_RCC_PLL3_DISABLE();
 80097a6:	4da2      	ldr	r5, [pc, #648]	; (8009a30 <HAL_RCCEx_PeriphCLKConfig+0x1940>)
 80097a8:	682b      	ldr	r3, [r5, #0]
 80097aa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80097ae:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 80097b0:	f7fb ff9a 	bl	80056e8 <HAL_GetTick>
 80097b4:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80097b6:	e005      	b.n	80097c4 <HAL_RCCEx_PeriphCLKConfig+0x16d4>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80097b8:	f7fb ff96 	bl	80056e8 <HAL_GetTick>
 80097bc:	1bc0      	subs	r0, r0, r7
 80097be:	2802      	cmp	r0, #2
 80097c0:	f200 82e2 	bhi.w	8009d88 <HAL_RCCEx_PeriphCLKConfig+0x1c98>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80097c4:	682b      	ldr	r3, [r5, #0]
 80097c6:	0098      	lsls	r0, r3, #2
 80097c8:	d4f6      	bmi.n	80097b8 <HAL_RCCEx_PeriphCLKConfig+0x16c8>
 80097ca:	f104 0030 	add.w	r0, r4, #48	; 0x30
 80097ce:	f7fe fc35 	bl	800803c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80097d2:	e9d4 3200 	ldrd	r3, r2, [r4]
 80097d6:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 80097d8:	2d00      	cmp	r5, #0
 80097da:	f43f a808 	beq.w	80087ee <HAL_RCCEx_PeriphCLKConfig+0x6fe>
 80097de:	e1d5      	b.n	8009b8c <HAL_RCCEx_PeriphCLKConfig+0x1a9c>
  __HAL_RCC_PLL3_DISABLE();
 80097e0:	4d93      	ldr	r5, [pc, #588]	; (8009a30 <HAL_RCCEx_PeriphCLKConfig+0x1940>)
 80097e2:	682b      	ldr	r3, [r5, #0]
 80097e4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80097e8:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 80097ea:	f7fb ff7d 	bl	80056e8 <HAL_GetTick>
 80097ee:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80097f0:	e005      	b.n	80097fe <HAL_RCCEx_PeriphCLKConfig+0x170e>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80097f2:	f7fb ff79 	bl	80056e8 <HAL_GetTick>
 80097f6:	1bc0      	subs	r0, r0, r7
 80097f8:	2802      	cmp	r0, #2
 80097fa:	f200 8352 	bhi.w	8009ea2 <HAL_RCCEx_PeriphCLKConfig+0x1db2>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80097fe:	682b      	ldr	r3, [r5, #0]
 8009800:	009a      	lsls	r2, r3, #2
 8009802:	d4f6      	bmi.n	80097f2 <HAL_RCCEx_PeriphCLKConfig+0x1702>
 8009804:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8009808:	f7fe fc18 	bl	800803c <RCCEx_PLL3_Config.part.0>
 800980c:	4605      	mov	r5, r0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800980e:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8009810:	2d00      	cmp	r5, #0
 8009812:	f43f acc1 	beq.w	8009198 <HAL_RCCEx_PeriphCLKConfig+0x10a8>
 8009816:	e667      	b.n	80094e8 <HAL_RCCEx_PeriphCLKConfig+0x13f8>
  __HAL_RCC_PLL3_DISABLE();
 8009818:	4d85      	ldr	r5, [pc, #532]	; (8009a30 <HAL_RCCEx_PeriphCLKConfig+0x1940>)
 800981a:	682b      	ldr	r3, [r5, #0]
 800981c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009820:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8009822:	f7fb ff61 	bl	80056e8 <HAL_GetTick>
 8009826:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009828:	e005      	b.n	8009836 <HAL_RCCEx_PeriphCLKConfig+0x1746>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800982a:	f7fb ff5d 	bl	80056e8 <HAL_GetTick>
 800982e:	1bc0      	subs	r0, r0, r7
 8009830:	2802      	cmp	r0, #2
 8009832:	f200 82c3 	bhi.w	8009dbc <HAL_RCCEx_PeriphCLKConfig+0x1ccc>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009836:	682b      	ldr	r3, [r5, #0]
 8009838:	0098      	lsls	r0, r3, #2
 800983a:	d4f6      	bmi.n	800982a <HAL_RCCEx_PeriphCLKConfig+0x173a>
 800983c:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8009840:	f7fe fbfc 	bl	800803c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8009844:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009848:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 800984a:	2d00      	cmp	r5, #0
 800984c:	f43f a8db 	beq.w	8008a06 <HAL_RCCEx_PeriphCLKConfig+0x916>
 8009850:	e19f      	b.n	8009b92 <HAL_RCCEx_PeriphCLKConfig+0x1aa2>
 8009852:	462e      	mov	r6, r5
 8009854:	f7ff b976 	b.w	8008b44 <HAL_RCCEx_PeriphCLKConfig+0xa54>
  __HAL_RCC_PLL3_DISABLE();
 8009858:	4d75      	ldr	r5, [pc, #468]	; (8009a30 <HAL_RCCEx_PeriphCLKConfig+0x1940>)
 800985a:	682b      	ldr	r3, [r5, #0]
 800985c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009860:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8009862:	f7fb ff41 	bl	80056e8 <HAL_GetTick>
 8009866:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009868:	e005      	b.n	8009876 <HAL_RCCEx_PeriphCLKConfig+0x1786>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800986a:	f7fb ff3d 	bl	80056e8 <HAL_GetTick>
 800986e:	1bc0      	subs	r0, r0, r7
 8009870:	2802      	cmp	r0, #2
 8009872:	f200 8283 	bhi.w	8009d7c <HAL_RCCEx_PeriphCLKConfig+0x1c8c>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009876:	682b      	ldr	r3, [r5, #0]
 8009878:	0098      	lsls	r0, r3, #2
 800987a:	d4f6      	bmi.n	800986a <HAL_RCCEx_PeriphCLKConfig+0x177a>
 800987c:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8009880:	f7fe fbdc 	bl	800803c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009884:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009888:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 800988a:	2d00      	cmp	r5, #0
 800988c:	f43e aee3 	beq.w	8008656 <HAL_RCCEx_PeriphCLKConfig+0x566>
 8009890:	e197      	b.n	8009bc2 <HAL_RCCEx_PeriphCLKConfig+0x1ad2>
  __HAL_RCC_PLL3_DISABLE();
 8009892:	4d67      	ldr	r5, [pc, #412]	; (8009a30 <HAL_RCCEx_PeriphCLKConfig+0x1940>)
 8009894:	682b      	ldr	r3, [r5, #0]
 8009896:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800989a:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 800989c:	f7fb ff24 	bl	80056e8 <HAL_GetTick>
 80098a0:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80098a2:	e005      	b.n	80098b0 <HAL_RCCEx_PeriphCLKConfig+0x17c0>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80098a4:	f7fb ff20 	bl	80056e8 <HAL_GetTick>
 80098a8:	1bc0      	subs	r0, r0, r7
 80098aa:	2802      	cmp	r0, #2
 80098ac:	f200 824e 	bhi.w	8009d4c <HAL_RCCEx_PeriphCLKConfig+0x1c5c>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80098b0:	682b      	ldr	r3, [r5, #0]
 80098b2:	0098      	lsls	r0, r3, #2
 80098b4:	d4f6      	bmi.n	80098a4 <HAL_RCCEx_PeriphCLKConfig+0x17b4>
 80098b6:	f104 0030 	add.w	r0, r4, #48	; 0x30
 80098ba:	f7fe fbbf 	bl	800803c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80098be:	e9d4 3200 	ldrd	r3, r2, [r4]
 80098c2:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 80098c4:	2d00      	cmp	r5, #0
 80098c6:	f43e ad81 	beq.w	80083cc <HAL_RCCEx_PeriphCLKConfig+0x2dc>
 80098ca:	e174      	b.n	8009bb6 <HAL_RCCEx_PeriphCLKConfig+0x1ac6>
  __HAL_RCC_PLL3_DISABLE();
 80098cc:	4d58      	ldr	r5, [pc, #352]	; (8009a30 <HAL_RCCEx_PeriphCLKConfig+0x1940>)
 80098ce:	682b      	ldr	r3, [r5, #0]
 80098d0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80098d4:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 80098d6:	f7fb ff07 	bl	80056e8 <HAL_GetTick>
 80098da:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80098dc:	e005      	b.n	80098ea <HAL_RCCEx_PeriphCLKConfig+0x17fa>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80098de:	f7fb ff03 	bl	80056e8 <HAL_GetTick>
 80098e2:	1bc0      	subs	r0, r0, r7
 80098e4:	2802      	cmp	r0, #2
 80098e6:	f200 8202 	bhi.w	8009cee <HAL_RCCEx_PeriphCLKConfig+0x1bfe>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80098ea:	682b      	ldr	r3, [r5, #0]
 80098ec:	0098      	lsls	r0, r3, #2
 80098ee:	d4f6      	bmi.n	80098de <HAL_RCCEx_PeriphCLKConfig+0x17ee>
 80098f0:	f104 0030 	add.w	r0, r4, #48	; 0x30
 80098f4:	f7fe fba2 	bl	800803c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80098f8:	e9d4 3200 	ldrd	r3, r2, [r4]
 80098fc:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 80098fe:	2d00      	cmp	r5, #0
 8009900:	f43e aede 	beq.w	80086c0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8009904:	e148      	b.n	8009b98 <HAL_RCCEx_PeriphCLKConfig+0x1aa8>
  __HAL_RCC_PLL3_DISABLE();
 8009906:	4d4a      	ldr	r5, [pc, #296]	; (8009a30 <HAL_RCCEx_PeriphCLKConfig+0x1940>)
 8009908:	682b      	ldr	r3, [r5, #0]
 800990a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800990e:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8009910:	f7fb feea 	bl	80056e8 <HAL_GetTick>
 8009914:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009916:	e005      	b.n	8009924 <HAL_RCCEx_PeriphCLKConfig+0x1834>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009918:	f7fb fee6 	bl	80056e8 <HAL_GetTick>
 800991c:	1bc0      	subs	r0, r0, r7
 800991e:	2802      	cmp	r0, #2
 8009920:	f200 8209 	bhi.w	8009d36 <HAL_RCCEx_PeriphCLKConfig+0x1c46>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009924:	682b      	ldr	r3, [r5, #0]
 8009926:	0098      	lsls	r0, r3, #2
 8009928:	d4f6      	bmi.n	8009918 <HAL_RCCEx_PeriphCLKConfig+0x1828>
 800992a:	f104 0030 	add.w	r0, r4, #48	; 0x30
 800992e:	f7fe fb85 	bl	800803c <RCCEx_PLL3_Config.part.0>
 8009932:	4605      	mov	r5, r0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8009934:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8009936:	2d00      	cmp	r5, #0
 8009938:	f43f ab5d 	beq.w	8008ff6 <HAL_RCCEx_PeriphCLKConfig+0xf06>
 800993c:	e123      	b.n	8009b86 <HAL_RCCEx_PeriphCLKConfig+0x1a96>
  __HAL_RCC_PLL3_DISABLE();
 800993e:	4d3c      	ldr	r5, [pc, #240]	; (8009a30 <HAL_RCCEx_PeriphCLKConfig+0x1940>)
 8009940:	682b      	ldr	r3, [r5, #0]
 8009942:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009946:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8009948:	f7fb fece 	bl	80056e8 <HAL_GetTick>
 800994c:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800994e:	e005      	b.n	800995c <HAL_RCCEx_PeriphCLKConfig+0x186c>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009950:	f7fb feca 	bl	80056e8 <HAL_GetTick>
 8009954:	1bc0      	subs	r0, r0, r7
 8009956:	2802      	cmp	r0, #2
 8009958:	f200 81c3 	bhi.w	8009ce2 <HAL_RCCEx_PeriphCLKConfig+0x1bf2>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800995c:	682b      	ldr	r3, [r5, #0]
 800995e:	0098      	lsls	r0, r3, #2
 8009960:	d4f6      	bmi.n	8009950 <HAL_RCCEx_PeriphCLKConfig+0x1860>
 8009962:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8009966:	f7fe fb69 	bl	800803c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800996a:	e9d4 3200 	ldrd	r3, r2, [r4]
 800996e:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8009970:	2d00      	cmp	r5, #0
 8009972:	f43e ac8f 	beq.w	8008294 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8009976:	e100      	b.n	8009b7a <HAL_RCCEx_PeriphCLKConfig+0x1a8a>
  __HAL_RCC_PLL2_DISABLE();
 8009978:	4d2d      	ldr	r5, [pc, #180]	; (8009a30 <HAL_RCCEx_PeriphCLKConfig+0x1940>)
 800997a:	682b      	ldr	r3, [r5, #0]
 800997c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8009980:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8009982:	f7fb feb1 	bl	80056e8 <HAL_GetTick>
 8009986:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009988:	e005      	b.n	8009996 <HAL_RCCEx_PeriphCLKConfig+0x18a6>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800998a:	f7fb fead 	bl	80056e8 <HAL_GetTick>
 800998e:	1bc0      	subs	r0, r0, r7
 8009990:	2802      	cmp	r0, #2
 8009992:	f200 827c 	bhi.w	8009e8e <HAL_RCCEx_PeriphCLKConfig+0x1d9e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009996:	682b      	ldr	r3, [r5, #0]
 8009998:	011b      	lsls	r3, r3, #4
 800999a:	d4f6      	bmi.n	800998a <HAL_RCCEx_PeriphCLKConfig+0x189a>
 800999c:	f104 0008 	add.w	r0, r4, #8
 80099a0:	f7fe faf2 	bl	8007f88 <RCCEx_PLL2_Config.part.0>
 80099a4:	4605      	mov	r5, r0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80099a6:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 80099a8:	2d00      	cmp	r5, #0
 80099aa:	f43f abc3 	beq.w	8009134 <HAL_RCCEx_PeriphCLKConfig+0x1044>
 80099ae:	e597      	b.n	80094e0 <HAL_RCCEx_PeriphCLKConfig+0x13f0>
  __HAL_RCC_PLL3_DISABLE();
 80099b0:	4d1f      	ldr	r5, [pc, #124]	; (8009a30 <HAL_RCCEx_PeriphCLKConfig+0x1940>)
 80099b2:	682b      	ldr	r3, [r5, #0]
 80099b4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80099b8:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 80099ba:	f7fb fe95 	bl	80056e8 <HAL_GetTick>
 80099be:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80099c0:	e005      	b.n	80099ce <HAL_RCCEx_PeriphCLKConfig+0x18de>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80099c2:	f7fb fe91 	bl	80056e8 <HAL_GetTick>
 80099c6:	1bc0      	subs	r0, r0, r7
 80099c8:	2802      	cmp	r0, #2
 80099ca:	f200 820f 	bhi.w	8009dec <HAL_RCCEx_PeriphCLKConfig+0x1cfc>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80099ce:	682b      	ldr	r3, [r5, #0]
 80099d0:	009b      	lsls	r3, r3, #2
 80099d2:	d4f6      	bmi.n	80099c2 <HAL_RCCEx_PeriphCLKConfig+0x18d2>
 80099d4:	f104 0030 	add.w	r0, r4, #48	; 0x30
 80099d8:	f7fe fb30 	bl	800803c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 80099dc:	e9d4 3200 	ldrd	r3, r2, [r4]
 80099e0:	4605      	mov	r5, r0
 80099e2:	f7ff ba6b 	b.w	8008ebc <HAL_RCCEx_PeriphCLKConfig+0xdcc>
  __HAL_RCC_PLL3_DISABLE();
 80099e6:	4d12      	ldr	r5, [pc, #72]	; (8009a30 <HAL_RCCEx_PeriphCLKConfig+0x1940>)
 80099e8:	682b      	ldr	r3, [r5, #0]
 80099ea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80099ee:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 80099f0:	f7fb fe7a 	bl	80056e8 <HAL_GetTick>
 80099f4:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80099f6:	e005      	b.n	8009a04 <HAL_RCCEx_PeriphCLKConfig+0x1914>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80099f8:	f7fb fe76 	bl	80056e8 <HAL_GetTick>
 80099fc:	1bc0      	subs	r0, r0, r7
 80099fe:	2802      	cmp	r0, #2
 8009a00:	f200 81ee 	bhi.w	8009de0 <HAL_RCCEx_PeriphCLKConfig+0x1cf0>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009a04:	682b      	ldr	r3, [r5, #0]
 8009a06:	0098      	lsls	r0, r3, #2
 8009a08:	d4f6      	bmi.n	80099f8 <HAL_RCCEx_PeriphCLKConfig+0x1908>
 8009a0a:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8009a0e:	f7fe fb15 	bl	800803c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8009a12:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009a16:	4605      	mov	r5, r0
 8009a18:	f7ff b864 	b.w	8008ae4 <HAL_RCCEx_PeriphCLKConfig+0x9f4>
  __HAL_RCC_PLL3_DISABLE();
 8009a1c:	4d04      	ldr	r5, [pc, #16]	; (8009a30 <HAL_RCCEx_PeriphCLKConfig+0x1940>)
 8009a1e:	682b      	ldr	r3, [r5, #0]
 8009a20:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009a24:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8009a26:	f7fb fe5f 	bl	80056e8 <HAL_GetTick>
 8009a2a:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009a2c:	e008      	b.n	8009a40 <HAL_RCCEx_PeriphCLKConfig+0x1950>
 8009a2e:	bf00      	nop
 8009a30:	44020c00 	.word	0x44020c00
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009a34:	f7fb fe58 	bl	80056e8 <HAL_GetTick>
 8009a38:	1bc0      	subs	r0, r0, r7
 8009a3a:	2802      	cmp	r0, #2
 8009a3c:	f200 81dc 	bhi.w	8009df8 <HAL_RCCEx_PeriphCLKConfig+0x1d08>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009a40:	682b      	ldr	r3, [r5, #0]
 8009a42:	0098      	lsls	r0, r3, #2
 8009a44:	d4f6      	bmi.n	8009a34 <HAL_RCCEx_PeriphCLKConfig+0x1944>
 8009a46:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8009a4a:	f7fe faf7 	bl	800803c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
 8009a4e:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009a52:	4605      	mov	r5, r0
 8009a54:	f7ff b80d 	b.w	8008a72 <HAL_RCCEx_PeriphCLKConfig+0x982>
  __HAL_RCC_PLL3_DISABLE();
 8009a58:	4dd1      	ldr	r5, [pc, #836]	; (8009da0 <HAL_RCCEx_PeriphCLKConfig+0x1cb0>)
 8009a5a:	682b      	ldr	r3, [r5, #0]
 8009a5c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009a60:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8009a62:	f7fb fe41 	bl	80056e8 <HAL_GetTick>
 8009a66:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009a68:	e005      	b.n	8009a76 <HAL_RCCEx_PeriphCLKConfig+0x1986>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009a6a:	f7fb fe3d 	bl	80056e8 <HAL_GetTick>
 8009a6e:	1bc0      	subs	r0, r0, r7
 8009a70:	2802      	cmp	r0, #2
 8009a72:	f200 81c7 	bhi.w	8009e04 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009a76:	682b      	ldr	r3, [r5, #0]
 8009a78:	0098      	lsls	r0, r3, #2
 8009a7a:	d4f6      	bmi.n	8009a6a <HAL_RCCEx_PeriphCLKConfig+0x197a>
 8009a7c:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8009a80:	f7fe fadc 	bl	800803c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8009a84:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009a88:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8009a8a:	2d00      	cmp	r5, #0
 8009a8c:	f43f a9b5 	beq.w	8008dfa <HAL_RCCEx_PeriphCLKConfig+0xd0a>
 8009a90:	462e      	mov	r6, r5
 8009a92:	f7ff b9bc 	b.w	8008e0e <HAL_RCCEx_PeriphCLKConfig+0xd1e>
  __HAL_RCC_PLL2_DISABLE();
 8009a96:	4dc2      	ldr	r5, [pc, #776]	; (8009da0 <HAL_RCCEx_PeriphCLKConfig+0x1cb0>)
 8009a98:	682b      	ldr	r3, [r5, #0]
 8009a9a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8009a9e:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8009aa0:	f7fb fe22 	bl	80056e8 <HAL_GetTick>
 8009aa4:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009aa6:	e005      	b.n	8009ab4 <HAL_RCCEx_PeriphCLKConfig+0x19c4>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009aa8:	f7fb fe1e 	bl	80056e8 <HAL_GetTick>
 8009aac:	1bc0      	subs	r0, r0, r7
 8009aae:	2802      	cmp	r0, #2
 8009ab0:	f200 81a8 	bhi.w	8009e04 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009ab4:	682b      	ldr	r3, [r5, #0]
 8009ab6:	011b      	lsls	r3, r3, #4
 8009ab8:	d4f6      	bmi.n	8009aa8 <HAL_RCCEx_PeriphCLKConfig+0x19b8>
 8009aba:	f104 0008 	add.w	r0, r4, #8
 8009abe:	f7fe fa63 	bl	8007f88 <RCCEx_PLL2_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8009ac2:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009ac6:	4605      	mov	r5, r0
 8009ac8:	f7ff b994 	b.w	8008df4 <HAL_RCCEx_PeriphCLKConfig+0xd04>
 8009acc:	462e      	mov	r6, r5
 8009ace:	f7ff b82f 	b.w	8008b30 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8009ad2:	462e      	mov	r6, r5
 8009ad4:	f7fe be46 	b.w	8008764 <HAL_RCCEx_PeriphCLKConfig+0x674>
 8009ad8:	462e      	mov	r6, r5
 8009ada:	f7fe be51 	b.w	8008780 <HAL_RCCEx_PeriphCLKConfig+0x690>
 8009ade:	462e      	mov	r6, r5
 8009ae0:	f7fe be0a 	b.w	80086f8 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8009ae4:	462e      	mov	r6, r5
 8009ae6:	f7fe be19 	b.w	800871c <HAL_RCCEx_PeriphCLKConfig+0x62c>
 8009aea:	462e      	mov	r6, r5
 8009aec:	f7fe be28 	b.w	8008740 <HAL_RCCEx_PeriphCLKConfig+0x650>
    switch (pPeriphClkInit->Usart2ClockSelection)
 8009af0:	4635      	mov	r5, r6
    if (ret == HAL_OK)
 8009af2:	2d00      	cmp	r5, #0
 8009af4:	f040 81c8 	bne.w	8009e88 <HAL_RCCEx_PeriphCLKConfig+0x1d98>
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8009af8:	4fa9      	ldr	r7, [pc, #676]	; (8009da0 <HAL_RCCEx_PeriphCLKConfig+0x1cb0>)
 8009afa:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8009afc:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
 8009b00:	f021 0138 	bic.w	r1, r1, #56	; 0x38
 8009b04:	4301      	orrs	r1, r0
 8009b06:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
 8009b0a:	f7fe bb68 	b.w	80081de <HAL_RCCEx_PeriphCLKConfig+0xee>
  __HAL_RCC_PLL2_DISABLE();
 8009b0e:	4da4      	ldr	r5, [pc, #656]	; (8009da0 <HAL_RCCEx_PeriphCLKConfig+0x1cb0>)
 8009b10:	682b      	ldr	r3, [r5, #0]
 8009b12:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8009b16:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8009b18:	f7fb fde6 	bl	80056e8 <HAL_GetTick>
 8009b1c:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009b1e:	e005      	b.n	8009b2c <HAL_RCCEx_PeriphCLKConfig+0x1a3c>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009b20:	f7fb fde2 	bl	80056e8 <HAL_GetTick>
 8009b24:	1bc0      	subs	r0, r0, r7
 8009b26:	2802      	cmp	r0, #2
 8009b28:	f200 814e 	bhi.w	8009dc8 <HAL_RCCEx_PeriphCLKConfig+0x1cd8>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009b2c:	682b      	ldr	r3, [r5, #0]
 8009b2e:	011b      	lsls	r3, r3, #4
 8009b30:	d4f6      	bmi.n	8009b20 <HAL_RCCEx_PeriphCLKConfig+0x1a30>
 8009b32:	f104 0008 	add.w	r0, r4, #8
 8009b36:	f7fe fa27 	bl	8007f88 <RCCEx_PLL2_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART12) == RCC_PERIPHCLK_UART12)
 8009b3a:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009b3e:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8009b40:	2d00      	cmp	r5, #0
 8009b42:	f43f aae3 	beq.w	800910c <HAL_RCCEx_PeriphCLKConfig+0x101c>
 8009b46:	e048      	b.n	8009bda <HAL_RCCEx_PeriphCLKConfig+0x1aea>
  __HAL_RCC_PLL2_DISABLE();
 8009b48:	4d95      	ldr	r5, [pc, #596]	; (8009da0 <HAL_RCCEx_PeriphCLKConfig+0x1cb0>)
 8009b4a:	682b      	ldr	r3, [r5, #0]
 8009b4c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8009b50:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8009b52:	f7fb fdc9 	bl	80056e8 <HAL_GetTick>
 8009b56:	4606      	mov	r6, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009b58:	e005      	b.n	8009b66 <HAL_RCCEx_PeriphCLKConfig+0x1a76>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009b5a:	f7fb fdc5 	bl	80056e8 <HAL_GetTick>
 8009b5e:	1b80      	subs	r0, r0, r6
 8009b60:	2802      	cmp	r0, #2
 8009b62:	f200 80b9 	bhi.w	8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x1be8>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009b66:	682b      	ldr	r3, [r5, #0]
 8009b68:	011f      	lsls	r7, r3, #4
 8009b6a:	d4f6      	bmi.n	8009b5a <HAL_RCCEx_PeriphCLKConfig+0x1a6a>
 8009b6c:	f104 0008 	add.w	r0, r4, #8
 8009b70:	f7fe fa0a 	bl	8007f88 <RCCEx_PLL2_Config.part.0>
 8009b74:	4606      	mov	r6, r0
 8009b76:	f7fe baf1 	b.w	800815c <HAL_RCCEx_PeriphCLKConfig+0x6c>
 8009b7a:	462e      	mov	r6, r5
 8009b7c:	f7fe bb93 	b.w	80082a6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8009b80:	462e      	mov	r6, r5
 8009b82:	f7fe bf15 	b.w	80089b0 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 8009b86:	462e      	mov	r6, r5
 8009b88:	f7ff ba3f 	b.w	800900a <HAL_RCCEx_PeriphCLKConfig+0xf1a>
 8009b8c:	462e      	mov	r6, r5
 8009b8e:	f7fe be38 	b.w	8008802 <HAL_RCCEx_PeriphCLKConfig+0x712>
 8009b92:	462e      	mov	r6, r5
 8009b94:	f7fe bf41 	b.w	8008a1a <HAL_RCCEx_PeriphCLKConfig+0x92a>
 8009b98:	462e      	mov	r6, r5
 8009b9a:	f7fe bd9b 	b.w	80086d4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
 8009b9e:	462e      	mov	r6, r5
 8009ba0:	f7fe bb4e 	b.w	8008240 <HAL_RCCEx_PeriphCLKConfig+0x150>
 8009ba4:	462e      	mov	r6, r5
 8009ba6:	f7fe bcb5 	b.w	8008514 <HAL_RCCEx_PeriphCLKConfig+0x424>
 8009baa:	462e      	mov	r6, r5
 8009bac:	f7fe becb 	b.w	8008946 <HAL_RCCEx_PeriphCLKConfig+0x856>
 8009bb0:	462e      	mov	r6, r5
 8009bb2:	f7fe bc7a 	b.w	80084aa <HAL_RCCEx_PeriphCLKConfig+0x3ba>
 8009bb6:	462e      	mov	r6, r5
 8009bb8:	f7fe bc11 	b.w	80083de <HAL_RCCEx_PeriphCLKConfig+0x2ee>
 8009bbc:	462e      	mov	r6, r5
 8009bbe:	f7ff b9f2 	b.w	8008fa6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
 8009bc2:	462e      	mov	r6, r5
 8009bc4:	f7fe bd51 	b.w	800866a <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8009bc8:	462e      	mov	r6, r5
 8009bca:	f7ff b9b9 	b.w	8008f40 <HAL_RCCEx_PeriphCLKConfig+0xe50>
 8009bce:	462e      	mov	r6, r5
 8009bd0:	f7fe be81 	b.w	80088d6 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
 8009bd4:	462e      	mov	r6, r5
 8009bd6:	f7fe be49 	b.w	800886c <HAL_RCCEx_PeriphCLKConfig+0x77c>
 8009bda:	462e      	mov	r6, r5
 8009bdc:	f7fe bd0f 	b.w	80085fe <HAL_RCCEx_PeriphCLKConfig+0x50e>
 8009be0:	462e      	mov	r6, r5
 8009be2:	f7fe bbc9 	b.w	8008378 <HAL_RCCEx_PeriphCLKConfig+0x288>
 8009be6:	462e      	mov	r6, r5
 8009be8:	f7fe bc2c 	b.w	8008444 <HAL_RCCEx_PeriphCLKConfig+0x354>
 8009bec:	462e      	mov	r6, r5
 8009bee:	f7fe bb8d 	b.w	800830c <HAL_RCCEx_PeriphCLKConfig+0x21c>
  __HAL_RCC_PLL3_DISABLE();
 8009bf2:	4d6b      	ldr	r5, [pc, #428]	; (8009da0 <HAL_RCCEx_PeriphCLKConfig+0x1cb0>)
 8009bf4:	682b      	ldr	r3, [r5, #0]
 8009bf6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009bfa:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8009bfc:	f7fb fd74 	bl	80056e8 <HAL_GetTick>
 8009c00:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009c02:	e005      	b.n	8009c10 <HAL_RCCEx_PeriphCLKConfig+0x1b20>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009c04:	f7fb fd70 	bl	80056e8 <HAL_GetTick>
 8009c08:	1bc0      	subs	r0, r0, r7
 8009c0a:	2802      	cmp	r0, #2
 8009c0c:	f200 8100 	bhi.w	8009e10 <HAL_RCCEx_PeriphCLKConfig+0x1d20>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009c10:	682b      	ldr	r3, [r5, #0]
 8009c12:	0098      	lsls	r0, r3, #2
 8009c14:	d4f6      	bmi.n	8009c04 <HAL_RCCEx_PeriphCLKConfig+0x1b14>
 8009c16:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8009c1a:	f7fe fa0f 	bl	800803c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8009c1e:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009c22:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8009c24:	2d00      	cmp	r5, #0
 8009c26:	f43f ab66 	beq.w	80092f6 <HAL_RCCEx_PeriphCLKConfig+0x1206>
 8009c2a:	462e      	mov	r6, r5
 8009c2c:	f7ff b91c 	b.w	8008e68 <HAL_RCCEx_PeriphCLKConfig+0xd78>
  __HAL_RCC_PLL2_DISABLE();
 8009c30:	4d5b      	ldr	r5, [pc, #364]	; (8009da0 <HAL_RCCEx_PeriphCLKConfig+0x1cb0>)
 8009c32:	682b      	ldr	r3, [r5, #0]
 8009c34:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8009c38:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8009c3a:	f7fb fd55 	bl	80056e8 <HAL_GetTick>
 8009c3e:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009c40:	e005      	b.n	8009c4e <HAL_RCCEx_PeriphCLKConfig+0x1b5e>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009c42:	f7fb fd51 	bl	80056e8 <HAL_GetTick>
 8009c46:	1bc0      	subs	r0, r0, r7
 8009c48:	2802      	cmp	r0, #2
 8009c4a:	f200 80e1 	bhi.w	8009e10 <HAL_RCCEx_PeriphCLKConfig+0x1d20>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009c4e:	682b      	ldr	r3, [r5, #0]
 8009c50:	011b      	lsls	r3, r3, #4
 8009c52:	d4f6      	bmi.n	8009c42 <HAL_RCCEx_PeriphCLKConfig+0x1b52>
 8009c54:	f104 0008 	add.w	r0, r4, #8
 8009c58:	f7fe f996 	bl	8007f88 <RCCEx_PLL2_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8009c5c:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009c60:	4605      	mov	r5, r0
 8009c62:	f7ff bb45 	b.w	80092f0 <HAL_RCCEx_PeriphCLKConfig+0x1200>
  __HAL_RCC_PLL2_DISABLE();
 8009c66:	4d4e      	ldr	r5, [pc, #312]	; (8009da0 <HAL_RCCEx_PeriphCLKConfig+0x1cb0>)
 8009c68:	682b      	ldr	r3, [r5, #0]
 8009c6a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8009c6e:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8009c70:	f7fb fd3a 	bl	80056e8 <HAL_GetTick>
 8009c74:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009c76:	e005      	b.n	8009c84 <HAL_RCCEx_PeriphCLKConfig+0x1b94>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009c78:	f7fb fd36 	bl	80056e8 <HAL_GetTick>
 8009c7c:	1bc0      	subs	r0, r0, r7
 8009c7e:	2802      	cmp	r0, #2
 8009c80:	f200 8096 	bhi.w	8009db0 <HAL_RCCEx_PeriphCLKConfig+0x1cc0>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009c84:	682b      	ldr	r3, [r5, #0]
 8009c86:	011b      	lsls	r3, r3, #4
 8009c88:	d4f6      	bmi.n	8009c78 <HAL_RCCEx_PeriphCLKConfig+0x1b88>
 8009c8a:	f104 0008 	add.w	r0, r4, #8
 8009c8e:	f7fe f97b 	bl	8007f88 <RCCEx_PLL2_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8009c92:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009c96:	4605      	mov	r5, r0
 8009c98:	e72b      	b.n	8009af2 <HAL_RCCEx_PeriphCLKConfig+0x1a02>
  __HAL_RCC_PLL3_DISABLE();
 8009c9a:	4d41      	ldr	r5, [pc, #260]	; (8009da0 <HAL_RCCEx_PeriphCLKConfig+0x1cb0>)
 8009c9c:	682b      	ldr	r3, [r5, #0]
 8009c9e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009ca2:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8009ca4:	f7fb fd20 	bl	80056e8 <HAL_GetTick>
 8009ca8:	4607      	mov	r7, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009caa:	e004      	b.n	8009cb6 <HAL_RCCEx_PeriphCLKConfig+0x1bc6>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009cac:	f7fb fd1c 	bl	80056e8 <HAL_GetTick>
 8009cb0:	1bc0      	subs	r0, r0, r7
 8009cb2:	2802      	cmp	r0, #2
 8009cb4:	d87c      	bhi.n	8009db0 <HAL_RCCEx_PeriphCLKConfig+0x1cc0>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009cb6:	682b      	ldr	r3, [r5, #0]
 8009cb8:	0098      	lsls	r0, r3, #2
 8009cba:	d4f7      	bmi.n	8009cac <HAL_RCCEx_PeriphCLKConfig+0x1bbc>
 8009cbc:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8009cc0:	f7fe f9bc 	bl	800803c <RCCEx_PLL3_Config.part.0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8009cc4:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009cc8:	4605      	mov	r5, r0
 8009cca:	e712      	b.n	8009af2 <HAL_RCCEx_PeriphCLKConfig+0x1a02>
            ret = HAL_TIMEOUT;
 8009ccc:	2603      	movs	r6, #3
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8009cce:	e9d4 3200 	ldrd	r3, r2, [r4]
            ret = HAL_TIMEOUT;
 8009cd2:	4635      	mov	r5, r6
 8009cd4:	f7fe bf39 	b.w	8008b4a <HAL_RCCEx_PeriphCLKConfig+0xa5a>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009cd8:	2603      	movs	r6, #3
 8009cda:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009cde:	f7fe ba4c 	b.w	800817a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8009ce2:	2603      	movs	r6, #3
 8009ce4:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009ce8:	4635      	mov	r5, r6
 8009cea:	f7fe badc 	b.w	80082a6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8009cee:	2603      	movs	r6, #3
 8009cf0:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009cf4:	4635      	mov	r5, r6
 8009cf6:	f7fe bced 	b.w	80086d4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM6) == RCC_PERIPHCLK_LPTIM6)
 8009cfa:	2603      	movs	r6, #3
 8009cfc:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009d00:	4635      	mov	r5, r6
 8009d02:	f7fe be55 	b.w	80089b0 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8009d06:	2603      	movs	r6, #3
 8009d08:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009d0c:	4635      	mov	r5, r6
 8009d0e:	f7fe bb33 	b.w	8008378 <HAL_RCCEx_PeriphCLKConfig+0x288>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == RCC_PERIPHCLK_LPTIM3)
 8009d12:	2603      	movs	r6, #3
 8009d14:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009d18:	4635      	mov	r5, r6
 8009d1a:	f7fe bda7 	b.w	800886c <HAL_RCCEx_PeriphCLKConfig+0x77c>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART9) == RCC_PERIPHCLK_UART9)
 8009d1e:	2603      	movs	r6, #3
 8009d20:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009d24:	4635      	mov	r5, r6
 8009d26:	f7fe bb8d 	b.w	8008444 <HAL_RCCEx_PeriphCLKConfig+0x354>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM5) == RCC_PERIPHCLK_LPTIM5)
 8009d2a:	2603      	movs	r6, #3
 8009d2c:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009d30:	4635      	mov	r5, r6
 8009d32:	f7fe be08 	b.w	8008946 <HAL_RCCEx_PeriphCLKConfig+0x856>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8009d36:	2603      	movs	r6, #3
 8009d38:	6862      	ldr	r2, [r4, #4]
 8009d3a:	4635      	mov	r5, r6
 8009d3c:	f7ff b965 	b.w	800900a <HAL_RCCEx_PeriphCLKConfig+0xf1a>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART11) == RCC_PERIPHCLK_USART11)
 8009d40:	2603      	movs	r6, #3
 8009d42:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009d46:	4635      	mov	r5, r6
 8009d48:	f7fe bbe4 	b.w	8008514 <HAL_RCCEx_PeriphCLKConfig+0x424>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8009d4c:	2603      	movs	r6, #3
 8009d4e:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009d52:	4635      	mov	r5, r6
 8009d54:	f7fe bb43 	b.w	80083de <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART10) == RCC_PERIPHCLK_USART10)
 8009d58:	2603      	movs	r6, #3
 8009d5a:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009d5e:	4635      	mov	r5, r6
 8009d60:	f7fe bba3 	b.w	80084aa <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8009d64:	2603      	movs	r6, #3
 8009d66:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009d6a:	4635      	mov	r5, r6
 8009d6c:	f7fe ba68 	b.w	8008240 <HAL_RCCEx_PeriphCLKConfig+0x150>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8009d70:	2603      	movs	r6, #3
 8009d72:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009d76:	4635      	mov	r5, r6
 8009d78:	f7fe bac8 	b.w	800830c <HAL_RCCEx_PeriphCLKConfig+0x21c>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009d7c:	2603      	movs	r6, #3
 8009d7e:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009d82:	4635      	mov	r5, r6
 8009d84:	f7fe bc71 	b.w	800866a <HAL_RCCEx_PeriphCLKConfig+0x57a>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8009d88:	2603      	movs	r6, #3
 8009d8a:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009d8e:	4635      	mov	r5, r6
 8009d90:	f7fe bd37 	b.w	8008802 <HAL_RCCEx_PeriphCLKConfig+0x712>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8009d94:	2603      	movs	r6, #3
 8009d96:	6862      	ldr	r2, [r4, #4]
 8009d98:	4635      	mov	r5, r6
 8009d9a:	f7ff b904 	b.w	8008fa6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
 8009d9e:	bf00      	nop
 8009da0:	44020c00 	.word	0x44020c00
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM4) == RCC_PERIPHCLK_LPTIM4)
 8009da4:	2603      	movs	r6, #3
 8009da6:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009daa:	4635      	mov	r5, r6
 8009dac:	f7fe bd93 	b.w	80088d6 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8009db0:	2603      	movs	r6, #3
 8009db2:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009db6:	4635      	mov	r5, r6
 8009db8:	f7fe ba11 	b.w	80081de <HAL_RCCEx_PeriphCLKConfig+0xee>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8009dbc:	2603      	movs	r6, #3
 8009dbe:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009dc2:	4635      	mov	r5, r6
 8009dc4:	f7fe be29 	b.w	8008a1a <HAL_RCCEx_PeriphCLKConfig+0x92a>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART12) == RCC_PERIPHCLK_UART12)
 8009dc8:	2603      	movs	r6, #3
 8009dca:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009dce:	4635      	mov	r5, r6
 8009dd0:	f7fe bc15 	b.w	80085fe <HAL_RCCEx_PeriphCLKConfig+0x50e>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI5) == RCC_PERIPHCLK_SPI5)
 8009dd4:	2603      	movs	r6, #3
 8009dd6:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009dda:	4635      	mov	r5, r6
 8009ddc:	f7ff b8b0 	b.w	8008f40 <HAL_RCCEx_PeriphCLKConfig+0xe50>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8009de0:	2603      	movs	r6, #3
 8009de2:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009de6:	4635      	mov	r5, r6
 8009de8:	f7fe be89 	b.w	8008afe <HAL_RCCEx_PeriphCLKConfig+0xa0e>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 8009dec:	2603      	movs	r6, #3
 8009dee:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009df2:	4635      	mov	r5, r6
 8009df4:	f7ff b86f 	b.w	8008ed6 <HAL_RCCEx_PeriphCLKConfig+0xde6>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
 8009df8:	2603      	movs	r6, #3
 8009dfa:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009dfe:	4635      	mov	r5, r6
 8009e00:	f7fe be44 	b.w	8008a8c <HAL_RCCEx_PeriphCLKConfig+0x99c>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8009e04:	2603      	movs	r6, #3
 8009e06:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009e0a:	4635      	mov	r5, r6
 8009e0c:	f7fe bfff 	b.w	8008e0e <HAL_RCCEx_PeriphCLKConfig+0xd1e>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8009e10:	2603      	movs	r6, #3
 8009e12:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009e16:	4635      	mov	r5, r6
 8009e18:	f7ff b826 	b.w	8008e68 <HAL_RCCEx_PeriphCLKConfig+0xd78>
 8009e1c:	462e      	mov	r6, r5
 8009e1e:	f7fe bf06 	b.w	8008c2e <HAL_RCCEx_PeriphCLKConfig+0xb3e>
 8009e22:	462e      	mov	r6, r5
 8009e24:	f7fe bed1 	b.w	8008bca <HAL_RCCEx_PeriphCLKConfig+0xada>
      return HAL_TIMEOUT;
 8009e28:	2603      	movs	r6, #3
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8009e2a:	e9d4 3200 	ldrd	r3, r2, [r4]
      return HAL_TIMEOUT;
 8009e2e:	4635      	mov	r5, r6
 8009e30:	f7fe becb 	b.w	8008bca <HAL_RCCEx_PeriphCLKConfig+0xada>
      return HAL_TIMEOUT;
 8009e34:	2603      	movs	r6, #3
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009e36:	e9d4 3200 	ldrd	r3, r2, [r4]
      return HAL_TIMEOUT;
 8009e3a:	4635      	mov	r5, r6
 8009e3c:	f7fe bc6e 	b.w	800871c <HAL_RCCEx_PeriphCLKConfig+0x62c>
      return HAL_TIMEOUT;
 8009e40:	2603      	movs	r6, #3
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8009e42:	e9d4 3200 	ldrd	r3, r2, [r4]
      return HAL_TIMEOUT;
 8009e46:	4635      	mov	r5, r6
 8009e48:	f7fe bef1 	b.w	8008c2e <HAL_RCCEx_PeriphCLKConfig+0xb3e>
      return HAL_TIMEOUT;
 8009e4c:	2603      	movs	r6, #3
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009e4e:	e9d4 3200 	ldrd	r3, r2, [r4]
      return HAL_TIMEOUT;
 8009e52:	4635      	mov	r5, r6
 8009e54:	f7fe bc74 	b.w	8008740 <HAL_RCCEx_PeriphCLKConfig+0x650>
 8009e58:	2603      	movs	r6, #3
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8009e5a:	e9d4 3200 	ldrd	r3, r2, [r4]
      return HAL_TIMEOUT;
 8009e5e:	4635      	mov	r5, r6
 8009e60:	f7fe bc8e 	b.w	8008780 <HAL_RCCEx_PeriphCLKConfig+0x690>
 8009e64:	2603      	movs	r6, #3
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8009e66:	e9d4 3200 	ldrd	r3, r2, [r4]
      return HAL_TIMEOUT;
 8009e6a:	4635      	mov	r5, r6
 8009e6c:	f7fe bc44 	b.w	80086f8 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8009e70:	2603      	movs	r6, #3
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 8009e72:	e9d4 3200 	ldrd	r3, r2, [r4]
      return HAL_TIMEOUT;
 8009e76:	4635      	mov	r5, r6
 8009e78:	f7fe bc74 	b.w	8008764 <HAL_RCCEx_PeriphCLKConfig+0x674>
      return HAL_TIMEOUT;
 8009e7c:	2603      	movs	r6, #3
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 8009e7e:	e9d4 3200 	ldrd	r3, r2, [r4]
      return HAL_TIMEOUT;
 8009e82:	4635      	mov	r5, r6
 8009e84:	f7fe be54 	b.w	8008b30 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8009e88:	462e      	mov	r6, r5
 8009e8a:	f7fe b9a8 	b.w	80081de <HAL_RCCEx_PeriphCLKConfig+0xee>
 8009e8e:	2603      	movs	r6, #3
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8009e90:	6862      	ldr	r2, [r4, #4]
      return HAL_TIMEOUT;
 8009e92:	4635      	mov	r5, r6
 8009e94:	f7ff b8f4 	b.w	8009080 <HAL_RCCEx_PeriphCLKConfig+0xf90>
 8009e98:	2603      	movs	r6, #3
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8009e9a:	6862      	ldr	r2, [r4, #4]
      return HAL_TIMEOUT;
 8009e9c:	4635      	mov	r5, r6
 8009e9e:	f7ff b8fe 	b.w	800909e <HAL_RCCEx_PeriphCLKConfig+0xfae>
      return HAL_TIMEOUT;
 8009ea2:	2603      	movs	r6, #3
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8009ea4:	6862      	ldr	r2, [r4, #4]
 8009ea6:	f7ff b906 	b.w	80090b6 <HAL_RCCEx_PeriphCLKConfig+0xfc6>
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8009eaa:	4813      	ldr	r0, [pc, #76]	; (8009ef8 <HAL_RCCEx_PeriphCLKConfig+0x1e08>)
 8009eac:	4b13      	ldr	r3, [pc, #76]	; (8009efc <HAL_RCCEx_PeriphCLKConfig+0x1e0c>)
 8009eae:	69c1      	ldr	r1, [r0, #28]
 8009eb0:	ea03 1312 	and.w	r3, r3, r2, lsr #4
 8009eb4:	f421 517c 	bic.w	r1, r1, #16128	; 0x3f00
 8009eb8:	430b      	orrs	r3, r1
 8009eba:	61c3      	str	r3, [r0, #28]
 8009ebc:	f7ff ba02 	b.w	80092c4 <HAL_RCCEx_PeriphCLKConfig+0x11d4>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8009ec0:	462e      	mov	r6, r5
 8009ec2:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009ec6:	f7fe be40 	b.w	8008b4a <HAL_RCCEx_PeriphCLKConfig+0xa5a>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009eca:	e9d4 3200 	ldrd	r3, r2, [r4]
 8009ece:	f7fe b954 	b.w	800817a <HAL_RCCEx_PeriphCLKConfig+0x8a>
 8009ed2:	460b      	mov	r3, r1
 8009ed4:	f7ff b9ed 	b.w	80092b2 <HAL_RCCEx_PeriphCLKConfig+0x11c2>
    switch (pPeriphClkInit->Usart1ClockSelection)
 8009ed8:	2601      	movs	r6, #1
 8009eda:	f7fe b94e 	b.w	800817a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    switch (pPeriphClkInit->Spi1ClockSelection)
 8009ede:	2601      	movs	r6, #1
 8009ee0:	4635      	mov	r5, r6
 8009ee2:	f7fe bf94 	b.w	8008e0e <HAL_RCCEx_PeriphCLKConfig+0xd1e>
    switch (pPeriphClkInit->Usart11ClockSelection)
 8009ee6:	2601      	movs	r6, #1
 8009ee8:	4635      	mov	r5, r6
 8009eea:	f7fe bb88 	b.w	80085fe <HAL_RCCEx_PeriphCLKConfig+0x50e>
    switch (pPeriphClkInit->OspiClockSelection)
 8009eee:	2601      	movs	r6, #1
 8009ef0:	4635      	mov	r5, r6
 8009ef2:	f7ff b8c5 	b.w	8009080 <HAL_RCCEx_PeriphCLKConfig+0xf90>
 8009ef6:	bf00      	nop
 8009ef8:	44020c00 	.word	0x44020c00
 8009efc:	00ffffcf 	.word	0x00ffffcf

08009f00 <HAL_RCCEx_GetPLL1ClockFreq>:
  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8009f00:	4b59      	ldr	r3, [pc, #356]	; (800a068 <HAL_RCCEx_GetPLL1ClockFreq+0x168>)
{
 8009f02:	b4f0      	push	{r4, r5, r6, r7}
  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8009f04:	6b59      	ldr	r1, [r3, #52]	; 0x34
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8009f06:	6a9d      	ldr	r5, [r3, #40]	; 0x28
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8009f08:	6a9e      	ldr	r6, [r3, #40]	; 0x28
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8009f0a:	6a9f      	ldr	r7, [r3, #40]	; 0x28
  if (pll1m != 0U)
 8009f0c:	f416 5f7c 	tst.w	r6, #16128	; 0x3f00
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8009f10:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8009f12:	f3c6 2405 	ubfx	r4, r6, #8, #6
  if (pll1m != 0U)
 8009f16:	d05a      	beq.n	8009fce <HAL_RCCEx_GetPLL1ClockFreq+0xce>
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8009f18:	f3c2 02cc 	ubfx	r2, r2, #3, #13
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8009f1c:	f3c7 1700 	ubfx	r7, r7, #4, #1
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8009f20:	fb07 f202 	mul.w	r2, r7, r2
  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8009f24:	f3c1 0108 	ubfx	r1, r1, #0, #9
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8009f28:	ee07 2a90 	vmov	s15, r2
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8009f2c:	ee07 1a10 	vmov	s14, r1
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8009f30:	f005 0203 	and.w	r2, r5, #3
    switch (pll1source)
 8009f34:	2a02      	cmp	r2, #2
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8009f36:	eef8 7ae7 	vcvt.f32.s32	s15, s15
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8009f3a:	eddf 6a4c 	vldr	s13, [pc, #304]	; 800a06c <HAL_RCCEx_GetPLL1ClockFreq+0x16c>
 8009f3e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
    switch (pll1source)
 8009f42:	f000 8087 	beq.w	800a054 <HAL_RCCEx_GetPLL1ClockFreq+0x154>
 8009f46:	2a03      	cmp	r2, #3
 8009f48:	d05f      	beq.n	800a00a <HAL_RCCEx_GetPLL1ClockFreq+0x10a>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009f4a:	681a      	ldr	r2, [r3, #0]
 8009f4c:	4b48      	ldr	r3, [pc, #288]	; (800a070 <HAL_RCCEx_GetPLL1ClockFreq+0x170>)
 8009f4e:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8009f52:	40d3      	lsrs	r3, r2
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8009f54:	ee05 4a90 	vmov	s11, r4
 8009f58:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8009f5c:	ee06 3a10 	vmov	s12, r3
 8009f60:	eeb8 5ae5 	vcvt.f32.s32	s10, s11
 8009f64:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8009f68:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8009f6c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009f70:	eec6 6a05 	vdiv.f32	s13, s12, s10
 8009f74:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8009f78:	ee66 7aa7 	vmul.f32	s15, s13, s15
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009f7c:	4b3a      	ldr	r3, [pc, #232]	; (800a068 <HAL_RCCEx_GetPLL1ClockFreq+0x168>)
 8009f7e:	681a      	ldr	r2, [r3, #0]
 8009f80:	0197      	lsls	r7, r2, #6
 8009f82:	d429      	bmi.n	8009fd8 <HAL_RCCEx_GetPLL1ClockFreq+0xd8>
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8009f84:	2300      	movs	r3, #0
 8009f86:	6003      	str	r3, [r0, #0]
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009f88:	4b37      	ldr	r3, [pc, #220]	; (800a068 <HAL_RCCEx_GetPLL1ClockFreq+0x168>)
 8009f8a:	681a      	ldr	r2, [r3, #0]
 8009f8c:	0195      	lsls	r5, r2, #6
 8009f8e:	d502      	bpl.n	8009f96 <HAL_RCCEx_GetPLL1ClockFreq+0x96>
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 8009f90:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009f92:	0394      	lsls	r4, r2, #14
 8009f94:	d44c      	bmi.n	800a030 <HAL_RCCEx_GetPLL1ClockFreq+0x130>
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8009f96:	2300      	movs	r3, #0
 8009f98:	6043      	str	r3, [r0, #4]
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009f9a:	4b33      	ldr	r3, [pc, #204]	; (800a068 <HAL_RCCEx_GetPLL1ClockFreq+0x168>)
 8009f9c:	681a      	ldr	r2, [r3, #0]
 8009f9e:	0191      	lsls	r1, r2, #6
 8009fa0:	d52f      	bpl.n	800a002 <HAL_RCCEx_GetPLL1ClockFreq+0x102>
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8009fa2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009fa4:	0352      	lsls	r2, r2, #13
 8009fa6:	d52c      	bpl.n	800a002 <HAL_RCCEx_GetPLL1ClockFreq+0x102>
}
 8009fa8:	bcf0      	pop	{r4, r5, r6, r7}
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8009faa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 8009fac:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8009fb0:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8009fb4:	ee07 3a10 	vmov	s14, r3
 8009fb8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 8009fbc:	ee37 7a26 	vadd.f32	s14, s14, s13
                                         (uint32_t)(float_t)(pll1vco / \
 8009fc0:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8009fc4:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8009fc8:	edc0 6a02 	vstr	s13, [r0, #8]
}
 8009fcc:	4770      	bx	lr
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8009fce:	e9c0 4400 	strd	r4, r4, [r0]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8009fd2:	6084      	str	r4, [r0, #8]
}
 8009fd4:	bcf0      	pop	{r4, r5, r6, r7}
 8009fd6:	4770      	bx	lr
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8009fd8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009fda:	03d6      	lsls	r6, r2, #15
 8009fdc:	d5d2      	bpl.n	8009f84 <HAL_RCCEx_GetPLL1ClockFreq+0x84>
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8009fde:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 8009fe0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8009fe4:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8009fe8:	ee07 3a10 	vmov	s14, r3
 8009fec:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 8009ff0:	ee37 7a26 	vadd.f32	s14, s14, s13
                                         (uint32_t)(float_t)(pll1vco / \
 8009ff4:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8009ff8:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8009ffc:	edc0 6a00 	vstr	s13, [r0]
 800a000:	e7c2      	b.n	8009f88 <HAL_RCCEx_GetPLL1ClockFreq+0x88>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 800a002:	2300      	movs	r3, #0
}
 800a004:	bcf0      	pop	{r4, r5, r6, r7}
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 800a006:	6083      	str	r3, [r0, #8]
}
 800a008:	4770      	bx	lr
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800a00a:	ee05 4a90 	vmov	s11, r4
 800a00e:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800a012:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800a016:	ed9f 5a17 	vldr	s10, [pc, #92]	; 800a074 <HAL_RCCEx_GetPLL1ClockFreq+0x174>
 800a01a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800a01e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a022:	eec5 6a25 	vdiv.f32	s13, s10, s11
 800a026:	ee77 7a86 	vadd.f32	s15, s15, s12
 800a02a:	ee67 7aa6 	vmul.f32	s15, s15, s13
        break;
 800a02e:	e7a5      	b.n	8009f7c <HAL_RCCEx_GetPLL1ClockFreq+0x7c>
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800a030:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 800a032:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800a036:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800a03a:	ee07 3a10 	vmov	s14, r3
 800a03e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 800a042:	ee37 7a26 	vadd.f32	s14, s14, s13
                                         (uint32_t)(float_t)(pll1vco / \
 800a046:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800a04a:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 800a04e:	edc0 6a01 	vstr	s13, [r0, #4]
 800a052:	e7a2      	b.n	8009f9a <HAL_RCCEx_GetPLL1ClockFreq+0x9a>
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800a054:	ee05 4a90 	vmov	s11, r4
 800a058:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800a05c:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800a060:	ed9f 5a05 	vldr	s10, [pc, #20]	; 800a078 <HAL_RCCEx_GetPLL1ClockFreq+0x178>
 800a064:	e7d9      	b.n	800a01a <HAL_RCCEx_GetPLL1ClockFreq+0x11a>
 800a066:	bf00      	nop
 800a068:	44020c00 	.word	0x44020c00
 800a06c:	39000000 	.word	0x39000000
 800a070:	017d7840 	.word	0x017d7840
 800a074:	4bbebc20 	.word	0x4bbebc20
 800a078:	4a742400 	.word	0x4a742400

0800a07c <HAL_RCCEx_GetPLL2ClockFreq>:
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 800a07c:	4b59      	ldr	r3, [pc, #356]	; (800a1e4 <HAL_RCCEx_GetPLL2ClockFreq+0x168>)
{
 800a07e:	b4f0      	push	{r4, r5, r6, r7}
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 800a080:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 800a082:	6add      	ldr	r5, [r3, #44]	; 0x2c
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 800a084:	6ade      	ldr	r6, [r3, #44]	; 0x2c
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 800a086:	6adf      	ldr	r7, [r3, #44]	; 0x2c
  if (pll2m != 0U)
 800a088:	f416 5f7c 	tst.w	r6, #16128	; 0x3f00
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 800a08c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 800a08e:	f3c6 2405 	ubfx	r4, r6, #8, #6
  if (pll2m != 0U)
 800a092:	d05a      	beq.n	800a14a <HAL_RCCEx_GetPLL2ClockFreq+0xce>
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 800a094:	f3c2 02cc 	ubfx	r2, r2, #3, #13
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 800a098:	f3c7 1700 	ubfx	r7, r7, #4, #1
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 800a09c:	fb07 f202 	mul.w	r2, r7, r2
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 800a0a0:	f3c1 0108 	ubfx	r1, r1, #0, #9
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 800a0a4:	ee07 2a90 	vmov	s15, r2
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800a0a8:	ee07 1a10 	vmov	s14, r1
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 800a0ac:	f005 0203 	and.w	r2, r5, #3
    switch (pll2source)
 800a0b0:	2a02      	cmp	r2, #2
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 800a0b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800a0b6:	eddf 6a4c 	vldr	s13, [pc, #304]	; 800a1e8 <HAL_RCCEx_GetPLL2ClockFreq+0x16c>
 800a0ba:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
    switch (pll2source)
 800a0be:	f000 8087 	beq.w	800a1d0 <HAL_RCCEx_GetPLL2ClockFreq+0x154>
 800a0c2:	2a03      	cmp	r2, #3
 800a0c4:	d05f      	beq.n	800a186 <HAL_RCCEx_GetPLL2ClockFreq+0x10a>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a0c6:	681a      	ldr	r2, [r3, #0]
 800a0c8:	4b48      	ldr	r3, [pc, #288]	; (800a1ec <HAL_RCCEx_GetPLL2ClockFreq+0x170>)
 800a0ca:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 800a0ce:	40d3      	lsrs	r3, r2
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800a0d0:	ee05 4a90 	vmov	s11, r4
 800a0d4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800a0d8:	ee06 3a10 	vmov	s12, r3
 800a0dc:	eeb8 5ae5 	vcvt.f32.s32	s10, s11
 800a0e0:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 800a0e4:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 800a0e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a0ec:	eec6 6a05 	vdiv.f32	s13, s12, s10
 800a0f0:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800a0f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a0f8:	4b3a      	ldr	r3, [pc, #232]	; (800a1e4 <HAL_RCCEx_GetPLL2ClockFreq+0x168>)
 800a0fa:	681a      	ldr	r2, [r3, #0]
 800a0fc:	0117      	lsls	r7, r2, #4
 800a0fe:	d429      	bmi.n	800a154 <HAL_RCCEx_GetPLL2ClockFreq+0xd8>
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 800a100:	2300      	movs	r3, #0
 800a102:	6003      	str	r3, [r0, #0]
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a104:	4b37      	ldr	r3, [pc, #220]	; (800a1e4 <HAL_RCCEx_GetPLL2ClockFreq+0x168>)
 800a106:	681a      	ldr	r2, [r3, #0]
 800a108:	0115      	lsls	r5, r2, #4
 800a10a:	d502      	bpl.n	800a112 <HAL_RCCEx_GetPLL2ClockFreq+0x96>
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 800a10c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a10e:	0394      	lsls	r4, r2, #14
 800a110:	d44c      	bmi.n	800a1ac <HAL_RCCEx_GetPLL2ClockFreq+0x130>
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 800a112:	2300      	movs	r3, #0
 800a114:	6043      	str	r3, [r0, #4]
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a116:	4b33      	ldr	r3, [pc, #204]	; (800a1e4 <HAL_RCCEx_GetPLL2ClockFreq+0x168>)
 800a118:	681a      	ldr	r2, [r3, #0]
 800a11a:	0111      	lsls	r1, r2, #4
 800a11c:	d52f      	bpl.n	800a17e <HAL_RCCEx_GetPLL2ClockFreq+0x102>
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 800a11e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a120:	0352      	lsls	r2, r2, #13
 800a122:	d52c      	bpl.n	800a17e <HAL_RCCEx_GetPLL2ClockFreq+0x102>
}
 800a124:	bcf0      	pop	{r4, r5, r6, r7}
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800a126:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 800a128:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800a12c:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800a130:	ee07 3a10 	vmov	s14, r3
 800a134:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 800a138:	ee37 7a26 	vadd.f32	s14, s14, s13
                                         (uint32_t)(float_t)(pll2vco / \
 800a13c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800a140:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 800a144:	edc0 6a02 	vstr	s13, [r0, #8]
}
 800a148:	4770      	bx	lr
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 800a14a:	e9c0 4400 	strd	r4, r4, [r0]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 800a14e:	6084      	str	r4, [r0, #8]
}
 800a150:	bcf0      	pop	{r4, r5, r6, r7}
 800a152:	4770      	bx	lr
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 800a154:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a156:	03d6      	lsls	r6, r2, #15
 800a158:	d5d2      	bpl.n	800a100 <HAL_RCCEx_GetPLL2ClockFreq+0x84>
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800a15a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 800a15c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800a160:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800a164:	ee07 3a10 	vmov	s14, r3
 800a168:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 800a16c:	ee37 7a26 	vadd.f32	s14, s14, s13
                                         (uint32_t)(float_t)(pll2vco / \
 800a170:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800a174:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 800a178:	edc0 6a00 	vstr	s13, [r0]
 800a17c:	e7c2      	b.n	800a104 <HAL_RCCEx_GetPLL2ClockFreq+0x88>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 800a17e:	2300      	movs	r3, #0
}
 800a180:	bcf0      	pop	{r4, r5, r6, r7}
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 800a182:	6083      	str	r3, [r0, #8]
}
 800a184:	4770      	bx	lr
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800a186:	ee05 4a90 	vmov	s11, r4
 800a18a:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800a18e:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800a192:	ed9f 5a17 	vldr	s10, [pc, #92]	; 800a1f0 <HAL_RCCEx_GetPLL2ClockFreq+0x174>
 800a196:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800a19a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a19e:	eec5 6a25 	vdiv.f32	s13, s10, s11
 800a1a2:	ee77 7a86 	vadd.f32	s15, s15, s12
 800a1a6:	ee67 7aa6 	vmul.f32	s15, s15, s13
        break;
 800a1aa:	e7a5      	b.n	800a0f8 <HAL_RCCEx_GetPLL2ClockFreq+0x7c>
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800a1ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 800a1ae:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800a1b2:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800a1b6:	ee07 3a10 	vmov	s14, r3
 800a1ba:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 800a1be:	ee37 7a26 	vadd.f32	s14, s14, s13
                                         (uint32_t)(float_t)(pll2vco / \
 800a1c2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800a1c6:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 800a1ca:	edc0 6a01 	vstr	s13, [r0, #4]
 800a1ce:	e7a2      	b.n	800a116 <HAL_RCCEx_GetPLL2ClockFreq+0x9a>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800a1d0:	ee05 4a90 	vmov	s11, r4
 800a1d4:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800a1d8:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800a1dc:	ed9f 5a05 	vldr	s10, [pc, #20]	; 800a1f4 <HAL_RCCEx_GetPLL2ClockFreq+0x178>
 800a1e0:	e7d9      	b.n	800a196 <HAL_RCCEx_GetPLL2ClockFreq+0x11a>
 800a1e2:	bf00      	nop
 800a1e4:	44020c00 	.word	0x44020c00
 800a1e8:	39000000 	.word	0x39000000
 800a1ec:	017d7840 	.word	0x017d7840
 800a1f0:	4bbebc20 	.word	0x4bbebc20
 800a1f4:	4a742400 	.word	0x4a742400

0800a1f8 <HAL_RCCEx_GetPLL3ClockFreq>:
  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 800a1f8:	4b59      	ldr	r3, [pc, #356]	; (800a360 <HAL_RCCEx_GetPLL3ClockFreq+0x168>)
{
 800a1fa:	b4f0      	push	{r4, r5, r6, r7}
  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 800a1fc:	6c59      	ldr	r1, [r3, #68]	; 0x44
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 800a1fe:	6b1d      	ldr	r5, [r3, #48]	; 0x30
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos);
 800a200:	6b1e      	ldr	r6, [r3, #48]	; 0x30
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 800a202:	6b1f      	ldr	r7, [r3, #48]	; 0x30
  if (pll3m != 0U)
 800a204:	f416 5f7c 	tst.w	r6, #16128	; 0x3f00
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 800a208:	6c9a      	ldr	r2, [r3, #72]	; 0x48
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos);
 800a20a:	f3c6 2405 	ubfx	r4, r6, #8, #6
  if (pll3m != 0U)
 800a20e:	d05a      	beq.n	800a2c6 <HAL_RCCEx_GetPLL3ClockFreq+0xce>
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 800a210:	f3c2 02cc 	ubfx	r2, r2, #3, #13
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 800a214:	f3c7 1700 	ubfx	r7, r7, #4, #1
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 800a218:	fb07 f202 	mul.w	r2, r7, r2
  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 800a21c:	f3c1 0108 	ubfx	r1, r1, #0, #9
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 800a220:	ee07 2a90 	vmov	s15, r2
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 800a224:	ee07 1a10 	vmov	s14, r1
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 800a228:	f005 0203 	and.w	r2, r5, #3
    switch (pll3source)
 800a22c:	2a02      	cmp	r2, #2
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 800a22e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 800a232:	eddf 6a4c 	vldr	s13, [pc, #304]	; 800a364 <HAL_RCCEx_GetPLL3ClockFreq+0x16c>
 800a236:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
    switch (pll3source)
 800a23a:	f000 8087 	beq.w	800a34c <HAL_RCCEx_GetPLL3ClockFreq+0x154>
 800a23e:	2a03      	cmp	r2, #3
 800a240:	d05f      	beq.n	800a302 <HAL_RCCEx_GetPLL3ClockFreq+0x10a>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a242:	681a      	ldr	r2, [r3, #0]
 800a244:	4b48      	ldr	r3, [pc, #288]	; (800a368 <HAL_RCCEx_GetPLL3ClockFreq+0x170>)
 800a246:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 800a24a:	40d3      	lsrs	r3, r2
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 800a24c:	ee05 4a90 	vmov	s11, r4
 800a250:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800a254:	ee06 3a10 	vmov	s12, r3
 800a258:	eeb8 5ae5 	vcvt.f32.s32	s10, s11
 800a25c:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 800a260:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 800a264:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a268:	eec6 6a05 	vdiv.f32	s13, s12, s10
 800a26c:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800a270:	ee66 7aa7 	vmul.f32	s15, s13, s15
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a274:	4b3a      	ldr	r3, [pc, #232]	; (800a360 <HAL_RCCEx_GetPLL3ClockFreq+0x168>)
 800a276:	681a      	ldr	r2, [r3, #0]
 800a278:	0097      	lsls	r7, r2, #2
 800a27a:	d429      	bmi.n	800a2d0 <HAL_RCCEx_GetPLL3ClockFreq+0xd8>
        pPLL3_Clocks->PLL3_P_Frequency = 0U;
 800a27c:	2300      	movs	r3, #0
 800a27e:	6003      	str	r3, [r0, #0]
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a280:	4b37      	ldr	r3, [pc, #220]	; (800a360 <HAL_RCCEx_GetPLL3ClockFreq+0x168>)
 800a282:	681a      	ldr	r2, [r3, #0]
 800a284:	0095      	lsls	r5, r2, #2
 800a286:	d502      	bpl.n	800a28e <HAL_RCCEx_GetPLL3ClockFreq+0x96>
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 800a288:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a28a:	0394      	lsls	r4, r2, #14
 800a28c:	d44c      	bmi.n	800a328 <HAL_RCCEx_GetPLL3ClockFreq+0x130>
        pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 800a28e:	2300      	movs	r3, #0
 800a290:	6043      	str	r3, [r0, #4]
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a292:	4b33      	ldr	r3, [pc, #204]	; (800a360 <HAL_RCCEx_GetPLL3ClockFreq+0x168>)
 800a294:	681a      	ldr	r2, [r3, #0]
 800a296:	0091      	lsls	r1, r2, #2
 800a298:	d52f      	bpl.n	800a2fa <HAL_RCCEx_GetPLL3ClockFreq+0x102>
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 800a29a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a29c:	0352      	lsls	r2, r2, #13
 800a29e:	d52c      	bpl.n	800a2fa <HAL_RCCEx_GetPLL3ClockFreq+0x102>
}
 800a2a0:	bcf0      	pop	{r4, r5, r6, r7}
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800a2a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                                                                                  RCC_PLL3DIVR_PLL3R_Pos) + \
 800a2a4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800a2a8:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800a2ac:	ee07 3a10 	vmov	s14, r3
 800a2b0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
                                                                                  RCC_PLL3DIVR_PLL3R_Pos) + \
 800a2b4:	ee37 7a26 	vadd.f32	s14, s14, s13
                                         (uint32_t)(float_t)(pll3vco / \
 800a2b8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800a2bc:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 800a2c0:	edc0 6a02 	vstr	s13, [r0, #8]
}
 800a2c4:	4770      	bx	lr
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 800a2c6:	e9c0 4400 	strd	r4, r4, [r0]
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
 800a2ca:	6084      	str	r4, [r0, #8]
}
 800a2cc:	bcf0      	pop	{r4, r5, r6, r7}
 800a2ce:	4770      	bx	lr
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 800a2d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a2d2:	03d6      	lsls	r6, r2, #15
 800a2d4:	d5d2      	bpl.n	800a27c <HAL_RCCEx_GetPLL3ClockFreq+0x84>
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800a2d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                                                                                  RCC_PLL3DIVR_PLL3P_Pos) + \
 800a2d8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800a2dc:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800a2e0:	ee07 3a10 	vmov	s14, r3
 800a2e4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
                                                                                  RCC_PLL3DIVR_PLL3P_Pos) + \
 800a2e8:	ee37 7a26 	vadd.f32	s14, s14, s13
                                         (uint32_t)(float_t)(pll3vco / \
 800a2ec:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800a2f0:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 800a2f4:	edc0 6a00 	vstr	s13, [r0]
 800a2f8:	e7c2      	b.n	800a280 <HAL_RCCEx_GetPLL3ClockFreq+0x88>
        pPLL3_Clocks->PLL3_R_Frequency = 0U;
 800a2fa:	2300      	movs	r3, #0
}
 800a2fc:	bcf0      	pop	{r4, r5, r6, r7}
        pPLL3_Clocks->PLL3_R_Frequency = 0U;
 800a2fe:	6083      	str	r3, [r0, #8]
}
 800a300:	4770      	bx	lr
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 800a302:	ee05 4a90 	vmov	s11, r4
 800a306:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800a30a:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800a30e:	ed9f 5a17 	vldr	s10, [pc, #92]	; 800a36c <HAL_RCCEx_GetPLL3ClockFreq+0x174>
 800a312:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800a316:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a31a:	eec5 6a25 	vdiv.f32	s13, s10, s11
 800a31e:	ee77 7a86 	vadd.f32	s15, s15, s12
 800a322:	ee67 7aa6 	vmul.f32	s15, s15, s13
        break;
 800a326:	e7a5      	b.n	800a274 <HAL_RCCEx_GetPLL3ClockFreq+0x7c>
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800a328:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                                                                                  RCC_PLL3DIVR_PLL3Q_Pos) + \
 800a32a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800a32e:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800a332:	ee07 3a10 	vmov	s14, r3
 800a336:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
                                                                                  RCC_PLL3DIVR_PLL3Q_Pos) + \
 800a33a:	ee37 7a26 	vadd.f32	s14, s14, s13
                                         (uint32_t)(float_t)(pll3vco / \
 800a33e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800a342:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 800a346:	edc0 6a01 	vstr	s13, [r0, #4]
 800a34a:	e7a2      	b.n	800a292 <HAL_RCCEx_GetPLL3ClockFreq+0x9a>
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 800a34c:	ee05 4a90 	vmov	s11, r4
 800a350:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800a354:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800a358:	ed9f 5a05 	vldr	s10, [pc, #20]	; 800a370 <HAL_RCCEx_GetPLL3ClockFreq+0x178>
 800a35c:	e7d9      	b.n	800a312 <HAL_RCCEx_GetPLL3ClockFreq+0x11a>
 800a35e:	bf00      	nop
 800a360:	44020c00 	.word	0x44020c00
 800a364:	39000000 	.word	0x39000000
 800a368:	017d7840 	.word	0x017d7840
 800a36c:	4bbebc20 	.word	0x4bbebc20
 800a370:	4a742400 	.word	0x4a742400

0800a374 <HAL_RCCEx_GetPeriphCLKFreq>:
  if (PeriphClk == RCC_PERIPHCLK_RTC)
 800a374:	f100 437e 	add.w	r3, r0, #4261412864	; 0xfe000000
 800a378:	430b      	orrs	r3, r1
 800a37a:	f000 8318 	beq.w	800a9ae <HAL_RCCEx_GetPeriphCLKFreq+0x63a>
{
 800a37e:	b500      	push	{lr}
    switch (PeriphClk)
 800a380:	f5a0 1380 	sub.w	r3, r0, #1048576	; 0x100000
 800a384:	430b      	orrs	r3, r1
{
 800a386:	b085      	sub	sp, #20
    switch (PeriphClk)
 800a388:	f000 872b 	beq.w	800b1e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6e>
 800a38c:	4bac      	ldr	r3, [pc, #688]	; (800a640 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a38e:	4298      	cmp	r0, r3
 800a390:	f171 0300 	sbcs.w	r3, r1, #0
 800a394:	d23f      	bcs.n	800a416 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
 800a396:	f5a0 6380 	sub.w	r3, r0, #1024	; 0x400
 800a39a:	430b      	orrs	r3, r1
 800a39c:	f000 8750 	beq.w	800b240 <HAL_RCCEx_GetPeriphCLKFreq+0xecc>
 800a3a0:	f240 4301 	movw	r3, #1025	; 0x401
 800a3a4:	4298      	cmp	r0, r3
 800a3a6:	f171 0300 	sbcs.w	r3, r1, #0
 800a3aa:	d377      	bcc.n	800a49c <HAL_RCCEx_GetPeriphCLKFreq+0x128>
 800a3ac:	f5a0 4300 	sub.w	r3, r0, #32768	; 0x8000
 800a3b0:	430b      	orrs	r3, r1
 800a3b2:	f001 8077 	beq.w	800b4a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1130>
 800a3b6:	f248 0301 	movw	r3, #32769	; 0x8001
 800a3ba:	4298      	cmp	r0, r3
 800a3bc:	f171 0300 	sbcs.w	r3, r1, #0
 800a3c0:	f0c0 8207 	bcc.w	800a7d2 <HAL_RCCEx_GetPeriphCLKFreq+0x45e>
 800a3c4:	f5a0 2380 	sub.w	r3, r0, #262144	; 0x40000
 800a3c8:	430b      	orrs	r3, r1
 800a3ca:	f000 8720 	beq.w	800b20e <HAL_RCCEx_GetPeriphCLKFreq+0xe9a>
 800a3ce:	4b9d      	ldr	r3, [pc, #628]	; (800a644 <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>)
 800a3d0:	4298      	cmp	r0, r3
 800a3d2:	f171 0300 	sbcs.w	r3, r1, #0
 800a3d6:	f0c0 81d8 	bcc.w	800a78a <HAL_RCCEx_GetPeriphCLKFreq+0x416>
 800a3da:	f5a0 2000 	sub.w	r0, r0, #524288	; 0x80000
 800a3de:	ea50 0301 	orrs.w	r3, r0, r1
 800a3e2:	bf18      	it	ne
 800a3e4:	2000      	movne	r0, #0
 800a3e6:	d113      	bne.n	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800a3e8:	4a97      	ldr	r2, [pc, #604]	; (800a648 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800a3ea:	f8d2 30e8 	ldr.w	r3, [r2, #232]	; 0xe8
 800a3ee:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
        switch (srcclk)
 800a3f2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a3f6:	f000 85a6 	beq.w	800af46 <HAL_RCCEx_GetPeriphCLKFreq+0xbd2>
 800a3fa:	f200 866b 	bhi.w	800b0d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	f000 859b 	beq.w	800af3a <HAL_RCCEx_GetPeriphCLKFreq+0xbc6>
 800a404:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a408:	bf18      	it	ne
 800a40a:	2000      	movne	r0, #0
 800a40c:	f000 83c6 	beq.w	800ab9c <HAL_RCCEx_GetPeriphCLKFreq+0x828>
}
 800a410:	b005      	add	sp, #20
 800a412:	f85d fb04 	ldr.w	pc, [sp], #4
    switch (PeriphClk)
 800a416:	2300      	movs	r3, #0
 800a418:	2202      	movs	r2, #2
 800a41a:	4291      	cmp	r1, r2
 800a41c:	bf08      	it	eq
 800a41e:	4298      	cmpeq	r0, r3
 800a420:	f001 8016 	beq.w	800b450 <HAL_RCCEx_GetPeriphCLKFreq+0x10dc>
 800a424:	4283      	cmp	r3, r0
 800a426:	418a      	sbcs	r2, r1
 800a428:	d24c      	bcs.n	800a4c4 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
 800a42a:	2240      	movs	r2, #64	; 0x40
 800a42c:	4291      	cmp	r1, r2
 800a42e:	bf08      	it	eq
 800a430:	4298      	cmpeq	r0, r3
 800a432:	f000 879d 	beq.w	800b370 <HAL_RCCEx_GetPeriphCLKFreq+0xffc>
 800a436:	4283      	cmp	r3, r0
 800a438:	418a      	sbcs	r2, r1
 800a43a:	f080 821f 	bcs.w	800a87c <HAL_RCCEx_GetPeriphCLKFreq+0x508>
 800a43e:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a442:	4291      	cmp	r1, r2
 800a444:	bf08      	it	eq
 800a446:	4298      	cmpeq	r0, r3
 800a448:	f001 8015 	beq.w	800b476 <HAL_RCCEx_GetPeriphCLKFreq+0x1102>
 800a44c:	4283      	cmp	r3, r0
 800a44e:	418a      	sbcs	r2, r1
 800a450:	f080 81f0 	bcs.w	800a834 <HAL_RCCEx_GetPeriphCLKFreq+0x4c0>
 800a454:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800a458:	bf08      	it	eq
 800a45a:	4298      	cmpeq	r0, r3
 800a45c:	bf18      	it	ne
 800a45e:	2000      	movne	r0, #0
 800a460:	d1d6      	bne.n	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 800a462:	4a79      	ldr	r2, [pc, #484]	; (800a648 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800a464:	f8d2 30e4 	ldr.w	r3, [r2, #228]	; 0xe4
        if (srcclk == RCC_I2C4CLKSOURCE_PCLK3)
 800a468:	f413 0340 	ands.w	r3, r3, #12582912	; 0xc00000
 800a46c:	f000 822c 	beq.w	800a8c8 <HAL_RCCEx_GetPeriphCLKFreq+0x554>
        else if (srcclk ==  RCC_I2C4CLKSOURCE_PLL3R)
 800a470:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a474:	f001 8089 	beq.w	800b58a <HAL_RCCEx_GetPeriphCLKFreq+0x1216>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 800a478:	6811      	ldr	r1, [r2, #0]
 800a47a:	0788      	lsls	r0, r1, #30
 800a47c:	d503      	bpl.n	800a486 <HAL_RCCEx_GetPeriphCLKFreq+0x112>
 800a47e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a482:	f001 8255 	beq.w	800b930 <HAL_RCCEx_GetPeriphCLKFreq+0x15bc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C4CLKSOURCE_CSI))
 800a486:	4a70      	ldr	r2, [pc, #448]	; (800a648 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800a488:	6810      	ldr	r0, [r2, #0]
 800a48a:	f410 7000 	ands.w	r0, r0, #512	; 0x200
 800a48e:	d0bf      	beq.n	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
              frequency = CSI_VALUE;
 800a490:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800a494:	486d      	ldr	r0, [pc, #436]	; (800a64c <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>)
 800a496:	bf18      	it	ne
 800a498:	2000      	movne	r0, #0
 800a49a:	e7b9      	b.n	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
    switch (PeriphClk)
 800a49c:	2821      	cmp	r0, #33	; 0x21
 800a49e:	f171 0300 	sbcs.w	r3, r1, #0
 800a4a2:	d25e      	bcs.n	800a562 <HAL_RCCEx_GetPeriphCLKFreq+0x1ee>
 800a4a4:	ea50 0301 	orrs.w	r3, r0, r1
 800a4a8:	f000 827d 	beq.w	800a9a6 <HAL_RCCEx_GetPeriphCLKFreq+0x632>
 800a4ac:	3801      	subs	r0, #1
 800a4ae:	f141 31ff 	adc.w	r1, r1, #4294967295	; 0xffffffff
 800a4b2:	2820      	cmp	r0, #32
 800a4b4:	f171 0300 	sbcs.w	r3, r1, #0
 800a4b8:	f0c0 82a0 	bcc.w	800a9fc <HAL_RCCEx_GetPeriphCLKFreq+0x688>
 800a4bc:	2000      	movs	r0, #0
}
 800a4be:	b005      	add	sp, #20
 800a4c0:	f85d fb04 	ldr.w	pc, [sp], #4
    switch (PeriphClk)
 800a4c4:	f100 4270 	add.w	r2, r0, #4026531840	; 0xf0000000
 800a4c8:	430a      	orrs	r2, r1
 800a4ca:	f000 8625 	beq.w	800b118 <HAL_RCCEx_GetPeriphCLKFreq+0xda4>
 800a4ce:	4a60      	ldr	r2, [pc, #384]	; (800a650 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 800a4d0:	4290      	cmp	r0, r2
 800a4d2:	f171 0200 	sbcs.w	r2, r1, #0
 800a4d6:	f0c0 808d 	bcc.w	800a5f4 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800a4da:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800a4de:	4299      	cmp	r1, r3
 800a4e0:	bf08      	it	eq
 800a4e2:	4290      	cmpeq	r0, r2
 800a4e4:	f000 8764 	beq.w	800b3b0 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>
 800a4e8:	4282      	cmp	r2, r0
 800a4ea:	eb73 0201 	sbcs.w	r2, r3, r1
 800a4ee:	f080 80cd 	bcs.w	800a68c <HAL_RCCEx_GetPeriphCLKFreq+0x318>
 800a4f2:	2901      	cmp	r1, #1
 800a4f4:	bf08      	it	eq
 800a4f6:	4298      	cmpeq	r0, r3
 800a4f8:	bf18      	it	ne
 800a4fa:	2000      	movne	r0, #0
 800a4fc:	d188      	bne.n	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800a4fe:	4a52      	ldr	r2, [pc, #328]	; (800a648 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800a500:	f8d2 30e0 	ldr.w	r3, [r2, #224]	; 0xe0
        if (srcclk == RCC_SPI6CLKSOURCE_PCLK2)
 800a504:	f413 3360 	ands.w	r3, r3, #229376	; 0x38000
 800a508:	f000 8512 	beq.w	800af30 <HAL_RCCEx_GetPeriphCLKFreq+0xbbc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL2Q))
 800a50c:	6812      	ldr	r2, [r2, #0]
 800a50e:	0112      	lsls	r2, r2, #4
 800a510:	d503      	bpl.n	800a51a <HAL_RCCEx_GetPeriphCLKFreq+0x1a6>
 800a512:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a516:	f000 855b 	beq.w	800afd0 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL3Q))
 800a51a:	4a4b      	ldr	r2, [pc, #300]	; (800a648 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800a51c:	6812      	ldr	r2, [r2, #0]
 800a51e:	0090      	lsls	r0, r2, #2
 800a520:	d503      	bpl.n	800a52a <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
 800a522:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a526:	f000 8559 	beq.w	800afdc <HAL_RCCEx_GetPeriphCLKFreq+0xc68>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSI))
 800a52a:	4a47      	ldr	r2, [pc, #284]	; (800a648 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800a52c:	6811      	ldr	r1, [r2, #0]
 800a52e:	0789      	lsls	r1, r1, #30
 800a530:	d503      	bpl.n	800a53a <HAL_RCCEx_GetPeriphCLKFreq+0x1c6>
 800a532:	f5b3 3fc0 	cmp.w	r3, #98304	; 0x18000
 800a536:	f001 8209 	beq.w	800b94c <HAL_RCCEx_GetPeriphCLKFreq+0x15d8>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_CSI))
 800a53a:	4a43      	ldr	r2, [pc, #268]	; (800a648 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800a53c:	6812      	ldr	r2, [r2, #0]
 800a53e:	0590      	lsls	r0, r2, #22
 800a540:	d503      	bpl.n	800a54a <HAL_RCCEx_GetPeriphCLKFreq+0x1d6>
 800a542:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a546:	f001 8291 	beq.w	800ba6c <HAL_RCCEx_GetPeriphCLKFreq+0x16f8>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSE))
 800a54a:	4a3f      	ldr	r2, [pc, #252]	; (800a648 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800a54c:	6810      	ldr	r0, [r2, #0]
 800a54e:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 800a552:	f43f af5d 	beq.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
              frequency = HSE_VALUE;
 800a556:	f5b3 3f20 	cmp.w	r3, #163840	; 0x28000
 800a55a:	483e      	ldr	r0, [pc, #248]	; (800a654 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800a55c:	bf18      	it	ne
 800a55e:	2000      	movne	r0, #0
 800a560:	e756      	b.n	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
    switch (PeriphClk)
 800a562:	f5a0 7380 	sub.w	r3, r0, #256	; 0x100
 800a566:	430b      	orrs	r3, r1
 800a568:	f000 86cd 	beq.w	800b306 <HAL_RCCEx_GetPeriphCLKFreq+0xf92>
 800a56c:	f240 1301 	movw	r3, #257	; 0x101
 800a570:	4298      	cmp	r0, r3
 800a572:	f171 0300 	sbcs.w	r3, r1, #0
 800a576:	f0c0 80c8 	bcc.w	800a70a <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 800a57a:	f5a0 7000 	sub.w	r0, r0, #512	; 0x200
 800a57e:	ea50 0301 	orrs.w	r3, r0, r1
 800a582:	bf18      	it	ne
 800a584:	2000      	movne	r0, #0
 800a586:	f47f af43 	bne.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_USART10_SOURCE();
 800a58a:	4b2f      	ldr	r3, [pc, #188]	; (800a648 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800a58c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
        if (srcclk == RCC_USART10CLKSOURCE_PCLK1)
 800a590:	f013 5360 	ands.w	r3, r3, #939524096	; 0x38000000
 800a594:	f000 822d 	beq.w	800a9f2 <HAL_RCCEx_GetPeriphCLKFreq+0x67e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL2Q))
 800a598:	4a2b      	ldr	r2, [pc, #172]	; (800a648 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800a59a:	6812      	ldr	r2, [r2, #0]
 800a59c:	0112      	lsls	r2, r2, #4
 800a59e:	d503      	bpl.n	800a5a8 <HAL_RCCEx_GetPeriphCLKFreq+0x234>
 800a5a0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a5a4:	f000 8514 	beq.w	800afd0 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL3Q))
 800a5a8:	4a27      	ldr	r2, [pc, #156]	; (800a648 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800a5aa:	6812      	ldr	r2, [r2, #0]
 800a5ac:	0090      	lsls	r0, r2, #2
 800a5ae:	d503      	bpl.n	800a5b8 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
 800a5b0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a5b4:	f000 8512 	beq.w	800afdc <HAL_RCCEx_GetPeriphCLKFreq+0xc68>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_HSI))
 800a5b8:	4a23      	ldr	r2, [pc, #140]	; (800a648 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800a5ba:	6811      	ldr	r1, [r2, #0]
 800a5bc:	0789      	lsls	r1, r1, #30
 800a5be:	d503      	bpl.n	800a5c8 <HAL_RCCEx_GetPeriphCLKFreq+0x254>
 800a5c0:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 800a5c4:	f001 81d7 	beq.w	800b976 <HAL_RCCEx_GetPeriphCLKFreq+0x1602>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_CSI))
 800a5c8:	4a1f      	ldr	r2, [pc, #124]	; (800a648 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800a5ca:	6812      	ldr	r2, [r2, #0]
 800a5cc:	0590      	lsls	r0, r2, #22
 800a5ce:	d503      	bpl.n	800a5d8 <HAL_RCCEx_GetPeriphCLKFreq+0x264>
 800a5d0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a5d4:	f001 8238 	beq.w	800ba48 <HAL_RCCEx_GetPeriphCLKFreq+0x16d4>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART10CLKSOURCE_LSE))
 800a5d8:	4a1b      	ldr	r2, [pc, #108]	; (800a648 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800a5da:	f8d2 00f0 	ldr.w	r0, [r2, #240]	; 0xf0
 800a5de:	f010 0002 	ands.w	r0, r0, #2
 800a5e2:	f43f af15 	beq.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
      frequency = LSE_VALUE;
 800a5e6:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
 800a5ea:	bf14      	ite	ne
 800a5ec:	2000      	movne	r0, #0
 800a5ee:	f44f 4000 	moveq.w	r0, #32768	; 0x8000
 800a5f2:	e70d      	b.n	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
    switch (PeriphClk)
 800a5f4:	f5a0 0300 	sub.w	r3, r0, #8388608	; 0x800000
 800a5f8:	430b      	orrs	r3, r1
 800a5fa:	f000 835a 	beq.w	800acb2 <HAL_RCCEx_GetPeriphCLKFreq+0x93e>
 800a5fe:	4b16      	ldr	r3, [pc, #88]	; (800a658 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 800a600:	4298      	cmp	r0, r3
 800a602:	f171 0300 	sbcs.w	r3, r1, #0
 800a606:	d329      	bcc.n	800a65c <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>
 800a608:	f100 437c 	add.w	r3, r0, #4227858432	; 0xfc000000
 800a60c:	430b      	orrs	r3, r1
 800a60e:	f000 8322 	beq.w	800ac56 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800a612:	f100 4078 	add.w	r0, r0, #4160749568	; 0xf8000000
 800a616:	ea50 0301 	orrs.w	r3, r0, r1
 800a61a:	bf18      	it	ne
 800a61c:	2000      	movne	r0, #0
 800a61e:	f47f aef7 	bne.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 800a622:	4b09      	ldr	r3, [pc, #36]	; (800a648 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800a624:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800a628:	f003 0307 	and.w	r3, r3, #7
 800a62c:	2b04      	cmp	r3, #4
 800a62e:	f201 8253 	bhi.w	800bad8 <HAL_RCCEx_GetPeriphCLKFreq+0x1764>
 800a632:	e8df f013 	tbh	[pc, r3, lsl #1]
 800a636:	0482      	.short	0x0482
 800a638:	048802b3 	.word	0x048802b3
 800a63c:	0491048e 	.word	0x0491048e
 800a640:	00100001 	.word	0x00100001
 800a644:	00040001 	.word	0x00040001
 800a648:	44020c00 	.word	0x44020c00
 800a64c:	003d0900 	.word	0x003d0900
 800a650:	10000001 	.word	0x10000001
 800a654:	017d7840 	.word	0x017d7840
 800a658:	00800001 	.word	0x00800001
    switch (PeriphClk)
 800a65c:	f5a0 1300 	sub.w	r3, r0, #2097152	; 0x200000
 800a660:	430b      	orrs	r3, r1
 800a662:	f000 82a0 	beq.w	800aba6 <HAL_RCCEx_GetPeriphCLKFreq+0x832>
 800a666:	f5a0 0080 	sub.w	r0, r0, #4194304	; 0x400000
 800a66a:	ea50 0301 	orrs.w	r3, r0, r1
 800a66e:	bf18      	it	ne
 800a670:	2000      	movne	r0, #0
 800a672:	f47f aecd 	bne.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_SDMMC1_SOURCE();
 800a676:	4bb3      	ldr	r3, [pc, #716]	; (800a944 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800a678:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
        if (srcclk == RCC_SDMMC1CLKSOURCE_PLL1Q)
 800a67c:	0658      	lsls	r0, r3, #25
 800a67e:	f100 831e 	bmi.w	800acbe <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a682:	a801      	add	r0, sp, #4
 800a684:	f7ff fc3c 	bl	8009f00 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a688:	9802      	ldr	r0, [sp, #8]
 800a68a:	e6c1      	b.n	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
    switch (PeriphClk)
 800a68c:	f100 4360 	add.w	r3, r0, #3758096384	; 0xe0000000
 800a690:	430b      	orrs	r3, r1
 800a692:	f000 8271 	beq.w	800ab78 <HAL_RCCEx_GetPeriphCLKFreq+0x804>
 800a696:	f100 4040 	add.w	r0, r0, #3221225472	; 0xc0000000
 800a69a:	ea50 0301 	orrs.w	r3, r0, r1
 800a69e:	bf18      	it	ne
 800a6a0:	2000      	movne	r0, #0
 800a6a2:	f47f aeb5 	bne.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_SPI4_SOURCE();
 800a6a6:	4aa7      	ldr	r2, [pc, #668]	; (800a944 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800a6a8:	f8d2 30e0 	ldr.w	r3, [r2, #224]	; 0xe0
        if (srcclk == RCC_SPI4CLKSOURCE_PCLK2)
 800a6ac:	f413 6360 	ands.w	r3, r3, #3584	; 0xe00
 800a6b0:	f000 843e 	beq.w	800af30 <HAL_RCCEx_GetPeriphCLKFreq+0xbbc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL2Q))
 800a6b4:	6812      	ldr	r2, [r2, #0]
 800a6b6:	0112      	lsls	r2, r2, #4
 800a6b8:	d503      	bpl.n	800a6c2 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800a6ba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a6be:	f000 8487 	beq.w	800afd0 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL3Q))
 800a6c2:	4aa0      	ldr	r2, [pc, #640]	; (800a944 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800a6c4:	6812      	ldr	r2, [r2, #0]
 800a6c6:	0090      	lsls	r0, r2, #2
 800a6c8:	d503      	bpl.n	800a6d2 <HAL_RCCEx_GetPeriphCLKFreq+0x35e>
 800a6ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a6ce:	f000 8485 	beq.w	800afdc <HAL_RCCEx_GetPeriphCLKFreq+0xc68>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSI))
 800a6d2:	4a9c      	ldr	r2, [pc, #624]	; (800a944 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800a6d4:	6811      	ldr	r1, [r2, #0]
 800a6d6:	0789      	lsls	r1, r1, #30
 800a6d8:	d503      	bpl.n	800a6e2 <HAL_RCCEx_GetPeriphCLKFreq+0x36e>
 800a6da:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800a6de:	f001 812e 	beq.w	800b93e <HAL_RCCEx_GetPeriphCLKFreq+0x15ca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_CSI))
 800a6e2:	4a98      	ldr	r2, [pc, #608]	; (800a944 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800a6e4:	6812      	ldr	r2, [r2, #0]
 800a6e6:	0590      	lsls	r0, r2, #22
 800a6e8:	d503      	bpl.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
 800a6ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a6ee:	f001 81a5 	beq.w	800ba3c <HAL_RCCEx_GetPeriphCLKFreq+0x16c8>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSE))
 800a6f2:	4a94      	ldr	r2, [pc, #592]	; (800a944 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800a6f4:	6810      	ldr	r0, [r2, #0]
 800a6f6:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 800a6fa:	f43f ae89 	beq.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
              frequency = HSE_VALUE;
 800a6fe:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 800a702:	4891      	ldr	r0, [pc, #580]	; (800a948 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800a704:	bf18      	it	ne
 800a706:	2000      	movne	r0, #0
 800a708:	e682      	b.n	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
    switch (PeriphClk)
 800a70a:	f1a0 0340 	sub.w	r3, r0, #64	; 0x40
 800a70e:	430b      	orrs	r3, r1
 800a710:	f000 81fd 	beq.w	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x79a>
 800a714:	3880      	subs	r0, #128	; 0x80
 800a716:	ea50 0301 	orrs.w	r3, r0, r1
 800a71a:	bf18      	it	ne
 800a71c:	2000      	movne	r0, #0
 800a71e:	f47f ae77 	bne.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_UART8_SOURCE();
 800a722:	4a88      	ldr	r2, [pc, #544]	; (800a944 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800a724:	f8d2 30d8 	ldr.w	r3, [r2, #216]	; 0xd8
        if (srcclk == RCC_UART8CLKSOURCE_PCLK1)
 800a728:	f413 0360 	ands.w	r3, r3, #14680064	; 0xe00000
 800a72c:	f000 8161 	beq.w	800a9f2 <HAL_RCCEx_GetPeriphCLKFreq+0x67e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL2Q))
 800a730:	6812      	ldr	r2, [r2, #0]
 800a732:	0112      	lsls	r2, r2, #4
 800a734:	d503      	bpl.n	800a73e <HAL_RCCEx_GetPeriphCLKFreq+0x3ca>
 800a736:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a73a:	f000 8449 	beq.w	800afd0 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL3Q))
 800a73e:	4a81      	ldr	r2, [pc, #516]	; (800a944 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800a740:	6812      	ldr	r2, [r2, #0]
 800a742:	0090      	lsls	r0, r2, #2
 800a744:	d503      	bpl.n	800a74e <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 800a746:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a74a:	f000 8447 	beq.w	800afdc <HAL_RCCEx_GetPeriphCLKFreq+0xc68>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_HSI))
 800a74e:	4a7d      	ldr	r2, [pc, #500]	; (800a944 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800a750:	6811      	ldr	r1, [r2, #0]
 800a752:	0789      	lsls	r1, r1, #30
 800a754:	d503      	bpl.n	800a75e <HAL_RCCEx_GetPeriphCLKFreq+0x3ea>
 800a756:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800a75a:	f001 80fe 	beq.w	800b95a <HAL_RCCEx_GetPeriphCLKFreq+0x15e6>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_CSI))
 800a75e:	4a79      	ldr	r2, [pc, #484]	; (800a944 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800a760:	6812      	ldr	r2, [r2, #0]
 800a762:	0590      	lsls	r0, r2, #22
 800a764:	d503      	bpl.n	800a76e <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
 800a766:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a76a:	f001 815b 	beq.w	800ba24 <HAL_RCCEx_GetPeriphCLKFreq+0x16b0>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART8CLKSOURCE_LSE))
 800a76e:	4a75      	ldr	r2, [pc, #468]	; (800a944 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800a770:	f8d2 00f0 	ldr.w	r0, [r2, #240]	; 0xf0
 800a774:	f010 0002 	ands.w	r0, r0, #2
 800a778:	f43f ae4a 	beq.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
      frequency = LSE_VALUE;
 800a77c:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 800a780:	bf14      	ite	ne
 800a782:	2000      	movne	r0, #0
 800a784:	f44f 4000 	moveq.w	r0, #32768	; 0x8000
 800a788:	e642      	b.n	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
    switch (PeriphClk)
 800a78a:	f5a0 3380 	sub.w	r3, r0, #65536	; 0x10000
 800a78e:	430b      	orrs	r3, r1
 800a790:	f000 824a 	beq.w	800ac28 <HAL_RCCEx_GetPeriphCLKFreq+0x8b4>
 800a794:	f5a0 3000 	sub.w	r0, r0, #131072	; 0x20000
 800a798:	ea50 0301 	orrs.w	r3, r0, r1
 800a79c:	bf18      	it	ne
 800a79e:	2000      	movne	r0, #0
 800a7a0:	f47f ae36 	bne.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 800a7a4:	4a67      	ldr	r2, [pc, #412]	; (800a944 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800a7a6:	f8d2 30dc 	ldr.w	r3, [r2, #220]	; 0xdc
 800a7aa:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
        switch (srcclk)
 800a7ae:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a7b2:	f000 83e4 	beq.w	800af7e <HAL_RCCEx_GetPeriphCLKFreq+0xc0a>
 800a7b6:	f200 8439 	bhi.w	800b02c <HAL_RCCEx_GetPeriphCLKFreq+0xcb8>
 800a7ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a7be:	f000 81ed 	beq.w	800ab9c <HAL_RCCEx_GetPeriphCLKFreq+0x828>
 800a7c2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a7c6:	f000 8225 	beq.w	800ac14 <HAL_RCCEx_GetPeriphCLKFreq+0x8a0>
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	d07c      	beq.n	800a8c8 <HAL_RCCEx_GetPeriphCLKFreq+0x554>
 800a7ce:	2000      	movs	r0, #0
 800a7d0:	e61e      	b.n	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
    switch (PeriphClk)
 800a7d2:	f5a0 5300 	sub.w	r3, r0, #8192	; 0x2000
 800a7d6:	430b      	orrs	r3, r1
 800a7d8:	f000 869b 	beq.w	800b512 <HAL_RCCEx_GetPeriphCLKFreq+0x119e>
 800a7dc:	f242 0301 	movw	r3, #8193	; 0x2001
 800a7e0:	4298      	cmp	r0, r3
 800a7e2:	f171 0300 	sbcs.w	r3, r1, #0
 800a7e6:	d374      	bcc.n	800a8d2 <HAL_RCCEx_GetPeriphCLKFreq+0x55e>
 800a7e8:	f5a0 4080 	sub.w	r0, r0, #16384	; 0x4000
 800a7ec:	ea50 0301 	orrs.w	r3, r0, r1
 800a7f0:	bf18      	it	ne
 800a7f2:	2000      	movne	r0, #0
 800a7f4:	f47f ae0c 	bne.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800a7f8:	4a52      	ldr	r2, [pc, #328]	; (800a944 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800a7fa:	f8d2 30e4 	ldr.w	r3, [r2, #228]	; 0xe4
        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 800a7fe:	f413 2340 	ands.w	r3, r3, #786432	; 0xc0000
 800a802:	f000 80f6 	beq.w	800a9f2 <HAL_RCCEx_GetPeriphCLKFreq+0x67e>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL3R)
 800a806:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800a80a:	f000 86be 	beq.w	800b58a <HAL_RCCEx_GetPeriphCLKFreq+0x1216>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 800a80e:	6811      	ldr	r1, [r2, #0]
 800a810:	0789      	lsls	r1, r1, #30
 800a812:	d503      	bpl.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
 800a814:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800a818:	f001 8075 	beq.w	800b906 <HAL_RCCEx_GetPeriphCLKFreq+0x1592>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 800a81c:	4a49      	ldr	r2, [pc, #292]	; (800a944 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800a81e:	6810      	ldr	r0, [r2, #0]
 800a820:	f410 7000 	ands.w	r0, r0, #512	; 0x200
 800a824:	f43f adf4 	beq.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
              frequency = CSI_VALUE;
 800a828:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800a82c:	4847      	ldr	r0, [pc, #284]	; (800a94c <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 800a82e:	bf18      	it	ne
 800a830:	2000      	movne	r0, #0
 800a832:	e5ed      	b.n	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
    switch (PeriphClk)
 800a834:	2980      	cmp	r1, #128	; 0x80
 800a836:	bf08      	it	eq
 800a838:	4298      	cmpeq	r0, r3
 800a83a:	f000 81d9 	beq.w	800abf0 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>
 800a83e:	2300      	movs	r3, #0
 800a840:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800a844:	bf08      	it	eq
 800a846:	4298      	cmpeq	r0, r3
 800a848:	bf18      	it	ne
 800a84a:	4618      	movne	r0, r3
 800a84c:	f47f ade0 	bne.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_LPTIM6_SOURCE();
 800a850:	493c      	ldr	r1, [pc, #240]	; (800a944 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800a852:	f8d1 20dc 	ldr.w	r2, [r1, #220]	; 0xdc
 800a856:	f002 42e0 	and.w	r2, r2, #1879048192	; 0x70000000
        switch (srcclk)
 800a85a:	f1b2 5f40 	cmp.w	r2, #805306368	; 0x30000000
 800a85e:	f000 8397 	beq.w	800af90 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
 800a862:	f200 83ff 	bhi.w	800b064 <HAL_RCCEx_GetPeriphCLKFreq+0xcf0>
 800a866:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 800a86a:	f000 8197 	beq.w	800ab9c <HAL_RCCEx_GetPeriphCLKFreq+0x828>
 800a86e:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 800a872:	f000 81cf 	beq.w	800ac14 <HAL_RCCEx_GetPeriphCLKFreq+0x8a0>
 800a876:	b33a      	cbz	r2, 800a8c8 <HAL_RCCEx_GetPeriphCLKFreq+0x554>
 800a878:	4618      	mov	r0, r3
 800a87a:	e5c9      	b.n	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
    switch (PeriphClk)
 800a87c:	2210      	movs	r2, #16
 800a87e:	4291      	cmp	r1, r2
 800a880:	bf08      	it	eq
 800a882:	4298      	cmpeq	r0, r3
 800a884:	f000 850c 	beq.w	800b2a0 <HAL_RCCEx_GetPeriphCLKFreq+0xf2c>
 800a888:	4283      	cmp	r3, r0
 800a88a:	418a      	sbcs	r2, r1
 800a88c:	d260      	bcs.n	800a950 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>
 800a88e:	2920      	cmp	r1, #32
 800a890:	bf08      	it	eq
 800a892:	4298      	cmpeq	r0, r3
 800a894:	bf18      	it	ne
 800a896:	2000      	movne	r0, #0
 800a898:	f47f adba 	bne.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_LPTIM3_SOURCE();
 800a89c:	4a29      	ldr	r2, [pc, #164]	; (800a944 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800a89e:	f8d2 30dc 	ldr.w	r3, [r2, #220]	; 0xdc
 800a8a2:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
        switch (srcclk)
 800a8a6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800a8aa:	f000 837a 	beq.w	800afa2 <HAL_RCCEx_GetPeriphCLKFreq+0xc2e>
 800a8ae:	f200 83f5 	bhi.w	800b09c <HAL_RCCEx_GetPeriphCLKFreq+0xd28>
 800a8b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a8b6:	f000 8171 	beq.w	800ab9c <HAL_RCCEx_GetPeriphCLKFreq+0x828>
 800a8ba:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a8be:	f000 81a9 	beq.w	800ac14 <HAL_RCCEx_GetPeriphCLKFreq+0x8a0>
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	f040 867a 	bne.w	800b5bc <HAL_RCCEx_GetPeriphCLKFreq+0x1248>
}
 800a8c8:	b005      	add	sp, #20
 800a8ca:	f85d eb04 	ldr.w	lr, [sp], #4
            frequency = HAL_RCC_GetPCLK3Freq();
 800a8ce:	f7fd bb17 	b.w	8007f00 <HAL_RCC_GetPCLK3Freq>
    switch (PeriphClk)
 800a8d2:	f5a0 6300 	sub.w	r3, r0, #2048	; 0x800
 800a8d6:	430b      	orrs	r3, r1
 800a8d8:	f000 80eb 	beq.w	800aab2 <HAL_RCCEx_GetPeriphCLKFreq+0x73e>
 800a8dc:	f5a0 5080 	sub.w	r0, r0, #4096	; 0x1000
 800a8e0:	ea50 0301 	orrs.w	r3, r0, r1
 800a8e4:	bf18      	it	ne
 800a8e6:	2000      	movne	r0, #0
 800a8e8:	f47f ad92 	bne.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800a8ec:	4a15      	ldr	r2, [pc, #84]	; (800a944 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800a8ee:	f8d2 30e0 	ldr.w	r3, [r2, #224]	; 0xe0
        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 800a8f2:	f013 63e0 	ands.w	r3, r3, #117440512	; 0x7000000
 800a8f6:	d0e7      	beq.n	800a8c8 <HAL_RCCEx_GetPeriphCLKFreq+0x554>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 800a8f8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800a8fc:	f000 8368 	beq.w	800afd0 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL3Q)
 800a900:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a904:	f000 836a 	beq.w	800afdc <HAL_RCCEx_GetPeriphCLKFreq+0xc68>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 800a908:	6811      	ldr	r1, [r2, #0]
 800a90a:	0789      	lsls	r1, r1, #30
 800a90c:	d503      	bpl.n	800a916 <HAL_RCCEx_GetPeriphCLKFreq+0x5a2>
 800a90e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800a912:	f001 8076 	beq.w	800ba02 <HAL_RCCEx_GetPeriphCLKFreq+0x168e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 800a916:	4a0b      	ldr	r2, [pc, #44]	; (800a944 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800a918:	6812      	ldr	r2, [r2, #0]
 800a91a:	0592      	lsls	r2, r2, #22
 800a91c:	d503      	bpl.n	800a926 <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
 800a91e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800a922:	f001 80ac 	beq.w	800ba7e <HAL_RCCEx_GetPeriphCLKFreq+0x170a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 800a926:	4a07      	ldr	r2, [pc, #28]	; (800a944 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800a928:	f8d2 00f0 	ldr.w	r0, [r2, #240]	; 0xf0
 800a92c:	f010 0002 	ands.w	r0, r0, #2
 800a930:	f43f ad6e 	beq.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
      frequency = LSE_VALUE;
 800a934:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 800a938:	bf14      	ite	ne
 800a93a:	2000      	movne	r0, #0
 800a93c:	f44f 4000 	moveq.w	r0, #32768	; 0x8000
 800a940:	e566      	b.n	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800a942:	bf00      	nop
 800a944:	44020c00 	.word	0x44020c00
 800a948:	017d7840 	.word	0x017d7840
 800a94c:	003d0900 	.word	0x003d0900
    switch (PeriphClk)
 800a950:	2904      	cmp	r1, #4
 800a952:	bf08      	it	eq
 800a954:	4298      	cmpeq	r0, r3
 800a956:	f000 8097 	beq.w	800aa88 <HAL_RCCEx_GetPeriphCLKFreq+0x714>
 800a95a:	2300      	movs	r3, #0
 800a95c:	2908      	cmp	r1, #8
 800a95e:	bf08      	it	eq
 800a960:	4298      	cmpeq	r0, r3
 800a962:	bf18      	it	ne
 800a964:	4618      	movne	r0, r3
 800a966:	f47f ad53 	bne.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_CEC_SOURCE();
 800a96a:	4aad      	ldr	r2, [pc, #692]	; (800ac20 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>)
 800a96c:	f8d2 30e8 	ldr.w	r3, [r2, #232]	; 0xe8
        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 800a970:	f8d2 20f0 	ldr.w	r2, [r2, #240]	; 0xf0
        srcclk = __HAL_RCC_GET_CEC_SOURCE();
 800a974:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 800a978:	0790      	lsls	r0, r2, #30
 800a97a:	f100 81a6 	bmi.w	800acca <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_CECCLKSOURCE_LSI))
 800a97e:	4aa8      	ldr	r2, [pc, #672]	; (800ac20 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>)
 800a980:	f8d2 20f0 	ldr.w	r2, [r2, #240]	; 0xf0
 800a984:	0111      	lsls	r1, r2, #4
 800a986:	d502      	bpl.n	800a98e <HAL_RCCEx_GetPeriphCLKFreq+0x61a>
 800a988:	2b40      	cmp	r3, #64	; 0x40
 800a98a:	f001 800a 	beq.w	800b9a2 <HAL_RCCEx_GetPeriphCLKFreq+0x162e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_CECCLKSOURCE_CSI_DIV122))
 800a98e:	4aa4      	ldr	r2, [pc, #656]	; (800ac20 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>)
 800a990:	6810      	ldr	r0, [r2, #0]
 800a992:	f410 7000 	ands.w	r0, r0, #512	; 0x200
 800a996:	f43f ad3b 	beq.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = CSI_VALUE / 122U;
 800a99a:	2b80      	cmp	r3, #128	; 0x80
 800a99c:	f248 0012 	movw	r0, #32786	; 0x8012
 800a9a0:	bf18      	it	ne
 800a9a2:	2000      	movne	r0, #0
 800a9a4:	e534      	b.n	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
    switch (PeriphClk)
 800a9a6:	2000      	movs	r0, #0
}
 800a9a8:	b005      	add	sp, #20
 800a9aa:	f85d fb04 	ldr.w	pc, [sp], #4
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800a9ae:	4a9c      	ldr	r2, [pc, #624]	; (800ac20 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>)
 800a9b0:	f8d2 30f0 	ldr.w	r3, [r2, #240]	; 0xf0
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 800a9b4:	f8d2 20f0 	ldr.w	r2, [r2, #240]	; 0xf0
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800a9b8:	f403 7340 	and.w	r3, r3, #768	; 0x300
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 800a9bc:	0792      	lsls	r2, r2, #30
 800a9be:	d503      	bpl.n	800a9c8 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
 800a9c0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a9c4:	f000 816f 	beq.w	800aca6 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 800a9c8:	4a95      	ldr	r2, [pc, #596]	; (800ac20 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>)
 800a9ca:	f8d2 20f0 	ldr.w	r2, [r2, #240]	; 0xf0
 800a9ce:	0110      	lsls	r0, r2, #4
 800a9d0:	d503      	bpl.n	800a9da <HAL_RCCEx_GetPeriphCLKFreq+0x666>
 800a9d2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a9d6:	f000 8169 	beq.w	800acac <HAL_RCCEx_GetPeriphCLKFreq+0x938>
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 800a9da:	4a91      	ldr	r2, [pc, #580]	; (800ac20 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>)
 800a9dc:	6810      	ldr	r0, [r2, #0]
 800a9de:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 800a9e2:	d005      	beq.n	800a9f0 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800a9e4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a9e8:	f000 82e4 	beq.w	800afb4 <HAL_RCCEx_GetPeriphCLKFreq+0xc40>
              frequency = 0U;
 800a9ec:	2000      	movs	r0, #0
 800a9ee:	4770      	bx	lr
}
 800a9f0:	4770      	bx	lr
 800a9f2:	b005      	add	sp, #20
 800a9f4:	f85d eb04 	ldr.w	lr, [sp], #4
            frequency = HAL_RCC_GetPCLK1Freq();
 800a9f8:	f7fd ba42 	b.w	8007e80 <HAL_RCC_GetPCLK1Freq>
    switch (PeriphClk)
 800a9fc:	281f      	cmp	r0, #31
 800a9fe:	f63f ad5d 	bhi.w	800a4bc <HAL_RCCEx_GetPeriphCLKFreq+0x148>
 800aa02:	a301      	add	r3, pc, #4	; (adr r3, 800aa08 <HAL_RCCEx_GetPeriphCLKFreq+0x694>)
 800aa04:	f853 f020 	ldr.w	pc, [r3, r0, lsl #2]
 800aa08:	0800aed7 	.word	0x0800aed7
 800aa0c:	0800ae11 	.word	0x0800ae11
 800aa10:	0800a4bd 	.word	0x0800a4bd
 800aa14:	0800adad 	.word	0x0800adad
 800aa18:	0800a4bd 	.word	0x0800a4bd
 800aa1c:	0800a4bd 	.word	0x0800a4bd
 800aa20:	0800a4bd 	.word	0x0800a4bd
 800aa24:	0800ae6d 	.word	0x0800ae6d
 800aa28:	0800a4bd 	.word	0x0800a4bd
 800aa2c:	0800a4bd 	.word	0x0800a4bd
 800aa30:	0800a4bd 	.word	0x0800a4bd
 800aa34:	0800a4bd 	.word	0x0800a4bd
 800aa38:	0800a4bd 	.word	0x0800a4bd
 800aa3c:	0800a4bd 	.word	0x0800a4bd
 800aa40:	0800a4bd 	.word	0x0800a4bd
 800aa44:	0800ad43 	.word	0x0800ad43
 800aa48:	0800a4bd 	.word	0x0800a4bd
 800aa4c:	0800a4bd 	.word	0x0800a4bd
 800aa50:	0800a4bd 	.word	0x0800a4bd
 800aa54:	0800a4bd 	.word	0x0800a4bd
 800aa58:	0800a4bd 	.word	0x0800a4bd
 800aa5c:	0800a4bd 	.word	0x0800a4bd
 800aa60:	0800a4bd 	.word	0x0800a4bd
 800aa64:	0800a4bd 	.word	0x0800a4bd
 800aa68:	0800a4bd 	.word	0x0800a4bd
 800aa6c:	0800a4bd 	.word	0x0800a4bd
 800aa70:	0800a4bd 	.word	0x0800a4bd
 800aa74:	0800a4bd 	.word	0x0800a4bd
 800aa78:	0800a4bd 	.word	0x0800a4bd
 800aa7c:	0800a4bd 	.word	0x0800a4bd
 800aa80:	0800a4bd 	.word	0x0800a4bd
 800aa84:	0800acd9 	.word	0x0800acd9
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800aa88:	4a65      	ldr	r2, [pc, #404]	; (800ac20 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>)
 800aa8a:	f8d2 30e8 	ldr.w	r3, [r2, #232]	; 0xe8
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 800aa8e:	6812      	ldr	r2, [r2, #0]
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800aa90:	f403 7340 	and.w	r3, r3, #768	; 0x300
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 800aa94:	0390      	lsls	r0, r2, #14
 800aa96:	d502      	bpl.n	800aa9e <HAL_RCCEx_GetPeriphCLKFreq+0x72a>
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	f000 85bf 	beq.w	800b61c <HAL_RCCEx_GetPeriphCLKFreq+0x12a8>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 800aa9e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800aaa2:	f43f adee 	beq.w	800a682 <HAL_RCCEx_GetPeriphCLKFreq+0x30e>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 800aaa6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800aaaa:	f000 8291 	beq.w	800afd0 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
          frequency = 0U;
 800aaae:	2000      	movs	r0, #0
 800aab0:	e4ae      	b.n	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_UART12_SOURCE();
 800aab2:	4a5b      	ldr	r2, [pc, #364]	; (800ac20 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>)
 800aab4:	f8d2 30dc 	ldr.w	r3, [r2, #220]	; 0xdc
        if (srcclk == RCC_UART12CLKSOURCE_PCLK1)
 800aab8:	f013 0370 	ands.w	r3, r3, #112	; 0x70
 800aabc:	d099      	beq.n	800a9f2 <HAL_RCCEx_GetPeriphCLKFreq+0x67e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL2Q))
 800aabe:	6812      	ldr	r2, [r2, #0]
 800aac0:	0112      	lsls	r2, r2, #4
 800aac2:	d502      	bpl.n	800aaca <HAL_RCCEx_GetPeriphCLKFreq+0x756>
 800aac4:	2b10      	cmp	r3, #16
 800aac6:	f000 8283 	beq.w	800afd0 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL3Q))
 800aaca:	4a55      	ldr	r2, [pc, #340]	; (800ac20 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>)
 800aacc:	6812      	ldr	r2, [r2, #0]
 800aace:	0090      	lsls	r0, r2, #2
 800aad0:	d502      	bpl.n	800aad8 <HAL_RCCEx_GetPeriphCLKFreq+0x764>
 800aad2:	2b20      	cmp	r3, #32
 800aad4:	f000 8282 	beq.w	800afdc <HAL_RCCEx_GetPeriphCLKFreq+0xc68>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_HSI))
 800aad8:	4a51      	ldr	r2, [pc, #324]	; (800ac20 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>)
 800aada:	6811      	ldr	r1, [r2, #0]
 800aadc:	0789      	lsls	r1, r1, #30
 800aade:	d502      	bpl.n	800aae6 <HAL_RCCEx_GetPeriphCLKFreq+0x772>
 800aae0:	2b30      	cmp	r3, #48	; 0x30
 800aae2:	f000 8709 	beq.w	800b8f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1584>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_CSI))
 800aae6:	4a4e      	ldr	r2, [pc, #312]	; (800ac20 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>)
 800aae8:	6812      	ldr	r2, [r2, #0]
 800aaea:	0590      	lsls	r0, r2, #22
 800aaec:	d502      	bpl.n	800aaf4 <HAL_RCCEx_GetPeriphCLKFreq+0x780>
 800aaee:	2b40      	cmp	r3, #64	; 0x40
 800aaf0:	f000 87a7 	beq.w	800ba42 <HAL_RCCEx_GetPeriphCLKFreq+0x16ce>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART12CLKSOURCE_LSE))
 800aaf4:	4a4a      	ldr	r2, [pc, #296]	; (800ac20 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>)
 800aaf6:	f8d2 00f0 	ldr.w	r0, [r2, #240]	; 0xf0
 800aafa:	f010 0002 	ands.w	r0, r0, #2
 800aafe:	f43f ac87 	beq.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
      frequency = LSE_VALUE;
 800ab02:	2b50      	cmp	r3, #80	; 0x50
 800ab04:	bf14      	ite	ne
 800ab06:	2000      	movne	r0, #0
 800ab08:	f44f 4000 	moveq.w	r0, #32768	; 0x8000
 800ab0c:	e480      	b.n	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_UART7_SOURCE();
 800ab0e:	4b44      	ldr	r3, [pc, #272]	; (800ac20 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>)
 800ab10:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
        if (srcclk == RCC_UART7CLKSOURCE_PCLK1)
 800ab14:	f413 13e0 	ands.w	r3, r3, #1835008	; 0x1c0000
 800ab18:	f43f af6b 	beq.w	800a9f2 <HAL_RCCEx_GetPeriphCLKFreq+0x67e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL2Q))
 800ab1c:	4a40      	ldr	r2, [pc, #256]	; (800ac20 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>)
 800ab1e:	6812      	ldr	r2, [r2, #0]
 800ab20:	0111      	lsls	r1, r2, #4
 800ab22:	d503      	bpl.n	800ab2c <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
 800ab24:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800ab28:	f000 8252 	beq.w	800afd0 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL3Q))
 800ab2c:	4a3c      	ldr	r2, [pc, #240]	; (800ac20 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>)
 800ab2e:	6812      	ldr	r2, [r2, #0]
 800ab30:	0092      	lsls	r2, r2, #2
 800ab32:	d503      	bpl.n	800ab3c <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>
 800ab34:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800ab38:	f000 8250 	beq.w	800afdc <HAL_RCCEx_GetPeriphCLKFreq+0xc68>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_HSI))
 800ab3c:	4a38      	ldr	r2, [pc, #224]	; (800ac20 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>)
 800ab3e:	6811      	ldr	r1, [r2, #0]
 800ab40:	0788      	lsls	r0, r1, #30
 800ab42:	d503      	bpl.n	800ab4c <HAL_RCCEx_GetPeriphCLKFreq+0x7d8>
 800ab44:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800ab48:	f000 86eb 	beq.w	800b922 <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_CSI))
 800ab4c:	4a34      	ldr	r2, [pc, #208]	; (800ac20 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>)
 800ab4e:	6812      	ldr	r2, [r2, #0]
 800ab50:	0591      	lsls	r1, r2, #22
 800ab52:	d503      	bpl.n	800ab5c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
 800ab54:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ab58:	f000 8761 	beq.w	800ba1e <HAL_RCCEx_GetPeriphCLKFreq+0x16aa>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART7CLKSOURCE_LSE))
 800ab5c:	4a30      	ldr	r2, [pc, #192]	; (800ac20 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>)
 800ab5e:	f8d2 00f0 	ldr.w	r0, [r2, #240]	; 0xf0
 800ab62:	f010 0002 	ands.w	r0, r0, #2
 800ab66:	f43f ac53 	beq.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
      frequency = LSE_VALUE;
 800ab6a:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 800ab6e:	bf14      	ite	ne
 800ab70:	2000      	movne	r0, #0
 800ab72:	f44f 4000 	moveq.w	r0, #32768	; 0x8000
 800ab76:	e44b      	b.n	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 800ab78:	4a29      	ldr	r2, [pc, #164]	; (800ac20 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>)
 800ab7a:	f8d2 30e0 	ldr.w	r3, [r2, #224]	; 0xe0
 800ab7e:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
        switch (srcclk)
 800ab82:	2b80      	cmp	r3, #128	; 0x80
 800ab84:	f000 81df 	beq.w	800af46 <HAL_RCCEx_GetPeriphCLKFreq+0xbd2>
 800ab88:	f200 83a4 	bhi.w	800b2d4 <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	f000 81d4 	beq.w	800af3a <HAL_RCCEx_GetPeriphCLKFreq+0xbc6>
 800ab92:	2b40      	cmp	r3, #64	; 0x40
 800ab94:	bf18      	it	ne
 800ab96:	2000      	movne	r0, #0
 800ab98:	f47f ac3a 	bne.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ab9c:	a801      	add	r0, sp, #4
 800ab9e:	f7ff fa6d 	bl	800a07c <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800aba2:	9801      	ldr	r0, [sp, #4]
            break;
 800aba4:	e434      	b.n	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 800aba6:	4a1e      	ldr	r2, [pc, #120]	; (800ac20 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>)
 800aba8:	f8d2 30e8 	ldr.w	r3, [r2, #232]	; 0xe8
        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 800abac:	f013 0307 	ands.w	r3, r3, #7
 800abb0:	f000 845c 	beq.w	800b46c <HAL_RCCEx_GetPeriphCLKFreq+0x10f8>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 800abb4:	2b01      	cmp	r3, #1
 800abb6:	f000 8598 	beq.w	800b6ea <HAL_RCCEx_GetPeriphCLKFreq+0x1376>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 800abba:	2b02      	cmp	r3, #2
 800abbc:	f000 8642 	beq.w	800b844 <HAL_RCCEx_GetPeriphCLKFreq+0x14d0>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 800abc0:	6812      	ldr	r2, [r2, #0]
 800abc2:	0390      	lsls	r0, r2, #14
 800abc4:	d502      	bpl.n	800abcc <HAL_RCCEx_GetPeriphCLKFreq+0x858>
 800abc6:	2b03      	cmp	r3, #3
 800abc8:	f000 8753 	beq.w	800ba72 <HAL_RCCEx_GetPeriphCLKFreq+0x16fe>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 800abcc:	4a14      	ldr	r2, [pc, #80]	; (800ac20 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>)
 800abce:	6811      	ldr	r1, [r2, #0]
 800abd0:	0789      	lsls	r1, r1, #30
 800abd2:	d502      	bpl.n	800abda <HAL_RCCEx_GetPeriphCLKFreq+0x866>
 800abd4:	2b04      	cmp	r3, #4
 800abd6:	f000 871b 	beq.w	800ba10 <HAL_RCCEx_GetPeriphCLKFreq+0x169c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 800abda:	4a11      	ldr	r2, [pc, #68]	; (800ac20 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>)
 800abdc:	6810      	ldr	r0, [r2, #0]
 800abde:	f410 7000 	ands.w	r0, r0, #512	; 0x200
 800abe2:	f43f ac15 	beq.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
              frequency = CSI_VALUE;
 800abe6:	2b05      	cmp	r3, #5
 800abe8:	480e      	ldr	r0, [pc, #56]	; (800ac24 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>)
 800abea:	bf18      	it	ne
 800abec:	2000      	movne	r0, #0
 800abee:	e40f      	b.n	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_LPTIM5_SOURCE();
 800abf0:	4a0b      	ldr	r2, [pc, #44]	; (800ac20 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>)
 800abf2:	f8d2 30dc 	ldr.w	r3, [r2, #220]	; 0xdc
 800abf6:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
        switch (srcclk)
 800abfa:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800abfe:	f000 8517 	beq.w	800b630 <HAL_RCCEx_GetPeriphCLKFreq+0x12bc>
 800ac02:	f200 81f7 	bhi.w	800aff4 <HAL_RCCEx_GetPeriphCLKFreq+0xc80>
 800ac06:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800ac0a:	d0c7      	beq.n	800ab9c <HAL_RCCEx_GetPeriphCLKFreq+0x828>
 800ac0c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ac10:	f040 81ea 	bne.w	800afe8 <HAL_RCCEx_GetPeriphCLKFreq+0xc74>
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ac14:	a801      	add	r0, sp, #4
 800ac16:	f7ff faef 	bl	800a1f8 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800ac1a:	9803      	ldr	r0, [sp, #12]
            break;
 800ac1c:	f7ff bbf8 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800ac20:	44020c00 	.word	0x44020c00
 800ac24:	003d0900 	.word	0x003d0900
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 800ac28:	4a8f      	ldr	r2, [pc, #572]	; (800ae68 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 800ac2a:	f8d2 30e4 	ldr.w	r3, [r2, #228]	; 0xe4
        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 800ac2e:	f013 7340 	ands.w	r3, r3, #50331648	; 0x3000000
 800ac32:	f43f aede 	beq.w	800a9f2 <HAL_RCCEx_GetPeriphCLKFreq+0x67e>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL3R)
 800ac36:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800ac3a:	f000 84a6 	beq.w	800b58a <HAL_RCCEx_GetPeriphCLKFreq+0x1216>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 800ac3e:	6810      	ldr	r0, [r2, #0]
 800ac40:	f010 0002 	ands.w	r0, r0, #2
 800ac44:	f43f abe4 	beq.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800ac48:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ac4c:	f000 8646 	beq.w	800b8dc <HAL_RCCEx_GetPeriphCLKFreq+0x1568>
          frequency = 0U;
 800ac50:	2000      	movs	r0, #0
 800ac52:	f7ff bbdd 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 800ac56:	4a84      	ldr	r2, [pc, #528]	; (800ae68 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 800ac58:	f8d2 30e8 	ldr.w	r3, [r2, #232]	; 0xe8
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 800ac5c:	6812      	ldr	r2, [r2, #0]
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 800ac5e:	f003 0330 	and.w	r3, r3, #48	; 0x30
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 800ac62:	0492      	lsls	r2, r2, #18
 800ac64:	d502      	bpl.n	800ac6c <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	f000 84df 	beq.w	800b62a <HAL_RCCEx_GetPeriphCLKFreq+0x12b6>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 800ac6c:	4a7e      	ldr	r2, [pc, #504]	; (800ae68 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 800ac6e:	6812      	ldr	r2, [r2, #0]
 800ac70:	0190      	lsls	r0, r2, #6
 800ac72:	d502      	bpl.n	800ac7a <HAL_RCCEx_GetPeriphCLKFreq+0x906>
 800ac74:	2b10      	cmp	r3, #16
 800ac76:	f43f ad04 	beq.w	800a682 <HAL_RCCEx_GetPeriphCLKFreq+0x30e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 800ac7a:	4a7b      	ldr	r2, [pc, #492]	; (800ae68 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 800ac7c:	f8d2 20f0 	ldr.w	r2, [r2, #240]	; 0xf0
 800ac80:	0791      	lsls	r1, r2, #30
 800ac82:	d502      	bpl.n	800ac8a <HAL_RCCEx_GetPeriphCLKFreq+0x916>
 800ac84:	2b20      	cmp	r3, #32
 800ac86:	f000 86b8 	beq.w	800b9fa <HAL_RCCEx_GetPeriphCLKFreq+0x1686>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 800ac8a:	4a77      	ldr	r2, [pc, #476]	; (800ae68 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 800ac8c:	f8d2 00f0 	ldr.w	r0, [r2, #240]	; 0xf0
 800ac90:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800ac94:	f43f abbc 	beq.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = LSI_VALUE;
 800ac98:	2b30      	cmp	r3, #48	; 0x30
 800ac9a:	bf14      	ite	ne
 800ac9c:	2000      	movne	r0, #0
 800ac9e:	f44f 40fa 	moveq.w	r0, #32000	; 0x7d00
 800aca2:	f7ff bbb5 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
      frequency = LSE_VALUE;
 800aca6:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800acaa:	4770      	bx	lr
      frequency = LSI_VALUE;
 800acac:	f44f 40fa 	mov.w	r0, #32000	; 0x7d00
 800acb0:	4770      	bx	lr
        srcclk = __HAL_RCC_GET_SDMMC2_SOURCE();
 800acb2:	4b6d      	ldr	r3, [pc, #436]	; (800ae68 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 800acb4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
        if (srcclk == RCC_SDMMC2CLKSOURCE_PLL1Q)
 800acb8:	0619      	lsls	r1, r3, #24
 800acba:	f57f ace2 	bpl.w	800a682 <HAL_RCCEx_GetPeriphCLKFreq+0x30e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800acbe:	a801      	add	r0, sp, #4
 800acc0:	f7ff f9dc 	bl	800a07c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800acc4:	9803      	ldr	r0, [sp, #12]
 800acc6:	f7ff bba3 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 800acca:	2b00      	cmp	r3, #0
 800accc:	f47f ae57 	bne.w	800a97e <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
          frequency = LSE_VALUE;
 800acd0:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800acd4:	f7ff bb9c 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_USART6_SOURCE();
 800acd8:	4a63      	ldr	r2, [pc, #396]	; (800ae68 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 800acda:	f8d2 30d8 	ldr.w	r3, [r2, #216]	; 0xd8
        if (srcclk == RCC_USART6CLKSOURCE_PCLK1)
 800acde:	f413 3360 	ands.w	r3, r3, #229376	; 0x38000
 800ace2:	f43f ae86 	beq.w	800a9f2 <HAL_RCCEx_GetPeriphCLKFreq+0x67e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL2Q))
 800ace6:	6812      	ldr	r2, [r2, #0]
 800ace8:	0112      	lsls	r2, r2, #4
 800acea:	d503      	bpl.n	800acf4 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 800acec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800acf0:	f000 816e 	beq.w	800afd0 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL3Q))
 800acf4:	4a5c      	ldr	r2, [pc, #368]	; (800ae68 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 800acf6:	6812      	ldr	r2, [r2, #0]
 800acf8:	0090      	lsls	r0, r2, #2
 800acfa:	d503      	bpl.n	800ad04 <HAL_RCCEx_GetPeriphCLKFreq+0x990>
 800acfc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ad00:	f000 816c 	beq.w	800afdc <HAL_RCCEx_GetPeriphCLKFreq+0xc68>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_HSI))
 800ad04:	4a58      	ldr	r2, [pc, #352]	; (800ae68 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 800ad06:	6811      	ldr	r1, [r2, #0]
 800ad08:	0789      	lsls	r1, r1, #30
 800ad0a:	d503      	bpl.n	800ad14 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>
 800ad0c:	f5b3 3fc0 	cmp.w	r3, #98304	; 0x18000
 800ad10:	f000 85dd 	beq.w	800b8ce <HAL_RCCEx_GetPeriphCLKFreq+0x155a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_CSI))
 800ad14:	4a54      	ldr	r2, [pc, #336]	; (800ae68 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 800ad16:	6812      	ldr	r2, [r2, #0]
 800ad18:	0590      	lsls	r0, r2, #22
 800ad1a:	d503      	bpl.n	800ad24 <HAL_RCCEx_GetPeriphCLKFreq+0x9b0>
 800ad1c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800ad20:	f000 86a1 	beq.w	800ba66 <HAL_RCCEx_GetPeriphCLKFreq+0x16f2>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART6CLKSOURCE_LSE))
 800ad24:	4a50      	ldr	r2, [pc, #320]	; (800ae68 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 800ad26:	f8d2 00f0 	ldr.w	r0, [r2, #240]	; 0xf0
 800ad2a:	f010 0002 	ands.w	r0, r0, #2
 800ad2e:	f43f ab6f 	beq.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
      frequency = LSE_VALUE;
 800ad32:	f5b3 3f20 	cmp.w	r3, #163840	; 0x28000
 800ad36:	bf14      	ite	ne
 800ad38:	2000      	movne	r0, #0
 800ad3a:	f44f 4000 	moveq.w	r0, #32768	; 0x8000
 800ad3e:	f7ff bb67 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 800ad42:	4a49      	ldr	r2, [pc, #292]	; (800ae68 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 800ad44:	f8d2 30d8 	ldr.w	r3, [r2, #216]	; 0xd8
        if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 800ad48:	f413 43e0 	ands.w	r3, r3, #28672	; 0x7000
 800ad4c:	f43f ae51 	beq.w	800a9f2 <HAL_RCCEx_GetPeriphCLKFreq+0x67e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL2Q))
 800ad50:	6812      	ldr	r2, [r2, #0]
 800ad52:	0111      	lsls	r1, r2, #4
 800ad54:	d503      	bpl.n	800ad5e <HAL_RCCEx_GetPeriphCLKFreq+0x9ea>
 800ad56:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ad5a:	f000 8139 	beq.w	800afd0 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL3Q))
 800ad5e:	4a42      	ldr	r2, [pc, #264]	; (800ae68 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 800ad60:	6812      	ldr	r2, [r2, #0]
 800ad62:	0092      	lsls	r2, r2, #2
 800ad64:	d503      	bpl.n	800ad6e <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
 800ad66:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ad6a:	f000 8137 	beq.w	800afdc <HAL_RCCEx_GetPeriphCLKFreq+0xc68>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 800ad6e:	4a3e      	ldr	r2, [pc, #248]	; (800ae68 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 800ad70:	6811      	ldr	r1, [r2, #0]
 800ad72:	0788      	lsls	r0, r1, #30
 800ad74:	d503      	bpl.n	800ad7e <HAL_RCCEx_GetPeriphCLKFreq+0xa0a>
 800ad76:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800ad7a:	f000 8622 	beq.w	800b9c2 <HAL_RCCEx_GetPeriphCLKFreq+0x164e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_CSI))
 800ad7e:	4a3a      	ldr	r2, [pc, #232]	; (800ae68 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 800ad80:	6812      	ldr	r2, [r2, #0]
 800ad82:	0591      	lsls	r1, r2, #22
 800ad84:	d503      	bpl.n	800ad8e <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 800ad86:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800ad8a:	f000 8666 	beq.w	800ba5a <HAL_RCCEx_GetPeriphCLKFreq+0x16e6>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 800ad8e:	4a36      	ldr	r2, [pc, #216]	; (800ae68 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 800ad90:	f8d2 00f0 	ldr.w	r0, [r2, #240]	; 0xf0
 800ad94:	f010 0002 	ands.w	r0, r0, #2
 800ad98:	f43f ab3a 	beq.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
      frequency = LSE_VALUE;
 800ad9c:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 800ada0:	bf14      	ite	ne
 800ada2:	2000      	movne	r0, #0
 800ada4:	f44f 4000 	moveq.w	r0, #32768	; 0x8000
 800ada8:	f7ff bb32 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800adac:	4a2e      	ldr	r2, [pc, #184]	; (800ae68 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 800adae:	f8d2 30d8 	ldr.w	r3, [r2, #216]	; 0xd8
        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 800adb2:	f413 73e0 	ands.w	r3, r3, #448	; 0x1c0
 800adb6:	f43f ae1c 	beq.w	800a9f2 <HAL_RCCEx_GetPeriphCLKFreq+0x67e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 800adba:	6812      	ldr	r2, [r2, #0]
 800adbc:	0111      	lsls	r1, r2, #4
 800adbe:	d502      	bpl.n	800adc6 <HAL_RCCEx_GetPeriphCLKFreq+0xa52>
 800adc0:	2b40      	cmp	r3, #64	; 0x40
 800adc2:	f000 8105 	beq.w	800afd0 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL3Q))
 800adc6:	4a28      	ldr	r2, [pc, #160]	; (800ae68 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 800adc8:	6812      	ldr	r2, [r2, #0]
 800adca:	0092      	lsls	r2, r2, #2
 800adcc:	d502      	bpl.n	800add4 <HAL_RCCEx_GetPeriphCLKFreq+0xa60>
 800adce:	2b80      	cmp	r3, #128	; 0x80
 800add0:	f000 8104 	beq.w	800afdc <HAL_RCCEx_GetPeriphCLKFreq+0xc68>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 800add4:	4a24      	ldr	r2, [pc, #144]	; (800ae68 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 800add6:	6811      	ldr	r1, [r2, #0]
 800add8:	0788      	lsls	r0, r1, #30
 800adda:	d502      	bpl.n	800ade2 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
 800addc:	2bc0      	cmp	r3, #192	; 0xc0
 800adde:	f000 85f7 	beq.w	800b9d0 <HAL_RCCEx_GetPeriphCLKFreq+0x165c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 800ade2:	4a21      	ldr	r2, [pc, #132]	; (800ae68 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 800ade4:	6812      	ldr	r2, [r2, #0]
 800ade6:	0591      	lsls	r1, r2, #22
 800ade8:	d503      	bpl.n	800adf2 <HAL_RCCEx_GetPeriphCLKFreq+0xa7e>
 800adea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800adee:	f000 861f 	beq.w	800ba30 <HAL_RCCEx_GetPeriphCLKFreq+0x16bc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 800adf2:	4a1d      	ldr	r2, [pc, #116]	; (800ae68 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 800adf4:	f8d2 00f0 	ldr.w	r0, [r2, #240]	; 0xf0
 800adf8:	f010 0002 	ands.w	r0, r0, #2
 800adfc:	f43f ab08 	beq.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
      frequency = LSE_VALUE;
 800ae00:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 800ae04:	bf14      	ite	ne
 800ae06:	2000      	movne	r0, #0
 800ae08:	f44f 4000 	moveq.w	r0, #32768	; 0x8000
 800ae0c:	f7ff bb00 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800ae10:	4a15      	ldr	r2, [pc, #84]	; (800ae68 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 800ae12:	f8d2 30d8 	ldr.w	r3, [r2, #216]	; 0xd8
        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 800ae16:	f013 0338 	ands.w	r3, r3, #56	; 0x38
 800ae1a:	f43f adea 	beq.w	800a9f2 <HAL_RCCEx_GetPeriphCLKFreq+0x67e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 800ae1e:	6812      	ldr	r2, [r2, #0]
 800ae20:	0110      	lsls	r0, r2, #4
 800ae22:	d502      	bpl.n	800ae2a <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
 800ae24:	2b08      	cmp	r3, #8
 800ae26:	f000 80d3 	beq.w	800afd0 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
        else if ((srcclk == RCC_USART2CLKSOURCE_PLL3Q))
 800ae2a:	2b10      	cmp	r3, #16
 800ae2c:	f000 80d6 	beq.w	800afdc <HAL_RCCEx_GetPeriphCLKFreq+0xc68>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 800ae30:	4a0d      	ldr	r2, [pc, #52]	; (800ae68 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 800ae32:	6811      	ldr	r1, [r2, #0]
 800ae34:	0789      	lsls	r1, r1, #30
 800ae36:	d502      	bpl.n	800ae3e <HAL_RCCEx_GetPeriphCLKFreq+0xaca>
 800ae38:	2b18      	cmp	r3, #24
 800ae3a:	f000 85d7 	beq.w	800b9ec <HAL_RCCEx_GetPeriphCLKFreq+0x1678>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 800ae3e:	4a0a      	ldr	r2, [pc, #40]	; (800ae68 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 800ae40:	6812      	ldr	r2, [r2, #0]
 800ae42:	0590      	lsls	r0, r2, #22
 800ae44:	d502      	bpl.n	800ae4c <HAL_RCCEx_GetPeriphCLKFreq+0xad8>
 800ae46:	2b20      	cmp	r3, #32
 800ae48:	f000 8616 	beq.w	800ba78 <HAL_RCCEx_GetPeriphCLKFreq+0x1704>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 800ae4c:	4a06      	ldr	r2, [pc, #24]	; (800ae68 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 800ae4e:	f8d2 00f0 	ldr.w	r0, [r2, #240]	; 0xf0
 800ae52:	f010 0002 	ands.w	r0, r0, #2
 800ae56:	f43f aadb 	beq.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
      frequency = LSE_VALUE;
 800ae5a:	2b28      	cmp	r3, #40	; 0x28
 800ae5c:	bf14      	ite	ne
 800ae5e:	2000      	movne	r0, #0
 800ae60:	f44f 4000 	moveq.w	r0, #32768	; 0x8000
 800ae64:	f7ff bad4 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800ae68:	44020c00 	.word	0x44020c00
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 800ae6c:	4aa7      	ldr	r2, [pc, #668]	; (800b10c <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 800ae6e:	f8d2 30d8 	ldr.w	r3, [r2, #216]	; 0xd8
        if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 800ae72:	f413 6360 	ands.w	r3, r3, #3584	; 0xe00
 800ae76:	f43f adbc 	beq.w	800a9f2 <HAL_RCCEx_GetPeriphCLKFreq+0x67e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL2Q))
 800ae7a:	6812      	ldr	r2, [r2, #0]
 800ae7c:	0112      	lsls	r2, r2, #4
 800ae7e:	d503      	bpl.n	800ae88 <HAL_RCCEx_GetPeriphCLKFreq+0xb14>
 800ae80:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ae84:	f000 80a4 	beq.w	800afd0 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL3Q))
 800ae88:	4aa0      	ldr	r2, [pc, #640]	; (800b10c <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 800ae8a:	6812      	ldr	r2, [r2, #0]
 800ae8c:	0090      	lsls	r0, r2, #2
 800ae8e:	d503      	bpl.n	800ae98 <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
 800ae90:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ae94:	f000 80a2 	beq.w	800afdc <HAL_RCCEx_GetPeriphCLKFreq+0xc68>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 800ae98:	4a9c      	ldr	r2, [pc, #624]	; (800b10c <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 800ae9a:	6811      	ldr	r1, [r2, #0]
 800ae9c:	0789      	lsls	r1, r1, #30
 800ae9e:	d503      	bpl.n	800aea8 <HAL_RCCEx_GetPeriphCLKFreq+0xb34>
 800aea0:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800aea4:	f000 859b 	beq.w	800b9de <HAL_RCCEx_GetPeriphCLKFreq+0x166a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_CSI))
 800aea8:	4a98      	ldr	r2, [pc, #608]	; (800b10c <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 800aeaa:	6812      	ldr	r2, [r2, #0]
 800aeac:	0590      	lsls	r0, r2, #22
 800aeae:	d503      	bpl.n	800aeb8 <HAL_RCCEx_GetPeriphCLKFreq+0xb44>
 800aeb0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800aeb4:	f000 85bf 	beq.w	800ba36 <HAL_RCCEx_GetPeriphCLKFreq+0x16c2>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 800aeb8:	4a94      	ldr	r2, [pc, #592]	; (800b10c <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 800aeba:	f8d2 00f0 	ldr.w	r0, [r2, #240]	; 0xf0
 800aebe:	f010 0002 	ands.w	r0, r0, #2
 800aec2:	f43f aaa5 	beq.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
      frequency = LSE_VALUE;
 800aec6:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 800aeca:	bf14      	ite	ne
 800aecc:	2000      	movne	r0, #0
 800aece:	f44f 4000 	moveq.w	r0, #32768	; 0x8000
 800aed2:	f7ff ba9d 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800aed6:	4a8d      	ldr	r2, [pc, #564]	; (800b10c <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 800aed8:	f8d2 30d8 	ldr.w	r3, [r2, #216]	; 0xd8
        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 800aedc:	f013 0307 	ands.w	r3, r3, #7
 800aee0:	d026      	beq.n	800af30 <HAL_RCCEx_GetPeriphCLKFreq+0xbbc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 800aee2:	6812      	ldr	r2, [r2, #0]
 800aee4:	0112      	lsls	r2, r2, #4
 800aee6:	d501      	bpl.n	800aeec <HAL_RCCEx_GetPeriphCLKFreq+0xb78>
 800aee8:	2b01      	cmp	r3, #1
 800aeea:	d071      	beq.n	800afd0 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL3Q))
 800aeec:	4a87      	ldr	r2, [pc, #540]	; (800b10c <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 800aeee:	6812      	ldr	r2, [r2, #0]
 800aef0:	0090      	lsls	r0, r2, #2
 800aef2:	d501      	bpl.n	800aef8 <HAL_RCCEx_GetPeriphCLKFreq+0xb84>
 800aef4:	2b02      	cmp	r3, #2
 800aef6:	d071      	beq.n	800afdc <HAL_RCCEx_GetPeriphCLKFreq+0xc68>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 800aef8:	4a84      	ldr	r2, [pc, #528]	; (800b10c <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 800aefa:	6811      	ldr	r1, [r2, #0]
 800aefc:	0789      	lsls	r1, r1, #30
 800aefe:	d502      	bpl.n	800af06 <HAL_RCCEx_GetPeriphCLKFreq+0xb92>
 800af00:	2b03      	cmp	r3, #3
 800af02:	f000 8507 	beq.w	800b914 <HAL_RCCEx_GetPeriphCLKFreq+0x15a0>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 800af06:	4a81      	ldr	r2, [pc, #516]	; (800b10c <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 800af08:	6812      	ldr	r2, [r2, #0]
 800af0a:	0592      	lsls	r2, r2, #22
 800af0c:	d502      	bpl.n	800af14 <HAL_RCCEx_GetPeriphCLKFreq+0xba0>
 800af0e:	2b04      	cmp	r3, #4
 800af10:	f000 859d 	beq.w	800ba4e <HAL_RCCEx_GetPeriphCLKFreq+0x16da>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 800af14:	4a7d      	ldr	r2, [pc, #500]	; (800b10c <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 800af16:	f8d2 00f0 	ldr.w	r0, [r2, #240]	; 0xf0
 800af1a:	f010 0002 	ands.w	r0, r0, #2
 800af1e:	f43f aa77 	beq.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
      frequency = LSE_VALUE;
 800af22:	2b05      	cmp	r3, #5
 800af24:	bf14      	ite	ne
 800af26:	2000      	movne	r0, #0
 800af28:	f44f 4000 	moveq.w	r0, #32768	; 0x8000
 800af2c:	f7ff ba70 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
}
 800af30:	b005      	add	sp, #20
 800af32:	f85d eb04 	ldr.w	lr, [sp], #4
          frequency = HAL_RCC_GetPCLK2Freq();
 800af36:	f7fc bfc3 	b.w	8007ec0 <HAL_RCC_GetPCLK2Freq>
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800af3a:	a801      	add	r0, sp, #4
 800af3c:	f7fe ffe0 	bl	8009f00 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800af40:	9802      	ldr	r0, [sp, #8]
            break;
 800af42:	f7ff ba65 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800af46:	a801      	add	r0, sp, #4
 800af48:	f7ff f956 	bl	800a1f8 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800af4c:	9801      	ldr	r0, [sp, #4]
            break;
 800af4e:	f7ff ba5f 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            frequency = EXTERNAL_CLOCK_VALUE;
 800af52:	486f      	ldr	r0, [pc, #444]	; (800b110 <HAL_RCCEx_GetPeriphCLKFreq+0xd9c>)
 800af54:	f7ff ba5c 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800af58:	4a6c      	ldr	r2, [pc, #432]	; (800b10c <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 800af5a:	f8d2 30e8 	ldr.w	r3, [r2, #232]	; 0xe8
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800af5e:	6811      	ldr	r1, [r2, #0]
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800af60:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800af64:	0789      	lsls	r1, r1, #30
 800af66:	f140 83da 	bpl.w	800b71e <HAL_RCCEx_GetPeriphCLKFreq+0x13aa>
 800af6a:	2b00      	cmp	r3, #0
 800af6c:	f040 83d7 	bne.w	800b71e <HAL_RCCEx_GetPeriphCLKFreq+0x13aa>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800af70:	6813      	ldr	r3, [r2, #0]
 800af72:	4868      	ldr	r0, [pc, #416]	; (800b114 <HAL_RCCEx_GetPeriphCLKFreq+0xda0>)
 800af74:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800af78:	40d8      	lsrs	r0, r3
 800af7a:	f7ff ba49 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800af7e:	f8d2 00f0 	ldr.w	r0, [r2, #240]	; 0xf0
      frequency = LSE_VALUE;
 800af82:	f010 0002 	ands.w	r0, r0, #2
 800af86:	bf18      	it	ne
 800af88:	f44f 4000 	movne.w	r0, #32768	; 0x8000
 800af8c:	f7ff ba40 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800af90:	f8d1 00f0 	ldr.w	r0, [r1, #240]	; 0xf0
      frequency = LSE_VALUE;
 800af94:	f010 0002 	ands.w	r0, r0, #2
 800af98:	bf18      	it	ne
 800af9a:	f44f 4000 	movne.w	r0, #32768	; 0x8000
 800af9e:	f7ff ba37 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800afa2:	f8d2 00f0 	ldr.w	r0, [r2, #240]	; 0xf0
      frequency = LSE_VALUE;
 800afa6:	f010 0002 	ands.w	r0, r0, #2
 800afaa:	bf18      	it	ne
 800afac:	f44f 4000 	movne.w	r0, #32768	; 0x8000
 800afb0:	f7ff ba2e 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 800afb4:	69d3      	ldr	r3, [r2, #28]
 800afb6:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
 800afba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800afbe:	f4ff ad15 	bcc.w	800a9ec <HAL_RCCEx_GetPeriphCLKFreq+0x678>
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 800afc2:	69d0      	ldr	r0, [r2, #28]
 800afc4:	4b53      	ldr	r3, [pc, #332]	; (800b114 <HAL_RCCEx_GetPeriphCLKFreq+0xda0>)
 800afc6:	f3c0 2005 	ubfx	r0, r0, #8, #6
 800afca:	fbb3 f0f0 	udiv	r0, r3, r0
 800afce:	4770      	bx	lr
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800afd0:	a801      	add	r0, sp, #4
 800afd2:	f7ff f853 	bl	800a07c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800afd6:	9802      	ldr	r0, [sp, #8]
 800afd8:	f7ff ba1a 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800afdc:	a801      	add	r0, sp, #4
 800afde:	f7ff f90b 	bl	800a1f8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800afe2:	9802      	ldr	r0, [sp, #8]
 800afe4:	f7ff ba14 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800afe8:	2b00      	cmp	r3, #0
 800afea:	f43f ac6d 	beq.w	800a8c8 <HAL_RCCEx_GetPeriphCLKFreq+0x554>
 800afee:	2000      	movs	r0, #0
 800aff0:	f7ff ba0e 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800aff4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800aff8:	f000 832c 	beq.w	800b654 <HAL_RCCEx_GetPeriphCLKFreq+0x12e0>
 800affc:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 800b000:	bf18      	it	ne
 800b002:	2000      	movne	r0, #0
 800b004:	f47f aa04 	bne.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b008:	f8d2 30e8 	ldr.w	r3, [r2, #232]	; 0xe8
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b00c:	6811      	ldr	r1, [r2, #0]
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b00e:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b012:	0789      	lsls	r1, r1, #30
 800b014:	f140 83ec 	bpl.w	800b7f0 <HAL_RCCEx_GetPeriphCLKFreq+0x147c>
 800b018:	2b00      	cmp	r3, #0
 800b01a:	f040 83e9 	bne.w	800b7f0 <HAL_RCCEx_GetPeriphCLKFreq+0x147c>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b01e:	6813      	ldr	r3, [r2, #0]
 800b020:	483c      	ldr	r0, [pc, #240]	; (800b114 <HAL_RCCEx_GetPeriphCLKFreq+0xda0>)
 800b022:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b026:	40d8      	lsrs	r0, r3
 800b028:	f7ff b9f2 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800b02c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b030:	f000 8307 	beq.w	800b642 <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
 800b034:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800b038:	bf18      	it	ne
 800b03a:	2000      	movne	r0, #0
 800b03c:	f47f a9e8 	bne.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b040:	f8d2 30e8 	ldr.w	r3, [r2, #232]	; 0xe8
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b044:	6811      	ldr	r1, [r2, #0]
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b046:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b04a:	0789      	lsls	r1, r1, #30
 800b04c:	f140 83bb 	bpl.w	800b7c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1452>
 800b050:	2b00      	cmp	r3, #0
 800b052:	f040 83b8 	bne.w	800b7c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1452>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b056:	6813      	ldr	r3, [r2, #0]
 800b058:	482e      	ldr	r0, [pc, #184]	; (800b114 <HAL_RCCEx_GetPeriphCLKFreq+0xda0>)
 800b05a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b05e:	40d8      	lsrs	r0, r3
 800b060:	f7ff b9d6 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800b064:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800b068:	f000 82fd 	beq.w	800b666 <HAL_RCCEx_GetPeriphCLKFreq+0x12f2>
 800b06c:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 800b070:	bf18      	it	ne
 800b072:	4618      	movne	r0, r3
 800b074:	f47f a9cc 	bne.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b078:	f8d1 30e8 	ldr.w	r3, [r1, #232]	; 0xe8
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b07c:	680a      	ldr	r2, [r1, #0]
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b07e:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b082:	0790      	lsls	r0, r2, #30
 800b084:	f140 83f9 	bpl.w	800b87a <HAL_RCCEx_GetPeriphCLKFreq+0x1506>
 800b088:	2b00      	cmp	r3, #0
 800b08a:	f040 83f6 	bne.w	800b87a <HAL_RCCEx_GetPeriphCLKFreq+0x1506>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b08e:	680b      	ldr	r3, [r1, #0]
 800b090:	4820      	ldr	r0, [pc, #128]	; (800b114 <HAL_RCCEx_GetPeriphCLKFreq+0xda0>)
 800b092:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b096:	40d8      	lsrs	r0, r3
 800b098:	f7ff b9ba 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800b09c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800b0a0:	f000 82ea 	beq.w	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x1304>
 800b0a4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800b0a8:	bf18      	it	ne
 800b0aa:	2000      	movne	r0, #0
 800b0ac:	f47f a9b0 	bne.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b0b0:	f8d2 30e8 	ldr.w	r3, [r2, #232]	; 0xe8
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b0b4:	6811      	ldr	r1, [r2, #0]
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b0b6:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b0ba:	0789      	lsls	r1, r1, #30
 800b0bc:	f140 83f2 	bpl.w	800b8a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1530>
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	f040 83ef 	bne.w	800b8a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1530>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b0c6:	6813      	ldr	r3, [r2, #0]
 800b0c8:	4812      	ldr	r0, [pc, #72]	; (800b114 <HAL_RCCEx_GetPeriphCLKFreq+0xda0>)
 800b0ca:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b0ce:	40d8      	lsrs	r0, r3
 800b0d0:	f7ff b99e 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800b0d4:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800b0d8:	f000 826d 	beq.w	800b5b6 <HAL_RCCEx_GetPeriphCLKFreq+0x1242>
 800b0dc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800b0e0:	bf18      	it	ne
 800b0e2:	2000      	movne	r0, #0
 800b0e4:	f47f a994 	bne.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b0e8:	f8d2 30e8 	ldr.w	r3, [r2, #232]	; 0xe8
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b0ec:	6811      	ldr	r1, [r2, #0]
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b0ee:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b0f2:	0789      	lsls	r1, r1, #30
 800b0f4:	f140 82fe 	bpl.w	800b6f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1380>
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	f040 82fb 	bne.w	800b6f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1380>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b0fe:	6813      	ldr	r3, [r2, #0]
 800b100:	4804      	ldr	r0, [pc, #16]	; (800b114 <HAL_RCCEx_GetPeriphCLKFreq+0xda0>)
 800b102:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b106:	40d8      	lsrs	r0, r3
 800b108:	f7ff b982 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800b10c:	44020c00 	.word	0x44020c00
 800b110:	00bb8000 	.word	0x00bb8000
 800b114:	017d7840 	.word	0x017d7840
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 800b118:	4ba1      	ldr	r3, [pc, #644]	; (800b3a0 <HAL_RCCEx_GetPeriphCLKFreq+0x102c>)
 800b11a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b11e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b122:	2b20      	cmp	r3, #32
 800b124:	d844      	bhi.n	800b1b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>
 800b126:	a201      	add	r2, pc, #4	; (adr r2, 800b12c <HAL_RCCEx_GetPeriphCLKFreq+0xdb8>)
 800b128:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b12c:	0800af3b 	.word	0x0800af3b
 800b130:	0800b1b1 	.word	0x0800b1b1
 800b134:	0800b1b1 	.word	0x0800b1b1
 800b138:	0800b1b1 	.word	0x0800b1b1
 800b13c:	0800b1b1 	.word	0x0800b1b1
 800b140:	0800b1b1 	.word	0x0800b1b1
 800b144:	0800b1b1 	.word	0x0800b1b1
 800b148:	0800b1b1 	.word	0x0800b1b1
 800b14c:	0800ab9d 	.word	0x0800ab9d
 800b150:	0800b1b1 	.word	0x0800b1b1
 800b154:	0800b1b1 	.word	0x0800b1b1
 800b158:	0800b1b1 	.word	0x0800b1b1
 800b15c:	0800b1b1 	.word	0x0800b1b1
 800b160:	0800b1b1 	.word	0x0800b1b1
 800b164:	0800b1b1 	.word	0x0800b1b1
 800b168:	0800b1b1 	.word	0x0800b1b1
 800b16c:	0800af47 	.word	0x0800af47
 800b170:	0800b1b1 	.word	0x0800b1b1
 800b174:	0800b1b1 	.word	0x0800b1b1
 800b178:	0800b1b1 	.word	0x0800b1b1
 800b17c:	0800b1b1 	.word	0x0800b1b1
 800b180:	0800b1b1 	.word	0x0800b1b1
 800b184:	0800b1b1 	.word	0x0800b1b1
 800b188:	0800b1b1 	.word	0x0800b1b1
 800b18c:	0800b1dd 	.word	0x0800b1dd
 800b190:	0800b1b1 	.word	0x0800b1b1
 800b194:	0800b1b1 	.word	0x0800b1b1
 800b198:	0800b1b1 	.word	0x0800b1b1
 800b19c:	0800b1b1 	.word	0x0800b1b1
 800b1a0:	0800b1b1 	.word	0x0800b1b1
 800b1a4:	0800b1b1 	.word	0x0800b1b1
 800b1a8:	0800b1b1 	.word	0x0800b1b1
 800b1ac:	0800b1b7 	.word	0x0800b1b7
 800b1b0:	2000      	movs	r0, #0
 800b1b2:	f7ff b92d 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b1b6:	4a7a      	ldr	r2, [pc, #488]	; (800b3a0 <HAL_RCCEx_GetPeriphCLKFreq+0x102c>)
 800b1b8:	f8d2 30e8 	ldr.w	r3, [r2, #232]	; 0xe8
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b1bc:	6811      	ldr	r1, [r2, #0]
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b1be:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b1c2:	0789      	lsls	r1, r1, #30
 800b1c4:	f140 82ea 	bpl.w	800b79c <HAL_RCCEx_GetPeriphCLKFreq+0x1428>
 800b1c8:	2b00      	cmp	r3, #0
 800b1ca:	f040 82e7 	bne.w	800b79c <HAL_RCCEx_GetPeriphCLKFreq+0x1428>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b1ce:	6813      	ldr	r3, [r2, #0]
 800b1d0:	4874      	ldr	r0, [pc, #464]	; (800b3a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1030>)
 800b1d2:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b1d6:	40d8      	lsrs	r0, r3
 800b1d8:	f7ff b91a 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            frequency = EXTERNAL_CLOCK_VALUE;
 800b1dc:	4872      	ldr	r0, [pc, #456]	; (800b3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1034>)
 800b1de:	f7ff b917 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 800b1e2:	4a6f      	ldr	r2, [pc, #444]	; (800b3a0 <HAL_RCCEx_GetPeriphCLKFreq+0x102c>)
 800b1e4:	f8d2 30e8 	ldr.w	r3, [r2, #232]	; 0xe8
 800b1e8:	f403 1360 	and.w	r3, r3, #3670016	; 0x380000
        switch (srcclk)
 800b1ec:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b1f0:	f43f aea9 	beq.w	800af46 <HAL_RCCEx_GetPeriphCLKFreq+0xbd2>
 800b1f4:	f200 8174 	bhi.w	800b4e0 <HAL_RCCEx_GetPeriphCLKFreq+0x116c>
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	f43f ae9e 	beq.w	800af3a <HAL_RCCEx_GetPeriphCLKFreq+0xbc6>
 800b1fe:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800b202:	bf18      	it	ne
 800b204:	2000      	movne	r0, #0
 800b206:	f43f acc9 	beq.w	800ab9c <HAL_RCCEx_GetPeriphCLKFreq+0x828>
 800b20a:	f7ff b901 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 800b20e:	4a64      	ldr	r2, [pc, #400]	; (800b3a0 <HAL_RCCEx_GetPeriphCLKFreq+0x102c>)
 800b210:	f8d2 30dc 	ldr.w	r3, [r2, #220]	; 0xdc
 800b214:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
        switch (srcclk)
 800b218:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800b21c:	f000 825c 	beq.w	800b6d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1364>
 800b220:	f200 8196 	bhi.w	800b550 <HAL_RCCEx_GetPeriphCLKFreq+0x11dc>
 800b224:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b228:	f43f acb8 	beq.w	800ab9c <HAL_RCCEx_GetPeriphCLKFreq+0x828>
 800b22c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b230:	f43f acf0 	beq.w	800ac14 <HAL_RCCEx_GetPeriphCLKFreq+0x8a0>
 800b234:	2b00      	cmp	r3, #0
 800b236:	f43f abdc 	beq.w	800a9f2 <HAL_RCCEx_GetPeriphCLKFreq+0x67e>
 800b23a:	2000      	movs	r0, #0
 800b23c:	f7ff b8e8 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_USART11_SOURCE();
 800b240:	4a57      	ldr	r2, [pc, #348]	; (800b3a0 <HAL_RCCEx_GetPeriphCLKFreq+0x102c>)
 800b242:	f8d2 30dc 	ldr.w	r3, [r2, #220]	; 0xdc
        if (srcclk == RCC_USART11CLKSOURCE_PCLK1)
 800b246:	f013 0307 	ands.w	r3, r3, #7
 800b24a:	f43f abd2 	beq.w	800a9f2 <HAL_RCCEx_GetPeriphCLKFreq+0x67e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL2Q))
 800b24e:	6812      	ldr	r2, [r2, #0]
 800b250:	0111      	lsls	r1, r2, #4
 800b252:	d502      	bpl.n	800b25a <HAL_RCCEx_GetPeriphCLKFreq+0xee6>
 800b254:	2b01      	cmp	r3, #1
 800b256:	f43f aebb 	beq.w	800afd0 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL3Q))
 800b25a:	4a51      	ldr	r2, [pc, #324]	; (800b3a0 <HAL_RCCEx_GetPeriphCLKFreq+0x102c>)
 800b25c:	6812      	ldr	r2, [r2, #0]
 800b25e:	0092      	lsls	r2, r2, #2
 800b260:	d502      	bpl.n	800b268 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
 800b262:	2b02      	cmp	r3, #2
 800b264:	f43f aeba 	beq.w	800afdc <HAL_RCCEx_GetPeriphCLKFreq+0xc68>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_HSI))
 800b268:	4a4d      	ldr	r2, [pc, #308]	; (800b3a0 <HAL_RCCEx_GetPeriphCLKFreq+0x102c>)
 800b26a:	6811      	ldr	r1, [r2, #0]
 800b26c:	0788      	lsls	r0, r1, #30
 800b26e:	d502      	bpl.n	800b276 <HAL_RCCEx_GetPeriphCLKFreq+0xf02>
 800b270:	2b03      	cmp	r3, #3
 800b272:	f000 833a 	beq.w	800b8ea <HAL_RCCEx_GetPeriphCLKFreq+0x1576>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_CSI))
 800b276:	4a4a      	ldr	r2, [pc, #296]	; (800b3a0 <HAL_RCCEx_GetPeriphCLKFreq+0x102c>)
 800b278:	6812      	ldr	r2, [r2, #0]
 800b27a:	0591      	lsls	r1, r2, #22
 800b27c:	d502      	bpl.n	800b284 <HAL_RCCEx_GetPeriphCLKFreq+0xf10>
 800b27e:	2b04      	cmp	r3, #4
 800b280:	f000 83ee 	beq.w	800ba60 <HAL_RCCEx_GetPeriphCLKFreq+0x16ec>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART11CLKSOURCE_LSE))
 800b284:	4a46      	ldr	r2, [pc, #280]	; (800b3a0 <HAL_RCCEx_GetPeriphCLKFreq+0x102c>)
 800b286:	f8d2 00f0 	ldr.w	r0, [r2, #240]	; 0xf0
 800b28a:	f010 0002 	ands.w	r0, r0, #2
 800b28e:	f43f a8bf 	beq.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
      frequency = LSE_VALUE;
 800b292:	2b05      	cmp	r3, #5
 800b294:	bf14      	ite	ne
 800b296:	2000      	movne	r0, #0
 800b298:	f44f 4000 	moveq.w	r0, #32768	; 0x8000
 800b29c:	f7ff b8b8 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 800b2a0:	4a3f      	ldr	r2, [pc, #252]	; (800b3a0 <HAL_RCCEx_GetPeriphCLKFreq+0x102c>)
 800b2a2:	f8d2 30e4 	ldr.w	r3, [r2, #228]	; 0xe4
 800b2a6:	f003 0330 	and.w	r3, r3, #48	; 0x30
        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 800b2aa:	2b10      	cmp	r3, #16
 800b2ac:	f43f a9e9 	beq.w	800a682 <HAL_RCCEx_GetPeriphCLKFreq+0x30e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL3Q))
 800b2b0:	6812      	ldr	r2, [r2, #0]
 800b2b2:	0092      	lsls	r2, r2, #2
 800b2b4:	d502      	bpl.n	800b2bc <HAL_RCCEx_GetPeriphCLKFreq+0xf48>
 800b2b6:	2b20      	cmp	r3, #32
 800b2b8:	f43f ae90 	beq.w	800afdc <HAL_RCCEx_GetPeriphCLKFreq+0xc68>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 800b2bc:	4a38      	ldr	r2, [pc, #224]	; (800b3a0 <HAL_RCCEx_GetPeriphCLKFreq+0x102c>)
 800b2be:	6810      	ldr	r0, [r2, #0]
 800b2c0:	f410 5000 	ands.w	r0, r0, #8192	; 0x2000
 800b2c4:	f43f a8a4 	beq.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = HSI48_VALUE;
 800b2c8:	2b30      	cmp	r3, #48	; 0x30
 800b2ca:	4838      	ldr	r0, [pc, #224]	; (800b3ac <HAL_RCCEx_GetPeriphCLKFreq+0x1038>)
 800b2cc:	bf18      	it	ne
 800b2ce:	2000      	movne	r0, #0
 800b2d0:	f7ff b89e 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800b2d4:	2bc0      	cmp	r3, #192	; 0xc0
 800b2d6:	f000 816b 	beq.w	800b5b0 <HAL_RCCEx_GetPeriphCLKFreq+0x123c>
 800b2da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b2de:	f040 83f8 	bne.w	800bad2 <HAL_RCCEx_GetPeriphCLKFreq+0x175e>
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b2e2:	f8d2 30e8 	ldr.w	r3, [r2, #232]	; 0xe8
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b2e6:	6811      	ldr	r1, [r2, #0]
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b2e8:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b2ec:	0788      	lsls	r0, r1, #30
 800b2ee:	f140 822b 	bpl.w	800b748 <HAL_RCCEx_GetPeriphCLKFreq+0x13d4>
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	f040 8228 	bne.w	800b748 <HAL_RCCEx_GetPeriphCLKFreq+0x13d4>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b2f8:	6813      	ldr	r3, [r2, #0]
 800b2fa:	482a      	ldr	r0, [pc, #168]	; (800b3a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1030>)
 800b2fc:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b300:	40d8      	lsrs	r0, r3
 800b302:	f7ff b885 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_UART9_SOURCE();
 800b306:	4a26      	ldr	r2, [pc, #152]	; (800b3a0 <HAL_RCCEx_GetPeriphCLKFreq+0x102c>)
 800b308:	f8d2 30d8 	ldr.w	r3, [r2, #216]	; 0xd8
        if (srcclk == RCC_UART9CLKSOURCE_PCLK1)
 800b30c:	f013 63e0 	ands.w	r3, r3, #117440512	; 0x7000000
 800b310:	f43f ab6f 	beq.w	800a9f2 <HAL_RCCEx_GetPeriphCLKFreq+0x67e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL2Q))
 800b314:	6812      	ldr	r2, [r2, #0]
 800b316:	0111      	lsls	r1, r2, #4
 800b318:	d503      	bpl.n	800b322 <HAL_RCCEx_GetPeriphCLKFreq+0xfae>
 800b31a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800b31e:	f43f ae57 	beq.w	800afd0 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL3Q))
 800b322:	4a1f      	ldr	r2, [pc, #124]	; (800b3a0 <HAL_RCCEx_GetPeriphCLKFreq+0x102c>)
 800b324:	6812      	ldr	r2, [r2, #0]
 800b326:	0092      	lsls	r2, r2, #2
 800b328:	d503      	bpl.n	800b332 <HAL_RCCEx_GetPeriphCLKFreq+0xfbe>
 800b32a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b32e:	f43f ae55 	beq.w	800afdc <HAL_RCCEx_GetPeriphCLKFreq+0xc68>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_HSI))
 800b332:	4a1b      	ldr	r2, [pc, #108]	; (800b3a0 <HAL_RCCEx_GetPeriphCLKFreq+0x102c>)
 800b334:	6811      	ldr	r1, [r2, #0]
 800b336:	0788      	lsls	r0, r1, #30
 800b338:	d503      	bpl.n	800b342 <HAL_RCCEx_GetPeriphCLKFreq+0xfce>
 800b33a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800b33e:	f000 8339 	beq.w	800b9b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1640>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_CSI))
 800b342:	4a17      	ldr	r2, [pc, #92]	; (800b3a0 <HAL_RCCEx_GetPeriphCLKFreq+0x102c>)
 800b344:	6812      	ldr	r2, [r2, #0]
 800b346:	0591      	lsls	r1, r2, #22
 800b348:	d503      	bpl.n	800b352 <HAL_RCCEx_GetPeriphCLKFreq+0xfde>
 800b34a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800b34e:	f000 8381 	beq.w	800ba54 <HAL_RCCEx_GetPeriphCLKFreq+0x16e0>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART9CLKSOURCE_LSE))
 800b352:	4a13      	ldr	r2, [pc, #76]	; (800b3a0 <HAL_RCCEx_GetPeriphCLKFreq+0x102c>)
 800b354:	f8d2 00f0 	ldr.w	r0, [r2, #240]	; 0xf0
 800b358:	f010 0002 	ands.w	r0, r0, #2
 800b35c:	f43f a858 	beq.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
      frequency = LSE_VALUE;
 800b360:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 800b364:	bf14      	ite	ne
 800b366:	2000      	movne	r0, #0
 800b368:	f44f 4000 	moveq.w	r0, #32768	; 0x8000
 800b36c:	f7ff b850 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_LPTIM4_SOURCE();
 800b370:	4a0b      	ldr	r2, [pc, #44]	; (800b3a0 <HAL_RCCEx_GetPeriphCLKFreq+0x102c>)
 800b372:	f8d2 30dc 	ldr.w	r3, [r2, #220]	; 0xdc
 800b376:	f403 03e0 	and.w	r3, r3, #7340032	; 0x700000
        switch (srcclk)
 800b37a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800b37e:	f000 8199 	beq.w	800b6b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1340>
 800b382:	d848      	bhi.n	800b416 <HAL_RCCEx_GetPeriphCLKFreq+0x10a2>
 800b384:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b388:	f43f ac08 	beq.w	800ab9c <HAL_RCCEx_GetPeriphCLKFreq+0x828>
 800b38c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b390:	f43f ac40 	beq.w	800ac14 <HAL_RCCEx_GetPeriphCLKFreq+0x8a0>
 800b394:	2b00      	cmp	r3, #0
 800b396:	f43f aa97 	beq.w	800a8c8 <HAL_RCCEx_GetPeriphCLKFreq+0x554>
 800b39a:	2000      	movs	r0, #0
 800b39c:	f7ff b838 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800b3a0:	44020c00 	.word	0x44020c00
 800b3a4:	017d7840 	.word	0x017d7840
 800b3a8:	00bb8000 	.word	0x00bb8000
 800b3ac:	02dc6c00 	.word	0x02dc6c00
        srcclk = __HAL_RCC_GET_SPI5_SOURCE();
 800b3b0:	4abb      	ldr	r2, [pc, #748]	; (800b6a0 <HAL_RCCEx_GetPeriphCLKFreq+0x132c>)
 800b3b2:	f8d2 30e0 	ldr.w	r3, [r2, #224]	; 0xe0
        if (srcclk == RCC_SPI5CLKSOURCE_PCLK3)
 800b3b6:	f413 43e0 	ands.w	r3, r3, #28672	; 0x7000
 800b3ba:	f43f aa85 	beq.w	800a8c8 <HAL_RCCEx_GetPeriphCLKFreq+0x554>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL2Q))
 800b3be:	6812      	ldr	r2, [r2, #0]
 800b3c0:	0111      	lsls	r1, r2, #4
 800b3c2:	d503      	bpl.n	800b3cc <HAL_RCCEx_GetPeriphCLKFreq+0x1058>
 800b3c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b3c8:	f43f ae02 	beq.w	800afd0 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL3Q))
 800b3cc:	4ab4      	ldr	r2, [pc, #720]	; (800b6a0 <HAL_RCCEx_GetPeriphCLKFreq+0x132c>)
 800b3ce:	6812      	ldr	r2, [r2, #0]
 800b3d0:	0092      	lsls	r2, r2, #2
 800b3d2:	d503      	bpl.n	800b3dc <HAL_RCCEx_GetPeriphCLKFreq+0x1068>
 800b3d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b3d8:	f43f ae00 	beq.w	800afdc <HAL_RCCEx_GetPeriphCLKFreq+0xc68>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSI))
 800b3dc:	4ab0      	ldr	r2, [pc, #704]	; (800b6a0 <HAL_RCCEx_GetPeriphCLKFreq+0x132c>)
 800b3de:	6811      	ldr	r1, [r2, #0]
 800b3e0:	0788      	lsls	r0, r1, #30
 800b3e2:	d503      	bpl.n	800b3ec <HAL_RCCEx_GetPeriphCLKFreq+0x1078>
 800b3e4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800b3e8:	f000 82be 	beq.w	800b968 <HAL_RCCEx_GetPeriphCLKFreq+0x15f4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_CSI))
 800b3ec:	4aac      	ldr	r2, [pc, #688]	; (800b6a0 <HAL_RCCEx_GetPeriphCLKFreq+0x132c>)
 800b3ee:	6812      	ldr	r2, [r2, #0]
 800b3f0:	0591      	lsls	r1, r2, #22
 800b3f2:	d503      	bpl.n	800b3fc <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
 800b3f4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b3f8:	f000 8317 	beq.w	800ba2a <HAL_RCCEx_GetPeriphCLKFreq+0x16b6>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSE))
 800b3fc:	4aa8      	ldr	r2, [pc, #672]	; (800b6a0 <HAL_RCCEx_GetPeriphCLKFreq+0x132c>)
 800b3fe:	6810      	ldr	r0, [r2, #0]
 800b400:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 800b404:	f43f a804 	beq.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
              frequency = HSE_VALUE;
 800b408:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 800b40c:	48a5      	ldr	r0, [pc, #660]	; (800b6a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1330>)
 800b40e:	bf18      	it	ne
 800b410:	2000      	movne	r0, #0
 800b412:	f7fe bffd 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800b416:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b41a:	f000 8154 	beq.w	800b6c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1352>
 800b41e:	f5b3 0fa0 	cmp.w	r3, #5242880	; 0x500000
 800b422:	bf18      	it	ne
 800b424:	2000      	movne	r0, #0
 800b426:	f47e aff3 	bne.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b42a:	4a9d      	ldr	r2, [pc, #628]	; (800b6a0 <HAL_RCCEx_GetPeriphCLKFreq+0x132c>)
 800b42c:	f8d2 30e8 	ldr.w	r3, [r2, #232]	; 0xe8
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b430:	6811      	ldr	r1, [r2, #0]
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b432:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b436:	0789      	lsls	r1, r1, #30
 800b438:	f140 81ef 	bpl.w	800b81a <HAL_RCCEx_GetPeriphCLKFreq+0x14a6>
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	f040 81ec 	bne.w	800b81a <HAL_RCCEx_GetPeriphCLKFreq+0x14a6>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b442:	6813      	ldr	r3, [r2, #0]
 800b444:	4897      	ldr	r0, [pc, #604]	; (800b6a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1330>)
 800b446:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b44a:	40d8      	lsrs	r0, r3
 800b44c:	f7fe bfe0 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 800b450:	4a93      	ldr	r2, [pc, #588]	; (800b6a0 <HAL_RCCEx_GetPeriphCLKFreq+0x132c>)
 800b452:	f8d2 30e4 	ldr.w	r3, [r2, #228]	; 0xe4
 800b456:	f003 0303 	and.w	r3, r3, #3
        switch (srcclk)
 800b45a:	2b02      	cmp	r3, #2
 800b45c:	f000 80c0 	beq.w	800b5e0 <HAL_RCCEx_GetPeriphCLKFreq+0x126c>
 800b460:	2b03      	cmp	r3, #3
 800b462:	f000 80ae 	beq.w	800b5c2 <HAL_RCCEx_GetPeriphCLKFreq+0x124e>
 800b466:	2b01      	cmp	r3, #1
 800b468:	f43f ad67 	beq.w	800af3a <HAL_RCCEx_GetPeriphCLKFreq+0xbc6>
}
 800b46c:	b005      	add	sp, #20
 800b46e:	f85d eb04 	ldr.w	lr, [sp], #4
            frequency = HAL_RCC_GetHCLKFreq();
 800b472:	f7fc b9b1 	b.w	80077d8 <HAL_RCC_GetHCLKFreq>
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 800b476:	4b8a      	ldr	r3, [pc, #552]	; (800b6a0 <HAL_RCCEx_GetPeriphCLKFreq+0x132c>)
 800b478:	f8d3 00e8 	ldr.w	r0, [r3, #232]	; 0xe8
        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 800b47c:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 800b480:	f000 0008 	and.w	r0, r0, #8
        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 800b484:	0792      	lsls	r2, r2, #30
 800b486:	f140 8086 	bpl.w	800b596 <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
 800b48a:	2800      	cmp	r0, #0
 800b48c:	f000 80c9 	beq.w	800b622 <HAL_RCCEx_GetPeriphCLKFreq+0x12ae>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 800b490:	4b83      	ldr	r3, [pc, #524]	; (800b6a0 <HAL_RCCEx_GetPeriphCLKFreq+0x132c>)
 800b492:	f8d3 00f0 	ldr.w	r0, [r3, #240]	; 0xf0
          frequency = LSI_VALUE;
 800b496:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800b49a:	bf18      	it	ne
 800b49c:	f44f 40fa 	movne.w	r0, #32000	; 0x7d00
 800b4a0:	f7fe bfb6 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 800b4a4:	4a7e      	ldr	r2, [pc, #504]	; (800b6a0 <HAL_RCCEx_GetPeriphCLKFreq+0x132c>)
 800b4a6:	f8d2 30e4 	ldr.w	r3, [r2, #228]	; 0xe4
        if (srcclk == RCC_I2C3CLKSOURCE_PCLK3)
 800b4aa:	f413 1340 	ands.w	r3, r3, #3145728	; 0x300000
 800b4ae:	f43f aa0b 	beq.w	800a8c8 <HAL_RCCEx_GetPeriphCLKFreq+0x554>
        else if (srcclk ==  RCC_I2C3CLKSOURCE_PLL3R)
 800b4b2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b4b6:	d068      	beq.n	800b58a <HAL_RCCEx_GetPeriphCLKFreq+0x1216>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C3CLKSOURCE_HSI))
 800b4b8:	6812      	ldr	r2, [r2, #0]
 800b4ba:	0792      	lsls	r2, r2, #30
 800b4bc:	d503      	bpl.n	800b4c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1152>
 800b4be:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b4c2:	f000 825f 	beq.w	800b984 <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C3CLKSOURCE_CSI))
 800b4c6:	4a76      	ldr	r2, [pc, #472]	; (800b6a0 <HAL_RCCEx_GetPeriphCLKFreq+0x132c>)
 800b4c8:	6810      	ldr	r0, [r2, #0]
 800b4ca:	f410 7000 	ands.w	r0, r0, #512	; 0x200
 800b4ce:	f43e af9f 	beq.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
              frequency = CSI_VALUE;
 800b4d2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800b4d6:	4874      	ldr	r0, [pc, #464]	; (800b6a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1334>)
 800b4d8:	bf18      	it	ne
 800b4da:	2000      	movne	r0, #0
 800b4dc:	f7fe bf98 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800b4e0:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 800b4e4:	d061      	beq.n	800b5aa <HAL_RCCEx_GetPeriphCLKFreq+0x1236>
 800b4e6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b4ea:	f040 82ef 	bne.w	800bacc <HAL_RCCEx_GetPeriphCLKFreq+0x1758>
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b4ee:	f8d2 30e8 	ldr.w	r3, [r2, #232]	; 0xe8
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b4f2:	6811      	ldr	r1, [r2, #0]
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b4f4:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b4f8:	0789      	lsls	r1, r1, #30
 800b4fa:	f140 813a 	bpl.w	800b772 <HAL_RCCEx_GetPeriphCLKFreq+0x13fe>
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	f040 8137 	bne.w	800b772 <HAL_RCCEx_GetPeriphCLKFreq+0x13fe>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b504:	6813      	ldr	r3, [r2, #0]
 800b506:	4867      	ldr	r0, [pc, #412]	; (800b6a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1330>)
 800b508:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b50c:	40d8      	lsrs	r0, r3
 800b50e:	f7fe bf7f 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800b512:	4b63      	ldr	r3, [pc, #396]	; (800b6a0 <HAL_RCCEx_GetPeriphCLKFreq+0x132c>)
 800b514:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 800b518:	f413 3340 	ands.w	r3, r3, #196608	; 0x30000
 800b51c:	f43f aa69 	beq.w	800a9f2 <HAL_RCCEx_GetPeriphCLKFreq+0x67e>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL3R)
 800b520:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b524:	d031      	beq.n	800b58a <HAL_RCCEx_GetPeriphCLKFreq+0x1216>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 800b526:	4a5e      	ldr	r2, [pc, #376]	; (800b6a0 <HAL_RCCEx_GetPeriphCLKFreq+0x132c>)
 800b528:	6811      	ldr	r1, [r2, #0]
 800b52a:	0788      	lsls	r0, r1, #30
 800b52c:	d503      	bpl.n	800b536 <HAL_RCCEx_GetPeriphCLKFreq+0x11c2>
 800b52e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b532:	f000 822f 	beq.w	800b994 <HAL_RCCEx_GetPeriphCLKFreq+0x1620>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 800b536:	4a5a      	ldr	r2, [pc, #360]	; (800b6a0 <HAL_RCCEx_GetPeriphCLKFreq+0x132c>)
 800b538:	6810      	ldr	r0, [r2, #0]
 800b53a:	f410 7000 	ands.w	r0, r0, #512	; 0x200
 800b53e:	f43e af67 	beq.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
              frequency = CSI_VALUE;
 800b542:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800b546:	4858      	ldr	r0, [pc, #352]	; (800b6a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1334>)
 800b548:	bf18      	it	ne
 800b54a:	2000      	movne	r0, #0
 800b54c:	f7fe bf60 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800b550:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b554:	f000 8099 	beq.w	800b68a <HAL_RCCEx_GetPeriphCLKFreq+0x1316>
 800b558:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 800b55c:	bf18      	it	ne
 800b55e:	2000      	movne	r0, #0
 800b560:	f47e af56 	bne.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b564:	4a4e      	ldr	r2, [pc, #312]	; (800b6a0 <HAL_RCCEx_GetPeriphCLKFreq+0x132c>)
 800b566:	f8d2 30e8 	ldr.w	r3, [r2, #232]	; 0xe8
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b56a:	6811      	ldr	r1, [r2, #0]
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b56c:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b570:	0789      	lsls	r1, r1, #30
 800b572:	f140 816d 	bpl.w	800b850 <HAL_RCCEx_GetPeriphCLKFreq+0x14dc>
 800b576:	2b00      	cmp	r3, #0
 800b578:	f040 816a 	bne.w	800b850 <HAL_RCCEx_GetPeriphCLKFreq+0x14dc>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b57c:	6813      	ldr	r3, [r2, #0]
 800b57e:	4849      	ldr	r0, [pc, #292]	; (800b6a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1330>)
 800b580:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b584:	40d8      	lsrs	r0, r3
 800b586:	f7fe bf43 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b58a:	a801      	add	r0, sp, #4
 800b58c:	f7fe fe34 	bl	800a1f8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800b590:	9803      	ldr	r0, [sp, #12]
 800b592:	f7fe bf3d 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 800b596:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800b59a:	011b      	lsls	r3, r3, #4
 800b59c:	d526      	bpl.n	800b5ec <HAL_RCCEx_GetPeriphCLKFreq+0x1278>
          frequency = LSI_VALUE;
 800b59e:	2800      	cmp	r0, #0
 800b5a0:	bf18      	it	ne
 800b5a2:	f44f 40fa 	movne.w	r0, #32000	; 0x7d00
 800b5a6:	f7fe bf33 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            frequency = EXTERNAL_CLOCK_VALUE;
 800b5aa:	4840      	ldr	r0, [pc, #256]	; (800b6ac <HAL_RCCEx_GetPeriphCLKFreq+0x1338>)
 800b5ac:	f7fe bf30 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800b5b0:	483e      	ldr	r0, [pc, #248]	; (800b6ac <HAL_RCCEx_GetPeriphCLKFreq+0x1338>)
 800b5b2:	f7fe bf2d 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800b5b6:	483d      	ldr	r0, [pc, #244]	; (800b6ac <HAL_RCCEx_GetPeriphCLKFreq+0x1338>)
 800b5b8:	f7fe bf2a 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800b5bc:	2000      	movs	r0, #0
 800b5be:	f7fe bf27 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b5c2:	f8d2 30e8 	ldr.w	r3, [r2, #232]	; 0xe8
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b5c6:	6811      	ldr	r1, [r2, #0]
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b5c8:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b5cc:	0789      	lsls	r1, r1, #30
 800b5ce:	d510      	bpl.n	800b5f2 <HAL_RCCEx_GetPeriphCLKFreq+0x127e>
 800b5d0:	b97b      	cbnz	r3, 800b5f2 <HAL_RCCEx_GetPeriphCLKFreq+0x127e>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b5d2:	6813      	ldr	r3, [r2, #0]
 800b5d4:	4833      	ldr	r0, [pc, #204]	; (800b6a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1330>)
 800b5d6:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b5da:	40d8      	lsrs	r0, r3
 800b5dc:	f7fe bf18 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b5e0:	a801      	add	r0, sp, #4
 800b5e2:	f7fe fd4b 	bl	800a07c <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_R_Frequency;
 800b5e6:	9803      	ldr	r0, [sp, #12]
            break;
 800b5e8:	f7fe bf12 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
              frequency = 0U;
 800b5ec:	2000      	movs	r0, #0
 800b5ee:	f7fe bf0f 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b5f2:	4a2b      	ldr	r2, [pc, #172]	; (800b6a0 <HAL_RCCEx_GetPeriphCLKFreq+0x132c>)
 800b5f4:	6812      	ldr	r2, [r2, #0]
 800b5f6:	0592      	lsls	r2, r2, #22
 800b5f8:	d503      	bpl.n	800b602 <HAL_RCCEx_GetPeriphCLKFreq+0x128e>
 800b5fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b5fe:	f000 8241 	beq.w	800ba84 <HAL_RCCEx_GetPeriphCLKFreq+0x1710>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b602:	4a27      	ldr	r2, [pc, #156]	; (800b6a0 <HAL_RCCEx_GetPeriphCLKFreq+0x132c>)
 800b604:	6810      	ldr	r0, [r2, #0]
 800b606:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 800b60a:	f43e af01 	beq.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
              frequency = HSE_VALUE;
 800b60e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b612:	4824      	ldr	r0, [pc, #144]	; (800b6a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1330>)
 800b614:	bf18      	it	ne
 800b616:	2000      	movne	r0, #0
 800b618:	f7fe befa 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800b61c:	4821      	ldr	r0, [pc, #132]	; (800b6a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1330>)
 800b61e:	f7fe bef7 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
      frequency = LSE_VALUE;
 800b622:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800b626:	f7fe bef3 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = HSI48_VALUE;
 800b62a:	4821      	ldr	r0, [pc, #132]	; (800b6b0 <HAL_RCCEx_GetPeriphCLKFreq+0x133c>)
 800b62c:	f7fe bef0 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800b630:	f8d2 00f0 	ldr.w	r0, [r2, #240]	; 0xf0
      frequency = LSE_VALUE;
 800b634:	f010 0002 	ands.w	r0, r0, #2
 800b638:	bf18      	it	ne
 800b63a:	f44f 4000 	movne.w	r0, #32768	; 0x8000
 800b63e:	f7fe bee7 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800b642:	f8d2 00f0 	ldr.w	r0, [r2, #240]	; 0xf0
          frequency = LSI_VALUE;
 800b646:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800b64a:	bf18      	it	ne
 800b64c:	f44f 40fa 	movne.w	r0, #32000	; 0x7d00
 800b650:	f7fe bede 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800b654:	f8d2 00f0 	ldr.w	r0, [r2, #240]	; 0xf0
          frequency = LSI_VALUE;
 800b658:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800b65c:	bf18      	it	ne
 800b65e:	f44f 40fa 	movne.w	r0, #32000	; 0x7d00
 800b662:	f7fe bed5 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800b666:	f8d1 00f0 	ldr.w	r0, [r1, #240]	; 0xf0
          frequency = LSI_VALUE;
 800b66a:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800b66e:	bf18      	it	ne
 800b670:	f44f 40fa 	movne.w	r0, #32000	; 0x7d00
 800b674:	f7fe becc 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800b678:	f8d2 00f0 	ldr.w	r0, [r2, #240]	; 0xf0
          frequency = LSI_VALUE;
 800b67c:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800b680:	bf18      	it	ne
 800b682:	f44f 40fa 	movne.w	r0, #32000	; 0x7d00
 800b686:	f7fe bec3 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800b68a:	4b05      	ldr	r3, [pc, #20]	; (800b6a0 <HAL_RCCEx_GetPeriphCLKFreq+0x132c>)
 800b68c:	f8d3 00f0 	ldr.w	r0, [r3, #240]	; 0xf0
          frequency = LSI_VALUE;
 800b690:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800b694:	bf18      	it	ne
 800b696:	f44f 40fa 	movne.w	r0, #32000	; 0x7d00
 800b69a:	f7fe beb9 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800b69e:	bf00      	nop
 800b6a0:	44020c00 	.word	0x44020c00
 800b6a4:	017d7840 	.word	0x017d7840
 800b6a8:	003d0900 	.word	0x003d0900
 800b6ac:	00bb8000 	.word	0x00bb8000
 800b6b0:	02dc6c00 	.word	0x02dc6c00
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800b6b4:	f8d2 00f0 	ldr.w	r0, [r2, #240]	; 0xf0
      frequency = LSE_VALUE;
 800b6b8:	f010 0002 	ands.w	r0, r0, #2
 800b6bc:	bf18      	it	ne
 800b6be:	f44f 4000 	movne.w	r0, #32768	; 0x8000
 800b6c2:	f7fe bea5 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800b6c6:	f8d2 00f0 	ldr.w	r0, [r2, #240]	; 0xf0
          frequency = LSI_VALUE;
 800b6ca:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800b6ce:	bf18      	it	ne
 800b6d0:	f44f 40fa 	movne.w	r0, #32000	; 0x7d00
 800b6d4:	f7fe be9c 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800b6d8:	f8d2 00f0 	ldr.w	r0, [r2, #240]	; 0xf0
      frequency = LSE_VALUE;
 800b6dc:	f010 0002 	ands.w	r0, r0, #2
 800b6e0:	bf18      	it	ne
 800b6e2:	f44f 4000 	movne.w	r0, #32768	; 0x8000
 800b6e6:	f7fe be93 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
}
 800b6ea:	b005      	add	sp, #20
 800b6ec:	f85d eb04 	ldr.w	lr, [sp], #4
          frequency = HAL_RCC_GetSysClockFreq();
 800b6f0:	f7fb bf24 	b.w	800753c <HAL_RCC_GetSysClockFreq>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b6f4:	4aad      	ldr	r2, [pc, #692]	; (800b9ac <HAL_RCCEx_GetPeriphCLKFreq+0x1638>)
 800b6f6:	6812      	ldr	r2, [r2, #0]
 800b6f8:	0590      	lsls	r0, r2, #22
 800b6fa:	d503      	bpl.n	800b704 <HAL_RCCEx_GetPeriphCLKFreq+0x1390>
 800b6fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b700:	f000 81d2 	beq.w	800baa8 <HAL_RCCEx_GetPeriphCLKFreq+0x1734>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b704:	4aa9      	ldr	r2, [pc, #676]	; (800b9ac <HAL_RCCEx_GetPeriphCLKFreq+0x1638>)
 800b706:	6810      	ldr	r0, [r2, #0]
 800b708:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 800b70c:	f43e ae80 	beq.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
              frequency = HSE_VALUE;
 800b710:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b714:	48a6      	ldr	r0, [pc, #664]	; (800b9b0 <HAL_RCCEx_GetPeriphCLKFreq+0x163c>)
 800b716:	bf18      	it	ne
 800b718:	2000      	movne	r0, #0
 800b71a:	f7fe be79 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b71e:	4aa3      	ldr	r2, [pc, #652]	; (800b9ac <HAL_RCCEx_GetPeriphCLKFreq+0x1638>)
 800b720:	6812      	ldr	r2, [r2, #0]
 800b722:	0590      	lsls	r0, r2, #22
 800b724:	d503      	bpl.n	800b72e <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
 800b726:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b72a:	f000 81c9 	beq.w	800bac0 <HAL_RCCEx_GetPeriphCLKFreq+0x174c>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b72e:	4a9f      	ldr	r2, [pc, #636]	; (800b9ac <HAL_RCCEx_GetPeriphCLKFreq+0x1638>)
 800b730:	6810      	ldr	r0, [r2, #0]
 800b732:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 800b736:	f43e ae6b 	beq.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
              frequency = HSE_VALUE;
 800b73a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b73e:	489c      	ldr	r0, [pc, #624]	; (800b9b0 <HAL_RCCEx_GetPeriphCLKFreq+0x163c>)
 800b740:	bf18      	it	ne
 800b742:	2000      	movne	r0, #0
 800b744:	f7fe be64 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b748:	4a98      	ldr	r2, [pc, #608]	; (800b9ac <HAL_RCCEx_GetPeriphCLKFreq+0x1638>)
 800b74a:	6812      	ldr	r2, [r2, #0]
 800b74c:	0591      	lsls	r1, r2, #22
 800b74e:	d503      	bpl.n	800b758 <HAL_RCCEx_GetPeriphCLKFreq+0x13e4>
 800b750:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b754:	f000 81b1 	beq.w	800baba <HAL_RCCEx_GetPeriphCLKFreq+0x1746>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b758:	4a94      	ldr	r2, [pc, #592]	; (800b9ac <HAL_RCCEx_GetPeriphCLKFreq+0x1638>)
 800b75a:	6810      	ldr	r0, [r2, #0]
 800b75c:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 800b760:	f43e ae56 	beq.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
              frequency = HSE_VALUE;
 800b764:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b768:	4891      	ldr	r0, [pc, #580]	; (800b9b0 <HAL_RCCEx_GetPeriphCLKFreq+0x163c>)
 800b76a:	bf18      	it	ne
 800b76c:	2000      	movne	r0, #0
 800b76e:	f7fe be4f 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b772:	4a8e      	ldr	r2, [pc, #568]	; (800b9ac <HAL_RCCEx_GetPeriphCLKFreq+0x1638>)
 800b774:	6812      	ldr	r2, [r2, #0]
 800b776:	0592      	lsls	r2, r2, #22
 800b778:	d503      	bpl.n	800b782 <HAL_RCCEx_GetPeriphCLKFreq+0x140e>
 800b77a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b77e:	f000 8187 	beq.w	800ba90 <HAL_RCCEx_GetPeriphCLKFreq+0x171c>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b782:	4a8a      	ldr	r2, [pc, #552]	; (800b9ac <HAL_RCCEx_GetPeriphCLKFreq+0x1638>)
 800b784:	6810      	ldr	r0, [r2, #0]
 800b786:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 800b78a:	f43e ae41 	beq.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
              frequency = HSE_VALUE;
 800b78e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b792:	4887      	ldr	r0, [pc, #540]	; (800b9b0 <HAL_RCCEx_GetPeriphCLKFreq+0x163c>)
 800b794:	bf18      	it	ne
 800b796:	2000      	movne	r0, #0
 800b798:	f7fe be3a 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b79c:	4a83      	ldr	r2, [pc, #524]	; (800b9ac <HAL_RCCEx_GetPeriphCLKFreq+0x1638>)
 800b79e:	6812      	ldr	r2, [r2, #0]
 800b7a0:	0592      	lsls	r2, r2, #22
 800b7a2:	d503      	bpl.n	800b7ac <HAL_RCCEx_GetPeriphCLKFreq+0x1438>
 800b7a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b7a8:	f000 8184 	beq.w	800bab4 <HAL_RCCEx_GetPeriphCLKFreq+0x1740>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b7ac:	4a7f      	ldr	r2, [pc, #508]	; (800b9ac <HAL_RCCEx_GetPeriphCLKFreq+0x1638>)
 800b7ae:	6810      	ldr	r0, [r2, #0]
 800b7b0:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 800b7b4:	f43e ae2c 	beq.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
              frequency = HSE_VALUE;
 800b7b8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b7bc:	487c      	ldr	r0, [pc, #496]	; (800b9b0 <HAL_RCCEx_GetPeriphCLKFreq+0x163c>)
 800b7be:	bf18      	it	ne
 800b7c0:	2000      	movne	r0, #0
 800b7c2:	f7fe be25 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b7c6:	4a79      	ldr	r2, [pc, #484]	; (800b9ac <HAL_RCCEx_GetPeriphCLKFreq+0x1638>)
 800b7c8:	6812      	ldr	r2, [r2, #0]
 800b7ca:	0590      	lsls	r0, r2, #22
 800b7cc:	d503      	bpl.n	800b7d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1462>
 800b7ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b7d2:	f000 816c 	beq.w	800baae <HAL_RCCEx_GetPeriphCLKFreq+0x173a>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b7d6:	4a75      	ldr	r2, [pc, #468]	; (800b9ac <HAL_RCCEx_GetPeriphCLKFreq+0x1638>)
 800b7d8:	6810      	ldr	r0, [r2, #0]
 800b7da:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 800b7de:	f43e ae17 	beq.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
              frequency = HSE_VALUE;
 800b7e2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b7e6:	4872      	ldr	r0, [pc, #456]	; (800b9b0 <HAL_RCCEx_GetPeriphCLKFreq+0x163c>)
 800b7e8:	bf18      	it	ne
 800b7ea:	2000      	movne	r0, #0
 800b7ec:	f7fe be10 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b7f0:	4a6e      	ldr	r2, [pc, #440]	; (800b9ac <HAL_RCCEx_GetPeriphCLKFreq+0x1638>)
 800b7f2:	6812      	ldr	r2, [r2, #0]
 800b7f4:	0592      	lsls	r2, r2, #22
 800b7f6:	d503      	bpl.n	800b800 <HAL_RCCEx_GetPeriphCLKFreq+0x148c>
 800b7f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b7fc:	f000 8151 	beq.w	800baa2 <HAL_RCCEx_GetPeriphCLKFreq+0x172e>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b800:	4a6a      	ldr	r2, [pc, #424]	; (800b9ac <HAL_RCCEx_GetPeriphCLKFreq+0x1638>)
 800b802:	6810      	ldr	r0, [r2, #0]
 800b804:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 800b808:	f43e ae02 	beq.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
              frequency = HSE_VALUE;
 800b80c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b810:	4867      	ldr	r0, [pc, #412]	; (800b9b0 <HAL_RCCEx_GetPeriphCLKFreq+0x163c>)
 800b812:	bf18      	it	ne
 800b814:	2000      	movne	r0, #0
 800b816:	f7fe bdfb 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b81a:	4a64      	ldr	r2, [pc, #400]	; (800b9ac <HAL_RCCEx_GetPeriphCLKFreq+0x1638>)
 800b81c:	6812      	ldr	r2, [r2, #0]
 800b81e:	0590      	lsls	r0, r2, #22
 800b820:	d503      	bpl.n	800b82a <HAL_RCCEx_GetPeriphCLKFreq+0x14b6>
 800b822:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b826:	f000 8130 	beq.w	800ba8a <HAL_RCCEx_GetPeriphCLKFreq+0x1716>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b82a:	4a60      	ldr	r2, [pc, #384]	; (800b9ac <HAL_RCCEx_GetPeriphCLKFreq+0x1638>)
 800b82c:	6810      	ldr	r0, [r2, #0]
 800b82e:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 800b832:	f43e aded 	beq.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
              frequency = HSE_VALUE;
 800b836:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b83a:	485d      	ldr	r0, [pc, #372]	; (800b9b0 <HAL_RCCEx_GetPeriphCLKFreq+0x163c>)
 800b83c:	bf18      	it	ne
 800b83e:	2000      	movne	r0, #0
 800b840:	f7fe bde6 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b844:	a801      	add	r0, sp, #4
 800b846:	f7fe fc19 	bl	800a07c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800b84a:	9803      	ldr	r0, [sp, #12]
 800b84c:	f7fe bde0 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b850:	4a56      	ldr	r2, [pc, #344]	; (800b9ac <HAL_RCCEx_GetPeriphCLKFreq+0x1638>)
 800b852:	6812      	ldr	r2, [r2, #0]
 800b854:	0590      	lsls	r0, r2, #22
 800b856:	d503      	bpl.n	800b860 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>
 800b858:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b85c:	f000 8133 	beq.w	800bac6 <HAL_RCCEx_GetPeriphCLKFreq+0x1752>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b860:	4a52      	ldr	r2, [pc, #328]	; (800b9ac <HAL_RCCEx_GetPeriphCLKFreq+0x1638>)
 800b862:	6810      	ldr	r0, [r2, #0]
 800b864:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 800b868:	f43e add2 	beq.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
              frequency = HSE_VALUE;
 800b86c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b870:	484f      	ldr	r0, [pc, #316]	; (800b9b0 <HAL_RCCEx_GetPeriphCLKFreq+0x163c>)
 800b872:	bf18      	it	ne
 800b874:	2000      	movne	r0, #0
 800b876:	f7fe bdcb 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b87a:	4a4c      	ldr	r2, [pc, #304]	; (800b9ac <HAL_RCCEx_GetPeriphCLKFreq+0x1638>)
 800b87c:	6812      	ldr	r2, [r2, #0]
 800b87e:	0592      	lsls	r2, r2, #22
 800b880:	d503      	bpl.n	800b88a <HAL_RCCEx_GetPeriphCLKFreq+0x1516>
 800b882:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b886:	f000 8106 	beq.w	800ba96 <HAL_RCCEx_GetPeriphCLKFreq+0x1722>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b88a:	4a48      	ldr	r2, [pc, #288]	; (800b9ac <HAL_RCCEx_GetPeriphCLKFreq+0x1638>)
 800b88c:	6810      	ldr	r0, [r2, #0]
 800b88e:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 800b892:	f43e adbd 	beq.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
              frequency = HSE_VALUE;
 800b896:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b89a:	4845      	ldr	r0, [pc, #276]	; (800b9b0 <HAL_RCCEx_GetPeriphCLKFreq+0x163c>)
 800b89c:	bf18      	it	ne
 800b89e:	2000      	movne	r0, #0
 800b8a0:	f7fe bdb6 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b8a4:	4a41      	ldr	r2, [pc, #260]	; (800b9ac <HAL_RCCEx_GetPeriphCLKFreq+0x1638>)
 800b8a6:	6812      	ldr	r2, [r2, #0]
 800b8a8:	0590      	lsls	r0, r2, #22
 800b8aa:	d503      	bpl.n	800b8b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>
 800b8ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b8b0:	f000 80f4 	beq.w	800ba9c <HAL_RCCEx_GetPeriphCLKFreq+0x1728>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b8b4:	4a3d      	ldr	r2, [pc, #244]	; (800b9ac <HAL_RCCEx_GetPeriphCLKFreq+0x1638>)
 800b8b6:	6810      	ldr	r0, [r2, #0]
 800b8b8:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 800b8bc:	f43e ada8 	beq.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
              frequency = HSE_VALUE;
 800b8c0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b8c4:	483a      	ldr	r0, [pc, #232]	; (800b9b0 <HAL_RCCEx_GetPeriphCLKFreq+0x163c>)
 800b8c6:	bf18      	it	ne
 800b8c8:	2000      	movne	r0, #0
 800b8ca:	f7fe bda1 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b8ce:	6813      	ldr	r3, [r2, #0]
 800b8d0:	4837      	ldr	r0, [pc, #220]	; (800b9b0 <HAL_RCCEx_GetPeriphCLKFreq+0x163c>)
 800b8d2:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b8d6:	40d8      	lsrs	r0, r3
 800b8d8:	f7fe bd9a 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b8dc:	6813      	ldr	r3, [r2, #0]
 800b8de:	4834      	ldr	r0, [pc, #208]	; (800b9b0 <HAL_RCCEx_GetPeriphCLKFreq+0x163c>)
 800b8e0:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b8e4:	40d8      	lsrs	r0, r3
 800b8e6:	f7fe bd93 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b8ea:	6813      	ldr	r3, [r2, #0]
 800b8ec:	4830      	ldr	r0, [pc, #192]	; (800b9b0 <HAL_RCCEx_GetPeriphCLKFreq+0x163c>)
 800b8ee:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b8f2:	40d8      	lsrs	r0, r3
 800b8f4:	f7fe bd8c 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b8f8:	6813      	ldr	r3, [r2, #0]
 800b8fa:	482d      	ldr	r0, [pc, #180]	; (800b9b0 <HAL_RCCEx_GetPeriphCLKFreq+0x163c>)
 800b8fc:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b900:	40d8      	lsrs	r0, r3
 800b902:	f7fe bd85 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b906:	6813      	ldr	r3, [r2, #0]
 800b908:	4829      	ldr	r0, [pc, #164]	; (800b9b0 <HAL_RCCEx_GetPeriphCLKFreq+0x163c>)
 800b90a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b90e:	40d8      	lsrs	r0, r3
 800b910:	f7fe bd7e 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b914:	6813      	ldr	r3, [r2, #0]
 800b916:	4826      	ldr	r0, [pc, #152]	; (800b9b0 <HAL_RCCEx_GetPeriphCLKFreq+0x163c>)
 800b918:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b91c:	40d8      	lsrs	r0, r3
 800b91e:	f7fe bd77 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b922:	6813      	ldr	r3, [r2, #0]
 800b924:	4822      	ldr	r0, [pc, #136]	; (800b9b0 <HAL_RCCEx_GetPeriphCLKFreq+0x163c>)
 800b926:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b92a:	40d8      	lsrs	r0, r3
 800b92c:	f7fe bd70 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b930:	6813      	ldr	r3, [r2, #0]
 800b932:	481f      	ldr	r0, [pc, #124]	; (800b9b0 <HAL_RCCEx_GetPeriphCLKFreq+0x163c>)
 800b934:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b938:	40d8      	lsrs	r0, r3
 800b93a:	f7fe bd69 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b93e:	6813      	ldr	r3, [r2, #0]
 800b940:	481b      	ldr	r0, [pc, #108]	; (800b9b0 <HAL_RCCEx_GetPeriphCLKFreq+0x163c>)
 800b942:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b946:	40d8      	lsrs	r0, r3
 800b948:	f7fe bd62 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b94c:	6813      	ldr	r3, [r2, #0]
 800b94e:	4818      	ldr	r0, [pc, #96]	; (800b9b0 <HAL_RCCEx_GetPeriphCLKFreq+0x163c>)
 800b950:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b954:	40d8      	lsrs	r0, r3
 800b956:	f7fe bd5b 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b95a:	6813      	ldr	r3, [r2, #0]
 800b95c:	4814      	ldr	r0, [pc, #80]	; (800b9b0 <HAL_RCCEx_GetPeriphCLKFreq+0x163c>)
 800b95e:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b962:	40d8      	lsrs	r0, r3
 800b964:	f7fe bd54 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b968:	6813      	ldr	r3, [r2, #0]
 800b96a:	4811      	ldr	r0, [pc, #68]	; (800b9b0 <HAL_RCCEx_GetPeriphCLKFreq+0x163c>)
 800b96c:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b970:	40d8      	lsrs	r0, r3
 800b972:	f7fe bd4d 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b976:	6813      	ldr	r3, [r2, #0]
 800b978:	480d      	ldr	r0, [pc, #52]	; (800b9b0 <HAL_RCCEx_GetPeriphCLKFreq+0x163c>)
 800b97a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b97e:	40d8      	lsrs	r0, r3
 800b980:	f7fe bd46 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b984:	4b09      	ldr	r3, [pc, #36]	; (800b9ac <HAL_RCCEx_GetPeriphCLKFreq+0x1638>)
 800b986:	480a      	ldr	r0, [pc, #40]	; (800b9b0 <HAL_RCCEx_GetPeriphCLKFreq+0x163c>)
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b98e:	40d8      	lsrs	r0, r3
 800b990:	f7fe bd3e 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b994:	6813      	ldr	r3, [r2, #0]
 800b996:	4806      	ldr	r0, [pc, #24]	; (800b9b0 <HAL_RCCEx_GetPeriphCLKFreq+0x163c>)
 800b998:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b99c:	40d8      	lsrs	r0, r3
 800b99e:	f7fe bd37 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = LSI_VALUE;
 800b9a2:	f44f 40fa 	mov.w	r0, #32000	; 0x7d00
 800b9a6:	f7fe bd33 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800b9aa:	bf00      	nop
 800b9ac:	44020c00 	.word	0x44020c00
 800b9b0:	017d7840 	.word	0x017d7840
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b9b4:	6813      	ldr	r3, [r2, #0]
 800b9b6:	484a      	ldr	r0, [pc, #296]	; (800bae0 <HAL_RCCEx_GetPeriphCLKFreq+0x176c>)
 800b9b8:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b9bc:	40d8      	lsrs	r0, r3
 800b9be:	f7fe bd27 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b9c2:	6813      	ldr	r3, [r2, #0]
 800b9c4:	4846      	ldr	r0, [pc, #280]	; (800bae0 <HAL_RCCEx_GetPeriphCLKFreq+0x176c>)
 800b9c6:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b9ca:	40d8      	lsrs	r0, r3
 800b9cc:	f7fe bd20 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b9d0:	6813      	ldr	r3, [r2, #0]
 800b9d2:	4843      	ldr	r0, [pc, #268]	; (800bae0 <HAL_RCCEx_GetPeriphCLKFreq+0x176c>)
 800b9d4:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b9d8:	40d8      	lsrs	r0, r3
 800b9da:	f7fe bd19 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b9de:	6813      	ldr	r3, [r2, #0]
 800b9e0:	483f      	ldr	r0, [pc, #252]	; (800bae0 <HAL_RCCEx_GetPeriphCLKFreq+0x176c>)
 800b9e2:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b9e6:	40d8      	lsrs	r0, r3
 800b9e8:	f7fe bd12 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b9ec:	6813      	ldr	r3, [r2, #0]
 800b9ee:	483c      	ldr	r0, [pc, #240]	; (800bae0 <HAL_RCCEx_GetPeriphCLKFreq+0x176c>)
 800b9f0:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b9f4:	40d8      	lsrs	r0, r3
 800b9f6:	f7fe bd0b 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = LSE_VALUE;
 800b9fa:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800b9fe:	f7fe bd07 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800ba02:	6813      	ldr	r3, [r2, #0]
 800ba04:	4836      	ldr	r0, [pc, #216]	; (800bae0 <HAL_RCCEx_GetPeriphCLKFreq+0x176c>)
 800ba06:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800ba0a:	40d8      	lsrs	r0, r3
 800ba0c:	f7fe bd00 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800ba10:	6813      	ldr	r3, [r2, #0]
 800ba12:	4833      	ldr	r0, [pc, #204]	; (800bae0 <HAL_RCCEx_GetPeriphCLKFreq+0x176c>)
 800ba14:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800ba18:	40d8      	lsrs	r0, r3
 800ba1a:	f7fe bcf9 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
              frequency = CSI_VALUE;
 800ba1e:	4831      	ldr	r0, [pc, #196]	; (800bae4 <HAL_RCCEx_GetPeriphCLKFreq+0x1770>)
 800ba20:	f7fe bcf6 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800ba24:	482f      	ldr	r0, [pc, #188]	; (800bae4 <HAL_RCCEx_GetPeriphCLKFreq+0x1770>)
 800ba26:	f7fe bcf3 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800ba2a:	482e      	ldr	r0, [pc, #184]	; (800bae4 <HAL_RCCEx_GetPeriphCLKFreq+0x1770>)
 800ba2c:	f7fe bcf0 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800ba30:	482c      	ldr	r0, [pc, #176]	; (800bae4 <HAL_RCCEx_GetPeriphCLKFreq+0x1770>)
 800ba32:	f7fe bced 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800ba36:	482b      	ldr	r0, [pc, #172]	; (800bae4 <HAL_RCCEx_GetPeriphCLKFreq+0x1770>)
 800ba38:	f7fe bcea 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800ba3c:	4829      	ldr	r0, [pc, #164]	; (800bae4 <HAL_RCCEx_GetPeriphCLKFreq+0x1770>)
 800ba3e:	f7fe bce7 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800ba42:	4828      	ldr	r0, [pc, #160]	; (800bae4 <HAL_RCCEx_GetPeriphCLKFreq+0x1770>)
 800ba44:	f7fe bce4 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800ba48:	4826      	ldr	r0, [pc, #152]	; (800bae4 <HAL_RCCEx_GetPeriphCLKFreq+0x1770>)
 800ba4a:	f7fe bce1 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800ba4e:	4825      	ldr	r0, [pc, #148]	; (800bae4 <HAL_RCCEx_GetPeriphCLKFreq+0x1770>)
 800ba50:	f7fe bcde 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800ba54:	4823      	ldr	r0, [pc, #140]	; (800bae4 <HAL_RCCEx_GetPeriphCLKFreq+0x1770>)
 800ba56:	f7fe bcdb 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800ba5a:	4822      	ldr	r0, [pc, #136]	; (800bae4 <HAL_RCCEx_GetPeriphCLKFreq+0x1770>)
 800ba5c:	f7fe bcd8 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800ba60:	4820      	ldr	r0, [pc, #128]	; (800bae4 <HAL_RCCEx_GetPeriphCLKFreq+0x1770>)
 800ba62:	f7fe bcd5 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800ba66:	481f      	ldr	r0, [pc, #124]	; (800bae4 <HAL_RCCEx_GetPeriphCLKFreq+0x1770>)
 800ba68:	f7fe bcd2 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800ba6c:	481d      	ldr	r0, [pc, #116]	; (800bae4 <HAL_RCCEx_GetPeriphCLKFreq+0x1770>)
 800ba6e:	f7fe bccf 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = HSE_VALUE;
 800ba72:	481b      	ldr	r0, [pc, #108]	; (800bae0 <HAL_RCCEx_GetPeriphCLKFreq+0x176c>)
 800ba74:	f7fe bccc 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
              frequency = CSI_VALUE;
 800ba78:	481a      	ldr	r0, [pc, #104]	; (800bae4 <HAL_RCCEx_GetPeriphCLKFreq+0x1770>)
 800ba7a:	f7fe bcc9 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800ba7e:	4819      	ldr	r0, [pc, #100]	; (800bae4 <HAL_RCCEx_GetPeriphCLKFreq+0x1770>)
 800ba80:	f7fe bcc6 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800ba84:	4817      	ldr	r0, [pc, #92]	; (800bae4 <HAL_RCCEx_GetPeriphCLKFreq+0x1770>)
 800ba86:	f7fe bcc3 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800ba8a:	4816      	ldr	r0, [pc, #88]	; (800bae4 <HAL_RCCEx_GetPeriphCLKFreq+0x1770>)
 800ba8c:	f7fe bcc0 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800ba90:	4814      	ldr	r0, [pc, #80]	; (800bae4 <HAL_RCCEx_GetPeriphCLKFreq+0x1770>)
 800ba92:	f7fe bcbd 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800ba96:	4813      	ldr	r0, [pc, #76]	; (800bae4 <HAL_RCCEx_GetPeriphCLKFreq+0x1770>)
 800ba98:	f7fe bcba 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800ba9c:	4811      	ldr	r0, [pc, #68]	; (800bae4 <HAL_RCCEx_GetPeriphCLKFreq+0x1770>)
 800ba9e:	f7fe bcb7 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800baa2:	4810      	ldr	r0, [pc, #64]	; (800bae4 <HAL_RCCEx_GetPeriphCLKFreq+0x1770>)
 800baa4:	f7fe bcb4 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800baa8:	480e      	ldr	r0, [pc, #56]	; (800bae4 <HAL_RCCEx_GetPeriphCLKFreq+0x1770>)
 800baaa:	f7fe bcb1 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800baae:	480d      	ldr	r0, [pc, #52]	; (800bae4 <HAL_RCCEx_GetPeriphCLKFreq+0x1770>)
 800bab0:	f7fe bcae 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800bab4:	480b      	ldr	r0, [pc, #44]	; (800bae4 <HAL_RCCEx_GetPeriphCLKFreq+0x1770>)
 800bab6:	f7fe bcab 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800baba:	480a      	ldr	r0, [pc, #40]	; (800bae4 <HAL_RCCEx_GetPeriphCLKFreq+0x1770>)
 800babc:	f7fe bca8 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800bac0:	4808      	ldr	r0, [pc, #32]	; (800bae4 <HAL_RCCEx_GetPeriphCLKFreq+0x1770>)
 800bac2:	f7fe bca5 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800bac6:	4807      	ldr	r0, [pc, #28]	; (800bae4 <HAL_RCCEx_GetPeriphCLKFreq+0x1770>)
 800bac8:	f7fe bca2 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800bacc:	2000      	movs	r0, #0
 800bace:	f7fe bc9f 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800bad2:	2000      	movs	r0, #0
 800bad4:	f7fe bc9c 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800bad8:	2000      	movs	r0, #0
 800bada:	f7fe bc99 	b.w	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 800bade:	bf00      	nop
 800bae0:	017d7840 	.word	0x017d7840
 800bae4:	003d0900 	.word	0x003d0900

0800bae8 <SPI_CloseTransfer>:
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
  uint32_t itflag = hspi->Instance->SR;
 800bae8:	6803      	ldr	r3, [r0, #0]
 800baea:	6959      	ldr	r1, [r3, #20]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800baec:	699a      	ldr	r2, [r3, #24]
 800baee:	f042 0208 	orr.w	r2, r2, #8
 800baf2:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800baf4:	699a      	ldr	r2, [r3, #24]
 800baf6:	f042 0210 	orr.w	r2, r2, #16
 800bafa:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800bafc:	681a      	ldr	r2, [r3, #0]
 800bafe:	f022 0201 	bic.w	r2, r2, #1
 800bb02:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800bb04:	691a      	ldr	r2, [r3, #16]
 800bb06:	f422 725b 	bic.w	r2, r2, #876	; 0x36c
 800bb0a:	f022 0203 	bic.w	r2, r2, #3
 800bb0e:	611a      	str	r2, [r3, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800bb10:	689a      	ldr	r2, [r3, #8]
 800bb12:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800bb16:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800bb18:	f890 2089 	ldrb.w	r2, [r0, #137]	; 0x89
 800bb1c:	2a04      	cmp	r2, #4
 800bb1e:	d001      	beq.n	800bb24 <SPI_CloseTransfer+0x3c>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800bb20:	068a      	lsls	r2, r1, #26
 800bb22:	d431      	bmi.n	800bb88 <SPI_CloseTransfer+0xa0>
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800bb24:	f890 2089 	ldrb.w	r2, [r0, #137]	; 0x89
 800bb28:	2a03      	cmp	r2, #3
 800bb2a:	d00f      	beq.n	800bb4c <SPI_CloseTransfer+0x64>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800bb2c:	064a      	lsls	r2, r1, #25
 800bb2e:	d509      	bpl.n	800bb44 <SPI_CloseTransfer+0x5c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800bb30:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 800bb34:	f042 0204 	orr.w	r2, r2, #4
 800bb38:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800bb3c:	699a      	ldr	r2, [r3, #24]
 800bb3e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800bb42:	619a      	str	r2, [r3, #24]
    }

#if (USE_SPI_CRC != 0UL)
    /* Check if CRC error occurred */
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800bb44:	6a82      	ldr	r2, [r0, #40]	; 0x28
 800bb46:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 800bb4a:	d028      	beq.n	800bb9e <SPI_CloseTransfer+0xb6>
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800bb4c:	058a      	lsls	r2, r1, #22
 800bb4e:	d509      	bpl.n	800bb64 <SPI_CloseTransfer+0x7c>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800bb50:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 800bb54:	f042 0201 	orr.w	r2, r2, #1
 800bb58:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800bb5c:	699a      	ldr	r2, [r3, #24]
 800bb5e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800bb62:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800bb64:	05ca      	lsls	r2, r1, #23
 800bb66:	d509      	bpl.n	800bb7c <SPI_CloseTransfer+0x94>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800bb68:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 800bb6c:	f042 0208 	orr.w	r2, r2, #8
 800bb70:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800bb74:	699a      	ldr	r2, [r3, #24]
 800bb76:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800bb7a:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800bb7c:	2300      	movs	r3, #0
 800bb7e:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
  hspi->RxXferCount = (uint16_t)0UL;
 800bb82:	f8a0 3072 	strh.w	r3, [r0, #114]	; 0x72
}
 800bb86:	4770      	bx	lr
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800bb88:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 800bb8c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800bb90:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800bb94:	699a      	ldr	r2, [r3, #24]
 800bb96:	f042 0220 	orr.w	r2, r2, #32
 800bb9a:	619a      	str	r2, [r3, #24]
 800bb9c:	e7c2      	b.n	800bb24 <SPI_CloseTransfer+0x3c>
      if ((itflag & SPI_FLAG_CRCERR) != 0UL)
 800bb9e:	060a      	lsls	r2, r1, #24
 800bba0:	d5d4      	bpl.n	800bb4c <SPI_CloseTransfer+0x64>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 800bba2:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 800bba6:	f042 0202 	orr.w	r2, r2, #2
 800bbaa:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
        __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 800bbae:	699a      	ldr	r2, [r3, #24]
 800bbb0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800bbb4:	619a      	str	r2, [r3, #24]
 800bbb6:	e7c9      	b.n	800bb4c <SPI_CloseTransfer+0x64>

0800bbb8 <HAL_SPI_Init>:
  if (hspi == NULL)
 800bbb8:	2800      	cmp	r0, #0
 800bbba:	f000 811e 	beq.w	800bdfa <HAL_SPI_Init+0x242>
{
 800bbbe:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800bbc2:	4a9b      	ldr	r2, [pc, #620]	; (800be30 <HAL_SPI_Init+0x278>)
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 800bbc4:	6803      	ldr	r3, [r0, #0]
 800bbc6:	4604      	mov	r4, r0
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800bbc8:	4293      	cmp	r3, r2
 800bbca:	f000 80a5 	beq.w	800bd18 <HAL_SPI_Init+0x160>
 800bbce:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800bbd2:	4293      	cmp	r3, r2
 800bbd4:	f000 80a0 	beq.w	800bd18 <HAL_SPI_Init+0x160>
 800bbd8:	4a96      	ldr	r2, [pc, #600]	; (800be34 <HAL_SPI_Init+0x27c>)
 800bbda:	4293      	cmp	r3, r2
 800bbdc:	f000 809c 	beq.w	800bd18 <HAL_SPI_Init+0x160>
 800bbe0:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800bbe4:	4293      	cmp	r3, r2
 800bbe6:	f000 8097 	beq.w	800bd18 <HAL_SPI_Init+0x160>
 800bbea:	4a93      	ldr	r2, [pc, #588]	; (800be38 <HAL_SPI_Init+0x280>)
 800bbec:	4293      	cmp	r3, r2
 800bbee:	f000 8093 	beq.w	800bd18 <HAL_SPI_Init+0x160>
 800bbf2:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800bbf6:	4293      	cmp	r3, r2
 800bbf8:	f000 808e 	beq.w	800bd18 <HAL_SPI_Init+0x160>
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800bbfc:	68c2      	ldr	r2, [r0, #12]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800bbfe:	6bc0      	ldr	r0, [r0, #60]	; 0x3c

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800bc00:	f102 0108 	add.w	r1, r2, #8
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800bc04:	0945      	lsrs	r5, r0, #5
  data_size = (data_size + 7UL) / 8UL;
 800bc06:	08c9      	lsrs	r1, r1, #3

  return data_size * fifo_threashold;
 800bc08:	fb05 1101 	mla	r1, r5, r1, r1
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800bc0c:	4d8b      	ldr	r5, [pc, #556]	; (800be3c <HAL_SPI_Init+0x284>)
 800bc0e:	42ab      	cmp	r3, r5
 800bc10:	d010      	beq.n	800bc34 <HAL_SPI_Init+0x7c>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800bc12:	4d8b      	ldr	r5, [pc, #556]	; (800be40 <HAL_SPI_Init+0x288>)
 800bc14:	42ab      	cmp	r3, r5
 800bc16:	d00d      	beq.n	800bc34 <HAL_SPI_Init+0x7c>
 800bc18:	4d8a      	ldr	r5, [pc, #552]	; (800be44 <HAL_SPI_Init+0x28c>)
 800bc1a:	42ab      	cmp	r3, r5
 800bc1c:	d00a      	beq.n	800bc34 <HAL_SPI_Init+0x7c>
 800bc1e:	f105 5580 	add.w	r5, r5, #268435456	; 0x10000000
 800bc22:	42ab      	cmp	r3, r5
 800bc24:	d006      	beq.n	800bc34 <HAL_SPI_Init+0x7c>
 800bc26:	4d88      	ldr	r5, [pc, #544]	; (800be48 <HAL_SPI_Init+0x290>)
 800bc28:	42ab      	cmp	r3, r5
 800bc2a:	d003      	beq.n	800bc34 <HAL_SPI_Init+0x7c>
 800bc2c:	f105 5580 	add.w	r5, r5, #268435456	; 0x10000000
 800bc30:	42ab      	cmp	r3, r5
 800bc32:	d101      	bne.n	800bc38 <HAL_SPI_Init+0x80>
 800bc34:	2910      	cmp	r1, #16
 800bc36:	d87c      	bhi.n	800bd32 <HAL_SPI_Init+0x17a>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800bc38:	6aa6      	ldr	r6, [r4, #40]	; 0x28
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800bc3a:	f5b6 0f80 	cmp.w	r6, #4194304	; 0x400000
 800bc3e:	f000 810d 	beq.w	800be5c <HAL_SPI_Init+0x2a4>
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
 800bc42:	0417      	lsls	r7, r2, #16
  if (hspi->State == HAL_SPI_STATE_RESET)
 800bc44:	f894 1089 	ldrb.w	r1, [r4, #137]	; 0x89
 800bc48:	f001 05ff 	and.w	r5, r1, #255	; 0xff
 800bc4c:	2900      	cmp	r1, #0
 800bc4e:	f000 80e5 	beq.w	800be1c <HAL_SPI_Init+0x264>
  hspi->State = HAL_SPI_STATE_BUSY;
 800bc52:	2102      	movs	r1, #2
 800bc54:	f884 1089 	strb.w	r1, [r4, #137]	; 0x89
  __HAL_SPI_DISABLE(hspi);
 800bc58:	6819      	ldr	r1, [r3, #0]
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800bc5a:	f8d4 8018 	ldr.w	r8, [r4, #24]
  __HAL_SPI_DISABLE(hspi);
 800bc5e:	f021 0101 	bic.w	r1, r1, #1
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800bc62:	f1b8 6f80 	cmp.w	r8, #67108864	; 0x4000000
 800bc66:	6865      	ldr	r5, [r4, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800bc68:	f8d4 c038 	ldr.w	ip, [r4, #56]	; 0x38
  __HAL_SPI_DISABLE(hspi);
 800bc6c:	6019      	str	r1, [r3, #0]
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800bc6e:	f000 80c6 	beq.w	800bdfe <HAL_SPI_Init+0x246>
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800bc72:	f415 0e80 	ands.w	lr, r5, #4194304	; 0x400000
 800bc76:	f000 80cc 	beq.w	800be12 <HAL_SPI_Init+0x25a>
 800bc7a:	2a06      	cmp	r2, #6
 800bc7c:	f240 80c9 	bls.w	800be12 <HAL_SPI_Init+0x25a>
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800bc80:	6819      	ldr	r1, [r3, #0]
 800bc82:	f421 7980 	bic.w	r9, r1, #256	; 0x100
 800bc86:	6d21      	ldr	r1, [r4, #80]	; 0x50
 800bc88:	ea49 0101 	orr.w	r1, r9, r1
 800bc8c:	6019      	str	r1, [r3, #0]
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800bc8e:	6b61      	ldr	r1, [r4, #52]	; 0x34
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800bc90:	f5b6 0f80 	cmp.w	r6, #4194304	; 0x400000
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800bc94:	ea48 0801 	orr.w	r8, r8, r1
 800bc98:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800bc9a:	ea48 0801 	orr.w	r8, r8, r1
 800bc9e:	6921      	ldr	r1, [r4, #16]
 800bca0:	ea48 0801 	orr.w	r8, r8, r1
 800bca4:	6961      	ldr	r1, [r4, #20]
 800bca6:	ea48 0801 	orr.w	r8, r8, r1
 800bcaa:	6a21      	ldr	r1, [r4, #32]
 800bcac:	ea48 0801 	orr.w	r8, r8, r1
 800bcb0:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800bcb2:	ea48 0801 	orr.w	r8, r8, r1
 800bcb6:	68a1      	ldr	r1, [r4, #8]
 800bcb8:	ea48 0801 	orr.w	r8, r8, r1
 800bcbc:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800bcbe:	ea48 0801 	orr.w	r8, r8, r1
 800bcc2:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800bcc4:	ea48 0801 	orr.w	r8, r8, r1
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800bcc8:	69e1      	ldr	r1, [r4, #28]
 800bcca:	ea41 0100 	orr.w	r1, r1, r0
 800bcce:	ea41 0107 	orr.w	r1, r1, r7
 800bcd2:	ea42 0201 	orr.w	r2, r2, r1
 800bcd6:	ea42 0206 	orr.w	r2, r2, r6
 800bcda:	609a      	str	r2, [r3, #8]
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800bcdc:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800bcde:	ea48 0102 	orr.w	r1, r8, r2
 800bce2:	6e22      	ldr	r2, [r4, #96]	; 0x60
 800bce4:	ea42 0201 	orr.w	r2, r2, r1
 800bce8:	ea42 0c0c 	orr.w	ip, r2, ip
 800bcec:	ea4c 0205 	orr.w	r2, ip, r5
 800bcf0:	60da      	str	r2, [r3, #12]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800bcf2:	d021      	beq.n	800bd38 <HAL_SPI_Init+0x180>
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800bcf4:	2d00      	cmp	r5, #0
 800bcf6:	d168      	bne.n	800bdca <HAL_SPI_Init+0x212>
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG);
 800bcf8:	689a      	ldr	r2, [r3, #8]
 800bcfa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800bcfe:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800bd00:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800bd02:	f022 0201 	bic.w	r2, r2, #1
 800bd06:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800bd08:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 800bd0a:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800bd0c:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
  hspi->State     = HAL_SPI_STATE_READY;
 800bd10:	f884 3089 	strb.w	r3, [r4, #137]	; 0x89
}
 800bd14:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800bd18:	68e2      	ldr	r2, [r4, #12]
 800bd1a:	2a0f      	cmp	r2, #15
 800bd1c:	d809      	bhi.n	800bd32 <HAL_SPI_Init+0x17a>
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800bd1e:	6be0      	ldr	r0, [r4, #60]	; 0x3c
  data_size = (data_size + 7UL) / 8UL;
 800bd20:	f102 0108 	add.w	r1, r2, #8
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800bd24:	0945      	lsrs	r5, r0, #5
  data_size = (data_size + 7UL) / 8UL;
 800bd26:	08c9      	lsrs	r1, r1, #3
  return data_size * fifo_threashold;
 800bd28:	fb05 1101 	mla	r1, r5, r1, r1
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800bd2c:	2908      	cmp	r1, #8
 800bd2e:	f240 808d 	bls.w	800be4c <HAL_SPI_Init+0x294>
    return HAL_ERROR;
 800bd32:	2001      	movs	r0, #1
}
 800bd34:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if (hspi->Init.TxCRCInitializationPattern == SPI_CRC_INITIALIZATION_ALL_ONE_PATTERN)
 800bd38:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800bd3a:	2a01      	cmp	r2, #1
      SET_BIT(hspi->Instance->CR1, SPI_CR1_TCRCINI);
 800bd3c:	681a      	ldr	r2, [r3, #0]
 800bd3e:	bf0c      	ite	eq
 800bd40:	f442 4200 	orreq.w	r2, r2, #32768	; 0x8000
      CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_TCRCINI);
 800bd44:	f422 4200 	bicne.w	r2, r2, #32768	; 0x8000
 800bd48:	601a      	str	r2, [r3, #0]
    if (hspi->Init.RxCRCInitializationPattern == SPI_CRC_INITIALIZATION_ALL_ONE_PATTERN)
 800bd4a:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800bd4c:	2a01      	cmp	r2, #1
      SET_BIT(hspi->Instance->CR1, SPI_CR1_RCRCINI);
 800bd4e:	681a      	ldr	r2, [r3, #0]
 800bd50:	bf0c      	ite	eq
 800bd52:	f442 4280 	orreq.w	r2, r2, #16384	; 0x4000
      CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_RCRCINI);
 800bd56:	f422 4280 	bicne.w	r2, r2, #16384	; 0x4000
 800bd5a:	601a      	str	r2, [r3, #0]
    if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (crc_length == SPI_CRC_LENGTH_16BIT)) ||
 800bd5c:	4a34      	ldr	r2, [pc, #208]	; (800be30 <HAL_SPI_Init+0x278>)
 800bd5e:	4293      	cmp	r3, r2
 800bd60:	d041      	beq.n	800bde6 <HAL_SPI_Init+0x22e>
 800bd62:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800bd66:	4293      	cmp	r3, r2
 800bd68:	d03d      	beq.n	800bde6 <HAL_SPI_Init+0x22e>
 800bd6a:	4a32      	ldr	r2, [pc, #200]	; (800be34 <HAL_SPI_Init+0x27c>)
 800bd6c:	4293      	cmp	r3, r2
 800bd6e:	d03a      	beq.n	800bde6 <HAL_SPI_Init+0x22e>
 800bd70:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800bd74:	4293      	cmp	r3, r2
 800bd76:	d036      	beq.n	800bde6 <HAL_SPI_Init+0x22e>
 800bd78:	4a2f      	ldr	r2, [pc, #188]	; (800be38 <HAL_SPI_Init+0x280>)
 800bd7a:	4293      	cmp	r3, r2
 800bd7c:	d033      	beq.n	800bde6 <HAL_SPI_Init+0x22e>
 800bd7e:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800bd82:	4293      	cmp	r3, r2
 800bd84:	d02f      	beq.n	800bde6 <HAL_SPI_Init+0x22e>
 800bd86:	4a2d      	ldr	r2, [pc, #180]	; (800be3c <HAL_SPI_Init+0x284>)
 800bd88:	4293      	cmp	r3, r2
 800bd8a:	d00e      	beq.n	800bdaa <HAL_SPI_Init+0x1f2>
        ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (crc_length == SPI_CRC_LENGTH_32BIT)))
 800bd8c:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800bd90:	4293      	cmp	r3, r2
 800bd92:	d00a      	beq.n	800bdaa <HAL_SPI_Init+0x1f2>
 800bd94:	4a2b      	ldr	r2, [pc, #172]	; (800be44 <HAL_SPI_Init+0x28c>)
 800bd96:	4293      	cmp	r3, r2
 800bd98:	d007      	beq.n	800bdaa <HAL_SPI_Init+0x1f2>
 800bd9a:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800bd9e:	4293      	cmp	r3, r2
 800bda0:	d003      	beq.n	800bdaa <HAL_SPI_Init+0x1f2>
 800bda2:	4a29      	ldr	r2, [pc, #164]	; (800be48 <HAL_SPI_Init+0x290>)
 800bda4:	4293      	cmp	r3, r2
 800bda6:	f040 8086 	bne.w	800beb6 <HAL_SPI_Init+0x2fe>
 800bdaa:	f5b7 1ff8 	cmp.w	r7, #2031616	; 0x1f0000
 800bdae:	d01d      	beq.n	800bdec <HAL_SPI_Init+0x234>
      crc_poly_msb_mask = (0x1UL << ((crc_length >> SPI_CFG1_CRCSIZE_Pos) + 0x1U));
 800bdb0:	2201      	movs	r2, #1
      CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_CRC33_17);
 800bdb2:	6819      	ldr	r1, [r3, #0]
      crc_poly_msb_mask = (0x1UL << ((crc_length >> SPI_CFG1_CRCSIZE_Pos) + 0x1U));
 800bdb4:	0c3f      	lsrs	r7, r7, #16
      CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_CRC33_17);
 800bdb6:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
 800bdba:	6019      	str	r1, [r3, #0]
      crc_poly_msb_mask = (0x1UL << ((crc_length >> SPI_CFG1_CRCSIZE_Pos) + 0x1U));
 800bdbc:	3701      	adds	r7, #1
      WRITE_REG(hspi->Instance->CRCPOLY, (hspi->Init.CRCPolynomial) | crc_poly_msb_mask);
 800bdbe:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
      crc_poly_msb_mask = (0x1UL << ((crc_length >> SPI_CFG1_CRCSIZE_Pos) + 0x1U));
 800bdc0:	40ba      	lsls	r2, r7
      WRITE_REG(hspi->Instance->CRCPOLY, (hspi->Init.CRCPolynomial) | crc_poly_msb_mask);
 800bdc2:	430a      	orrs	r2, r1
 800bdc4:	641a      	str	r2, [r3, #64]	; 0x40
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800bdc6:	2d00      	cmp	r5, #0
 800bdc8:	d096      	beq.n	800bcf8 <HAL_SPI_Init+0x140>
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800bdca:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800bdcc:	f022 0201 	bic.w	r2, r2, #1
 800bdd0:	651a      	str	r2, [r3, #80]	; 0x50
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800bdd2:	f1be 0f00 	cmp.w	lr, #0
 800bdd6:	d097      	beq.n	800bd08 <HAL_SPI_Init+0x150>
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800bdd8:	68da      	ldr	r2, [r3, #12]
 800bdda:	6d61      	ldr	r1, [r4, #84]	; 0x54
 800bddc:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800bde0:	430a      	orrs	r2, r1
 800bde2:	60da      	str	r2, [r3, #12]
 800bde4:	e790      	b.n	800bd08 <HAL_SPI_Init+0x150>
    if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (crc_length == SPI_CRC_LENGTH_16BIT)) ||
 800bde6:	f5b7 2f70 	cmp.w	r7, #983040	; 0xf0000
 800bdea:	d1e1      	bne.n	800bdb0 <HAL_SPI_Init+0x1f8>
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRC33_17);
 800bdec:	681a      	ldr	r2, [r3, #0]
 800bdee:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800bdf2:	601a      	str	r2, [r3, #0]
      WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
 800bdf4:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800bdf6:	641a      	str	r2, [r3, #64]	; 0x40
 800bdf8:	e77c      	b.n	800bcf4 <HAL_SPI_Init+0x13c>
    return HAL_ERROR;
 800bdfa:	2001      	movs	r0, #1
}
 800bdfc:	4770      	bx	lr
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800bdfe:	f5b5 0f80 	cmp.w	r5, #4194304	; 0x400000
 800be02:	d04e      	beq.n	800bea2 <HAL_SPI_Init+0x2ea>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800be04:	2d00      	cmp	r5, #0
 800be06:	f47f af34 	bne.w	800bc72 <HAL_SPI_Init+0xba>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800be0a:	f1bc 5f80 	cmp.w	ip, #268435456	; 0x10000000
 800be0e:	d04d      	beq.n	800beac <HAL_SPI_Init+0x2f4>
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800be10:	46ae      	mov	lr, r5
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800be12:	6819      	ldr	r1, [r3, #0]
 800be14:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 800be18:	6019      	str	r1, [r3, #0]
 800be1a:	e738      	b.n	800bc8e <HAL_SPI_Init+0xd6>
    HAL_SPI_MspInit(hspi);
 800be1c:	4620      	mov	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 800be1e:	f884 5088 	strb.w	r5, [r4, #136]	; 0x88
    HAL_SPI_MspInit(hspi);
 800be22:	f7f5 fb67 	bl	80014f4 <HAL_SPI_MspInit>
  __HAL_SPI_DISABLE(hspi);
 800be26:	6823      	ldr	r3, [r4, #0]
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800be28:	68e2      	ldr	r2, [r4, #12]
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800be2a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800be2c:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 800be2e:	e710      	b.n	800bc52 <HAL_SPI_Init+0x9a>
 800be30:	40014c00 	.word	0x40014c00
 800be34:	44002000 	.word	0x44002000
 800be38:	40015000 	.word	0x40015000
 800be3c:	40013000 	.word	0x40013000
 800be40:	50013000 	.word	0x50013000
 800be44:	40003800 	.word	0x40003800
 800be48:	40003c00 	.word	0x40003c00
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800be4c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800be4e:	f5b6 0f80 	cmp.w	r6, #4194304	; 0x400000
 800be52:	f47f aef6 	bne.w	800bc42 <HAL_SPI_Init+0x8a>
    if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.CRCLength > SPI_CRC_LENGTH_16BIT))
 800be56:	491b      	ldr	r1, [pc, #108]	; (800bec4 <HAL_SPI_Init+0x30c>)
 800be58:	428b      	cmp	r3, r1
 800be5a:	d01a      	beq.n	800be92 <HAL_SPI_Init+0x2da>
 800be5c:	491a      	ldr	r1, [pc, #104]	; (800bec8 <HAL_SPI_Init+0x310>)
 800be5e:	428b      	cmp	r3, r1
 800be60:	d017      	beq.n	800be92 <HAL_SPI_Init+0x2da>
 800be62:	491a      	ldr	r1, [pc, #104]	; (800becc <HAL_SPI_Init+0x314>)
 800be64:	428b      	cmp	r3, r1
 800be66:	d014      	beq.n	800be92 <HAL_SPI_Init+0x2da>
 800be68:	f101 5180 	add.w	r1, r1, #268435456	; 0x10000000
 800be6c:	428b      	cmp	r3, r1
 800be6e:	d010      	beq.n	800be92 <HAL_SPI_Init+0x2da>
 800be70:	4917      	ldr	r1, [pc, #92]	; (800bed0 <HAL_SPI_Init+0x318>)
 800be72:	428b      	cmp	r3, r1
 800be74:	d00d      	beq.n	800be92 <HAL_SPI_Init+0x2da>
 800be76:	f101 5180 	add.w	r1, r1, #268435456	; 0x10000000
 800be7a:	428b      	cmp	r3, r1
 800be7c:	d009      	beq.n	800be92 <HAL_SPI_Init+0x2da>
 800be7e:	6b27      	ldr	r7, [r4, #48]	; 0x30
    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800be80:	b907      	cbnz	r7, 800be84 <HAL_SPI_Init+0x2cc>
      crc_length = (hspi->Init.DataSize >> SPI_CFG1_DSIZE_Pos) << SPI_CFG1_CRCSIZE_Pos;
 800be82:	0417      	lsls	r7, r2, #16
    if ((hspi->Init.DataSize >> SPI_CFG1_DSIZE_Pos) > (crc_length >> SPI_CFG1_CRCSIZE_Pos))
 800be84:	ebb2 4f17 	cmp.w	r2, r7, lsr #16
 800be88:	f63f af53 	bhi.w	800bd32 <HAL_SPI_Init+0x17a>
 800be8c:	f44f 0680 	mov.w	r6, #4194304	; 0x400000
 800be90:	e6d8      	b.n	800bc44 <HAL_SPI_Init+0x8c>
    if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.CRCLength > SPI_CRC_LENGTH_16BIT))
 800be92:	6b27      	ldr	r7, [r4, #48]	; 0x30
 800be94:	f5b7 2f70 	cmp.w	r7, #983040	; 0xf0000
 800be98:	f63f af4b 	bhi.w	800bd32 <HAL_SPI_Init+0x17a>
    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800be9c:	2f00      	cmp	r7, #0
 800be9e:	d1f1      	bne.n	800be84 <HAL_SPI_Init+0x2cc>
 800bea0:	e7ef      	b.n	800be82 <HAL_SPI_Init+0x2ca>
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800bea2:	f1bc 0f00 	cmp.w	ip, #0
 800bea6:	d001      	beq.n	800beac <HAL_SPI_Init+0x2f4>
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800bea8:	46ae      	mov	lr, r5
 800beaa:	e6e6      	b.n	800bc7a <HAL_SPI_Init+0xc2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800beac:	6819      	ldr	r1, [r3, #0]
 800beae:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000
 800beb2:	6019      	str	r1, [r3, #0]
 800beb4:	e6dd      	b.n	800bc72 <HAL_SPI_Init+0xba>
        ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (crc_length == SPI_CRC_LENGTH_32BIT)))
 800beb6:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800beba:	4293      	cmp	r3, r2
 800bebc:	f43f af75 	beq.w	800bdaa <HAL_SPI_Init+0x1f2>
 800bec0:	e776      	b.n	800bdb0 <HAL_SPI_Init+0x1f8>
 800bec2:	bf00      	nop
 800bec4:	40014c00 	.word	0x40014c00
 800bec8:	50014c00 	.word	0x50014c00
 800becc:	44002000 	.word	0x44002000
 800bed0:	40015000 	.word	0x40015000

0800bed4 <HAL_SPI_Transmit>:
{
 800bed4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bed8:	4604      	mov	r4, r0
 800beda:	4690      	mov	r8, r2
 800bedc:	4689      	mov	r9, r1
 800bede:	461d      	mov	r5, r3
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800bee0:	6807      	ldr	r7, [r0, #0]
  tickstart = HAL_GetTick();
 800bee2:	f7f9 fc01 	bl	80056e8 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 800bee6:	f894 2089 	ldrb.w	r2, [r4, #137]	; 0x89
 800beea:	2a01      	cmp	r2, #1
 800beec:	d172      	bne.n	800bfd4 <HAL_SPI_Transmit+0x100>
  if ((pData == NULL) || (Size == 0UL))
 800beee:	b2d3      	uxtb	r3, r2
 800bef0:	f1b9 0f00 	cmp.w	r9, #0
 800bef4:	d06f      	beq.n	800bfd6 <HAL_SPI_Transmit+0x102>
 800bef6:	f1b8 0f00 	cmp.w	r8, #0
 800befa:	d06c      	beq.n	800bfd6 <HAL_SPI_Transmit+0x102>
  __HAL_LOCK(hspi);
 800befc:	f894 2088 	ldrb.w	r2, [r4, #136]	; 0x88
 800bf00:	2a01      	cmp	r2, #1
 800bf02:	d067      	beq.n	800bfd4 <HAL_SPI_Transmit+0x100>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800bf04:	2203      	movs	r2, #3
  __HAL_LOCK(hspi);
 800bf06:	f884 3088 	strb.w	r3, [r4, #136]	; 0x88
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800bf0a:	2300      	movs	r3, #0
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800bf0c:	f884 2089 	strb.w	r2, [r4, #137]	; 0x89
  hspi->pRxBuffPtr  = NULL;
 800bf10:	66e3      	str	r3, [r4, #108]	; 0x6c
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800bf12:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
  hspi->RxXferSize  = (uint16_t) 0UL;
 800bf16:	f8a4 3070 	strh.w	r3, [r4, #112]	; 0x70
  hspi->TxXferCount = Size;
 800bf1a:	f8a4 806a 	strh.w	r8, [r4, #106]	; 0x6a
  hspi->TxISR       = NULL;
 800bf1e:	67e3      	str	r3, [r4, #124]	; 0x7c
  hspi->RxXferCount = (uint16_t) 0UL;
 800bf20:	f8a4 3072 	strh.w	r3, [r4, #114]	; 0x72
  hspi->RxISR       = NULL;
 800bf24:	67a3      	str	r3, [r4, #120]	; 0x78
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bf26:	68a3      	ldr	r3, [r4, #8]
 800bf28:	4606      	mov	r6, r0
 800bf2a:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
    SPI_1LINE_TX(hspi);
 800bf2e:	6821      	ldr	r1, [r4, #0]
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800bf30:	f8c4 9064 	str.w	r9, [r4, #100]	; 0x64
  hspi->TxXferSize  = Size;
 800bf34:	f8a4 8068 	strh.w	r8, [r4, #104]	; 0x68
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bf38:	f000 8121 	beq.w	800c17e <HAL_SPI_Transmit+0x2aa>
    SPI_2LINES_TX(hspi);
 800bf3c:	68cb      	ldr	r3, [r1, #12]
 800bf3e:	f423 23c0 	bic.w	r3, r3, #393216	; 0x60000
 800bf42:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800bf46:	60cb      	str	r3, [r1, #12]
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800bf48:	684b      	ldr	r3, [r1, #4]
 800bf4a:	0c1b      	lsrs	r3, r3, #16
 800bf4c:	041b      	lsls	r3, r3, #16
 800bf4e:	ea43 0308 	orr.w	r3, r3, r8
 800bf52:	604b      	str	r3, [r1, #4]
  __HAL_SPI_ENABLE(hspi);
 800bf54:	680b      	ldr	r3, [r1, #0]
 800bf56:	f043 0301 	orr.w	r3, r3, #1
 800bf5a:	600b      	str	r3, [r1, #0]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800bf5c:	6863      	ldr	r3, [r4, #4]
 800bf5e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800bf62:	d103      	bne.n	800bf6c <HAL_SPI_Transmit+0x98>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800bf64:	680b      	ldr	r3, [r1, #0]
 800bf66:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800bf6a:	600b      	str	r3, [r1, #0]
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 800bf6c:	68e3      	ldr	r3, [r4, #12]
 800bf6e:	2b0f      	cmp	r3, #15
 800bf70:	f200 808f 	bhi.w	800c092 <HAL_SPI_Transmit+0x1be>
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800bf74:	2b07      	cmp	r3, #7
 800bf76:	d860      	bhi.n	800c03a <HAL_SPI_Transmit+0x166>
    while (hspi->TxXferCount > 0UL)
 800bf78:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800bf7c:	b29b      	uxth	r3, r3
 800bf7e:	b383      	cbz	r3, 800bfe2 <HAL_SPI_Transmit+0x10e>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800bf80:	694b      	ldr	r3, [r1, #20]
 800bf82:	0798      	lsls	r0, r3, #30
 800bf84:	d51b      	bpl.n	800bfbe <HAL_SPI_Transmit+0xea>
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800bf86:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800bf8a:	b29b      	uxth	r3, r3
 800bf8c:	2b03      	cmp	r3, #3
 800bf8e:	f240 80ba 	bls.w	800c106 <HAL_SPI_Transmit+0x232>
 800bf92:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800bf94:	2b40      	cmp	r3, #64	; 0x40
 800bf96:	f240 80b6 	bls.w	800c106 <HAL_SPI_Transmit+0x232>
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800bf9a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bf9c:	f853 2b04 	ldr.w	r2, [r3], #4
 800bfa0:	620a      	str	r2, [r1, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800bfa2:	6663      	str	r3, [r4, #100]	; 0x64
          hspi->TxXferCount -= (uint16_t)4UL;
 800bfa4:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800bfa8:	3b04      	subs	r3, #4
 800bfaa:	b29b      	uxth	r3, r3
 800bfac:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
    while (hspi->TxXferCount > 0UL)
 800bfb0:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800bfb4:	b29b      	uxth	r3, r3
 800bfb6:	b1a3      	cbz	r3, 800bfe2 <HAL_SPI_Transmit+0x10e>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800bfb8:	694b      	ldr	r3, [r1, #20]
 800bfba:	0798      	lsls	r0, r3, #30
 800bfbc:	d4e3      	bmi.n	800bf86 <HAL_SPI_Transmit+0xb2>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bfbe:	f7f9 fb93 	bl	80056e8 <HAL_GetTick>
 800bfc2:	1b80      	subs	r0, r0, r6
 800bfc4:	42a8      	cmp	r0, r5
 800bfc6:	f0c0 80d6 	bcc.w	800c176 <HAL_SPI_Transmit+0x2a2>
 800bfca:	1c69      	adds	r1, r5, #1
 800bfcc:	f040 80bf 	bne.w	800c14e <HAL_SPI_Transmit+0x27a>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800bfd0:	6821      	ldr	r1, [r4, #0]
 800bfd2:	e7d1      	b.n	800bf78 <HAL_SPI_Transmit+0xa4>
    return HAL_BUSY;
 800bfd4:	2302      	movs	r3, #2
}
 800bfd6:	4618      	mov	r0, r3
 800bfd8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bfdc:	1c6a      	adds	r2, r5, #1
 800bfde:	d10a      	bne.n	800bff6 <HAL_SPI_Transmit+0x122>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800bfe0:	6821      	ldr	r1, [r4, #0]
 800bfe2:	694b      	ldr	r3, [r1, #20]
 800bfe4:	071b      	lsls	r3, r3, #28
 800bfe6:	d40c      	bmi.n	800c002 <HAL_SPI_Transmit+0x12e>
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bfe8:	f7f9 fb7e 	bl	80056e8 <HAL_GetTick>
 800bfec:	1b80      	subs	r0, r0, r6
 800bfee:	4285      	cmp	r5, r0
 800bff0:	d9f4      	bls.n	800bfdc <HAL_SPI_Transmit+0x108>
 800bff2:	2d00      	cmp	r5, #0
 800bff4:	d1f4      	bne.n	800bfe0 <HAL_SPI_Transmit+0x10c>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bff6:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 800bffa:	f043 0320 	orr.w	r3, r3, #32
 800bffe:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
  SPI_CloseTransfer(hspi);
 800c002:	4620      	mov	r0, r4
 800c004:	f7ff fd70 	bl	800bae8 <SPI_CloseTransfer>
  hspi->State = HAL_SPI_STATE_READY;
 800c008:	2301      	movs	r3, #1
  __HAL_UNLOCK(hspi);
 800c00a:	2200      	movs	r2, #0
  hspi->State = HAL_SPI_STATE_READY;
 800c00c:	f884 3089 	strb.w	r3, [r4, #137]	; 0x89
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c010:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
  __HAL_UNLOCK(hspi);
 800c014:	f884 2088 	strb.w	r2, [r4, #136]	; 0x88
    return HAL_BUSY;
 800c018:	1a9b      	subs	r3, r3, r2
 800c01a:	bf18      	it	ne
 800c01c:	2301      	movne	r3, #1
}
 800c01e:	4618      	mov	r0, r3
 800c020:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800c024:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c026:	f833 2b02 	ldrh.w	r2, [r3], #2
 800c02a:	843a      	strh	r2, [r7, #32]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800c02c:	6663      	str	r3, [r4, #100]	; 0x64
          hspi->TxXferCount--;
 800c02e:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800c032:	3b01      	subs	r3, #1
 800c034:	b29b      	uxth	r3, r3
 800c036:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
    while (hspi->TxXferCount > 0UL)
 800c03a:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800c03e:	b29b      	uxth	r3, r3
 800c040:	2b00      	cmp	r3, #0
 800c042:	d0ce      	beq.n	800bfe2 <HAL_SPI_Transmit+0x10e>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800c044:	694b      	ldr	r3, [r1, #20]
 800c046:	079a      	lsls	r2, r3, #30
 800c048:	d51a      	bpl.n	800c080 <HAL_SPI_Transmit+0x1ac>
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800c04a:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800c04e:	b29b      	uxth	r3, r3
 800c050:	2b01      	cmp	r3, #1
 800c052:	d9e7      	bls.n	800c024 <HAL_SPI_Transmit+0x150>
 800c054:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800c056:	2b00      	cmp	r3, #0
 800c058:	d0e4      	beq.n	800c024 <HAL_SPI_Transmit+0x150>
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800c05a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c05c:	f853 2b04 	ldr.w	r2, [r3], #4
 800c060:	620a      	str	r2, [r1, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800c062:	6663      	str	r3, [r4, #100]	; 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 800c064:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800c068:	3b02      	subs	r3, #2
 800c06a:	b29b      	uxth	r3, r3
 800c06c:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
    while (hspi->TxXferCount > 0UL)
 800c070:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800c074:	b29b      	uxth	r3, r3
 800c076:	2b00      	cmp	r3, #0
 800c078:	d0b3      	beq.n	800bfe2 <HAL_SPI_Transmit+0x10e>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800c07a:	694b      	ldr	r3, [r1, #20]
 800c07c:	079a      	lsls	r2, r3, #30
 800c07e:	d4e4      	bmi.n	800c04a <HAL_SPI_Transmit+0x176>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c080:	f7f9 fb32 	bl	80056e8 <HAL_GetTick>
 800c084:	1b80      	subs	r0, r0, r6
 800c086:	42a8      	cmp	r0, r5
 800c088:	d372      	bcc.n	800c170 <HAL_SPI_Transmit+0x29c>
 800c08a:	1c6b      	adds	r3, r5, #1
 800c08c:	d15f      	bne.n	800c14e <HAL_SPI_Transmit+0x27a>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800c08e:	6821      	ldr	r1, [r4, #0]
 800c090:	e7d3      	b.n	800c03a <HAL_SPI_Transmit+0x166>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 800c092:	4b3d      	ldr	r3, [pc, #244]	; (800c188 <HAL_SPI_Transmit+0x2b4>)
 800c094:	4299      	cmp	r1, r3
 800c096:	d011      	beq.n	800c0bc <HAL_SPI_Transmit+0x1e8>
 800c098:	f103 5380 	add.w	r3, r3, #268435456	; 0x10000000
 800c09c:	4299      	cmp	r1, r3
 800c09e:	d00d      	beq.n	800c0bc <HAL_SPI_Transmit+0x1e8>
 800c0a0:	4b3a      	ldr	r3, [pc, #232]	; (800c18c <HAL_SPI_Transmit+0x2b8>)
 800c0a2:	4299      	cmp	r1, r3
 800c0a4:	d00a      	beq.n	800c0bc <HAL_SPI_Transmit+0x1e8>
 800c0a6:	f103 5380 	add.w	r3, r3, #268435456	; 0x10000000
 800c0aa:	4299      	cmp	r1, r3
 800c0ac:	d006      	beq.n	800c0bc <HAL_SPI_Transmit+0x1e8>
 800c0ae:	4b38      	ldr	r3, [pc, #224]	; (800c190 <HAL_SPI_Transmit+0x2bc>)
 800c0b0:	4299      	cmp	r1, r3
 800c0b2:	d003      	beq.n	800c0bc <HAL_SPI_Transmit+0x1e8>
 800c0b4:	f103 5380 	add.w	r3, r3, #268435456	; 0x10000000
 800c0b8:	4299      	cmp	r1, r3
 800c0ba:	d1be      	bne.n	800c03a <HAL_SPI_Transmit+0x166>
    while (hspi->TxXferCount > 0UL)
 800c0bc:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800c0c0:	b29b      	uxth	r3, r3
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	d08d      	beq.n	800bfe2 <HAL_SPI_Transmit+0x10e>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800c0c6:	694b      	ldr	r3, [r1, #20]
 800c0c8:	0798      	lsls	r0, r3, #30
 800c0ca:	d513      	bpl.n	800c0f4 <HAL_SPI_Transmit+0x220>
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800c0cc:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c0ce:	f852 3b04 	ldr.w	r3, [r2], #4
 800c0d2:	620b      	str	r3, [r1, #32]
        hspi->TxXferCount--;
 800c0d4:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800c0d8:	6662      	str	r2, [r4, #100]	; 0x64
        hspi->TxXferCount--;
 800c0da:	3b01      	subs	r3, #1
 800c0dc:	b29b      	uxth	r3, r3
 800c0de:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
    while (hspi->TxXferCount > 0UL)
 800c0e2:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800c0e6:	b29b      	uxth	r3, r3
 800c0e8:	2b00      	cmp	r3, #0
 800c0ea:	f43f af7a 	beq.w	800bfe2 <HAL_SPI_Transmit+0x10e>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800c0ee:	694b      	ldr	r3, [r1, #20]
 800c0f0:	0798      	lsls	r0, r3, #30
 800c0f2:	d4eb      	bmi.n	800c0cc <HAL_SPI_Transmit+0x1f8>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c0f4:	f7f9 faf8 	bl	80056e8 <HAL_GetTick>
 800c0f8:	1b80      	subs	r0, r0, r6
 800c0fa:	42a8      	cmp	r0, r5
 800c0fc:	d325      	bcc.n	800c14a <HAL_SPI_Transmit+0x276>
 800c0fe:	1c69      	adds	r1, r5, #1
 800c100:	d125      	bne.n	800c14e <HAL_SPI_Transmit+0x27a>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800c102:	6821      	ldr	r1, [r4, #0]
 800c104:	e7da      	b.n	800c0bc <HAL_SPI_Transmit+0x1e8>
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800c106:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800c10a:	b29b      	uxth	r3, r3
 800c10c:	2b01      	cmp	r3, #1
 800c10e:	d90d      	bls.n	800c12c <HAL_SPI_Transmit+0x258>
 800c110:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800c112:	b15b      	cbz	r3, 800c12c <HAL_SPI_Transmit+0x258>
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800c114:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c116:	f833 2b02 	ldrh.w	r2, [r3], #2
 800c11a:	843a      	strh	r2, [r7, #32]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800c11c:	6663      	str	r3, [r4, #100]	; 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 800c11e:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800c122:	3b02      	subs	r3, #2
 800c124:	b29b      	uxth	r3, r3
 800c126:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
 800c12a:	e725      	b.n	800bf78 <HAL_SPI_Transmit+0xa4>
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800c12c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c12e:	781b      	ldrb	r3, [r3, #0]
 800c130:	f881 3020 	strb.w	r3, [r1, #32]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800c134:	6e63      	ldr	r3, [r4, #100]	; 0x64
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800c136:	6821      	ldr	r1, [r4, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800c138:	3301      	adds	r3, #1
 800c13a:	6663      	str	r3, [r4, #100]	; 0x64
          hspi->TxXferCount--;
 800c13c:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800c140:	3b01      	subs	r3, #1
 800c142:	b29b      	uxth	r3, r3
 800c144:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
 800c148:	e716      	b.n	800bf78 <HAL_SPI_Transmit+0xa4>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c14a:	2d00      	cmp	r5, #0
 800c14c:	d1d9      	bne.n	800c102 <HAL_SPI_Transmit+0x22e>
          SPI_CloseTransfer(hspi);
 800c14e:	4620      	mov	r0, r4
 800c150:	f7ff fcca 	bl	800bae8 <SPI_CloseTransfer>
          hspi->State = HAL_SPI_STATE_READY;
 800c154:	2401      	movs	r4, #1
          __HAL_UNLOCK(hspi);
 800c156:	2100      	movs	r1, #0
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800c158:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
          return HAL_TIMEOUT;
 800c15c:	2303      	movs	r3, #3
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800c15e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800c162:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
          __HAL_UNLOCK(hspi);
 800c166:	f880 1088 	strb.w	r1, [r0, #136]	; 0x88
          hspi->State = HAL_SPI_STATE_READY;
 800c16a:	f880 4089 	strb.w	r4, [r0, #137]	; 0x89
          return HAL_TIMEOUT;
 800c16e:	e732      	b.n	800bfd6 <HAL_SPI_Transmit+0x102>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c170:	2d00      	cmp	r5, #0
 800c172:	d18c      	bne.n	800c08e <HAL_SPI_Transmit+0x1ba>
 800c174:	e7eb      	b.n	800c14e <HAL_SPI_Transmit+0x27a>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c176:	2d00      	cmp	r5, #0
 800c178:	f47f af2a 	bne.w	800bfd0 <HAL_SPI_Transmit+0xfc>
 800c17c:	e7e7      	b.n	800c14e <HAL_SPI_Transmit+0x27a>
    SPI_1LINE_TX(hspi);
 800c17e:	680b      	ldr	r3, [r1, #0]
 800c180:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800c184:	600b      	str	r3, [r1, #0]
 800c186:	e6df      	b.n	800bf48 <HAL_SPI_Transmit+0x74>
 800c188:	40013000 	.word	0x40013000
 800c18c:	40003800 	.word	0x40003800
 800c190:	40003c00 	.word	0x40003c00

0800c194 <HAL_TIM_Base_MspInit>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800c194:	4770      	bx	lr
 800c196:	bf00      	nop

0800c198 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800c198:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800c19c:	2b01      	cmp	r3, #1
 800c19e:	d14b      	bne.n	800c238 <HAL_TIM_Base_Start_IT+0xa0>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c1a0:	2202      	movs	r2, #2

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c1a2:	6803      	ldr	r3, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800c1a4:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c1a8:	68da      	ldr	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c1aa:	4925      	ldr	r1, [pc, #148]	; (800c240 <HAL_TIM_Base_Start_IT+0xa8>)
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c1ac:	f042 0201 	orr.w	r2, r2, #1
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c1b0:	428b      	cmp	r3, r1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c1b2:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c1b4:	d032      	beq.n	800c21c <HAL_TIM_Base_Start_IT+0x84>
 800c1b6:	4a23      	ldr	r2, [pc, #140]	; (800c244 <HAL_TIM_Base_Start_IT+0xac>)
 800c1b8:	4293      	cmp	r3, r2
 800c1ba:	d02f      	beq.n	800c21c <HAL_TIM_Base_Start_IT+0x84>
 800c1bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c1c0:	d02c      	beq.n	800c21c <HAL_TIM_Base_Start_IT+0x84>
 800c1c2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c1c6:	d029      	beq.n	800c21c <HAL_TIM_Base_Start_IT+0x84>
 800c1c8:	4a1f      	ldr	r2, [pc, #124]	; (800c248 <HAL_TIM_Base_Start_IT+0xb0>)
 800c1ca:	4293      	cmp	r3, r2
 800c1cc:	d026      	beq.n	800c21c <HAL_TIM_Base_Start_IT+0x84>
 800c1ce:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800c1d2:	4293      	cmp	r3, r2
 800c1d4:	d022      	beq.n	800c21c <HAL_TIM_Base_Start_IT+0x84>
 800c1d6:	4a1d      	ldr	r2, [pc, #116]	; (800c24c <HAL_TIM_Base_Start_IT+0xb4>)
 800c1d8:	4293      	cmp	r3, r2
 800c1da:	d01f      	beq.n	800c21c <HAL_TIM_Base_Start_IT+0x84>
 800c1dc:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800c1e0:	4293      	cmp	r3, r2
 800c1e2:	d01b      	beq.n	800c21c <HAL_TIM_Base_Start_IT+0x84>
 800c1e4:	4a1a      	ldr	r2, [pc, #104]	; (800c250 <HAL_TIM_Base_Start_IT+0xb8>)
 800c1e6:	4293      	cmp	r3, r2
 800c1e8:	d018      	beq.n	800c21c <HAL_TIM_Base_Start_IT+0x84>
 800c1ea:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800c1ee:	4293      	cmp	r3, r2
 800c1f0:	d014      	beq.n	800c21c <HAL_TIM_Base_Start_IT+0x84>
 800c1f2:	4a18      	ldr	r2, [pc, #96]	; (800c254 <HAL_TIM_Base_Start_IT+0xbc>)
 800c1f4:	4293      	cmp	r3, r2
 800c1f6:	d011      	beq.n	800c21c <HAL_TIM_Base_Start_IT+0x84>
 800c1f8:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800c1fc:	4293      	cmp	r3, r2
 800c1fe:	d00d      	beq.n	800c21c <HAL_TIM_Base_Start_IT+0x84>
 800c200:	4a15      	ldr	r2, [pc, #84]	; (800c258 <HAL_TIM_Base_Start_IT+0xc0>)
 800c202:	4293      	cmp	r3, r2
 800c204:	d00a      	beq.n	800c21c <HAL_TIM_Base_Start_IT+0x84>
 800c206:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800c20a:	4293      	cmp	r3, r2
 800c20c:	d006      	beq.n	800c21c <HAL_TIM_Base_Start_IT+0x84>
 800c20e:	4a13      	ldr	r2, [pc, #76]	; (800c25c <HAL_TIM_Base_Start_IT+0xc4>)
 800c210:	4293      	cmp	r3, r2
 800c212:	d003      	beq.n	800c21c <HAL_TIM_Base_Start_IT+0x84>
 800c214:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800c218:	4293      	cmp	r3, r2
 800c21a:	d107      	bne.n	800c22c <HAL_TIM_Base_Start_IT+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c21c:	6899      	ldr	r1, [r3, #8]
 800c21e:	4a10      	ldr	r2, [pc, #64]	; (800c260 <HAL_TIM_Base_Start_IT+0xc8>)
 800c220:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c222:	2a06      	cmp	r2, #6
 800c224:	d00a      	beq.n	800c23c <HAL_TIM_Base_Start_IT+0xa4>
 800c226:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800c22a:	d007      	beq.n	800c23c <HAL_TIM_Base_Start_IT+0xa4>
      __HAL_TIM_ENABLE(htim);
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c22c:	681a      	ldr	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800c22e:	2000      	movs	r0, #0
    __HAL_TIM_ENABLE(htim);
 800c230:	f042 0201 	orr.w	r2, r2, #1
 800c234:	601a      	str	r2, [r3, #0]
 800c236:	4770      	bx	lr
    return HAL_ERROR;
 800c238:	2001      	movs	r0, #1
 800c23a:	4770      	bx	lr
  return HAL_OK;
 800c23c:	2000      	movs	r0, #0
}
 800c23e:	4770      	bx	lr
 800c240:	40012c00 	.word	0x40012c00
 800c244:	50012c00 	.word	0x50012c00
 800c248:	40000400 	.word	0x40000400
 800c24c:	40000800 	.word	0x40000800
 800c250:	40000c00 	.word	0x40000c00
 800c254:	40013400 	.word	0x40013400
 800c258:	40001800 	.word	0x40001800
 800c25c:	40014000 	.word	0x40014000
 800c260:	00010007 	.word	0x00010007

0800c264 <HAL_TIM_OC_DelayElapsedCallback>:
 800c264:	4770      	bx	lr
 800c266:	bf00      	nop

0800c268 <HAL_TIM_IC_CaptureCallback>:
 800c268:	4770      	bx	lr
 800c26a:	bf00      	nop

0800c26c <HAL_TIM_PWM_PulseFinishedCallback>:
 800c26c:	4770      	bx	lr
 800c26e:	bf00      	nop

0800c270 <HAL_TIM_TriggerCallback>:
 800c270:	4770      	bx	lr
 800c272:	bf00      	nop

0800c274 <HAL_TIM_IRQHandler>:
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  uint32_t itsource = htim->Instance->DIER;
 800c274:	6803      	ldr	r3, [r0, #0]
{
 800c276:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsource = htim->Instance->DIER;
 800c278:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 800c27a:	691c      	ldr	r4, [r3, #16]
{
 800c27c:	4605      	mov	r5, r0

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800c27e:	07a2      	lsls	r2, r4, #30
 800c280:	d501      	bpl.n	800c286 <HAL_TIM_IRQHandler+0x12>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800c282:	07b1      	lsls	r1, r6, #30
 800c284:	d46c      	bmi.n	800c360 <HAL_TIM_IRQHandler+0xec>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800c286:	0763      	lsls	r3, r4, #29
 800c288:	d501      	bpl.n	800c28e <HAL_TIM_IRQHandler+0x1a>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800c28a:	0770      	lsls	r0, r6, #29
 800c28c:	d455      	bmi.n	800c33a <HAL_TIM_IRQHandler+0xc6>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800c28e:	0721      	lsls	r1, r4, #28
 800c290:	d501      	bpl.n	800c296 <HAL_TIM_IRQHandler+0x22>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800c292:	0732      	lsls	r2, r6, #28
 800c294:	d43e      	bmi.n	800c314 <HAL_TIM_IRQHandler+0xa0>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800c296:	06e0      	lsls	r0, r4, #27
 800c298:	d501      	bpl.n	800c29e <HAL_TIM_IRQHandler+0x2a>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800c29a:	06f1      	lsls	r1, r6, #27
 800c29c:	d426      	bmi.n	800c2ec <HAL_TIM_IRQHandler+0x78>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800c29e:	07e2      	lsls	r2, r4, #31
 800c2a0:	d501      	bpl.n	800c2a6 <HAL_TIM_IRQHandler+0x32>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800c2a2:	07f3      	lsls	r3, r6, #31
 800c2a4:	d47a      	bmi.n	800c39c <HAL_TIM_IRQHandler+0x128>
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800c2a6:	f414 5f02 	tst.w	r4, #8320	; 0x2080
 800c2aa:	d069      	beq.n	800c380 <HAL_TIM_IRQHandler+0x10c>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c2ac:	0630      	lsls	r0, r6, #24
 800c2ae:	d47d      	bmi.n	800c3ac <HAL_TIM_IRQHandler+0x138>
      HAL_TIMEx_Break2Callback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800c2b0:	0660      	lsls	r0, r4, #25
 800c2b2:	d502      	bpl.n	800c2ba <HAL_TIM_IRQHandler+0x46>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800c2b4:	0671      	lsls	r1, r6, #25
 800c2b6:	f100 808b 	bmi.w	800c3d0 <HAL_TIM_IRQHandler+0x15c>
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800c2ba:	06a2      	lsls	r2, r4, #26
 800c2bc:	d502      	bpl.n	800c2c4 <HAL_TIM_IRQHandler+0x50>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800c2be:	06b3      	lsls	r3, r6, #26
 800c2c0:	f100 808e 	bmi.w	800c3e0 <HAL_TIM_IRQHandler+0x16c>
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800c2c4:	02e0      	lsls	r0, r4, #11
 800c2c6:	d502      	bpl.n	800c2ce <HAL_TIM_IRQHandler+0x5a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800c2c8:	02f1      	lsls	r1, r6, #11
 800c2ca:	f100 8091 	bmi.w	800c3f0 <HAL_TIM_IRQHandler+0x17c>
      HAL_TIMEx_EncoderIndexCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800c2ce:	02a2      	lsls	r2, r4, #10
 800c2d0:	d502      	bpl.n	800c2d8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800c2d2:	02b3      	lsls	r3, r6, #10
 800c2d4:	f100 8094 	bmi.w	800c400 <HAL_TIM_IRQHandler+0x18c>
      HAL_TIMEx_DirectionChangeCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800c2d8:	0260      	lsls	r0, r4, #9
 800c2da:	d502      	bpl.n	800c2e2 <HAL_TIM_IRQHandler+0x6e>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800c2dc:	0271      	lsls	r1, r6, #9
 800c2de:	f100 8097 	bmi.w	800c410 <HAL_TIM_IRQHandler+0x19c>
      HAL_TIMEx_IndexErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800c2e2:	0222      	lsls	r2, r4, #8
 800c2e4:	d501      	bpl.n	800c2ea <HAL_TIM_IRQHandler+0x76>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800c2e6:	0233      	lsls	r3, r6, #8
 800c2e8:	d44f      	bmi.n	800c38a <HAL_TIM_IRQHandler+0x116>
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c2ea:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800c2ec:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c2f0:	2208      	movs	r2, #8
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800c2f2:	682b      	ldr	r3, [r5, #0]
        HAL_TIM_IC_CaptureCallback(htim);
 800c2f4:	4628      	mov	r0, r5
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800c2f6:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c2f8:	772a      	strb	r2, [r5, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c2fa:	69db      	ldr	r3, [r3, #28]
 800c2fc:	f413 7f40 	tst.w	r3, #768	; 0x300
 800c300:	f040 8097 	bne.w	800c432 <HAL_TIM_IRQHandler+0x1be>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c304:	f7ff ffae 	bl	800c264 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c308:	4628      	mov	r0, r5
 800c30a:	f7ff ffaf 	bl	800c26c <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c30e:	2300      	movs	r3, #0
 800c310:	772b      	strb	r3, [r5, #28]
 800c312:	e7c4      	b.n	800c29e <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800c314:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c318:	2204      	movs	r2, #4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800c31a:	682b      	ldr	r3, [r5, #0]
        HAL_TIM_IC_CaptureCallback(htim);
 800c31c:	4628      	mov	r0, r5
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800c31e:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c320:	772a      	strb	r2, [r5, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c322:	69db      	ldr	r3, [r3, #28]
 800c324:	079b      	lsls	r3, r3, #30
 800c326:	f040 8081 	bne.w	800c42c <HAL_TIM_IRQHandler+0x1b8>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c32a:	f7ff ff9b 	bl	800c264 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c32e:	4628      	mov	r0, r5
 800c330:	f7ff ff9c 	bl	800c26c <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c334:	2300      	movs	r3, #0
 800c336:	772b      	strb	r3, [r5, #28]
 800c338:	e7ad      	b.n	800c296 <HAL_TIM_IRQHandler+0x22>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800c33a:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c33e:	2202      	movs	r2, #2
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800c340:	682b      	ldr	r3, [r5, #0]
        HAL_TIM_IC_CaptureCallback(htim);
 800c342:	4628      	mov	r0, r5
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800c344:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c346:	772a      	strb	r2, [r5, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c348:	699b      	ldr	r3, [r3, #24]
 800c34a:	f413 7f40 	tst.w	r3, #768	; 0x300
 800c34e:	d16a      	bne.n	800c426 <HAL_TIM_IRQHandler+0x1b2>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c350:	f7ff ff88 	bl	800c264 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c354:	4628      	mov	r0, r5
 800c356:	f7ff ff89 	bl	800c26c <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c35a:	2300      	movs	r3, #0
 800c35c:	772b      	strb	r3, [r5, #28]
 800c35e:	e796      	b.n	800c28e <HAL_TIM_IRQHandler+0x1a>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800c360:	f06f 0202 	mvn.w	r2, #2
 800c364:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c366:	2201      	movs	r2, #1
 800c368:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c36a:	699b      	ldr	r3, [r3, #24]
 800c36c:	079a      	lsls	r2, r3, #30
 800c36e:	d157      	bne.n	800c420 <HAL_TIM_IRQHandler+0x1ac>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c370:	f7ff ff78 	bl	800c264 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c374:	4628      	mov	r0, r5
 800c376:	f7ff ff79 	bl	800c26c <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c37a:	2300      	movs	r3, #0
 800c37c:	772b      	strb	r3, [r5, #28]
 800c37e:	e782      	b.n	800c286 <HAL_TIM_IRQHandler+0x12>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800c380:	05e2      	lsls	r2, r4, #23
 800c382:	d595      	bpl.n	800c2b0 <HAL_TIM_IRQHandler+0x3c>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c384:	0633      	lsls	r3, r6, #24
 800c386:	d41b      	bmi.n	800c3c0 <HAL_TIM_IRQHandler+0x14c>
 800c388:	e792      	b.n	800c2b0 <HAL_TIM_IRQHandler+0x3c>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800c38a:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 800c38e:	682b      	ldr	r3, [r5, #0]
      HAL_TIMEx_TransitionErrorCallback(htim);
 800c390:	4628      	mov	r0, r5
}
 800c392:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800c396:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_TransitionErrorCallback(htim);
 800c398:	f000 b94e 	b.w	800c638 <HAL_TIMEx_TransitionErrorCallback>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800c39c:	f06f 0201 	mvn.w	r2, #1
 800c3a0:	682b      	ldr	r3, [r5, #0]
      HAL_TIM_PeriodElapsedCallback(htim);
 800c3a2:	4628      	mov	r0, r5
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800c3a4:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800c3a6:	f7f6 f89b 	bl	80024e0 <HAL_TIM_PeriodElapsedCallback>
 800c3aa:	e77c      	b.n	800c2a6 <HAL_TIM_IRQHandler+0x32>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800c3ac:	f46f 5202 	mvn.w	r2, #8320	; 0x2080
 800c3b0:	682b      	ldr	r3, [r5, #0]
      HAL_TIMEx_BreakCallback(htim);
 800c3b2:	4628      	mov	r0, r5
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800c3b4:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800c3b6:	f000 f935 	bl	800c624 <HAL_TIMEx_BreakCallback>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800c3ba:	05e1      	lsls	r1, r4, #23
 800c3bc:	f57f af78 	bpl.w	800c2b0 <HAL_TIM_IRQHandler+0x3c>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800c3c0:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800c3c4:	682b      	ldr	r3, [r5, #0]
      HAL_TIMEx_Break2Callback(htim);
 800c3c6:	4628      	mov	r0, r5
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800c3c8:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 800c3ca:	f000 f92d 	bl	800c628 <HAL_TIMEx_Break2Callback>
 800c3ce:	e76f      	b.n	800c2b0 <HAL_TIM_IRQHandler+0x3c>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800c3d0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800c3d4:	682b      	ldr	r3, [r5, #0]
      HAL_TIM_TriggerCallback(htim);
 800c3d6:	4628      	mov	r0, r5
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800c3d8:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800c3da:	f7ff ff49 	bl	800c270 <HAL_TIM_TriggerCallback>
 800c3de:	e76c      	b.n	800c2ba <HAL_TIM_IRQHandler+0x46>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800c3e0:	f06f 0220 	mvn.w	r2, #32
 800c3e4:	682b      	ldr	r3, [r5, #0]
      HAL_TIMEx_CommutCallback(htim);
 800c3e6:	4628      	mov	r0, r5
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800c3e8:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 800c3ea:	f000 f919 	bl	800c620 <HAL_TIMEx_CommutCallback>
 800c3ee:	e769      	b.n	800c2c4 <HAL_TIM_IRQHandler+0x50>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800c3f0:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800c3f4:	682b      	ldr	r3, [r5, #0]
      HAL_TIMEx_EncoderIndexCallback(htim);
 800c3f6:	4628      	mov	r0, r5
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800c3f8:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_EncoderIndexCallback(htim);
 800c3fa:	f000 f917 	bl	800c62c <HAL_TIMEx_EncoderIndexCallback>
 800c3fe:	e766      	b.n	800c2ce <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800c400:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800c404:	682b      	ldr	r3, [r5, #0]
      HAL_TIMEx_DirectionChangeCallback(htim);
 800c406:	4628      	mov	r0, r5
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800c408:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_DirectionChangeCallback(htim);
 800c40a:	f000 f911 	bl	800c630 <HAL_TIMEx_DirectionChangeCallback>
 800c40e:	e763      	b.n	800c2d8 <HAL_TIM_IRQHandler+0x64>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800c410:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800c414:	682b      	ldr	r3, [r5, #0]
      HAL_TIMEx_IndexErrorCallback(htim);
 800c416:	4628      	mov	r0, r5
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800c418:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_IndexErrorCallback(htim);
 800c41a:	f000 f90b 	bl	800c634 <HAL_TIMEx_IndexErrorCallback>
 800c41e:	e760      	b.n	800c2e2 <HAL_TIM_IRQHandler+0x6e>
          HAL_TIM_IC_CaptureCallback(htim);
 800c420:	f7ff ff22 	bl	800c268 <HAL_TIM_IC_CaptureCallback>
 800c424:	e7a9      	b.n	800c37a <HAL_TIM_IRQHandler+0x106>
        HAL_TIM_IC_CaptureCallback(htim);
 800c426:	f7ff ff1f 	bl	800c268 <HAL_TIM_IC_CaptureCallback>
 800c42a:	e796      	b.n	800c35a <HAL_TIM_IRQHandler+0xe6>
        HAL_TIM_IC_CaptureCallback(htim);
 800c42c:	f7ff ff1c 	bl	800c268 <HAL_TIM_IC_CaptureCallback>
 800c430:	e780      	b.n	800c334 <HAL_TIM_IRQHandler+0xc0>
        HAL_TIM_IC_CaptureCallback(htim);
 800c432:	f7ff ff19 	bl	800c268 <HAL_TIM_IC_CaptureCallback>
 800c436:	e76a      	b.n	800c30e <HAL_TIM_IRQHandler+0x9a>

0800c438 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c438:	4a54      	ldr	r2, [pc, #336]	; (800c58c <TIM_Base_SetConfig+0x154>)
{
 800c43a:	b430      	push	{r4, r5}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c43c:	4290      	cmp	r0, r2
  tmpcr1 = TIMx->CR1;
 800c43e:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c440:	d059      	beq.n	800c4f6 <TIM_Base_SetConfig+0xbe>
 800c442:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800c446:	4290      	cmp	r0, r2
 800c448:	d055      	beq.n	800c4f6 <TIM_Base_SetConfig+0xbe>
 800c44a:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800c44e:	d070      	beq.n	800c532 <TIM_Base_SetConfig+0xfa>
 800c450:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 800c454:	d06d      	beq.n	800c532 <TIM_Base_SetConfig+0xfa>
 800c456:	4a4e      	ldr	r2, [pc, #312]	; (800c590 <TIM_Base_SetConfig+0x158>)
 800c458:	4290      	cmp	r0, r2
 800c45a:	d06a      	beq.n	800c532 <TIM_Base_SetConfig+0xfa>
 800c45c:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800c460:	4290      	cmp	r0, r2
 800c462:	d066      	beq.n	800c532 <TIM_Base_SetConfig+0xfa>
 800c464:	4a4b      	ldr	r2, [pc, #300]	; (800c594 <TIM_Base_SetConfig+0x15c>)
 800c466:	4290      	cmp	r0, r2
 800c468:	d063      	beq.n	800c532 <TIM_Base_SetConfig+0xfa>
 800c46a:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800c46e:	4290      	cmp	r0, r2
 800c470:	d05f      	beq.n	800c532 <TIM_Base_SetConfig+0xfa>
 800c472:	4a49      	ldr	r2, [pc, #292]	; (800c598 <TIM_Base_SetConfig+0x160>)
 800c474:	4290      	cmp	r0, r2
 800c476:	d05c      	beq.n	800c532 <TIM_Base_SetConfig+0xfa>
 800c478:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800c47c:	4290      	cmp	r0, r2
 800c47e:	d058      	beq.n	800c532 <TIM_Base_SetConfig+0xfa>
 800c480:	4a46      	ldr	r2, [pc, #280]	; (800c59c <TIM_Base_SetConfig+0x164>)
 800c482:	4290      	cmp	r0, r2
 800c484:	d067      	beq.n	800c556 <TIM_Base_SetConfig+0x11e>
 800c486:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800c48a:	4290      	cmp	r0, r2
 800c48c:	d063      	beq.n	800c556 <TIM_Base_SetConfig+0x11e>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c48e:	4a44      	ldr	r2, [pc, #272]	; (800c5a0 <TIM_Base_SetConfig+0x168>)
 800c490:	4290      	cmp	r0, r2
 800c492:	d052      	beq.n	800c53a <TIM_Base_SetConfig+0x102>
 800c494:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800c498:	4290      	cmp	r0, r2
 800c49a:	d04e      	beq.n	800c53a <TIM_Base_SetConfig+0x102>
 800c49c:	4a41      	ldr	r2, [pc, #260]	; (800c5a4 <TIM_Base_SetConfig+0x16c>)
 800c49e:	4290      	cmp	r0, r2
 800c4a0:	d04b      	beq.n	800c53a <TIM_Base_SetConfig+0x102>
 800c4a2:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800c4a6:	4290      	cmp	r0, r2
 800c4a8:	d047      	beq.n	800c53a <TIM_Base_SetConfig+0x102>
 800c4aa:	4a3f      	ldr	r2, [pc, #252]	; (800c5a8 <TIM_Base_SetConfig+0x170>)
 800c4ac:	4290      	cmp	r0, r2
 800c4ae:	d044      	beq.n	800c53a <TIM_Base_SetConfig+0x102>
 800c4b0:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800c4b4:	4290      	cmp	r0, r2
 800c4b6:	d040      	beq.n	800c53a <TIM_Base_SetConfig+0x102>
 800c4b8:	4a3c      	ldr	r2, [pc, #240]	; (800c5ac <TIM_Base_SetConfig+0x174>)
 800c4ba:	4290      	cmp	r0, r2
 800c4bc:	d050      	beq.n	800c560 <TIM_Base_SetConfig+0x128>
 800c4be:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800c4c2:	4290      	cmp	r0, r2
 800c4c4:	d052      	beq.n	800c56c <TIM_Base_SetConfig+0x134>
 800c4c6:	4a3a      	ldr	r2, [pc, #232]	; (800c5b0 <TIM_Base_SetConfig+0x178>)
 800c4c8:	4290      	cmp	r0, r2
 800c4ca:	d049      	beq.n	800c560 <TIM_Base_SetConfig+0x128>
 800c4cc:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800c4d0:	4290      	cmp	r0, r2
 800c4d2:	d045      	beq.n	800c560 <TIM_Base_SetConfig+0x128>
 800c4d4:	4a37      	ldr	r2, [pc, #220]	; (800c5b4 <TIM_Base_SetConfig+0x17c>)
 800c4d6:	4290      	cmp	r0, r2
 800c4d8:	d042      	beq.n	800c560 <TIM_Base_SetConfig+0x128>
 800c4da:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800c4de:	4290      	cmp	r0, r2
 800c4e0:	d03e      	beq.n	800c560 <TIM_Base_SetConfig+0x128>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c4e2:	694d      	ldr	r5, [r1, #20]

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c4e4:	688c      	ldr	r4, [r1, #8]

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c4e6:	680a      	ldr	r2, [r1, #0]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c4e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c4ec:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 800c4ee:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c4f0:	62c4      	str	r4, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800c4f2:	6282      	str	r2, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c4f4:	e012      	b.n	800c51c <TIM_Base_SetConfig+0xe4>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c4f6:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 |= Structure->CounterMode;
 800c4f8:	684c      	ldr	r4, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c4fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800c4fe:	4323      	orrs	r3, r4
    tmpcr1 &= ~TIM_CR1_CKD;
 800c500:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c504:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c506:	694a      	ldr	r2, [r1, #20]
 800c508:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c50c:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 800c50e:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c510:	688b      	ldr	r3, [r1, #8]
 800c512:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800c514:	680b      	ldr	r3, [r1, #0]
 800c516:	6283      	str	r3, [r0, #40]	; 0x28
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c518:	690b      	ldr	r3, [r1, #16]
 800c51a:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c51c:	2301      	movs	r3, #1
 800c51e:	6143      	str	r3, [r0, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800c520:	6903      	ldr	r3, [r0, #16]
 800c522:	07db      	lsls	r3, r3, #31
 800c524:	d503      	bpl.n	800c52e <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800c526:	6903      	ldr	r3, [r0, #16]
 800c528:	f023 0301 	bic.w	r3, r3, #1
 800c52c:	6103      	str	r3, [r0, #16]
  }
}
 800c52e:	bc30      	pop	{r4, r5}
 800c530:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 800c532:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c534:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800c538:	4313      	orrs	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c53a:	68cc      	ldr	r4, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 800c53c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c540:	694a      	ldr	r2, [r1, #20]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c542:	4323      	orrs	r3, r4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c544:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c548:	688c      	ldr	r4, [r1, #8]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c54a:	4313      	orrs	r3, r2
  TIMx->PSC = Structure->Prescaler;
 800c54c:	680a      	ldr	r2, [r1, #0]
  TIMx->CR1 = tmpcr1;
 800c54e:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c550:	62c4      	str	r4, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800c552:	6282      	str	r2, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c554:	e7e2      	b.n	800c51c <TIM_Base_SetConfig+0xe4>
    tmpcr1 |= Structure->CounterMode;
 800c556:	684c      	ldr	r4, [r1, #4]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c558:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c55a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800c55e:	e7ce      	b.n	800c4fe <TIM_Base_SetConfig+0xc6>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c560:	68cc      	ldr	r4, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 800c562:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c566:	694a      	ldr	r2, [r1, #20]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c568:	4323      	orrs	r3, r4
 800c56a:	e7cd      	b.n	800c508 <TIM_Base_SetConfig+0xd0>
 800c56c:	68cc      	ldr	r4, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 800c56e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c572:	694a      	ldr	r2, [r1, #20]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c574:	4323      	orrs	r3, r4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c576:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c57a:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 800c57c:	4a0e      	ldr	r2, [pc, #56]	; (800c5b8 <TIM_Base_SetConfig+0x180>)
 800c57e:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c580:	688b      	ldr	r3, [r1, #8]
 800c582:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800c584:	680b      	ldr	r3, [r1, #0]
 800c586:	6293      	str	r3, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c588:	e7c6      	b.n	800c518 <TIM_Base_SetConfig+0xe0>
 800c58a:	bf00      	nop
 800c58c:	40012c00 	.word	0x40012c00
 800c590:	40000400 	.word	0x40000400
 800c594:	40000800 	.word	0x40000800
 800c598:	40000c00 	.word	0x40000c00
 800c59c:	40013400 	.word	0x40013400
 800c5a0:	40001800 	.word	0x40001800
 800c5a4:	40001c00 	.word	0x40001c00
 800c5a8:	40002000 	.word	0x40002000
 800c5ac:	40014000 	.word	0x40014000
 800c5b0:	40014400 	.word	0x40014400
 800c5b4:	40014800 	.word	0x40014800
 800c5b8:	50014000 	.word	0x50014000

0800c5bc <HAL_TIM_Base_Init>:
  if (htim == NULL)
 800c5bc:	b370      	cbz	r0, 800c61c <HAL_TIM_Base_Init+0x60>
{
 800c5be:	b510      	push	{r4, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 800c5c0:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800c5c4:	4604      	mov	r4, r0
 800c5c6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800c5ca:	b313      	cbz	r3, 800c612 <HAL_TIM_Base_Init+0x56>
  htim->State = HAL_TIM_STATE_BUSY;
 800c5cc:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c5ce:	4621      	mov	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 800c5d0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c5d4:	f851 0b04 	ldr.w	r0, [r1], #4
 800c5d8:	f7ff ff2e 	bl	800c438 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c5dc:	2301      	movs	r3, #1
 800c5de:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c5e2:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800c5e6:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800c5ea:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800c5ee:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 800c5f2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c5f6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c5fa:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800c5fe:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c602:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 800c606:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 800c60a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800c60e:	2000      	movs	r0, #0
}
 800c610:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 800c612:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 800c616:	f7ff fdbd 	bl	800c194 <HAL_TIM_Base_MspInit>
 800c61a:	e7d7      	b.n	800c5cc <HAL_TIM_Base_Init+0x10>
    return HAL_ERROR;
 800c61c:	2001      	movs	r0, #1
}
 800c61e:	4770      	bx	lr

0800c620 <HAL_TIMEx_CommutCallback>:
 800c620:	4770      	bx	lr
 800c622:	bf00      	nop

0800c624 <HAL_TIMEx_BreakCallback>:
 800c624:	4770      	bx	lr
 800c626:	bf00      	nop

0800c628 <HAL_TIMEx_Break2Callback>:
 800c628:	4770      	bx	lr
 800c62a:	bf00      	nop

0800c62c <HAL_TIMEx_EncoderIndexCallback>:
 800c62c:	4770      	bx	lr
 800c62e:	bf00      	nop

0800c630 <HAL_TIMEx_DirectionChangeCallback>:
 800c630:	4770      	bx	lr
 800c632:	bf00      	nop

0800c634 <HAL_TIMEx_IndexErrorCallback>:
 800c634:	4770      	bx	lr
 800c636:	bf00      	nop

0800c638 <HAL_TIMEx_TransitionErrorCallback>:
 800c638:	4770      	bx	lr
 800c63a:	bf00      	nop

0800c63c <HAL_InitTick>:
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800c63c:	4b26      	ldr	r3, [pc, #152]	; (800c6d8 <HAL_InitTick+0x9c>)
{
 800c63e:	b570      	push	{r4, r5, r6, lr}
  __HAL_RCC_TIM6_CLK_ENABLE();
 800c640:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
{
 800c644:	b088      	sub	sp, #32
  __HAL_RCC_TIM6_CLK_ENABLE();
 800c646:	f042 0210 	orr.w	r2, r2, #16
 800c64a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
 800c64e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
{
 800c652:	4604      	mov	r4, r0
  __HAL_RCC_TIM6_CLK_ENABLE();
 800c654:	f003 0310 	and.w	r3, r3, #16
 800c658:	9301      	str	r3, [sp, #4]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800c65a:	4669      	mov	r1, sp
 800c65c:	a802      	add	r0, sp, #8
  __HAL_RCC_TIM6_CLK_ENABLE();
 800c65e:	9b01      	ldr	r3, [sp, #4]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800c660:	f7fb fc6e 	bl	8007f40 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800c664:	9b05      	ldr	r3, [sp, #20]
 800c666:	b9e3      	cbnz	r3, 800c6a2 <HAL_InitTick+0x66>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800c668:	f7fb fc0a 	bl	8007e80 <HAL_RCC_GetPCLK1Freq>
 800c66c:	4603      	mov	r3, r0
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (100000U / 1000U) - 1U;
  htim6.Init.Prescaler = uwPrescalerValue;
  htim6.Init.ClockDivision = 0;
 800c66e:	2200      	movs	r2, #0
  htim6.Init.Period = (100000U / 1000U) - 1U;
 800c670:	2163      	movs	r1, #99	; 0x63
  uwPrescalerValue = (uint32_t) ((uwTimclock / 100000U) - 1U);
 800c672:	481a      	ldr	r0, [pc, #104]	; (800c6dc <HAL_InitTick+0xa0>)
 800c674:	095b      	lsrs	r3, r3, #5
 800c676:	fba0 0303 	umull	r0, r3, r0, r3
  htim6.Instance = TIM6;
 800c67a:	4d19      	ldr	r5, [pc, #100]	; (800c6e0 <HAL_InitTick+0xa4>)
  uwPrescalerValue = (uint32_t) ((uwTimclock / 100000U) - 1U);
 800c67c:	09db      	lsrs	r3, r3, #7
 800c67e:	3b01      	subs	r3, #1
  htim6.Init.Prescaler = uwPrescalerValue;
 800c680:	606b      	str	r3, [r5, #4]
  htim6.Instance = TIM6;
 800c682:	4b18      	ldr	r3, [pc, #96]	; (800c6e4 <HAL_InitTick+0xa8>)
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;

  status = HAL_TIM_Base_Init(&htim6);
 800c684:	4628      	mov	r0, r5
  htim6.Init.ClockDivision = 0;
 800c686:	e9c5 1203 	strd	r1, r2, [r5, #12]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800c68a:	60aa      	str	r2, [r5, #8]
  htim6.Instance = TIM6;
 800c68c:	602b      	str	r3, [r5, #0]
  status = HAL_TIM_Base_Init(&htim6);
 800c68e:	f7ff ff95 	bl	800c5bc <HAL_TIM_Base_Init>
  if (status == HAL_OK)
 800c692:	4606      	mov	r6, r0
 800c694:	b148      	cbz	r0, 800c6aa <HAL_InitTick+0x6e>
      }
    }
}

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_IRQn);
 800c696:	2031      	movs	r0, #49	; 0x31
 800c698:	f7f9 f87c 	bl	8005794 <HAL_NVIC_EnableIRQ>

  /* Return function status */
  return status;
}
 800c69c:	4630      	mov	r0, r6
 800c69e:	b008      	add	sp, #32
 800c6a0:	bd70      	pop	{r4, r5, r6, pc}
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800c6a2:	f7fb fbed 	bl	8007e80 <HAL_RCC_GetPCLK1Freq>
 800c6a6:	0043      	lsls	r3, r0, #1
 800c6a8:	e7e1      	b.n	800c66e <HAL_InitTick+0x32>
    status = HAL_TIM_Base_Start_IT(&htim6);
 800c6aa:	4628      	mov	r0, r5
 800c6ac:	f7ff fd74 	bl	800c198 <HAL_TIM_Base_Start_IT>
    if (status == HAL_OK)
 800c6b0:	4606      	mov	r6, r0
 800c6b2:	2800      	cmp	r0, #0
 800c6b4:	d1ef      	bne.n	800c696 <HAL_InitTick+0x5a>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800c6b6:	2c0f      	cmp	r4, #15
 800c6b8:	d906      	bls.n	800c6c8 <HAL_InitTick+0x8c>
        status = HAL_ERROR;
 800c6ba:	2601      	movs	r6, #1
  HAL_NVIC_EnableIRQ(TIM6_IRQn);
 800c6bc:	2031      	movs	r0, #49	; 0x31
 800c6be:	f7f9 f869 	bl	8005794 <HAL_NVIC_EnableIRQ>
}
 800c6c2:	4630      	mov	r0, r6
 800c6c4:	b008      	add	sp, #32
 800c6c6:	bd70      	pop	{r4, r5, r6, pc}
        HAL_NVIC_SetPriority(TIM6_IRQn, TickPriority, 0U);
 800c6c8:	4602      	mov	r2, r0
 800c6ca:	4621      	mov	r1, r4
 800c6cc:	2031      	movs	r0, #49	; 0x31
 800c6ce:	f7f9 f823 	bl	8005718 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800c6d2:	4b05      	ldr	r3, [pc, #20]	; (800c6e8 <HAL_InitTick+0xac>)
 800c6d4:	601c      	str	r4, [r3, #0]
 800c6d6:	e7de      	b.n	800c696 <HAL_InitTick+0x5a>
 800c6d8:	44020c00 	.word	0x44020c00
 800c6dc:	0a7c5ac5 	.word	0x0a7c5ac5
 800c6e0:	2000a77c 	.word	0x2000a77c
 800c6e4:	40001000 	.word	0x40001000
 800c6e8:	200001e0 	.word	0x200001e0

0800c6ec <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c6ec:	b410      	push	{r4}
 800c6ee:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c6f0:	e852 3f00 	ldrex	r3, [r2]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c6f4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c6f8:	e842 3100 	strex	r1, r3, [r2]
 800c6fc:	2900      	cmp	r1, #0
 800c6fe:	d1f7      	bne.n	800c6f0 <UART_EndRxTransfer+0x4>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c700:	4c14      	ldr	r4, [pc, #80]	; (800c754 <UART_EndRxTransfer+0x68>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c702:	f102 0308 	add.w	r3, r2, #8
 800c706:	e853 3f00 	ldrex	r3, [r3]
 800c70a:	4023      	ands	r3, r4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c70c:	f102 0c08 	add.w	ip, r2, #8
 800c710:	e84c 3100 	strex	r1, r3, [ip]
 800c714:	2900      	cmp	r1, #0
 800c716:	d1f4      	bne.n	800c702 <UART_EndRxTransfer+0x16>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c718:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 800c71a:	2b01      	cmp	r3, #1
 800c71c:	d008      	beq.n	800c730 <UART_EndRxTransfer+0x44>
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c71e:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_READY;
 800c720:	2220      	movs	r2, #32

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
}
 800c722:	f85d 4b04 	ldr.w	r4, [sp], #4
  huart->RxState = HAL_UART_STATE_READY;
 800c726:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  huart->RxISR = NULL;
 800c72a:	6743      	str	r3, [r0, #116]	; 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c72c:	66c3      	str	r3, [r0, #108]	; 0x6c
}
 800c72e:	4770      	bx	lr
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c730:	e852 3f00 	ldrex	r3, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c734:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c738:	e842 3100 	strex	r1, r3, [r2]
 800c73c:	2900      	cmp	r1, #0
 800c73e:	d0ee      	beq.n	800c71e <UART_EndRxTransfer+0x32>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c740:	e852 3f00 	ldrex	r3, [r2]
 800c744:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c748:	e842 3100 	strex	r1, r3, [r2]
 800c74c:	2900      	cmp	r1, #0
 800c74e:	d1ef      	bne.n	800c730 <UART_EndRxTransfer+0x44>
 800c750:	e7e5      	b.n	800c71e <UART_EndRxTransfer+0x32>
 800c752:	bf00      	nop
 800c754:	effffffe 	.word	0xeffffffe

0800c758 <HAL_UART_DeInit>:
  if (huart == NULL)
 800c758:	b1d8      	cbz	r0, 800c792 <HAL_UART_DeInit+0x3a>
  huart->gState = HAL_UART_STATE_BUSY;
 800c75a:	2224      	movs	r2, #36	; 0x24
{
 800c75c:	b538      	push	{r3, r4, r5, lr}
  huart->Instance->CR1 = 0x0U;
 800c75e:	2500      	movs	r5, #0
 800c760:	4604      	mov	r4, r0
  __HAL_UART_DISABLE(huart);
 800c762:	6803      	ldr	r3, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800c764:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  __HAL_UART_DISABLE(huart);
 800c768:	681a      	ldr	r2, [r3, #0]
 800c76a:	f022 0201 	bic.w	r2, r2, #1
 800c76e:	601a      	str	r2, [r3, #0]
  huart->Instance->CR1 = 0x0U;
 800c770:	601d      	str	r5, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 800c772:	605d      	str	r5, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 800c774:	609d      	str	r5, [r3, #8]
  HAL_UART_MspDeInit(huart);
 800c776:	f7f5 f9c5 	bl	8001b04 <HAL_UART_MspDeInit>
  __HAL_UNLOCK(huart);
 800c77a:	f884 5084 	strb.w	r5, [r4, #132]	; 0x84
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c77e:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
  return HAL_OK;
 800c782:	4628      	mov	r0, r5
  huart->gState = HAL_UART_STATE_RESET;
 800c784:	f8c4 5088 	str.w	r5, [r4, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_RESET;
 800c788:	f8c4 508c 	str.w	r5, [r4, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c78c:	66e5      	str	r5, [r4, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c78e:	6725      	str	r5, [r4, #112]	; 0x70
}
 800c790:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800c792:	2001      	movs	r0, #1
}
 800c794:	4770      	bx	lr
 800c796:	bf00      	nop

0800c798 <HAL_UART_Transmit_DMA>:
{
 800c798:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (huart->gState == HAL_UART_STATE_READY)
 800c79a:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 800c79e:	2b20      	cmp	r3, #32
 800c7a0:	d13d      	bne.n	800c81e <HAL_UART_Transmit_DMA+0x86>
    if ((pData == NULL) || (Size == 0U))
 800c7a2:	2900      	cmp	r1, #0
 800c7a4:	d039      	beq.n	800c81a <HAL_UART_Transmit_DMA+0x82>
 800c7a6:	2a00      	cmp	r2, #0
 800c7a8:	d037      	beq.n	800c81a <HAL_UART_Transmit_DMA+0x82>
    huart->pTxBuffPtr  = pData;
 800c7aa:	4604      	mov	r4, r0
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c7ac:	2300      	movs	r3, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c7ae:	2721      	movs	r7, #33	; 0x21
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800c7b0:	2640      	movs	r6, #64	; 0x40
 800c7b2:	6805      	ldr	r5, [r0, #0]
    huart->TxXferCount = Size;
 800c7b4:	f8a0 2056 	strh.w	r2, [r0, #86]	; 0x56
    huart->pTxBuffPtr  = pData;
 800c7b8:	6501      	str	r1, [r0, #80]	; 0x50
    huart->TxXferSize  = Size;
 800c7ba:	f8a0 2054 	strh.w	r2, [r0, #84]	; 0x54
    if (huart->hdmatx != NULL)
 800c7be:	6fc0      	ldr	r0, [r0, #124]	; 0x7c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c7c0:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c7c4:	f8c4 7088 	str.w	r7, [r4, #136]	; 0x88
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800c7c8:	622e      	str	r6, [r5, #32]
    if (huart->hdmatx != NULL)
 800c7ca:	b1c8      	cbz	r0, 800c800 <HAL_UART_Transmit_DMA+0x68>
      huart->hdmatx->XferAbortCallback = NULL;
 800c7cc:	66c3      	str	r3, [r0, #108]	; 0x6c
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800c7ce:	4b1f      	ldr	r3, [pc, #124]	; (800c84c <HAL_UART_Transmit_DMA+0xb4>)
 800c7d0:	6603      	str	r3, [r0, #96]	; 0x60
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800c7d2:	4b1f      	ldr	r3, [pc, #124]	; (800c850 <HAL_UART_Transmit_DMA+0xb8>)
 800c7d4:	6643      	str	r3, [r0, #100]	; 0x64
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800c7d6:	4b1f      	ldr	r3, [pc, #124]	; (800c854 <HAL_UART_Transmit_DMA+0xbc>)
 800c7d8:	6683      	str	r3, [r0, #104]	; 0x68
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c7da:	68a3      	ldr	r3, [r4, #8]
 800c7dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c7e0:	d01f      	beq.n	800c822 <HAL_UART_Transmit_DMA+0x8a>
      if ((huart->hdmatx->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800c7e2:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800c7e4:	061b      	lsls	r3, r3, #24
 800c7e6:	d522      	bpl.n	800c82e <HAL_UART_Transmit_DMA+0x96>
        if ((huart->hdmatx->LinkedListQueue != NULL) && (huart->hdmatx->LinkedListQueue->Head != NULL))
 800c7e8:	6f43      	ldr	r3, [r0, #116]	; 0x74
 800c7ea:	b33b      	cbz	r3, 800c83c <HAL_UART_Transmit_DMA+0xa4>
 800c7ec:	681b      	ldr	r3, [r3, #0]
 800c7ee:	b32b      	cbz	r3, 800c83c <HAL_UART_Transmit_DMA+0xa4>
            (uint32_t)&huart->Instance->TDR;
 800c7f0:	3528      	adds	r5, #40	; 0x28
          huart->hdmatx->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] =
 800c7f2:	e9c3 1503 	strd	r1, r5, [r3, #12]
          huart->hdmatx->LinkedListQueue->Head->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = nbByte;
 800c7f6:	609a      	str	r2, [r3, #8]
          status = HAL_DMAEx_List_Start_IT(huart->hdmatx);
 800c7f8:	f7f9 fc48 	bl	800608c <HAL_DMAEx_List_Start_IT>
      if (status != HAL_OK)
 800c7fc:	b9f0      	cbnz	r0, 800c83c <HAL_UART_Transmit_DMA+0xa4>
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800c7fe:	6825      	ldr	r5, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c800:	f105 0308 	add.w	r3, r5, #8
 800c804:	e853 3f00 	ldrex	r3, [r3]
 800c808:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c80c:	f105 0208 	add.w	r2, r5, #8
 800c810:	e842 3000 	strex	r0, r3, [r2]
 800c814:	2800      	cmp	r0, #0
 800c816:	d1f3      	bne.n	800c800 <HAL_UART_Transmit_DMA+0x68>
}
 800c818:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      return HAL_ERROR;
 800c81a:	2001      	movs	r0, #1
}
 800c81c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_BUSY;
 800c81e:	2002      	movs	r0, #2
}
 800c820:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c822:	6923      	ldr	r3, [r4, #16]
 800c824:	2b00      	cmp	r3, #0
 800c826:	d1dc      	bne.n	800c7e2 <HAL_UART_Transmit_DMA+0x4a>
        nbByte = Size * 2U;
 800c828:	0052      	lsls	r2, r2, #1
 800c82a:	b292      	uxth	r2, r2
 800c82c:	e7d9      	b.n	800c7e2 <HAL_UART_Transmit_DMA+0x4a>
        status = HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, nbByte);
 800c82e:	4613      	mov	r3, r2
 800c830:	f105 0228 	add.w	r2, r5, #40	; 0x28
 800c834:	f7f9 fa96 	bl	8005d64 <HAL_DMA_Start_IT>
      if (status != HAL_OK)
 800c838:	2800      	cmp	r0, #0
 800c83a:	d0e0      	beq.n	800c7fe <HAL_UART_Transmit_DMA+0x66>
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800c83c:	2210      	movs	r2, #16
        huart->gState = HAL_UART_STATE_READY;
 800c83e:	2320      	movs	r3, #32
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800c840:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
        return HAL_ERROR;
 800c844:	2001      	movs	r0, #1
        huart->gState = HAL_UART_STATE_READY;
 800c846:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
}
 800c84a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c84c:	0800c859 	.word	0x0800c859
 800c850:	0800c889 	.word	0x0800c889
 800c854:	0800c899 	.word	0x0800c899

0800c858 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800c858:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);

  /* Check if DMA in circular mode */
  if (hdma->Mode != DMA_LINKEDLIST_CIRCULAR)
 800c85a:	6d03      	ldr	r3, [r0, #80]	; 0x50
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c85c:	6dc0      	ldr	r0, [r0, #92]	; 0x5c
  if (hdma->Mode != DMA_LINKEDLIST_CIRCULAR)
 800c85e:	2b81      	cmp	r3, #129	; 0x81
 800c860:	d00c      	beq.n	800c87c <UART_DMATransmitCplt+0x24>
  {
    huart->TxXferCount = 0U;
 800c862:	2300      	movs	r3, #0
 800c864:	6802      	ldr	r2, [r0, #0]
 800c866:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c86a:	e852 3f00 	ldrex	r3, [r2]
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c86e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c872:	e842 3100 	strex	r1, r3, [r2]
 800c876:	2900      	cmp	r1, #0
 800c878:	d1f7      	bne.n	800c86a <UART_DMATransmitCplt+0x12>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800c87a:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 800c87c:	f7f5 f982 	bl	8001b84 <HAL_UART_TxCpltCallback>
}
 800c880:	bd08      	pop	{r3, pc}
 800c882:	bf00      	nop

0800c884 <HAL_UART_TxHalfCpltCallback>:
 800c884:	4770      	bx	lr
 800c886:	bf00      	nop

0800c888 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800c888:	b508      	push	{r3, lr}
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800c88a:	6dc0      	ldr	r0, [r0, #92]	; 0x5c
 800c88c:	f7ff fffa 	bl	800c884 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c890:	bd08      	pop	{r3, pc}
 800c892:	bf00      	nop

0800c894 <HAL_UART_RxHalfCpltCallback>:
 800c894:	4770      	bx	lr
 800c896:	bf00      	nop

0800c898 <UART_DMAError>:
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c898:	6dc0      	ldr	r0, [r0, #92]	; 0x5c
{
 800c89a:	b510      	push	{r4, lr}

  const HAL_UART_StateTypeDef gstate = huart->gState;
  const HAL_UART_StateTypeDef rxstate = huart->RxState;

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800c89c:	6803      	ldr	r3, [r0, #0]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 800c89e:	f8d0 1088 	ldr.w	r1, [r0, #136]	; 0x88
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800c8a2:	f8d0 408c 	ldr.w	r4, [r0, #140]	; 0x8c
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800c8a6:	689a      	ldr	r2, [r3, #8]
 800c8a8:	0612      	lsls	r2, r2, #24
 800c8aa:	d501      	bpl.n	800c8b0 <UART_DMAError+0x18>
 800c8ac:	2921      	cmp	r1, #33	; 0x21
 800c8ae:	d013      	beq.n	800c8d8 <UART_DMAError+0x40>
    huart->TxXferCount = 0U;
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800c8b0:	689b      	ldr	r3, [r3, #8]
 800c8b2:	065b      	lsls	r3, r3, #25
 800c8b4:	d501      	bpl.n	800c8ba <UART_DMAError+0x22>
 800c8b6:	2c22      	cmp	r4, #34	; 0x22
 800c8b8:	d008      	beq.n	800c8cc <UART_DMAError+0x34>
  {
    huart->RxXferCount = 0U;
    UART_EndRxTransfer(huart);
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800c8ba:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
 800c8be:	f043 0310 	orr.w	r3, r3, #16
 800c8c2:	f8c0 3090 	str.w	r3, [r0, #144]	; 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c8c6:	f7f5 f9cd 	bl	8001c64 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c8ca:	bd10      	pop	{r4, pc}
    huart->RxXferCount = 0U;
 800c8cc:	2300      	movs	r3, #0
 800c8ce:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 800c8d2:	f7ff ff0b 	bl	800c6ec <UART_EndRxTransfer>
 800c8d6:	e7f0      	b.n	800c8ba <UART_DMAError+0x22>
    huart->TxXferCount = 0U;
 800c8d8:	2200      	movs	r2, #0
 800c8da:	f8a0 2056 	strh.w	r2, [r0, #86]	; 0x56
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c8de:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800c8e2:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c8e6:	e843 2100 	strex	r1, r2, [r3]
 800c8ea:	2900      	cmp	r1, #0
 800c8ec:	d1f7      	bne.n	800c8de <UART_DMAError+0x46>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c8ee:	f103 0208 	add.w	r2, r3, #8
 800c8f2:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800c8f6:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c8fa:	f103 0c08 	add.w	ip, r3, #8
 800c8fe:	e84c 2100 	strex	r1, r2, [ip]
 800c902:	2900      	cmp	r1, #0
 800c904:	d1f3      	bne.n	800c8ee <UART_DMAError+0x56>
  huart->gState = HAL_UART_STATE_READY;
 800c906:	2220      	movs	r2, #32
 800c908:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
}
 800c90c:	e7d0      	b.n	800c8b0 <UART_DMAError+0x18>
 800c90e:	bf00      	nop

0800c910 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c910:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
  huart->RxXferCount = 0U;
 800c912:	2300      	movs	r3, #0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c914:	6dc0      	ldr	r0, [r0, #92]	; 0x5c
  huart->RxXferCount = 0U;
 800c916:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c91a:	f7f5 f9a3 	bl	8001c64 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c91e:	bd08      	pop	{r3, pc}

0800c920 <HAL_UART_IRQHandler>:
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800c920:	f640 0c0f 	movw	ip, #2063	; 0x80f
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800c924:	6803      	ldr	r3, [r0, #0]
{
 800c926:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800c92a:	69da      	ldr	r2, [r3, #28]
{
 800c92c:	4604      	mov	r4, r0
  if (errorflags == 0U)
 800c92e:	ea12 0f0c 	tst.w	r2, ip
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800c932:	681d      	ldr	r5, [r3, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800c934:	6899      	ldr	r1, [r3, #8]
  if (errorflags == 0U)
 800c936:	f000 80d8 	beq.w	800caea <HAL_UART_IRQHandler+0x1ca>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800c93a:	4eae      	ldr	r6, [pc, #696]	; (800cbf4 <HAL_UART_IRQHandler+0x2d4>)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800c93c:	48ae      	ldr	r0, [pc, #696]	; (800cbf8 <HAL_UART_IRQHandler+0x2d8>)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800c93e:	ea05 0c06 	and.w	ip, r5, r6
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800c942:	4008      	ands	r0, r1
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800c944:	ea5c 0600 	orrs.w	r6, ip, r0
 800c948:	d16b      	bne.n	800ca22 <HAL_UART_IRQHandler+0x102>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c94a:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 800c94c:	2801      	cmp	r0, #1
 800c94e:	d01e      	beq.n	800c98e <HAL_UART_IRQHandler+0x6e>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800c950:	02d7      	lsls	r7, r2, #11
 800c952:	d502      	bpl.n	800c95a <HAL_UART_IRQHandler+0x3a>
 800c954:	024e      	lsls	r6, r1, #9
 800c956:	f100 80fe 	bmi.w	800cb56 <HAL_UART_IRQHandler+0x236>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800c95a:	0610      	lsls	r0, r2, #24
 800c95c:	d506      	bpl.n	800c96c <HAL_UART_IRQHandler+0x4c>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800c95e:	f401 0100 	and.w	r1, r1, #8388608	; 0x800000
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800c962:	f005 0080 	and.w	r0, r5, #128	; 0x80
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800c966:	4301      	orrs	r1, r0
 800c968:	f040 80ed 	bne.w	800cb46 <HAL_UART_IRQHandler+0x226>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800c96c:	0657      	lsls	r7, r2, #25
 800c96e:	d502      	bpl.n	800c976 <HAL_UART_IRQHandler+0x56>
 800c970:	066e      	lsls	r6, r5, #25
 800c972:	f100 80cb 	bmi.w	800cb0c <HAL_UART_IRQHandler+0x1ec>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800c976:	0210      	lsls	r0, r2, #8
 800c978:	d502      	bpl.n	800c980 <HAL_UART_IRQHandler+0x60>
 800c97a:	0069      	lsls	r1, r5, #1
 800c97c:	f100 80f7 	bmi.w	800cb6e <HAL_UART_IRQHandler+0x24e>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800c980:	01d3      	lsls	r3, r2, #7
 800c982:	d502      	bpl.n	800c98a <HAL_UART_IRQHandler+0x6a>
 800c984:	2d00      	cmp	r5, #0
 800c986:	f2c0 813d 	blt.w	800cc04 <HAL_UART_IRQHandler+0x2e4>
}
 800c98a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800c98e:	06d6      	lsls	r6, r2, #27
 800c990:	d5de      	bpl.n	800c950 <HAL_UART_IRQHandler+0x30>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800c992:	06e8      	lsls	r0, r5, #27
 800c994:	d5dc      	bpl.n	800c950 <HAL_UART_IRQHandler+0x30>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c996:	2210      	movs	r2, #16
 800c998:	621a      	str	r2, [r3, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c99a:	689a      	ldr	r2, [r3, #8]
 800c99c:	0652      	lsls	r2, r2, #25
 800c99e:	f140 80f2 	bpl.w	800cb86 <HAL_UART_IRQHandler+0x266>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800c9a2:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 800c9a6:	6802      	ldr	r2, [r0, #0]
 800c9a8:	6c91      	ldr	r1, [r2, #72]	; 0x48
          && (nb_remaining_rx_data < huart->RxXferSize))
 800c9aa:	f8b4 205c 	ldrh.w	r2, [r4, #92]	; 0x5c
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800c9ae:	b289      	uxth	r1, r1
      if ((nb_remaining_rx_data > 0U)
 800c9b0:	2900      	cmp	r1, #0
 800c9b2:	f000 8131 	beq.w	800cc18 <HAL_UART_IRQHandler+0x2f8>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800c9b6:	428a      	cmp	r2, r1
 800c9b8:	f240 812e 	bls.w	800cc18 <HAL_UART_IRQHandler+0x2f8>
        huart->RxXferCount = nb_remaining_rx_data;
 800c9bc:	f8a4 105e 	strh.w	r1, [r4, #94]	; 0x5e
        if (huart->hdmarx->Mode != DMA_LINKEDLIST_CIRCULAR)
 800c9c0:	6d01      	ldr	r1, [r0, #80]	; 0x50
 800c9c2:	2981      	cmp	r1, #129	; 0x81
 800c9c4:	d023      	beq.n	800ca0e <HAL_UART_IRQHandler+0xee>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c9c6:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c9ca:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c9ce:	e843 2100 	strex	r1, r2, [r3]
 800c9d2:	2900      	cmp	r1, #0
 800c9d4:	d1f7      	bne.n	800c9c6 <HAL_UART_IRQHandler+0xa6>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c9d6:	f103 0208 	add.w	r2, r3, #8
 800c9da:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c9de:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c9e2:	f103 0508 	add.w	r5, r3, #8
 800c9e6:	e845 2100 	strex	r1, r2, [r5]
 800c9ea:	2900      	cmp	r1, #0
 800c9ec:	d1f3      	bne.n	800c9d6 <HAL_UART_IRQHandler+0xb6>
          huart->RxState = HAL_UART_STATE_READY;
 800c9ee:	2220      	movs	r2, #32
 800c9f0:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c9f4:	66e1      	str	r1, [r4, #108]	; 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c9f6:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c9fa:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c9fe:	e843 2100 	strex	r1, r2, [r3]
 800ca02:	2900      	cmp	r1, #0
 800ca04:	d1f7      	bne.n	800c9f6 <HAL_UART_IRQHandler+0xd6>
          (void)HAL_DMA_Abort(huart->hdmarx);
 800ca06:	f7f9 f9f5 	bl	8005df4 <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800ca0a:	f8b4 205c 	ldrh.w	r2, [r4, #92]	; 0x5c
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ca0e:	2302      	movs	r3, #2
 800ca10:	6723      	str	r3, [r4, #112]	; 0x70
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800ca12:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 800ca16:	4620      	mov	r0, r4
 800ca18:	1ad2      	subs	r2, r2, r3
 800ca1a:	b291      	uxth	r1, r2
 800ca1c:	f7f5 f8e8 	bl	8001bf0 <HAL_UARTEx_RxEventCallback>
 800ca20:	e7b3      	b.n	800c98a <HAL_UART_IRQHandler+0x6a>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ca22:	07d6      	lsls	r6, r2, #31
 800ca24:	461f      	mov	r7, r3
 800ca26:	d509      	bpl.n	800ca3c <HAL_UART_IRQHandler+0x11c>
 800ca28:	05ee      	lsls	r6, r5, #23
 800ca2a:	d507      	bpl.n	800ca3c <HAL_UART_IRQHandler+0x11c>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ca2c:	2601      	movs	r6, #1
 800ca2e:	621e      	str	r6, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ca30:	f8d4 6090 	ldr.w	r6, [r4, #144]	; 0x90
 800ca34:	f046 0601 	orr.w	r6, r6, #1
 800ca38:	f8c4 6090 	str.w	r6, [r4, #144]	; 0x90
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ca3c:	0796      	lsls	r6, r2, #30
 800ca3e:	d575      	bpl.n	800cb2c <HAL_UART_IRQHandler+0x20c>
 800ca40:	07ce      	lsls	r6, r1, #31
 800ca42:	d509      	bpl.n	800ca58 <HAL_UART_IRQHandler+0x138>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ca44:	2602      	movs	r6, #2
 800ca46:	621e      	str	r6, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ca48:	f8d4 6090 	ldr.w	r6, [r4, #144]	; 0x90
 800ca4c:	f046 0604 	orr.w	r6, r6, #4
 800ca50:	f8c4 6090 	str.w	r6, [r4, #144]	; 0x90
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ca54:	0756      	lsls	r6, r2, #29
 800ca56:	d46d      	bmi.n	800cb34 <HAL_UART_IRQHandler+0x214>
    if (((isrflags & USART_ISR_ORE) != 0U)
 800ca58:	0716      	lsls	r6, r2, #28
 800ca5a:	d50b      	bpl.n	800ca74 <HAL_UART_IRQHandler+0x154>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800ca5c:	f005 0620 	and.w	r6, r5, #32
 800ca60:	4330      	orrs	r0, r6
 800ca62:	d007      	beq.n	800ca74 <HAL_UART_IRQHandler+0x154>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ca64:	2008      	movs	r0, #8
 800ca66:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ca68:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 800ca6c:	f040 0008 	orr.w	r0, r0, #8
 800ca70:	f8c4 0090 	str.w	r0, [r4, #144]	; 0x90
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800ca74:	0516      	lsls	r6, r2, #20
 800ca76:	d50a      	bpl.n	800ca8e <HAL_UART_IRQHandler+0x16e>
 800ca78:	0168      	lsls	r0, r5, #5
 800ca7a:	d508      	bpl.n	800ca8e <HAL_UART_IRQHandler+0x16e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ca7c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800ca80:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800ca82:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 800ca86:	f043 0320 	orr.w	r3, r3, #32
 800ca8a:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ca8e:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 800ca92:	2b00      	cmp	r3, #0
 800ca94:	f43f af79 	beq.w	800c98a <HAL_UART_IRQHandler+0x6a>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800ca98:	0693      	lsls	r3, r2, #26
 800ca9a:	d506      	bpl.n	800caaa <HAL_UART_IRQHandler+0x18a>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800ca9c:	f005 0520 	and.w	r5, r5, #32
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800caa0:	f001 5180 	and.w	r1, r1, #268435456	; 0x10000000
 800caa4:	ea55 0301 	orrs.w	r3, r5, r1
 800caa8:	d166      	bne.n	800cb78 <HAL_UART_IRQHandler+0x258>
      errorcode = huart->ErrorCode;
 800caaa:	f8d4 5090 	ldr.w	r5, [r4, #144]	; 0x90
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800caae:	68bb      	ldr	r3, [r7, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800cab0:	f005 0528 	and.w	r5, r5, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800cab4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cab8:	431d      	orrs	r5, r3
        UART_EndRxTransfer(huart);
 800caba:	4620      	mov	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800cabc:	f000 80a7 	beq.w	800cc0e <HAL_UART_IRQHandler+0x2ee>
        UART_EndRxTransfer(huart);
 800cac0:	f7ff fe14 	bl	800c6ec <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cac4:	6823      	ldr	r3, [r4, #0]
 800cac6:	689b      	ldr	r3, [r3, #8]
 800cac8:	065f      	lsls	r7, r3, #25
 800caca:	d54c      	bpl.n	800cb66 <HAL_UART_IRQHandler+0x246>
          if (huart->hdmarx != NULL)
 800cacc:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 800cad0:	2800      	cmp	r0, #0
 800cad2:	d048      	beq.n	800cb66 <HAL_UART_IRQHandler+0x246>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800cad4:	4b49      	ldr	r3, [pc, #292]	; (800cbfc <HAL_UART_IRQHandler+0x2dc>)
 800cad6:	66c3      	str	r3, [r0, #108]	; 0x6c
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800cad8:	f7f9 f9de 	bl	8005e98 <HAL_DMA_Abort_IT>
 800cadc:	2800      	cmp	r0, #0
 800cade:	f43f af54 	beq.w	800c98a <HAL_UART_IRQHandler+0x6a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800cae2:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 800cae6:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 800cae8:	e00d      	b.n	800cb06 <HAL_UART_IRQHandler+0x1e6>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800caea:	0697      	lsls	r7, r2, #26
 800caec:	f57f af2d 	bpl.w	800c94a <HAL_UART_IRQHandler+0x2a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800caf0:	f005 0620 	and.w	r6, r5, #32
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800caf4:	f001 5780 	and.w	r7, r1, #268435456	; 0x10000000
 800caf8:	433e      	orrs	r6, r7
 800cafa:	f43f af26 	beq.w	800c94a <HAL_UART_IRQHandler+0x2a>
      if (huart->RxISR != NULL)
 800cafe:	6f43      	ldr	r3, [r0, #116]	; 0x74
 800cb00:	2b00      	cmp	r3, #0
 800cb02:	f43f af42 	beq.w	800c98a <HAL_UART_IRQHandler+0x6a>
}
 800cb06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800cb0a:	4718      	bx	r3
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb0c:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800cb10:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb14:	e843 2100 	strex	r1, r2, [r3]
 800cb18:	2900      	cmp	r1, #0
 800cb1a:	d1f7      	bne.n	800cb0c <HAL_UART_IRQHandler+0x1ec>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800cb1c:	2320      	movs	r3, #32
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800cb1e:	4620      	mov	r0, r4
  huart->TxISR = NULL;
 800cb20:	67a1      	str	r1, [r4, #120]	; 0x78
  huart->gState = HAL_UART_STATE_READY;
 800cb22:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  HAL_UART_TxCpltCallback(huart);
 800cb26:	f7f5 f82d 	bl	8001b84 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800cb2a:	e72e      	b.n	800c98a <HAL_UART_IRQHandler+0x6a>
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cb2c:	0756      	lsls	r6, r2, #29
 800cb2e:	d593      	bpl.n	800ca58 <HAL_UART_IRQHandler+0x138>
 800cb30:	07ce      	lsls	r6, r1, #31
 800cb32:	d591      	bpl.n	800ca58 <HAL_UART_IRQHandler+0x138>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800cb34:	2604      	movs	r6, #4
 800cb36:	621e      	str	r6, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800cb38:	f8d4 6090 	ldr.w	r6, [r4, #144]	; 0x90
 800cb3c:	f046 0602 	orr.w	r6, r6, #2
 800cb40:	f8c4 6090 	str.w	r6, [r4, #144]	; 0x90
 800cb44:	e788      	b.n	800ca58 <HAL_UART_IRQHandler+0x138>
    if (huart->TxISR != NULL)
 800cb46:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 800cb48:	2b00      	cmp	r3, #0
 800cb4a:	f43f af1e 	beq.w	800c98a <HAL_UART_IRQHandler+0x6a>
      huart->TxISR(huart);
 800cb4e:	4620      	mov	r0, r4
}
 800cb50:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      huart->TxISR(huart);
 800cb54:	4718      	bx	r3
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800cb56:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 800cb5a:	4620      	mov	r0, r4
}
 800cb5c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800cb60:	621a      	str	r2, [r3, #32]
    HAL_UARTEx_WakeupCallback(huart);
 800cb62:	f000 bbbd 	b.w	800d2e0 <HAL_UARTEx_WakeupCallback>
            HAL_UART_ErrorCallback(huart);
 800cb66:	4620      	mov	r0, r4
 800cb68:	f7f5 f87c 	bl	8001c64 <HAL_UART_ErrorCallback>
 800cb6c:	e70d      	b.n	800c98a <HAL_UART_IRQHandler+0x6a>
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800cb6e:	4620      	mov	r0, r4
}
 800cb70:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800cb74:	f000 bbb8 	b.w	800d2e8 <HAL_UARTEx_TxFifoEmptyCallback>
        if (huart->RxISR != NULL)
 800cb78:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800cb7a:	2b00      	cmp	r3, #0
 800cb7c:	d095      	beq.n	800caaa <HAL_UART_IRQHandler+0x18a>
          huart->RxISR(huart);
 800cb7e:	4620      	mov	r0, r4
 800cb80:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800cb82:	6827      	ldr	r7, [r4, #0]
 800cb84:	e791      	b.n	800caaa <HAL_UART_IRQHandler+0x18a>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800cb86:	f8b4 105e 	ldrh.w	r1, [r4, #94]	; 0x5e
      if ((huart->RxXferCount > 0U)
 800cb8a:	f8b4 205e 	ldrh.w	r2, [r4, #94]	; 0x5e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800cb8e:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 800cb90:	b292      	uxth	r2, r2
 800cb92:	2a00      	cmp	r2, #0
 800cb94:	f43f aef9 	beq.w	800c98a <HAL_UART_IRQHandler+0x6a>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800cb98:	f8b4 205c 	ldrh.w	r2, [r4, #92]	; 0x5c
 800cb9c:	1a51      	subs	r1, r2, r1
 800cb9e:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 800cba0:	2900      	cmp	r1, #0
 800cba2:	f43f aef2 	beq.w	800c98a <HAL_UART_IRQHandler+0x6a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cba6:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800cbaa:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cbae:	e843 2000 	strex	r0, r2, [r3]
 800cbb2:	2800      	cmp	r0, #0
 800cbb4:	d1f7      	bne.n	800cba6 <HAL_UART_IRQHandler+0x286>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800cbb6:	4d12      	ldr	r5, [pc, #72]	; (800cc00 <HAL_UART_IRQHandler+0x2e0>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cbb8:	f103 0208 	add.w	r2, r3, #8
 800cbbc:	e852 2f00 	ldrex	r2, [r2]
 800cbc0:	402a      	ands	r2, r5
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cbc2:	f103 0608 	add.w	r6, r3, #8
 800cbc6:	e846 2000 	strex	r0, r2, [r6]
 800cbca:	2800      	cmp	r0, #0
 800cbcc:	d1f4      	bne.n	800cbb8 <HAL_UART_IRQHandler+0x298>
        huart->RxState = HAL_UART_STATE_READY;
 800cbce:	2220      	movs	r2, #32
        huart->RxISR = NULL;
 800cbd0:	6760      	str	r0, [r4, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800cbd2:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cbd6:	66e0      	str	r0, [r4, #108]	; 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cbd8:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cbdc:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cbe0:	e843 2000 	strex	r0, r2, [r3]
 800cbe4:	2800      	cmp	r0, #0
 800cbe6:	d1f7      	bne.n	800cbd8 <HAL_UART_IRQHandler+0x2b8>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800cbe8:	2302      	movs	r3, #2
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800cbea:	4620      	mov	r0, r4
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800cbec:	6723      	str	r3, [r4, #112]	; 0x70
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800cbee:	f7f4 ffff 	bl	8001bf0 <HAL_UARTEx_RxEventCallback>
 800cbf2:	e6ca      	b.n	800c98a <HAL_UART_IRQHandler+0x6a>
 800cbf4:	04000120 	.word	0x04000120
 800cbf8:	10000001 	.word	0x10000001
 800cbfc:	0800c911 	.word	0x0800c911
 800cc00:	effffffe 	.word	0xeffffffe
    HAL_UARTEx_RxFifoFullCallback(huart);
 800cc04:	4620      	mov	r0, r4
}
 800cc06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_RxFifoFullCallback(huart);
 800cc0a:	f000 bb6b 	b.w	800d2e4 <HAL_UARTEx_RxFifoFullCallback>
        HAL_UART_ErrorCallback(huart);
 800cc0e:	f7f5 f829 	bl	8001c64 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cc12:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
 800cc16:	e6b8      	b.n	800c98a <HAL_UART_IRQHandler+0x6a>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800cc18:	4291      	cmp	r1, r2
 800cc1a:	f47f aeb6 	bne.w	800c98a <HAL_UART_IRQHandler+0x6a>
          if (huart->hdmarx->Mode == DMA_LINKEDLIST_CIRCULAR)
 800cc1e:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800cc20:	2b81      	cmp	r3, #129	; 0x81
 800cc22:	f47f aeb2 	bne.w	800c98a <HAL_UART_IRQHandler+0x6a>
 800cc26:	e7df      	b.n	800cbe8 <HAL_UART_IRQHandler+0x2c8>

0800cc28 <UART_DMARxHalfCplt>:
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800cc28:	2201      	movs	r2, #1
{
 800cc2a:	b508      	push	{r3, lr}
 800cc2c:	4603      	mov	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800cc2e:	6dc0      	ldr	r0, [r0, #92]	; 0x5c
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800cc30:	6702      	str	r2, [r0, #112]	; 0x70
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cc32:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 800cc34:	2a01      	cmp	r2, #1
 800cc36:	d112      	bne.n	800cc5e <UART_DMARxHalfCplt+0x36>
    huart->RxXferCount = huart->RxXferSize / 2U;
 800cc38:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 800cc3c:	681b      	ldr	r3, [r3, #0]
    huart->RxXferCount = huart->RxXferSize / 2U;
 800cc3e:	084a      	lsrs	r2, r1, #1
 800cc40:	f8a0 205e 	strh.w	r2, [r0, #94]	; 0x5e
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 800cc44:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800cc46:	b29b      	uxth	r3, r3
    if (nb_remaining_rx_data <= huart->RxXferSize)
 800cc48:	4299      	cmp	r1, r3
      huart->RxXferCount = nb_remaining_rx_data;
 800cc4a:	bf28      	it	cs
 800cc4c:	f8a0 305e 	strhcs.w	r3, [r0, #94]	; 0x5e
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800cc50:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
 800cc54:	1ac9      	subs	r1, r1, r3
 800cc56:	b289      	uxth	r1, r1
 800cc58:	f7f4 ffca 	bl	8001bf0 <HAL_UARTEx_RxEventCallback>
}
 800cc5c:	bd08      	pop	{r3, pc}
    HAL_UART_RxHalfCpltCallback(huart);
 800cc5e:	f7ff fe19 	bl	800c894 <HAL_UART_RxHalfCpltCallback>
}
 800cc62:	bd08      	pop	{r3, pc}

0800cc64 <UART_DMAReceiveCplt>:
{
 800cc64:	b508      	push	{r3, lr}
  if (hdma->Mode != DMA_LINKEDLIST_CIRCULAR)
 800cc66:	6d03      	ldr	r3, [r0, #80]	; 0x50
{
 800cc68:	4684      	mov	ip, r0
  if (hdma->Mode != DMA_LINKEDLIST_CIRCULAR)
 800cc6a:	2b81      	cmp	r3, #129	; 0x81
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800cc6c:	6dc0      	ldr	r0, [r0, #92]	; 0x5c
  if (hdma->Mode != DMA_LINKEDLIST_CIRCULAR)
 800cc6e:	d01d      	beq.n	800ccac <UART_DMAReceiveCplt+0x48>
    huart->RxXferCount = 0U;
 800cc70:	2300      	movs	r3, #0
 800cc72:	6802      	ldr	r2, [r0, #0]
 800cc74:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc78:	e852 3f00 	ldrex	r3, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cc7c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc80:	e842 3100 	strex	r1, r3, [r2]
 800cc84:	2900      	cmp	r1, #0
 800cc86:	d1f7      	bne.n	800cc78 <UART_DMAReceiveCplt+0x14>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc88:	f102 0308 	add.w	r3, r2, #8
 800cc8c:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cc90:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc94:	f102 0e08 	add.w	lr, r2, #8
 800cc98:	e84e 3100 	strex	r1, r3, [lr]
 800cc9c:	2900      	cmp	r1, #0
 800cc9e:	d1f3      	bne.n	800cc88 <UART_DMAReceiveCplt+0x24>
    huart->RxState = HAL_UART_STATE_READY;
 800cca0:	2320      	movs	r3, #32
 800cca2:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cca6:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 800cca8:	2b01      	cmp	r3, #1
 800ccaa:	d017      	beq.n	800ccdc <UART_DMAReceiveCplt+0x78>
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ccac:	2300      	movs	r3, #0
 800ccae:	6703      	str	r3, [r0, #112]	; 0x70
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ccb0:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 800ccb2:	2a01      	cmp	r2, #1
 800ccb4:	d123      	bne.n	800ccfe <UART_DMAReceiveCplt+0x9a>
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 800ccb6:	f8dc 2000 	ldr.w	r2, [ip]
    huart->RxXferCount = 0;
 800ccba:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 800ccbe:	6c93      	ldr	r3, [r2, #72]	; 0x48
    if (nb_remaining_rx_data < huart->RxXferSize)
 800ccc0:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 800ccc4:	b29b      	uxth	r3, r3
    if (nb_remaining_rx_data < huart->RxXferSize)
 800ccc6:	4299      	cmp	r1, r3
      huart->RxXferCount = nb_remaining_rx_data;
 800ccc8:	bf88      	it	hi
 800ccca:	f8a0 305e 	strhhi.w	r3, [r0, #94]	; 0x5e
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800ccce:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
 800ccd2:	1ac9      	subs	r1, r1, r3
 800ccd4:	b289      	uxth	r1, r1
 800ccd6:	f7f4 ff8b 	bl	8001bf0 <HAL_UARTEx_RxEventCallback>
}
 800ccda:	bd08      	pop	{r3, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ccdc:	e852 3f00 	ldrex	r3, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cce0:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cce4:	e842 3100 	strex	r1, r3, [r2]
 800cce8:	2900      	cmp	r1, #0
 800ccea:	d0df      	beq.n	800ccac <UART_DMAReceiveCplt+0x48>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ccec:	e852 3f00 	ldrex	r3, [r2]
 800ccf0:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ccf4:	e842 3100 	strex	r1, r3, [r2]
 800ccf8:	2900      	cmp	r1, #0
 800ccfa:	d1ef      	bne.n	800ccdc <UART_DMAReceiveCplt+0x78>
 800ccfc:	e7d6      	b.n	800ccac <UART_DMAReceiveCplt+0x48>
    HAL_UART_RxCpltCallback(huart);
 800ccfe:	f7f4 ff55 	bl	8001bac <HAL_UART_RxCpltCallback>
}
 800cd02:	bd08      	pop	{r3, pc}

0800cd04 <UART_SetConfig>:
{
 800cd04:	b570      	push	{r4, r5, r6, lr}
 800cd06:	4604      	mov	r4, r0
  if (UART_INSTANCE_LOWPOWER(huart))
 800cd08:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800cd0a:	69c5      	ldr	r5, [r0, #28]
 800cd0c:	6882      	ldr	r2, [r0, #8]
 800cd0e:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800cd10:	4987      	ldr	r1, [pc, #540]	; (800cf30 <UART_SetConfig+0x22c>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800cd12:	4302      	orrs	r2, r0
 800cd14:	6960      	ldr	r0, [r4, #20]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800cd16:	4e87      	ldr	r6, [pc, #540]	; (800cf34 <UART_SetConfig+0x230>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800cd18:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800cd1a:	6818      	ldr	r0, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800cd1c:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800cd1e:	4001      	ands	r1, r0
 800cd20:	430a      	orrs	r2, r1
 800cd22:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800cd24:	685a      	ldr	r2, [r3, #4]
 800cd26:	68e1      	ldr	r1, [r4, #12]
 800cd28:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800cd2c:	430a      	orrs	r2, r1
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800cd2e:	42b3      	cmp	r3, r6
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800cd30:	605a      	str	r2, [r3, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800cd32:	69a2      	ldr	r2, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800cd34:	f000 80bb 	beq.w	800ceae <UART_SetConfig+0x1aa>
 800cd38:	497f      	ldr	r1, [pc, #508]	; (800cf38 <UART_SetConfig+0x234>)
 800cd3a:	428b      	cmp	r3, r1
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800cd3c:	6899      	ldr	r1, [r3, #8]
 800cd3e:	f021 416e 	bic.w	r1, r1, #3992977408	; 0xee000000
 800cd42:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800cd46:	d02a      	beq.n	800cd9e <UART_SetConfig+0x9a>
    tmpreg |= huart->Init.OneBitSampling;
 800cd48:	6a20      	ldr	r0, [r4, #32]
 800cd4a:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800cd4c:	430a      	orrs	r2, r1
 800cd4e:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800cd50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cd52:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800cd54:	f022 020f 	bic.w	r2, r2, #15
 800cd58:	430a      	orrs	r2, r1
  UART_GETCLOCKSOURCE(huart, clocksource);
 800cd5a:	4978      	ldr	r1, [pc, #480]	; (800cf3c <UART_SetConfig+0x238>)
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800cd5c:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800cd5e:	428b      	cmp	r3, r1
 800cd60:	d17a      	bne.n	800ce58 <UART_SetConfig+0x154>
 800cd62:	2001      	movs	r0, #1
 800cd64:	2100      	movs	r1, #0
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800cd66:	f5b5 4f00 	cmp.w	r5, #32768	; 0x8000
 800cd6a:	d05d      	beq.n	800ce28 <UART_SetConfig+0x124>
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800cd6c:	f7fd fb02 	bl	800a374 <HAL_RCCEx_GetPeriphCLKFreq>
    if (pclk != 0U)
 800cd70:	2800      	cmp	r0, #0
 800cd72:	d051      	beq.n	800ce18 <UART_SetConfig+0x114>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800cd74:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800cd76:	4b72      	ldr	r3, [pc, #456]	; (800cf40 <UART_SetConfig+0x23c>)
 800cd78:	6862      	ldr	r2, [r4, #4]
 800cd7a:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800cd7e:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800cd82:	fbb0 f3f3 	udiv	r3, r0, r3
 800cd86:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 800cd8a:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800cd8e:	f1a3 0210 	sub.w	r2, r3, #16
 800cd92:	428a      	cmp	r2, r1
 800cd94:	d85e      	bhi.n	800ce54 <UART_SetConfig+0x150>
        huart->Instance->BRR = (uint16_t)usartdiv;
 800cd96:	6822      	ldr	r2, [r4, #0]
  HAL_StatusTypeDef ret               = HAL_OK;
 800cd98:	2000      	movs	r0, #0
        huart->Instance->BRR = (uint16_t)usartdiv;
 800cd9a:	60d3      	str	r3, [r2, #12]
 800cd9c:	e03d      	b.n	800ce1a <UART_SetConfig+0x116>
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800cd9e:	430a      	orrs	r2, r1
 800cda0:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800cda2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cda4:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800cda6:	f022 020f 	bic.w	r2, r2, #15
 800cdaa:	430a      	orrs	r2, r1
 800cdac:	62da      	str	r2, [r3, #44]	; 0x2c
  if (UART_INSTANCE_LOWPOWER(huart))
 800cdae:	4a62      	ldr	r2, [pc, #392]	; (800cf38 <UART_SetConfig+0x234>)
 800cdb0:	2000      	movs	r0, #0
 800cdb2:	4293      	cmp	r3, r2
 800cdb4:	f04f 0100 	mov.w	r1, #0
 800cdb8:	d1d5      	bne.n	800cd66 <UART_SetConfig+0x62>
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800cdba:	f7fd fadb 	bl	800a374 <HAL_RCCEx_GetPeriphCLKFreq>
    if (pclk != 0U)
 800cdbe:	b358      	cbz	r0, 800ce18 <UART_SetConfig+0x114>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800cdc0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800cdc2:	4a5f      	ldr	r2, [pc, #380]	; (800cf40 <UART_SetConfig+0x23c>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800cdc4:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800cdc6:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800cdca:	eb05 0145 	add.w	r1, r5, r5, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800cdce:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800cdd2:	4299      	cmp	r1, r3
 800cdd4:	d83e      	bhi.n	800ce54 <UART_SetConfig+0x150>
 800cdd6:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 800cdda:	d83b      	bhi.n	800ce54 <UART_SetConfig+0x150>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800cddc:	2300      	movs	r3, #0
 800cdde:	4619      	mov	r1, r3
 800cde0:	f7f3 ff24 	bl	8000c2c <__aeabi_uldivmod>
 800cde4:	4606      	mov	r6, r0
 800cde6:	462a      	mov	r2, r5
 800cde8:	ea4f 0c55 	mov.w	ip, r5, lsr #1
 800cdec:	0209      	lsls	r1, r1, #8
 800cdee:	0235      	lsls	r5, r6, #8
 800cdf0:	eb15 000c 	adds.w	r0, r5, ip
 800cdf4:	ea41 6116 	orr.w	r1, r1, r6, lsr #24
 800cdf8:	f04f 0300 	mov.w	r3, #0
 800cdfc:	f141 0100 	adc.w	r1, r1, #0
 800ce00:	f7f3 ff14 	bl	8000c2c <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800ce04:	4a4f      	ldr	r2, [pc, #316]	; (800cf44 <UART_SetConfig+0x240>)
 800ce06:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 800ce0a:	4291      	cmp	r1, r2
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ce0c:	4603      	mov	r3, r0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800ce0e:	d821      	bhi.n	800ce54 <UART_SetConfig+0x150>
          huart->Instance->BRR = usartdiv;
 800ce10:	6822      	ldr	r2, [r4, #0]
  HAL_StatusTypeDef ret               = HAL_OK;
 800ce12:	2000      	movs	r0, #0
          huart->Instance->BRR = usartdiv;
 800ce14:	60d3      	str	r3, [r2, #12]
 800ce16:	e000      	b.n	800ce1a <UART_SetConfig+0x116>
  HAL_StatusTypeDef ret               = HAL_OK;
 800ce18:	2000      	movs	r0, #0
  huart->RxISR = NULL;
 800ce1a:	2300      	movs	r3, #0
  huart->NbRxDataToProcess = 1;
 800ce1c:	f04f 1201 	mov.w	r2, #65537	; 0x10001
  huart->RxISR = NULL;
 800ce20:	6763      	str	r3, [r4, #116]	; 0x74
  huart->NbRxDataToProcess = 1;
 800ce22:	66a2      	str	r2, [r4, #104]	; 0x68
  huart->TxISR = NULL;
 800ce24:	67a3      	str	r3, [r4, #120]	; 0x78
}
 800ce26:	bd70      	pop	{r4, r5, r6, pc}
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800ce28:	f7fd faa4 	bl	800a374 <HAL_RCCEx_GetPeriphCLKFreq>
    if (pclk != 0U)
 800ce2c:	2800      	cmp	r0, #0
 800ce2e:	d0f3      	beq.n	800ce18 <UART_SetConfig+0x114>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ce30:	4b43      	ldr	r3, [pc, #268]	; (800cf40 <UART_SetConfig+0x23c>)
 800ce32:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800ce34:	6862      	ldr	r2, [r4, #4]
 800ce36:	f833 1011 	ldrh.w	r1, [r3, r1, lsl #1]
 800ce3a:	0853      	lsrs	r3, r2, #1
 800ce3c:	fbb0 f0f1 	udiv	r0, r0, r1
 800ce40:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 800ce44:	fbb0 f0f2 	udiv	r0, r0, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ce48:	f64f 71ef 	movw	r1, #65519	; 0xffef
 800ce4c:	f1a0 0310 	sub.w	r3, r0, #16
 800ce50:	428b      	cmp	r3, r1
 800ce52:	d94c      	bls.n	800ceee <UART_SetConfig+0x1ea>
        ret = HAL_ERROR;
 800ce54:	2001      	movs	r0, #1
 800ce56:	e7e0      	b.n	800ce1a <UART_SetConfig+0x116>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ce58:	4a3b      	ldr	r2, [pc, #236]	; (800cf48 <UART_SetConfig+0x244>)
 800ce5a:	4293      	cmp	r3, r2
 800ce5c:	d038      	beq.n	800ced0 <UART_SetConfig+0x1cc>
 800ce5e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800ce62:	4293      	cmp	r3, r2
 800ce64:	d03a      	beq.n	800cedc <UART_SetConfig+0x1d8>
 800ce66:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800ce6a:	4293      	cmp	r3, r2
 800ce6c:	d039      	beq.n	800cee2 <UART_SetConfig+0x1de>
 800ce6e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800ce72:	4293      	cmp	r3, r2
 800ce74:	d02f      	beq.n	800ced6 <UART_SetConfig+0x1d2>
 800ce76:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
 800ce7a:	4293      	cmp	r3, r2
 800ce7c:	d034      	beq.n	800cee8 <UART_SetConfig+0x1e4>
 800ce7e:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
 800ce82:	4293      	cmp	r3, r2
 800ce84:	d040      	beq.n	800cf08 <UART_SetConfig+0x204>
 800ce86:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800ce8a:	4293      	cmp	r3, r2
 800ce8c:	d039      	beq.n	800cf02 <UART_SetConfig+0x1fe>
 800ce8e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800ce92:	4293      	cmp	r3, r2
 800ce94:	d03b      	beq.n	800cf0e <UART_SetConfig+0x20a>
 800ce96:	f5a2 52c0 	sub.w	r2, r2, #6144	; 0x1800
 800ce9a:	4293      	cmp	r3, r2
 800ce9c:	d03b      	beq.n	800cf16 <UART_SetConfig+0x212>
 800ce9e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800cea2:	4293      	cmp	r3, r2
 800cea4:	d13b      	bne.n	800cf1e <UART_SetConfig+0x21a>
 800cea6:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800ceaa:	2100      	movs	r1, #0
 800ceac:	e75b      	b.n	800cd66 <UART_SetConfig+0x62>
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ceae:	6899      	ldr	r1, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800ceb0:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ceb4:	f021 416e 	bic.w	r1, r1, #3992977408	; 0xee000000
 800ceb8:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
 800cebc:	430a      	orrs	r2, r1
 800cebe:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800cec0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cec2:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800cec4:	f022 020f 	bic.w	r2, r2, #15
 800cec8:	430a      	orrs	r2, r1
 800ceca:	62da      	str	r2, [r3, #44]	; 0x2c
 800cecc:	2100      	movs	r1, #0
 800cece:	e774      	b.n	800cdba <UART_SetConfig+0xb6>
 800ced0:	2002      	movs	r0, #2
 800ced2:	2100      	movs	r1, #0
 800ced4:	e747      	b.n	800cd66 <UART_SetConfig+0x62>
 800ced6:	2010      	movs	r0, #16
 800ced8:	2100      	movs	r1, #0
 800ceda:	e744      	b.n	800cd66 <UART_SetConfig+0x62>
 800cedc:	2004      	movs	r0, #4
 800cede:	2100      	movs	r1, #0
 800cee0:	e741      	b.n	800cd66 <UART_SetConfig+0x62>
 800cee2:	2008      	movs	r0, #8
 800cee4:	2100      	movs	r1, #0
 800cee6:	e73e      	b.n	800cd66 <UART_SetConfig+0x62>
 800cee8:	2020      	movs	r0, #32
 800ceea:	2100      	movs	r1, #0
 800ceec:	e73b      	b.n	800cd66 <UART_SetConfig+0x62>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800ceee:	f020 030f 	bic.w	r3, r0, #15
        huart->Instance->BRR = brrtemp;
 800cef2:	6822      	ldr	r2, [r4, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800cef4:	f3c0 0042 	ubfx	r0, r0, #1, #3
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800cef8:	b29b      	uxth	r3, r3
        huart->Instance->BRR = brrtemp;
 800cefa:	4303      	orrs	r3, r0
 800cefc:	60d3      	str	r3, [r2, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 800cefe:	2000      	movs	r0, #0
 800cf00:	e78b      	b.n	800ce1a <UART_SetConfig+0x116>
 800cf02:	2080      	movs	r0, #128	; 0x80
 800cf04:	2100      	movs	r1, #0
 800cf06:	e72e      	b.n	800cd66 <UART_SetConfig+0x62>
 800cf08:	2040      	movs	r0, #64	; 0x40
 800cf0a:	2100      	movs	r1, #0
 800cf0c:	e72b      	b.n	800cd66 <UART_SetConfig+0x62>
 800cf0e:	f44f 7080 	mov.w	r0, #256	; 0x100
 800cf12:	2100      	movs	r1, #0
 800cf14:	e727      	b.n	800cd66 <UART_SetConfig+0x62>
 800cf16:	f44f 7000 	mov.w	r0, #512	; 0x200
 800cf1a:	2100      	movs	r1, #0
 800cf1c:	e723      	b.n	800cd66 <UART_SetConfig+0x62>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800cf1e:	f502 52c0 	add.w	r2, r2, #6144	; 0x1800
 800cf22:	4293      	cmp	r3, r2
 800cf24:	f47f af43 	bne.w	800cdae <UART_SetConfig+0xaa>
 800cf28:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800cf2c:	2100      	movs	r1, #0
  if (UART_INSTANCE_LOWPOWER(huart))
 800cf2e:	e71a      	b.n	800cd66 <UART_SetConfig+0x62>
 800cf30:	cfff69f3 	.word	0xcfff69f3
 800cf34:	44002400 	.word	0x44002400
 800cf38:	54002400 	.word	0x54002400
 800cf3c:	40013800 	.word	0x40013800
 800cf40:	08019818 	.word	0x08019818
 800cf44:	000ffcff 	.word	0x000ffcff
 800cf48:	40004400 	.word	0x40004400

0800cf4c <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800cf4c:	6a83      	ldr	r3, [r0, #40]	; 0x28
{
 800cf4e:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800cf50:	071a      	lsls	r2, r3, #28
 800cf52:	d506      	bpl.n	800cf62 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800cf54:	6801      	ldr	r1, [r0, #0]
 800cf56:	6b84      	ldr	r4, [r0, #56]	; 0x38
 800cf58:	684a      	ldr	r2, [r1, #4]
 800cf5a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800cf5e:	4322      	orrs	r2, r4
 800cf60:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800cf62:	07dc      	lsls	r4, r3, #31
 800cf64:	d506      	bpl.n	800cf74 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800cf66:	6801      	ldr	r1, [r0, #0]
 800cf68:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 800cf6a:	684a      	ldr	r2, [r1, #4]
 800cf6c:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800cf70:	4322      	orrs	r2, r4
 800cf72:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800cf74:	0799      	lsls	r1, r3, #30
 800cf76:	d506      	bpl.n	800cf86 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800cf78:	6801      	ldr	r1, [r0, #0]
 800cf7a:	6b04      	ldr	r4, [r0, #48]	; 0x30
 800cf7c:	684a      	ldr	r2, [r1, #4]
 800cf7e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800cf82:	4322      	orrs	r2, r4
 800cf84:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800cf86:	075a      	lsls	r2, r3, #29
 800cf88:	d506      	bpl.n	800cf98 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800cf8a:	6801      	ldr	r1, [r0, #0]
 800cf8c:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800cf8e:	684a      	ldr	r2, [r1, #4]
 800cf90:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800cf94:	4322      	orrs	r2, r4
 800cf96:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800cf98:	06dc      	lsls	r4, r3, #27
 800cf9a:	d506      	bpl.n	800cfaa <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800cf9c:	6801      	ldr	r1, [r0, #0]
 800cf9e:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800cfa0:	688a      	ldr	r2, [r1, #8]
 800cfa2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800cfa6:	4322      	orrs	r2, r4
 800cfa8:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800cfaa:	0699      	lsls	r1, r3, #26
 800cfac:	d506      	bpl.n	800cfbc <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800cfae:	6801      	ldr	r1, [r0, #0]
 800cfb0:	6c04      	ldr	r4, [r0, #64]	; 0x40
 800cfb2:	688a      	ldr	r2, [r1, #8]
 800cfb4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800cfb8:	4322      	orrs	r2, r4
 800cfba:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800cfbc:	065a      	lsls	r2, r3, #25
 800cfbe:	d50a      	bpl.n	800cfd6 <UART_AdvFeatureConfig+0x8a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800cfc0:	6801      	ldr	r1, [r0, #0]
 800cfc2:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800cfc4:	684a      	ldr	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800cfc6:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800cfca:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800cfce:	ea42 0204 	orr.w	r2, r2, r4
 800cfd2:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800cfd4:	d00b      	beq.n	800cfee <UART_AdvFeatureConfig+0xa2>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800cfd6:	061b      	lsls	r3, r3, #24
 800cfd8:	d506      	bpl.n	800cfe8 <UART_AdvFeatureConfig+0x9c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800cfda:	6802      	ldr	r2, [r0, #0]
 800cfdc:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 800cfde:	6853      	ldr	r3, [r2, #4]
 800cfe0:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800cfe4:	430b      	orrs	r3, r1
 800cfe6:	6053      	str	r3, [r2, #4]
}
 800cfe8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cfec:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800cfee:	684a      	ldr	r2, [r1, #4]
 800cff0:	6c84      	ldr	r4, [r0, #72]	; 0x48
 800cff2:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 800cff6:	4322      	orrs	r2, r4
 800cff8:	604a      	str	r2, [r1, #4]
 800cffa:	e7ec      	b.n	800cfd6 <UART_AdvFeatureConfig+0x8a>

0800cffc <UART_WaitOnFlagUntilTimeout>:
{
 800cffc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d000:	9f08      	ldr	r7, [sp, #32]
 800d002:	460d      	mov	r5, r1
 800d004:	4680      	mov	r8, r0
 800d006:	4616      	mov	r6, r2
 800d008:	4699      	mov	r9, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d00a:	6801      	ldr	r1, [r0, #0]
 800d00c:	e001      	b.n	800d012 <UART_WaitOnFlagUntilTimeout+0x16>
    if (Timeout != HAL_MAX_DELAY)
 800d00e:	1c78      	adds	r0, r7, #1
 800d010:	d10d      	bne.n	800d02e <UART_WaitOnFlagUntilTimeout+0x32>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d012:	69cc      	ldr	r4, [r1, #28]
 800d014:	ea35 0304 	bics.w	r3, r5, r4
 800d018:	bf0c      	ite	eq
 800d01a:	f04f 0c01 	moveq.w	ip, #1
 800d01e:	f04f 0c00 	movne.w	ip, #0
 800d022:	45b4      	cmp	ip, r6
 800d024:	d0f3      	beq.n	800d00e <UART_WaitOnFlagUntilTimeout+0x12>
  return HAL_OK;
 800d026:	2300      	movs	r3, #0
}
 800d028:	4618      	mov	r0, r3
 800d02a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d02e:	f7f8 fb5b 	bl	80056e8 <HAL_GetTick>
 800d032:	eba0 0009 	sub.w	r0, r0, r9
 800d036:	42b8      	cmp	r0, r7
 800d038:	d81d      	bhi.n	800d076 <UART_WaitOnFlagUntilTimeout+0x7a>
 800d03a:	b1e7      	cbz	r7, 800d076 <UART_WaitOnFlagUntilTimeout+0x7a>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800d03c:	f8d8 1000 	ldr.w	r1, [r8]
 800d040:	680b      	ldr	r3, [r1, #0]
 800d042:	075a      	lsls	r2, r3, #29
 800d044:	d5e5      	bpl.n	800d012 <UART_WaitOnFlagUntilTimeout+0x16>
 800d046:	2d80      	cmp	r5, #128	; 0x80
 800d048:	d0e3      	beq.n	800d012 <UART_WaitOnFlagUntilTimeout+0x16>
 800d04a:	2d40      	cmp	r5, #64	; 0x40
 800d04c:	d0e1      	beq.n	800d012 <UART_WaitOnFlagUntilTimeout+0x16>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800d04e:	69cc      	ldr	r4, [r1, #28]
 800d050:	f014 0408 	ands.w	r4, r4, #8
 800d054:	d111      	bne.n	800d07a <UART_WaitOnFlagUntilTimeout+0x7e>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800d056:	69cb      	ldr	r3, [r1, #28]
 800d058:	051b      	lsls	r3, r3, #20
 800d05a:	d5da      	bpl.n	800d012 <UART_WaitOnFlagUntilTimeout+0x16>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d05c:	f44f 6300 	mov.w	r3, #2048	; 0x800
          UART_EndRxTransfer(huart);
 800d060:	4640      	mov	r0, r8
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d062:	620b      	str	r3, [r1, #32]
          UART_EndRxTransfer(huart);
 800d064:	f7ff fb42 	bl	800c6ec <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800d068:	2220      	movs	r2, #32
          return HAL_TIMEOUT;
 800d06a:	2303      	movs	r3, #3
          __HAL_UNLOCK(huart);
 800d06c:	f888 4084 	strb.w	r4, [r8, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800d070:	f8c8 2090 	str.w	r2, [r8, #144]	; 0x90
          return HAL_TIMEOUT;
 800d074:	e7d8      	b.n	800d028 <UART_WaitOnFlagUntilTimeout+0x2c>
        return HAL_TIMEOUT;
 800d076:	2303      	movs	r3, #3
 800d078:	e7d6      	b.n	800d028 <UART_WaitOnFlagUntilTimeout+0x2c>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d07a:	2408      	movs	r4, #8
          UART_EndRxTransfer(huart);
 800d07c:	4640      	mov	r0, r8
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d07e:	620c      	str	r4, [r1, #32]
          UART_EndRxTransfer(huart);
 800d080:	f7ff fb34 	bl	800c6ec <UART_EndRxTransfer>
          __HAL_UNLOCK(huart);
 800d084:	2200      	movs	r2, #0
          return HAL_ERROR;
 800d086:	2301      	movs	r3, #1
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800d088:	f8c8 4090 	str.w	r4, [r8, #144]	; 0x90
          __HAL_UNLOCK(huart);
 800d08c:	f888 2084 	strb.w	r2, [r8, #132]	; 0x84
          return HAL_ERROR;
 800d090:	e7ca      	b.n	800d028 <UART_WaitOnFlagUntilTimeout+0x2c>
 800d092:	bf00      	nop

0800d094 <UART_CheckIdleState>:
{
 800d094:	b5f0      	push	{r4, r5, r6, r7, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d096:	2600      	movs	r6, #0
{
 800d098:	4604      	mov	r4, r0
 800d09a:	b083      	sub	sp, #12
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d09c:	f8c0 6090 	str.w	r6, [r0, #144]	; 0x90
  tickstart = HAL_GetTick();
 800d0a0:	f7f8 fb22 	bl	80056e8 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d0a4:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 800d0a6:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d0a8:	681a      	ldr	r2, [r3, #0]
 800d0aa:	0712      	lsls	r2, r2, #28
 800d0ac:	d40f      	bmi.n	800d0ce <UART_CheckIdleState+0x3a>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800d0ae:	681b      	ldr	r3, [r3, #0]
 800d0b0:	075b      	lsls	r3, r3, #29
 800d0b2:	d428      	bmi.n	800d106 <UART_CheckIdleState+0x72>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d0b4:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 800d0b6:	2220      	movs	r2, #32
  return HAL_OK;
 800d0b8:	4618      	mov	r0, r3
  huart->gState = HAL_UART_STATE_READY;
 800d0ba:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
  __HAL_UNLOCK(huart);
 800d0be:	f884 3084 	strb.w	r3, [r4, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800d0c2:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d0c6:	66e3      	str	r3, [r4, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d0c8:	6723      	str	r3, [r4, #112]	; 0x70
}
 800d0ca:	b003      	add	sp, #12
 800d0cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d0ce:	f06f 477e 	mvn.w	r7, #4261412864	; 0xfe000000
 800d0d2:	4603      	mov	r3, r0
 800d0d4:	4632      	mov	r2, r6
 800d0d6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800d0da:	4620      	mov	r0, r4
 800d0dc:	9700      	str	r7, [sp, #0]
 800d0de:	f7ff ff8d 	bl	800cffc <UART_WaitOnFlagUntilTimeout>
 800d0e2:	6823      	ldr	r3, [r4, #0]
 800d0e4:	2800      	cmp	r0, #0
 800d0e6:	d0e2      	beq.n	800d0ae <UART_CheckIdleState+0x1a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d0e8:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800d0ec:	f022 0280 	bic.w	r2, r2, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d0f0:	e843 2100 	strex	r1, r2, [r3]
 800d0f4:	2900      	cmp	r1, #0
 800d0f6:	d1f7      	bne.n	800d0e8 <UART_CheckIdleState+0x54>
      huart->gState = HAL_UART_STATE_READY;
 800d0f8:	2320      	movs	r3, #32
      return HAL_TIMEOUT;
 800d0fa:	2003      	movs	r0, #3
      __HAL_UNLOCK(huart);
 800d0fc:	f884 1084 	strb.w	r1, [r4, #132]	; 0x84
      huart->gState = HAL_UART_STATE_READY;
 800d100:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
      return HAL_TIMEOUT;
 800d104:	e7e1      	b.n	800d0ca <UART_CheckIdleState+0x36>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d106:	f06f 467e 	mvn.w	r6, #4261412864	; 0xfe000000
 800d10a:	462b      	mov	r3, r5
 800d10c:	2200      	movs	r2, #0
 800d10e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800d112:	4620      	mov	r0, r4
 800d114:	9600      	str	r6, [sp, #0]
 800d116:	f7ff ff71 	bl	800cffc <UART_WaitOnFlagUntilTimeout>
 800d11a:	2800      	cmp	r0, #0
 800d11c:	d0ca      	beq.n	800d0b4 <UART_CheckIdleState+0x20>
 800d11e:	6823      	ldr	r3, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d120:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d124:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d128:	e843 2100 	strex	r1, r2, [r3]
 800d12c:	2900      	cmp	r1, #0
 800d12e:	d1f7      	bne.n	800d120 <UART_CheckIdleState+0x8c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d130:	f103 0208 	add.w	r2, r3, #8
 800d134:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d138:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d13c:	f103 0008 	add.w	r0, r3, #8
 800d140:	e840 2100 	strex	r1, r2, [r0]
 800d144:	2900      	cmp	r1, #0
 800d146:	d1f3      	bne.n	800d130 <UART_CheckIdleState+0x9c>
      huart->RxState = HAL_UART_STATE_READY;
 800d148:	2320      	movs	r3, #32
      return HAL_TIMEOUT;
 800d14a:	2003      	movs	r0, #3
      __HAL_UNLOCK(huart);
 800d14c:	f884 1084 	strb.w	r1, [r4, #132]	; 0x84
      huart->RxState = HAL_UART_STATE_READY;
 800d150:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
      return HAL_TIMEOUT;
 800d154:	e7b9      	b.n	800d0ca <UART_CheckIdleState+0x36>
 800d156:	bf00      	nop

0800d158 <HAL_UART_Init>:
  if (huart == NULL)
 800d158:	b380      	cbz	r0, 800d1bc <HAL_UART_Init+0x64>
  if (huart->gState == HAL_UART_STATE_RESET)
 800d15a:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
{
 800d15e:	b510      	push	{r4, lr}
 800d160:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800d162:	b333      	cbz	r3, 800d1b2 <HAL_UART_Init+0x5a>
  huart->gState = HAL_UART_STATE_BUSY;
 800d164:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 800d166:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800d168:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  __HAL_UART_DISABLE(huart);
 800d16c:	6813      	ldr	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800d16e:	6aa1      	ldr	r1, [r4, #40]	; 0x28
  __HAL_UART_DISABLE(huart);
 800d170:	f023 0301 	bic.w	r3, r3, #1
 800d174:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800d176:	b9c1      	cbnz	r1, 800d1aa <HAL_UART_Init+0x52>
  if (UART_SetConfig(huart) == HAL_ERROR)
 800d178:	4620      	mov	r0, r4
 800d17a:	f7ff fdc3 	bl	800cd04 <UART_SetConfig>
 800d17e:	2801      	cmp	r0, #1
 800d180:	d011      	beq.n	800d1a6 <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d182:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 800d184:	4620      	mov	r0, r4
}
 800d186:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d18a:	685a      	ldr	r2, [r3, #4]
 800d18c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800d190:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d192:	689a      	ldr	r2, [r3, #8]
 800d194:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800d198:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800d19a:	681a      	ldr	r2, [r3, #0]
 800d19c:	f042 0201 	orr.w	r2, r2, #1
 800d1a0:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 800d1a2:	f7ff bf77 	b.w	800d094 <UART_CheckIdleState>
}
 800d1a6:	2001      	movs	r0, #1
 800d1a8:	bd10      	pop	{r4, pc}
    UART_AdvFeatureConfig(huart);
 800d1aa:	4620      	mov	r0, r4
 800d1ac:	f7ff fece 	bl	800cf4c <UART_AdvFeatureConfig>
 800d1b0:	e7e2      	b.n	800d178 <HAL_UART_Init+0x20>
    huart->Lock = HAL_UNLOCKED;
 800d1b2:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
    HAL_UART_MspInit(huart);
 800d1b6:	f7f4 fb57 	bl	8001868 <HAL_UART_MspInit>
 800d1ba:	e7d3      	b.n	800d164 <HAL_UART_Init+0xc>
}
 800d1bc:	2001      	movs	r0, #1
 800d1be:	4770      	bx	lr

0800d1c0 <UART_Start_Receive_DMA>:
{
 800d1c0:	b538      	push	{r3, r4, r5, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d1c2:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d1c4:	2522      	movs	r5, #34	; 0x22
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d1c6:	f8c0 3090 	str.w	r3, [r0, #144]	; 0x90
{
 800d1ca:	4604      	mov	r4, r0
  huart->pRxBuffPtr = pData;
 800d1cc:	6581      	str	r1, [r0, #88]	; 0x58
  huart->RxXferSize = Size;
 800d1ce:	f8a0 205c 	strh.w	r2, [r0, #92]	; 0x5c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d1d2:	f8c0 508c 	str.w	r5, [r0, #140]	; 0x8c
  if (huart->hdmarx != NULL)
 800d1d6:	f8d0 0080 	ldr.w	r0, [r0, #128]	; 0x80
 800d1da:	b1e0      	cbz	r0, 800d216 <UART_Start_Receive_DMA+0x56>
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800d1dc:	4d2d      	ldr	r5, [pc, #180]	; (800d294 <UART_Start_Receive_DMA+0xd4>)
    huart->hdmarx->XferAbortCallback = NULL;
 800d1de:	66c3      	str	r3, [r0, #108]	; 0x6c
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d1e0:	68a3      	ldr	r3, [r4, #8]
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800d1e2:	6605      	str	r5, [r0, #96]	; 0x60
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800d1e4:	4d2c      	ldr	r5, [pc, #176]	; (800d298 <UART_Start_Receive_DMA+0xd8>)
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d1e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800d1ea:	6645      	str	r5, [r0, #100]	; 0x64
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800d1ec:	4d2b      	ldr	r5, [pc, #172]	; (800d29c <UART_Start_Receive_DMA+0xdc>)
 800d1ee:	6685      	str	r5, [r0, #104]	; 0x68
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d1f0:	d037      	beq.n	800d262 <UART_Start_Receive_DMA+0xa2>
    if ((huart->hdmarx->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800d1f2:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800d1f4:	061b      	lsls	r3, r3, #24
 800d1f6:	d53c      	bpl.n	800d272 <UART_Start_Receive_DMA+0xb2>
      if ((huart->hdmarx->LinkedListQueue != NULL) && (huart->hdmarx->LinkedListQueue->Head != NULL))
 800d1f8:	6f43      	ldr	r3, [r0, #116]	; 0x74
 800d1fa:	2b00      	cmp	r3, #0
 800d1fc:	d042      	beq.n	800d284 <UART_Start_Receive_DMA+0xc4>
 800d1fe:	681b      	ldr	r3, [r3, #0]
 800d200:	2b00      	cmp	r3, #0
 800d202:	d03f      	beq.n	800d284 <UART_Start_Receive_DMA+0xc4>
        huart->hdmarx->LinkedListQueue->Head->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = nbByte;
 800d204:	609a      	str	r2, [r3, #8]
          (uint32_t)&huart->Instance->RDR;
 800d206:	6822      	ldr	r2, [r4, #0]
        huart->hdmarx->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = (uint32_t)huart->pRxBuffPtr;
 800d208:	6119      	str	r1, [r3, #16]
          (uint32_t)&huart->Instance->RDR;
 800d20a:	3224      	adds	r2, #36	; 0x24
        huart->hdmarx->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] =
 800d20c:	60da      	str	r2, [r3, #12]
        status = HAL_DMAEx_List_Start_IT(huart->hdmarx);
 800d20e:	f7f8 ff3d 	bl	800608c <HAL_DMAEx_List_Start_IT>
    if (status != HAL_OK)
 800d212:	2800      	cmp	r0, #0
 800d214:	d136      	bne.n	800d284 <UART_Start_Receive_DMA+0xc4>
  if (huart->Init.Parity != UART_PARITY_NONE)
 800d216:	6923      	ldr	r3, [r4, #16]
 800d218:	b14b      	cbz	r3, 800d22e <UART_Start_Receive_DMA+0x6e>
 800d21a:	6823      	ldr	r3, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d21c:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d220:	f442 7280 	orr.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d224:	e843 2100 	strex	r1, r2, [r3]
 800d228:	2900      	cmp	r1, #0
 800d22a:	d1f7      	bne.n	800d21c <UART_Start_Receive_DMA+0x5c>
 800d22c:	e000      	b.n	800d230 <UART_Start_Receive_DMA+0x70>
 800d22e:	6823      	ldr	r3, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d230:	f103 0208 	add.w	r2, r3, #8
 800d234:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d238:	f042 0201 	orr.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d23c:	f103 0008 	add.w	r0, r3, #8
 800d240:	e840 2100 	strex	r1, r2, [r0]
 800d244:	2900      	cmp	r1, #0
 800d246:	d1f3      	bne.n	800d230 <UART_Start_Receive_DMA+0x70>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d248:	f103 0208 	add.w	r2, r3, #8
 800d24c:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d250:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d254:	f103 0108 	add.w	r1, r3, #8
 800d258:	e841 2000 	strex	r0, r2, [r1]
 800d25c:	2800      	cmp	r0, #0
 800d25e:	d1f3      	bne.n	800d248 <UART_Start_Receive_DMA+0x88>
}
 800d260:	bd38      	pop	{r3, r4, r5, pc}
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d262:	6923      	ldr	r3, [r4, #16]
 800d264:	2b00      	cmp	r3, #0
 800d266:	d1c4      	bne.n	800d1f2 <UART_Start_Receive_DMA+0x32>
    if ((huart->hdmarx->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800d268:	6d03      	ldr	r3, [r0, #80]	; 0x50
      nbByte = Size * 2U;
 800d26a:	0052      	lsls	r2, r2, #1
    if ((huart->hdmarx->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800d26c:	061b      	lsls	r3, r3, #24
      nbByte = Size * 2U;
 800d26e:	b292      	uxth	r2, r2
    if ((huart->hdmarx->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800d270:	d4c2      	bmi.n	800d1f8 <UART_Start_Receive_DMA+0x38>
      status = HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, nbByte);
 800d272:	6825      	ldr	r5, [r4, #0]
 800d274:	4613      	mov	r3, r2
 800d276:	460a      	mov	r2, r1
 800d278:	f105 0124 	add.w	r1, r5, #36	; 0x24
 800d27c:	f7f8 fd72 	bl	8005d64 <HAL_DMA_Start_IT>
    if (status != HAL_OK)
 800d280:	2800      	cmp	r0, #0
 800d282:	d0c8      	beq.n	800d216 <UART_Start_Receive_DMA+0x56>
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d284:	2210      	movs	r2, #16
      huart->RxState = HAL_UART_STATE_READY;
 800d286:	2320      	movs	r3, #32
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d288:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
      return HAL_ERROR;
 800d28c:	2001      	movs	r0, #1
      huart->RxState = HAL_UART_STATE_READY;
 800d28e:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
}
 800d292:	bd38      	pop	{r3, r4, r5, pc}
 800d294:	0800cc65 	.word	0x0800cc65
 800d298:	0800cc29 	.word	0x0800cc29
 800d29c:	0800c899 	.word	0x0800c899

0800d2a0 <UARTEx_SetNbDataToProcess.part.0>:
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800d2a0:	6803      	ldr	r3, [r0, #0]
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
 800d2a2:	b430      	push	{r4, r5}
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800d2a4:	6899      	ldr	r1, [r3, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800d2a6:	689b      	ldr	r3, [r3, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d2a8:	4d0b      	ldr	r5, [pc, #44]	; (800d2d8 <UARTEx_SetNbDataToProcess.part.0+0x38>)
                               (uint16_t)denominator[tx_fifo_threshold];
 800d2aa:	4c0c      	ldr	r4, [pc, #48]	; (800d2dc <UARTEx_SetNbDataToProcess.part.0+0x3c>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800d2ac:	ea4f 7c53 	mov.w	ip, r3, lsr #29
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d2b0:	f3c1 6142 	ubfx	r1, r1, #25, #3
 800d2b4:	5c6b      	ldrb	r3, [r5, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d2b6:	f815 200c 	ldrb.w	r2, [r5, ip]
                               (uint16_t)denominator[rx_fifo_threshold];
 800d2ba:	5c61      	ldrb	r1, [r4, r1]
                               (uint16_t)denominator[tx_fifo_threshold];
 800d2bc:	f814 500c 	ldrb.w	r5, [r4, ip]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d2c0:	00d2      	lsls	r2, r2, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d2c2:	00db      	lsls	r3, r3, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d2c4:	fbb2 f2f5 	udiv	r2, r2, r5
  }
}
 800d2c8:	bc30      	pop	{r4, r5}
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d2ca:	fbb3 f3f1 	udiv	r3, r3, r1
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d2ce:	f8a0 206a 	strh.w	r2, [r0, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d2d2:	f8a0 3068 	strh.w	r3, [r0, #104]	; 0x68
}
 800d2d6:	4770      	bx	lr
 800d2d8:	08019838 	.word	0x08019838
 800d2dc:	08019830 	.word	0x08019830

0800d2e0 <HAL_UARTEx_WakeupCallback>:
}
 800d2e0:	4770      	bx	lr
 800d2e2:	bf00      	nop

0800d2e4 <HAL_UARTEx_RxFifoFullCallback>:
 800d2e4:	4770      	bx	lr
 800d2e6:	bf00      	nop

0800d2e8 <HAL_UARTEx_TxFifoEmptyCallback>:
 800d2e8:	4770      	bx	lr
 800d2ea:	bf00      	nop

0800d2ec <HAL_UARTEx_EnableFifoMode>:
{
 800d2ec:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 800d2ee:	f890 3084 	ldrb.w	r3, [r0, #132]	; 0x84
 800d2f2:	2b01      	cmp	r3, #1
 800d2f4:	d01b      	beq.n	800d32e <HAL_UARTEx_EnableFifoMode+0x42>
 800d2f6:	2101      	movs	r1, #1
  huart->gState = HAL_UART_STATE_BUSY;
 800d2f8:	2224      	movs	r2, #36	; 0x24
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 800d2fa:	f04f 5500 	mov.w	r5, #536870912	; 0x20000000
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d2fe:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(huart);
 800d300:	f880 1084 	strb.w	r1, [r0, #132]	; 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 800d304:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d308:	681a      	ldr	r2, [r3, #0]
  __HAL_UART_DISABLE(huart);
 800d30a:	6819      	ldr	r1, [r3, #0]
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 800d30c:	432a      	orrs	r2, r5
  __HAL_UART_DISABLE(huart);
 800d30e:	f021 0101 	bic.w	r1, r1, #1
 800d312:	6019      	str	r1, [r3, #0]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 800d314:	6645      	str	r5, [r0, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d316:	601a      	str	r2, [r3, #0]
 800d318:	f7ff ffc2 	bl	800d2a0 <UARTEx_SetNbDataToProcess.part.0>
 800d31c:	4604      	mov	r4, r0
  __HAL_UNLOCK(huart);
 800d31e:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 800d320:	2220      	movs	r2, #32
  __HAL_UNLOCK(huart);
 800d322:	f884 3084 	strb.w	r3, [r4, #132]	; 0x84
  return HAL_OK;
 800d326:	4618      	mov	r0, r3
  huart->gState = HAL_UART_STATE_READY;
 800d328:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
}
 800d32c:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 800d32e:	2002      	movs	r0, #2
}
 800d330:	bd38      	pop	{r3, r4, r5, pc}
 800d332:	bf00      	nop

0800d334 <HAL_UARTEx_SetTxFifoThreshold>:
  __HAL_LOCK(huart);
 800d334:	f890 3084 	ldrb.w	r3, [r0, #132]	; 0x84
 800d338:	2b01      	cmp	r3, #1
 800d33a:	d023      	beq.n	800d384 <HAL_UARTEx_SetTxFifoThreshold+0x50>
{
 800d33c:	b570      	push	{r4, r5, r6, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 800d33e:	2224      	movs	r2, #36	; 0x24
  __HAL_LOCK(huart);
 800d340:	2501      	movs	r5, #1
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d342:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(huart);
 800d344:	f880 5084 	strb.w	r5, [r0, #132]	; 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 800d348:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d34c:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 800d34e:	681a      	ldr	r2, [r3, #0]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800d350:	6e46      	ldr	r6, [r0, #100]	; 0x64
  __HAL_UART_DISABLE(huart);
 800d352:	f022 0201 	bic.w	r2, r2, #1
 800d356:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800d358:	689a      	ldr	r2, [r3, #8]
 800d35a:	4604      	mov	r4, r0
 800d35c:	f022 4260 	bic.w	r2, r2, #3758096384	; 0xe0000000
 800d360:	4311      	orrs	r1, r2
 800d362:	6099      	str	r1, [r3, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800d364:	b156      	cbz	r6, 800d37c <HAL_UARTEx_SetTxFifoThreshold+0x48>
 800d366:	f7ff ff9b 	bl	800d2a0 <UARTEx_SetNbDataToProcess.part.0>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d36a:	6803      	ldr	r3, [r0, #0]
  __HAL_UNLOCK(huart);
 800d36c:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 800d36e:	2220      	movs	r2, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d370:	601d      	str	r5, [r3, #0]
  __HAL_UNLOCK(huart);
 800d372:	f884 0084 	strb.w	r0, [r4, #132]	; 0x84
  huart->gState = HAL_UART_STATE_READY;
 800d376:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
}
 800d37a:	bd70      	pop	{r4, r5, r6, pc}
    huart->NbRxDataToProcess = 1U;
 800d37c:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 800d380:	6682      	str	r2, [r0, #104]	; 0x68
 800d382:	e7f3      	b.n	800d36c <HAL_UARTEx_SetTxFifoThreshold+0x38>
  __HAL_LOCK(huart);
 800d384:	2002      	movs	r0, #2
}
 800d386:	4770      	bx	lr

0800d388 <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 800d388:	f890 3084 	ldrb.w	r3, [r0, #132]	; 0x84
 800d38c:	2b01      	cmp	r3, #1
 800d38e:	d023      	beq.n	800d3d8 <HAL_UARTEx_SetRxFifoThreshold+0x50>
{
 800d390:	b570      	push	{r4, r5, r6, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 800d392:	2224      	movs	r2, #36	; 0x24
  __HAL_LOCK(huart);
 800d394:	2501      	movs	r5, #1
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d396:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(huart);
 800d398:	f880 5084 	strb.w	r5, [r0, #132]	; 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 800d39c:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d3a0:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 800d3a2:	681a      	ldr	r2, [r3, #0]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800d3a4:	6e46      	ldr	r6, [r0, #100]	; 0x64
  __HAL_UART_DISABLE(huart);
 800d3a6:	f022 0201 	bic.w	r2, r2, #1
 800d3aa:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800d3ac:	689a      	ldr	r2, [r3, #8]
 800d3ae:	4604      	mov	r4, r0
 800d3b0:	f022 6260 	bic.w	r2, r2, #234881024	; 0xe000000
 800d3b4:	4311      	orrs	r1, r2
 800d3b6:	6099      	str	r1, [r3, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800d3b8:	b156      	cbz	r6, 800d3d0 <HAL_UARTEx_SetRxFifoThreshold+0x48>
 800d3ba:	f7ff ff71 	bl	800d2a0 <UARTEx_SetNbDataToProcess.part.0>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d3be:	6803      	ldr	r3, [r0, #0]
  __HAL_UNLOCK(huart);
 800d3c0:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 800d3c2:	2220      	movs	r2, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d3c4:	601d      	str	r5, [r3, #0]
  __HAL_UNLOCK(huart);
 800d3c6:	f884 0084 	strb.w	r0, [r4, #132]	; 0x84
  huart->gState = HAL_UART_STATE_READY;
 800d3ca:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
}
 800d3ce:	bd70      	pop	{r4, r5, r6, pc}
    huart->NbRxDataToProcess = 1U;
 800d3d0:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 800d3d4:	6682      	str	r2, [r0, #104]	; 0x68
 800d3d6:	e7f3      	b.n	800d3c0 <HAL_UARTEx_SetRxFifoThreshold+0x38>
  __HAL_LOCK(huart);
 800d3d8:	2002      	movs	r0, #2
}
 800d3da:	4770      	bx	lr

0800d3dc <HAL_UARTEx_ReceiveToIdle_DMA>:
{
 800d3dc:	b570      	push	{r4, r5, r6, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 800d3de:	f8d0 608c 	ldr.w	r6, [r0, #140]	; 0x8c
 800d3e2:	2e20      	cmp	r6, #32
 800d3e4:	d103      	bne.n	800d3ee <HAL_UARTEx_ReceiveToIdle_DMA+0x12>
    if ((pData == NULL) || (Size == 0U))
 800d3e6:	b101      	cbz	r1, 800d3ea <HAL_UARTEx_ReceiveToIdle_DMA+0xe>
 800d3e8:	b91a      	cbnz	r2, 800d3f2 <HAL_UARTEx_ReceiveToIdle_DMA+0x16>
      return HAL_ERROR;
 800d3ea:	2001      	movs	r0, #1
}
 800d3ec:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_BUSY;
 800d3ee:	2002      	movs	r0, #2
}
 800d3f0:	bd70      	pop	{r4, r5, r6, pc}
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800d3f2:	2501      	movs	r5, #1
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d3f4:	2300      	movs	r3, #0
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800d3f6:	66c5      	str	r5, [r0, #108]	; 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d3f8:	6703      	str	r3, [r0, #112]	; 0x70
    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800d3fa:	4604      	mov	r4, r0
 800d3fc:	f7ff fee0 	bl	800d1c0 <UART_Start_Receive_DMA>
    if (status == HAL_OK)
 800d400:	2800      	cmp	r0, #0
 800d402:	d1f3      	bne.n	800d3ec <HAL_UARTEx_ReceiveToIdle_DMA+0x10>
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d404:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800d406:	42ab      	cmp	r3, r5
 800d408:	d1ef      	bne.n	800d3ea <HAL_UARTEx_ReceiveToIdle_DMA+0xe>
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d40a:	2310      	movs	r3, #16
 800d40c:	6822      	ldr	r2, [r4, #0]
 800d40e:	6213      	str	r3, [r2, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d410:	e852 3f00 	ldrex	r3, [r2]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d414:	f043 0310 	orr.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d418:	e842 3100 	strex	r1, r3, [r2]
 800d41c:	2900      	cmp	r1, #0
 800d41e:	d1f7      	bne.n	800d410 <HAL_UARTEx_ReceiveToIdle_DMA+0x34>
}
 800d420:	bd70      	pop	{r4, r5, r6, pc}
 800d422:	bf00      	nop

0800d424 <NMI_Handler>:
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
}
 800d424:	4770      	bx	lr
 800d426:	bf00      	nop

0800d428 <HardFault_Handler>:
  * @retval None
  */
void HardFault_Handler(void)
{
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 800d428:	e7fe      	b.n	800d428 <HardFault_Handler>
 800d42a:	bf00      	nop

0800d42c <MemManage_Handler>:
  * @retval None
  */
void MemManage_Handler(void)
{
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 800d42c:	e7fe      	b.n	800d42c <MemManage_Handler>
 800d42e:	bf00      	nop

0800d430 <BusFault_Handler>:
  * @retval None
  */
void BusFault_Handler(void)
{
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 800d430:	e7fe      	b.n	800d430 <BusFault_Handler>
 800d432:	bf00      	nop

0800d434 <UsageFault_Handler>:
  * @retval None
  */
void UsageFault_Handler(void)
{
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 800d434:	e7fe      	b.n	800d434 <UsageFault_Handler>
 800d436:	bf00      	nop

0800d438 <DebugMon_Handler>:
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
  while (1)
 800d438:	e7fe      	b.n	800d438 <DebugMon_Handler>
 800d43a:	bf00      	nop

0800d43c <GPDMA1_Channel0_IRQHandler>:
void GPDMA1_Channel0_IRQHandler(void)
{
  /* USER CODE BEGIN GPDMA1_Channel0_IRQn 0 */

  /* USER CODE END GPDMA1_Channel0_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel0);
 800d43c:	4801      	ldr	r0, [pc, #4]	; (800d444 <GPDMA1_Channel0_IRQHandler+0x8>)
 800d43e:	f7f8 bd43 	b.w	8005ec8 <HAL_DMA_IRQHandler>
 800d442:	bf00      	nop
 800d444:	200050cc 	.word	0x200050cc

0800d448 <GPDMA1_Channel1_IRQHandler>:
void GPDMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN GPDMA1_Channel1_IRQn 0 */

  /* USER CODE END GPDMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel1);
 800d448:	4801      	ldr	r0, [pc, #4]	; (800d450 <GPDMA1_Channel1_IRQHandler+0x8>)
 800d44a:	f7f8 bd3d 	b.w	8005ec8 <HAL_DMA_IRQHandler>
 800d44e:	bf00      	nop
 800d450:	20005144 	.word	0x20005144

0800d454 <GPDMA1_Channel2_IRQHandler>:
void GPDMA1_Channel2_IRQHandler(void)
{
  /* USER CODE BEGIN GPDMA1_Channel2_IRQn 0 */

  /* USER CODE END GPDMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel2);
 800d454:	4801      	ldr	r0, [pc, #4]	; (800d45c <GPDMA1_Channel2_IRQHandler+0x8>)
 800d456:	f7f8 bd37 	b.w	8005ec8 <HAL_DMA_IRQHandler>
 800d45a:	bf00      	nop
 800d45c:	200051bc 	.word	0x200051bc

0800d460 <GPDMA1_Channel3_IRQHandler>:
void GPDMA1_Channel3_IRQHandler(void)
{
  /* USER CODE BEGIN GPDMA1_Channel3_IRQn 0 */

  /* USER CODE END GPDMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel3);
 800d460:	4801      	ldr	r0, [pc, #4]	; (800d468 <GPDMA1_Channel3_IRQHandler+0x8>)
 800d462:	f7f8 bd31 	b.w	8005ec8 <HAL_DMA_IRQHandler>
 800d466:	bf00      	nop
 800d468:	20005234 	.word	0x20005234

0800d46c <TIM6_IRQHandler>:
void TIM6_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800d46c:	4801      	ldr	r0, [pc, #4]	; (800d474 <TIM6_IRQHandler+0x8>)
 800d46e:	f7fe bf01 	b.w	800c274 <HAL_TIM_IRQHandler>
 800d472:	bf00      	nop
 800d474:	2000a77c 	.word	0x2000a77c

0800d478 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800d478:	4801      	ldr	r0, [pc, #4]	; (800d480 <USART2_IRQHandler+0x8>)
 800d47a:	f7ff ba51 	b.w	800c920 <HAL_UART_IRQHandler>
 800d47e:	bf00      	nop
 800d480:	200052ac 	.word	0x200052ac

0800d484 <UART4_IRQHandler>:
void UART4_IRQHandler(void)
{
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 800d484:	4801      	ldr	r0, [pc, #4]	; (800d48c <UART4_IRQHandler+0x8>)
 800d486:	f7ff ba4b 	b.w	800c920 <HAL_UART_IRQHandler>
 800d48a:	bf00      	nop
 800d48c:	20005340 	.word	0x20005340

0800d490 <USB_DRD_FS_IRQHandler>:
void USB_DRD_FS_IRQHandler(void)
{
  /* USER CODE BEGIN USB_DRD_FS_IRQn 0 */

  /* USER CODE END USB_DRD_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_DRD_FS);
 800d490:	4801      	ldr	r0, [pc, #4]	; (800d498 <USB_DRD_FS_IRQHandler+0x8>)
 800d492:	f7f9 b855 	b.w	8006540 <HAL_PCD_IRQHandler>
 800d496:	bf00      	nop
 800d498:	200053d8 	.word	0x200053d8

0800d49c <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_DRD_TypeDef *USBx, USB_DRD_CfgTypeDef cfg)
{
 800d49c:	b084      	sub	sp, #16
 800d49e:	f10d 0c04 	add.w	ip, sp, #4
 800d4a2:	e88c 000e 	stmia.w	ip, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  UNUSED(cfg);

  if (USBx == NULL)
 800d4a6:	b168      	cbz	r0, 800d4c4 <USB_CoreInit+0x28>
 800d4a8:	4603      	mov	r3, r0

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800d4aa:	2100      	movs	r1, #0
  USBx->CNTR &= ~USB_CNTR_HOST;
 800d4ac:	6c02      	ldr	r2, [r0, #64]	; 0x40

  return ret;
}
 800d4ae:	b004      	add	sp, #16
  USBx->CNTR &= ~USB_CNTR_HOST;
 800d4b0:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800d4b4:	6402      	str	r2, [r0, #64]	; 0x40
  USBx->CNTR |= USB_CNTR_USBRST;
 800d4b6:	6c02      	ldr	r2, [r0, #64]	; 0x40
 800d4b8:	f042 0201 	orr.w	r2, r2, #1
 800d4bc:	6402      	str	r2, [r0, #64]	; 0x40
  return ret;
 800d4be:	4608      	mov	r0, r1
  USBx->ISTR = 0U;
 800d4c0:	6459      	str	r1, [r3, #68]	; 0x44
}
 800d4c2:	4770      	bx	lr
    return HAL_ERROR;
 800d4c4:	2001      	movs	r0, #1
}
 800d4c6:	b004      	add	sp, #16
 800d4c8:	4770      	bx	lr
 800d4ca:	bf00      	nop

0800d4cc <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_DRD_TypeDef *USBx)
{
 800d4cc:	4603      	mov	r3, r0
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800d4ce:	2200      	movs	r2, #0
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = winterruptmask;
 800d4d0:	f64b 7180 	movw	r1, #49024	; 0xbf80
  USBx->ISTR = 0U;
 800d4d4:	645a      	str	r2, [r3, #68]	; 0x44

  return HAL_OK;
}
 800d4d6:	4610      	mov	r0, r2
  USBx->CNTR = winterruptmask;
 800d4d8:	6419      	str	r1, [r3, #64]	; 0x40
}
 800d4da:	4770      	bx	lr

0800d4dc <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_DRD_TypeDef *USBx)
{
 800d4dc:	4602      	mov	r2, r0
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 800d4de:	6c13      	ldr	r3, [r2, #64]	; 0x40

  return HAL_OK;
}
 800d4e0:	2000      	movs	r0, #0
  USBx->CNTR &= ~winterruptmask;
 800d4e2:	f423 433f 	bic.w	r3, r3, #48896	; 0xbf00
 800d4e6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d4ea:	6413      	str	r3, [r2, #64]	; 0x40
}
 800d4ec:	4770      	bx	lr
 800d4ee:	bf00      	nop

0800d4f0 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_DRD_TypeDef *USBx, USB_DRD_ModeTypeDef mode)
{
 800d4f0:	4603      	mov	r3, r0
  if (mode == USB_DEVICE_MODE)
 800d4f2:	b929      	cbnz	r1, 800d500 <USB_SetCurrentMode+0x10>
  {
    USBx->CNTR &= ~USB_CNTR_HOST;
 800d4f4:	6c02      	ldr	r2, [r0, #64]	; 0x40
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 800d4f6:	4608      	mov	r0, r1
    USBx->CNTR &= ~USB_CNTR_HOST;
 800d4f8:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800d4fc:	641a      	str	r2, [r3, #64]	; 0x40
 800d4fe:	4770      	bx	lr
  else if (mode == USB_HOST_MODE)
 800d500:	2901      	cmp	r1, #1
 800d502:	d105      	bne.n	800d510 <USB_SetCurrentMode+0x20>
    USBx->CNTR |= USB_CNTR_HOST;
 800d504:	6c02      	ldr	r2, [r0, #64]	; 0x40
  return HAL_OK;
 800d506:	2000      	movs	r0, #0
    USBx->CNTR |= USB_CNTR_HOST;
 800d508:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800d50c:	641a      	str	r2, [r3, #64]	; 0x40
 800d50e:	4770      	bx	lr
    return HAL_ERROR;
 800d510:	2001      	movs	r0, #1
}
 800d512:	4770      	bx	lr

0800d514 <USB_DevInit>:
  * @param  cfg  pointer to a USB_DRD_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_DRD_TypeDef *USBx, USB_DRD_CfgTypeDef cfg)
{
 800d514:	b084      	sub	sp, #16
 800d516:	f10d 0c04 	add.w	ip, sp, #4
 800d51a:	e88c 000e 	stmia.w	ip, {r1, r2, r3}
 800d51e:	4603      	mov	r3, r0

  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Force Reset */
  USBx->CNTR = USB_CNTR_USBRST;
 800d520:	2201      	movs	r2, #1

  /* Set the Device Mode */
  ret = USB_SetCurrentMode(USBx, USB_DEVICE_MODE);

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800d522:	2100      	movs	r1, #0
  USBx->CNTR = USB_CNTR_USBRST;
 800d524:	641a      	str	r2, [r3, #64]	; 0x40
  USBx->CNTR &= ~USB_CNTR_USBRST;
 800d526:	6c1a      	ldr	r2, [r3, #64]	; 0x40

  return ret;
}
 800d528:	4608      	mov	r0, r1
  USBx->CNTR &= ~USB_CNTR_USBRST;
 800d52a:	f022 0201 	bic.w	r2, r2, #1
 800d52e:	641a      	str	r2, [r3, #64]	; 0x40
    USBx->CNTR &= ~USB_CNTR_HOST;
 800d530:	6c1a      	ldr	r2, [r3, #64]	; 0x40
}
 800d532:	b004      	add	sp, #16
    USBx->CNTR &= ~USB_CNTR_HOST;
 800d534:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800d538:	641a      	str	r2, [r3, #64]	; 0x40
  USBx->ISTR = 0U;
 800d53a:	6459      	str	r1, [r3, #68]	; 0x44
}
 800d53c:	4770      	bx	lr
 800d53e:	bf00      	nop

0800d540 <USB_FlushTxFifo>:
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
}
 800d540:	2000      	movs	r0, #0
 800d542:	4770      	bx	lr

0800d544 <USB_FlushRxFifo>:
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
}
 800d544:	2000      	movs	r0, #0
 800d546:	4770      	bx	lr

0800d548 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 800d548:	b5f0      	push	{r4, r5, r6, r7, lr}
  HAL_StatusTypeDef ret = HAL_OK;
  uint32_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800d54a:	780d      	ldrb	r5, [r1, #0]
 800d54c:	4abf      	ldr	r2, [pc, #764]	; (800d84c <USB_ActivateEndpoint+0x304>)
 800d54e:	b22b      	sxth	r3, r5
 800d550:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]

  /* initialize Endpoint */
  switch (ep->type)
 800d554:	f891 c003 	ldrb.w	ip, [r1, #3]
  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800d558:	4022      	ands	r2, r4
  switch (ep->type)
 800d55a:	f1bc 0f03 	cmp.w	ip, #3
 800d55e:	f200 81a3 	bhi.w	800d8a8 <USB_ActivateEndpoint+0x360>
 800d562:	e8df f01c 	tbh	[pc, ip, lsl #1]
 800d566:	00ce      	.short	0x00ce
 800d568:	008b00d1 	.word	0x008b00d1
 800d56c:	0004      	.short	0x0004
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800d56e:	f442 62c0 	orr.w	r2, r2, #1536	; 0x600
    default:
      ret = HAL_ERROR;
      break;
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_VTRX | USB_EP_VTTX));
 800d572:	f248 0680 	movw	r6, #32896	; 0x8080
 800d576:	4332      	orrs	r2, r6
 800d578:	f840 2023 	str.w	r2, [r0, r3, lsl #2]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800d57c:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 800d580:	4cb3      	ldr	r4, [pc, #716]	; (800d850 <USB_ActivateEndpoint+0x308>)
 800d582:	4014      	ands	r4, r2
 800d584:	432c      	orrs	r4, r5
 800d586:	4334      	orrs	r4, r6
 800d588:	f840 4023 	str.w	r4, [r0, r3, lsl #2]

  if (ep->doublebuffer == 0U)
 800d58c:	7b0c      	ldrb	r4, [r1, #12]
 800d58e:	2c00      	cmp	r4, #0
 800d590:	f000 8085 	beq.w	800d69e <USB_ActivateEndpoint+0x156>
 800d594:	2400      	movs	r4, #0
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800d596:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
 800d59a:	4aae      	ldr	r2, [pc, #696]	; (800d854 <USB_ActivateEndpoint+0x30c>)
 800d59c:	402a      	ands	r2, r5
 800d59e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800d5a2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800d5a6:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800d5aa:	00da      	lsls	r2, r3, #3
 800d5ac:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 800d5b0:	f502 32b2 	add.w	r2, r2, #91136	; 0x16400
 800d5b4:	6816      	ldr	r6, [r2, #0]
 800d5b6:	4fa8      	ldr	r7, [pc, #672]	; (800d858 <USB_ActivateEndpoint+0x310>)
 800d5b8:	403e      	ands	r6, r7
 800d5ba:	6016      	str	r6, [r2, #0]
 800d5bc:	890e      	ldrh	r6, [r1, #8]
 800d5be:	ea4f 0e96 	mov.w	lr, r6, lsr #2
 800d5c2:	6816      	ldr	r6, [r2, #0]
 800d5c4:	ea46 068e 	orr.w	r6, r6, lr, lsl #2
 800d5c8:	6016      	str	r6, [r2, #0]
 800d5ca:	6855      	ldr	r5, [r2, #4]
 800d5cc:	403d      	ands	r5, r7
 800d5ce:	6055      	str	r5, [r2, #4]
 800d5d0:	894d      	ldrh	r5, [r1, #10]
 800d5d2:	ea4f 0e95 	mov.w	lr, r5, lsr #2
 800d5d6:	6855      	ldr	r5, [r2, #4]
 800d5d8:	ea45 058e 	orr.w	r5, r5, lr, lsl #2
 800d5dc:	6055      	str	r5, [r2, #4]

    if (ep->is_in == 0U)
 800d5de:	784d      	ldrb	r5, [r1, #1]
 800d5e0:	2d00      	cmp	r5, #0
 800d5e2:	f040 80dd 	bne.w	800d7a0 <USB_ActivateEndpoint+0x258>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d5e6:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
 800d5ea:	046e      	lsls	r6, r5, #17
 800d5ec:	d509      	bpl.n	800d602 <USB_ActivateEndpoint+0xba>
 800d5ee:	f850 6023 	ldr.w	r6, [r0, r3, lsl #2]
 800d5f2:	4d97      	ldr	r5, [pc, #604]	; (800d850 <USB_ActivateEndpoint+0x308>)
 800d5f4:	4035      	ands	r5, r6
 800d5f6:	f445 4540 	orr.w	r5, r5, #49152	; 0xc000
 800d5fa:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 800d5fe:	f840 5023 	str.w	r5, [r0, r3, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800d602:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
 800d606:	066d      	lsls	r5, r5, #25
 800d608:	d509      	bpl.n	800d61e <USB_ActivateEndpoint+0xd6>
 800d60a:	f850 6023 	ldr.w	r6, [r0, r3, lsl #2]
 800d60e:	4d90      	ldr	r5, [pc, #576]	; (800d850 <USB_ActivateEndpoint+0x308>)
 800d610:	4035      	ands	r5, r6
 800d612:	f445 4500 	orr.w	r5, r5, #32768	; 0x8000
 800d616:	f045 05c0 	orr.w	r5, r5, #192	; 0xc0
 800d61a:	f840 5023 	str.w	r5, [r0, r3, lsl #2]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800d61e:	690d      	ldr	r5, [r1, #16]
 800d620:	6811      	ldr	r1, [r2, #0]
 800d622:	f021 417c 	bic.w	r1, r1, #4227858432	; 0xfc000000
 800d626:	6011      	str	r1, [r2, #0]
 800d628:	2d00      	cmp	r5, #0
 800d62a:	f000 80f1 	beq.w	800d810 <USB_ActivateEndpoint+0x2c8>
 800d62e:	2d3e      	cmp	r5, #62	; 0x3e
 800d630:	f200 8124 	bhi.w	800d87c <USB_ActivateEndpoint+0x334>
 800d634:	6811      	ldr	r1, [r2, #0]
 800d636:	086e      	lsrs	r6, r5, #1
 800d638:	07ef      	lsls	r7, r5, #31
 800d63a:	bf48      	it	mi
 800d63c:	3601      	addmi	r6, #1
 800d63e:	ea41 6186 	orr.w	r1, r1, r6, lsl #26
 800d642:	6011      	str	r1, [r2, #0]
 800d644:	6851      	ldr	r1, [r2, #4]
 800d646:	f021 417c 	bic.w	r1, r1, #4227858432	; 0xfc000000
 800d64a:	6051      	str	r1, [r2, #4]
 800d64c:	6851      	ldr	r1, [r2, #4]
 800d64e:	ea41 6186 	orr.w	r1, r1, r6, lsl #26
 800d652:	6051      	str	r1, [r2, #4]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800d654:	f248 0580 	movw	r5, #32896	; 0x8080
 800d658:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 800d65c:	4a7f      	ldr	r2, [pc, #508]	; (800d85c <USB_ActivateEndpoint+0x314>)
 800d65e:	400a      	ands	r2, r1
 800d660:	f482 5240 	eor.w	r2, r2, #12288	; 0x3000
 800d664:	432a      	orrs	r2, r5
 800d666:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800d66a:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 800d66e:	497c      	ldr	r1, [pc, #496]	; (800d860 <USB_ActivateEndpoint+0x318>)
 800d670:	4011      	ands	r1, r2
 800d672:	4329      	orrs	r1, r5
 800d674:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
}
 800d678:	4620      	mov	r0, r4
 800d67a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_VTRX | USB_EP_VTTX));
 800d67c:	f248 0480 	movw	r4, #32896	; 0x8080
 800d680:	4322      	orrs	r2, r4
 800d682:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800d686:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 800d68a:	4e71      	ldr	r6, [pc, #452]	; (800d850 <USB_ActivateEndpoint+0x308>)
 800d68c:	4032      	ands	r2, r6
 800d68e:	432a      	orrs	r2, r5
 800d690:	4322      	orrs	r2, r4
 800d692:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
  if (ep->doublebuffer == 0U)
 800d696:	7b0c      	ldrb	r4, [r1, #12]
 800d698:	2c00      	cmp	r4, #0
 800d69a:	f040 80cb 	bne.w	800d834 <USB_ActivateEndpoint+0x2ec>
    if (ep->is_in != 0U)
 800d69e:	784a      	ldrb	r2, [r1, #1]
 800d6a0:	2a00      	cmp	r2, #0
 800d6a2:	d03e      	beq.n	800d722 <USB_ActivateEndpoint+0x1da>
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800d6a4:	00da      	lsls	r2, r3, #3
 800d6a6:	88c9      	ldrh	r1, [r1, #6]
 800d6a8:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 800d6ac:	f502 32b2 	add.w	r2, r2, #91136	; 0x16400
 800d6b0:	088d      	lsrs	r5, r1, #2
 800d6b2:	6811      	ldr	r1, [r2, #0]
 800d6b4:	0c09      	lsrs	r1, r1, #16
 800d6b6:	0409      	lsls	r1, r1, #16
 800d6b8:	6011      	str	r1, [r2, #0]
 800d6ba:	6811      	ldr	r1, [r2, #0]
 800d6bc:	ea41 0185 	orr.w	r1, r1, r5, lsl #2
 800d6c0:	6011      	str	r1, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800d6c2:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 800d6c6:	0652      	lsls	r2, r2, #25
 800d6c8:	d509      	bpl.n	800d6de <USB_ActivateEndpoint+0x196>
 800d6ca:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 800d6ce:	4a60      	ldr	r2, [pc, #384]	; (800d850 <USB_ActivateEndpoint+0x308>)
 800d6d0:	400a      	ands	r2, r1
 800d6d2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800d6d6:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 800d6da:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800d6de:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 800d6e2:	4a5f      	ldr	r2, [pc, #380]	; (800d860 <USB_ActivateEndpoint+0x318>)
      if (ep->type != EP_TYPE_ISOC)
 800d6e4:	f1bc 0f01 	cmp.w	ip, #1
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800d6e8:	ea02 0201 	and.w	r2, r2, r1
      if (ep->type != EP_TYPE_ISOC)
 800d6ec:	d011      	beq.n	800d712 <USB_ActivateEndpoint+0x1ca>
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800d6ee:	f082 0220 	eor.w	r2, r2, #32
 800d6f2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800d6f6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800d6fa:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 800d6fe:	4620      	mov	r0, r4
 800d700:	bdf0      	pop	{r4, r5, r6, r7, pc}
      wEpRegVal |= USB_EP_CONTROL;
 800d702:	f442 7200 	orr.w	r2, r2, #512	; 0x200
      break;
 800d706:	e734      	b.n	800d572 <USB_ActivateEndpoint+0x2a>
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800d708:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
      break;
 800d70c:	e731      	b.n	800d572 <USB_ActivateEndpoint+0x2a>
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800d70e:	f482 5200 	eor.w	r2, r2, #8192	; 0x2000
 800d712:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800d716:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800d71a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 800d71e:	4620      	mov	r0, r4
 800d720:	bdf0      	pop	{r4, r5, r6, r7, pc}
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800d722:	00da      	lsls	r2, r3, #3
 800d724:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 800d728:	f502 32b2 	add.w	r2, r2, #91136	; 0x16400
 800d72c:	6856      	ldr	r6, [r2, #4]
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800d72e:	690f      	ldr	r7, [r1, #16]
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800d730:	0c36      	lsrs	r6, r6, #16
 800d732:	0436      	lsls	r6, r6, #16
 800d734:	6056      	str	r6, [r2, #4]
 800d736:	88ce      	ldrh	r6, [r1, #6]
 800d738:	6851      	ldr	r1, [r2, #4]
 800d73a:	08b6      	lsrs	r6, r6, #2
 800d73c:	ea41 0186 	orr.w	r1, r1, r6, lsl #2
 800d740:	6051      	str	r1, [r2, #4]
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800d742:	6851      	ldr	r1, [r2, #4]
 800d744:	f021 417c 	bic.w	r1, r1, #4227858432	; 0xfc000000
 800d748:	6051      	str	r1, [r2, #4]
 800d74a:	2f00      	cmp	r7, #0
 800d74c:	d06d      	beq.n	800d82a <USB_ActivateEndpoint+0x2e2>
 800d74e:	2f3e      	cmp	r7, #62	; 0x3e
 800d750:	f200 8088 	bhi.w	800d864 <USB_ActivateEndpoint+0x31c>
 800d754:	087e      	lsrs	r6, r7, #1
 800d756:	6851      	ldr	r1, [r2, #4]
 800d758:	07ff      	lsls	r7, r7, #31
 800d75a:	bf48      	it	mi
 800d75c:	3601      	addmi	r6, #1
 800d75e:	ea41 6186 	orr.w	r1, r1, r6, lsl #26
 800d762:	6051      	str	r1, [r2, #4]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d764:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 800d768:	0457      	lsls	r7, r2, #17
 800d76a:	d509      	bpl.n	800d780 <USB_ActivateEndpoint+0x238>
 800d76c:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 800d770:	4a37      	ldr	r2, [pc, #220]	; (800d850 <USB_ActivateEndpoint+0x308>)
 800d772:	400a      	ands	r2, r1
 800d774:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 800d778:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800d77c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800d780:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 800d784:	4a35      	ldr	r2, [pc, #212]	; (800d85c <USB_ActivateEndpoint+0x314>)
 800d786:	400a      	ands	r2, r1
      if (ep->num == 0U)
 800d788:	2d00      	cmp	r5, #0
 800d78a:	d1c0      	bne.n	800d70e <USB_ActivateEndpoint+0x1c6>
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800d78c:	f482 5240 	eor.w	r2, r2, #12288	; 0x3000
 800d790:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800d794:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800d798:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 800d79c:	4620      	mov	r0, r4
 800d79e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d7a0:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 800d7a4:	0451      	lsls	r1, r2, #17
 800d7a6:	d509      	bpl.n	800d7bc <USB_ActivateEndpoint+0x274>
 800d7a8:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 800d7ac:	4a28      	ldr	r2, [pc, #160]	; (800d850 <USB_ActivateEndpoint+0x308>)
 800d7ae:	400a      	ands	r2, r1
 800d7b0:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 800d7b4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800d7b8:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800d7bc:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 800d7c0:	0652      	lsls	r2, r2, #25
 800d7c2:	d509      	bpl.n	800d7d8 <USB_ActivateEndpoint+0x290>
 800d7c4:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 800d7c8:	4a21      	ldr	r2, [pc, #132]	; (800d850 <USB_ActivateEndpoint+0x308>)
 800d7ca:	400a      	ands	r2, r1
 800d7cc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800d7d0:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 800d7d4:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800d7d8:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 800d7dc:	4a20      	ldr	r2, [pc, #128]	; (800d860 <USB_ActivateEndpoint+0x318>)
      if (ep->type != EP_TYPE_ISOC)
 800d7de:	f1bc 0f01 	cmp.w	ip, #1
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800d7e2:	ea02 0201 	and.w	r2, r2, r1
 800d7e6:	bf18      	it	ne
 800d7e8:	f082 0220 	eorne.w	r2, r2, #32
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800d7ec:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800d7f0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800d7f4:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800d7f8:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 800d7fc:	4a17      	ldr	r2, [pc, #92]	; (800d85c <USB_ActivateEndpoint+0x314>)
 800d7fe:	400a      	ands	r2, r1
 800d800:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800d804:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800d808:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 800d80c:	4620      	mov	r0, r4
 800d80e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800d810:	6811      	ldr	r1, [r2, #0]
 800d812:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 800d816:	6011      	str	r1, [r2, #0]
 800d818:	6851      	ldr	r1, [r2, #4]
 800d81a:	f021 417c 	bic.w	r1, r1, #4227858432	; 0xfc000000
 800d81e:	6051      	str	r1, [r2, #4]
 800d820:	6851      	ldr	r1, [r2, #4]
 800d822:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 800d826:	6051      	str	r1, [r2, #4]
 800d828:	e714      	b.n	800d654 <USB_ActivateEndpoint+0x10c>
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800d82a:	6851      	ldr	r1, [r2, #4]
 800d82c:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 800d830:	6051      	str	r1, [r2, #4]
 800d832:	e797      	b.n	800d764 <USB_ActivateEndpoint+0x21c>
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800d834:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 800d838:	2400      	movs	r4, #0
 800d83a:	4032      	ands	r2, r6
 800d83c:	f442 4201 	orr.w	r2, r2, #33024	; 0x8100
 800d840:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800d844:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 800d848:	e6af      	b.n	800d5aa <USB_ActivateEndpoint+0x62>
 800d84a:	bf00      	nop
 800d84c:	07ff898f 	.word	0x07ff898f
 800d850:	07ff8f8f 	.word	0x07ff8f8f
 800d854:	07ff8e8f 	.word	0x07ff8e8f
 800d858:	ffff0000 	.word	0xffff0000
 800d85c:	07ffbf8f 	.word	0x07ffbf8f
 800d860:	07ff8fbf 	.word	0x07ff8fbf
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800d864:	097e      	lsrs	r6, r7, #5
 800d866:	06f9      	lsls	r1, r7, #27
 800d868:	6851      	ldr	r1, [r2, #4]
 800d86a:	bf08      	it	eq
 800d86c:	f106 36ff 	addeq.w	r6, r6, #4294967295	; 0xffffffff
 800d870:	ea41 6186 	orr.w	r1, r1, r6, lsl #26
 800d874:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 800d878:	6051      	str	r1, [r2, #4]
 800d87a:	e773      	b.n	800d764 <USB_ActivateEndpoint+0x21c>
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800d87c:	096e      	lsrs	r6, r5, #5
 800d87e:	06ed      	lsls	r5, r5, #27
 800d880:	6815      	ldr	r5, [r2, #0]
 800d882:	bf08      	it	eq
 800d884:	f106 36ff 	addeq.w	r6, r6, #4294967295	; 0xffffffff
 800d888:	ea45 6586 	orr.w	r5, r5, r6, lsl #26
 800d88c:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
 800d890:	6015      	str	r5, [r2, #0]
 800d892:	6851      	ldr	r1, [r2, #4]
 800d894:	f021 417c 	bic.w	r1, r1, #4227858432	; 0xfc000000
 800d898:	6051      	str	r1, [r2, #4]
 800d89a:	6851      	ldr	r1, [r2, #4]
 800d89c:	ea41 6186 	orr.w	r1, r1, r6, lsl #26
 800d8a0:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 800d8a4:	6051      	str	r1, [r2, #4]
 800d8a6:	e6d5      	b.n	800d654 <USB_ActivateEndpoint+0x10c>
  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_VTRX | USB_EP_VTTX));
 800d8a8:	f248 0680 	movw	r6, #32896	; 0x8080
 800d8ac:	4332      	orrs	r2, r6
 800d8ae:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800d8b2:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 800d8b6:	4c06      	ldr	r4, [pc, #24]	; (800d8d0 <USB_ActivateEndpoint+0x388>)
 800d8b8:	4014      	ands	r4, r2
 800d8ba:	ea44 0205 	orr.w	r2, r4, r5
 800d8be:	4332      	orrs	r2, r6
 800d8c0:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
  if (ep->doublebuffer == 0U)
 800d8c4:	7b0a      	ldrb	r2, [r1, #12]
 800d8c6:	2401      	movs	r4, #1
 800d8c8:	2a00      	cmp	r2, #0
 800d8ca:	f47f ae64 	bne.w	800d596 <USB_ActivateEndpoint+0x4e>
 800d8ce:	e6e6      	b.n	800d69e <USB_ActivateEndpoint+0x156>
 800d8d0:	07ff8f8f 	.word	0x07ff8f8f

0800d8d4 <USB_DeactivateEndpoint>:
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
  if (ep->doublebuffer == 0U)
 800d8d4:	7b0b      	ldrb	r3, [r1, #12]
 800d8d6:	b9a3      	cbnz	r3, 800d902 <USB_DeactivateEndpoint+0x2e>
  {
    if (ep->is_in != 0U)
 800d8d8:	784b      	ldrb	r3, [r1, #1]
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800d8da:	780a      	ldrb	r2, [r1, #0]
    if (ep->is_in != 0U)
 800d8dc:	2b00      	cmp	r3, #0
 800d8de:	d072      	beq.n	800d9c6 <USB_DeactivateEndpoint+0xf2>
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800d8e0:	f850 3022 	ldr.w	r3, [r0, r2, lsl #2]
 800d8e4:	0659      	lsls	r1, r3, #25
 800d8e6:	f100 8093 	bmi.w	800da10 <USB_DeactivateEndpoint+0x13c>

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800d8ea:	f850 1022 	ldr.w	r1, [r0, r2, lsl #2]
 800d8ee:	4b4e      	ldr	r3, [pc, #312]	; (800da28 <USB_DeactivateEndpoint+0x154>)
 800d8f0:	400b      	ands	r3, r1
 800d8f2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800d8f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d8fa:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
}
 800d8fe:	2000      	movs	r0, #0
 800d900:	4770      	bx	lr
    if (ep->is_in == 0U)
 800d902:	784b      	ldrb	r3, [r1, #1]
 800d904:	bb73      	cbnz	r3, 800d964 <USB_DeactivateEndpoint+0x90>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d906:	780b      	ldrb	r3, [r1, #0]
 800d908:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 800d90c:	0451      	lsls	r1, r2, #17
 800d90e:	d509      	bpl.n	800d924 <USB_DeactivateEndpoint+0x50>
 800d910:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 800d914:	4a45      	ldr	r2, [pc, #276]	; (800da2c <USB_DeactivateEndpoint+0x158>)
 800d916:	400a      	ands	r2, r1
 800d918:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 800d91c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800d920:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800d924:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 800d928:	0652      	lsls	r2, r2, #25
 800d92a:	d509      	bpl.n	800d940 <USB_DeactivateEndpoint+0x6c>
 800d92c:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 800d930:	4a3e      	ldr	r2, [pc, #248]	; (800da2c <USB_DeactivateEndpoint+0x158>)
 800d932:	400a      	ands	r2, r1
 800d934:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800d938:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 800d93c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      PCD_TX_DTOG(USBx, ep->num);
 800d940:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 800d944:	4a39      	ldr	r2, [pc, #228]	; (800da2c <USB_DeactivateEndpoint+0x158>)
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800d946:	f248 0c80 	movw	ip, #32896	; 0x8080
      PCD_TX_DTOG(USBx, ep->num);
 800d94a:	400a      	ands	r2, r1
 800d94c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800d950:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 800d954:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800d958:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 800d95c:	4934      	ldr	r1, [pc, #208]	; (800da30 <USB_DeactivateEndpoint+0x15c>)
 800d95e:	4011      	ands	r1, r2
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800d960:	4a31      	ldr	r2, [pc, #196]	; (800da28 <USB_DeactivateEndpoint+0x154>)
 800d962:	e023      	b.n	800d9ac <USB_DeactivateEndpoint+0xd8>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d964:	780b      	ldrb	r3, [r1, #0]
 800d966:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 800d96a:	0451      	lsls	r1, r2, #17
 800d96c:	d509      	bpl.n	800d982 <USB_DeactivateEndpoint+0xae>
 800d96e:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 800d972:	4a2e      	ldr	r2, [pc, #184]	; (800da2c <USB_DeactivateEndpoint+0x158>)
 800d974:	400a      	ands	r2, r1
 800d976:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 800d97a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800d97e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800d982:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 800d986:	0652      	lsls	r2, r2, #25
 800d988:	d437      	bmi.n	800d9fa <USB_DeactivateEndpoint+0x126>
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800d98a:	f248 0c80 	movw	ip, #32896	; 0x8080
      PCD_RX_DTOG(USBx, ep->num);
 800d98e:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 800d992:	4a26      	ldr	r2, [pc, #152]	; (800da2c <USB_DeactivateEndpoint+0x158>)
 800d994:	400a      	ands	r2, r1
 800d996:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 800d99a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800d99e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800d9a2:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 800d9a6:	4920      	ldr	r1, [pc, #128]	; (800da28 <USB_DeactivateEndpoint+0x154>)
 800d9a8:	4011      	ands	r1, r2
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800d9aa:	4a21      	ldr	r2, [pc, #132]	; (800da30 <USB_DeactivateEndpoint+0x15c>)
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800d9ac:	ea41 010c 	orr.w	r1, r1, ip
 800d9b0:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800d9b4:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 800d9b8:	400a      	ands	r2, r1
 800d9ba:	ea42 020c 	orr.w	r2, r2, ip
 800d9be:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 800d9c2:	2000      	movs	r0, #0
 800d9c4:	4770      	bx	lr
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d9c6:	f850 3022 	ldr.w	r3, [r0, r2, lsl #2]
 800d9ca:	045b      	lsls	r3, r3, #17
 800d9cc:	d509      	bpl.n	800d9e2 <USB_DeactivateEndpoint+0x10e>
 800d9ce:	f850 1022 	ldr.w	r1, [r0, r2, lsl #2]
 800d9d2:	4b16      	ldr	r3, [pc, #88]	; (800da2c <USB_DeactivateEndpoint+0x158>)
 800d9d4:	400b      	ands	r3, r1
 800d9d6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800d9da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d9de:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800d9e2:	f850 1022 	ldr.w	r1, [r0, r2, lsl #2]
 800d9e6:	4b12      	ldr	r3, [pc, #72]	; (800da30 <USB_DeactivateEndpoint+0x15c>)
 800d9e8:	400b      	ands	r3, r1
 800d9ea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800d9ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d9f2:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
}
 800d9f6:	2000      	movs	r0, #0
 800d9f8:	4770      	bx	lr
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800d9fa:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 800d9fe:	4a0b      	ldr	r2, [pc, #44]	; (800da2c <USB_DeactivateEndpoint+0x158>)
 800da00:	400a      	ands	r2, r1
 800da02:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800da06:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 800da0a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 800da0e:	e7bc      	b.n	800d98a <USB_DeactivateEndpoint+0xb6>
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800da10:	f850 1022 	ldr.w	r1, [r0, r2, lsl #2]
 800da14:	4b05      	ldr	r3, [pc, #20]	; (800da2c <USB_DeactivateEndpoint+0x158>)
 800da16:	400b      	ands	r3, r1
 800da18:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800da1c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800da20:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800da24:	e761      	b.n	800d8ea <USB_DeactivateEndpoint+0x16>
 800da26:	bf00      	nop
 800da28:	07ff8fbf 	.word	0x07ff8fbf
 800da2c:	07ff8f8f 	.word	0x07ff8f8f
 800da30:	07ffbf8f 	.word	0x07ffbf8f

0800da34 <USB_EPSetStall>:
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
  if (ep->is_in != 0U)
 800da34:	784b      	ldrb	r3, [r1, #1]
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800da36:	780a      	ldrb	r2, [r1, #0]
  if (ep->is_in != 0U)
 800da38:	b16b      	cbz	r3, 800da56 <USB_EPSetStall+0x22>
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800da3a:	f850 1022 	ldr.w	r1, [r0, r2, lsl #2]
 800da3e:	4b0d      	ldr	r3, [pc, #52]	; (800da74 <USB_EPSetStall+0x40>)
 800da40:	400b      	ands	r3, r1
 800da42:	f083 0310 	eor.w	r3, r3, #16
 800da46:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800da4a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800da4e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
  }

  return HAL_OK;
}
 800da52:	2000      	movs	r0, #0
 800da54:	4770      	bx	lr
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800da56:	f850 1022 	ldr.w	r1, [r0, r2, lsl #2]
 800da5a:	4b07      	ldr	r3, [pc, #28]	; (800da78 <USB_EPSetStall+0x44>)
 800da5c:	400b      	ands	r3, r1
 800da5e:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800da62:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800da66:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800da6a:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
}
 800da6e:	2000      	movs	r0, #0
 800da70:	4770      	bx	lr
 800da72:	bf00      	nop
 800da74:	07ff8fbf 	.word	0x07ff8fbf
 800da78:	07ffbf8f 	.word	0x07ffbf8f

0800da7c <USB_EPClearStall>:
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
  if (ep->is_in != 0U)
 800da7c:	784b      	ldrb	r3, [r1, #1]
 800da7e:	b313      	cbz	r3, 800dac6 <USB_EPClearStall+0x4a>
{
 800da80:	b410      	push	{r4}
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800da82:	780a      	ldrb	r2, [r1, #0]
 800da84:	f850 3022 	ldr.w	r3, [r0, r2, lsl #2]
 800da88:	065c      	lsls	r4, r3, #25
 800da8a:	d509      	bpl.n	800daa0 <USB_EPClearStall+0x24>
 800da8c:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]
 800da90:	4b1b      	ldr	r3, [pc, #108]	; (800db00 <USB_EPClearStall+0x84>)
 800da92:	4023      	ands	r3, r4
 800da94:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800da98:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800da9c:	f840 3022 	str.w	r3, [r0, r2, lsl #2]

    if (ep->type != EP_TYPE_ISOC)
 800daa0:	78cb      	ldrb	r3, [r1, #3]
 800daa2:	2b01      	cmp	r3, #1
 800daa4:	d00b      	beq.n	800dabe <USB_EPClearStall+0x42>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800daa6:	f850 1022 	ldr.w	r1, [r0, r2, lsl #2]
 800daaa:	4b16      	ldr	r3, [pc, #88]	; (800db04 <USB_EPClearStall+0x88>)
 800daac:	400b      	ands	r3, r1
 800daae:	f083 0320 	eor.w	r3, r3, #32
 800dab2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800dab6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800daba:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
  }

  return HAL_OK;
}
 800dabe:	2000      	movs	r0, #0
 800dac0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dac4:	4770      	bx	lr
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800dac6:	780a      	ldrb	r2, [r1, #0]
 800dac8:	f850 3022 	ldr.w	r3, [r0, r2, lsl #2]
 800dacc:	045b      	lsls	r3, r3, #17
 800dace:	d509      	bpl.n	800dae4 <USB_EPClearStall+0x68>
 800dad0:	f850 1022 	ldr.w	r1, [r0, r2, lsl #2]
 800dad4:	4b0a      	ldr	r3, [pc, #40]	; (800db00 <USB_EPClearStall+0x84>)
 800dad6:	400b      	ands	r3, r1
 800dad8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800dadc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dae0:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800dae4:	f850 1022 	ldr.w	r1, [r0, r2, lsl #2]
 800dae8:	4b07      	ldr	r3, [pc, #28]	; (800db08 <USB_EPClearStall+0x8c>)
 800daea:	400b      	ands	r3, r1
 800daec:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 800daf0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800daf4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800daf8:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
}
 800dafc:	2000      	movs	r0, #0
 800dafe:	4770      	bx	lr
 800db00:	07ff8f8f 	.word	0x07ff8f8f
 800db04:	07ff8fbf 	.word	0x07ff8fbf
 800db08:	07ffbf8f 	.word	0x07ffbf8f

0800db0c <USB_EPStopXfer>:
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
  /* IN endpoint */
  if (ep->is_in == 1U)
 800db0c:	784b      	ldrb	r3, [r1, #1]
 800db0e:	2b01      	cmp	r3, #1
  {
    if (ep->doublebuffer == 0U)
 800db10:	7b0b      	ldrb	r3, [r1, #12]
  if (ep->is_in == 1U)
 800db12:	d013      	beq.n	800db3c <USB_EPStopXfer+0x30>
      }
    }
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800db14:	b983      	cbnz	r3, 800db38 <USB_EPStopXfer+0x2c>
    {
      if (ep->type != EP_TYPE_ISOC)
 800db16:	78cb      	ldrb	r3, [r1, #3]
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800db18:	780a      	ldrb	r2, [r1, #0]
      if (ep->type != EP_TYPE_ISOC)
 800db1a:	2b01      	cmp	r3, #1
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800db1c:	f850 1022 	ldr.w	r1, [r0, r2, lsl #2]
 800db20:	4b15      	ldr	r3, [pc, #84]	; (800db78 <USB_EPStopXfer+0x6c>)
 800db22:	ea03 0301 	and.w	r3, r3, r1
      if (ep->type != EP_TYPE_ISOC)
 800db26:	d01e      	beq.n	800db66 <USB_EPStopXfer+0x5a>
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800db28:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800db2c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800db30:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800db34:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
      }
    }
  }

  return HAL_OK;
}
 800db38:	2000      	movs	r0, #0
 800db3a:	4770      	bx	lr
    if (ep->doublebuffer == 0U)
 800db3c:	2b00      	cmp	r3, #0
 800db3e:	d1fb      	bne.n	800db38 <USB_EPStopXfer+0x2c>
      if (ep->type != EP_TYPE_ISOC)
 800db40:	78cb      	ldrb	r3, [r1, #3]
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800db42:	780a      	ldrb	r2, [r1, #0]
      if (ep->type != EP_TYPE_ISOC)
 800db44:	2b01      	cmp	r3, #1
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800db46:	f850 1022 	ldr.w	r1, [r0, r2, lsl #2]
 800db4a:	4b0c      	ldr	r3, [pc, #48]	; (800db7c <USB_EPStopXfer+0x70>)
 800db4c:	ea03 0301 	and.w	r3, r3, r1
      if (ep->type != EP_TYPE_ISOC)
 800db50:	d009      	beq.n	800db66 <USB_EPStopXfer+0x5a>
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800db52:	f083 0320 	eor.w	r3, r3, #32
 800db56:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800db5a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800db5e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
}
 800db62:	2000      	movs	r0, #0
 800db64:	4770      	bx	lr
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800db66:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800db6a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800db6e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
}
 800db72:	2000      	movs	r0, #0
 800db74:	4770      	bx	lr
 800db76:	bf00      	nop
 800db78:	07ffbf8f 	.word	0x07ffbf8f
 800db7c:	07ff8fbf 	.word	0x07ff8fbf

0800db80 <USB_SetDevAddress>:
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_DRD_TypeDef *USBx, uint8_t address)
{
  if (address == 0U)
 800db80:	b909      	cbnz	r1, 800db86 <USB_SetDevAddress+0x6>
  {
    /* set device address and enable function */
    USBx->DADDR = USB_DADDR_EF;
 800db82:	2380      	movs	r3, #128	; 0x80
 800db84:	64c3      	str	r3, [r0, #76]	; 0x4c
  }

  return HAL_OK;
}
 800db86:	2000      	movs	r0, #0
 800db88:	4770      	bx	lr
 800db8a:	bf00      	nop

0800db8c <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_DRD_TypeDef *USBx)
{
 800db8c:	4603      	mov	r3, r0
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= USB_BCDR_DPPU;
 800db8e:	6d9a      	ldr	r2, [r3, #88]	; 0x58

  return HAL_OK;
}
 800db90:	2000      	movs	r0, #0
  USBx->BCDR |= USB_BCDR_DPPU;
 800db92:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800db96:	659a      	str	r2, [r3, #88]	; 0x58
}
 800db98:	4770      	bx	lr
 800db9a:	bf00      	nop

0800db9c <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_DRD_TypeDef *USBx)
{
 800db9c:	4603      	mov	r3, r0
  /* Disable DP Pull-Up bit to disconnect the Internal PU resistor on USB DP line */
  USBx->BCDR &= ~(USB_BCDR_DPPU);
 800db9e:	6d9a      	ldr	r2, [r3, #88]	; 0x58

  return HAL_OK;
}
 800dba0:	2000      	movs	r0, #0
  USBx->BCDR &= ~(USB_BCDR_DPPU);
 800dba2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800dba6:	659a      	str	r2, [r3, #88]	; 0x58
}
 800dba8:	4770      	bx	lr
 800dbaa:	bf00      	nop

0800dbac <USB_ReadInterrupts>:
  */
uint32_t USB_ReadInterrupts(USB_DRD_TypeDef const *USBx)
{
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800dbac:	6c40      	ldr	r0, [r0, #68]	; 0x44
  return tmpreg;
}
 800dbae:	4770      	bx	lr

0800dbb0 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_DRD_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800dbb0:	b470      	push	{r4, r5, r6}
  {
    NbWords--;
  }

  /* Get the PMA Buffer pointer */
  pdwVal = (__IO uint32_t *)(USB_DRD_PMAADDR + (uint32_t)wPMABufAddr);
 800dbb2:	f102 4c80 	add.w	ip, r2, #1073741824	; 0x40000000
  uint32_t NbWords = ((uint32_t)wNBytes + 3U) >> 2U;
 800dbb6:	1cde      	adds	r6, r3, #3
  if (remaining_bytes != 0U)
 800dbb8:	f013 0503 	ands.w	r5, r3, #3
  uint32_t NbWords = ((uint32_t)wNBytes + 3U) >> 2U;
 800dbbc:	ea4f 0696 	mov.w	r6, r6, lsr #2
  pdwVal = (__IO uint32_t *)(USB_DRD_PMAADDR + (uint32_t)wPMABufAddr);
 800dbc0:	f50c 3cb2 	add.w	ip, ip, #91136	; 0x16400
  if (remaining_bytes != 0U)
 800dbc4:	d022      	beq.n	800dc0c <USB_WritePMA+0x5c>

  /* Write the Calculated Word into the PMA related Buffer */
  for (count = NbWords; count != 0U; count--)
 800dbc6:	3e01      	subs	r6, #1
 800dbc8:	d00d      	beq.n	800dbe6 <USB_WritePMA+0x36>
  uint8_t *pBuf = pbUsrBuf;
 800dbca:	4608      	mov	r0, r1
 800dbcc:	4662      	mov	r2, ip
 800dbce:	4633      	mov	r3, r6
  {
    *pdwVal = __UNALIGNED_UINT32_READ(pBuf);
 800dbd0:	f850 4b04 	ldr.w	r4, [r0], #4
  for (count = NbWords; count != 0U; count--)
 800dbd4:	3b01      	subs	r3, #1
    *pdwVal = __UNALIGNED_UINT32_READ(pBuf);
 800dbd6:	f842 4b04 	str.w	r4, [r2], #4
  for (count = NbWords; count != 0U; count--)
 800dbda:	d1f9      	bne.n	800dbd0 <USB_WritePMA+0x20>
    pdwVal++;
 800dbdc:	eb0c 0c86 	add.w	ip, ip, r6, lsl #2
    /* Increment pBuf 4 Time as Word Increment */
    pBuf++;
    pBuf++;
    pBuf++;
    pBuf++;
 800dbe0:	eb01 0186 	add.w	r1, r1, r6, lsl #2
  }

  /* When Number of data is not word aligned, write the remaining Byte */
  if (remaining_bytes != 0U)
 800dbe4:	b185      	cbz	r5, 800dc08 <USB_WritePMA+0x58>
  uint8_t *pBuf = pbUsrBuf;
 800dbe6:	2000      	movs	r0, #0
 800dbe8:	3d01      	subs	r5, #1
 800dbea:	1e4c      	subs	r4, r1, #1
 800dbec:	fa11 f385 	uxtah	r3, r1, r5
 800dbf0:	4601      	mov	r1, r0
  {
    WrVal = 0U;

    do
    {
      WrVal |= (uint32_t)(*(uint8_t *)pBuf) << (8U * count);
 800dbf2:	f814 2f01 	ldrb.w	r2, [r4, #1]!
 800dbf6:	4082      	lsls	r2, r0
      count++;
      pBuf++;
      remaining_bytes--;
    } while (remaining_bytes != 0U);
 800dbf8:	42a3      	cmp	r3, r4
      WrVal |= (uint32_t)(*(uint8_t *)pBuf) << (8U * count);
 800dbfa:	ea41 0102 	orr.w	r1, r1, r2
    } while (remaining_bytes != 0U);
 800dbfe:	f100 0008 	add.w	r0, r0, #8
 800dc02:	d1f6      	bne.n	800dbf2 <USB_WritePMA+0x42>

    *pdwVal = WrVal;
 800dc04:	f8cc 1000 	str.w	r1, [ip]
  }
}
 800dc08:	bc70      	pop	{r4, r5, r6}
 800dc0a:	4770      	bx	lr
  for (count = NbWords; count != 0U; count--)
 800dc0c:	2e00      	cmp	r6, #0
 800dc0e:	d1dc      	bne.n	800dbca <USB_WritePMA+0x1a>
 800dc10:	e7fa      	b.n	800dc08 <USB_WritePMA+0x58>
 800dc12:	bf00      	nop

0800dc14 <USB_EPStartXfer>:
{
 800dc14:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (ep->is_in == 1U)
 800dc16:	784b      	ldrb	r3, [r1, #1]
{
 800dc18:	460c      	mov	r4, r1
  if (ep->is_in == 1U)
 800dc1a:	2b01      	cmp	r3, #1
{
 800dc1c:	4605      	mov	r5, r0
 800dc1e:	b083      	sub	sp, #12
  if (ep->is_in == 1U)
 800dc20:	d03d      	beq.n	800dc9e <USB_EPStartXfer+0x8a>
    if (ep->doublebuffer == 0U)
 800dc22:	7b0b      	ldrb	r3, [r1, #12]
 800dc24:	b1c3      	cbz	r3, 800dc58 <USB_EPStartXfer+0x44>
      if (ep->type == EP_TYPE_BULK)
 800dc26:	78cb      	ldrb	r3, [r1, #3]
 800dc28:	2b02      	cmp	r3, #2
 800dc2a:	f000 80d6 	beq.w	800ddda <USB_EPStartXfer+0x1c6>
      else if (ep->type == EP_TYPE_ISOC)
 800dc2e:	2b01      	cmp	r3, #1
 800dc30:	d16b      	bne.n	800dd0a <USB_EPStartXfer+0xf6>
        ep->xfer_len = 0U;
 800dc32:	2300      	movs	r3, #0
 800dc34:	7822      	ldrb	r2, [r4, #0]
 800dc36:	61a3      	str	r3, [r4, #24]
  return HAL_OK;
 800dc38:	2000      	movs	r0, #0
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800dc3a:	b212      	sxth	r2, r2
 800dc3c:	f855 1022 	ldr.w	r1, [r5, r2, lsl #2]
 800dc40:	4ba6      	ldr	r3, [pc, #664]	; (800dedc <USB_EPStartXfer+0x2c8>)
 800dc42:	400b      	ands	r3, r1
 800dc44:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 800dc48:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800dc4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dc50:	f845 3022 	str.w	r3, [r5, r2, lsl #2]
}
 800dc54:	b003      	add	sp, #12
 800dc56:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800dc58:	698b      	ldr	r3, [r1, #24]
 800dc5a:	b96b      	cbnz	r3, 800dc78 <USB_EPStartXfer+0x64>
 800dc5c:	78cb      	ldrb	r3, [r1, #3]
 800dc5e:	b95b      	cbnz	r3, 800dc78 <USB_EPStartXfer+0x64>
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800dc60:	780a      	ldrb	r2, [r1, #0]
 800dc62:	4b9f      	ldr	r3, [pc, #636]	; (800dee0 <USB_EPStartXfer+0x2cc>)
 800dc64:	f850 1022 	ldr.w	r1, [r0, r2, lsl #2]
 800dc68:	400b      	ands	r3, r1
 800dc6a:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800dc6e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dc72:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800dc76:	e00a      	b.n	800dc8e <USB_EPStartXfer+0x7a>
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 800dc78:	7822      	ldrb	r2, [r4, #0]
 800dc7a:	4b9a      	ldr	r3, [pc, #616]	; (800dee4 <USB_EPStartXfer+0x2d0>)
 800dc7c:	f855 1022 	ldr.w	r1, [r5, r2, lsl #2]
 800dc80:	400b      	ands	r3, r1
 800dc82:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800dc86:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dc8a:	f845 3022 	str.w	r3, [r5, r2, lsl #2]
      if (ep->xfer_len > ep->maxpacket)
 800dc8e:	69a3      	ldr	r3, [r4, #24]
 800dc90:	6922      	ldr	r2, [r4, #16]
 800dc92:	4293      	cmp	r3, r2
 800dc94:	d9cd      	bls.n	800dc32 <USB_EPStartXfer+0x1e>
        ep->xfer_len -= ep->maxpacket;
 800dc96:	1a9b      	subs	r3, r3, r2
 800dc98:	61a3      	str	r3, [r4, #24]
 800dc9a:	7822      	ldrb	r2, [r4, #0]
 800dc9c:	e7cc      	b.n	800dc38 <USB_EPStartXfer+0x24>
    if (ep->xfer_len > ep->maxpacket)
 800dc9e:	690a      	ldr	r2, [r1, #16]
 800dca0:	698e      	ldr	r6, [r1, #24]
    if (ep->doublebuffer == 0U)
 800dca2:	7b0b      	ldrb	r3, [r1, #12]
 800dca4:	4296      	cmp	r6, r2
 800dca6:	bf28      	it	cs
 800dca8:	4616      	movcs	r6, r2
 800dcaa:	2b00      	cmp	r3, #0
 800dcac:	f000 8082 	beq.w	800ddb4 <USB_EPStartXfer+0x1a0>
      if (ep->type == EP_TYPE_BULK)
 800dcb0:	78cb      	ldrb	r3, [r1, #3]
 800dcb2:	2b02      	cmp	r3, #2
        if (ep->xfer_len_db > ep->maxpacket)
 800dcb4:	6a0b      	ldr	r3, [r1, #32]
      if (ep->type == EP_TYPE_BULK)
 800dcb6:	d02b      	beq.n	800dd10 <USB_EPStartXfer+0xfc>
        ep->xfer_len_db -= len;
 800dcb8:	1b9b      	subs	r3, r3, r6
 800dcba:	620b      	str	r3, [r1, #32]
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800dcbc:	780b      	ldrb	r3, [r1, #0]
 800dcbe:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800dcc2:	00db      	lsls	r3, r3, #3
 800dcc4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800dcc8:	0652      	lsls	r2, r2, #25
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800dcca:	f503 33b2 	add.w	r3, r3, #91136	; 0x16400
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800dcce:	f140 80a1 	bpl.w	800de14 <USB_EPStartXfer+0x200>
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800dcd2:	685a      	ldr	r2, [r3, #4]
 800dcd4:	b292      	uxth	r2, r2
 800dcd6:	605a      	str	r2, [r3, #4]
 800dcd8:	685a      	ldr	r2, [r3, #4]
 800dcda:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 800dcde:	605a      	str	r2, [r3, #4]
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800dce0:	894a      	ldrh	r2, [r1, #10]
 800dce2:	b2b3      	uxth	r3, r6
 800dce4:	6949      	ldr	r1, [r1, #20]
 800dce6:	f7ff ff63 	bl	800dbb0 <USB_WritePMA>
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800dcea:	7822      	ldrb	r2, [r4, #0]
  return HAL_OK;
 800dcec:	2000      	movs	r0, #0
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800dcee:	f855 1022 	ldr.w	r1, [r5, r2, lsl #2]
 800dcf2:	4b7d      	ldr	r3, [pc, #500]	; (800dee8 <USB_EPStartXfer+0x2d4>)
 800dcf4:	400b      	ands	r3, r1
 800dcf6:	f083 0330 	eor.w	r3, r3, #48	; 0x30
 800dcfa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800dcfe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dd02:	f845 3022 	str.w	r3, [r5, r2, lsl #2]
}
 800dd06:	b003      	add	sp, #12
 800dd08:	bdf0      	pop	{r4, r5, r6, r7, pc}
        return HAL_ERROR;
 800dd0a:	2001      	movs	r0, #1
}
 800dd0c:	b003      	add	sp, #12
 800dd0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if (ep->xfer_len_db > ep->maxpacket)
 800dd10:	429a      	cmp	r2, r3
 800dd12:	f080 80c5 	bcs.w	800dea0 <USB_EPStartXfer+0x28c>
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800dd16:	780b      	ldrb	r3, [r1, #0]
 800dd18:	4a71      	ldr	r2, [pc, #452]	; (800dee0 <USB_EPStartXfer+0x2cc>)
 800dd1a:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 800dd1e:	400a      	ands	r2, r1
 800dd20:	f442 4201 	orr.w	r2, r2, #33024	; 0x8100
 800dd24:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800dd28:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
          ep->xfer_len_db -= len;
 800dd2c:	6a22      	ldr	r2, [r4, #32]
 800dd2e:	1b92      	subs	r2, r2, r6
 800dd30:	6222      	str	r2, [r4, #32]
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800dd32:	f850 7023 	ldr.w	r7, [r0, r3, lsl #2]
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800dd36:	00db      	lsls	r3, r3, #3
 800dd38:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800dd3c:	f017 0740 	ands.w	r7, r7, #64	; 0x40
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800dd40:	f503 33b2 	add.w	r3, r3, #91136	; 0x16400
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800dd44:	d074      	beq.n	800de30 <USB_EPStartXfer+0x21c>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800dd46:	685a      	ldr	r2, [r3, #4]
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800dd48:	6961      	ldr	r1, [r4, #20]
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800dd4a:	b292      	uxth	r2, r2
 800dd4c:	605a      	str	r2, [r3, #4]
 800dd4e:	685a      	ldr	r2, [r3, #4]
 800dd50:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 800dd54:	605a      	str	r2, [r3, #4]
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800dd56:	b2b3      	uxth	r3, r6
 800dd58:	8962      	ldrh	r2, [r4, #10]
 800dd5a:	9301      	str	r3, [sp, #4]
 800dd5c:	f7ff ff28 	bl	800dbb0 <USB_WritePMA>
            if (ep->xfer_len_db > ep->maxpacket)
 800dd60:	6a27      	ldr	r7, [r4, #32]
 800dd62:	6922      	ldr	r2, [r4, #16]
            ep->xfer_buff += len;
 800dd64:	6961      	ldr	r1, [r4, #20]
            if (ep->xfer_len_db > ep->maxpacket)
 800dd66:	4297      	cmp	r7, r2
              ep->xfer_len_db = 0U;
 800dd68:	bf94      	ite	ls
 800dd6a:	2200      	movls	r2, #0
              ep->xfer_len_db -= len;
 800dd6c:	1bba      	subhi	r2, r7, r6
 800dd6e:	6222      	str	r2, [r4, #32]
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800dd70:	7862      	ldrb	r2, [r4, #1]
            ep->xfer_buff += len;
 800dd72:	4431      	add	r1, r6
            if (ep->xfer_len_db > ep->maxpacket)
 800dd74:	9b01      	ldr	r3, [sp, #4]
 800dd76:	bf88      	it	hi
 800dd78:	4637      	movhi	r7, r6
            ep->xfer_buff += len;
 800dd7a:	6161      	str	r1, [r4, #20]
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800dd7c:	bf98      	it	ls
 800dd7e:	b2bb      	uxthls	r3, r7
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800dd80:	2a00      	cmp	r2, #0
 800dd82:	f040 80b3 	bne.w	800deec <USB_EPStartXfer+0x2d8>
 800dd86:	7822      	ldrb	r2, [r4, #0]
 800dd88:	00d2      	lsls	r2, r2, #3
 800dd8a:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 800dd8e:	f502 32b2 	add.w	r2, r2, #91136	; 0x16400
 800dd92:	6810      	ldr	r0, [r2, #0]
 800dd94:	f020 407c 	bic.w	r0, r0, #4227858432	; 0xfc000000
 800dd98:	6010      	str	r0, [r2, #0]
 800dd9a:	2f00      	cmp	r7, #0
 800dd9c:	f040 80c7 	bne.w	800df2e <USB_EPStartXfer+0x31a>
 800dda0:	6810      	ldr	r0, [r2, #0]
 800dda2:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800dda6:	6010      	str	r0, [r2, #0]
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800dda8:	8922      	ldrh	r2, [r4, #8]
 800ddaa:	4628      	mov	r0, r5
 800ddac:	f7ff ff00 	bl	800dbb0 <USB_WritePMA>
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800ddb0:	7822      	ldrb	r2, [r4, #0]
 800ddb2:	e79b      	b.n	800dcec <USB_EPStartXfer+0xd8>
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800ddb4:	88ca      	ldrh	r2, [r1, #6]
 800ddb6:	b2b3      	uxth	r3, r6
 800ddb8:	6949      	ldr	r1, [r1, #20]
 800ddba:	f7ff fef9 	bl	800dbb0 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800ddbe:	7822      	ldrb	r2, [r4, #0]
 800ddc0:	00d3      	lsls	r3, r2, #3
 800ddc2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800ddc6:	f503 33b2 	add.w	r3, r3, #91136	; 0x16400
 800ddca:	6819      	ldr	r1, [r3, #0]
 800ddcc:	b289      	uxth	r1, r1
 800ddce:	6019      	str	r1, [r3, #0]
 800ddd0:	6819      	ldr	r1, [r3, #0]
 800ddd2:	ea41 4606 	orr.w	r6, r1, r6, lsl #16
 800ddd6:	601e      	str	r6, [r3, #0]
 800ddd8:	e788      	b.n	800dcec <USB_EPStartXfer+0xd8>
        if (ep->xfer_count != 0U)
 800ddda:	69cb      	ldr	r3, [r1, #28]
          wEPVal = (uint16_t)PCD_GET_ENDPOINT(USBx, ep->num);
 800dddc:	780a      	ldrb	r2, [r1, #0]
        if (ep->xfer_count != 0U)
 800ddde:	2b00      	cmp	r3, #0
 800dde0:	f43f af2a 	beq.w	800dc38 <USB_EPStartXfer+0x24>
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800dde4:	f244 0340 	movw	r3, #16448	; 0x4040
          wEPVal = (uint16_t)PCD_GET_ENDPOINT(USBx, ep->num);
 800dde8:	b211      	sxth	r1, r2
 800ddea:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800ddee:	ea00 0603 	and.w	r6, r0, r3
 800ddf2:	4383      	bics	r3, r0
 800ddf4:	d002      	beq.n	800ddfc <USB_EPStartXfer+0x1e8>
 800ddf6:	2e00      	cmp	r6, #0
 800ddf8:	f47f af1e 	bne.w	800dc38 <USB_EPStartXfer+0x24>
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800ddfc:	f855 2021 	ldr.w	r2, [r5, r1, lsl #2]
 800de00:	4b37      	ldr	r3, [pc, #220]	; (800dee0 <USB_EPStartXfer+0x2cc>)
 800de02:	4013      	ands	r3, r2
 800de04:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800de08:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800de0c:	f845 3021 	str.w	r3, [r5, r1, lsl #2]
 800de10:	7822      	ldrb	r2, [r4, #0]
 800de12:	e711      	b.n	800dc38 <USB_EPStartXfer+0x24>
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800de14:	681a      	ldr	r2, [r3, #0]
 800de16:	b292      	uxth	r2, r2
 800de18:	601a      	str	r2, [r3, #0]
 800de1a:	681a      	ldr	r2, [r3, #0]
 800de1c:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 800de20:	601a      	str	r2, [r3, #0]
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800de22:	890a      	ldrh	r2, [r1, #8]
 800de24:	b2b3      	uxth	r3, r6
 800de26:	6949      	ldr	r1, [r1, #20]
 800de28:	f7ff fec2 	bl	800dbb0 <USB_WritePMA>
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800de2c:	7822      	ldrb	r2, [r4, #0]
 800de2e:	e75d      	b.n	800dcec <USB_EPStartXfer+0xd8>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800de30:	681a      	ldr	r2, [r3, #0]
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800de32:	6961      	ldr	r1, [r4, #20]
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800de34:	b292      	uxth	r2, r2
 800de36:	601a      	str	r2, [r3, #0]
 800de38:	681a      	ldr	r2, [r3, #0]
 800de3a:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 800de3e:	601a      	str	r2, [r3, #0]
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800de40:	b2b3      	uxth	r3, r6
 800de42:	8922      	ldrh	r2, [r4, #8]
 800de44:	9301      	str	r3, [sp, #4]
 800de46:	f7ff feb3 	bl	800dbb0 <USB_WritePMA>
            if (ep->xfer_len_db > ep->maxpacket)
 800de4a:	f8d4 c020 	ldr.w	ip, [r4, #32]
 800de4e:	6922      	ldr	r2, [r4, #16]
            ep->xfer_buff += len;
 800de50:	6961      	ldr	r1, [r4, #20]
            if (ep->xfer_len_db > ep->maxpacket)
 800de52:	4594      	cmp	ip, r2
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800de54:	7862      	ldrb	r2, [r4, #1]
              ep->xfer_len_db -= len;
 800de56:	bf88      	it	hi
 800de58:	ebac 0706 	subhi.w	r7, ip, r6
            ep->xfer_buff += len;
 800de5c:	4431      	add	r1, r6
            if (ep->xfer_len_db > ep->maxpacket)
 800de5e:	9b01      	ldr	r3, [sp, #4]
 800de60:	bf88      	it	hi
 800de62:	46b4      	movhi	ip, r6
            ep->xfer_buff += len;
 800de64:	6161      	str	r1, [r4, #20]
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800de66:	bf98      	it	ls
 800de68:	fa1f f38c 	uxthls.w	r3, ip
              ep->xfer_len_db -= len;
 800de6c:	6227      	str	r7, [r4, #32]
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800de6e:	2a00      	cmp	r2, #0
 800de70:	d14d      	bne.n	800df0e <USB_EPStartXfer+0x2fa>
 800de72:	7822      	ldrb	r2, [r4, #0]
 800de74:	00d2      	lsls	r2, r2, #3
 800de76:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 800de7a:	f502 32b2 	add.w	r2, r2, #91136	; 0x16400
 800de7e:	6850      	ldr	r0, [r2, #4]
 800de80:	f020 407c 	bic.w	r0, r0, #4227858432	; 0xfc000000
 800de84:	6050      	str	r0, [r2, #4]
 800de86:	f1bc 0f00 	cmp.w	ip, #0
 800de8a:	d15b      	bne.n	800df44 <USB_EPStartXfer+0x330>
 800de8c:	6850      	ldr	r0, [r2, #4]
 800de8e:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800de92:	6050      	str	r0, [r2, #4]
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800de94:	8962      	ldrh	r2, [r4, #10]
 800de96:	4628      	mov	r0, r5
 800de98:	f7ff fe8a 	bl	800dbb0 <USB_WritePMA>
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800de9c:	7822      	ldrb	r2, [r4, #0]
 800de9e:	e725      	b.n	800dcec <USB_EPStartXfer+0xd8>
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800dea0:	780a      	ldrb	r2, [r1, #0]
 800dea2:	4910      	ldr	r1, [pc, #64]	; (800dee4 <USB_EPStartXfer+0x2d0>)
 800dea4:	f850 6022 	ldr.w	r6, [r0, r2, lsl #2]
 800dea8:	4031      	ands	r1, r6
 800deaa:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
 800deae:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 800deb2:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800deb6:	00d2      	lsls	r2, r2, #3
 800deb8:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 800debc:	f502 32b2 	add.w	r2, r2, #91136	; 0x16400
 800dec0:	6811      	ldr	r1, [r2, #0]
 800dec2:	b289      	uxth	r1, r1
 800dec4:	6011      	str	r1, [r2, #0]
 800dec6:	6811      	ldr	r1, [r2, #0]
 800dec8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800decc:	6011      	str	r1, [r2, #0]
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800dece:	b29b      	uxth	r3, r3
 800ded0:	8922      	ldrh	r2, [r4, #8]
 800ded2:	6961      	ldr	r1, [r4, #20]
 800ded4:	f7ff fe6c 	bl	800dbb0 <USB_WritePMA>
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800ded8:	7822      	ldrb	r2, [r4, #0]
 800deda:	e707      	b.n	800dcec <USB_EPStartXfer+0xd8>
 800dedc:	07ffbf8f 	.word	0x07ffbf8f
 800dee0:	07ff8f8f 	.word	0x07ff8f8f
 800dee4:	07ff8e8f 	.word	0x07ff8e8f
 800dee8:	07ff8fbf 	.word	0x07ff8fbf
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800deec:	2a01      	cmp	r2, #1
 800deee:	f47f af5b 	bne.w	800dda8 <USB_EPStartXfer+0x194>
 800def2:	7822      	ldrb	r2, [r4, #0]
 800def4:	00d2      	lsls	r2, r2, #3
 800def6:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 800defa:	f502 32b2 	add.w	r2, r2, #91136	; 0x16400
 800defe:	6810      	ldr	r0, [r2, #0]
 800df00:	b280      	uxth	r0, r0
 800df02:	6010      	str	r0, [r2, #0]
 800df04:	6810      	ldr	r0, [r2, #0]
 800df06:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800df0a:	6017      	str	r7, [r2, #0]
 800df0c:	e74c      	b.n	800dda8 <USB_EPStartXfer+0x194>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800df0e:	2a01      	cmp	r2, #1
 800df10:	d1c0      	bne.n	800de94 <USB_EPStartXfer+0x280>
 800df12:	7822      	ldrb	r2, [r4, #0]
 800df14:	00d2      	lsls	r2, r2, #3
 800df16:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 800df1a:	f502 32b2 	add.w	r2, r2, #91136	; 0x16400
 800df1e:	6850      	ldr	r0, [r2, #4]
 800df20:	b280      	uxth	r0, r0
 800df22:	6050      	str	r0, [r2, #4]
 800df24:	6850      	ldr	r0, [r2, #4]
 800df26:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800df2a:	6050      	str	r0, [r2, #4]
 800df2c:	e7b2      	b.n	800de94 <USB_EPStartXfer+0x280>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800df2e:	2f3e      	cmp	r7, #62	; 0x3e
 800df30:	d816      	bhi.n	800df60 <USB_EPStartXfer+0x34c>
 800df32:	087e      	lsrs	r6, r7, #1
 800df34:	6810      	ldr	r0, [r2, #0]
 800df36:	07ff      	lsls	r7, r7, #31
 800df38:	bf48      	it	mi
 800df3a:	3601      	addmi	r6, #1
 800df3c:	ea40 6086 	orr.w	r0, r0, r6, lsl #26
 800df40:	6010      	str	r0, [r2, #0]
 800df42:	e731      	b.n	800dda8 <USB_EPStartXfer+0x194>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800df44:	f1bc 0f3e 	cmp.w	ip, #62	; 0x3e
 800df48:	d816      	bhi.n	800df78 <USB_EPStartXfer+0x364>
 800df4a:	6850      	ldr	r0, [r2, #4]
 800df4c:	ea4f 065c 	mov.w	r6, ip, lsr #1
 800df50:	f01c 0f01 	tst.w	ip, #1
 800df54:	bf18      	it	ne
 800df56:	3601      	addne	r6, #1
 800df58:	ea40 6086 	orr.w	r0, r0, r6, lsl #26
 800df5c:	6050      	str	r0, [r2, #4]
 800df5e:	e799      	b.n	800de94 <USB_EPStartXfer+0x280>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800df60:	097e      	lsrs	r6, r7, #5
 800df62:	06f8      	lsls	r0, r7, #27
 800df64:	6810      	ldr	r0, [r2, #0]
 800df66:	bf08      	it	eq
 800df68:	f106 36ff 	addeq.w	r6, r6, #4294967295	; 0xffffffff
 800df6c:	ea40 6086 	orr.w	r0, r0, r6, lsl #26
 800df70:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800df74:	6010      	str	r0, [r2, #0]
 800df76:	e717      	b.n	800dda8 <USB_EPStartXfer+0x194>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800df78:	6850      	ldr	r0, [r2, #4]
 800df7a:	ea4f 165c 	mov.w	r6, ip, lsr #5
 800df7e:	f01c 0f1f 	tst.w	ip, #31
 800df82:	bf08      	it	eq
 800df84:	f106 36ff 	addeq.w	r6, r6, #4294967295	; 0xffffffff
 800df88:	ea40 6086 	orr.w	r0, r0, r6, lsl #26
 800df8c:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800df90:	6050      	str	r0, [r2, #4]
 800df92:	e77f      	b.n	800de94 <USB_EPStartXfer+0x280>

0800df94 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_DRD_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800df94:	b570      	push	{r4, r5, r6, lr}
  /*Due to the PMA access 32bit only so the last non word data should be processed alone */
  uint16_t remaining_bytes = wNBytes % 4U;
  uint8_t *pBuf = pbUsrBuf;

  /* Get the PMA Buffer pointer */
  pdwVal = (__IO uint32_t *)(USB_DRD_PMAADDR + (uint32_t)wPMABufAddr);
 800df96:	f102 4e80 	add.w	lr, r2, #1073741824	; 0x40000000
  uint32_t NbWords = ((uint32_t)wNBytes + 3U) >> 2U;
 800df9a:	1cde      	adds	r6, r3, #3

  /* if nbre of byte is not word aligned decrement the nbre of word*/
  if (remaining_bytes != 0U)
 800df9c:	f013 0503 	ands.w	r5, r3, #3
  uint32_t NbWords = ((uint32_t)wNBytes + 3U) >> 2U;
 800dfa0:	ea4f 0696 	mov.w	r6, r6, lsr #2
  pdwVal = (__IO uint32_t *)(USB_DRD_PMAADDR + (uint32_t)wPMABufAddr);
 800dfa4:	f50e 3eb2 	add.w	lr, lr, #91136	; 0x16400
  if (remaining_bytes != 0U)
 800dfa8:	d026      	beq.n	800dff8 <USB_ReadPMA+0x64>
  {
    NbWords--;
  }

  /*Read the Calculated Word From the PMA related Buffer*/
  for (count = NbWords; count != 0U; count--)
 800dfaa:	3e01      	subs	r6, #1
 800dfac:	d014      	beq.n	800dfd8 <USB_ReadPMA+0x44>
 800dfae:	eba1 0c02 	sub.w	ip, r1, r2
{
 800dfb2:	4630      	mov	r0, r6
 800dfb4:	4672      	mov	r2, lr
  {
    __UNALIGNED_UINT32_WRITE(pBuf, *pdwVal);
 800dfb6:	eb02 030c 	add.w	r3, r2, ip
 800dfba:	6814      	ldr	r4, [r2, #0]
 800dfbc:	f103 4340 	add.w	r3, r3, #3221225472	; 0xc0000000
 800dfc0:	f5a3 33b2 	sub.w	r3, r3, #91136	; 0x16400
  for (count = NbWords; count != 0U; count--)
 800dfc4:	3801      	subs	r0, #1
    __UNALIGNED_UINT32_WRITE(pBuf, *pdwVal);
 800dfc6:	601c      	str	r4, [r3, #0]

    pdwVal++;
 800dfc8:	f102 0204 	add.w	r2, r2, #4
  for (count = NbWords; count != 0U; count--)
 800dfcc:	d1f3      	bne.n	800dfb6 <USB_ReadPMA+0x22>
    pdwVal++;
 800dfce:	eb0e 0e86 	add.w	lr, lr, r6, lsl #2
    pBuf++;
    pBuf++;
    pBuf++;
    pBuf++;
 800dfd2:	eb01 0186 	add.w	r1, r1, r6, lsl #2
  }

  /*When Number of data is not word aligned, read the remaining byte*/
  if (remaining_bytes != 0U)
 800dfd6:	b175      	cbz	r5, 800dff6 <USB_ReadPMA+0x62>
  {
    RdVal = *(__IO uint32_t *)pdwVal;
 800dfd8:	2200      	movs	r2, #0
 800dfda:	1e6b      	subs	r3, r5, #1
 800dfdc:	b29b      	uxth	r3, r3
 800dfde:	3301      	adds	r3, #1
 800dfe0:	f8de 4000 	ldr.w	r4, [lr]
 800dfe4:	440b      	add	r3, r1

    do
    {
      *(uint8_t *)pBuf = (uint8_t)(RdVal >> (8U * (uint8_t)(count)));
 800dfe6:	fa24 f002 	lsr.w	r0, r4, r2
 800dfea:	f801 0b01 	strb.w	r0, [r1], #1
      count++;
      pBuf++;
      remaining_bytes--;
    } while (remaining_bytes != 0U);
 800dfee:	4299      	cmp	r1, r3
 800dff0:	f102 0208 	add.w	r2, r2, #8
 800dff4:	d1f7      	bne.n	800dfe6 <USB_ReadPMA+0x52>
  }
}
 800dff6:	bd70      	pop	{r4, r5, r6, pc}
  for (count = NbWords; count != 0U; count--)
 800dff8:	2e00      	cmp	r6, #0
 800dffa:	d1d8      	bne.n	800dfae <USB_ReadPMA+0x1a>
}
 800dffc:	bd70      	pop	{r4, r5, r6, pc}
 800dffe:	bf00      	nop

0800e000 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800e000:	b4f0      	push	{r4, r5, r6, r7}
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 800e002:	2200      	movs	r2, #0
  RCC->CR = RCC_CR_HSION;
 800e004:	2701      	movs	r7, #1

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800e006:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800e00a:	491d      	ldr	r1, [pc, #116]	; (800e080 <SystemInit+0x80>)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 800e00c:	4c1d      	ldr	r4, [pc, #116]	; (800e084 <SystemInit+0x84>)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800e00e:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
  RCC->PLL1DIVR = 0x01010280U;
 800e012:	481d      	ldr	r0, [pc, #116]	; (800e088 <SystemInit+0x88>)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800e014:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800e018:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  RCC->CR = RCC_CR_HSION;
 800e01c:	4b1b      	ldr	r3, [pc, #108]	; (800e08c <SystemInit+0x8c>)
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 800e01e:	4d1c      	ldr	r5, [pc, #112]	; (800e090 <SystemInit+0x90>)
  RCC->CR = RCC_CR_HSION;
 800e020:	601f      	str	r7, [r3, #0]
  RCC->CFGR1 = 0U;
 800e022:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 800e024:	621a      	str	r2, [r3, #32]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 800e026:	681f      	ldr	r7, [r3, #0]
 800e028:	403c      	ands	r4, r7
 800e02a:	601c      	str	r4, [r3, #0]
  RCC->PLL1CFGR = 0U;
 800e02c:	629a      	str	r2, [r3, #40]	; 0x28
  RCC->PLL2CFGR = 0U;
 800e02e:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC->PLL3CFGR = 0U;
 800e030:	631a      	str	r2, [r3, #48]	; 0x30
  RCC->PLL1DIVR = 0x01010280U;
 800e032:	6358      	str	r0, [r3, #52]	; 0x34
  RCC->PLL1FRACR = 0x00000000U;
 800e034:	639a      	str	r2, [r3, #56]	; 0x38
  RCC->PLL2DIVR = 0x01010280U;
 800e036:	63d8      	str	r0, [r3, #60]	; 0x3c
  RCC->PLL2FRACR = 0x00000000U;
 800e038:	641a      	str	r2, [r3, #64]	; 0x40
  RCC->PLL3DIVR = 0x01010280U;
 800e03a:	6458      	str	r0, [r3, #68]	; 0x44
  RCC->PLL3FRACR = 0x00000000U;
 800e03c:	649a      	str	r2, [r3, #72]	; 0x48
  RCC->CR &= ~(RCC_CR_HSEBYP);
 800e03e:	6818      	ldr	r0, [r3, #0]
 800e040:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
 800e044:	6018      	str	r0, [r3, #0]
  RCC->CIER = 0U;
 800e046:	651a      	str	r2, [r3, #80]	; 0x50
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800e048:	608e      	str	r6, [r1, #8]
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 800e04a:	69ab      	ldr	r3, [r5, #24]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 800e04c:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 800e050:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 800e054:	d001      	beq.n	800e05a <SystemInit+0x5a>
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
  }
}
 800e056:	bcf0      	pop	{r4, r5, r6, r7}
 800e058:	4770      	bx	lr
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 800e05a:	69eb      	ldr	r3, [r5, #28]
 800e05c:	07db      	lsls	r3, r3, #31
 800e05e:	d503      	bpl.n	800e068 <SystemInit+0x68>
      FLASH->OPTKEYR = 0x08192A3BU;
 800e060:	4a0c      	ldr	r2, [pc, #48]	; (800e094 <SystemInit+0x94>)
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 800e062:	4b0d      	ldr	r3, [pc, #52]	; (800e098 <SystemInit+0x98>)
      FLASH->OPTKEYR = 0x08192A3BU;
 800e064:	60ea      	str	r2, [r5, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 800e066:	60eb      	str	r3, [r5, #12]
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 800e068:	4b09      	ldr	r3, [pc, #36]	; (800e090 <SystemInit+0x90>)
}
 800e06a:	bcf0      	pop	{r4, r5, r6, r7}
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 800e06c:	69da      	ldr	r2, [r3, #28]
 800e06e:	f042 0202 	orr.w	r2, r2, #2
 800e072:	61da      	str	r2, [r3, #28]
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 800e074:	69da      	ldr	r2, [r3, #28]
 800e076:	f042 0201 	orr.w	r2, r2, #1
 800e07a:	61da      	str	r2, [r3, #28]
}
 800e07c:	4770      	bx	lr
 800e07e:	bf00      	nop
 800e080:	e000ed00 	.word	0xe000ed00
 800e084:	eae2eae3 	.word	0xeae2eae3
 800e088:	01010280 	.word	0x01010280
 800e08c:	44020c00 	.word	0x44020c00
 800e090:	40022000 	.word	0x40022000
 800e094:	08192a3b 	.word	0x08192a3b
 800e098:	4c5d6e7f 	.word	0x4c5d6e7f

0800e09c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )

    static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
    {
 800e09c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e0a0:	4604      	mov	r4, r0
        /* Ensure interrupts don't access the task lists while the lists are being
         * updated. */
        taskENTER_CRITICAL();
 800e0a2:	f7f5 f895 	bl	80031d0 <vPortEnterCritical>
        {
            uxCurrentNumberOfTasks = ( UBaseType_t ) ( uxCurrentNumberOfTasks + 1U );
 800e0a6:	4a3e      	ldr	r2, [pc, #248]	; (800e1a0 <prvAddNewTaskToReadyList+0x104>)

            if( pxCurrentTCB == NULL )
 800e0a8:	4d3e      	ldr	r5, [pc, #248]	; (800e1a4 <prvAddNewTaskToReadyList+0x108>)
            uxCurrentNumberOfTasks = ( UBaseType_t ) ( uxCurrentNumberOfTasks + 1U );
 800e0aa:	6813      	ldr	r3, [r2, #0]
 800e0ac:	3301      	adds	r3, #1
 800e0ae:	6013      	str	r3, [r2, #0]
            if( pxCurrentTCB == NULL )
 800e0b0:	682b      	ldr	r3, [r5, #0]
 800e0b2:	2b00      	cmp	r3, #0
 800e0b4:	d042      	beq.n	800e13c <prvAddNewTaskToReadyList+0xa0>
            else
            {
                /* If the scheduler is not already running, make this task the
                 * current task if it is the highest priority task to be created
                 * so far. */
                if( xSchedulerRunning == pdFALSE )
 800e0b6:	4f3c      	ldr	r7, [pc, #240]	; (800e1a8 <prvAddNewTaskToReadyList+0x10c>)
 800e0b8:	683b      	ldr	r3, [r7, #0]
 800e0ba:	2b00      	cmp	r3, #0
 800e0bc:	d036      	beq.n	800e12c <prvAddNewTaskToReadyList+0x90>
                pxNewTCB->uxTCBNumber = uxTaskNumber;
            }
            #endif /* configUSE_TRACE_FACILITY */
            traceTASK_CREATE( pxNewTCB );

            prvAddTaskToReadyList( pxNewTCB );
 800e0be:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800e0c0:	4e3a      	ldr	r6, [pc, #232]	; (800e1ac <prvAddNewTaskToReadyList+0x110>)
 800e0c2:	f04f 0e01 	mov.w	lr, #1
 800e0c6:	eb02 0382 	add.w	r3, r2, r2, lsl #2
 800e0ca:	eb06 0083 	add.w	r0, r6, r3, lsl #2
 800e0ce:	6841      	ldr	r1, [r0, #4]
 800e0d0:	fa0e fe02 	lsl.w	lr, lr, r2
            uxTaskNumber++;
 800e0d4:	f8df 90ec 	ldr.w	r9, [pc, #236]	; 800e1c4 <prvAddNewTaskToReadyList+0x128>
            prvAddTaskToReadyList( pxNewTCB );
 800e0d8:	688a      	ldr	r2, [r1, #8]
 800e0da:	f8df 80ec 	ldr.w	r8, [pc, #236]	; 800e1c8 <prvAddNewTaskToReadyList+0x12c>
 800e0de:	60e2      	str	r2, [r4, #12]
            uxTaskNumber++;
 800e0e0:	f8d9 2000 	ldr.w	r2, [r9]
            prvAddTaskToReadyList( pxNewTCB );
 800e0e4:	009b      	lsls	r3, r3, #2
            uxTaskNumber++;
 800e0e6:	3201      	adds	r2, #1
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 800e0e8:	6462      	str	r2, [r4, #68]	; 0x44
            uxTaskNumber++;
 800e0ea:	f8c9 2000 	str.w	r2, [r9]
            prvAddTaskToReadyList( pxNewTCB );
 800e0ee:	f8d8 2000 	ldr.w	r2, [r8]
 800e0f2:	60a1      	str	r1, [r4, #8]
 800e0f4:	ea4e 0202 	orr.w	r2, lr, r2
 800e0f8:	f8c8 2000 	str.w	r2, [r8]
 800e0fc:	58f2      	ldr	r2, [r6, r3]
 800e0fe:	f104 0e04 	add.w	lr, r4, #4
 800e102:	f102 0c01 	add.w	ip, r2, #1
 800e106:	688a      	ldr	r2, [r1, #8]
 800e108:	f8c2 e004 	str.w	lr, [r2, #4]
 800e10c:	f8c1 e008 	str.w	lr, [r1, #8]
 800e110:	6160      	str	r0, [r4, #20]
 800e112:	f846 c003 	str.w	ip, [r6, r3]

            portSETUP_TCB( pxNewTCB );
        }
        taskEXIT_CRITICAL();
 800e116:	f7f5 f869 	bl	80031ec <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 800e11a:	683b      	ldr	r3, [r7, #0]
 800e11c:	b123      	cbz	r3, 800e128 <prvAddNewTaskToReadyList+0x8c>
        {
            /* If the created task is of a higher priority than the current task
             * then it should run now. */
            taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxNewTCB );
 800e11e:	682a      	ldr	r2, [r5, #0]
 800e120:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800e122:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800e124:	429a      	cmp	r2, r3
 800e126:	d311      	bcc.n	800e14c <prvAddNewTaskToReadyList+0xb0>
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 800e128:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
                    if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800e12c:	682b      	ldr	r3, [r5, #0]
 800e12e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800e130:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e132:	4e1e      	ldr	r6, [pc, #120]	; (800e1ac <prvAddNewTaskToReadyList+0x110>)
 800e134:	4293      	cmp	r3, r2
                        pxCurrentTCB = pxNewTCB;
 800e136:	bf98      	it	ls
 800e138:	602c      	strls	r4, [r5, #0]
 800e13a:	e7c2      	b.n	800e0c2 <prvAddNewTaskToReadyList+0x26>
                pxCurrentTCB = pxNewTCB;
 800e13c:	602c      	str	r4, [r5, #0]
                if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800e13e:	6813      	ldr	r3, [r2, #0]
 800e140:	2b01      	cmp	r3, #1
 800e142:	d007      	beq.n	800e154 <prvAddNewTaskToReadyList+0xb8>
            prvAddTaskToReadyList( pxNewTCB );
 800e144:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800e146:	4e19      	ldr	r6, [pc, #100]	; (800e1ac <prvAddNewTaskToReadyList+0x110>)
 800e148:	4f17      	ldr	r7, [pc, #92]	; (800e1a8 <prvAddNewTaskToReadyList+0x10c>)
 800e14a:	e7ba      	b.n	800e0c2 <prvAddNewTaskToReadyList+0x26>
    }
 800e14c:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
            taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxNewTCB );
 800e150:	f7f5 b832 	b.w	80031b8 <vPortYield>
 800e154:	4e15      	ldr	r6, [pc, #84]	; (800e1ac <prvAddNewTaskToReadyList+0x110>)
 800e156:	4637      	mov	r7, r6
 800e158:	f106 08c8 	add.w	r8, r6, #200	; 0xc8
{
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800e15c:	4638      	mov	r0, r7
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e15e:	3714      	adds	r7, #20
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800e160:	f7f4 f8f6 	bl	8002350 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e164:	45b8      	cmp	r8, r7
 800e166:	d1f9      	bne.n	800e15c <prvAddNewTaskToReadyList+0xc0>
    }

    vListInitialise( &xDelayedTaskList1 );
 800e168:	f8df 9060 	ldr.w	r9, [pc, #96]	; 800e1cc <prvAddNewTaskToReadyList+0x130>
    vListInitialise( &xDelayedTaskList2 );
 800e16c:	f8df 8060 	ldr.w	r8, [pc, #96]	; 800e1d0 <prvAddNewTaskToReadyList+0x134>
    vListInitialise( &xDelayedTaskList1 );
 800e170:	4648      	mov	r0, r9
 800e172:	f7f4 f8ed 	bl	8002350 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 800e176:	4640      	mov	r0, r8
 800e178:	f7f4 f8ea 	bl	8002350 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 800e17c:	480c      	ldr	r0, [pc, #48]	; (800e1b0 <prvAddNewTaskToReadyList+0x114>)
 800e17e:	f7f4 f8e7 	bl	8002350 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 800e182:	480c      	ldr	r0, [pc, #48]	; (800e1b4 <prvAddNewTaskToReadyList+0x118>)
 800e184:	f7f4 f8e4 	bl	8002350 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 800e188:	480b      	ldr	r0, [pc, #44]	; (800e1b8 <prvAddNewTaskToReadyList+0x11c>)
 800e18a:	f7f4 f8e1 	bl	8002350 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 800e18e:	4b0b      	ldr	r3, [pc, #44]	; (800e1bc <prvAddNewTaskToReadyList+0x120>)
 800e190:	4f05      	ldr	r7, [pc, #20]	; (800e1a8 <prvAddNewTaskToReadyList+0x10c>)
 800e192:	f8c3 9000 	str.w	r9, [r3]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800e196:	4b0a      	ldr	r3, [pc, #40]	; (800e1c0 <prvAddNewTaskToReadyList+0x124>)
            prvAddTaskToReadyList( pxNewTCB );
 800e198:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800e19a:	f8c3 8000 	str.w	r8, [r3]
}
 800e19e:	e790      	b.n	800e0c2 <prvAddNewTaskToReadyList+0x26>
 800e1a0:	2000a89c 	.word	0x2000a89c
 800e1a4:	2000a7c8 	.word	0x2000a7c8
 800e1a8:	2000ad58 	.word	0x2000ad58
 800e1ac:	2000a7d4 	.word	0x2000a7d4
 800e1b0:	2000ad44 	.word	0x2000ad44
 800e1b4:	2000ad70 	.word	0x2000ad70
 800e1b8:	2000ad5c 	.word	0x2000ad5c
 800e1bc:	2000a7cc 	.word	0x2000a7cc
 800e1c0:	2000a7d0 	.word	0x2000a7d0
 800e1c4:	2000aaa8 	.word	0x2000aaa8
 800e1c8:	2000acac 	.word	0x2000acac
 800e1cc:	2000acb0 	.word	0x2000acb0
 800e1d0:	2000acc4 	.word	0x2000acc4

0800e1d4 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 800e1d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
    List_t * const pxDelayedList = pxDelayedTaskList;
 800e1d8:	4a24      	ldr	r2, [pc, #144]	; (800e26c <prvAddCurrentTaskToDelayedList+0x98>)
{
 800e1da:	4605      	mov	r5, r0
    List_t * const pxOverflowDelayedList = pxOverflowDelayedTaskList;
 800e1dc:	4b24      	ldr	r3, [pc, #144]	; (800e270 <prvAddCurrentTaskToDelayedList+0x9c>)
    const TickType_t xConstTickCount = xTickCount;
 800e1de:	4825      	ldr	r0, [pc, #148]	; (800e274 <prvAddCurrentTaskToDelayedList+0xa0>)
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e1e0:	4e25      	ldr	r6, [pc, #148]	; (800e278 <prvAddCurrentTaskToDelayedList+0xa4>)
    const TickType_t xConstTickCount = xTickCount;
 800e1e2:	6804      	ldr	r4, [r0, #0]
    List_t * const pxDelayedList = pxDelayedTaskList;
 800e1e4:	f8d2 8000 	ldr.w	r8, [r2]
    List_t * const pxOverflowDelayedList = pxOverflowDelayedTaskList;
 800e1e8:	f8d3 9000 	ldr.w	r9, [r3]
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e1ec:	6830      	ldr	r0, [r6, #0]
{
 800e1ee:	460f      	mov	r7, r1
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e1f0:	3004      	adds	r0, #4
 800e1f2:	f7f4 f8e5 	bl	80023c0 <uxListRemove>
 800e1f6:	b948      	cbnz	r0, 800e20c <prvAddCurrentTaskToDelayedList+0x38>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800e1f8:	2301      	movs	r3, #1
 800e1fa:	6832      	ldr	r2, [r6, #0]
 800e1fc:	491f      	ldr	r1, [pc, #124]	; (800e27c <prvAddCurrentTaskToDelayedList+0xa8>)
 800e1fe:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800e200:	fa03 f202 	lsl.w	r2, r3, r2
 800e204:	680b      	ldr	r3, [r1, #0]
 800e206:	ea23 0302 	bic.w	r3, r3, r2
 800e20a:	600b      	str	r3, [r1, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800e20c:	1c6b      	adds	r3, r5, #1
 800e20e:	d015      	beq.n	800e23c <prvAddCurrentTaskToDelayedList+0x68>
             * does not occur.  This may overflow but this doesn't matter, the
             * kernel will manage it correctly. */
            xTimeToWake = xConstTickCount + xTicksToWait;

            /* The list item will be inserted in wake time order. */
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800e210:	6833      	ldr	r3, [r6, #0]
 800e212:	1964      	adds	r4, r4, r5
            if( xTimeToWake < xConstTickCount )
            {
                /* Wake time has overflowed.  Place this item in the overflow
                 * list. */
                traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
                vListInsert( pxOverflowDelayedList, &( pxCurrentTCB->xStateListItem ) );
 800e214:	6831      	ldr	r1, [r6, #0]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800e216:	605c      	str	r4, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 800e218:	d20a      	bcs.n	800e230 <prvAddCurrentTaskToDelayedList+0x5c>
            else
            {
                /* The wake time has not overflowed, so the current block list
                 * is used. */
                traceMOVED_TASK_TO_DELAYED_LIST();
                vListInsert( pxDelayedList, &( pxCurrentTCB->xStateListItem ) );
 800e21a:	4640      	mov	r0, r8
 800e21c:	3104      	adds	r1, #4
 800e21e:	f7f4 f8b7 	bl	8002390 <vListInsert>

                /* If the task entering the blocked state was placed at the
                 * head of the list of blocked tasks then xNextTaskUnblockTime
                 * needs to be updated too. */
                if( xTimeToWake < xNextTaskUnblockTime )
 800e222:	4b17      	ldr	r3, [pc, #92]	; (800e280 <prvAddCurrentTaskToDelayedList+0xac>)
 800e224:	681a      	ldr	r2, [r3, #0]
 800e226:	42a2      	cmp	r2, r4
                {
                    xNextTaskUnblockTime = xTimeToWake;
 800e228:	bf88      	it	hi
 800e22a:	601c      	strhi	r4, [r3, #0]

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 800e22c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
                vListInsert( pxOverflowDelayedList, &( pxCurrentTCB->xStateListItem ) );
 800e230:	4648      	mov	r0, r9
}
 800e232:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
                vListInsert( pxOverflowDelayedList, &( pxCurrentTCB->xStateListItem ) );
 800e236:	3104      	adds	r1, #4
 800e238:	f7f4 b8aa 	b.w	8002390 <vListInsert>
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800e23c:	2f00      	cmp	r7, #0
 800e23e:	d0e7      	beq.n	800e210 <prvAddCurrentTaskToDelayedList+0x3c>
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e240:	4b10      	ldr	r3, [pc, #64]	; (800e284 <prvAddCurrentTaskToDelayedList+0xb0>)
 800e242:	6830      	ldr	r0, [r6, #0]
 800e244:	685a      	ldr	r2, [r3, #4]
 800e246:	6831      	ldr	r1, [r6, #0]
 800e248:	6082      	str	r2, [r0, #8]
 800e24a:	6890      	ldr	r0, [r2, #8]
 800e24c:	60c8      	str	r0, [r1, #12]
 800e24e:	6831      	ldr	r1, [r6, #0]
 800e250:	6890      	ldr	r0, [r2, #8]
 800e252:	3104      	adds	r1, #4
 800e254:	6041      	str	r1, [r0, #4]
 800e256:	6830      	ldr	r0, [r6, #0]
 800e258:	6819      	ldr	r1, [r3, #0]
 800e25a:	6834      	ldr	r4, [r6, #0]
 800e25c:	3004      	adds	r0, #4
 800e25e:	3101      	adds	r1, #1
 800e260:	6090      	str	r0, [r2, #8]
 800e262:	6019      	str	r1, [r3, #0]
 800e264:	6163      	str	r3, [r4, #20]
}
 800e266:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e26a:	bf00      	nop
 800e26c:	2000a7cc 	.word	0x2000a7cc
 800e270:	2000a7d0 	.word	0x2000a7d0
 800e274:	2000ad84 	.word	0x2000ad84
 800e278:	2000a7c8 	.word	0x2000a7c8
 800e27c:	2000acac 	.word	0x2000acac
 800e280:	2000ad38 	.word	0x2000ad38
 800e284:	2000ad5c 	.word	0x2000ad5c

0800e288 <vTaskSwitchContext.part.0>:
            xYieldPendings[ 0 ] = pdFALSE;
 800e288:	2200      	movs	r2, #0
 800e28a:	4b1d      	ldr	r3, [pc, #116]	; (800e300 <vTaskSwitchContext.part.0+0x78>)
    void vTaskSwitchContext( void )
 800e28c:	b510      	push	{r4, lr}
            taskCHECK_FOR_STACK_OVERFLOW();
 800e28e:	4c1d      	ldr	r4, [pc, #116]	; (800e304 <vTaskSwitchContext.part.0+0x7c>)
            xYieldPendings[ 0 ] = pdFALSE;
 800e290:	601a      	str	r2, [r3, #0]
            taskCHECK_FOR_STACK_OVERFLOW();
 800e292:	6823      	ldr	r3, [r4, #0]
 800e294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e296:	681a      	ldr	r2, [r3, #0]
 800e298:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
 800e29c:	d103      	bne.n	800e2a6 <vTaskSwitchContext.part.0+0x1e>
 800e29e:	685a      	ldr	r2, [r3, #4]
 800e2a0:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
 800e2a4:	d022      	beq.n	800e2ec <vTaskSwitchContext.part.0+0x64>
 800e2a6:	6821      	ldr	r1, [r4, #0]
 800e2a8:	6820      	ldr	r0, [r4, #0]
 800e2aa:	3134      	adds	r1, #52	; 0x34
 800e2ac:	f7f3 f856 	bl	800135c <vApplicationStackOverflowHook>
            taskSELECT_HIGHEST_PRIORITY_TASK();
 800e2b0:	4b15      	ldr	r3, [pc, #84]	; (800e308 <vTaskSwitchContext.part.0+0x80>)
 800e2b2:	681b      	ldr	r3, [r3, #0]
 */
    static portFORCE_INLINE uint32_t ulPortCountLeadingZeros( uint32_t ulBitmap )
    {
        uint32_t ulReturn;

        __asm volatile ( "clz %0, %1" : "=r" ( ulReturn ) : "r" ( ulBitmap ) : "memory" );
 800e2b4:	fab3 f383 	clz	r3, r3
 800e2b8:	f1c3 031f 	rsb	r3, r3, #31
 800e2bc:	4a13      	ldr	r2, [pc, #76]	; (800e30c <vTaskSwitchContext.part.0+0x84>)
 800e2be:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800e2c2:	0099      	lsls	r1, r3, #2
 800e2c4:	5850      	ldr	r0, [r2, r1]
 800e2c6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e2ca:	b160      	cbz	r0, 800e2e6 <vTaskSwitchContext.part.0+0x5e>
 800e2cc:	6858      	ldr	r0, [r3, #4]
 800e2ce:	3108      	adds	r1, #8
 800e2d0:	6840      	ldr	r0, [r0, #4]
 800e2d2:	440a      	add	r2, r1
 800e2d4:	4290      	cmp	r0, r2
 800e2d6:	6058      	str	r0, [r3, #4]
 800e2d8:	bf04      	itt	eq
 800e2da:	68d8      	ldreq	r0, [r3, #12]
 800e2dc:	6058      	streq	r0, [r3, #4]
 800e2de:	68c3      	ldr	r3, [r0, #12]
 800e2e0:	6023      	str	r3, [r4, #0]
            portTASK_SWITCH_HOOK( pxCurrentTCB );
 800e2e2:	6823      	ldr	r3, [r4, #0]
    }
 800e2e4:	bd10      	pop	{r4, pc}
            taskSELECT_HIGHEST_PRIORITY_TASK();
 800e2e6:	f7f5 f8c9 	bl	800347c <ulSetInterruptMask>
 800e2ea:	e7fe      	b.n	800e2ea <vTaskSwitchContext.part.0+0x62>
            taskCHECK_FOR_STACK_OVERFLOW();
 800e2ec:	689a      	ldr	r2, [r3, #8]
 800e2ee:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
 800e2f2:	d1d8      	bne.n	800e2a6 <vTaskSwitchContext.part.0+0x1e>
 800e2f4:	68db      	ldr	r3, [r3, #12]
 800e2f6:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
 800e2fa:	d1d4      	bne.n	800e2a6 <vTaskSwitchContext.part.0+0x1e>
 800e2fc:	e7d8      	b.n	800e2b0 <vTaskSwitchContext.part.0+0x28>
 800e2fe:	bf00      	nop
 800e300:	2000ade4 	.word	0x2000ade4
 800e304:	2000a7c8 	.word	0x2000a7c8
 800e308:	2000acac 	.word	0x2000acac
 800e30c:	2000a7d4 	.word	0x2000a7d4

0800e310 <prvInitialiseNewTask.constprop.0>:
static void prvInitialiseNewTask( TaskFunction_t pxTaskCode,
 800e310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e314:	460c      	mov	r4, r1
 800e316:	9d0a      	ldr	r5, [sp, #40]	; 0x28
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) uxStackDepth * sizeof( StackType_t ) );
 800e318:	ea4f 0982 	mov.w	r9, r2, lsl #2
static void prvInitialiseNewTask( TaskFunction_t pxTaskCode,
 800e31c:	4607      	mov	r7, r0
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) uxStackDepth * sizeof( StackType_t ) );
 800e31e:	21a5      	movs	r1, #165	; 0xa5
 800e320:	464a      	mov	r2, r9
 800e322:	6b28      	ldr	r0, [r5, #48]	; 0x30
static void prvInitialiseNewTask( TaskFunction_t pxTaskCode,
 800e324:	4698      	mov	r8, r3
 800e326:	9e08      	ldr	r6, [sp, #32]
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) uxStackDepth * sizeof( StackType_t ) );
 800e328:	f003 feea 	bl	8012100 <memset>
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 800e32c:	f8d5 a030 	ldr.w	sl, [r5, #48]	; 0x30
    if( pcName != NULL )
 800e330:	b174      	cbz	r4, 800e350 <prvInitialiseNewTask.constprop.0+0x40>
 800e332:	f104 3cff 	add.w	ip, r4, #4294967295	; 0xffffffff
 800e336:	f105 0e33 	add.w	lr, r5, #51	; 0x33
 800e33a:	340f      	adds	r4, #15
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800e33c:	f81c 1f01 	ldrb.w	r1, [ip, #1]!
 800e340:	f80e 1f01 	strb.w	r1, [lr, #1]!
            if( pcName[ x ] == ( char ) 0x00 )
 800e344:	b109      	cbz	r1, 800e34a <prvInitialiseNewTask.constprop.0+0x3a>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e346:	45a4      	cmp	ip, r4
 800e348:	d1f8      	bne.n	800e33c <prvInitialiseNewTask.constprop.0+0x2c>
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1U ] = '\0';
 800e34a:	2300      	movs	r3, #0
 800e34c:	f885 3043 	strb.w	r3, [r5, #67]	; 0x43
    configASSERT( uxPriority < configMAX_PRIORITIES );
 800e350:	2e09      	cmp	r6, #9
 800e352:	d902      	bls.n	800e35a <prvInitialiseNewTask.constprop.0+0x4a>
 800e354:	f7f5 f892 	bl	800347c <ulSetInterruptMask>
 800e358:	e7fe      	b.n	800e358 <prvInitialiseNewTask.constprop.0+0x48>
    pxNewTCB->uxPriority = uxPriority;
 800e35a:	62ee      	str	r6, [r5, #44]	; 0x2c
        pxNewTCB->uxBasePriority = uxPriority;
 800e35c:	64ee      	str	r6, [r5, #76]	; 0x4c
    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800e35e:	1d28      	adds	r0, r5, #4
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 800e360:	f1a9 0904 	sub.w	r9, r9, #4
    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800e364:	f7f4 f800 	bl	8002368 <vListInitialiseItem>
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 800e368:	44d1      	add	r9, sl
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800e36a:	f105 0018 	add.w	r0, r5, #24
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority );
 800e36e:	f1c6 060a 	rsb	r6, r6, #10
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800e372:	f7f3 fff9 	bl	8002368 <vListInitialiseItem>
                pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxNewTCB->pxStack, pxTaskCode, pvParameters );
 800e376:	4643      	mov	r3, r8
 800e378:	463a      	mov	r2, r7
 800e37a:	6b29      	ldr	r1, [r5, #48]	; 0x30
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority );
 800e37c:	61ae      	str	r6, [r5, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800e37e:	612d      	str	r5, [r5, #16]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800e380:	626d      	str	r5, [r5, #36]	; 0x24
                pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxNewTCB->pxStack, pxTaskCode, pvParameters );
 800e382:	f029 0007 	bic.w	r0, r9, #7
 800e386:	f7f4 ff73 	bl	8003270 <pxPortInitialiseStack>
    if( pxCreatedTask != NULL )
 800e38a:	9b09      	ldr	r3, [sp, #36]	; 0x24
                pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxNewTCB->pxStack, pxTaskCode, pvParameters );
 800e38c:	6028      	str	r0, [r5, #0]
    if( pxCreatedTask != NULL )
 800e38e:	b103      	cbz	r3, 800e392 <prvInitialiseNewTask.constprop.0+0x82>
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800e390:	601d      	str	r5, [r3, #0]
}
 800e392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e396:	bf00      	nop

0800e398 <prvCheckTasksWaitingTermination>:
{
 800e398:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e39a:	4d17      	ldr	r5, [pc, #92]	; (800e3f8 <prvCheckTasksWaitingTermination+0x60>)
 800e39c:	682b      	ldr	r3, [r5, #0]
 800e39e:	b31b      	cbz	r3, 800e3e8 <prvCheckTasksWaitingTermination+0x50>
 800e3a0:	4f16      	ldr	r7, [pc, #88]	; (800e3fc <prvCheckTasksWaitingTermination+0x64>)
 800e3a2:	4e17      	ldr	r6, [pc, #92]	; (800e400 <prvCheckTasksWaitingTermination+0x68>)
                taskENTER_CRITICAL();
 800e3a4:	f7f4 ff14 	bl	80031d0 <vPortEnterCritical>
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800e3a8:	68fb      	ldr	r3, [r7, #12]
 800e3aa:	68dc      	ldr	r4, [r3, #12]
                        ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e3ac:	1d20      	adds	r0, r4, #4
 800e3ae:	f7f4 f807 	bl	80023c0 <uxListRemove>
                        --uxCurrentNumberOfTasks;
 800e3b2:	6833      	ldr	r3, [r6, #0]
 800e3b4:	3b01      	subs	r3, #1
 800e3b6:	6033      	str	r3, [r6, #0]
                        --uxDeletedTasksWaitingCleanUp;
 800e3b8:	682b      	ldr	r3, [r5, #0]
 800e3ba:	3b01      	subs	r3, #1
 800e3bc:	602b      	str	r3, [r5, #0]
                taskEXIT_CRITICAL();
 800e3be:	f7f4 ff15 	bl	80031ec <vPortExitCritical>
            if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800e3c2:	f894 3059 	ldrb.w	r3, [r4, #89]	; 0x59
 800e3c6:	b133      	cbz	r3, 800e3d6 <prvCheckTasksWaitingTermination+0x3e>
            else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800e3c8:	2b01      	cmp	r3, #1
 800e3ca:	d00e      	beq.n	800e3ea <prvCheckTasksWaitingTermination+0x52>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
 800e3cc:	2b02      	cmp	r3, #2
 800e3ce:	d008      	beq.n	800e3e2 <prvCheckTasksWaitingTermination+0x4a>
 800e3d0:	f7f5 f854 	bl	800347c <ulSetInterruptMask>
 800e3d4:	e7fe      	b.n	800e3d4 <prvCheckTasksWaitingTermination+0x3c>
                vPortFreeStack( pxTCB->pxStack );
 800e3d6:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800e3d8:	f7f3 ff2e 	bl	8002238 <vPortFree>
                vPortFree( pxTCB );
 800e3dc:	4620      	mov	r0, r4
 800e3de:	f7f3 ff2b 	bl	8002238 <vPortFree>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e3e2:	682b      	ldr	r3, [r5, #0]
 800e3e4:	2b00      	cmp	r3, #0
 800e3e6:	d1dd      	bne.n	800e3a4 <prvCheckTasksWaitingTermination+0xc>
}
 800e3e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
                vPortFree( pxTCB );
 800e3ea:	4620      	mov	r0, r4
 800e3ec:	f7f3 ff24 	bl	8002238 <vPortFree>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e3f0:	682b      	ldr	r3, [r5, #0]
 800e3f2:	2b00      	cmp	r3, #0
 800e3f4:	d1d6      	bne.n	800e3a4 <prvCheckTasksWaitingTermination+0xc>
 800e3f6:	e7f7      	b.n	800e3e8 <prvCheckTasksWaitingTermination+0x50>
 800e3f8:	2000a8a0 	.word	0x2000a8a0
 800e3fc:	2000ad70 	.word	0x2000ad70
 800e400:	2000a89c 	.word	0x2000a89c

0800e404 <prvIdleTask>:
{
 800e404:	b508      	push	{r3, lr}
 800e406:	4c04      	ldr	r4, [pc, #16]	; (800e418 <prvIdleTask+0x14>)
        prvCheckTasksWaitingTermination();
 800e408:	f7ff ffc6 	bl	800e398 <prvCheckTasksWaitingTermination>
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) configNUMBER_OF_CORES )
 800e40c:	6823      	ldr	r3, [r4, #0]
 800e40e:	2b01      	cmp	r3, #1
 800e410:	d9fa      	bls.n	800e408 <prvIdleTask+0x4>
                taskYIELD();
 800e412:	f7f4 fed1 	bl	80031b8 <vPortYield>
 800e416:	e7f7      	b.n	800e408 <prvIdleTask+0x4>
 800e418:	2000a7d4 	.word	0x2000a7d4

0800e41c <xTaskIncrementTick.part.0>:
BaseType_t xTaskIncrementTick( void )
 800e41c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800e420:	4b61      	ldr	r3, [pc, #388]	; (800e5a8 <xTaskIncrementTick.part.0+0x18c>)
BaseType_t xTaskIncrementTick( void )
 800e422:	b085      	sub	sp, #20
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800e424:	681c      	ldr	r4, [r3, #0]
 800e426:	3401      	adds	r4, #1
        xTickCount = xConstTickCount;
 800e428:	601c      	str	r4, [r3, #0]
        if( xConstTickCount == ( TickType_t ) 0U )
 800e42a:	2c00      	cmp	r4, #0
 800e42c:	d07a      	beq.n	800e524 <xTaskIncrementTick.part.0+0x108>
 800e42e:	4b5f      	ldr	r3, [pc, #380]	; (800e5ac <xTaskIncrementTick.part.0+0x190>)
 800e430:	9303      	str	r3, [sp, #12]
        if( xConstTickCount >= xNextTaskUnblockTime )
 800e432:	9b03      	ldr	r3, [sp, #12]
 800e434:	681b      	ldr	r3, [r3, #0]
 800e436:	429c      	cmp	r4, r3
 800e438:	d37b      	bcc.n	800e532 <xTaskIncrementTick.part.0+0x116>
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e43a:	4d5d      	ldr	r5, [pc, #372]	; (800e5b0 <xTaskIncrementTick.part.0+0x194>)
 800e43c:	682b      	ldr	r3, [r5, #0]
 800e43e:	681b      	ldr	r3, [r3, #0]
 800e440:	2b00      	cmp	r3, #0
 800e442:	f000 80a8 	beq.w	800e596 <xTaskIncrementTick.part.0+0x17a>
    BaseType_t xSwitchRequired = pdFALSE;
 800e446:	f04f 0c00 	mov.w	ip, #0
 800e44a:	4b5a      	ldr	r3, [pc, #360]	; (800e5b4 <xTaskIncrementTick.part.0+0x198>)
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800e44c:	4667      	mov	r7, ip
 800e44e:	485a      	ldr	r0, [pc, #360]	; (800e5b8 <xTaskIncrementTick.part.0+0x19c>)
                    prvAddTaskToReadyList( pxTCB );
 800e450:	4e5a      	ldr	r6, [pc, #360]	; (800e5bc <xTaskIncrementTick.part.0+0x1a0>)
 800e452:	9301      	str	r3, [sp, #4]
 800e454:	9402      	str	r4, [sp, #8]
 800e456:	e058      	b.n	800e50a <xTaskIncrementTick.part.0+0xee>
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800e458:	f8d3 e014 	ldr.w	lr, [r3, #20]
 800e45c:	e9d3 2902 	ldrd	r2, r9, [r3, #8]
 800e460:	f8c2 9008 	str.w	r9, [r2, #8]
 800e464:	f8c9 2004 	str.w	r2, [r9, #4]
 800e468:	f8de 2004 	ldr.w	r2, [lr, #4]
 800e46c:	428a      	cmp	r2, r1
 800e46e:	f8de 2000 	ldr.w	r2, [lr]
 800e472:	bf08      	it	eq
 800e474:	f8ce 9004 	streq.w	r9, [lr, #4]
 800e478:	3a01      	subs	r2, #1
 800e47a:	615f      	str	r7, [r3, #20]
 800e47c:	f8ce 2000 	str.w	r2, [lr]
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800e480:	f8d3 e028 	ldr.w	lr, [r3, #40]	; 0x28
 800e484:	f1be 0f00 	cmp.w	lr, #0
 800e488:	d012      	beq.n	800e4b0 <xTaskIncrementTick.part.0+0x94>
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 800e48a:	e9d3 9207 	ldrd	r9, r2, [r3, #28]
 800e48e:	f8de 4004 	ldr.w	r4, [lr, #4]
 800e492:	f8c9 2008 	str.w	r2, [r9, #8]
 800e496:	6a1a      	ldr	r2, [r3, #32]
 800e498:	4544      	cmp	r4, r8
 800e49a:	f8c2 9004 	str.w	r9, [r2, #4]
 800e49e:	bf08      	it	eq
 800e4a0:	f8ce 2004 	streq.w	r2, [lr, #4]
 800e4a4:	f8de 2000 	ldr.w	r2, [lr]
 800e4a8:	629f      	str	r7, [r3, #40]	; 0x28
 800e4aa:	3a01      	subs	r2, #1
 800e4ac:	f8ce 2000 	str.w	r2, [lr]
                    prvAddTaskToReadyList( pxTCB );
 800e4b0:	2401      	movs	r4, #1
 800e4b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e4b4:	f8d6 b000 	ldr.w	fp, [r6]
 800e4b8:	eb02 0882 	add.w	r8, r2, r2, lsl #2
 800e4bc:	eb00 0988 	add.w	r9, r0, r8, lsl #2
 800e4c0:	f8d9 e004 	ldr.w	lr, [r9, #4]
 800e4c4:	fa04 fa02 	lsl.w	sl, r4, r2
 800e4c8:	f8de 4008 	ldr.w	r4, [lr, #8]
 800e4cc:	ea4a 0a0b 	orr.w	sl, sl, fp
 800e4d0:	60dc      	str	r4, [r3, #12]
 800e4d2:	f850 4028 	ldr.w	r4, [r0, r8, lsl #2]
 800e4d6:	f8c6 a000 	str.w	sl, [r6]
 800e4da:	f104 0a01 	add.w	sl, r4, #1
 800e4de:	f8de 4008 	ldr.w	r4, [lr, #8]
 800e4e2:	f8c3 e008 	str.w	lr, [r3, #8]
 800e4e6:	6061      	str	r1, [r4, #4]
 800e4e8:	f8ce 1008 	str.w	r1, [lr, #8]
 800e4ec:	f8c3 9014 	str.w	r9, [r3, #20]
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800e4f0:	9b01      	ldr	r3, [sp, #4]
                    prvAddTaskToReadyList( pxTCB );
 800e4f2:	f840 a028 	str.w	sl, [r0, r8, lsl #2]
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800e4f6:	6819      	ldr	r1, [r3, #0]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e4f8:	682b      	ldr	r3, [r5, #0]
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800e4fa:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e4fc:	681b      	ldr	r3, [r3, #0]
                                xSwitchRequired = pdTRUE;
 800e4fe:	428a      	cmp	r2, r1
 800e500:	bf88      	it	hi
 800e502:	f04f 0c01 	movhi.w	ip, #1
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e506:	2b00      	cmp	r3, #0
 800e508:	d049      	beq.n	800e59e <xTaskIncrementTick.part.0+0x182>
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800e50a:	682b      	ldr	r3, [r5, #0]
                    if( xConstTickCount < xItemValue )
 800e50c:	9c02      	ldr	r4, [sp, #8]
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800e50e:	68db      	ldr	r3, [r3, #12]
 800e510:	68db      	ldr	r3, [r3, #12]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800e512:	685a      	ldr	r2, [r3, #4]
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800e514:	1d19      	adds	r1, r3, #4
                    if( xConstTickCount < xItemValue )
 800e516:	4294      	cmp	r4, r2
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 800e518:	f103 0818 	add.w	r8, r3, #24
                    if( xConstTickCount < xItemValue )
 800e51c:	d29c      	bcs.n	800e458 <xTaskIncrementTick.part.0+0x3c>
                        xNextTaskUnblockTime = xItemValue;
 800e51e:	9b03      	ldr	r3, [sp, #12]
 800e520:	601a      	str	r2, [r3, #0]
                        break;
 800e522:	e00b      	b.n	800e53c <xTaskIncrementTick.part.0+0x120>
            taskSWITCH_DELAYED_LISTS();
 800e524:	4b22      	ldr	r3, [pc, #136]	; (800e5b0 <xTaskIncrementTick.part.0+0x194>)
 800e526:	681a      	ldr	r2, [r3, #0]
 800e528:	6812      	ldr	r2, [r2, #0]
 800e52a:	b1da      	cbz	r2, 800e564 <xTaskIncrementTick.part.0+0x148>
 800e52c:	f7f4 ffa6 	bl	800347c <ulSetInterruptMask>
 800e530:	e7fe      	b.n	800e530 <xTaskIncrementTick.part.0+0x114>
    BaseType_t xSwitchRequired = pdFALSE;
 800e532:	f04f 0c00 	mov.w	ip, #0
 800e536:	4b1f      	ldr	r3, [pc, #124]	; (800e5b4 <xTaskIncrementTick.part.0+0x198>)
 800e538:	481f      	ldr	r0, [pc, #124]	; (800e5b8 <xTaskIncrementTick.part.0+0x19c>)
 800e53a:	9301      	str	r3, [sp, #4]
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > 1U )
 800e53c:	9b01      	ldr	r3, [sp, #4]
                if( xYieldPendings[ 0 ] != pdFALSE )
 800e53e:	4a20      	ldr	r2, [pc, #128]	; (800e5c0 <xTaskIncrementTick.part.0+0x1a4>)
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > 1U )
 800e540:	681b      	ldr	r3, [r3, #0]
                if( xYieldPendings[ 0 ] != pdFALSE )
 800e542:	6812      	ldr	r2, [r2, #0]
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > 1U )
 800e544:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e546:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800e54a:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
                    xSwitchRequired = pdTRUE;
 800e54e:	2b02      	cmp	r3, #2
 800e550:	bf28      	it	cs
 800e552:	f04f 0c01 	movcs.w	ip, #1
                    xSwitchRequired = pdTRUE;
 800e556:	2a00      	cmp	r2, #0
}
 800e558:	bf0c      	ite	eq
 800e55a:	4660      	moveq	r0, ip
 800e55c:	2001      	movne	r0, #1
 800e55e:	b005      	add	sp, #20
 800e560:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            taskSWITCH_DELAYED_LISTS();
 800e564:	4a17      	ldr	r2, [pc, #92]	; (800e5c4 <xTaskIncrementTick.part.0+0x1a8>)
 800e566:	6818      	ldr	r0, [r3, #0]
 800e568:	6811      	ldr	r1, [r2, #0]
 800e56a:	6019      	str	r1, [r3, #0]
 800e56c:	4916      	ldr	r1, [pc, #88]	; (800e5c8 <xTaskIncrementTick.part.0+0x1ac>)
 800e56e:	6010      	str	r0, [r2, #0]
 800e570:	680a      	ldr	r2, [r1, #0]
 800e572:	3201      	adds	r2, #1
 800e574:	600a      	str	r2, [r1, #0]
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e576:	681a      	ldr	r2, [r3, #0]
 800e578:	6812      	ldr	r2, [r2, #0]
 800e57a:	b92a      	cbnz	r2, 800e588 <xTaskIncrementTick.part.0+0x16c>
        xNextTaskUnblockTime = portMAX_DELAY;
 800e57c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e580:	4a0a      	ldr	r2, [pc, #40]	; (800e5ac <xTaskIncrementTick.part.0+0x190>)
 800e582:	9203      	str	r2, [sp, #12]
 800e584:	6013      	str	r3, [r2, #0]
 800e586:	e754      	b.n	800e432 <xTaskIncrementTick.part.0+0x16>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 800e588:	681b      	ldr	r3, [r3, #0]
 800e58a:	4a08      	ldr	r2, [pc, #32]	; (800e5ac <xTaskIncrementTick.part.0+0x190>)
 800e58c:	68db      	ldr	r3, [r3, #12]
 800e58e:	9203      	str	r2, [sp, #12]
 800e590:	681b      	ldr	r3, [r3, #0]
 800e592:	6013      	str	r3, [r2, #0]
}
 800e594:	e74d      	b.n	800e432 <xTaskIncrementTick.part.0+0x16>
    BaseType_t xSwitchRequired = pdFALSE;
 800e596:	469c      	mov	ip, r3
 800e598:	4b06      	ldr	r3, [pc, #24]	; (800e5b4 <xTaskIncrementTick.part.0+0x198>)
 800e59a:	4807      	ldr	r0, [pc, #28]	; (800e5b8 <xTaskIncrementTick.part.0+0x19c>)
 800e59c:	9301      	str	r3, [sp, #4]
                    xNextTaskUnblockTime = portMAX_DELAY;
 800e59e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e5a2:	9a03      	ldr	r2, [sp, #12]
 800e5a4:	6013      	str	r3, [r2, #0]
                    break;
 800e5a6:	e7c9      	b.n	800e53c <xTaskIncrementTick.part.0+0x120>
 800e5a8:	2000ad84 	.word	0x2000ad84
 800e5ac:	2000ad38 	.word	0x2000ad38
 800e5b0:	2000a7cc 	.word	0x2000a7cc
 800e5b4:	2000a7c8 	.word	0x2000a7c8
 800e5b8:	2000a7d4 	.word	0x2000a7d4
 800e5bc:	2000acac 	.word	0x2000acac
 800e5c0:	2000ade4 	.word	0x2000ade4
 800e5c4:	2000a7d0 	.word	0x2000a7d0
 800e5c8:	2000ad3c 	.word	0x2000ad3c

0800e5cc <xTaskResumeAll.part.0>:
BaseType_t xTaskResumeAll( void )
 800e5cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
            uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended - 1U );
 800e5d0:	4f53      	ldr	r7, [pc, #332]	; (800e720 <xTaskResumeAll.part.0+0x154>)
BaseType_t xTaskResumeAll( void )
 800e5d2:	b083      	sub	sp, #12
            uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended - 1U );
 800e5d4:	683b      	ldr	r3, [r7, #0]
 800e5d6:	3b01      	subs	r3, #1
 800e5d8:	603b      	str	r3, [r7, #0]
            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800e5da:	f8d7 8000 	ldr.w	r8, [r7]
 800e5de:	f1b8 0f00 	cmp.w	r8, #0
 800e5e2:	f040 808d 	bne.w	800e700 <xTaskResumeAll.part.0+0x134>
                if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800e5e6:	4b4f      	ldr	r3, [pc, #316]	; (800e724 <xTaskResumeAll.part.0+0x158>)
 800e5e8:	681b      	ldr	r3, [r3, #0]
 800e5ea:	2b00      	cmp	r3, #0
 800e5ec:	f000 8088 	beq.w	800e700 <xTaskResumeAll.part.0+0x134>
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e5f0:	f8df c14c 	ldr.w	ip, [pc, #332]	; 800e740 <xTaskResumeAll.part.0+0x174>
 800e5f4:	f8dc 3000 	ldr.w	r3, [ip]
 800e5f8:	2b00      	cmp	r3, #0
 800e5fa:	f000 808e 	beq.w	800e71a <xTaskResumeAll.part.0+0x14e>
                        prvAddTaskToReadyList( pxTCB );
 800e5fe:	f04f 0b01 	mov.w	fp, #1
 800e602:	46c2      	mov	sl, r8
 800e604:	4b48      	ldr	r3, [pc, #288]	; (800e728 <xTaskResumeAll.part.0+0x15c>)
 800e606:	f8df e13c 	ldr.w	lr, [pc, #316]	; 800e744 <xTaskResumeAll.part.0+0x178>
 800e60a:	4d48      	ldr	r5, [pc, #288]	; (800e72c <xTaskResumeAll.part.0+0x160>)
 800e60c:	9301      	str	r3, [sp, #4]
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800e60e:	f8dc 300c 	ldr.w	r3, [ip, #12]
 800e612:	68db      	ldr	r3, [r3, #12]
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 800e614:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800e616:	e9d3 0107 	ldrd	r0, r1, [r3, #28]
 800e61a:	6081      	str	r1, [r0, #8]
 800e61c:	6048      	str	r0, [r1, #4]
 800e61e:	6850      	ldr	r0, [r2, #4]
 800e620:	f103 0418 	add.w	r4, r3, #24
 800e624:	42a0      	cmp	r0, r4
 800e626:	bf08      	it	eq
 800e628:	6051      	streq	r1, [r2, #4]
 800e62a:	6811      	ldr	r1, [r2, #0]
 800e62c:	f8c3 a028 	str.w	sl, [r3, #40]	; 0x28
 800e630:	3901      	subs	r1, #1
 800e632:	6011      	str	r1, [r2, #0]
                        listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800e634:	6958      	ldr	r0, [r3, #20]
 800e636:	e9d3 2102 	ldrd	r2, r1, [r3, #8]
 800e63a:	6091      	str	r1, [r2, #8]
 800e63c:	604a      	str	r2, [r1, #4]
 800e63e:	6842      	ldr	r2, [r0, #4]
 800e640:	1d1e      	adds	r6, r3, #4
 800e642:	42b2      	cmp	r2, r6
 800e644:	bf08      	it	eq
 800e646:	6041      	streq	r1, [r0, #4]
 800e648:	6801      	ldr	r1, [r0, #0]
                        prvAddTaskToReadyList( pxTCB );
 800e64a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
                        listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800e64c:	3901      	subs	r1, #1
 800e64e:	6001      	str	r1, [r0, #0]
                        prvAddTaskToReadyList( pxTCB );
 800e650:	eb02 0082 	add.w	r0, r2, r2, lsl #2
 800e654:	f8de 9000 	ldr.w	r9, [lr]
 800e658:	eb05 0880 	add.w	r8, r5, r0, lsl #2
 800e65c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800e660:	fa0b f402 	lsl.w	r4, fp, r2
 800e664:	ea44 0409 	orr.w	r4, r4, r9
 800e668:	f8ce 4000 	str.w	r4, [lr]
 800e66c:	688c      	ldr	r4, [r1, #8]
 800e66e:	6099      	str	r1, [r3, #8]
 800e670:	60dc      	str	r4, [r3, #12]
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800e672:	4c2f      	ldr	r4, [pc, #188]	; (800e730 <xTaskResumeAll.part.0+0x164>)
 800e674:	6824      	ldr	r4, [r4, #0]
 800e676:	f8d4 902c 	ldr.w	r9, [r4, #44]	; 0x2c
                        prvAddTaskToReadyList( pxTCB );
 800e67a:	f855 4020 	ldr.w	r4, [r5, r0, lsl #2]
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800e67e:	454a      	cmp	r2, r9
                        prvAddTaskToReadyList( pxTCB );
 800e680:	f104 0401 	add.w	r4, r4, #1
 800e684:	9400      	str	r4, [sp, #0]
 800e686:	688c      	ldr	r4, [r1, #8]
 800e688:	6066      	str	r6, [r4, #4]
 800e68a:	608e      	str	r6, [r1, #8]
 800e68c:	f8c3 8014 	str.w	r8, [r3, #20]
 800e690:	9b00      	ldr	r3, [sp, #0]
 800e692:	f845 3020 	str.w	r3, [r5, r0, lsl #2]
                                xYieldPendings[ xCoreID ] = pdTRUE;
 800e696:	bf84      	itt	hi
 800e698:	9b01      	ldrhi	r3, [sp, #4]
 800e69a:	f8c3 b000 	strhi.w	fp, [r3]
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e69e:	f8dc 3000 	ldr.w	r3, [ip]
 800e6a2:	2b00      	cmp	r3, #0
 800e6a4:	d1b3      	bne.n	800e60e <xTaskResumeAll.part.0+0x42>
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e6a6:	4b23      	ldr	r3, [pc, #140]	; (800e734 <xTaskResumeAll.part.0+0x168>)
 800e6a8:	681a      	ldr	r2, [r3, #0]
 800e6aa:	6812      	ldr	r2, [r2, #0]
 800e6ac:	2a00      	cmp	r2, #0
 800e6ae:	d02f      	beq.n	800e710 <xTaskResumeAll.part.0+0x144>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 800e6b0:	681a      	ldr	r2, [r3, #0]
 800e6b2:	4b21      	ldr	r3, [pc, #132]	; (800e738 <xTaskResumeAll.part.0+0x16c>)
 800e6b4:	68d2      	ldr	r2, [r2, #12]
 800e6b6:	6812      	ldr	r2, [r2, #0]
 800e6b8:	601a      	str	r2, [r3, #0]
                        TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800e6ba:	4d20      	ldr	r5, [pc, #128]	; (800e73c <xTaskResumeAll.part.0+0x170>)
 800e6bc:	682c      	ldr	r4, [r5, #0]
                        if( xPendedCounts > ( TickType_t ) 0U )
 800e6be:	b1a4      	cbz	r4, 800e6ea <xTaskResumeAll.part.0+0x11e>
                                    xYieldPendings[ xCoreID ] = pdTRUE;
 800e6c0:	2601      	movs	r6, #1
 800e6c2:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800e6c6:	e006      	b.n	800e6d6 <xTaskResumeAll.part.0+0x10a>
 800e6c8:	f7ff fea8 	bl	800e41c <xTaskIncrementTick.part.0>
                                if( xTaskIncrementTick() != pdFALSE )
 800e6cc:	b108      	cbz	r0, 800e6d2 <xTaskResumeAll.part.0+0x106>
                                    xYieldPendings[ xCoreID ] = pdTRUE;
 800e6ce:	f8c8 6000 	str.w	r6, [r8]
                            } while( xPendedCounts > ( TickType_t ) 0U );
 800e6d2:	3c01      	subs	r4, #1
 800e6d4:	d008      	beq.n	800e6e8 <xTaskResumeAll.part.0+0x11c>
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800e6d6:	683b      	ldr	r3, [r7, #0]
 800e6d8:	2b00      	cmp	r3, #0
 800e6da:	d0f5      	beq.n	800e6c8 <xTaskResumeAll.part.0+0xfc>
        xPendedTicks += 1U;
 800e6dc:	682b      	ldr	r3, [r5, #0]
                            } while( xPendedCounts > ( TickType_t ) 0U );
 800e6de:	3c01      	subs	r4, #1
        xPendedTicks += 1U;
 800e6e0:	f103 0301 	add.w	r3, r3, #1
 800e6e4:	602b      	str	r3, [r5, #0]
                            } while( xPendedCounts > ( TickType_t ) 0U );
 800e6e6:	d1f6      	bne.n	800e6d6 <xTaskResumeAll.part.0+0x10a>
                            xPendedTicks = 0;
 800e6e8:	602c      	str	r4, [r5, #0]
                    if( xYieldPendings[ xCoreID ] != pdFALSE )
 800e6ea:	9b01      	ldr	r3, [sp, #4]
 800e6ec:	681b      	ldr	r3, [r3, #0]
 800e6ee:	b13b      	cbz	r3, 800e700 <xTaskResumeAll.part.0+0x134>
                            xAlreadyYielded = pdTRUE;
 800e6f0:	2001      	movs	r0, #1
                            taskYIELD_TASK_CORE_IF_USING_PREEMPTION( pxCurrentTCB );
 800e6f2:	4b0f      	ldr	r3, [pc, #60]	; (800e730 <xTaskResumeAll.part.0+0x164>)
                            xAlreadyYielded = pdTRUE;
 800e6f4:	9000      	str	r0, [sp, #0]
                            taskYIELD_TASK_CORE_IF_USING_PREEMPTION( pxCurrentTCB );
 800e6f6:	681b      	ldr	r3, [r3, #0]
 800e6f8:	f7f4 fd5e 	bl	80031b8 <vPortYield>
 800e6fc:	9800      	ldr	r0, [sp, #0]
 800e6fe:	e000      	b.n	800e702 <xTaskResumeAll.part.0+0x136>
    BaseType_t xAlreadyYielded = pdFALSE;
 800e700:	2000      	movs	r0, #0
 800e702:	9000      	str	r0, [sp, #0]
        taskEXIT_CRITICAL();
 800e704:	f7f4 fd72 	bl	80031ec <vPortExitCritical>
}
 800e708:	9800      	ldr	r0, [sp, #0]
 800e70a:	b003      	add	sp, #12
 800e70c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        xNextTaskUnblockTime = portMAX_DELAY;
 800e710:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e714:	4b08      	ldr	r3, [pc, #32]	; (800e738 <xTaskResumeAll.part.0+0x16c>)
 800e716:	601a      	str	r2, [r3, #0]
 800e718:	e7cf      	b.n	800e6ba <xTaskResumeAll.part.0+0xee>
 800e71a:	4b03      	ldr	r3, [pc, #12]	; (800e728 <xTaskResumeAll.part.0+0x15c>)
 800e71c:	9301      	str	r3, [sp, #4]
 800e71e:	e7cc      	b.n	800e6ba <xTaskResumeAll.part.0+0xee>
 800e720:	2000aaa4 	.word	0x2000aaa4
 800e724:	2000a89c 	.word	0x2000a89c
 800e728:	2000ade4 	.word	0x2000ade4
 800e72c:	2000a7d4 	.word	0x2000a7d4
 800e730:	2000a7c8 	.word	0x2000a7c8
 800e734:	2000a7cc 	.word	0x2000a7cc
 800e738:	2000ad38 	.word	0x2000ad38
 800e73c:	2000ad40 	.word	0x2000ad40
 800e740:	2000ad44 	.word	0x2000ad44
 800e744:	2000acac 	.word	0x2000acac

0800e748 <xTaskCreateStatic>:
    {
 800e748:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
        TaskHandle_t xReturn = NULL;
 800e74c:	2700      	movs	r7, #0
    {
 800e74e:	b087      	sub	sp, #28
 800e750:	4698      	mov	r8, r3
        configASSERT( puxStackBuffer != NULL );
 800e752:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    {
 800e754:	9e10      	ldr	r6, [sp, #64]	; 0x40
        TaskHandle_t xReturn = NULL;
 800e756:	9704      	str	r7, [sp, #16]
        configASSERT( puxStackBuffer != NULL );
 800e758:	b33b      	cbz	r3, 800e7aa <xTaskCreateStatic+0x62>
        configASSERT( pxTaskBuffer != NULL );
 800e75a:	b34e      	cbz	r6, 800e7b0 <xTaskCreateStatic+0x68>
 800e75c:	4691      	mov	r9, r2
            volatile size_t xSize = sizeof( StaticTask_t );
 800e75e:	225c      	movs	r2, #92	; 0x5c
 800e760:	9205      	str	r2, [sp, #20]
            configASSERT( xSize == sizeof( TCB_t ) );
 800e762:	9a05      	ldr	r2, [sp, #20]
 800e764:	2a5c      	cmp	r2, #92	; 0x5c
 800e766:	d002      	beq.n	800e76e <xTaskCreateStatic+0x26>
 800e768:	f7f4 fe88 	bl	800347c <ulSetInterruptMask>
 800e76c:	e7fe      	b.n	800e76c <xTaskCreateStatic+0x24>
            ( void ) xSize; /* Prevent unused variable warning when configASSERT() is not used. */
 800e76e:	4604      	mov	r4, r0
 800e770:	460d      	mov	r5, r1
 800e772:	9805      	ldr	r0, [sp, #20]
            ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 800e774:	4639      	mov	r1, r7
 800e776:	4630      	mov	r0, r6
 800e778:	f003 fcc2 	bl	8012100 <memset>
            pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800e77c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800e77e:	4620      	mov	r0, r4
 800e780:	9c0e      	ldr	r4, [sp, #56]	; 0x38
            pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800e782:	6333      	str	r3, [r6, #48]	; 0x30
            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800e784:	9400      	str	r4, [sp, #0]
                pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800e786:	2402      	movs	r4, #2
            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800e788:	9602      	str	r6, [sp, #8]
                pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800e78a:	f886 4059 	strb.w	r4, [r6, #89]	; 0x59
            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800e78e:	ac04      	add	r4, sp, #16
 800e790:	4643      	mov	r3, r8
 800e792:	464a      	mov	r2, r9
 800e794:	4629      	mov	r1, r5
 800e796:	9401      	str	r4, [sp, #4]
 800e798:	f7ff fdba 	bl	800e310 <prvInitialiseNewTask.constprop.0>
            prvAddNewTaskToReadyList( pxNewTCB );
 800e79c:	4630      	mov	r0, r6
 800e79e:	f7ff fc7d 	bl	800e09c <prvAddNewTaskToReadyList>
    }
 800e7a2:	9804      	ldr	r0, [sp, #16]
 800e7a4:	b007      	add	sp, #28
 800e7a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        configASSERT( puxStackBuffer != NULL );
 800e7aa:	f7f4 fe67 	bl	800347c <ulSetInterruptMask>
 800e7ae:	e7fe      	b.n	800e7ae <xTaskCreateStatic+0x66>
        configASSERT( pxTaskBuffer != NULL );
 800e7b0:	f7f4 fe64 	bl	800347c <ulSetInterruptMask>
 800e7b4:	e7fe      	b.n	800e7b4 <xTaskCreateStatic+0x6c>
 800e7b6:	bf00      	nop

0800e7b8 <xTaskCreate>:
    {
 800e7b8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e7bc:	4607      	mov	r7, r0
 800e7be:	b085      	sub	sp, #20
            pxStack = pvPortMallocStack( ( ( ( size_t ) uxStackDepth ) * sizeof( StackType_t ) ) );
 800e7c0:	0090      	lsls	r0, r2, #2
    {
 800e7c2:	4616      	mov	r6, r2
 800e7c4:	4688      	mov	r8, r1
 800e7c6:	4699      	mov	r9, r3
            pxStack = pvPortMallocStack( ( ( ( size_t ) uxStackDepth ) * sizeof( StackType_t ) ) );
 800e7c8:	f7f3 fc84 	bl	80020d4 <pvPortMalloc>
            if( pxStack != NULL )
 800e7cc:	b1e0      	cbz	r0, 800e808 <xTaskCreate+0x50>
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 800e7ce:	4604      	mov	r4, r0
 800e7d0:	205c      	movs	r0, #92	; 0x5c
 800e7d2:	f7f3 fc7f 	bl	80020d4 <pvPortMalloc>
                if( pxNewTCB != NULL )
 800e7d6:	4605      	mov	r5, r0
 800e7d8:	b1d8      	cbz	r0, 800e812 <xTaskCreate+0x5a>
                    ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 800e7da:	225c      	movs	r2, #92	; 0x5c
 800e7dc:	2100      	movs	r1, #0
 800e7de:	f003 fc8f 	bl	8012100 <memset>
                    pxNewTCB->pxStack = pxStack;
 800e7e2:	632c      	str	r4, [r5, #48]	; 0x30
            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800e7e4:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800e7e6:	464b      	mov	r3, r9
 800e7e8:	9401      	str	r4, [sp, #4]
 800e7ea:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800e7ec:	4632      	mov	r2, r6
 800e7ee:	4641      	mov	r1, r8
 800e7f0:	4638      	mov	r0, r7
 800e7f2:	9502      	str	r5, [sp, #8]
 800e7f4:	9400      	str	r4, [sp, #0]
 800e7f6:	f7ff fd8b 	bl	800e310 <prvInitialiseNewTask.constprop.0>
            prvAddNewTaskToReadyList( pxNewTCB );
 800e7fa:	4628      	mov	r0, r5
 800e7fc:	f7ff fc4e 	bl	800e09c <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 800e800:	2001      	movs	r0, #1
    }
 800e802:	b005      	add	sp, #20
 800e804:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800e808:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    }
 800e80c:	b005      	add	sp, #20
 800e80e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
                    vPortFreeStack( pxStack );
 800e812:	4620      	mov	r0, r4
 800e814:	f7f3 fd10 	bl	8002238 <vPortFree>
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800e818:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    }
 800e81c:	b005      	add	sp, #20
 800e81e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e822:	bf00      	nop

0800e824 <vTaskDelete>:
    {
 800e824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e826:	4604      	mov	r4, r0
            pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800e828:	4e3a      	ldr	r6, [pc, #232]	; (800e914 <vTaskDelete+0xf0>)
        taskENTER_CRITICAL();
 800e82a:	f7f4 fcd1 	bl	80031d0 <vPortEnterCritical>
            pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800e82e:	2c00      	cmp	r4, #0
 800e830:	d05f      	beq.n	800e8f2 <vTaskDelete+0xce>
            if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e832:	1d27      	adds	r7, r4, #4
 800e834:	4638      	mov	r0, r7
 800e836:	f7f3 fdc3 	bl	80023c0 <uxListRemove>
 800e83a:	b938      	cbnz	r0, 800e84c <vTaskDelete+0x28>
                taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800e83c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800e83e:	4a36      	ldr	r2, [pc, #216]	; (800e918 <vTaskDelete+0xf4>)
 800e840:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 800e844:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800e848:	2a00      	cmp	r2, #0
 800e84a:	d03d      	beq.n	800e8c8 <vTaskDelete+0xa4>
            if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800e84c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800e84e:	b11b      	cbz	r3, 800e858 <vTaskDelete+0x34>
                ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e850:	f104 0018 	add.w	r0, r4, #24
 800e854:	f7f3 fdb4 	bl	80023c0 <uxListRemove>
            uxTaskNumber++;
 800e858:	4a30      	ldr	r2, [pc, #192]	; (800e91c <vTaskDelete+0xf8>)
            if( ( xSchedulerRunning != pdFALSE ) && ( xTaskIsRunningOrYielding != pdFALSE ) )
 800e85a:	4d31      	ldr	r5, [pc, #196]	; (800e920 <vTaskDelete+0xfc>)
            uxTaskNumber++;
 800e85c:	6813      	ldr	r3, [r2, #0]
 800e85e:	3301      	adds	r3, #1
 800e860:	6013      	str	r3, [r2, #0]
            xTaskIsRunningOrYielding = taskTASK_IS_RUNNING_OR_SCHEDULED_TO_YIELD( pxTCB );
 800e862:	6833      	ldr	r3, [r6, #0]
 800e864:	42a3      	cmp	r3, r4
            if( ( xSchedulerRunning != pdFALSE ) && ( xTaskIsRunningOrYielding != pdFALSE ) )
 800e866:	682b      	ldr	r3, [r5, #0]
            xTaskIsRunningOrYielding = taskTASK_IS_RUNNING_OR_SCHEDULED_TO_YIELD( pxTCB );
 800e868:	d036      	beq.n	800e8d8 <vTaskDelete+0xb4>
                --uxCurrentNumberOfTasks;
 800e86a:	4a2e      	ldr	r2, [pc, #184]	; (800e924 <vTaskDelete+0x100>)
 800e86c:	6813      	ldr	r3, [r2, #0]
 800e86e:	3b01      	subs	r3, #1
 800e870:	6013      	str	r3, [r2, #0]
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e872:	4b2d      	ldr	r3, [pc, #180]	; (800e928 <vTaskDelete+0x104>)
 800e874:	681a      	ldr	r2, [r3, #0]
 800e876:	6812      	ldr	r2, [r2, #0]
 800e878:	b182      	cbz	r2, 800e89c <vTaskDelete+0x78>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 800e87a:	681a      	ldr	r2, [r3, #0]
 800e87c:	4b2b      	ldr	r3, [pc, #172]	; (800e92c <vTaskDelete+0x108>)
 800e87e:	68d2      	ldr	r2, [r2, #12]
 800e880:	6812      	ldr	r2, [r2, #0]
 800e882:	601a      	str	r2, [r3, #0]
        taskEXIT_CRITICAL();
 800e884:	f7f4 fcb2 	bl	80031ec <vPortExitCritical>
            if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800e888:	f894 3059 	ldrb.w	r3, [r4, #89]	; 0x59
 800e88c:	b183      	cbz	r3, 800e8b0 <vTaskDelete+0x8c>
            else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800e88e:	2b01      	cmp	r3, #1
 800e890:	d037      	beq.n	800e902 <vTaskDelete+0xde>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
 800e892:	2b02      	cmp	r3, #2
 800e894:	d012      	beq.n	800e8bc <vTaskDelete+0x98>
 800e896:	f7f4 fdf1 	bl	800347c <ulSetInterruptMask>
 800e89a:	e7fe      	b.n	800e89a <vTaskDelete+0x76>
        xNextTaskUnblockTime = portMAX_DELAY;
 800e89c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e8a0:	4b22      	ldr	r3, [pc, #136]	; (800e92c <vTaskDelete+0x108>)
 800e8a2:	601a      	str	r2, [r3, #0]
        taskEXIT_CRITICAL();
 800e8a4:	f7f4 fca2 	bl	80031ec <vPortExitCritical>
            if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800e8a8:	f894 3059 	ldrb.w	r3, [r4, #89]	; 0x59
 800e8ac:	2b00      	cmp	r3, #0
 800e8ae:	d1ee      	bne.n	800e88e <vTaskDelete+0x6a>
                vPortFreeStack( pxTCB->pxStack );
 800e8b0:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800e8b2:	f7f3 fcc1 	bl	8002238 <vPortFree>
                vPortFree( pxTCB );
 800e8b6:	4620      	mov	r0, r4
 800e8b8:	f7f3 fcbe 	bl	8002238 <vPortFree>
            if( xSchedulerRunning != pdFALSE )
 800e8bc:	682b      	ldr	r3, [r5, #0]
 800e8be:	b113      	cbz	r3, 800e8c6 <vTaskDelete+0xa2>
                if( pxTCB == pxCurrentTCB )
 800e8c0:	6833      	ldr	r3, [r6, #0]
 800e8c2:	42a3      	cmp	r3, r4
 800e8c4:	d017      	beq.n	800e8f6 <vTaskDelete+0xd2>
    }
 800e8c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
                taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800e8c8:	2201      	movs	r2, #1
 800e8ca:	4919      	ldr	r1, [pc, #100]	; (800e930 <vTaskDelete+0x10c>)
 800e8cc:	409a      	lsls	r2, r3
 800e8ce:	680b      	ldr	r3, [r1, #0]
 800e8d0:	ea23 0302 	bic.w	r3, r3, r2
 800e8d4:	600b      	str	r3, [r1, #0]
 800e8d6:	e7b9      	b.n	800e84c <vTaskDelete+0x28>
            if( ( xSchedulerRunning != pdFALSE ) && ( xTaskIsRunningOrYielding != pdFALSE ) )
 800e8d8:	2b00      	cmp	r3, #0
 800e8da:	d0c6      	beq.n	800e86a <vTaskDelete+0x46>
                vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800e8dc:	4639      	mov	r1, r7
 800e8de:	4815      	ldr	r0, [pc, #84]	; (800e934 <vTaskDelete+0x110>)
 800e8e0:	f7f3 fd46 	bl	8002370 <vListInsertEnd>
                ++uxDeletedTasksWaitingCleanUp;
 800e8e4:	4a14      	ldr	r2, [pc, #80]	; (800e938 <vTaskDelete+0x114>)
 800e8e6:	6813      	ldr	r3, [r2, #0]
 800e8e8:	3301      	adds	r3, #1
 800e8ea:	6013      	str	r3, [r2, #0]
        taskEXIT_CRITICAL();
 800e8ec:	f7f4 fc7e 	bl	80031ec <vPortExitCritical>
        if( xDeleteTCBInIdleTask != pdTRUE )
 800e8f0:	e7e4      	b.n	800e8bc <vTaskDelete+0x98>
            pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800e8f2:	6834      	ldr	r4, [r6, #0]
 800e8f4:	e79d      	b.n	800e832 <vTaskDelete+0xe>
                    configASSERT( uxSchedulerSuspended == 0 );
 800e8f6:	4b11      	ldr	r3, [pc, #68]	; (800e93c <vTaskDelete+0x118>)
 800e8f8:	681b      	ldr	r3, [r3, #0]
 800e8fa:	b133      	cbz	r3, 800e90a <vTaskDelete+0xe6>
 800e8fc:	f7f4 fdbe 	bl	800347c <ulSetInterruptMask>
 800e900:	e7fe      	b.n	800e900 <vTaskDelete+0xdc>
                vPortFree( pxTCB );
 800e902:	4620      	mov	r0, r4
 800e904:	f7f3 fc98 	bl	8002238 <vPortFree>
 800e908:	e7d8      	b.n	800e8bc <vTaskDelete+0x98>
    }
 800e90a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
                    taskYIELD_WITHIN_API();
 800e90e:	f7f4 bc53 	b.w	80031b8 <vPortYield>
 800e912:	bf00      	nop
 800e914:	2000a7c8 	.word	0x2000a7c8
 800e918:	2000a7d4 	.word	0x2000a7d4
 800e91c:	2000aaa8 	.word	0x2000aaa8
 800e920:	2000ad58 	.word	0x2000ad58
 800e924:	2000a89c 	.word	0x2000a89c
 800e928:	2000a7cc 	.word	0x2000a7cc
 800e92c:	2000ad38 	.word	0x2000ad38
 800e930:	2000acac 	.word	0x2000acac
 800e934:	2000ad70 	.word	0x2000ad70
 800e938:	2000a8a0 	.word	0x2000a8a0
 800e93c:	2000aaa4 	.word	0x2000aaa4

0800e940 <vTaskDelay>:
        if( xTicksToDelay > ( TickType_t ) 0U )
 800e940:	b1e0      	cbz	r0, 800e97c <vTaskDelay+0x3c>
    {
 800e942:	b510      	push	{r4, lr}
        uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended + 1U );
 800e944:	4c0e      	ldr	r4, [pc, #56]	; (800e980 <vTaskDelay+0x40>)
 800e946:	6823      	ldr	r3, [r4, #0]
 800e948:	3301      	adds	r3, #1
 800e94a:	6023      	str	r3, [r4, #0]
                configASSERT( uxSchedulerSuspended == 1U );
 800e94c:	6823      	ldr	r3, [r4, #0]
 800e94e:	2b01      	cmp	r3, #1
 800e950:	d002      	beq.n	800e958 <vTaskDelay+0x18>
 800e952:	f7f4 fd93 	bl	800347c <ulSetInterruptMask>
 800e956:	e7fe      	b.n	800e956 <vTaskDelay+0x16>
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800e958:	2100      	movs	r1, #0
 800e95a:	f7ff fc3b 	bl	800e1d4 <prvAddCurrentTaskToDelayedList>
        taskENTER_CRITICAL();
 800e95e:	f7f4 fc37 	bl	80031d0 <vPortEnterCritical>
            configASSERT( uxSchedulerSuspended != 0U );
 800e962:	6823      	ldr	r3, [r4, #0]
 800e964:	b11b      	cbz	r3, 800e96e <vTaskDelay+0x2e>
 800e966:	f7ff fe31 	bl	800e5cc <xTaskResumeAll.part.0>
        if( xAlreadyYielded == pdFALSE )
 800e96a:	b118      	cbz	r0, 800e974 <vTaskDelay+0x34>
    }
 800e96c:	bd10      	pop	{r4, pc}
            configASSERT( uxSchedulerSuspended != 0U );
 800e96e:	f7f4 fd85 	bl	800347c <ulSetInterruptMask>
 800e972:	e7fe      	b.n	800e972 <vTaskDelay+0x32>
    }
 800e974:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            taskYIELD_WITHIN_API();
 800e978:	f7f4 bc1e 	b.w	80031b8 <vPortYield>
 800e97c:	f7f4 bc1c 	b.w	80031b8 <vPortYield>
 800e980:	2000aaa4 	.word	0x2000aaa4

0800e984 <vTaskStartScheduler>:
        cIdleName[ xIdleTaskNameIndex ] = configIDLE_TASK_NAME[ xIdleTaskNameIndex ];
 800e984:	2149      	movs	r1, #73	; 0x49
{
 800e986:	b530      	push	{r4, r5, lr}
 800e988:	4a19      	ldr	r2, [pc, #100]	; (800e9f0 <vTaskStartScheduler+0x6c>)
 800e98a:	b089      	sub	sp, #36	; 0x24
 800e98c:	f10d 0311 	add.w	r3, sp, #17
        cIdleName[ xIdleTaskNameIndex ] = configIDLE_TASK_NAME[ xIdleTaskNameIndex ];
 800e990:	f88d 1010 	strb.w	r1, [sp, #16]
 800e994:	f812 4f01 	ldrb.w	r4, [r2, #1]!
 800e998:	f803 4b01 	strb.w	r4, [r3], #1
        if( cIdleName[ xIdleTaskNameIndex ] == ( char ) 0x00 )
 800e99c:	2c00      	cmp	r4, #0
 800e99e:	d1f9      	bne.n	800e994 <vTaskStartScheduler+0x10>
            xIdleTaskHandles[ xCoreID ] = xTaskCreateStatic( pxIdleTaskFunction,
 800e9a0:	4814      	ldr	r0, [pc, #80]	; (800e9f4 <vTaskStartScheduler+0x70>)
 800e9a2:	4915      	ldr	r1, [pc, #84]	; (800e9f8 <vTaskStartScheduler+0x74>)
 800e9a4:	4623      	mov	r3, r4
 800e9a6:	e9cd 1001 	strd	r1, r0, [sp, #4]
 800e9aa:	2280      	movs	r2, #128	; 0x80
 800e9ac:	4813      	ldr	r0, [pc, #76]	; (800e9fc <vTaskStartScheduler+0x78>)
 800e9ae:	9400      	str	r4, [sp, #0]
 800e9b0:	a904      	add	r1, sp, #16
 800e9b2:	f7ff fec9 	bl	800e748 <xTaskCreateStatic>
 800e9b6:	4b12      	ldr	r3, [pc, #72]	; (800ea00 <vTaskStartScheduler+0x7c>)
 800e9b8:	6018      	str	r0, [r3, #0]
            if( xIdleTaskHandles[ xCoreID ] != NULL )
 800e9ba:	b180      	cbz	r0, 800e9de <vTaskStartScheduler+0x5a>
            xReturn = xTimerCreateTimerTask();
 800e9bc:	f000 fc30 	bl	800f220 <xTimerCreateTimerTask>
    if( xReturn == pdPASS )
 800e9c0:	2801      	cmp	r0, #1
            xReturn = xTimerCreateTimerTask();
 800e9c2:	4605      	mov	r5, r0
    if( xReturn == pdPASS )
 800e9c4:	d10f      	bne.n	800e9e6 <vTaskStartScheduler+0x62>
        portDISABLE_INTERRUPTS();
 800e9c6:	f7f4 fd59 	bl	800347c <ulSetInterruptMask>
        xNextTaskUnblockTime = portMAX_DELAY;
 800e9ca:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e9ce:	490d      	ldr	r1, [pc, #52]	; (800ea04 <vTaskStartScheduler+0x80>)
        xSchedulerRunning = pdTRUE;
 800e9d0:	4a0d      	ldr	r2, [pc, #52]	; (800ea08 <vTaskStartScheduler+0x84>)
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800e9d2:	4b0e      	ldr	r3, [pc, #56]	; (800ea0c <vTaskStartScheduler+0x88>)
        xNextTaskUnblockTime = portMAX_DELAY;
 800e9d4:	6008      	str	r0, [r1, #0]
        xSchedulerRunning = pdTRUE;
 800e9d6:	6015      	str	r5, [r2, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800e9d8:	601c      	str	r4, [r3, #0]
        ( void ) xPortStartScheduler();
 800e9da:	f7f4 fc87 	bl	80032ec <xPortStartScheduler>
    ( void ) uxTopUsedPriority;
 800e9de:	4b0c      	ldr	r3, [pc, #48]	; (800ea10 <vTaskStartScheduler+0x8c>)
 800e9e0:	681b      	ldr	r3, [r3, #0]
}
 800e9e2:	b009      	add	sp, #36	; 0x24
 800e9e4:	bd30      	pop	{r4, r5, pc}
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800e9e6:	3501      	adds	r5, #1
 800e9e8:	d1f9      	bne.n	800e9de <vTaskStartScheduler+0x5a>
 800e9ea:	f7f4 fd47 	bl	800347c <ulSetInterruptMask>
 800e9ee:	e7fe      	b.n	800e9ee <vTaskStartScheduler+0x6a>
 800e9f0:	08019858 	.word	0x08019858
 800e9f4:	2000acdc 	.word	0x2000acdc
 800e9f8:	2000a8a4 	.word	0x2000a8a4
 800e9fc:	0800e405 	.word	0x0800e405
 800ea00:	2000acd8 	.word	0x2000acd8
 800ea04:	2000ad38 	.word	0x2000ad38
 800ea08:	2000ad58 	.word	0x2000ad58
 800ea0c:	2000ad84 	.word	0x2000ad84
 800ea10:	200001e8 	.word	0x200001e8

0800ea14 <vTaskSuspendAll>:
        uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended + 1U );
 800ea14:	4a02      	ldr	r2, [pc, #8]	; (800ea20 <vTaskSuspendAll+0xc>)
 800ea16:	6813      	ldr	r3, [r2, #0]
 800ea18:	3301      	adds	r3, #1
 800ea1a:	6013      	str	r3, [r2, #0]
}
 800ea1c:	4770      	bx	lr
 800ea1e:	bf00      	nop
 800ea20:	2000aaa4 	.word	0x2000aaa4

0800ea24 <xTaskResumeAll>:
{
 800ea24:	b508      	push	{r3, lr}
        taskENTER_CRITICAL();
 800ea26:	f7f4 fbd3 	bl	80031d0 <vPortEnterCritical>
            configASSERT( uxSchedulerSuspended != 0U );
 800ea2a:	4b05      	ldr	r3, [pc, #20]	; (800ea40 <xTaskResumeAll+0x1c>)
 800ea2c:	681b      	ldr	r3, [r3, #0]
 800ea2e:	b11b      	cbz	r3, 800ea38 <xTaskResumeAll+0x14>
}
 800ea30:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800ea34:	f7ff bdca 	b.w	800e5cc <xTaskResumeAll.part.0>
            configASSERT( uxSchedulerSuspended != 0U );
 800ea38:	f7f4 fd20 	bl	800347c <ulSetInterruptMask>
 800ea3c:	e7fe      	b.n	800ea3c <xTaskResumeAll+0x18>
 800ea3e:	bf00      	nop
 800ea40:	2000aaa4 	.word	0x2000aaa4

0800ea44 <xTaskGetTickCount>:
        xTicks = xTickCount;
 800ea44:	4b01      	ldr	r3, [pc, #4]	; (800ea4c <xTaskGetTickCount+0x8>)
 800ea46:	6818      	ldr	r0, [r3, #0]
}
 800ea48:	4770      	bx	lr
 800ea4a:	bf00      	nop
 800ea4c:	2000ad84 	.word	0x2000ad84

0800ea50 <uxTaskGetNumberOfTasks>:
    return uxCurrentNumberOfTasks;
 800ea50:	4b01      	ldr	r3, [pc, #4]	; (800ea58 <uxTaskGetNumberOfTasks+0x8>)
 800ea52:	6818      	ldr	r0, [r3, #0]
}
 800ea54:	4770      	bx	lr
 800ea56:	bf00      	nop
 800ea58:	2000a89c 	.word	0x2000a89c

0800ea5c <xTaskIncrementTick>:
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800ea5c:	4b05      	ldr	r3, [pc, #20]	; (800ea74 <xTaskIncrementTick+0x18>)
 800ea5e:	681b      	ldr	r3, [r3, #0]
 800ea60:	b90b      	cbnz	r3, 800ea66 <xTaskIncrementTick+0xa>
 800ea62:	f7ff bcdb 	b.w	800e41c <xTaskIncrementTick.part.0>
        xPendedTicks += 1U;
 800ea66:	4a04      	ldr	r2, [pc, #16]	; (800ea78 <xTaskIncrementTick+0x1c>)
}
 800ea68:	2000      	movs	r0, #0
        xPendedTicks += 1U;
 800ea6a:	6813      	ldr	r3, [r2, #0]
 800ea6c:	3301      	adds	r3, #1
 800ea6e:	6013      	str	r3, [r2, #0]
}
 800ea70:	4770      	bx	lr
 800ea72:	bf00      	nop
 800ea74:	2000aaa4 	.word	0x2000aaa4
 800ea78:	2000ad40 	.word	0x2000ad40

0800ea7c <vTaskSwitchContext>:
        if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 800ea7c:	4b04      	ldr	r3, [pc, #16]	; (800ea90 <vTaskSwitchContext+0x14>)
 800ea7e:	681b      	ldr	r3, [r3, #0]
 800ea80:	b11b      	cbz	r3, 800ea8a <vTaskSwitchContext+0xe>
            xYieldPendings[ 0 ] = pdTRUE;
 800ea82:	2201      	movs	r2, #1
 800ea84:	4b03      	ldr	r3, [pc, #12]	; (800ea94 <vTaskSwitchContext+0x18>)
 800ea86:	601a      	str	r2, [r3, #0]
    }
 800ea88:	4770      	bx	lr
 800ea8a:	f7ff bbfd 	b.w	800e288 <vTaskSwitchContext.part.0>
 800ea8e:	bf00      	nop
 800ea90:	2000aaa4 	.word	0x2000aaa4
 800ea94:	2000ade4 	.word	0x2000ade4

0800ea98 <vTaskPlaceOnEventList>:
{
 800ea98:	b510      	push	{r4, lr}
    configASSERT( pxEventList );
 800ea9a:	b158      	cbz	r0, 800eab4 <vTaskPlaceOnEventList+0x1c>
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ea9c:	460c      	mov	r4, r1
 800ea9e:	4b07      	ldr	r3, [pc, #28]	; (800eabc <vTaskPlaceOnEventList+0x24>)
 800eaa0:	6819      	ldr	r1, [r3, #0]
 800eaa2:	3118      	adds	r1, #24
 800eaa4:	f7f3 fc74 	bl	8002390 <vListInsert>
    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800eaa8:	4620      	mov	r0, r4
}
 800eaaa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800eaae:	2101      	movs	r1, #1
 800eab0:	f7ff bb90 	b.w	800e1d4 <prvAddCurrentTaskToDelayedList>
    configASSERT( pxEventList );
 800eab4:	f7f4 fce2 	bl	800347c <ulSetInterruptMask>
 800eab8:	e7fe      	b.n	800eab8 <vTaskPlaceOnEventList+0x20>
 800eaba:	bf00      	nop
 800eabc:	2000a7c8 	.word	0x2000a7c8

0800eac0 <vTaskPlaceOnEventListRestricted>:
    {
 800eac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        configASSERT( pxEventList );
 800eac2:	4603      	mov	r3, r0
 800eac4:	b1f8      	cbz	r0, 800eb06 <vTaskPlaceOnEventListRestricted+0x46>
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800eac6:	4c11      	ldr	r4, [pc, #68]	; (800eb0c <vTaskPlaceOnEventListRestricted+0x4c>)
 800eac8:	685d      	ldr	r5, [r3, #4]
 800eaca:	4608      	mov	r0, r1
            xTicksToWait = portMAX_DELAY;
 800eacc:	2a00      	cmp	r2, #0
 800eace:	4611      	mov	r1, r2
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ead0:	6822      	ldr	r2, [r4, #0]
 800ead2:	68ae      	ldr	r6, [r5, #8]
 800ead4:	61d5      	str	r5, [r2, #28]
 800ead6:	6822      	ldr	r2, [r4, #0]
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800ead8:	bf18      	it	ne
 800eada:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800eade:	6216      	str	r6, [r2, #32]
 800eae0:	6826      	ldr	r6, [r4, #0]
 800eae2:	6822      	ldr	r2, [r4, #0]
 800eae4:	6827      	ldr	r7, [r4, #0]
 800eae6:	f102 0418 	add.w	r4, r2, #24
 800eaea:	681a      	ldr	r2, [r3, #0]
 800eaec:	3618      	adds	r6, #24
 800eaee:	f102 0c01 	add.w	ip, r2, #1
 800eaf2:	68aa      	ldr	r2, [r5, #8]
 800eaf4:	6056      	str	r6, [r2, #4]
 800eaf6:	60ac      	str	r4, [r5, #8]
 800eaf8:	62bb      	str	r3, [r7, #40]	; 0x28
 800eafa:	f8c3 c000 	str.w	ip, [r3]
    }
 800eafe:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800eb02:	f7ff bb67 	b.w	800e1d4 <prvAddCurrentTaskToDelayedList>
        configASSERT( pxEventList );
 800eb06:	f7f4 fcb9 	bl	800347c <ulSetInterruptMask>
 800eb0a:	e7fe      	b.n	800eb0a <vTaskPlaceOnEventListRestricted+0x4a>
 800eb0c:	2000a7c8 	.word	0x2000a7c8

0800eb10 <xTaskRemoveFromEventList>:
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800eb10:	68c3      	ldr	r3, [r0, #12]
{
 800eb12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800eb16:	68db      	ldr	r3, [r3, #12]
    configASSERT( pxUnblockedTCB );
 800eb18:	2b00      	cmp	r3, #0
 800eb1a:	d05e      	beq.n	800ebda <xTaskRemoveFromEventList+0xca>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 800eb1c:	e9d3 4107 	ldrd	r4, r1, [r3, #28]
 800eb20:	2500      	movs	r5, #0
 800eb22:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800eb24:	60a1      	str	r1, [r4, #8]
 800eb26:	604c      	str	r4, [r1, #4]
 800eb28:	6854      	ldr	r4, [r2, #4]
 800eb2a:	f103 0018 	add.w	r0, r3, #24
 800eb2e:	4284      	cmp	r4, r0
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800eb30:	4c2b      	ldr	r4, [pc, #172]	; (800ebe0 <xTaskRemoveFromEventList+0xd0>)
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 800eb32:	bf08      	it	eq
 800eb34:	6051      	streq	r1, [r2, #4]
 800eb36:	6811      	ldr	r1, [r2, #0]
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800eb38:	6824      	ldr	r4, [r4, #0]
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 800eb3a:	3901      	subs	r1, #1
 800eb3c:	629d      	str	r5, [r3, #40]	; 0x28
 800eb3e:	6011      	str	r1, [r2, #0]
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800eb40:	b1bc      	cbz	r4, 800eb72 <xTaskRemoveFromEventList+0x62>
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800eb42:	4928      	ldr	r1, [pc, #160]	; (800ebe4 <xTaskRemoveFromEventList+0xd4>)
 800eb44:	684a      	ldr	r2, [r1, #4]
 800eb46:	6894      	ldr	r4, [r2, #8]
 800eb48:	e9c3 2407 	strd	r2, r4, [r3, #28]
 800eb4c:	6894      	ldr	r4, [r2, #8]
 800eb4e:	6060      	str	r0, [r4, #4]
 800eb50:	6090      	str	r0, [r2, #8]
        prvAddTaskToReadyList( pxUnblockedTCB );
 800eb52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800eb54:	6299      	str	r1, [r3, #40]	; 0x28
        if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800eb56:	4b24      	ldr	r3, [pc, #144]	; (800ebe8 <xTaskRemoveFromEventList+0xd8>)
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800eb58:	680c      	ldr	r4, [r1, #0]
        if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800eb5a:	681b      	ldr	r3, [r3, #0]
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800eb5c:	3401      	adds	r4, #1
        if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800eb5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800eb60:	600c      	str	r4, [r1, #0]
        if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800eb62:	4293      	cmp	r3, r2
 800eb64:	d236      	bcs.n	800ebd4 <xTaskRemoveFromEventList+0xc4>
            xYieldPendings[ 0 ] = pdTRUE;
 800eb66:	2301      	movs	r3, #1
 800eb68:	4a20      	ldr	r2, [pc, #128]	; (800ebec <xTaskRemoveFromEventList+0xdc>)
            xReturn = pdTRUE;
 800eb6a:	4618      	mov	r0, r3
            xYieldPendings[ 0 ] = pdTRUE;
 800eb6c:	6013      	str	r3, [r2, #0]
}
 800eb6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 800eb72:	6959      	ldr	r1, [r3, #20]
 800eb74:	e9d3 2002 	ldrd	r2, r0, [r3, #8]
 800eb78:	6090      	str	r0, [r2, #8]
 800eb7a:	68d8      	ldr	r0, [r3, #12]
 800eb7c:	1d1f      	adds	r7, r3, #4
 800eb7e:	6042      	str	r2, [r0, #4]
 800eb80:	684a      	ldr	r2, [r1, #4]
        prvAddTaskToReadyList( pxUnblockedTCB );
 800eb82:	4d1b      	ldr	r5, [pc, #108]	; (800ebf0 <xTaskRemoveFromEventList+0xe0>)
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 800eb84:	42ba      	cmp	r2, r7
 800eb86:	bf08      	it	eq
 800eb88:	6048      	streq	r0, [r1, #4]
 800eb8a:	6808      	ldr	r0, [r1, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 800eb8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 800eb8e:	3801      	subs	r0, #1
 800eb90:	6008      	str	r0, [r1, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 800eb92:	2001      	movs	r0, #1
 800eb94:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 800eb98:	eb05 0c81 	add.w	ip, r5, r1, lsl #2
 800eb9c:	f8dc 4004 	ldr.w	r4, [ip, #4]
 800eba0:	f8df e050 	ldr.w	lr, [pc, #80]	; 800ebf4 <xTaskRemoveFromEventList+0xe4>
 800eba4:	68a6      	ldr	r6, [r4, #8]
 800eba6:	0089      	lsls	r1, r1, #2
 800eba8:	60de      	str	r6, [r3, #12]
 800ebaa:	586e      	ldr	r6, [r5, r1]
 800ebac:	f8de 8000 	ldr.w	r8, [lr]
 800ebb0:	4406      	add	r6, r0
 800ebb2:	4090      	lsls	r0, r2
 800ebb4:	ea40 0008 	orr.w	r0, r0, r8
 800ebb8:	f8ce 0000 	str.w	r0, [lr]
 800ebbc:	68a0      	ldr	r0, [r4, #8]
 800ebbe:	609c      	str	r4, [r3, #8]
 800ebc0:	6047      	str	r7, [r0, #4]
 800ebc2:	60a7      	str	r7, [r4, #8]
 800ebc4:	f8c3 c014 	str.w	ip, [r3, #20]
        if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ebc8:	4b07      	ldr	r3, [pc, #28]	; (800ebe8 <xTaskRemoveFromEventList+0xd8>)
        prvAddTaskToReadyList( pxUnblockedTCB );
 800ebca:	506e      	str	r6, [r5, r1]
        if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ebcc:	681b      	ldr	r3, [r3, #0]
 800ebce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ebd0:	4293      	cmp	r3, r2
 800ebd2:	d3c8      	bcc.n	800eb66 <xTaskRemoveFromEventList+0x56>
            xReturn = pdFALSE;
 800ebd4:	2000      	movs	r0, #0
}
 800ebd6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    configASSERT( pxUnblockedTCB );
 800ebda:	f7f4 fc4f 	bl	800347c <ulSetInterruptMask>
 800ebde:	e7fe      	b.n	800ebde <xTaskRemoveFromEventList+0xce>
 800ebe0:	2000aaa4 	.word	0x2000aaa4
 800ebe4:	2000ad44 	.word	0x2000ad44
 800ebe8:	2000a7c8 	.word	0x2000a7c8
 800ebec:	2000ade4 	.word	0x2000ade4
 800ebf0:	2000a7d4 	.word	0x2000a7d4
 800ebf4:	2000acac 	.word	0x2000acac

0800ebf8 <vTaskInternalSetTimeOutState>:
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 800ebf8:	4a03      	ldr	r2, [pc, #12]	; (800ec08 <vTaskInternalSetTimeOutState+0x10>)
    pxTimeOut->xTimeOnEntering = xTickCount;
 800ebfa:	4b04      	ldr	r3, [pc, #16]	; (800ec0c <vTaskInternalSetTimeOutState+0x14>)
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 800ebfc:	6812      	ldr	r2, [r2, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 800ebfe:	681b      	ldr	r3, [r3, #0]
 800ec00:	e9c0 2300 	strd	r2, r3, [r0]
}
 800ec04:	4770      	bx	lr
 800ec06:	bf00      	nop
 800ec08:	2000ad3c 	.word	0x2000ad3c
 800ec0c:	2000ad84 	.word	0x2000ad84

0800ec10 <xTaskCheckForTimeOut>:
{
 800ec10:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ec12:	b083      	sub	sp, #12
    configASSERT( pxTimeOut );
 800ec14:	b370      	cbz	r0, 800ec74 <xTaskCheckForTimeOut+0x64>
    configASSERT( pxTicksToWait );
 800ec16:	460d      	mov	r5, r1
 800ec18:	b339      	cbz	r1, 800ec6a <xTaskCheckForTimeOut+0x5a>
 800ec1a:	4604      	mov	r4, r0
    taskENTER_CRITICAL();
 800ec1c:	f7f4 fad8 	bl	80031d0 <vPortEnterCritical>
            if( *pxTicksToWait == portMAX_DELAY )
 800ec20:	682b      	ldr	r3, [r5, #0]
        const TickType_t xConstTickCount = xTickCount;
 800ec22:	4a16      	ldr	r2, [pc, #88]	; (800ec7c <xTaskCheckForTimeOut+0x6c>)
            if( *pxTicksToWait == portMAX_DELAY )
 800ec24:	1c58      	adds	r0, r3, #1
        const TickType_t xConstTickCount = xTickCount;
 800ec26:	6811      	ldr	r1, [r2, #0]
            if( *pxTicksToWait == portMAX_DELAY )
 800ec28:	d022      	beq.n	800ec70 <xTaskCheckForTimeOut+0x60>
        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) )
 800ec2a:	e9d4 6000 	ldrd	r6, r0, [r4]
 800ec2e:	f8df c050 	ldr.w	ip, [pc, #80]	; 800ec80 <xTaskCheckForTimeOut+0x70>
 800ec32:	f8dc 7000 	ldr.w	r7, [ip]
 800ec36:	42be      	cmp	r6, r7
 800ec38:	d00a      	beq.n	800ec50 <xTaskCheckForTimeOut+0x40>
 800ec3a:	4288      	cmp	r0, r1
 800ec3c:	d808      	bhi.n	800ec50 <xTaskCheckForTimeOut+0x40>
            *pxTicksToWait = ( TickType_t ) 0;
 800ec3e:	2300      	movs	r3, #0
            xReturn = pdTRUE;
 800ec40:	2001      	movs	r0, #1
            *pxTicksToWait = ( TickType_t ) 0;
 800ec42:	602b      	str	r3, [r5, #0]
 800ec44:	9001      	str	r0, [sp, #4]
    taskEXIT_CRITICAL();
 800ec46:	f7f4 fad1 	bl	80031ec <vPortExitCritical>
}
 800ec4a:	9801      	ldr	r0, [sp, #4]
 800ec4c:	b003      	add	sp, #12
 800ec4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800ec50:	1a0f      	subs	r7, r1, r0
        else if( xElapsedTime < *pxTicksToWait )
 800ec52:	42bb      	cmp	r3, r7
 800ec54:	d9f3      	bls.n	800ec3e <xTaskCheckForTimeOut+0x2e>
            *pxTicksToWait -= xElapsedTime;
 800ec56:	1a5b      	subs	r3, r3, r1
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 800ec58:	f8dc 1000 	ldr.w	r1, [ip]
    pxTimeOut->xTimeOnEntering = xTickCount;
 800ec5c:	6812      	ldr	r2, [r2, #0]
            *pxTicksToWait -= xElapsedTime;
 800ec5e:	4403      	add	r3, r0
 800ec60:	602b      	str	r3, [r5, #0]
            xReturn = pdFALSE;
 800ec62:	2000      	movs	r0, #0
    pxTimeOut->xTimeOnEntering = xTickCount;
 800ec64:	e9c4 1200 	strd	r1, r2, [r4]
            xReturn = pdFALSE;
 800ec68:	e7ec      	b.n	800ec44 <xTaskCheckForTimeOut+0x34>
    configASSERT( pxTicksToWait );
 800ec6a:	f7f4 fc07 	bl	800347c <ulSetInterruptMask>
 800ec6e:	e7fe      	b.n	800ec6e <xTaskCheckForTimeOut+0x5e>
                xReturn = pdFALSE;
 800ec70:	2000      	movs	r0, #0
 800ec72:	e7e7      	b.n	800ec44 <xTaskCheckForTimeOut+0x34>
    configASSERT( pxTimeOut );
 800ec74:	f7f4 fc02 	bl	800347c <ulSetInterruptMask>
 800ec78:	e7fe      	b.n	800ec78 <xTaskCheckForTimeOut+0x68>
 800ec7a:	bf00      	nop
 800ec7c:	2000ad84 	.word	0x2000ad84
 800ec80:	2000ad3c 	.word	0x2000ad3c

0800ec84 <vTaskMissedYield>:
    xYieldPendings[ portGET_CORE_ID() ] = pdTRUE;
 800ec84:	2201      	movs	r2, #1
 800ec86:	4b01      	ldr	r3, [pc, #4]	; (800ec8c <vTaskMissedYield+0x8>)
 800ec88:	601a      	str	r2, [r3, #0]
}
 800ec8a:	4770      	bx	lr
 800ec8c:	2000ade4 	.word	0x2000ade4

0800ec90 <xTaskGetSchedulerState>:
        if( xSchedulerRunning == pdFALSE )
 800ec90:	4b05      	ldr	r3, [pc, #20]	; (800eca8 <xTaskGetSchedulerState+0x18>)
 800ec92:	681b      	ldr	r3, [r3, #0]
 800ec94:	b133      	cbz	r3, 800eca4 <xTaskGetSchedulerState+0x14>
                if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800ec96:	4b05      	ldr	r3, [pc, #20]	; (800ecac <xTaskGetSchedulerState+0x1c>)
 800ec98:	681b      	ldr	r3, [r3, #0]
                    xReturn = taskSCHEDULER_SUSPENDED;
 800ec9a:	2b00      	cmp	r3, #0
 800ec9c:	bf0c      	ite	eq
 800ec9e:	2002      	moveq	r0, #2
 800eca0:	2000      	movne	r0, #0
 800eca2:	4770      	bx	lr
            xReturn = taskSCHEDULER_NOT_STARTED;
 800eca4:	2001      	movs	r0, #1
    }
 800eca6:	4770      	bx	lr
 800eca8:	2000ad58 	.word	0x2000ad58
 800ecac:	2000aaa4 	.word	0x2000aaa4

0800ecb0 <xTaskPriorityInherit>:
    {
 800ecb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
        if( pxMutexHolder != NULL )
 800ecb4:	4604      	mov	r4, r0
 800ecb6:	b1c8      	cbz	r0, 800ecec <xTaskPriorityInherit+0x3c>
            if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800ecb8:	4d2b      	ldr	r5, [pc, #172]	; (800ed68 <xTaskPriorityInherit+0xb8>)
 800ecba:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800ecbc:	682a      	ldr	r2, [r5, #0]
 800ecbe:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800ecc0:	4293      	cmp	r3, r2
 800ecc2:	d215      	bcs.n	800ecf0 <xTaskPriorityInherit+0x40>
                if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == ( ( TickType_t ) 0U ) )
 800ecc4:	6982      	ldr	r2, [r0, #24]
 800ecc6:	2a00      	cmp	r2, #0
 800ecc8:	db04      	blt.n	800ecd4 <xTaskPriorityInherit+0x24>
                    listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority );
 800ecca:	682a      	ldr	r2, [r5, #0]
 800eccc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800ecce:	f1c2 020a 	rsb	r2, r2, #10
 800ecd2:	6182      	str	r2, [r0, #24]
                if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800ecd4:	4e25      	ldr	r6, [pc, #148]	; (800ed6c <xTaskPriorityInherit+0xbc>)
 800ecd6:	6962      	ldr	r2, [r4, #20]
 800ecd8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800ecdc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800ece0:	429a      	cmp	r2, r3
 800ece2:	d00e      	beq.n	800ed02 <xTaskPriorityInherit+0x52>
                xReturn = pdTRUE;
 800ece4:	2001      	movs	r0, #1
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800ece6:	682b      	ldr	r3, [r5, #0]
 800ece8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ecea:	62e3      	str	r3, [r4, #44]	; 0x2c
    }
 800ecec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
                if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800ecf0:	682b      	ldr	r3, [r5, #0]
 800ecf2:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 800ecf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ecf6:	4298      	cmp	r0, r3
 800ecf8:	bf2c      	ite	cs
 800ecfa:	2000      	movcs	r0, #0
 800ecfc:	2001      	movcc	r0, #1
    }
 800ecfe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
                    if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ed02:	1d27      	adds	r7, r4, #4
 800ed04:	4638      	mov	r0, r7
 800ed06:	f7f3 fb5b 	bl	80023c0 <uxListRemove>
                        portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800ed0a:	f8df c064 	ldr.w	ip, [pc, #100]	; 800ed70 <xTaskPriorityInherit+0xc0>
                    if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ed0e:	b948      	cbnz	r0, 800ed24 <xTaskPriorityInherit+0x74>
                        portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800ed10:	2301      	movs	r3, #1
 800ed12:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800ed14:	fa03 f202 	lsl.w	r2, r3, r2
 800ed18:	f8dc 3000 	ldr.w	r3, [ip]
 800ed1c:	ea23 0302 	bic.w	r3, r3, r2
 800ed20:	f8cc 3000 	str.w	r3, [ip]
                    prvAddTaskToReadyList( pxMutexHolderTCB );
 800ed24:	2001      	movs	r0, #1
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800ed26:	682b      	ldr	r3, [r5, #0]
                    prvAddTaskToReadyList( pxMutexHolderTCB );
 800ed28:	f8dc 8000 	ldr.w	r8, [ip]
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800ed2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                    prvAddTaskToReadyList( pxMutexHolderTCB );
 800ed2e:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 800ed32:	eb06 0582 	add.w	r5, r6, r2, lsl #2
 800ed36:	f8d5 e004 	ldr.w	lr, [r5, #4]
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800ed3a:	62e3      	str	r3, [r4, #44]	; 0x2c
                    prvAddTaskToReadyList( pxMutexHolderTCB );
 800ed3c:	f8de 1008 	ldr.w	r1, [lr, #8]
 800ed40:	0092      	lsls	r2, r2, #2
 800ed42:	fa00 f303 	lsl.w	r3, r0, r3
 800ed46:	60e1      	str	r1, [r4, #12]
 800ed48:	ea43 0308 	orr.w	r3, r3, r8
 800ed4c:	58b1      	ldr	r1, [r6, r2]
 800ed4e:	f8cc 3000 	str.w	r3, [ip]
 800ed52:	f8de 3008 	ldr.w	r3, [lr, #8]
 800ed56:	4401      	add	r1, r0
 800ed58:	f8c4 e008 	str.w	lr, [r4, #8]
 800ed5c:	605f      	str	r7, [r3, #4]
 800ed5e:	f8ce 7008 	str.w	r7, [lr, #8]
 800ed62:	6165      	str	r5, [r4, #20]
 800ed64:	50b1      	str	r1, [r6, r2]
 800ed66:	e7c1      	b.n	800ecec <xTaskPriorityInherit+0x3c>
 800ed68:	2000a7c8 	.word	0x2000a7c8
 800ed6c:	2000a7d4 	.word	0x2000a7d4
 800ed70:	2000acac 	.word	0x2000acac

0800ed74 <xTaskPriorityDisinherit>:
        if( pxMutexHolder != NULL )
 800ed74:	b1a8      	cbz	r0, 800eda2 <xTaskPriorityDisinherit+0x2e>
            configASSERT( pxTCB == pxCurrentTCB );
 800ed76:	4b28      	ldr	r3, [pc, #160]	; (800ee18 <xTaskPriorityDisinherit+0xa4>)
    {
 800ed78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
            configASSERT( pxTCB == pxCurrentTCB );
 800ed7c:	681b      	ldr	r3, [r3, #0]
 800ed7e:	4604      	mov	r4, r0
 800ed80:	4283      	cmp	r3, r0
 800ed82:	d002      	beq.n	800ed8a <xTaskPriorityDisinherit+0x16>
 800ed84:	f7f4 fb7a 	bl	800347c <ulSetInterruptMask>
 800ed88:	e7fe      	b.n	800ed88 <xTaskPriorityDisinherit+0x14>
            configASSERT( pxTCB->uxMutexesHeld );
 800ed8a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ed8c:	b15b      	cbz	r3, 800eda6 <xTaskPriorityDisinherit+0x32>
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800ed8e:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800ed90:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
            ( pxTCB->uxMutexesHeld )--;
 800ed92:	3b01      	subs	r3, #1
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800ed94:	4291      	cmp	r1, r2
            ( pxTCB->uxMutexesHeld )--;
 800ed96:	6503      	str	r3, [r0, #80]	; 0x50
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800ed98:	d000      	beq.n	800ed9c <xTaskPriorityDisinherit+0x28>
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800ed9a:	b13b      	cbz	r3, 800edac <xTaskPriorityDisinherit+0x38>
        BaseType_t xReturn = pdFALSE;
 800ed9c:	2000      	movs	r0, #0
    }
 800ed9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        BaseType_t xReturn = pdFALSE;
 800eda2:	2000      	movs	r0, #0
    }
 800eda4:	4770      	bx	lr
            configASSERT( pxTCB->uxMutexesHeld );
 800eda6:	f7f4 fb69 	bl	800347c <ulSetInterruptMask>
 800edaa:	e7fe      	b.n	800edaa <xTaskPriorityDisinherit+0x36>
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800edac:	1d05      	adds	r5, r0, #4
 800edae:	4628      	mov	r0, r5
 800edb0:	f7f3 fb06 	bl	80023c0 <uxListRemove>
 800edb4:	b338      	cbz	r0, 800ee06 <xTaskPriorityDisinherit+0x92>
 800edb6:	4919      	ldr	r1, [pc, #100]	; (800ee1c <xTaskPriorityDisinherit+0xa8>)
                    prvAddTaskToReadyList( pxTCB );
 800edb8:	2001      	movs	r0, #1
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 800edba:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
                    prvAddTaskToReadyList( pxTCB );
 800edbc:	f8df e060 	ldr.w	lr, [pc, #96]	; 800ee20 <xTaskPriorityDisinherit+0xac>
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority );
 800edc0:	f1c3 020a 	rsb	r2, r3, #10
 800edc4:	61a2      	str	r2, [r4, #24]
                    prvAddTaskToReadyList( pxTCB );
 800edc6:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 800edca:	eb0e 0682 	add.w	r6, lr, r2, lsl #2
 800edce:	f8d6 c004 	ldr.w	ip, [r6, #4]
 800edd2:	f8d1 8000 	ldr.w	r8, [r1]
 800edd6:	f8dc 7008 	ldr.w	r7, [ip, #8]
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 800edda:	62e3      	str	r3, [r4, #44]	; 0x2c
                    prvAddTaskToReadyList( pxTCB );
 800eddc:	0092      	lsls	r2, r2, #2
 800edde:	fa00 f303 	lsl.w	r3, r0, r3
 800ede2:	60e7      	str	r7, [r4, #12]
 800ede4:	ea43 0308 	orr.w	r3, r3, r8
 800ede8:	f85e 7002 	ldr.w	r7, [lr, r2]
 800edec:	600b      	str	r3, [r1, #0]
 800edee:	f8dc 3008 	ldr.w	r3, [ip, #8]
 800edf2:	4407      	add	r7, r0
 800edf4:	f8c4 c008 	str.w	ip, [r4, #8]
 800edf8:	605d      	str	r5, [r3, #4]
 800edfa:	f8cc 5008 	str.w	r5, [ip, #8]
 800edfe:	6166      	str	r6, [r4, #20]
 800ee00:	f84e 7002 	str.w	r7, [lr, r2]
        return xReturn;
 800ee04:	e7cb      	b.n	800ed9e <xTaskPriorityDisinherit+0x2a>
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800ee06:	2201      	movs	r2, #1
 800ee08:	4904      	ldr	r1, [pc, #16]	; (800ee1c <xTaskPriorityDisinherit+0xa8>)
 800ee0a:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800ee0c:	680b      	ldr	r3, [r1, #0]
 800ee0e:	4082      	lsls	r2, r0
 800ee10:	ea23 0302 	bic.w	r3, r3, r2
 800ee14:	600b      	str	r3, [r1, #0]
 800ee16:	e7cf      	b.n	800edb8 <xTaskPriorityDisinherit+0x44>
 800ee18:	2000a7c8 	.word	0x2000a7c8
 800ee1c:	2000acac 	.word	0x2000acac
 800ee20:	2000a7d4 	.word	0x2000a7d4

0800ee24 <vTaskPriorityDisinheritAfterTimeout>:
        if( pxMutexHolder != NULL )
 800ee24:	b180      	cbz	r0, 800ee48 <vTaskPriorityDisinheritAfterTimeout+0x24>
    {
 800ee26:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
            configASSERT( pxTCB->uxMutexesHeld );
 800ee28:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800ee2a:	4604      	mov	r4, r0
 800ee2c:	b14b      	cbz	r3, 800ee42 <vTaskPriorityDisinheritAfterTimeout+0x1e>
            if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800ee2e:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
            if( pxTCB->uxPriority != uxPriorityToUse )
 800ee30:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800ee32:	4281      	cmp	r1, r0
 800ee34:	bf38      	it	cc
 800ee36:	4601      	movcc	r1, r0
 800ee38:	428a      	cmp	r2, r1
 800ee3a:	d001      	beq.n	800ee40 <vTaskPriorityDisinheritAfterTimeout+0x1c>
                if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800ee3c:	2b01      	cmp	r3, #1
 800ee3e:	d004      	beq.n	800ee4a <vTaskPriorityDisinheritAfterTimeout+0x26>
    }
 800ee40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            configASSERT( pxTCB->uxMutexesHeld );
 800ee42:	f7f4 fb1b 	bl	800347c <ulSetInterruptMask>
 800ee46:	e7fe      	b.n	800ee46 <vTaskPriorityDisinheritAfterTimeout+0x22>
 800ee48:	4770      	bx	lr
                    configASSERT( pxTCB != pxCurrentTCB );
 800ee4a:	4b20      	ldr	r3, [pc, #128]	; (800eecc <vTaskPriorityDisinheritAfterTimeout+0xa8>)
 800ee4c:	681b      	ldr	r3, [r3, #0]
 800ee4e:	42a3      	cmp	r3, r4
 800ee50:	d031      	beq.n	800eeb6 <vTaskPriorityDisinheritAfterTimeout+0x92>
                    if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == ( ( TickType_t ) 0U ) )
 800ee52:	69a3      	ldr	r3, [r4, #24]
                    pxTCB->uxPriority = uxPriorityToUse;
 800ee54:	62e1      	str	r1, [r4, #44]	; 0x2c
                    if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == ( ( TickType_t ) 0U ) )
 800ee56:	2b00      	cmp	r3, #0
                        listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse );
 800ee58:	bfa8      	it	ge
 800ee5a:	f1c1 010a 	rsbge	r1, r1, #10
                    if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800ee5e:	4d1c      	ldr	r5, [pc, #112]	; (800eed0 <vTaskPriorityDisinheritAfterTimeout+0xac>)
                        listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse );
 800ee60:	bfa8      	it	ge
 800ee62:	61a1      	strge	r1, [r4, #24]
                    if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800ee64:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800ee68:	6961      	ldr	r1, [r4, #20]
 800ee6a:	eb05 0382 	add.w	r3, r5, r2, lsl #2
 800ee6e:	4299      	cmp	r1, r3
 800ee70:	d1e6      	bne.n	800ee40 <vTaskPriorityDisinheritAfterTimeout+0x1c>
                        if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ee72:	1d26      	adds	r6, r4, #4
 800ee74:	4630      	mov	r0, r6
 800ee76:	f7f3 faa3 	bl	80023c0 <uxListRemove>
                            portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800ee7a:	2201      	movs	r2, #1
                        if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ee7c:	b1f0      	cbz	r0, 800eebc <vTaskPriorityDisinheritAfterTimeout+0x98>
                            portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800ee7e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800ee80:	4914      	ldr	r1, [pc, #80]	; (800eed4 <vTaskPriorityDisinheritAfterTimeout+0xb0>)
 800ee82:	409a      	lsls	r2, r3
                        prvAddTaskToReadyList( pxTCB );
 800ee84:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800ee88:	eb05 0783 	add.w	r7, r5, r3, lsl #2
 800ee8c:	6878      	ldr	r0, [r7, #4]
 800ee8e:	f8d1 c000 	ldr.w	ip, [r1]
 800ee92:	ea4f 0e83 	mov.w	lr, r3, lsl #2
 800ee96:	6883      	ldr	r3, [r0, #8]
 800ee98:	ea4c 0202 	orr.w	r2, ip, r2
 800ee9c:	60e3      	str	r3, [r4, #12]
 800ee9e:	600a      	str	r2, [r1, #0]
 800eea0:	f855 200e 	ldr.w	r2, [r5, lr]
 800eea4:	6881      	ldr	r1, [r0, #8]
 800eea6:	3201      	adds	r2, #1
 800eea8:	60a0      	str	r0, [r4, #8]
 800eeaa:	604e      	str	r6, [r1, #4]
 800eeac:	6086      	str	r6, [r0, #8]
 800eeae:	6167      	str	r7, [r4, #20]
 800eeb0:	f845 200e 	str.w	r2, [r5, lr]
    }
 800eeb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
                    configASSERT( pxTCB != pxCurrentTCB );
 800eeb6:	f7f4 fae1 	bl	800347c <ulSetInterruptMask>
 800eeba:	e7fe      	b.n	800eeba <vTaskPriorityDisinheritAfterTimeout+0x96>
                            portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800eebc:	4905      	ldr	r1, [pc, #20]	; (800eed4 <vTaskPriorityDisinheritAfterTimeout+0xb0>)
 800eebe:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800eec0:	6808      	ldr	r0, [r1, #0]
 800eec2:	409a      	lsls	r2, r3
 800eec4:	ea20 0002 	bic.w	r0, r0, r2
 800eec8:	6008      	str	r0, [r1, #0]
 800eeca:	e7db      	b.n	800ee84 <vTaskPriorityDisinheritAfterTimeout+0x60>
 800eecc:	2000a7c8 	.word	0x2000a7c8
 800eed0:	2000a7d4 	.word	0x2000a7d4
 800eed4:	2000acac 	.word	0x2000acac

0800eed8 <pvTaskIncrementMutexHeldCount>:
        pxTCB = pxCurrentTCB;
 800eed8:	4b03      	ldr	r3, [pc, #12]	; (800eee8 <pvTaskIncrementMutexHeldCount+0x10>)
 800eeda:	6818      	ldr	r0, [r3, #0]
        if( pxTCB != NULL )
 800eedc:	b110      	cbz	r0, 800eee4 <pvTaskIncrementMutexHeldCount+0xc>
            ( pxTCB->uxMutexesHeld )++;
 800eede:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800eee0:	3301      	adds	r3, #1
 800eee2:	6503      	str	r3, [r0, #80]	; 0x50
    }
 800eee4:	4770      	bx	lr
 800eee6:	bf00      	nop
 800eee8:	2000a7c8 	.word	0x2000a7c8

0800eeec <vApplicationGetTimerTaskMemory>:
        static StaticTask_t xTimerTaskTCB;
        static StackType_t uxTimerTaskStack[ configTIMER_TASK_STACK_DEPTH ];

        *ppxTimerTaskTCBBuffer = &( xTimerTaskTCB );
        *ppxTimerTaskStackBuffer = &( uxTimerTaskStack[ 0 ] );
        *puxTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 800eeec:	2380      	movs	r3, #128	; 0x80
    {
 800eeee:	b430      	push	{r4, r5}
        *ppxTimerTaskTCBBuffer = &( xTimerTaskTCB );
 800eef0:	4d03      	ldr	r5, [pc, #12]	; (800ef00 <vApplicationGetTimerTaskMemory+0x14>)
        *ppxTimerTaskStackBuffer = &( uxTimerTaskStack[ 0 ] );
 800eef2:	4c04      	ldr	r4, [pc, #16]	; (800ef04 <vApplicationGetTimerTaskMemory+0x18>)
        *ppxTimerTaskTCBBuffer = &( xTimerTaskTCB );
 800eef4:	6005      	str	r5, [r0, #0]
        *ppxTimerTaskStackBuffer = &( uxTimerTaskStack[ 0 ] );
 800eef6:	600c      	str	r4, [r1, #0]
        *puxTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 800eef8:	6013      	str	r3, [r2, #0]
    }
 800eefa:	bc30      	pop	{r4, r5}
 800eefc:	4770      	bx	lr
 800eefe:	bf00      	nop
 800ef00:	2000ad88 	.word	0x2000ad88
 800ef04:	2000aaac 	.word	0x2000aaac

0800ef08 <prvCheckForValidListAndQueue>:
        pxOverflowTimerList = pxTemp;
    }
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 800ef08:	b5f0      	push	{r4, r5, r6, r7, lr}
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
        {
            if( xTimerQueue == NULL )
 800ef0a:	4c12      	ldr	r4, [pc, #72]	; (800ef54 <prvCheckForValidListAndQueue+0x4c>)
    {
 800ef0c:	b083      	sub	sp, #12
        taskENTER_CRITICAL();
 800ef0e:	f7f4 f95f 	bl	80031d0 <vPortEnterCritical>
            if( xTimerQueue == NULL )
 800ef12:	6825      	ldr	r5, [r4, #0]
 800ef14:	b125      	cbz	r5, 800ef20 <prvCheckForValidListAndQueue+0x18>
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
    }
 800ef16:	b003      	add	sp, #12
 800ef18:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
        taskEXIT_CRITICAL();
 800ef1c:	f7f4 b966 	b.w	80031ec <vPortExitCritical>
                vListInitialise( &xActiveTimerList1 );
 800ef20:	4f0d      	ldr	r7, [pc, #52]	; (800ef58 <prvCheckForValidListAndQueue+0x50>)
                vListInitialise( &xActiveTimerList2 );
 800ef22:	4e0e      	ldr	r6, [pc, #56]	; (800ef5c <prvCheckForValidListAndQueue+0x54>)
                vListInitialise( &xActiveTimerList1 );
 800ef24:	4638      	mov	r0, r7
 800ef26:	f7f3 fa13 	bl	8002350 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 800ef2a:	4630      	mov	r0, r6
 800ef2c:	f7f3 fa10 	bl	8002350 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 800ef30:	4a0b      	ldr	r2, [pc, #44]	; (800ef60 <prvCheckForValidListAndQueue+0x58>)
                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800ef32:	9500      	str	r5, [sp, #0]
                pxCurrentTimerList = &xActiveTimerList1;
 800ef34:	6017      	str	r7, [r2, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 800ef36:	4a0b      	ldr	r2, [pc, #44]	; (800ef64 <prvCheckForValidListAndQueue+0x5c>)
                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800ef38:	2110      	movs	r1, #16
                pxOverflowTimerList = &xActiveTimerList2;
 800ef3a:	6016      	str	r6, [r2, #0]
                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800ef3c:	4b0a      	ldr	r3, [pc, #40]	; (800ef68 <prvCheckForValidListAndQueue+0x60>)
 800ef3e:	4a0b      	ldr	r2, [pc, #44]	; (800ef6c <prvCheckForValidListAndQueue+0x64>)
 800ef40:	200a      	movs	r0, #10
 800ef42:	f7f4 fba3 	bl	800368c <xQueueGenericCreateStatic>
 800ef46:	6020      	str	r0, [r4, #0]
    }
 800ef48:	b003      	add	sp, #12
 800ef4a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
        taskEXIT_CRITICAL();
 800ef4e:	f7f4 b94d 	b.w	80031ec <vPortExitCritical>
 800ef52:	bf00      	nop
 800ef54:	2000af0c 	.word	0x2000af0c
 800ef58:	2000ae90 	.word	0x2000ae90
 800ef5c:	2000aea4 	.word	0x2000aea4
 800ef60:	2000ade8 	.word	0x2000ade8
 800ef64:	2000adec 	.word	0x2000adec
 800ef68:	2000aebc 	.word	0x2000aebc
 800ef6c:	2000adf0 	.word	0x2000adf0

0800ef70 <prvReloadTimer>:
    {
 800ef70:	b570      	push	{r4, r5, r6, lr}
 800ef72:	4604      	mov	r4, r0
 800ef74:	4616      	mov	r6, r2
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 800ef76:	e005      	b.n	800ef84 <prvReloadTimer+0x14>
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
 800ef78:	4293      	cmp	r3, r2
 800ef7a:	d818      	bhi.n	800efae <prvReloadTimer+0x3e>
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ef7c:	4620      	mov	r0, r4
 800ef7e:	6a23      	ldr	r3, [r4, #32]
 800ef80:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 800ef82:	4629      	mov	r1, r5
 800ef84:	69a3      	ldr	r3, [r4, #24]
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
 800ef86:	1a72      	subs	r2, r6, r1
 800ef88:	185d      	adds	r5, r3, r1
 800ef8a:	bf2c      	ite	cs
 800ef8c:	2001      	movcs	r0, #1
 800ef8e:	2000      	movcc	r0, #0
        if( xNextExpiryTime <= xTimeNow )
 800ef90:	42b5      	cmp	r5, r6
        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800ef92:	6065      	str	r5, [r4, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ef94:	6124      	str	r4, [r4, #16]
        if( xNextExpiryTime <= xTimeNow )
 800ef96:	d9ef      	bls.n	800ef78 <prvReloadTimer+0x8>
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800ef98:	42b1      	cmp	r1, r6
 800ef9a:	d901      	bls.n	800efa0 <prvReloadTimer+0x30>
 800ef9c:	2800      	cmp	r0, #0
 800ef9e:	d0ed      	beq.n	800ef7c <prvReloadTimer+0xc>
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800efa0:	4b06      	ldr	r3, [pc, #24]	; (800efbc <prvReloadTimer+0x4c>)
 800efa2:	1d21      	adds	r1, r4, #4
 800efa4:	6818      	ldr	r0, [r3, #0]
    }
 800efa6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800efaa:	f7f3 b9f1 	b.w	8002390 <vListInsert>
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800efae:	4b04      	ldr	r3, [pc, #16]	; (800efc0 <prvReloadTimer+0x50>)
 800efb0:	1d21      	adds	r1, r4, #4
 800efb2:	6818      	ldr	r0, [r3, #0]
    }
 800efb4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800efb8:	f7f3 b9ea 	b.w	8002390 <vListInsert>
 800efbc:	2000ade8 	.word	0x2000ade8
 800efc0:	2000adec 	.word	0x2000adec

0800efc4 <prvProcessExpiredTimer>:
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800efc4:	4a10      	ldr	r2, [pc, #64]	; (800f008 <prvProcessExpiredTimer+0x44>)
    {
 800efc6:	b570      	push	{r4, r5, r6, lr}
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800efc8:	6812      	ldr	r2, [r2, #0]
    {
 800efca:	4605      	mov	r5, r0
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800efcc:	68d2      	ldr	r2, [r2, #12]
    {
 800efce:	460e      	mov	r6, r1
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800efd0:	68d4      	ldr	r4, [r2, #12]
        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800efd2:	1d20      	adds	r0, r4, #4
 800efd4:	f7f3 f9f4 	bl	80023c0 <uxListRemove>
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 800efd8:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 800efdc:	075a      	lsls	r2, r3, #29
 800efde:	d408      	bmi.n	800eff2 <prvProcessExpiredTimer+0x2e>
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800efe0:	f023 0301 	bic.w	r3, r3, #1
 800efe4:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800efe8:	4620      	mov	r0, r4
 800efea:	6a23      	ldr	r3, [r4, #32]
    }
 800efec:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800eff0:	4718      	bx	r3
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 800eff2:	4620      	mov	r0, r4
 800eff4:	4632      	mov	r2, r6
 800eff6:	4629      	mov	r1, r5
 800eff8:	f7ff ffba 	bl	800ef70 <prvReloadTimer>
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800effc:	4620      	mov	r0, r4
 800effe:	6a23      	ldr	r3, [r4, #32]
    }
 800f000:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f004:	4718      	bx	r3
 800f006:	bf00      	nop
 800f008:	2000ade8 	.word	0x2000ade8

0800f00c <prvTimerTask>:
    {
 800f00c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f010:	2600      	movs	r6, #0
 800f012:	4d7f      	ldr	r5, [pc, #508]	; (800f210 <prvTimerTask+0x204>)
 800f014:	4f7f      	ldr	r7, [pc, #508]	; (800f214 <prvTimerTask+0x208>)
 800f016:	f8df 8204 	ldr.w	r8, [pc, #516]	; 800f21c <prvTimerTask+0x210>
 800f01a:	4c7f      	ldr	r4, [pc, #508]	; (800f218 <prvTimerTask+0x20c>)
 800f01c:	b084      	sub	sp, #16
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800f01e:	682b      	ldr	r3, [r5, #0]
 800f020:	f8d3 a000 	ldr.w	sl, [r3]
 800f024:	f1ba 0f00 	cmp.w	sl, #0
 800f028:	f000 80bf 	beq.w	800f1aa <prvTimerTask+0x19e>
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800f02c:	68db      	ldr	r3, [r3, #12]
 800f02e:	f8d3 a000 	ldr.w	sl, [r3]
        vTaskSuspendAll();
 800f032:	f7ff fcef 	bl	800ea14 <vTaskSuspendAll>
        xTimeNow = xTaskGetTickCount();
 800f036:	f7ff fd05 	bl	800ea44 <xTaskGetTickCount>
        if( xTimeNow < xLastTime )
 800f03a:	683b      	ldr	r3, [r7, #0]
        xTimeNow = xTaskGetTickCount();
 800f03c:	4681      	mov	r9, r0
        if( xTimeNow < xLastTime )
 800f03e:	4283      	cmp	r3, r0
 800f040:	d83f      	bhi.n	800f0c2 <prvTimerTask+0xb6>
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800f042:	4582      	cmp	sl, r0
        xLastTime = xTimeNow;
 800f044:	6038      	str	r0, [r7, #0]
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800f046:	f240 80cf 	bls.w	800f1e8 <prvTimerTask+0x1dc>
 800f04a:	2200      	movs	r2, #0
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800f04c:	6820      	ldr	r0, [r4, #0]
 800f04e:	ebaa 0109 	sub.w	r1, sl, r9
 800f052:	f7f4 fe35 	bl	8003cc0 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 800f056:	f7ff fce5 	bl	800ea24 <xTaskResumeAll>
 800f05a:	2800      	cmp	r0, #0
 800f05c:	f000 80b6 	beq.w	800f1cc <prvTimerTask+0x1c0>
        DaemonTaskMessage_t xMessage = { 0 };
 800f060:	e9cd 6600 	strd	r6, r6, [sp]
 800f064:	e9cd 6602 	strd	r6, r6, [sp, #8]
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 800f068:	2200      	movs	r2, #0
 800f06a:	4669      	mov	r1, sp
 800f06c:	6820      	ldr	r0, [r4, #0]
 800f06e:	f7f4 fcd7 	bl	8003a20 <xQueueReceive>
 800f072:	2800      	cmp	r0, #0
 800f074:	d0d3      	beq.n	800f01e <prvTimerTask+0x12>
                if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800f076:	9b00      	ldr	r3, [sp, #0]
 800f078:	2b00      	cmp	r3, #0
 800f07a:	f2c0 808d 	blt.w	800f198 <prvTimerTask+0x18c>
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800f07e:	f8dd 9008 	ldr.w	r9, [sp, #8]
                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 800f082:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800f086:	b11b      	cbz	r3, 800f090 <prvTimerTask+0x84>
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f088:	f109 0004 	add.w	r0, r9, #4
 800f08c:	f7f3 f998 	bl	80023c0 <uxListRemove>
        xTimeNow = xTaskGetTickCount();
 800f090:	f7ff fcd8 	bl	800ea44 <xTaskGetTickCount>
        if( xTimeNow < xLastTime )
 800f094:	683b      	ldr	r3, [r7, #0]
        xTimeNow = xTaskGetTickCount();
 800f096:	4682      	mov	sl, r0
        if( xTimeNow < xLastTime )
 800f098:	4298      	cmp	r0, r3
 800f09a:	d326      	bcc.n	800f0ea <prvTimerTask+0xde>
                switch( xMessage.xMessageID )
 800f09c:	9b00      	ldr	r3, [sp, #0]
        xLastTime = xTimeNow;
 800f09e:	f8c7 a000 	str.w	sl, [r7]
                switch( xMessage.xMessageID )
 800f0a2:	3b01      	subs	r3, #1
 800f0a4:	2b08      	cmp	r3, #8
 800f0a6:	d8df      	bhi.n	800f068 <prvTimerTask+0x5c>
 800f0a8:	e8df f003 	tbb	[pc, r3]
 800f0ac:	4d662929 	.word	0x4d662929
 800f0b0:	6629296d 	.word	0x6629296d
 800f0b4:	4d          	.byte	0x4d
 800f0b5:	00          	.byte	0x00
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800f0b6:	68db      	ldr	r3, [r3, #12]
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 800f0b8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800f0bc:	6818      	ldr	r0, [r3, #0]
 800f0be:	f7ff ff81 	bl	800efc4 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800f0c2:	682b      	ldr	r3, [r5, #0]
 800f0c4:	681a      	ldr	r2, [r3, #0]
 800f0c6:	2a00      	cmp	r2, #0
 800f0c8:	d1f5      	bne.n	800f0b6 <prvTimerTask+0xaa>
        pxCurrentTimerList = pxOverflowTimerList;
 800f0ca:	f8d8 2000 	ldr.w	r2, [r8]
        xLastTime = xTimeNow;
 800f0ce:	f8c7 9000 	str.w	r9, [r7]
        pxCurrentTimerList = pxOverflowTimerList;
 800f0d2:	602a      	str	r2, [r5, #0]
        pxOverflowTimerList = pxTemp;
 800f0d4:	f8c8 3000 	str.w	r3, [r8]
                ( void ) xTaskResumeAll();
 800f0d8:	f7ff fca4 	bl	800ea24 <xTaskResumeAll>
 800f0dc:	e7c0      	b.n	800f060 <prvTimerTask+0x54>
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800f0de:	68db      	ldr	r3, [r3, #12]
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 800f0e0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800f0e4:	6818      	ldr	r0, [r3, #0]
 800f0e6:	f7ff ff6d 	bl	800efc4 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800f0ea:	682b      	ldr	r3, [r5, #0]
 800f0ec:	681a      	ldr	r2, [r3, #0]
 800f0ee:	2a00      	cmp	r2, #0
 800f0f0:	d1f5      	bne.n	800f0de <prvTimerTask+0xd2>
        pxCurrentTimerList = pxOverflowTimerList;
 800f0f2:	f8d8 2000 	ldr.w	r2, [r8]
        pxOverflowTimerList = pxTemp;
 800f0f6:	f8c8 3000 	str.w	r3, [r8]
        pxCurrentTimerList = pxOverflowTimerList;
 800f0fa:	602a      	str	r2, [r5, #0]
            *pxTimerListsWereSwitched = pdTRUE;
 800f0fc:	e7ce      	b.n	800f09c <prvTimerTask+0x90>
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 800f0fe:	f899 0028 	ldrb.w	r0, [r9, #40]	; 0x28
                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800f102:	9b01      	ldr	r3, [sp, #4]
 800f104:	f8d9 2018 	ldr.w	r2, [r9, #24]
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 800f108:	f040 0c01 	orr.w	ip, r0, #1
 800f10c:	1899      	adds	r1, r3, r2
 800f10e:	f889 c028 	strb.w	ip, [r9, #40]	; 0x28
                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800f112:	bf2c      	ite	cs
 800f114:	f04f 0c01 	movcs.w	ip, #1
 800f118:	f04f 0c00 	movcc.w	ip, #0
        if( xNextExpiryTime <= xTimeNow )
 800f11c:	4551      	cmp	r1, sl
        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800f11e:	f8c9 1004 	str.w	r1, [r9, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800f122:	f8c9 9010 	str.w	r9, [r9, #16]
        if( xNextExpiryTime <= xTimeNow )
 800f126:	d854      	bhi.n	800f1d2 <prvTimerTask+0x1c6>
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
 800f128:	ebaa 0303 	sub.w	r3, sl, r3
 800f12c:	429a      	cmp	r2, r3
 800f12e:	d81c      	bhi.n	800f16a <prvTimerTask+0x15e>
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 800f130:	0743      	lsls	r3, r0, #29
 800f132:	d464      	bmi.n	800f1fe <prvTimerTask+0x1f2>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800f134:	f020 0001 	bic.w	r0, r0, #1
 800f138:	f889 0028 	strb.w	r0, [r9, #40]	; 0x28
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f13c:	4648      	mov	r0, r9
 800f13e:	f8d9 3020 	ldr.w	r3, [r9, #32]
 800f142:	4798      	blx	r3
 800f144:	e790      	b.n	800f068 <prvTimerTask+0x5c>
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 800f146:	f899 2028 	ldrb.w	r2, [r9, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800f14a:	9b01      	ldr	r3, [sp, #4]
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 800f14c:	f042 0201 	orr.w	r2, r2, #1
 800f150:	f889 2028 	strb.w	r2, [r9, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800f154:	f8c9 3018 	str.w	r3, [r9, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800f158:	2b00      	cmp	r3, #0
 800f15a:	d055      	beq.n	800f208 <prvTimerTask+0x1fc>
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800f15c:	4453      	add	r3, sl
        if( xNextExpiryTime <= xTimeNow )
 800f15e:	4553      	cmp	r3, sl
        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800f160:	f8c9 3004 	str.w	r3, [r9, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800f164:	f8c9 9010 	str.w	r9, [r9, #16]
        if( xNextExpiryTime <= xTimeNow )
 800f168:	d838      	bhi.n	800f1dc <prvTimerTask+0x1d0>
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800f16a:	f8d8 0000 	ldr.w	r0, [r8]
 800f16e:	f109 0104 	add.w	r1, r9, #4
 800f172:	f7f3 f90d 	bl	8002390 <vListInsert>
        return xProcessTimerNow;
 800f176:	e777      	b.n	800f068 <prvTimerTask+0x5c>
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800f178:	f899 3028 	ldrb.w	r3, [r9, #40]	; 0x28
 800f17c:	f023 0301 	bic.w	r3, r3, #1
 800f180:	f889 3028 	strb.w	r3, [r9, #40]	; 0x28
                        break;
 800f184:	e770      	b.n	800f068 <prvTimerTask+0x5c>
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800f186:	f899 3028 	ldrb.w	r3, [r9, #40]	; 0x28
 800f18a:	079a      	lsls	r2, r3, #30
 800f18c:	d533      	bpl.n	800f1f6 <prvTimerTask+0x1ea>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800f18e:	f023 0301 	bic.w	r3, r3, #1
 800f192:	f889 3028 	strb.w	r3, [r9, #40]	; 0x28
 800f196:	e767      	b.n	800f068 <prvTimerTask+0x5c>
                    pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800f198:	9b01      	ldr	r3, [sp, #4]
 800f19a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f19e:	4798      	blx	r3
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800f1a0:	9b00      	ldr	r3, [sp, #0]
 800f1a2:	2b00      	cmp	r3, #0
 800f1a4:	f6ff af60 	blt.w	800f068 <prvTimerTask+0x5c>
 800f1a8:	e769      	b.n	800f07e <prvTimerTask+0x72>
        vTaskSuspendAll();
 800f1aa:	f7ff fc33 	bl	800ea14 <vTaskSuspendAll>
        xTimeNow = xTaskGetTickCount();
 800f1ae:	f7ff fc49 	bl	800ea44 <xTaskGetTickCount>
        if( xTimeNow < xLastTime )
 800f1b2:	683b      	ldr	r3, [r7, #0]
        xTimeNow = xTaskGetTickCount();
 800f1b4:	4681      	mov	r9, r0
        if( xTimeNow < xLastTime )
 800f1b6:	4298      	cmp	r0, r3
 800f1b8:	d383      	bcc.n	800f0c2 <prvTimerTask+0xb6>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800f1ba:	f8d8 3000 	ldr.w	r3, [r8]
        xLastTime = xTimeNow;
 800f1be:	f8c7 9000 	str.w	r9, [r7]
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800f1c2:	681a      	ldr	r2, [r3, #0]
 800f1c4:	fab2 f282 	clz	r2, r2
 800f1c8:	0952      	lsrs	r2, r2, #5
 800f1ca:	e73f      	b.n	800f04c <prvTimerTask+0x40>
                        taskYIELD_WITHIN_API();
 800f1cc:	f7f3 fff4 	bl	80031b8 <vPortYield>
 800f1d0:	e746      	b.n	800f060 <prvTimerTask+0x54>
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800f1d2:	4553      	cmp	r3, sl
 800f1d4:	d902      	bls.n	800f1dc <prvTimerTask+0x1d0>
 800f1d6:	f1bc 0f00 	cmp.w	ip, #0
 800f1da:	d0a9      	beq.n	800f130 <prvTimerTask+0x124>
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800f1dc:	6828      	ldr	r0, [r5, #0]
 800f1de:	f109 0104 	add.w	r1, r9, #4
 800f1e2:	f7f3 f8d5 	bl	8002390 <vListInsert>
 800f1e6:	e73f      	b.n	800f068 <prvTimerTask+0x5c>
                    ( void ) xTaskResumeAll();
 800f1e8:	f7ff fc1c 	bl	800ea24 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800f1ec:	4649      	mov	r1, r9
 800f1ee:	4650      	mov	r0, sl
 800f1f0:	f7ff fee8 	bl	800efc4 <prvProcessExpiredTimer>
 800f1f4:	e734      	b.n	800f060 <prvTimerTask+0x54>
                                vPortFree( pxTimer );
 800f1f6:	4648      	mov	r0, r9
 800f1f8:	f7f3 f81e 	bl	8002238 <vPortFree>
 800f1fc:	e734      	b.n	800f068 <prvTimerTask+0x5c>
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 800f1fe:	4652      	mov	r2, sl
 800f200:	4648      	mov	r0, r9
 800f202:	f7ff feb5 	bl	800ef70 <prvReloadTimer>
 800f206:	e799      	b.n	800f13c <prvTimerTask+0x130>
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800f208:	f7f4 f938 	bl	800347c <ulSetInterruptMask>
 800f20c:	e7fe      	b.n	800f20c <prvTimerTask+0x200>
 800f20e:	bf00      	nop
 800f210:	2000ade8 	.word	0x2000ade8
 800f214:	2000aeb8 	.word	0x2000aeb8
 800f218:	2000af0c 	.word	0x2000af0c
 800f21c:	2000adec 	.word	0x2000adec

0800f220 <xTimerCreateTimerTask>:
    {
 800f220:	b530      	push	{r4, r5, lr}
 800f222:	b089      	sub	sp, #36	; 0x24
        prvCheckForValidListAndQueue();
 800f224:	f7ff fe70 	bl	800ef08 <prvCheckForValidListAndQueue>
        if( xTimerQueue != NULL )
 800f228:	4b0f      	ldr	r3, [pc, #60]	; (800f268 <xTimerCreateTimerTask+0x48>)
 800f22a:	681b      	ldr	r3, [r3, #0]
 800f22c:	b1cb      	cbz	r3, 800f262 <xTimerCreateTimerTask+0x42>
                    StaticTask_t * pxTimerTaskTCBBuffer = NULL;
 800f22e:	2400      	movs	r4, #0
                    xTimerTaskHandle = xTaskCreateStatic( prvTimerTask,
 800f230:	2509      	movs	r5, #9
                    vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &uxTimerTaskStackSize );
 800f232:	aa07      	add	r2, sp, #28
 800f234:	a906      	add	r1, sp, #24
 800f236:	a805      	add	r0, sp, #20
                    StackType_t * pxTimerTaskStackBuffer = NULL;
 800f238:	e9cd 4405 	strd	r4, r4, [sp, #20]
                    vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &uxTimerTaskStackSize );
 800f23c:	f7ff fe56 	bl	800eeec <vApplicationGetTimerTaskMemory>
                    xTimerTaskHandle = xTaskCreateStatic( prvTimerTask,
 800f240:	e9dd 0105 	ldrd	r0, r1, [sp, #20]
 800f244:	4623      	mov	r3, r4
 800f246:	e9cd 1001 	strd	r1, r0, [sp, #4]
 800f24a:	9a07      	ldr	r2, [sp, #28]
 800f24c:	4907      	ldr	r1, [pc, #28]	; (800f26c <xTimerCreateTimerTask+0x4c>)
 800f24e:	4808      	ldr	r0, [pc, #32]	; (800f270 <xTimerCreateTimerTask+0x50>)
 800f250:	9500      	str	r5, [sp, #0]
 800f252:	f7ff fa79 	bl	800e748 <xTaskCreateStatic>
 800f256:	4b07      	ldr	r3, [pc, #28]	; (800f274 <xTimerCreateTimerTask+0x54>)
 800f258:	6018      	str	r0, [r3, #0]
                    if( xTimerTaskHandle != NULL )
 800f25a:	b110      	cbz	r0, 800f262 <xTimerCreateTimerTask+0x42>
    }
 800f25c:	2001      	movs	r0, #1
 800f25e:	b009      	add	sp, #36	; 0x24
 800f260:	bd30      	pop	{r4, r5, pc}
        configASSERT( xReturn );
 800f262:	f7f4 f90b 	bl	800347c <ulSetInterruptMask>
 800f266:	e7fe      	b.n	800f266 <xTimerCreateTimerTask+0x46>
 800f268:	2000af0c 	.word	0x2000af0c
 800f26c:	08019860 	.word	0x08019860
 800f270:	0800f00d 	.word	0x0800f00d
 800f274:	2000af10 	.word	0x2000af10

0800f278 <_ux_dcd_stm32_setup_isr_pending>:
/*                                                                        */
/*  01-31-2022     Chaoqiong Xiao           Initial Version 6.1.10        */
/*                                                                        */
/**************************************************************************/
VOID     _ux_dcd_stm32_setup_isr_pending(UX_DCD_STM32 *dcd_stm32)
{
 800f278:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f27c:	4604      	mov	r4, r0

    /* Fetch the address of the physical endpoint.  */
    ed =  &dcd_stm32 -> ux_dcd_stm32_ed[0];

    /* Get the pointer to the transfer request.  */
    transfer_request =  &ed -> ux_dcd_stm32_ed_endpoint -> ux_slave_endpoint_transfer_request;
 800f27e:	6846      	ldr	r6, [r0, #4]

    UX_DISABLE
 800f280:	f7f2 f8a4 	bl	80013cc <_ux_utility_interrupt_disable>

    /* Get the ED status.  */
    ed_status = ed -> ux_dcd_stm32_ed_status;
 800f284:	68a3      	ldr	r3, [r4, #8]

    /* Check if Task is pending to avoid re-entry.  */
    if (ed_status & UX_DCD_STM32_ED_STATUS_TASK_PENDING)
 800f286:	f413 6780 	ands.w	r7, r3, #1024	; 0x400
 800f28a:	d127      	bne.n	800f2dc <_ux_dcd_stm32_setup_isr_pending+0x64>
        return;
    }

    /* Check if SETUP ISR is pending.  */
    ed_status &= UX_DCD_STM32_ED_STATUS_SETUP;
    if (ed_status == 0)
 800f28c:	f413 7540 	ands.w	r5, r3, #768	; 0x300
 800f290:	d024      	beq.n	800f2dc <_ux_dcd_stm32_setup_isr_pending+0x64>
    {
        UX_RESTORE
        return;
    }
    ed -> ux_dcd_stm32_ed_status &= ~UX_DCD_STM32_ED_STATUS_SETUP;
 800f292:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_TASK_PENDING;
 800f296:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800f29a:	60a3      	str	r3, [r4, #8]
    UX_RESTORE
 800f29c:	f7f2 f89a 	bl	80013d4 <_ux_utility_interrupt_restore>

    /* Handle different SETUP cases.  */
    switch(ed_status)
 800f2a0:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
    transfer_request =  &ed -> ux_dcd_stm32_ed_endpoint -> ux_slave_endpoint_transfer_request;
 800f2a4:	f106 0820 	add.w	r8, r6, #32
    switch(ed_status)
 800f2a8:	d02b      	beq.n	800f302 <_ux_dcd_stm32_setup_isr_pending+0x8a>
 800f2aa:	f5b5 7f40 	cmp.w	r5, #768	; 0x300
 800f2ae:	d019      	beq.n	800f2e4 <_ux_dcd_stm32_setup_isr_pending+0x6c>
    ed -> ux_dcd_stm32_ed_direction = UX_ENDPOINT_IN;
 800f2b0:	2380      	movs	r3, #128	; 0x80
    if (_ux_device_stack_control_request_process(transfer_request) == UX_SUCCESS)
 800f2b2:	4640      	mov	r0, r8
    ed -> ux_dcd_stm32_ed_direction = UX_ENDPOINT_IN;
 800f2b4:	73a3      	strb	r3, [r4, #14]
    case UX_DCD_STM32_ED_STATUS_SETUP_OUT:
        _ux_dcd_stm32_setup_out(ed, transfer_request, dcd_stm32 -> pcd_handle);
        break;

    default: /* UX_DCD_STM32_ED_STATUS_SETUP_STATUS  */
        _ux_dcd_stm32_setup_status(ed, transfer_request, dcd_stm32 -> pcd_handle);
 800f2b6:	f8d4 50dc 	ldr.w	r5, [r4, #220]	; 0xdc
    if (_ux_device_stack_control_request_process(transfer_request) == UX_SUCCESS)
 800f2ba:	f001 fc01 	bl	8010ac0 <_ux_device_stack_control_request_process>
 800f2be:	b9d0      	cbnz	r0, 800f2f6 <_ux_dcd_stm32_setup_isr_pending+0x7e>
        ed -> ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_STATUS_RX;
 800f2c0:	2604      	movs	r6, #4
        HAL_PCD_EP_Transmit(hpcd, 0x00U, UX_NULL, 0U);
 800f2c2:	4603      	mov	r3, r0
        ed -> ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_STATUS_RX;
 800f2c4:	7326      	strb	r6, [r4, #12]
        HAL_PCD_EP_Transmit(hpcd, 0x00U, UX_NULL, 0U);
 800f2c6:	461a      	mov	r2, r3
 800f2c8:	4619      	mov	r1, r3
 800f2ca:	4628      	mov	r0, r5
 800f2cc:	f7f7 ff9a 	bl	8007204 <HAL_PCD_EP_Transmit>
        break;
    }

    /* Task is done.  */
    ed -> ux_dcd_stm32_ed_status &= ~UX_DCD_STM32_ED_STATUS_TASK_PENDING;
 800f2d0:	68a3      	ldr	r3, [r4, #8]
 800f2d2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800f2d6:	60a3      	str	r3, [r4, #8]
}
 800f2d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f2dc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        UX_RESTORE
 800f2e0:	f7f2 b878 	b.w	80013d4 <_ux_utility_interrupt_restore>
    ed -> ux_dcd_stm32_ed_direction = UX_ENDPOINT_IN;
 800f2e4:	2380      	movs	r3, #128	; 0x80
        _ux_dcd_stm32_setup_out(ed, transfer_request, dcd_stm32 -> pcd_handle);
 800f2e6:	f8d4 50dc 	ldr.w	r5, [r4, #220]	; 0xdc
    if (_ux_device_stack_control_request_process(transfer_request) == UX_SUCCESS)
 800f2ea:	4640      	mov	r0, r8
    transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 800f2ec:	6477      	str	r7, [r6, #68]	; 0x44
    ed -> ux_dcd_stm32_ed_direction = UX_ENDPOINT_IN;
 800f2ee:	73a3      	strb	r3, [r4, #14]
    if (_ux_device_stack_control_request_process(transfer_request) == UX_SUCCESS)
 800f2f0:	f001 fbe6 	bl	8010ac0 <_ux_device_stack_control_request_process>
 800f2f4:	b190      	cbz	r0, 800f31c <_ux_dcd_stm32_setup_isr_pending+0xa4>
    ed -> ux_dcd_stm32_ed_status &= ~UX_DCD_STM32_ED_STATUS_TASK_PENDING;
 800f2f6:	68a3      	ldr	r3, [r4, #8]
 800f2f8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800f2fc:	60a3      	str	r3, [r4, #8]
}
 800f2fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    ed -> ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_DATA_TX;
 800f302:	2301      	movs	r3, #1
    ed -> ux_dcd_stm32_ed_direction = UX_ENDPOINT_IN;
 800f304:	2280      	movs	r2, #128	; 0x80
    ed -> ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_DATA_TX;
 800f306:	7323      	strb	r3, [r4, #12]
    _ux_device_stack_control_request_process(transfer_request);
 800f308:	4640      	mov	r0, r8
    ed -> ux_dcd_stm32_ed_direction = UX_ENDPOINT_IN;
 800f30a:	73a2      	strb	r2, [r4, #14]
    _ux_device_stack_control_request_process(transfer_request);
 800f30c:	f001 fbd8 	bl	8010ac0 <_ux_device_stack_control_request_process>
    ed -> ux_dcd_stm32_ed_status &= ~UX_DCD_STM32_ED_STATUS_TASK_PENDING;
 800f310:	68a3      	ldr	r3, [r4, #8]
 800f312:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800f316:	60a3      	str	r3, [r4, #8]
}
 800f318:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        ed -> ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_STATUS_TX;
 800f31c:	2603      	movs	r6, #3
 800f31e:	e7d0      	b.n	800f2c2 <_ux_dcd_stm32_setup_isr_pending+0x4a>

0800f320 <HAL_PCD_SetupStageCallback>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 800f320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f322:	4606      	mov	r6, r0

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 800f324:	4b23      	ldr	r3, [pc, #140]	; (800f3b4 <HAL_PCD_SetupStageCallback+0x94>)

    /* Get the pointer to the transfer request.  */
    transfer_request =  &ed -> ux_dcd_stm32_ed_endpoint -> ux_slave_endpoint_transfer_request;

    /* Copy setup data to transfer request.  */
    _ux_utility_memory_copy(transfer_request->ux_slave_transfer_request_setup, hpcd -> Setup, UX_SETUP_SIZE);
 800f326:	2208      	movs	r2, #8
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 800f328:	681b      	ldr	r3, [r3, #0]
    _ux_utility_memory_copy(transfer_request->ux_slave_transfer_request_setup, hpcd -> Setup, UX_SETUP_SIZE);
 800f32a:	f506 7127 	add.w	r1, r6, #668	; 0x29c
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 800f32e:	69dd      	ldr	r5, [r3, #28]
    transfer_request =  &ed -> ux_dcd_stm32_ed_endpoint -> ux_slave_endpoint_transfer_request;
 800f330:	686c      	ldr	r4, [r5, #4]
    _ux_utility_memory_copy(transfer_request->ux_slave_transfer_request_setup, hpcd -> Setup, UX_SETUP_SIZE);
 800f332:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800f336:	f002 fb03 	bl	8011940 <_ux_utility_memory_copy>

    /* Clear the length of the data received.  */
    transfer_request -> ux_slave_transfer_request_actual_length =  0;
 800f33a:	2200      	movs	r2, #0

    /* Mark the phase as SETUP.  */
    transfer_request -> ux_slave_transfer_request_type =  UX_TRANSFER_PHASE_SETUP;
 800f33c:	2101      	movs	r1, #1

    /* Mark the transfer as successful.  */
    transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;

    /* Set the status of the endpoint to not stalled.  */
    ed -> ux_dcd_stm32_ed_status &= ~(UX_DCD_STM32_ED_STATUS_STALLED |
 800f33e:	68ab      	ldr	r3, [r5, #8]
    transfer_request -> ux_slave_transfer_request_type =  UX_TRANSFER_PHASE_SETUP;
 800f340:	6261      	str	r1, [r4, #36]	; 0x24
    ed -> ux_dcd_stm32_ed_status &= ~(UX_DCD_STM32_ED_STATUS_STALLED |
 800f342:	f023 030e 	bic.w	r3, r3, #14
    transfer_request -> ux_slave_transfer_request_actual_length =  0;
 800f346:	63a2      	str	r2, [r4, #56]	; 0x38
    transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 800f348:	6462      	str	r2, [r4, #68]	; 0x44
    ed -> ux_dcd_stm32_ed_status &= ~(UX_DCD_STM32_ED_STATUS_STALLED |
 800f34a:	60ab      	str	r3, [r5, #8]
                                      UX_DCD_STM32_ED_STATUS_TRANSFER |
                                      UX_DCD_STM32_ED_STATUS_DONE);

    /* Check if the transaction is IN.  */
    if (*transfer_request -> ux_slave_transfer_request_setup & UX_REQUEST_IN)
 800f34c:	f994 105c 	ldrsb.w	r1, [r4, #92]	; 0x5c
 800f350:	4291      	cmp	r1, r2
 800f352:	db1b      	blt.n	800f38c <HAL_PCD_SetupStageCallback+0x6c>
    else
    {

        /* The endpoint is OUT.  This is important to memorize the direction for the control endpoint
           in case of a STALL. */
        ed -> ux_dcd_stm32_ed_direction  = UX_ENDPOINT_OUT;
 800f354:	73aa      	strb	r2, [r5, #14]

        /* We are in a OUT transaction. Check if there is a data payload. If so, wait for the payload
           to be delivered.  */
        if (*(transfer_request -> ux_slave_transfer_request_setup + 6) == 0 &&
 800f356:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 800f35a:	b912      	cbnz	r2, 800f362 <HAL_PCD_SetupStageCallback+0x42>
 800f35c:	f894 2063 	ldrb.w	r2, [r4, #99]	; 0x63
 800f360:	b1c2      	cbz	r2, 800f394 <HAL_PCD_SetupStageCallback+0x74>

            /* Get the pointer to the logical endpoint from the transfer request.  */
            endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;

            /* Get the length we expect from the SETUP packet.  */
            transfer_request -> ux_slave_transfer_request_requested_length = _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + 6);
 800f362:	f104 0062 	add.w	r0, r4, #98	; 0x62
            endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 800f366:	6aa7      	ldr	r7, [r4, #40]	; 0x28
            transfer_request -> ux_slave_transfer_request_requested_length = _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + 6);
 800f368:	f002 fb20 	bl	80119ac <_ux_utility_short_get>

            /* Check if we have enough space for the request.  */
            if (transfer_request -> ux_slave_transfer_request_requested_length > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 800f36c:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
            transfer_request -> ux_slave_transfer_request_requested_length = _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + 6);
 800f370:	4603      	mov	r3, r0
 800f372:	6360      	str	r0, [r4, #52]	; 0x34
            if (transfer_request -> ux_slave_transfer_request_requested_length > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 800f374:	d812      	bhi.n	800f39c <HAL_PCD_SetupStageCallback+0x7c>
            }
            else
            {

                /* Reset what we have received so far.  */
                transfer_request -> ux_slave_transfer_request_actual_length =  0;
 800f376:	2200      	movs	r2, #0
 800f378:	63a2      	str	r2, [r4, #56]	; 0x38

                /* And reprogram the current buffer address to the beginning of the buffer.  */
                transfer_request -> ux_slave_transfer_request_current_data_pointer =  transfer_request -> ux_slave_transfer_request_data_pointer;
 800f37a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c

                /* Receive data.  */
                HAL_PCD_EP_Receive(hpcd,
 800f37c:	4630      	mov	r0, r6
                transfer_request -> ux_slave_transfer_request_current_data_pointer =  transfer_request -> ux_slave_transfer_request_data_pointer;
 800f37e:	6322      	str	r2, [r4, #48]	; 0x30
                HAL_PCD_EP_Receive(hpcd,
 800f380:	7bb9      	ldrb	r1, [r7, #14]
 800f382:	f7f7 ff19 	bl	80071b8 <HAL_PCD_EP_Receive>
                            endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress,
                            transfer_request -> ux_slave_transfer_request_current_data_pointer,
                            transfer_request -> ux_slave_transfer_request_requested_length);

                /* Set the state to RX.  */
                ed -> ux_dcd_stm32_ed_state =  UX_DCD_STM32_ED_STATE_DATA_RX;
 800f386:	2302      	movs	r3, #2
 800f388:	732b      	strb	r3, [r5, #12]
            }
        }
    }
}
 800f38a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_SETUP_IN;
 800f38c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800f390:	60ab      	str	r3, [r5, #8]
}
 800f392:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_SETUP_STATUS;
 800f394:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800f398:	60ab      	str	r3, [r5, #8]
}
 800f39a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
                _ux_dcd_stm32_endpoint_stall(dcd_stm32, endpoint);
 800f39c:	4639      	mov	r1, r7
 800f39e:	4628      	mov	r0, r5
 800f3a0:	f000 f960 	bl	800f664 <_ux_dcd_stm32_endpoint_stall>
                ed -> ux_dcd_stm32_ed_state =  UX_DCD_STM32_ED_STATE_IDLE;
 800f3a4:	2200      	movs	r2, #0
                ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_SETUP_STATUS;
 800f3a6:	68ab      	ldr	r3, [r5, #8]
                ed -> ux_dcd_stm32_ed_state =  UX_DCD_STM32_ED_STATE_IDLE;
 800f3a8:	732a      	strb	r2, [r5, #12]
                ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_SETUP_STATUS;
 800f3aa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800f3ae:	60ab      	str	r3, [r5, #8]
}
 800f3b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f3b2:	bf00      	nop
 800f3b4:	2000b408 	.word	0x2000b408

0800f3b8 <HAL_PCD_DataInStageCallback>:

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 800f3b8:	4b37      	ldr	r3, [pc, #220]	; (800f498 <HAL_PCD_DataInStageCallback+0xe0>)
{
 800f3ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 800f3be:	681b      	ldr	r3, [r3, #0]
{
 800f3c0:	460c      	mov	r4, r1
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 800f3c2:	69dd      	ldr	r5, [r3, #28]

    /* Fetch the address of the physical endpoint.  */
#if defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT)
    if ((epnum & 0xF) != 0)
 800f3c4:	f011 030f 	ands.w	r3, r1, #15
{
 800f3c8:	4606      	mov	r6, r0
    if ((epnum & 0xF) != 0)
 800f3ca:	d019      	beq.n	800f400 <HAL_PCD_DataInStageCallback+0x48>
        ed =  &dcd_stm32 -> ux_dcd_stm32_ed_in[epnum & 0xF];
 800f3cc:	210c      	movs	r1, #12
    else
#endif /* defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT) */
    ed =  &dcd_stm32 -> ux_dcd_stm32_ed[epnum & 0xF];

    /* Get the pointer to the transfer request.  */
    transfer_request =  &(ed -> ux_dcd_stm32_ed_endpoint -> ux_slave_endpoint_transfer_request);
 800f3ce:	eb03 0243 	add.w	r2, r3, r3, lsl #1
        ed =  &dcd_stm32 -> ux_dcd_stm32_ed_in[epnum & 0xF];
 800f3d2:	fb01 5303 	mla	r3, r1, r3, r5
    transfer_request =  &(ed -> ux_dcd_stm32_ed_endpoint -> ux_slave_endpoint_transfer_request);
 800f3d6:	eb05 0282 	add.w	r2, r5, r2, lsl #2
 800f3da:	6f17      	ldr	r7, [r2, #112]	; 0x70
        ed =  &dcd_stm32 -> ux_dcd_stm32_ed_in[epnum & 0xF];
 800f3dc:	3370      	adds	r3, #112	; 0x70
    }
    else
    {

        /* Check if a ZLP should be armed.  */
        if (transfer_request -> ux_slave_transfer_request_force_zlp &&
 800f3de:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800f3e0:	2a00      	cmp	r2, #0
 800f3e2:	d032      	beq.n	800f44a <HAL_PCD_DataInStageCallback+0x92>
            transfer_request -> ux_slave_transfer_request_requested_length)
 800f3e4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
        if (transfer_request -> ux_slave_transfer_request_force_zlp &&
 800f3e6:	2a00      	cmp	r2, #0
 800f3e8:	d131      	bne.n	800f44e <HAL_PCD_DataInStageCallback+0x96>
        }
        else
        {

            /* Set the completion code to no error.  */
            transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 800f3ea:	2000      	movs	r0, #0

            /* The transfer is completed.  */
            transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_COMPLETED;
 800f3ec:	2102      	movs	r1, #2
            transfer_request -> ux_slave_transfer_request_actual_length =
 800f3ee:	63ba      	str	r2, [r7, #56]	; 0x38
                transfer_request -> ux_slave_transfer_request_requested_length;

#if defined(UX_DEVICE_STANDALONE)
        ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_DONE;
 800f3f0:	685a      	ldr	r2, [r3, #4]
            transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 800f3f2:	6478      	str	r0, [r7, #68]	; 0x44
        ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_DONE;
 800f3f4:	f042 0208 	orr.w	r2, r2, #8
            transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_COMPLETED;
 800f3f8:	6239      	str	r1, [r7, #32]
        ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_DONE;
 800f3fa:	605a      	str	r2, [r3, #4]
        /* Non control endpoint operation, use semaphore.  */
        _ux_utility_semaphore_put(&transfer_request -> ux_slave_transfer_request_semaphore);
#endif /* defined(UX_DEVICE_STANDALONE) */
        }
    }
}
 800f3fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    transfer_request =  &(ed -> ux_dcd_stm32_ed_endpoint -> ux_slave_endpoint_transfer_request);
 800f400:	686f      	ldr	r7, [r5, #4]
    if (epnum == 0U)
 800f402:	2900      	cmp	r1, #0
 800f404:	d146      	bne.n	800f494 <HAL_PCD_DataInStageCallback+0xdc>
        if (ed -> ux_dcd_stm32_ed_state == UX_DCD_STM32_ED_STATE_DATA_TX)
 800f406:	7b2b      	ldrb	r3, [r5, #12]
 800f408:	2b01      	cmp	r3, #1
 800f40a:	d1f7      	bne.n	800f3fc <HAL_PCD_DataInStageCallback+0x44>
        endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 800f40c:	f8d7 8028 	ldr.w	r8, [r7, #40]	; 0x28
            HAL_PCD_EP_Receive(hpcd, 0, 0, 0);
 800f410:	460a      	mov	r2, r1
 800f412:	460b      	mov	r3, r1
 800f414:	f7f7 fed0 	bl	80071b8 <HAL_PCD_EP_Receive>
            if (transfer_request -> ux_slave_transfer_request_in_transfer_length <=
 800f418:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800f41a:	f8b8 2010 	ldrh.w	r2, [r8, #16]
 800f41e:	4291      	cmp	r1, r2
 800f420:	d81f      	bhi.n	800f462 <HAL_PCD_DataInStageCallback+0xaa>
                if (transfer_request -> ux_slave_transfer_request_force_zlp ==  UX_TRUE)
 800f422:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f424:	2b01      	cmp	r3, #1
 800f426:	d02c      	beq.n	800f482 <HAL_PCD_DataInStageCallback+0xca>
                    transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_COMPLETED;
 800f428:	2102      	movs	r1, #2
                    transfer_request -> ux_slave_transfer_request_actual_length =
 800f42a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
                    ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_DONE;
 800f42c:	68ab      	ldr	r3, [r5, #8]
                    transfer_request -> ux_slave_transfer_request_actual_length =
 800f42e:	63ba      	str	r2, [r7, #56]	; 0x38
                    if (transfer_request -> ux_slave_transfer_request_completion_function)
 800f430:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
                    ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_DONE;
 800f432:	f043 0308 	orr.w	r3, r3, #8
                    transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 800f436:	647c      	str	r4, [r7, #68]	; 0x44
                    transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_COMPLETED;
 800f438:	6239      	str	r1, [r7, #32]
                    ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_DONE;
 800f43a:	60ab      	str	r3, [r5, #8]
                    if (transfer_request -> ux_slave_transfer_request_completion_function)
 800f43c:	b112      	cbz	r2, 800f444 <HAL_PCD_DataInStageCallback+0x8c>
                        transfer_request -> ux_slave_transfer_request_completion_function (transfer_request) ;
 800f43e:	f107 0020 	add.w	r0, r7, #32
 800f442:	4790      	blx	r2
                    ed -> ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_STATUS_RX;
 800f444:	2304      	movs	r3, #4
 800f446:	732b      	strb	r3, [r5, #12]
 800f448:	e7d8      	b.n	800f3fc <HAL_PCD_DataInStageCallback+0x44>
            transfer_request -> ux_slave_transfer_request_requested_length)
 800f44a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f44c:	e7cd      	b.n	800f3ea <HAL_PCD_DataInStageCallback+0x32>
            transfer_request -> ux_slave_transfer_request_force_zlp =  UX_FALSE;
 800f44e:	2300      	movs	r3, #0
            HAL_PCD_EP_Transmit(hpcd, epnum, 0, 0);
 800f450:	4621      	mov	r1, r4
 800f452:	4630      	mov	r0, r6
            transfer_request -> ux_slave_transfer_request_force_zlp =  UX_FALSE;
 800f454:	65bb      	str	r3, [r7, #88]	; 0x58
            transfer_request -> ux_slave_transfer_request_in_transfer_length = 0;
 800f456:	63fb      	str	r3, [r7, #60]	; 0x3c
            HAL_PCD_EP_Transmit(hpcd, epnum, 0, 0);
 800f458:	461a      	mov	r2, r3
}
 800f45a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
            HAL_PCD_EP_Transmit(hpcd, epnum, 0, 0);
 800f45e:	f7f7 bed1 	b.w	8007204 <HAL_PCD_EP_Transmit>
                transfer_length = transfer_request -> ux_slave_transfer_request_in_transfer_length - endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 800f462:	1a8b      	subs	r3, r1, r2
                if (transfer_length > endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize)
 800f464:	4293      	cmp	r3, r2
 800f466:	bf28      	it	cs
 800f468:	4613      	movcs	r3, r2
                transfer_request -> ux_slave_transfer_request_current_data_pointer += endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 800f46a:	6b3c      	ldr	r4, [r7, #48]	; 0x30
                transfer_request -> ux_slave_transfer_request_in_transfer_length -= transfer_length;
 800f46c:	1ac9      	subs	r1, r1, r3
                transfer_request -> ux_slave_transfer_request_current_data_pointer += endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 800f46e:	4422      	add	r2, r4
 800f470:	633a      	str	r2, [r7, #48]	; 0x30
                transfer_request -> ux_slave_transfer_request_in_transfer_length -= transfer_length;
 800f472:	63f9      	str	r1, [r7, #60]	; 0x3c
                HAL_PCD_EP_Transmit(hpcd,
 800f474:	4630      	mov	r0, r6
 800f476:	f898 100e 	ldrb.w	r1, [r8, #14]
}
 800f47a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
                HAL_PCD_EP_Transmit(hpcd,
 800f47e:	f7f7 bec1 	b.w	8007204 <HAL_PCD_EP_Transmit>
                    HAL_PCD_EP_Transmit(hpcd,
 800f482:	4623      	mov	r3, r4
 800f484:	4630      	mov	r0, r6
 800f486:	4622      	mov	r2, r4
 800f488:	f898 100e 	ldrb.w	r1, [r8, #14]
 800f48c:	f7f7 feba 	bl	8007204 <HAL_PCD_EP_Transmit>
                    transfer_request -> ux_slave_transfer_request_force_zlp =  UX_FALSE;
 800f490:	65bc      	str	r4, [r7, #88]	; 0x58
 800f492:	e7b3      	b.n	800f3fc <HAL_PCD_DataInStageCallback+0x44>
    ed =  &dcd_stm32 -> ux_dcd_stm32_ed[epnum & 0xF];
 800f494:	1d2b      	adds	r3, r5, #4
 800f496:	e7a2      	b.n	800f3de <HAL_PCD_DataInStageCallback+0x26>
 800f498:	2000b408 	.word	0x2000b408

0800f49c <HAL_PCD_DataOutStageCallback>:

    /* Get the pointer to the DCD.  */
    dcd = &_ux_system_slave -> ux_system_slave_dcd;

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 800f49c:	4b24      	ldr	r3, [pc, #144]	; (800f530 <HAL_PCD_DataOutStageCallback+0x94>)
{
 800f49e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 800f4a2:	681b      	ldr	r3, [r3, #0]
 800f4a4:	f001 020f 	and.w	r2, r1, #15
 800f4a8:	69dd      	ldr	r5, [r3, #28]

    /* Fetch the address of the physical endpoint.  */
    ed = &dcd_stm32 -> ux_dcd_stm32_ed[epnum & 0xF];
 800f4aa:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800f4ae:	eb05 0482 	add.w	r4, r5, r2, lsl #2

    /* Get the pointer to the transfer request.  */
    transfer_request = &(ed -> ux_dcd_stm32_ed_endpoint -> ux_slave_endpoint_transfer_request);
 800f4b2:	6866      	ldr	r6, [r4, #4]

    /* Endpoint 0 is different.  */
    if (epnum == 0U)
 800f4b4:	b921      	cbnz	r1, 800f4c0 <HAL_PCD_DataOutStageCallback+0x24>
    {

        /* Check if we have received something on endpoint 0 during data phase .  */
        if (ed -> ux_dcd_stm32_ed_state == UX_DCD_STM32_ED_STATE_DATA_RX)
 800f4b6:	7b23      	ldrb	r3, [r4, #12]
 800f4b8:	2b02      	cmp	r3, #2
 800f4ba:	d00e      	beq.n	800f4da <HAL_PCD_DataOutStageCallback+0x3e>
        /* Non control endpoint operation, use semaphore.  */
        _ux_utility_semaphore_put(&transfer_request -> ux_slave_transfer_request_semaphore);
#endif
    }

}
 800f4bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        transfer_request -> ux_slave_transfer_request_actual_length =  HAL_PCD_EP_GetRxCount(hpcd, epnum);
 800f4c0:	f7f7 fe96 	bl	80071f0 <HAL_PCD_EP_GetRxCount>
        transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 800f4c4:	2100      	movs	r1, #0
        transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_COMPLETED;
 800f4c6:	2202      	movs	r2, #2
        ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_DONE;
 800f4c8:	68a3      	ldr	r3, [r4, #8]
        transfer_request -> ux_slave_transfer_request_actual_length =  HAL_PCD_EP_GetRxCount(hpcd, epnum);
 800f4ca:	63b0      	str	r0, [r6, #56]	; 0x38
        ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_DONE;
 800f4cc:	f043 0308 	orr.w	r3, r3, #8
        transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 800f4d0:	6471      	str	r1, [r6, #68]	; 0x44
        transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_COMPLETED;
 800f4d2:	6232      	str	r2, [r6, #32]
        ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_DONE;
 800f4d4:	60a3      	str	r3, [r4, #8]
}
 800f4d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f4da:	4607      	mov	r7, r0
            endpoint = transfer_request -> ux_slave_transfer_request_endpoint;
 800f4dc:	6ab5      	ldr	r5, [r6, #40]	; 0x28
            transfer_length = HAL_PCD_EP_GetRxCount(hpcd, epnum);
 800f4de:	f7f7 fe87 	bl	80071f0 <HAL_PCD_EP_GetRxCount>
                transfer_request -> ux_slave_transfer_request_requested_length)
 800f4e2:	e9d6 230d 	ldrd	r2, r3, [r6, #52]	; 0x34
            transfer_request -> ux_slave_transfer_request_actual_length += transfer_length;
 800f4e6:	4403      	add	r3, r0
            if (transfer_request -> ux_slave_transfer_request_actual_length <=
 800f4e8:	4293      	cmp	r3, r2
            transfer_request -> ux_slave_transfer_request_actual_length += transfer_length;
 800f4ea:	63b3      	str	r3, [r6, #56]	; 0x38
            if (transfer_request -> ux_slave_transfer_request_actual_length <=
 800f4ec:	d811      	bhi.n	800f512 <HAL_PCD_DataOutStageCallback+0x76>
                if ((transfer_request -> ux_slave_transfer_request_actual_length ==
 800f4ee:	d00b      	beq.n	800f508 <HAL_PCD_DataOutStageCallback+0x6c>
                    (transfer_length != endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize))
 800f4f0:	8a2b      	ldrh	r3, [r5, #16]
                     transfer_request -> ux_slave_transfer_request_requested_length) ||
 800f4f2:	4283      	cmp	r3, r0
 800f4f4:	d108      	bne.n	800f508 <HAL_PCD_DataOutStageCallback+0x6c>
                    transfer_request -> ux_slave_transfer_request_current_data_pointer += endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 800f4f6:	6b32      	ldr	r2, [r6, #48]	; 0x30
                    HAL_PCD_EP_Receive(hpcd,
 800f4f8:	4638      	mov	r0, r7
                    transfer_request -> ux_slave_transfer_request_current_data_pointer += endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 800f4fa:	441a      	add	r2, r3
 800f4fc:	6332      	str	r2, [r6, #48]	; 0x30
                    HAL_PCD_EP_Receive(hpcd,
 800f4fe:	7ba9      	ldrb	r1, [r5, #14]
}
 800f500:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
                    HAL_PCD_EP_Receive(hpcd,
 800f504:	f7f7 be58 	b.w	80071b8 <HAL_PCD_EP_Receive>
                    ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_SETUP_OUT;
 800f508:	68a3      	ldr	r3, [r4, #8]
 800f50a:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800f50e:	60a3      	str	r3, [r4, #8]
 800f510:	e7d4      	b.n	800f4bc <HAL_PCD_DataOutStageCallback+0x20>
                transfer_request -> ux_slave_transfer_request_completion_code =  UX_TRANSFER_BUFFER_OVERFLOW;
 800f512:	2127      	movs	r1, #39	; 0x27
                ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_DONE;
 800f514:	68a3      	ldr	r3, [r4, #8]
                if (transfer_request -> ux_slave_transfer_request_completion_function)
 800f516:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
                ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_DONE;
 800f518:	f043 0308 	orr.w	r3, r3, #8
                transfer_request -> ux_slave_transfer_request_completion_code =  UX_TRANSFER_BUFFER_OVERFLOW;
 800f51c:	6471      	str	r1, [r6, #68]	; 0x44
                ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_DONE;
 800f51e:	60a3      	str	r3, [r4, #8]
                if (transfer_request -> ux_slave_transfer_request_completion_function)
 800f520:	2a00      	cmp	r2, #0
 800f522:	d0cb      	beq.n	800f4bc <HAL_PCD_DataOutStageCallback+0x20>
                    transfer_request -> ux_slave_transfer_request_completion_function (transfer_request) ;
 800f524:	f106 0020 	add.w	r0, r6, #32
}
 800f528:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
                    transfer_request -> ux_slave_transfer_request_completion_function (transfer_request) ;
 800f52c:	4710      	bx	r2
 800f52e:	bf00      	nop
 800f530:	2000b408 	.word	0x2000b408

0800f534 <HAL_PCD_ResetCallback>:
/*  01-31-2022     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{
 800f534:	b538      	push	{r3, r4, r5, lr}
//	rt_kprintf("HAL_PCD_ResetCallback \r\n");

    /* If the device is attached or configured, we need to disconnect it.  */
    if (_ux_system_slave -> ux_system_slave_device.ux_slave_device_state !=  UX_DEVICE_RESET)
 800f536:	4d0c      	ldr	r5, [pc, #48]	; (800f568 <HAL_PCD_ResetCallback+0x34>)
{
 800f538:	4604      	mov	r4, r0
    if (_ux_system_slave -> ux_system_slave_device.ux_slave_device_state !=  UX_DEVICE_RESET)
 800f53a:	682b      	ldr	r3, [r5, #0]
 800f53c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800f53e:	b972      	cbnz	r2, 800f55e <HAL_PCD_ResetCallback+0x2a>
        /* Disconnect the device.  */
        _ux_device_stack_disconnect();
    }

    /* Set USB Current Speed */
    switch(hpcd -> Init.speed)
 800f540:	79e2      	ldrb	r2, [r4, #7]
 800f542:	b142      	cbz	r2, 800f556 <HAL_PCD_ResetCallback+0x22>
        break;

    default:

        /* We are connected at full speed.  */
        _ux_system_slave -> ux_system_slave_speed =  UX_FULL_SPEED_DEVICE;
 800f544:	2201      	movs	r2, #1
 800f546:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144
        break;
    }

    /* Complete the device initialization.  */
    _ux_dcd_stm32_initialize_complete();
 800f54a:	f000 f92d 	bl	800f7a8 <_ux_dcd_stm32_initialize_complete>

    /* Mark the device as attached now.  */
    _ux_system_slave -> ux_system_slave_device.ux_slave_device_state =  UX_DEVICE_ATTACHED;
 800f54e:	2201      	movs	r2, #1
 800f550:	682b      	ldr	r3, [r5, #0]
 800f552:	625a      	str	r2, [r3, #36]	; 0x24
}
 800f554:	bd38      	pop	{r3, r4, r5, pc}
        _ux_system_slave -> ux_system_slave_speed =  UX_HIGH_SPEED_DEVICE;
 800f556:	2202      	movs	r2, #2
 800f558:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144
        break;
 800f55c:	e7f5      	b.n	800f54a <HAL_PCD_ResetCallback+0x16>
        _ux_device_stack_disconnect();
 800f55e:	f001 fcdf 	bl	8010f20 <_ux_device_stack_disconnect>
        _ux_system_slave -> ux_system_slave_speed =  UX_HIGH_SPEED_DEVICE;
 800f562:	682b      	ldr	r3, [r5, #0]
 800f564:	e7ec      	b.n	800f540 <HAL_PCD_ResetCallback+0xc>
 800f566:	bf00      	nop
 800f568:	2000b408 	.word	0x2000b408

0800f56c <HAL_PCD_SuspendCallback>:
/**************************************************************************/
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{

    /* Check the status change callback.  */
    if (_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
 800f56c:	4b03      	ldr	r3, [pc, #12]	; (800f57c <HAL_PCD_SuspendCallback+0x10>)
 800f56e:	681b      	ldr	r3, [r3, #0]
 800f570:	f8d3 3168 	ldr.w	r3, [r3, #360]	; 0x168
 800f574:	b10b      	cbz	r3, 800f57a <HAL_PCD_SuspendCallback+0xe>
    {

       /* Inform the application if a callback function was programmed.  */
        _ux_system_slave -> ux_system_slave_change_function(UX_DCD_STM32_DEVICE_SUSPENDED);
 800f576:	20f4      	movs	r0, #244	; 0xf4
 800f578:	4718      	bx	r3
    }
}
 800f57a:	4770      	bx	lr
 800f57c:	2000b408 	.word	0x2000b408

0800f580 <HAL_PCD_ResumeCallback>:
/**************************************************************************/
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{

    /* Check the status change callback.  */
    if (_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
 800f580:	4b03      	ldr	r3, [pc, #12]	; (800f590 <HAL_PCD_ResumeCallback+0x10>)
 800f582:	681b      	ldr	r3, [r3, #0]
 800f584:	f8d3 3168 	ldr.w	r3, [r3, #360]	; 0x168
 800f588:	b10b      	cbz	r3, 800f58e <HAL_PCD_ResumeCallback+0xe>
    {

       /* Inform the application if a callback function was programmed.  */
        _ux_system_slave -> ux_system_slave_change_function(UX_DCD_STM32_DEVICE_RESUMED);
 800f58a:	20f3      	movs	r0, #243	; 0xf3
 800f58c:	4718      	bx	r3
    }
}
 800f58e:	4770      	bx	lr
 800f590:	2000b408 	.word	0x2000b408

0800f594 <HAL_PCD_SOFCallback>:
/**************************************************************************/
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{

    /* Check the status change callback.  */
    if (_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
 800f594:	4b03      	ldr	r3, [pc, #12]	; (800f5a4 <HAL_PCD_SOFCallback+0x10>)
 800f596:	681b      	ldr	r3, [r3, #0]
 800f598:	f8d3 3168 	ldr.w	r3, [r3, #360]	; 0x168
 800f59c:	b10b      	cbz	r3, 800f5a2 <HAL_PCD_SOFCallback+0xe>
    {

       /* Inform the application if a callback function was programmed.  */
        _ux_system_slave -> ux_system_slave_change_function(UX_DCD_STM32_SOF_RECEIVED);
 800f59e:	20f0      	movs	r0, #240	; 0xf0
 800f5a0:	4718      	bx	r3
    }
}
 800f5a2:	4770      	bx	lr
 800f5a4:	2000b408 	.word	0x2000b408

0800f5a8 <_ux_dcd_stm32_endpoint_create>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_create(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_ENDPOINT *endpoint)
{
 800f5a8:	460a      	mov	r2, r1
UX_DCD_STM32_ED     *ed;
ULONG               stm32_endpoint_index;


    /* The endpoint index in the array of the STM32 must match the endpoint number.  */
    stm32_endpoint_index =  endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & ~UX_ENDPOINT_DIRECTION;
 800f5aa:	7b89      	ldrb	r1, [r1, #14]
static inline struct UX_DCD_STM32_ED_STRUCT *_stm32_ed_get(UX_DCD_STM32 *dcd_stm32, ULONG ep_addr)
{
#if defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT)
ULONG ep_dir = ep_addr & 0x80u;
#endif /* defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT) */
ULONG ep_num = ep_addr & 0x7Fu;
 800f5ac:	f001 037f 	and.w	r3, r1, #127	; 0x7f

    if (ep_num >= UX_DCD_STM32_MAX_ED ||
 800f5b0:	2b08      	cmp	r3, #8
 800f5b2:	d828      	bhi.n	800f606 <_ux_dcd_stm32_endpoint_create+0x5e>
{
 800f5b4:	b570      	push	{r4, r5, r6, lr}
        ep_num >= dcd_stm32->pcd_handle->Init.dev_endpoints)
 800f5b6:	f8d0 50dc 	ldr.w	r5, [r0, #220]	; 0xdc
 800f5ba:	792c      	ldrb	r4, [r5, #4]
    if (ep_num >= UX_DCD_STM32_MAX_ED ||
 800f5bc:	42a3      	cmp	r3, r4
 800f5be:	d20a      	bcs.n	800f5d6 <_ux_dcd_stm32_endpoint_create+0x2e>
        return(UX_NULL);

#if defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT)
    if (ep_dir)
        return(&dcd_stm32->ux_dcd_stm32_ed_in[ep_num]);
 800f5c0:	240c      	movs	r4, #12
 800f5c2:	fb04 0303 	mla	r3, r4, r3, r0
    if (ep_dir)
 800f5c6:	0608      	lsls	r0, r1, #24
        return(&dcd_stm32->ux_dcd_stm32_ed_in[ep_num]);
 800f5c8:	bf4c      	ite	mi
 800f5ca:	3370      	addmi	r3, #112	; 0x70
#endif /* defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT) */

    return(&dcd_stm32->ux_dcd_stm32_ed[ep_num]);
 800f5cc:	3304      	addpl	r3, #4

    if (ed == UX_NULL)
        return(UX_NO_ED_AVAILABLE);

    /* Check the endpoint status, if it is free, reserve it. If not reject this endpoint.  */
    if ((ed -> ux_dcd_stm32_ed_status & UX_DCD_STM32_ED_STATUS_USED) == 0)
 800f5ce:	685c      	ldr	r4, [r3, #4]
 800f5d0:	f014 0601 	ands.w	r6, r4, #1
 800f5d4:	d001      	beq.n	800f5da <_ux_dcd_stm32_endpoint_create+0x32>
        return(UX_NO_ED_AVAILABLE);
 800f5d6:	2014      	movs	r0, #20
        return(UX_SUCCESS);
    }

    /* Return an error.  */
    return(UX_NO_ED_AVAILABLE);
}
 800f5d8:	bd70      	pop	{r4, r5, r6, pc}
        ed -> ux_dcd_stm32_ed_status |=  UX_DCD_STM32_ED_STATUS_USED;
 800f5da:	f044 0401 	orr.w	r4, r4, #1
 800f5de:	605c      	str	r4, [r3, #4]
    stm32_endpoint_index =  endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & ~UX_ENDPOINT_DIRECTION;
 800f5e0:	f021 0080 	bic.w	r0, r1, #128	; 0x80
        ed -> ux_dcd_stm32_ed_direction =  endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION;
 800f5e4:	f021 047f 	bic.w	r4, r1, #127	; 0x7f
        endpoint -> ux_slave_endpoint_ed =  (VOID *) ed;
 800f5e8:	6093      	str	r3, [r2, #8]
        ed -> ux_dcd_stm32_ed_endpoint =  endpoint;
 800f5ea:	601a      	str	r2, [r3, #0]
        ed -> ux_dcd_stm32_ed_index =  stm32_endpoint_index;
 800f5ec:	7258      	strb	r0, [r3, #9]
        ed -> ux_dcd_stm32_ed_direction =  endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION;
 800f5ee:	729c      	strb	r4, [r3, #10]
        if (stm32_endpoint_index != 0)
 800f5f0:	2800      	cmp	r0, #0
 800f5f2:	d0f1      	beq.n	800f5d8 <_ux_dcd_stm32_endpoint_create+0x30>
            HAL_PCD_EP_Open(dcd_stm32 -> pcd_handle, endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress,
 800f5f4:	7bd3      	ldrb	r3, [r2, #15]
 800f5f6:	4628      	mov	r0, r5
 800f5f8:	8a12      	ldrh	r2, [r2, #16]
 800f5fa:	f003 0303 	and.w	r3, r3, #3
 800f5fe:	f7f7 fd69 	bl	80070d4 <HAL_PCD_EP_Open>
        return(UX_SUCCESS);
 800f602:	4630      	mov	r0, r6
}
 800f604:	bd70      	pop	{r4, r5, r6, pc}
        return(UX_NO_ED_AVAILABLE);
 800f606:	2014      	movs	r0, #20
}
 800f608:	4770      	bx	lr
 800f60a:	bf00      	nop

0800f60c <_ux_dcd_stm32_endpoint_destroy>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_destroy(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_ENDPOINT *endpoint)
{
 800f60c:	b510      	push	{r4, lr}

    /* Keep the physical endpoint address in the endpoint container.  */
    ed =  (UX_DCD_STM32_ED *) endpoint -> ux_slave_endpoint_ed;

    /* We can free this endpoint.  */
    ed -> ux_dcd_stm32_ed_status =  UX_DCD_STM32_ED_STATUS_UNUSED;
 800f60e:	2400      	movs	r4, #0
 800f610:	688b      	ldr	r3, [r1, #8]

    /* Deactivate the endpoint.  */
    HAL_PCD_EP_Close(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress);
 800f612:	f8d0 00dc 	ldr.w	r0, [r0, #220]	; 0xdc
    ed -> ux_dcd_stm32_ed_status =  UX_DCD_STM32_ED_STATUS_UNUSED;
 800f616:	605c      	str	r4, [r3, #4]
    HAL_PCD_EP_Close(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress);
 800f618:	7b89      	ldrb	r1, [r1, #14]
 800f61a:	f7f7 fd95 	bl	8007148 <HAL_PCD_EP_Close>

    /* This function never fails.  */
    return(UX_SUCCESS);
}
 800f61e:	4620      	mov	r0, r4
 800f620:	bd10      	pop	{r4, pc}
 800f622:	bf00      	nop

0800f624 <_ux_dcd_stm32_endpoint_reset>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_reset(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_ENDPOINT *endpoint)
{
 800f624:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
UX_INTERRUPT_SAVE_AREA
UX_DCD_STM32_ED     *ed;


    /* Get the physical endpoint address in the endpoint container.  */
    ed =  (UX_DCD_STM32_ED *) endpoint -> ux_slave_endpoint_ed;
 800f628:	688f      	ldr	r7, [r1, #8]
{
 800f62a:	460c      	mov	r4, r1
 800f62c:	4605      	mov	r5, r0

    UX_DISABLE
 800f62e:	f7f1 fecd 	bl	80013cc <_ux_utility_interrupt_disable>
    ed -> ux_dcd_stm32_ed_status &= ~(UX_DCD_STM32_ED_STATUS_STALLED |
                                      UX_DCD_STM32_ED_STATUS_DONE |
                                      UX_DCD_STM32_ED_STATUS_SETUP);

    /* Set the state of the endpoint to IDLE.  */
    ed -> ux_dcd_stm32_ed_state =  UX_DCD_STM32_ED_STATE_IDLE;
 800f632:	f04f 0800 	mov.w	r8, #0
    UX_DISABLE
 800f636:	4606      	mov	r6, r0
    ed -> ux_dcd_stm32_ed_status &= ~(UX_DCD_STM32_ED_STATUS_STALLED |
 800f638:	687b      	ldr	r3, [r7, #4]
    ed -> ux_dcd_stm32_ed_state =  UX_DCD_STM32_ED_STATE_IDLE;
 800f63a:	f887 8008 	strb.w	r8, [r7, #8]
    ed -> ux_dcd_stm32_ed_status &= ~(UX_DCD_STM32_ED_STATUS_STALLED |
 800f63e:	f423 7343 	bic.w	r3, r3, #780	; 0x30c
 800f642:	607b      	str	r3, [r7, #4]

    /* Clear STALL condition.  */
    HAL_PCD_EP_ClrStall(dcd_stm32 -> pcd_handle, endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress);
 800f644:	7ba1      	ldrb	r1, [r4, #14]
 800f646:	f8d5 00dc 	ldr.w	r0, [r5, #220]	; 0xdc
 800f64a:	f7f7 fe37 	bl	80072bc <HAL_PCD_EP_ClrStall>

    /* Flush buffer.  */
    HAL_PCD_EP_Flush(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress);
 800f64e:	7ba1      	ldrb	r1, [r4, #14]
 800f650:	f8d5 00dc 	ldr.w	r0, [r5, #220]	; 0xdc
 800f654:	f7f7 fe82 	bl	800735c <HAL_PCD_EP_Flush>
    /* Wakeup pending thread.  */
    if (endpoint -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_semaphore.tx_semaphore_suspended_count)
        _ux_utility_semaphore_put(&endpoint -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_semaphore);
#endif

    UX_RESTORE
 800f658:	4630      	mov	r0, r6
 800f65a:	f7f1 febb 	bl	80013d4 <_ux_utility_interrupt_restore>

    /* This function never fails.  */
    return(UX_SUCCESS);
}
 800f65e:	4640      	mov	r0, r8
 800f660:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800f664 <_ux_dcd_stm32_endpoint_stall>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_stall(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_ENDPOINT *endpoint)
{
 800f664:	b508      	push	{r3, lr}

UX_DCD_STM32_ED     *ed;


    /* Get the physical endpoint address in the endpoint container.  */
    ed =  (UX_DCD_STM32_ED *) endpoint -> ux_slave_endpoint_ed;
 800f666:	688b      	ldr	r3, [r1, #8]

    /* Set the endpoint to stall.  */
    ed -> ux_dcd_stm32_ed_status |=  UX_DCD_STM32_ED_STATUS_STALLED;

    /* Stall the endpoint.  */
    HAL_PCD_EP_SetStall(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress | ed -> ux_dcd_stm32_ed_direction);
 800f668:	f8d0 00dc 	ldr.w	r0, [r0, #220]	; 0xdc
    ed -> ux_dcd_stm32_ed_status |=  UX_DCD_STM32_ED_STATUS_STALLED;
 800f66c:	685a      	ldr	r2, [r3, #4]
    HAL_PCD_EP_SetStall(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress | ed -> ux_dcd_stm32_ed_direction);
 800f66e:	f893 c00a 	ldrb.w	ip, [r3, #10]
    ed -> ux_dcd_stm32_ed_status |=  UX_DCD_STM32_ED_STATUS_STALLED;
 800f672:	f042 0204 	orr.w	r2, r2, #4
 800f676:	605a      	str	r2, [r3, #4]
    HAL_PCD_EP_SetStall(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress | ed -> ux_dcd_stm32_ed_direction);
 800f678:	7b89      	ldrb	r1, [r1, #14]
 800f67a:	ea41 010c 	orr.w	r1, r1, ip
 800f67e:	f7f7 fddf 	bl	8007240 <HAL_PCD_EP_SetStall>

    /* This function never fails.  */
    return(UX_SUCCESS);
}
 800f682:	2000      	movs	r0, #0
 800f684:	bd08      	pop	{r3, pc}
 800f686:	bf00      	nop

0800f688 <_ux_dcd_stm32_endpoint_status>:
ULONG ep_num = ep_addr & 0x7Fu;
 800f688:	f001 037f 	and.w	r3, r1, #127	; 0x7f
    if (ep_num >= UX_DCD_STM32_MAX_ED ||
 800f68c:	2b08      	cmp	r3, #8
 800f68e:	d813      	bhi.n	800f6b8 <_ux_dcd_stm32_endpoint_status+0x30>
        ep_num >= dcd_stm32->pcd_handle->Init.dev_endpoints)
 800f690:	f8d0 20dc 	ldr.w	r2, [r0, #220]	; 0xdc
 800f694:	7912      	ldrb	r2, [r2, #4]
    if (ep_num >= UX_DCD_STM32_MAX_ED ||
 800f696:	4293      	cmp	r3, r2
 800f698:	d20e      	bcs.n	800f6b8 <_ux_dcd_stm32_endpoint_status+0x30>
        return(&dcd_stm32->ux_dcd_stm32_ed_in[ep_num]);
 800f69a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800f69e:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    if (ep_dir)
 800f6a2:	060a      	lsls	r2, r1, #24
        return(&dcd_stm32->ux_dcd_stm32_ed_in[ep_num]);
 800f6a4:	bf4c      	ite	mi
 800f6a6:	3070      	addmi	r0, #112	; 0x70
    return(&dcd_stm32->ux_dcd_stm32_ed[ep_num]);
 800f6a8:	3004      	addpl	r0, #4

    /* Fetch the address of the physical endpoint.  */
    ed = _stm32_ed_get(dcd_stm32, endpoint_index);

    /* Check the endpoint status, if it is free, we have a illegal endpoint.  */
    if ((ed -> ux_dcd_stm32_ed_status & UX_DCD_STM32_ED_STATUS_USED) == 0)
 800f6aa:	6840      	ldr	r0, [r0, #4]
 800f6ac:	07c3      	lsls	r3, r0, #31
        return(UX_ERROR);

    /* Check if the endpoint is stalled.  */
    if ((ed -> ux_dcd_stm32_ed_status & UX_DCD_STM32_ED_STATUS_STALLED) == 0)
 800f6ae:	bf4c      	ite	mi
 800f6b0:	f3c0 0080 	ubfxmi	r0, r0, #2, #1
        return(UX_ERROR);
 800f6b4:	20ff      	movpl	r0, #255	; 0xff
        return(UX_FALSE);
    else
        return(UX_TRUE);
}
 800f6b6:	4770      	bx	lr
    if ((ed -> ux_dcd_stm32_ed_status & UX_DCD_STM32_ED_STATUS_USED) == 0)
 800f6b8:	2300      	movs	r3, #0
 800f6ba:	685b      	ldr	r3, [r3, #4]
 800f6bc:	deff      	udf	#255	; 0xff
 800f6be:	bf00      	nop

0800f6c0 <_ux_dcd_stm32_frame_number_get>:
UINT  _ux_dcd_stm32_frame_number_get(UX_DCD_STM32 *dcd_stm32, ULONG *frame_number)
{

    /* This function never fails. */
    return(UX_SUCCESS);
}
 800f6c0:	2000      	movs	r0, #0
 800f6c2:	4770      	bx	lr

0800f6c4 <_ux_dcd_stm32_function>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_function(UX_SLAVE_DCD *dcd, UINT function, VOID *parameter)
{
 800f6c4:	b508      	push	{r3, lr}
 800f6c6:	460b      	mov	r3, r1
 800f6c8:	4611      	mov	r1, r2
UINT             status;
UX_DCD_STM32     *dcd_stm32;


    /* Check the status of the controller.  */
    if (dcd -> ux_slave_dcd_status == UX_UNUSED)
 800f6ca:	6802      	ldr	r2, [r0, #0]
 800f6cc:	2a00      	cmp	r2, #0
 800f6ce:	d040      	beq.n	800f752 <_ux_dcd_stm32_function+0x8e>

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 =  (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;

    /* Look at the function and route it.  */
    switch(function)
 800f6d0:	3b0a      	subs	r3, #10
    dcd_stm32 =  (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 800f6d2:	69c0      	ldr	r0, [r0, #28]
    switch(function)
 800f6d4:	2b0b      	cmp	r3, #11
 800f6d6:	d835      	bhi.n	800f744 <_ux_dcd_stm32_function+0x80>
 800f6d8:	e8df f003 	tbb	[pc, r3]
 800f6dc:	120e340a 	.word	0x120e340a
 800f6e0:	221e1a16 	.word	0x221e1a16
 800f6e4:	06302c28 	.word	0x06302c28
        break;
    }

    /* Return completion status.  */
    return(status);
}
 800f6e8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        status =  _ux_dcd_stm32_endpoint_status(dcd_stm32, (ULONG) parameter);
 800f6ec:	f7ff bfcc 	b.w	800f688 <_ux_dcd_stm32_endpoint_status>
}
 800f6f0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        status =  _ux_dcd_stm32_frame_number_get(dcd_stm32, (ULONG *) parameter);
 800f6f4:	f7ff bfe4 	b.w	800f6c0 <_ux_dcd_stm32_frame_number_get>
}
 800f6f8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        status =  _ux_dcd_stm32_transfer_run(dcd_stm32, (UX_SLAVE_TRANSFER *) parameter);
 800f6fc:	f000 b8c4 	b.w	800f888 <_ux_dcd_stm32_transfer_run>
}
 800f700:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        status = _ux_dcd_stm32_transfer_abort(dcd_stm32, parameter);
 800f704:	f000 b8b0 	b.w	800f868 <_ux_dcd_stm32_transfer_abort>
}
 800f708:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        status =  _ux_dcd_stm32_endpoint_create(dcd_stm32, parameter);
 800f70c:	f7ff bf4c 	b.w	800f5a8 <_ux_dcd_stm32_endpoint_create>
}
 800f710:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        status =  _ux_dcd_stm32_endpoint_destroy(dcd_stm32, parameter);
 800f714:	f7ff bf7a 	b.w	800f60c <_ux_dcd_stm32_endpoint_destroy>
}
 800f718:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        status =  _ux_dcd_stm32_endpoint_reset(dcd_stm32, parameter);
 800f71c:	f7ff bf82 	b.w	800f624 <_ux_dcd_stm32_endpoint_reset>
        status =  HAL_PCD_SetAddress(dcd_stm32 -> pcd_handle, (uint8_t)(ULONG) parameter);
 800f720:	b2c9      	uxtb	r1, r1
 800f722:	f8d0 00dc 	ldr.w	r0, [r0, #220]	; 0xdc
 800f726:	f7f7 fcc1 	bl	80070ac <HAL_PCD_SetAddress>
}
 800f72a:	bd08      	pop	{r3, pc}
        _ux_dcd_stm32_setup_isr_pending(dcd_stm32);
 800f72c:	f7ff fda4 	bl	800f278 <_ux_dcd_stm32_setup_isr_pending>
        status = UX_SUCCESS;
 800f730:	2000      	movs	r0, #0
}
 800f732:	bd08      	pop	{r3, pc}
        if ((ULONG) parameter == UX_DEVICE_FORCE_DISCONNECT)
 800f734:	290b      	cmp	r1, #11
 800f736:	d013      	beq.n	800f760 <_ux_dcd_stm32_function+0x9c>
          status = UX_SUCCESS;
 800f738:	2000      	movs	r0, #0
}
 800f73a:	bd08      	pop	{r3, pc}
 800f73c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        status =  _ux_dcd_stm32_endpoint_stall(dcd_stm32, parameter);
 800f740:	f7ff bf90 	b.w	800f664 <_ux_dcd_stm32_endpoint_stall>
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DCD, UX_FUNCTION_NOT_SUPPORTED);
 800f744:	2102      	movs	r1, #2
 800f746:	2254      	movs	r2, #84	; 0x54
 800f748:	4608      	mov	r0, r1
 800f74a:	f001 ff49 	bl	80115e0 <_ux_system_error_handler>
        status =  UX_FUNCTION_NOT_SUPPORTED;
 800f74e:	2054      	movs	r0, #84	; 0x54
}
 800f750:	bd08      	pop	{r3, pc}
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DCD, UX_CONTROLLER_UNKNOWN);
 800f752:	2102      	movs	r1, #2
 800f754:	2255      	movs	r2, #85	; 0x55
 800f756:	4608      	mov	r0, r1
 800f758:	f001 ff42 	bl	80115e0 <_ux_system_error_handler>
        return(UX_CONTROLLER_UNKNOWN);
 800f75c:	2055      	movs	r0, #85	; 0x55
}
 800f75e:	bd08      	pop	{r3, pc}
          status =  HAL_PCD_Stop(dcd_stm32 -> pcd_handle);
 800f760:	f8d0 00dc 	ldr.w	r0, [r0, #220]	; 0xdc
 800f764:	f7f6 fed6 	bl	8006514 <HAL_PCD_Stop>
}
 800f768:	bd08      	pop	{r3, pc}
 800f76a:	bf00      	nop

0800f76c <_ux_dcd_stm32_initialize>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_initialize(ULONG dcd_io, ULONG parameter)
{
 800f76c:	b538      	push	{r3, r4, r5, lr}

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;

    /* The controller initialized here is of STM32 type.  */
    dcd -> ux_slave_dcd_controller_type =  UX_DCD_STM32_SLAVE_CONTROLLER;
 800f76e:	2080      	movs	r0, #128	; 0x80
{
 800f770:	460d      	mov	r5, r1

    /* Allocate memory for this STM32 DCD instance.  */
    dcd_stm32 =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_DCD_STM32));
 800f772:	2100      	movs	r1, #0
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 800f774:	4c0a      	ldr	r4, [pc, #40]	; (800f7a0 <_ux_dcd_stm32_initialize+0x34>)
    dcd_stm32 =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_DCD_STM32));
 800f776:	22e0      	movs	r2, #224	; 0xe0
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 800f778:	6824      	ldr	r4, [r4, #0]
    dcd -> ux_slave_dcd_controller_type =  UX_DCD_STM32_SLAVE_CONTROLLER;
 800f77a:	6060      	str	r0, [r4, #4]
    dcd_stm32 =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_DCD_STM32));
 800f77c:	4608      	mov	r0, r1
 800f77e:	f001 ffeb 	bl	8011758 <_ux_utility_memory_allocate>

    /* Check if memory was properly allocated.  */
    if(dcd_stm32 == UX_NULL)
 800f782:	b150      	cbz	r0, 800f79a <_ux_dcd_stm32_initialize+0x2e>
 800f784:	4603      	mov	r3, r0
    dcd -> ux_slave_dcd_function =  _ux_dcd_stm32_function;

    dcd_stm32 -> pcd_handle = (PCD_HandleTypeDef *)parameter;

    /* Set the state of the controller to OPERATIONAL now.  */
    dcd -> ux_slave_dcd_status =  UX_DCD_STATUS_OPERATIONAL;
 800f786:	2201      	movs	r2, #1
    dcd -> ux_slave_dcd_function =  _ux_dcd_stm32_function;
 800f788:	4906      	ldr	r1, [pc, #24]	; (800f7a4 <_ux_dcd_stm32_initialize+0x38>)
    dcd -> ux_slave_dcd_controller_hardware =  (VOID *) dcd_stm32;
 800f78a:	61e0      	str	r0, [r4, #28]
    dcd_stm32 -> ux_dcd_stm32_dcd_owner =  dcd;
 800f78c:	6004      	str	r4, [r0, #0]
    dcd -> ux_slave_dcd_function =  _ux_dcd_stm32_function;
 800f78e:	61a1      	str	r1, [r4, #24]

    /* Return successful completion.  */
    return(UX_SUCCESS);
 800f790:	2000      	movs	r0, #0
    dcd_stm32 -> pcd_handle = (PCD_HandleTypeDef *)parameter;
 800f792:	f8c3 50dc 	str.w	r5, [r3, #220]	; 0xdc
    dcd -> ux_slave_dcd_status =  UX_DCD_STATUS_OPERATIONAL;
 800f796:	6022      	str	r2, [r4, #0]
}
 800f798:	bd38      	pop	{r3, r4, r5, pc}
        return(UX_MEMORY_INSUFFICIENT);
 800f79a:	2012      	movs	r0, #18
}
 800f79c:	bd38      	pop	{r3, r4, r5, pc}
 800f79e:	bf00      	nop
 800f7a0:	2000b408 	.word	0x2000b408
 800f7a4:	0800f6c5 	.word	0x0800f6c5

0800f7a8 <_ux_dcd_stm32_initialize_complete>:
/*                                            drive the controller,       */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_initialize_complete(VOID)
{
 800f7a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
UCHAR                     *device_framework;
UX_SLAVE_TRANSFER       *transfer_request;


    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 800f7aa:	4e2d      	ldr	r6, [pc, #180]	; (800f860 <_ux_dcd_stm32_initialize_complete+0xb8>)
 800f7ac:	6834      	ldr	r4, [r6, #0]

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;

    /* Are we in DFU mode ? If so, check if we are in a Reset mode.  */
    if (_ux_system_slave -> ux_system_slave_device_dfu_state_machine == UX_SYSTEM_DFU_STATE_APP_DETACH)
 800f7ae:	f8d4 3160 	ldr.w	r3, [r4, #352]	; 0x160
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 800f7b2:	69e5      	ldr	r5, [r4, #28]
    if (_ux_system_slave -> ux_system_slave_device_dfu_state_machine == UX_SYSTEM_DFU_STATE_APP_DETACH)
 800f7b4:	2b01      	cmp	r3, #1
 800f7b6:	d04e      	beq.n	800f856 <_ux_dcd_stm32_initialize_complete+0xae>
    }
    else
    {

        /* Set State to App Idle. */
        _ux_system_slave -> ux_system_slave_device_dfu_state_machine = UX_SYSTEM_DFU_STATE_APP_IDLE;
 800f7b8:	2200      	movs	r2, #0

        /* Check the speed and set the correct descriptor.  */
        if (_ux_system_slave -> ux_system_slave_speed ==  UX_FULL_SPEED_DEVICE)
 800f7ba:	f8d4 3144 	ldr.w	r3, [r4, #324]	; 0x144
        _ux_system_slave -> ux_system_slave_device_dfu_state_machine = UX_SYSTEM_DFU_STATE_APP_IDLE;
 800f7be:	f8c4 2160 	str.w	r2, [r4, #352]	; 0x160
        if (_ux_system_slave -> ux_system_slave_speed ==  UX_FULL_SPEED_DEVICE)
 800f7c2:	2b01      	cmp	r3, #1
        {

            /* The device is operating at full speed.  */
            _ux_system_slave -> ux_system_slave_device_framework =  _ux_system_slave -> ux_system_slave_device_framework_full_speed;
            _ux_system_slave -> ux_system_slave_device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length_full_speed;
 800f7c4:	bf0c      	ite	eq
 800f7c6:	e9d4 0335 	ldrdeq	r0, r3, [r4, #212]	; 0xd4
        else
        {

            /* The device is operating at high speed.  */
            _ux_system_slave -> ux_system_slave_device_framework =  _ux_system_slave -> ux_system_slave_device_framework_high_speed;
            _ux_system_slave -> ux_system_slave_device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length_high_speed;
 800f7ca:	e9d4 0337 	ldrdne	r0, r3, [r4, #220]	; 0xdc
 800f7ce:	e9c4 0333 	strd	r0, r3, [r4, #204]	; 0xcc
       and get the ball running. First get the address of the endpoint
       transfer request container.  */
    transfer_request =  &device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request;

    /* Set the timeout to be for Control Endpoint.  */
    transfer_request -> ux_slave_transfer_request_timeout =  UX_MS_TO_TICK(UX_CONTROL_TRANSFER_TIMEOUT);
 800f7d2:	f44f 777a 	mov.w	r7, #1000	; 0x3e8
    _ux_utility_descriptor_parse(device_framework,
 800f7d6:	220e      	movs	r2, #14
 800f7d8:	4922      	ldr	r1, [pc, #136]	; (800f864 <_ux_dcd_stm32_initialize_complete+0xbc>)
 800f7da:	f104 0328 	add.w	r3, r4, #40	; 0x28
 800f7de:	f001 ff7b 	bl	80116d8 <_ux_utility_descriptor_parse>

    /* Adjust the current data pointer as well.  */
    transfer_request -> ux_slave_transfer_request_current_data_pointer =
 800f7e2:	6ea2      	ldr	r2, [r4, #104]	; 0x68
    /* Update the transfer request endpoint pointer with the default endpoint.  */
    transfer_request -> ux_slave_transfer_request_endpoint =  &device -> ux_slave_device_control_endpoint;

    /* The control endpoint max packet size needs to be filled manually in its descriptor.  */
    transfer_request -> ux_slave_transfer_request_endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize =
                                device -> ux_slave_device_descriptor.bMaxPacketSize0;
 800f7e4:	f894 302f 	ldrb.w	r3, [r4, #47]	; 0x2f
    transfer_request -> ux_slave_transfer_request_current_data_pointer =
 800f7e8:	66e2      	str	r2, [r4, #108]	; 0x6c
    transfer_request -> ux_slave_transfer_request_endpoint =  &device -> ux_slave_device_control_endpoint;
 800f7ea:	f104 023c 	add.w	r2, r4, #60	; 0x3c
 800f7ee:	6662      	str	r2, [r4, #100]	; 0x64

    /* Create the default control endpoint attached to the device.
       Once this endpoint is enabled, the host can then send a setup packet
       The device controller will receive it and will call the setup function
       module.  */
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT,
 800f7f0:	210e      	movs	r1, #14
                                device -> ux_slave_device_descriptor.bMaxPacketSize0;
 800f7f2:	f8a4 304c 	strh.w	r3, [r4, #76]	; 0x4c
                                device -> ux_slave_device_descriptor.bMaxPacketSize0;
 800f7f6:	6723      	str	r3, [r4, #112]	; 0x70
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT,
 800f7f8:	4620      	mov	r0, r4
 800f7fa:	69a3      	ldr	r3, [r4, #24]
    transfer_request -> ux_slave_transfer_request_timeout =  UX_MS_TO_TICK(UX_CONTROL_TRANSFER_TIMEOUT);
 800f7fc:	f8c4 7090 	str.w	r7, [r4, #144]	; 0x90
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT,
 800f800:	4798      	blx	r3
                                    (VOID *) &device -> ux_slave_device_control_endpoint);

    /* Open Control OUT endpoint.  */
    HAL_PCD_EP_Flush(dcd_stm32 -> pcd_handle, 0x00U);
 800f802:	2100      	movs	r1, #0
 800f804:	f8d5 00dc 	ldr.w	r0, [r5, #220]	; 0xdc
 800f808:	f7f7 fda8 	bl	800735c <HAL_PCD_EP_Flush>
    HAL_PCD_EP_Open(dcd_stm32 -> pcd_handle, 0x00U, device -> ux_slave_device_descriptor.bMaxPacketSize0, UX_CONTROL_ENDPOINT);
 800f80c:	2300      	movs	r3, #0
 800f80e:	f894 202f 	ldrb.w	r2, [r4, #47]	; 0x2f
 800f812:	4619      	mov	r1, r3
 800f814:	f8d5 00dc 	ldr.w	r0, [r5, #220]	; 0xdc
 800f818:	f7f7 fc5c 	bl	80070d4 <HAL_PCD_EP_Open>

    /* Open Control IN endpoint.  */
    HAL_PCD_EP_Flush(dcd_stm32 -> pcd_handle, 0x80U);
 800f81c:	2180      	movs	r1, #128	; 0x80
 800f81e:	f8d5 00dc 	ldr.w	r0, [r5, #220]	; 0xdc
 800f822:	f7f7 fd9b 	bl	800735c <HAL_PCD_EP_Flush>
    HAL_PCD_EP_Open(dcd_stm32 -> pcd_handle, 0x80U, device -> ux_slave_device_descriptor.bMaxPacketSize0, UX_CONTROL_ENDPOINT);
 800f826:	2300      	movs	r3, #0
 800f828:	2180      	movs	r1, #128	; 0x80
 800f82a:	f894 202f 	ldrb.w	r2, [r4, #47]	; 0x2f
 800f82e:	f8d5 00dc 	ldr.w	r0, [r5, #220]	; 0xdc
 800f832:	f7f7 fc4f 	bl	80070d4 <HAL_PCD_EP_Open>

    /* Ensure the control endpoint is properly reset.  */
    device -> ux_slave_device_control_endpoint.ux_slave_endpoint_state = UX_ENDPOINT_RESET;
 800f836:	2300      	movs	r3, #0

    /* Mark this transfer request as pending.  */
    transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_PENDING;

    /* Ask for 8 bytes of the SETUP packet.  */
    transfer_request -> ux_slave_transfer_request_requested_length =    UX_SETUP_SIZE;
 800f838:	2208      	movs	r2, #8
    transfer_request -> ux_slave_transfer_request_type =  UX_TRANSFER_PHASE_SETUP;
 800f83a:	2001      	movs	r0, #1

    /* Reset the number of bytes sent/received.  */
    transfer_request -> ux_slave_transfer_request_actual_length =  0;

    /* Check the status change callback.  */
    if(_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
 800f83c:	6831      	ldr	r1, [r6, #0]
 800f83e:	f8d1 1168 	ldr.w	r1, [r1, #360]	; 0x168
    transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_PENDING;
 800f842:	e9c4 0017 	strd	r0, r0, [r4, #92]	; 0x5c
    transfer_request -> ux_slave_transfer_request_actual_length =  0;
 800f846:	e9c4 321d 	strd	r3, r2, [r4, #116]	; 0x74
    device -> ux_slave_device_control_endpoint.ux_slave_endpoint_state = UX_ENDPOINT_RESET;
 800f84a:	6423      	str	r3, [r4, #64]	; 0x40
    transfer_request -> ux_slave_transfer_request_requested_length =    UX_SETUP_SIZE;
 800f84c:	6722      	str	r2, [r4, #112]	; 0x70
    if(_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
 800f84e:	b101      	cbz	r1, 800f852 <_ux_dcd_stm32_initialize_complete+0xaa>
    {

        /* Inform the application if a callback function was programmed.  */
        _ux_system_slave -> ux_system_slave_change_function(UX_DEVICE_ATTACHED);
 800f850:	4788      	blx	r1
    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_REGISTER(UX_TRACE_DEVICE_OBJECT_TYPE_DEVICE, device, 0, 0, 0)

    /* We are now ready for the USB device to accept the first packet when connected.  */
    return(UX_SUCCESS);
}
 800f852:	2000      	movs	r0, #0
 800f854:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        _ux_system_slave -> ux_system_slave_device_framework_length =  _ux_system_slave -> ux_system_slave_dfu_framework_length;
 800f856:	e9d4 033d 	ldrd	r0, r3, [r4, #244]	; 0xf4
 800f85a:	e9c4 0333 	strd	r0, r3, [r4, #204]	; 0xcc
 800f85e:	e7b8      	b.n	800f7d2 <_ux_dcd_stm32_initialize_complete+0x2a>
 800f860:	2000b408 	.word	0x2000b408
 800f864:	2000023c 	.word	0x2000023c

0800f868 <_ux_dcd_stm32_transfer_abort>:
/*                                                                        */
/*  01-31-2022     Chaoqiong Xiao           Initial Version 6.1.10        */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_transfer_abort(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_TRANSFER *transfer_request)
{
 800f868:	b538      	push	{r3, r4, r5, lr}
 800f86a:	4604      	mov	r4, r0

   UX_SLAVE_ENDPOINT       *endpoint;


    /* Get the pointer to the logical endpoint from the transfer request.  */
    endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 800f86c:	688d      	ldr	r5, [r1, #8]

    HAL_PCD_EP_Abort(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress);
 800f86e:	f8d0 00dc 	ldr.w	r0, [r0, #220]	; 0xdc
 800f872:	7ba9      	ldrb	r1, [r5, #14]
 800f874:	f7f7 fd64 	bl	8007340 <HAL_PCD_EP_Abort>
    HAL_PCD_EP_Flush(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress);
 800f878:	7ba9      	ldrb	r1, [r5, #14]
 800f87a:	f8d4 00dc 	ldr.w	r0, [r4, #220]	; 0xdc
 800f87e:	f7f7 fd6d 	bl	800735c <HAL_PCD_EP_Flush>
    /* No semaphore put here since it's already done in stack.  */
#endif /* USBD_HAL_TRANSFER_ABORT_NOT_SUPPORTED */

    /* Return to caller with success.  */
    return(UX_SUCCESS);
}
 800f882:	2000      	movs	r0, #0
 800f884:	bd38      	pop	{r3, r4, r5, pc}
 800f886:	bf00      	nop

0800f888 <_ux_dcd_stm32_transfer_run>:
/*                                            controller,                 */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_transfer_run(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_TRANSFER *transfer_request)
{
 800f888:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
UX_DCD_STM32_ED         *ed;
ULONG                   ed_status;


    /* Get the pointer to the logical endpoint from the transfer request.  */
    endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 800f88c:	f8d1 8008 	ldr.w	r8, [r1, #8]
{
 800f890:	460c      	mov	r4, r1
 800f892:	4606      	mov	r6, r0

    /* Get the physical endpoint address in the endpoint container.  */
    ed =  (UX_DCD_STM32_ED *) endpoint -> ux_slave_endpoint_ed;
 800f894:	f8d8 7008 	ldr.w	r7, [r8, #8]

    UX_DISABLE
 800f898:	f7f1 fd98 	bl	80013cc <_ux_utility_interrupt_disable>

    /* Get current ED status.  */
    ed_status = ed -> ux_dcd_stm32_ed_status;

    /* Invalid state.  */
    if (_ux_system_slave -> ux_system_slave_device.ux_slave_device_state == UX_DEVICE_RESET)
 800f89c:	4b1c      	ldr	r3, [pc, #112]	; (800f910 <_ux_dcd_stm32_transfer_run+0x88>)
 800f89e:	681b      	ldr	r3, [r3, #0]
 800f8a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f8a2:	b323      	cbz	r3, 800f8ee <_ux_dcd_stm32_transfer_run+0x66>
    ed_status = ed -> ux_dcd_stm32_ed_status;
 800f8a4:	687b      	ldr	r3, [r7, #4]
        UX_RESTORE
        return(UX_STATE_EXIT);
    }

    /* ED stalled.  */
    if (ed_status & UX_DCD_STM32_ED_STATUS_STALLED)
 800f8a6:	075d      	lsls	r5, r3, #29
 800f8a8:	d42c      	bmi.n	800f904 <_ux_dcd_stm32_transfer_run+0x7c>
        UX_RESTORE
        return(UX_STATE_NEXT);
    }

    /* ED transfer in progress.  */
    if (ed_status & UX_DCD_STM32_ED_STATUS_TRANSFER)
 800f8aa:	0799      	lsls	r1, r3, #30
 800f8ac:	d50a      	bpl.n	800f8c4 <_ux_dcd_stm32_transfer_run+0x3c>
    {
        if (ed_status & UX_DCD_STM32_ED_STATUS_DONE)
 800f8ae:	071a      	lsls	r2, r3, #28
 800f8b0:	d518      	bpl.n	800f8e4 <_ux_dcd_stm32_transfer_run+0x5c>
        {

            /* Keep used, stall and task pending bits.  */
            ed -> ux_dcd_stm32_ed_status &= (UX_DCD_STM32_ED_STATUS_USED |
 800f8b2:	f240 4205 	movw	r2, #1029	; 0x405
 800f8b6:	4013      	ands	r3, r2
 800f8b8:	607b      	str	r3, [r7, #4]
                                        UX_DCD_STM32_ED_STATUS_STALLED |
                                        UX_DCD_STM32_ED_STATUS_TASK_PENDING);
            UX_RESTORE
 800f8ba:	f7f1 fd8b 	bl	80013d4 <_ux_utility_interrupt_restore>
            return(UX_STATE_NEXT);
 800f8be:	2004      	movs	r0, #4
    }

    /* Return to caller with WAIT.  */
    UX_RESTORE
    return(UX_STATE_WAIT);
}
 800f8c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_TRANSFER;
 800f8c4:	f043 0302 	orr.w	r3, r3, #2
 800f8c8:	607b      	str	r3, [r7, #4]
    if (transfer_request -> ux_slave_transfer_request_phase == UX_TRANSFER_PHASE_DATA_OUT)
 800f8ca:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800f8cc:	4605      	mov	r5, r0
 800f8ce:	2b03      	cmp	r3, #3
        HAL_PCD_EP_Transmit(dcd_stm32 -> pcd_handle,
 800f8d0:	68e2      	ldr	r2, [r4, #12]
 800f8d2:	6963      	ldr	r3, [r4, #20]
 800f8d4:	f898 100e 	ldrb.w	r1, [r8, #14]
 800f8d8:	f8d6 00dc 	ldr.w	r0, [r6, #220]	; 0xdc
    if (transfer_request -> ux_slave_transfer_request_phase == UX_TRANSFER_PHASE_DATA_OUT)
 800f8dc:	d00e      	beq.n	800f8fc <_ux_dcd_stm32_transfer_run+0x74>
        HAL_PCD_EP_Receive(dcd_stm32 -> pcd_handle,
 800f8de:	f7f7 fc6b 	bl	80071b8 <HAL_PCD_EP_Receive>
    UX_RESTORE
 800f8e2:	4628      	mov	r0, r5
 800f8e4:	f7f1 fd76 	bl	80013d4 <_ux_utility_interrupt_restore>
    return(UX_STATE_WAIT);
 800f8e8:	2005      	movs	r0, #5
}
 800f8ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        transfer_request -> ux_slave_transfer_request_completion_code = UX_TRANSFER_BUS_RESET;
 800f8ee:	2326      	movs	r3, #38	; 0x26
 800f8f0:	6263      	str	r3, [r4, #36]	; 0x24
        UX_RESTORE
 800f8f2:	f7f1 fd6f 	bl	80013d4 <_ux_utility_interrupt_restore>
        return(UX_STATE_EXIT);
 800f8f6:	2001      	movs	r0, #1
}
 800f8f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        HAL_PCD_EP_Transmit(dcd_stm32 -> pcd_handle,
 800f8fc:	f7f7 fc82 	bl	8007204 <HAL_PCD_EP_Transmit>
    UX_RESTORE
 800f900:	4628      	mov	r0, r5
 800f902:	e7ef      	b.n	800f8e4 <_ux_dcd_stm32_transfer_run+0x5c>
        transfer_request -> ux_slave_transfer_request_completion_code = UX_TRANSFER_STALLED;
 800f904:	2321      	movs	r3, #33	; 0x21
 800f906:	6263      	str	r3, [r4, #36]	; 0x24
        UX_RESTORE
 800f908:	f7f1 fd64 	bl	80013d4 <_ux_utility_interrupt_restore>
        return(UX_STATE_NEXT);
 800f90c:	2004      	movs	r0, #4
 800f90e:	e7d7      	b.n	800f8c0 <_ux_dcd_stm32_transfer_run+0x38>
 800f910:	2000b408 	.word	0x2000b408

0800f914 <USBSerial_Init>:

static int USBSerial_Init(struct Dev_Mgmt *pDev, int baud, char parity, int data_bit, int stop_bit)
{
	//nothing
	return 0;
}
 800f914:	2000      	movs	r0, #0
 800f916:	4770      	bx	lr

0800f918 <ux_device_class_cdc_acm_read_callback>:
	  for ( i = 0; i < length; i++)
 800f918:	b173      	cbz	r3, 800f938 <ux_device_class_cdc_acm_read_callback+0x20>
{
 800f91a:	b570      	push	{r4, r5, r6, lr}
 800f91c:	4614      	mov	r4, r2
 800f91e:	4e07      	ldr	r6, [pc, #28]	; (800f93c <ux_device_class_cdc_acm_read_callback+0x24>)
 800f920:	18d5      	adds	r5, r2, r3
			xQueueSend(g_xUSBUART_RX_Queue, (const void *)&data_pointer[i], 0);
 800f922:	2300      	movs	r3, #0
 800f924:	4621      	mov	r1, r4
 800f926:	461a      	mov	r2, r3
 800f928:	6830      	ldr	r0, [r6, #0]
	  for ( i = 0; i < length; i++)
 800f92a:	3401      	adds	r4, #1
			xQueueSend(g_xUSBUART_RX_Queue, (const void *)&data_pointer[i], 0);
 800f92c:	f7f3 ff0e 	bl	800374c <xQueueGenericSend>
	  for ( i = 0; i < length; i++)
 800f930:	42ac      	cmp	r4, r5
 800f932:	d1f6      	bne.n	800f922 <ux_device_class_cdc_acm_read_callback+0xa>
}
 800f934:	2000      	movs	r0, #0
 800f936:	bd70      	pop	{r4, r5, r6, pc}
 800f938:	2000      	movs	r0, #0
 800f93a:	4770      	bx	lr
 800f93c:	2000af1c 	.word	0x2000af1c

0800f940 <ux_device_class_cdc_acm_write_callback>:
{
 800f940:	b508      	push	{r3, lr}
	xSemaphoreGive(g_xUSBUARTSend);
 800f942:	2300      	movs	r3, #0
 800f944:	4a03      	ldr	r2, [pc, #12]	; (800f954 <ux_device_class_cdc_acm_write_callback+0x14>)
 800f946:	4619      	mov	r1, r3
 800f948:	6810      	ldr	r0, [r2, #0]
 800f94a:	461a      	mov	r2, r3
 800f94c:	f7f3 fefe 	bl	800374c <xQueueGenericSend>
}
 800f950:	2000      	movs	r0, #0
 800f952:	bd08      	pop	{r3, pc}
 800f954:	2000af18 	.word	0x2000af18

0800f958 <USBSerial_GetData>:
static int USBSerial_Send(struct Dev_Mgmt *pDev, uint8_t *datas, uint32_t len, int timeout)
{
	return ux_device_cdc_acm_send(datas, len, timeout);
}
static int USBSerial_GetData(struct Dev_Mgmt *pDev, uint8_t *data, int timeout)
{
 800f958:	b508      	push	{r3, lr}
	if (g_xUSBUART_RX_Queue)
 800f95a:	4b06      	ldr	r3, [pc, #24]	; (800f974 <USBSerial_GetData+0x1c>)
 800f95c:	6818      	ldr	r0, [r3, #0]
 800f95e:	b130      	cbz	r0, 800f96e <USBSerial_GetData+0x16>
		if (pdPASS == xQueueReceive(g_xUSBUART_RX_Queue, pData, timeout))
 800f960:	f7f4 f85e 	bl	8003a20 <xQueueReceive>
 800f964:	3801      	subs	r0, #1
 800f966:	bf18      	it	ne
 800f968:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
	return ux_device_cdc_acm_getchar(data, timeout);
}
 800f96c:	bd08      	pop	{r3, pc}
		return -1;
 800f96e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
 800f972:	bd08      	pop	{r3, pc}
 800f974:	2000af1c 	.word	0x2000af1c

0800f978 <USBSerial_Flush>:
static int USBSerial_Flush(struct Dev_Mgmt *pDev)
{
 800f978:	b530      	push	{r4, r5, lr}
	int cnt = 0;
 800f97a:	2400      	movs	r4, #0
 800f97c:	4d07      	ldr	r5, [pc, #28]	; (800f99c <USBSerial_Flush+0x24>)
{
 800f97e:	b083      	sub	sp, #12
 800f980:	e000      	b.n	800f984 <USBSerial_Flush+0xc>
		cnt++;
 800f982:	3401      	adds	r4, #1
		if (pdPASS != xQueueReceive(g_xUSBUART_RX_Queue, &data, 0))
 800f984:	2200      	movs	r2, #0
 800f986:	6828      	ldr	r0, [r5, #0]
 800f988:	f10d 0107 	add.w	r1, sp, #7
 800f98c:	f7f4 f848 	bl	8003a20 <xQueueReceive>
 800f990:	2801      	cmp	r0, #1
 800f992:	d0f6      	beq.n	800f982 <USBSerial_Flush+0xa>
	return ux_device_cdc_acm_flush();
}
 800f994:	4620      	mov	r0, r4
 800f996:	b003      	add	sp, #12
 800f998:	bd30      	pop	{r4, r5, pc}
 800f99a:	bf00      	nop
 800f99c:	2000af1c 	.word	0x2000af1c

0800f9a0 <USBSerial_Send>:
    if (cdc_acm)
 800f9a0:	480b      	ldr	r0, [pc, #44]	; (800f9d0 <USBSerial_Send+0x30>)
 800f9a2:	6800      	ldr	r0, [r0, #0]
 800f9a4:	b188      	cbz	r0, 800f9ca <USBSerial_Send+0x2a>
{
 800f9a6:	b510      	push	{r4, lr}
 800f9a8:	461c      	mov	r4, r3
        if (UX_SUCCESS == ux_device_class_cdc_acm_write_with_callback(cdc_acm, datas, len))
 800f9aa:	f000 fa9b 	bl	800fee4 <_ux_device_class_cdc_acm_write_with_callback>
 800f9ae:	b948      	cbnz	r0, 800f9c4 <USBSerial_Send+0x24>
					if (pdTRUE == xSemaphoreTake(g_xUSBUARTSend, timeout))
 800f9b0:	4b08      	ldr	r3, [pc, #32]	; (800f9d4 <USBSerial_Send+0x34>)
 800f9b2:	4621      	mov	r1, r4
 800f9b4:	6818      	ldr	r0, [r3, #0]
 800f9b6:	f7f4 f8cf 	bl	8003b58 <xQueueSemaphoreTake>
 800f9ba:	3801      	subs	r0, #1
 800f9bc:	bf18      	it	ne
 800f9be:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
}
 800f9c2:	bd10      	pop	{r4, pc}
        return -1;
 800f9c4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
 800f9c8:	bd10      	pop	{r4, pc}
        return -1;
 800f9ca:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
 800f9ce:	4770      	bx	lr
 800f9d0:	2000af14 	.word	0x2000af14
 800f9d4:	2000af18 	.word	0x2000af18

0800f9d8 <USBD_CDC_ACM_Activate>:
{
 800f9d8:	b530      	push	{r4, r5, lr}
  parameter.ux_device_class_cdc_acm_parameter_write_callback = ux_device_class_cdc_acm_write_callback;
 800f9da:	4910      	ldr	r1, [pc, #64]	; (800fa1c <USBD_CDC_ACM_Activate+0x44>)
  parameter.ux_device_class_cdc_acm_parameter_read_callback = ux_device_class_cdc_acm_read_callback;
 800f9dc:	4a10      	ldr	r2, [pc, #64]	; (800fa20 <USBD_CDC_ACM_Activate+0x48>)
{
 800f9de:	b083      	sub	sp, #12
  cdc_acm = (UX_SLAVE_CLASS_CDC_ACM*) cdc_acm_instance;
 800f9e0:	4b10      	ldr	r3, [pc, #64]	; (800fa24 <USBD_CDC_ACM_Activate+0x4c>)
	if (!g_xUSBUARTSend)
 800f9e2:	4d11      	ldr	r5, [pc, #68]	; (800fa28 <USBD_CDC_ACM_Activate+0x50>)
  parameter.ux_device_class_cdc_acm_parameter_read_callback = ux_device_class_cdc_acm_read_callback;
 800f9e4:	e9cd 1200 	strd	r1, r2, [sp]
  ux_device_class_cdc_acm_ioctl(cdc_acm, UX_SLAVE_CLASS_CDC_ACM_IOCTL_TRANSMISSION_START, (VOID *)&parameter);
 800f9e8:	2106      	movs	r1, #6
 800f9ea:	466a      	mov	r2, sp
  cdc_acm = (UX_SLAVE_CLASS_CDC_ACM*) cdc_acm_instance;
 800f9ec:	6018      	str	r0, [r3, #0]
  ux_device_class_cdc_acm_ioctl(cdc_acm, UX_SLAVE_CLASS_CDC_ACM_IOCTL_TRANSMISSION_START, (VOID *)&parameter);
 800f9ee:	f000 f929 	bl	800fc44 <_ux_device_class_cdc_acm_ioctl>
	if (!g_xUSBUARTSend)
 800f9f2:	682c      	ldr	r4, [r5, #0]
 800f9f4:	b10c      	cbz	r4, 800f9fa <USBD_CDC_ACM_Activate+0x22>
}
 800f9f6:	b003      	add	sp, #12
 800f9f8:	bd30      	pop	{r4, r5, pc}
		g_xUSBUARTSend = xSemaphoreCreateBinary( );
 800f9fa:	4621      	mov	r1, r4
 800f9fc:	2203      	movs	r2, #3
 800f9fe:	2001      	movs	r0, #1
 800fa00:	f7f3 fe7a 	bl	80036f8 <xQueueGenericCreate>
 800fa04:	4603      	mov	r3, r0
		g_xUSBUART_RX_Queue = xQueueCreate(200, 1);
 800fa06:	4622      	mov	r2, r4
 800fa08:	2101      	movs	r1, #1
 800fa0a:	20c8      	movs	r0, #200	; 0xc8
		g_xUSBUARTSend = xSemaphoreCreateBinary( );
 800fa0c:	602b      	str	r3, [r5, #0]
		g_xUSBUART_RX_Queue = xQueueCreate(200, 1);
 800fa0e:	f7f3 fe73 	bl	80036f8 <xQueueGenericCreate>
 800fa12:	4b06      	ldr	r3, [pc, #24]	; (800fa2c <USBD_CDC_ACM_Activate+0x54>)
 800fa14:	6018      	str	r0, [r3, #0]
}
 800fa16:	b003      	add	sp, #12
 800fa18:	bd30      	pop	{r4, r5, pc}
 800fa1a:	bf00      	nop
 800fa1c:	0800f941 	.word	0x0800f941
 800fa20:	0800f919 	.word	0x0800f919
 800fa24:	2000af14 	.word	0x2000af14
 800fa28:	2000af18 	.word	0x2000af18
 800fa2c:	2000af1c 	.word	0x2000af1c

0800fa30 <USBD_CDC_ACM_Deactivate>:
  cdc_acm = UX_NULL;
 800fa30:	2200      	movs	r2, #0
 800fa32:	4b01      	ldr	r3, [pc, #4]	; (800fa38 <USBD_CDC_ACM_Deactivate+0x8>)
 800fa34:	601a      	str	r2, [r3, #0]
}
 800fa36:	4770      	bx	lr
 800fa38:	2000af14 	.word	0x2000af14

0800fa3c <USBD_CDC_ACM_ParameterChange>:
{
 800fa3c:	b508      	push	{r3, lr}
  request = *(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_REQUEST);
 800fa3e:	4b13      	ldr	r3, [pc, #76]	; (800fa8c <USBD_CDC_ACM_ParameterChange+0x50>)
 800fa40:	681b      	ldr	r3, [r3, #0]
 800fa42:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
  switch (request)
 800fa46:	2b20      	cmp	r3, #32
 800fa48:	d009      	beq.n	800fa5e <USBD_CDC_ACM_ParameterChange+0x22>
 800fa4a:	2b21      	cmp	r3, #33	; 0x21
 800fa4c:	d106      	bne.n	800fa5c <USBD_CDC_ACM_ParameterChange+0x20>
      if (ux_device_class_cdc_acm_ioctl(cdc_acm, UX_SLAVE_CLASS_CDC_ACM_IOCTL_SET_LINE_CODING,
 800fa4e:	4b10      	ldr	r3, [pc, #64]	; (800fa90 <USBD_CDC_ACM_ParameterChange+0x54>)
 800fa50:	2101      	movs	r1, #1
 800fa52:	4a10      	ldr	r2, [pc, #64]	; (800fa94 <USBD_CDC_ACM_ParameterChange+0x58>)
 800fa54:	6818      	ldr	r0, [r3, #0]
 800fa56:	f000 f8f5 	bl	800fc44 <_ux_device_class_cdc_acm_ioctl>
 800fa5a:	b980      	cbnz	r0, 800fa7e <USBD_CDC_ACM_ParameterChange+0x42>
}
 800fa5c:	bd08      	pop	{r3, pc}
      if (ux_device_class_cdc_acm_ioctl(cdc_acm, UX_SLAVE_CLASS_CDC_ACM_IOCTL_GET_LINE_CODING,
 800fa5e:	4b0c      	ldr	r3, [pc, #48]	; (800fa90 <USBD_CDC_ACM_ParameterChange+0x54>)
 800fa60:	2102      	movs	r1, #2
 800fa62:	4a0c      	ldr	r2, [pc, #48]	; (800fa94 <USBD_CDC_ACM_ParameterChange+0x58>)
 800fa64:	6818      	ldr	r0, [r3, #0]
 800fa66:	f000 f8ed 	bl	800fc44 <_ux_device_class_cdc_acm_ioctl>
 800fa6a:	b960      	cbnz	r0, 800fa86 <USBD_CDC_ACM_ParameterChange+0x4a>
      if (CDC_VCP_LineCoding.ux_slave_class_cdc_acm_parameter_baudrate < MIN_BAUDRATE)
 800fa6c:	4b09      	ldr	r3, [pc, #36]	; (800fa94 <USBD_CDC_ACM_ParameterChange+0x58>)
 800fa6e:	681a      	ldr	r2, [r3, #0]
 800fa70:	f5b2 5f16 	cmp.w	r2, #9600	; 0x2580
 800fa74:	d2f2      	bcs.n	800fa5c <USBD_CDC_ACM_ParameterChange+0x20>
        CDC_VCP_LineCoding.ux_slave_class_cdc_acm_parameter_baudrate = MIN_BAUDRATE;
 800fa76:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800fa7a:	601a      	str	r2, [r3, #0]
}
 800fa7c:	bd08      	pop	{r3, pc}
 800fa7e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        Error_Handler();
 800fa82:	f7f2 bd2b 	b.w	80024dc <Error_Handler>
        Error_Handler();
 800fa86:	f7f2 fd29 	bl	80024dc <Error_Handler>
 800fa8a:	e7ef      	b.n	800fa6c <USBD_CDC_ACM_ParameterChange+0x30>
 800fa8c:	2000b408 	.word	0x2000b408
 800fa90:	2000af14 	.word	0x2000af14
 800fa94:	200001ec 	.word	0x200001ec

0800fa98 <_ux_device_class_cdc_acm_activate>:

    /* Get the class container.  */
    class_ptr =  command -> ux_slave_class_command_class_ptr;

    /* Get the class instance in the container.  */
    cdc_acm = (UX_SLAVE_CLASS_CDC_ACM *) class_ptr -> ux_slave_class_instance;
 800fa98:	6a02      	ldr	r2, [r0, #32]
{
 800fa9a:	b508      	push	{r3, lr}

    /* Get the interface that owns this instance.  */
    interface_ptr =  (UX_SLAVE_INTERFACE  *) command -> ux_slave_class_command_interface;
 800fa9c:	6883      	ldr	r3, [r0, #8]
    cdc_acm = (UX_SLAVE_CLASS_CDC_ACM *) class_ptr -> ux_slave_class_instance;
 800fa9e:	6c90      	ldr	r0, [r2, #72]	; 0x48
         
    /* Now the opposite, store the interface in the class instance.  */
    cdc_acm -> ux_slave_class_cdc_acm_interface =  interface_ptr;

    /* If there is a activate function call it.  */
    if (cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_instance_activate != UX_NULL)
 800faa0:	6842      	ldr	r2, [r0, #4]
    interface_ptr -> ux_slave_interface_class_instance =  (VOID *)cdc_acm;
 800faa2:	6098      	str	r0, [r3, #8]
    cdc_acm -> ux_slave_class_cdc_acm_interface =  interface_ptr;
 800faa4:	6003      	str	r3, [r0, #0]
    if (cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_instance_activate != UX_NULL)
 800faa6:	b102      	cbz	r2, 800faaa <_ux_device_class_cdc_acm_activate+0x12>
    {        
        /* Invoke the application.  */
        cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_instance_activate(cdc_acm);
 800faa8:	4790      	blx	r2
    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_REGISTER(UX_TRACE_DEVICE_OBJECT_TYPE_INTERFACE, cdc_acm, 0, 0, 0)

    /* Return completion status.  */
    return(UX_SUCCESS);
}
 800faaa:	2000      	movs	r0, #0
 800faac:	bd08      	pop	{r3, pc}
 800faae:	bf00      	nop

0800fab0 <_ux_device_class_cdc_acm_control_request>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_cdc_acm_control_request(UX_SLAVE_CLASS_COMMAND *command)
{
 800fab0:	4603      	mov	r3, r0
 800fab2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

    /* Get the class instance in the container.  */
    cdc_acm = (UX_SLAVE_CLASS_CDC_ACM *) class_ptr -> ux_slave_class_instance;

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 800fab6:	4a32      	ldr	r2, [pc, #200]	; (800fb80 <_ux_device_class_cdc_acm_control_request+0xd0>)
    cdc_acm = (UX_SLAVE_CLASS_CDC_ACM *) class_ptr -> ux_slave_class_instance;
 800fab8:	6a1b      	ldr	r3, [r3, #32]
    device =  &_ux_system_slave -> ux_system_slave_device;
 800faba:	6814      	ldr	r4, [r2, #0]
    cdc_acm = (UX_SLAVE_CLASS_CDC_ACM *) class_ptr -> ux_slave_class_instance;
 800fabc:	6c9d      	ldr	r5, [r3, #72]	; 0x48

    /* Extract all necessary fields of the request.  */
    request =  *(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_REQUEST);

    /* Extract all necessary fields of the value.  */
    value =  _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_VALUE);
 800fabe:	f104 009a 	add.w	r0, r4, #154	; 0x9a
    request =  *(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_REQUEST);
 800fac2:	f894 6099 	ldrb.w	r6, [r4, #153]	; 0x99
    value =  _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_VALUE);
 800fac6:	f001 ff71 	bl	80119ac <_ux_utility_short_get>
 800faca:	4607      	mov	r7, r0

    /* Pickup the request length.  */
    request_length =   _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_LENGTH);
 800facc:	f104 009e 	add.w	r0, r4, #158	; 0x9e
 800fad0:	f001 ff6c 	bl	80119ac <_ux_utility_short_get>

    transmit_length = request_length ;
    
    /* Here we proceed only the standard request we know of at the device level.  */
    switch (request)
 800fad4:	2e21      	cmp	r6, #33	; 0x21
 800fad6:	d006      	beq.n	800fae6 <_ux_device_class_cdc_acm_control_request+0x36>
 800fad8:	2e22      	cmp	r6, #34	; 0x22
 800fada:	d039      	beq.n	800fb50 <_ux_device_class_cdc_acm_control_request+0xa0>
 800fadc:	2e20      	cmp	r6, #32
 800fade:	d022      	beq.n	800fb26 <_ux_device_class_cdc_acm_control_request+0x76>
 800fae0:	20ff      	movs	r0, #255	; 0xff
            return(UX_ERROR);
    }

    /* It's handled.  */
    return(UX_SUCCESS);
}
 800fae2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            if (request_length >  UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_RESPONSE_SIZE) 
 800fae6:	4680      	mov	r8, r0
            _ux_utility_long_put(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_BAUDRATE_STRUCT, 
 800fae8:	6c69      	ldr	r1, [r5, #68]	; 0x44
 800faea:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 800faec:	f001 fe2a 	bl	8011744 <_ux_utility_long_put>
            *(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_STOP_BIT_STRUCT) = cdc_acm -> ux_slave_class_cdc_acm_stop_bit;
 800faf0:	f895 2048 	ldrb.w	r2, [r5, #72]	; 0x48
 800faf4:	6ea3      	ldr	r3, [r4, #104]	; 0x68
            _ux_device_stack_transfer_request(transfer_request, transmit_length, request_length);
 800faf6:	f104 005c 	add.w	r0, r4, #92	; 0x5c
            *(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_STOP_BIT_STRUCT) = cdc_acm -> ux_slave_class_cdc_acm_stop_bit;
 800fafa:	711a      	strb	r2, [r3, #4]
            *(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_PARITY_STRUCT)   = cdc_acm -> ux_slave_class_cdc_acm_parity;
 800fafc:	f895 2049 	ldrb.w	r2, [r5, #73]	; 0x49
 800fb00:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 800fb02:	715a      	strb	r2, [r3, #5]
            *(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_DATA_BIT_STRUCT) = cdc_acm -> ux_slave_class_cdc_acm_data_bit;
 800fb04:	f895 104a 	ldrb.w	r1, [r5, #74]	; 0x4a
 800fb08:	6ea2      	ldr	r2, [r4, #104]	; 0x68
            transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 800fb0a:	2303      	movs	r3, #3
            *(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_DATA_BIT_STRUCT) = cdc_acm -> ux_slave_class_cdc_acm_data_bit;
 800fb0c:	7191      	strb	r1, [r2, #6]
            _ux_device_stack_transfer_request(transfer_request, transmit_length, request_length);
 800fb0e:	4642      	mov	r2, r8
 800fb10:	2a07      	cmp	r2, #7
 800fb12:	4641      	mov	r1, r8
            transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 800fb14:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
            _ux_device_stack_transfer_request(transfer_request, transmit_length, request_length);
 800fb18:	bf28      	it	cs
 800fb1a:	2107      	movcs	r1, #7
 800fb1c:	f001 fcee 	bl	80114fc <_ux_device_stack_transfer_request>
    return(UX_SUCCESS);
 800fb20:	2000      	movs	r0, #0
}
 800fb22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            cdc_acm -> ux_slave_class_cdc_acm_baudrate  = _ux_utility_long_get(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_BAUDRATE_STRUCT);
 800fb26:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 800fb28:	f001 fe0a 	bl	8011740 <_ux_utility_long_get>
            cdc_acm -> ux_slave_class_cdc_acm_stop_bit  = *(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_STOP_BIT_STRUCT);
 800fb2c:	6ea3      	ldr	r3, [r4, #104]	; 0x68
            cdc_acm -> ux_slave_class_cdc_acm_baudrate  = _ux_utility_long_get(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_BAUDRATE_STRUCT);
 800fb2e:	6468      	str	r0, [r5, #68]	; 0x44
            cdc_acm -> ux_slave_class_cdc_acm_stop_bit  = *(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_STOP_BIT_STRUCT);
 800fb30:	7919      	ldrb	r1, [r3, #4]
            if (cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_parameter_change != UX_NULL)
 800fb32:	68ea      	ldr	r2, [r5, #12]
            cdc_acm -> ux_slave_class_cdc_acm_stop_bit  = *(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_STOP_BIT_STRUCT);
 800fb34:	f885 1048 	strb.w	r1, [r5, #72]	; 0x48
            cdc_acm -> ux_slave_class_cdc_acm_parity    = *(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_PARITY_STRUCT);
 800fb38:	7959      	ldrb	r1, [r3, #5]
 800fb3a:	f885 1049 	strb.w	r1, [r5, #73]	; 0x49
            cdc_acm -> ux_slave_class_cdc_acm_data_bit  = *(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_DATA_BIT_STRUCT);
 800fb3e:	799b      	ldrb	r3, [r3, #6]
 800fb40:	f885 304a 	strb.w	r3, [r5, #74]	; 0x4a
            if (cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_parameter_change != UX_NULL)
 800fb44:	b10a      	cbz	r2, 800fb4a <_ux_device_class_cdc_acm_control_request+0x9a>
                cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_parameter_change(cdc_acm);
 800fb46:	4628      	mov	r0, r5
 800fb48:	4790      	blx	r2
    return(UX_SUCCESS);
 800fb4a:	2000      	movs	r0, #0
}
 800fb4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            cdc_acm -> ux_slave_class_cdc_acm_data_dtr_state = 0;
 800fb50:	2300      	movs	r3, #0
            if (value & UX_SLAVE_CLASS_CDC_ACM_LINE_STATE_DTR)
 800fb52:	07fa      	lsls	r2, r7, #31
            cdc_acm -> ux_slave_class_cdc_acm_data_dtr_state = 0;
 800fb54:	f885 304b 	strb.w	r3, [r5, #75]	; 0x4b
            cdc_acm -> ux_slave_class_cdc_acm_data_rts_state = 0;
 800fb58:	f885 304c 	strb.w	r3, [r5, #76]	; 0x4c
                cdc_acm -> ux_slave_class_cdc_acm_data_dtr_state = UX_TRUE;               
 800fb5c:	bf44      	itt	mi
 800fb5e:	2301      	movmi	r3, #1
 800fb60:	f885 304b 	strbmi.w	r3, [r5, #75]	; 0x4b
            if (value & UX_SLAVE_CLASS_CDC_ACM_LINE_STATE_RTS)
 800fb64:	07bb      	lsls	r3, r7, #30
                cdc_acm -> ux_slave_class_cdc_acm_data_rts_state = UX_TRUE;               
 800fb66:	bf44      	itt	mi
 800fb68:	2301      	movmi	r3, #1
 800fb6a:	f885 304c 	strbmi.w	r3, [r5, #76]	; 0x4c
            if (cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_parameter_change != UX_NULL)
 800fb6e:	68eb      	ldr	r3, [r5, #12]
 800fb70:	2b00      	cmp	r3, #0
 800fb72:	d0ea      	beq.n	800fb4a <_ux_device_class_cdc_acm_control_request+0x9a>
                cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_parameter_change(cdc_acm);
 800fb74:	4628      	mov	r0, r5
 800fb76:	4798      	blx	r3
    return(UX_SUCCESS);
 800fb78:	2000      	movs	r0, #0
}
 800fb7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fb7e:	bf00      	nop
 800fb80:	2000b408 	.word	0x2000b408

0800fb84 <_ux_device_class_cdc_acm_deactivate>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_cdc_acm_deactivate(UX_SLAVE_CLASS_COMMAND *command)
{
 800fb84:	b538      	push	{r3, r4, r5, lr}

    /* Get the class container.  */
    class_ptr =  command -> ux_slave_class_command_class_ptr;

    /* Get the class instance in the container.  */
    cdc_acm = (UX_SLAVE_CLASS_CDC_ACM *) class_ptr -> ux_slave_class_instance;
 800fb86:	6a03      	ldr	r3, [r0, #32]
        /* We found the endpoint IN first, so next endpoint is OUT.  */
        endpoint_out =  endpoint_in -> ux_slave_endpoint_next_endpoint;
    }
        
    /* Terminate the transactions pending on the endpoints.  */
    _ux_device_stack_transfer_all_request_abort(endpoint_in, UX_TRANSFER_BUS_RESET);
 800fb88:	2126      	movs	r1, #38	; 0x26
    cdc_acm = (UX_SLAVE_CLASS_CDC_ACM *) class_ptr -> ux_slave_class_instance;
 800fb8a:	6c9c      	ldr	r4, [r3, #72]	; 0x48
    endpoint_in =  interface_ptr -> ux_slave_interface_first_endpoint;
 800fb8c:	6823      	ldr	r3, [r4, #0]
 800fb8e:	69dd      	ldr	r5, [r3, #28]
    if ((endpoint_in -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) != UX_ENDPOINT_IN)
 800fb90:	f995 300e 	ldrsb.w	r3, [r5, #14]
 800fb94:	2b00      	cmp	r3, #0
        endpoint_out =  endpoint_in -> ux_slave_endpoint_next_endpoint;
 800fb96:	bfba      	itte	lt
 800fb98:	4628      	movlt	r0, r5
 800fb9a:	696d      	ldrlt	r5, [r5, #20]
        endpoint_in =  endpoint_out -> ux_slave_endpoint_next_endpoint;
 800fb9c:	6968      	ldrge	r0, [r5, #20]
    _ux_device_stack_transfer_all_request_abort(endpoint_in, UX_TRANSFER_BUS_RESET);
 800fb9e:	f001 fca7 	bl	80114f0 <_ux_device_stack_transfer_all_request_abort>
    _ux_device_stack_transfer_all_request_abort(endpoint_out, UX_TRANSFER_BUS_RESET);
 800fba2:	2126      	movs	r1, #38	; 0x26
 800fba4:	4628      	mov	r0, r5
 800fba6:	f001 fca3 	bl	80114f0 <_ux_device_stack_transfer_all_request_abort>

    /* Terminate transmission and free resources.  */
    _ux_device_class_cdc_acm_ioctl(cdc_acm, UX_SLAVE_CLASS_CDC_ACM_IOCTL_TRANSMISSION_STOP, UX_NULL);
 800fbaa:	2200      	movs	r2, #0
 800fbac:	2107      	movs	r1, #7
 800fbae:	4620      	mov	r0, r4
 800fbb0:	f000 f848 	bl	800fc44 <_ux_device_class_cdc_acm_ioctl>

    /* If there is a deactivate function call it.  */
    if (cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_instance_deactivate != UX_NULL)
 800fbb4:	68a3      	ldr	r3, [r4, #8]
 800fbb6:	b10b      	cbz	r3, 800fbbc <_ux_device_class_cdc_acm_deactivate+0x38>
    {

        /* Invoke the application.  */
        cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_instance_deactivate(cdc_acm);
 800fbb8:	4620      	mov	r0, r4
 800fbba:	4798      	blx	r3
    }

    /* We need to reset the DTR and RTS values so they do not carry over to the 
       next connection.  */
    cdc_acm -> ux_slave_class_cdc_acm_data_dtr_state =  0;
 800fbbc:	2000      	movs	r0, #0
 800fbbe:	f884 004b 	strb.w	r0, [r4, #75]	; 0x4b
    cdc_acm -> ux_slave_class_cdc_acm_data_rts_state =  0;
 800fbc2:	f884 004c 	strb.w	r0, [r4, #76]	; 0x4c
    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_UNREGISTER(cdc_acm);

    /* Return completion status.  */
    return(UX_SUCCESS);
}
 800fbc6:	bd38      	pop	{r3, r4, r5, pc}

0800fbc8 <_ux_device_class_cdc_acm_entry>:
UINT        status;


    /* The command request will tell us we need to do here, either a enumeration
       query, an activation or a deactivation.  */
    switch (command -> ux_slave_class_command_request)
 800fbc8:	6803      	ldr	r3, [r0, #0]
 800fbca:	3b01      	subs	r3, #1
 800fbcc:	2b06      	cmp	r3, #6
 800fbce:	d815      	bhi.n	800fbfc <_ux_device_class_cdc_acm_entry+0x34>
 800fbd0:	e8df f003 	tbb	[pc, r3]
 800fbd4:	100e0c06 	.word	0x100e0c06
 800fbd8:	1412      	.short	0x1412
 800fbda:	04          	.byte	0x04
 800fbdb:	00          	.byte	0x00
        return(status);

    case UX_SLAVE_CLASS_COMMAND_UNINITIALIZE:

        /* Call the uninit function of the CDC ACM class.  */
        status =  _ux_device_class_cdc_acm_uninitialize(command);
 800fbdc:	f000 b97a 	b.w	800fed4 <_ux_device_class_cdc_acm_uninitialize>
        return(status);

    case UX_SLAVE_CLASS_COMMAND_QUERY:

        /* Check the CLASS definition in the interface descriptor. */
        if (command -> ux_slave_class_command_class == UX_SLAVE_CLASS_CDC_ACM_CLASS)
 800fbe0:	6943      	ldr	r3, [r0, #20]
            return(UX_SUCCESS);
        else
            return(UX_NO_CLASS_MATCH);
 800fbe2:	2b0a      	cmp	r3, #10
 800fbe4:	bf0c      	ite	eq
 800fbe6:	2000      	moveq	r0, #0
 800fbe8:	2057      	movne	r0, #87	; 0x57
 800fbea:	4770      	bx	lr
    case UX_SLAVE_CLASS_COMMAND_ACTIVATE:

        /* The activate command is used when the host has sent a SET_CONFIGURATION command
           and this interface has to be mounted. Both Bulk endpoints have to be mounted
           and the cdc_acm thread needs to be activated.  */
        status =  _ux_device_class_cdc_acm_activate(command);
 800fbec:	f7ff bf54 	b.w	800fa98 <_ux_device_class_cdc_acm_activate>

    case UX_SLAVE_CLASS_COMMAND_DEACTIVATE:

        /* The deactivate command is used when the device has been extracted.
           The device endpoints have to be dismounted and the cdc_acm thread canceled.  */
        status =  _ux_device_class_cdc_acm_deactivate(command);
 800fbf0:	f7ff bfc8 	b.w	800fb84 <_ux_device_class_cdc_acm_deactivate>
        return(status);

    case UX_SLAVE_CLASS_COMMAND_REQUEST:

        /* The request command is used when the host sends a command on the control endpoint.  */
        status = _ux_device_class_cdc_acm_control_request(command);
 800fbf4:	f7ff bf5c 	b.w	800fab0 <_ux_device_class_cdc_acm_control_request>
        status =  _ux_device_class_cdc_acm_initialize(command);
 800fbf8:	f000 b802 	b.w	800fc00 <_ux_device_class_cdc_acm_initialize>
    switch (command -> ux_slave_class_command_request)
 800fbfc:	2054      	movs	r0, #84	; 0x54
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_FUNCTION_NOT_SUPPORTED, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* Return an error.  */
        return(UX_FUNCTION_NOT_SUPPORTED);
    }
}
 800fbfe:	4770      	bx	lr

0800fc00 <_ux_device_class_cdc_acm_initialize>:

    /* Get the class container.  */
    class_ptr =  command -> ux_slave_class_command_class_ptr;

    /* Create an instance of the device cdc_acm class.  */
    cdc_acm =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_SLAVE_CLASS_CDC_ACM));
 800fc00:	2100      	movs	r1, #0
{
 800fc02:	b570      	push	{r4, r5, r6, lr}
 800fc04:	4604      	mov	r4, r0
    cdc_acm =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_SLAVE_CLASS_CDC_ACM));
 800fc06:	2260      	movs	r2, #96	; 0x60
 800fc08:	4608      	mov	r0, r1
    class_ptr =  command -> ux_slave_class_command_class_ptr;
 800fc0a:	6a25      	ldr	r5, [r4, #32]
    cdc_acm =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_SLAVE_CLASS_CDC_ACM));
 800fc0c:	f001 fda4 	bl	8011758 <_ux_utility_memory_allocate>

    /* Check for successful allocation.  */
    if (cdc_acm == UX_NULL)
 800fc10:	b1a0      	cbz	r0, 800fc3c <_ux_device_class_cdc_acm_initialize+0x3c>

    /* Save the address of the CDC instance inside the CDC container.  */
    class_ptr -> ux_slave_class_instance = (VOID *) cdc_acm;

    /* Get the pointer to the application parameters for the cdc_acm class.  */
    cdc_acm_parameter =  command -> ux_slave_class_command_parameter;
 800fc12:	6a63      	ldr	r3, [r4, #36]	; 0x24

#endif

    /* Update the line coding fields with default values.  */
    cdc_acm -> ux_slave_class_cdc_acm_baudrate  =  UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_BAUDRATE;
    cdc_acm -> ux_slave_class_cdc_acm_stop_bit  =  UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_STOP_BIT;
 800fc14:	2101      	movs	r1, #1
    cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_instance_activate = cdc_acm_parameter -> ux_slave_class_cdc_acm_instance_activate;
 800fc16:	681a      	ldr	r2, [r3, #0]
    class_ptr -> ux_slave_class_instance = (VOID *) cdc_acm;
 800fc18:	64a8      	str	r0, [r5, #72]	; 0x48
    cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_instance_activate = cdc_acm_parameter -> ux_slave_class_cdc_acm_instance_activate;
 800fc1a:	6042      	str	r2, [r0, #4]
    cdc_acm -> ux_slave_class_cdc_acm_parity    =  UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_PARITY;
    cdc_acm -> ux_slave_class_cdc_acm_data_bit  =  UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_DATA_BIT;
 800fc1c:	2208      	movs	r2, #8
    cdc_acm -> ux_slave_class_cdc_acm_baudrate  =  UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_BAUDRATE;
 800fc1e:	f44f 36e1 	mov.w	r6, #115200	; 0x1c200
    cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_instance_deactivate = cdc_acm_parameter -> ux_slave_class_cdc_acm_instance_deactivate;
 800fc22:	685c      	ldr	r4, [r3, #4]
    cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_parameter_change = cdc_acm_parameter -> ux_slave_class_cdc_acm_parameter_change;
 800fc24:	689b      	ldr	r3, [r3, #8]
    cdc_acm -> ux_slave_class_cdc_acm_stop_bit  =  UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_STOP_BIT;
 800fc26:	f8a0 1048 	strh.w	r1, [r0, #72]	; 0x48
    cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_parameter_change = cdc_acm_parameter -> ux_slave_class_cdc_acm_parameter_change;
 800fc2a:	60c3      	str	r3, [r0, #12]
#ifndef UX_DEVICE_CLASS_CDC_ACM_TRANSMISSION_DISABLE

#if defined(UX_DEVICE_STANDALONE)

    /* Set task function.  */
    class_ptr -> ux_slave_class_task_function = _ux_device_class_cdc_acm_tasks_run;
 800fc2c:	4b04      	ldr	r3, [pc, #16]	; (800fc40 <_ux_device_class_cdc_acm_initialize+0x40>)
    cdc_acm -> ux_slave_class_cdc_acm_data_bit  =  UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_DATA_BIT;
 800fc2e:	f880 204a 	strb.w	r2, [r0, #74]	; 0x4a
    cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_instance_deactivate = cdc_acm_parameter -> ux_slave_class_cdc_acm_instance_deactivate;
 800fc32:	6084      	str	r4, [r0, #8]
    cdc_acm -> ux_slave_class_cdc_acm_baudrate  =  UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_BAUDRATE;
 800fc34:	6446      	str	r6, [r0, #68]	; 0x44

#endif
#endif

    /* Return completion status.  */
    return(UX_SUCCESS);
 800fc36:	2000      	movs	r0, #0
    class_ptr -> ux_slave_class_task_function = _ux_device_class_cdc_acm_tasks_run;
 800fc38:	652b      	str	r3, [r5, #80]	; 0x50
}
 800fc3a:	bd70      	pop	{r4, r5, r6, pc}
        return(UX_MEMORY_INSUFFICIENT);
 800fc3c:	2012      	movs	r0, #18
}
 800fc3e:	bd70      	pop	{r4, r5, r6, pc}
 800fc40:	0800fd71 	.word	0x0800fd71

0800fc44 <_ux_device_class_cdc_acm_ioctl>:

    /* Let's be optimist ! */
    status = UX_SUCCESS;

    /* The command request will tell us what we need to do here.  */
    switch (ioctl_function)
 800fc44:	1e4b      	subs	r3, r1, #1
{
 800fc46:	b570      	push	{r4, r5, r6, lr}
 800fc48:	4604      	mov	r4, r0
 800fc4a:	4616      	mov	r6, r2
    switch (ioctl_function)
 800fc4c:	2b08      	cmp	r3, #8
 800fc4e:	f200 8088 	bhi.w	800fd62 <_ux_device_class_cdc_acm_ioctl+0x11e>
 800fc52:	e8df f003 	tbb	[pc, r3]
 800fc56:	6418      	.short	0x6418
 800fc58:	453c2672 	.word	0x453c2672
 800fc5c:	0550      	.short	0x0550
 800fc5e:	05          	.byte	0x05
 800fc5f:	00          	.byte	0x00
            /* Locate the endpoints.  */
            endpoint =  interface_ptr -> ux_slave_interface_first_endpoint;

            /* If it's reading timeout but endpoint is OUT, it should be the next one.  */
            if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) !=
                (ULONG)((ioctl_function == UX_SLAVE_CLASS_CDC_ACM_IOCTL_SET_READ_TIMEOUT) ? UX_ENDPOINT_OUT : UX_ENDPOINT_IN))
 800fc60:	2908      	cmp	r1, #8
 800fc62:	bf0c      	ite	eq
 800fc64:	2000      	moveq	r0, #0
 800fc66:	2080      	movne	r0, #128	; 0x80
            endpoint =  interface_ptr -> ux_slave_interface_first_endpoint;
 800fc68:	6823      	ldr	r3, [r4, #0]
 800fc6a:	69db      	ldr	r3, [r3, #28]
            if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) !=
 800fc6c:	7b99      	ldrb	r1, [r3, #14]
 800fc6e:	f001 0180 	and.w	r1, r1, #128	; 0x80
 800fc72:	4281      	cmp	r1, r0
                endpoint = endpoint -> ux_slave_endpoint_next_endpoint;
 800fc74:	bf18      	it	ne
 800fc76:	695b      	ldrne	r3, [r3, #20]

            /* Get the transfer request associated with the endpoint.  */
            transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;

            /* Check the status of the transfer.  */ 
            if (transfer_request -> ux_slave_transfer_request_status ==  UX_TRANSFER_STATUS_PENDING)
 800fc78:	6a19      	ldr	r1, [r3, #32]
 800fc7a:	2901      	cmp	r1, #1
 800fc7c:	d066      	beq.n	800fd4c <_ux_device_class_cdc_acm_ioctl+0x108>
    status = UX_SUCCESS;
 800fc7e:	2500      	movs	r5, #0
                status = UX_ERROR;
            else
                transfer_request -> ux_slave_transfer_request_timeout = (ULONG) (ALIGN_TYPE) parameter;
 800fc80:	655e      	str	r6, [r3, #84]	; 0x54
    }

    /* Return status to caller.  */
    return(status);

}
 800fc82:	4628      	mov	r0, r5
 800fc84:	bd70      	pop	{r4, r5, r6, pc}
    status = UX_SUCCESS;
 800fc86:	2500      	movs	r5, #0
            cdc_acm -> ux_slave_class_cdc_acm_baudrate  =  line_coding -> ux_slave_class_cdc_acm_parameter_baudrate;
 800fc88:	6833      	ldr	r3, [r6, #0]
 800fc8a:	6443      	str	r3, [r0, #68]	; 0x44
            cdc_acm -> ux_slave_class_cdc_acm_stop_bit  =  line_coding -> ux_slave_class_cdc_acm_parameter_stop_bit;
 800fc8c:	7933      	ldrb	r3, [r6, #4]
 800fc8e:	f880 3048 	strb.w	r3, [r0, #72]	; 0x48
            cdc_acm -> ux_slave_class_cdc_acm_parity    =  line_coding -> ux_slave_class_cdc_acm_parameter_parity;
 800fc92:	7973      	ldrb	r3, [r6, #5]
 800fc94:	f880 3049 	strb.w	r3, [r0, #73]	; 0x49
            cdc_acm -> ux_slave_class_cdc_acm_data_bit  =  line_coding -> ux_slave_class_cdc_acm_parameter_data_bit;
 800fc98:	79b3      	ldrb	r3, [r6, #6]
 800fc9a:	f880 304a 	strb.w	r3, [r0, #74]	; 0x4a
}
 800fc9e:	4628      	mov	r0, r5
 800fca0:	bd70      	pop	{r4, r5, r6, pc}
            endpoint =  interface_ptr -> ux_slave_interface_first_endpoint;
 800fca2:	6803      	ldr	r3, [r0, #0]
 800fca4:	2e01      	cmp	r6, #1
 800fca6:	69d8      	ldr	r0, [r3, #28]
            switch( (ULONG) (ALIGN_TYPE) parameter)
 800fca8:	d054      	beq.n	800fd54 <_ux_device_class_cdc_acm_ioctl+0x110>
 800fcaa:	2e02      	cmp	r6, #2
 800fcac:	d150      	bne.n	800fd50 <_ux_device_class_cdc_acm_ioctl+0x10c>
                if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) != UX_ENDPOINT_OUT)
 800fcae:	f990 300e 	ldrsb.w	r3, [r0, #14]
    status = UX_SUCCESS;
 800fcb2:	2500      	movs	r5, #0
                if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) != UX_ENDPOINT_OUT)
 800fcb4:	2b00      	cmp	r3, #0
 800fcb6:	db52      	blt.n	800fd5e <_ux_device_class_cdc_acm_ioctl+0x11a>
            _ux_device_stack_transfer_abort(transfer_request, UX_TRANSFER_STATUS_ABORT);
 800fcb8:	2104      	movs	r1, #4
 800fcba:	3020      	adds	r0, #32
 800fcbc:	f001 fbfa 	bl	80114b4 <_ux_device_stack_transfer_abort>
                cdc_acm -> ux_device_class_cdc_acm_write_state = UX_STATE_RESET;
 800fcc0:	2300      	movs	r3, #0
            if ((ULONG) (ALIGN_TYPE) parameter == UX_SLAVE_CLASS_CDC_ACM_ENDPOINT_XMIT)
 800fcc2:	2e01      	cmp	r6, #1
}
 800fcc4:	4628      	mov	r0, r5
                cdc_acm -> ux_device_class_cdc_acm_write_state = UX_STATE_RESET;
 800fcc6:	bf0c      	ite	eq
 800fcc8:	6423      	streq	r3, [r4, #64]	; 0x40
                cdc_acm -> ux_device_class_cdc_acm_read_state = UX_STATE_RESET;
 800fcca:	6223      	strne	r3, [r4, #32]
}
 800fccc:	bd70      	pop	{r4, r5, r6, pc}
    status = UX_SUCCESS;
 800fcce:	2500      	movs	r5, #0
            cdc_acm -> ux_slave_class_cdc_acm_data_rts_state = line_state -> ux_slave_class_cdc_acm_parameter_rts;
 800fcd0:	7833      	ldrb	r3, [r6, #0]
 800fcd2:	f880 304c 	strb.w	r3, [r0, #76]	; 0x4c
            cdc_acm -> ux_slave_class_cdc_acm_data_dtr_state = line_state -> ux_slave_class_cdc_acm_parameter_dtr;
 800fcd6:	7873      	ldrb	r3, [r6, #1]
 800fcd8:	f880 304b 	strb.w	r3, [r0, #75]	; 0x4b
}
 800fcdc:	4628      	mov	r0, r5
 800fcde:	bd70      	pop	{r4, r5, r6, pc}
            if (cdc_acm -> ux_slave_class_cdc_acm_transmission_status == UX_TRUE)
 800fce0:	6d83      	ldr	r3, [r0, #88]	; 0x58
 800fce2:	2b01      	cmp	r3, #1
 800fce4:	d032      	beq.n	800fd4c <_ux_device_class_cdc_acm_ioctl+0x108>
            cdc_acm -> ux_device_class_cdc_acm_read_callback = callback -> ux_device_class_cdc_acm_parameter_read_callback;
 800fce6:	e9d6 1200 	ldrd	r1, r2, [r6]
            cdc_acm -> ux_slave_class_cdc_acm_transmission_status = UX_TRUE;
 800fcea:	2301      	movs	r3, #1
            return(UX_SUCCESS);
 800fcec:	2500      	movs	r5, #0
            cdc_acm -> ux_device_class_cdc_acm_read_callback = callback -> ux_device_class_cdc_acm_parameter_read_callback;
 800fcee:	e9c0 1214 	strd	r1, r2, [r0, #80]	; 0x50
            cdc_acm -> ux_slave_class_cdc_acm_transmission_status = UX_TRUE;
 800fcf2:	6583      	str	r3, [r0, #88]	; 0x58
            return(UX_SUCCESS);
 800fcf4:	e7c5      	b.n	800fc82 <_ux_device_class_cdc_acm_ioctl+0x3e>
            if (cdc_acm -> ux_slave_class_cdc_acm_transmission_status == UX_TRUE)
 800fcf6:	6d83      	ldr	r3, [r0, #88]	; 0x58
 800fcf8:	2b01      	cmp	r3, #1
 800fcfa:	d127      	bne.n	800fd4c <_ux_device_class_cdc_acm_ioctl+0x108>
                endpoint =  interface_ptr -> ux_slave_interface_first_endpoint;
 800fcfc:	6803      	ldr	r3, [r0, #0]
                _ux_device_stack_transfer_abort(transfer_request, UX_ABORTED);
 800fcfe:	21f9      	movs	r1, #249	; 0xf9
                endpoint =  interface_ptr -> ux_slave_interface_first_endpoint;
 800fd00:	69dd      	ldr	r5, [r3, #28]
                _ux_device_stack_transfer_abort(transfer_request, UX_ABORTED);
 800fd02:	f105 0020 	add.w	r0, r5, #32
 800fd06:	f001 fbd5 	bl	80114b4 <_ux_device_stack_transfer_abort>
                transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 800fd0a:	6968      	ldr	r0, [r5, #20]
                _ux_device_stack_transfer_abort(transfer_request, UX_ABORTED);
 800fd0c:	21f9      	movs	r1, #249	; 0xf9
 800fd0e:	3020      	adds	r0, #32
 800fd10:	f001 fbd0 	bl	80114b4 <_ux_device_stack_transfer_abort>
                cdc_acm -> ux_slave_class_cdc_acm_scheduled_write = UX_FALSE;
 800fd14:	2300      	movs	r3, #0
    status = UX_SUCCESS;
 800fd16:	461d      	mov	r5, r3
                cdc_acm -> ux_slave_class_cdc_acm_transmission_status = UX_FALSE;
 800fd18:	e9c4 3316 	strd	r3, r3, [r4, #88]	; 0x58
            break;                
 800fd1c:	e7b1      	b.n	800fc82 <_ux_device_class_cdc_acm_ioctl+0x3e>
    status = UX_SUCCESS;
 800fd1e:	2500      	movs	r5, #0
            line_coding -> ux_slave_class_cdc_acm_parameter_baudrate = cdc_acm -> ux_slave_class_cdc_acm_baudrate;
 800fd20:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800fd22:	6033      	str	r3, [r6, #0]
            line_coding -> ux_slave_class_cdc_acm_parameter_stop_bit = cdc_acm -> ux_slave_class_cdc_acm_stop_bit;
 800fd24:	f890 3048 	ldrb.w	r3, [r0, #72]	; 0x48
 800fd28:	7133      	strb	r3, [r6, #4]
            line_coding -> ux_slave_class_cdc_acm_parameter_parity   = cdc_acm -> ux_slave_class_cdc_acm_parity;
 800fd2a:	f890 3049 	ldrb.w	r3, [r0, #73]	; 0x49
 800fd2e:	7173      	strb	r3, [r6, #5]
            line_coding -> ux_slave_class_cdc_acm_parameter_data_bit = cdc_acm -> ux_slave_class_cdc_acm_data_bit;
 800fd30:	f890 304a 	ldrb.w	r3, [r0, #74]	; 0x4a
}
 800fd34:	4628      	mov	r0, r5
            line_coding -> ux_slave_class_cdc_acm_parameter_data_bit = cdc_acm -> ux_slave_class_cdc_acm_data_bit;
 800fd36:	71b3      	strb	r3, [r6, #6]
}
 800fd38:	bd70      	pop	{r4, r5, r6, pc}
    status = UX_SUCCESS;
 800fd3a:	2500      	movs	r5, #0
            line_state -> ux_slave_class_cdc_acm_parameter_rts = cdc_acm -> ux_slave_class_cdc_acm_data_rts_state;
 800fd3c:	f890 304c 	ldrb.w	r3, [r0, #76]	; 0x4c
 800fd40:	7033      	strb	r3, [r6, #0]
            line_state -> ux_slave_class_cdc_acm_parameter_dtr = cdc_acm -> ux_slave_class_cdc_acm_data_dtr_state;
 800fd42:	f890 304b 	ldrb.w	r3, [r0, #75]	; 0x4b
}
 800fd46:	4628      	mov	r0, r5
            line_state -> ux_slave_class_cdc_acm_parameter_dtr = cdc_acm -> ux_slave_class_cdc_acm_data_dtr_state;
 800fd48:	7073      	strb	r3, [r6, #1]
}
 800fd4a:	bd70      	pop	{r4, r5, r6, pc}
                status = UX_ERROR;
 800fd4c:	25ff      	movs	r5, #255	; 0xff
 800fd4e:	e798      	b.n	800fc82 <_ux_device_class_cdc_acm_ioctl+0x3e>
 800fd50:	2553      	movs	r5, #83	; 0x53
 800fd52:	e7b1      	b.n	800fcb8 <_ux_device_class_cdc_acm_ioctl+0x74>
                if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) != UX_ENDPOINT_IN)
 800fd54:	f990 300e 	ldrsb.w	r3, [r0, #14]
    status = UX_SUCCESS;
 800fd58:	2500      	movs	r5, #0
                if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) != UX_ENDPOINT_IN)
 800fd5a:	2b00      	cmp	r3, #0
 800fd5c:	dbac      	blt.n	800fcb8 <_ux_device_class_cdc_acm_ioctl+0x74>
                    endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
 800fd5e:	6940      	ldr	r0, [r0, #20]
 800fd60:	e7aa      	b.n	800fcb8 <_ux_device_class_cdc_acm_ioctl+0x74>
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_FUNCTION_NOT_SUPPORTED);
 800fd62:	2254      	movs	r2, #84	; 0x54
 800fd64:	2107      	movs	r1, #7
 800fd66:	2002      	movs	r0, #2
 800fd68:	f001 fc3a 	bl	80115e0 <_ux_system_error_handler>
            status =  UX_FUNCTION_NOT_SUPPORTED;
 800fd6c:	2554      	movs	r5, #84	; 0x54
 800fd6e:	e788      	b.n	800fc82 <_ux_device_class_cdc_acm_ioctl+0x3e>

0800fd70 <_ux_device_class_cdc_acm_tasks_run>:

    /* Get CDC ACM instance.  */
    cdc_acm = (UX_SLAVE_CLASS_CDC_ACM*) instance;

    /* Check if transmission is started.  */
    if (!cdc_acm -> ux_slave_class_cdc_acm_transmission_status)
 800fd70:	6d83      	ldr	r3, [r0, #88]	; 0x58
 800fd72:	2b00      	cmp	r3, #0
 800fd74:	d036      	beq.n	800fde4 <_ux_device_class_cdc_acm_tasks_run+0x74>
        return(status);

    /* Check if device state is good.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
    if (device -> ux_slave_device_state != UX_DEVICE_CONFIGURED)
 800fd76:	4b56      	ldr	r3, [pc, #344]	; (800fed0 <_ux_device_class_cdc_acm_tasks_run+0x160>)
{
 800fd78:	b570      	push	{r4, r5, r6, lr}
    if (device -> ux_slave_device_state != UX_DEVICE_CONFIGURED)
 800fd7a:	681b      	ldr	r3, [r3, #0]
 800fd7c:	4604      	mov	r4, r0
 800fd7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fd80:	2b03      	cmp	r3, #3
 800fd82:	d008      	beq.n	800fd96 <_ux_device_class_cdc_acm_tasks_run+0x26>
    {
        cdc_acm -> ux_slave_class_cdc_acm_transmission_status = UX_FALSE;
 800fd84:	2300      	movs	r3, #0
        cdc_acm -> ux_device_class_cdc_acm_read_state = UX_STATE_RESET;
        cdc_acm -> ux_device_class_cdc_acm_read_status = UX_CONFIGURATION_HANDLE_UNKNOWN;
 800fd86:	2251      	movs	r2, #81	; 0x51
        cdc_acm -> ux_device_class_cdc_acm_write_state = UX_STATE_RESET;
        cdc_acm -> ux_device_class_cdc_acm_write_status = UX_CONFIGURATION_HANDLE_UNKNOWN;
        return(status);
 800fd88:	2002      	movs	r0, #2
        cdc_acm -> ux_device_class_cdc_acm_read_status = UX_CONFIGURATION_HANDLE_UNKNOWN;
 800fd8a:	e9c4 3208 	strd	r3, r2, [r4, #32]
        cdc_acm -> ux_device_class_cdc_acm_write_status = UX_CONFIGURATION_HANDLE_UNKNOWN;
 800fd8e:	e9c4 230f 	strd	r2, r3, [r4, #60]	; 0x3c
        cdc_acm -> ux_slave_class_cdc_acm_transmission_status = UX_FALSE;
 800fd92:	65a3      	str	r3, [r4, #88]	; 0x58
#else
    UX_PARAMETER_NOT_USED(instance);
#endif

    return(status);
}
 800fd94:	bd70      	pop	{r4, r5, r6, pc}

    /* Get the interface to the class.  */
    interface_ptr =  cdc_acm -> ux_slave_class_cdc_acm_interface;

    /* Locate the endpoints.  */
    endpoint =  interface_ptr -> ux_slave_interface_first_endpoint;
 800fd96:	6803      	ldr	r3, [r0, #0]
 800fd98:	69dd      	ldr	r5, [r3, #28]

    /* Check the endpoint direction, if OUT we have the correct endpoint.  */
    if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) != UX_ENDPOINT_OUT)
 800fd9a:	f995 300e 	ldrsb.w	r3, [r5, #14]
 800fd9e:	2b00      	cmp	r3, #0
    return;

#else

    /* Handle state cases.  */
    switch(cdc_acm -> ux_device_class_cdc_acm_read_state)
 800fda0:	6a03      	ldr	r3, [r0, #32]
        endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
 800fda2:	bfb8      	it	lt
 800fda4:	696d      	ldrlt	r5, [r5, #20]
    switch(cdc_acm -> ux_device_class_cdc_acm_read_state)
 800fda6:	b323      	cbz	r3, 800fdf2 <_ux_device_class_cdc_acm_tasks_run+0x82>
 800fda8:	2b22      	cmp	r3, #34	; 0x22
 800fdaa:	d11d      	bne.n	800fde8 <_ux_device_class_cdc_acm_tasks_run+0x78>

        /* Fall through.  */
    case UX_DEVICE_CLASS_CDC_ACM_READ_WAIT:

        /* Run the transfer state machine.  */
        status = _ux_device_stack_transfer_run(transfer_request,
 800fdac:	6982      	ldr	r2, [r0, #24]
 800fdae:	4611      	mov	r1, r2
 800fdb0:	f105 0020 	add.w	r0, r5, #32
 800fdb4:	f001 fbb2 	bl	801151c <_ux_device_stack_transfer_run>
                    cdc_acm -> ux_device_class_cdc_acm_read_transfer_length,
                    cdc_acm -> ux_device_class_cdc_acm_read_transfer_length);

        /* Error case.  */
        if (status <= UX_STATE_NEXT)
 800fdb8:	2804      	cmp	r0, #4
 800fdba:	d954      	bls.n	800fe66 <_ux_device_class_cdc_acm_tasks_run+0xf6>
UINT                        zlp = UX_FALSE;
#endif


    /* If write not started, return.  */
    if (!cdc_acm -> ux_slave_class_cdc_acm_scheduled_write)
 800fdbc:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800fdbe:	2b00      	cmp	r3, #0
 800fdc0:	d03f      	beq.n	800fe42 <_ux_device_class_cdc_acm_tasks_run+0xd2>

    /* We need the interface to the class.  */
    interface_ptr =  cdc_acm -> ux_slave_class_cdc_acm_interface;

    /* Locate the endpoints.  */
    endpoint =  interface_ptr -> ux_slave_interface_first_endpoint;
 800fdc2:	6823      	ldr	r3, [r4, #0]
 800fdc4:	69dd      	ldr	r5, [r3, #28]

    /* Check the endpoint direction, if IN we have the correct endpoint.  */
    if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) != UX_ENDPOINT_IN)
 800fdc6:	f995 300e 	ldrsb.w	r3, [r5, #14]
 800fdca:	2b00      	cmp	r3, #0
        }
        return;
    }
#else
    /* Handle state cases.  */
    switch(cdc_acm -> ux_device_class_cdc_acm_write_state)
 800fdcc:	6c23      	ldr	r3, [r4, #64]	; 0x40
        endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
 800fdce:	bfa8      	it	ge
 800fdd0:	696d      	ldrge	r5, [r5, #20]
    switch(cdc_acm -> ux_device_class_cdc_acm_write_state)
 800fdd2:	2b21      	cmp	r3, #33	; 0x21
 800fdd4:	d05b      	beq.n	800fe8e <_ux_device_class_cdc_acm_tasks_run+0x11e>
 800fdd6:	2b22      	cmp	r3, #34	; 0x22
 800fdd8:	d029      	beq.n	800fe2e <_ux_device_class_cdc_acm_tasks_run+0xbe>
 800fdda:	b18b      	cbz	r3, 800fe00 <_ux_device_class_cdc_acm_tasks_run+0x90>

        /* Keep waiting.  */
        return;

    default: /* Error.  */
        cdc_acm -> ux_device_class_cdc_acm_write_state = UX_STATE_RESET;
 800fddc:	2300      	movs	r3, #0
    return(status);
 800fdde:	2005      	movs	r0, #5
        cdc_acm -> ux_device_class_cdc_acm_write_state = UX_STATE_RESET;
 800fde0:	6423      	str	r3, [r4, #64]	; 0x40
}
 800fde2:	bd70      	pop	{r4, r5, r6, pc}
        return(status);
 800fde4:	2002      	movs	r0, #2
}
 800fde6:	4770      	bx	lr
        cdc_acm -> ux_device_class_cdc_acm_read_status = UX_INVALID_STATE;
 800fde8:	2200      	movs	r2, #0
 800fdea:	23fb      	movs	r3, #251	; 0xfb
 800fdec:	e9c0 2308 	strd	r2, r3, [r0, #32]
        break;
 800fdf0:	e7e4      	b.n	800fdbc <_ux_device_class_cdc_acm_tasks_run+0x4c>
        cdc_acm -> ux_device_class_cdc_acm_read_state = UX_DEVICE_CLASS_CDC_ACM_READ_WAIT;
 800fdf2:	2122      	movs	r1, #34	; 0x22
        max_transfer_length = endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 800fdf4:	8a2a      	ldrh	r2, [r5, #16]
        cdc_acm -> ux_device_class_cdc_acm_read_status = UX_TRANSFER_NO_ANSWER;
 800fdf6:	e9c0 1108 	strd	r1, r1, [r0, #32]
        cdc_acm -> ux_device_class_cdc_acm_read_transfer_length = max_transfer_length;
 800fdfa:	6182      	str	r2, [r0, #24]
        UX_SLAVE_TRANSFER_STATE_RESET(transfer_request);
 800fdfc:	652b      	str	r3, [r5, #80]	; 0x50
 800fdfe:	e7d6      	b.n	800fdae <_ux_device_class_cdc_acm_tasks_run+0x3e>
        cdc_acm -> ux_device_class_cdc_acm_write_state = UX_DEVICE_CLASS_CDC_ACM_WRITE_START;
 800fe00:	2021      	movs	r0, #33	; 0x21
        cdc_acm -> ux_device_class_cdc_acm_write_status = UX_TRANSFER_NO_ANSWER;
 800fe02:	2122      	movs	r1, #34	; 0x22
        cdc_acm -> ux_device_class_cdc_acm_write_actual_length = 0;
 800fe04:	6323      	str	r3, [r4, #48]	; 0x30
        cdc_acm -> ux_device_class_cdc_acm_write_host_length = UX_DEVICE_CLASS_CDC_ACM_WRITE_BUFFER_SIZE;
 800fe06:	f44f 7300 	mov.w	r3, #512	; 0x200
        if (cdc_acm -> ux_device_class_cdc_acm_write_requested_length == 0)
 800fe0a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
        cdc_acm -> ux_device_class_cdc_acm_write_status = UX_TRANSFER_NO_ANSWER;
 800fe0c:	e9c4 100f 	strd	r1, r0, [r4, #60]	; 0x3c
        cdc_acm -> ux_device_class_cdc_acm_write_host_length = UX_DEVICE_CLASS_CDC_ACM_WRITE_BUFFER_SIZE;
 800fe10:	62e3      	str	r3, [r4, #44]	; 0x2c
        if (cdc_acm -> ux_device_class_cdc_acm_write_requested_length == 0)
 800fe12:	2a00      	cmp	r2, #0
 800fe14:	d133      	bne.n	800fe7e <_ux_device_class_cdc_acm_tasks_run+0x10e>
            cdc_acm -> ux_device_class_cdc_acm_write_host_length = UX_DEVICE_CLASS_CDC_ACM_WRITE_BUFFER_SIZE + 1;
 800fe16:	f240 2301 	movw	r3, #513	; 0x201
 800fe1a:	e9c4 230a 	strd	r2, r3, [r4, #40]	; 0x28
        _ux_utility_memory_copy(transfer_request -> ux_slave_transfer_request_data_pointer, 
 800fe1e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800fe20:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 800fe22:	f001 fd8d 	bl	8011940 <_ux_utility_memory_copy>
        cdc_acm -> ux_device_class_cdc_acm_write_state = UX_DEVICE_CLASS_CDC_ACM_WRITE_WAIT;
 800fe26:	2222      	movs	r2, #34	; 0x22
        UX_SLAVE_TRANSFER_STATE_RESET(transfer_request);
 800fe28:	2300      	movs	r3, #0
        cdc_acm -> ux_device_class_cdc_acm_write_state = UX_DEVICE_CLASS_CDC_ACM_WRITE_WAIT;
 800fe2a:	6422      	str	r2, [r4, #64]	; 0x40
        UX_SLAVE_TRANSFER_STATE_RESET(transfer_request);
 800fe2c:	652b      	str	r3, [r5, #80]	; 0x50
        status =  _ux_device_stack_transfer_run(transfer_request,
 800fe2e:	f105 0020 	add.w	r0, r5, #32
 800fe32:	e9d4 120a 	ldrd	r1, r2, [r4, #40]	; 0x28
 800fe36:	f001 fb71 	bl	801151c <_ux_device_stack_transfer_run>
        if (status < UX_STATE_NEXT)
 800fe3a:	2803      	cmp	r0, #3
 800fe3c:	d935      	bls.n	800feaa <_ux_device_class_cdc_acm_tasks_run+0x13a>
        if (status == UX_STATE_NEXT)
 800fe3e:	2804      	cmp	r0, #4
 800fe40:	d001      	beq.n	800fe46 <_ux_device_class_cdc_acm_tasks_run+0xd6>
    return(status);
 800fe42:	2005      	movs	r0, #5
}
 800fe44:	bd70      	pop	{r4, r5, r6, pc}
                    transfer_request -> ux_slave_transfer_request_actual_length;
 800fe46:	6baa      	ldr	r2, [r5, #56]	; 0x38
            cdc_acm -> ux_device_class_cdc_acm_write_actual_length +=
 800fe48:	e9d4 030c 	ldrd	r0, r3, [r4, #48]	; 0x30
                transfer_request -> ux_slave_transfer_request_completion_code;
 800fe4c:	6c69      	ldr	r1, [r5, #68]	; 0x44
            cdc_acm -> ux_device_class_cdc_acm_write_buffer +=
 800fe4e:	4413      	add	r3, r2
            cdc_acm -> ux_device_class_cdc_acm_write_actual_length +=
 800fe50:	4402      	add	r2, r0
            if (cdc_acm -> ux_device_class_cdc_acm_write_requested_length == 0)
 800fe52:	6ba0      	ldr	r0, [r4, #56]	; 0x38
            cdc_acm -> ux_device_class_cdc_acm_write_actual_length +=
 800fe54:	e9c4 230c 	strd	r2, r3, [r4, #48]	; 0x30
            cdc_acm -> ux_device_class_cdc_acm_write_status =
 800fe58:	63e1      	str	r1, [r4, #60]	; 0x3c
            if (cdc_acm -> ux_device_class_cdc_acm_write_requested_length == 0)
 800fe5a:	2800      	cmp	r0, #0
 800fe5c:	d032      	beq.n	800fec4 <_ux_device_class_cdc_acm_tasks_run+0x154>
            cdc_acm -> ux_device_class_cdc_acm_write_state = UX_DEVICE_CLASS_CDC_ACM_WRITE_START;
 800fe5e:	2321      	movs	r3, #33	; 0x21
    return(status);
 800fe60:	2005      	movs	r0, #5
            cdc_acm -> ux_device_class_cdc_acm_write_state = UX_DEVICE_CLASS_CDC_ACM_WRITE_START;
 800fe62:	6423      	str	r3, [r4, #64]	; 0x40
}
 800fe64:	bd70      	pop	{r4, r5, r6, pc}
            cdc_acm -> ux_device_class_cdc_acm_read_state = UX_STATE_RESET;
 800fe66:	2300      	movs	r3, #0
                transfer_request -> ux_slave_transfer_request_completion_code;
 800fe68:	6c69      	ldr	r1, [r5, #68]	; 0x44
            if (cdc_acm -> ux_device_class_cdc_acm_read_callback)
 800fe6a:	6d66      	ldr	r6, [r4, #84]	; 0x54
            cdc_acm -> ux_device_class_cdc_acm_read_state = UX_STATE_RESET;
 800fe6c:	e9c4 3108 	strd	r3, r1, [r4, #32]
            if (cdc_acm -> ux_device_class_cdc_acm_read_callback)
 800fe70:	2e00      	cmp	r6, #0
 800fe72:	d0a3      	beq.n	800fdbc <_ux_device_class_cdc_acm_tasks_run+0x4c>
                cdc_acm -> ux_device_class_cdc_acm_read_callback(cdc_acm,
 800fe74:	4620      	mov	r0, r4
 800fe76:	6bab      	ldr	r3, [r5, #56]	; 0x38
 800fe78:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 800fe7a:	47b0      	blx	r6
 800fe7c:	e79e      	b.n	800fdbc <_ux_device_class_cdc_acm_tasks_run+0x4c>
        if (requested_length > UX_DEVICE_CLASS_CDC_ACM_WRITE_BUFFER_SIZE)
 800fe7e:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 800fe82:	d9c8      	bls.n	800fe16 <_ux_device_class_cdc_acm_tasks_run+0xa6>
            cdc_acm -> ux_device_class_cdc_acm_write_transfer_length =
 800fe84:	f44f 7300 	mov.w	r3, #512	; 0x200
 800fe88:	461a      	mov	r2, r3
 800fe8a:	62a3      	str	r3, [r4, #40]	; 0x28
 800fe8c:	e7c7      	b.n	800fe1e <_ux_device_class_cdc_acm_tasks_run+0xae>
        requested_length = cdc_acm -> ux_device_class_cdc_acm_write_requested_length -
 800fe8e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800fe90:	6b23      	ldr	r3, [r4, #48]	; 0x30
        if (requested_length == 0 && !zlp)
 800fe92:	1ad2      	subs	r2, r2, r3
 800fe94:	d1f3      	bne.n	800fe7e <_ux_device_class_cdc_acm_tasks_run+0x10e>
            if (cdc_acm -> ux_device_class_cdc_acm_write_callback)
 800fe96:	6d23      	ldr	r3, [r4, #80]	; 0x50
            cdc_acm -> ux_device_class_cdc_acm_write_status = UX_SUCCESS;
 800fe98:	e9c4 220f 	strd	r2, r2, [r4, #60]	; 0x3c
            cdc_acm -> ux_slave_class_cdc_acm_scheduled_write = UX_FALSE;
 800fe9c:	65e2      	str	r2, [r4, #92]	; 0x5c
            if (cdc_acm -> ux_device_class_cdc_acm_write_callback)
 800fe9e:	2b00      	cmp	r3, #0
 800fea0:	d0cf      	beq.n	800fe42 <_ux_device_class_cdc_acm_tasks_run+0xd2>
                cdc_acm -> ux_device_class_cdc_acm_write_callback(cdc_acm,
 800fea2:	4611      	mov	r1, r2
 800fea4:	4620      	mov	r0, r4
 800fea6:	4798      	blx	r3
 800fea8:	e7cb      	b.n	800fe42 <_ux_device_class_cdc_acm_tasks_run+0xd2>
            cdc_acm -> ux_device_class_cdc_acm_write_state = UX_STATE_RESET;
 800feaa:	2300      	movs	r3, #0
                transfer_request -> ux_slave_transfer_request_completion_code;
 800feac:	6c69      	ldr	r1, [r5, #68]	; 0x44
            if (cdc_acm -> ux_device_class_cdc_acm_write_callback)
 800feae:	6d25      	ldr	r5, [r4, #80]	; 0x50
            cdc_acm -> ux_device_class_cdc_acm_write_state = UX_STATE_RESET;
 800feb0:	e9c4 130f 	strd	r1, r3, [r4, #60]	; 0x3c
            cdc_acm -> ux_slave_class_cdc_acm_scheduled_write = UX_FALSE;
 800feb4:	65e3      	str	r3, [r4, #92]	; 0x5c
            if (cdc_acm -> ux_device_class_cdc_acm_write_callback)
 800feb6:	2d00      	cmp	r5, #0
 800feb8:	d0c3      	beq.n	800fe42 <_ux_device_class_cdc_acm_tasks_run+0xd2>
                cdc_acm -> ux_device_class_cdc_acm_write_callback(cdc_acm,
 800feba:	4620      	mov	r0, r4
 800febc:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800febe:	47a8      	blx	r5
    return(status);
 800fec0:	2005      	movs	r0, #5
}
 800fec2:	bd70      	pop	{r4, r5, r6, pc}
                if (cdc_acm -> ux_device_class_cdc_acm_write_callback)
 800fec4:	6d23      	ldr	r3, [r4, #80]	; 0x50
                cdc_acm -> ux_device_class_cdc_acm_write_state = UX_STATE_RESET;
 800fec6:	6420      	str	r0, [r4, #64]	; 0x40
                cdc_acm -> ux_slave_class_cdc_acm_scheduled_write = UX_FALSE;
 800fec8:	65e0      	str	r0, [r4, #92]	; 0x5c
                if (cdc_acm -> ux_device_class_cdc_acm_write_callback)
 800feca:	2b00      	cmp	r3, #0
 800fecc:	d1ea      	bne.n	800fea4 <_ux_device_class_cdc_acm_tasks_run+0x134>
 800fece:	e7b8      	b.n	800fe42 <_ux_device_class_cdc_acm_tasks_run+0xd2>
 800fed0:	2000b408 	.word	0x2000b408

0800fed4 <_ux_device_class_cdc_acm_uninitialize>:
/*                                            endpoint buffer in classes, */
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_cdc_acm_uninitialize(UX_SLAVE_CLASS_COMMAND *command)
{
 800fed4:	b508      	push	{r3, lr}

    /* Get the class container.  */
    class_ptr =  command -> ux_slave_class_command_class_ptr;

    /* Get the class instance in the container.  */
    cdc_acm = (UX_SLAVE_CLASS_CDC_ACM *) class_ptr -> ux_slave_class_instance;
 800fed6:	6a03      	ldr	r3, [r0, #32]
 800fed8:	6c98      	ldr	r0, [r3, #72]	; 0x48

    /* Sanity check.  */
    if (cdc_acm != UX_NULL)
 800feda:	b108      	cbz	r0, 800fee0 <_ux_device_class_cdc_acm_uninitialize+0xc>
        /* Free the buffer for bulk endpoints.  */
        _ux_utility_memory_free(cdc_acm -> ux_device_class_cdc_acm_endpoint_buffer);
#endif

        /* Free the resources.  */
        _ux_utility_memory_free(cdc_acm);
 800fedc:	f001 fd3a 	bl	8011954 <_ux_utility_memory_free>

    }
            
    /* Return completion status.  */
    return(UX_SUCCESS);
}
 800fee0:	2000      	movs	r0, #0
 800fee2:	bd08      	pop	{r3, pc}

0800fee4 <_ux_device_class_cdc_acm_write_with_callback>:

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;

    /* As long as the device is in the CONFIGURED state.  */
    if (device -> ux_slave_device_state != UX_DEVICE_CONFIGURED)
 800fee4:	4b0d      	ldr	r3, [pc, #52]	; (800ff1c <_ux_device_class_cdc_acm_write_with_callback+0x38>)
{
 800fee6:	b510      	push	{r4, lr}
    if (device -> ux_slave_device_state != UX_DEVICE_CONFIGURED)
 800fee8:	681b      	ldr	r3, [r3, #0]
 800feea:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 800feec:	2c03      	cmp	r4, #3
 800feee:	d10d      	bne.n	800ff0c <_ux_device_class_cdc_acm_write_with_callback+0x28>
        /* Cannot proceed with command, the interface is down.  */
        return(UX_CONFIGURATION_HANDLE_UNKNOWN);
    }

    /* Are we already in transmission mode ?  */
    if (cdc_acm -> ux_slave_class_cdc_acm_transmission_status != UX_TRUE)
 800fef0:	6d84      	ldr	r4, [r0, #88]	; 0x58
 800fef2:	4603      	mov	r3, r0
 800fef4:	2c01      	cmp	r4, #1
 800fef6:	d107      	bne.n	800ff08 <_ux_device_class_cdc_acm_write_with_callback+0x24>
        return(UX_ERROR);

    }

    /* Have we already scheduled a buffer ?   */
    if (cdc_acm -> ux_slave_class_cdc_acm_scheduled_write == UX_TRUE)
 800fef8:	6dc0      	ldr	r0, [r0, #92]	; 0x5c
 800fefa:	2801      	cmp	r0, #1
 800fefc:	d004      	beq.n	800ff08 <_ux_device_class_cdc_acm_write_with_callback+0x24>
    /* Invoke the bulkin thread by sending a flag .  */
    status = _ux_device_event_flags_set(&cdc_acm -> ux_slave_class_cdc_acm_event_flags_group, UX_DEVICE_CLASS_CDC_ACM_WRITE_EVENT, UX_OR);
#endif

    /* Simply return the last function result.  When we leave this function, the deferred writing has been scheduled. */
    return(status);
 800fefe:	2000      	movs	r0, #0
    cdc_acm -> ux_device_class_cdc_acm_write_buffer = buffer;
 800ff00:	e9c3 120d 	strd	r1, r2, [r3, #52]	; 0x34
    cdc_acm -> ux_slave_class_cdc_acm_scheduled_write = UX_TRUE;
 800ff04:	65dc      	str	r4, [r3, #92]	; 0x5c
#endif
}
 800ff06:	bd10      	pop	{r4, pc}
        return(UX_ERROR);
 800ff08:	20ff      	movs	r0, #255	; 0xff
}
 800ff0a:	bd10      	pop	{r4, pc}
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_CONFIGURATION_HANDLE_UNKNOWN);
 800ff0c:	2251      	movs	r2, #81	; 0x51
 800ff0e:	2107      	movs	r1, #7
 800ff10:	2002      	movs	r0, #2
 800ff12:	f001 fb65 	bl	80115e0 <_ux_system_error_handler>
 800ff16:	2051      	movs	r0, #81	; 0x51
}
 800ff18:	bd10      	pop	{r4, pc}
 800ff1a:	bf00      	nop
 800ff1c:	2000b408 	.word	0x2000b408

0800ff20 <USBD_FrameWork_AssignEp>:
                                     uint8_t Add, uint8_t Type, uint32_t Sze)
{
  uint32_t idx = 0U;

  /* Find the first available endpoint slot */
  while (((idx < (pdev->tclasslist[pdev->classId]).NumEps) && \
 800ff20:	f04f 0c5c 	mov.w	ip, #92	; 0x5c
{
 800ff24:	b570      	push	{r4, r5, r6, lr}
  while (((idx < (pdev->tclasslist[pdev->classId]).NumEps) && \
 800ff26:	6846      	ldr	r6, [r0, #4]
 800ff28:	fb0c 0c06 	mla	ip, ip, r6, r0
 800ff2c:	f8dc 501c 	ldr.w	r5, [ip, #28]
 800ff30:	b16d      	cbz	r5, 800ff4e <USBD_FrameWork_AssignEp+0x2e>
  uint32_t idx = 0U;
 800ff32:	f04f 0e00 	mov.w	lr, #0
 800ff36:	e003      	b.n	800ff40 <USBD_FrameWork_AssignEp+0x20>
          ((pdev->tclasslist[pdev->classId].Eps[idx].is_used) != 0U)))
  {
    /* Increment the index */
    idx++;
 800ff38:	f10e 0e01 	add.w	lr, lr, #1
  while (((idx < (pdev->tclasslist[pdev->classId]).NumEps) && \
 800ff3c:	45ae      	cmp	lr, r5
 800ff3e:	d006      	beq.n	800ff4e <USBD_FrameWork_AssignEp+0x2e>
 800ff40:	f89c 4028 	ldrb.w	r4, [ip, #40]	; 0x28
 800ff44:	f10c 0c06 	add.w	ip, ip, #6
 800ff48:	2c00      	cmp	r4, #0
 800ff4a:	d1f5      	bne.n	800ff38 <USBD_FrameWork_AssignEp+0x18>
 800ff4c:	4675      	mov	r5, lr
  }

  /* Configure the endpoint */
  pdev->tclasslist[pdev->classId].Eps[idx].add = Add;
 800ff4e:	245c      	movs	r4, #92	; 0x5c
 800ff50:	fb04 f606 	mul.w	r6, r4, r6
 800ff54:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ff58:	eb06 0545 	add.w	r5, r6, r5, lsl #1
 800ff5c:	4405      	add	r5, r0
  pdev->tclasslist[pdev->classId].Eps[idx].type = Type;
  pdev->tclasslist[pdev->classId].Eps[idx].size = (uint16_t) Sze;
  pdev->tclasslist[pdev->classId].Eps[idx].is_used = 1U;
 800ff5e:	2001      	movs	r0, #1
  pdev->tclasslist[pdev->classId].Eps[idx].add = Add;
 800ff60:	f885 1024 	strb.w	r1, [r5, #36]	; 0x24
  pdev->tclasslist[pdev->classId].Eps[idx].type = Type;
 800ff64:	f885 2025 	strb.w	r2, [r5, #37]	; 0x25
  pdev->tclasslist[pdev->classId].Eps[idx].is_used = 1U;
 800ff68:	f885 0028 	strb.w	r0, [r5, #40]	; 0x28
  pdev->tclasslist[pdev->classId].Eps[idx].size = (uint16_t) Sze;
 800ff6c:	84eb      	strh	r3, [r5, #38]	; 0x26
}
 800ff6e:	bd70      	pop	{r4, r5, r6, pc}

0800ff70 <USBD_Device_Framework_Builder.constprop.0.isra.0>:
static uint8_t *USBD_Device_Framework_Builder(USBD_DevClassHandleTypeDef *pdev,
 800ff70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  pDevDesc->bDescriptorType = UX_DEVICE_DESCRIPTOR_ITEM;
 800ff74:	2601      	movs	r6, #1
  pdev->CurrConfDescSz = 0U;
 800ff76:	2300      	movs	r3, #0
  pDevDesc->bcdUSB = USB_BCDUSB;
 800ff78:	2502      	movs	r5, #2
  pDevDesc->bLength = (uint8_t)sizeof(USBD_DeviceDescTypedef);
 800ff7a:	f04f 0c12 	mov.w	ip, #18
  pDevDesc->bMaxPacketSize = USBD_MAX_EP0_SIZE;
 800ff7e:	2740      	movs	r7, #64	; 0x40
  pDevDesc->idVendor = USBD_VID;
 800ff80:	f06f 0b7c 	mvn.w	fp, #124	; 0x7c
 800ff84:	f04f 0a04 	mov.w	sl, #4
  pDevDesc->idProduct = USBD_PID;
 800ff88:	f04f 0957 	mov.w	r9, #87	; 0x57
  pDevDesc->iSerialNumber = USBD_IDX_SERIAL_STR;
 800ff8c:	f04f 0803 	mov.w	r8, #3
  pDevDesc = (USBD_DeviceDescTypedef *)pDevFrameWorkDesc;
 800ff90:	f8df e3a8 	ldr.w	lr, [pc, #936]	; 801033c <USBD_Device_Framework_Builder.constprop.0.isra.0+0x3cc>
static uint8_t *USBD_Device_Framework_Builder(USBD_DevClassHandleTypeDef *pdev,
 800ff94:	b08b      	sub	sp, #44	; 0x2c
  if (Speed == USBD_HIGH_SPEED)
 800ff96:	42b2      	cmp	r2, r6
  pdev->CurrConfDescSz = 0U;
 800ff98:	f8c0 3124 	str.w	r3, [r0, #292]	; 0x124
static uint8_t *USBD_Device_Framework_Builder(USBD_DevClassHandleTypeDef *pdev,
 800ff9c:	460c      	mov	r4, r1
  pDevDesc->idVendor = USBD_VID;
 800ff9e:	f881 b008 	strb.w	fp, [r1, #8]
 800ffa2:	f881 a009 	strb.w	sl, [r1, #9]
  pDevDesc->idProduct = USBD_PID;
 800ffa6:	f881 900b 	strb.w	r9, [r1, #11]
  pDevDesc->iSerialNumber = USBD_IDX_SERIAL_STR;
 800ffaa:	f881 8010 	strb.w	r8, [r1, #16]
  pDevDesc->bLength = (uint8_t)sizeof(USBD_DeviceDescTypedef);
 800ffae:	f881 c000 	strb.w	ip, [r1]
  pDevDesc->bDescriptorType = UX_DEVICE_DESCRIPTOR_ITEM;
 800ffb2:	704e      	strb	r6, [r1, #1]
  pDevDesc->bcdUSB = USB_BCDUSB;
 800ffb4:	708b      	strb	r3, [r1, #2]
 800ffb6:	70cd      	strb	r5, [r1, #3]
  pDevDesc->bDeviceClass = 0x00;
 800ffb8:	710b      	strb	r3, [r1, #4]
  pDevDesc->bDeviceSubClass = 0x00;
 800ffba:	714b      	strb	r3, [r1, #5]
  pDevDesc->bDeviceProtocol = 0x00;
 800ffbc:	718b      	strb	r3, [r1, #6]
  pDevDesc->bMaxPacketSize = USBD_MAX_EP0_SIZE;
 800ffbe:	71cf      	strb	r7, [r1, #7]
  pDevDesc->idProduct = USBD_PID;
 800ffc0:	728f      	strb	r7, [r1, #10]
  pDevDesc->bcdDevice = 0x0200;
 800ffc2:	730b      	strb	r3, [r1, #12]
 800ffc4:	734d      	strb	r5, [r1, #13]
  pDevDesc->iManufacturer = USBD_IDX_MFC_STR;
 800ffc6:	738e      	strb	r6, [r1, #14]
  pDevDesc->bNumConfigurations = USBD_MAX_NUM_CONFIGURATION;
 800ffc8:	744e      	strb	r6, [r1, #17]
  pDevDesc->iProduct = USBD_IDX_PRODUCT_STR;
 800ffca:	73cd      	strb	r5, [r1, #15]
static uint8_t *USBD_Device_Framework_Builder(USBD_DevClassHandleTypeDef *pdev,
 800ffcc:	9201      	str	r2, [sp, #4]
  pdev->CurrDevDescSz += (uint32_t)sizeof(USBD_DeviceDescTypedef);
 800ffce:	f8c0 c120 	str.w	ip, [r0, #288]	; 0x120
  pDevDesc = (USBD_DeviceDescTypedef *)pDevFrameWorkDesc;
 800ffd2:	f8ce 1000 	str.w	r1, [lr]
  if (Speed == USBD_HIGH_SPEED)
 800ffd6:	d10f      	bne.n	800fff8 <USBD_Device_Framework_Builder.constprop.0.isra.0+0x88>
    pDevQualDesc->bcdDevice = 0x0200;
 800ffd8:	750b      	strb	r3, [r1, #20]
    pDevQualDesc->Class = 0x00;
 800ffda:	758b      	strb	r3, [r1, #22]
    pDevQualDesc->SubClass = 0x00;
 800ffdc:	75cb      	strb	r3, [r1, #23]
    pDevQualDesc->Protocol = 0x00;
 800ffde:	760b      	strb	r3, [r1, #24]
    pDevQualDesc->bcdDevice = 0x0200;
 800ffe0:	754d      	strb	r5, [r1, #21]
    pDevQualDesc->bMaxPacketSize = 0x40;
 800ffe2:	764f      	strb	r7, [r1, #25]
    pDevQualDesc->bNumConfigurations = 0x01;
 800ffe4:	9901      	ldr	r1, [sp, #4]
    pDevQualDesc->bReserved = 0x00;
 800ffe6:	76e3      	strb	r3, [r4, #27]
    pDevQualDesc->bNumConfigurations = 0x01;
 800ffe8:	76a1      	strb	r1, [r4, #26]
    pdev->CurrDevDescSz += (uint32_t)sizeof(USBD_DevQualiDescTypedef);
 800ffea:	221c      	movs	r2, #28
    pDevQualDesc->bLength = (uint8_t)sizeof(USBD_DevQualiDescTypedef);
 800ffec:	230a      	movs	r3, #10
    pDevQualDesc->bDescriptorType = UX_DEVICE_QUALIFIER_DESCRIPTOR_ITEM;
 800ffee:	2106      	movs	r1, #6
    pDevQualDesc->bLength = (uint8_t)sizeof(USBD_DevQualiDescTypedef);
 800fff0:	74a3      	strb	r3, [r4, #18]
    pDevQualDesc->bDescriptorType = UX_DEVICE_QUALIFIER_DESCRIPTOR_ITEM;
 800fff2:	74e1      	strb	r1, [r4, #19]
    pdev->CurrDevDescSz += (uint32_t)sizeof(USBD_DevQualiDescTypedef);
 800fff4:	f8c0 2120 	str.w	r2, [r0, #288]	; 0x120
 800fff8:	4ecf      	ldr	r6, [pc, #828]	; (8010338 <USBD_Device_Framework_Builder.constprop.0.isra.0+0x3c8>)
      (pdev->tclasslist[pdev->classId].Active == 0U))
 800fffa:	f04f 095c 	mov.w	r9, #92	; 0x5c
 800fffe:	4637      	mov	r7, r6
      pdev->tclasslist[pdev->classId].NumIf = 2U;
 8010000:	f04f 0a02 	mov.w	sl, #2
        (pdev->NumClasses < USBD_MAX_SUPPORTED_CLASS) &&
 8010004:	6882      	ldr	r2, [r0, #8]
 8010006:	f106 0803 	add.w	r8, r6, #3
    if ((pdev->classId < USBD_MAX_SUPPORTED_CLASS) &&
 801000a:	6843      	ldr	r3, [r0, #4]
 801000c:	2b02      	cmp	r3, #2
 801000e:	d806      	bhi.n	801001e <USBD_Device_Framework_Builder.constprop.0.isra.0+0xae>
 8010010:	2a02      	cmp	r2, #2
 8010012:	d804      	bhi.n	801001e <USBD_Device_Framework_Builder.constprop.0.isra.0+0xae>
        (UserClassInstance[Idx_Instance] != CLASS_TYPE_NONE))
 8010014:	f897 e000 	ldrb.w	lr, [r7]
        (pdev->NumClasses < USBD_MAX_SUPPORTED_CLASS) &&
 8010018:	f1be 0f00 	cmp.w	lr, #0
 801001c:	d117      	bne.n	801004e <USBD_Device_Framework_Builder.constprop.0.isra.0+0xde>
  while (Idx_Instance < USBD_MAX_SUPPORTED_CLASS)
 801001e:	3701      	adds	r7, #1
 8010020:	4547      	cmp	r7, r8
 8010022:	d1f2      	bne.n	801000a <USBD_Device_Framework_Builder.constprop.0.isra.0+0x9a>
  if (pdev->NumClasses > 1)
 8010024:	2a01      	cmp	r2, #1
 8010026:	d908      	bls.n	801003a <USBD_Device_Framework_Builder.constprop.0.isra.0+0xca>
    pDevDesc->bDeviceClass = 0xEF;
 8010028:	21ef      	movs	r1, #239	; 0xef
    pDevDesc->bDeviceSubClass = 0x02;
 801002a:	2202      	movs	r2, #2
    pDevDesc->bDeviceProtocol = 0x01;
 801002c:	2301      	movs	r3, #1
    pDevDesc->bDeviceClass = 0xEF;
 801002e:	7121      	strb	r1, [r4, #4]
    pDevDesc->bDeviceSubClass = 0x02;
 8010030:	7162      	strb	r2, [r4, #5]
    pDevDesc->bDeviceProtocol = 0x01;
 8010032:	71a3      	strb	r3, [r4, #6]
}
 8010034:	b00b      	add	sp, #44	; 0x2c
 8010036:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (UserClassInstance[0] == CLASS_TYPE_CDC_ACM)
 801003a:	7833      	ldrb	r3, [r6, #0]
 801003c:	2b02      	cmp	r3, #2
 801003e:	d1f9      	bne.n	8010034 <USBD_Device_Framework_Builder.constprop.0.isra.0+0xc4>
      pDevDesc->bDeviceProtocol = 0x00;
 8010040:	2200      	movs	r2, #0
      pDevDesc->bDeviceClass = 0x02;
 8010042:	7123      	strb	r3, [r4, #4]
      pDevDesc->bDeviceSubClass = 0x02;
 8010044:	7163      	strb	r3, [r4, #5]
      pDevDesc->bDeviceProtocol = 0x00;
 8010046:	71a2      	strb	r2, [r4, #6]
}
 8010048:	b00b      	add	sp, #44	; 0x2c
 801004a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      (pdev->tclasslist[pdev->classId].Active == 0U))
 801004e:	fb09 0c03 	mla	ip, r9, r3, r0
  if ((pdev->classId < USBD_MAX_SUPPORTED_CLASS) &&
 8010052:	f8dc 1018 	ldr.w	r1, [ip, #24]
 8010056:	b121      	cbz	r1, 8010062 <USBD_Device_Framework_Builder.constprop.0.isra.0+0xf2>
      pdev->classId ++;
 8010058:	3301      	adds	r3, #1
      pdev->NumClasses ++;
 801005a:	3201      	adds	r2, #1
      pdev->classId ++;
 801005c:	6043      	str	r3, [r0, #4]
      pdev->NumClasses ++;
 801005e:	6082      	str	r2, [r0, #8]
 8010060:	e7dd      	b.n	801001e <USBD_Device_Framework_Builder.constprop.0.isra.0+0xae>
    pdev->tclasslist[pdev->classId].Active = 1U;
 8010062:	2501      	movs	r5, #1
      (void)USBD_FrameWork_AddClass(pdev,
 8010064:	f8d0 1120 	ldr.w	r1, [r0, #288]	; 0x120
    pdev->tclasslist[pdev->classId].Active = 1U;
 8010068:	f8cc 5018 	str.w	r5, [ip, #24]
  pdev->Speed = Speed;
 801006c:	9d01      	ldr	r5, [sp, #4]
    pdev->tclasslist[pdev->classId].ClassId = pdev->classId;
 801006e:	f8cc 3010 	str.w	r3, [ip, #16]
    pdev->tclasslist[pdev->classId].ClassType = class;
 8010072:	f88c e00c 	strb.w	lr, [ip, #12]
  pdev->Speed = Speed;
 8010076:	7005      	strb	r5, [r0, #0]
      (void)USBD_FrameWork_AddClass(pdev,
 8010078:	1865      	adds	r5, r4, r1
 801007a:	9502      	str	r5, [sp, #8]
  if (pdev->classId == 0U)
 801007c:	2b00      	cmp	r3, #0
 801007e:	f000 8135 	beq.w	80102ec <USBD_Device_Framework_Builder.constprop.0.isra.0+0x37c>
  switch (pdev->tclasslist[pdev->classId].ClassType)
 8010082:	f1be 0f02 	cmp.w	lr, #2
 8010086:	d1e7      	bne.n	8010058 <USBD_Device_Framework_Builder.constprop.0.isra.0+0xe8>
  for (uint32_t i = 0U; i < pdev->NumClasses; i++)
 8010088:	2a00      	cmp	r2, #0
 801008a:	f000 8152 	beq.w	8010332 <USBD_Device_Framework_Builder.constprop.0.isra.0+0x3c2>
 801008e:	2a02      	cmp	r2, #2
    for (uint32_t j = 0U; j < pdev->tclasslist[i].NumIf; j++)
 8010090:	6a01      	ldr	r1, [r0, #32]
  for (uint32_t i = 0U; i < pdev->NumClasses; i++)
 8010092:	d101      	bne.n	8010098 <USBD_Device_Framework_Builder.constprop.0.isra.0+0x128>
      idx++;
 8010094:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
 8010096:	4411      	add	r1, r2
  return (uint8_t)idx;
 8010098:	b2ca      	uxtb	r2, r1
      pdev->tclasslist[pdev->classId].Ifs[1] = (uint8_t)(interface + 1U);
 801009a:	1c51      	adds	r1, r2, #1
 801009c:	b2c9      	uxtb	r1, r1
      pdev->tclasslist[pdev->classId].NumEps = 3U;  /* EP_IN, EP_OUT, CMD_EP */
 801009e:	2503      	movs	r5, #3
      pdev->tclasslist[pdev->classId].NumIf = 2U;
 80100a0:	fb09 0303 	mla	r3, r9, r3, r0
      pdev->tclasslist[pdev->classId].Ifs[0] = interface;
 80100a4:	f883 205a 	strb.w	r2, [r3, #90]	; 0x5a
      pdev->tclasslist[pdev->classId].Ifs[1] = (uint8_t)(interface + 1U);
 80100a8:	f883 105b 	strb.w	r1, [r3, #91]	; 0x5b
      pdev->tclasslist[pdev->classId].NumIf = 2U;
 80100ac:	f8c3 a020 	str.w	sl, [r3, #32]
      pdev->tclasslist[pdev->classId].NumEps = 3U;  /* EP_IN, EP_OUT, CMD_EP */
 80100b0:	61dd      	str	r5, [r3, #28]
      if (Speed == USBD_HIGH_SPEED)
 80100b2:	9b01      	ldr	r3, [sp, #4]
 80100b4:	2b01      	cmp	r3, #1
 80100b6:	f000 8132 	beq.w	801031e <USBD_Device_Framework_Builder.constprop.0.isra.0+0x3ae>
        USBD_FrameWork_AssignEp(pdev, USBD_CDCACM_EPOUT_ADDR,
 80100ba:	2101      	movs	r1, #1
 80100bc:	2340      	movs	r3, #64	; 0x40
 80100be:	2202      	movs	r2, #2
 80100c0:	9003      	str	r0, [sp, #12]
 80100c2:	f7ff ff2d 	bl	800ff20 <USBD_FrameWork_AssignEp>
        USBD_FrameWork_AssignEp(pdev, USBD_CDCACM_EPIN_ADDR,
 80100c6:	2182      	movs	r1, #130	; 0x82
 80100c8:	9803      	ldr	r0, [sp, #12]
 80100ca:	f7ff ff29 	bl	800ff20 <USBD_FrameWork_AssignEp>
        USBD_FrameWork_AssignEp(pdev, USBD_CDCACM_EPINCMD_ADDR,
 80100ce:	462a      	mov	r2, r5
 80100d0:	2308      	movs	r3, #8
 80100d2:	2181      	movs	r1, #129	; 0x81
 80100d4:	9803      	ldr	r0, [sp, #12]
 80100d6:	f7ff ff23 	bl	800ff20 <USBD_FrameWork_AssignEp>
  static USBD_IadDescTypedef              *pIadDesc;
#endif /* USBD_COMPOSITE_USE_IAD == 1 */

#if USBD_COMPOSITE_USE_IAD == 1
  pIadDesc = ((USBD_IadDescTypedef *)(pConf + *Sze));
  pIadDesc->bLength = (uint8_t)sizeof(USBD_IadDescTypedef);
 80100da:	2208      	movs	r2, #8
  pIadDesc->bDescriptorType = USB_DESC_TYPE_IAD; /* IAD descriptor */
 80100dc:	230b      	movs	r3, #11
        USBD_FrameWork_AssignEp(pdev, USBD_CDCACM_EPINCMD_ADDR,
 80100de:	9803      	ldr	r0, [sp, #12]
  pIadDesc->bLength = (uint8_t)sizeof(USBD_IadDescTypedef);
 80100e0:	9902      	ldr	r1, [sp, #8]
  pIadDesc = ((USBD_IadDescTypedef *)(pConf + *Sze));
 80100e2:	f8d0 c124 	ldr.w	ip, [r0, #292]	; 0x124
  pIadDesc->bFirstInterface = pdev->tclasslist[pdev->classId].Ifs[0];
  pIadDesc->bInterfaceCount = 2U;    /* 2 interfaces */
  pIadDesc->bFunctionClass = 0x02U;
  pIadDesc->bFunctionSubClass = 0x02U;
  pIadDesc->bFunctionProtocol = 0x01U;
  pIadDesc->iFunction = 0; /* String Index */
 80100e6:	f04f 0e00 	mov.w	lr, #0
  pIadDesc->bLength = (uint8_t)sizeof(USBD_IadDescTypedef);
 80100ea:	f801 200c 	strb.w	r2, [r1, ip]
  pIadDesc = ((USBD_IadDescTypedef *)(pConf + *Sze));
 80100ee:	460a      	mov	r2, r1
 80100f0:	eb01 050c 	add.w	r5, r1, ip
  pIadDesc->bDescriptorType = USB_DESC_TYPE_IAD; /* IAD descriptor */
 80100f4:	706b      	strb	r3, [r5, #1]
  pIadDesc->bFirstInterface = pdev->tclasslist[pdev->classId].Ifs[0];
 80100f6:	6843      	ldr	r3, [r0, #4]
  *Sze += (uint32_t)sizeof(USBD_IadDescTypedef);
 80100f8:	f10c 0108 	add.w	r1, ip, #8
  pIadDesc->bFirstInterface = pdev->tclasslist[pdev->classId].Ifs[0];
 80100fc:	fb09 0b03 	mla	fp, r9, r3, r0
  *Sze += (uint32_t)sizeof(USBD_IadDescTypedef);
 8010100:	9105      	str	r1, [sp, #20]
#endif /* USBD_COMPOSITE_USE_IAD == 1 */

  /* Control Interface Descriptor */
  __USBD_FRAMEWORK_SET_IF(pdev->tclasslist[pdev->classId].Ifs[0], 0U, 1U, 0x02,
 8010102:	f10c 0111 	add.w	r1, ip, #17
 8010106:	9106      	str	r1, [sp, #24]
 8010108:	9905      	ldr	r1, [sp, #20]
  pIadDesc->bFirstInterface = pdev->tclasslist[pdev->classId].Ifs[0];
 801010a:	f8cd b00c 	str.w	fp, [sp, #12]
  __USBD_FRAMEWORK_SET_IF(pdev->tclasslist[pdev->classId].Ifs[0], 0U, 1U, 0x02,
 801010e:	188a      	adds	r2, r1, r2
  pIadDesc->bFirstInterface = pdev->tclasslist[pdev->classId].Ifs[0];
 8010110:	9903      	ldr	r1, [sp, #12]
  /* Header Functional Descriptor*/
  pHeadDesc->bLength = 0x05U;
  pHeadDesc->bDescriptorType = 0x24U;
  pHeadDesc->bDescriptorSubtype = 0x00U;
  pHeadDesc->bcdCDC = 0x0110;
  *Sze += (uint32_t)sizeof(USBD_CDCHeaderFuncDescTypedef);
 8010112:	f10c 0b16 	add.w	fp, ip, #22
 8010116:	f8cd b01c 	str.w	fp, [sp, #28]
  pIadDesc->bFirstInterface = pdev->tclasslist[pdev->classId].Ifs[0];
 801011a:	f891 b05a 	ldrb.w	fp, [r1, #90]	; 0x5a
  pIadDesc->bInterfaceCount = 2U;    /* 2 interfaces */
 801011e:	f885 a003 	strb.w	sl, [r5, #3]
  pIadDesc->bFirstInterface = pdev->tclasslist[pdev->classId].Ifs[0];
 8010122:	f885 b002 	strb.w	fp, [r5, #2]
 8010126:	f8cd b010 	str.w	fp, [sp, #16]
  pIadDesc->bFunctionProtocol = 0x01U;
 801012a:	f04f 0b01 	mov.w	fp, #1
 801012e:	f885 b006 	strb.w	fp, [r5, #6]
  __USBD_FRAMEWORK_SET_IF(pdev->tclasslist[pdev->classId].Ifs[0], 0U, 1U, 0x02,
 8010132:	f04f 0b09 	mov.w	fp, #9
  pIadDesc->bFunctionClass = 0x02U;
 8010136:	f885 a004 	strb.w	sl, [r5, #4]
  pIadDesc->bFunctionSubClass = 0x02U;
 801013a:	f885 a005 	strb.w	sl, [r5, #5]
  pIadDesc->iFunction = 0; /* String Index */
 801013e:	f885 e007 	strb.w	lr, [r5, #7]
  __USBD_FRAMEWORK_SET_IF(pdev->tclasslist[pdev->classId].Ifs[0], 0U, 1U, 0x02,
 8010142:	9905      	ldr	r1, [sp, #20]
 8010144:	9d02      	ldr	r5, [sp, #8]
 8010146:	f801 b005 	strb.w	fp, [r1, r5]
 801014a:	f04f 0104 	mov.w	r1, #4
 801014e:	f04f 0b01 	mov.w	fp, #1
 8010152:	7051      	strb	r1, [r2, #1]
 8010154:	9904      	ldr	r1, [sp, #16]
 8010156:	f882 b004 	strb.w	fp, [r2, #4]
 801015a:	f882 b007 	strb.w	fp, [r2, #7]
 801015e:	7091      	strb	r1, [r2, #2]
 8010160:	f882 e003 	strb.w	lr, [r2, #3]
 8010164:	f882 a005 	strb.w	sl, [r2, #5]
 8010168:	f882 a006 	strb.w	sl, [r2, #6]
 801016c:	f882 e008 	strb.w	lr, [r2, #8]
  pHeadDesc->bLength = 0x05U;
 8010170:	f04f 0205 	mov.w	r2, #5
 8010174:	9906      	ldr	r1, [sp, #24]
  pHeadDesc->bcdCDC = 0x0110;
 8010176:	f04f 0b10 	mov.w	fp, #16
  pHeadDesc->bLength = 0x05U;
 801017a:	554a      	strb	r2, [r1, r5]
  pHeadDesc->bDescriptorType = 0x24U;
 801017c:	f04f 0224 	mov.w	r2, #36	; 0x24
  pHeadDesc = ((USBD_CDCHeaderFuncDescTypedef *)((uint32_t)pConf + *Sze));
 8010180:	4429      	add	r1, r5
  pHeadDesc->bcdCDC = 0x0110;
 8010182:	f881 b003 	strb.w	fp, [r1, #3]
  pHeadDesc->bDescriptorType = 0x24U;
 8010186:	704a      	strb	r2, [r1, #1]
 8010188:	4693      	mov	fp, r2
  pHeadDesc->bcdCDC = 0x0110;
 801018a:	f04f 0201 	mov.w	r2, #1
  pHeadDesc->bDescriptorSubtype = 0x00U;
 801018e:	f881 e002 	strb.w	lr, [r1, #2]
  pHeadDesc->bcdCDC = 0x0110;
 8010192:	710a      	strb	r2, [r1, #4]

  /* Call Management Functional Descriptor*/
  pCallMgmDesc = ((USBD_CDCCallMgmFuncDescTypedef *)((uint32_t)pConf + *Sze));
  pCallMgmDesc->bLength = 0x05U;
 8010194:	f04f 0105 	mov.w	r1, #5
 8010198:	9a07      	ldr	r2, [sp, #28]
 801019a:	5551      	strb	r1, [r2, r5]
  pCallMgmDesc->bDescriptorType = 0x24U;
  pCallMgmDesc->bDescriptorSubtype = 0x01U;
 801019c:	f04f 0101 	mov.w	r1, #1
  pCallMgmDesc = ((USBD_CDCCallMgmFuncDescTypedef *)((uint32_t)pConf + *Sze));
 80101a0:	442a      	add	r2, r5
  pCallMgmDesc->bDescriptorSubtype = 0x01U;
 80101a2:	7091      	strb	r1, [r2, #2]
  pCallMgmDesc->bmCapabilities = 0x00U;
  pCallMgmDesc->bDataInterface = pdev->tclasslist[pdev->classId].Ifs[1];
 80101a4:	9903      	ldr	r1, [sp, #12]
  pCallMgmDesc->bDescriptorType = 0x24U;
 80101a6:	f882 b001 	strb.w	fp, [r2, #1]
  pCallMgmDesc->bmCapabilities = 0x00U;
 80101aa:	f882 e003 	strb.w	lr, [r2, #3]
  pCallMgmDesc->bDataInterface = pdev->tclasslist[pdev->classId].Ifs[1];
 80101ae:	f891 b05b 	ldrb.w	fp, [r1, #91]	; 0x5b
  *Sze += (uint32_t)sizeof(USBD_CDCCallMgmFuncDescTypedef);

  /* ACM Functional Descriptor*/
  pACMDesc = ((USBD_CDCACMFuncDescTypedef *)((uint32_t)pConf + *Sze));
  pACMDesc->bLength = 0x04U;
 80101b2:	f04f 0104 	mov.w	r1, #4
  pCallMgmDesc->bDataInterface = pdev->tclasslist[pdev->classId].Ifs[1];
 80101b6:	f882 b004 	strb.w	fp, [r2, #4]
  *Sze += (uint32_t)sizeof(USBD_CDCCallMgmFuncDescTypedef);
 80101ba:	f10c 021b 	add.w	r2, ip, #27
  pACMDesc->bLength = 0x04U;
 80101be:	5551      	strb	r1, [r2, r5]
  pACMDesc->bDescriptorType = 0x24U;
 80101c0:	f04f 0124 	mov.w	r1, #36	; 0x24
  pACMDesc = ((USBD_CDCACMFuncDescTypedef *)((uint32_t)pConf + *Sze));
 80101c4:	442a      	add	r2, r5
  pACMDesc->bDescriptorType = 0x24U;
 80101c6:	7051      	strb	r1, [r2, #1]
  pCallMgmDesc->bDataInterface = pdev->tclasslist[pdev->classId].Ifs[1];
 80101c8:	f8cd b014 	str.w	fp, [sp, #20]
  pACMDesc->bDescriptorType = 0x24U;
 80101cc:	468b      	mov	fp, r1
  pACMDesc->bmCapabilities = 0x02;
  *Sze += (uint32_t)sizeof(USBD_CDCACMFuncDescTypedef);

  /* Union Functional Descriptor*/
  pUnionDesc = ((USBD_CDCUnionFuncDescTypedef *)((uint32_t)pConf + *Sze));
  pUnionDesc->bLength = 0x05U;
 80101ce:	f04f 0105 	mov.w	r1, #5
  pACMDesc->bDescriptorSubtype = 0x02U;
 80101d2:	f882 a002 	strb.w	sl, [r2, #2]
  pACMDesc->bmCapabilities = 0x02;
 80101d6:	f882 a003 	strb.w	sl, [r2, #3]
  *Sze += (uint32_t)sizeof(USBD_CDCACMFuncDescTypedef);
 80101da:	f10c 021f 	add.w	r2, ip, #31
  pUnionDesc->bLength = 0x05U;
 80101de:	5551      	strb	r1, [r2, r5]
  pUnionDesc = ((USBD_CDCUnionFuncDescTypedef *)((uint32_t)pConf + *Sze));
 80101e0:	442a      	add	r2, r5
  pUnionDesc->bDescriptorType = 0x24U;
 80101e2:	f882 b001 	strb.w	fp, [r2, #1]
  pUnionDesc->bDescriptorSubtype = 0x06U;
 80101e6:	f04f 0b06 	mov.w	fp, #6
  pUnionDesc->bMasterInterface = pdev->tclasslist[pdev->classId].Ifs[0];
 80101ea:	9904      	ldr	r1, [sp, #16]
  pUnionDesc->bDescriptorSubtype = 0x06U;
 80101ec:	f882 b002 	strb.w	fp, [r2, #2]
  pUnionDesc->bMasterInterface = pdev->tclasslist[pdev->classId].Ifs[0];
 80101f0:	70d1      	strb	r1, [r2, #3]
  pUnionDesc->bSlaveInterface = pdev->tclasslist[pdev->classId].Ifs[1];
 80101f2:	9905      	ldr	r1, [sp, #20]
  *Sze += (uint32_t)sizeof(USBD_CDCUnionFuncDescTypedef);

  /* Append Endpoint descriptor to Configuration descriptor */
  __USBD_FRAMEWORK_SET_EP(pdev->tclasslist[pdev->classId].Eps[2].add, \
 80101f4:	f04f 0b03 	mov.w	fp, #3
  pUnionDesc->bSlaveInterface = pdev->tclasslist[pdev->classId].Ifs[1];
 80101f8:	7111      	strb	r1, [r2, #4]
  __USBD_FRAMEWORK_SET_EP(pdev->tclasslist[pdev->classId].Eps[2].add, \
 80101fa:	f04f 0207 	mov.w	r2, #7
  *Sze += (uint32_t)sizeof(USBD_CDCUnionFuncDescTypedef);
 80101fe:	f10c 0124 	add.w	r1, ip, #36	; 0x24
  __USBD_FRAMEWORK_SET_EP(pdev->tclasslist[pdev->classId].Eps[2].add, \
 8010202:	554a      	strb	r2, [r1, r5]
 8010204:	f04f 0205 	mov.w	r2, #5
 8010208:	4429      	add	r1, r5
 801020a:	704a      	strb	r2, [r1, #1]
 801020c:	9a03      	ldr	r2, [sp, #12]
 801020e:	f892 2030 	ldrb.w	r2, [r2, #48]	; 0x30
 8010212:	f881 b003 	strb.w	fp, [r1, #3]
 8010216:	708a      	strb	r2, [r1, #2]
 8010218:	9a03      	ldr	r2, [sp, #12]
                          (uint16_t)pdev->tclasslist[pdev->classId].Eps[2].size,
                          USBD_CDCACM_EPINCMD_HS_BINTERVAL,
                          USBD_CDCACM_EPINCMD_FS_BINTERVAL);

  /* Data Interface Descriptor */
  __USBD_FRAMEWORK_SET_IF(pdev->tclasslist[pdev->classId].Ifs[1], 0U, 2U, 0x0A,
 801021a:	f10c 0b34 	add.w	fp, ip, #52	; 0x34
  __USBD_FRAMEWORK_SET_EP(pdev->tclasslist[pdev->classId].Eps[2].add, \
 801021e:	8e52      	ldrh	r2, [r2, #50]	; 0x32
  __USBD_FRAMEWORK_SET_IF(pdev->tclasslist[pdev->classId].Ifs[1], 0U, 2U, 0x0A,
 8010220:	f8cd b010 	str.w	fp, [sp, #16]
  __USBD_FRAMEWORK_SET_EP(pdev->tclasslist[pdev->classId].Eps[2].add, \
 8010224:	f10c 0b2b 	add.w	fp, ip, #43	; 0x2b
 8010228:	808a      	strh	r2, [r1, #4]
 801022a:	465a      	mov	r2, fp
  __USBD_FRAMEWORK_SET_IF(pdev->tclasslist[pdev->classId].Ifs[1], 0U, 2U, 0x0A,
 801022c:	442a      	add	r2, r5
 801022e:	9208      	str	r2, [sp, #32]
                          0U, 0U, 0U);

  /* Append Endpoint descriptor to Configuration descriptor */
  __USBD_FRAMEWORK_SET_EP((pdev->tclasslist[pdev->classId].Eps[0].add), \
 8010230:	9a04      	ldr	r2, [sp, #16]
  __USBD_FRAMEWORK_SET_IF(pdev->tclasslist[pdev->classId].Ifs[1], 0U, 2U, 0x0A,
 8010232:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
  __USBD_FRAMEWORK_SET_EP((pdev->tclasslist[pdev->classId].Eps[0].add), \
 8010236:	4415      	add	r5, r2
  __USBD_FRAMEWORK_SET_EP(pdev->tclasslist[pdev->classId].Eps[2].add, \
 8010238:	f890 b000 	ldrb.w	fp, [r0]
 801023c:	f04f 0205 	mov.w	r2, #5
 8010240:	f8cd b01c 	str.w	fp, [sp, #28]
  __USBD_FRAMEWORK_SET_IF(pdev->tclasslist[pdev->classId].Ifs[1], 0U, 2U, 0x0A,
 8010244:	f04f 0b09 	mov.w	fp, #9
 8010248:	718a      	strb	r2, [r1, #6]
 801024a:	9902      	ldr	r1, [sp, #8]
 801024c:	9a09      	ldr	r2, [sp, #36]	; 0x24
  __USBD_FRAMEWORK_SET_EP((pdev->tclasslist[pdev->classId].Eps[0].add), \
 801024e:	9506      	str	r5, [sp, #24]
  __USBD_FRAMEWORK_SET_IF(pdev->tclasslist[pdev->classId].Ifs[1], 0U, 2U, 0x0A,
 8010250:	f802 b001 	strb.w	fp, [r2, r1]
 8010254:	f04f 0504 	mov.w	r5, #4
 8010258:	f04f 0b0a 	mov.w	fp, #10
 801025c:	9a08      	ldr	r2, [sp, #32]
 801025e:	7055      	strb	r5, [r2, #1]
 8010260:	f882 b005 	strb.w	fp, [r2, #5]
 8010264:	9d05      	ldr	r5, [sp, #20]
  __USBD_FRAMEWORK_SET_EP((pdev->tclasslist[pdev->classId].Eps[0].add), \
 8010266:	f04f 0b07 	mov.w	fp, #7
  __USBD_FRAMEWORK_SET_IF(pdev->tclasslist[pdev->classId].Ifs[1], 0U, 2U, 0x0A,
 801026a:	7095      	strb	r5, [r2, #2]
 801026c:	f882 e003 	strb.w	lr, [r2, #3]
 8010270:	f882 a004 	strb.w	sl, [r2, #4]
 8010274:	f882 e006 	strb.w	lr, [r2, #6]
 8010278:	f882 e007 	strb.w	lr, [r2, #7]
 801027c:	f882 e008 	strb.w	lr, [r2, #8]
  __USBD_FRAMEWORK_SET_EP((pdev->tclasslist[pdev->classId].Eps[0].add), \
 8010280:	f04f 0205 	mov.w	r2, #5
  __USBD_FRAMEWORK_SET_IF(pdev->tclasslist[pdev->classId].Ifs[1], 0U, 2U, 0x0A,
 8010284:	9d04      	ldr	r5, [sp, #16]
 8010286:	f8c0 5124 	str.w	r5, [r0, #292]	; 0x124
  __USBD_FRAMEWORK_SET_EP((pdev->tclasslist[pdev->classId].Eps[0].add), \
 801028a:	f801 b005 	strb.w	fp, [r1, r5]
 801028e:	9d06      	ldr	r5, [sp, #24]
 8010290:	9903      	ldr	r1, [sp, #12]
 8010292:	706a      	strb	r2, [r5, #1]
 8010294:	f891 2024 	ldrb.w	r2, [r1, #36]	; 0x24
 8010298:	70aa      	strb	r2, [r5, #2]
 801029a:	f885 a003 	strb.w	sl, [r5, #3]
 801029e:	8cca      	ldrh	r2, [r1, #38]	; 0x26
                          (USBD_EP_TYPE_BULK),
                          (uint16_t)(pdev->tclasslist[pdev->classId].Eps[0].size),
                          (0x00U), (0x00U));

  /* Append Endpoint descriptor to Configuration descriptor */
  __USBD_FRAMEWORK_SET_EP((pdev->tclasslist[pdev->classId].Eps[1].add), \
 80102a0:	9902      	ldr	r1, [sp, #8]
  __USBD_FRAMEWORK_SET_EP((pdev->tclasslist[pdev->classId].Eps[0].add), \
 80102a2:	80aa      	strh	r2, [r5, #4]
 80102a4:	e9dd 2506 	ldrd	r2, r5, [sp, #24]
 80102a8:	2d01      	cmp	r5, #1
  __USBD_FRAMEWORK_SET_EP((pdev->tclasslist[pdev->classId].Eps[1].add), \
 80102aa:	bf0c      	ite	eq
 80102ac:	465d      	moveq	r5, fp
 80102ae:	2507      	movne	r5, #7
  __USBD_FRAMEWORK_SET_EP((pdev->tclasslist[pdev->classId].Eps[0].add), \
 80102b0:	f882 e006 	strb.w	lr, [r2, #6]
 80102b4:	f10c 023b 	add.w	r2, ip, #59	; 0x3b
  __USBD_FRAMEWORK_SET_EP((pdev->tclasslist[pdev->classId].Eps[1].add), \
 80102b8:	5455      	strb	r5, [r2, r1]
 80102ba:	440a      	add	r2, r1
 80102bc:	f04f 0105 	mov.w	r1, #5
 80102c0:	7051      	strb	r1, [r2, #1]
 80102c2:	9d03      	ldr	r5, [sp, #12]
 80102c4:	f895 102a 	ldrb.w	r1, [r5, #42]	; 0x2a
 80102c8:	f882 a003 	strb.w	sl, [r2, #3]
 80102cc:	7091      	strb	r1, [r2, #2]
 80102ce:	8da9      	ldrh	r1, [r5, #44]	; 0x2c
 80102d0:	f882 e006 	strb.w	lr, [r2, #6]
 80102d4:	8091      	strh	r1, [r2, #4]
                          (uint16_t)(pdev->tclasslist[pdev->classId].Eps[1].size),
                          (0x00U), (0x00U));

  /* Update Config Descriptor and IAD descriptor */
  ((USBD_ConfigDescTypedef *)pConf)->bNumInterfaces += 2U;
  ((USBD_ConfigDescTypedef *)pConf)->wDescriptorLength = *Sze;
 80102d6:	9902      	ldr	r1, [sp, #8]
  __USBD_FRAMEWORK_SET_EP((pdev->tclasslist[pdev->classId].Eps[1].add), \
 80102d8:	f10c 0242 	add.w	r2, ip, #66	; 0x42
 80102dc:	f8c0 2124 	str.w	r2, [r0, #292]	; 0x124
  ((USBD_ConfigDescTypedef *)pConf)->wDescriptorLength = *Sze;
 80102e0:	804a      	strh	r2, [r1, #2]
  ((USBD_ConfigDescTypedef *)pConf)->bNumInterfaces += 2U;
 80102e2:	790a      	ldrb	r2, [r1, #4]
 80102e4:	3202      	adds	r2, #2
 80102e6:	710a      	strb	r2, [r1, #4]
      pdev->NumClasses ++;
 80102e8:	6882      	ldr	r2, [r0, #8]
}
 80102ea:	e6b5      	b.n	8010058 <USBD_Device_Framework_Builder.constprop.0.isra.0+0xe8>
  ptr->bLength = (uint8_t)sizeof(USBD_ConfigDescTypedef);
 80102ec:	f04f 0c09 	mov.w	ip, #9
 80102f0:	f804 c001 	strb.w	ip, [r4, r1]
  ptr->bDescriptorType = USB_DESC_TYPE_CONFIGURATION;
 80102f4:	4629      	mov	r1, r5
 80102f6:	f885 a001 	strb.w	sl, [r5, #1]
  ptr->bNumInterfaces = 0U;
 80102fa:	712b      	strb	r3, [r5, #4]
  ptr->bConfigurationValue = 1U;
 80102fc:	f04f 0501 	mov.w	r5, #1
  ptr->iConfiguration = USBD_CONFIG_STR_DESC_IDX;
 8010300:	718b      	strb	r3, [r1, #6]
  ptr->bConfigurationValue = 1U;
 8010302:	714d      	strb	r5, [r1, #5]
  ptr->wDescriptorLength = 0U;
 8010304:	708b      	strb	r3, [r1, #2]
 8010306:	70cb      	strb	r3, [r1, #3]
 8010308:	460d      	mov	r5, r1
  ptr->bmAttributes = USBD_CONFIG_BMATTRIBUTES;
 801030a:	21c0      	movs	r1, #192	; 0xc0
 801030c:	71e9      	strb	r1, [r5, #7]
  ptr->bMaxPower = USBD_CONFIG_MAXPOWER;
 801030e:	2119      	movs	r1, #25
 8010310:	7229      	strb	r1, [r5, #8]
  *pSze += sizeof(USBD_ConfigDescTypedef);
 8010312:	f8d0 1124 	ldr.w	r1, [r0, #292]	; 0x124
 8010316:	4461      	add	r1, ip
 8010318:	f8c0 1124 	str.w	r1, [r0, #292]	; 0x124
}
 801031c:	e6b1      	b.n	8010082 <USBD_Device_Framework_Builder.constprop.0.isra.0+0x112>
        USBD_FrameWork_AssignEp(pdev, USBD_CDCACM_EPOUT_ADDR,
 801031e:	9901      	ldr	r1, [sp, #4]
 8010320:	f44f 7300 	mov.w	r3, #512	; 0x200
 8010324:	2202      	movs	r2, #2
 8010326:	9003      	str	r0, [sp, #12]
 8010328:	f7ff fdfa 	bl	800ff20 <USBD_FrameWork_AssignEp>
        USBD_FrameWork_AssignEp(pdev, USBD_CDCACM_EPIN_ADDR,
 801032c:	2182      	movs	r1, #130	; 0x82
 801032e:	9803      	ldr	r0, [sp, #12]
 8010330:	e6cb      	b.n	80100ca <USBD_Device_Framework_Builder.constprop.0.isra.0+0x15a>
  for (uint32_t i = 0U; i < pdev->NumClasses; i++)
 8010332:	2101      	movs	r1, #1
 8010334:	e6b3      	b.n	801009e <USBD_Device_Framework_Builder.constprop.0.isra.0+0x12e>
 8010336:	bf00      	nop
 8010338:	2000020c 	.word	0x2000020c
 801033c:	2000b404 	.word	0x2000b404

08010340 <USBD_Get_Device_Framework_Speed>:
{
 8010340:	b538      	push	{r3, r4, r5, lr}
  if (USBD_FULL_SPEED == Speed)
 8010342:	4602      	mov	r2, r0
{
 8010344:	460c      	mov	r4, r1
  if (USBD_FULL_SPEED == Speed)
 8010346:	b950      	cbnz	r0, 801035e <USBD_Get_Device_Framework_Speed+0x1e>
    USBD_Device_Framework_Builder(&USBD_Device_FS, pDevFrameWorkDesc_FS,
 8010348:	4d0a      	ldr	r5, [pc, #40]	; (8010374 <USBD_Get_Device_Framework_Speed+0x34>)
 801034a:	490b      	ldr	r1, [pc, #44]	; (8010378 <USBD_Get_Device_Framework_Speed+0x38>)
 801034c:	4628      	mov	r0, r5
 801034e:	f7ff fe0f 	bl	800ff70 <USBD_Device_Framework_Builder.constprop.0.isra.0>
    *Length = (ULONG)(USBD_Device_FS.CurrDevDescSz + USBD_Device_FS.CurrConfDescSz);
 8010352:	e9d5 3248 	ldrd	r3, r2, [r5, #288]	; 0x120
 8010356:	4413      	add	r3, r2
    pFrameWork = pDevFrameWorkDesc_FS;
 8010358:	4807      	ldr	r0, [pc, #28]	; (8010378 <USBD_Get_Device_Framework_Speed+0x38>)
    *Length = (ULONG)(USBD_Device_FS.CurrDevDescSz + USBD_Device_FS.CurrConfDescSz);
 801035a:	6023      	str	r3, [r4, #0]
}
 801035c:	bd38      	pop	{r3, r4, r5, pc}
    USBD_Device_Framework_Builder(&USBD_Device_HS, pDevFrameWorkDesc_HS,
 801035e:	4d07      	ldr	r5, [pc, #28]	; (801037c <USBD_Get_Device_Framework_Speed+0x3c>)
 8010360:	4907      	ldr	r1, [pc, #28]	; (8010380 <USBD_Get_Device_Framework_Speed+0x40>)
 8010362:	4628      	mov	r0, r5
 8010364:	f7ff fe04 	bl	800ff70 <USBD_Device_Framework_Builder.constprop.0.isra.0>
    *Length = (ULONG)(USBD_Device_HS.CurrDevDescSz + USBD_Device_HS.CurrConfDescSz);
 8010368:	e9d5 3248 	ldrd	r3, r2, [r5, #288]	; 0x120
 801036c:	4413      	add	r3, r2
    pFrameWork = pDevFrameWorkDesc_HS;
 801036e:	4804      	ldr	r0, [pc, #16]	; (8010380 <USBD_Get_Device_Framework_Speed+0x40>)
    *Length = (ULONG)(USBD_Device_HS.CurrDevDescSz + USBD_Device_HS.CurrConfDescSz);
 8010370:	6023      	str	r3, [r4, #0]
}
 8010372:	bd38      	pop	{r3, r4, r5, pc}
 8010374:	2000b0b0 	.word	0x2000b0b0
 8010378:	2000af20 	.word	0x2000af20
 801037c:	2000b1d8 	.word	0x2000b1d8
 8010380:	2000afe8 	.word	0x2000afe8

08010384 <USBD_Get_String_Framework>:
{
 8010384:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  USBD_string_framework[count++] = USBD_LANGID_STRING & 0xFF;
 8010386:	f240 4409 	movw	r4, #1033	; 0x409
  USBD_string_framework[count++] = USBD_IDX_MFC_STR;
 801038a:	2301      	movs	r3, #1
  USBD_string_framework[count++] = USBD_LANGID_STRING & 0xFF;
 801038c:	4d43      	ldr	r5, [pc, #268]	; (801049c <USBD_Get_String_Framework+0x118>)
 801038e:	4944      	ldr	r1, [pc, #272]	; (80104a0 <USBD_Get_String_Framework+0x11c>)
 8010390:	802c      	strh	r4, [r5, #0]
  USBD_string_framework[count++] = USBD_IDX_MFC_STR;
 8010392:	460a      	mov	r2, r1
{
 8010394:	4604      	mov	r4, r0
  uint8_t  len = 0U;
 8010396:	f04f 0c00 	mov.w	ip, #0
  USBD_string_framework[count++] = USBD_IDX_MFC_STR;
 801039a:	2054      	movs	r0, #84	; 0x54
 801039c:	70ab      	strb	r3, [r5, #2]
  while (*pbuff != (uint8_t)'\0')
 801039e:	e002      	b.n	80103a6 <USBD_Get_String_Framework+0x22>
    len++;
 80103a0:	469c      	mov	ip, r3
  while (*pbuff != (uint8_t)'\0')
 80103a2:	f812 0f01 	ldrb.w	r0, [r2, #1]!
    len++;
 80103a6:	f10c 0301 	add.w	r3, ip, #1
 80103aa:	b2db      	uxtb	r3, r3
  while (*pbuff != (uint8_t)'\0')
 80103ac:	2800      	cmp	r0, #0
 80103ae:	d1f7      	bne.n	80103a0 <USBD_Get_String_Framework+0x1c>
  unicode[idx++] = *(uint8_t *)len;
 80103b0:	70eb      	strb	r3, [r5, #3]
  while (*pdesc != (uint8_t)'\0')
 80103b2:	2053      	movs	r0, #83	; 0x53
  unicode[idx++] = *(uint8_t *)len;
 80103b4:	2354      	movs	r3, #84	; 0x54
 80103b6:	2201      	movs	r2, #1
 80103b8:	e002      	b.n	80103c0 <USBD_Get_String_Framework+0x3c>
  while (*pdesc != (uint8_t)'\0')
 80103ba:	4618      	mov	r0, r3
 80103bc:	f811 3f01 	ldrb.w	r3, [r1, #1]!
    unicode[idx++] = *pdesc;
 80103c0:	eb05 0e02 	add.w	lr, r5, r2
 80103c4:	1c56      	adds	r6, r2, #1
 80103c6:	b2f2      	uxtb	r2, r6
 80103c8:	f88e 0003 	strb.w	r0, [lr, #3]
  while (*pdesc != (uint8_t)'\0')
 80103cc:	2b00      	cmp	r3, #0
 80103ce:	d1f4      	bne.n	80103ba <USBD_Get_String_Framework+0x36>
  USBD_string_framework[count++] = USBD_LANGID_STRING & 0xFF;
 80103d0:	2109      	movs	r1, #9
  USBD_string_framework[count++] = USBD_LANGID_STRING >> 8;
 80103d2:	f04f 0e04 	mov.w	lr, #4
  USBD_string_framework[count++] = USBD_IDX_PRODUCT_STR;
 80103d6:	2702      	movs	r7, #2
  count += len + 1;
 80103d8:	f10c 0205 	add.w	r2, ip, #5
  USBD_string_framework[count++] = USBD_LANGID_STRING & 0xFF;
 80103dc:	b2d2      	uxtb	r2, r2
 80103de:	54a9      	strb	r1, [r5, r2]
 80103e0:	f10c 0206 	add.w	r2, ip, #6
  USBD_string_framework[count++] = USBD_LANGID_STRING >> 8;
 80103e4:	b2d2      	uxtb	r2, r2
 80103e6:	f805 e002 	strb.w	lr, [r5, r2]
  USBD_string_framework[count++] = USBD_IDX_PRODUCT_STR;
 80103ea:	4e2e      	ldr	r6, [pc, #184]	; (80104a4 <USBD_Get_String_Framework+0x120>)
 80103ec:	f10c 0e08 	add.w	lr, ip, #8
  USBD_string_framework[count++] = USBD_LANGID_STRING >> 8;
 80103f0:	f10c 0207 	add.w	r2, ip, #7
  USBD_string_framework[count++] = USBD_IDX_PRODUCT_STR;
 80103f4:	fa5f fe8e 	uxtb.w	lr, lr
 80103f8:	b2d2      	uxtb	r2, r2
 80103fa:	54af      	strb	r7, [r5, r2]
  USBD_Desc_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_string_framework + count, &len);
 80103fc:	4630      	mov	r0, r6
 80103fe:	2154      	movs	r1, #84	; 0x54
 8010400:	eb05 070e 	add.w	r7, r5, lr
  while (*pbuff != (uint8_t)'\0')
 8010404:	e001      	b.n	801040a <USBD_Get_String_Framework+0x86>
 8010406:	f810 1f01 	ldrb.w	r1, [r0, #1]!
    len++;
 801040a:	3301      	adds	r3, #1
 801040c:	b2db      	uxtb	r3, r3
  while (*pbuff != (uint8_t)'\0')
 801040e:	2900      	cmp	r1, #0
 8010410:	d1f9      	bne.n	8010406 <USBD_Get_String_Framework+0x82>
  unicode[idx++] = *(uint8_t *)len;
 8010412:	2254      	movs	r2, #84	; 0x54
  while (*pdesc != (uint8_t)'\0')
 8010414:	2053      	movs	r0, #83	; 0x53
  unicode[idx++] = *(uint8_t *)len;
 8010416:	2101      	movs	r1, #1
 8010418:	f805 300e 	strb.w	r3, [r5, lr]
  while (*pdesc != (uint8_t)'\0')
 801041c:	e002      	b.n	8010424 <USBD_Get_String_Framework+0xa0>
 801041e:	4610      	mov	r0, r2
 8010420:	f816 2f01 	ldrb.w	r2, [r6, #1]!
    unicode[idx++] = *pdesc;
 8010424:	f101 0c01 	add.w	ip, r1, #1
 8010428:	5478      	strb	r0, [r7, r1]
 801042a:	fa5f f18c 	uxtb.w	r1, ip
  while (*pdesc != (uint8_t)'\0')
 801042e:	2a00      	cmp	r2, #0
 8010430:	d1f5      	bne.n	801041e <USBD_Get_String_Framework+0x9a>
  USBD_string_framework[count++] = USBD_LANGID_STRING & 0xFF;
 8010432:	2609      	movs	r6, #9
  USBD_string_framework[count++] = USBD_IDX_SERIAL_STR;
 8010434:	f04f 0c03 	mov.w	ip, #3
  count += len + 1;
 8010438:	4473      	add	r3, lr
  USBD_string_framework[count++] = USBD_LANGID_STRING >> 8;
 801043a:	f04f 0e04 	mov.w	lr, #4
  count += len + 1;
 801043e:	b2db      	uxtb	r3, r3
 8010440:	1c58      	adds	r0, r3, #1
  USBD_string_framework[count++] = USBD_LANGID_STRING & 0xFF;
 8010442:	b2c0      	uxtb	r0, r0
 8010444:	542e      	strb	r6, [r5, r0]
 8010446:	1c9e      	adds	r6, r3, #2
  USBD_string_framework[count++] = USBD_LANGID_STRING >> 8;
 8010448:	b2f6      	uxtb	r6, r6
 801044a:	f805 e006 	strb.w	lr, [r5, r6]
  USBD_string_framework[count++] = USBD_IDX_SERIAL_STR;
 801044e:	4916      	ldr	r1, [pc, #88]	; (80104a8 <USBD_Get_String_Framework+0x124>)
  USBD_string_framework[count++] = USBD_LANGID_STRING >> 8;
 8010450:	eb03 060c 	add.w	r6, r3, ip
  USBD_string_framework[count++] = USBD_IDX_SERIAL_STR;
 8010454:	4473      	add	r3, lr
 8010456:	b2f6      	uxtb	r6, r6
  USBD_Desc_GetString((uint8_t *)USBD_SERIAL_NUMBER, USBD_string_framework + count, &len);
 8010458:	b2db      	uxtb	r3, r3
  USBD_string_framework[count++] = USBD_IDX_SERIAL_STR;
 801045a:	f805 c006 	strb.w	ip, [r5, r6]
  USBD_Desc_GetString((uint8_t *)USBD_SERIAL_NUMBER, USBD_string_framework + count, &len);
 801045e:	460f      	mov	r7, r1
 8010460:	2044      	movs	r0, #68	; 0x44
 8010462:	18ee      	adds	r6, r5, r3
  while (*pbuff != (uint8_t)'\0')
 8010464:	e001      	b.n	801046a <USBD_Get_String_Framework+0xe6>
 8010466:	f817 0f01 	ldrb.w	r0, [r7, #1]!
    len++;
 801046a:	3201      	adds	r2, #1
 801046c:	b2d2      	uxtb	r2, r2
  while (*pbuff != (uint8_t)'\0')
 801046e:	2800      	cmp	r0, #0
 8010470:	d1f9      	bne.n	8010466 <USBD_Get_String_Framework+0xe2>
  unicode[idx++] = *(uint8_t *)len;
 8010472:	54ea      	strb	r2, [r5, r3]
  while (*pdesc != (uint8_t)'\0')
 8010474:	2043      	movs	r0, #67	; 0x43
  unicode[idx++] = *(uint8_t *)len;
 8010476:	2244      	movs	r2, #68	; 0x44
 8010478:	2301      	movs	r3, #1
 801047a:	e002      	b.n	8010482 <USBD_Get_String_Framework+0xfe>
  while (*pdesc != (uint8_t)'\0')
 801047c:	4610      	mov	r0, r2
 801047e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
    unicode[idx++] = *pdesc;
 8010482:	1c5d      	adds	r5, r3, #1
 8010484:	54f0      	strb	r0, [r6, r3]
 8010486:	b2eb      	uxtb	r3, r5
  while (*pdesc != (uint8_t)'\0')
 8010488:	2a00      	cmp	r2, #0
 801048a:	d1f7      	bne.n	801047c <USBD_Get_String_Framework+0xf8>
  *Length = strlen((const char *)USBD_string_framework);
 801048c:	4803      	ldr	r0, [pc, #12]	; (801049c <USBD_Get_String_Framework+0x118>)
 801048e:	f002 f917 	bl	80126c0 <strlen>
 8010492:	4603      	mov	r3, r0
}
 8010494:	4801      	ldr	r0, [pc, #4]	; (801049c <USBD_Get_String_Framework+0x118>)
  *Length = strlen((const char *)USBD_string_framework);
 8010496:	6023      	str	r3, [r4, #0]
}
 8010498:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801049a:	bf00      	nop
 801049c:	2000b304 	.word	0x2000b304
 80104a0:	08019869 	.word	0x08019869
 80104a4:	0801987d 	.word	0x0801987d
 80104a8:	08019895 	.word	0x08019895

080104ac <USBD_Get_Language_Id_Framework>:
{
 80104ac:	b538      	push	{r3, r4, r5, lr}
  USBD_language_id_framework[count++] = USBD_LANGID_STRING & 0xFF;
 80104ae:	f240 4309 	movw	r3, #1033	; 0x409
 80104b2:	4d05      	ldr	r5, [pc, #20]	; (80104c8 <USBD_Get_Language_Id_Framework+0x1c>)
{
 80104b4:	4604      	mov	r4, r0
  *Length = strlen((const char *)USBD_language_id_framework);
 80104b6:	4628      	mov	r0, r5
  USBD_language_id_framework[count++] = USBD_LANGID_STRING & 0xFF;
 80104b8:	802b      	strh	r3, [r5, #0]
  *Length = strlen((const char *)USBD_language_id_framework);
 80104ba:	f002 f901 	bl	80126c0 <strlen>
 80104be:	4603      	mov	r3, r0
}
 80104c0:	4628      	mov	r0, r5
  *Length = strlen((const char *)USBD_language_id_framework);
 80104c2:	6023      	str	r3, [r4, #0]
}
 80104c4:	bd38      	pop	{r3, r4, r5, pc}
 80104c6:	bf00      	nop
 80104c8:	2000b300 	.word	0x2000b300

080104cc <USBD_Get_Interface_Number>:
{
 80104cc:	b500      	push	{lr}
  uint8_t itf_num = 0U;
 80104ce:	f04f 0e00 	mov.w	lr, #0
 80104d2:	4b08      	ldr	r3, [pc, #32]	; (80104f4 <USBD_Get_Interface_Number+0x28>)
 80104d4:	f503 7c8a 	add.w	ip, r3, #276	; 0x114
    if ((USBD_Device_FS.tclasslist[idx].ClassType == class_type) &&
 80104d8:	7b1a      	ldrb	r2, [r3, #12]
 80104da:	4282      	cmp	r2, r0
 80104dc:	d104      	bne.n	80104e8 <USBD_Get_Interface_Number+0x1c>
 80104de:	7d1a      	ldrb	r2, [r3, #20]
 80104e0:	428a      	cmp	r2, r1
      itf_num = USBD_Device_FS.tclasslist[idx].Ifs[0];
 80104e2:	bf08      	it	eq
 80104e4:	f893 e05a 	ldrbeq.w	lr, [r3, #90]	; 0x5a
  for(idx = 0; idx < USBD_MAX_SUPPORTED_CLASS; idx++)
 80104e8:	335c      	adds	r3, #92	; 0x5c
 80104ea:	4563      	cmp	r3, ip
 80104ec:	d1f4      	bne.n	80104d8 <USBD_Get_Interface_Number+0xc>
}
 80104ee:	4670      	mov	r0, lr
 80104f0:	f85d fb04 	ldr.w	pc, [sp], #4
 80104f4:	2000b0b0 	.word	0x2000b0b0

080104f8 <USBD_Get_Configuration_Number>:
}
 80104f8:	2001      	movs	r0, #1
 80104fa:	4770      	bx	lr

080104fc <_ux_device_stack_alternate_setting_get>:
                                
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_ALTERNATE_SETTING_GET, interface_value, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 80104fc:	4b10      	ldr	r3, [pc, #64]	; (8010540 <_ux_device_stack_alternate_setting_get+0x44>)
{
 80104fe:	b430      	push	{r4, r5}
    device =  &_ux_system_slave -> ux_system_slave_device;
 8010500:	681c      	ldr	r4, [r3, #0]

    /* If the device was in the configured state, there may be interfaces
       attached to the configuration.  */
    if (device -> ux_slave_device_state == UX_DEVICE_CONFIGURED)
 8010502:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010504:	2b03      	cmp	r3, #3
 8010506:	d002      	beq.n	801050e <_ux_device_stack_alternate_setting_get+0x12>
        }
    }

    /* Return error completion. */
    return(UX_ERROR);
}
 8010508:	bc30      	pop	{r4, r5}
 801050a:	20ff      	movs	r0, #255	; 0xff
 801050c:	4770      	bx	lr
        interface_ptr =  device -> ux_slave_device_first_interface;
 801050e:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
        while (interface_ptr != UX_NULL)
 8010512:	b91b      	cbnz	r3, 801051c <_ux_device_stack_alternate_setting_get+0x20>
 8010514:	e7f8      	b.n	8010508 <_ux_device_stack_alternate_setting_get+0xc>
            interface_ptr =  interface_ptr -> ux_slave_interface_next_interface;
 8010516:	699b      	ldr	r3, [r3, #24]
        while (interface_ptr != UX_NULL)
 8010518:	2b00      	cmp	r3, #0
 801051a:	d0f5      	beq.n	8010508 <_ux_device_stack_alternate_setting_get+0xc>
            if (interface_ptr -> ux_slave_interface_descriptor.bInterfaceNumber == interface_value)
 801051c:	7b9a      	ldrb	r2, [r3, #14]
 801051e:	4282      	cmp	r2, r0
 8010520:	d1f9      	bne.n	8010516 <_ux_device_stack_alternate_setting_get+0x1a>
                transfer_request -> ux_slave_transfer_request_requested_length =  1;
 8010522:	2201      	movs	r2, #1
                transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 8010524:	2503      	movs	r5, #3
                            (UCHAR) interface_ptr -> ux_slave_interface_descriptor.bAlternateSetting;
 8010526:	7bd9      	ldrb	r1, [r3, #15]
                *transfer_request -> ux_slave_transfer_request_data_pointer =
 8010528:	6ea3      	ldr	r3, [r4, #104]	; 0x68
                status =  _ux_device_stack_transfer_request(transfer_request, 1, 1);
 801052a:	f104 005c 	add.w	r0, r4, #92	; 0x5c
                *transfer_request -> ux_slave_transfer_request_data_pointer =
 801052e:	7019      	strb	r1, [r3, #0]
                transfer_request -> ux_slave_transfer_request_requested_length =  1;
 8010530:	6722      	str	r2, [r4, #112]	; 0x70
                transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 8010532:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
                status =  _ux_device_stack_transfer_request(transfer_request, 1, 1);
 8010536:	4611      	mov	r1, r2
}
 8010538:	bc30      	pop	{r4, r5}
                status =  _ux_device_stack_transfer_request(transfer_request, 1, 1);
 801053a:	f000 bfdf 	b.w	80114fc <_ux_device_stack_transfer_request>
 801053e:	bf00      	nop
 8010540:	2000b408 	.word	0x2000b408

08010544 <_ux_device_stack_alternate_setting_set>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_alternate_setting_set(ULONG interface_value, ULONG alternate_setting_value)
{
 8010544:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_ALTERNATE_SETTING_SET, interface_value, alternate_setting_value, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the device. */
    device =  &_ux_system_slave -> ux_system_slave_device;
 8010548:	f8df 8218 	ldr.w	r8, [pc, #536]	; 8010764 <_ux_device_stack_alternate_setting_set+0x220>
{
 801054c:	b095      	sub	sp, #84	; 0x54
    device =  &_ux_system_slave -> ux_system_slave_device;
 801054e:	f8d8 6000 	ldr.w	r6, [r8]

    /* Protocol error must be reported when it's unconfigured */
    if (device -> ux_slave_device_state != UX_DEVICE_CONFIGURED)
 8010552:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8010554:	2b03      	cmp	r3, #3
 8010556:	f040 80c0 	bne.w	80106da <_ux_device_stack_alternate_setting_set+0x196>
        return(UX_FUNCTION_NOT_SUPPORTED);

    /* Find the current interface.  */
    interface_ptr =  device -> ux_slave_device_first_interface;
 801055a:	f8d6 50b4 	ldr.w	r5, [r6, #180]	; 0xb4

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
    /* Scan all interfaces if any. */
    while (interface_ptr != UX_NULL)
 801055e:	4682      	mov	sl, r0
 8010560:	468b      	mov	fp, r1
 8010562:	b925      	cbnz	r5, 801056e <_ux_device_stack_alternate_setting_set+0x2a>
 8010564:	e0c1      	b.n	80106ea <_ux_device_stack_alternate_setting_set+0x1a6>
    {

        if (interface_ptr -> ux_slave_interface_descriptor.bInterfaceNumber == interface_value)
            break;
        else
            interface_ptr =  interface_ptr -> ux_slave_interface_next_interface;
 8010566:	69ad      	ldr	r5, [r5, #24]
    while (interface_ptr != UX_NULL)
 8010568:	2d00      	cmp	r5, #0
 801056a:	f000 80be 	beq.w	80106ea <_ux_device_stack_alternate_setting_set+0x1a6>
        if (interface_ptr -> ux_slave_interface_descriptor.bInterfaceNumber == interface_value)
 801056e:	7bab      	ldrb	r3, [r5, #14]
 8010570:	4553      	cmp	r3, sl
 8010572:	d1f8      	bne.n	8010566 <_ux_device_stack_alternate_setting_set+0x22>
        return(UX_INTERFACE_HANDLE_UNKNOWN);
    }

    /* If the host is requesting a change of alternate setting to the current one,
       we do not need to do any work.  */
    if (interface_ptr -> ux_slave_interface_descriptor.bAlternateSetting == alternate_setting_value)
 8010574:	7beb      	ldrb	r3, [r5, #15]
 8010576:	455b      	cmp	r3, fp
 8010578:	f000 80b3 	beq.w	80106e2 <_ux_device_stack_alternate_setting_set+0x19e>

    /* Get the pointer to the DCD. */
    dcd =  &_ux_system_slave->ux_system_slave_dcd;

    /* We may have multiple configurations!  */
    device_framework =  _ux_system_slave -> ux_system_slave_device_framework;
 801057c:	e9d6 4933 	ldrd	r4, r9, [r6, #204]	; 0xcc
    device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length;

    /* Parse the device framework and locate a configuration descriptor. */
    while (device_framework_length != 0)
 8010580:	f1b9 0f00 	cmp.w	r9, #0
 8010584:	f000 80a5 	beq.w	80106d2 <_ux_device_stack_alternate_setting_set+0x18e>
        /* Check if this is a configuration descriptor. */
        if (descriptor_type == UX_CONFIGURATION_DESCRIPTOR_ITEM)
        {

            /* Parse the descriptor in something more readable. */
            _ux_utility_descriptor_parse(device_framework,
 8010588:	4974      	ldr	r1, [pc, #464]	; (801075c <_ux_device_stack_alternate_setting_set+0x218>)
 801058a:	e004      	b.n	8010596 <_ux_device_stack_alternate_setting_set+0x52>
    while (device_framework_length != 0)
 801058c:	ebb9 0907 	subs.w	r9, r9, r7

        /* Adjust what is left of the device framework.  */
        device_framework_length -=  descriptor_length;

        /* Point to the next descriptor.  */
        device_framework +=  descriptor_length;
 8010590:	443c      	add	r4, r7
    while (device_framework_length != 0)
 8010592:	f000 809e 	beq.w	80106d2 <_ux_device_stack_alternate_setting_set+0x18e>
        if (descriptor_type == UX_CONFIGURATION_DESCRIPTOR_ITEM)
 8010596:	7863      	ldrb	r3, [r4, #1]
        descriptor_length =  (ULONG) *device_framework;
 8010598:	7827      	ldrb	r7, [r4, #0]
        if (descriptor_type == UX_CONFIGURATION_DESCRIPTOR_ITEM)
 801059a:	2b02      	cmp	r3, #2
 801059c:	d1f6      	bne.n	801058c <_ux_device_stack_alternate_setting_set+0x48>
            _ux_utility_descriptor_parse(device_framework,
 801059e:	2208      	movs	r2, #8
 80105a0:	ab03      	add	r3, sp, #12
 80105a2:	4620      	mov	r0, r4
 80105a4:	f001 f898 	bl	80116d8 <_ux_utility_descriptor_parse>
            if (configuration_descriptor.bConfigurationValue == device -> ux_slave_device_configuration_selected)
 80105a8:	f89d 2011 	ldrb.w	r2, [sp, #17]
 80105ac:	f8d6 30a4 	ldr.w	r3, [r6, #164]	; 0xa4
 80105b0:	496a      	ldr	r1, [pc, #424]	; (801075c <_ux_device_stack_alternate_setting_set+0x218>)
 80105b2:	429a      	cmp	r2, r3
 80105b4:	d1ea      	bne.n	801058c <_ux_device_stack_alternate_setting_set+0x48>
                device_framework_length = configuration_descriptor.wTotalLength;
 80105b6:	f8bd 700e 	ldrh.w	r7, [sp, #14]
                while (device_framework_length != 0)
 80105ba:	2f00      	cmp	r7, #0
 80105bc:	f000 8089 	beq.w	80106d2 <_ux_device_stack_alternate_setting_set+0x18e>
                        _ux_utility_descriptor_parse(device_framework,
 80105c0:	4967      	ldr	r1, [pc, #412]	; (8010760 <_ux_device_stack_alternate_setting_set+0x21c>)
 80105c2:	e004      	b.n	80105ce <_ux_device_stack_alternate_setting_set+0x8a>
                while (device_framework_length != 0)
 80105c4:	ebb7 0709 	subs.w	r7, r7, r9
                    device_framework +=  descriptor_length;
 80105c8:	444c      	add	r4, r9
                while (device_framework_length != 0)
 80105ca:	f000 8082 	beq.w	80106d2 <_ux_device_stack_alternate_setting_set+0x18e>
                    if (descriptor_type == UX_INTERFACE_DESCRIPTOR_ITEM)
 80105ce:	7863      	ldrb	r3, [r4, #1]
                    descriptor_length =  (ULONG) *device_framework;
 80105d0:	f894 9000 	ldrb.w	r9, [r4]
                    if (descriptor_type == UX_INTERFACE_DESCRIPTOR_ITEM)
 80105d4:	2b04      	cmp	r3, #4
 80105d6:	d1f5      	bne.n	80105c4 <_ux_device_stack_alternate_setting_set+0x80>
                        _ux_utility_descriptor_parse(device_framework,
 80105d8:	ab06      	add	r3, sp, #24
 80105da:	4620      	mov	r0, r4
 80105dc:	2209      	movs	r2, #9
 80105de:	f001 f87b 	bl	80116d8 <_ux_utility_descriptor_parse>
                        if (interface_descriptor.bInterfaceNumber == interface_value &&
 80105e2:	f89d 301a 	ldrb.w	r3, [sp, #26]
 80105e6:	495e      	ldr	r1, [pc, #376]	; (8010760 <_ux_device_stack_alternate_setting_set+0x21c>)
 80105e8:	4553      	cmp	r3, sl
 80105ea:	d1eb      	bne.n	80105c4 <_ux_device_stack_alternate_setting_set+0x80>
                            interface_descriptor.bAlternateSetting == alternate_setting_value)
 80105ec:	f89d 301b 	ldrb.w	r3, [sp, #27]
                        if (interface_descriptor.bInterfaceNumber == interface_value &&
 80105f0:	455b      	cmp	r3, fp
 80105f2:	d1e7      	bne.n	80105c4 <_ux_device_stack_alternate_setting_set+0x80>
                            endpoint =  interface_ptr -> ux_slave_interface_first_endpoint;
 80105f4:	f8d5 901c 	ldr.w	r9, [r5, #28]
                            while (endpoint != UX_NULL)
 80105f8:	f1b9 0f00 	cmp.w	r9, #0
 80105fc:	d018      	beq.n	8010630 <_ux_device_stack_alternate_setting_set+0xec>
                                endpoint -> ux_slave_endpoint_status =  UX_UNUSED;
 80105fe:	464b      	mov	r3, r9
 8010600:	f04f 0a00 	mov.w	sl, #0
 8010604:	46a1      	mov	r9, r4
 8010606:	461c      	mov	r4, r3
                                _ux_device_stack_transfer_all_request_abort(endpoint, UX_TRANSFER_BUS_RESET);
 8010608:	2126      	movs	r1, #38	; 0x26
 801060a:	4620      	mov	r0, r4
 801060c:	f000 ff70 	bl	80114f0 <_ux_device_stack_transfer_all_request_abort>
                                dcd -> ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT, (VOID *) endpoint);
 8010610:	4622      	mov	r2, r4
 8010612:	69b3      	ldr	r3, [r6, #24]
 8010614:	210f      	movs	r1, #15
 8010616:	4630      	mov	r0, r6
 8010618:	4798      	blx	r3
                                next_endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
 801061a:	4623      	mov	r3, r4
 801061c:	6964      	ldr	r4, [r4, #20]
                                endpoint -> ux_slave_endpoint_state =  0;
 801061e:	e9c3 aa00 	strd	sl, sl, [r3]
                                endpoint -> ux_slave_endpoint_interface =  UX_NULL;
 8010622:	e9c3 aa05 	strd	sl, sl, [r3, #20]
                                endpoint -> ux_slave_endpoint_device =  UX_NULL;
 8010626:	f8c3 a01c 	str.w	sl, [r3, #28]
                            while (endpoint != UX_NULL)
 801062a:	2c00      	cmp	r4, #0
 801062c:	d1ec      	bne.n	8010608 <_ux_device_stack_alternate_setting_set+0xc4>
 801062e:	464c      	mov	r4, r9
                            interface_ptr -> ux_slave_interface_first_endpoint = UX_NULL;
 8010630:	2300      	movs	r3, #0
 8010632:	61eb      	str	r3, [r5, #28]
                            device_framework_length -=  (ULONG) *device_framework;
 8010634:	7823      	ldrb	r3, [r4, #0]
                            while (device_framework_length != 0)
 8010636:	1aff      	subs	r7, r7, r3
                            device_framework +=  (ULONG) *device_framework;
 8010638:	441c      	add	r4, r3
                            while (device_framework_length != 0)
 801063a:	d071      	beq.n	8010720 <_ux_device_stack_alternate_setting_set+0x1dc>
    device =  &_ux_system_slave -> ux_system_slave_device;
 801063c:	f106 0324 	add.w	r3, r6, #36	; 0x24
 8010640:	46a1      	mov	r9, r4
 8010642:	e9cd 7300 	strd	r7, r3, [sp]
                                    _ux_utility_descriptor_parse(device_framework,
 8010646:	f8df b120 	ldr.w	fp, [pc, #288]	; 8010768 <_ux_device_stack_alternate_setting_set+0x224>
 801064a:	e007      	b.n	801065c <_ux_device_stack_alternate_setting_set+0x118>
                                switch(descriptor_type)
 801064c:	2b02      	cmp	r3, #2
 801064e:	d067      	beq.n	8010720 <_ux_device_stack_alternate_setting_set+0x1dc>
                            while (device_framework_length != 0)
 8010650:	9b00      	ldr	r3, [sp, #0]
                                device_framework +=  descriptor_length;
 8010652:	44d1      	add	r9, sl
                            while (device_framework_length != 0)
 8010654:	ebb3 030a 	subs.w	r3, r3, sl
 8010658:	9300      	str	r3, [sp, #0]
 801065a:	d061      	beq.n	8010720 <_ux_device_stack_alternate_setting_set+0x1dc>
                                descriptor_type =  *(device_framework + 1);
 801065c:	f899 3001 	ldrb.w	r3, [r9, #1]
                                descriptor_length =  (ULONG) *device_framework;
 8010660:	f899 a000 	ldrb.w	sl, [r9]
                                switch(descriptor_type)
 8010664:	2b04      	cmp	r3, #4
 8010666:	d05b      	beq.n	8010720 <_ux_device_stack_alternate_setting_set+0x1dc>
 8010668:	2b05      	cmp	r3, #5
 801066a:	d1ef      	bne.n	801064c <_ux_device_stack_alternate_setting_set+0x108>
                                    endpoint = device -> ux_slave_device_endpoints_pool;
 801066c:	e9d6 4330 	ldrd	r4, r3, [r6, #192]	; 0xc0
                                    while (endpoints_pool_number != 0)
 8010670:	2b00      	cmp	r3, #0
 8010672:	d041      	beq.n	80106f8 <_ux_device_stack_alternate_setting_set+0x1b4>
 8010674:	9f00      	ldr	r7, [sp, #0]
 8010676:	e003      	b.n	8010680 <_ux_device_stack_alternate_setting_set+0x13c>
 8010678:	3b01      	subs	r3, #1
                                        endpoint++;
 801067a:	f104 0468 	add.w	r4, r4, #104	; 0x68
                                    while (endpoints_pool_number != 0)
 801067e:	d03b      	beq.n	80106f8 <_ux_device_stack_alternate_setting_set+0x1b4>
                                        if (endpoint ->    ux_slave_endpoint_status == UX_UNUSED)
 8010680:	6822      	ldr	r2, [r4, #0]
 8010682:	2a00      	cmp	r2, #0
 8010684:	d1f8      	bne.n	8010678 <_ux_device_stack_alternate_setting_set+0x134>
                                            endpoint ->    ux_slave_endpoint_status = UX_USED;
 8010686:	4623      	mov	r3, r4
 8010688:	9700      	str	r7, [sp, #0]
 801068a:	2701      	movs	r7, #1
                                    _ux_utility_descriptor_parse(device_framework,
 801068c:	2206      	movs	r2, #6
 801068e:	4659      	mov	r1, fp
                                            endpoint ->    ux_slave_endpoint_status = UX_USED;
 8010690:	f843 7b0c 	str.w	r7, [r3], #12
                                    _ux_utility_descriptor_parse(device_framework,
 8010694:	4648      	mov	r0, r9
 8010696:	f001 f81f 	bl	80116d8 <_ux_utility_descriptor_parse>
                                    if ((_ux_system_slave -> ux_system_slave_speed == UX_HIGH_SPEED_DEVICE) &&
 801069a:	f8d8 3000 	ldr.w	r3, [r8]
 801069e:	f8d3 1144 	ldr.w	r1, [r3, #324]	; 0x144
                                            endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize &
 80106a2:	8a23      	ldrh	r3, [r4, #16]
                                    if ((_ux_system_slave -> ux_system_slave_speed == UX_HIGH_SPEED_DEVICE) &&
 80106a4:	2902      	cmp	r1, #2
                                    max_transfer_length =
 80106a6:	f3c3 020a 	ubfx	r2, r3, #0, #11
                                    if ((_ux_system_slave -> ux_system_slave_speed == UX_HIGH_SPEED_DEVICE) &&
 80106aa:	d02f      	beq.n	801070c <_ux_device_stack_alternate_setting_set+0x1c8>
                                    endpoint -> ux_slave_endpoint_device =  device;
 80106ac:	9b01      	ldr	r3, [sp, #4]
                                    transfer_request -> ux_slave_transfer_request_transfer_length = max_transfer_length;
 80106ae:	6422      	str	r2, [r4, #64]	; 0x40
                                    endpoint -> ux_slave_endpoint_device =  device;
 80106b0:	61e3      	str	r3, [r4, #28]
                                    transfer_request -> ux_slave_transfer_request_timeout = UX_WAIT_FOREVER;
 80106b2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
                                    status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT, (VOID *) endpoint); 
 80106b6:	4622      	mov	r2, r4
                                    transfer_request -> ux_slave_transfer_request_timeout = UX_WAIT_FOREVER;
 80106b8:	6563      	str	r3, [r4, #84]	; 0x54
                                    status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT, (VOID *) endpoint); 
 80106ba:	210e      	movs	r1, #14
 80106bc:	4630      	mov	r0, r6
 80106be:	69b3      	ldr	r3, [r6, #24]
                                    transfer_request -> ux_slave_transfer_request_endpoint =  endpoint;
 80106c0:	62a4      	str	r4, [r4, #40]	; 0x28
                                    endpoint -> ux_slave_endpoint_interface =  interface_ptr;
 80106c2:	61a5      	str	r5, [r4, #24]
                                    status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT, (VOID *) endpoint); 
 80106c4:	4798      	blx	r3
                                    if (status != UX_SUCCESS)
 80106c6:	2800      	cmp	r0, #0
 80106c8:	d144      	bne.n	8010754 <_ux_device_stack_alternate_setting_set+0x210>
                                    if (interface_ptr -> ux_slave_interface_first_endpoint == UX_NULL)
 80106ca:	69eb      	ldr	r3, [r5, #28]
 80106cc:	b9b3      	cbnz	r3, 80106fc <_ux_device_stack_alternate_setting_set+0x1b8>
                                        interface_ptr -> ux_slave_interface_first_endpoint =  endpoint;
 80106ce:	61ec      	str	r4, [r5, #28]
 80106d0:	e7be      	b.n	8010650 <_ux_device_stack_alternate_setting_set+0x10c>
    }

    /* Return error completion.  */
    return(UX_ERROR);
 80106d2:	20ff      	movs	r0, #255	; 0xff
#endif
}
 80106d4:	b015      	add	sp, #84	; 0x54
 80106d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        return(UX_FUNCTION_NOT_SUPPORTED);
 80106da:	2054      	movs	r0, #84	; 0x54
}
 80106dc:	b015      	add	sp, #84	; 0x54
 80106de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        return(UX_SUCCESS);       
 80106e2:	2000      	movs	r0, #0
}
 80106e4:	b015      	add	sp, #84	; 0x54
 80106e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_INTERFACE_HANDLE_UNKNOWN);
 80106ea:	2002      	movs	r0, #2
 80106ec:	2252      	movs	r2, #82	; 0x52
 80106ee:	2107      	movs	r1, #7
 80106f0:	f000 ff76 	bl	80115e0 <_ux_system_error_handler>
        return(UX_INTERFACE_HANDLE_UNKNOWN);
 80106f4:	2052      	movs	r0, #82	; 0x52
 80106f6:	e7ed      	b.n	80106d4 <_ux_device_stack_alternate_setting_set+0x190>
                                        return(UX_MEMORY_INSUFFICIENT);
 80106f8:	2012      	movs	r0, #18
 80106fa:	e7eb      	b.n	80106d4 <_ux_device_stack_alternate_setting_set+0x190>
 80106fc:	9f00      	ldr	r7, [sp, #0]
                                        while (endpoint_link -> ux_slave_endpoint_next_endpoint != UX_NULL)
 80106fe:	461a      	mov	r2, r3
 8010700:	695b      	ldr	r3, [r3, #20]
 8010702:	2b00      	cmp	r3, #0
 8010704:	d1fb      	bne.n	80106fe <_ux_device_stack_alternate_setting_set+0x1ba>
                                        endpoint_link -> ux_slave_endpoint_next_endpoint =  endpoint;
 8010706:	9700      	str	r7, [sp, #0]
 8010708:	6154      	str	r4, [r2, #20]
 801070a:	e7a1      	b.n	8010650 <_ux_device_stack_alternate_setting_set+0x10c>
                                    if ((_ux_system_slave -> ux_system_slave_speed == UX_HIGH_SPEED_DEVICE) &&
 801070c:	7be1      	ldrb	r1, [r4, #15]
 801070e:	07c9      	lsls	r1, r1, #31
 8010710:	d5cc      	bpl.n	80106ac <_ux_device_stack_alternate_setting_set+0x168>
                                        if (n_trans)
 8010712:	f413 53c0 	ands.w	r3, r3, #6144	; 0x1800
                                            n_trans >>= UX_MAX_NUMBER_OF_TRANSACTIONS_SHIFT;
 8010716:	bf1c      	itt	ne
 8010718:	0adb      	lsrne	r3, r3, #11
                                            max_transfer_length *= n_trans;
 801071a:	fb03 2202 	mlane	r2, r3, r2, r2
 801071e:	e7c5      	b.n	80106ac <_ux_device_stack_alternate_setting_set+0x168>
                            _ux_utility_memory_copy(&interface_ptr -> ux_slave_interface_descriptor, &interface_descriptor, sizeof(UX_INTERFACE_DESCRIPTOR)); /* Use case of memcpy is verified. */
 8010720:	220c      	movs	r2, #12
 8010722:	a906      	add	r1, sp, #24
 8010724:	18a8      	adds	r0, r5, r2
 8010726:	f001 f90b 	bl	8011940 <_ux_utility_memory_copy>
                            class_ptr =  _ux_system_slave -> ux_system_slave_interface_class_array[interface_ptr -> ux_slave_interface_descriptor.bInterfaceNumber];
 801072a:	f8d8 3000 	ldr.w	r3, [r8]
 801072e:	7baa      	ldrb	r2, [r5, #14]
 8010730:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8010734:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
                            if (class_ptr == UX_NULL || class_ptr -> ux_slave_class_status == UX_UNUSED)
 8010738:	b153      	cbz	r3, 8010750 <_ux_device_stack_alternate_setting_set+0x20c>
 801073a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 801073c:	b142      	cbz	r2, 8010750 <_ux_device_stack_alternate_setting_set+0x20c>
                            class_command.ux_slave_class_command_request   =    UX_SLAVE_CLASS_COMMAND_CHANGE;
 801073e:	2106      	movs	r1, #6
                            status = class_ptr -> ux_slave_class_entry_function(&class_command);
 8010740:	6c5a      	ldr	r2, [r3, #68]	; 0x44
                            class_command.ux_slave_class_command_interface =   (VOID *) interface_ptr;
 8010742:	950b      	str	r5, [sp, #44]	; 0x2c
                            class_command.ux_slave_class_command_class_ptr =  class_ptr;
 8010744:	9311      	str	r3, [sp, #68]	; 0x44
                            class_ptr -> ux_slave_class_interface = interface_ptr;
 8010746:	661d      	str	r5, [r3, #96]	; 0x60
                            status = class_ptr -> ux_slave_class_entry_function(&class_command);
 8010748:	a809      	add	r0, sp, #36	; 0x24
                            class_command.ux_slave_class_command_request   =    UX_SLAVE_CLASS_COMMAND_CHANGE;
 801074a:	9109      	str	r1, [sp, #36]	; 0x24
                            status = class_ptr -> ux_slave_class_entry_function(&class_command);
 801074c:	4790      	blx	r2
                            return(status); 
 801074e:	e7c1      	b.n	80106d4 <_ux_device_stack_alternate_setting_set+0x190>
                                return (UX_NO_CLASS_MATCH);
 8010750:	2057      	movs	r0, #87	; 0x57
 8010752:	e7bf      	b.n	80106d4 <_ux_device_stack_alternate_setting_set+0x190>
                                        endpoint -> ux_slave_endpoint_status = UX_UNUSED;
 8010754:	2300      	movs	r3, #0
 8010756:	6023      	str	r3, [r4, #0]
                                        return(status);
 8010758:	e7bc      	b.n	80106d4 <_ux_device_stack_alternate_setting_set+0x190>
 801075a:	bf00      	nop
 801075c:	20000234 	.word	0x20000234
 8010760:	20000254 	.word	0x20000254
 8010764:	2000b408 	.word	0x2000b408
 8010768:	2000024c 	.word	0x2000024c

0801076c <_ux_device_stack_class_register>:
UINT  _ux_device_stack_class_register(UCHAR *class_name,
                        UINT (*class_entry_function)(struct UX_SLAVE_CLASS_COMMAND_STRUCT *),
                        ULONG configuration_number,
                        ULONG interface_number,
                        VOID *parameter)
{
 801076c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

UX_SLAVE_CLASS              *class_inst;
UINT                        status;
UX_SLAVE_CLASS_COMMAND      command;
UINT                        class_name_length =  0;
 8010770:	2400      	movs	r4, #0
{
 8010772:	b08c      	sub	sp, #48	; 0x30
 8010774:	460d      	mov	r5, r1
 8010776:	4617      	mov	r7, r2
ULONG                       class_index;
#endif


    /* Get the length of the class name (exclude null-terminator).  */
    status =  _ux_utility_string_length_check(class_name, &class_name_length, UX_MAX_CLASS_NAME_LENGTH);
 8010778:	4669      	mov	r1, sp
 801077a:	223f      	movs	r2, #63	; 0x3f
{
 801077c:	4680      	mov	r8, r0
 801077e:	461e      	mov	r6, r3
UINT                        class_name_length =  0;
 8010780:	9400      	str	r4, [sp, #0]
    status =  _ux_utility_string_length_check(class_name, &class_name_length, UX_MAX_CLASS_NAME_LENGTH);
 8010782:	f001 f915 	bl	80119b0 <_ux_utility_string_length_check>
    if (status)
 8010786:	b9f8      	cbnz	r0, 80107c8 <_ux_device_stack_class_register+0x5c>

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_CLASS_REGISTER, class_name, interface_number, parameter, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get first class.  */
    class_inst =  _ux_system_slave -> ux_system_slave_class_array;
 8010788:	4b15      	ldr	r3, [pc, #84]	; (80107e0 <_ux_device_stack_class_register+0x74>)
 801078a:	681a      	ldr	r2, [r3, #0]
 801078c:	e9d2 343f 	ldrd	r3, r4, [r2, #252]	; 0xfc

#if UX_MAX_SLAVE_CLASS_DRIVER > 1
    /* We need to parse the class table to find an empty spot.  */
    for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
 8010790:	b923      	cbnz	r3, 801079c <_ux_device_stack_class_register+0x30>
 8010792:	e01c      	b.n	80107ce <_ux_device_stack_class_register+0x62>
 8010794:	4298      	cmp	r0, r3
            return(UX_SUCCESS);
        }

#if UX_MAX_SLAVE_CLASS_DRIVER > 1
        /* Move to the next class.  */
        class_inst ++;
 8010796:	f104 0464 	add.w	r4, r4, #100	; 0x64
    for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
 801079a:	d018      	beq.n	80107ce <_ux_device_stack_class_register+0x62>
        if (class_inst -> ux_slave_class_status == UX_UNUSED)
 801079c:	6c22      	ldr	r2, [r4, #64]	; 0x40
    for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
 801079e:	3001      	adds	r0, #1
        if (class_inst -> ux_slave_class_status == UX_UNUSED)
 80107a0:	2a00      	cmp	r2, #0
 80107a2:	d1f7      	bne.n	8010794 <_ux_device_stack_class_register+0x28>
            _ux_utility_memory_copy(class_inst -> ux_slave_class_name, class_name, class_name_length + 1); /* Use case of memcpy is verified. */
 80107a4:	9a00      	ldr	r2, [sp, #0]
 80107a6:	4620      	mov	r0, r4
 80107a8:	3201      	adds	r2, #1
 80107aa:	4641      	mov	r1, r8
 80107ac:	f001 f8c8 	bl	8011940 <_ux_utility_memory_copy>
            command.ux_slave_class_command_request    =  UX_SLAVE_CLASS_COMMAND_INITIALIZE;
 80107b0:	2305      	movs	r3, #5
            class_inst -> ux_slave_class_interface_parameter =  parameter;
 80107b2:	9a12      	ldr	r2, [sp, #72]	; 0x48
            class_inst -> ux_slave_class_interface_number =  interface_number;
 80107b4:	e9c4 6716 	strd	r6, r7, [r4, #88]	; 0x58
            class_inst -> ux_slave_class_entry_function =  class_entry_function;
 80107b8:	6465      	str	r5, [r4, #68]	; 0x44
            class_inst -> ux_slave_class_interface_parameter =  parameter;
 80107ba:	6562      	str	r2, [r4, #84]	; 0x54
            status = class_entry_function(&command);
 80107bc:	a801      	add	r0, sp, #4
            command.ux_slave_class_command_class_ptr  =  class_inst;
 80107be:	e9cd 4209 	strd	r4, r2, [sp, #36]	; 0x24
            command.ux_slave_class_command_request    =  UX_SLAVE_CLASS_COMMAND_INITIALIZE;
 80107c2:	9301      	str	r3, [sp, #4]
            status = class_entry_function(&command);
 80107c4:	47a8      	blx	r5
            if (status != UX_SUCCESS)
 80107c6:	b130      	cbz	r0, 80107d6 <_ux_device_stack_class_register+0x6a>
    }    
#endif

    /* No more entries in the class table.  */
    return(UX_MEMORY_INSUFFICIENT);
}
 80107c8:	b00c      	add	sp, #48	; 0x30
 80107ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return(UX_MEMORY_INSUFFICIENT);
 80107ce:	2012      	movs	r0, #18
}
 80107d0:	b00c      	add	sp, #48	; 0x30
 80107d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            class_inst -> ux_slave_class_status = UX_USED;
 80107d6:	2301      	movs	r3, #1
 80107d8:	6423      	str	r3, [r4, #64]	; 0x40
}
 80107da:	b00c      	add	sp, #48	; 0x30
 80107dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80107e0:	2000b408 	.word	0x2000b408

080107e4 <_ux_device_stack_clear_feature>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_clear_feature(ULONG request_type, ULONG request_value, ULONG request_index)
{
 80107e4:	b538      	push	{r3, r4, r5, lr}

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_CLEAR_FEATURE, request_type, request_value, request_index, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 80107e6:	4b19      	ldr	r3, [pc, #100]	; (801084c <_ux_device_stack_clear_feature+0x68>)

    /* Get the control endpoint for the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;

    /* The request can be for either the device or the endpoint.  */
    switch (request_type & UX_REQUEST_TARGET)
 80107e8:	f010 0003 	ands.w	r0, r0, #3
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 80107ec:	681d      	ldr	r5, [r3, #0]
    switch (request_type & UX_REQUEST_TARGET)
 80107ee:	d009      	beq.n	8010804 <_ux_device_stack_clear_feature+0x20>
 80107f0:	2802      	cmp	r0, #2
 80107f2:	d00f      	beq.n	8010814 <_ux_device_stack_clear_feature+0x30>

    /* We get here when the endpoint is wrong. Should not happen though.  */
    default:
        
        /* We stall the command.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 80107f4:	2114      	movs	r1, #20
 80107f6:	4628      	mov	r0, r5
 80107f8:	69ab      	ldr	r3, [r5, #24]
 80107fa:	f105 023c 	add.w	r2, r5, #60	; 0x3c
 80107fe:	4798      	blx	r3
    
        /* No more work to do here.  The command failed but the upper layer does not depend on it.  */
        return(UX_SUCCESS);            
 8010800:	2000      	movs	r0, #0
    }

    /* Return the function status.  */
    return(UX_SUCCESS);
}
 8010802:	bd38      	pop	{r3, r4, r5, pc}
        if (request_value == UX_REQUEST_FEATURE_DEVICE_REMOTE_WAKEUP)
 8010804:	2901      	cmp	r1, #1
 8010806:	d1fc      	bne.n	8010802 <_ux_device_stack_clear_feature+0x1e>
            if (_ux_system_slave -> ux_system_slave_remote_wakeup_capability)
 8010808:	f8d5 314c 	ldr.w	r3, [r5, #332]	; 0x14c
 801080c:	b1db      	cbz	r3, 8010846 <_ux_device_stack_clear_feature+0x62>
                _ux_system_slave -> ux_system_slave_remote_wakeup_enabled = UX_FALSE;
 801080e:	f8c5 0150 	str.w	r0, [r5, #336]	; 0x150
}
 8010812:	bd38      	pop	{r3, r4, r5, pc}
        interface_ptr =  device -> ux_slave_device_first_interface;
 8010814:	f8d5 10b4 	ldr.w	r1, [r5, #180]	; 0xb4
        while (interface_ptr != UX_NULL)
 8010818:	2900      	cmp	r1, #0
 801081a:	d0eb      	beq.n	80107f4 <_ux_device_stack_clear_feature+0x10>
            endpoint_target =  interface_ptr -> ux_slave_interface_first_endpoint;
 801081c:	69cc      	ldr	r4, [r1, #28]
            while (endpoint_target != UX_NULL)
 801081e:	b914      	cbnz	r4, 8010826 <_ux_device_stack_clear_feature+0x42>
 8010820:	e00d      	b.n	801083e <_ux_device_stack_clear_feature+0x5a>
                endpoint_target =  endpoint_target -> ux_slave_endpoint_next_endpoint;
 8010822:	6964      	ldr	r4, [r4, #20]
            while (endpoint_target != UX_NULL)
 8010824:	b15c      	cbz	r4, 801083e <_ux_device_stack_clear_feature+0x5a>
                if (endpoint_target -> ux_slave_endpoint_descriptor.bEndpointAddress == request_index)
 8010826:	7ba3      	ldrb	r3, [r4, #14]
 8010828:	4293      	cmp	r3, r2
 801082a:	d1fa      	bne.n	8010822 <_ux_device_stack_clear_feature+0x3e>
                    dcd -> ux_slave_dcd_function(dcd, UX_DCD_RESET_ENDPOINT, endpoint_target);
 801082c:	69ab      	ldr	r3, [r5, #24]
 801082e:	4622      	mov	r2, r4
 8010830:	2110      	movs	r1, #16
 8010832:	4628      	mov	r0, r5
 8010834:	4798      	blx	r3
                    endpoint_target -> ux_slave_endpoint_state = UX_ENDPOINT_RESET;
 8010836:	2300      	movs	r3, #0
                    return(UX_SUCCESS);
 8010838:	4618      	mov	r0, r3
                    endpoint_target -> ux_slave_endpoint_state = UX_ENDPOINT_RESET;
 801083a:	6063      	str	r3, [r4, #4]
}
 801083c:	bd38      	pop	{r3, r4, r5, pc}
            interface_ptr =  interface_ptr -> ux_slave_interface_next_interface;
 801083e:	6989      	ldr	r1, [r1, #24]
        while (interface_ptr != UX_NULL)
 8010840:	2900      	cmp	r1, #0
 8010842:	d1eb      	bne.n	801081c <_ux_device_stack_clear_feature+0x38>
 8010844:	e7d6      	b.n	80107f4 <_ux_device_stack_clear_feature+0x10>
                return (UX_FUNCTION_NOT_SUPPORTED);
 8010846:	2054      	movs	r0, #84	; 0x54
}
 8010848:	bd38      	pop	{r3, r4, r5, pc}
 801084a:	bf00      	nop
 801084c:	2000b408 	.word	0x2000b408

08010850 <_ux_device_stack_configuration_get>:

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_CONFIGURATION_GET, device -> ux_slave_device_configuration_selected, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Set the phase of the transfer to data out.  */
    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 8010850:	2103      	movs	r1, #3

    /* Send the descriptor with the appropriate length to the host.  */
    status =  _ux_device_stack_transfer_request(transfer_request, 1, 1);
 8010852:	2201      	movs	r2, #1
    device =  &_ux_system_slave -> ux_system_slave_device;
 8010854:	4b07      	ldr	r3, [pc, #28]	; (8010874 <_ux_device_stack_configuration_get+0x24>)
{
 8010856:	b410      	push	{r4}
    device =  &_ux_system_slave -> ux_system_slave_device;
 8010858:	681b      	ldr	r3, [r3, #0]
    *transfer_request -> ux_slave_transfer_request_data_pointer =
 801085a:	6e98      	ldr	r0, [r3, #104]	; 0x68
                (UCHAR) device -> ux_slave_device_configuration_selected;
 801085c:	f8d3 40a4 	ldr.w	r4, [r3, #164]	; 0xa4
 8010860:	7004      	strb	r4, [r0, #0]

    /* Return the function status.  */
    return(status);
}
 8010862:	f85d 4b04 	ldr.w	r4, [sp], #4
    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 8010866:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
    status =  _ux_device_stack_transfer_request(transfer_request, 1, 1);
 801086a:	f103 005c 	add.w	r0, r3, #92	; 0x5c
 801086e:	4611      	mov	r1, r2
 8010870:	f000 be44 	b.w	80114fc <_ux_device_stack_transfer_request>
 8010874:	2000b408 	.word	0x2000b408

08010878 <_ux_device_stack_configuration_set>:
UX_SLAVE_DCD                    *dcd;
UCHAR *                         device_framework;
ULONG                           device_framework_length;
ULONG                           descriptor_length;
UCHAR                           descriptor_type;
UX_CONFIGURATION_DESCRIPTOR     configuration_descriptor = { 0 };
 8010878:	2300      	movs	r3, #0
{
 801087a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_CONFIGURATION_SET, configuration_value, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801087e:	f8df a23c 	ldr.w	sl, [pc, #572]	; 8010abc <_ux_device_stack_configuration_set+0x244>
{
 8010882:	b097      	sub	sp, #92	; 0x5c
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8010884:	f8da 7000 	ldr.w	r7, [sl]
UX_CONFIGURATION_DESCRIPTOR     configuration_descriptor = { 0 };
 8010888:	e9cd 3305 	strd	r3, r3, [sp, #20]
    
    /* Reset the IAD flag.  */
    iad_flag =  UX_FALSE;

    /* If the configuration value is already selected, keep it.  */
    if (device -> ux_slave_device_configuration_selected == configuration_value)
 801088c:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
UX_CONFIGURATION_DESCRIPTOR     configuration_descriptor = { 0 };
 8010890:	9307      	str	r3, [sp, #28]
    if (device -> ux_slave_device_configuration_selected == configuration_value)
 8010892:	4282      	cmp	r2, r0
 8010894:	f000 809d 	beq.w	80109d2 <_ux_device_stack_configuration_set+0x15a>
        return(UX_SUCCESS);

    /* We may have multiple configurations !, the index will tell us what
       configuration descriptor we need to return.  */
    device_framework = _ux_system_slave -> ux_system_slave_device_framework;
    device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length;
 8010898:	e9d7 4633 	ldrd	r4, r6, [r7, #204]	; 0xcc

    /* Parse the device framework and locate a configuration descriptor.  */
    while (device_framework_length != 0)
 801089c:	4680      	mov	r8, r0
 801089e:	2e00      	cmp	r6, #0
 80108a0:	f000 8086 	beq.w	80109b0 <_ux_device_stack_configuration_set+0x138>

        /* Check if this is a configuration descriptor.  */
        if (descriptor_type == UX_CONFIGURATION_DESCRIPTOR_ITEM)
        {
            /* Parse the descriptor in something more readable.  */
            _ux_utility_descriptor_parse(device_framework,
 80108a4:	f8df 920c 	ldr.w	r9, [pc, #524]	; 8010ab4 <_ux_device_stack_configuration_set+0x23c>
 80108a8:	e002      	b.n	80108b0 <_ux_device_stack_configuration_set+0x38>
    while (device_framework_length != 0)
 80108aa:	1b76      	subs	r6, r6, r5
        }

        /* Adjust what is left of the device framework.  */
        device_framework_length -= descriptor_length;
        /* Point to the next descriptor.  */
        device_framework += descriptor_length;
 80108ac:	442c      	add	r4, r5
    while (device_framework_length != 0)
 80108ae:	d07f      	beq.n	80109b0 <_ux_device_stack_configuration_set+0x138>
        if (descriptor_type == UX_CONFIGURATION_DESCRIPTOR_ITEM)
 80108b0:	7863      	ldrb	r3, [r4, #1]
        descriptor_length =  (ULONG) *device_framework;
 80108b2:	7825      	ldrb	r5, [r4, #0]
        if (descriptor_type == UX_CONFIGURATION_DESCRIPTOR_ITEM)
 80108b4:	2b02      	cmp	r3, #2
 80108b6:	d1f8      	bne.n	80108aa <_ux_device_stack_configuration_set+0x32>
            _ux_utility_descriptor_parse(device_framework,
 80108b8:	ab05      	add	r3, sp, #20
 80108ba:	4620      	mov	r0, r4
 80108bc:	2208      	movs	r2, #8
 80108be:	4649      	mov	r1, r9
 80108c0:	f000 ff0a 	bl	80116d8 <_ux_utility_descriptor_parse>
            if (configuration_descriptor.bConfigurationValue == configuration_value)
 80108c4:	f89d 3019 	ldrb.w	r3, [sp, #25]
 80108c8:	4543      	cmp	r3, r8
 80108ca:	d1ee      	bne.n	80108aa <_ux_device_stack_configuration_set+0x32>
    /* Configuration not found. */
    if (device_framework_length == 0 && configuration_value != 0)
        return(UX_ERROR);

    /* We unmount the configuration if there is previous configuration selected. */
    if (device -> ux_slave_device_configuration_selected)
 80108cc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80108d0:	2b00      	cmp	r3, #0
 80108d2:	f040 8083 	bne.w	80109dc <_ux_device_stack_configuration_set+0x164>
#endif

    }

    /* No configuration is selected.  */
    device -> ux_slave_device_configuration_selected =  0;
 80108d6:	2500      	movs	r5, #0

    /* Mark the device as attached now. */
    device -> ux_slave_device_state =  UX_DEVICE_ATTACHED;
 80108d8:	2201      	movs	r2, #1

    /* The DCD needs to update the device state too.  */
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CHANGE_STATE, (VOID *) UX_DEVICE_ATTACHED);
 80108da:	2113      	movs	r1, #19
 80108dc:	4638      	mov	r0, r7
 80108de:	69bb      	ldr	r3, [r7, #24]
    device -> ux_slave_device_configuration_selected =  0;
 80108e0:	f8c7 50a4 	str.w	r5, [r7, #164]	; 0xa4
    device -> ux_slave_device_state =  UX_DEVICE_ATTACHED;
 80108e4:	627a      	str	r2, [r7, #36]	; 0x24
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CHANGE_STATE, (VOID *) UX_DEVICE_ATTACHED);
 80108e6:	4798      	blx	r3

    /* If the host tries to unconfigure, we are done. */
    if (configuration_value == 0)
 80108e8:	f1b8 0f00 	cmp.w	r8, #0
 80108ec:	d071      	beq.n	80109d2 <_ux_device_stack_configuration_set+0x15a>
    /* Memorize the configuration selected.  */
    device -> ux_slave_device_configuration_selected =  configuration_value;

    /* We have found the configuration value requested by the host.
       Create the configuration descriptor and attach it to the device.  */
    _ux_utility_descriptor_parse(device_framework,
 80108ee:	4971      	ldr	r1, [pc, #452]	; (8010ab4 <_ux_device_stack_configuration_set+0x23c>)
 80108f0:	2208      	movs	r2, #8
 80108f2:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80108f6:	4620      	mov	r0, r4
    device -> ux_slave_device_configuration_selected =  configuration_value;
 80108f8:	f8c7 80a4 	str.w	r8, [r7, #164]	; 0xa4
    _ux_utility_descriptor_parse(device_framework,
 80108fc:	f000 feec 	bl	80116d8 <_ux_utility_descriptor_parse>
                _ux_system_configuration_descriptor_structure,
                UX_CONFIGURATION_DESCRIPTOR_ENTRIES,
                (UCHAR *) &device -> ux_slave_device_configuration_descriptor);

    /* Configuration character D6 is for Self-powered */
    _ux_system_slave -> ux_system_slave_power_state = (configuration_descriptor.bmAttributes & 0x40) ? UX_DEVICE_SELF_POWERED : UX_DEVICE_BUS_POWERED;
 8010900:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8010904:	f8da 2000 	ldr.w	r2, [sl]
 8010908:	f013 0f40 	tst.w	r3, #64	; 0x40
 801090c:	bf14      	ite	ne
 801090e:	2102      	movne	r1, #2
 8010910:	2101      	moveq	r1, #1

    /* Configuration character D5 is for Remote Wakeup */
    _ux_system_slave -> ux_system_slave_remote_wakeup_capability = (configuration_descriptor.bmAttributes & 0x20) ? UX_TRUE : UX_FALSE;

    /* Search only in current configuration */
    device_framework_length =  configuration_descriptor.wTotalLength;
 8010912:	f8bd 6016 	ldrh.w	r6, [sp, #22]
    _ux_system_slave -> ux_system_slave_remote_wakeup_capability = (configuration_descriptor.bmAttributes & 0x20) ? UX_TRUE : UX_FALSE;
 8010916:	f3c3 1340 	ubfx	r3, r3, #5, #1
    _ux_system_slave -> ux_system_slave_power_state = (configuration_descriptor.bmAttributes & 0x40) ? UX_DEVICE_SELF_POWERED : UX_DEVICE_BUS_POWERED;
 801091a:	e9c2 1352 	strd	r1, r3, [r2, #328]	; 0x148

    /*  We need to scan all the interface descriptors following this
        configuration descriptor and enable all endpoints associated
        with the default alternate setting of each interface.  */
    while (device_framework_length != 0)
 801091e:	b1be      	cbz	r6, 8010950 <_ux_device_stack_configuration_set+0xd8>
UX_SLAVE_CLASS                  *current_class =  UX_NULL;
 8010920:	e9cd 8501 	strd	r8, r5, [sp, #4]
ULONG                           iad_number_interfaces =  0;
 8010924:	46ab      	mov	fp, r5
    iad_flag =  UX_FALSE;
 8010926:	46a9      	mov	r9, r5
UX_SLAVE_CLASS                  *current_class =  UX_NULL;
 8010928:	46a8      	mov	r8, r5
 801092a:	e004      	b.n	8010936 <_ux_device_stack_configuration_set+0xbe>
            /* Get the number of interfaces we have in the IAD. */
            iad_number_interfaces = (ULONG)  *(device_framework + 3);
        }

        /* Check if this is an interface descriptor.  */
        if(descriptor_type == UX_INTERFACE_DESCRIPTOR_ITEM)
 801092c:	2b04      	cmp	r3, #4
 801092e:	d01a      	beq.n	8010966 <_ux_device_stack_configuration_set+0xee>
    while (device_framework_length != 0)
 8010930:	1b76      	subs	r6, r6, r5

        /* Adjust what is left of the device framework.  */
        device_framework_length -=  descriptor_length;

        /* Point to the next descriptor.  */
        device_framework +=  descriptor_length;
 8010932:	442c      	add	r4, r5
    while (device_framework_length != 0)
 8010934:	d00c      	beq.n	8010950 <_ux_device_stack_configuration_set+0xd8>
        descriptor_type =  *(device_framework + 1);
 8010936:	7863      	ldrb	r3, [r4, #1]
        descriptor_length =  (ULONG) *device_framework;
 8010938:	7825      	ldrb	r5, [r4, #0]
        if(descriptor_type == UX_INTERFACE_ASSOCIATION_DESCRIPTOR_ITEM)
 801093a:	2b0b      	cmp	r3, #11
 801093c:	d1f6      	bne.n	801092c <_ux_device_stack_configuration_set+0xb4>
    while (device_framework_length != 0)
 801093e:	1b76      	subs	r6, r6, r5
            iad_first_interface = (ULONG)  *(device_framework + 2);
 8010940:	f894 8002 	ldrb.w	r8, [r4, #2]
            iad_number_interfaces = (ULONG)  *(device_framework + 3);
 8010944:	f894 b003 	ldrb.w	fp, [r4, #3]
            iad_flag = UX_TRUE;
 8010948:	f04f 0901 	mov.w	r9, #1
        device_framework +=  descriptor_length;
 801094c:	442c      	add	r4, r5
    while (device_framework_length != 0)
 801094e:	d1f2      	bne.n	8010936 <_ux_device_stack_configuration_set+0xbe>
    }

    /* Mark the device as configured now. */
    device -> ux_slave_device_state =  UX_DEVICE_CONFIGURED;
 8010950:	2203      	movs	r2, #3

    /* The DCD needs to update the device state too.  */
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CHANGE_STATE, (VOID *) UX_DEVICE_CONFIGURED);

    /* Configuration mounted. */
    return(UX_SUCCESS);
 8010952:	2500      	movs	r5, #0
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CHANGE_STATE, (VOID *) UX_DEVICE_CONFIGURED);
 8010954:	2113      	movs	r1, #19
 8010956:	4638      	mov	r0, r7
 8010958:	69bb      	ldr	r3, [r7, #24]
    device -> ux_slave_device_state =  UX_DEVICE_CONFIGURED;
 801095a:	627a      	str	r2, [r7, #36]	; 0x24
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CHANGE_STATE, (VOID *) UX_DEVICE_CONFIGURED);
 801095c:	4798      	blx	r3
}
 801095e:	4628      	mov	r0, r5
 8010960:	b017      	add	sp, #92	; 0x5c
 8010962:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            _ux_utility_descriptor_parse(device_framework,
 8010966:	ab08      	add	r3, sp, #32
 8010968:	2209      	movs	r2, #9
 801096a:	4620      	mov	r0, r4
 801096c:	4952      	ldr	r1, [pc, #328]	; (8010ab8 <_ux_device_stack_configuration_set+0x240>)
 801096e:	f000 feb3 	bl	80116d8 <_ux_utility_descriptor_parse>
            if (interface_descriptor.bAlternateSetting == 0)
 8010972:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8010976:	2b00      	cmp	r3, #0
 8010978:	d1da      	bne.n	8010930 <_ux_device_stack_configuration_set+0xb8>
                if (iad_flag == UX_TRUE)
 801097a:	f1b9 0f00 	cmp.w	r9, #0
 801097e:	d050      	beq.n	8010a22 <_ux_device_stack_configuration_set+0x1aa>
                    if (interface_descriptor.bInterfaceNumber == iad_first_interface)
 8010980:	f89d 0022 	ldrb.w	r0, [sp, #34]	; 0x22
 8010984:	4540      	cmp	r0, r8
 8010986:	d071      	beq.n	8010a6c <_ux_device_stack_configuration_set+0x1f4>
                        _ux_system_slave -> ux_system_slave_interface_class_array[interface_descriptor.bInterfaceNumber] = current_class;
 8010988:	f8da 3000 	ldr.w	r3, [sl]
 801098c:	9a02      	ldr	r2, [sp, #8]
 801098e:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8010992:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
                    if (iad_number_interfaces == 0)
 8010996:	f1bb 0b01 	subs.w	fp, fp, #1
 801099a:	bf14      	ite	ne
 801099c:	f04f 0901 	movne.w	r9, #1
 80109a0:	f04f 0900 	moveq.w	r9, #0
                _ux_device_stack_interface_set(device_framework, device_framework_length, 0);
 80109a4:	2200      	movs	r2, #0
 80109a6:	4631      	mov	r1, r6
 80109a8:	4620      	mov	r0, r4
 80109aa:	f000 fc65 	bl	8011278 <_ux_device_stack_interface_set>
 80109ae:	e7bf      	b.n	8010930 <_ux_device_stack_configuration_set+0xb8>
    if (device_framework_length == 0 && configuration_value != 0)
 80109b0:	f1b8 0f00 	cmp.w	r8, #0
 80109b4:	d158      	bne.n	8010a68 <_ux_device_stack_configuration_set+0x1f0>
    if (device -> ux_slave_device_configuration_selected)
 80109b6:	f8d7 50a4 	ldr.w	r5, [r7, #164]	; 0xa4
 80109ba:	b345      	cbz	r5, 8010a0e <_ux_device_stack_configuration_set+0x196>
        interface_ptr =  device -> ux_slave_device_first_interface;
 80109bc:	f8d7 50b4 	ldr.w	r5, [r7, #180]	; 0xb4
        while (interface_ptr != UX_NULL)
 80109c0:	b98d      	cbnz	r5, 80109e6 <_ux_device_stack_configuration_set+0x16e>
    device -> ux_slave_device_state =  UX_DEVICE_ATTACHED;
 80109c2:	2201      	movs	r2, #1
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CHANGE_STATE, (VOID *) UX_DEVICE_ATTACHED);
 80109c4:	2113      	movs	r1, #19
 80109c6:	4638      	mov	r0, r7
 80109c8:	69bb      	ldr	r3, [r7, #24]
    device -> ux_slave_device_configuration_selected =  0;
 80109ca:	f8c7 80a4 	str.w	r8, [r7, #164]	; 0xa4
    device -> ux_slave_device_state =  UX_DEVICE_ATTACHED;
 80109ce:	627a      	str	r2, [r7, #36]	; 0x24
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CHANGE_STATE, (VOID *) UX_DEVICE_ATTACHED);
 80109d0:	4798      	blx	r3
        return(UX_SUCCESS);
 80109d2:	2500      	movs	r5, #0
}
 80109d4:	4628      	mov	r0, r5
 80109d6:	b017      	add	sp, #92	; 0x5c
 80109d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        interface_ptr =  device -> ux_slave_device_first_interface;
 80109dc:	f8d7 50b4 	ldr.w	r5, [r7, #180]	; 0xb4
        while (interface_ptr != UX_NULL)
 80109e0:	2d00      	cmp	r5, #0
 80109e2:	f43f af78 	beq.w	80108d6 <_ux_device_stack_configuration_set+0x5e>
            class_command.ux_slave_class_command_request =   UX_SLAVE_CLASS_COMMAND_DEACTIVATE;
 80109e6:	f04f 0903 	mov.w	r9, #3
 80109ea:	e000      	b.n	80109ee <_ux_device_stack_configuration_set+0x176>
 80109ec:	4635      	mov	r5, r6
            class_inst =  interface_ptr -> ux_slave_interface_class;
 80109ee:	686b      	ldr	r3, [r5, #4]
            class_command.ux_slave_class_command_request =   UX_SLAVE_CLASS_COMMAND_DEACTIVATE;
 80109f0:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
            class_command.ux_slave_class_command_interface =  (VOID *) interface_ptr;
 80109f4:	950d      	str	r5, [sp, #52]	; 0x34
            class_command.ux_slave_class_command_class_ptr =  class_inst;
 80109f6:	9313      	str	r3, [sp, #76]	; 0x4c
            if (class_inst != UX_NULL)
 80109f8:	b113      	cbz	r3, 8010a00 <_ux_device_stack_configuration_set+0x188>
                class_inst -> ux_slave_class_entry_function(&class_command);
 80109fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80109fc:	a80b      	add	r0, sp, #44	; 0x2c
 80109fe:	4798      	blx	r3
            next_interface =  interface_ptr -> ux_slave_interface_next_interface;
 8010a00:	69ae      	ldr	r6, [r5, #24]
            _ux_device_stack_interface_delete(interface_ptr);
 8010a02:	4628      	mov	r0, r5
 8010a04:	f000 fc10 	bl	8011228 <_ux_device_stack_interface_delete>
        while (interface_ptr != UX_NULL)
 8010a08:	2e00      	cmp	r6, #0
 8010a0a:	d1ef      	bne.n	80109ec <_ux_device_stack_configuration_set+0x174>
 8010a0c:	e763      	b.n	80108d6 <_ux_device_stack_configuration_set+0x5e>
    device -> ux_slave_device_state =  UX_DEVICE_ATTACHED;
 8010a0e:	2201      	movs	r2, #1
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CHANGE_STATE, (VOID *) UX_DEVICE_ATTACHED);
 8010a10:	2113      	movs	r1, #19
 8010a12:	4638      	mov	r0, r7
 8010a14:	69bb      	ldr	r3, [r7, #24]
    device -> ux_slave_device_state =  UX_DEVICE_ATTACHED;
 8010a16:	627a      	str	r2, [r7, #36]	; 0x24
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CHANGE_STATE, (VOID *) UX_DEVICE_ATTACHED);
 8010a18:	4798      	blx	r3
}
 8010a1a:	4628      	mov	r0, r5
 8010a1c:	b017      	add	sp, #92	; 0x5c
 8010a1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                    class_inst =  _ux_system_slave -> ux_system_slave_class_array;
 8010a22:	f8da 1000 	ldr.w	r1, [sl]
 8010a26:	e9d1 033f 	ldrd	r0, r3, [r1, #252]	; 0xfc
                    for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
 8010a2a:	2800      	cmp	r0, #0
 8010a2c:	d040      	beq.n	8010ab0 <_ux_device_stack_configuration_set+0x238>
 8010a2e:	464a      	mov	r2, r9
                            if ((interface_descriptor.bInterfaceNumber == class_inst -> ux_slave_class_interface_number) &&
 8010a30:	468e      	mov	lr, r1
 8010a32:	f89d c022 	ldrb.w	ip, [sp, #34]	; 0x22
 8010a36:	9403      	str	r4, [sp, #12]
 8010a38:	e003      	b.n	8010a42 <_ux_device_stack_configuration_set+0x1ca>
                    for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
 8010a3a:	4282      	cmp	r2, r0
                        class_inst ++;
 8010a3c:	f103 0364 	add.w	r3, r3, #100	; 0x64
                    for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
 8010a40:	d010      	beq.n	8010a64 <_ux_device_stack_configuration_set+0x1ec>
                        if (class_inst -> ux_slave_class_status == UX_USED)
 8010a42:	6c19      	ldr	r1, [r3, #64]	; 0x40
                    for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
 8010a44:	3201      	adds	r2, #1
                        if (class_inst -> ux_slave_class_status == UX_USED)
 8010a46:	2901      	cmp	r1, #1
 8010a48:	d1f7      	bne.n	8010a3a <_ux_device_stack_configuration_set+0x1c2>
                            if ((interface_descriptor.bInterfaceNumber == class_inst -> ux_slave_class_interface_number) &&
 8010a4a:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8010a4c:	458c      	cmp	ip, r1
 8010a4e:	d1f4      	bne.n	8010a3a <_ux_device_stack_configuration_set+0x1c2>
 8010a50:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8010a52:	9c01      	ldr	r4, [sp, #4]
 8010a54:	42a1      	cmp	r1, r4
 8010a56:	d1f0      	bne.n	8010a3a <_ux_device_stack_configuration_set+0x1c2>
                                _ux_system_slave -> ux_system_slave_interface_class_array[interface_descriptor.bInterfaceNumber] = class_inst;
 8010a58:	eb0e 0c8c 	add.w	ip, lr, ip, lsl #2
 8010a5c:	9c03      	ldr	r4, [sp, #12]
 8010a5e:	f8cc 3104 	str.w	r3, [ip, #260]	; 0x104
                                break;
 8010a62:	e79f      	b.n	80109a4 <_ux_device_stack_configuration_set+0x12c>
 8010a64:	9c03      	ldr	r4, [sp, #12]
 8010a66:	e79d      	b.n	80109a4 <_ux_device_stack_configuration_set+0x12c>
        return(UX_ERROR);
 8010a68:	25ff      	movs	r5, #255	; 0xff
 8010a6a:	e7b3      	b.n	80109d4 <_ux_device_stack_configuration_set+0x15c>
                        class_inst =  _ux_system_slave -> ux_system_slave_class_array;
 8010a6c:	f8da 1000 	ldr.w	r1, [sl]
 8010a70:	e9d1 c23f 	ldrd	ip, r2, [r1, #252]	; 0xfc
                        for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
 8010a74:	f1bc 0f00 	cmp.w	ip, #0
 8010a78:	d08d      	beq.n	8010996 <_ux_device_stack_configuration_set+0x11e>
 8010a7a:	468e      	mov	lr, r1
 8010a7c:	46a1      	mov	r9, r4
 8010a7e:	e003      	b.n	8010a88 <_ux_device_stack_configuration_set+0x210>
 8010a80:	4563      	cmp	r3, ip
                            class_inst ++;
 8010a82:	f102 0264 	add.w	r2, r2, #100	; 0x64
                        for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
 8010a86:	d011      	beq.n	8010aac <_ux_device_stack_configuration_set+0x234>
                            if (class_inst -> ux_slave_class_status == UX_USED)
 8010a88:	6c11      	ldr	r1, [r2, #64]	; 0x40
                        for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
 8010a8a:	3301      	adds	r3, #1
                            if (class_inst -> ux_slave_class_status == UX_USED)
 8010a8c:	2901      	cmp	r1, #1
 8010a8e:	d1f7      	bne.n	8010a80 <_ux_device_stack_configuration_set+0x208>
                                if ((interface_descriptor.bInterfaceNumber == class_inst -> ux_slave_class_interface_number) &&
 8010a90:	6d91      	ldr	r1, [r2, #88]	; 0x58
 8010a92:	4288      	cmp	r0, r1
 8010a94:	d1f4      	bne.n	8010a80 <_ux_device_stack_configuration_set+0x208>
 8010a96:	6dd1      	ldr	r1, [r2, #92]	; 0x5c
 8010a98:	9c01      	ldr	r4, [sp, #4]
 8010a9a:	42a1      	cmp	r1, r4
 8010a9c:	d1f0      	bne.n	8010a80 <_ux_device_stack_configuration_set+0x208>
                                    _ux_system_slave -> ux_system_slave_interface_class_array[interface_descriptor.bInterfaceNumber] = class_inst;
 8010a9e:	eb0e 0080 	add.w	r0, lr, r0, lsl #2
 8010aa2:	464c      	mov	r4, r9
 8010aa4:	f8c0 2104 	str.w	r2, [r0, #260]	; 0x104
                                    break;
 8010aa8:	9202      	str	r2, [sp, #8]
 8010aaa:	e774      	b.n	8010996 <_ux_device_stack_configuration_set+0x11e>
 8010aac:	464c      	mov	r4, r9
 8010aae:	e772      	b.n	8010996 <_ux_device_stack_configuration_set+0x11e>
                    for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
 8010ab0:	4681      	mov	r9, r0
 8010ab2:	e777      	b.n	80109a4 <_ux_device_stack_configuration_set+0x12c>
 8010ab4:	20000234 	.word	0x20000234
 8010ab8:	20000254 	.word	0x20000254
 8010abc:	2000b408 	.word	0x2000b408

08010ac0 <_ux_device_stack_control_request_process>:
/*                                            process with print class,   */
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_control_request_process(UX_SLAVE_TRANSFER *transfer_request)
{
 8010ac0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;

    /* Ensure that the Setup request has been received correctly.  */
    if (transfer_request -> ux_slave_transfer_request_completion_code == UX_SUCCESS)
 8010ac4:	6a45      	ldr	r5, [r0, #36]	; 0x24
{
 8010ac6:	b091      	sub	sp, #68	; 0x44
    if (transfer_request -> ux_slave_transfer_request_completion_code == UX_SUCCESS)
 8010ac8:	b125      	cbz	r5, 8010ad4 <_ux_device_stack_control_request_process+0x14>
UINT                        status =  UX_ERROR;
 8010aca:	25ff      	movs	r5, #255	; 0xff
            _ux_device_stack_endpoint_stall(&device -> ux_slave_device_control_endpoint);
    }

    /* Return the function status.  */
    return(status);
}
 8010acc:	4628      	mov	r0, r5
 8010ace:	b011      	add	sp, #68	; 0x44
 8010ad0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8010ad4:	4e84      	ldr	r6, [pc, #528]	; (8010ce8 <_ux_device_stack_control_request_process+0x228>)
 8010ad6:	4604      	mov	r4, r0
        request        =   *(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_REQUEST);
 8010ad8:	f890 a03d 	ldrb.w	sl, [r0, #61]	; 0x3d
        request_type   =   *transfer_request -> ux_slave_transfer_request_setup;
 8010adc:	f890 803c 	ldrb.w	r8, [r0, #60]	; 0x3c
        request_value  =   _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_VALUE);
 8010ae0:	303e      	adds	r0, #62	; 0x3e
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8010ae2:	f8d6 b000 	ldr.w	fp, [r6]
        request_value  =   _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_VALUE);
 8010ae6:	f000 ff61 	bl	80119ac <_ux_utility_short_get>
 8010aea:	4681      	mov	r9, r0
        request_index  =   _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_INDEX);
 8010aec:	f104 0040 	add.w	r0, r4, #64	; 0x40
 8010af0:	f000 ff5c 	bl	80119ac <_ux_utility_short_get>
 8010af4:	4607      	mov	r7, r0
        request_length =   _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_LENGTH);
 8010af6:	f104 0042 	add.w	r0, r4, #66	; 0x42
 8010afa:	f000 ff57 	bl	80119ac <_ux_utility_short_get>
        if ((request == UX_GET_DESCRIPTOR || request == UX_SET_DESCRIPTOR) && (((request_value >> 8) & UX_REQUEST_TYPE) != UX_REQUEST_TYPE_STANDARD))
 8010afe:	f1aa 0206 	sub.w	r2, sl, #6
 8010b02:	2a01      	cmp	r2, #1
        request_length =   _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_LENGTH);
 8010b04:	4603      	mov	r3, r0
        if ((request == UX_GET_DESCRIPTOR || request == UX_SET_DESCRIPTOR) && (((request_value >> 8) & UX_REQUEST_TYPE) != UX_REQUEST_TYPE_STANDARD))
 8010b06:	d927      	bls.n	8010b58 <_ux_device_stack_control_request_process+0x98>
        if ((request_type & UX_REQUEST_TYPE) == UX_REQUEST_TYPE_VENDOR)
 8010b08:	f008 0260 	and.w	r2, r8, #96	; 0x60
 8010b0c:	2a40      	cmp	r2, #64	; 0x40
 8010b0e:	d05b      	beq.n	8010bc8 <_ux_device_stack_control_request_process+0x108>
        if (((request_type & UX_REQUEST_TYPE) == UX_REQUEST_TYPE_CLASS) ||
 8010b10:	2a20      	cmp	r2, #32
 8010b12:	d02a      	beq.n	8010b6a <_ux_device_stack_control_request_process+0xaa>
        switch (request)
 8010b14:	f1ba 0f0c 	cmp.w	sl, #12
 8010b18:	f200 8088 	bhi.w	8010c2c <_ux_device_stack_control_request_process+0x16c>
 8010b1c:	a201      	add	r2, pc, #4	; (adr r2, 8010b24 <_ux_device_stack_control_request_process+0x64>)
 8010b1e:	f852 f02a 	ldr.w	pc, [r2, sl, lsl #2]
 8010b22:	bf00      	nop
 8010b24:	08010c6b 	.word	0x08010c6b
 8010b28:	08010c41 	.word	0x08010c41
 8010b2c:	08010c2d 	.word	0x08010c2d
 8010b30:	08010c59 	.word	0x08010c59
 8010b34:	08010c2d 	.word	0x08010c2d
 8010b38:	08010c9b 	.word	0x08010c9b
 8010b3c:	08010cb3 	.word	0x08010cb3
 8010b40:	08010c2d 	.word	0x08010c2d
 8010b44:	08010cc5 	.word	0x08010cc5
 8010b48:	08010cd1 	.word	0x08010cd1
 8010b4c:	08010c7d 	.word	0x08010c7d
 8010b50:	08010c8b 	.word	0x08010c8b
 8010b54:	08010acd 	.word	0x08010acd
        if ((request == UX_GET_DESCRIPTOR || request == UX_SET_DESCRIPTOR) && (((request_value >> 8) & UX_REQUEST_TYPE) != UX_REQUEST_TYPE_STANDARD))
 8010b58:	ea4f 2219 	mov.w	r2, r9, lsr #8
 8010b5c:	f012 0f60 	tst.w	r2, #96	; 0x60
 8010b60:	d0d2      	beq.n	8010b08 <_ux_device_stack_control_request_process+0x48>
            request_type &=  (UINT)~UX_REQUEST_TYPE;
 8010b62:	f028 0860 	bic.w	r8, r8, #96	; 0x60
            request_type |= UX_REQUEST_TYPE_CLASS;
 8010b66:	f048 0820 	orr.w	r8, r8, #32
            if (_ux_system_slave -> ux_system_slave_device_vendor_request_function != UX_NULL &&
 8010b6a:	6832      	ldr	r2, [r6, #0]
                        if ((request_index & 0xFF) != class_index)
 8010b6c:	b2fb      	uxtb	r3, r7
 8010b6e:	9303      	str	r3, [sp, #12]
            class_command.ux_slave_class_command_request =  UX_SLAVE_CLASS_COMMAND_REQUEST;
 8010b70:	2304      	movs	r3, #4
            for (class_index = 0; class_index < UX_MAX_SLAVE_INTERFACES; class_index ++)
 8010b72:	2700      	movs	r7, #0
UINT                        status =  UX_ERROR;
 8010b74:	21ff      	movs	r1, #255	; 0xff
            class_command.ux_slave_class_command_request =  UX_SLAVE_CLASS_COMMAND_REQUEST;
 8010b76:	9305      	str	r3, [sp, #20]
                if ((request_type & UX_REQUEST_TARGET) == UX_REQUEST_TARGET_INTERFACE)
 8010b78:	f008 0903 	and.w	r9, r8, #3
 8010b7c:	e00a      	b.n	8010b94 <_ux_device_stack_control_request_process+0xd4>
                class_command.ux_slave_class_command_class_ptr = class_ptr;
 8010b7e:	920d      	str	r2, [sp, #52]	; 0x34
                status = class_ptr -> ux_slave_class_entry_function(&class_command);
 8010b80:	a805      	add	r0, sp, #20
 8010b82:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8010b84:	4790      	blx	r2
                if (status == UX_SUCCESS)
 8010b86:	4601      	mov	r1, r0
 8010b88:	2800      	cmp	r0, #0
 8010b8a:	d09f      	beq.n	8010acc <_ux_device_stack_control_request_process+0xc>
            for (class_index = 0; class_index < UX_MAX_SLAVE_INTERFACES; class_index ++)
 8010b8c:	3701      	adds	r7, #1
 8010b8e:	2f10      	cmp	r7, #16
 8010b90:	d012      	beq.n	8010bb8 <_ux_device_stack_control_request_process+0xf8>
                class_ptr =  _ux_system_slave -> ux_system_slave_interface_class_array[class_index];
 8010b92:	6832      	ldr	r2, [r6, #0]
 8010b94:	eb02 0287 	add.w	r2, r2, r7, lsl #2
 8010b98:	f8d2 2104 	ldr.w	r2, [r2, #260]	; 0x104
                if (class_ptr == UX_NULL)
 8010b9c:	2a00      	cmp	r2, #0
 8010b9e:	d0f5      	beq.n	8010b8c <_ux_device_stack_control_request_process+0xcc>
                if ((request_type & UX_REQUEST_TARGET) == UX_REQUEST_TARGET_INTERFACE)
 8010ba0:	f1b9 0f01 	cmp.w	r9, #1
 8010ba4:	d1eb      	bne.n	8010b7e <_ux_device_stack_control_request_process+0xbe>
                    if ((request_type == 0xA1) && (request == 0x00) &&
 8010ba6:	f1b8 0fa1 	cmp.w	r8, #161	; 0xa1
 8010baa:	d033      	beq.n	8010c14 <_ux_device_stack_control_request_process+0x154>
                        if ((request_index & 0xFF) != class_index)
 8010bac:	9b03      	ldr	r3, [sp, #12]
 8010bae:	42bb      	cmp	r3, r7
 8010bb0:	d0e5      	beq.n	8010b7e <_ux_device_stack_control_request_process+0xbe>
            for (class_index = 0; class_index < UX_MAX_SLAVE_INTERFACES; class_index ++)
 8010bb2:	3701      	adds	r7, #1
 8010bb4:	2f10      	cmp	r7, #16
 8010bb6:	d1ec      	bne.n	8010b92 <_ux_device_stack_control_request_process+0xd2>
                _ux_device_stack_endpoint_stall(&device -> ux_slave_device_control_endpoint);
 8010bb8:	f10b 003c 	add.w	r0, fp, #60	; 0x3c
 8010bbc:	9103      	str	r1, [sp, #12]
 8010bbe:	f000 f9eb 	bl	8010f98 <_ux_device_stack_endpoint_stall>
 8010bc2:	9903      	ldr	r1, [sp, #12]
 8010bc4:	460d      	mov	r5, r1
 8010bc6:	e781      	b.n	8010acc <_ux_device_stack_control_request_process+0xc>
            if (_ux_system_slave -> ux_system_slave_device_vendor_request_function != UX_NULL &&
 8010bc8:	6832      	ldr	r2, [r6, #0]
 8010bca:	f8d2 1170 	ldr.w	r1, [r2, #368]	; 0x170
 8010bce:	468c      	mov	ip, r1
 8010bd0:	2900      	cmp	r1, #0
 8010bd2:	d0cb      	beq.n	8010b6c <_ux_device_stack_control_request_process+0xac>
 8010bd4:	f8d2 116c 	ldr.w	r1, [r2, #364]	; 0x16c
 8010bd8:	4551      	cmp	r1, sl
 8010bda:	d1c7      	bne.n	8010b6c <_ux_device_stack_control_request_process+0xac>
                status = _ux_system_slave -> ux_system_slave_device_vendor_request_function(request, request_value, 
 8010bdc:	68e2      	ldr	r2, [r4, #12]
                application_data_length = UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH;
 8010bde:	f44f 7480 	mov.w	r4, #256	; 0x100
 8010be2:	9405      	str	r4, [sp, #20]
                status = _ux_system_slave -> ux_system_slave_device_vendor_request_function(request, request_value, 
 8010be4:	ac05      	add	r4, sp, #20
 8010be6:	4649      	mov	r1, r9
 8010be8:	9200      	str	r2, [sp, #0]
 8010bea:	9401      	str	r4, [sp, #4]
 8010bec:	463a      	mov	r2, r7
 8010bee:	4650      	mov	r0, sl
 8010bf0:	4664      	mov	r4, ip
 8010bf2:	9303      	str	r3, [sp, #12]
 8010bf4:	47a0      	blx	r4
                if (status == UX_SUCCESS)
 8010bf6:	4601      	mov	r1, r0
 8010bf8:	2800      	cmp	r0, #0
 8010bfa:	d170      	bne.n	8010cde <_ux_device_stack_control_request_process+0x21e>
                    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 8010bfc:	2403      	movs	r4, #3
                    _ux_device_stack_transfer_request(transfer_request, application_data_length, request_length);
 8010bfe:	9b03      	ldr	r3, [sp, #12]
                    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 8010c00:	f8cb 4084 	str.w	r4, [fp, #132]	; 0x84
                    return(UX_SUCCESS);
 8010c04:	460d      	mov	r5, r1
                    _ux_device_stack_transfer_request(transfer_request, application_data_length, request_length);
 8010c06:	461a      	mov	r2, r3
 8010c08:	9905      	ldr	r1, [sp, #20]
 8010c0a:	f10b 005c 	add.w	r0, fp, #92	; 0x5c
 8010c0e:	f000 fc75 	bl	80114fc <_ux_device_stack_transfer_request>
                    return(UX_SUCCESS);
 8010c12:	e75b      	b.n	8010acc <_ux_device_stack_control_request_process+0xc>
                    if ((request_type == 0xA1) && (request == 0x00) &&
 8010c14:	f1ba 0f00 	cmp.w	sl, #0
 8010c18:	d1c8      	bne.n	8010bac <_ux_device_stack_control_request_process+0xec>
                        (class_ptr -> ux_slave_class_interface -> ux_slave_interface_descriptor.bInterfaceClass == 0x07))
 8010c1a:	6e10      	ldr	r0, [r2, #96]	; 0x60
                    if ((request_type == 0xA1) && (request == 0x00) &&
 8010c1c:	7c40      	ldrb	r0, [r0, #17]
 8010c1e:	2807      	cmp	r0, #7
 8010c20:	d1c4      	bne.n	8010bac <_ux_device_stack_control_request_process+0xec>
                        if(*(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_INDEX + 1) != class_index)
 8010c22:	f894 0041 	ldrb.w	r0, [r4, #65]	; 0x41
 8010c26:	42b8      	cmp	r0, r7
 8010c28:	d0a9      	beq.n	8010b7e <_ux_device_stack_control_request_process+0xbe>
 8010c2a:	e7af      	b.n	8010b8c <_ux_device_stack_control_request_process+0xcc>
        switch (request)
 8010c2c:	2454      	movs	r4, #84	; 0x54
            _ux_device_stack_endpoint_stall(&device -> ux_slave_device_control_endpoint);
 8010c2e:	4625      	mov	r5, r4
 8010c30:	f10b 003c 	add.w	r0, fp, #60	; 0x3c
 8010c34:	f000 f9b0 	bl	8010f98 <_ux_device_stack_endpoint_stall>
}
 8010c38:	4628      	mov	r0, r5
 8010c3a:	b011      	add	sp, #68	; 0x44
 8010c3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            status =  _ux_device_stack_clear_feature(request_type, request_value, request_index);
 8010c40:	463a      	mov	r2, r7
 8010c42:	4649      	mov	r1, r9
 8010c44:	4640      	mov	r0, r8
 8010c46:	f7ff fdcd 	bl	80107e4 <_ux_device_stack_clear_feature>
 8010c4a:	4604      	mov	r4, r0
        if (status != UX_SUCCESS)
 8010c4c:	2c00      	cmp	r4, #0
 8010c4e:	d1ee      	bne.n	8010c2e <_ux_device_stack_control_request_process+0x16e>
}
 8010c50:	4628      	mov	r0, r5
 8010c52:	b011      	add	sp, #68	; 0x44
 8010c54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            status =  _ux_device_stack_set_feature(request_type, request_value, request_index);
 8010c58:	463a      	mov	r2, r7
 8010c5a:	4649      	mov	r1, r9
 8010c5c:	4640      	mov	r0, r8
 8010c5e:	f000 fbd5 	bl	801140c <_ux_device_stack_set_feature>
 8010c62:	4604      	mov	r4, r0
        if (status != UX_SUCCESS)
 8010c64:	2c00      	cmp	r4, #0
 8010c66:	d0f3      	beq.n	8010c50 <_ux_device_stack_control_request_process+0x190>
 8010c68:	e7e1      	b.n	8010c2e <_ux_device_stack_control_request_process+0x16e>
            status =  _ux_device_stack_get_status(request_type, request_index, request_length);
 8010c6a:	461a      	mov	r2, r3
 8010c6c:	4639      	mov	r1, r7
 8010c6e:	4640      	mov	r0, r8
 8010c70:	f000 f9b8 	bl	8010fe4 <_ux_device_stack_get_status>
 8010c74:	4604      	mov	r4, r0
        if (status != UX_SUCCESS)
 8010c76:	2c00      	cmp	r4, #0
 8010c78:	d0ea      	beq.n	8010c50 <_ux_device_stack_control_request_process+0x190>
 8010c7a:	e7d8      	b.n	8010c2e <_ux_device_stack_control_request_process+0x16e>
            status =  _ux_device_stack_alternate_setting_get(request_index);
 8010c7c:	4638      	mov	r0, r7
 8010c7e:	f7ff fc3d 	bl	80104fc <_ux_device_stack_alternate_setting_get>
 8010c82:	4604      	mov	r4, r0
        if (status != UX_SUCCESS)
 8010c84:	2c00      	cmp	r4, #0
 8010c86:	d0e3      	beq.n	8010c50 <_ux_device_stack_control_request_process+0x190>
 8010c88:	e7d1      	b.n	8010c2e <_ux_device_stack_control_request_process+0x16e>
            status =  _ux_device_stack_alternate_setting_set(request_index,request_value);
 8010c8a:	4649      	mov	r1, r9
 8010c8c:	4638      	mov	r0, r7
 8010c8e:	f7ff fc59 	bl	8010544 <_ux_device_stack_alternate_setting_set>
 8010c92:	4604      	mov	r4, r0
        if (status != UX_SUCCESS)
 8010c94:	2c00      	cmp	r4, #0
 8010c96:	d0db      	beq.n	8010c50 <_ux_device_stack_control_request_process+0x190>
 8010c98:	e7c9      	b.n	8010c2e <_ux_device_stack_control_request_process+0x16e>
            status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_SET_DEVICE_ADDRESS, (VOID *) (ALIGN_TYPE) request_value);
 8010c9a:	464a      	mov	r2, r9
 8010c9c:	2111      	movs	r1, #17
 8010c9e:	4658      	mov	r0, fp
 8010ca0:	f8db 3018 	ldr.w	r3, [fp, #24]
            dcd -> ux_slave_dcd_device_address =  request_value;
 8010ca4:	f8cb 9014 	str.w	r9, [fp, #20]
            status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_SET_DEVICE_ADDRESS, (VOID *) (ALIGN_TYPE) request_value);
 8010ca8:	4798      	blx	r3
 8010caa:	4604      	mov	r4, r0
        if (status != UX_SUCCESS)
 8010cac:	2c00      	cmp	r4, #0
 8010cae:	d0cf      	beq.n	8010c50 <_ux_device_stack_control_request_process+0x190>
 8010cb0:	e7bd      	b.n	8010c2e <_ux_device_stack_control_request_process+0x16e>
            status =  _ux_device_stack_descriptor_send(request_value, request_index, request_length);
 8010cb2:	461a      	mov	r2, r3
 8010cb4:	4639      	mov	r1, r7
 8010cb6:	4648      	mov	r0, r9
 8010cb8:	f000 f818 	bl	8010cec <_ux_device_stack_descriptor_send>
 8010cbc:	4604      	mov	r4, r0
        if (status != UX_SUCCESS)
 8010cbe:	2c00      	cmp	r4, #0
 8010cc0:	d0c6      	beq.n	8010c50 <_ux_device_stack_control_request_process+0x190>
 8010cc2:	e7b4      	b.n	8010c2e <_ux_device_stack_control_request_process+0x16e>
            status =  _ux_device_stack_configuration_get();
 8010cc4:	f7ff fdc4 	bl	8010850 <_ux_device_stack_configuration_get>
 8010cc8:	4604      	mov	r4, r0
        if (status != UX_SUCCESS)
 8010cca:	2c00      	cmp	r4, #0
 8010ccc:	d0c0      	beq.n	8010c50 <_ux_device_stack_control_request_process+0x190>
 8010cce:	e7ae      	b.n	8010c2e <_ux_device_stack_control_request_process+0x16e>
            status =  _ux_device_stack_configuration_set(request_value);
 8010cd0:	4648      	mov	r0, r9
 8010cd2:	f7ff fdd1 	bl	8010878 <_ux_device_stack_configuration_set>
 8010cd6:	4604      	mov	r4, r0
        if (status != UX_SUCCESS)
 8010cd8:	2c00      	cmp	r4, #0
 8010cda:	d0b9      	beq.n	8010c50 <_ux_device_stack_control_request_process+0x190>
 8010cdc:	e7a7      	b.n	8010c2e <_ux_device_stack_control_request_process+0x16e>
                    _ux_device_stack_endpoint_stall(&device -> ux_slave_device_control_endpoint);
 8010cde:	f10b 003c 	add.w	r0, fp, #60	; 0x3c
 8010ce2:	f000 f959 	bl	8010f98 <_ux_device_stack_endpoint_stall>
                    return(UX_SUCCESS);
 8010ce6:	e6f1      	b.n	8010acc <_ux_device_stack_control_request_process+0xc>
 8010ce8:	2000b408 	.word	0x2000b408

08010cec <_ux_device_stack_descriptor_send>:

    /* Get the pointer to the transfer request associated with the endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;

    /* Set the direction to OUT.  */
    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 8010cec:	2303      	movs	r3, #3
{
 8010cee:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8010cf2:	f8df a228 	ldr.w	sl, [pc, #552]	; 8010f1c <_ux_device_stack_descriptor_send+0x230>
{
 8010cf6:	4616      	mov	r6, r2
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8010cf8:	f8da 5000 	ldr.w	r5, [sl]
{
 8010cfc:	460c      	mov	r4, r1
    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 8010cfe:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
 8010d02:	f3c0 2307 	ubfx	r3, r0, #8, #8

    /* Default descriptor length is host length.  */
    length =  host_length;

    /* What type of descriptor do we need to return?  */
    switch (descriptor_type)
 8010d06:	1e5a      	subs	r2, r3, #1
{
 8010d08:	b087      	sub	sp, #28
    endpoint =  &device -> ux_slave_device_control_endpoint;
 8010d0a:	f105 093c 	add.w	r9, r5, #60	; 0x3c
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 8010d0e:	f105 075c 	add.w	r7, r5, #92	; 0x5c
    descriptor_index =  descriptor_type & 0xff;
 8010d12:	fa5f fb80 	uxtb.w	fp, r0
    switch (descriptor_type)
 8010d16:	2a0e      	cmp	r2, #14
 8010d18:	d809      	bhi.n	8010d2e <_ux_device_stack_descriptor_send+0x42>
 8010d1a:	e8df f002 	tbb	[pc, r2]
 8010d1e:	2f11      	.short	0x2f11
 8010d20:	8008086a 	.word	0x8008086a
 8010d24:	0864082f 	.word	0x0864082f
 8010d28:	08080808 	.word	0x08080808
 8010d2c:	2f          	.byte	0x2f
 8010d2d:	00          	.byte	0x00
            /* Have we exhausted all the string descriptors?  */
            if (string_framework_length == 0)
            {

                /* Could not find the required string index. Stall the endpoint.  */
                dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 8010d2e:	464a      	mov	r2, r9
 8010d30:	2114      	movs	r1, #20
 8010d32:	4628      	mov	r0, r5
 8010d34:	69ab      	ldr	r3, [r5, #24]
 8010d36:	4798      	blx	r3
                return(UX_ERROR);
 8010d38:	20ff      	movs	r0, #255	; 0xff
        return(UX_ERROR);
    }

    /* Return the status to the caller.  */
    return(status);
}
 8010d3a:	b007      	add	sp, #28
 8010d3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if (host_length > UX_DEVICE_DESCRIPTOR_LENGTH)
 8010d40:	2e12      	cmp	r6, #18
 8010d42:	46b0      	mov	r8, r6
 8010d44:	bf28      	it	cs
 8010d46:	f04f 0812 	movcs.w	r8, #18
        device_framework_end = device_framework + device_framework_length;
 8010d4a:	e9d5 1233 	ldrd	r1, r2, [r5, #204]	; 0xcc
 8010d4e:	440a      	add	r2, r1
        while (device_framework < device_framework_end)
 8010d50:	4291      	cmp	r1, r2
 8010d52:	d303      	bcc.n	8010d5c <_ux_device_stack_descriptor_send+0x70>
 8010d54:	e7f0      	b.n	8010d38 <_ux_device_stack_descriptor_send+0x4c>
            device_framework +=  descriptor_length;
 8010d56:	4421      	add	r1, r4
        while (device_framework < device_framework_end)
 8010d58:	428a      	cmp	r2, r1
 8010d5a:	d9ed      	bls.n	8010d38 <_ux_device_stack_descriptor_send+0x4c>
            if (*(device_framework + 1) == descriptor_type)
 8010d5c:	7848      	ldrb	r0, [r1, #1]
            descriptor_length =  (ULONG) *device_framework;
 8010d5e:	780c      	ldrb	r4, [r1, #0]
            if (*(device_framework + 1) == descriptor_type)
 8010d60:	4298      	cmp	r0, r3
 8010d62:	d1f8      	bne.n	8010d56 <_ux_device_stack_descriptor_send+0x6a>
                _ux_utility_memory_copy(transfer_request -> ux_slave_transfer_request_data_pointer,
 8010d64:	4642      	mov	r2, r8
 8010d66:	6ea8      	ldr	r0, [r5, #104]	; 0x68
 8010d68:	f000 fdea 	bl	8011940 <_ux_utility_memory_copy>
                status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 8010d6c:	4632      	mov	r2, r6
 8010d6e:	4641      	mov	r1, r8
                        status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 8010d70:	4638      	mov	r0, r7
}
 8010d72:	b007      	add	sp, #28
 8010d74:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
                        status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 8010d78:	f000 bbc0 	b.w	80114fc <_ux_device_stack_transfer_request>
        if (descriptor_type == UX_OTHER_SPEED_DESCRIPTOR_ITEM)
 8010d7c:	2b07      	cmp	r3, #7
 8010d7e:	ea4f 2810 	mov.w	r8, r0, lsr #8
            device_framework_end = device_framework + device_framework_length;
 8010d82:	bf0c      	ite	eq
 8010d84:	e9d5 4035 	ldrdeq	r4, r0, [r5, #212]	; 0xd4
            device_framework_end = device_framework + device_framework_length;
 8010d88:	e9d5 4033 	ldrdne	r4, r0, [r5, #204]	; 0xcc
 8010d8c:	4420      	add	r0, r4
        while (device_framework < device_framework_end)
 8010d8e:	4284      	cmp	r4, r0
 8010d90:	bf38      	it	cc
 8010d92:	f04f 0c00 	movcc.w	ip, #0
 8010d96:	d305      	bcc.n	8010da4 <_ux_device_stack_descriptor_send+0xb8>
 8010d98:	e7ce      	b.n	8010d38 <_ux_device_stack_descriptor_send+0x4c>
                if (*(device_framework + 1) == UX_CONFIGURATION_DESCRIPTOR_ITEM)
 8010d9a:	2902      	cmp	r1, #2
 8010d9c:	d045      	beq.n	8010e2a <_ux_device_stack_descriptor_send+0x13e>
            device_framework +=  descriptor_length;
 8010d9e:	4414      	add	r4, r2
        while (device_framework < device_framework_end)
 8010da0:	4284      	cmp	r4, r0
 8010da2:	d2c9      	bcs.n	8010d38 <_ux_device_stack_descriptor_send+0x4c>
            if (descriptor_type == UX_BOS_DESCRIPTOR_ITEM)
 8010da4:	2b0f      	cmp	r3, #15
            descriptor_length =  (ULONG) *device_framework;
 8010da6:	7822      	ldrb	r2, [r4, #0]
                if (*(device_framework + 1) == UX_BOS_DESCRIPTOR_ITEM)
 8010da8:	7861      	ldrb	r1, [r4, #1]
            if (descriptor_type == UX_BOS_DESCRIPTOR_ITEM)
 8010daa:	d1f6      	bne.n	8010d9a <_ux_device_stack_descriptor_send+0xae>
                if (*(device_framework + 1) == UX_BOS_DESCRIPTOR_ITEM)
 8010dac:	290f      	cmp	r1, #15
 8010dae:	d1f6      	bne.n	8010d9e <_ux_device_stack_descriptor_send+0xb2>
                    _ux_utility_descriptor_parse(device_framework,
 8010db0:	2204      	movs	r2, #4
 8010db2:	4620      	mov	r0, r4
 8010db4:	4957      	ldr	r1, [pc, #348]	; (8010f14 <_ux_device_stack_descriptor_send+0x228>)
 8010db6:	eb0d 0302 	add.w	r3, sp, r2
 8010dba:	f000 fc8d 	bl	80116d8 <_ux_utility_descriptor_parse>
                    target_descriptor_length = bos_descriptor.wTotalLength;
 8010dbe:	f8bd a006 	ldrh.w	sl, [sp, #6]
            if (target_descriptor_length < host_length)
 8010dc2:	45b2      	cmp	sl, r6
 8010dc4:	bf28      	it	cs
 8010dc6:	46b2      	movcs	sl, r6
            if (length > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 8010dc8:	f5ba 7f80 	cmp.w	sl, #256	; 0x100
 8010dcc:	f240 8089 	bls.w	8010ee2 <_ux_device_stack_descriptor_send+0x1f6>
                _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DEVICE_STACK, UX_MEMORY_INSUFFICIENT);
 8010dd0:	2212      	movs	r2, #18
 8010dd2:	2109      	movs	r1, #9
 8010dd4:	2002      	movs	r0, #2
 8010dd6:	f000 fc03 	bl	80115e0 <_ux_system_error_handler>
                status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 8010dda:	464a      	mov	r2, r9
 8010ddc:	2114      	movs	r1, #20
 8010dde:	4628      	mov	r0, r5
 8010de0:	69ab      	ldr	r3, [r5, #24]
 8010de2:	4798      	blx	r3
                break;
 8010de4:	e7a9      	b.n	8010d3a <_ux_device_stack_descriptor_send+0x4e>
 8010de6:	2e05      	cmp	r6, #5
 8010de8:	46b0      	mov	r8, r6
 8010dea:	bf28      	it	cs
 8010dec:	f04f 0805 	movcs.w	r8, #5
 8010df0:	e7ab      	b.n	8010d4a <_ux_device_stack_descriptor_send+0x5e>
        if (descriptor_index == 0)
 8010df2:	f1bb 0f00 	cmp.w	fp, #0
 8010df6:	d11d      	bne.n	8010e34 <_ux_device_stack_descriptor_send+0x148>
            if (_ux_system_slave -> ux_system_slave_language_id_framework_length + 2 > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 8010df8:	f8d5 30f0 	ldr.w	r3, [r5, #240]	; 0xf0
 8010dfc:	3302      	adds	r3, #2
 8010dfe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010e02:	d958      	bls.n	8010eb6 <_ux_device_stack_descriptor_send+0x1ca>
                            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DEVICE_STACK, UX_MEMORY_INSUFFICIENT);
 8010e04:	2212      	movs	r2, #18
 8010e06:	2109      	movs	r1, #9
 8010e08:	2002      	movs	r0, #2
 8010e0a:	f000 fbe9 	bl	80115e0 <_ux_system_error_handler>
                            status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 8010e0e:	464a      	mov	r2, r9
 8010e10:	2114      	movs	r1, #20
 8010e12:	4628      	mov	r0, r5
 8010e14:	69ab      	ldr	r3, [r5, #24]
}
 8010e16:	b007      	add	sp, #28
 8010e18:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
                            status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 8010e1c:	4718      	bx	r3
        if (descriptor_type == UX_DEVICE_QUALIFIER_DESCRIPTOR_ITEM &&
 8010e1e:	2e0a      	cmp	r6, #10
 8010e20:	46b0      	mov	r8, r6
 8010e22:	bf28      	it	cs
 8010e24:	f04f 080a 	movcs.w	r8, #10
 8010e28:	e78f      	b.n	8010d4a <_ux_device_stack_descriptor_send+0x5e>
                    if (parsed_descriptor_index == descriptor_index)
 8010e2a:	45e3      	cmp	fp, ip
 8010e2c:	d067      	beq.n	8010efe <_ux_device_stack_descriptor_send+0x212>
                        parsed_descriptor_index++;
 8010e2e:	f10c 0c01 	add.w	ip, ip, #1
 8010e32:	e7b4      	b.n	8010d9e <_ux_device_stack_descriptor_send+0xb2>
            string_framework =  _ux_system_slave -> ux_system_slave_string_framework;
 8010e34:	e9d5 a839 	ldrd	sl, r8, [r5, #228]	; 0xe4
            while (string_framework_length != 0)
 8010e38:	f1b8 0f00 	cmp.w	r8, #0
 8010e3c:	d10c      	bne.n	8010e58 <_ux_device_stack_descriptor_send+0x16c>
 8010e3e:	e776      	b.n	8010d2e <_ux_device_stack_descriptor_send+0x42>
                string_framework_length -=  (ULONG) *(string_framework + 3) + 4;
 8010e40:	f06f 0103 	mvn.w	r1, #3
 8010e44:	f89a 3003 	ldrb.w	r3, [sl, #3]
 8010e48:	1ac9      	subs	r1, r1, r3
            while (string_framework_length != 0)
 8010e4a:	eb18 0801 	adds.w	r8, r8, r1
                string_framework +=  (ULONG) *(string_framework + 3) + 4;
 8010e4e:	f103 0304 	add.w	r3, r3, #4
 8010e52:	449a      	add	sl, r3
            while (string_framework_length != 0)
 8010e54:	f43f af6b 	beq.w	8010d2e <_ux_device_stack_descriptor_send+0x42>
                if (_ux_utility_short_get(string_framework) == request_index)
 8010e58:	4650      	mov	r0, sl
 8010e5a:	f000 fda7 	bl	80119ac <_ux_utility_short_get>
 8010e5e:	42a0      	cmp	r0, r4
 8010e60:	d1ee      	bne.n	8010e40 <_ux_device_stack_descriptor_send+0x154>
                    if (*(string_framework + 2) == descriptor_index)
 8010e62:	f89a 3002 	ldrb.w	r3, [sl, #2]
 8010e66:	455b      	cmp	r3, fp
 8010e68:	d1ea      	bne.n	8010e40 <_ux_device_stack_descriptor_send+0x154>
                        if (((*(string_framework + 3)*2) + 2) > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 8010e6a:	f89a 3003 	ldrb.w	r3, [sl, #3]
 8010e6e:	3301      	adds	r3, #1
 8010e70:	2b80      	cmp	r3, #128	; 0x80
 8010e72:	ea4f 0243 	mov.w	r2, r3, lsl #1
 8010e76:	dcc5      	bgt.n	8010e04 <_ux_device_stack_descriptor_send+0x118>
                        *(string_memory + 1) =  UX_STRING_DESCRIPTOR_ITEM;
 8010e78:	2303      	movs	r3, #3
                        string_memory =  transfer_request -> ux_slave_transfer_request_data_pointer;
 8010e7a:	6ea8      	ldr	r0, [r5, #104]	; 0x68
                        *string_memory =  (UCHAR)((*(string_framework + 3)*2) + 2);
 8010e7c:	7002      	strb	r2, [r0, #0]
                        *(string_memory + 1) =  UX_STRING_DESCRIPTOR_ITEM;
 8010e7e:	7043      	strb	r3, [r0, #1]
                        for (string_length = 0; string_length <  *(string_framework + 3) ; string_length ++)
 8010e80:	f89a 3003 	ldrb.w	r3, [sl, #3]
 8010e84:	2b00      	cmp	r3, #0
 8010e86:	d043      	beq.n	8010f10 <_ux_device_stack_descriptor_send+0x224>
 8010e88:	2300      	movs	r3, #0
                            *(string_memory + 2 + (string_length * 2) + 1) =  0;
 8010e8a:	461c      	mov	r4, r3
 8010e8c:	f10a 0103 	add.w	r1, sl, #3
 8010e90:	1c45      	adds	r5, r0, #1
                            *(string_memory + 2 + (string_length * 2)) =  *(string_framework + 4 + string_length);
 8010e92:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8010e96:	3301      	adds	r3, #1
 8010e98:	f800 2013 	strb.w	r2, [r0, r3, lsl #1]
                            *(string_memory + 2 + (string_length * 2) + 1) =  0;
 8010e9c:	f805 4013 	strb.w	r4, [r5, r3, lsl #1]
                        for (string_length = 0; string_length <  *(string_framework + 3) ; string_length ++)
 8010ea0:	f89a 2003 	ldrb.w	r2, [sl, #3]
 8010ea4:	4293      	cmp	r3, r2
 8010ea6:	d3f4      	bcc.n	8010e92 <_ux_device_stack_descriptor_send+0x1a6>
                        if (host_length > (UINT)((*(string_framework + 3)*2) + 2))
 8010ea8:	3201      	adds	r2, #1
 8010eaa:	0051      	lsls	r1, r2, #1
                        status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 8010eac:	42b1      	cmp	r1, r6
 8010eae:	4632      	mov	r2, r6
 8010eb0:	bf28      	it	cs
 8010eb2:	4631      	movcs	r1, r6
 8010eb4:	e75c      	b.n	8010d70 <_ux_device_stack_descriptor_send+0x84>
            string_memory =  transfer_request -> ux_slave_transfer_request_data_pointer;
 8010eb6:	6eaa      	ldr	r2, [r5, #104]	; 0x68
            *string_memory =  (UCHAR)(_ux_system_slave -> ux_system_slave_language_id_framework_length + 2);
 8010eb8:	7013      	strb	r3, [r2, #0]
            *(string_memory +1) =  UX_STRING_DESCRIPTOR_ITEM;
 8010eba:	2303      	movs	r3, #3
 8010ebc:	7053      	strb	r3, [r2, #1]
            _ux_utility_memory_copy(string_memory+2, _ux_system_slave -> ux_system_slave_language_id_framework,
 8010ebe:	f8da 3000 	ldr.w	r3, [sl]
 8010ec2:	1c90      	adds	r0, r2, #2
 8010ec4:	e9d3 123b 	ldrd	r1, r2, [r3, #236]	; 0xec
 8010ec8:	f000 fd3a 	bl	8011940 <_ux_utility_memory_copy>
            if (host_length > _ux_system_slave -> ux_system_slave_language_id_framework_length + 2)
 8010ecc:	f8da 3000 	ldr.w	r3, [sl]
            status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 8010ed0:	4632      	mov	r2, r6
            if (host_length > _ux_system_slave -> ux_system_slave_language_id_framework_length + 2)
 8010ed2:	f8d3 10f0 	ldr.w	r1, [r3, #240]	; 0xf0
            status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 8010ed6:	4638      	mov	r0, r7
            if (host_length > _ux_system_slave -> ux_system_slave_language_id_framework_length + 2)
 8010ed8:	3102      	adds	r1, #2
            status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 8010eda:	42b1      	cmp	r1, r6
 8010edc:	bf28      	it	cs
 8010ede:	4631      	movcs	r1, r6
 8010ee0:	e747      	b.n	8010d72 <_ux_device_stack_descriptor_send+0x86>
            _ux_utility_memory_copy(transfer_request -> ux_slave_transfer_request_data_pointer,
 8010ee2:	4621      	mov	r1, r4
 8010ee4:	4652      	mov	r2, sl
 8010ee6:	6ea8      	ldr	r0, [r5, #104]	; 0x68
 8010ee8:	f000 fd2a 	bl	8011940 <_ux_utility_memory_copy>
            *(transfer_request -> ux_slave_transfer_request_data_pointer + 1) = (UCHAR)descriptor_type;
 8010eec:	6eab      	ldr	r3, [r5, #104]	; 0x68
            status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 8010eee:	4632      	mov	r2, r6
 8010ef0:	4651      	mov	r1, sl
 8010ef2:	4638      	mov	r0, r7
    descriptor_type =  (UCHAR) ((descriptor_type >> 8) & 0xff);
 8010ef4:	f883 8001 	strb.w	r8, [r3, #1]
            status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 8010ef8:	f000 fb00 	bl	80114fc <_ux_device_stack_transfer_request>
 8010efc:	e71d      	b.n	8010d3a <_ux_device_stack_descriptor_send+0x4e>
                        _ux_utility_descriptor_parse(device_framework,
 8010efe:	2208      	movs	r2, #8
 8010f00:	4620      	mov	r0, r4
 8010f02:	4905      	ldr	r1, [pc, #20]	; (8010f18 <_ux_device_stack_descriptor_send+0x22c>)
 8010f04:	ab03      	add	r3, sp, #12
 8010f06:	f000 fbe7 	bl	80116d8 <_ux_utility_descriptor_parse>
                        target_descriptor_length = configuration_descriptor.wTotalLength;
 8010f0a:	f8bd a00e 	ldrh.w	sl, [sp, #14]
        if (status == UX_SUCCESS)
 8010f0e:	e758      	b.n	8010dc2 <_ux_device_stack_descriptor_send+0xd6>
                        for (string_length = 0; string_length <  *(string_framework + 3) ; string_length ++)
 8010f10:	2102      	movs	r1, #2
 8010f12:	e7cb      	b.n	8010eac <_ux_device_stack_descriptor_send+0x1c0>
 8010f14:	20000230 	.word	0x20000230
 8010f18:	20000234 	.word	0x20000234
 8010f1c:	2000b408 	.word	0x2000b408

08010f20 <_ux_device_stack_disconnect>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_disconnect(VOID)
{
 8010f20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
UX_SLAVE_CLASS              *class_ptr;
UX_SLAVE_CLASS_COMMAND      class_command;
UINT                        status = UX_ERROR;
                        
    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8010f24:	f8df 806c 	ldr.w	r8, [pc, #108]	; 8010f94 <_ux_device_stack_disconnect+0x74>
{
 8010f28:	b08c      	sub	sp, #48	; 0x30
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8010f2a:	f8d8 6000 	ldr.w	r6, [r8]
    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_UNREGISTER(device);

    /* If the device was in the configured state, there may be interfaces
       attached to the configuration.  */
    if (device -> ux_slave_device_state == UX_DEVICE_CONFIGURED)
 8010f2e:	6a77      	ldr	r7, [r6, #36]	; 0x24
 8010f30:	2f03      	cmp	r7, #3
 8010f32:	d010      	beq.n	8010f56 <_ux_device_stack_disconnect+0x36>
        /* Mark the device as attached now.  */
        device -> ux_slave_device_state =  UX_DEVICE_ATTACHED;
    }

    /* If the device was attached, we need to destroy the control endpoint.  */
    if (device -> ux_slave_device_state == UX_DEVICE_ATTACHED)
 8010f34:	2f01      	cmp	r7, #1
 8010f36:	d023      	beq.n	8010f80 <_ux_device_stack_disconnect+0x60>
 8010f38:	4632      	mov	r2, r6
UINT                        status = UX_ERROR;
 8010f3a:	24ff      	movs	r4, #255	; 0xff
        /* Now we can destroy the default control endpoint.  */
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT,
                                (VOID *) &device -> ux_slave_device_control_endpoint);

    /* We are reverting to configuration 0.  */
    device -> ux_slave_device_configuration_selected =  0;
 8010f3c:	2300      	movs	r3, #0

    /* Set the device to be non attached.  */
    device -> ux_slave_device_state =  UX_DEVICE_RESET;

    /* Check the status change callback.  */
    if(_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
 8010f3e:	f8d2 2168 	ldr.w	r2, [r2, #360]	; 0x168
    device -> ux_slave_device_configuration_selected =  0;
 8010f42:	f8c6 30a4 	str.w	r3, [r6, #164]	; 0xa4
    device -> ux_slave_device_state =  UX_DEVICE_RESET;
 8010f46:	6273      	str	r3, [r6, #36]	; 0x24
    if(_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
 8010f48:	b10a      	cbz	r2, 8010f4e <_ux_device_stack_disconnect+0x2e>
    {

        /* Inform the application if a callback function was programmed.  */
        _ux_system_slave -> ux_system_slave_change_function(UX_DEVICE_REMOVED);
 8010f4a:	200a      	movs	r0, #10
 8010f4c:	4790      	blx	r2
    }

    /* Return the status to the caller.  */
    return(status);
}
 8010f4e:	4620      	mov	r0, r4
 8010f50:	b00c      	add	sp, #48	; 0x30
 8010f52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        interface_ptr =  device -> ux_slave_device_first_interface;
 8010f56:	f8d6 40b4 	ldr.w	r4, [r6, #180]	; 0xb4
        while (interface_ptr != UX_NULL)
 8010f5a:	b90c      	cbnz	r4, 8010f60 <_ux_device_stack_disconnect+0x40>
 8010f5c:	e00e      	b.n	8010f7c <_ux_device_stack_disconnect+0x5c>
 8010f5e:	462c      	mov	r4, r5
            class_ptr =  interface_ptr -> ux_slave_interface_class;
 8010f60:	6863      	ldr	r3, [r4, #4]
            class_command.ux_slave_class_command_request =   UX_SLAVE_CLASS_COMMAND_DEACTIVATE;
 8010f62:	9701      	str	r7, [sp, #4]
            class_command.ux_slave_class_command_interface =  (VOID *) interface_ptr;
 8010f64:	9403      	str	r4, [sp, #12]
            class_command.ux_slave_class_command_class_ptr =  class_ptr;
 8010f66:	9309      	str	r3, [sp, #36]	; 0x24
            if (class_ptr != UX_NULL)
 8010f68:	b113      	cbz	r3, 8010f70 <_ux_device_stack_disconnect+0x50>
                class_ptr -> ux_slave_class_entry_function(&class_command);
 8010f6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010f6c:	a801      	add	r0, sp, #4
 8010f6e:	4798      	blx	r3
            next_interface =  interface_ptr -> ux_slave_interface_next_interface;
 8010f70:	69a5      	ldr	r5, [r4, #24]
            _ux_device_stack_interface_delete(interface_ptr);
 8010f72:	4620      	mov	r0, r4
 8010f74:	f000 f958 	bl	8011228 <_ux_device_stack_interface_delete>
        while (interface_ptr != UX_NULL)
 8010f78:	2d00      	cmp	r5, #0
 8010f7a:	d1f0      	bne.n	8010f5e <_ux_device_stack_disconnect+0x3e>
        device -> ux_slave_device_state =  UX_DEVICE_ATTACHED;
 8010f7c:	2301      	movs	r3, #1
 8010f7e:	6273      	str	r3, [r6, #36]	; 0x24
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT,
 8010f80:	f106 023c 	add.w	r2, r6, #60	; 0x3c
 8010f84:	210f      	movs	r1, #15
 8010f86:	4630      	mov	r0, r6
 8010f88:	69b3      	ldr	r3, [r6, #24]
 8010f8a:	4798      	blx	r3
    if(_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
 8010f8c:	f8d8 2000 	ldr.w	r2, [r8]
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT,
 8010f90:	4604      	mov	r4, r0
 8010f92:	e7d3      	b.n	8010f3c <_ux_device_stack_disconnect+0x1c>
 8010f94:	2000b408 	.word	0x2000b408

08010f98 <_ux_device_stack_endpoint_stall>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_endpoint_stall(UX_SLAVE_ENDPOINT *endpoint)
{
 8010f98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_ENDPOINT_STALL, endpoint, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8010f9a:	4e11      	ldr	r6, [pc, #68]	; (8010fe0 <_ux_device_stack_endpoint_stall+0x48>)
{
 8010f9c:	4604      	mov	r4, r0
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8010f9e:	6837      	ldr	r7, [r6, #0]
       section where interrupts are disabled.  */
    status =  UX_ERROR;

    /* Ensure we don't change the endpoint's state after disconnection routine
       resets it.  */
    UX_DISABLE
 8010fa0:	f7f0 fa14 	bl	80013cc <_ux_utility_interrupt_disable>

    /* Check if the device is in a valid state; as soon as the device is out 
       of the RESET state, transfers occur and thus endpoints may be stalled. */
    if (_ux_system_slave -> ux_system_slave_device.ux_slave_device_state != UX_DEVICE_RESET &&
 8010fa4:	6833      	ldr	r3, [r6, #0]
    UX_DISABLE
 8010fa6:	4605      	mov	r5, r0
    if (_ux_system_slave -> ux_system_slave_device.ux_slave_device_state != UX_DEVICE_RESET &&
 8010fa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010faa:	b193      	cbz	r3, 8010fd2 <_ux_device_stack_endpoint_stall+0x3a>
 8010fac:	6863      	ldr	r3, [r4, #4]
 8010fae:	2b02      	cmp	r3, #2
 8010fb0:	d00f      	beq.n	8010fd2 <_ux_device_stack_endpoint_stall+0x3a>
        endpoint -> ux_slave_endpoint_state != UX_ENDPOINT_HALTED)
    {

        /* Stall the endpoint.  */
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 8010fb2:	69bb      	ldr	r3, [r7, #24]
 8010fb4:	4622      	mov	r2, r4
 8010fb6:	2114      	movs	r1, #20
 8010fb8:	4638      	mov	r0, r7
 8010fba:	4798      	blx	r3

        /* Mark the endpoint state.  */
        if ((endpoint -> ux_slave_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE) !=
 8010fbc:	7be3      	ldrb	r3, [r4, #15]
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 8010fbe:	4606      	mov	r6, r0
        if ((endpoint -> ux_slave_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE) !=
 8010fc0:	079b      	lsls	r3, r3, #30
 8010fc2:	d001      	beq.n	8010fc8 <_ux_device_stack_endpoint_stall+0x30>
            UX_CONTROL_ENDPOINT)
            endpoint -> ux_slave_endpoint_state =  UX_ENDPOINT_HALTED;
 8010fc4:	2302      	movs	r3, #2
 8010fc6:	6063      	str	r3, [r4, #4]
    }

    /* Restore interrupts.  */
    UX_RESTORE
 8010fc8:	4628      	mov	r0, r5
 8010fca:	f7f0 fa03 	bl	80013d4 <_ux_utility_interrupt_restore>

    /* Return completion status.  */
    return(status);       
}
 8010fce:	4630      	mov	r0, r6
 8010fd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    status =  UX_ERROR;
 8010fd2:	26ff      	movs	r6, #255	; 0xff
    UX_RESTORE
 8010fd4:	4628      	mov	r0, r5
 8010fd6:	f7f0 f9fd 	bl	80013d4 <_ux_utility_interrupt_restore>
}
 8010fda:	4630      	mov	r0, r6
 8010fdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010fde:	bf00      	nop
 8010fe0:	2000b408 	.word	0x2000b408

08010fe4 <_ux_device_stack_get_status>:

    /* Get the pointer to the transfer request associated with the endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;

    /* Reset the status buffer.  */
    *transfer_request -> ux_slave_transfer_request_data_pointer =  0;
 8010fe4:	2300      	movs	r3, #0
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8010fe6:	4a23      	ldr	r2, [pc, #140]	; (8011074 <_ux_device_stack_get_status+0x90>)
{
 8010fe8:	b570      	push	{r4, r5, r6, lr}
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8010fea:	6814      	ldr	r4, [r2, #0]
    *transfer_request -> ux_slave_transfer_request_data_pointer =  0;
 8010fec:	6ea5      	ldr	r5, [r4, #104]	; 0x68
 8010fee:	702b      	strb	r3, [r5, #0]
    *(transfer_request -> ux_slave_transfer_request_data_pointer + 1) =  0;
 8010ff0:	6ea5      	ldr	r5, [r4, #104]	; 0x68
 8010ff2:	706b      	strb	r3, [r5, #1]
    
    /* The default length for GET_STATUS is 2, except for OTG get Status.  */
    data_length = 2;
    
    /* The status can be for either the device or the endpoint.  */
    switch (request_type & UX_REQUEST_TARGET)
 8010ff4:	f010 0503 	ands.w	r5, r0, #3
 8010ff8:	d01f      	beq.n	801103a <_ux_device_stack_get_status+0x56>
 8010ffa:	2d02      	cmp	r5, #2
 8010ffc:	f104 063c 	add.w	r6, r4, #60	; 0x3c
 8011000:	d114      	bne.n	801102c <_ux_device_stack_get_status+0x48>
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_ENDPOINT_STATUS, (VOID *)(ALIGN_TYPE)(request_index & (UINT)~UX_ENDPOINT_DIRECTION));
#else

        /* This feature returns the halt state of a specific endpoint.  The endpoint address
           is used to retrieve the endpoint container.  */
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_ENDPOINT_STATUS, (VOID *)(ALIGN_TYPE)(request_index));
 8011002:	460a      	mov	r2, r1
 8011004:	4620      	mov	r0, r4
 8011006:	2115      	movs	r1, #21
 8011008:	69a3      	ldr	r3, [r4, #24]
 801100a:	4798      	blx	r3
#endif

        /* Check the status. We may have a unknown endpoint.  */
        if (status != UX_ERROR)
 801100c:	28ff      	cmp	r0, #255	; 0xff
 801100e:	d00d      	beq.n	801102c <_ux_device_stack_get_status+0x48>
        {

            if (status == UX_TRUE)
 8011010:	2801      	cmp	r0, #1
 8011012:	d024      	beq.n	801105e <_ux_device_stack_get_status+0x7a>
    data_length = 2;
 8011014:	2502      	movs	r5, #2
        /* No more work to do here.  The command failed but the upper layer does not depend on it.  */
        return(UX_SUCCESS);            
    }
    
    /* Set the phase of the transfer to data out.  */
    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 8011016:	2303      	movs	r3, #3

    /* Send the descriptor with the appropriate length to the host.  */
    status =  _ux_device_stack_transfer_request(transfer_request, data_length, data_length);
 8011018:	462a      	mov	r2, r5
 801101a:	4629      	mov	r1, r5
 801101c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 8011020:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84

    /* Return the function status.  */
    return(status);
}
 8011024:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    status =  _ux_device_stack_transfer_request(transfer_request, data_length, data_length);
 8011028:	f000 ba68 	b.w	80114fc <_ux_device_stack_transfer_request>
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801102c:	4632      	mov	r2, r6
 801102e:	2114      	movs	r1, #20
 8011030:	4620      	mov	r0, r4
 8011032:	69a3      	ldr	r3, [r4, #24]
 8011034:	4798      	blx	r3
}
 8011036:	2000      	movs	r0, #0
 8011038:	bd70      	pop	{r4, r5, r6, pc}
        if (request_index == UX_OTG_STATUS_SELECTOR)
 801103a:	f5b1 4f70 	cmp.w	r1, #61440	; 0xf000
 801103e:	d016      	beq.n	801106e <_ux_device_stack_get_status+0x8a>
            if (_ux_system_slave -> ux_system_slave_power_state == UX_DEVICE_SELF_POWERED)
 8011040:	6813      	ldr	r3, [r2, #0]
 8011042:	f8d3 1148 	ldr.w	r1, [r3, #328]	; 0x148
 8011046:	2902      	cmp	r1, #2
 8011048:	d00c      	beq.n	8011064 <_ux_device_stack_get_status+0x80>
            if (_ux_system_slave -> ux_system_slave_remote_wakeup_enabled)
 801104a:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 801104e:	2b00      	cmp	r3, #0
 8011050:	d0e0      	beq.n	8011014 <_ux_device_stack_get_status+0x30>
    data_length = 2;
 8011052:	2502      	movs	r5, #2
                *transfer_request -> ux_slave_transfer_request_data_pointer |=  2;
 8011054:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 8011056:	7813      	ldrb	r3, [r2, #0]
 8011058:	432b      	orrs	r3, r5
 801105a:	7013      	strb	r3, [r2, #0]
 801105c:	e7db      	b.n	8011016 <_ux_device_stack_get_status+0x32>
                *transfer_request -> ux_slave_transfer_request_data_pointer =  1;
 801105e:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8011060:	7018      	strb	r0, [r3, #0]
 8011062:	e7d8      	b.n	8011016 <_ux_device_stack_get_status+0x32>
                *transfer_request -> ux_slave_transfer_request_data_pointer =  1;
 8011064:	2101      	movs	r1, #1
 8011066:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8011068:	7019      	strb	r1, [r3, #0]
            if (_ux_system_slave -> ux_system_slave_remote_wakeup_enabled)
 801106a:	6813      	ldr	r3, [r2, #0]
 801106c:	e7ed      	b.n	801104a <_ux_device_stack_get_status+0x66>
            data_length = 1;
 801106e:	2501      	movs	r5, #1
 8011070:	e7d1      	b.n	8011016 <_ux_device_stack_get_status+0x32>
 8011072:	bf00      	nop
 8011074:	2000b408 	.word	0x2000b408

08011078 <_ux_device_stack_initialize>:
UINT  _ux_device_stack_initialize(UCHAR * device_framework_high_speed, ULONG device_framework_length_high_speed,
                                  UCHAR * device_framework_full_speed, ULONG device_framework_length_full_speed,
                                  UCHAR * string_framework, ULONG string_framework_length,
                                  UCHAR * language_id_framework, ULONG language_id_framework_length,
                                  UINT (*ux_system_slave_change_function)(ULONG))
{
 8011078:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    /* Store the language ID list in the project structure.  */
    _ux_system_slave -> ux_system_slave_language_id_framework =                 language_id_framework;
    _ux_system_slave -> ux_system_slave_language_id_framework_length =          language_id_framework_length;

    /* Store the max number of slave class drivers in the project structure.  */
    UX_SYSTEM_DEVICE_MAX_CLASS_SET(UX_MAX_SLAVE_CLASS_DRIVER);
 801107c:	f04f 0c02 	mov.w	ip, #2
{
 8011080:	460d      	mov	r5, r1

    /* Allocate memory for the classes.
     * sizeof(UX_SLAVE_CLASS) * UX_MAX_SLAVE_CLASS_DRIVER) overflow is checked
     * outside of the function.
     */
    memory =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_SLAVE_CLASS) * UX_MAX_SLAVE_CLASS_DRIVER);
 8011082:	2100      	movs	r1, #0
    device =  &_ux_system_slave -> ux_system_slave_device;
 8011084:	4f67      	ldr	r7, [pc, #412]	; (8011224 <_ux_device_stack_initialize+0x1ac>)
    _ux_system_slave -> ux_system_slave_string_framework =                         string_framework;
 8011086:	9c08      	ldr	r4, [sp, #32]
    device =  &_ux_system_slave -> ux_system_slave_device;
 8011088:	683e      	ldr	r6, [r7, #0]
    _ux_system_slave -> ux_system_slave_device_framework_length_full_speed =      device_framework_length_full_speed;
 801108a:	e9c6 2335 	strd	r2, r3, [r6, #212]	; 0xd4
{
 801108e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    _ux_system_slave -> ux_system_slave_string_framework =                         string_framework;
 8011090:	f8c6 40e4 	str.w	r4, [r6, #228]	; 0xe4
    _ux_system_slave -> ux_system_slave_language_id_framework =                 language_id_framework;
 8011094:	f8c6 30ec 	str.w	r3, [r6, #236]	; 0xec
{
 8011098:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    _ux_system_slave -> ux_system_slave_string_framework_length =                  string_framework_length;
 801109a:	9c09      	ldr	r4, [sp, #36]	; 0x24
    _ux_system_slave -> ux_system_slave_language_id_framework_length =          language_id_framework_length;
 801109c:	f8c6 30f0 	str.w	r3, [r6, #240]	; 0xf0
{
 80110a0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    _ux_system_slave -> ux_system_slave_device_framework_length_high_speed =      device_framework_length_high_speed;
 80110a2:	e9c6 0537 	strd	r0, r5, [r6, #220]	; 0xdc
    memory =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_SLAVE_CLASS) * UX_MAX_SLAVE_CLASS_DRIVER);
 80110a6:	22c8      	movs	r2, #200	; 0xc8
 80110a8:	4608      	mov	r0, r1
    _ux_system_slave -> ux_system_slave_string_framework_length =                  string_framework_length;
 80110aa:	f8c6 40e8 	str.w	r4, [r6, #232]	; 0xe8
    UX_SYSTEM_DEVICE_MAX_CLASS_SET(UX_MAX_SLAVE_CLASS_DRIVER);
 80110ae:	f8c6 c0fc 	str.w	ip, [r6, #252]	; 0xfc
    _ux_system_slave -> ux_system_slave_change_function =  ux_system_slave_change_function;
 80110b2:	f8c6 3168 	str.w	r3, [r6, #360]	; 0x168
    memory =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_SLAVE_CLASS) * UX_MAX_SLAVE_CLASS_DRIVER);
 80110b6:	f000 fb4f 	bl	8011758 <_ux_utility_memory_allocate>
    if (memory == UX_NULL)
 80110ba:	2800      	cmp	r0, #0
 80110bc:	f000 80a7 	beq.w	801120e <_ux_device_stack_initialize+0x196>
        return(UX_MEMORY_INSUFFICIENT);
    
    /* Save this memory allocation in the USBX project.  */
    _ux_system_slave -> ux_system_slave_class_array =  (UX_SLAVE_CLASS *) ((void *) memory);
 80110c0:	683b      	ldr	r3, [r7, #0]
       control endpoint. */
    transfer_request =  &device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request;

    /* Acquire a buffer for the size of the endpoint.  */
    transfer_request -> ux_slave_transfer_request_data_pointer =
          _ux_utility_memory_allocate(UX_NO_ALIGN, UX_CACHE_SAFE_MEMORY, UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH);
 80110c2:	f44f 7280 	mov.w	r2, #256	; 0x100
    _ux_system_slave -> ux_system_slave_class_array =  (UX_SLAVE_CLASS *) ((void *) memory);
 80110c6:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
          _ux_utility_memory_allocate(UX_NO_ALIGN, UX_CACHE_SAFE_MEMORY, UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH);
 80110ca:	2101      	movs	r1, #1
 80110cc:	2000      	movs	r0, #0
 80110ce:	f000 fb43 	bl	8011758 <_ux_utility_memory_allocate>
    transfer_request -> ux_slave_transfer_request_data_pointer =
 80110d2:	66b0      	str	r0, [r6, #104]	; 0x68

    /* Ensure we have enough memory.  */
    if (transfer_request -> ux_slave_transfer_request_data_pointer == UX_NULL)
 80110d4:	2800      	cmp	r0, #0
 80110d6:	d07c      	beq.n	80111d2 <_ux_device_stack_initialize+0x15a>
    {

        /* We need to determine the maximum number of interfaces and endpoints declared in the device framework.  
        This mechanism requires that both framework behave the same way regarding the number of interfaces
        and endpoints.  */
        device_framework        =  _ux_system_slave -> ux_system_slave_device_framework_full_speed;
 80110d8:	683b      	ldr	r3, [r7, #0]
 80110da:	e9d3 3435 	ldrd	r3, r4, [r3, #212]	; 0xd4
        local_interfaces_found             =  0;
        local_endpoints_found              =  0;
        endpoints_in_interface_found       =  0;

        /* Parse the device framework and locate interfaces and endpoint descriptor(s).  */
        while (device_framework_length != 0)
 80110de:	2c00      	cmp	r4, #0
 80110e0:	f000 808e 	beq.w	8011200 <_ux_device_stack_initialize+0x188>
        endpoints_in_interface_found       =  0;
 80110e4:	2500      	movs	r5, #0
        local_endpoints_found              =  0;
 80110e6:	46ac      	mov	ip, r5
        local_interfaces_found             =  0;
 80110e8:	46ae      	mov	lr, r5
    max_interface_number               =  0;
 80110ea:	46a8      	mov	r8, r5
    endpoints_found                    =  0;
 80110ec:	46a9      	mov	r9, r5
    interfaces_found                   =  0;
 80110ee:	462a      	mov	r2, r5
 80110f0:	e00f      	b.n	8011112 <_ux_device_stack_initialize+0x9a>
        
            /* And its type.  */
            descriptor_type =  *(device_framework + 1);
                    
            /* Check if this is an endpoint descriptor.  */
            switch(descriptor_type)
 80110f2:	2804      	cmp	r0, #4
 80110f4:	d10a      	bne.n	801110c <_ux_device_stack_initialize+0x94>

            case UX_INTERFACE_DESCRIPTOR_ITEM:

                /* Check if this is alternate setting 0. If not, do not add another interface found.  
                If this is alternate setting 0, reset the endpoints count for this interface.  */
                if (*(device_framework + 3) == 0)
 80110f6:	78d8      	ldrb	r0, [r3, #3]
 80110f8:	2800      	cmp	r0, #0
 80110fa:	d17c      	bne.n	80111f6 <_ux_device_stack_initialize+0x17e>
                {

                    /* Add the cumulated number of endpoints in the previous interface.  */
                    local_endpoints_found += endpoints_in_interface_found;
 80110fc:	44ac      	add	ip, r5

                    /* Read the number of endpoints for this alternate setting.  */
                    endpoints_in_interface_found = (ULONG) *(device_framework + 4);
 80110fe:	791d      	ldrb	r5, [r3, #4]
                    
                    /* Increment the number of interfaces found in the current configuration.  */
                    local_interfaces_found++;
 8011100:	f10e 0e01 	add.w	lr, lr, #1
                        /* Adjust the number of maximum endpoints in this interface.  */
                        endpoints_in_interface_found = (ULONG) *(device_framework + 4);
                }

                /* Check and update max interface number.  */
                if (*(device_framework + 2) > max_interface_number)
 8011104:	7898      	ldrb	r0, [r3, #2]
 8011106:	4580      	cmp	r8, r0
 8011108:	bf38      	it	cc
 801110a:	4680      	movcc	r8, r0
        while (device_framework_length != 0)
 801110c:	1a64      	subs	r4, r4, r1

            /* Adjust what is left of the device framework.  */
            device_framework_length -=  descriptor_length;

            /* Point to the next descriptor.  */
            device_framework +=  descriptor_length;
 801110e:	440b      	add	r3, r1
        while (device_framework_length != 0)
 8011110:	d010      	beq.n	8011134 <_ux_device_stack_initialize+0xbc>
            descriptor_type =  *(device_framework + 1);
 8011112:	7858      	ldrb	r0, [r3, #1]
            descriptor_length =  (ULONG) *device_framework;
 8011114:	7819      	ldrb	r1, [r3, #0]
            switch(descriptor_type)
 8011116:	2802      	cmp	r0, #2
 8011118:	d1eb      	bne.n	80110f2 <_ux_device_stack_initialize+0x7a>
                local_endpoints_found += endpoints_in_interface_found;
 801111a:	44ac      	add	ip, r5
                endpoints_in_interface_found  =  0;
 801111c:	2500      	movs	r5, #0
 801111e:	4572      	cmp	r2, lr
 8011120:	bf38      	it	cc
 8011122:	4672      	movcc	r2, lr
                if (local_endpoints_found > endpoints_found)
 8011124:	45e1      	cmp	r9, ip
 8011126:	bf38      	it	cc
 8011128:	46e1      	movcc	r9, ip
        while (device_framework_length != 0)
 801112a:	1a64      	subs	r4, r4, r1
                local_endpoints_found         =  0;
 801112c:	46ac      	mov	ip, r5
                local_interfaces_found =  0;
 801112e:	46ae      	mov	lr, r5
            device_framework +=  descriptor_length;
 8011130:	440b      	add	r3, r1
        while (device_framework_length != 0)
 8011132:	d1ee      	bne.n	8011112 <_ux_device_stack_initialize+0x9a>
            /* We need to adjust the number of maximum endpoints.  */
            endpoints_found =  local_endpoints_found;


        /* Check if the number of interfaces found in this configuration is the maximum so far. */
        if (local_interfaces_found > interfaces_found)
 8011134:	4572      	cmp	r2, lr
 8011136:	bf38      	it	cc
 8011138:	4672      	movcc	r2, lr
            /* We need to adjust the number of maximum interfaces.  */
            interfaces_found =  local_interfaces_found;

        /* We do a sanity check on the finding. At least there must be one interface but endpoints are
        not necessary.  */
        if (interfaces_found == 0)
 801113a:	2a00      	cmp	r2, #0
 801113c:	d060      	beq.n	8011200 <_ux_device_stack_initialize+0x188>

            status = UX_DESCRIPTOR_CORRUPTED;
        }

        /* We do a sanity check on the finding. Max interface number should not exceed limit.  */
        if (status == UX_SUCCESS &&
 801113e:	f1b8 0f0f 	cmp.w	r8, #15
 8011142:	d868      	bhi.n	8011216 <_ux_device_stack_initialize+0x19e>
        local_endpoints_found += endpoints_in_interface_found;
 8011144:	eb0c 0805 	add.w	r8, ip, r5
 8011148:	45c8      	cmp	r8, r9
 801114a:	bf38      	it	cc
 801114c:	46c8      	movcc	r8, r9
        /* Memorize both pool sizes.  */
        device -> ux_slave_device_interfaces_pool_number = interfaces_found;
        device -> ux_slave_device_endpoints_pool_number  = endpoints_found;

        /* We assign a pool for the interfaces.  */
        interfaces_pool =  _ux_utility_memory_allocate_mulc_safe(UX_NO_ALIGN, UX_REGULAR_MEMORY, interfaces_found, sizeof(UX_SLAVE_INTERFACE));
 801114e:	2320      	movs	r3, #32
 8011150:	4621      	mov	r1, r4
 8011152:	4620      	mov	r0, r4
        device -> ux_slave_device_interfaces_pool_number = interfaces_found;
 8011154:	f8c6 20bc 	str.w	r2, [r6, #188]	; 0xbc
        device -> ux_slave_device_endpoints_pool_number  = endpoints_found;
 8011158:	f8c6 80c4 	str.w	r8, [r6, #196]	; 0xc4
        interfaces_pool =  _ux_utility_memory_allocate_mulc_safe(UX_NO_ALIGN, UX_REGULAR_MEMORY, interfaces_found, sizeof(UX_SLAVE_INTERFACE));
 801115c:	f000 fb78 	bl	8011850 <_ux_utility_memory_allocate_mulc_safe>
        if (interfaces_pool == UX_NULL)
 8011160:	b3b8      	cbz	r0, 80111d2 <_ux_device_stack_initialize+0x15a>
            status = UX_MEMORY_INSUFFICIENT;
        else

            /* Save the interface pool address in the device container.  */
            device -> ux_slave_device_interfaces_pool =  interfaces_pool;
 8011162:	f8c6 00b8 	str.w	r0, [r6, #184]	; 0xb8
    }

    /* Do we need an endpoint pool ?  */
    if (endpoints_found != 0 && status == UX_SUCCESS)
 8011166:	f1b8 0f00 	cmp.w	r8, #0
 801116a:	d041      	beq.n	80111f0 <_ux_device_stack_initialize+0x178>
    {

        /* We assign a pool for the endpoints.  */
        endpoints_pool =  _ux_utility_memory_allocate_mulc_safe(UX_NO_ALIGN, UX_REGULAR_MEMORY, endpoints_found, sizeof(UX_SLAVE_ENDPOINT));
 801116c:	2368      	movs	r3, #104	; 0x68
 801116e:	4642      	mov	r2, r8
 8011170:	4621      	mov	r1, r4
 8011172:	4620      	mov	r0, r4
 8011174:	f000 fb6c 	bl	8011850 <_ux_utility_memory_allocate_mulc_safe>
        if (endpoints_pool == UX_NULL)
 8011178:	4605      	mov	r5, r0
 801117a:	b350      	cbz	r0, 80111d2 <_ux_device_stack_initialize+0x15a>
            device -> ux_slave_device_endpoints_pool =  endpoints_pool;

            /* We need to assign a transfer buffer to each endpoint. Each endpoint is assigned the
            maximum buffer size.  We also assign the semaphore used by the endpoint to synchronize transfer
            completion. */
            while (endpoints_pool < (device -> ux_slave_device_endpoints_pool + endpoints_found))
 801117c:	2368      	movs	r3, #104	; 0x68
 801117e:	fb03 f808 	mul.w	r8, r3, r8
 8011182:	eb00 0308 	add.w	r3, r0, r8
 8011186:	4298      	cmp	r0, r3
            device -> ux_slave_device_endpoints_pool =  endpoints_pool;
 8011188:	f8c6 00c0 	str.w	r0, [r6, #192]	; 0xc0
            while (endpoints_pool < (device -> ux_slave_device_endpoints_pool + endpoints_found))
 801118c:	d304      	bcc.n	8011198 <_ux_device_stack_initialize+0x120>
 801118e:	e02f      	b.n	80111f0 <_ux_device_stack_initialize+0x178>
                    status = UX_SEMAPHORE_ERROR;
                    break;
                }
        
                /* Next endpoint.  */
                endpoints_pool++;
 8011190:	3568      	adds	r5, #104	; 0x68
            while (endpoints_pool < (device -> ux_slave_device_endpoints_pool + endpoints_found))
 8011192:	4443      	add	r3, r8
 8011194:	429d      	cmp	r5, r3
 8011196:	d22b      	bcs.n	80111f0 <_ux_device_stack_initialize+0x178>
                                _ux_utility_memory_allocate(UX_NO_ALIGN, UX_CACHE_SAFE_MEMORY, UX_SLAVE_REQUEST_DATA_MAX_LENGTH);
 8011198:	f44f 7200 	mov.w	r2, #512	; 0x200
 801119c:	2101      	movs	r1, #1
 801119e:	2000      	movs	r0, #0
 80111a0:	f000 fada 	bl	8011758 <_ux_utility_memory_allocate>
    if (endpoints_pool)
    {

        /* In error cases creating endpoint resources, endpoints_pool is endpoint that failed.
         * Previously allocated things should be freed.  */
        while(endpoints_pool >= device -> ux_slave_device_endpoints_pool)
 80111a4:	f8d6 30c0 	ldr.w	r3, [r6, #192]	; 0xc0
                endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer = 
 80111a8:	62e8      	str	r0, [r5, #44]	; 0x2c
                if (endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer == UX_NULL)
 80111aa:	2800      	cmp	r0, #0
 80111ac:	d1f0      	bne.n	8011190 <_ux_device_stack_initialize+0x118>
        while(endpoints_pool >= device -> ux_slave_device_endpoints_pool)
 80111ae:	429d      	cmp	r5, r3
 80111b0:	d30c      	bcc.n	80111cc <_ux_device_stack_initialize+0x154>
            if (endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer)
                _ux_utility_memory_free(endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer);
#endif

            /* Move to previous endpoint.  */
            endpoints_pool --;
 80111b2:	3d68      	subs	r5, #104	; 0x68
        while(endpoints_pool >= device -> ux_slave_device_endpoints_pool)
 80111b4:	429d      	cmp	r5, r3
 80111b6:	d309      	bcc.n	80111cc <_ux_device_stack_initialize+0x154>
            if (endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer)
 80111b8:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 80111ba:	2800      	cmp	r0, #0
 80111bc:	d0f9      	beq.n	80111b2 <_ux_device_stack_initialize+0x13a>
                _ux_utility_memory_free(endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer);
 80111be:	f000 fbc9 	bl	8011954 <_ux_utility_memory_free>
        while(endpoints_pool >= device -> ux_slave_device_endpoints_pool)
 80111c2:	f8d6 30c0 	ldr.w	r3, [r6, #192]	; 0xc0
            endpoints_pool --;
 80111c6:	3d68      	subs	r5, #104	; 0x68
        while(endpoints_pool >= device -> ux_slave_device_endpoints_pool)
 80111c8:	429d      	cmp	r5, r3
 80111ca:	d2f5      	bcs.n	80111b8 <_ux_device_stack_initialize+0x140>
        }

        _ux_utility_memory_free(device -> ux_slave_device_endpoints_pool);
 80111cc:	4618      	mov	r0, r3
 80111ce:	f000 fbc1 	bl	8011954 <_ux_utility_memory_free>
 80111d2:	2412      	movs	r4, #18
    }

    /* Free device -> ux_slave_device_interfaces_pool.  */
    if (device -> ux_slave_device_interfaces_pool)
 80111d4:	f8d6 00b8 	ldr.w	r0, [r6, #184]	; 0xb8
 80111d8:	b108      	cbz	r0, 80111de <_ux_device_stack_initialize+0x166>
        _ux_utility_memory_free(device -> ux_slave_device_interfaces_pool);
 80111da:	f000 fbbb 	bl	8011954 <_ux_utility_memory_free>

    /* Free device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer.  */
    if (device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer)
 80111de:	6eb0      	ldr	r0, [r6, #104]	; 0x68
 80111e0:	b108      	cbz	r0, 80111e6 <_ux_device_stack_initialize+0x16e>
        _ux_utility_memory_free(device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer);
 80111e2:	f000 fbb7 	bl	8011954 <_ux_utility_memory_free>

    /* Free _ux_system_slave -> ux_system_slave_class_array.  */
    _ux_utility_memory_free(_ux_system_slave -> ux_system_slave_class_array);
 80111e6:	683b      	ldr	r3, [r7, #0]
 80111e8:	f8d3 0100 	ldr.w	r0, [r3, #256]	; 0x100
 80111ec:	f000 fbb2 	bl	8011954 <_ux_utility_memory_free>

    /* Return completion status.  */
    return(status);
}
 80111f0:	4620      	mov	r0, r4
 80111f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
                    if (endpoints_in_interface_found < (ULONG) *(device_framework + 4))
 80111f6:	7918      	ldrb	r0, [r3, #4]
 80111f8:	4285      	cmp	r5, r0
 80111fa:	bf38      	it	cc
 80111fc:	4605      	movcc	r5, r0
 80111fe:	e781      	b.n	8011104 <_ux_device_stack_initialize+0x8c>
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_INIT, UX_DESCRIPTOR_CORRUPTED);
 8011200:	2242      	movs	r2, #66	; 0x42
 8011202:	2103      	movs	r1, #3
 8011204:	2002      	movs	r0, #2
 8011206:	f000 f9eb 	bl	80115e0 <_ux_system_error_handler>
            status = UX_DESCRIPTOR_CORRUPTED;
 801120a:	2442      	movs	r4, #66	; 0x42
 801120c:	e7e2      	b.n	80111d4 <_ux_device_stack_initialize+0x15c>
        return(UX_MEMORY_INSUFFICIENT);
 801120e:	2412      	movs	r4, #18
}
 8011210:	4620      	mov	r0, r4
 8011212:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_INIT, UX_MEMORY_INSUFFICIENT);
 8011216:	2212      	movs	r2, #18
 8011218:	2103      	movs	r1, #3
 801121a:	2002      	movs	r0, #2
 801121c:	f000 f9e0 	bl	80115e0 <_ux_system_error_handler>
            status = UX_MEMORY_INSUFFICIENT;
 8011220:	2412      	movs	r4, #18
 8011222:	e7d7      	b.n	80111d4 <_ux_device_stack_initialize+0x15c>
 8011224:	2000b408 	.word	0x2000b408

08011228 <_ux_device_stack_interface_delete>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_interface_delete(UX_SLAVE_INTERFACE *interface_ptr)
{
 8011228:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_INTERFACE_DELETE, interface_ptr, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801122c:	f8df 8044 	ldr.w	r8, [pc, #68]	; 8011274 <_ux_device_stack_interface_delete+0x4c>

    /* Find the first endpoints associated with this interface.  */    
    next_endpoint =  interface_ptr -> ux_slave_interface_first_endpoint;        
 8011230:	69c4      	ldr	r4, [r0, #28]
{
 8011232:	4607      	mov	r7, r0
    device =  &_ux_system_slave -> ux_system_slave_device;
 8011234:	f8d8 9000 	ldr.w	r9, [r8]
    
    /* Parse all the endpoints.  */    
    while (next_endpoint != UX_NULL)
 8011238:	b18c      	cbz	r4, 801125e <_ux_device_stack_interface_delete+0x36>
 801123a:	4648      	mov	r0, r9

        /* The endpoint must be destroyed.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT, endpoint);

        /* Free the endpoint.  */
        endpoint -> ux_slave_endpoint_status =  UX_UNUSED;
 801123c:	2500      	movs	r5, #0
 801123e:	e002      	b.n	8011246 <_ux_device_stack_interface_delete+0x1e>
        dcd =  &_ux_system_slave->ux_system_slave_dcd;
 8011240:	4634      	mov	r4, r6
 8011242:	f8d8 0000 	ldr.w	r0, [r8]
        next_endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
 8011246:	6966      	ldr	r6, [r4, #20]
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT, endpoint);
 8011248:	4622      	mov	r2, r4
 801124a:	210f      	movs	r1, #15
 801124c:	6983      	ldr	r3, [r0, #24]
 801124e:	4798      	blx	r3

        /* Make sure the endpoint instance is now cleaned up.  */
        endpoint -> ux_slave_endpoint_state =  0;
 8011250:	e9c4 5500 	strd	r5, r5, [r4]
        endpoint -> ux_slave_endpoint_next_endpoint =  UX_NULL;
        endpoint -> ux_slave_endpoint_interface =  UX_NULL;
 8011254:	e9c4 5505 	strd	r5, r5, [r4, #20]
        endpoint -> ux_slave_endpoint_device =  UX_NULL;
 8011258:	61e5      	str	r5, [r4, #28]
    while (next_endpoint != UX_NULL)
 801125a:	2e00      	cmp	r6, #0
 801125c:	d1f0      	bne.n	8011240 <_ux_device_stack_interface_delete+0x18>
    /* It's always from first one (to delete).  */
    /* Rebuild the first link.  */
    device -> ux_slave_device_first_interface =  interface_ptr -> ux_slave_interface_next_interface;

    /* The interface is removed from the link, its memory must be cleaned and returned to the pool.  */
    interface_ptr -> ux_slave_interface_class          =  UX_NULL;
 801125e:	2000      	movs	r0, #0
    device -> ux_slave_device_first_interface =  interface_ptr -> ux_slave_interface_next_interface;
 8011260:	69bb      	ldr	r3, [r7, #24]
 8011262:	f8c9 30b4 	str.w	r3, [r9, #180]	; 0xb4
    interface_ptr -> ux_slave_interface_class_instance =  UX_NULL;
 8011266:	e9c7 0001 	strd	r0, r0, [r7, #4]
    interface_ptr -> ux_slave_interface_next_interface =  UX_NULL;
    interface_ptr -> ux_slave_interface_first_endpoint =  UX_NULL;
 801126a:	e9c7 0006 	strd	r0, r0, [r7, #24]
    interface_ptr -> ux_slave_interface_status         =  UX_UNUSED;
 801126e:	6038      	str	r0, [r7, #0]

    /* Return successful completion.  */    
    return(UX_SUCCESS);       
}
 8011270:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011274:	2000b408 	.word	0x2000b408

08011278 <_ux_device_stack_interface_set>:
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_interface_set(UCHAR * device_framework, ULONG device_framework_length,
                                                    ULONG alternate_setting_value)
{
 8011278:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_INTERFACE_SET, alternate_setting_value, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801127c:	f8df a128 	ldr.w	sl, [pc, #296]	; 80113a8 <_ux_device_stack_interface_set+0x130>
{
 8011280:	b083      	sub	sp, #12
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8011282:	f8da 8000 	ldr.w	r8, [sl]
    /* Find a free interface in the pool and hook it to the 
       existing interface.  */
    interface_ptr = device -> ux_slave_device_interfaces_pool;

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
    interfaces_pool_number = device -> ux_slave_device_interfaces_pool_number;
 8011286:	e9d8 432e 	ldrd	r4, r3, [r8, #184]	; 0xb8
    while (interfaces_pool_number != 0)
 801128a:	2b00      	cmp	r3, #0
 801128c:	d03a      	beq.n	8011304 <_ux_device_stack_interface_set+0x8c>
 801128e:	4606      	mov	r6, r0
 8011290:	460f      	mov	r7, r1
 8011292:	e003      	b.n	801129c <_ux_device_stack_interface_set+0x24>
 8011294:	3b01      	subs	r3, #1
        /* Check if this interface is free.  */
        if (interface_ptr -> ux_slave_interface_status == UX_UNUSED)
            break;
    
        /* Try the next interface.  */
        interface_ptr++;
 8011296:	f104 0420 	add.w	r4, r4, #32
    while (interfaces_pool_number != 0)
 801129a:	d033      	beq.n	8011304 <_ux_device_stack_interface_set+0x8c>
        if (interface_ptr -> ux_slave_interface_status == UX_UNUSED)
 801129c:	6822      	ldr	r2, [r4, #0]
 801129e:	2a00      	cmp	r2, #0
 80112a0:	d1f8      	bne.n	8011294 <_ux_device_stack_interface_set+0x1c>
        return(UX_MEMORY_INSUFFICIENT);
    
#endif

    /* Mark this interface as used now.  */
    interface_ptr -> ux_slave_interface_status = UX_USED;
 80112a2:	4623      	mov	r3, r4
 80112a4:	2201      	movs	r2, #1

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_REGISTER(UX_TRACE_DEVICE_OBJECT_TYPE_INTERFACE, interface_ptr, 0, 0, 0)

    /* Parse the descriptor in something more readable.  */
    _ux_utility_descriptor_parse(device_framework,
 80112a6:	4630      	mov	r0, r6
    interface_ptr -> ux_slave_interface_status = UX_USED;
 80112a8:	f843 2b0c 	str.w	r2, [r3], #12
    _ux_utility_descriptor_parse(device_framework,
 80112ac:	493d      	ldr	r1, [pc, #244]	; (80113a4 <_ux_device_stack_interface_set+0x12c>)
 80112ae:	2209      	movs	r2, #9
 80112b0:	f000 fa12 	bl	80116d8 <_ux_utility_descriptor_parse>
                (UCHAR *) &interface_ptr -> ux_slave_interface_descriptor);

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1

    /* Attach this interface to the end of the interface chain.  */
    if (device -> ux_slave_device_first_interface == UX_NULL)
 80112b4:	f8d8 30b4 	ldr.w	r3, [r8, #180]	; 0xb4
 80112b8:	2b00      	cmp	r3, #0
 80112ba:	d062      	beq.n	8011382 <_ux_device_stack_interface_set+0x10a>
    }
    else
    {
        /* Multiple interfaces exist, so find the end of the chain.  */
        interface_link =  device -> ux_slave_device_first_interface;
        while (interface_link -> ux_slave_interface_next_interface != UX_NULL)
 80112bc:	461a      	mov	r2, r3
 80112be:	699b      	ldr	r3, [r3, #24]
 80112c0:	2b00      	cmp	r3, #0
 80112c2:	d1fb      	bne.n	80112bc <_ux_device_stack_interface_set+0x44>
            interface_link =  interface_link -> ux_slave_interface_next_interface;
        interface_link -> ux_slave_interface_next_interface =  interface_ptr;
 80112c4:	6194      	str	r4, [r2, #24]
    /* It must be very first one.  */
    device -> ux_slave_device_first_interface = interface_ptr;
#endif

    /* Point beyond the interface descriptor.  */
    device_framework_length -=  (ULONG) *device_framework;
 80112c6:	7831      	ldrb	r1, [r6, #0]
    device_framework +=  (ULONG) *device_framework;

    /* Parse the device framework and locate endpoint descriptor(s).  */
    while (device_framework_length != 0)
 80112c8:	1a7f      	subs	r7, r7, r1
    device_framework +=  (ULONG) *device_framework;
 80112ca:	440e      	add	r6, r1
    while (device_framework_length != 0)
 80112cc:	d014      	beq.n	80112f8 <_ux_device_stack_interface_set+0x80>
    device =  &_ux_system_slave -> ux_system_slave_device;
 80112ce:	f108 0324 	add.w	r3, r8, #36	; 0x24
 80112d2:	e9cd 7300 	strd	r7, r3, [sp]
            /* Did we find a free endpoint ?  */
            if (endpoints_pool_number == 0)
                return(UX_MEMORY_INSUFFICIENT);

            /* Parse the descriptor in something more readable.  */
            _ux_utility_descriptor_parse(device_framework,
 80112d6:	f8df b0d4 	ldr.w	fp, [pc, #212]	; 80113ac <_ux_device_stack_interface_set+0x134>
        descriptor_type =  *(device_framework + 1);
 80112da:	7873      	ldrb	r3, [r6, #1]
        descriptor_length =  (ULONG) *device_framework;
 80112dc:	f896 9000 	ldrb.w	r9, [r6]
        switch(descriptor_type)
 80112e0:	2b04      	cmp	r3, #4
 80112e2:	d009      	beq.n	80112f8 <_ux_device_stack_interface_set+0x80>
 80112e4:	2b05      	cmp	r3, #5
 80112e6:	d011      	beq.n	801130c <_ux_device_stack_interface_set+0x94>
 80112e8:	2b02      	cmp	r3, #2
 80112ea:	d005      	beq.n	80112f8 <_ux_device_stack_interface_set+0x80>
    while (device_framework_length != 0)
 80112ec:	9b00      	ldr	r3, [sp, #0]

        /* Adjust what is left of the device framework.  */
        device_framework_length -=  descriptor_length;

        /* Point to the next descriptor.  */
        device_framework +=  descriptor_length;
 80112ee:	444e      	add	r6, r9
    while (device_framework_length != 0)
 80112f0:	ebb3 0309 	subs.w	r3, r3, r9
 80112f4:	9300      	str	r3, [sp, #0]
 80112f6:	d1f0      	bne.n	80112da <_ux_device_stack_interface_set+0x62>
    }

    /* The interface attached to this configuration must be started at the class
       level.  */
    status =  _ux_device_stack_interface_start(interface_ptr);
 80112f8:	4620      	mov	r0, r4

    /* Return the status to the caller.  */
    return(status);
}
 80112fa:	b003      	add	sp, #12
 80112fc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    status =  _ux_device_stack_interface_start(interface_ptr);
 8011300:	f000 b856 	b.w	80113b0 <_ux_device_stack_interface_start>
        return(UX_MEMORY_INSUFFICIENT);
 8011304:	2012      	movs	r0, #18
}
 8011306:	b003      	add	sp, #12
 8011308:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            endpoint = device -> ux_slave_device_endpoints_pool;
 801130c:	e9d8 5330 	ldrd	r5, r3, [r8, #192]	; 0xc0
            while (endpoints_pool_number != 0)
 8011310:	2b00      	cmp	r3, #0
 8011312:	d0f7      	beq.n	8011304 <_ux_device_stack_interface_set+0x8c>
 8011314:	9f00      	ldr	r7, [sp, #0]
 8011316:	e003      	b.n	8011320 <_ux_device_stack_interface_set+0xa8>
 8011318:	3b01      	subs	r3, #1
                endpoint++;
 801131a:	f105 0568 	add.w	r5, r5, #104	; 0x68
            while (endpoints_pool_number != 0)
 801131e:	d0f1      	beq.n	8011304 <_ux_device_stack_interface_set+0x8c>
                if (endpoint ->    ux_slave_endpoint_status == UX_UNUSED)
 8011320:	682a      	ldr	r2, [r5, #0]
 8011322:	2a00      	cmp	r2, #0
 8011324:	d1f8      	bne.n	8011318 <_ux_device_stack_interface_set+0xa0>
                    endpoint ->    ux_slave_endpoint_status = UX_USED;
 8011326:	462b      	mov	r3, r5
 8011328:	9700      	str	r7, [sp, #0]
 801132a:	2701      	movs	r7, #1
            _ux_utility_descriptor_parse(device_framework,
 801132c:	2206      	movs	r2, #6
 801132e:	4659      	mov	r1, fp
                    endpoint ->    ux_slave_endpoint_status = UX_USED;
 8011330:	f843 7b0c 	str.w	r7, [r3], #12
            _ux_utility_descriptor_parse(device_framework,
 8011334:	4630      	mov	r0, r6
 8011336:	f000 f9cf 	bl	80116d8 <_ux_utility_descriptor_parse>
            if ((_ux_system_slave -> ux_system_slave_speed == UX_HIGH_SPEED_DEVICE) &&
 801133a:	f8da 3000 	ldr.w	r3, [sl]
 801133e:	f8d3 1144 	ldr.w	r1, [r3, #324]	; 0x144
                    endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize &
 8011342:	8a2b      	ldrh	r3, [r5, #16]
            if ((_ux_system_slave -> ux_system_slave_speed == UX_HIGH_SPEED_DEVICE) &&
 8011344:	2902      	cmp	r1, #2
            max_transfer_length =
 8011346:	f3c3 020a 	ubfx	r2, r3, #0, #11
            if ((_ux_system_slave -> ux_system_slave_speed == UX_HIGH_SPEED_DEVICE) &&
 801134a:	d01d      	beq.n	8011388 <_ux_device_stack_interface_set+0x110>
            endpoint -> ux_slave_endpoint_device =  device;
 801134c:	9b01      	ldr	r3, [sp, #4]
            transfer_request -> ux_slave_transfer_request_transfer_length = max_transfer_length;
 801134e:	642a      	str	r2, [r5, #64]	; 0x40
            endpoint -> ux_slave_endpoint_device =  device;
 8011350:	61eb      	str	r3, [r5, #28]
            transfer_request -> ux_slave_transfer_request_timeout = UX_WAIT_FOREVER;
 8011352:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
            status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT, (VOID *) endpoint); 
 8011356:	462a      	mov	r2, r5
            transfer_request -> ux_slave_transfer_request_timeout = UX_WAIT_FOREVER;
 8011358:	656b      	str	r3, [r5, #84]	; 0x54
            status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT, (VOID *) endpoint); 
 801135a:	210e      	movs	r1, #14
 801135c:	4640      	mov	r0, r8
 801135e:	f8d8 3018 	ldr.w	r3, [r8, #24]
            transfer_request -> ux_slave_transfer_request_endpoint =  endpoint;
 8011362:	62ad      	str	r5, [r5, #40]	; 0x28
            endpoint -> ux_slave_endpoint_interface =  interface_ptr;
 8011364:	61ac      	str	r4, [r5, #24]
            status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT, (VOID *) endpoint); 
 8011366:	4798      	blx	r3
            if (status != UX_SUCCESS)
 8011368:	b9c0      	cbnz	r0, 801139c <_ux_device_stack_interface_set+0x124>
            if (interface_ptr -> ux_slave_interface_first_endpoint == UX_NULL)
 801136a:	69e3      	ldr	r3, [r4, #28]
 801136c:	b90b      	cbnz	r3, 8011372 <_ux_device_stack_interface_set+0xfa>
                interface_ptr -> ux_slave_interface_first_endpoint =  endpoint;
 801136e:	61e5      	str	r5, [r4, #28]
 8011370:	e7bc      	b.n	80112ec <_ux_device_stack_interface_set+0x74>
 8011372:	9f00      	ldr	r7, [sp, #0]
                while (endpoint_link -> ux_slave_endpoint_next_endpoint != UX_NULL)
 8011374:	461a      	mov	r2, r3
 8011376:	695b      	ldr	r3, [r3, #20]
 8011378:	2b00      	cmp	r3, #0
 801137a:	d1fb      	bne.n	8011374 <_ux_device_stack_interface_set+0xfc>
                endpoint_link -> ux_slave_endpoint_next_endpoint =  endpoint;
 801137c:	9700      	str	r7, [sp, #0]
 801137e:	6155      	str	r5, [r2, #20]
 8011380:	e7b4      	b.n	80112ec <_ux_device_stack_interface_set+0x74>
        device -> ux_slave_device_first_interface =  interface_ptr;
 8011382:	f8c8 40b4 	str.w	r4, [r8, #180]	; 0xb4
 8011386:	e79e      	b.n	80112c6 <_ux_device_stack_interface_set+0x4e>
            if ((_ux_system_slave -> ux_system_slave_speed == UX_HIGH_SPEED_DEVICE) &&
 8011388:	7be9      	ldrb	r1, [r5, #15]
 801138a:	07c9      	lsls	r1, r1, #31
 801138c:	d5de      	bpl.n	801134c <_ux_device_stack_interface_set+0xd4>
                if (n_trans)
 801138e:	f413 53c0 	ands.w	r3, r3, #6144	; 0x1800
                    n_trans >>= UX_MAX_NUMBER_OF_TRANSACTIONS_SHIFT;
 8011392:	bf1c      	itt	ne
 8011394:	0adb      	lsrne	r3, r3, #11
                    max_transfer_length *= n_trans;
 8011396:	fb03 2202 	mlane	r2, r3, r2, r2
 801139a:	e7d7      	b.n	801134c <_ux_device_stack_interface_set+0xd4>
                endpoint -> ux_slave_endpoint_status = UX_UNUSED;
 801139c:	2300      	movs	r3, #0
 801139e:	602b      	str	r3, [r5, #0]
                return(status);
 80113a0:	e7b1      	b.n	8011306 <_ux_device_stack_interface_set+0x8e>
 80113a2:	bf00      	nop
 80113a4:	20000254 	.word	0x20000254
 80113a8:	2000b408 	.word	0x2000b408
 80113ac:	2000024c 	.word	0x2000024c

080113b0 <_ux_device_stack_interface_start>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_interface_start(UX_SLAVE_INTERFACE *interface_ptr)
{
 80113b0:	b530      	push	{r4, r5, lr}
UINT                        status;
UX_SLAVE_CLASS_COMMAND      class_command;


    /* Get the class for the interface.  */
    class_ptr =  _ux_system_slave -> ux_system_slave_interface_class_array[interface_ptr -> ux_slave_interface_descriptor.bInterfaceNumber];
 80113b2:	4b15      	ldr	r3, [pc, #84]	; (8011408 <_ux_device_stack_interface_start+0x58>)
{
 80113b4:	b08d      	sub	sp, #52	; 0x34
    class_ptr =  _ux_system_slave -> ux_system_slave_interface_class_array[interface_ptr -> ux_slave_interface_descriptor.bInterfaceNumber];
 80113b6:	681a      	ldr	r2, [r3, #0]
 80113b8:	7b83      	ldrb	r3, [r0, #14]
 80113ba:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80113be:	f8d3 5104 	ldr.w	r5, [r3, #260]	; 0x104

    /* Check if class driver is available. */
    if (class_ptr == UX_NULL)
 80113c2:	b195      	cbz	r5, 80113ea <_ux_device_stack_interface_start+0x3a>

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;

    /* Build all the fields of the Class Command.  */
    class_command.ux_slave_class_command_request   =    UX_SLAVE_CLASS_COMMAND_QUERY;
 80113c4:	2301      	movs	r3, #1
    class_command.ux_slave_class_command_interface =   (VOID *)interface_ptr;
    class_command.ux_slave_class_command_class     =   interface_ptr -> ux_slave_interface_descriptor.bInterfaceClass;
 80113c6:	7c41      	ldrb	r1, [r0, #17]
 80113c8:	4604      	mov	r4, r0
 80113ca:	9106      	str	r1, [sp, #24]
    class_command.ux_slave_class_command_subclass  =   interface_ptr -> ux_slave_interface_descriptor.bInterfaceSubClass;
 80113cc:	7c81      	ldrb	r1, [r0, #18]
    class_command.ux_slave_class_command_interface =   (VOID *)interface_ptr;
 80113ce:	9003      	str	r0, [sp, #12]
    class_command.ux_slave_class_command_subclass  =   interface_ptr -> ux_slave_interface_descriptor.bInterfaceSubClass;
 80113d0:	9107      	str	r1, [sp, #28]
    class_command.ux_slave_class_command_protocol  =   interface_ptr -> ux_slave_interface_descriptor.bInterfaceProtocol;
 80113d2:	7cc1      	ldrb	r1, [r0, #19]
    class_command.ux_slave_class_command_request   =    UX_SLAVE_CLASS_COMMAND_QUERY;
 80113d4:	9301      	str	r3, [sp, #4]
    class_command.ux_slave_class_command_protocol  =   interface_ptr -> ux_slave_interface_descriptor.bInterfaceProtocol;
 80113d6:	9108      	str	r1, [sp, #32]
    class_command.ux_slave_class_command_vid       =   device -> ux_slave_device_descriptor.idVendor;
 80113d8:	8e11      	ldrh	r1, [r2, #48]	; 0x30
    class_command.ux_slave_class_command_pid       =   device -> ux_slave_device_descriptor.idProduct;
 80113da:	8e52      	ldrh	r2, [r2, #50]	; 0x32

    /* We can now memorize the interface pointer associated with this class.  */
    class_ptr -> ux_slave_class_interface = interface_ptr;
    
    /* We have found a potential candidate. Call this registered class entry function.  */
    status = class_ptr -> ux_slave_class_entry_function(&class_command);
 80113dc:	6c6b      	ldr	r3, [r5, #68]	; 0x44
    class_ptr -> ux_slave_class_interface = interface_ptr;
 80113de:	6628      	str	r0, [r5, #96]	; 0x60
    class_command.ux_slave_class_command_pid       =   device -> ux_slave_device_descriptor.idProduct;
 80113e0:	e9cd 2104 	strd	r2, r1, [sp, #16]
    status = class_ptr -> ux_slave_class_entry_function(&class_command);
 80113e4:	a801      	add	r0, sp, #4
 80113e6:	4798      	blx	r3

    /* The status tells us if the registered class wants to own this class.  */
    if (status == UX_SUCCESS)
 80113e8:	b110      	cbz	r0, 80113f0 <_ux_device_stack_interface_start+0x40>
        return (UX_NO_CLASS_MATCH);
 80113ea:	2057      	movs	r0, #87	; 0x57
        return(status); 
    }

    /* There is no driver who want to own this class!  */
    return(UX_NO_CLASS_MATCH);
}
 80113ec:	b00d      	add	sp, #52	; 0x34
 80113ee:	bd30      	pop	{r4, r5, pc}
        class_command.ux_slave_class_command_request =  UX_SLAVE_CLASS_COMMAND_ACTIVATE;
 80113f0:	2202      	movs	r2, #2
        status = class_ptr -> ux_slave_class_entry_function(&class_command);
 80113f2:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 80113f4:	a801      	add	r0, sp, #4
        class_command.ux_slave_class_command_class_ptr =  class_ptr;
 80113f6:	9509      	str	r5, [sp, #36]	; 0x24
        class_command.ux_slave_class_command_request =  UX_SLAVE_CLASS_COMMAND_ACTIVATE;
 80113f8:	9201      	str	r2, [sp, #4]
        status = class_ptr -> ux_slave_class_entry_function(&class_command);
 80113fa:	4798      	blx	r3
        if(status == UX_SUCCESS)
 80113fc:	2800      	cmp	r0, #0
 80113fe:	d1f5      	bne.n	80113ec <_ux_device_stack_interface_start+0x3c>
            interface_ptr -> ux_slave_interface_class =  class_ptr;
 8011400:	6065      	str	r5, [r4, #4]
}
 8011402:	b00d      	add	sp, #52	; 0x34
 8011404:	bd30      	pop	{r4, r5, pc}
 8011406:	bf00      	nop
 8011408:	2000b408 	.word	0x2000b408

0801140c <_ux_device_stack_set_feature>:

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_SET_FEATURE, request_value, request_index, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801140c:	4b18      	ldr	r3, [pc, #96]	; (8011470 <_ux_device_stack_set_feature+0x64>)

    /* Get the control endpoint for the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;

    /* The feature can be for either the device or the endpoint.  */
    switch (request_type & UX_REQUEST_TARGET)
 801140e:	f010 0003 	ands.w	r0, r0, #3
{
 8011412:	b510      	push	{r4, lr}
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8011414:	681c      	ldr	r4, [r3, #0]
    switch (request_type & UX_REQUEST_TARGET)
 8011416:	d009      	beq.n	801142c <_ux_device_stack_set_feature+0x20>
 8011418:	2802      	cmp	r0, #2
 801141a:	d00b      	beq.n	8011434 <_ux_device_stack_set_feature+0x28>
        /* Intentionally fall through into the default case. */
        /* fall through */
    default:
        
        /* We stall the command.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801141c:	2114      	movs	r1, #20
 801141e:	4620      	mov	r0, r4
 8011420:	69a3      	ldr	r3, [r4, #24]
 8011422:	f104 023c 	add.w	r2, r4, #60	; 0x3c
 8011426:	4798      	blx	r3
    
        /* No more work to do here.  The command failed but the upper layer does not depend on it.  */
        return(UX_SUCCESS);            
 8011428:	2000      	movs	r0, #0
    }
}
 801142a:	bd10      	pop	{r4, pc}
        if (request_value == UX_REQUEST_FEATURE_DEVICE_REMOTE_WAKEUP)
 801142c:	2901      	cmp	r1, #1
 801142e:	d018      	beq.n	8011462 <_ux_device_stack_set_feature+0x56>
        return(UX_FUNCTION_NOT_SUPPORTED);
 8011430:	2054      	movs	r0, #84	; 0x54
}
 8011432:	bd10      	pop	{r4, pc}
        interface_ptr =  device -> ux_slave_device_first_interface;
 8011434:	f8d4 00b4 	ldr.w	r0, [r4, #180]	; 0xb4
        while (interface_ptr != UX_NULL)
 8011438:	2800      	cmp	r0, #0
 801143a:	d0ef      	beq.n	801141c <_ux_device_stack_set_feature+0x10>
            endpoint_target =  interface_ptr -> ux_slave_interface_first_endpoint;
 801143c:	69c3      	ldr	r3, [r0, #28]
            while (endpoint_target != UX_NULL)
 801143e:	b913      	cbnz	r3, 8011446 <_ux_device_stack_set_feature+0x3a>
 8011440:	e00b      	b.n	801145a <_ux_device_stack_set_feature+0x4e>
                endpoint_target =  endpoint_target -> ux_slave_endpoint_next_endpoint;
 8011442:	695b      	ldr	r3, [r3, #20]
            while (endpoint_target != UX_NULL)
 8011444:	b14b      	cbz	r3, 801145a <_ux_device_stack_set_feature+0x4e>
                if (endpoint_target -> ux_slave_endpoint_descriptor.bEndpointAddress == request_index)
 8011446:	7b99      	ldrb	r1, [r3, #14]
 8011448:	4291      	cmp	r1, r2
 801144a:	d1fa      	bne.n	8011442 <_ux_device_stack_set_feature+0x36>
                    dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint_target);
 801144c:	461a      	mov	r2, r3
 801144e:	2114      	movs	r1, #20
 8011450:	4620      	mov	r0, r4
 8011452:	69a3      	ldr	r3, [r4, #24]
 8011454:	4798      	blx	r3
                    return(UX_SUCCESS);
 8011456:	2000      	movs	r0, #0
}
 8011458:	bd10      	pop	{r4, pc}
            interface_ptr =  interface_ptr -> ux_slave_interface_next_interface;
 801145a:	6980      	ldr	r0, [r0, #24]
        while (interface_ptr != UX_NULL)
 801145c:	2800      	cmp	r0, #0
 801145e:	d1ed      	bne.n	801143c <_ux_device_stack_set_feature+0x30>
 8011460:	e7dc      	b.n	801141c <_ux_device_stack_set_feature+0x10>
            if (_ux_system_slave -> ux_system_slave_remote_wakeup_capability)
 8011462:	f8d4 314c 	ldr.w	r3, [r4, #332]	; 0x14c
 8011466:	2b00      	cmp	r3, #0
 8011468:	d0e2      	beq.n	8011430 <_ux_device_stack_set_feature+0x24>
                _ux_system_slave -> ux_system_slave_remote_wakeup_enabled = UX_TRUE;
 801146a:	f8c4 1150 	str.w	r1, [r4, #336]	; 0x150
}
 801146e:	bd10      	pop	{r4, pc}
 8011470:	2000b408 	.word	0x2000b408

08011474 <_ux_device_stack_tasks_run>:
/*                                                                        */
/*  01-31-2022     Chaoqiong Xiao           Initial Version 6.1.10        */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_tasks_run(VOID)
{
 8011474:	b5f8      	push	{r3, r4, r5, r6, r7, lr}


    status = UX_STATE_RESET;

    /* Run all DCD tasks (pending ISR handle).  */
    dcd = &_ux_system_slave -> ux_system_slave_dcd;
 8011476:	4f0e      	ldr	r7, [pc, #56]	; (80114b0 <_ux_device_stack_tasks_run+0x3c>)
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_TASKS_RUN, UX_NULL);
 8011478:	2200      	movs	r2, #0
    dcd = &_ux_system_slave -> ux_system_slave_dcd;
 801147a:	6838      	ldr	r0, [r7, #0]
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_TASKS_RUN, UX_NULL);
 801147c:	2112      	movs	r1, #18
 801147e:	6983      	ldr	r3, [r0, #24]
 8011480:	4798      	blx	r3

    /* Run all Class instance tasks.  */
    class_instance =  _ux_system_slave -> ux_system_slave_class_array;
 8011482:	683b      	ldr	r3, [r7, #0]
 8011484:	e9d3 643f 	ldrd	r6, r4, [r3, #252]	; 0xfc
    for (class_index = 0; class_index < UX_SYSTEM_DEVICE_MAX_CLASS_GET(); class_index++)
 8011488:	b17e      	cbz	r6, 80114aa <_ux_device_stack_tasks_run+0x36>
    status = UX_STATE_RESET;
 801148a:	2600      	movs	r6, #0
    for (class_index = 0; class_index < UX_SYSTEM_DEVICE_MAX_CLASS_GET(); class_index++)
 801148c:	4635      	mov	r5, r6
    {

        /* Skip classes not used.  */
        if (class_instance -> ux_slave_class_status == UX_UNUSED)
 801148e:	6c23      	ldr	r3, [r4, #64]	; 0x40
    for (class_index = 0; class_index < UX_SYSTEM_DEVICE_MAX_CLASS_GET(); class_index++)
 8011490:	3501      	adds	r5, #1
        if (class_instance -> ux_slave_class_status == UX_UNUSED)
 8011492:	b12b      	cbz	r3, 80114a0 <_ux_device_stack_tasks_run+0x2c>
            continue;

        /* Skip classes has no task function.  */
        if (class_instance -> ux_slave_class_task_function == UX_NULL)
 8011494:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8011496:	b11b      	cbz	r3, 80114a0 <_ux_device_stack_tasks_run+0x2c>
            continue;

        /* Invoke task function.  */
        status |= class_instance -> ux_slave_class_task_function(class_instance -> ux_slave_class_instance);
 8011498:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 801149a:	4798      	blx	r3

        /* Move to the next class.  */
        class_instance ++;
 801149c:	3464      	adds	r4, #100	; 0x64
        status |= class_instance -> ux_slave_class_task_function(class_instance -> ux_slave_class_instance);
 801149e:	4306      	orrs	r6, r0
    for (class_index = 0; class_index < UX_SYSTEM_DEVICE_MAX_CLASS_GET(); class_index++)
 80114a0:	683b      	ldr	r3, [r7, #0]
 80114a2:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 80114a6:	42ab      	cmp	r3, r5
 80114a8:	d8f1      	bhi.n	801148e <_ux_device_stack_tasks_run+0x1a>
    }

    /* Return overall status.  */
    return(status);
}
 80114aa:	4630      	mov	r0, r6
 80114ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80114ae:	bf00      	nop
 80114b0:	2000b408 	.word	0x2000b408

080114b4 <_ux_device_stack_transfer_abort>:
/*                                            assigned aborting code,     */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_transfer_abort(UX_SLAVE_TRANSFER *transfer_request, ULONG completion_code)
{
 80114b4:	b570      	push	{r4, r5, r6, lr}
 80114b6:	4604      	mov	r4, r0

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_TRANSFER_ABORT, transfer_request, completion_code, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 80114b8:	4b0c      	ldr	r3, [pc, #48]	; (80114ec <_ux_device_stack_transfer_abort+0x38>)

    /* Sets the completion code due to bus reset.  */
    transfer_request -> ux_slave_transfer_request_completion_code = completion_code;
 80114ba:	6241      	str	r1, [r0, #36]	; 0x24
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 80114bc:	681e      	ldr	r6, [r3, #0]

    /* Ensure we're not preempted by the transfer completion ISR.  */
    UX_DISABLE
 80114be:	f7ef ff85 	bl	80013cc <_ux_utility_interrupt_disable>

    /* It's possible the transfer already completed. Ensure it hasn't before doing the abort.  */
    if (transfer_request -> ux_slave_transfer_request_status == UX_TRANSFER_STATUS_PENDING)
 80114c2:	6823      	ldr	r3, [r4, #0]
 80114c4:	2b01      	cmp	r3, #1
 80114c6:	d10c      	bne.n	80114e2 <_ux_device_stack_transfer_abort+0x2e>
 80114c8:	4605      	mov	r5, r0
    {

        /* Call the DCD if necessary for cleaning up the pending transfer.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_TRANSFER_ABORT, (VOID *) transfer_request);
 80114ca:	69b3      	ldr	r3, [r6, #24]
 80114cc:	4622      	mov	r2, r4
 80114ce:	210d      	movs	r1, #13
 80114d0:	4630      	mov	r0, r6
 80114d2:	4798      	blx	r3

        /* Restore interrupts. Note that the transfer request should not be modified now.  */
        UX_RESTORE
 80114d4:	4628      	mov	r0, r5
 80114d6:	f7ef ff7d 	bl	80013d4 <_ux_utility_interrupt_restore>

        /* We need to set the completion code for the transfer to aborted. Note
           that the transfer request function cannot simultaneously modify this 
           because if the transfer was pending, then the transfer's thread is 
           currently waiting for it to complete.  */
        transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_ABORT;
 80114da:	2304      	movs	r3, #4
        UX_RESTORE
    }

    /* This function never fails.  */
    return(UX_SUCCESS);       
}
 80114dc:	2000      	movs	r0, #0
        transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_ABORT;
 80114de:	6023      	str	r3, [r4, #0]
}
 80114e0:	bd70      	pop	{r4, r5, r6, pc}
        UX_RESTORE
 80114e2:	f7ef ff77 	bl	80013d4 <_ux_utility_interrupt_restore>
}
 80114e6:	2000      	movs	r0, #0
 80114e8:	bd70      	pop	{r4, r5, r6, pc}
 80114ea:	bf00      	nop
 80114ec:	2000b408 	.word	0x2000b408

080114f0 <_ux_device_stack_transfer_all_request_abort>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_transfer_all_request_abort(UX_SLAVE_ENDPOINT *endpoint, ULONG completion_code)
{
 80114f0:	b508      	push	{r3, lr}

    /* Get the transfer request for this endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
    
    /* Abort this request.  */
    _ux_device_stack_transfer_abort(transfer_request, completion_code);
 80114f2:	3020      	adds	r0, #32
 80114f4:	f7ff ffde 	bl	80114b4 <_ux_device_stack_transfer_abort>

    /* Return successful completion.  */
    return(UX_SUCCESS);
}
 80114f8:	2000      	movs	r0, #0
 80114fa:	bd08      	pop	{r3, pc}

080114fc <_ux_device_stack_transfer_request>:
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_transfer_request(UX_SLAVE_TRANSFER *transfer_request, 
                                            ULONG slave_length, 
                                            ULONG host_length)
{
 80114fc:	b538      	push	{r3, r4, r5, lr}
#if defined(UX_DEVICE_STANDALONE)
UINT            status;

    /* Start a transfer request without waiting it end.  */
    UX_SLAVE_TRANSFER_STATE_RESET(transfer_request);
 80114fe:	2400      	movs	r4, #0
 8011500:	6304      	str	r4, [r0, #48]	; 0x30
{
 8011502:	4605      	mov	r5, r0
    status = _ux_device_stack_transfer_run(transfer_request, slave_length, host_length);
 8011504:	f000 f80a 	bl	801151c <_ux_device_stack_transfer_run>
    if (status == UX_STATE_LOCK)
 8011508:	2806      	cmp	r0, #6
 801150a:	d005      	beq.n	8011518 <_ux_device_stack_transfer_request+0x1c>
        return(UX_BUSY);
    if (status < UX_STATE_NEXT)
 801150c:	2803      	cmp	r0, #3
 801150e:	d901      	bls.n	8011514 <_ux_device_stack_transfer_request+0x18>
        return(transfer_request -> ux_slave_transfer_request_completion_code);

    /* Started/done, things will be done in BG  */
    return(UX_SUCCESS);
 8011510:	4620      	mov	r0, r4

    /* And return the status.  */
    return(status);

#endif
}
 8011512:	bd38      	pop	{r3, r4, r5, pc}
        return(transfer_request -> ux_slave_transfer_request_completion_code);
 8011514:	6a68      	ldr	r0, [r5, #36]	; 0x24
}
 8011516:	bd38      	pop	{r3, r4, r5, pc}
        return(UX_BUSY);
 8011518:	20fe      	movs	r0, #254	; 0xfe
}
 801151a:	bd38      	pop	{r3, r4, r5, pc}

0801151c <_ux_device_stack_transfer_run>:
UX_SLAVE_ENDPOINT       *endpoint;
ULONG                   device_state;


    /* Do we have to skip this transfer?  */
    if (transfer_request -> ux_slave_transfer_request_status_phase_ignore == UX_TRUE)
 801151c:	6c43      	ldr	r3, [r0, #68]	; 0x44
{
 801151e:	b570      	push	{r4, r5, r6, lr}
    if (transfer_request -> ux_slave_transfer_request_status_phase_ignore == UX_TRUE)
 8011520:	2b01      	cmp	r3, #1
{
 8011522:	4604      	mov	r4, r0
    if (transfer_request -> ux_slave_transfer_request_status_phase_ignore == UX_TRUE)
 8011524:	d044      	beq.n	80115b0 <_ux_device_stack_transfer_run+0x94>
        transfer_request -> ux_slave_transfer_request_state = UX_STATE_NEXT;
        return(UX_STATE_NEXT);
    }

    /* Get the device state.  */
    device_state =  _ux_system_slave -> ux_system_slave_device.ux_slave_device_state;
 8011526:	4b2d      	ldr	r3, [pc, #180]	; (80115dc <_ux_device_stack_transfer_run+0xc0>)
 8011528:	6818      	ldr	r0, [r3, #0]

    /* We can only transfer when the device is ATTACHED, ADDRESSED OR CONFIGURED.  */
    if (!(device_state == UX_DEVICE_ATTACHED) &&
        !(device_state == UX_DEVICE_ADDRESSED) &&
 801152a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 801152c:	3b01      	subs	r3, #1
    if (!(device_state == UX_DEVICE_ATTACHED) &&
 801152e:	2b02      	cmp	r3, #2
 8011530:	d826      	bhi.n	8011580 <_ux_device_stack_transfer_run+0x64>

    /* Get the endpoint associated with this transaction.  */
    endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;

    /* Process states.  */
    state = transfer_request -> ux_slave_transfer_request_state;
 8011532:	6b23      	ldr	r3, [r4, #48]	; 0x30
    endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 8011534:	68a5      	ldr	r5, [r4, #8]
    switch(state)
 8011536:	2b20      	cmp	r3, #32
 8011538:	d014      	beq.n	8011564 <_ux_device_stack_transfer_run+0x48>
 801153a:	2b21      	cmp	r3, #33	; 0x21
 801153c:	d017      	beq.n	801156e <_ux_device_stack_transfer_run+0x52>
 801153e:	b32b      	cbz	r3, 801158c <_ux_device_stack_transfer_run+0x70>
            UX_SLAVE_TRANSFER_STATE_RESET(transfer_request);
        }
        break;

    default: /* Error case, return EXIT.  */
        transfer_request -> ux_slave_transfer_request_state = UX_STATE_RESET;
 8011540:	2300      	movs	r3, #0
        return(UX_STATE_EXIT);
 8011542:	2001      	movs	r0, #1
        transfer_request -> ux_slave_transfer_request_state = UX_STATE_RESET;
 8011544:	6323      	str	r3, [r4, #48]	; 0x30
    }

    /* And return the status.  */
    return(status);
}
 8011546:	bd70      	pop	{r4, r5, r6, pc}
        if ((transfer_request -> ux_slave_transfer_request_phase == UX_TRANSFER_PHASE_DATA_OUT) &&
 8011548:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801154a:	2e03      	cmp	r6, #3
 801154c:	d038      	beq.n	80115c0 <_ux_device_stack_transfer_run+0xa4>
 801154e:	63a3      	str	r3, [r4, #56]	; 0x38
        transfer_request -> ux_slave_transfer_request_current_data_pointer =
 8011550:	68e3      	ldr	r3, [r4, #12]
        transfer_request -> ux_slave_transfer_request_actual_length =  0;
 8011552:	2200      	movs	r2, #0
        transfer_request -> ux_slave_transfer_request_requested_length =    slave_length;
 8011554:	6161      	str	r1, [r4, #20]
        transfer_request -> ux_slave_transfer_request_in_transfer_length =  slave_length;
 8011556:	61e1      	str	r1, [r4, #28]
        transfer_request -> ux_slave_transfer_request_current_data_pointer =
 8011558:	6123      	str	r3, [r4, #16]
        transfer_request -> ux_slave_transfer_request_state = UX_DEVICE_STACK_TRANSFER_STATE_HALT_WAIT;
 801155a:	2120      	movs	r1, #32
        transfer_request -> ux_slave_transfer_request_status = UX_TRANSFER_STATUS_PENDING;
 801155c:	2301      	movs	r3, #1
        transfer_request -> ux_slave_transfer_request_state = UX_DEVICE_STACK_TRANSFER_STATE_HALT_WAIT;
 801155e:	6321      	str	r1, [r4, #48]	; 0x30
        transfer_request -> ux_slave_transfer_request_actual_length =  0;
 8011560:	61a2      	str	r2, [r4, #24]
        transfer_request -> ux_slave_transfer_request_status = UX_TRANSFER_STATUS_PENDING;
 8011562:	6023      	str	r3, [r4, #0]
        if ((endpoint -> ux_slave_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE) != UX_CONTROL_ENDPOINT)
 8011564:	7beb      	ldrb	r3, [r5, #15]
 8011566:	079b      	lsls	r3, r3, #30
 8011568:	d11d      	bne.n	80115a6 <_ux_device_stack_transfer_run+0x8a>
        transfer_request -> ux_slave_transfer_request_state = UX_DEVICE_STACK_TRANSFER_STATE_TRAN_WAIT;
 801156a:	2321      	movs	r3, #33	; 0x21
 801156c:	6323      	str	r3, [r4, #48]	; 0x30
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_TRANSFER_RUN, transfer_request);
 801156e:	4622      	mov	r2, r4
 8011570:	210c      	movs	r1, #12
 8011572:	6983      	ldr	r3, [r0, #24]
 8011574:	4798      	blx	r3
        if (status < UX_STATE_WAIT)
 8011576:	2804      	cmp	r0, #4
 8011578:	d8e5      	bhi.n	8011546 <_ux_device_stack_transfer_run+0x2a>
            UX_SLAVE_TRANSFER_STATE_RESET(transfer_request);
 801157a:	2300      	movs	r3, #0
 801157c:	6323      	str	r3, [r4, #48]	; 0x30
}
 801157e:	bd70      	pop	{r4, r5, r6, pc}
        transfer_request -> ux_slave_transfer_request_completion_code = UX_TRANSFER_NOT_READY;
 8011580:	2225      	movs	r2, #37	; 0x25
        transfer_request -> ux_slave_transfer_request_state = UX_STATE_RESET;
 8011582:	2300      	movs	r3, #0
        return(UX_STATE_EXIT);
 8011584:	2001      	movs	r0, #1
        transfer_request -> ux_slave_transfer_request_completion_code = UX_TRANSFER_NOT_READY;
 8011586:	6262      	str	r2, [r4, #36]	; 0x24
        transfer_request -> ux_slave_transfer_request_state = UX_STATE_RESET;
 8011588:	6323      	str	r3, [r4, #48]	; 0x30
}
 801158a:	bd70      	pop	{r4, r5, r6, pc}
        if ((endpoint -> ux_slave_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE) != UX_CONTROL_ENDPOINT)
 801158c:	f895 c00f 	ldrb.w	ip, [r5, #15]
 8011590:	f01c 0f03 	tst.w	ip, #3
 8011594:	d0d8      	beq.n	8011548 <_ux_device_stack_transfer_run+0x2c>
            if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) == UX_ENDPOINT_IN)
 8011596:	f995 c00e 	ldrsb.w	ip, [r5, #14]
 801159a:	f1bc 0f00 	cmp.w	ip, #0
 801159e:	db0d      	blt.n	80115bc <_ux_device_stack_transfer_run+0xa0>
                transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_IN;
 80115a0:	2202      	movs	r2, #2
 80115a2:	62a2      	str	r2, [r4, #40]	; 0x28
        if ((transfer_request -> ux_slave_transfer_request_phase == UX_TRANSFER_PHASE_DATA_OUT) &&
 80115a4:	e7d3      	b.n	801154e <_ux_device_stack_transfer_run+0x32>
            if (endpoint -> ux_slave_endpoint_state == UX_ENDPOINT_HALTED)
 80115a6:	686b      	ldr	r3, [r5, #4]
 80115a8:	2b02      	cmp	r3, #2
 80115aa:	d1de      	bne.n	801156a <_ux_device_stack_transfer_run+0x4e>
                return(UX_STATE_WAIT);
 80115ac:	2005      	movs	r0, #5
}
 80115ae:	bd70      	pop	{r4, r5, r6, pc}
        transfer_request -> ux_slave_transfer_request_state = UX_STATE_NEXT;
 80115b0:	2304      	movs	r3, #4
        transfer_request -> ux_slave_transfer_request_completion_code = UX_SUCCESS;
 80115b2:	2200      	movs	r2, #0
        return(UX_STATE_NEXT);
 80115b4:	4618      	mov	r0, r3
        transfer_request -> ux_slave_transfer_request_completion_code = UX_SUCCESS;
 80115b6:	6262      	str	r2, [r4, #36]	; 0x24
        transfer_request -> ux_slave_transfer_request_state = UX_STATE_NEXT;
 80115b8:	6323      	str	r3, [r4, #48]	; 0x30
}
 80115ba:	bd70      	pop	{r4, r5, r6, pc}
                transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 80115bc:	2603      	movs	r6, #3
 80115be:	62a6      	str	r6, [r4, #40]	; 0x28
        if ((transfer_request -> ux_slave_transfer_request_phase == UX_TRANSFER_PHASE_DATA_OUT) &&
 80115c0:	2900      	cmp	r1, #0
 80115c2:	d0c4      	beq.n	801154e <_ux_device_stack_transfer_run+0x32>
            (slave_length != 0) && (host_length != slave_length) &&
 80115c4:	4291      	cmp	r1, r2
 80115c6:	d0c2      	beq.n	801154e <_ux_device_stack_transfer_run+0x32>
            (slave_length % endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize) == 0)
 80115c8:	8a2e      	ldrh	r6, [r5, #16]
 80115ca:	fbb1 f2f6 	udiv	r2, r1, r6
 80115ce:	fb06 1212 	mls	r2, r6, r2, r1
            transfer_request -> ux_slave_transfer_request_force_zlp =  UX_TRUE;
 80115d2:	2a00      	cmp	r2, #0
 80115d4:	bf08      	it	eq
 80115d6:	2301      	moveq	r3, #1
 80115d8:	e7b9      	b.n	801154e <_ux_device_stack_transfer_run+0x32>
 80115da:	bf00      	nop
 80115dc:	2000b408 	.word	0x2000b408

080115e0 <_ux_system_error_handler>:
/**************************************************************************/
VOID   _ux_system_error_handler(UINT system_level, UINT system_context, UINT error_code)
{

    /* Save the last system error code.  */
    _ux_system -> ux_system_last_error =  error_code;
 80115e0:	4b07      	ldr	r3, [pc, #28]	; (8011600 <_ux_system_error_handler+0x20>)
{
 80115e2:	b410      	push	{r4}
    _ux_system -> ux_system_last_error =  error_code;
 80115e4:	681b      	ldr	r3, [r3, #0]
 
    /* Increment the total number of system errors.  */
    _ux_system -> ux_system_error_count++;
 80115e6:	691c      	ldr	r4, [r3, #16]
    _ux_system -> ux_system_last_error =  error_code;
 80115e8:	60da      	str	r2, [r3, #12]
    _ux_system -> ux_system_error_count++;
 80115ea:	3401      	adds	r4, #1
 80115ec:	611c      	str	r4, [r3, #16]

    /* Is there an application call back function to call ? */
    if (_ux_system -> ux_system_error_callback_function != UX_NULL)
 80115ee:	695c      	ldr	r4, [r3, #20]
 80115f0:	b11c      	cbz	r4, 80115fa <_ux_system_error_handler+0x1a>
    {    

        /* The callback function is defined, call it.  */
        _ux_system -> ux_system_error_callback_function(system_level, system_context, error_code);
 80115f2:	4623      	mov	r3, r4
    }
}
 80115f4:	f85d 4b04 	ldr.w	r4, [sp], #4
        _ux_system -> ux_system_error_callback_function(system_level, system_context, error_code);
 80115f8:	4718      	bx	r3
}
 80115fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80115fe:	4770      	bx	lr
 8011600:	2000b40c 	.word	0x2000b40c

08011604 <_ux_system_initialize>:
UINT                status;
#endif
ULONG               pool_size;

    /* Check if the regular memory pool is valid.  */
    if ((regular_memory_pool_start == UX_NULL) || (regular_memory_size == 0))
 8011604:	2800      	cmp	r0, #0
 8011606:	d05a      	beq.n	80116be <_ux_system_initialize+0xba>
{
 8011608:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801160c:	460e      	mov	r6, r1
    if ((regular_memory_pool_start == UX_NULL) || (regular_memory_size == 0))
 801160e:	2900      	cmp	r1, #0
 8011610:	d03e      	beq.n	8011690 <_ux_system_initialize+0x8c>
 8011612:	4604      	mov	r4, r0
 8011614:	4615      	mov	r5, r2
        return(UX_INVALID_PARAMETER);

    /* Reset memory block */
    _ux_utility_memory_set(regular_memory_pool_start, 0, regular_memory_size); /* Use case of memset is verified. */
 8011616:	460a      	mov	r2, r1
 8011618:	2100      	movs	r1, #0
 801161a:	461f      	mov	r7, r3

    /* Set the _ux_system structure at the start of our regular memory */
    _ux_system =  (UX_SYSTEM *) regular_memory_pool_start;
 801161c:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 80116c8 <_ux_system_initialize+0xc4>
    _ux_utility_memory_set(regular_memory_pool_start, 0, regular_memory_size); /* Use case of memset is verified. */
 8011620:	f000 f9c0 	bl	80119a4 <_ux_utility_memory_set>
#endif

#ifndef UX_HOST_SIDE_ONLY

    /* Set the _ux_system_slave structure.  */
    _ux_system_slave =  (UX_SYSTEM_SLAVE *) (((UCHAR *) regular_memory_pool_start) + memory_pool_offset);
 8011624:	4b27      	ldr	r3, [pc, #156]	; (80116c4 <_ux_system_initialize+0xc0>)
 8011626:	f104 0218 	add.w	r2, r4, #24
    /* Add to the memory offset the size of the allocated block.  */
    memory_pool_offset += (ULONG)sizeof(UX_SYSTEM_OTG);
#endif

    /* Set the regular memory pool structure.  */
    _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR] = (UX_MEMORY_BYTE_POOL *) (((UCHAR *) regular_memory_pool_start) + memory_pool_offset);
 801162a:	f504 70c6 	add.w	r0, r4, #396	; 0x18c
    _ux_system =  (UX_SYSTEM *) regular_memory_pool_start;
 801162e:	f8c8 4000 	str.w	r4, [r8]
    _ux_system_slave =  (UX_SYSTEM_SLAVE *) (((UCHAR *) regular_memory_pool_start) + memory_pool_offset);
 8011632:	601a      	str	r2, [r3, #0]
    _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR] = (UX_MEMORY_BYTE_POOL *) (((UCHAR *) regular_memory_pool_start) + memory_pool_offset);
 8011634:	6020      	str	r0, [r4, #0]

    /* Add to the memory offset the size of the allocated block.  */
    memory_pool_offset += (ULONG)sizeof(UX_MEMORY_BYTE_POOL);

    /* Check if the cache save memory pool is valid.  */
    if ((cache_safe_memory_pool_start != UX_NULL) && (cache_safe_memory_size != 0))
 8011636:	b375      	cbz	r5, 8011696 <_ux_system_initialize+0x92>
 8011638:	b1ff      	cbz	r7, 801167a <_ux_system_initialize+0x76>
        _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_CACHE_SAFE] = _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR];
    }

    /* Make sure the regular memory pool is aligned properly */
    int_memory_pool_start = (ALIGN_TYPE) (((UCHAR *) regular_memory_pool_start) + memory_pool_offset);
    int_memory_pool_start += UX_ALIGN_MIN;
 801163a:	f204 11bb 	addw	r1, r4, #443	; 0x1bb
    int_memory_pool_start &= ~((ALIGN_TYPE)UX_ALIGN_MIN);

    /* Set the end of the regular memory pool.  */
    regular_memory_pool_end =  (void *) (((UCHAR *) regular_memory_pool_start) + regular_memory_size);
 801163e:	4426      	add	r6, r4
    int_memory_pool_start &= ~((ALIGN_TYPE)UX_ALIGN_MIN);
 8011640:	f021 0107 	bic.w	r1, r1, #7
        _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_CACHE_SAFE] = (UX_MEMORY_BYTE_POOL *) (((UCHAR *) regular_memory_pool_start) + memory_pool_offset);
 8011644:	f504 73d0 	add.w	r3, r4, #416	; 0x1a0

    /* Check if we have memory available.  */
    if (int_memory_pool_start >= (ALIGN_TYPE)regular_memory_pool_end)
 8011648:	42b1      	cmp	r1, r6
        _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_CACHE_SAFE] = (UX_MEMORY_BYTE_POOL *) (((UCHAR *) regular_memory_pool_start) + memory_pool_offset);
 801164a:	6063      	str	r3, [r4, #4]
    if (int_memory_pool_start >= (ALIGN_TYPE)regular_memory_pool_end)
 801164c:	d21d      	bcs.n	801168a <_ux_system_initialize+0x86>

    /* get the regular memory pool size.  */
    pool_size = (ULONG) (((ALIGN_TYPE) regular_memory_pool_end) - int_memory_pool_start);

    /* Create the regular memory pool.  */
    _ux_utility_memory_byte_pool_create(_ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR],
 801164e:	1a72      	subs	r2, r6, r1
 8011650:	f000 f912 	bl	8011878 <_ux_utility_memory_byte_pool_create>
       define the cached safe memory region as the regular memory region.  */
    if ((cache_safe_memory_pool_start != UX_NULL) && (cache_safe_memory_size != 0))
    {

        /* Reset this memory block */
        _ux_utility_memory_set(cache_safe_memory_pool_start, 0, cache_safe_memory_size); /* Use case of memset is verified. */
 8011654:	2100      	movs	r1, #0
 8011656:	4628      	mov	r0, r5
 8011658:	463a      	mov	r2, r7
 801165a:	f000 f9a3 	bl	80119a4 <_ux_utility_memory_set>

        /* Make sure the cache safe memory pool is aligned properly */
        int_memory_pool_start =   (ALIGN_TYPE) cache_safe_memory_pool_start;
        int_memory_pool_start +=  UX_ALIGN_MIN;
 801165e:	1de9      	adds	r1, r5, #7
        int_memory_pool_start &=  ~((ALIGN_TYPE)UX_ALIGN_MIN);
 8011660:	f021 0107 	bic.w	r1, r1, #7

        cache_safe_memory_pool_end =  (void *) (((UCHAR *) cache_safe_memory_pool_start) + cache_safe_memory_size);
 8011664:	443d      	add	r5, r7

        /* Check if we have memory available.  */
        if (int_memory_pool_start >= (ALIGN_TYPE) cache_safe_memory_pool_end)
 8011666:	42a9      	cmp	r1, r5
 8011668:	d20f      	bcs.n	801168a <_ux_system_initialize+0x86>
            return(UX_MEMORY_INSUFFICIENT);
        }

        pool_size = (ULONG) (((ALIGN_TYPE) cache_safe_memory_pool_end) - int_memory_pool_start);

        _ux_utility_memory_byte_pool_create(_ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_CACHE_SAFE],
 801166a:	f8d8 3000 	ldr.w	r3, [r8]
 801166e:	1a6a      	subs	r2, r5, r1
 8011670:	6858      	ldr	r0, [r3, #4]
 8011672:	f000 f901 	bl	8011878 <_ux_utility_memory_byte_pool_create>
    status =  _ux_system_mutex_create(&_ux_system -> ux_system_mutex, "ux_system_mutex");
    if(status != UX_SUCCESS)
        return(UX_MUTEX_ERROR);
#endif

    return(UX_SUCCESS);
 8011676:	2000      	movs	r0, #0
 8011678:	e008      	b.n	801168c <_ux_system_initialize+0x88>
    int_memory_pool_start += UX_ALIGN_MIN;
 801167a:	f204 11a7 	addw	r1, r4, #423	; 0x1a7
    int_memory_pool_start &= ~((ALIGN_TYPE)UX_ALIGN_MIN);
 801167e:	f021 0107 	bic.w	r1, r1, #7
    regular_memory_pool_end =  (void *) (((UCHAR *) regular_memory_pool_start) + regular_memory_size);
 8011682:	4426      	add	r6, r4
    if (int_memory_pool_start >= (ALIGN_TYPE)regular_memory_pool_end)
 8011684:	428e      	cmp	r6, r1
        _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_CACHE_SAFE] = _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR];
 8011686:	6060      	str	r0, [r4, #4]
    if (int_memory_pool_start >= (ALIGN_TYPE)regular_memory_pool_end)
 8011688:	d813      	bhi.n	80116b2 <_ux_system_initialize+0xae>
        return(UX_MEMORY_INSUFFICIENT);
 801168a:	2012      	movs	r0, #18
}
 801168c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return(UX_INVALID_PARAMETER);
 8011690:	20fa      	movs	r0, #250	; 0xfa
}
 8011692:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    int_memory_pool_start += UX_ALIGN_MIN;
 8011696:	f204 11a7 	addw	r1, r4, #423	; 0x1a7
    int_memory_pool_start &= ~((ALIGN_TYPE)UX_ALIGN_MIN);
 801169a:	f021 0107 	bic.w	r1, r1, #7
    regular_memory_pool_end =  (void *) (((UCHAR *) regular_memory_pool_start) + regular_memory_size);
 801169e:	4426      	add	r6, r4
    if (int_memory_pool_start >= (ALIGN_TYPE)regular_memory_pool_end)
 80116a0:	42b1      	cmp	r1, r6
        _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_CACHE_SAFE] = _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR];
 80116a2:	6060      	str	r0, [r4, #4]
    if (int_memory_pool_start >= (ALIGN_TYPE)regular_memory_pool_end)
 80116a4:	d2f1      	bcs.n	801168a <_ux_system_initialize+0x86>
    _ux_utility_memory_byte_pool_create(_ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR],
 80116a6:	1a72      	subs	r2, r6, r1
 80116a8:	f000 f8e6 	bl	8011878 <_ux_utility_memory_byte_pool_create>
    return(UX_SUCCESS);
 80116ac:	4628      	mov	r0, r5
}
 80116ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    _ux_utility_memory_byte_pool_create(_ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR],
 80116b2:	1a72      	subs	r2, r6, r1
 80116b4:	f000 f8e0 	bl	8011878 <_ux_utility_memory_byte_pool_create>
    return(UX_SUCCESS);
 80116b8:	4638      	mov	r0, r7
}
 80116ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return(UX_INVALID_PARAMETER);
 80116be:	20fa      	movs	r0, #250	; 0xfa
}
 80116c0:	4770      	bx	lr
 80116c2:	bf00      	nop
 80116c4:	2000b408 	.word	0x2000b408
 80116c8:	2000b40c 	.word	0x2000b40c

080116cc <_ux_system_tasks_run>:
/*                                                                        */
/*  01-31-2022     Chaoqiong Xiao           Initial Version 6.1.10        */
/*                                                                        */
/**************************************************************************/
UINT _ux_system_tasks_run(VOID)
{
 80116cc:	b508      	push	{r3, lr}
#if defined(UX_DEVICE_STANDALONE) && !defined(UX_HOST_SIDE_ONLY)
    _ux_device_stack_tasks_run();
 80116ce:	f7ff fed1 	bl	8011474 <_ux_device_stack_tasks_run>
    _ux_otg_tasks_run();
#endif

   /* Return code not used now.  */
   return(0);
}
 80116d2:	2000      	movs	r0, #0
 80116d4:	bd08      	pop	{r3, pc}
 80116d6:	bf00      	nop

080116d8 <_ux_utility_descriptor_parse>:
VOID  _ux_utility_descriptor_parse(UCHAR * raw_descriptor, UCHAR * descriptor_structure,
                        UINT descriptor_entries, UCHAR * descriptor)
{

    /* Loop on all the entries in this descriptor.  */
    while(descriptor_entries--)
 80116d8:	b382      	cbz	r2, 801173c <_ux_utility_descriptor_parse+0x64>
{
 80116da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80116de:	4607      	mov	r7, r0
 80116e0:	460e      	mov	r6, r1
 80116e2:	461c      	mov	r4, r3

        case 2:

            /* Padding zeros so address is aligned.  */
            while((ALIGN_TYPE) descriptor & 1u)
                *descriptor++ =  0;
 80116e4:	2500      	movs	r5, #0
 80116e6:	eb01 0802 	add.w	r8, r1, r2
 80116ea:	e005      	b.n	80116f8 <_ux_utility_descriptor_parse+0x20>
            break;

        default:

            /* Save the byte.  */
            *((UCHAR *) descriptor) =  (UCHAR) *raw_descriptor;
 80116ec:	f817 3b01 	ldrb.w	r3, [r7], #1
 80116f0:	f804 3b01 	strb.w	r3, [r4], #1
    while(descriptor_entries--)
 80116f4:	4546      	cmp	r6, r8
 80116f6:	d014      	beq.n	8011722 <_ux_utility_descriptor_parse+0x4a>
        switch(*descriptor_structure++)
 80116f8:	f816 3b01 	ldrb.w	r3, [r6], #1
 80116fc:	2b02      	cmp	r3, #2
 80116fe:	d014      	beq.n	801172a <_ux_utility_descriptor_parse+0x52>
 8011700:	2b04      	cmp	r3, #4
 8011702:	d1f3      	bne.n	80116ec <_ux_utility_descriptor_parse+0x14>
            while((ALIGN_TYPE) descriptor & 3u)
 8011704:	07a2      	lsls	r2, r4, #30
 8011706:	d003      	beq.n	8011710 <_ux_utility_descriptor_parse+0x38>
                *descriptor++ =  0;
 8011708:	f804 5b01 	strb.w	r5, [r4], #1
            while((ALIGN_TYPE) descriptor & 3u)
 801170c:	07a2      	lsls	r2, r4, #30
 801170e:	d1fb      	bne.n	8011708 <_ux_utility_descriptor_parse+0x30>
            *((ULONG *) descriptor) =  _ux_utility_long_get(raw_descriptor);
 8011710:	4638      	mov	r0, r7
 8011712:	f000 f815 	bl	8011740 <_ux_utility_long_get>
    while(descriptor_entries--)
 8011716:	4546      	cmp	r6, r8
            raw_descriptor +=  4;
 8011718:	f107 0704 	add.w	r7, r7, #4
            *((ULONG *) descriptor) =  _ux_utility_long_get(raw_descriptor);
 801171c:	f844 0b04 	str.w	r0, [r4], #4
    while(descriptor_entries--)
 8011720:	d1ea      	bne.n	80116f8 <_ux_utility_descriptor_parse+0x20>
        }
    }

    /* Return to caller.  */
    return;
}
 8011722:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
                *descriptor++ =  0;
 8011726:	f804 5b01 	strb.w	r5, [r4], #1
            while((ALIGN_TYPE) descriptor & 1u)
 801172a:	07e3      	lsls	r3, r4, #31
 801172c:	d4fb      	bmi.n	8011726 <_ux_utility_descriptor_parse+0x4e>
            *((USHORT *) descriptor) = (USHORT) _ux_utility_short_get(raw_descriptor);
 801172e:	4638      	mov	r0, r7
 8011730:	f000 f93c 	bl	80119ac <_ux_utility_short_get>
            raw_descriptor += 2;
 8011734:	3702      	adds	r7, #2
            *((USHORT *) descriptor) = (USHORT) _ux_utility_short_get(raw_descriptor);
 8011736:	f824 0b02 	strh.w	r0, [r4], #2
            break;
 801173a:	e7db      	b.n	80116f4 <_ux_utility_descriptor_parse+0x1c>
 801173c:	4770      	bx	lr
 801173e:	bf00      	nop

08011740 <_ux_utility_long_get>:
    value |=  (ULONG)*address++ << 16;
    value |=  (ULONG)*address << 24;

    /* Return 32-bit value.  */
    return(value);
}
 8011740:	6800      	ldr	r0, [r0, #0]
 8011742:	4770      	bx	lr

08011744 <_ux_utility_long_put>:
{

    /* In order to make this function endian agnostic and memory alignment
       independent, we write a byte at a time from the address.  */
    *address++ =  (UCHAR) (value & 0xff);
    *address++ =  (UCHAR) ((value >> 8) & 0xff);
 8011744:	ea4f 2c11 	mov.w	ip, r1, lsr #8
    *address++ =  (UCHAR) ((value >> 16) & 0xff);
 8011748:	0c0a      	lsrs	r2, r1, #16
    *address =    (UCHAR) ((value >> 24) & 0xff);
 801174a:	0e0b      	lsrs	r3, r1, #24
    *address++ =  (UCHAR) (value & 0xff);
 801174c:	7001      	strb	r1, [r0, #0]
    *address++ =  (UCHAR) ((value >> 8) & 0xff);
 801174e:	f880 c001 	strb.w	ip, [r0, #1]
    *address++ =  (UCHAR) ((value >> 16) & 0xff);
 8011752:	7082      	strb	r2, [r0, #2]
    *address =    (UCHAR) ((value >> 24) & 0xff);
 8011754:	70c3      	strb	r3, [r0, #3]

    /* Return to caller.  */
    return;
}
 8011756:	4770      	bx	lr

08011758 <_ux_utility_memory_allocate>:
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
VOID  *_ux_utility_memory_allocate(ULONG memory_alignment, ULONG memory_cache_flag,
                                   ULONG memory_size_requested)
{
 8011758:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801175c:	4607      	mov	r7, r0
#ifdef UX_ENABLE_MEMORY_STATISTICS
UINT                index;
#endif

    /* Get the pool ptr */
    if (memory_cache_flag == UX_REGULAR_MEMORY)
 801175e:	2900      	cmp	r1, #0
 8011760:	d152      	bne.n	8011808 <_ux_utility_memory_allocate+0xb0>
    {
        pool_ptr = _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR];
 8011762:	4b39      	ldr	r3, [pc, #228]	; (8011848 <_ux_utility_memory_allocate+0xf0>)
 8011764:	681b      	ldr	r3, [r3, #0]
 8011766:	681e      	ldr	r6, [r3, #0]
    {
        return(UX_NULL);
    }

    /* Check if pool_ptr is NX_NULL */
    if (pool_ptr == UX_NULL)
 8011768:	2e00      	cmp	r6, #0
 801176a:	d05e      	beq.n	801182a <_ux_utility_memory_allocate+0xd2>
    {
        return(UX_NULL);
    }

    /* Check if the memory size requested is 0.  */
    if (memory_size_requested == 0)
 801176c:	2a00      	cmp	r2, #0
 801176e:	d060      	beq.n	8011832 <_ux_utility_memory_allocate+0xda>
        memory_alignment = UX_NO_ALIGN;

#endif

    /* Ensure the alignment meats the minimum.  */
    if (memory_alignment < UX_ALIGN_MIN)
 8011770:	1ffb      	subs	r3, r7, #7
 8011772:	3309      	adds	r3, #9
 8011774:	f102 0207 	add.w	r2, r2, #7
 8011778:	d94c      	bls.n	8011814 <_ux_utility_memory_allocate+0xbc>
       now is that the memory block might not be a size that is a multiple of 8, so we need
       to add the amount of memory required such that the memory buffer after the block has
       the correct alignment. For example, if the memory block has a size of 12, then we need
       to make sure it is placed on an 8-byte alignment that is after a 8-byte alignment so
       that the memory right after the memory block is 8-byte aligned (16).  */
    memory_size_requested =  (memory_size_requested + UX_ALIGN_MIN) & (~(ULONG)UX_ALIGN_MIN);
 801177a:	f022 0807 	bic.w	r8, r2, #7
    memory_size_requested += (((ULONG)(UX_MEMORY_BLOCK_HEADER_SIZE + UX_ALIGN_MIN) & (~(ULONG)UX_ALIGN_MIN)) - (ULONG)UX_MEMORY_BLOCK_HEADER_SIZE);

    if (memory_alignment <= UX_ALIGN_MIN)
        current_ptr = _ux_utility_memory_byte_pool_search(pool_ptr, memory_size_requested);
 801177e:	4641      	mov	r1, r8
 8011780:	4630      	mov	r0, r6
 8011782:	f000 f897 	bl	80118b4 <_ux_utility_memory_byte_pool_search>
 8011786:	2707      	movs	r7, #7
 8011788:	4605      	mov	r5, r0
    else
        current_ptr = _ux_utility_memory_byte_pool_search(pool_ptr, memory_size_requested + memory_alignment);

    /* Check if we found a memory block.  */
    if (current_ptr == UX_NULL)
 801178a:	2d00      	cmp	r5, #0
 801178c:	d055      	beq.n	801183a <_ux_utility_memory_allocate+0xe2>
        return(UX_NULL);
    }

    /* Pickup the next block's pointer.  */
    this_block_link_ptr =  UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
    next_ptr =             *this_block_link_ptr;
 801178e:	6829      	ldr	r1, [r5, #0]
    /* Calculate the number of bytes available in this block.  */
    available_bytes =   UX_UCHAR_POINTER_DIF(next_ptr, current_ptr);
    available_bytes =   available_bytes - UX_MEMORY_BLOCK_HEADER_SIZE;

    /* Get the memory buffer for this block.  */
    int_memory_buffer = (ALIGN_TYPE) (UX_UCHAR_POINTER_ADD(current_ptr, UX_MEMORY_BLOCK_HEADER_SIZE));
 8011790:	f105 0408 	add.w	r4, r5, #8
    available_bytes =   UX_UCHAR_POINTER_DIF(next_ptr, current_ptr);
 8011794:	1b4a      	subs	r2, r1, r5

    /* In case we are not aligned  */
    if ((int_memory_buffer & memory_alignment) != 0)
 8011796:	423c      	tst	r4, r7
    available_bytes =   available_bytes - UX_MEMORY_BLOCK_HEADER_SIZE;
 8011798:	f1a2 0208 	sub.w	r2, r2, #8
    if ((int_memory_buffer & memory_alignment) != 0)
 801179c:	d012      	beq.n	80117c4 <_ux_utility_memory_allocate+0x6c>
    {

        /* No, we need to align the memory buffer.  */
        int_memory_buffer += (ALIGN_TYPE)UX_MEMORY_BLOCK_HEADER_SIZE;
        int_memory_buffer += memory_alignment;
 801179e:	f107 0308 	add.w	r3, r7, #8
 80117a2:	441c      	add	r4, r3
        int_memory_buffer &=  ~((ALIGN_TYPE) memory_alignment);
 80117a4:	ea24 0407 	bic.w	r4, r4, r7
        work_ptr =              UX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
        free_ptr =              UX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
        *free_ptr =             UX_BYTE_BLOCK_FREE;

        /* Increase the total fragment counter.  */
        pool_ptr -> ux_byte_pool_fragments++;
 80117a8:	6873      	ldr	r3, [r6, #4]
        *next_block_link_ptr =  *this_block_link_ptr;
 80117aa:	f844 1c08 	str.w	r1, [r4, #-8]
        *free_ptr =             UX_BYTE_BLOCK_FREE;
 80117ae:	4927      	ldr	r1, [pc, #156]	; (801184c <_ux_utility_memory_allocate+0xf4>)
        pool_ptr -> ux_byte_pool_fragments++;
 80117b0:	3301      	adds	r3, #1
        *free_ptr =             UX_BYTE_BLOCK_FREE;
 80117b2:	f844 1c04 	str.w	r1, [r4, #-4]
        pool_ptr -> ux_byte_pool_fragments++;
 80117b6:	6073      	str	r3, [r6, #4]
        int_memory_buffer -= (ALIGN_TYPE)UX_MEMORY_BLOCK_HEADER_SIZE;
 80117b8:	f1a4 0308 	sub.w	r3, r4, #8

        /* Update the current pointer to point at the newly created block.  */
        *this_block_link_ptr =  next_ptr;
 80117bc:	602b      	str	r3, [r5, #0]

        /* Calculate the available bytes.  */
        available_bytes -=  UX_UCHAR_POINTER_DIF(next_ptr, current_ptr);
 80117be:	1b5d      	subs	r5, r3, r5
 80117c0:	1b52      	subs	r2, r2, r5
        this_block_link_ptr =   UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
        pool_ptr -> ux_byte_pool_search =  *this_block_link_ptr;
    }

    /* Adjust the pointer for the application.  */
    work_ptr =  UX_UCHAR_POINTER_ADD(current_ptr, UX_MEMORY_BLOCK_HEADER_SIZE);
 80117c2:	461d      	mov	r5, r3
    if ((available_bytes - memory_size_requested) >= ((ULONG) UX_BYTE_BLOCK_MIN))
 80117c4:	eba2 0308 	sub.w	r3, r2, r8
 80117c8:	2b13      	cmp	r3, #19
 80117ca:	d90b      	bls.n	80117e4 <_ux_utility_memory_allocate+0x8c>
        *this_block_link_ptr =  next_ptr;
 80117cc:	4642      	mov	r2, r8
        *next_block_link_ptr =  *this_block_link_ptr;
 80117ce:	6828      	ldr	r0, [r5, #0]
        pool_ptr -> ux_byte_pool_fragments++;
 80117d0:	6871      	ldr	r1, [r6, #4]
        next_ptr =  UX_UCHAR_POINTER_ADD(current_ptr, (memory_size_requested + UX_MEMORY_BLOCK_HEADER_SIZE));
 80117d2:	f108 0308 	add.w	r3, r8, #8
        *next_block_link_ptr =  *this_block_link_ptr;
 80117d6:	50e8      	str	r0, [r5, r3]
        *free_ptr =             UX_BYTE_BLOCK_FREE;
 80117d8:	481c      	ldr	r0, [pc, #112]	; (801184c <_ux_utility_memory_allocate+0xf4>)
        next_ptr =  UX_UCHAR_POINTER_ADD(current_ptr, (memory_size_requested + UX_MEMORY_BLOCK_HEADER_SIZE));
 80117da:	442b      	add	r3, r5
        pool_ptr -> ux_byte_pool_fragments++;
 80117dc:	3101      	adds	r1, #1
        *free_ptr =             UX_BYTE_BLOCK_FREE;
 80117de:	6058      	str	r0, [r3, #4]
        pool_ptr -> ux_byte_pool_fragments++;
 80117e0:	6071      	str	r1, [r6, #4]
        *this_block_link_ptr =  next_ptr;
 80117e2:	602b      	str	r3, [r5, #0]
    pool_ptr -> ux_byte_pool_available =  pool_ptr -> ux_byte_pool_available - (available_bytes + UX_MEMORY_BLOCK_HEADER_SIZE);
 80117e4:	6833      	ldr	r3, [r6, #0]
    *this_block_link_ptr =  UX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 80117e6:	606e      	str	r6, [r5, #4]
    pool_ptr -> ux_byte_pool_available =  pool_ptr -> ux_byte_pool_available - (available_bytes + UX_MEMORY_BLOCK_HEADER_SIZE);
 80117e8:	3b08      	subs	r3, #8
 80117ea:	1a9b      	subs	r3, r3, r2
 80117ec:	6033      	str	r3, [r6, #0]
    if (current_ptr == pool_ptr -> ux_byte_pool_search)
 80117ee:	68b3      	ldr	r3, [r6, #8]

    /* Clear the memory block.  */
    _ux_utility_memory_set(work_ptr, 0, available_bytes); /* Use case of memset is verified. */
 80117f0:	2100      	movs	r1, #0
    if (current_ptr == pool_ptr -> ux_byte_pool_search)
 80117f2:	42ab      	cmp	r3, r5
        pool_ptr -> ux_byte_pool_search =  *this_block_link_ptr;
 80117f4:	bf08      	it	eq
 80117f6:	682b      	ldreq	r3, [r5, #0]
    _ux_utility_memory_set(work_ptr, 0, available_bytes); /* Use case of memset is verified. */
 80117f8:	4620      	mov	r0, r4
        pool_ptr -> ux_byte_pool_search =  *this_block_link_ptr;
 80117fa:	bf08      	it	eq
 80117fc:	60b3      	streq	r3, [r6, #8]
    _ux_utility_memory_set(work_ptr, 0, available_bytes); /* Use case of memset is verified. */
 80117fe:	f000 f8d1 	bl	80119a4 <_ux_utility_memory_set>

    /* Release the protection.  */
    _ux_system_mutex_off(&_ux_system -> ux_system_mutex);

    return(work_ptr);
}
 8011802:	4620      	mov	r0, r4
 8011804:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if (memory_cache_flag == UX_CACHE_SAFE_MEMORY)
 8011808:	2901      	cmp	r1, #1
 801180a:	d10e      	bne.n	801182a <_ux_utility_memory_allocate+0xd2>
        pool_ptr = _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_CACHE_SAFE];
 801180c:	4b0e      	ldr	r3, [pc, #56]	; (8011848 <_ux_utility_memory_allocate+0xf0>)
 801180e:	681b      	ldr	r3, [r3, #0]
 8011810:	685e      	ldr	r6, [r3, #4]
 8011812:	e7a9      	b.n	8011768 <_ux_utility_memory_allocate+0x10>
    if (memory_alignment <= UX_ALIGN_MIN)
 8011814:	2f07      	cmp	r7, #7
    memory_size_requested =  (memory_size_requested + UX_ALIGN_MIN) & (~(ULONG)UX_ALIGN_MIN);
 8011816:	f022 0807 	bic.w	r8, r2, #7
    if (memory_alignment <= UX_ALIGN_MIN)
 801181a:	d0ae      	beq.n	801177a <_ux_utility_memory_allocate+0x22>
        current_ptr = _ux_utility_memory_byte_pool_search(pool_ptr, memory_size_requested + memory_alignment);
 801181c:	4630      	mov	r0, r6
 801181e:	eb07 0108 	add.w	r1, r7, r8
 8011822:	f000 f847 	bl	80118b4 <_ux_utility_memory_byte_pool_search>
 8011826:	4605      	mov	r5, r0
 8011828:	e7af      	b.n	801178a <_ux_utility_memory_allocate+0x32>
        return(UX_NULL);
 801182a:	2400      	movs	r4, #0
}
 801182c:	4620      	mov	r0, r4
 801182e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return(UX_NULL);
 8011832:	4614      	mov	r4, r2
}
 8011834:	4620      	mov	r0, r4
 8011836:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, UX_MEMORY_INSUFFICIENT);
 801183a:	2212      	movs	r2, #18
 801183c:	2108      	movs	r1, #8
 801183e:	2002      	movs	r0, #2
 8011840:	f7ff fece 	bl	80115e0 <_ux_system_error_handler>
        return(UX_NULL);
 8011844:	462c      	mov	r4, r5
 8011846:	e7dc      	b.n	8011802 <_ux_utility_memory_allocate+0xaa>
 8011848:	2000b40c 	.word	0x2000b40c
 801184c:	ffffeeee 	.word	0xffffeeee

08011850 <_ux_utility_memory_allocate_mulc_safe>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID* _ux_utility_memory_allocate_mulc_safe(ULONG align,ULONG cache,ULONG size_mul_v,ULONG size_mul_c)
{
    return UX_UTILITY_MEMORY_ALLOCATE_MULC_SAFE(align, cache, size_mul_v, size_mul_c);
 8011850:	b14b      	cbz	r3, 8011866 <_ux_utility_memory_allocate_mulc_safe+0x16>
{
 8011852:	b410      	push	{r4}
    return UX_UTILITY_MEMORY_ALLOCATE_MULC_SAFE(align, cache, size_mul_v, size_mul_c);
 8011854:	fba3 c402 	umull	ip, r4, r3, r2
 8011858:	b94c      	cbnz	r4, 801186e <_ux_utility_memory_allocate_mulc_safe+0x1e>
 801185a:	fb03 f202 	mul.w	r2, r3, r2
}
 801185e:	f85d 4b04 	ldr.w	r4, [sp], #4
    return UX_UTILITY_MEMORY_ALLOCATE_MULC_SAFE(align, cache, size_mul_v, size_mul_c);
 8011862:	f7ff bf79 	b.w	8011758 <_ux_utility_memory_allocate>
 8011866:	fb03 f202 	mul.w	r2, r3, r2
 801186a:	f7ff bf75 	b.w	8011758 <_ux_utility_memory_allocate>
}
 801186e:	2000      	movs	r0, #0
 8011870:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011874:	4770      	bx	lr
 8011876:	bf00      	nop

08011878 <_ux_utility_memory_byte_pool_create>:
/*                                                                        */
/*  10-31-2023     Yajun Xia                Initial Version 6.3.0         */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_memory_byte_pool_create(UX_MEMORY_BYTE_POOL *pool_ptr, VOID *pool_start, ULONG pool_size)
{
 8011878:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801187a:	4616      	mov	r6, r2
 801187c:	460c      	mov	r4, r1
 801187e:	4605      	mov	r5, r0
    /* Initially, the pool will have two blocks.  One large block at the
       beginning that is available and a small allocated block at the end
       of the pool that is there just for the algorithm.  Be sure to count
       the available block's header in the available bytes count.  */
    pool_ptr -> ux_byte_pool_available =   pool_size - ((sizeof(VOID *)) + (sizeof(ALIGN_TYPE)));
    pool_ptr -> ux_byte_pool_fragments =   ((UINT) 2);
 8011880:	2702      	movs	r7, #2
    _ux_utility_memory_set((UCHAR *)pool_ptr, 0, sizeof(UX_MEMORY_BYTE_POOL)); /* Use case of memset is verified. */
 8011882:	2214      	movs	r2, #20
 8011884:	2100      	movs	r1, #0
 8011886:	f000 f88d 	bl	80119a4 <_ux_utility_memory_set>
    pool_size =   (pool_size/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 801188a:	f026 0203 	bic.w	r2, r6, #3
       field that contains either the constant UX_BYTE_BLOCK_FREE (if the block is free) or a pointer to the
       owning pool (if the block is allocated).  */

    /* Calculate the end of the pool's memory area.  */
    block_ptr =  UX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
    block_ptr =  UX_UCHAR_POINTER_ADD(block_ptr, pool_size);
 801188e:	18a3      	adds	r3, r4, r2
    block_indirect_ptr =   UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(temp_ptr);
    *block_indirect_ptr =  block_ptr;
    block_ptr =            UX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
    block_ptr =            UX_UCHAR_POINTER_ADD(block_ptr, (sizeof(UCHAR *)));
    free_ptr =             UX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(block_ptr);
    *free_ptr =            UX_BYTE_BLOCK_FREE;
 8011890:	4907      	ldr	r1, [pc, #28]	; (80118b0 <_ux_utility_memory_byte_pool_create+0x38>)
    pool_ptr -> ux_byte_pool_available =   pool_size - ((sizeof(VOID *)) + (sizeof(ALIGN_TYPE)));
 8011892:	f1a2 0608 	sub.w	r6, r2, #8
    pool_ptr -> ux_byte_pool_fragments =   ((UINT) 2);
 8011896:	e9c5 6700 	strd	r6, r7, [r5]
    pool_ptr -> ux_byte_pool_size =    pool_size;
 801189a:	e9c5 4203 	strd	r4, r2, [r5, #12]
    pool_ptr -> ux_byte_pool_search =  UX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 801189e:	60ac      	str	r4, [r5, #8]
    *block_indirect_ptr =  temp_ptr;
 80118a0:	f843 5c04 	str.w	r5, [r3, #-4]
    *block_indirect_ptr =  UX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 80118a4:	f843 4d08 	str.w	r4, [r3, #-8]!

    /* Return UX_SUCCESS.  */
    return(UX_SUCCESS);
}
 80118a8:	2000      	movs	r0, #0
    *free_ptr =            UX_BYTE_BLOCK_FREE;
 80118aa:	e9c4 3100 	strd	r3, r1, [r4]
}
 80118ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80118b0:	ffffeeee 	.word	0xffffeeee

080118b4 <_ux_utility_memory_byte_pool_search>:
/*                                                                        */
/*  10-31-2023     Yajun Xia                Initial Version 6.3.0         */
/*                                                                        */
/**************************************************************************/
UCHAR  *_ux_utility_memory_byte_pool_search(UX_MEMORY_BYTE_POOL *pool_ptr, ULONG memory_size)
{
 80118b4:	b470      	push	{r4, r5, r6}
UCHAR               *work_ptr;
ULONG               total_theoretical_available;

    /* First, determine if there are enough bytes in the pool.  */
    /* Theoretical bytes available = free bytes + ((fragments-2) * overhead of each block) */
    total_theoretical_available = pool_ptr -> ux_byte_pool_available + ((pool_ptr -> ux_byte_pool_fragments - 2) * UX_MEMORY_BLOCK_HEADER_SIZE);
 80118b6:	e9d0 3600 	ldrd	r3, r6, [r0]
 80118ba:	1eb2      	subs	r2, r6, #2
 80118bc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    if (memory_size >= total_theoretical_available)
 80118c0:	428b      	cmp	r3, r1
 80118c2:	d913      	bls.n	80118ec <_ux_utility_memory_byte_pool_search+0x38>
 80118c4:	4684      	mov	ip, r0
        /* Not enough memory, return a NULL pointer.  */
        return(UX_NULL);
    }

    /* Check if the search pointer is valid.  */
    if ((pool_ptr -> ux_byte_pool_search < pool_ptr -> ux_byte_pool_start) ||
 80118c6:	e9d0 0302 	ldrd	r0, r3, [r0, #8]
 80118ca:	4298      	cmp	r0, r3
 80118cc:	d30e      	bcc.n	80118ec <_ux_utility_memory_byte_pool_search+0x38>
        (pool_ptr -> ux_byte_pool_search > pool_ptr -> ux_byte_pool_start + pool_ptr -> ux_byte_pool_size))
 80118ce:	f8dc 2010 	ldr.w	r2, [ip, #16]
 80118d2:	4413      	add	r3, r2
    if ((pool_ptr -> ux_byte_pool_search < pool_ptr -> ux_byte_pool_start) ||
 80118d4:	4298      	cmp	r0, r3
 80118d6:	d809      	bhi.n	80118ec <_ux_utility_memory_byte_pool_search+0x38>
UINT                first_free_block_found =  UX_FALSE;
 80118d8:	2500      	movs	r5, #0
    do
    {
        /* Check to see if this block is free.  */
        work_ptr =  UX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
        free_ptr =  UX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
        if ((*free_ptr) == UX_BYTE_BLOCK_FREE)
 80118da:	4c18      	ldr	r4, [pc, #96]	; (801193c <_ux_utility_memory_byte_pool_search+0x88>)
    examine_blocks =   pool_ptr -> ux_byte_pool_fragments + ((UINT) 1);
 80118dc:	1c73      	adds	r3, r6, #1
        if ((*free_ptr) == UX_BYTE_BLOCK_FREE)
 80118de:	6842      	ldr	r2, [r0, #4]
 80118e0:	42a2      	cmp	r2, r4
 80118e2:	d006      	beq.n	80118f2 <_ux_utility_memory_byte_pool_search+0x3e>
        else
        {

            /* Block is not free, move to next block.  */
            this_block_link_ptr =  UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
            current_ptr =  *this_block_link_ptr;
 80118e4:	6800      	ldr	r0, [r0, #0]
        }

        /* Another block has been searched... decrement counter.  */
        if (examine_blocks != ((UINT) 0))
 80118e6:	b10b      	cbz	r3, 80118ec <_ux_utility_memory_byte_pool_search+0x38>
        {

            examine_blocks--;
        }

    } while(examine_blocks != ((UINT) 0));
 80118e8:	3b01      	subs	r3, #1
 80118ea:	d1f8      	bne.n	80118de <_ux_utility_memory_byte_pool_search+0x2a>

    /* If a block was found, just return. */
    if (available_bytes == ((ULONG) 0))
    {
        return(UX_NULL);
 80118ec:	2000      	movs	r0, #0
    }

    /* Return the search pointer.  */
    return(current_ptr);
}
 80118ee:	bc70      	pop	{r4, r5, r6}
 80118f0:	4770      	bx	lr
            if (first_free_block_found == UX_FALSE)
 80118f2:	b90d      	cbnz	r5, 80118f8 <_ux_utility_memory_byte_pool_search+0x44>
                pool_ptr->ux_byte_pool_search =  current_ptr;
 80118f4:	f8cc 0008 	str.w	r0, [ip, #8]
            next_ptr =             *this_block_link_ptr;
 80118f8:	6805      	ldr	r5, [r0, #0]
            available_bytes =   UX_UCHAR_POINTER_DIF(next_ptr, current_ptr);
 80118fa:	1a2a      	subs	r2, r5, r0
            available_bytes =   available_bytes - UX_MEMORY_BLOCK_HEADER_SIZE;
 80118fc:	3a08      	subs	r2, #8
            if (available_bytes >= memory_size)
 80118fe:	4291      	cmp	r1, r2
 8011900:	d913      	bls.n	801192a <_ux_utility_memory_byte_pool_search+0x76>
                if ((*free_ptr) == UX_BYTE_BLOCK_FREE)
 8011902:	686a      	ldr	r2, [r5, #4]
 8011904:	42a2      	cmp	r2, r4
 8011906:	d005      	beq.n	8011914 <_ux_utility_memory_byte_pool_search+0x60>
                    if (examine_blocks != ((UINT) 0))
 8011908:	2b00      	cmp	r3, #0
 801190a:	d0ef      	beq.n	80118ec <_ux_utility_memory_byte_pool_search+0x38>
                    current_ptr =  *next_block_link_ptr;
 801190c:	6828      	ldr	r0, [r5, #0]
                        examine_blocks--;
 801190e:	3b01      	subs	r3, #1
 8011910:	2501      	movs	r5, #1
 8011912:	e7e8      	b.n	80118e6 <_ux_utility_memory_byte_pool_search+0x32>
                    *this_block_link_ptr =  *next_block_link_ptr;
 8011914:	682a      	ldr	r2, [r5, #0]
                    pool_ptr -> ux_byte_pool_fragments--;
 8011916:	3e01      	subs	r6, #1
                    *this_block_link_ptr =  *next_block_link_ptr;
 8011918:	6002      	str	r2, [r0, #0]
                    if (pool_ptr -> ux_byte_pool_search ==  next_ptr)
 801191a:	f8dc 2008 	ldr.w	r2, [ip, #8]
                    pool_ptr -> ux_byte_pool_fragments--;
 801191e:	f8cc 6004 	str.w	r6, [ip, #4]
                    if (pool_ptr -> ux_byte_pool_search ==  next_ptr)
 8011922:	42aa      	cmp	r2, r5
 8011924:	d005      	beq.n	8011932 <_ux_utility_memory_byte_pool_search+0x7e>
 8011926:	2501      	movs	r5, #1
 8011928:	e7dd      	b.n	80118e6 <_ux_utility_memory_byte_pool_search+0x32>
    if (available_bytes == ((ULONG) 0))
 801192a:	2a00      	cmp	r2, #0
 801192c:	d0de      	beq.n	80118ec <_ux_utility_memory_byte_pool_search+0x38>
}
 801192e:	bc70      	pop	{r4, r5, r6}
 8011930:	4770      	bx	lr
                        pool_ptr -> ux_byte_pool_search =  current_ptr;
 8011932:	2501      	movs	r5, #1
 8011934:	f8cc 0008 	str.w	r0, [ip, #8]
 8011938:	e7d5      	b.n	80118e6 <_ux_utility_memory_byte_pool_search+0x32>
 801193a:	bf00      	nop
 801193c:	ffffeeee 	.word	0xffffeeee

08011940 <_ux_utility_memory_copy>:
    /* Setup byte oriented source and destination pointers.  */
    source =  (UCHAR *) memory_source;
    destination =  (UCHAR *) memory_destination;

    /* Loop to perform the copy.  */
    while(length--)
 8011940:	b13a      	cbz	r2, 8011952 <_ux_utility_memory_copy+0x12>
 8011942:	3801      	subs	r0, #1
 8011944:	440a      	add	r2, r1
    {

        /* Copy one byte.  */
        *destination++ =  *source++;
 8011946:	f811 3b01 	ldrb.w	r3, [r1], #1
    while(length--)
 801194a:	4291      	cmp	r1, r2
        *destination++ =  *source++;
 801194c:	f800 3f01 	strb.w	r3, [r0, #1]!
    while(length--)
 8011950:	d1f9      	bne.n	8011946 <_ux_utility_memory_copy+0x6>
    }

    /* Return to caller.  */
    return; 
}
 8011952:	4770      	bx	lr

08011954 <_ux_utility_memory_free>:
    /* Set the pool pointer to NULL.  */
    pool_ptr =  UX_NULL;

    /* Determine if the memory pointer is valid.  */
    work_ptr =  UX_VOID_TO_UCHAR_POINTER_CONVERT(memory);
    if (work_ptr != UX_NULL)
 8011954:	b168      	cbz	r0, 8011972 <_ux_utility_memory_free+0x1e>
        work_ptr =  UX_UCHAR_POINTER_SUB(work_ptr, UX_MEMORY_BLOCK_HEADER_SIZE);

        /* There is a pointer, pickup the pool pointer address.  */
        temp_ptr =  UX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *)));
        free_ptr =  UX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(temp_ptr);
        if ((*free_ptr) != UX_BYTE_BLOCK_FREE)
 8011956:	f850 3c04 	ldr.w	r3, [r0, #-4]
 801195a:	4a10      	ldr	r2, [pc, #64]	; (801199c <_ux_utility_memory_free+0x48>)
 801195c:	4293      	cmp	r3, r2
 801195e:	d008      	beq.n	8011972 <_ux_utility_memory_free+0x1e>
            temp_ptr =  UX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *)));
            byte_pool_ptr = UX_UCHAR_TO_INDIRECT_BYTE_POOL_POINTER(temp_ptr);
            pool_ptr = *byte_pool_ptr;

            /* See if we have a valid pool pointer.  */
            if ((pool_ptr == UX_NULL) ||
 8011960:	b13b      	cbz	r3, 8011972 <_ux_utility_memory_free+0x1e>
                ((pool_ptr != _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR]) &&
 8011962:	4a0f      	ldr	r2, [pc, #60]	; (80119a0 <_ux_utility_memory_free+0x4c>)
 8011964:	6812      	ldr	r2, [r2, #0]
            if ((pool_ptr == UX_NULL) ||
 8011966:	6811      	ldr	r1, [r2, #0]
 8011968:	4299      	cmp	r1, r3
 801196a:	d007      	beq.n	801197c <_ux_utility_memory_free+0x28>
                ((pool_ptr != _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR]) &&
 801196c:	6852      	ldr	r2, [r2, #4]
 801196e:	429a      	cmp	r2, r3
 8011970:	d004      	beq.n	801197c <_ux_utility_memory_free+0x28>

                /* Release the protection.  */
                _ux_system_mutex_off(&_ux_system -> ux_system_mutex);

                /* Error trap: maybe double free/memory issue here!  */
                _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD,
 8011972:	2219      	movs	r2, #25
 8011974:	2108      	movs	r1, #8
 8011976:	2002      	movs	r0, #2
 8011978:	f7ff be32 	b.w	80115e0 <_ux_system_error_handler>
    /* At this point, we know that the pool pointer is valid.  */

    /* Release the memory.  */
    temp_ptr =   UX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *)));
    free_ptr =   UX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(temp_ptr);
    *free_ptr =  UX_BYTE_BLOCK_FREE;
 801197c:	4a07      	ldr	r2, [pc, #28]	; (801199c <_ux_utility_memory_free+0x48>)

    /* Update the number of available bytes in the pool.  */
    block_link_ptr =  UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr);
    next_block_ptr =  *block_link_ptr;
    pool_ptr -> ux_byte_pool_available =
        pool_ptr -> ux_byte_pool_available + UX_UCHAR_POINTER_DIF(next_block_ptr, work_ptr);
 801197e:	f850 1c08 	ldr.w	r1, [r0, #-8]
    *free_ptr =  UX_BYTE_BLOCK_FREE;
 8011982:	f840 2c04 	str.w	r2, [r0, #-4]
        pool_ptr -> ux_byte_pool_available + UX_UCHAR_POINTER_DIF(next_block_ptr, work_ptr);
 8011986:	681a      	ldr	r2, [r3, #0]
        work_ptr =  UX_UCHAR_POINTER_SUB(work_ptr, UX_MEMORY_BLOCK_HEADER_SIZE);
 8011988:	3808      	subs	r0, #8
        pool_ptr -> ux_byte_pool_available + UX_UCHAR_POINTER_DIF(next_block_ptr, work_ptr);
 801198a:	1a09      	subs	r1, r1, r0
 801198c:	440a      	add	r2, r1
    pool_ptr -> ux_byte_pool_available =
 801198e:	601a      	str	r2, [r3, #0]

    /* Determine if the free block is prior to current search pointer.  */
    if (work_ptr < (pool_ptr -> ux_byte_pool_search))
 8011990:	689a      	ldr	r2, [r3, #8]
 8011992:	4282      	cmp	r2, r0
    {

        /* Yes, update the search pointer to the released block.  */
        pool_ptr -> ux_byte_pool_search =  work_ptr;
 8011994:	bf88      	it	hi
 8011996:	6098      	strhi	r0, [r3, #8]
    /* Release the protection.  */
    _ux_system_mutex_off(&_ux_system -> ux_system_mutex);

    /* Return to caller.  */
    return;
}
 8011998:	4770      	bx	lr
 801199a:	bf00      	nop
 801199c:	ffffeeee 	.word	0xffffeeee
 80119a0:	2000b40c 	.word	0x2000b40c

080119a4 <_ux_utility_memory_set>:

    /* Setup the working pointer */
    work_ptr =  (UCHAR *) destination;

    /* Loop to set the memory.  */
    while(length--)
 80119a4:	b10a      	cbz	r2, 80119aa <_ux_utility_memory_set+0x6>
    {

        /* Set a byte.  */
        *work_ptr++ =  value;
 80119a6:	f000 bbab 	b.w	8012100 <memset>
    }

    /* Return to caller.  */
    return; 
}
 80119aa:	4770      	bx	lr

080119ac <_ux_utility_short_get>:
    value =  (USHORT) *address++;
    value |=  (USHORT)(*address << 8);

    /* Return to caller.  */
    return((ULONG) value);
}
 80119ac:	8800      	ldrh	r0, [r0, #0]
 80119ae:	4770      	bx	lr

080119b0 <_ux_utility_string_length_check>:
{

UINT    string_length;


    if (string == UX_NULL)
 80119b0:	b1b8      	cbz	r0, 80119e2 <_ux_utility_string_length_check+0x32>
{
 80119b2:	b508      	push	{r3, lr}
 80119b4:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
        return(UX_ERROR);

    string_length = 0;
 80119b8:	2300      	movs	r3, #0
 80119ba:	e002      	b.n	80119c2 <_ux_utility_string_length_check+0x12>
    {

        if (string[string_length] == '\0')
            break;

        string_length++;
 80119bc:	3301      	adds	r3, #1
        if (string_length > max_string_length)
 80119be:	4293      	cmp	r3, r2
 80119c0:	d806      	bhi.n	80119d0 <_ux_utility_string_length_check+0x20>
        if (string[string_length] == '\0')
 80119c2:	f81c 0f01 	ldrb.w	r0, [ip, #1]!
 80119c6:	2800      	cmp	r0, #0
 80119c8:	d1f8      	bne.n	80119bc <_ux_utility_string_length_check+0xc>

            return(UX_ERROR);
        }
    }

    if (string_length_ptr)
 80119ca:	b141      	cbz	r1, 80119de <_ux_utility_string_length_check+0x2e>
        *string_length_ptr = string_length;
 80119cc:	600b      	str	r3, [r1, #0]

    return(UX_SUCCESS); 
}
 80119ce:	bd08      	pop	{r3, pc}
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, UX_ERROR);
 80119d0:	22ff      	movs	r2, #255	; 0xff
 80119d2:	2108      	movs	r1, #8
 80119d4:	2002      	movs	r0, #2
 80119d6:	f7ff fe03 	bl	80115e0 <_ux_system_error_handler>
            return(UX_ERROR);
 80119da:	20ff      	movs	r0, #255	; 0xff
}
 80119dc:	bd08      	pop	{r3, pc}
    return(UX_SUCCESS); 
 80119de:	4608      	mov	r0, r1
}
 80119e0:	bd08      	pop	{r3, pc}
        return(UX_ERROR);
 80119e2:	20ff      	movs	r0, #255	; 0xff
}
 80119e4:	4770      	bx	lr
 80119e6:	bf00      	nop

080119e8 <__assert_func>:
 80119e8:	4d0a      	ldr	r5, [pc, #40]	; (8011a14 <__assert_func+0x2c>)
 80119ea:	4614      	mov	r4, r2
 80119ec:	461a      	mov	r2, r3
 80119ee:	4603      	mov	r3, r0
 80119f0:	682e      	ldr	r6, [r5, #0]
 80119f2:	460d      	mov	r5, r1
 80119f4:	b500      	push	{lr}
 80119f6:	68f0      	ldr	r0, [r6, #12]
 80119f8:	b085      	sub	sp, #20
 80119fa:	b144      	cbz	r4, 8011a0e <__assert_func+0x26>
 80119fc:	4906      	ldr	r1, [pc, #24]	; (8011a18 <__assert_func+0x30>)
 80119fe:	9500      	str	r5, [sp, #0]
 8011a00:	e9cd 1401 	strd	r1, r4, [sp, #4]
 8011a04:	4905      	ldr	r1, [pc, #20]	; (8011a1c <__assert_func+0x34>)
 8011a06:	f000 f80d 	bl	8011a24 <fiprintf>
 8011a0a:	f003 fb89 	bl	8015120 <abort>
 8011a0e:	4904      	ldr	r1, [pc, #16]	; (8011a20 <__assert_func+0x38>)
 8011a10:	460c      	mov	r4, r1
 8011a12:	e7f4      	b.n	80119fe <__assert_func+0x16>
 8011a14:	20000260 	.word	0x20000260
 8011a18:	080198a4 	.word	0x080198a4
 8011a1c:	080198b4 	.word	0x080198b4
 8011a20:	08018064 	.word	0x08018064

08011a24 <fiprintf>:
 8011a24:	b40e      	push	{r1, r2, r3}
 8011a26:	b510      	push	{r4, lr}
 8011a28:	b083      	sub	sp, #12
 8011a2a:	4c07      	ldr	r4, [pc, #28]	; (8011a48 <fiprintf+0x24>)
 8011a2c:	4601      	mov	r1, r0
 8011a2e:	ab05      	add	r3, sp, #20
 8011a30:	6820      	ldr	r0, [r4, #0]
 8011a32:	f853 2b04 	ldr.w	r2, [r3], #4
 8011a36:	9301      	str	r3, [sp, #4]
 8011a38:	f002 fbf0 	bl	801421c <_vfiprintf_r>
 8011a3c:	b003      	add	sp, #12
 8011a3e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011a42:	b003      	add	sp, #12
 8011a44:	4770      	bx	lr
 8011a46:	bf00      	nop
 8011a48:	20000260 	.word	0x20000260

08011a4c <__libc_init_array>:
 8011a4c:	b570      	push	{r4, r5, r6, lr}
 8011a4e:	4e0d      	ldr	r6, [pc, #52]	; (8011a84 <__libc_init_array+0x38>)
 8011a50:	4d0d      	ldr	r5, [pc, #52]	; (8011a88 <__libc_init_array+0x3c>)
 8011a52:	1b76      	subs	r6, r6, r5
 8011a54:	10b6      	asrs	r6, r6, #2
 8011a56:	d006      	beq.n	8011a66 <__libc_init_array+0x1a>
 8011a58:	2400      	movs	r4, #0
 8011a5a:	3401      	adds	r4, #1
 8011a5c:	f855 3b04 	ldr.w	r3, [r5], #4
 8011a60:	4798      	blx	r3
 8011a62:	42a6      	cmp	r6, r4
 8011a64:	d1f9      	bne.n	8011a5a <__libc_init_array+0xe>
 8011a66:	4e09      	ldr	r6, [pc, #36]	; (8011a8c <__libc_init_array+0x40>)
 8011a68:	f006 fada 	bl	8018020 <_init>
 8011a6c:	4d08      	ldr	r5, [pc, #32]	; (8011a90 <__libc_init_array+0x44>)
 8011a6e:	1b76      	subs	r6, r6, r5
 8011a70:	10b6      	asrs	r6, r6, #2
 8011a72:	d006      	beq.n	8011a82 <__libc_init_array+0x36>
 8011a74:	2400      	movs	r4, #0
 8011a76:	3401      	adds	r4, #1
 8011a78:	f855 3b04 	ldr.w	r3, [r5], #4
 8011a7c:	4798      	blx	r3
 8011a7e:	42a6      	cmp	r6, r4
 8011a80:	d1f9      	bne.n	8011a76 <__libc_init_array+0x2a>
 8011a82:	bd70      	pop	{r4, r5, r6, pc}
 8011a84:	0801a3a8 	.word	0x0801a3a8
 8011a88:	0801a3a8 	.word	0x0801a3a8
 8011a8c:	0801a3b0 	.word	0x0801a3b0
 8011a90:	0801a3a8 	.word	0x0801a3a8

08011a94 <_malloc_r>:
 8011a94:	f101 030b 	add.w	r3, r1, #11
 8011a98:	2b16      	cmp	r3, #22
 8011a9a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011a9e:	4605      	mov	r5, r0
 8011aa0:	b083      	sub	sp, #12
 8011aa2:	d824      	bhi.n	8011aee <_malloc_r+0x5a>
 8011aa4:	2910      	cmp	r1, #16
 8011aa6:	f200 80f5 	bhi.w	8011c94 <_malloc_r+0x200>
 8011aaa:	f000 fb7b 	bl	80121a4 <__malloc_lock>
 8011aae:	2410      	movs	r4, #16
 8011ab0:	2218      	movs	r2, #24
 8011ab2:	2002      	movs	r0, #2
 8011ab4:	4ec0      	ldr	r6, [pc, #768]	; (8011db8 <_malloc_r+0x324>)
 8011ab6:	4432      	add	r2, r6
 8011ab8:	6853      	ldr	r3, [r2, #4]
 8011aba:	f1a2 0108 	sub.w	r1, r2, #8
 8011abe:	428b      	cmp	r3, r1
 8011ac0:	f000 80ef 	beq.w	8011ca2 <_malloc_r+0x20e>
 8011ac4:	685a      	ldr	r2, [r3, #4]
 8011ac6:	4628      	mov	r0, r5
 8011ac8:	f022 0203 	bic.w	r2, r2, #3
 8011acc:	e9d3 4102 	ldrd	r4, r1, [r3, #8]
 8011ad0:	441a      	add	r2, r3
 8011ad2:	60e1      	str	r1, [r4, #12]
 8011ad4:	608c      	str	r4, [r1, #8]
 8011ad6:	f103 0408 	add.w	r4, r3, #8
 8011ada:	6853      	ldr	r3, [r2, #4]
 8011adc:	f043 0301 	orr.w	r3, r3, #1
 8011ae0:	6053      	str	r3, [r2, #4]
 8011ae2:	f000 fb65 	bl	80121b0 <__malloc_unlock>
 8011ae6:	4620      	mov	r0, r4
 8011ae8:	b003      	add	sp, #12
 8011aea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011aee:	2b00      	cmp	r3, #0
 8011af0:	f023 0407 	bic.w	r4, r3, #7
 8011af4:	f2c0 80ce 	blt.w	8011c94 <_malloc_r+0x200>
 8011af8:	42a1      	cmp	r1, r4
 8011afa:	f200 80cb 	bhi.w	8011c94 <_malloc_r+0x200>
 8011afe:	f000 fb51 	bl	80121a4 <__malloc_lock>
 8011b02:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 8011b06:	f0c0 81c2 	bcc.w	8011e8e <_malloc_r+0x3fa>
 8011b0a:	0a63      	lsrs	r3, r4, #9
 8011b0c:	f000 8133 	beq.w	8011d76 <_malloc_r+0x2e2>
 8011b10:	2b04      	cmp	r3, #4
 8011b12:	f200 8198 	bhi.w	8011e46 <_malloc_r+0x3b2>
 8011b16:	09a3      	lsrs	r3, r4, #6
 8011b18:	f103 0039 	add.w	r0, r3, #57	; 0x39
 8011b1c:	f103 0738 	add.w	r7, r3, #56	; 0x38
 8011b20:	00c3      	lsls	r3, r0, #3
 8011b22:	4ea5      	ldr	r6, [pc, #660]	; (8011db8 <_malloc_r+0x324>)
 8011b24:	4433      	add	r3, r6
 8011b26:	f1a3 0c08 	sub.w	ip, r3, #8
 8011b2a:	685b      	ldr	r3, [r3, #4]
 8011b2c:	459c      	cmp	ip, r3
 8011b2e:	d107      	bne.n	8011b40 <_malloc_r+0xac>
 8011b30:	e0bc      	b.n	8011cac <_malloc_r+0x218>
 8011b32:	2900      	cmp	r1, #0
 8011b34:	f280 8150 	bge.w	8011dd8 <_malloc_r+0x344>
 8011b38:	68db      	ldr	r3, [r3, #12]
 8011b3a:	459c      	cmp	ip, r3
 8011b3c:	f000 80b6 	beq.w	8011cac <_malloc_r+0x218>
 8011b40:	685a      	ldr	r2, [r3, #4]
 8011b42:	f022 0203 	bic.w	r2, r2, #3
 8011b46:	1b11      	subs	r1, r2, r4
 8011b48:	290f      	cmp	r1, #15
 8011b4a:	ddf2      	ble.n	8011b32 <_malloc_r+0x9e>
 8011b4c:	6933      	ldr	r3, [r6, #16]
 8011b4e:	4638      	mov	r0, r7
 8011b50:	f8df e27c 	ldr.w	lr, [pc, #636]	; 8011dd0 <_malloc_r+0x33c>
 8011b54:	4573      	cmp	r3, lr
 8011b56:	f040 80af 	bne.w	8011cb8 <_malloc_r+0x224>
 8011b5a:	1083      	asrs	r3, r0, #2
 8011b5c:	2101      	movs	r1, #1
 8011b5e:	6872      	ldr	r2, [r6, #4]
 8011b60:	4099      	lsls	r1, r3
 8011b62:	4291      	cmp	r1, r2
 8011b64:	f240 80d1 	bls.w	8011d0a <_malloc_r+0x276>
 8011b68:	68b7      	ldr	r7, [r6, #8]
 8011b6a:	687b      	ldr	r3, [r7, #4]
 8011b6c:	f023 0903 	bic.w	r9, r3, #3
 8011b70:	eba9 0304 	sub.w	r3, r9, r4
 8011b74:	2b0f      	cmp	r3, #15
 8011b76:	dd02      	ble.n	8011b7e <_malloc_r+0xea>
 8011b78:	454c      	cmp	r4, r9
 8011b7a:	f240 810c 	bls.w	8011d96 <_malloc_r+0x302>
 8011b7e:	4b8f      	ldr	r3, [pc, #572]	; (8011dbc <_malloc_r+0x328>)
 8011b80:	eb07 0b09 	add.w	fp, r7, r9
 8011b84:	681b      	ldr	r3, [r3, #0]
 8011b86:	eb04 0803 	add.w	r8, r4, r3
 8011b8a:	4b8d      	ldr	r3, [pc, #564]	; (8011dc0 <_malloc_r+0x32c>)
 8011b8c:	681a      	ldr	r2, [r3, #0]
 8011b8e:	3201      	adds	r2, #1
 8011b90:	f000 81cb 	beq.w	8011f2a <_malloc_r+0x496>
 8011b94:	f241 020f 	movw	r2, #4111	; 0x100f
 8011b98:	4442      	add	r2, r8
 8011b9a:	f8df 8238 	ldr.w	r8, [pc, #568]	; 8011dd4 <_malloc_r+0x340>
 8011b9e:	ea02 0808 	and.w	r8, r2, r8
 8011ba2:	4641      	mov	r1, r8
 8011ba4:	4628      	mov	r0, r5
 8011ba6:	f000 fb09 	bl	80121bc <_sbrk_r>
 8011baa:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8011bae:	4682      	mov	sl, r0
 8011bb0:	4b83      	ldr	r3, [pc, #524]	; (8011dc0 <_malloc_r+0x32c>)
 8011bb2:	f000 81a9 	beq.w	8011f08 <_malloc_r+0x474>
 8011bb6:	42b7      	cmp	r7, r6
 8011bb8:	d002      	beq.n	8011bc0 <_malloc_r+0x12c>
 8011bba:	4583      	cmp	fp, r0
 8011bbc:	f200 81a4 	bhi.w	8011f08 <_malloc_r+0x474>
 8011bc0:	4a80      	ldr	r2, [pc, #512]	; (8011dc4 <_malloc_r+0x330>)
 8011bc2:	45d3      	cmp	fp, sl
 8011bc4:	6811      	ldr	r1, [r2, #0]
 8011bc6:	4441      	add	r1, r8
 8011bc8:	6011      	str	r1, [r2, #0]
 8011bca:	f000 81a0 	beq.w	8011f0e <_malloc_r+0x47a>
 8011bce:	6818      	ldr	r0, [r3, #0]
 8011bd0:	3001      	adds	r0, #1
 8011bd2:	f000 81a7 	beq.w	8011f24 <_malloc_r+0x490>
 8011bd6:	ebaa 0b0b 	sub.w	fp, sl, fp
 8011bda:	4459      	add	r1, fp
 8011bdc:	6011      	str	r1, [r2, #0]
 8011bde:	f01a 0307 	ands.w	r3, sl, #7
 8011be2:	f000 81ac 	beq.w	8011f3e <_malloc_r+0x4aa>
 8011be6:	f1c3 0108 	rsb	r1, r3, #8
 8011bea:	4628      	mov	r0, r5
 8011bec:	9301      	str	r3, [sp, #4]
 8011bee:	448a      	add	sl, r1
 8011bf0:	f241 0108 	movw	r1, #4104	; 0x1008
 8011bf4:	44d0      	add	r8, sl
 8011bf6:	1ac9      	subs	r1, r1, r3
 8011bf8:	eba1 0108 	sub.w	r1, r1, r8
 8011bfc:	f3c1 0b0b 	ubfx	fp, r1, #0, #12
 8011c00:	4659      	mov	r1, fp
 8011c02:	f000 fadb 	bl	80121bc <_sbrk_r>
 8011c06:	1c42      	adds	r2, r0, #1
 8011c08:	9b01      	ldr	r3, [sp, #4]
 8011c0a:	4a6e      	ldr	r2, [pc, #440]	; (8011dc4 <_malloc_r+0x330>)
 8011c0c:	f000 81de 	beq.w	8011fcc <_malloc_r+0x538>
 8011c10:	eba0 000a 	sub.w	r0, r0, sl
 8011c14:	eb00 080b 	add.w	r8, r0, fp
 8011c18:	6810      	ldr	r0, [r2, #0]
 8011c1a:	f048 0301 	orr.w	r3, r8, #1
 8011c1e:	42b7      	cmp	r7, r6
 8011c20:	f8c6 a008 	str.w	sl, [r6, #8]
 8011c24:	eb0b 0100 	add.w	r1, fp, r0
 8011c28:	f8ca 3004 	str.w	r3, [sl, #4]
 8011c2c:	6011      	str	r1, [r2, #0]
 8011c2e:	f000 81a9 	beq.w	8011f84 <_malloc_r+0x4f0>
 8011c32:	f1b9 0f0f 	cmp.w	r9, #15
 8011c36:	f240 81a7 	bls.w	8011f88 <_malloc_r+0x4f4>
 8011c3a:	687b      	ldr	r3, [r7, #4]
 8011c3c:	f1a9 000c 	sub.w	r0, r9, #12
 8011c40:	f04f 0c05 	mov.w	ip, #5
 8011c44:	f020 0007 	bic.w	r0, r0, #7
 8011c48:	f003 0301 	and.w	r3, r3, #1
 8011c4c:	4303      	orrs	r3, r0
 8011c4e:	280f      	cmp	r0, #15
 8011c50:	607b      	str	r3, [r7, #4]
 8011c52:	eb07 0300 	add.w	r3, r7, r0
 8011c56:	e9c3 cc01 	strd	ip, ip, [r3, #4]
 8011c5a:	f200 81ad 	bhi.w	8011fb8 <_malloc_r+0x524>
 8011c5e:	f8da 3004 	ldr.w	r3, [sl, #4]
 8011c62:	4657      	mov	r7, sl
 8011c64:	4a58      	ldr	r2, [pc, #352]	; (8011dc8 <_malloc_r+0x334>)
 8011c66:	6810      	ldr	r0, [r2, #0]
 8011c68:	4288      	cmp	r0, r1
 8011c6a:	bf38      	it	cc
 8011c6c:	6011      	strcc	r1, [r2, #0]
 8011c6e:	4a57      	ldr	r2, [pc, #348]	; (8011dcc <_malloc_r+0x338>)
 8011c70:	6810      	ldr	r0, [r2, #0]
 8011c72:	4288      	cmp	r0, r1
 8011c74:	bf38      	it	cc
 8011c76:	6011      	strcc	r1, [r2, #0]
 8011c78:	f023 0803 	bic.w	r8, r3, #3
 8011c7c:	4544      	cmp	r4, r8
 8011c7e:	eba8 0304 	sub.w	r3, r8, r4
 8011c82:	d802      	bhi.n	8011c8a <_malloc_r+0x1f6>
 8011c84:	2b0f      	cmp	r3, #15
 8011c86:	f300 8086 	bgt.w	8011d96 <_malloc_r+0x302>
 8011c8a:	4628      	mov	r0, r5
 8011c8c:	2400      	movs	r4, #0
 8011c8e:	f000 fa8f 	bl	80121b0 <__malloc_unlock>
 8011c92:	e728      	b.n	8011ae6 <_malloc_r+0x52>
 8011c94:	2400      	movs	r4, #0
 8011c96:	230c      	movs	r3, #12
 8011c98:	4620      	mov	r0, r4
 8011c9a:	602b      	str	r3, [r5, #0]
 8011c9c:	b003      	add	sp, #12
 8011c9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011ca2:	68d3      	ldr	r3, [r2, #12]
 8011ca4:	429a      	cmp	r2, r3
 8011ca6:	f47f af0d 	bne.w	8011ac4 <_malloc_r+0x30>
 8011caa:	3002      	adds	r0, #2
 8011cac:	6933      	ldr	r3, [r6, #16]
 8011cae:	f8df e120 	ldr.w	lr, [pc, #288]	; 8011dd0 <_malloc_r+0x33c>
 8011cb2:	4573      	cmp	r3, lr
 8011cb4:	f43f af51 	beq.w	8011b5a <_malloc_r+0xc6>
 8011cb8:	6859      	ldr	r1, [r3, #4]
 8011cba:	f021 0103 	bic.w	r1, r1, #3
 8011cbe:	1b0a      	subs	r2, r1, r4
 8011cc0:	2a0f      	cmp	r2, #15
 8011cc2:	f300 80e8 	bgt.w	8011e96 <_malloc_r+0x402>
 8011cc6:	2a00      	cmp	r2, #0
 8011cc8:	e9c6 ee04 	strd	lr, lr, [r6, #16]
 8011ccc:	da58      	bge.n	8011d80 <_malloc_r+0x2ec>
 8011cce:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8011cd2:	f080 8093 	bcs.w	8011dfc <_malloc_r+0x368>
 8011cd6:	ea4f 0cd1 	mov.w	ip, r1, lsr #3
 8011cda:	2201      	movs	r2, #1
 8011cdc:	0949      	lsrs	r1, r1, #5
 8011cde:	f10c 0c01 	add.w	ip, ip, #1
 8011ce2:	408a      	lsls	r2, r1
 8011ce4:	6871      	ldr	r1, [r6, #4]
 8011ce6:	f856 703c 	ldr.w	r7, [r6, ip, lsl #3]
 8011cea:	430a      	orrs	r2, r1
 8011cec:	eb06 01cc 	add.w	r1, r6, ip, lsl #3
 8011cf0:	3908      	subs	r1, #8
 8011cf2:	6072      	str	r2, [r6, #4]
 8011cf4:	e9c3 7102 	strd	r7, r1, [r3, #8]
 8011cf8:	f846 303c 	str.w	r3, [r6, ip, lsl #3]
 8011cfc:	60fb      	str	r3, [r7, #12]
 8011cfe:	1083      	asrs	r3, r0, #2
 8011d00:	2101      	movs	r1, #1
 8011d02:	4099      	lsls	r1, r3
 8011d04:	4291      	cmp	r1, r2
 8011d06:	f63f af2f 	bhi.w	8011b68 <_malloc_r+0xd4>
 8011d0a:	4211      	tst	r1, r2
 8011d0c:	d105      	bne.n	8011d1a <_malloc_r+0x286>
 8011d0e:	f020 0003 	bic.w	r0, r0, #3
 8011d12:	0049      	lsls	r1, r1, #1
 8011d14:	3004      	adds	r0, #4
 8011d16:	4211      	tst	r1, r2
 8011d18:	d0fb      	beq.n	8011d12 <_malloc_r+0x27e>
 8011d1a:	eb06 09c0 	add.w	r9, r6, r0, lsl #3
 8011d1e:	4680      	mov	r8, r0
 8011d20:	46cc      	mov	ip, r9
 8011d22:	f8dc 700c 	ldr.w	r7, [ip, #12]
 8011d26:	45bc      	cmp	ip, r7
 8011d28:	d107      	bne.n	8011d3a <_malloc_r+0x2a6>
 8011d2a:	e098      	b.n	8011e5e <_malloc_r+0x3ca>
 8011d2c:	2b00      	cmp	r3, #0
 8011d2e:	f280 809f 	bge.w	8011e70 <_malloc_r+0x3dc>
 8011d32:	68ff      	ldr	r7, [r7, #12]
 8011d34:	45bc      	cmp	ip, r7
 8011d36:	f000 8092 	beq.w	8011e5e <_malloc_r+0x3ca>
 8011d3a:	687a      	ldr	r2, [r7, #4]
 8011d3c:	f022 0203 	bic.w	r2, r2, #3
 8011d40:	1b13      	subs	r3, r2, r4
 8011d42:	2b0f      	cmp	r3, #15
 8011d44:	ddf2      	ble.n	8011d2c <_malloc_r+0x298>
 8011d46:	1939      	adds	r1, r7, r4
 8011d48:	f044 0401 	orr.w	r4, r4, #1
 8011d4c:	4628      	mov	r0, r5
 8011d4e:	607c      	str	r4, [r7, #4]
 8011d50:	f043 0401 	orr.w	r4, r3, #1
 8011d54:	e9d7 c502 	ldrd	ip, r5, [r7, #8]
 8011d58:	f8cc 500c 	str.w	r5, [ip, #12]
 8011d5c:	f8c5 c008 	str.w	ip, [r5, #8]
 8011d60:	e9c6 1104 	strd	r1, r1, [r6, #16]
 8011d64:	604c      	str	r4, [r1, #4]
 8011d66:	f107 0408 	add.w	r4, r7, #8
 8011d6a:	e9c1 ee02 	strd	lr, lr, [r1, #8]
 8011d6e:	50bb      	str	r3, [r7, r2]
 8011d70:	f000 fa1e 	bl	80121b0 <__malloc_unlock>
 8011d74:	e6b7      	b.n	8011ae6 <_malloc_r+0x52>
 8011d76:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011d7a:	2040      	movs	r0, #64	; 0x40
 8011d7c:	273f      	movs	r7, #63	; 0x3f
 8011d7e:	e6d0      	b.n	8011b22 <_malloc_r+0x8e>
 8011d80:	4419      	add	r1, r3
 8011d82:	f103 0408 	add.w	r4, r3, #8
 8011d86:	4628      	mov	r0, r5
 8011d88:	684b      	ldr	r3, [r1, #4]
 8011d8a:	f043 0301 	orr.w	r3, r3, #1
 8011d8e:	604b      	str	r3, [r1, #4]
 8011d90:	f000 fa0e 	bl	80121b0 <__malloc_unlock>
 8011d94:	e6a7      	b.n	8011ae6 <_malloc_r+0x52>
 8011d96:	193a      	adds	r2, r7, r4
 8011d98:	f044 0401 	orr.w	r4, r4, #1
 8011d9c:	f043 0301 	orr.w	r3, r3, #1
 8011da0:	4628      	mov	r0, r5
 8011da2:	607c      	str	r4, [r7, #4]
 8011da4:	f107 0408 	add.w	r4, r7, #8
 8011da8:	60b2      	str	r2, [r6, #8]
 8011daa:	6053      	str	r3, [r2, #4]
 8011dac:	f000 fa00 	bl	80121b0 <__malloc_unlock>
 8011db0:	4620      	mov	r0, r4
 8011db2:	b003      	add	sp, #12
 8011db4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011db8:	20000690 	.word	0x20000690
 8011dbc:	2000b440 	.word	0x2000b440
 8011dc0:	20000a98 	.word	0x20000a98
 8011dc4:	2000b410 	.word	0x2000b410
 8011dc8:	2000b438 	.word	0x2000b438
 8011dcc:	2000b43c 	.word	0x2000b43c
 8011dd0:	20000698 	.word	0x20000698
 8011dd4:	fffff000 	.word	0xfffff000
 8011dd8:	441a      	add	r2, r3
 8011dda:	f103 0408 	add.w	r4, r3, #8
 8011dde:	4628      	mov	r0, r5
 8011de0:	e9d3 6102 	ldrd	r6, r1, [r3, #8]
 8011de4:	6853      	ldr	r3, [r2, #4]
 8011de6:	60f1      	str	r1, [r6, #12]
 8011de8:	f043 0301 	orr.w	r3, r3, #1
 8011dec:	608e      	str	r6, [r1, #8]
 8011dee:	6053      	str	r3, [r2, #4]
 8011df0:	f000 f9de 	bl	80121b0 <__malloc_unlock>
 8011df4:	4620      	mov	r0, r4
 8011df6:	b003      	add	sp, #12
 8011df8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011dfc:	f5b1 6f20 	cmp.w	r1, #2560	; 0xa00
 8011e00:	ea4f 2251 	mov.w	r2, r1, lsr #9
 8011e04:	d359      	bcc.n	8011eba <_malloc_r+0x426>
 8011e06:	2a14      	cmp	r2, #20
 8011e08:	f200 80aa 	bhi.w	8011f60 <_malloc_r+0x4cc>
 8011e0c:	f102 075c 	add.w	r7, r2, #92	; 0x5c
 8011e10:	325b      	adds	r2, #91	; 0x5b
 8011e12:	00ff      	lsls	r7, r7, #3
 8011e14:	eb06 0c07 	add.w	ip, r6, r7
 8011e18:	59f7      	ldr	r7, [r6, r7]
 8011e1a:	f1ac 0c08 	sub.w	ip, ip, #8
 8011e1e:	45bc      	cmp	ip, r7
 8011e20:	f000 8086 	beq.w	8011f30 <_malloc_r+0x49c>
 8011e24:	687a      	ldr	r2, [r7, #4]
 8011e26:	f022 0203 	bic.w	r2, r2, #3
 8011e2a:	428a      	cmp	r2, r1
 8011e2c:	d902      	bls.n	8011e34 <_malloc_r+0x3a0>
 8011e2e:	68bf      	ldr	r7, [r7, #8]
 8011e30:	45bc      	cmp	ip, r7
 8011e32:	d1f7      	bne.n	8011e24 <_malloc_r+0x390>
 8011e34:	f8d7 c00c 	ldr.w	ip, [r7, #12]
 8011e38:	6872      	ldr	r2, [r6, #4]
 8011e3a:	e9c3 7c02 	strd	r7, ip, [r3, #8]
 8011e3e:	f8cc 3008 	str.w	r3, [ip, #8]
 8011e42:	60fb      	str	r3, [r7, #12]
 8011e44:	e75b      	b.n	8011cfe <_malloc_r+0x26a>
 8011e46:	2b14      	cmp	r3, #20
 8011e48:	d93d      	bls.n	8011ec6 <_malloc_r+0x432>
 8011e4a:	2b54      	cmp	r3, #84	; 0x54
 8011e4c:	f200 8090 	bhi.w	8011f70 <_malloc_r+0x4dc>
 8011e50:	0b23      	lsrs	r3, r4, #12
 8011e52:	f103 006f 	add.w	r0, r3, #111	; 0x6f
 8011e56:	f103 076e 	add.w	r7, r3, #110	; 0x6e
 8011e5a:	00c3      	lsls	r3, r0, #3
 8011e5c:	e661      	b.n	8011b22 <_malloc_r+0x8e>
 8011e5e:	f108 0801 	add.w	r8, r8, #1
 8011e62:	f10c 0c08 	add.w	ip, ip, #8
 8011e66:	f018 0f03 	tst.w	r8, #3
 8011e6a:	f47f af5a 	bne.w	8011d22 <_malloc_r+0x28e>
 8011e6e:	e035      	b.n	8011edc <_malloc_r+0x448>
 8011e70:	443a      	add	r2, r7
 8011e72:	463c      	mov	r4, r7
 8011e74:	68f9      	ldr	r1, [r7, #12]
 8011e76:	4628      	mov	r0, r5
 8011e78:	6853      	ldr	r3, [r2, #4]
 8011e7a:	f043 0301 	orr.w	r3, r3, #1
 8011e7e:	6053      	str	r3, [r2, #4]
 8011e80:	f854 3f08 	ldr.w	r3, [r4, #8]!
 8011e84:	60d9      	str	r1, [r3, #12]
 8011e86:	608b      	str	r3, [r1, #8]
 8011e88:	f000 f992 	bl	80121b0 <__malloc_unlock>
 8011e8c:	e62b      	b.n	8011ae6 <_malloc_r+0x52>
 8011e8e:	08e0      	lsrs	r0, r4, #3
 8011e90:	f104 0208 	add.w	r2, r4, #8
 8011e94:	e60e      	b.n	8011ab4 <_malloc_r+0x20>
 8011e96:	4628      	mov	r0, r5
 8011e98:	191d      	adds	r5, r3, r4
 8011e9a:	f044 0401 	orr.w	r4, r4, #1
 8011e9e:	605c      	str	r4, [r3, #4]
 8011ea0:	f042 0401 	orr.w	r4, r2, #1
 8011ea4:	e9c6 5504 	strd	r5, r5, [r6, #16]
 8011ea8:	606c      	str	r4, [r5, #4]
 8011eaa:	f103 0408 	add.w	r4, r3, #8
 8011eae:	e9c5 ee02 	strd	lr, lr, [r5, #8]
 8011eb2:	505a      	str	r2, [r3, r1]
 8011eb4:	f000 f97c 	bl	80121b0 <__malloc_unlock>
 8011eb8:	e615      	b.n	8011ae6 <_malloc_r+0x52>
 8011eba:	098a      	lsrs	r2, r1, #6
 8011ebc:	f102 0739 	add.w	r7, r2, #57	; 0x39
 8011ec0:	3238      	adds	r2, #56	; 0x38
 8011ec2:	00ff      	lsls	r7, r7, #3
 8011ec4:	e7a6      	b.n	8011e14 <_malloc_r+0x380>
 8011ec6:	f103 005c 	add.w	r0, r3, #92	; 0x5c
 8011eca:	f103 075b 	add.w	r7, r3, #91	; 0x5b
 8011ece:	00c3      	lsls	r3, r0, #3
 8011ed0:	e627      	b.n	8011b22 <_malloc_r+0x8e>
 8011ed2:	f859 3908 	ldr.w	r3, [r9], #-8
 8011ed6:	454b      	cmp	r3, r9
 8011ed8:	f040 8092 	bne.w	8012000 <_malloc_r+0x56c>
 8011edc:	f010 0f03 	tst.w	r0, #3
 8011ee0:	f100 30ff 	add.w	r0, r0, #4294967295	; 0xffffffff
 8011ee4:	d1f5      	bne.n	8011ed2 <_malloc_r+0x43e>
 8011ee6:	6873      	ldr	r3, [r6, #4]
 8011ee8:	ea23 0301 	bic.w	r3, r3, r1
 8011eec:	6073      	str	r3, [r6, #4]
 8011eee:	0049      	lsls	r1, r1, #1
 8011ef0:	f43f ae3a 	beq.w	8011b68 <_malloc_r+0xd4>
 8011ef4:	4299      	cmp	r1, r3
 8011ef6:	d903      	bls.n	8011f00 <_malloc_r+0x46c>
 8011ef8:	e636      	b.n	8011b68 <_malloc_r+0xd4>
 8011efa:	0049      	lsls	r1, r1, #1
 8011efc:	f108 0804 	add.w	r8, r8, #4
 8011f00:	4219      	tst	r1, r3
 8011f02:	d0fa      	beq.n	8011efa <_malloc_r+0x466>
 8011f04:	4640      	mov	r0, r8
 8011f06:	e708      	b.n	8011d1a <_malloc_r+0x286>
 8011f08:	68b7      	ldr	r7, [r6, #8]
 8011f0a:	687b      	ldr	r3, [r7, #4]
 8011f0c:	e6b4      	b.n	8011c78 <_malloc_r+0x1e4>
 8011f0e:	f3cb 000b 	ubfx	r0, fp, #0, #12
 8011f12:	2800      	cmp	r0, #0
 8011f14:	f47f ae5b 	bne.w	8011bce <_malloc_r+0x13a>
 8011f18:	44c8      	add	r8, r9
 8011f1a:	68b7      	ldr	r7, [r6, #8]
 8011f1c:	f048 0301 	orr.w	r3, r8, #1
 8011f20:	607b      	str	r3, [r7, #4]
 8011f22:	e69f      	b.n	8011c64 <_malloc_r+0x1d0>
 8011f24:	f8c3 a000 	str.w	sl, [r3]
 8011f28:	e659      	b.n	8011bde <_malloc_r+0x14a>
 8011f2a:	f108 0810 	add.w	r8, r8, #16
 8011f2e:	e638      	b.n	8011ba2 <_malloc_r+0x10e>
 8011f30:	1092      	asrs	r2, r2, #2
 8011f32:	2101      	movs	r1, #1
 8011f34:	4091      	lsls	r1, r2
 8011f36:	6872      	ldr	r2, [r6, #4]
 8011f38:	430a      	orrs	r2, r1
 8011f3a:	6072      	str	r2, [r6, #4]
 8011f3c:	e77d      	b.n	8011e3a <_malloc_r+0x3a6>
 8011f3e:	eb0a 0108 	add.w	r1, sl, r8
 8011f42:	4628      	mov	r0, r5
 8011f44:	9301      	str	r3, [sp, #4]
 8011f46:	4249      	negs	r1, r1
 8011f48:	f3c1 0b0b 	ubfx	fp, r1, #0, #12
 8011f4c:	4659      	mov	r1, fp
 8011f4e:	f000 f935 	bl	80121bc <_sbrk_r>
 8011f52:	1c43      	adds	r3, r0, #1
 8011f54:	4a2b      	ldr	r2, [pc, #172]	; (8012004 <_malloc_r+0x570>)
 8011f56:	9b01      	ldr	r3, [sp, #4]
 8011f58:	f47f ae5a 	bne.w	8011c10 <_malloc_r+0x17c>
 8011f5c:	469b      	mov	fp, r3
 8011f5e:	e65b      	b.n	8011c18 <_malloc_r+0x184>
 8011f60:	2a54      	cmp	r2, #84	; 0x54
 8011f62:	d815      	bhi.n	8011f90 <_malloc_r+0x4fc>
 8011f64:	0b0a      	lsrs	r2, r1, #12
 8011f66:	f102 076f 	add.w	r7, r2, #111	; 0x6f
 8011f6a:	326e      	adds	r2, #110	; 0x6e
 8011f6c:	00ff      	lsls	r7, r7, #3
 8011f6e:	e751      	b.n	8011e14 <_malloc_r+0x380>
 8011f70:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8011f74:	d815      	bhi.n	8011fa2 <_malloc_r+0x50e>
 8011f76:	0be3      	lsrs	r3, r4, #15
 8011f78:	f103 0078 	add.w	r0, r3, #120	; 0x78
 8011f7c:	f103 0777 	add.w	r7, r3, #119	; 0x77
 8011f80:	00c3      	lsls	r3, r0, #3
 8011f82:	e5ce      	b.n	8011b22 <_malloc_r+0x8e>
 8011f84:	4657      	mov	r7, sl
 8011f86:	e66d      	b.n	8011c64 <_malloc_r+0x1d0>
 8011f88:	2301      	movs	r3, #1
 8011f8a:	f8ca 3004 	str.w	r3, [sl, #4]
 8011f8e:	e67c      	b.n	8011c8a <_malloc_r+0x1f6>
 8011f90:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8011f94:	d821      	bhi.n	8011fda <_malloc_r+0x546>
 8011f96:	0bca      	lsrs	r2, r1, #15
 8011f98:	f102 0778 	add.w	r7, r2, #120	; 0x78
 8011f9c:	3277      	adds	r2, #119	; 0x77
 8011f9e:	00ff      	lsls	r7, r7, #3
 8011fa0:	e738      	b.n	8011e14 <_malloc_r+0x380>
 8011fa2:	f240 5254 	movw	r2, #1364	; 0x554
 8011fa6:	4293      	cmp	r3, r2
 8011fa8:	d821      	bhi.n	8011fee <_malloc_r+0x55a>
 8011faa:	0ca3      	lsrs	r3, r4, #18
 8011fac:	f103 007d 	add.w	r0, r3, #125	; 0x7d
 8011fb0:	f103 077c 	add.w	r7, r3, #124	; 0x7c
 8011fb4:	00c3      	lsls	r3, r0, #3
 8011fb6:	e5b4      	b.n	8011b22 <_malloc_r+0x8e>
 8011fb8:	f107 0108 	add.w	r1, r7, #8
 8011fbc:	4628      	mov	r0, r5
 8011fbe:	f004 fb57 	bl	8016670 <_free_r>
 8011fc2:	68b7      	ldr	r7, [r6, #8]
 8011fc4:	4a0f      	ldr	r2, [pc, #60]	; (8012004 <_malloc_r+0x570>)
 8011fc6:	687b      	ldr	r3, [r7, #4]
 8011fc8:	6811      	ldr	r1, [r2, #0]
 8011fca:	e64b      	b.n	8011c64 <_malloc_r+0x1d0>
 8011fcc:	3b08      	subs	r3, #8
 8011fce:	f04f 0b00 	mov.w	fp, #0
 8011fd2:	4498      	add	r8, r3
 8011fd4:	eba8 080a 	sub.w	r8, r8, sl
 8011fd8:	e61e      	b.n	8011c18 <_malloc_r+0x184>
 8011fda:	f240 5754 	movw	r7, #1364	; 0x554
 8011fde:	42ba      	cmp	r2, r7
 8011fe0:	d80a      	bhi.n	8011ff8 <_malloc_r+0x564>
 8011fe2:	0c8a      	lsrs	r2, r1, #18
 8011fe4:	f102 077d 	add.w	r7, r2, #125	; 0x7d
 8011fe8:	327c      	adds	r2, #124	; 0x7c
 8011fea:	00ff      	lsls	r7, r7, #3
 8011fec:	e712      	b.n	8011e14 <_malloc_r+0x380>
 8011fee:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
 8011ff2:	207f      	movs	r0, #127	; 0x7f
 8011ff4:	277e      	movs	r7, #126	; 0x7e
 8011ff6:	e594      	b.n	8011b22 <_malloc_r+0x8e>
 8011ff8:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
 8011ffc:	227e      	movs	r2, #126	; 0x7e
 8011ffe:	e709      	b.n	8011e14 <_malloc_r+0x380>
 8012000:	6873      	ldr	r3, [r6, #4]
 8012002:	e774      	b.n	8011eee <_malloc_r+0x45a>
 8012004:	2000b410 	.word	0x2000b410

08012008 <memmove>:
 8012008:	4288      	cmp	r0, r1
 801200a:	d90d      	bls.n	8012028 <memmove+0x20>
 801200c:	188b      	adds	r3, r1, r2
 801200e:	4283      	cmp	r3, r0
 8012010:	d90a      	bls.n	8012028 <memmove+0x20>
 8012012:	eb00 0c02 	add.w	ip, r0, r2
 8012016:	b1ba      	cbz	r2, 8012048 <memmove+0x40>
 8012018:	4662      	mov	r2, ip
 801201a:	f813 cd01 	ldrb.w	ip, [r3, #-1]!
 801201e:	4299      	cmp	r1, r3
 8012020:	f802 cd01 	strb.w	ip, [r2, #-1]!
 8012024:	d1f9      	bne.n	801201a <memmove+0x12>
 8012026:	4770      	bx	lr
 8012028:	2a0f      	cmp	r2, #15
 801202a:	d80e      	bhi.n	801204a <memmove+0x42>
 801202c:	4603      	mov	r3, r0
 801202e:	f102 3cff 	add.w	ip, r2, #4294967295	; 0xffffffff
 8012032:	b14a      	cbz	r2, 8012048 <memmove+0x40>
 8012034:	f10c 0c01 	add.w	ip, ip, #1
 8012038:	3b01      	subs	r3, #1
 801203a:	448c      	add	ip, r1
 801203c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012040:	4561      	cmp	r1, ip
 8012042:	f803 2f01 	strb.w	r2, [r3, #1]!
 8012046:	d1f9      	bne.n	801203c <memmove+0x34>
 8012048:	4770      	bx	lr
 801204a:	ea40 0301 	orr.w	r3, r0, r1
 801204e:	079b      	lsls	r3, r3, #30
 8012050:	d150      	bne.n	80120f4 <memmove+0xec>
 8012052:	f1a2 0310 	sub.w	r3, r2, #16
 8012056:	f101 0c20 	add.w	ip, r1, #32
 801205a:	b570      	push	{r4, r5, r6, lr}
 801205c:	f023 050f 	bic.w	r5, r3, #15
 8012060:	f101 0e10 	add.w	lr, r1, #16
 8012064:	f100 0410 	add.w	r4, r0, #16
 8012068:	091b      	lsrs	r3, r3, #4
 801206a:	44ac      	add	ip, r5
 801206c:	f85e 5c10 	ldr.w	r5, [lr, #-16]
 8012070:	f10e 0e10 	add.w	lr, lr, #16
 8012074:	3410      	adds	r4, #16
 8012076:	f844 5c20 	str.w	r5, [r4, #-32]
 801207a:	f85e 5c1c 	ldr.w	r5, [lr, #-28]
 801207e:	f844 5c1c 	str.w	r5, [r4, #-28]
 8012082:	f85e 5c18 	ldr.w	r5, [lr, #-24]
 8012086:	f844 5c18 	str.w	r5, [r4, #-24]
 801208a:	f85e 5c14 	ldr.w	r5, [lr, #-20]
 801208e:	45e6      	cmp	lr, ip
 8012090:	f844 5c14 	str.w	r5, [r4, #-20]
 8012094:	d1ea      	bne.n	801206c <memmove+0x64>
 8012096:	3301      	adds	r3, #1
 8012098:	f012 0f0c 	tst.w	r2, #12
 801209c:	f002 0c0f 	and.w	ip, r2, #15
 80120a0:	eb01 1103 	add.w	r1, r1, r3, lsl #4
 80120a4:	eb00 1303 	add.w	r3, r0, r3, lsl #4
 80120a8:	d028      	beq.n	80120fc <memmove+0xf4>
 80120aa:	f1ac 0c04 	sub.w	ip, ip, #4
 80120ae:	1f1c      	subs	r4, r3, #4
 80120b0:	468e      	mov	lr, r1
 80120b2:	f02c 0603 	bic.w	r6, ip, #3
 80120b6:	ea4f 0c9c 	mov.w	ip, ip, lsr #2
 80120ba:	441e      	add	r6, r3
 80120bc:	f85e 5b04 	ldr.w	r5, [lr], #4
 80120c0:	f844 5f04 	str.w	r5, [r4, #4]!
 80120c4:	42b4      	cmp	r4, r6
 80120c6:	d1f9      	bne.n	80120bc <memmove+0xb4>
 80120c8:	f10c 0c01 	add.w	ip, ip, #1
 80120cc:	f002 0203 	and.w	r2, r2, #3
 80120d0:	eb03 038c 	add.w	r3, r3, ip, lsl #2
 80120d4:	eb01 018c 	add.w	r1, r1, ip, lsl #2
 80120d8:	f102 3cff 	add.w	ip, r2, #4294967295	; 0xffffffff
 80120dc:	b14a      	cbz	r2, 80120f2 <memmove+0xea>
 80120de:	f10c 0c01 	add.w	ip, ip, #1
 80120e2:	3b01      	subs	r3, #1
 80120e4:	448c      	add	ip, r1
 80120e6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80120ea:	4561      	cmp	r1, ip
 80120ec:	f803 2f01 	strb.w	r2, [r3, #1]!
 80120f0:	d1f9      	bne.n	80120e6 <memmove+0xde>
 80120f2:	bd70      	pop	{r4, r5, r6, pc}
 80120f4:	f102 3cff 	add.w	ip, r2, #4294967295	; 0xffffffff
 80120f8:	4603      	mov	r3, r0
 80120fa:	e79b      	b.n	8012034 <memmove+0x2c>
 80120fc:	4662      	mov	r2, ip
 80120fe:	e7eb      	b.n	80120d8 <memmove+0xd0>

08012100 <memset>:
 8012100:	b570      	push	{r4, r5, r6, lr}
 8012102:	0786      	lsls	r6, r0, #30
 8012104:	d048      	beq.n	8012198 <memset+0x98>
 8012106:	1e54      	subs	r4, r2, #1
 8012108:	2a00      	cmp	r2, #0
 801210a:	d03f      	beq.n	801218c <memset+0x8c>
 801210c:	b2ca      	uxtb	r2, r1
 801210e:	4603      	mov	r3, r0
 8012110:	e001      	b.n	8012116 <memset+0x16>
 8012112:	3c01      	subs	r4, #1
 8012114:	d33a      	bcc.n	801218c <memset+0x8c>
 8012116:	f803 2b01 	strb.w	r2, [r3], #1
 801211a:	079d      	lsls	r5, r3, #30
 801211c:	d1f9      	bne.n	8012112 <memset+0x12>
 801211e:	2c03      	cmp	r4, #3
 8012120:	d92d      	bls.n	801217e <memset+0x7e>
 8012122:	b2cd      	uxtb	r5, r1
 8012124:	2c0f      	cmp	r4, #15
 8012126:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 801212a:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 801212e:	d936      	bls.n	801219e <memset+0x9e>
 8012130:	f1a4 0c10 	sub.w	ip, r4, #16
 8012134:	f103 0e20 	add.w	lr, r3, #32
 8012138:	f103 0210 	add.w	r2, r3, #16
 801213c:	f02c 060f 	bic.w	r6, ip, #15
 8012140:	ea4f 1c1c 	mov.w	ip, ip, lsr #4
 8012144:	44b6      	add	lr, r6
 8012146:	e942 5504 	strd	r5, r5, [r2, #-16]
 801214a:	e942 5502 	strd	r5, r5, [r2, #-8]
 801214e:	3210      	adds	r2, #16
 8012150:	4572      	cmp	r2, lr
 8012152:	d1f8      	bne.n	8012146 <memset+0x46>
 8012154:	f10c 0201 	add.w	r2, ip, #1
 8012158:	f014 0f0c 	tst.w	r4, #12
 801215c:	f004 0c0f 	and.w	ip, r4, #15
 8012160:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 8012164:	d013      	beq.n	801218e <memset+0x8e>
 8012166:	f1ac 0304 	sub.w	r3, ip, #4
 801216a:	f023 0303 	bic.w	r3, r3, #3
 801216e:	3304      	adds	r3, #4
 8012170:	4413      	add	r3, r2
 8012172:	f842 5b04 	str.w	r5, [r2], #4
 8012176:	4293      	cmp	r3, r2
 8012178:	d1fb      	bne.n	8012172 <memset+0x72>
 801217a:	f00c 0403 	and.w	r4, ip, #3
 801217e:	b12c      	cbz	r4, 801218c <memset+0x8c>
 8012180:	b2ca      	uxtb	r2, r1
 8012182:	441c      	add	r4, r3
 8012184:	f803 2b01 	strb.w	r2, [r3], #1
 8012188:	429c      	cmp	r4, r3
 801218a:	d1fb      	bne.n	8012184 <memset+0x84>
 801218c:	bd70      	pop	{r4, r5, r6, pc}
 801218e:	4664      	mov	r4, ip
 8012190:	4613      	mov	r3, r2
 8012192:	2c00      	cmp	r4, #0
 8012194:	d1f4      	bne.n	8012180 <memset+0x80>
 8012196:	e7f9      	b.n	801218c <memset+0x8c>
 8012198:	4603      	mov	r3, r0
 801219a:	4614      	mov	r4, r2
 801219c:	e7bf      	b.n	801211e <memset+0x1e>
 801219e:	461a      	mov	r2, r3
 80121a0:	46a4      	mov	ip, r4
 80121a2:	e7e0      	b.n	8012166 <memset+0x66>

080121a4 <__malloc_lock>:
 80121a4:	4801      	ldr	r0, [pc, #4]	; (80121ac <__malloc_lock+0x8>)
 80121a6:	f004 bd13 	b.w	8016bd0 <__retarget_lock_acquire_recursive>
 80121aa:	bf00      	nop
 80121ac:	2000b448 	.word	0x2000b448

080121b0 <__malloc_unlock>:
 80121b0:	4801      	ldr	r0, [pc, #4]	; (80121b8 <__malloc_unlock+0x8>)
 80121b2:	f004 bd0f 	b.w	8016bd4 <__retarget_lock_release_recursive>
 80121b6:	bf00      	nop
 80121b8:	2000b448 	.word	0x2000b448

080121bc <_sbrk_r>:
 80121bc:	b538      	push	{r3, r4, r5, lr}
 80121be:	2200      	movs	r2, #0
 80121c0:	4d06      	ldr	r5, [pc, #24]	; (80121dc <_sbrk_r+0x20>)
 80121c2:	4604      	mov	r4, r0
 80121c4:	4608      	mov	r0, r1
 80121c6:	602a      	str	r2, [r5, #0]
 80121c8:	f005 ff10 	bl	8017fec <_sbrk>
 80121cc:	1c43      	adds	r3, r0, #1
 80121ce:	d000      	beq.n	80121d2 <_sbrk_r+0x16>
 80121d0:	bd38      	pop	{r3, r4, r5, pc}
 80121d2:	682b      	ldr	r3, [r5, #0]
 80121d4:	2b00      	cmp	r3, #0
 80121d6:	d0fb      	beq.n	80121d0 <_sbrk_r+0x14>
 80121d8:	6023      	str	r3, [r4, #0]
 80121da:	bd38      	pop	{r3, r4, r5, pc}
 80121dc:	200056c8 	.word	0x200056c8

080121e0 <sprintf>:
 80121e0:	b40e      	push	{r1, r2, r3}
 80121e2:	b530      	push	{r4, r5, lr}
 80121e4:	b09c      	sub	sp, #112	; 0x70
 80121e6:	4601      	mov	r1, r0
 80121e8:	4d0c      	ldr	r5, [pc, #48]	; (801221c <sprintf+0x3c>)
 80121ea:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
 80121ee:	ab1f      	add	r3, sp, #124	; 0x7c
 80121f0:	9102      	str	r1, [sp, #8]
 80121f2:	9106      	str	r1, [sp, #24]
 80121f4:	490a      	ldr	r1, [pc, #40]	; (8012220 <sprintf+0x40>)
 80121f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80121fa:	9105      	str	r1, [sp, #20]
 80121fc:	a902      	add	r1, sp, #8
 80121fe:	6828      	ldr	r0, [r5, #0]
 8012200:	9301      	str	r3, [sp, #4]
 8012202:	9407      	str	r4, [sp, #28]
 8012204:	9404      	str	r4, [sp, #16]
 8012206:	f000 fa8b 	bl	8012720 <_svfprintf_r>
 801220a:	9b02      	ldr	r3, [sp, #8]
 801220c:	2200      	movs	r2, #0
 801220e:	701a      	strb	r2, [r3, #0]
 8012210:	b01c      	add	sp, #112	; 0x70
 8012212:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8012216:	b003      	add	sp, #12
 8012218:	4770      	bx	lr
 801221a:	bf00      	nop
 801221c:	20000260 	.word	0x20000260
 8012220:	ffff0208 	.word	0xffff0208

08012224 <strcpy>:
 8012224:	ea80 0201 	eor.w	r2, r0, r1
 8012228:	4684      	mov	ip, r0
 801222a:	f012 0f03 	tst.w	r2, #3
 801222e:	d14f      	bne.n	80122d0 <strcpy+0xac>
 8012230:	f011 0f03 	tst.w	r1, #3
 8012234:	d132      	bne.n	801229c <strcpy+0x78>
 8012236:	f84d 4d04 	str.w	r4, [sp, #-4]!
 801223a:	f011 0f04 	tst.w	r1, #4
 801223e:	f851 3b04 	ldr.w	r3, [r1], #4
 8012242:	d00b      	beq.n	801225c <strcpy+0x38>
 8012244:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 8012248:	439a      	bics	r2, r3
 801224a:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 801224e:	bf04      	itt	eq
 8012250:	f84c 3b04 	streq.w	r3, [ip], #4
 8012254:	f851 3b04 	ldreq.w	r3, [r1], #4
 8012258:	d116      	bne.n	8012288 <strcpy+0x64>
 801225a:	bf00      	nop
 801225c:	f851 4b04 	ldr.w	r4, [r1], #4
 8012260:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 8012264:	439a      	bics	r2, r3
 8012266:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 801226a:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
 801226e:	d10b      	bne.n	8012288 <strcpy+0x64>
 8012270:	f84c 3b04 	str.w	r3, [ip], #4
 8012274:	43a2      	bics	r2, r4
 8012276:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 801227a:	bf04      	itt	eq
 801227c:	f851 3b04 	ldreq.w	r3, [r1], #4
 8012280:	f84c 4b04 	streq.w	r4, [ip], #4
 8012284:	d0ea      	beq.n	801225c <strcpy+0x38>
 8012286:	4623      	mov	r3, r4
 8012288:	f80c 3b01 	strb.w	r3, [ip], #1
 801228c:	f013 0fff 	tst.w	r3, #255	; 0xff
 8012290:	ea4f 2333 	mov.w	r3, r3, ror #8
 8012294:	d1f8      	bne.n	8012288 <strcpy+0x64>
 8012296:	f85d 4b04 	ldr.w	r4, [sp], #4
 801229a:	4770      	bx	lr
 801229c:	f011 0f01 	tst.w	r1, #1
 80122a0:	d006      	beq.n	80122b0 <strcpy+0x8c>
 80122a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80122a6:	f80c 2b01 	strb.w	r2, [ip], #1
 80122aa:	2a00      	cmp	r2, #0
 80122ac:	bf08      	it	eq
 80122ae:	4770      	bxeq	lr
 80122b0:	f011 0f02 	tst.w	r1, #2
 80122b4:	d0bf      	beq.n	8012236 <strcpy+0x12>
 80122b6:	f831 2b02 	ldrh.w	r2, [r1], #2
 80122ba:	f012 0fff 	tst.w	r2, #255	; 0xff
 80122be:	bf16      	itet	ne
 80122c0:	f82c 2b02 	strhne.w	r2, [ip], #2
 80122c4:	f88c 2000 	strbeq.w	r2, [ip]
 80122c8:	f412 4f7f 	tstne.w	r2, #65280	; 0xff00
 80122cc:	d1b3      	bne.n	8012236 <strcpy+0x12>
 80122ce:	4770      	bx	lr
 80122d0:	f811 2b01 	ldrb.w	r2, [r1], #1
 80122d4:	f80c 2b01 	strb.w	r2, [ip], #1
 80122d8:	2a00      	cmp	r2, #0
 80122da:	d1f9      	bne.n	80122d0 <strcpy+0xac>
 80122dc:	4770      	bx	lr
 80122de:	bf00      	nop

080122e0 <_strerror_r>:
 80122e0:	468c      	mov	ip, r1
 80122e2:	4611      	mov	r1, r2
 80122e4:	f1bc 0f8e 	cmp.w	ip, #142	; 0x8e
 80122e8:	f200 8091 	bhi.w	801240e <_strerror_r+0x12e>
 80122ec:	e8df f01c 	tbh	[pc, ip, lsl #1]
 80122f0:	013a0138 	.word	0x013a0138
 80122f4:	01340136 	.word	0x01340136
 80122f8:	01300132 	.word	0x01300132
 80122fc:	012c012e 	.word	0x012c012e
 8012300:	0128012a 	.word	0x0128012a
 8012304:	01240126 	.word	0x01240126
 8012308:	01200122 	.word	0x01200122
 801230c:	008f011e 	.word	0x008f011e
 8012310:	011a011c 	.word	0x011a011c
 8012314:	01160118 	.word	0x01160118
 8012318:	01120114 	.word	0x01120114
 801231c:	010e0110 	.word	0x010e0110
 8012320:	010a010c 	.word	0x010a010c
 8012324:	01060108 	.word	0x01060108
 8012328:	01020104 	.word	0x01020104
 801232c:	00fe0100 	.word	0x00fe0100
 8012330:	00fa00fc 	.word	0x00fa00fc
 8012334:	00f600f8 	.word	0x00f600f8
 8012338:	008f00f4 	.word	0x008f00f4
 801233c:	008f008f 	.word	0x008f008f
 8012340:	008f008f 	.word	0x008f008f
 8012344:	008f008f 	.word	0x008f008f
 8012348:	00f2008f 	.word	0x00f2008f
 801234c:	008f00f0 	.word	0x008f00f0
 8012350:	008f008f 	.word	0x008f008f
 8012354:	008f008f 	.word	0x008f008f
 8012358:	008f008f 	.word	0x008f008f
 801235c:	008f008f 	.word	0x008f008f
 8012360:	008f008f 	.word	0x008f008f
 8012364:	008f008f 	.word	0x008f008f
 8012368:	00ec00ee 	.word	0x00ec00ee
 801236c:	00e800ea 	.word	0x00e800ea
 8012370:	008f008f 	.word	0x008f008f
 8012374:	00e6008f 	.word	0x00e6008f
 8012378:	008f008f 	.word	0x008f008f
 801237c:	00e4008f 	.word	0x00e4008f
 8012380:	008f008f 	.word	0x008f008f
 8012384:	008f00e2 	.word	0x008f00e2
 8012388:	00e0008f 	.word	0x00e0008f
 801238c:	008f008f 	.word	0x008f008f
 8012390:	008f008f 	.word	0x008f008f
 8012394:	008f008f 	.word	0x008f008f
 8012398:	008f008f 	.word	0x008f008f
 801239c:	008f008f 	.word	0x008f008f
 80123a0:	008f00de 	.word	0x008f00de
 80123a4:	00da00dc 	.word	0x00da00dc
 80123a8:	008f00d8 	.word	0x008f00d8
 80123ac:	00d6008f 	.word	0x00d6008f
 80123b0:	008f008f 	.word	0x008f008f
 80123b4:	008f008f 	.word	0x008f008f
 80123b8:	008f008f 	.word	0x008f008f
 80123bc:	008f008f 	.word	0x008f008f
 80123c0:	00d200d4 	.word	0x00d200d4
 80123c4:	00ce00d0 	.word	0x00ce00d0
 80123c8:	00ca00cc 	.word	0x00ca00cc
 80123cc:	00c8008f 	.word	0x00c8008f
 80123d0:	00c400c6 	.word	0x00c400c6
 80123d4:	00c000c2 	.word	0x00c000c2
 80123d8:	00bc00be 	.word	0x00bc00be
 80123dc:	00b800ba 	.word	0x00b800ba
 80123e0:	00b400b6 	.word	0x00b400b6
 80123e4:	00b000b2 	.word	0x00b000b2
 80123e8:	00ae008f 	.word	0x00ae008f
 80123ec:	00aa00ac 	.word	0x00aa00ac
 80123f0:	008f00a8 	.word	0x008f00a8
 80123f4:	008f008f 	.word	0x008f008f
 80123f8:	008f008f 	.word	0x008f008f
 80123fc:	008f00a6 	.word	0x008f00a6
 8012400:	008f008f 	.word	0x008f008f
 8012404:	00a200a4 	.word	0x00a200a4
 8012408:	009e00a0 	.word	0x009e00a0
 801240c:	009c      	.short	0x009c
 801240e:	2b00      	cmp	r3, #0
 8012410:	bf14      	ite	ne
 8012412:	461a      	movne	r2, r3
 8012414:	4602      	moveq	r2, r0
 8012416:	4660      	mov	r0, ip
 8012418:	b508      	push	{r3, lr}
 801241a:	f001 fec3 	bl	80141a4 <_user_strerror>
 801241e:	4b52      	ldr	r3, [pc, #328]	; (8012568 <_strerror_r+0x288>)
 8012420:	2800      	cmp	r0, #0
 8012422:	bf08      	it	eq
 8012424:	4618      	moveq	r0, r3
 8012426:	bd08      	pop	{r3, pc}
 8012428:	4850      	ldr	r0, [pc, #320]	; (801256c <_strerror_r+0x28c>)
 801242a:	4770      	bx	lr
 801242c:	4850      	ldr	r0, [pc, #320]	; (8012570 <_strerror_r+0x290>)
 801242e:	4770      	bx	lr
 8012430:	4850      	ldr	r0, [pc, #320]	; (8012574 <_strerror_r+0x294>)
 8012432:	4770      	bx	lr
 8012434:	4850      	ldr	r0, [pc, #320]	; (8012578 <_strerror_r+0x298>)
 8012436:	4770      	bx	lr
 8012438:	4850      	ldr	r0, [pc, #320]	; (801257c <_strerror_r+0x29c>)
 801243a:	4770      	bx	lr
 801243c:	4850      	ldr	r0, [pc, #320]	; (8012580 <_strerror_r+0x2a0>)
 801243e:	4770      	bx	lr
 8012440:	4850      	ldr	r0, [pc, #320]	; (8012584 <_strerror_r+0x2a4>)
 8012442:	4770      	bx	lr
 8012444:	4850      	ldr	r0, [pc, #320]	; (8012588 <_strerror_r+0x2a8>)
 8012446:	4770      	bx	lr
 8012448:	4850      	ldr	r0, [pc, #320]	; (801258c <_strerror_r+0x2ac>)
 801244a:	4770      	bx	lr
 801244c:	4850      	ldr	r0, [pc, #320]	; (8012590 <_strerror_r+0x2b0>)
 801244e:	4770      	bx	lr
 8012450:	4850      	ldr	r0, [pc, #320]	; (8012594 <_strerror_r+0x2b4>)
 8012452:	4770      	bx	lr
 8012454:	4850      	ldr	r0, [pc, #320]	; (8012598 <_strerror_r+0x2b8>)
 8012456:	4770      	bx	lr
 8012458:	4850      	ldr	r0, [pc, #320]	; (801259c <_strerror_r+0x2bc>)
 801245a:	4770      	bx	lr
 801245c:	4850      	ldr	r0, [pc, #320]	; (80125a0 <_strerror_r+0x2c0>)
 801245e:	4770      	bx	lr
 8012460:	4850      	ldr	r0, [pc, #320]	; (80125a4 <_strerror_r+0x2c4>)
 8012462:	4770      	bx	lr
 8012464:	4850      	ldr	r0, [pc, #320]	; (80125a8 <_strerror_r+0x2c8>)
 8012466:	4770      	bx	lr
 8012468:	4850      	ldr	r0, [pc, #320]	; (80125ac <_strerror_r+0x2cc>)
 801246a:	4770      	bx	lr
 801246c:	4850      	ldr	r0, [pc, #320]	; (80125b0 <_strerror_r+0x2d0>)
 801246e:	4770      	bx	lr
 8012470:	4850      	ldr	r0, [pc, #320]	; (80125b4 <_strerror_r+0x2d4>)
 8012472:	4770      	bx	lr
 8012474:	4850      	ldr	r0, [pc, #320]	; (80125b8 <_strerror_r+0x2d8>)
 8012476:	4770      	bx	lr
 8012478:	4850      	ldr	r0, [pc, #320]	; (80125bc <_strerror_r+0x2dc>)
 801247a:	4770      	bx	lr
 801247c:	4850      	ldr	r0, [pc, #320]	; (80125c0 <_strerror_r+0x2e0>)
 801247e:	4770      	bx	lr
 8012480:	4850      	ldr	r0, [pc, #320]	; (80125c4 <_strerror_r+0x2e4>)
 8012482:	4770      	bx	lr
 8012484:	4850      	ldr	r0, [pc, #320]	; (80125c8 <_strerror_r+0x2e8>)
 8012486:	4770      	bx	lr
 8012488:	4850      	ldr	r0, [pc, #320]	; (80125cc <_strerror_r+0x2ec>)
 801248a:	4770      	bx	lr
 801248c:	4850      	ldr	r0, [pc, #320]	; (80125d0 <_strerror_r+0x2f0>)
 801248e:	4770      	bx	lr
 8012490:	4850      	ldr	r0, [pc, #320]	; (80125d4 <_strerror_r+0x2f4>)
 8012492:	4770      	bx	lr
 8012494:	4850      	ldr	r0, [pc, #320]	; (80125d8 <_strerror_r+0x2f8>)
 8012496:	4770      	bx	lr
 8012498:	4850      	ldr	r0, [pc, #320]	; (80125dc <_strerror_r+0x2fc>)
 801249a:	4770      	bx	lr
 801249c:	4850      	ldr	r0, [pc, #320]	; (80125e0 <_strerror_r+0x300>)
 801249e:	4770      	bx	lr
 80124a0:	4850      	ldr	r0, [pc, #320]	; (80125e4 <_strerror_r+0x304>)
 80124a2:	4770      	bx	lr
 80124a4:	4850      	ldr	r0, [pc, #320]	; (80125e8 <_strerror_r+0x308>)
 80124a6:	4770      	bx	lr
 80124a8:	4850      	ldr	r0, [pc, #320]	; (80125ec <_strerror_r+0x30c>)
 80124aa:	4770      	bx	lr
 80124ac:	4850      	ldr	r0, [pc, #320]	; (80125f0 <_strerror_r+0x310>)
 80124ae:	4770      	bx	lr
 80124b0:	4850      	ldr	r0, [pc, #320]	; (80125f4 <_strerror_r+0x314>)
 80124b2:	4770      	bx	lr
 80124b4:	4850      	ldr	r0, [pc, #320]	; (80125f8 <_strerror_r+0x318>)
 80124b6:	4770      	bx	lr
 80124b8:	4850      	ldr	r0, [pc, #320]	; (80125fc <_strerror_r+0x31c>)
 80124ba:	4770      	bx	lr
 80124bc:	4850      	ldr	r0, [pc, #320]	; (8012600 <_strerror_r+0x320>)
 80124be:	4770      	bx	lr
 80124c0:	4850      	ldr	r0, [pc, #320]	; (8012604 <_strerror_r+0x324>)
 80124c2:	4770      	bx	lr
 80124c4:	4850      	ldr	r0, [pc, #320]	; (8012608 <_strerror_r+0x328>)
 80124c6:	4770      	bx	lr
 80124c8:	4850      	ldr	r0, [pc, #320]	; (801260c <_strerror_r+0x32c>)
 80124ca:	4770      	bx	lr
 80124cc:	4850      	ldr	r0, [pc, #320]	; (8012610 <_strerror_r+0x330>)
 80124ce:	4770      	bx	lr
 80124d0:	4850      	ldr	r0, [pc, #320]	; (8012614 <_strerror_r+0x334>)
 80124d2:	4770      	bx	lr
 80124d4:	4850      	ldr	r0, [pc, #320]	; (8012618 <_strerror_r+0x338>)
 80124d6:	4770      	bx	lr
 80124d8:	4850      	ldr	r0, [pc, #320]	; (801261c <_strerror_r+0x33c>)
 80124da:	4770      	bx	lr
 80124dc:	4850      	ldr	r0, [pc, #320]	; (8012620 <_strerror_r+0x340>)
 80124de:	4770      	bx	lr
 80124e0:	4850      	ldr	r0, [pc, #320]	; (8012624 <_strerror_r+0x344>)
 80124e2:	4770      	bx	lr
 80124e4:	4850      	ldr	r0, [pc, #320]	; (8012628 <_strerror_r+0x348>)
 80124e6:	4770      	bx	lr
 80124e8:	4850      	ldr	r0, [pc, #320]	; (801262c <_strerror_r+0x34c>)
 80124ea:	4770      	bx	lr
 80124ec:	4850      	ldr	r0, [pc, #320]	; (8012630 <_strerror_r+0x350>)
 80124ee:	4770      	bx	lr
 80124f0:	4850      	ldr	r0, [pc, #320]	; (8012634 <_strerror_r+0x354>)
 80124f2:	4770      	bx	lr
 80124f4:	4850      	ldr	r0, [pc, #320]	; (8012638 <_strerror_r+0x358>)
 80124f6:	4770      	bx	lr
 80124f8:	4850      	ldr	r0, [pc, #320]	; (801263c <_strerror_r+0x35c>)
 80124fa:	4770      	bx	lr
 80124fc:	4850      	ldr	r0, [pc, #320]	; (8012640 <_strerror_r+0x360>)
 80124fe:	4770      	bx	lr
 8012500:	4850      	ldr	r0, [pc, #320]	; (8012644 <_strerror_r+0x364>)
 8012502:	4770      	bx	lr
 8012504:	4850      	ldr	r0, [pc, #320]	; (8012648 <_strerror_r+0x368>)
 8012506:	4770      	bx	lr
 8012508:	4850      	ldr	r0, [pc, #320]	; (801264c <_strerror_r+0x36c>)
 801250a:	4770      	bx	lr
 801250c:	4850      	ldr	r0, [pc, #320]	; (8012650 <_strerror_r+0x370>)
 801250e:	4770      	bx	lr
 8012510:	4850      	ldr	r0, [pc, #320]	; (8012654 <_strerror_r+0x374>)
 8012512:	4770      	bx	lr
 8012514:	4850      	ldr	r0, [pc, #320]	; (8012658 <_strerror_r+0x378>)
 8012516:	4770      	bx	lr
 8012518:	4850      	ldr	r0, [pc, #320]	; (801265c <_strerror_r+0x37c>)
 801251a:	4770      	bx	lr
 801251c:	4850      	ldr	r0, [pc, #320]	; (8012660 <_strerror_r+0x380>)
 801251e:	4770      	bx	lr
 8012520:	4850      	ldr	r0, [pc, #320]	; (8012664 <_strerror_r+0x384>)
 8012522:	4770      	bx	lr
 8012524:	4850      	ldr	r0, [pc, #320]	; (8012668 <_strerror_r+0x388>)
 8012526:	4770      	bx	lr
 8012528:	4850      	ldr	r0, [pc, #320]	; (801266c <_strerror_r+0x38c>)
 801252a:	4770      	bx	lr
 801252c:	4850      	ldr	r0, [pc, #320]	; (8012670 <_strerror_r+0x390>)
 801252e:	4770      	bx	lr
 8012530:	4850      	ldr	r0, [pc, #320]	; (8012674 <_strerror_r+0x394>)
 8012532:	4770      	bx	lr
 8012534:	4850      	ldr	r0, [pc, #320]	; (8012678 <_strerror_r+0x398>)
 8012536:	4770      	bx	lr
 8012538:	4850      	ldr	r0, [pc, #320]	; (801267c <_strerror_r+0x39c>)
 801253a:	4770      	bx	lr
 801253c:	4850      	ldr	r0, [pc, #320]	; (8012680 <_strerror_r+0x3a0>)
 801253e:	4770      	bx	lr
 8012540:	4850      	ldr	r0, [pc, #320]	; (8012684 <_strerror_r+0x3a4>)
 8012542:	4770      	bx	lr
 8012544:	4850      	ldr	r0, [pc, #320]	; (8012688 <_strerror_r+0x3a8>)
 8012546:	4770      	bx	lr
 8012548:	4850      	ldr	r0, [pc, #320]	; (801268c <_strerror_r+0x3ac>)
 801254a:	4770      	bx	lr
 801254c:	4850      	ldr	r0, [pc, #320]	; (8012690 <_strerror_r+0x3b0>)
 801254e:	4770      	bx	lr
 8012550:	4850      	ldr	r0, [pc, #320]	; (8012694 <_strerror_r+0x3b4>)
 8012552:	4770      	bx	lr
 8012554:	4850      	ldr	r0, [pc, #320]	; (8012698 <_strerror_r+0x3b8>)
 8012556:	4770      	bx	lr
 8012558:	4850      	ldr	r0, [pc, #320]	; (801269c <_strerror_r+0x3bc>)
 801255a:	4770      	bx	lr
 801255c:	4850      	ldr	r0, [pc, #320]	; (80126a0 <_strerror_r+0x3c0>)
 801255e:	4770      	bx	lr
 8012560:	4850      	ldr	r0, [pc, #320]	; (80126a4 <_strerror_r+0x3c4>)
 8012562:	4770      	bx	lr
 8012564:	4850      	ldr	r0, [pc, #320]	; (80126a8 <_strerror_r+0x3c8>)
 8012566:	4770      	bx	lr
 8012568:	08018064 	.word	0x08018064
 801256c:	08019f54 	.word	0x08019f54
 8012570:	08019f3c 	.word	0x08019f3c
 8012574:	08019f28 	.word	0x08019f28
 8012578:	08019f8c 	.word	0x08019f8c
 801257c:	08019c84 	.word	0x08019c84
 8012580:	08019bbc 	.word	0x08019bbc
 8012584:	08019ef4 	.word	0x08019ef4
 8012588:	08019f0c 	.word	0x08019f0c
 801258c:	08019af8 	.word	0x08019af8
 8012590:	08019eb8 	.word	0x08019eb8
 8012594:	08019d2c 	.word	0x08019d2c
 8012598:	08019fb4 	.word	0x08019fb4
 801259c:	080199c0 	.word	0x080199c0
 80125a0:	08019988 	.word	0x08019988
 80125a4:	08019a90 	.word	0x08019a90
 80125a8:	08019b90 	.word	0x08019b90
 80125ac:	08019a80 	.word	0x08019a80
 80125b0:	08019fc8 	.word	0x08019fc8
 80125b4:	08019ad4 	.word	0x08019ad4
 80125b8:	08019ca8 	.word	0x08019ca8
 80125bc:	08019ed0 	.word	0x08019ed0
 80125c0:	08019ea0 	.word	0x08019ea0
 80125c4:	08019e70 	.word	0x08019e70
 80125c8:	08019e58 	.word	0x08019e58
 80125cc:	08019e38 	.word	0x08019e38
 80125d0:	08019e18 	.word	0x08019e18
 80125d4:	08019de8 	.word	0x08019de8
 80125d8:	08019dc4 	.word	0x08019dc4
 80125dc:	08019e84 	.word	0x08019e84
 80125e0:	08019f68 	.word	0x08019f68
 80125e4:	08019dac 	.word	0x08019dac
 80125e8:	08019d90 	.word	0x08019d90
 80125ec:	08019d7c 	.word	0x08019d7c
 80125f0:	08019d60 	.word	0x08019d60
 80125f4:	08019d54 	.word	0x08019d54
 80125f8:	08019d40 	.word	0x08019d40
 80125fc:	08019d1c 	.word	0x08019d1c
 8012600:	08019d04 	.word	0x08019d04
 8012604:	08019cf0 	.word	0x08019cf0
 8012608:	08019cd8 	.word	0x08019cd8
 801260c:	08019de0 	.word	0x08019de0
 8012610:	08019cc8 	.word	0x08019cc8
 8012614:	08019cc0 	.word	0x08019cc0
 8012618:	08019c9c 	.word	0x08019c9c
 801261c:	08019c70 	.word	0x08019c70
 8012620:	08019c54 	.word	0x08019c54
 8012624:	08019c40 	.word	0x08019c40
 8012628:	08019c10 	.word	0x08019c10
 801262c:	08019c04 	.word	0x08019c04
 8012630:	08019bf4 	.word	0x08019bf4
 8012634:	08019bdc 	.word	0x08019bdc
 8012638:	08019bcc 	.word	0x08019bcc
 801263c:	08019ba4 	.word	0x08019ba4
 8012640:	08019b80 	.word	0x08019b80
 8012644:	08019b70 	.word	0x08019b70
 8012648:	08019b58 	.word	0x08019b58
 801264c:	08019b38 	.word	0x08019b38
 8012650:	08019b18 	.word	0x08019b18
 8012654:	08019ac0 	.word	0x08019ac0
 8012658:	08019ab0 	.word	0x08019ab0
 801265c:	08019a70 	.word	0x08019a70
 8012660:	08019a60 	.word	0x08019a60
 8012664:	08019a4c 	.word	0x08019a4c
 8012668:	08019a40 	.word	0x08019a40
 801266c:	08019a28 	.word	0x08019a28
 8012670:	08019a1c 	.word	0x08019a1c
 8012674:	08019a08 	.word	0x08019a08
 8012678:	080199f4 	.word	0x080199f4
 801267c:	080199e0 	.word	0x080199e0
 8012680:	080199b4 	.word	0x080199b4
 8012684:	080199a4 	.word	0x080199a4
 8012688:	08019974 	.word	0x08019974
 801268c:	08019960 	.word	0x08019960
 8012690:	08019944 	.word	0x08019944
 8012694:	08019938 	.word	0x08019938
 8012698:	08019920 	.word	0x08019920
 801269c:	08019910 	.word	0x08019910
 80126a0:	080198f4 	.word	0x080198f4
 80126a4:	08019fe0 	.word	0x08019fe0
 80126a8:	080198e8 	.word	0x080198e8

080126ac <strerror>:
 80126ac:	4a03      	ldr	r2, [pc, #12]	; (80126bc <strerror+0x10>)
 80126ae:	2300      	movs	r3, #0
 80126b0:	4601      	mov	r1, r0
 80126b2:	6810      	ldr	r0, [r2, #0]
 80126b4:	461a      	mov	r2, r3
 80126b6:	f7ff be13 	b.w	80122e0 <_strerror_r>
 80126ba:	bf00      	nop
 80126bc:	20000260 	.word	0x20000260

080126c0 <strlen>:
 80126c0:	f020 0103 	bic.w	r1, r0, #3
 80126c4:	f010 0003 	ands.w	r0, r0, #3
 80126c8:	f1c0 0000 	rsb	r0, r0, #0
 80126cc:	f851 3b04 	ldr.w	r3, [r1], #4
 80126d0:	f100 0c04 	add.w	ip, r0, #4
 80126d4:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 80126d8:	f06f 0200 	mvn.w	r2, #0
 80126dc:	bf1c      	itt	ne
 80126de:	fa22 f20c 	lsrne.w	r2, r2, ip
 80126e2:	4313      	orrne	r3, r2
 80126e4:	f04f 0c01 	mov.w	ip, #1
 80126e8:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
 80126ec:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
 80126f0:	eba3 020c 	sub.w	r2, r3, ip
 80126f4:	ea22 0203 	bic.w	r2, r2, r3
 80126f8:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
 80126fc:	bf04      	itt	eq
 80126fe:	f851 3b04 	ldreq.w	r3, [r1], #4
 8012702:	3004      	addeq	r0, #4
 8012704:	d0f4      	beq.n	80126f0 <strlen+0x30>
 8012706:	f1c2 0100 	rsb	r1, r2, #0
 801270a:	ea02 0201 	and.w	r2, r2, r1
 801270e:	fab2 f282 	clz	r2, r2
 8012712:	f1c2 021f 	rsb	r2, r2, #31
 8012716:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
 801271a:	4770      	bx	lr
 801271c:	0000      	movs	r0, r0
	...

08012720 <_svfprintf_r>:
 8012720:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012724:	ed2d 8b08 	vpush	{d8-d11}
 8012728:	b0d1      	sub	sp, #324	; 0x144
 801272a:	460c      	mov	r4, r1
 801272c:	ee09 1a10 	vmov	s18, r1
 8012730:	4690      	mov	r8, r2
 8012732:	930a      	str	r3, [sp, #40]	; 0x28
 8012734:	4607      	mov	r7, r0
 8012736:	f004 fa43 	bl	8016bc0 <_localeconv_r>
 801273a:	6803      	ldr	r3, [r0, #0]
 801273c:	4618      	mov	r0, r3
 801273e:	9312      	str	r3, [sp, #72]	; 0x48
 8012740:	f7ff ffbe 	bl	80126c0 <strlen>
 8012744:	89a3      	ldrh	r3, [r4, #12]
 8012746:	9011      	str	r0, [sp, #68]	; 0x44
 8012748:	061d      	lsls	r5, r3, #24
 801274a:	d503      	bpl.n	8012754 <_svfprintf_r+0x34>
 801274c:	6923      	ldr	r3, [r4, #16]
 801274e:	2b00      	cmp	r3, #0
 8012750:	f000 87ab 	beq.w	80136aa <_svfprintf_r+0xf8a>
 8012754:	aa27      	add	r2, sp, #156	; 0x9c
 8012756:	2300      	movs	r3, #0
 8012758:	46ba      	mov	sl, r7
 801275a:	4691      	mov	r9, r2
 801275c:	930d      	str	r3, [sp, #52]	; 0x34
 801275e:	9224      	str	r2, [sp, #144]	; 0x90
 8012760:	9317      	str	r3, [sp, #92]	; 0x5c
 8012762:	9305      	str	r3, [sp, #20]
 8012764:	ed9f 7b9c 	vldr	d7, [pc, #624]	; 80129d8 <_svfprintf_r+0x2b8>
 8012768:	e9cd 3325 	strd	r3, r3, [sp, #148]	; 0x94
 801276c:	e9cd 3313 	strd	r3, r3, [sp, #76]	; 0x4c
 8012770:	e9cd 3315 	strd	r3, r3, [sp, #84]	; 0x54
 8012774:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8012778:	f898 3000 	ldrb.w	r3, [r8]
 801277c:	4644      	mov	r4, r8
 801277e:	2b25      	cmp	r3, #37	; 0x25
 8012780:	d01a      	beq.n	80127b8 <_svfprintf_r+0x98>
 8012782:	b1cb      	cbz	r3, 80127b8 <_svfprintf_r+0x98>
 8012784:	4625      	mov	r5, r4
 8012786:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 801278a:	b10b      	cbz	r3, 8012790 <_svfprintf_r+0x70>
 801278c:	2b25      	cmp	r3, #37	; 0x25
 801278e:	d1f9      	bne.n	8012784 <_svfprintf_r+0x64>
 8012790:	ebb4 0608 	subs.w	r6, r4, r8
 8012794:	d010      	beq.n	80127b8 <_svfprintf_r+0x98>
 8012796:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8012798:	4433      	add	r3, r6
 801279a:	9326      	str	r3, [sp, #152]	; 0x98
 801279c:	9b25      	ldr	r3, [sp, #148]	; 0x94
 801279e:	3301      	adds	r3, #1
 80127a0:	2b07      	cmp	r3, #7
 80127a2:	9325      	str	r3, [sp, #148]	; 0x94
 80127a4:	e9c9 8600 	strd	r8, r6, [r9]
 80127a8:	f300 8109 	bgt.w	80129be <_svfprintf_r+0x29e>
 80127ac:	f109 0908 	add.w	r9, r9, #8
 80127b0:	9b05      	ldr	r3, [sp, #20]
 80127b2:	4433      	add	r3, r6
 80127b4:	9305      	str	r3, [sp, #20]
 80127b6:	786b      	ldrb	r3, [r5, #1]
 80127b8:	2b00      	cmp	r3, #0
 80127ba:	f001 8140 	beq.w	8013a3e <_svfprintf_r+0x131e>
 80127be:	2300      	movs	r3, #0
 80127c0:	f104 0801 	add.w	r8, r4, #1
 80127c4:	7865      	ldrb	r5, [r4, #1]
 80127c6:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80127ca:	242b      	movs	r4, #43	; 0x2b
 80127cc:	f88d 3073 	strb.w	r3, [sp, #115]	; 0x73
 80127d0:	9306      	str	r3, [sp, #24]
 80127d2:	9303      	str	r3, [sp, #12]
 80127d4:	f108 0801 	add.w	r8, r8, #1
 80127d8:	f1a5 0320 	sub.w	r3, r5, #32
 80127dc:	2b5a      	cmp	r3, #90	; 0x5a
 80127de:	f200 811e 	bhi.w	8012a1e <_svfprintf_r+0x2fe>
 80127e2:	e8df f013 	tbh	[pc, r3, lsl #1]
 80127e6:	006a      	.short	0x006a
 80127e8:	011c011c 	.word	0x011c011c
 80127ec:	011c02cb 	.word	0x011c02cb
 80127f0:	011c011c 	.word	0x011c011c
 80127f4:	011c02aa 	.word	0x011c02aa
 80127f8:	0243011c 	.word	0x0243011c
 80127fc:	011c02f1 	.word	0x011c02f1
 8012800:	02d9024e 	.word	0x02d9024e
 8012804:	02d2011c 	.word	0x02d2011c
 8012808:	005b005b 	.word	0x005b005b
 801280c:	005b005b 	.word	0x005b005b
 8012810:	005b005b 	.word	0x005b005b
 8012814:	005b005b 	.word	0x005b005b
 8012818:	011c005b 	.word	0x011c005b
 801281c:	011c011c 	.word	0x011c011c
 8012820:	011c011c 	.word	0x011c011c
 8012824:	011c011c 	.word	0x011c011c
 8012828:	011c019f 	.word	0x011c019f
 801282c:	00790209 	.word	0x00790209
 8012830:	019f019f 	.word	0x019f019f
 8012834:	011c019f 	.word	0x011c019f
 8012838:	011c011c 	.word	0x011c011c
 801283c:	02a3011c 	.word	0x02a3011c
 8012840:	011c011c 	.word	0x011c011c
 8012844:	011c00a4 	.word	0x011c00a4
 8012848:	011c011c 	.word	0x011c011c
 801284c:	011c021d 	.word	0x011c021d
 8012850:	011c0255 	.word	0x011c0255
 8012854:	073f011c 	.word	0x073f011c
 8012858:	011c011c 	.word	0x011c011c
 801285c:	011c011c 	.word	0x011c011c
 8012860:	011c011c 	.word	0x011c011c
 8012864:	011c011c 	.word	0x011c011c
 8012868:	011c019f 	.word	0x011c019f
 801286c:	007d0209 	.word	0x007d0209
 8012870:	019f019f 	.word	0x019f019f
 8012874:	0299019f 	.word	0x0299019f
 8012878:	0072007d 	.word	0x0072007d
 801287c:	028f011c 	.word	0x028f011c
 8012880:	0278011c 	.word	0x0278011c
 8012884:	026600a8 	.word	0x026600a8
 8012888:	011c0072 	.word	0x011c0072
 801288c:	006f021d 	.word	0x006f021d
 8012890:	011c0718 	.word	0x011c0718
 8012894:	071c011c 	.word	0x071c011c
 8012898:	006f011c 	.word	0x006f011c
 801289c:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 80128a0:	2200      	movs	r2, #0
 80128a2:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80128a6:	f818 5b01 	ldrb.w	r5, [r8], #1
 80128aa:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 80128ae:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 80128b2:	2b09      	cmp	r3, #9
 80128b4:	d9f5      	bls.n	80128a2 <_svfprintf_r+0x182>
 80128b6:	9206      	str	r2, [sp, #24]
 80128b8:	e78e      	b.n	80127d8 <_svfprintf_r+0xb8>
 80128ba:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 80128be:	2b00      	cmp	r3, #0
 80128c0:	f000 85e6 	beq.w	8013490 <_svfprintf_r+0xd70>
 80128c4:	f898 5000 	ldrb.w	r5, [r8]
 80128c8:	e784      	b.n	80127d4 <_svfprintf_r+0xb4>
 80128ca:	9b03      	ldr	r3, [sp, #12]
 80128cc:	f898 5000 	ldrb.w	r5, [r8]
 80128d0:	f043 0320 	orr.w	r3, r3, #32
 80128d4:	9303      	str	r3, [sp, #12]
 80128d6:	e77d      	b.n	80127d4 <_svfprintf_r+0xb4>
 80128d8:	9b03      	ldr	r3, [sp, #12]
 80128da:	f043 0310 	orr.w	r3, r3, #16
 80128de:	9303      	str	r3, [sp, #12]
 80128e0:	9b03      	ldr	r3, [sp, #12]
 80128e2:	069c      	lsls	r4, r3, #26
 80128e4:	f140 8177 	bpl.w	8012bd6 <_svfprintf_r+0x4b6>
 80128e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80128ea:	3307      	adds	r3, #7
 80128ec:	f023 0307 	bic.w	r3, r3, #7
 80128f0:	461a      	mov	r2, r3
 80128f2:	685b      	ldr	r3, [r3, #4]
 80128f4:	f852 4b08 	ldr.w	r4, [r2], #8
 80128f8:	461e      	mov	r6, r3
 80128fa:	920a      	str	r2, [sp, #40]	; 0x28
 80128fc:	2b00      	cmp	r3, #0
 80128fe:	f2c0 8571 	blt.w	80133e4 <_svfprintf_r+0xcc4>
 8012902:	1c7a      	adds	r2, r7, #1
 8012904:	f000 846e 	beq.w	80131e4 <_svfprintf_r+0xac4>
 8012908:	9b03      	ldr	r3, [sp, #12]
 801290a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801290e:	9303      	str	r3, [sp, #12]
 8012910:	2f00      	cmp	r7, #0
 8012912:	f040 8467 	bne.w	80131e4 <_svfprintf_r+0xac4>
 8012916:	ea54 0306 	orrs.w	r3, r4, r6
 801291a:	bf14      	ite	ne
 801291c:	2301      	movne	r3, #1
 801291e:	2300      	moveq	r3, #0
 8012920:	f040 8460 	bne.w	80131e4 <_svfprintf_r+0xac4>
 8012924:	461f      	mov	r7, r3
 8012926:	ab50      	add	r3, sp, #320	; 0x140
 8012928:	9707      	str	r7, [sp, #28]
 801292a:	9309      	str	r3, [sp, #36]	; 0x24
 801292c:	e035      	b.n	801299a <_svfprintf_r+0x27a>
 801292e:	9b03      	ldr	r3, [sp, #12]
 8012930:	f043 0310 	orr.w	r3, r3, #16
 8012934:	9303      	str	r3, [sp, #12]
 8012936:	9b03      	ldr	r3, [sp, #12]
 8012938:	f013 0620 	ands.w	r6, r3, #32
 801293c:	f000 813a 	beq.w	8012bb4 <_svfprintf_r+0x494>
 8012940:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012942:	3307      	adds	r3, #7
 8012944:	f023 0307 	bic.w	r3, r3, #7
 8012948:	685e      	ldr	r6, [r3, #4]
 801294a:	f853 4b08 	ldr.w	r4, [r3], #8
 801294e:	930a      	str	r3, [sp, #40]	; 0x28
 8012950:	9b03      	ldr	r3, [sp, #12]
 8012952:	2200      	movs	r2, #0
 8012954:	f423 6b80 	bic.w	fp, r3, #1024	; 0x400
 8012958:	2300      	movs	r3, #0
 801295a:	f88d 3073 	strb.w	r3, [sp, #115]	; 0x73
 801295e:	1c78      	adds	r0, r7, #1
 8012960:	f000 8315 	beq.w	8012f8e <_svfprintf_r+0x86e>
 8012964:	f02b 0380 	bic.w	r3, fp, #128	; 0x80
 8012968:	9303      	str	r3, [sp, #12]
 801296a:	ea54 0306 	orrs.w	r3, r4, r6
 801296e:	f040 830c 	bne.w	8012f8a <_svfprintf_r+0x86a>
 8012972:	1e3b      	subs	r3, r7, #0
 8012974:	bf18      	it	ne
 8012976:	2301      	movne	r3, #1
 8012978:	2f00      	cmp	r7, #0
 801297a:	f040 8306 	bne.w	8012f8a <_svfprintf_r+0x86a>
 801297e:	2a00      	cmp	r2, #0
 8012980:	d1d0      	bne.n	8012924 <_svfprintf_r+0x204>
 8012982:	f01b 0301 	ands.w	r3, fp, #1
 8012986:	4617      	mov	r7, r2
 8012988:	9307      	str	r3, [sp, #28]
 801298a:	f000 84de 	beq.w	801334a <_svfprintf_r+0xc2a>
 801298e:	2330      	movs	r3, #48	; 0x30
 8012990:	f88d 313f 	strb.w	r3, [sp, #319]	; 0x13f
 8012994:	f20d 133f 	addw	r3, sp, #319	; 0x13f
 8012998:	9309      	str	r3, [sp, #36]	; 0x24
 801299a:	9907      	ldr	r1, [sp, #28]
 801299c:	2300      	movs	r3, #0
 801299e:	f89d 2073 	ldrb.w	r2, [sp, #115]	; 0x73
 80129a2:	42b9      	cmp	r1, r7
 80129a4:	9308      	str	r3, [sp, #32]
 80129a6:	9310      	str	r3, [sp, #64]	; 0x40
 80129a8:	bfb8      	it	lt
 80129aa:	4639      	movlt	r1, r7
 80129ac:	e9cd 330b 	strd	r3, r3, [sp, #44]	; 0x2c
 80129b0:	9104      	str	r1, [sp, #16]
 80129b2:	2a00      	cmp	r2, #0
 80129b4:	d045      	beq.n	8012a42 <_svfprintf_r+0x322>
 80129b6:	9b04      	ldr	r3, [sp, #16]
 80129b8:	3301      	adds	r3, #1
 80129ba:	9304      	str	r3, [sp, #16]
 80129bc:	e041      	b.n	8012a42 <_svfprintf_r+0x322>
 80129be:	aa24      	add	r2, sp, #144	; 0x90
 80129c0:	ee19 1a10 	vmov	r1, s18
 80129c4:	4650      	mov	r0, sl
 80129c6:	f005 f86f 	bl	8017aa8 <__ssprint_r>
 80129ca:	b9c0      	cbnz	r0, 80129fe <_svfprintf_r+0x2de>
 80129cc:	f10d 099c 	add.w	r9, sp, #156	; 0x9c
 80129d0:	e6ee      	b.n	80127b0 <_svfprintf_r+0x90>
 80129d2:	bf00      	nop
 80129d4:	f3af 8000 	nop.w
	...
 80129e0:	aa24      	add	r2, sp, #144	; 0x90
 80129e2:	ee19 1a10 	vmov	r1, s18
 80129e6:	4650      	mov	r0, sl
 80129e8:	f005 f85e 	bl	8017aa8 <__ssprint_r>
 80129ec:	2800      	cmp	r0, #0
 80129ee:	f000 808e 	beq.w	8012b0e <_svfprintf_r+0x3ee>
 80129f2:	9b08      	ldr	r3, [sp, #32]
 80129f4:	b11b      	cbz	r3, 80129fe <_svfprintf_r+0x2de>
 80129f6:	9908      	ldr	r1, [sp, #32]
 80129f8:	4650      	mov	r0, sl
 80129fa:	f003 fe39 	bl	8016670 <_free_r>
 80129fe:	ee19 3a10 	vmov	r3, s18
 8012a02:	899b      	ldrh	r3, [r3, #12]
 8012a04:	f013 0f40 	tst.w	r3, #64	; 0x40
 8012a08:	9b05      	ldr	r3, [sp, #20]
 8012a0a:	bf18      	it	ne
 8012a0c:	f04f 33ff 	movne.w	r3, #4294967295	; 0xffffffff
 8012a10:	9305      	str	r3, [sp, #20]
 8012a12:	9805      	ldr	r0, [sp, #20]
 8012a14:	b051      	add	sp, #324	; 0x144
 8012a16:	ecbd 8b08 	vpop	{d8-d11}
 8012a1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012a1e:	2d00      	cmp	r5, #0
 8012a20:	f001 800d 	beq.w	8013a3e <_svfprintf_r+0x131e>
 8012a24:	2200      	movs	r2, #0
 8012a26:	2301      	movs	r3, #1
 8012a28:	a937      	add	r1, sp, #220	; 0xdc
 8012a2a:	f88d 50dc 	strb.w	r5, [sp, #220]	; 0xdc
 8012a2e:	4617      	mov	r7, r2
 8012a30:	f88d 2073 	strb.w	r2, [sp, #115]	; 0x73
 8012a34:	9304      	str	r3, [sp, #16]
 8012a36:	9307      	str	r3, [sp, #28]
 8012a38:	9210      	str	r2, [sp, #64]	; 0x40
 8012a3a:	e9cd 2108 	strd	r2, r1, [sp, #32]
 8012a3e:	e9cd 220b 	strd	r2, r2, [sp, #44]	; 0x2c
 8012a42:	9b03      	ldr	r3, [sp, #12]
 8012a44:	f013 0302 	ands.w	r3, r3, #2
 8012a48:	d002      	beq.n	8012a50 <_svfprintf_r+0x330>
 8012a4a:	9904      	ldr	r1, [sp, #16]
 8012a4c:	3102      	adds	r1, #2
 8012a4e:	9104      	str	r1, [sp, #16]
 8012a50:	9903      	ldr	r1, [sp, #12]
 8012a52:	f011 0b84 	ands.w	fp, r1, #132	; 0x84
 8012a56:	d105      	bne.n	8012a64 <_svfprintf_r+0x344>
 8012a58:	9906      	ldr	r1, [sp, #24]
 8012a5a:	9804      	ldr	r0, [sp, #16]
 8012a5c:	1a0e      	subs	r6, r1, r0
 8012a5e:	2e00      	cmp	r6, #0
 8012a60:	f300 830d 	bgt.w	801307e <_svfprintf_r+0x95e>
 8012a64:	9c26      	ldr	r4, [sp, #152]	; 0x98
 8012a66:	b182      	cbz	r2, 8012a8a <_svfprintf_r+0x36a>
 8012a68:	9a25      	ldr	r2, [sp, #148]	; 0x94
 8012a6a:	f10d 0173 	add.w	r1, sp, #115	; 0x73
 8012a6e:	3401      	adds	r4, #1
 8012a70:	3201      	adds	r2, #1
 8012a72:	f8c9 1000 	str.w	r1, [r9]
 8012a76:	2101      	movs	r1, #1
 8012a78:	9426      	str	r4, [sp, #152]	; 0x98
 8012a7a:	2a07      	cmp	r2, #7
 8012a7c:	9225      	str	r2, [sp, #148]	; 0x94
 8012a7e:	f8c9 1004 	str.w	r1, [r9, #4]
 8012a82:	f300 8343 	bgt.w	801310c <_svfprintf_r+0x9ec>
 8012a86:	f109 0908 	add.w	r9, r9, #8
 8012a8a:	b17b      	cbz	r3, 8012aac <_svfprintf_r+0x38c>
 8012a8c:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8012a8e:	aa1d      	add	r2, sp, #116	; 0x74
 8012a90:	3402      	adds	r4, #2
 8012a92:	3301      	adds	r3, #1
 8012a94:	f8c9 2000 	str.w	r2, [r9]
 8012a98:	2202      	movs	r2, #2
 8012a9a:	9426      	str	r4, [sp, #152]	; 0x98
 8012a9c:	2b07      	cmp	r3, #7
 8012a9e:	9325      	str	r3, [sp, #148]	; 0x94
 8012aa0:	f8c9 2004 	str.w	r2, [r9, #4]
 8012aa4:	f300 8341 	bgt.w	801312a <_svfprintf_r+0xa0a>
 8012aa8:	f109 0908 	add.w	r9, r9, #8
 8012aac:	f1bb 0f80 	cmp.w	fp, #128	; 0x80
 8012ab0:	f000 81f0 	beq.w	8012e94 <_svfprintf_r+0x774>
 8012ab4:	9b07      	ldr	r3, [sp, #28]
 8012ab6:	1aff      	subs	r7, r7, r3
 8012ab8:	2f00      	cmp	r7, #0
 8012aba:	f300 8231 	bgt.w	8012f20 <_svfprintf_r+0x800>
 8012abe:	9b03      	ldr	r3, [sp, #12]
 8012ac0:	05d9      	lsls	r1, r3, #23
 8012ac2:	f100 818f 	bmi.w	8012de4 <_svfprintf_r+0x6c4>
 8012ac6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012ac8:	f8c9 3000 	str.w	r3, [r9]
 8012acc:	9b07      	ldr	r3, [sp, #28]
 8012ace:	441c      	add	r4, r3
 8012ad0:	f8c9 3004 	str.w	r3, [r9, #4]
 8012ad4:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8012ad6:	9426      	str	r4, [sp, #152]	; 0x98
 8012ad8:	3301      	adds	r3, #1
 8012ada:	2b07      	cmp	r3, #7
 8012adc:	9325      	str	r3, [sp, #148]	; 0x94
 8012ade:	f300 82c1 	bgt.w	8013064 <_svfprintf_r+0x944>
 8012ae2:	f109 0908 	add.w	r9, r9, #8
 8012ae6:	9b03      	ldr	r3, [sp, #12]
 8012ae8:	0758      	lsls	r0, r3, #29
 8012aea:	d505      	bpl.n	8012af8 <_svfprintf_r+0x3d8>
 8012aec:	9b06      	ldr	r3, [sp, #24]
 8012aee:	9a04      	ldr	r2, [sp, #16]
 8012af0:	1a9d      	subs	r5, r3, r2
 8012af2:	2d00      	cmp	r5, #0
 8012af4:	f300 833b 	bgt.w	801316e <_svfprintf_r+0xa4e>
 8012af8:	9904      	ldr	r1, [sp, #16]
 8012afa:	e9dd 3205 	ldrd	r3, r2, [sp, #20]
 8012afe:	428a      	cmp	r2, r1
 8012b00:	bfac      	ite	ge
 8012b02:	189b      	addge	r3, r3, r2
 8012b04:	185b      	addlt	r3, r3, r1
 8012b06:	9305      	str	r3, [sp, #20]
 8012b08:	2c00      	cmp	r4, #0
 8012b0a:	f47f af69 	bne.w	80129e0 <_svfprintf_r+0x2c0>
 8012b0e:	2300      	movs	r3, #0
 8012b10:	9325      	str	r3, [sp, #148]	; 0x94
 8012b12:	9b08      	ldr	r3, [sp, #32]
 8012b14:	b11b      	cbz	r3, 8012b1e <_svfprintf_r+0x3fe>
 8012b16:	9908      	ldr	r1, [sp, #32]
 8012b18:	4650      	mov	r0, sl
 8012b1a:	f003 fda9 	bl	8016670 <_free_r>
 8012b1e:	f10d 099c 	add.w	r9, sp, #156	; 0x9c
 8012b22:	e629      	b.n	8012778 <_svfprintf_r+0x58>
 8012b24:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012b26:	3307      	adds	r3, #7
 8012b28:	f023 0307 	bic.w	r3, r3, #7
 8012b2c:	ecb3 7b02 	vldmia	r3!, {d7}
 8012b30:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8012b34:	e9dd 120e 	ldrd	r1, r2, [sp, #56]	; 0x38
 8012b38:	930a      	str	r3, [sp, #40]	; 0x28
 8012b3a:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 8012b3e:	ee0a 1a10 	vmov	s20, r1
 8012b42:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8012b46:	ee0a 3a90 	vmov	s21, r3
 8012b4a:	4ba2      	ldr	r3, [pc, #648]	; (8012dd4 <_svfprintf_r+0x6b4>)
 8012b4c:	eeb0 8a4a 	vmov.f32	s16, s20
 8012b50:	eef0 8a6a 	vmov.f32	s17, s21
 8012b54:	ec51 0b18 	vmov	r0, r1, d8
 8012b58:	f7ee fba2 	bl	80012a0 <__aeabi_dcmpun>
 8012b5c:	2800      	cmp	r0, #0
 8012b5e:	f040 84a5 	bne.w	80134ac <_svfprintf_r+0xd8c>
 8012b62:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8012b66:	4b9b      	ldr	r3, [pc, #620]	; (8012dd4 <_svfprintf_r+0x6b4>)
 8012b68:	ec51 0b18 	vmov	r0, r1, d8
 8012b6c:	f7ed ffc8 	bl	8000b00 <__aeabi_dcmple>
 8012b70:	2800      	cmp	r0, #0
 8012b72:	f040 849b 	bne.w	80134ac <_svfprintf_r+0xd8c>
 8012b76:	2200      	movs	r2, #0
 8012b78:	2300      	movs	r3, #0
 8012b7a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8012b7e:	f7ed ffb5 	bl	8000aec <__aeabi_dcmplt>
 8012b82:	2800      	cmp	r0, #0
 8012b84:	f041 806e 	bne.w	8013c64 <_svfprintf_r+0x1544>
 8012b88:	f89d 2073 	ldrb.w	r2, [sp, #115]	; 0x73
 8012b8c:	9b03      	ldr	r3, [sp, #12]
 8012b8e:	2000      	movs	r0, #0
 8012b90:	4991      	ldr	r1, [pc, #580]	; (8012dd8 <_svfprintf_r+0x6b8>)
 8012b92:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8012b96:	9008      	str	r0, [sp, #32]
 8012b98:	9303      	str	r3, [sp, #12]
 8012b9a:	4b90      	ldr	r3, [pc, #576]	; (8012ddc <_svfprintf_r+0x6bc>)
 8012b9c:	2d47      	cmp	r5, #71	; 0x47
 8012b9e:	bfc8      	it	gt
 8012ba0:	4619      	movgt	r1, r3
 8012ba2:	4607      	mov	r7, r0
 8012ba4:	9010      	str	r0, [sp, #64]	; 0x40
 8012ba6:	9109      	str	r1, [sp, #36]	; 0x24
 8012ba8:	2103      	movs	r1, #3
 8012baa:	e9cd 000b 	strd	r0, r0, [sp, #44]	; 0x2c
 8012bae:	9104      	str	r1, [sp, #16]
 8012bb0:	9107      	str	r1, [sp, #28]
 8012bb2:	e6fe      	b.n	80129b2 <_svfprintf_r+0x292>
 8012bb4:	9b03      	ldr	r3, [sp, #12]
 8012bb6:	f013 0310 	ands.w	r3, r3, #16
 8012bba:	f040 8526 	bne.w	801360a <_svfprintf_r+0xeea>
 8012bbe:	9a03      	ldr	r2, [sp, #12]
 8012bc0:	f012 0240 	ands.w	r2, r2, #64	; 0x40
 8012bc4:	f000 8791 	beq.w	8013aea <_svfprintf_r+0x13ca>
 8012bc8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012bca:	461e      	mov	r6, r3
 8012bcc:	f852 4b04 	ldr.w	r4, [r2], #4
 8012bd0:	b2a4      	uxth	r4, r4
 8012bd2:	920a      	str	r2, [sp, #40]	; 0x28
 8012bd4:	e6bc      	b.n	8012950 <_svfprintf_r+0x230>
 8012bd6:	9b03      	ldr	r3, [sp, #12]
 8012bd8:	06d8      	lsls	r0, r3, #27
 8012bda:	f100 844d 	bmi.w	8013478 <_svfprintf_r+0xd58>
 8012bde:	9b03      	ldr	r3, [sp, #12]
 8012be0:	0659      	lsls	r1, r3, #25
 8012be2:	f140 8773 	bpl.w	8013acc <_svfprintf_r+0x13ac>
 8012be6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012be8:	f853 4b04 	ldr.w	r4, [r3], #4
 8012bec:	f344 36c0 	sbfx	r6, r4, #15, #1
 8012bf0:	930a      	str	r3, [sp, #40]	; 0x28
 8012bf2:	b224      	sxth	r4, r4
 8012bf4:	4633      	mov	r3, r6
 8012bf6:	e681      	b.n	80128fc <_svfprintf_r+0x1dc>
 8012bf8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012bfa:	2200      	movs	r2, #0
 8012bfc:	f853 1b04 	ldr.w	r1, [r3], #4
 8012c00:	4617      	mov	r7, r2
 8012c02:	f88d 2073 	strb.w	r2, [sp, #115]	; 0x73
 8012c06:	930a      	str	r3, [sp, #40]	; 0x28
 8012c08:	2301      	movs	r3, #1
 8012c0a:	f88d 10dc 	strb.w	r1, [sp, #220]	; 0xdc
 8012c0e:	9304      	str	r3, [sp, #16]
 8012c10:	9307      	str	r3, [sp, #28]
 8012c12:	ab37      	add	r3, sp, #220	; 0xdc
 8012c14:	9208      	str	r2, [sp, #32]
 8012c16:	9210      	str	r2, [sp, #64]	; 0x40
 8012c18:	9309      	str	r3, [sp, #36]	; 0x24
 8012c1a:	e9cd 220b 	strd	r2, r2, [sp, #44]	; 0x2c
 8012c1e:	e710      	b.n	8012a42 <_svfprintf_r+0x322>
 8012c20:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8012c22:	2600      	movs	r6, #0
 8012c24:	f854 3b04 	ldr.w	r3, [r4], #4
 8012c28:	f88d 6073 	strb.w	r6, [sp, #115]	; 0x73
 8012c2c:	9309      	str	r3, [sp, #36]	; 0x24
 8012c2e:	2b00      	cmp	r3, #0
 8012c30:	f000 8714 	beq.w	8013a5c <_svfprintf_r+0x133c>
 8012c34:	1c79      	adds	r1, r7, #1
 8012c36:	f000 8569 	beq.w	801370c <_svfprintf_r+0xfec>
 8012c3a:	463a      	mov	r2, r7
 8012c3c:	4631      	mov	r1, r6
 8012c3e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8012c40:	f004 f850 	bl	8016ce4 <memchr>
 8012c44:	9008      	str	r0, [sp, #32]
 8012c46:	2800      	cmp	r0, #0
 8012c48:	f001 8154 	beq.w	8013ef4 <_svfprintf_r+0x17d4>
 8012c4c:	4637      	mov	r7, r6
 8012c4e:	940a      	str	r4, [sp, #40]	; 0x28
 8012c50:	9610      	str	r6, [sp, #64]	; 0x40
 8012c52:	e9dd 3208 	ldrd	r3, r2, [sp, #32]
 8012c56:	e9cd 660b 	strd	r6, r6, [sp, #44]	; 0x2c
 8012c5a:	1a9b      	subs	r3, r3, r2
 8012c5c:	9608      	str	r6, [sp, #32]
 8012c5e:	f89d 2073 	ldrb.w	r2, [sp, #115]	; 0x73
 8012c62:	9307      	str	r3, [sp, #28]
 8012c64:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8012c68:	9304      	str	r3, [sp, #16]
 8012c6a:	e6a2      	b.n	80129b2 <_svfprintf_r+0x292>
 8012c6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012c6e:	f853 2b04 	ldr.w	r2, [r3], #4
 8012c72:	2a00      	cmp	r2, #0
 8012c74:	9206      	str	r2, [sp, #24]
 8012c76:	f280 83e3 	bge.w	8013440 <_svfprintf_r+0xd20>
 8012c7a:	9a06      	ldr	r2, [sp, #24]
 8012c7c:	930a      	str	r3, [sp, #40]	; 0x28
 8012c7e:	4252      	negs	r2, r2
 8012c80:	9206      	str	r2, [sp, #24]
 8012c82:	9b03      	ldr	r3, [sp, #12]
 8012c84:	f898 5000 	ldrb.w	r5, [r8]
 8012c88:	f043 0304 	orr.w	r3, r3, #4
 8012c8c:	9303      	str	r3, [sp, #12]
 8012c8e:	e5a1      	b.n	80127d4 <_svfprintf_r+0xb4>
 8012c90:	9b03      	ldr	r3, [sp, #12]
 8012c92:	f043 0b10 	orr.w	fp, r3, #16
 8012c96:	f01b 0620 	ands.w	r6, fp, #32
 8012c9a:	f000 8393 	beq.w	80133c4 <_svfprintf_r+0xca4>
 8012c9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012ca0:	2201      	movs	r2, #1
 8012ca2:	3307      	adds	r3, #7
 8012ca4:	f023 0307 	bic.w	r3, r3, #7
 8012ca8:	685e      	ldr	r6, [r3, #4]
 8012caa:	f853 4b08 	ldr.w	r4, [r3], #8
 8012cae:	930a      	str	r3, [sp, #40]	; 0x28
 8012cb0:	e652      	b.n	8012958 <_svfprintf_r+0x238>
 8012cb2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012cb4:	2578      	movs	r5, #120	; 0x78
 8012cb6:	9a03      	ldr	r2, [sp, #12]
 8012cb8:	2600      	movs	r6, #0
 8012cba:	f853 4b04 	ldr.w	r4, [r3], #4
 8012cbe:	f042 0b02 	orr.w	fp, r2, #2
 8012cc2:	f88d 5075 	strb.w	r5, [sp, #117]	; 0x75
 8012cc6:	930a      	str	r3, [sp, #40]	; 0x28
 8012cc8:	2330      	movs	r3, #48	; 0x30
 8012cca:	2202      	movs	r2, #2
 8012ccc:	f88d 3074 	strb.w	r3, [sp, #116]	; 0x74
 8012cd0:	4b43      	ldr	r3, [pc, #268]	; (8012de0 <_svfprintf_r+0x6c0>)
 8012cd2:	9313      	str	r3, [sp, #76]	; 0x4c
 8012cd4:	e640      	b.n	8012958 <_svfprintf_r+0x238>
 8012cd6:	9b03      	ldr	r3, [sp, #12]
 8012cd8:	069e      	lsls	r6, r3, #26
 8012cda:	f100 83c3 	bmi.w	8013464 <_svfprintf_r+0xd44>
 8012cde:	9b03      	ldr	r3, [sp, #12]
 8012ce0:	06dd      	lsls	r5, r3, #27
 8012ce2:	f100 86a4 	bmi.w	8013a2e <_svfprintf_r+0x130e>
 8012ce6:	9b03      	ldr	r3, [sp, #12]
 8012ce8:	065c      	lsls	r4, r3, #25
 8012cea:	f100 87e7 	bmi.w	8013cbc <_svfprintf_r+0x159c>
 8012cee:	9b03      	ldr	r3, [sp, #12]
 8012cf0:	0598      	lsls	r0, r3, #22
 8012cf2:	f140 869c 	bpl.w	8013a2e <_svfprintf_r+0x130e>
 8012cf6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012cf8:	9905      	ldr	r1, [sp, #20]
 8012cfa:	f853 2b04 	ldr.w	r2, [r3], #4
 8012cfe:	7011      	strb	r1, [r2, #0]
 8012d00:	930a      	str	r3, [sp, #40]	; 0x28
 8012d02:	e539      	b.n	8012778 <_svfprintf_r+0x58>
 8012d04:	f898 5000 	ldrb.w	r5, [r8]
 8012d08:	9b03      	ldr	r3, [sp, #12]
 8012d0a:	2d6c      	cmp	r5, #108	; 0x6c
 8012d0c:	f000 84ad 	beq.w	801366a <_svfprintf_r+0xf4a>
 8012d10:	f043 0310 	orr.w	r3, r3, #16
 8012d14:	9303      	str	r3, [sp, #12]
 8012d16:	e55d      	b.n	80127d4 <_svfprintf_r+0xb4>
 8012d18:	f898 5000 	ldrb.w	r5, [r8]
 8012d1c:	9b03      	ldr	r3, [sp, #12]
 8012d1e:	2d68      	cmp	r5, #104	; 0x68
 8012d20:	f000 84ba 	beq.w	8013698 <_svfprintf_r+0xf78>
 8012d24:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012d28:	9303      	str	r3, [sp, #12]
 8012d2a:	e553      	b.n	80127d4 <_svfprintf_r+0xb4>
 8012d2c:	9b03      	ldr	r3, [sp, #12]
 8012d2e:	f898 5000 	ldrb.w	r5, [r8]
 8012d32:	f043 0308 	orr.w	r3, r3, #8
 8012d36:	9303      	str	r3, [sp, #12]
 8012d38:	e54c      	b.n	80127d4 <_svfprintf_r+0xb4>
 8012d3a:	4650      	mov	r0, sl
 8012d3c:	f003 ff40 	bl	8016bc0 <_localeconv_r>
 8012d40:	6843      	ldr	r3, [r0, #4]
 8012d42:	4618      	mov	r0, r3
 8012d44:	9316      	str	r3, [sp, #88]	; 0x58
 8012d46:	f7ff fcbb 	bl	80126c0 <strlen>
 8012d4a:	9015      	str	r0, [sp, #84]	; 0x54
 8012d4c:	4605      	mov	r5, r0
 8012d4e:	4650      	mov	r0, sl
 8012d50:	f003 ff36 	bl	8016bc0 <_localeconv_r>
 8012d54:	6883      	ldr	r3, [r0, #8]
 8012d56:	9317      	str	r3, [sp, #92]	; 0x5c
 8012d58:	2d00      	cmp	r5, #0
 8012d5a:	f43f adb3 	beq.w	80128c4 <_svfprintf_r+0x1a4>
 8012d5e:	2b00      	cmp	r3, #0
 8012d60:	f43f adb0 	beq.w	80128c4 <_svfprintf_r+0x1a4>
 8012d64:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8012d66:	781b      	ldrb	r3, [r3, #0]
 8012d68:	2b00      	cmp	r3, #0
 8012d6a:	f43f adab 	beq.w	80128c4 <_svfprintf_r+0x1a4>
 8012d6e:	9b03      	ldr	r3, [sp, #12]
 8012d70:	f898 5000 	ldrb.w	r5, [r8]
 8012d74:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8012d78:	9303      	str	r3, [sp, #12]
 8012d7a:	e52b      	b.n	80127d4 <_svfprintf_r+0xb4>
 8012d7c:	9b03      	ldr	r3, [sp, #12]
 8012d7e:	f898 5000 	ldrb.w	r5, [r8]
 8012d82:	f043 0301 	orr.w	r3, r3, #1
 8012d86:	9303      	str	r3, [sp, #12]
 8012d88:	e524      	b.n	80127d4 <_svfprintf_r+0xb4>
 8012d8a:	9b03      	ldr	r3, [sp, #12]
 8012d8c:	f898 5000 	ldrb.w	r5, [r8]
 8012d90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012d94:	9303      	str	r3, [sp, #12]
 8012d96:	e51d      	b.n	80127d4 <_svfprintf_r+0xb4>
 8012d98:	4642      	mov	r2, r8
 8012d9a:	f812 5b01 	ldrb.w	r5, [r2], #1
 8012d9e:	2d2a      	cmp	r5, #42	; 0x2a
 8012da0:	f001 81ba 	beq.w	8014118 <_svfprintf_r+0x19f8>
 8012da4:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 8012da8:	4690      	mov	r8, r2
 8012daa:	2700      	movs	r7, #0
 8012dac:	2b09      	cmp	r3, #9
 8012dae:	f63f ad13 	bhi.w	80127d8 <_svfprintf_r+0xb8>
 8012db2:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 8012db6:	f818 5b01 	ldrb.w	r5, [r8], #1
 8012dba:	eb03 0747 	add.w	r7, r3, r7, lsl #1
 8012dbe:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 8012dc2:	2b09      	cmp	r3, #9
 8012dc4:	d9f5      	bls.n	8012db2 <_svfprintf_r+0x692>
 8012dc6:	e507      	b.n	80127d8 <_svfprintf_r+0xb8>
 8012dc8:	f898 5000 	ldrb.w	r5, [r8]
 8012dcc:	f88d 4073 	strb.w	r4, [sp, #115]	; 0x73
 8012dd0:	e500      	b.n	80127d4 <_svfprintf_r+0xb4>
 8012dd2:	bf00      	nop
 8012dd4:	7fefffff 	.word	0x7fefffff
 8012dd8:	08019fe8 	.word	0x08019fe8
 8012ddc:	08019fec 	.word	0x08019fec
 8012de0:	08019ff4 	.word	0x08019ff4
 8012de4:	2d65      	cmp	r5, #101	; 0x65
 8012de6:	f340 80f4 	ble.w	8012fd2 <_svfprintf_r+0x8b2>
 8012dea:	2200      	movs	r2, #0
 8012dec:	2300      	movs	r3, #0
 8012dee:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8012df2:	f7ed fe71 	bl	8000ad8 <__aeabi_dcmpeq>
 8012df6:	2800      	cmp	r0, #0
 8012df8:	f000 8207 	beq.w	801320a <_svfprintf_r+0xaea>
 8012dfc:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8012dfe:	3401      	adds	r4, #1
 8012e00:	4abf      	ldr	r2, [pc, #764]	; (8013100 <_svfprintf_r+0x9e0>)
 8012e02:	3301      	adds	r3, #1
 8012e04:	9426      	str	r4, [sp, #152]	; 0x98
 8012e06:	f8c9 2000 	str.w	r2, [r9]
 8012e0a:	2201      	movs	r2, #1
 8012e0c:	2b07      	cmp	r3, #7
 8012e0e:	9325      	str	r3, [sp, #148]	; 0x94
 8012e10:	f8c9 2004 	str.w	r2, [r9, #4]
 8012e14:	f300 8587 	bgt.w	8013926 <_svfprintf_r+0x1206>
 8012e18:	f109 0908 	add.w	r9, r9, #8
 8012e1c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8012e1e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8012e20:	4293      	cmp	r3, r2
 8012e22:	f280 8308 	bge.w	8013436 <_svfprintf_r+0xd16>
 8012e26:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8012e28:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8012e2a:	441c      	add	r4, r3
 8012e2c:	e9c9 2300 	strd	r2, r3, [r9]
 8012e30:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8012e32:	9426      	str	r4, [sp, #152]	; 0x98
 8012e34:	3301      	adds	r3, #1
 8012e36:	2b07      	cmp	r3, #7
 8012e38:	9325      	str	r3, [sp, #148]	; 0x94
 8012e3a:	f300 841f 	bgt.w	801367c <_svfprintf_r+0xf5c>
 8012e3e:	f109 0908 	add.w	r9, r9, #8
 8012e42:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012e44:	1e5d      	subs	r5, r3, #1
 8012e46:	2d00      	cmp	r5, #0
 8012e48:	f77f ae4d 	ble.w	8012ae6 <_svfprintf_r+0x3c6>
 8012e4c:	2d10      	cmp	r5, #16
 8012e4e:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8012e50:	4eac      	ldr	r6, [pc, #688]	; (8013104 <_svfprintf_r+0x9e4>)
 8012e52:	f340 8576 	ble.w	8013942 <_svfprintf_r+0x1222>
 8012e56:	2710      	movs	r7, #16
 8012e58:	ee19 ba10 	vmov	fp, s18
 8012e5c:	e003      	b.n	8012e66 <_svfprintf_r+0x746>
 8012e5e:	3d10      	subs	r5, #16
 8012e60:	2d10      	cmp	r5, #16
 8012e62:	f340 856e 	ble.w	8013942 <_svfprintf_r+0x1222>
 8012e66:	3301      	adds	r3, #1
 8012e68:	3410      	adds	r4, #16
 8012e6a:	2b07      	cmp	r3, #7
 8012e6c:	e9c9 6700 	strd	r6, r7, [r9]
 8012e70:	e9cd 3425 	strd	r3, r4, [sp, #148]	; 0x94
 8012e74:	f109 0908 	add.w	r9, r9, #8
 8012e78:	ddf1      	ble.n	8012e5e <_svfprintf_r+0x73e>
 8012e7a:	aa24      	add	r2, sp, #144	; 0x90
 8012e7c:	4659      	mov	r1, fp
 8012e7e:	4650      	mov	r0, sl
 8012e80:	f004 fe12 	bl	8017aa8 <__ssprint_r>
 8012e84:	2800      	cmp	r0, #0
 8012e86:	f47f adb4 	bne.w	80129f2 <_svfprintf_r+0x2d2>
 8012e8a:	f10d 099c 	add.w	r9, sp, #156	; 0x9c
 8012e8e:	e9dd 3425 	ldrd	r3, r4, [sp, #148]	; 0x94
 8012e92:	e7e4      	b.n	8012e5e <_svfprintf_r+0x73e>
 8012e94:	9b06      	ldr	r3, [sp, #24]
 8012e96:	9a04      	ldr	r2, [sp, #16]
 8012e98:	eba3 0b02 	sub.w	fp, r3, r2
 8012e9c:	f1bb 0f00 	cmp.w	fp, #0
 8012ea0:	f77f ae08 	ble.w	8012ab4 <_svfprintf_r+0x394>
 8012ea4:	f1bb 0f10 	cmp.w	fp, #16
 8012ea8:	9a25      	ldr	r2, [sp, #148]	; 0x94
 8012eaa:	4e96      	ldr	r6, [pc, #600]	; (8013104 <_svfprintf_r+0x9e4>)
 8012eac:	dd26      	ble.n	8012efc <_svfprintf_r+0x7dc>
 8012eae:	4621      	mov	r1, r4
 8012eb0:	2310      	movs	r3, #16
 8012eb2:	ee19 4a10 	vmov	r4, s18
 8012eb6:	e004      	b.n	8012ec2 <_svfprintf_r+0x7a2>
 8012eb8:	f1ab 0b10 	sub.w	fp, fp, #16
 8012ebc:	f1bb 0f10 	cmp.w	fp, #16
 8012ec0:	dd1b      	ble.n	8012efa <_svfprintf_r+0x7da>
 8012ec2:	3201      	adds	r2, #1
 8012ec4:	3110      	adds	r1, #16
 8012ec6:	2a07      	cmp	r2, #7
 8012ec8:	e9c9 6300 	strd	r6, r3, [r9]
 8012ecc:	e9cd 2125 	strd	r2, r1, [sp, #148]	; 0x94
 8012ed0:	f109 0908 	add.w	r9, r9, #8
 8012ed4:	ddf0      	ble.n	8012eb8 <_svfprintf_r+0x798>
 8012ed6:	aa24      	add	r2, sp, #144	; 0x90
 8012ed8:	4621      	mov	r1, r4
 8012eda:	4650      	mov	r0, sl
 8012edc:	f10d 099c 	add.w	r9, sp, #156	; 0x9c
 8012ee0:	f004 fde2 	bl	8017aa8 <__ssprint_r>
 8012ee4:	2800      	cmp	r0, #0
 8012ee6:	f47f ad84 	bne.w	80129f2 <_svfprintf_r+0x2d2>
 8012eea:	f1ab 0b10 	sub.w	fp, fp, #16
 8012eee:	2310      	movs	r3, #16
 8012ef0:	f1bb 0f10 	cmp.w	fp, #16
 8012ef4:	e9dd 2125 	ldrd	r2, r1, [sp, #148]	; 0x94
 8012ef8:	dce3      	bgt.n	8012ec2 <_svfprintf_r+0x7a2>
 8012efa:	460c      	mov	r4, r1
 8012efc:	3201      	adds	r2, #1
 8012efe:	445c      	add	r4, fp
 8012f00:	f8c9 6000 	str.w	r6, [r9]
 8012f04:	2a07      	cmp	r2, #7
 8012f06:	f8c9 b004 	str.w	fp, [r9, #4]
 8012f0a:	e9cd 2425 	strd	r2, r4, [sp, #148]	; 0x94
 8012f0e:	f300 8573 	bgt.w	80139f8 <_svfprintf_r+0x12d8>
 8012f12:	9b07      	ldr	r3, [sp, #28]
 8012f14:	f109 0908 	add.w	r9, r9, #8
 8012f18:	1aff      	subs	r7, r7, r3
 8012f1a:	2f00      	cmp	r7, #0
 8012f1c:	f77f adcf 	ble.w	8012abe <_svfprintf_r+0x39e>
 8012f20:	2f10      	cmp	r7, #16
 8012f22:	9a25      	ldr	r2, [sp, #148]	; 0x94
 8012f24:	4e77      	ldr	r6, [pc, #476]	; (8013104 <_svfprintf_r+0x9e4>)
 8012f26:	dd22      	ble.n	8012f6e <_svfprintf_r+0x84e>
 8012f28:	4623      	mov	r3, r4
 8012f2a:	f04f 0b10 	mov.w	fp, #16
 8012f2e:	ee19 4a10 	vmov	r4, s18
 8012f32:	e002      	b.n	8012f3a <_svfprintf_r+0x81a>
 8012f34:	3f10      	subs	r7, #16
 8012f36:	2f10      	cmp	r7, #16
 8012f38:	dd18      	ble.n	8012f6c <_svfprintf_r+0x84c>
 8012f3a:	3201      	adds	r2, #1
 8012f3c:	3310      	adds	r3, #16
 8012f3e:	2a07      	cmp	r2, #7
 8012f40:	e9c9 6b00 	strd	r6, fp, [r9]
 8012f44:	e9cd 2325 	strd	r2, r3, [sp, #148]	; 0x94
 8012f48:	f109 0908 	add.w	r9, r9, #8
 8012f4c:	ddf2      	ble.n	8012f34 <_svfprintf_r+0x814>
 8012f4e:	aa24      	add	r2, sp, #144	; 0x90
 8012f50:	4621      	mov	r1, r4
 8012f52:	4650      	mov	r0, sl
 8012f54:	f10d 099c 	add.w	r9, sp, #156	; 0x9c
 8012f58:	f004 fda6 	bl	8017aa8 <__ssprint_r>
 8012f5c:	2800      	cmp	r0, #0
 8012f5e:	f47f ad48 	bne.w	80129f2 <_svfprintf_r+0x2d2>
 8012f62:	3f10      	subs	r7, #16
 8012f64:	2f10      	cmp	r7, #16
 8012f66:	e9dd 2325 	ldrd	r2, r3, [sp, #148]	; 0x94
 8012f6a:	dce6      	bgt.n	8012f3a <_svfprintf_r+0x81a>
 8012f6c:	461c      	mov	r4, r3
 8012f6e:	3201      	adds	r2, #1
 8012f70:	443c      	add	r4, r7
 8012f72:	f8c9 6000 	str.w	r6, [r9]
 8012f76:	2a07      	cmp	r2, #7
 8012f78:	f8c9 7004 	str.w	r7, [r9, #4]
 8012f7c:	e9cd 2425 	strd	r2, r4, [sp, #148]	; 0x94
 8012f80:	f300 8212 	bgt.w	80133a8 <_svfprintf_r+0xc88>
 8012f84:	f109 0908 	add.w	r9, r9, #8
 8012f88:	e599      	b.n	8012abe <_svfprintf_r+0x39e>
 8012f8a:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8012f8e:	2a01      	cmp	r2, #1
 8012f90:	f000 812a 	beq.w	80131e8 <_svfprintf_r+0xac8>
 8012f94:	2a02      	cmp	r2, #2
 8012f96:	f000 80d5 	beq.w	8013144 <_svfprintf_r+0xa24>
 8012f9a:	a950      	add	r1, sp, #320	; 0x140
 8012f9c:	f004 0307 	and.w	r3, r4, #7
 8012fa0:	08e4      	lsrs	r4, r4, #3
 8012fa2:	460a      	mov	r2, r1
 8012fa4:	ea44 7446 	orr.w	r4, r4, r6, lsl #29
 8012fa8:	3330      	adds	r3, #48	; 0x30
 8012faa:	08f6      	lsrs	r6, r6, #3
 8012fac:	f801 3d01 	strb.w	r3, [r1, #-1]!
 8012fb0:	ea54 0006 	orrs.w	r0, r4, r6
 8012fb4:	d1f2      	bne.n	8012f9c <_svfprintf_r+0x87c>
 8012fb6:	2b30      	cmp	r3, #48	; 0x30
 8012fb8:	9109      	str	r1, [sp, #36]	; 0x24
 8012fba:	d003      	beq.n	8012fc4 <_svfprintf_r+0x8a4>
 8012fbc:	f01b 0f01 	tst.w	fp, #1
 8012fc0:	f040 8243 	bne.w	801344a <_svfprintf_r+0xd2a>
 8012fc4:	ab50      	add	r3, sp, #320	; 0x140
 8012fc6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012fc8:	f8cd b00c 	str.w	fp, [sp, #12]
 8012fcc:	1a9b      	subs	r3, r3, r2
 8012fce:	9307      	str	r3, [sp, #28]
 8012fd0:	e4e3      	b.n	801299a <_svfprintf_r+0x27a>
 8012fd2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012fd4:	2b01      	cmp	r3, #1
 8012fd6:	f340 8198 	ble.w	801330a <_svfprintf_r+0xbea>
 8012fda:	9d25      	ldr	r5, [sp, #148]	; 0x94
 8012fdc:	3401      	adds	r4, #1
 8012fde:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012fe0:	3501      	adds	r5, #1
 8012fe2:	9426      	str	r4, [sp, #152]	; 0x98
 8012fe4:	f8c9 3000 	str.w	r3, [r9]
 8012fe8:	2301      	movs	r3, #1
 8012fea:	2d07      	cmp	r5, #7
 8012fec:	9525      	str	r5, [sp, #148]	; 0x94
 8012fee:	f8c9 3004 	str.w	r3, [r9, #4]
 8012ff2:	f300 8212 	bgt.w	801341a <_svfprintf_r+0xcfa>
 8012ff6:	f109 0908 	add.w	r9, r9, #8
 8012ffa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8012ffc:	3501      	adds	r5, #1
 8012ffe:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8013000:	441c      	add	r4, r3
 8013002:	2d07      	cmp	r5, #7
 8013004:	e9c9 2300 	strd	r2, r3, [r9]
 8013008:	e9cd 5425 	strd	r5, r4, [sp, #148]	; 0x94
 801300c:	f300 81f7 	bgt.w	80133fe <_svfprintf_r+0xcde>
 8013010:	f109 0908 	add.w	r9, r9, #8
 8013014:	2200      	movs	r2, #0
 8013016:	2300      	movs	r3, #0
 8013018:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 801301c:	f7ed fd5c 	bl	8000ad8 <__aeabi_dcmpeq>
 8013020:	2800      	cmp	r0, #0
 8013022:	f040 8196 	bne.w	8013352 <_svfprintf_r+0xc32>
 8013026:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013028:	3501      	adds	r5, #1
 801302a:	3301      	adds	r3, #1
 801302c:	2d07      	cmp	r5, #7
 801302e:	9525      	str	r5, [sp, #148]	; 0x94
 8013030:	f8c9 3000 	str.w	r3, [r9]
 8013034:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013036:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 801303a:	441c      	add	r4, r3
 801303c:	f8c9 3004 	str.w	r3, [r9, #4]
 8013040:	9426      	str	r4, [sp, #152]	; 0x98
 8013042:	f300 8174 	bgt.w	801332e <_svfprintf_r+0xc0e>
 8013046:	f109 0908 	add.w	r9, r9, #8
 801304a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801304c:	3501      	adds	r5, #1
 801304e:	441c      	add	r4, r3
 8013050:	f8c9 3004 	str.w	r3, [r9, #4]
 8013054:	2d07      	cmp	r5, #7
 8013056:	ab20      	add	r3, sp, #128	; 0x80
 8013058:	e9cd 5425 	strd	r5, r4, [sp, #148]	; 0x94
 801305c:	f8c9 3000 	str.w	r3, [r9]
 8013060:	f77f ad3f 	ble.w	8012ae2 <_svfprintf_r+0x3c2>
 8013064:	aa24      	add	r2, sp, #144	; 0x90
 8013066:	ee19 1a10 	vmov	r1, s18
 801306a:	4650      	mov	r0, sl
 801306c:	f004 fd1c 	bl	8017aa8 <__ssprint_r>
 8013070:	2800      	cmp	r0, #0
 8013072:	f47f acbe 	bne.w	80129f2 <_svfprintf_r+0x2d2>
 8013076:	9c26      	ldr	r4, [sp, #152]	; 0x98
 8013078:	f10d 099c 	add.w	r9, sp, #156	; 0x9c
 801307c:	e533      	b.n	8012ae6 <_svfprintf_r+0x3c6>
 801307e:	2e10      	cmp	r6, #16
 8013080:	e9dd 2125 	ldrd	r2, r1, [sp, #148]	; 0x94
 8013084:	dd2b      	ble.n	80130de <_svfprintf_r+0x9be>
 8013086:	9318      	str	r3, [sp, #96]	; 0x60
 8013088:	2410      	movs	r4, #16
 801308a:	f8cd 8064 	str.w	r8, [sp, #100]	; 0x64
 801308e:	460b      	mov	r3, r1
 8013090:	46b8      	mov	r8, r7
 8013092:	462f      	mov	r7, r5
 8013094:	ee19 5a10 	vmov	r5, s18
 8013098:	e002      	b.n	80130a0 <_svfprintf_r+0x980>
 801309a:	3e10      	subs	r6, #16
 801309c:	2e10      	cmp	r6, #16
 801309e:	dd19      	ble.n	80130d4 <_svfprintf_r+0x9b4>
 80130a0:	3201      	adds	r2, #1
 80130a2:	3310      	adds	r3, #16
 80130a4:	4918      	ldr	r1, [pc, #96]	; (8013108 <_svfprintf_r+0x9e8>)
 80130a6:	2a07      	cmp	r2, #7
 80130a8:	e9c9 1400 	strd	r1, r4, [r9]
 80130ac:	e9cd 2325 	strd	r2, r3, [sp, #148]	; 0x94
 80130b0:	f109 0908 	add.w	r9, r9, #8
 80130b4:	ddf1      	ble.n	801309a <_svfprintf_r+0x97a>
 80130b6:	aa24      	add	r2, sp, #144	; 0x90
 80130b8:	4629      	mov	r1, r5
 80130ba:	4650      	mov	r0, sl
 80130bc:	f10d 099c 	add.w	r9, sp, #156	; 0x9c
 80130c0:	f004 fcf2 	bl	8017aa8 <__ssprint_r>
 80130c4:	2800      	cmp	r0, #0
 80130c6:	f47f ac94 	bne.w	80129f2 <_svfprintf_r+0x2d2>
 80130ca:	3e10      	subs	r6, #16
 80130cc:	2e10      	cmp	r6, #16
 80130ce:	e9dd 2325 	ldrd	r2, r3, [sp, #148]	; 0x94
 80130d2:	dce5      	bgt.n	80130a0 <_svfprintf_r+0x980>
 80130d4:	463d      	mov	r5, r7
 80130d6:	4619      	mov	r1, r3
 80130d8:	4647      	mov	r7, r8
 80130da:	e9dd 3818 	ldrd	r3, r8, [sp, #96]	; 0x60
 80130de:	3201      	adds	r2, #1
 80130e0:	1874      	adds	r4, r6, r1
 80130e2:	4909      	ldr	r1, [pc, #36]	; (8013108 <_svfprintf_r+0x9e8>)
 80130e4:	2a07      	cmp	r2, #7
 80130e6:	f8c9 6004 	str.w	r6, [r9, #4]
 80130ea:	f8c9 1000 	str.w	r1, [r9]
 80130ee:	e9cd 2425 	strd	r2, r4, [sp, #148]	; 0x94
 80130f2:	f300 83bb 	bgt.w	801386c <_svfprintf_r+0x114c>
 80130f6:	f109 0908 	add.w	r9, r9, #8
 80130fa:	f89d 2073 	ldrb.w	r2, [sp, #115]	; 0x73
 80130fe:	e4b2      	b.n	8012a66 <_svfprintf_r+0x346>
 8013100:	0801a024 	.word	0x0801a024
 8013104:	0801a038 	.word	0x0801a038
 8013108:	0801a028 	.word	0x0801a028
 801310c:	aa24      	add	r2, sp, #144	; 0x90
 801310e:	ee19 1a10 	vmov	r1, s18
 8013112:	4650      	mov	r0, sl
 8013114:	9318      	str	r3, [sp, #96]	; 0x60
 8013116:	f004 fcc7 	bl	8017aa8 <__ssprint_r>
 801311a:	2800      	cmp	r0, #0
 801311c:	f47f ac69 	bne.w	80129f2 <_svfprintf_r+0x2d2>
 8013120:	9c26      	ldr	r4, [sp, #152]	; 0x98
 8013122:	f10d 099c 	add.w	r9, sp, #156	; 0x9c
 8013126:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8013128:	e4af      	b.n	8012a8a <_svfprintf_r+0x36a>
 801312a:	aa24      	add	r2, sp, #144	; 0x90
 801312c:	ee19 1a10 	vmov	r1, s18
 8013130:	4650      	mov	r0, sl
 8013132:	f004 fcb9 	bl	8017aa8 <__ssprint_r>
 8013136:	2800      	cmp	r0, #0
 8013138:	f47f ac5b 	bne.w	80129f2 <_svfprintf_r+0x2d2>
 801313c:	9c26      	ldr	r4, [sp, #152]	; 0x98
 801313e:	f10d 099c 	add.w	r9, sp, #156	; 0x9c
 8013142:	e4b3      	b.n	8012aac <_svfprintf_r+0x38c>
 8013144:	ab50      	add	r3, sp, #320	; 0x140
 8013146:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8013148:	f004 020f 	and.w	r2, r4, #15
 801314c:	0924      	lsrs	r4, r4, #4
 801314e:	5c8a      	ldrb	r2, [r1, r2]
 8013150:	ea44 7406 	orr.w	r4, r4, r6, lsl #28
 8013154:	0936      	lsrs	r6, r6, #4
 8013156:	f803 2d01 	strb.w	r2, [r3, #-1]!
 801315a:	ea54 0206 	orrs.w	r2, r4, r6
 801315e:	d1f3      	bne.n	8013148 <_svfprintf_r+0xa28>
 8013160:	aa50      	add	r2, sp, #320	; 0x140
 8013162:	9309      	str	r3, [sp, #36]	; 0x24
 8013164:	f8cd b00c 	str.w	fp, [sp, #12]
 8013168:	1ad3      	subs	r3, r2, r3
 801316a:	9307      	str	r3, [sp, #28]
 801316c:	e415      	b.n	801299a <_svfprintf_r+0x27a>
 801316e:	2d10      	cmp	r5, #16
 8013170:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8013172:	dd20      	ble.n	80131b6 <_svfprintf_r+0xa96>
 8013174:	2610      	movs	r6, #16
 8013176:	ee19 7a10 	vmov	r7, s18
 801317a:	e002      	b.n	8013182 <_svfprintf_r+0xa62>
 801317c:	3d10      	subs	r5, #16
 801317e:	2d10      	cmp	r5, #16
 8013180:	dd19      	ble.n	80131b6 <_svfprintf_r+0xa96>
 8013182:	3301      	adds	r3, #1
 8013184:	3410      	adds	r4, #16
 8013186:	4ac0      	ldr	r2, [pc, #768]	; (8013488 <_svfprintf_r+0xd68>)
 8013188:	2b07      	cmp	r3, #7
 801318a:	e9c9 2600 	strd	r2, r6, [r9]
 801318e:	e9cd 3425 	strd	r3, r4, [sp, #148]	; 0x94
 8013192:	f109 0908 	add.w	r9, r9, #8
 8013196:	ddf1      	ble.n	801317c <_svfprintf_r+0xa5c>
 8013198:	aa24      	add	r2, sp, #144	; 0x90
 801319a:	4639      	mov	r1, r7
 801319c:	4650      	mov	r0, sl
 801319e:	f10d 099c 	add.w	r9, sp, #156	; 0x9c
 80131a2:	f004 fc81 	bl	8017aa8 <__ssprint_r>
 80131a6:	2800      	cmp	r0, #0
 80131a8:	f47f ac23 	bne.w	80129f2 <_svfprintf_r+0x2d2>
 80131ac:	3d10      	subs	r5, #16
 80131ae:	2d10      	cmp	r5, #16
 80131b0:	e9dd 3425 	ldrd	r3, r4, [sp, #148]	; 0x94
 80131b4:	dce5      	bgt.n	8013182 <_svfprintf_r+0xa62>
 80131b6:	3301      	adds	r3, #1
 80131b8:	442c      	add	r4, r5
 80131ba:	4ab3      	ldr	r2, [pc, #716]	; (8013488 <_svfprintf_r+0xd68>)
 80131bc:	2b07      	cmp	r3, #7
 80131be:	f8c9 5004 	str.w	r5, [r9, #4]
 80131c2:	f8c9 2000 	str.w	r2, [r9]
 80131c6:	e9cd 3425 	strd	r3, r4, [sp, #148]	; 0x94
 80131ca:	f77f ac95 	ble.w	8012af8 <_svfprintf_r+0x3d8>
 80131ce:	aa24      	add	r2, sp, #144	; 0x90
 80131d0:	ee19 1a10 	vmov	r1, s18
 80131d4:	4650      	mov	r0, sl
 80131d6:	f004 fc67 	bl	8017aa8 <__ssprint_r>
 80131da:	2800      	cmp	r0, #0
 80131dc:	f47f ac09 	bne.w	80129f2 <_svfprintf_r+0x2d2>
 80131e0:	9c26      	ldr	r4, [sp, #152]	; 0x98
 80131e2:	e489      	b.n	8012af8 <_svfprintf_r+0x3d8>
 80131e4:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80131e8:	2c0a      	cmp	r4, #10
 80131ea:	f176 0300 	sbcs.w	r3, r6, #0
 80131ee:	f080 83b5 	bcs.w	801395c <_svfprintf_r+0x123c>
 80131f2:	2301      	movs	r3, #1
 80131f4:	3430      	adds	r4, #48	; 0x30
 80131f6:	f8cd b00c 	str.w	fp, [sp, #12]
 80131fa:	9307      	str	r3, [sp, #28]
 80131fc:	f20d 133f 	addw	r3, sp, #319	; 0x13f
 8013200:	f88d 413f 	strb.w	r4, [sp, #319]	; 0x13f
 8013204:	9309      	str	r3, [sp, #36]	; 0x24
 8013206:	f7ff bbc8 	b.w	801299a <_svfprintf_r+0x27a>
 801320a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 801320c:	2a00      	cmp	r2, #0
 801320e:	f340 834a 	ble.w	80138a6 <_svfprintf_r+0x1186>
 8013212:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8013214:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013216:	429e      	cmp	r6, r3
 8013218:	bfa8      	it	ge
 801321a:	461e      	movge	r6, r3
 801321c:	2e00      	cmp	r6, #0
 801321e:	dd0c      	ble.n	801323a <_svfprintf_r+0xb1a>
 8013220:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013222:	4434      	add	r4, r6
 8013224:	e9c9 3600 	strd	r3, r6, [r9]
 8013228:	9b25      	ldr	r3, [sp, #148]	; 0x94
 801322a:	9426      	str	r4, [sp, #152]	; 0x98
 801322c:	3301      	adds	r3, #1
 801322e:	2b07      	cmp	r3, #7
 8013230:	9325      	str	r3, [sp, #148]	; 0x94
 8013232:	f300 85fc 	bgt.w	8013e2e <_svfprintf_r+0x170e>
 8013236:	f109 0908 	add.w	r9, r9, #8
 801323a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 801323c:	2e00      	cmp	r6, #0
 801323e:	bfa8      	it	ge
 8013240:	1bad      	subge	r5, r5, r6
 8013242:	2d00      	cmp	r5, #0
 8013244:	f300 823e 	bgt.w	80136c4 <_svfprintf_r+0xfa4>
 8013248:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801324a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801324c:	4413      	add	r3, r2
 801324e:	469b      	mov	fp, r3
 8013250:	9b03      	ldr	r3, [sp, #12]
 8013252:	055f      	lsls	r7, r3, #21
 8013254:	f100 826b 	bmi.w	801372e <_svfprintf_r+0x100e>
 8013258:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 801325a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801325c:	429d      	cmp	r5, r3
 801325e:	db03      	blt.n	8013268 <_svfprintf_r+0xb48>
 8013260:	9b03      	ldr	r3, [sp, #12]
 8013262:	07de      	lsls	r6, r3, #31
 8013264:	f140 851f 	bpl.w	8013ca6 <_svfprintf_r+0x1586>
 8013268:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801326a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801326c:	441c      	add	r4, r3
 801326e:	e9c9 2300 	strd	r2, r3, [r9]
 8013272:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8013274:	9426      	str	r4, [sp, #152]	; 0x98
 8013276:	3301      	adds	r3, #1
 8013278:	2b07      	cmp	r3, #7
 801327a:	9325      	str	r3, [sp, #148]	; 0x94
 801327c:	f300 85f4 	bgt.w	8013e68 <_svfprintf_r+0x1748>
 8013280:	f109 0908 	add.w	r9, r9, #8
 8013284:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013286:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8013288:	1b5d      	subs	r5, r3, r5
 801328a:	441e      	add	r6, r3
 801328c:	eba6 060b 	sub.w	r6, r6, fp
 8013290:	42ae      	cmp	r6, r5
 8013292:	bfa8      	it	ge
 8013294:	462e      	movge	r6, r5
 8013296:	2e00      	cmp	r6, #0
 8013298:	dd0d      	ble.n	80132b6 <_svfprintf_r+0xb96>
 801329a:	9b25      	ldr	r3, [sp, #148]	; 0x94
 801329c:	4434      	add	r4, r6
 801329e:	f8c9 b000 	str.w	fp, [r9]
 80132a2:	3301      	adds	r3, #1
 80132a4:	f8c9 6004 	str.w	r6, [r9, #4]
 80132a8:	9426      	str	r4, [sp, #152]	; 0x98
 80132aa:	2b07      	cmp	r3, #7
 80132ac:	9325      	str	r3, [sp, #148]	; 0x94
 80132ae:	f300 8642 	bgt.w	8013f36 <_svfprintf_r+0x1816>
 80132b2:	f109 0908 	add.w	r9, r9, #8
 80132b6:	2e00      	cmp	r6, #0
 80132b8:	bfa8      	it	ge
 80132ba:	1bad      	subge	r5, r5, r6
 80132bc:	2d00      	cmp	r5, #0
 80132be:	f77f ac12 	ble.w	8012ae6 <_svfprintf_r+0x3c6>
 80132c2:	2d10      	cmp	r5, #16
 80132c4:	9b25      	ldr	r3, [sp, #148]	; 0x94
 80132c6:	4e71      	ldr	r6, [pc, #452]	; (801348c <_svfprintf_r+0xd6c>)
 80132c8:	f340 833b 	ble.w	8013942 <_svfprintf_r+0x1222>
 80132cc:	2710      	movs	r7, #16
 80132ce:	ee19 ba10 	vmov	fp, s18
 80132d2:	e003      	b.n	80132dc <_svfprintf_r+0xbbc>
 80132d4:	3d10      	subs	r5, #16
 80132d6:	2d10      	cmp	r5, #16
 80132d8:	f340 8333 	ble.w	8013942 <_svfprintf_r+0x1222>
 80132dc:	3301      	adds	r3, #1
 80132de:	3410      	adds	r4, #16
 80132e0:	2b07      	cmp	r3, #7
 80132e2:	e9c9 6700 	strd	r6, r7, [r9]
 80132e6:	e9cd 3425 	strd	r3, r4, [sp, #148]	; 0x94
 80132ea:	f109 0908 	add.w	r9, r9, #8
 80132ee:	ddf1      	ble.n	80132d4 <_svfprintf_r+0xbb4>
 80132f0:	aa24      	add	r2, sp, #144	; 0x90
 80132f2:	4659      	mov	r1, fp
 80132f4:	4650      	mov	r0, sl
 80132f6:	f004 fbd7 	bl	8017aa8 <__ssprint_r>
 80132fa:	2800      	cmp	r0, #0
 80132fc:	f47f ab79 	bne.w	80129f2 <_svfprintf_r+0x2d2>
 8013300:	f10d 099c 	add.w	r9, sp, #156	; 0x9c
 8013304:	e9dd 3425 	ldrd	r3, r4, [sp, #148]	; 0x94
 8013308:	e7e4      	b.n	80132d4 <_svfprintf_r+0xbb4>
 801330a:	9b03      	ldr	r3, [sp, #12]
 801330c:	07dd      	lsls	r5, r3, #31
 801330e:	f53f ae64 	bmi.w	8012fda <_svfprintf_r+0x8ba>
 8013312:	9d25      	ldr	r5, [sp, #148]	; 0x94
 8013314:	3401      	adds	r4, #1
 8013316:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013318:	3501      	adds	r5, #1
 801331a:	9426      	str	r4, [sp, #152]	; 0x98
 801331c:	f8c9 3000 	str.w	r3, [r9]
 8013320:	2301      	movs	r3, #1
 8013322:	2d07      	cmp	r5, #7
 8013324:	9525      	str	r5, [sp, #148]	; 0x94
 8013326:	f8c9 3004 	str.w	r3, [r9, #4]
 801332a:	f77f ae8c 	ble.w	8013046 <_svfprintf_r+0x926>
 801332e:	aa24      	add	r2, sp, #144	; 0x90
 8013330:	ee19 1a10 	vmov	r1, s18
 8013334:	4650      	mov	r0, sl
 8013336:	f004 fbb7 	bl	8017aa8 <__ssprint_r>
 801333a:	2800      	cmp	r0, #0
 801333c:	f47f ab59 	bne.w	80129f2 <_svfprintf_r+0x2d2>
 8013340:	f10d 099c 	add.w	r9, sp, #156	; 0x9c
 8013344:	e9dd 5425 	ldrd	r5, r4, [sp, #148]	; 0x94
 8013348:	e67f      	b.n	801304a <_svfprintf_r+0x92a>
 801334a:	ab50      	add	r3, sp, #320	; 0x140
 801334c:	9309      	str	r3, [sp, #36]	; 0x24
 801334e:	f7ff bb24 	b.w	801299a <_svfprintf_r+0x27a>
 8013352:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013354:	1e5f      	subs	r7, r3, #1
 8013356:	2f00      	cmp	r7, #0
 8013358:	f77f ae77 	ble.w	801304a <_svfprintf_r+0x92a>
 801335c:	2f10      	cmp	r7, #16
 801335e:	4e4b      	ldr	r6, [pc, #300]	; (801348c <_svfprintf_r+0xd6c>)
 8013360:	f340 838f 	ble.w	8013a82 <_svfprintf_r+0x1362>
 8013364:	f8cd 801c 	str.w	r8, [sp, #28]
 8013368:	f04f 0b10 	mov.w	fp, #16
 801336c:	ee19 8a10 	vmov	r8, s18
 8013370:	e003      	b.n	801337a <_svfprintf_r+0xc5a>
 8013372:	3f10      	subs	r7, #16
 8013374:	2f10      	cmp	r7, #16
 8013376:	f340 8382 	ble.w	8013a7e <_svfprintf_r+0x135e>
 801337a:	3501      	adds	r5, #1
 801337c:	3410      	adds	r4, #16
 801337e:	2d07      	cmp	r5, #7
 8013380:	e9c9 6b00 	strd	r6, fp, [r9]
 8013384:	e9cd 5425 	strd	r5, r4, [sp, #148]	; 0x94
 8013388:	f109 0908 	add.w	r9, r9, #8
 801338c:	ddf1      	ble.n	8013372 <_svfprintf_r+0xc52>
 801338e:	aa24      	add	r2, sp, #144	; 0x90
 8013390:	4641      	mov	r1, r8
 8013392:	4650      	mov	r0, sl
 8013394:	f004 fb88 	bl	8017aa8 <__ssprint_r>
 8013398:	2800      	cmp	r0, #0
 801339a:	f47f ab2a 	bne.w	80129f2 <_svfprintf_r+0x2d2>
 801339e:	f10d 099c 	add.w	r9, sp, #156	; 0x9c
 80133a2:	e9dd 5425 	ldrd	r5, r4, [sp, #148]	; 0x94
 80133a6:	e7e4      	b.n	8013372 <_svfprintf_r+0xc52>
 80133a8:	aa24      	add	r2, sp, #144	; 0x90
 80133aa:	ee19 1a10 	vmov	r1, s18
 80133ae:	4650      	mov	r0, sl
 80133b0:	f004 fb7a 	bl	8017aa8 <__ssprint_r>
 80133b4:	2800      	cmp	r0, #0
 80133b6:	f47f ab1c 	bne.w	80129f2 <_svfprintf_r+0x2d2>
 80133ba:	9c26      	ldr	r4, [sp, #152]	; 0x98
 80133bc:	f10d 099c 	add.w	r9, sp, #156	; 0x9c
 80133c0:	f7ff bb7d 	b.w	8012abe <_svfprintf_r+0x39e>
 80133c4:	f01b 0310 	ands.w	r3, fp, #16
 80133c8:	d169      	bne.n	801349e <_svfprintf_r+0xd7e>
 80133ca:	f01b 0240 	ands.w	r2, fp, #64	; 0x40
 80133ce:	f000 8364 	beq.w	8013a9a <_svfprintf_r+0x137a>
 80133d2:	990a      	ldr	r1, [sp, #40]	; 0x28
 80133d4:	461e      	mov	r6, r3
 80133d6:	2201      	movs	r2, #1
 80133d8:	f851 4b04 	ldr.w	r4, [r1], #4
 80133dc:	b2a4      	uxth	r4, r4
 80133de:	910a      	str	r1, [sp, #40]	; 0x28
 80133e0:	f7ff baba 	b.w	8012958 <_svfprintf_r+0x238>
 80133e4:	4264      	negs	r4, r4
 80133e6:	f04f 032d 	mov.w	r3, #45	; 0x2d
 80133ea:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80133ee:	f04f 0201 	mov.w	r2, #1
 80133f2:	eb66 0646 	sbc.w	r6, r6, r6, lsl #1
 80133f6:	f88d 3073 	strb.w	r3, [sp, #115]	; 0x73
 80133fa:	f7ff bab0 	b.w	801295e <_svfprintf_r+0x23e>
 80133fe:	aa24      	add	r2, sp, #144	; 0x90
 8013400:	ee19 1a10 	vmov	r1, s18
 8013404:	4650      	mov	r0, sl
 8013406:	f004 fb4f 	bl	8017aa8 <__ssprint_r>
 801340a:	2800      	cmp	r0, #0
 801340c:	f47f aaf1 	bne.w	80129f2 <_svfprintf_r+0x2d2>
 8013410:	f10d 099c 	add.w	r9, sp, #156	; 0x9c
 8013414:	e9dd 5425 	ldrd	r5, r4, [sp, #148]	; 0x94
 8013418:	e5fc      	b.n	8013014 <_svfprintf_r+0x8f4>
 801341a:	aa24      	add	r2, sp, #144	; 0x90
 801341c:	ee19 1a10 	vmov	r1, s18
 8013420:	4650      	mov	r0, sl
 8013422:	f004 fb41 	bl	8017aa8 <__ssprint_r>
 8013426:	2800      	cmp	r0, #0
 8013428:	f47f aae3 	bne.w	80129f2 <_svfprintf_r+0x2d2>
 801342c:	f10d 099c 	add.w	r9, sp, #156	; 0x9c
 8013430:	e9dd 5425 	ldrd	r5, r4, [sp, #148]	; 0x94
 8013434:	e5e1      	b.n	8012ffa <_svfprintf_r+0x8da>
 8013436:	9b03      	ldr	r3, [sp, #12]
 8013438:	07da      	lsls	r2, r3, #31
 801343a:	f57f ab54 	bpl.w	8012ae6 <_svfprintf_r+0x3c6>
 801343e:	e4f2      	b.n	8012e26 <_svfprintf_r+0x706>
 8013440:	f898 5000 	ldrb.w	r5, [r8]
 8013444:	930a      	str	r3, [sp, #40]	; 0x28
 8013446:	f7ff b9c5 	b.w	80127d4 <_svfprintf_r+0xb4>
 801344a:	2330      	movs	r3, #48	; 0x30
 801344c:	9909      	ldr	r1, [sp, #36]	; 0x24
 801344e:	3a02      	subs	r2, #2
 8013450:	f8cd b00c 	str.w	fp, [sp, #12]
 8013454:	f801 3c01 	strb.w	r3, [r1, #-1]
 8013458:	ab50      	add	r3, sp, #320	; 0x140
 801345a:	9209      	str	r2, [sp, #36]	; 0x24
 801345c:	1a9b      	subs	r3, r3, r2
 801345e:	9307      	str	r3, [sp, #28]
 8013460:	f7ff ba9b 	b.w	801299a <_svfprintf_r+0x27a>
 8013464:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013466:	9805      	ldr	r0, [sp, #20]
 8013468:	f853 1b04 	ldr.w	r1, [r3], #4
 801346c:	17c2      	asrs	r2, r0, #31
 801346e:	930a      	str	r3, [sp, #40]	; 0x28
 8013470:	e9c1 0200 	strd	r0, r2, [r1]
 8013474:	f7ff b980 	b.w	8012778 <_svfprintf_r+0x58>
 8013478:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801347a:	f853 4b04 	ldr.w	r4, [r3], #4
 801347e:	17e6      	asrs	r6, r4, #31
 8013480:	930a      	str	r3, [sp, #40]	; 0x28
 8013482:	4633      	mov	r3, r6
 8013484:	f7ff ba3a 	b.w	80128fc <_svfprintf_r+0x1dc>
 8013488:	0801a028 	.word	0x0801a028
 801348c:	0801a038 	.word	0x0801a038
 8013490:	2320      	movs	r3, #32
 8013492:	f898 5000 	ldrb.w	r5, [r8]
 8013496:	f88d 3073 	strb.w	r3, [sp, #115]	; 0x73
 801349a:	f7ff b99b 	b.w	80127d4 <_svfprintf_r+0xb4>
 801349e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80134a0:	2201      	movs	r2, #1
 80134a2:	f853 4b04 	ldr.w	r4, [r3], #4
 80134a6:	930a      	str	r3, [sp, #40]	; 0x28
 80134a8:	f7ff ba56 	b.w	8012958 <_svfprintf_r+0x238>
 80134ac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80134b0:	4602      	mov	r2, r0
 80134b2:	460b      	mov	r3, r1
 80134b4:	f7ed fef4 	bl	80012a0 <__aeabi_dcmpun>
 80134b8:	2800      	cmp	r0, #0
 80134ba:	f040 860c 	bne.w	80140d6 <_svfprintf_r+0x19b6>
 80134be:	f025 0320 	bic.w	r3, r5, #32
 80134c2:	2b41      	cmp	r3, #65	; 0x41
 80134c4:	9304      	str	r3, [sp, #16]
 80134c6:	f040 8321 	bne.w	8013b0c <_svfprintf_r+0x13ec>
 80134ca:	2330      	movs	r3, #48	; 0x30
 80134cc:	2d61      	cmp	r5, #97	; 0x61
 80134ce:	f88d 3074 	strb.w	r3, [sp, #116]	; 0x74
 80134d2:	bf0c      	ite	eq
 80134d4:	2378      	moveq	r3, #120	; 0x78
 80134d6:	2358      	movne	r3, #88	; 0x58
 80134d8:	2f63      	cmp	r7, #99	; 0x63
 80134da:	f88d 3075 	strb.w	r3, [sp, #117]	; 0x75
 80134de:	f300 8408 	bgt.w	8013cf2 <_svfprintf_r+0x15d2>
 80134e2:	ab37      	add	r3, sp, #220	; 0xdc
 80134e4:	9008      	str	r0, [sp, #32]
 80134e6:	9309      	str	r3, [sp, #36]	; 0x24
 80134e8:	e9dd 120e 	ldrd	r1, r2, [sp, #56]	; 0x38
 80134ec:	2a00      	cmp	r2, #0
 80134ee:	f280 855f 	bge.w	8013fb0 <_svfprintf_r+0x1890>
 80134f2:	e9dd 120e 	ldrd	r1, r2, [sp, #56]	; 0x38
 80134f6:	f102 4300 	add.w	r3, r2, #2147483648	; 0x80000000
 80134fa:	911a      	str	r1, [sp, #104]	; 0x68
 80134fc:	931b      	str	r3, [sp, #108]	; 0x6c
 80134fe:	232d      	movs	r3, #45	; 0x2d
 8013500:	9318      	str	r3, [sp, #96]	; 0x60
 8013502:	a81e      	add	r0, sp, #120	; 0x78
 8013504:	ed9d 0b1a 	vldr	d0, [sp, #104]	; 0x68
 8013508:	f004 f9d6 	bl	80178b8 <frexp>
 801350c:	2200      	movs	r2, #0
 801350e:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8013512:	ec51 0b10 	vmov	r0, r1, d0
 8013516:	f7ed f877 	bl	8000608 <__aeabi_dmul>
 801351a:	4602      	mov	r2, r0
 801351c:	460b      	mov	r3, r1
 801351e:	ec43 2b18 	vmov	d8, r2, r3
 8013522:	2200      	movs	r2, #0
 8013524:	2300      	movs	r3, #0
 8013526:	f7ed fad7 	bl	8000ad8 <__aeabi_dcmpeq>
 801352a:	b108      	cbz	r0, 8013530 <_svfprintf_r+0xe10>
 801352c:	2301      	movs	r3, #1
 801352e:	931e      	str	r3, [sp, #120]	; 0x78
 8013530:	4ab5      	ldr	r2, [pc, #724]	; (8013808 <_svfprintf_r+0x10e8>)
 8013532:	1e7c      	subs	r4, r7, #1
 8013534:	4bb5      	ldr	r3, [pc, #724]	; (801380c <_svfprintf_r+0x10ec>)
 8013536:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 801353a:	2d61      	cmp	r5, #97	; 0x61
 801353c:	bf18      	it	ne
 801353e:	461a      	movne	r2, r3
 8013540:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 8013544:	ec57 6b18 	vmov	r6, r7, d8
 8013548:	4690      	mov	r8, r2
 801354a:	ee08 aa10 	vmov	s16, sl
 801354e:	920b      	str	r2, [sp, #44]	; 0x2c
 8013550:	e9cd 950c 	strd	r9, r5, [sp, #48]	; 0x30
 8013554:	e004      	b.n	8013560 <_svfprintf_r+0xe40>
 8013556:	2200      	movs	r2, #0
 8013558:	2300      	movs	r3, #0
 801355a:	f7ed fabd 	bl	8000ad8 <__aeabi_dcmpeq>
 801355e:	b9f0      	cbnz	r0, 801359e <_svfprintf_r+0xe7e>
 8013560:	2200      	movs	r2, #0
 8013562:	4bab      	ldr	r3, [pc, #684]	; (8013810 <_svfprintf_r+0x10f0>)
 8013564:	4630      	mov	r0, r6
 8013566:	4639      	mov	r1, r7
 8013568:	f7ed f84e 	bl	8000608 <__aeabi_dmul>
 801356c:	460f      	mov	r7, r1
 801356e:	4606      	mov	r6, r0
 8013570:	f7ed fae4 	bl	8000b3c <__aeabi_d2iz>
 8013574:	4605      	mov	r5, r0
 8013576:	f7ec ffdd 	bl	8000534 <__aeabi_i2d>
 801357a:	460b      	mov	r3, r1
 801357c:	4602      	mov	r2, r0
 801357e:	4639      	mov	r1, r7
 8013580:	4630      	mov	r0, r6
 8013582:	f7ec fe89 	bl	8000298 <__aeabi_dsub>
 8013586:	f818 3005 	ldrb.w	r3, [r8, r5]
 801358a:	46da      	mov	sl, fp
 801358c:	46a1      	mov	r9, r4
 801358e:	f80b 3b01 	strb.w	r3, [fp], #1
 8013592:	1c63      	adds	r3, r4, #1
 8013594:	4606      	mov	r6, r0
 8013596:	460f      	mov	r7, r1
 8013598:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 801359c:	d1db      	bne.n	8013556 <_svfprintf_r+0xe36>
 801359e:	2200      	movs	r2, #0
 80135a0:	4b9c      	ldr	r3, [pc, #624]	; (8013814 <_svfprintf_r+0x10f4>)
 80135a2:	4630      	mov	r0, r6
 80135a4:	4639      	mov	r1, r7
 80135a6:	462c      	mov	r4, r5
 80135a8:	f8cd 901c 	str.w	r9, [sp, #28]
 80135ac:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80135ae:	f8dd 9030 	ldr.w	r9, [sp, #48]	; 0x30
 80135b2:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
 80135b6:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 80135ba:	ee18 aa10 	vmov	sl, s16
 80135be:	f7ed fab3 	bl	8000b28 <__aeabi_dcmpgt>
 80135c2:	2800      	cmp	r0, #0
 80135c4:	f040 853d 	bne.w	8014042 <_svfprintf_r+0x1922>
 80135c8:	4630      	mov	r0, r6
 80135ca:	4639      	mov	r1, r7
 80135cc:	2200      	movs	r2, #0
 80135ce:	4b91      	ldr	r3, [pc, #580]	; (8013814 <_svfprintf_r+0x10f4>)
 80135d0:	f7ed fa82 	bl	8000ad8 <__aeabi_dcmpeq>
 80135d4:	b118      	cbz	r0, 80135de <_svfprintf_r+0xebe>
 80135d6:	4623      	mov	r3, r4
 80135d8:	07dc      	lsls	r4, r3, #31
 80135da:	f100 8532 	bmi.w	8014042 <_svfprintf_r+0x1922>
 80135de:	9b07      	ldr	r3, [sp, #28]
 80135e0:	2b00      	cmp	r3, #0
 80135e2:	db07      	blt.n	80135f4 <_svfprintf_r+0xed4>
 80135e4:	9b07      	ldr	r3, [sp, #28]
 80135e6:	2230      	movs	r2, #48	; 0x30
 80135e8:	3301      	adds	r3, #1
 80135ea:	445b      	add	r3, fp
 80135ec:	f80b 2b01 	strb.w	r2, [fp], #1
 80135f0:	455b      	cmp	r3, fp
 80135f2:	d1fb      	bne.n	80135ec <_svfprintf_r+0xecc>
 80135f4:	9b03      	ldr	r3, [sp, #12]
 80135f6:	f043 0302 	orr.w	r3, r3, #2
 80135fa:	9303      	str	r3, [sp, #12]
 80135fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80135fe:	ebab 0303 	sub.w	r3, fp, r3
 8013602:	930d      	str	r3, [sp, #52]	; 0x34
 8013604:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8013606:	930b      	str	r3, [sp, #44]	; 0x2c
 8013608:	e2c4      	b.n	8013b94 <_svfprintf_r+0x1474>
 801360a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801360c:	f853 4b04 	ldr.w	r4, [r3], #4
 8013610:	930a      	str	r3, [sp, #40]	; 0x28
 8013612:	f7ff b99d 	b.w	8012950 <_svfprintf_r+0x230>
 8013616:	f8dd b00c 	ldr.w	fp, [sp, #12]
 801361a:	f7ff bb3c 	b.w	8012c96 <_svfprintf_r+0x576>
 801361e:	4b7a      	ldr	r3, [pc, #488]	; (8013808 <_svfprintf_r+0x10e8>)
 8013620:	9313      	str	r3, [sp, #76]	; 0x4c
 8013622:	9b03      	ldr	r3, [sp, #12]
 8013624:	f013 0620 	ands.w	r6, r3, #32
 8013628:	f000 80d9 	beq.w	80137de <_svfprintf_r+0x10be>
 801362c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801362e:	3307      	adds	r3, #7
 8013630:	f023 0307 	bic.w	r3, r3, #7
 8013634:	685e      	ldr	r6, [r3, #4]
 8013636:	f853 4b08 	ldr.w	r4, [r3], #8
 801363a:	930a      	str	r3, [sp, #40]	; 0x28
 801363c:	ea54 0306 	orrs.w	r3, r4, r6
 8013640:	d00a      	beq.n	8013658 <_svfprintf_r+0xf38>
 8013642:	9b03      	ldr	r3, [sp, #12]
 8013644:	07da      	lsls	r2, r3, #31
 8013646:	d507      	bpl.n	8013658 <_svfprintf_r+0xf38>
 8013648:	f043 0302 	orr.w	r3, r3, #2
 801364c:	f88d 5075 	strb.w	r5, [sp, #117]	; 0x75
 8013650:	9303      	str	r3, [sp, #12]
 8013652:	2330      	movs	r3, #48	; 0x30
 8013654:	f88d 3074 	strb.w	r3, [sp, #116]	; 0x74
 8013658:	9b03      	ldr	r3, [sp, #12]
 801365a:	2202      	movs	r2, #2
 801365c:	f423 6b80 	bic.w	fp, r3, #1024	; 0x400
 8013660:	f7ff b97a 	b.w	8012958 <_svfprintf_r+0x238>
 8013664:	4b69      	ldr	r3, [pc, #420]	; (801380c <_svfprintf_r+0x10ec>)
 8013666:	9313      	str	r3, [sp, #76]	; 0x4c
 8013668:	e7db      	b.n	8013622 <_svfprintf_r+0xf02>
 801366a:	f043 0320 	orr.w	r3, r3, #32
 801366e:	f898 5001 	ldrb.w	r5, [r8, #1]
 8013672:	f108 0801 	add.w	r8, r8, #1
 8013676:	9303      	str	r3, [sp, #12]
 8013678:	f7ff b8ac 	b.w	80127d4 <_svfprintf_r+0xb4>
 801367c:	aa24      	add	r2, sp, #144	; 0x90
 801367e:	ee19 1a10 	vmov	r1, s18
 8013682:	4650      	mov	r0, sl
 8013684:	f004 fa10 	bl	8017aa8 <__ssprint_r>
 8013688:	2800      	cmp	r0, #0
 801368a:	f47f a9b2 	bne.w	80129f2 <_svfprintf_r+0x2d2>
 801368e:	9c26      	ldr	r4, [sp, #152]	; 0x98
 8013690:	f10d 099c 	add.w	r9, sp, #156	; 0x9c
 8013694:	f7ff bbd5 	b.w	8012e42 <_svfprintf_r+0x722>
 8013698:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 801369c:	f898 5001 	ldrb.w	r5, [r8, #1]
 80136a0:	f108 0801 	add.w	r8, r8, #1
 80136a4:	9303      	str	r3, [sp, #12]
 80136a6:	f7ff b895 	b.w	80127d4 <_svfprintf_r+0xb4>
 80136aa:	2140      	movs	r1, #64	; 0x40
 80136ac:	4638      	mov	r0, r7
 80136ae:	f7fe f9f1 	bl	8011a94 <_malloc_r>
 80136b2:	6020      	str	r0, [r4, #0]
 80136b4:	6120      	str	r0, [r4, #16]
 80136b6:	2800      	cmp	r0, #0
 80136b8:	f000 8561 	beq.w	801417e <_svfprintf_r+0x1a5e>
 80136bc:	2340      	movs	r3, #64	; 0x40
 80136be:	6163      	str	r3, [r4, #20]
 80136c0:	f7ff b848 	b.w	8012754 <_svfprintf_r+0x34>
 80136c4:	2d10      	cmp	r5, #16
 80136c6:	9b25      	ldr	r3, [sp, #148]	; 0x94
 80136c8:	4e53      	ldr	r6, [pc, #332]	; (8013818 <_svfprintf_r+0x10f8>)
 80136ca:	f340 82d0 	ble.w	8013c6e <_svfprintf_r+0x154e>
 80136ce:	2710      	movs	r7, #16
 80136d0:	ee19 ba10 	vmov	fp, s18
 80136d4:	e003      	b.n	80136de <_svfprintf_r+0xfbe>
 80136d6:	3d10      	subs	r5, #16
 80136d8:	2d10      	cmp	r5, #16
 80136da:	f340 82c8 	ble.w	8013c6e <_svfprintf_r+0x154e>
 80136de:	3301      	adds	r3, #1
 80136e0:	3410      	adds	r4, #16
 80136e2:	2b07      	cmp	r3, #7
 80136e4:	e9c9 6700 	strd	r6, r7, [r9]
 80136e8:	e9cd 3425 	strd	r3, r4, [sp, #148]	; 0x94
 80136ec:	f109 0908 	add.w	r9, r9, #8
 80136f0:	ddf1      	ble.n	80136d6 <_svfprintf_r+0xfb6>
 80136f2:	aa24      	add	r2, sp, #144	; 0x90
 80136f4:	4659      	mov	r1, fp
 80136f6:	4650      	mov	r0, sl
 80136f8:	f004 f9d6 	bl	8017aa8 <__ssprint_r>
 80136fc:	2800      	cmp	r0, #0
 80136fe:	f47f a978 	bne.w	80129f2 <_svfprintf_r+0x2d2>
 8013702:	f10d 099c 	add.w	r9, sp, #156	; 0x9c
 8013706:	e9dd 3425 	ldrd	r3, r4, [sp, #148]	; 0x94
 801370a:	e7e4      	b.n	80136d6 <_svfprintf_r+0xfb6>
 801370c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801370e:	4637      	mov	r7, r6
 8013710:	940a      	str	r4, [sp, #40]	; 0x28
 8013712:	f7fe ffd5 	bl	80126c0 <strlen>
 8013716:	ea20 73e0 	bic.w	r3, r0, r0, asr #31
 801371a:	f89d 2073 	ldrb.w	r2, [sp, #115]	; 0x73
 801371e:	9007      	str	r0, [sp, #28]
 8013720:	9608      	str	r6, [sp, #32]
 8013722:	9610      	str	r6, [sp, #64]	; 0x40
 8013724:	9304      	str	r3, [sp, #16]
 8013726:	e9cd 660b 	strd	r6, r6, [sp, #44]	; 0x2c
 801372a:	f7ff b942 	b.w	80129b2 <_svfprintf_r+0x292>
 801372e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013730:	2b00      	cmp	r3, #0
 8013732:	dc0b      	bgt.n	801374c <_svfprintf_r+0x102c>
 8013734:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8013736:	2b00      	cmp	r3, #0
 8013738:	dc08      	bgt.n	801374c <_svfprintf_r+0x102c>
 801373a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801373c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801373e:	4413      	add	r3, r2
 8013740:	9307      	str	r3, [sp, #28]
 8013742:	9b07      	ldr	r3, [sp, #28]
 8013744:	459b      	cmp	fp, r3
 8013746:	bf28      	it	cs
 8013748:	469b      	movcs	fp, r3
 801374a:	e585      	b.n	8013258 <_svfprintf_r+0xb38>
 801374c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801374e:	4620      	mov	r0, r4
 8013750:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8013752:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8013754:	4413      	add	r3, r2
 8013756:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 801375a:	4f2f      	ldr	r7, [pc, #188]	; (8013818 <_svfprintf_r+0x10f8>)
 801375c:	930b      	str	r3, [sp, #44]	; 0x2c
 801375e:	464b      	mov	r3, r9
 8013760:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8013764:	ee19 9a10 	vmov	r9, s18
 8013768:	2c00      	cmp	r4, #0
 801376a:	d042      	beq.n	80137f2 <_svfprintf_r+0x10d2>
 801376c:	3c01      	subs	r4, #1
 801376e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8013770:	9916      	ldr	r1, [sp, #88]	; 0x58
 8013772:	4410      	add	r0, r2
 8013774:	e9c3 1200 	strd	r1, r2, [r3]
 8013778:	9a25      	ldr	r2, [sp, #148]	; 0x94
 801377a:	9026      	str	r0, [sp, #152]	; 0x98
 801377c:	3201      	adds	r2, #1
 801377e:	2a07      	cmp	r2, #7
 8013780:	9225      	str	r2, [sp, #148]	; 0x94
 8013782:	f300 8085 	bgt.w	8013890 <_svfprintf_r+0x1170>
 8013786:	3308      	adds	r3, #8
 8013788:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801378a:	f898 2000 	ldrb.w	r2, [r8]
 801378e:	eba1 060b 	sub.w	r6, r1, fp
 8013792:	9107      	str	r1, [sp, #28]
 8013794:	4296      	cmp	r6, r2
 8013796:	bfa8      	it	ge
 8013798:	4616      	movge	r6, r2
 801379a:	2e00      	cmp	r6, #0
 801379c:	dd0c      	ble.n	80137b8 <_svfprintf_r+0x1098>
 801379e:	9a25      	ldr	r2, [sp, #148]	; 0x94
 80137a0:	4430      	add	r0, r6
 80137a2:	3201      	adds	r2, #1
 80137a4:	9026      	str	r0, [sp, #152]	; 0x98
 80137a6:	2a07      	cmp	r2, #7
 80137a8:	9225      	str	r2, [sp, #148]	; 0x94
 80137aa:	e9c3 b600 	strd	fp, r6, [r3]
 80137ae:	f300 8131 	bgt.w	8013a14 <_svfprintf_r+0x12f4>
 80137b2:	3308      	adds	r3, #8
 80137b4:	f898 2000 	ldrb.w	r2, [r8]
 80137b8:	2e00      	cmp	r6, #0
 80137ba:	bfac      	ite	ge
 80137bc:	1b95      	subge	r5, r2, r6
 80137be:	4615      	movlt	r5, r2
 80137c0:	2d00      	cmp	r5, #0
 80137c2:	dc1c      	bgt.n	80137fe <_svfprintf_r+0x10de>
 80137c4:	4493      	add	fp, r2
 80137c6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80137c8:	2a00      	cmp	r2, #0
 80137ca:	dccd      	bgt.n	8013768 <_svfprintf_r+0x1048>
 80137cc:	2c00      	cmp	r4, #0
 80137ce:	dccb      	bgt.n	8013768 <_svfprintf_r+0x1048>
 80137d0:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80137d4:	4604      	mov	r4, r0
 80137d6:	4699      	mov	r9, r3
 80137d8:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
 80137dc:	e7b1      	b.n	8013742 <_svfprintf_r+0x1022>
 80137de:	9b03      	ldr	r3, [sp, #12]
 80137e0:	f013 0310 	ands.w	r3, r3, #16
 80137e4:	f000 8093 	beq.w	801390e <_svfprintf_r+0x11ee>
 80137e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80137ea:	f853 4b04 	ldr.w	r4, [r3], #4
 80137ee:	930a      	str	r3, [sp, #40]	; 0x28
 80137f0:	e724      	b.n	801363c <_svfprintf_r+0xf1c>
 80137f2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80137f4:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 80137f8:	3a01      	subs	r2, #1
 80137fa:	920c      	str	r2, [sp, #48]	; 0x30
 80137fc:	e7b7      	b.n	801376e <_svfprintf_r+0x104e>
 80137fe:	2d10      	cmp	r5, #16
 8013800:	9a25      	ldr	r2, [sp, #148]	; 0x94
 8013802:	dd26      	ble.n	8013852 <_svfprintf_r+0x1132>
 8013804:	2610      	movs	r6, #16
 8013806:	e00c      	b.n	8013822 <_svfprintf_r+0x1102>
 8013808:	08019ff4 	.word	0x08019ff4
 801380c:	0801a008 	.word	0x0801a008
 8013810:	40300000 	.word	0x40300000
 8013814:	3fe00000 	.word	0x3fe00000
 8013818:	0801a038 	.word	0x0801a038
 801381c:	3d10      	subs	r5, #16
 801381e:	2d10      	cmp	r5, #16
 8013820:	dd17      	ble.n	8013852 <_svfprintf_r+0x1132>
 8013822:	3201      	adds	r2, #1
 8013824:	3010      	adds	r0, #16
 8013826:	2a07      	cmp	r2, #7
 8013828:	e9c3 7600 	strd	r7, r6, [r3]
 801382c:	e9cd 2025 	strd	r2, r0, [sp, #148]	; 0x94
 8013830:	f103 0308 	add.w	r3, r3, #8
 8013834:	ddf2      	ble.n	801381c <_svfprintf_r+0x10fc>
 8013836:	aa24      	add	r2, sp, #144	; 0x90
 8013838:	4649      	mov	r1, r9
 801383a:	4650      	mov	r0, sl
 801383c:	f004 f934 	bl	8017aa8 <__ssprint_r>
 8013840:	2800      	cmp	r0, #0
 8013842:	f47f a8d6 	bne.w	80129f2 <_svfprintf_r+0x2d2>
 8013846:	3d10      	subs	r5, #16
 8013848:	ab27      	add	r3, sp, #156	; 0x9c
 801384a:	2d10      	cmp	r5, #16
 801384c:	e9dd 2025 	ldrd	r2, r0, [sp, #148]	; 0x94
 8013850:	dce7      	bgt.n	8013822 <_svfprintf_r+0x1102>
 8013852:	3201      	adds	r2, #1
 8013854:	4428      	add	r0, r5
 8013856:	605d      	str	r5, [r3, #4]
 8013858:	2a07      	cmp	r2, #7
 801385a:	601f      	str	r7, [r3, #0]
 801385c:	e9cd 2025 	strd	r2, r0, [sp, #148]	; 0x94
 8013860:	f300 8326 	bgt.w	8013eb0 <_svfprintf_r+0x1790>
 8013864:	3308      	adds	r3, #8
 8013866:	f898 2000 	ldrb.w	r2, [r8]
 801386a:	e7ab      	b.n	80137c4 <_svfprintf_r+0x10a4>
 801386c:	aa24      	add	r2, sp, #144	; 0x90
 801386e:	ee19 1a10 	vmov	r1, s18
 8013872:	4650      	mov	r0, sl
 8013874:	9318      	str	r3, [sp, #96]	; 0x60
 8013876:	f004 f917 	bl	8017aa8 <__ssprint_r>
 801387a:	2800      	cmp	r0, #0
 801387c:	f47f a8b9 	bne.w	80129f2 <_svfprintf_r+0x2d2>
 8013880:	f89d 2073 	ldrb.w	r2, [sp, #115]	; 0x73
 8013884:	f10d 099c 	add.w	r9, sp, #156	; 0x9c
 8013888:	9c26      	ldr	r4, [sp, #152]	; 0x98
 801388a:	9b18      	ldr	r3, [sp, #96]	; 0x60
 801388c:	f7ff b8eb 	b.w	8012a66 <_svfprintf_r+0x346>
 8013890:	aa24      	add	r2, sp, #144	; 0x90
 8013892:	4649      	mov	r1, r9
 8013894:	4650      	mov	r0, sl
 8013896:	f004 f907 	bl	8017aa8 <__ssprint_r>
 801389a:	2800      	cmp	r0, #0
 801389c:	f47f a8a9 	bne.w	80129f2 <_svfprintf_r+0x2d2>
 80138a0:	9826      	ldr	r0, [sp, #152]	; 0x98
 80138a2:	ab27      	add	r3, sp, #156	; 0x9c
 80138a4:	e770      	b.n	8013788 <_svfprintf_r+0x1068>
 80138a6:	9b25      	ldr	r3, [sp, #148]	; 0x94
 80138a8:	3401      	adds	r4, #1
 80138aa:	4996      	ldr	r1, [pc, #600]	; (8013b04 <_svfprintf_r+0x13e4>)
 80138ac:	3301      	adds	r3, #1
 80138ae:	9426      	str	r4, [sp, #152]	; 0x98
 80138b0:	f8c9 1000 	str.w	r1, [r9]
 80138b4:	2101      	movs	r1, #1
 80138b6:	2b07      	cmp	r3, #7
 80138b8:	9325      	str	r3, [sp, #148]	; 0x94
 80138ba:	f8c9 1004 	str.w	r1, [r9, #4]
 80138be:	f300 81e4 	bgt.w	8013c8a <_svfprintf_r+0x156a>
 80138c2:	f109 0908 	add.w	r9, r9, #8
 80138c6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80138c8:	4313      	orrs	r3, r2
 80138ca:	f000 82df 	beq.w	8013e8c <_svfprintf_r+0x176c>
 80138ce:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80138d0:	9912      	ldr	r1, [sp, #72]	; 0x48
 80138d2:	441c      	add	r4, r3
 80138d4:	e9c9 1300 	strd	r1, r3, [r9]
 80138d8:	9b25      	ldr	r3, [sp, #148]	; 0x94
 80138da:	9426      	str	r4, [sp, #152]	; 0x98
 80138dc:	3301      	adds	r3, #1
 80138de:	2b07      	cmp	r3, #7
 80138e0:	9325      	str	r3, [sp, #148]	; 0x94
 80138e2:	f300 82b2 	bgt.w	8013e4a <_svfprintf_r+0x172a>
 80138e6:	f109 0908 	add.w	r9, r9, #8
 80138ea:	2a00      	cmp	r2, #0
 80138ec:	f2c0 833e 	blt.w	8013f6c <_svfprintf_r+0x184c>
 80138f0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80138f2:	3301      	adds	r3, #1
 80138f4:	f8c9 2000 	str.w	r2, [r9]
 80138f8:	2b07      	cmp	r3, #7
 80138fa:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80138fc:	4414      	add	r4, r2
 80138fe:	f8c9 2004 	str.w	r2, [r9, #4]
 8013902:	e9cd 3425 	strd	r3, r4, [sp, #148]	; 0x94
 8013906:	f77f a8ec 	ble.w	8012ae2 <_svfprintf_r+0x3c2>
 801390a:	f7ff bbab 	b.w	8013064 <_svfprintf_r+0x944>
 801390e:	9a03      	ldr	r2, [sp, #12]
 8013910:	f012 0240 	ands.w	r2, r2, #64	; 0x40
 8013914:	f000 80ce 	beq.w	8013ab4 <_svfprintf_r+0x1394>
 8013918:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801391a:	461e      	mov	r6, r3
 801391c:	f852 4b04 	ldr.w	r4, [r2], #4
 8013920:	b2a4      	uxth	r4, r4
 8013922:	920a      	str	r2, [sp, #40]	; 0x28
 8013924:	e68a      	b.n	801363c <_svfprintf_r+0xf1c>
 8013926:	aa24      	add	r2, sp, #144	; 0x90
 8013928:	ee19 1a10 	vmov	r1, s18
 801392c:	4650      	mov	r0, sl
 801392e:	f004 f8bb 	bl	8017aa8 <__ssprint_r>
 8013932:	2800      	cmp	r0, #0
 8013934:	f47f a85d 	bne.w	80129f2 <_svfprintf_r+0x2d2>
 8013938:	9c26      	ldr	r4, [sp, #152]	; 0x98
 801393a:	f10d 099c 	add.w	r9, sp, #156	; 0x9c
 801393e:	f7ff ba6d 	b.w	8012e1c <_svfprintf_r+0x6fc>
 8013942:	3301      	adds	r3, #1
 8013944:	442c      	add	r4, r5
 8013946:	f8c9 6000 	str.w	r6, [r9]
 801394a:	2b07      	cmp	r3, #7
 801394c:	f8c9 5004 	str.w	r5, [r9, #4]
 8013950:	e9cd 3425 	strd	r3, r4, [sp, #148]	; 0x94
 8013954:	f77f a8c5 	ble.w	8012ae2 <_svfprintf_r+0x3c2>
 8013958:	f7ff bb84 	b.w	8013064 <_svfprintf_r+0x944>
 801395c:	f40b 6380 	and.w	r3, fp, #1024	; 0x400
 8013960:	2200      	movs	r2, #0
 8013962:	a950      	add	r1, sp, #320	; 0x140
 8013964:	ee08 aa10 	vmov	s16, sl
 8013968:	9503      	str	r5, [sp, #12]
 801396a:	9707      	str	r7, [sp, #28]
 801396c:	460d      	mov	r5, r1
 801396e:	f8cd 8020 	str.w	r8, [sp, #32]
 8013972:	4617      	mov	r7, r2
 8013974:	f8dd a05c 	ldr.w	sl, [sp, #92]	; 0x5c
 8013978:	4698      	mov	r8, r3
 801397a:	f8cd b010 	str.w	fp, [sp, #16]
 801397e:	e00c      	b.n	801399a <_svfprintf_r+0x127a>
 8013980:	2300      	movs	r3, #0
 8013982:	4620      	mov	r0, r4
 8013984:	4631      	mov	r1, r6
 8013986:	220a      	movs	r2, #10
 8013988:	f7ed f950 	bl	8000c2c <__aeabi_uldivmod>
 801398c:	2c0a      	cmp	r4, #10
 801398e:	f176 0300 	sbcs.w	r3, r6, #0
 8013992:	d31c      	bcc.n	80139ce <_svfprintf_r+0x12ae>
 8013994:	4604      	mov	r4, r0
 8013996:	460e      	mov	r6, r1
 8013998:	465d      	mov	r5, fp
 801399a:	4620      	mov	r0, r4
 801399c:	4631      	mov	r1, r6
 801399e:	220a      	movs	r2, #10
 80139a0:	2300      	movs	r3, #0
 80139a2:	f7ed f943 	bl	8000c2c <__aeabi_uldivmod>
 80139a6:	3230      	adds	r2, #48	; 0x30
 80139a8:	f105 3bff 	add.w	fp, r5, #4294967295	; 0xffffffff
 80139ac:	3701      	adds	r7, #1
 80139ae:	f805 2c01 	strb.w	r2, [r5, #-1]
 80139b2:	f1b8 0f00 	cmp.w	r8, #0
 80139b6:	d0e3      	beq.n	8013980 <_svfprintf_r+0x1260>
 80139b8:	f89a 3000 	ldrb.w	r3, [sl]
 80139bc:	42bb      	cmp	r3, r7
 80139be:	d1df      	bne.n	8013980 <_svfprintf_r+0x1260>
 80139c0:	2bff      	cmp	r3, #255	; 0xff
 80139c2:	d0dd      	beq.n	8013980 <_svfprintf_r+0x1260>
 80139c4:	2c0a      	cmp	r4, #10
 80139c6:	f176 0300 	sbcs.w	r3, r6, #0
 80139ca:	f080 827e 	bcs.w	8013eca <_svfprintf_r+0x17aa>
 80139ce:	465a      	mov	r2, fp
 80139d0:	ab50      	add	r3, sp, #320	; 0x140
 80139d2:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
 80139d6:	1a9b      	subs	r3, r3, r2
 80139d8:	f8dd b010 	ldr.w	fp, [sp, #16]
 80139dc:	9d03      	ldr	r5, [sp, #12]
 80139de:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 80139e2:	ee18 aa10 	vmov	sl, s16
 80139e6:	970d      	str	r7, [sp, #52]	; 0x34
 80139e8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80139ec:	9f07      	ldr	r7, [sp, #28]
 80139ee:	f8cd b00c 	str.w	fp, [sp, #12]
 80139f2:	9307      	str	r3, [sp, #28]
 80139f4:	f7fe bfd1 	b.w	801299a <_svfprintf_r+0x27a>
 80139f8:	aa24      	add	r2, sp, #144	; 0x90
 80139fa:	ee19 1a10 	vmov	r1, s18
 80139fe:	4650      	mov	r0, sl
 8013a00:	f004 f852 	bl	8017aa8 <__ssprint_r>
 8013a04:	2800      	cmp	r0, #0
 8013a06:	f47e aff4 	bne.w	80129f2 <_svfprintf_r+0x2d2>
 8013a0a:	9c26      	ldr	r4, [sp, #152]	; 0x98
 8013a0c:	f10d 099c 	add.w	r9, sp, #156	; 0x9c
 8013a10:	f7ff b850 	b.w	8012ab4 <_svfprintf_r+0x394>
 8013a14:	aa24      	add	r2, sp, #144	; 0x90
 8013a16:	4649      	mov	r1, r9
 8013a18:	4650      	mov	r0, sl
 8013a1a:	f004 f845 	bl	8017aa8 <__ssprint_r>
 8013a1e:	2800      	cmp	r0, #0
 8013a20:	f47e afe7 	bne.w	80129f2 <_svfprintf_r+0x2d2>
 8013a24:	f898 2000 	ldrb.w	r2, [r8]
 8013a28:	ab27      	add	r3, sp, #156	; 0x9c
 8013a2a:	9826      	ldr	r0, [sp, #152]	; 0x98
 8013a2c:	e6c4      	b.n	80137b8 <_svfprintf_r+0x1098>
 8013a2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013a30:	9905      	ldr	r1, [sp, #20]
 8013a32:	f853 2b04 	ldr.w	r2, [r3], #4
 8013a36:	6011      	str	r1, [r2, #0]
 8013a38:	930a      	str	r3, [sp, #40]	; 0x28
 8013a3a:	f7fe be9d 	b.w	8012778 <_svfprintf_r+0x58>
 8013a3e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8013a40:	2b00      	cmp	r3, #0
 8013a42:	f43e afdc 	beq.w	80129fe <_svfprintf_r+0x2de>
 8013a46:	ee19 4a10 	vmov	r4, s18
 8013a4a:	aa24      	add	r2, sp, #144	; 0x90
 8013a4c:	ee19 1a10 	vmov	r1, s18
 8013a50:	4650      	mov	r0, sl
 8013a52:	f004 f829 	bl	8017aa8 <__ssprint_r>
 8013a56:	89a3      	ldrh	r3, [r4, #12]
 8013a58:	f7fe bfd4 	b.w	8012a04 <_svfprintf_r+0x2e4>
 8013a5c:	2f06      	cmp	r7, #6
 8013a5e:	463b      	mov	r3, r7
 8013a60:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013a62:	bf28      	it	cs
 8013a64:	2306      	movcs	r3, #6
 8013a66:	940a      	str	r4, [sp, #40]	; 0x28
 8013a68:	4617      	mov	r7, r2
 8013a6a:	9210      	str	r2, [sp, #64]	; 0x40
 8013a6c:	9304      	str	r3, [sp, #16]
 8013a6e:	e9cd 3207 	strd	r3, r2, [sp, #28]
 8013a72:	4b25      	ldr	r3, [pc, #148]	; (8013b08 <_svfprintf_r+0x13e8>)
 8013a74:	e9cd 220b 	strd	r2, r2, [sp, #44]	; 0x2c
 8013a78:	9309      	str	r3, [sp, #36]	; 0x24
 8013a7a:	f7fe bf9a 	b.w	80129b2 <_svfprintf_r+0x292>
 8013a7e:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8013a82:	3501      	adds	r5, #1
 8013a84:	443c      	add	r4, r7
 8013a86:	f8c9 6000 	str.w	r6, [r9]
 8013a8a:	2d07      	cmp	r5, #7
 8013a8c:	f8c9 7004 	str.w	r7, [r9, #4]
 8013a90:	e9cd 5425 	strd	r5, r4, [sp, #148]	; 0x94
 8013a94:	f77f aad7 	ble.w	8013046 <_svfprintf_r+0x926>
 8013a98:	e449      	b.n	801332e <_svfprintf_r+0xc0e>
 8013a9a:	f41b 7600 	ands.w	r6, fp, #512	; 0x200
 8013a9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013aa0:	f000 8114 	beq.w	8013ccc <_svfprintf_r+0x15ac>
 8013aa4:	f853 4b04 	ldr.w	r4, [r3], #4
 8013aa8:	4616      	mov	r6, r2
 8013aaa:	2201      	movs	r2, #1
 8013aac:	b2e4      	uxtb	r4, r4
 8013aae:	930a      	str	r3, [sp, #40]	; 0x28
 8013ab0:	f7fe bf52 	b.w	8012958 <_svfprintf_r+0x238>
 8013ab4:	9b03      	ldr	r3, [sp, #12]
 8013ab6:	f413 7600 	ands.w	r6, r3, #512	; 0x200
 8013aba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013abc:	f000 8110 	beq.w	8013ce0 <_svfprintf_r+0x15c0>
 8013ac0:	f853 4b04 	ldr.w	r4, [r3], #4
 8013ac4:	4616      	mov	r6, r2
 8013ac6:	b2e4      	uxtb	r4, r4
 8013ac8:	930a      	str	r3, [sp, #40]	; 0x28
 8013aca:	e5b7      	b.n	801363c <_svfprintf_r+0xf1c>
 8013acc:	9b03      	ldr	r3, [sp, #12]
 8013ace:	f413 7f00 	tst.w	r3, #512	; 0x200
 8013ad2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013ad4:	f853 4b04 	ldr.w	r4, [r3], #4
 8013ad8:	930a      	str	r3, [sp, #40]	; 0x28
 8013ada:	f000 80fd 	beq.w	8013cd8 <_svfprintf_r+0x15b8>
 8013ade:	f344 16c0 	sbfx	r6, r4, #7, #1
 8013ae2:	b264      	sxtb	r4, r4
 8013ae4:	4633      	mov	r3, r6
 8013ae6:	f7fe bf09 	b.w	80128fc <_svfprintf_r+0x1dc>
 8013aea:	9b03      	ldr	r3, [sp, #12]
 8013aec:	f413 7600 	ands.w	r6, r3, #512	; 0x200
 8013af0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013af2:	f000 80f9 	beq.w	8013ce8 <_svfprintf_r+0x15c8>
 8013af6:	f853 4b04 	ldr.w	r4, [r3], #4
 8013afa:	4616      	mov	r6, r2
 8013afc:	b2e4      	uxtb	r4, r4
 8013afe:	930a      	str	r3, [sp, #40]	; 0x28
 8013b00:	f7fe bf26 	b.w	8012950 <_svfprintf_r+0x230>
 8013b04:	0801a024 	.word	0x0801a024
 8013b08:	0801a01c 	.word	0x0801a01c
 8013b0c:	1c7a      	adds	r2, r7, #1
 8013b0e:	f000 80fc 	beq.w	8013d0a <_svfprintf_r+0x15ea>
 8013b12:	9b04      	ldr	r3, [sp, #16]
 8013b14:	2b47      	cmp	r3, #71	; 0x47
 8013b16:	f040 80f9 	bne.w	8013d0c <_svfprintf_r+0x15ec>
 8013b1a:	2f00      	cmp	r7, #0
 8013b1c:	f040 80f6 	bne.w	8013d0c <_svfprintf_r+0x15ec>
 8013b20:	9a03      	ldr	r2, [sp, #12]
 8013b22:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	; 0x38
 8013b26:	f442 7680 	orr.w	r6, r2, #256	; 0x100
 8013b2a:	4663      	mov	r3, ip
 8013b2c:	2b00      	cmp	r3, #0
 8013b2e:	f2c0 82a3 	blt.w	8014078 <_svfprintf_r+0x1958>
 8013b32:	2701      	movs	r7, #1
 8013b34:	9018      	str	r0, [sp, #96]	; 0x60
 8013b36:	463c      	mov	r4, r7
 8013b38:	ec4c bb1b 	vmov	d11, fp, ip
 8013b3c:	ab22      	add	r3, sp, #136	; 0x88
 8013b3e:	eeb0 0a4b 	vmov.f32	s0, s22
 8013b42:	eef0 0a6b 	vmov.f32	s1, s23
 8013b46:	4622      	mov	r2, r4
 8013b48:	2102      	movs	r1, #2
 8013b4a:	9301      	str	r3, [sp, #4]
 8013b4c:	ab1f      	add	r3, sp, #124	; 0x7c
 8013b4e:	4650      	mov	r0, sl
 8013b50:	9300      	str	r3, [sp, #0]
 8013b52:	ab1e      	add	r3, sp, #120	; 0x78
 8013b54:	f001 fb8c 	bl	8015270 <_dtoa_r>
 8013b58:	9b04      	ldr	r3, [sp, #16]
 8013b5a:	9009      	str	r0, [sp, #36]	; 0x24
 8013b5c:	2b47      	cmp	r3, #71	; 0x47
 8013b5e:	f040 81e7 	bne.w	8013f30 <_svfprintf_r+0x1810>
 8013b62:	9b03      	ldr	r3, [sp, #12]
 8013b64:	07db      	lsls	r3, r3, #31
 8013b66:	f100 81e3 	bmi.w	8013f30 <_svfprintf_r+0x1810>
 8013b6a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013b6c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013b6e:	1a9b      	subs	r3, r3, r2
 8013b70:	930d      	str	r3, [sp, #52]	; 0x34
 8013b72:	9b04      	ldr	r3, [sp, #16]
 8013b74:	2b47      	cmp	r3, #71	; 0x47
 8013b76:	f040 813f 	bne.w	8013df8 <_svfprintf_r+0x16d8>
 8013b7a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8013b7c:	1cd8      	adds	r0, r3, #3
 8013b7e:	930b      	str	r3, [sp, #44]	; 0x2c
 8013b80:	db02      	blt.n	8013b88 <_svfprintf_r+0x1468>
 8013b82:	42bb      	cmp	r3, r7
 8013b84:	f340 8114 	ble.w	8013db0 <_svfprintf_r+0x1690>
 8013b88:	2300      	movs	r3, #0
 8013b8a:	3d02      	subs	r5, #2
 8013b8c:	9308      	str	r3, [sp, #32]
 8013b8e:	f025 0320 	bic.w	r3, r5, #32
 8013b92:	9304      	str	r3, [sp, #16]
 8013b94:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013b96:	9a04      	ldr	r2, [sp, #16]
 8013b98:	3b01      	subs	r3, #1
 8013b9a:	2a41      	cmp	r2, #65	; 0x41
 8013b9c:	931e      	str	r3, [sp, #120]	; 0x78
 8013b9e:	f040 8289 	bne.w	80140b4 <_svfprintf_r+0x1994>
 8013ba2:	f105 020f 	add.w	r2, r5, #15
 8013ba6:	b2d2      	uxtb	r2, r2
 8013ba8:	2b00      	cmp	r3, #0
 8013baa:	f88d 2080 	strb.w	r2, [sp, #128]	; 0x80
 8013bae:	f2c0 82a2 	blt.w	80140f6 <_svfprintf_r+0x19d6>
 8013bb2:	222b      	movs	r2, #43	; 0x2b
 8013bb4:	2b09      	cmp	r3, #9
 8013bb6:	f88d 2081 	strb.w	r2, [sp, #129]	; 0x81
 8013bba:	f340 826c 	ble.w	8014096 <_svfprintf_r+0x1976>
 8013bbe:	f10d 0c8f 	add.w	ip, sp, #143	; 0x8f
 8013bc2:	4fb1      	ldr	r7, [pc, #708]	; (8013e88 <_svfprintf_r+0x1768>)
 8013bc4:	4660      	mov	r0, ip
 8013bc6:	fb87 1203 	smull	r1, r2, r7, r3
 8013bca:	17d9      	asrs	r1, r3, #31
 8013bcc:	461e      	mov	r6, r3
 8013bce:	4604      	mov	r4, r0
 8013bd0:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
 8013bd4:	3801      	subs	r0, #1
 8013bd6:	2e63      	cmp	r6, #99	; 0x63
 8013bd8:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 8013bdc:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
 8013be0:	460b      	mov	r3, r1
 8013be2:	f102 0230 	add.w	r2, r2, #48	; 0x30
 8013be6:	f804 2c01 	strb.w	r2, [r4, #-1]
 8013bea:	dcec      	bgt.n	8013bc6 <_svfprintf_r+0x14a6>
 8013bec:	3330      	adds	r3, #48	; 0x30
 8013bee:	b2da      	uxtb	r2, r3
 8013bf0:	1ea3      	subs	r3, r4, #2
 8013bf2:	459c      	cmp	ip, r3
 8013bf4:	f800 2c01 	strb.w	r2, [r0, #-1]
 8013bf8:	f240 82ca 	bls.w	8014190 <_svfprintf_r+0x1a70>
 8013bfc:	f10d 0382 	add.w	r3, sp, #130	; 0x82
 8013c00:	e001      	b.n	8013c06 <_svfprintf_r+0x14e6>
 8013c02:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013c06:	4584      	cmp	ip, r0
 8013c08:	f803 2b01 	strb.w	r2, [r3], #1
 8013c0c:	d1f9      	bne.n	8013c02 <_svfprintf_r+0x14e2>
 8013c0e:	f10d 0391 	add.w	r3, sp, #145	; 0x91
 8013c12:	f10d 0282 	add.w	r2, sp, #130	; 0x82
 8013c16:	1b1b      	subs	r3, r3, r4
 8013c18:	4413      	add	r3, r2
 8013c1a:	aa20      	add	r2, sp, #128	; 0x80
 8013c1c:	1a9b      	subs	r3, r3, r2
 8013c1e:	9314      	str	r3, [sp, #80]	; 0x50
 8013c20:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013c22:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8013c24:	2b01      	cmp	r3, #1
 8013c26:	441a      	add	r2, r3
 8013c28:	9207      	str	r2, [sp, #28]
 8013c2a:	f340 8269 	ble.w	8014100 <_svfprintf_r+0x19e0>
 8013c2e:	9b07      	ldr	r3, [sp, #28]
 8013c30:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8013c32:	4413      	add	r3, r2
 8013c34:	9307      	str	r3, [sp, #28]
 8013c36:	9b03      	ldr	r3, [sp, #12]
 8013c38:	9a07      	ldr	r2, [sp, #28]
 8013c3a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8013c3e:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
 8013c42:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8013c46:	9204      	str	r2, [sp, #16]
 8013c48:	9303      	str	r3, [sp, #12]
 8013c4a:	2300      	movs	r3, #0
 8013c4c:	9310      	str	r3, [sp, #64]	; 0x40
 8013c4e:	e9cd 330b 	strd	r3, r3, [sp, #44]	; 0x2c
 8013c52:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8013c54:	2b00      	cmp	r3, #0
 8013c56:	f040 80c9 	bne.w	8013dec <_svfprintf_r+0x16cc>
 8013c5a:	461f      	mov	r7, r3
 8013c5c:	f89d 2073 	ldrb.w	r2, [sp, #115]	; 0x73
 8013c60:	f7fe bea7 	b.w	80129b2 <_svfprintf_r+0x292>
 8013c64:	222d      	movs	r2, #45	; 0x2d
 8013c66:	f88d 2073 	strb.w	r2, [sp, #115]	; 0x73
 8013c6a:	f7fe bf8f 	b.w	8012b8c <_svfprintf_r+0x46c>
 8013c6e:	3301      	adds	r3, #1
 8013c70:	442c      	add	r4, r5
 8013c72:	f8c9 6000 	str.w	r6, [r9]
 8013c76:	2b07      	cmp	r3, #7
 8013c78:	f8c9 5004 	str.w	r5, [r9, #4]
 8013c7c:	e9cd 3425 	strd	r3, r4, [sp, #148]	; 0x94
 8013c80:	dc7c      	bgt.n	8013d7c <_svfprintf_r+0x165c>
 8013c82:	f109 0908 	add.w	r9, r9, #8
 8013c86:	f7ff badf 	b.w	8013248 <_svfprintf_r+0xb28>
 8013c8a:	aa24      	add	r2, sp, #144	; 0x90
 8013c8c:	ee19 1a10 	vmov	r1, s18
 8013c90:	4650      	mov	r0, sl
 8013c92:	f003 ff09 	bl	8017aa8 <__ssprint_r>
 8013c96:	2800      	cmp	r0, #0
 8013c98:	f47e aeab 	bne.w	80129f2 <_svfprintf_r+0x2d2>
 8013c9c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8013c9e:	f10d 099c 	add.w	r9, sp, #156	; 0x9c
 8013ca2:	9c26      	ldr	r4, [sp, #152]	; 0x98
 8013ca4:	e60f      	b.n	80138c6 <_svfprintf_r+0x11a6>
 8013ca6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013ca8:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8013caa:	1b5d      	subs	r5, r3, r5
 8013cac:	441e      	add	r6, r3
 8013cae:	eba6 060b 	sub.w	r6, r6, fp
 8013cb2:	42ae      	cmp	r6, r5
 8013cb4:	bfa8      	it	ge
 8013cb6:	462e      	movge	r6, r5
 8013cb8:	f7ff bafd 	b.w	80132b6 <_svfprintf_r+0xb96>
 8013cbc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013cbe:	9905      	ldr	r1, [sp, #20]
 8013cc0:	f853 2b04 	ldr.w	r2, [r3], #4
 8013cc4:	8011      	strh	r1, [r2, #0]
 8013cc6:	930a      	str	r3, [sp, #40]	; 0x28
 8013cc8:	f7fe bd56 	b.w	8012778 <_svfprintf_r+0x58>
 8013ccc:	f853 4b04 	ldr.w	r4, [r3], #4
 8013cd0:	2201      	movs	r2, #1
 8013cd2:	930a      	str	r3, [sp, #40]	; 0x28
 8013cd4:	f7fe be40 	b.w	8012958 <_svfprintf_r+0x238>
 8013cd8:	17e6      	asrs	r6, r4, #31
 8013cda:	4633      	mov	r3, r6
 8013cdc:	f7fe be0e 	b.w	80128fc <_svfprintf_r+0x1dc>
 8013ce0:	f853 4b04 	ldr.w	r4, [r3], #4
 8013ce4:	930a      	str	r3, [sp, #40]	; 0x28
 8013ce6:	e4a9      	b.n	801363c <_svfprintf_r+0xf1c>
 8013ce8:	f853 4b04 	ldr.w	r4, [r3], #4
 8013cec:	930a      	str	r3, [sp, #40]	; 0x28
 8013cee:	f7fe be2f 	b.w	8012950 <_svfprintf_r+0x230>
 8013cf2:	1c79      	adds	r1, r7, #1
 8013cf4:	4650      	mov	r0, sl
 8013cf6:	f7fd fecd 	bl	8011a94 <_malloc_r>
 8013cfa:	9009      	str	r0, [sp, #36]	; 0x24
 8013cfc:	2800      	cmp	r0, #0
 8013cfe:	f000 822d 	beq.w	801415c <_svfprintf_r+0x1a3c>
 8013d02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013d04:	9308      	str	r3, [sp, #32]
 8013d06:	f7ff bbef 	b.w	80134e8 <_svfprintf_r+0xdc8>
 8013d0a:	2706      	movs	r7, #6
 8013d0c:	9a03      	ldr	r2, [sp, #12]
 8013d0e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8013d12:	f442 7680 	orr.w	r6, r2, #256	; 0x100
 8013d16:	2900      	cmp	r1, #0
 8013d18:	f2c0 81af 	blt.w	801407a <_svfprintf_r+0x195a>
 8013d1c:	2300      	movs	r3, #0
 8013d1e:	ec41 0b1b 	vmov	d11, r0, r1
 8013d22:	9318      	str	r3, [sp, #96]	; 0x60
 8013d24:	9b04      	ldr	r3, [sp, #16]
 8013d26:	2b46      	cmp	r3, #70	; 0x46
 8013d28:	f040 80ef 	bne.w	8013f0a <_svfprintf_r+0x17ea>
 8013d2c:	ab22      	add	r3, sp, #136	; 0x88
 8013d2e:	eeb0 0a4b 	vmov.f32	s0, s22
 8013d32:	eef0 0a6b 	vmov.f32	s1, s23
 8013d36:	463a      	mov	r2, r7
 8013d38:	2103      	movs	r1, #3
 8013d3a:	9301      	str	r3, [sp, #4]
 8013d3c:	ab1f      	add	r3, sp, #124	; 0x7c
 8013d3e:	4650      	mov	r0, sl
 8013d40:	9300      	str	r3, [sp, #0]
 8013d42:	ab1e      	add	r3, sp, #120	; 0x78
 8013d44:	f001 fa94 	bl	8015270 <_dtoa_r>
 8013d48:	7803      	ldrb	r3, [r0, #0]
 8013d4a:	9009      	str	r0, [sp, #36]	; 0x24
 8013d4c:	2b30      	cmp	r3, #48	; 0x30
 8013d4e:	d108      	bne.n	8013d62 <_svfprintf_r+0x1642>
 8013d50:	2200      	movs	r2, #0
 8013d52:	2300      	movs	r3, #0
 8013d54:	ec51 0b1b 	vmov	r0, r1, d11
 8013d58:	f7ec febe 	bl	8000ad8 <__aeabi_dcmpeq>
 8013d5c:	2800      	cmp	r0, #0
 8013d5e:	f000 81f6 	beq.w	801414e <_svfprintf_r+0x1a2e>
 8013d62:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8013d64:	443b      	add	r3, r7
 8013d66:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013d68:	18d4      	adds	r4, r2, r3
 8013d6a:	2200      	movs	r2, #0
 8013d6c:	2300      	movs	r3, #0
 8013d6e:	ec51 0b1b 	vmov	r0, r1, d11
 8013d72:	f7ec feb1 	bl	8000ad8 <__aeabi_dcmpeq>
 8013d76:	b178      	cbz	r0, 8013d98 <_svfprintf_r+0x1678>
 8013d78:	4623      	mov	r3, r4
 8013d7a:	e6f7      	b.n	8013b6c <_svfprintf_r+0x144c>
 8013d7c:	aa24      	add	r2, sp, #144	; 0x90
 8013d7e:	ee19 1a10 	vmov	r1, s18
 8013d82:	4650      	mov	r0, sl
 8013d84:	f003 fe90 	bl	8017aa8 <__ssprint_r>
 8013d88:	2800      	cmp	r0, #0
 8013d8a:	f47e ae32 	bne.w	80129f2 <_svfprintf_r+0x2d2>
 8013d8e:	9c26      	ldr	r4, [sp, #152]	; 0x98
 8013d90:	f10d 099c 	add.w	r9, sp, #156	; 0x9c
 8013d94:	f7ff ba58 	b.w	8013248 <_svfprintf_r+0xb28>
 8013d98:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013d9a:	42a3      	cmp	r3, r4
 8013d9c:	f4bf aee6 	bcs.w	8013b6c <_svfprintf_r+0x144c>
 8013da0:	2130      	movs	r1, #48	; 0x30
 8013da2:	1c5a      	adds	r2, r3, #1
 8013da4:	9222      	str	r2, [sp, #136]	; 0x88
 8013da6:	7019      	strb	r1, [r3, #0]
 8013da8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013daa:	429c      	cmp	r4, r3
 8013dac:	d8f9      	bhi.n	8013da2 <_svfprintf_r+0x1682>
 8013dae:	e6dd      	b.n	8013b6c <_svfprintf_r+0x144c>
 8013db0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013db2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8013db4:	4293      	cmp	r3, r2
 8013db6:	f2c0 80cf 	blt.w	8013f58 <_svfprintf_r+0x1838>
 8013dba:	9a03      	ldr	r2, [sp, #12]
 8013dbc:	07d2      	lsls	r2, r2, #31
 8013dbe:	f140 8167 	bpl.w	8014090 <_svfprintf_r+0x1970>
 8013dc2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8013dc4:	4413      	add	r3, r2
 8013dc6:	9307      	str	r3, [sp, #28]
 8013dc8:	9b03      	ldr	r3, [sp, #12]
 8013dca:	055f      	lsls	r7, r3, #21
 8013dcc:	d503      	bpl.n	8013dd6 <_svfprintf_r+0x16b6>
 8013dce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013dd0:	2b00      	cmp	r3, #0
 8013dd2:	f300 810c 	bgt.w	8013fee <_svfprintf_r+0x18ce>
 8013dd6:	9b07      	ldr	r3, [sp, #28]
 8013dd8:	2567      	movs	r5, #103	; 0x67
 8013dda:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8013dde:	9304      	str	r3, [sp, #16]
 8013de0:	2300      	movs	r3, #0
 8013de2:	9603      	str	r6, [sp, #12]
 8013de4:	9308      	str	r3, [sp, #32]
 8013de6:	9310      	str	r3, [sp, #64]	; 0x40
 8013de8:	930c      	str	r3, [sp, #48]	; 0x30
 8013dea:	e732      	b.n	8013c52 <_svfprintf_r+0x1532>
 8013dec:	222d      	movs	r2, #45	; 0x2d
 8013dee:	2700      	movs	r7, #0
 8013df0:	f88d 2073 	strb.w	r2, [sp, #115]	; 0x73
 8013df4:	f7fe bddf 	b.w	80129b6 <_svfprintf_r+0x296>
 8013df8:	9b04      	ldr	r3, [sp, #16]
 8013dfa:	2b46      	cmp	r3, #70	; 0x46
 8013dfc:	f040 81bb 	bne.w	8014176 <_svfprintf_r+0x1a56>
 8013e00:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8013e02:	9b03      	ldr	r3, [sp, #12]
 8013e04:	2a00      	cmp	r2, #0
 8013e06:	920b      	str	r2, [sp, #44]	; 0x2c
 8013e08:	f003 0301 	and.w	r3, r3, #1
 8013e0c:	f340 818f 	ble.w	801412e <_svfprintf_r+0x1a0e>
 8013e10:	433b      	orrs	r3, r7
 8013e12:	f040 815a 	bne.w	80140ca <_svfprintf_r+0x19aa>
 8013e16:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013e18:	2566      	movs	r5, #102	; 0x66
 8013e1a:	9307      	str	r3, [sp, #28]
 8013e1c:	9b03      	ldr	r3, [sp, #12]
 8013e1e:	0559      	lsls	r1, r3, #21
 8013e20:	f100 80e6 	bmi.w	8013ff0 <_svfprintf_r+0x18d0>
 8013e24:	9b07      	ldr	r3, [sp, #28]
 8013e26:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8013e2a:	9304      	str	r3, [sp, #16]
 8013e2c:	e7d8      	b.n	8013de0 <_svfprintf_r+0x16c0>
 8013e2e:	aa24      	add	r2, sp, #144	; 0x90
 8013e30:	ee19 1a10 	vmov	r1, s18
 8013e34:	4650      	mov	r0, sl
 8013e36:	f003 fe37 	bl	8017aa8 <__ssprint_r>
 8013e3a:	2800      	cmp	r0, #0
 8013e3c:	f47e add9 	bne.w	80129f2 <_svfprintf_r+0x2d2>
 8013e40:	9c26      	ldr	r4, [sp, #152]	; 0x98
 8013e42:	f10d 099c 	add.w	r9, sp, #156	; 0x9c
 8013e46:	f7ff b9f8 	b.w	801323a <_svfprintf_r+0xb1a>
 8013e4a:	aa24      	add	r2, sp, #144	; 0x90
 8013e4c:	ee19 1a10 	vmov	r1, s18
 8013e50:	4650      	mov	r0, sl
 8013e52:	f003 fe29 	bl	8017aa8 <__ssprint_r>
 8013e56:	2800      	cmp	r0, #0
 8013e58:	f47e adcb 	bne.w	80129f2 <_svfprintf_r+0x2d2>
 8013e5c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8013e5e:	f10d 099c 	add.w	r9, sp, #156	; 0x9c
 8013e62:	e9dd 3425 	ldrd	r3, r4, [sp, #148]	; 0x94
 8013e66:	e540      	b.n	80138ea <_svfprintf_r+0x11ca>
 8013e68:	aa24      	add	r2, sp, #144	; 0x90
 8013e6a:	ee19 1a10 	vmov	r1, s18
 8013e6e:	4650      	mov	r0, sl
 8013e70:	f003 fe1a 	bl	8017aa8 <__ssprint_r>
 8013e74:	2800      	cmp	r0, #0
 8013e76:	f47e adbc 	bne.w	80129f2 <_svfprintf_r+0x2d2>
 8013e7a:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 8013e7c:	f10d 099c 	add.w	r9, sp, #156	; 0x9c
 8013e80:	9c26      	ldr	r4, [sp, #152]	; 0x98
 8013e82:	f7ff b9ff 	b.w	8013284 <_svfprintf_r+0xb64>
 8013e86:	bf00      	nop
 8013e88:	66666667 	.word	0x66666667
 8013e8c:	9b03      	ldr	r3, [sp, #12]
 8013e8e:	07db      	lsls	r3, r3, #31
 8013e90:	f57e ae29 	bpl.w	8012ae6 <_svfprintf_r+0x3c6>
 8013e94:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8013e96:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8013e98:	441c      	add	r4, r3
 8013e9a:	e9c9 2300 	strd	r2, r3, [r9]
 8013e9e:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8013ea0:	9426      	str	r4, [sp, #152]	; 0x98
 8013ea2:	3301      	adds	r3, #1
 8013ea4:	2b07      	cmp	r3, #7
 8013ea6:	9325      	str	r3, [sp, #148]	; 0x94
 8013ea8:	dccf      	bgt.n	8013e4a <_svfprintf_r+0x172a>
 8013eaa:	f109 0908 	add.w	r9, r9, #8
 8013eae:	e51f      	b.n	80138f0 <_svfprintf_r+0x11d0>
 8013eb0:	aa24      	add	r2, sp, #144	; 0x90
 8013eb2:	4649      	mov	r1, r9
 8013eb4:	4650      	mov	r0, sl
 8013eb6:	f003 fdf7 	bl	8017aa8 <__ssprint_r>
 8013eba:	2800      	cmp	r0, #0
 8013ebc:	f47e ad99 	bne.w	80129f2 <_svfprintf_r+0x2d2>
 8013ec0:	f898 2000 	ldrb.w	r2, [r8]
 8013ec4:	ab27      	add	r3, sp, #156	; 0x9c
 8013ec6:	9826      	ldr	r0, [sp, #152]	; 0x98
 8013ec8:	e47c      	b.n	80137c4 <_svfprintf_r+0x10a4>
 8013eca:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8013ecc:	9916      	ldr	r1, [sp, #88]	; 0x58
 8013ece:	ebab 0b03 	sub.w	fp, fp, r3
 8013ed2:	461a      	mov	r2, r3
 8013ed4:	4658      	mov	r0, fp
 8013ed6:	f003 fdb5 	bl	8017a44 <strncpy>
 8013eda:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8013ede:	b10b      	cbz	r3, 8013ee4 <_svfprintf_r+0x17c4>
 8013ee0:	f10a 0a01 	add.w	sl, sl, #1
 8013ee4:	4620      	mov	r0, r4
 8013ee6:	4631      	mov	r1, r6
 8013ee8:	220a      	movs	r2, #10
 8013eea:	2300      	movs	r3, #0
 8013eec:	2700      	movs	r7, #0
 8013eee:	f7ec fe9d 	bl	8000c2c <__aeabi_uldivmod>
 8013ef2:	e54f      	b.n	8013994 <_svfprintf_r+0x1274>
 8013ef4:	9704      	str	r7, [sp, #16]
 8013ef6:	9707      	str	r7, [sp, #28]
 8013ef8:	4607      	mov	r7, r0
 8013efa:	f89d 2073 	ldrb.w	r2, [sp, #115]	; 0x73
 8013efe:	940a      	str	r4, [sp, #40]	; 0x28
 8013f00:	9010      	str	r0, [sp, #64]	; 0x40
 8013f02:	e9cd 000b 	strd	r0, r0, [sp, #44]	; 0x2c
 8013f06:	f7fe bd54 	b.w	80129b2 <_svfprintf_r+0x292>
 8013f0a:	2b45      	cmp	r3, #69	; 0x45
 8013f0c:	f040 813e 	bne.w	801418c <_svfprintf_r+0x1a6c>
 8013f10:	ab22      	add	r3, sp, #136	; 0x88
 8013f12:	1c7c      	adds	r4, r7, #1
 8013f14:	eeb0 0a4b 	vmov.f32	s0, s22
 8013f18:	eef0 0a6b 	vmov.f32	s1, s23
 8013f1c:	2102      	movs	r1, #2
 8013f1e:	9301      	str	r3, [sp, #4]
 8013f20:	ab1f      	add	r3, sp, #124	; 0x7c
 8013f22:	4622      	mov	r2, r4
 8013f24:	4650      	mov	r0, sl
 8013f26:	9300      	str	r3, [sp, #0]
 8013f28:	ab1e      	add	r3, sp, #120	; 0x78
 8013f2a:	f001 f9a1 	bl	8015270 <_dtoa_r>
 8013f2e:	9009      	str	r0, [sp, #36]	; 0x24
 8013f30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013f32:	441c      	add	r4, r3
 8013f34:	e719      	b.n	8013d6a <_svfprintf_r+0x164a>
 8013f36:	aa24      	add	r2, sp, #144	; 0x90
 8013f38:	ee19 1a10 	vmov	r1, s18
 8013f3c:	4650      	mov	r0, sl
 8013f3e:	f003 fdb3 	bl	8017aa8 <__ssprint_r>
 8013f42:	2800      	cmp	r0, #0
 8013f44:	f47e ad55 	bne.w	80129f2 <_svfprintf_r+0x2d2>
 8013f48:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 8013f4a:	f10d 099c 	add.w	r9, sp, #156	; 0x9c
 8013f4e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013f50:	9c26      	ldr	r4, [sp, #152]	; 0x98
 8013f52:	1b5d      	subs	r5, r3, r5
 8013f54:	f7ff b9af 	b.w	80132b6 <_svfprintf_r+0xb96>
 8013f58:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013f5a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8013f5c:	189a      	adds	r2, r3, r2
 8013f5e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013f60:	2b00      	cmp	r3, #0
 8013f62:	9207      	str	r2, [sp, #28]
 8013f64:	f340 80a8 	ble.w	80140b8 <_svfprintf_r+0x1998>
 8013f68:	2567      	movs	r5, #103	; 0x67
 8013f6a:	e757      	b.n	8013e1c <_svfprintf_r+0x16fc>
 8013f6c:	4255      	negs	r5, r2
 8013f6e:	3210      	adds	r2, #16
 8013f70:	4e89      	ldr	r6, [pc, #548]	; (8014198 <_svfprintf_r+0x1a78>)
 8013f72:	da23      	bge.n	8013fbc <_svfprintf_r+0x189c>
 8013f74:	2710      	movs	r7, #16
 8013f76:	ee19 ba10 	vmov	fp, s18
 8013f7a:	e002      	b.n	8013f82 <_svfprintf_r+0x1862>
 8013f7c:	3d10      	subs	r5, #16
 8013f7e:	2d10      	cmp	r5, #16
 8013f80:	dd1c      	ble.n	8013fbc <_svfprintf_r+0x189c>
 8013f82:	3301      	adds	r3, #1
 8013f84:	3410      	adds	r4, #16
 8013f86:	2b07      	cmp	r3, #7
 8013f88:	e9c9 6700 	strd	r6, r7, [r9]
 8013f8c:	e9cd 3425 	strd	r3, r4, [sp, #148]	; 0x94
 8013f90:	f109 0908 	add.w	r9, r9, #8
 8013f94:	ddf2      	ble.n	8013f7c <_svfprintf_r+0x185c>
 8013f96:	aa24      	add	r2, sp, #144	; 0x90
 8013f98:	4659      	mov	r1, fp
 8013f9a:	4650      	mov	r0, sl
 8013f9c:	f003 fd84 	bl	8017aa8 <__ssprint_r>
 8013fa0:	2800      	cmp	r0, #0
 8013fa2:	f47e ad26 	bne.w	80129f2 <_svfprintf_r+0x2d2>
 8013fa6:	f10d 099c 	add.w	r9, sp, #156	; 0x9c
 8013faa:	e9dd 3425 	ldrd	r3, r4, [sp, #148]	; 0x94
 8013fae:	e7e5      	b.n	8013f7c <_svfprintf_r+0x185c>
 8013fb0:	2300      	movs	r3, #0
 8013fb2:	e9cd 121a 	strd	r1, r2, [sp, #104]	; 0x68
 8013fb6:	9318      	str	r3, [sp, #96]	; 0x60
 8013fb8:	f7ff baa3 	b.w	8013502 <_svfprintf_r+0xde2>
 8013fbc:	3301      	adds	r3, #1
 8013fbe:	442c      	add	r4, r5
 8013fc0:	f8c9 6000 	str.w	r6, [r9]
 8013fc4:	2b07      	cmp	r3, #7
 8013fc6:	f8c9 5004 	str.w	r5, [r9, #4]
 8013fca:	e9cd 3425 	strd	r3, r4, [sp, #148]	; 0x94
 8013fce:	f77f af6c 	ble.w	8013eaa <_svfprintf_r+0x178a>
 8013fd2:	aa24      	add	r2, sp, #144	; 0x90
 8013fd4:	ee19 1a10 	vmov	r1, s18
 8013fd8:	4650      	mov	r0, sl
 8013fda:	f003 fd65 	bl	8017aa8 <__ssprint_r>
 8013fde:	2800      	cmp	r0, #0
 8013fe0:	f47e ad07 	bne.w	80129f2 <_svfprintf_r+0x2d2>
 8013fe4:	f10d 099c 	add.w	r9, sp, #156	; 0x9c
 8013fe8:	e9dd 3425 	ldrd	r3, r4, [sp, #148]	; 0x94
 8013fec:	e480      	b.n	80138f0 <_svfprintf_r+0x11d0>
 8013fee:	2567      	movs	r5, #103	; 0x67
 8013ff0:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8013ff2:	780b      	ldrb	r3, [r1, #0]
 8013ff4:	2bff      	cmp	r3, #255	; 0xff
 8013ff6:	f000 80ba 	beq.w	801416e <_svfprintf_r+0x1a4e>
 8013ffa:	2400      	movs	r4, #0
 8013ffc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8013ffe:	4620      	mov	r0, r4
 8014000:	e003      	b.n	801400a <_svfprintf_r+0x18ea>
 8014002:	3001      	adds	r0, #1
 8014004:	3101      	adds	r1, #1
 8014006:	2bff      	cmp	r3, #255	; 0xff
 8014008:	d008      	beq.n	801401c <_svfprintf_r+0x18fc>
 801400a:	4293      	cmp	r3, r2
 801400c:	da06      	bge.n	801401c <_svfprintf_r+0x18fc>
 801400e:	1ad2      	subs	r2, r2, r3
 8014010:	784b      	ldrb	r3, [r1, #1]
 8014012:	2b00      	cmp	r3, #0
 8014014:	d1f5      	bne.n	8014002 <_svfprintf_r+0x18e2>
 8014016:	780b      	ldrb	r3, [r1, #0]
 8014018:	3401      	adds	r4, #1
 801401a:	e7f4      	b.n	8014006 <_svfprintf_r+0x18e6>
 801401c:	920b      	str	r2, [sp, #44]	; 0x2c
 801401e:	9117      	str	r1, [sp, #92]	; 0x5c
 8014020:	900c      	str	r0, [sp, #48]	; 0x30
 8014022:	9410      	str	r4, [sp, #64]	; 0x40
 8014024:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8014026:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014028:	9915      	ldr	r1, [sp, #84]	; 0x54
 801402a:	4413      	add	r3, r2
 801402c:	9a07      	ldr	r2, [sp, #28]
 801402e:	9603      	str	r6, [sp, #12]
 8014030:	fb01 2303 	mla	r3, r1, r3, r2
 8014034:	2200      	movs	r2, #0
 8014036:	9307      	str	r3, [sp, #28]
 8014038:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 801403c:	9208      	str	r2, [sp, #32]
 801403e:	9304      	str	r3, [sp, #16]
 8014040:	e607      	b.n	8013c52 <_svfprintf_r+0x1532>
 8014042:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014044:	9322      	str	r3, [sp, #136]	; 0x88
 8014046:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014048:	f81b 2c01 	ldrb.w	r2, [fp, #-1]
 801404c:	7bd9      	ldrb	r1, [r3, #15]
 801404e:	465b      	mov	r3, fp
 8014050:	4291      	cmp	r1, r2
 8014052:	d109      	bne.n	8014068 <_svfprintf_r+0x1948>
 8014054:	2030      	movs	r0, #48	; 0x30
 8014056:	f803 0c01 	strb.w	r0, [r3, #-1]
 801405a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801405c:	1e5a      	subs	r2, r3, #1
 801405e:	9222      	str	r2, [sp, #136]	; 0x88
 8014060:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 8014064:	4291      	cmp	r1, r2
 8014066:	d0f6      	beq.n	8014056 <_svfprintf_r+0x1936>
 8014068:	2a39      	cmp	r2, #57	; 0x39
 801406a:	d074      	beq.n	8014156 <_svfprintf_r+0x1a36>
 801406c:	3201      	adds	r2, #1
 801406e:	b2d2      	uxtb	r2, r2
 8014070:	f803 2c01 	strb.w	r2, [r3, #-1]
 8014074:	f7ff babe 	b.w	80135f4 <_svfprintf_r+0xed4>
 8014078:	2701      	movs	r7, #1
 801407a:	e9dd 120e 	ldrd	r1, r2, [sp, #56]	; 0x38
 801407e:	f102 4300 	add.w	r3, r2, #2147483648	; 0x80000000
 8014082:	ee0b 1a10 	vmov	s22, r1
 8014086:	ee0b 3a90 	vmov	s23, r3
 801408a:	232d      	movs	r3, #45	; 0x2d
 801408c:	9318      	str	r3, [sp, #96]	; 0x60
 801408e:	e649      	b.n	8013d24 <_svfprintf_r+0x1604>
 8014090:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014092:	9307      	str	r3, [sp, #28]
 8014094:	e698      	b.n	8013dc8 <_svfprintf_r+0x16a8>
 8014096:	9a04      	ldr	r2, [sp, #16]
 8014098:	2a41      	cmp	r2, #65	; 0x41
 801409a:	d036      	beq.n	801410a <_svfprintf_r+0x19ea>
 801409c:	2230      	movs	r2, #48	; 0x30
 801409e:	f88d 2082 	strb.w	r2, [sp, #130]	; 0x82
 80140a2:	f10d 0283 	add.w	r2, sp, #131	; 0x83
 80140a6:	3330      	adds	r3, #48	; 0x30
 80140a8:	f802 3b01 	strb.w	r3, [r2], #1
 80140ac:	ab20      	add	r3, sp, #128	; 0x80
 80140ae:	1ad3      	subs	r3, r2, r3
 80140b0:	9314      	str	r3, [sp, #80]	; 0x50
 80140b2:	e5b5      	b.n	8013c20 <_svfprintf_r+0x1500>
 80140b4:	b2ea      	uxtb	r2, r5
 80140b6:	e577      	b.n	8013ba8 <_svfprintf_r+0x1488>
 80140b8:	f1c3 0301 	rsb	r3, r3, #1
 80140bc:	2567      	movs	r5, #103	; 0x67
 80140be:	441a      	add	r2, r3
 80140c0:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80140c4:	9207      	str	r2, [sp, #28]
 80140c6:	9304      	str	r3, [sp, #16]
 80140c8:	e68a      	b.n	8013de0 <_svfprintf_r+0x16c0>
 80140ca:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80140cc:	2566      	movs	r5, #102	; 0x66
 80140ce:	18d3      	adds	r3, r2, r3
 80140d0:	443b      	add	r3, r7
 80140d2:	9307      	str	r3, [sp, #28]
 80140d4:	e6a2      	b.n	8013e1c <_svfprintf_r+0x16fc>
 80140d6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80140d8:	2b00      	cmp	r3, #0
 80140da:	db19      	blt.n	8014110 <_svfprintf_r+0x19f0>
 80140dc:	f89d 2073 	ldrb.w	r2, [sp, #115]	; 0x73
 80140e0:	9b03      	ldr	r3, [sp, #12]
 80140e2:	492e      	ldr	r1, [pc, #184]	; (801419c <_svfprintf_r+0x1a7c>)
 80140e4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80140e8:	9303      	str	r3, [sp, #12]
 80140ea:	2300      	movs	r3, #0
 80140ec:	4618      	mov	r0, r3
 80140ee:	9308      	str	r3, [sp, #32]
 80140f0:	4b2b      	ldr	r3, [pc, #172]	; (80141a0 <_svfprintf_r+0x1a80>)
 80140f2:	f7fe bd53 	b.w	8012b9c <_svfprintf_r+0x47c>
 80140f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80140f8:	222d      	movs	r2, #45	; 0x2d
 80140fa:	f1c3 0301 	rsb	r3, r3, #1
 80140fe:	e559      	b.n	8013bb4 <_svfprintf_r+0x1494>
 8014100:	9b03      	ldr	r3, [sp, #12]
 8014102:	07d9      	lsls	r1, r3, #31
 8014104:	f57f ad97 	bpl.w	8013c36 <_svfprintf_r+0x1516>
 8014108:	e591      	b.n	8013c2e <_svfprintf_r+0x150e>
 801410a:	f10d 0282 	add.w	r2, sp, #130	; 0x82
 801410e:	e7ca      	b.n	80140a6 <_svfprintf_r+0x1986>
 8014110:	222d      	movs	r2, #45	; 0x2d
 8014112:	f88d 2073 	strb.w	r2, [sp, #115]	; 0x73
 8014116:	e7e3      	b.n	80140e0 <_svfprintf_r+0x19c0>
 8014118:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801411a:	f898 5001 	ldrb.w	r5, [r8, #1]
 801411e:	4690      	mov	r8, r2
 8014120:	f853 7b04 	ldr.w	r7, [r3], #4
 8014124:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
 8014128:	930a      	str	r3, [sp, #40]	; 0x28
 801412a:	f7fe bb53 	b.w	80127d4 <_svfprintf_r+0xb4>
 801412e:	433b      	orrs	r3, r7
 8014130:	d104      	bne.n	801413c <_svfprintf_r+0x1a1c>
 8014132:	2301      	movs	r3, #1
 8014134:	2566      	movs	r5, #102	; 0x66
 8014136:	9304      	str	r3, [sp, #16]
 8014138:	9307      	str	r3, [sp, #28]
 801413a:	e651      	b.n	8013de0 <_svfprintf_r+0x16c0>
 801413c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801413e:	2566      	movs	r5, #102	; 0x66
 8014140:	3301      	adds	r3, #1
 8014142:	443b      	add	r3, r7
 8014144:	9307      	str	r3, [sp, #28]
 8014146:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 801414a:	9304      	str	r3, [sp, #16]
 801414c:	e648      	b.n	8013de0 <_svfprintf_r+0x16c0>
 801414e:	f1c7 0301 	rsb	r3, r7, #1
 8014152:	931e      	str	r3, [sp, #120]	; 0x78
 8014154:	e606      	b.n	8013d64 <_svfprintf_r+0x1644>
 8014156:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8014158:	7a92      	ldrb	r2, [r2, #10]
 801415a:	e789      	b.n	8014070 <_svfprintf_r+0x1950>
 801415c:	ee19 1a10 	vmov	r1, s18
 8014160:	898b      	ldrh	r3, [r1, #12]
 8014162:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8014166:	4613      	mov	r3, r2
 8014168:	818a      	strh	r2, [r1, #12]
 801416a:	f7fe bc4b 	b.w	8012a04 <_svfprintf_r+0x2e4>
 801416e:	2300      	movs	r3, #0
 8014170:	9310      	str	r3, [sp, #64]	; 0x40
 8014172:	930c      	str	r3, [sp, #48]	; 0x30
 8014174:	e756      	b.n	8014024 <_svfprintf_r+0x1904>
 8014176:	2300      	movs	r3, #0
 8014178:	9308      	str	r3, [sp, #32]
 801417a:	f7ff ba43 	b.w	8013604 <_svfprintf_r+0xee4>
 801417e:	230c      	movs	r3, #12
 8014180:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8014184:	603b      	str	r3, [r7, #0]
 8014186:	9205      	str	r2, [sp, #20]
 8014188:	f7fe bc43 	b.w	8012a12 <_svfprintf_r+0x2f2>
 801418c:	463c      	mov	r4, r7
 801418e:	e4d5      	b.n	8013b3c <_svfprintf_r+0x141c>
 8014190:	2302      	movs	r3, #2
 8014192:	9314      	str	r3, [sp, #80]	; 0x50
 8014194:	e544      	b.n	8013c20 <_svfprintf_r+0x1500>
 8014196:	bf00      	nop
 8014198:	0801a038 	.word	0x0801a038
 801419c:	08019ff0 	.word	0x08019ff0
 80141a0:	08019768 	.word	0x08019768

080141a4 <_user_strerror>:
 80141a4:	2000      	movs	r0, #0
 80141a6:	4770      	bx	lr

080141a8 <__sprint_r.part.0>:
 80141a8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80141ac:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 80141ae:	4690      	mov	r8, r2
 80141b0:	049c      	lsls	r4, r3, #18
 80141b2:	d52c      	bpl.n	801420e <__sprint_r.part.0+0x66>
 80141b4:	6893      	ldr	r3, [r2, #8]
 80141b6:	6812      	ldr	r2, [r2, #0]
 80141b8:	b33b      	cbz	r3, 801420a <__sprint_r.part.0+0x62>
 80141ba:	468b      	mov	fp, r1
 80141bc:	4606      	mov	r6, r0
 80141be:	f102 0908 	add.w	r9, r2, #8
 80141c2:	e959 5a02 	ldrd	r5, sl, [r9, #-8]
 80141c6:	ea5f 079a 	movs.w	r7, sl, lsr #2
 80141ca:	d014      	beq.n	80141f6 <__sprint_r.part.0+0x4e>
 80141cc:	3d04      	subs	r5, #4
 80141ce:	2400      	movs	r4, #0
 80141d0:	e001      	b.n	80141d6 <__sprint_r.part.0+0x2e>
 80141d2:	42a7      	cmp	r7, r4
 80141d4:	d00d      	beq.n	80141f2 <__sprint_r.part.0+0x4a>
 80141d6:	465a      	mov	r2, fp
 80141d8:	f855 1f04 	ldr.w	r1, [r5, #4]!
 80141dc:	4630      	mov	r0, r6
 80141de:	3401      	adds	r4, #1
 80141e0:	f002 f9c2 	bl	8016568 <_fputwc_r>
 80141e4:	1c43      	adds	r3, r0, #1
 80141e6:	d1f4      	bne.n	80141d2 <__sprint_r.part.0+0x2a>
 80141e8:	2300      	movs	r3, #0
 80141ea:	e9c8 3301 	strd	r3, r3, [r8, #4]
 80141ee:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80141f2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80141f6:	f02a 0a03 	bic.w	sl, sl, #3
 80141fa:	f109 0908 	add.w	r9, r9, #8
 80141fe:	eba3 030a 	sub.w	r3, r3, sl
 8014202:	f8c8 3008 	str.w	r3, [r8, #8]
 8014206:	2b00      	cmp	r3, #0
 8014208:	d1db      	bne.n	80141c2 <__sprint_r.part.0+0x1a>
 801420a:	2000      	movs	r0, #0
 801420c:	e7ec      	b.n	80141e8 <__sprint_r.part.0+0x40>
 801420e:	f002 fb35 	bl	801687c <__sfvwrite_r>
 8014212:	2300      	movs	r3, #0
 8014214:	e9c8 3301 	strd	r3, r3, [r8, #4]
 8014218:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801421c <_vfiprintf_r>:
 801421c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014220:	ed2d 8b04 	vpush	{d8-d9}
 8014224:	b0bb      	sub	sp, #236	; 0xec
 8014226:	461c      	mov	r4, r3
 8014228:	ee08 1a90 	vmov	s17, r1
 801422c:	4691      	mov	r9, r2
 801422e:	ee08 0a10 	vmov	s16, r0
 8014232:	9304      	str	r3, [sp, #16]
 8014234:	b118      	cbz	r0, 801423e <_vfiprintf_r+0x22>
 8014236:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8014238:	2b00      	cmp	r3, #0
 801423a:	f000 8285 	beq.w	8014748 <_vfiprintf_r+0x52c>
 801423e:	ee18 2a90 	vmov	r2, s17
 8014242:	6e53      	ldr	r3, [r2, #100]	; 0x64
 8014244:	07de      	lsls	r6, r3, #31
 8014246:	f140 8191 	bpl.w	801456c <_vfiprintf_r+0x350>
 801424a:	f9b2 100c 	ldrsh.w	r1, [r2, #12]
 801424e:	b28a      	uxth	r2, r1
 8014250:	0490      	lsls	r0, r2, #18
 8014252:	d409      	bmi.n	8014268 <_vfiprintf_r+0x4c>
 8014254:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
 8014258:	ee18 1a90 	vmov	r1, s17
 801425c:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 801425e:	818a      	strh	r2, [r1, #12]
 8014260:	b292      	uxth	r2, r2
 8014262:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8014266:	664b      	str	r3, [r1, #100]	; 0x64
 8014268:	0711      	lsls	r1, r2, #28
 801426a:	f140 80ef 	bpl.w	801444c <_vfiprintf_r+0x230>
 801426e:	ee18 3a90 	vmov	r3, s17
 8014272:	691b      	ldr	r3, [r3, #16]
 8014274:	2b00      	cmp	r3, #0
 8014276:	f000 80e9 	beq.w	801444c <_vfiprintf_r+0x230>
 801427a:	f002 031a 	and.w	r3, r2, #26
 801427e:	2b0a      	cmp	r3, #10
 8014280:	f000 80f5 	beq.w	801446e <_vfiprintf_r+0x252>
 8014284:	ab11      	add	r3, sp, #68	; 0x44
 8014286:	af11      	add	r7, sp, #68	; 0x44
 8014288:	ee18 ba90 	vmov	fp, s17
 801428c:	930e      	str	r3, [sp, #56]	; 0x38
 801428e:	2300      	movs	r3, #0
 8014290:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
 8014294:	9307      	str	r3, [sp, #28]
 8014296:	9308      	str	r3, [sp, #32]
 8014298:	9303      	str	r3, [sp, #12]
 801429a:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
 801429e:	f899 3000 	ldrb.w	r3, [r9]
 80142a2:	464c      	mov	r4, r9
 80142a4:	2b25      	cmp	r3, #37	; 0x25
 80142a6:	d019      	beq.n	80142dc <_vfiprintf_r+0xc0>
 80142a8:	b1c3      	cbz	r3, 80142dc <_vfiprintf_r+0xc0>
 80142aa:	4625      	mov	r5, r4
 80142ac:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80142b0:	b10b      	cbz	r3, 80142b6 <_vfiprintf_r+0x9a>
 80142b2:	2b25      	cmp	r3, #37	; 0x25
 80142b4:	d1f9      	bne.n	80142aa <_vfiprintf_r+0x8e>
 80142b6:	ebb4 0609 	subs.w	r6, r4, r9
 80142ba:	d00f      	beq.n	80142dc <_vfiprintf_r+0xc0>
 80142bc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80142be:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80142c0:	3301      	adds	r3, #1
 80142c2:	4432      	add	r2, r6
 80142c4:	2b07      	cmp	r3, #7
 80142c6:	930f      	str	r3, [sp, #60]	; 0x3c
 80142c8:	9210      	str	r2, [sp, #64]	; 0x40
 80142ca:	e9c7 9600 	strd	r9, r6, [r7]
 80142ce:	f300 812b 	bgt.w	8014528 <_vfiprintf_r+0x30c>
 80142d2:	3708      	adds	r7, #8
 80142d4:	9b03      	ldr	r3, [sp, #12]
 80142d6:	4433      	add	r3, r6
 80142d8:	9303      	str	r3, [sp, #12]
 80142da:	786b      	ldrb	r3, [r5, #1]
 80142dc:	2b00      	cmp	r3, #0
 80142de:	f000 812f 	beq.w	8014540 <_vfiprintf_r+0x324>
 80142e2:	f04f 0300 	mov.w	r3, #0
 80142e6:	2200      	movs	r2, #0
 80142e8:	f104 0901 	add.w	r9, r4, #1
 80142ec:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80142f0:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 80142f4:	252b      	movs	r5, #43	; 0x2b
 80142f6:	7863      	ldrb	r3, [r4, #1]
 80142f8:	4614      	mov	r4, r2
 80142fa:	9202      	str	r2, [sp, #8]
 80142fc:	9100      	str	r1, [sp, #0]
 80142fe:	f109 0901 	add.w	r9, r9, #1
 8014302:	f1a3 0220 	sub.w	r2, r3, #32
 8014306:	2a5a      	cmp	r2, #90	; 0x5a
 8014308:	f200 8141 	bhi.w	801458e <_vfiprintf_r+0x372>
 801430c:	e8df f012 	tbh	[pc, r2, lsl #1]
 8014310:	013f006a 	.word	0x013f006a
 8014314:	029c013f 	.word	0x029c013f
 8014318:	013f013f 	.word	0x013f013f
 801431c:	027b013f 	.word	0x027b013f
 8014320:	013f013f 	.word	0x013f013f
 8014324:	0251021f 	.word	0x0251021f
 8014328:	022a013f 	.word	0x022a013f
 801432c:	013f02a6 	.word	0x013f02a6
 8014330:	005b02a1 	.word	0x005b02a1
 8014334:	005b005b 	.word	0x005b005b
 8014338:	005b005b 	.word	0x005b005b
 801433c:	005b005b 	.word	0x005b005b
 8014340:	005b005b 	.word	0x005b005b
 8014344:	013f013f 	.word	0x013f013f
 8014348:	013f013f 	.word	0x013f013f
 801434c:	013f013f 	.word	0x013f013f
 8014350:	013f013f 	.word	0x013f013f
 8014354:	020c013f 	.word	0x020c013f
 8014358:	013f0077 	.word	0x013f0077
 801435c:	013f013f 	.word	0x013f013f
 8014360:	013f013f 	.word	0x013f013f
 8014364:	013f013f 	.word	0x013f013f
 8014368:	013f013f 	.word	0x013f013f
 801436c:	00c9013f 	.word	0x00c9013f
 8014370:	013f013f 	.word	0x013f013f
 8014374:	01f0013f 	.word	0x01f0013f
 8014378:	023f013f 	.word	0x023f013f
 801437c:	013f013f 	.word	0x013f013f
 8014380:	013f04f7 	.word	0x013f04f7
 8014384:	013f013f 	.word	0x013f013f
 8014388:	013f013f 	.word	0x013f013f
 801438c:	013f013f 	.word	0x013f013f
 8014390:	013f013f 	.word	0x013f013f
 8014394:	020c013f 	.word	0x020c013f
 8014398:	013f0079 	.word	0x013f0079
 801439c:	013f013f 	.word	0x013f013f
 80143a0:	00790237 	.word	0x00790237
 80143a4:	013f0072 	.word	0x013f0072
 80143a8:	013f022f 	.word	0x013f022f
 80143ac:	00cb0268 	.word	0x00cb0268
 80143b0:	00720256 	.word	0x00720256
 80143b4:	01f0013f 	.word	0x01f0013f
 80143b8:	0517006f 	.word	0x0517006f
 80143bc:	013f013f 	.word	0x013f013f
 80143c0:	013f0519 	.word	0x013f0519
 80143c4:	006f      	.short	0x006f
 80143c6:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80143ca:	2100      	movs	r1, #0
 80143cc:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80143d0:	f819 3b01 	ldrb.w	r3, [r9], #1
 80143d4:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 80143d8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80143dc:	2a09      	cmp	r2, #9
 80143de:	d9f5      	bls.n	80143cc <_vfiprintf_r+0x1b0>
 80143e0:	9102      	str	r1, [sp, #8]
 80143e2:	e78e      	b.n	8014302 <_vfiprintf_r+0xe6>
 80143e4:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80143e8:	2b00      	cmp	r3, #0
 80143ea:	f000 8475 	beq.w	8014cd8 <_vfiprintf_r+0xabc>
 80143ee:	f899 3000 	ldrb.w	r3, [r9]
 80143f2:	e784      	b.n	80142fe <_vfiprintf_r+0xe2>
 80143f4:	f044 0420 	orr.w	r4, r4, #32
 80143f8:	f899 3000 	ldrb.w	r3, [r9]
 80143fc:	e77f      	b.n	80142fe <_vfiprintf_r+0xe2>
 80143fe:	f044 0410 	orr.w	r4, r4, #16
 8014402:	06a5      	lsls	r5, r4, #26
 8014404:	9e04      	ldr	r6, [sp, #16]
 8014406:	f140 8165 	bpl.w	80146d4 <_vfiprintf_r+0x4b8>
 801440a:	3607      	adds	r6, #7
 801440c:	f026 0607 	bic.w	r6, r6, #7
 8014410:	4632      	mov	r2, r6
 8014412:	6873      	ldr	r3, [r6, #4]
 8014414:	f852 6b08 	ldr.w	r6, [r2], #8
 8014418:	4698      	mov	r8, r3
 801441a:	9204      	str	r2, [sp, #16]
 801441c:	2b00      	cmp	r3, #0
 801441e:	f2c0 841b 	blt.w	8014c58 <_vfiprintf_r+0xa3c>
 8014422:	9b00      	ldr	r3, [sp, #0]
 8014424:	3301      	adds	r3, #1
 8014426:	f000 83dc 	beq.w	8014be2 <_vfiprintf_r+0x9c6>
 801442a:	ea56 0308 	orrs.w	r3, r6, r8
 801442e:	f024 0480 	bic.w	r4, r4, #128	; 0x80
 8014432:	f040 83d6 	bne.w	8014be2 <_vfiprintf_r+0x9c6>
 8014436:	9a00      	ldr	r2, [sp, #0]
 8014438:	1e13      	subs	r3, r2, #0
 801443a:	bf18      	it	ne
 801443c:	2301      	movne	r3, #1
 801443e:	2a00      	cmp	r2, #0
 8014440:	f040 83cf 	bne.w	8014be2 <_vfiprintf_r+0x9c6>
 8014444:	ad3a      	add	r5, sp, #232	; 0xe8
 8014446:	9300      	str	r3, [sp, #0]
 8014448:	9301      	str	r3, [sp, #4]
 801444a:	e060      	b.n	801450e <_vfiprintf_r+0x2f2>
 801444c:	ee18 1a90 	vmov	r1, s17
 8014450:	ee18 0a10 	vmov	r0, s16
 8014454:	ee18 5a90 	vmov	r5, s17
 8014458:	f000 fdee 	bl	8015038 <__swsetup_r>
 801445c:	2800      	cmp	r0, #0
 801445e:	f040 8593 	bne.w	8014f88 <_vfiprintf_r+0xd6c>
 8014462:	89aa      	ldrh	r2, [r5, #12]
 8014464:	f002 031a 	and.w	r3, r2, #26
 8014468:	2b0a      	cmp	r3, #10
 801446a:	f47f af0b 	bne.w	8014284 <_vfiprintf_r+0x68>
 801446e:	ee18 1a90 	vmov	r1, s17
 8014472:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
 8014476:	2b00      	cmp	r3, #0
 8014478:	f6ff af04 	blt.w	8014284 <_vfiprintf_r+0x68>
 801447c:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 801447e:	07df      	lsls	r7, r3, #31
 8014480:	d402      	bmi.n	8014488 <_vfiprintf_r+0x26c>
 8014482:	0596      	lsls	r6, r2, #22
 8014484:	f140 8531 	bpl.w	8014eea <_vfiprintf_r+0xcce>
 8014488:	4623      	mov	r3, r4
 801448a:	464a      	mov	r2, r9
 801448c:	ee18 1a90 	vmov	r1, s17
 8014490:	ee18 0a10 	vmov	r0, s16
 8014494:	b03b      	add	sp, #236	; 0xec
 8014496:	ecbd 8b04 	vpop	{d8-d9}
 801449a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801449e:	f000 bd8b 	b.w	8014fb8 <__sbprintf>
 80144a2:	f044 0410 	orr.w	r4, r4, #16
 80144a6:	f014 0820 	ands.w	r8, r4, #32
 80144aa:	f000 8104 	beq.w	80146b6 <_vfiprintf_r+0x49a>
 80144ae:	9e04      	ldr	r6, [sp, #16]
 80144b0:	3607      	adds	r6, #7
 80144b2:	f026 0607 	bic.w	r6, r6, #7
 80144b6:	4633      	mov	r3, r6
 80144b8:	f8d6 8004 	ldr.w	r8, [r6, #4]
 80144bc:	f853 6b08 	ldr.w	r6, [r3], #8
 80144c0:	9304      	str	r3, [sp, #16]
 80144c2:	f424 6a80 	bic.w	sl, r4, #1024	; 0x400
 80144c6:	2300      	movs	r3, #0
 80144c8:	f04f 0200 	mov.w	r2, #0
 80144cc:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
 80144d0:	9a00      	ldr	r2, [sp, #0]
 80144d2:	1c51      	adds	r1, r2, #1
 80144d4:	f000 81e5 	beq.w	80148a2 <_vfiprintf_r+0x686>
 80144d8:	ea56 0108 	orrs.w	r1, r6, r8
 80144dc:	f02a 0480 	bic.w	r4, sl, #128	; 0x80
 80144e0:	f040 81de 	bne.w	80148a0 <_vfiprintf_r+0x684>
 80144e4:	4611      	mov	r1, r2
 80144e6:	3a00      	subs	r2, #0
 80144e8:	bf18      	it	ne
 80144ea:	2201      	movne	r2, #1
 80144ec:	2900      	cmp	r1, #0
 80144ee:	f040 81d7 	bne.w	80148a0 <_vfiprintf_r+0x684>
 80144f2:	2b00      	cmp	r3, #0
 80144f4:	f040 8371 	bne.w	8014bda <_vfiprintf_r+0x9be>
 80144f8:	f01a 0201 	ands.w	r2, sl, #1
 80144fc:	e9cd 3200 	strd	r3, r2, [sp]
 8014500:	f000 839a 	beq.w	8014c38 <_vfiprintf_r+0xa1c>
 8014504:	2330      	movs	r3, #48	; 0x30
 8014506:	f10d 05e7 	add.w	r5, sp, #231	; 0xe7
 801450a:	f88d 30e7 	strb.w	r3, [sp, #231]	; 0xe7
 801450e:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8014512:	e9dd 2100 	ldrd	r2, r1, [sp]
 8014516:	428a      	cmp	r2, r1
 8014518:	bfb8      	it	lt
 801451a:	460a      	movlt	r2, r1
 801451c:	4690      	mov	r8, r2
 801451e:	2b00      	cmp	r3, #0
 8014520:	d044      	beq.n	80145ac <_vfiprintf_r+0x390>
 8014522:	f102 0801 	add.w	r8, r2, #1
 8014526:	e041      	b.n	80145ac <_vfiprintf_r+0x390>
 8014528:	2a00      	cmp	r2, #0
 801452a:	f000 8381 	beq.w	8014c30 <_vfiprintf_r+0xa14>
 801452e:	aa0e      	add	r2, sp, #56	; 0x38
 8014530:	4659      	mov	r1, fp
 8014532:	ee18 0a10 	vmov	r0, s16
 8014536:	f7ff fe37 	bl	80141a8 <__sprint_r.part.0>
 801453a:	b938      	cbnz	r0, 801454c <_vfiprintf_r+0x330>
 801453c:	af11      	add	r7, sp, #68	; 0x44
 801453e:	e6c9      	b.n	80142d4 <_vfiprintf_r+0xb8>
 8014540:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8014542:	2b00      	cmp	r3, #0
 8014544:	f040 8500 	bne.w	8014f48 <_vfiprintf_r+0xd2c>
 8014548:	2300      	movs	r3, #0
 801454a:	930f      	str	r3, [sp, #60]	; 0x3c
 801454c:	ee18 2a90 	vmov	r2, s17
 8014550:	6e53      	ldr	r3, [r2, #100]	; 0x64
 8014552:	07d9      	lsls	r1, r3, #31
 8014554:	f140 80a4 	bpl.w	80146a0 <_vfiprintf_r+0x484>
 8014558:	8993      	ldrh	r3, [r2, #12]
 801455a:	065b      	lsls	r3, r3, #25
 801455c:	f100 8500 	bmi.w	8014f60 <_vfiprintf_r+0xd44>
 8014560:	9803      	ldr	r0, [sp, #12]
 8014562:	b03b      	add	sp, #236	; 0xec
 8014564:	ecbd 8b04 	vpop	{d8-d9}
 8014568:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801456c:	f9b2 100c 	ldrsh.w	r1, [r2, #12]
 8014570:	ee18 3a90 	vmov	r3, s17
 8014574:	058d      	lsls	r5, r1, #22
 8014576:	b28a      	uxth	r2, r1
 8014578:	f53f ae6a 	bmi.w	8014250 <_vfiprintf_r+0x34>
 801457c:	ee18 5a90 	vmov	r5, s17
 8014580:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8014582:	f002 fb25 	bl	8016bd0 <__retarget_lock_acquire_recursive>
 8014586:	f9b5 100c 	ldrsh.w	r1, [r5, #12]
 801458a:	b28a      	uxth	r2, r1
 801458c:	e660      	b.n	8014250 <_vfiprintf_r+0x34>
 801458e:	2b00      	cmp	r3, #0
 8014590:	d0d6      	beq.n	8014540 <_vfiprintf_r+0x324>
 8014592:	f04f 0801 	mov.w	r8, #1
 8014596:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 801459a:	ad21      	add	r5, sp, #132	; 0x84
 801459c:	f04f 0300 	mov.w	r3, #0
 80145a0:	f8cd 8004 	str.w	r8, [sp, #4]
 80145a4:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 80145a8:	2300      	movs	r3, #0
 80145aa:	9300      	str	r3, [sp, #0]
 80145ac:	f014 0302 	ands.w	r3, r4, #2
 80145b0:	bf18      	it	ne
 80145b2:	f108 0802 	addne.w	r8, r8, #2
 80145b6:	9305      	str	r3, [sp, #20]
 80145b8:	f014 0384 	ands.w	r3, r4, #132	; 0x84
 80145bc:	9306      	str	r3, [sp, #24]
 80145be:	d105      	bne.n	80145cc <_vfiprintf_r+0x3b0>
 80145c0:	9b02      	ldr	r3, [sp, #8]
 80145c2:	eba3 0608 	sub.w	r6, r3, r8
 80145c6:	2e00      	cmp	r6, #0
 80145c8:	f300 826c 	bgt.w	8014aa4 <_vfiprintf_r+0x888>
 80145cc:	e9dd 200f 	ldrd	r2, r0, [sp, #60]	; 0x3c
 80145d0:	1c51      	adds	r1, r2, #1
 80145d2:	f89d 6033 	ldrb.w	r6, [sp, #51]	; 0x33
 80145d6:	b176      	cbz	r6, 80145f6 <_vfiprintf_r+0x3da>
 80145d8:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 80145dc:	3001      	adds	r0, #1
 80145de:	2907      	cmp	r1, #7
 80145e0:	603a      	str	r2, [r7, #0]
 80145e2:	f04f 0201 	mov.w	r2, #1
 80145e6:	e9cd 100f 	strd	r1, r0, [sp, #60]	; 0x3c
 80145ea:	607a      	str	r2, [r7, #4]
 80145ec:	f300 823f 	bgt.w	8014a6e <_vfiprintf_r+0x852>
 80145f0:	460a      	mov	r2, r1
 80145f2:	3708      	adds	r7, #8
 80145f4:	3101      	adds	r1, #1
 80145f6:	9b05      	ldr	r3, [sp, #20]
 80145f8:	b1cb      	cbz	r3, 801462e <_vfiprintf_r+0x412>
 80145fa:	ab0d      	add	r3, sp, #52	; 0x34
 80145fc:	3002      	adds	r0, #2
 80145fe:	2907      	cmp	r1, #7
 8014600:	603b      	str	r3, [r7, #0]
 8014602:	f04f 0302 	mov.w	r3, #2
 8014606:	e9cd 100f 	strd	r1, r0, [sp, #60]	; 0x3c
 801460a:	607b      	str	r3, [r7, #4]
 801460c:	f340 8246 	ble.w	8014a9c <_vfiprintf_r+0x880>
 8014610:	2800      	cmp	r0, #0
 8014612:	f000 8309 	beq.w	8014c28 <_vfiprintf_r+0xa0c>
 8014616:	aa0e      	add	r2, sp, #56	; 0x38
 8014618:	4659      	mov	r1, fp
 801461a:	ee18 0a10 	vmov	r0, s16
 801461e:	f7ff fdc3 	bl	80141a8 <__sprint_r.part.0>
 8014622:	2800      	cmp	r0, #0
 8014624:	d192      	bne.n	801454c <_vfiprintf_r+0x330>
 8014626:	af11      	add	r7, sp, #68	; 0x44
 8014628:	e9dd 200f 	ldrd	r2, r0, [sp, #60]	; 0x3c
 801462c:	1c51      	adds	r1, r2, #1
 801462e:	9b06      	ldr	r3, [sp, #24]
 8014630:	2b80      	cmp	r3, #128	; 0x80
 8014632:	f000 816c 	beq.w	801490e <_vfiprintf_r+0x6f2>
 8014636:	e9dd 3600 	ldrd	r3, r6, [sp]
 801463a:	eba3 0a06 	sub.w	sl, r3, r6
 801463e:	f1ba 0f00 	cmp.w	sl, #0
 8014642:	f300 81c7 	bgt.w	80149d4 <_vfiprintf_r+0x7b8>
 8014646:	9b01      	ldr	r3, [sp, #4]
 8014648:	2907      	cmp	r1, #7
 801464a:	603d      	str	r5, [r7, #0]
 801464c:	4418      	add	r0, r3
 801464e:	607b      	str	r3, [r7, #4]
 8014650:	e9cd 100f 	strd	r1, r0, [sp, #60]	; 0x3c
 8014654:	f340 8122 	ble.w	801489c <_vfiprintf_r+0x680>
 8014658:	2800      	cmp	r0, #0
 801465a:	f000 826c 	beq.w	8014b36 <_vfiprintf_r+0x91a>
 801465e:	aa0e      	add	r2, sp, #56	; 0x38
 8014660:	4659      	mov	r1, fp
 8014662:	ee18 0a10 	vmov	r0, s16
 8014666:	f7ff fd9f 	bl	80141a8 <__sprint_r.part.0>
 801466a:	2800      	cmp	r0, #0
 801466c:	f47f af6e 	bne.w	801454c <_vfiprintf_r+0x330>
 8014670:	9810      	ldr	r0, [sp, #64]	; 0x40
 8014672:	af11      	add	r7, sp, #68	; 0x44
 8014674:	0764      	lsls	r4, r4, #29
 8014676:	d505      	bpl.n	8014684 <_vfiprintf_r+0x468>
 8014678:	9b02      	ldr	r3, [sp, #8]
 801467a:	eba3 0408 	sub.w	r4, r3, r8
 801467e:	2c00      	cmp	r4, #0
 8014680:	f300 8262 	bgt.w	8014b48 <_vfiprintf_r+0x92c>
 8014684:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014688:	4542      	cmp	r2, r8
 801468a:	bfac      	ite	ge
 801468c:	189b      	addge	r3, r3, r2
 801468e:	4443      	addlt	r3, r8
 8014690:	9303      	str	r3, [sp, #12]
 8014692:	2800      	cmp	r0, #0
 8014694:	f040 81e1 	bne.w	8014a5a <_vfiprintf_r+0x83e>
 8014698:	2300      	movs	r3, #0
 801469a:	af11      	add	r7, sp, #68	; 0x44
 801469c:	930f      	str	r3, [sp, #60]	; 0x3c
 801469e:	e5fe      	b.n	801429e <_vfiprintf_r+0x82>
 80146a0:	8993      	ldrh	r3, [r2, #12]
 80146a2:	059a      	lsls	r2, r3, #22
 80146a4:	f53f af59 	bmi.w	801455a <_vfiprintf_r+0x33e>
 80146a8:	ee18 4a90 	vmov	r4, s17
 80146ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80146ae:	f002 fa91 	bl	8016bd4 <__retarget_lock_release_recursive>
 80146b2:	89a3      	ldrh	r3, [r4, #12]
 80146b4:	e751      	b.n	801455a <_vfiprintf_r+0x33e>
 80146b6:	f014 0310 	ands.w	r3, r4, #16
 80146ba:	f040 8314 	bne.w	8014ce6 <_vfiprintf_r+0xaca>
 80146be:	f014 0240 	ands.w	r2, r4, #64	; 0x40
 80146c2:	f000 83d9 	beq.w	8014e78 <_vfiprintf_r+0xc5c>
 80146c6:	9a04      	ldr	r2, [sp, #16]
 80146c8:	4698      	mov	r8, r3
 80146ca:	f852 6b04 	ldr.w	r6, [r2], #4
 80146ce:	b2b6      	uxth	r6, r6
 80146d0:	9204      	str	r2, [sp, #16]
 80146d2:	e6f6      	b.n	80144c2 <_vfiprintf_r+0x2a6>
 80146d4:	f856 3b04 	ldr.w	r3, [r6], #4
 80146d8:	06e0      	lsls	r0, r4, #27
 80146da:	9604      	str	r6, [sp, #16]
 80146dc:	f100 82ec 	bmi.w	8014cb8 <_vfiprintf_r+0xa9c>
 80146e0:	0661      	lsls	r1, r4, #25
 80146e2:	f140 82e6 	bpl.w	8014cb2 <_vfiprintf_r+0xa96>
 80146e6:	f343 38c0 	sbfx	r8, r3, #15, #1
 80146ea:	b21e      	sxth	r6, r3
 80146ec:	4643      	mov	r3, r8
 80146ee:	e695      	b.n	801441c <_vfiprintf_r+0x200>
 80146f0:	9e04      	ldr	r6, [sp, #16]
 80146f2:	f04f 0300 	mov.w	r3, #0
 80146f6:	f856 5b04 	ldr.w	r5, [r6], #4
 80146fa:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 80146fe:	9b00      	ldr	r3, [sp, #0]
 8014700:	2d00      	cmp	r5, #0
 8014702:	f000 83a6 	beq.w	8014e52 <_vfiprintf_r+0xc36>
 8014706:	1c5a      	adds	r2, r3, #1
 8014708:	f000 831e 	beq.w	8014d48 <_vfiprintf_r+0xb2c>
 801470c:	461a      	mov	r2, r3
 801470e:	2100      	movs	r1, #0
 8014710:	4628      	mov	r0, r5
 8014712:	f002 fae7 	bl	8016ce4 <memchr>
 8014716:	2800      	cmp	r0, #0
 8014718:	f000 8401 	beq.w	8014f1e <_vfiprintf_r+0xd02>
 801471c:	1b43      	subs	r3, r0, r5
 801471e:	9604      	str	r6, [sp, #16]
 8014720:	9301      	str	r3, [sp, #4]
 8014722:	2300      	movs	r3, #0
 8014724:	9300      	str	r3, [sp, #0]
 8014726:	e6f2      	b.n	801450e <_vfiprintf_r+0x2f2>
 8014728:	9e04      	ldr	r6, [sp, #16]
 801472a:	f04f 0300 	mov.w	r3, #0
 801472e:	f04f 0801 	mov.w	r8, #1
 8014732:	ad21      	add	r5, sp, #132	; 0x84
 8014734:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 8014738:	f856 3b04 	ldr.w	r3, [r6], #4
 801473c:	f8cd 8004 	str.w	r8, [sp, #4]
 8014740:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 8014744:	9604      	str	r6, [sp, #16]
 8014746:	e72f      	b.n	80145a8 <_vfiprintf_r+0x38c>
 8014748:	f001 fe14 	bl	8016374 <__sinit>
 801474c:	e577      	b.n	801423e <_vfiprintf_r+0x22>
 801474e:	9b04      	ldr	r3, [sp, #16]
 8014750:	f853 2b04 	ldr.w	r2, [r3], #4
 8014754:	2a00      	cmp	r2, #0
 8014756:	9202      	str	r2, [sp, #8]
 8014758:	f280 8297 	bge.w	8014c8a <_vfiprintf_r+0xa6e>
 801475c:	9a02      	ldr	r2, [sp, #8]
 801475e:	9304      	str	r3, [sp, #16]
 8014760:	4252      	negs	r2, r2
 8014762:	9202      	str	r2, [sp, #8]
 8014764:	f044 0404 	orr.w	r4, r4, #4
 8014768:	f899 3000 	ldrb.w	r3, [r9]
 801476c:	e5c7      	b.n	80142fe <_vfiprintf_r+0xe2>
 801476e:	f899 3000 	ldrb.w	r3, [r9]
 8014772:	2b6c      	cmp	r3, #108	; 0x6c
 8014774:	f000 835d 	beq.w	8014e32 <_vfiprintf_r+0xc16>
 8014778:	f044 0410 	orr.w	r4, r4, #16
 801477c:	e5bf      	b.n	80142fe <_vfiprintf_r+0xe2>
 801477e:	f899 3000 	ldrb.w	r3, [r9]
 8014782:	2b68      	cmp	r3, #104	; 0x68
 8014784:	f000 834d 	beq.w	8014e22 <_vfiprintf_r+0xc06>
 8014788:	f044 0440 	orr.w	r4, r4, #64	; 0x40
 801478c:	e5b7      	b.n	80142fe <_vfiprintf_r+0xe2>
 801478e:	f044 0a10 	orr.w	sl, r4, #16
 8014792:	f01a 0820 	ands.w	r8, sl, #32
 8014796:	f000 8251 	beq.w	8014c3c <_vfiprintf_r+0xa20>
 801479a:	9e04      	ldr	r6, [sp, #16]
 801479c:	2301      	movs	r3, #1
 801479e:	3607      	adds	r6, #7
 80147a0:	f026 0607 	bic.w	r6, r6, #7
 80147a4:	4632      	mov	r2, r6
 80147a6:	f8d6 8004 	ldr.w	r8, [r6, #4]
 80147aa:	f852 6b08 	ldr.w	r6, [r2], #8
 80147ae:	9204      	str	r2, [sp, #16]
 80147b0:	e68a      	b.n	80144c8 <_vfiprintf_r+0x2ac>
 80147b2:	f899 3000 	ldrb.w	r3, [r9]
 80147b6:	f88d 5033 	strb.w	r5, [sp, #51]	; 0x33
 80147ba:	e5a0      	b.n	80142fe <_vfiprintf_r+0xe2>
 80147bc:	9b04      	ldr	r3, [sp, #16]
 80147be:	2230      	movs	r2, #48	; 0x30
 80147c0:	f044 0a02 	orr.w	sl, r4, #2
 80147c4:	f04f 0800 	mov.w	r8, #0
 80147c8:	f853 6b04 	ldr.w	r6, [r3], #4
 80147cc:	f88d 2034 	strb.w	r2, [sp, #52]	; 0x34
 80147d0:	9304      	str	r3, [sp, #16]
 80147d2:	2378      	movs	r3, #120	; 0x78
 80147d4:	f88d 3035 	strb.w	r3, [sp, #53]	; 0x35
 80147d8:	4bb9      	ldr	r3, [pc, #740]	; (8014ac0 <_vfiprintf_r+0x8a4>)
 80147da:	9307      	str	r3, [sp, #28]
 80147dc:	2302      	movs	r3, #2
 80147de:	e673      	b.n	80144c8 <_vfiprintf_r+0x2ac>
 80147e0:	06a6      	lsls	r6, r4, #26
 80147e2:	f100 826f 	bmi.w	8014cc4 <_vfiprintf_r+0xaa8>
 80147e6:	06e5      	lsls	r5, r4, #27
 80147e8:	f100 832b 	bmi.w	8014e42 <_vfiprintf_r+0xc26>
 80147ec:	0660      	lsls	r0, r4, #25
 80147ee:	f100 835c 	bmi.w	8014eaa <_vfiprintf_r+0xc8e>
 80147f2:	05a1      	lsls	r1, r4, #22
 80147f4:	f140 8325 	bpl.w	8014e42 <_vfiprintf_r+0xc26>
 80147f8:	9e04      	ldr	r6, [sp, #16]
 80147fa:	9a03      	ldr	r2, [sp, #12]
 80147fc:	f856 3b04 	ldr.w	r3, [r6], #4
 8014800:	701a      	strb	r2, [r3, #0]
 8014802:	9604      	str	r6, [sp, #16]
 8014804:	e54b      	b.n	801429e <_vfiprintf_r+0x82>
 8014806:	ee18 0a10 	vmov	r0, s16
 801480a:	f002 f9d9 	bl	8016bc0 <_localeconv_r>
 801480e:	6843      	ldr	r3, [r0, #4]
 8014810:	4618      	mov	r0, r3
 8014812:	9309      	str	r3, [sp, #36]	; 0x24
 8014814:	f7fd ff54 	bl	80126c0 <strlen>
 8014818:	900a      	str	r0, [sp, #40]	; 0x28
 801481a:	4606      	mov	r6, r0
 801481c:	ee18 0a10 	vmov	r0, s16
 8014820:	f002 f9ce 	bl	8016bc0 <_localeconv_r>
 8014824:	6883      	ldr	r3, [r0, #8]
 8014826:	9308      	str	r3, [sp, #32]
 8014828:	2e00      	cmp	r6, #0
 801482a:	f43f ade0 	beq.w	80143ee <_vfiprintf_r+0x1d2>
 801482e:	2b00      	cmp	r3, #0
 8014830:	f43f addd 	beq.w	80143ee <_vfiprintf_r+0x1d2>
 8014834:	9b08      	ldr	r3, [sp, #32]
 8014836:	781b      	ldrb	r3, [r3, #0]
 8014838:	2b00      	cmp	r3, #0
 801483a:	f43f add8 	beq.w	80143ee <_vfiprintf_r+0x1d2>
 801483e:	f444 6480 	orr.w	r4, r4, #1024	; 0x400
 8014842:	f899 3000 	ldrb.w	r3, [r9]
 8014846:	e55a      	b.n	80142fe <_vfiprintf_r+0xe2>
 8014848:	f044 0401 	orr.w	r4, r4, #1
 801484c:	f899 3000 	ldrb.w	r3, [r9]
 8014850:	e555      	b.n	80142fe <_vfiprintf_r+0xe2>
 8014852:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 8014856:	f899 3000 	ldrb.w	r3, [r9]
 801485a:	e550      	b.n	80142fe <_vfiprintf_r+0xe2>
 801485c:	4649      	mov	r1, r9
 801485e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014862:	2b2a      	cmp	r3, #42	; 0x2a
 8014864:	f000 8384 	beq.w	8014f70 <_vfiprintf_r+0xd54>
 8014868:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 801486c:	4689      	mov	r9, r1
 801486e:	2a09      	cmp	r2, #9
 8014870:	f200 8361 	bhi.w	8014f36 <_vfiprintf_r+0xd1a>
 8014874:	2100      	movs	r1, #0
 8014876:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 801487a:	f819 3b01 	ldrb.w	r3, [r9], #1
 801487e:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8014882:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8014886:	2a09      	cmp	r2, #9
 8014888:	d9f5      	bls.n	8014876 <_vfiprintf_r+0x65a>
 801488a:	9100      	str	r1, [sp, #0]
 801488c:	e539      	b.n	8014302 <_vfiprintf_r+0xe6>
 801488e:	9801      	ldr	r0, [sp, #4]
 8014890:	2301      	movs	r3, #1
 8014892:	af11      	add	r7, sp, #68	; 0x44
 8014894:	9511      	str	r5, [sp, #68]	; 0x44
 8014896:	9012      	str	r0, [sp, #72]	; 0x48
 8014898:	9010      	str	r0, [sp, #64]	; 0x40
 801489a:	930f      	str	r3, [sp, #60]	; 0x3c
 801489c:	3708      	adds	r7, #8
 801489e:	e6e9      	b.n	8014674 <_vfiprintf_r+0x458>
 80148a0:	46a2      	mov	sl, r4
 80148a2:	2b01      	cmp	r3, #1
 80148a4:	f000 819e 	beq.w	8014be4 <_vfiprintf_r+0x9c8>
 80148a8:	2b02      	cmp	r3, #2
 80148aa:	ad3a      	add	r5, sp, #232	; 0xe8
 80148ac:	d112      	bne.n	80148d4 <_vfiprintf_r+0x6b8>
 80148ae:	9a07      	ldr	r2, [sp, #28]
 80148b0:	f006 030f 	and.w	r3, r6, #15
 80148b4:	0936      	lsrs	r6, r6, #4
 80148b6:	5cd3      	ldrb	r3, [r2, r3]
 80148b8:	ea46 7608 	orr.w	r6, r6, r8, lsl #28
 80148bc:	ea4f 1818 	mov.w	r8, r8, lsr #4
 80148c0:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80148c4:	ea56 0308 	orrs.w	r3, r6, r8
 80148c8:	d1f2      	bne.n	80148b0 <_vfiprintf_r+0x694>
 80148ca:	ab3a      	add	r3, sp, #232	; 0xe8
 80148cc:	4654      	mov	r4, sl
 80148ce:	1b5b      	subs	r3, r3, r5
 80148d0:	9301      	str	r3, [sp, #4]
 80148d2:	e61c      	b.n	801450e <_vfiprintf_r+0x2f2>
 80148d4:	f006 0307 	and.w	r3, r6, #7
 80148d8:	08f6      	lsrs	r6, r6, #3
 80148da:	462a      	mov	r2, r5
 80148dc:	ea46 7648 	orr.w	r6, r6, r8, lsl #29
 80148e0:	3330      	adds	r3, #48	; 0x30
 80148e2:	ea4f 08d8 	mov.w	r8, r8, lsr #3
 80148e6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80148ea:	ea56 0108 	orrs.w	r1, r6, r8
 80148ee:	d1f1      	bne.n	80148d4 <_vfiprintf_r+0x6b8>
 80148f0:	2b30      	cmp	r3, #48	; 0x30
 80148f2:	d0ea      	beq.n	80148ca <_vfiprintf_r+0x6ae>
 80148f4:	f01a 0f01 	tst.w	sl, #1
 80148f8:	d0e7      	beq.n	80148ca <_vfiprintf_r+0x6ae>
 80148fa:	2330      	movs	r3, #48	; 0x30
 80148fc:	3a02      	subs	r2, #2
 80148fe:	4654      	mov	r4, sl
 8014900:	f805 3c01 	strb.w	r3, [r5, #-1]
 8014904:	ab3a      	add	r3, sp, #232	; 0xe8
 8014906:	4615      	mov	r5, r2
 8014908:	1a9b      	subs	r3, r3, r2
 801490a:	9301      	str	r3, [sp, #4]
 801490c:	e5ff      	b.n	801450e <_vfiprintf_r+0x2f2>
 801490e:	9b02      	ldr	r3, [sp, #8]
 8014910:	eba3 0a08 	sub.w	sl, r3, r8
 8014914:	f1ba 0f00 	cmp.w	sl, #0
 8014918:	f77f ae8d 	ble.w	8014636 <_vfiprintf_r+0x41a>
 801491c:	f1ba 0f10 	cmp.w	sl, #16
 8014920:	f340 8323 	ble.w	8014f6a <_vfiprintf_r+0xd4e>
 8014924:	465b      	mov	r3, fp
 8014926:	9405      	str	r4, [sp, #20]
 8014928:	46ab      	mov	fp, r5
 801492a:	4e66      	ldr	r6, [pc, #408]	; (8014ac4 <_vfiprintf_r+0x8a8>)
 801492c:	ee18 4a10 	vmov	r4, s16
 8014930:	461d      	mov	r5, r3
 8014932:	e00f      	b.n	8014954 <_vfiprintf_r+0x738>
 8014934:	4629      	mov	r1, r5
 8014936:	4620      	mov	r0, r4
 8014938:	f7ff fc36 	bl	80141a8 <__sprint_r.part.0>
 801493c:	2800      	cmp	r0, #0
 801493e:	f47f ae05 	bne.w	801454c <_vfiprintf_r+0x330>
 8014942:	e9dd 200f 	ldrd	r2, r0, [sp, #60]	; 0x3c
 8014946:	f102 0c01 	add.w	ip, r2, #1
 801494a:	f1aa 0a10 	sub.w	sl, sl, #16
 801494e:	f1ba 0f10 	cmp.w	sl, #16
 8014952:	dd19      	ble.n	8014988 <_vfiprintf_r+0x76c>
 8014954:	1c53      	adds	r3, r2, #1
 8014956:	3010      	adds	r0, #16
 8014958:	2110      	movs	r1, #16
 801495a:	f102 0c02 	add.w	ip, r2, #2
 801495e:	2b07      	cmp	r3, #7
 8014960:	603e      	str	r6, [r7, #0]
 8014962:	6079      	str	r1, [r7, #4]
 8014964:	461a      	mov	r2, r3
 8014966:	f107 0708 	add.w	r7, r7, #8
 801496a:	e9cd 300f 	strd	r3, r0, [sp, #60]	; 0x3c
 801496e:	ddec      	ble.n	801494a <_vfiprintf_r+0x72e>
 8014970:	aa0e      	add	r2, sp, #56	; 0x38
 8014972:	af11      	add	r7, sp, #68	; 0x44
 8014974:	2800      	cmp	r0, #0
 8014976:	d1dd      	bne.n	8014934 <_vfiprintf_r+0x718>
 8014978:	f1aa 0a10 	sub.w	sl, sl, #16
 801497c:	f04f 0c01 	mov.w	ip, #1
 8014980:	4602      	mov	r2, r0
 8014982:	f1ba 0f10 	cmp.w	sl, #16
 8014986:	dce5      	bgt.n	8014954 <_vfiprintf_r+0x738>
 8014988:	462b      	mov	r3, r5
 801498a:	9c05      	ldr	r4, [sp, #20]
 801498c:	465d      	mov	r5, fp
 801498e:	469b      	mov	fp, r3
 8014990:	4450      	add	r0, sl
 8014992:	f1bc 0f07 	cmp.w	ip, #7
 8014996:	603e      	str	r6, [r7, #0]
 8014998:	f8c7 a004 	str.w	sl, [r7, #4]
 801499c:	e9cd c00f 	strd	ip, r0, [sp, #60]	; 0x3c
 80149a0:	f340 8178 	ble.w	8014c94 <_vfiprintf_r+0xa78>
 80149a4:	2800      	cmp	r0, #0
 80149a6:	f000 8272 	beq.w	8014e8e <_vfiprintf_r+0xc72>
 80149aa:	aa0e      	add	r2, sp, #56	; 0x38
 80149ac:	4659      	mov	r1, fp
 80149ae:	ee18 0a10 	vmov	r0, s16
 80149b2:	f7ff fbf9 	bl	80141a8 <__sprint_r.part.0>
 80149b6:	2800      	cmp	r0, #0
 80149b8:	f47f adc8 	bne.w	801454c <_vfiprintf_r+0x330>
 80149bc:	af11      	add	r7, sp, #68	; 0x44
 80149be:	e9dd 3600 	ldrd	r3, r6, [sp]
 80149c2:	e9dd 200f 	ldrd	r2, r0, [sp, #60]	; 0x3c
 80149c6:	eba3 0a06 	sub.w	sl, r3, r6
 80149ca:	1c51      	adds	r1, r2, #1
 80149cc:	f1ba 0f00 	cmp.w	sl, #0
 80149d0:	f77f ae39 	ble.w	8014646 <_vfiprintf_r+0x42a>
 80149d4:	f1ba 0f10 	cmp.w	sl, #16
 80149d8:	4e3a      	ldr	r6, [pc, #232]	; (8014ac4 <_vfiprintf_r+0x8a8>)
 80149da:	dd32      	ble.n	8014a42 <_vfiprintf_r+0x826>
 80149dc:	f8cd 9000 	str.w	r9, [sp]
 80149e0:	46c1      	mov	r9, r8
 80149e2:	46a0      	mov	r8, r4
 80149e4:	ee18 4a10 	vmov	r4, s16
 80149e8:	e00d      	b.n	8014a06 <_vfiprintf_r+0x7ea>
 80149ea:	4620      	mov	r0, r4
 80149ec:	f7ff fbdc 	bl	80141a8 <__sprint_r.part.0>
 80149f0:	2800      	cmp	r0, #0
 80149f2:	f47f adab 	bne.w	801454c <_vfiprintf_r+0x330>
 80149f6:	e9dd 200f 	ldrd	r2, r0, [sp, #60]	; 0x3c
 80149fa:	1c51      	adds	r1, r2, #1
 80149fc:	f1aa 0a10 	sub.w	sl, sl, #16
 8014a00:	f1ba 0f10 	cmp.w	sl, #16
 8014a04:	dd19      	ble.n	8014a3a <_vfiprintf_r+0x81e>
 8014a06:	1c53      	adds	r3, r2, #1
 8014a08:	2110      	movs	r1, #16
 8014a0a:	3010      	adds	r0, #16
 8014a0c:	603e      	str	r6, [r7, #0]
 8014a0e:	2b07      	cmp	r3, #7
 8014a10:	6079      	str	r1, [r7, #4]
 8014a12:	f102 0102 	add.w	r1, r2, #2
 8014a16:	f107 0708 	add.w	r7, r7, #8
 8014a1a:	461a      	mov	r2, r3
 8014a1c:	e9cd 300f 	strd	r3, r0, [sp, #60]	; 0x3c
 8014a20:	ddec      	ble.n	80149fc <_vfiprintf_r+0x7e0>
 8014a22:	aa0e      	add	r2, sp, #56	; 0x38
 8014a24:	4659      	mov	r1, fp
 8014a26:	af11      	add	r7, sp, #68	; 0x44
 8014a28:	2800      	cmp	r0, #0
 8014a2a:	d1de      	bne.n	80149ea <_vfiprintf_r+0x7ce>
 8014a2c:	f1aa 0a10 	sub.w	sl, sl, #16
 8014a30:	2101      	movs	r1, #1
 8014a32:	4602      	mov	r2, r0
 8014a34:	f1ba 0f10 	cmp.w	sl, #16
 8014a38:	dce5      	bgt.n	8014a06 <_vfiprintf_r+0x7ea>
 8014a3a:	4644      	mov	r4, r8
 8014a3c:	46c8      	mov	r8, r9
 8014a3e:	f8dd 9000 	ldr.w	r9, [sp]
 8014a42:	4450      	add	r0, sl
 8014a44:	2907      	cmp	r1, #7
 8014a46:	603e      	str	r6, [r7, #0]
 8014a48:	f8c7 a004 	str.w	sl, [r7, #4]
 8014a4c:	e9cd 100f 	strd	r1, r0, [sp, #60]	; 0x3c
 8014a50:	f300 80d6 	bgt.w	8014c00 <_vfiprintf_r+0x9e4>
 8014a54:	3708      	adds	r7, #8
 8014a56:	3101      	adds	r1, #1
 8014a58:	e5f5      	b.n	8014646 <_vfiprintf_r+0x42a>
 8014a5a:	aa0e      	add	r2, sp, #56	; 0x38
 8014a5c:	4659      	mov	r1, fp
 8014a5e:	ee18 0a10 	vmov	r0, s16
 8014a62:	f7ff fba1 	bl	80141a8 <__sprint_r.part.0>
 8014a66:	2800      	cmp	r0, #0
 8014a68:	f43f ae16 	beq.w	8014698 <_vfiprintf_r+0x47c>
 8014a6c:	e56e      	b.n	801454c <_vfiprintf_r+0x330>
 8014a6e:	2800      	cmp	r0, #0
 8014a70:	f000 80d7 	beq.w	8014c22 <_vfiprintf_r+0xa06>
 8014a74:	aa0e      	add	r2, sp, #56	; 0x38
 8014a76:	4659      	mov	r1, fp
 8014a78:	ee18 0a10 	vmov	r0, s16
 8014a7c:	f7ff fb94 	bl	80141a8 <__sprint_r.part.0>
 8014a80:	2800      	cmp	r0, #0
 8014a82:	f47f ad63 	bne.w	801454c <_vfiprintf_r+0x330>
 8014a86:	af11      	add	r7, sp, #68	; 0x44
 8014a88:	e9dd 200f 	ldrd	r2, r0, [sp, #60]	; 0x3c
 8014a8c:	1c51      	adds	r1, r2, #1
 8014a8e:	e5b2      	b.n	80145f6 <_vfiprintf_r+0x3da>
 8014a90:	2002      	movs	r0, #2
 8014a92:	ab0d      	add	r3, sp, #52	; 0x34
 8014a94:	2101      	movs	r1, #1
 8014a96:	af11      	add	r7, sp, #68	; 0x44
 8014a98:	9012      	str	r0, [sp, #72]	; 0x48
 8014a9a:	9311      	str	r3, [sp, #68]	; 0x44
 8014a9c:	460a      	mov	r2, r1
 8014a9e:	3708      	adds	r7, #8
 8014aa0:	1c51      	adds	r1, r2, #1
 8014aa2:	e5c4      	b.n	801462e <_vfiprintf_r+0x412>
 8014aa4:	2e10      	cmp	r6, #16
 8014aa6:	f340 8240 	ble.w	8014f2a <_vfiprintf_r+0xd0e>
 8014aaa:	f8df a01c 	ldr.w	sl, [pc, #28]	; 8014ac8 <_vfiprintf_r+0x8ac>
 8014aae:	2310      	movs	r3, #16
 8014ab0:	950b      	str	r5, [sp, #44]	; 0x2c
 8014ab2:	4655      	mov	r5, sl
 8014ab4:	ee18 aa10 	vmov	sl, s16
 8014ab8:	e9dd c00f 	ldrd	ip, r0, [sp, #60]	; 0x3c
 8014abc:	4662      	mov	r2, ip
 8014abe:	e013      	b.n	8014ae8 <_vfiprintf_r+0x8cc>
 8014ac0:	08019ff4 	.word	0x08019ff4
 8014ac4:	0801a058 	.word	0x0801a058
 8014ac8:	0801a048 	.word	0x0801a048
 8014acc:	4650      	mov	r0, sl
 8014ace:	f7ff fb6b 	bl	80141a8 <__sprint_r.part.0>
 8014ad2:	2800      	cmp	r0, #0
 8014ad4:	f47f ad3a 	bne.w	801454c <_vfiprintf_r+0x330>
 8014ad8:	2310      	movs	r3, #16
 8014ada:	e9dd 200f 	ldrd	r2, r0, [sp, #60]	; 0x3c
 8014ade:	f102 0c01 	add.w	ip, r2, #1
 8014ae2:	3e10      	subs	r6, #16
 8014ae4:	2e10      	cmp	r6, #16
 8014ae6:	dd17      	ble.n	8014b18 <_vfiprintf_r+0x8fc>
 8014ae8:	1c51      	adds	r1, r2, #1
 8014aea:	3010      	adds	r0, #16
 8014aec:	f102 0c02 	add.w	ip, r2, #2
 8014af0:	2907      	cmp	r1, #7
 8014af2:	460a      	mov	r2, r1
 8014af4:	e9c7 5300 	strd	r5, r3, [r7]
 8014af8:	e9cd 100f 	strd	r1, r0, [sp, #60]	; 0x3c
 8014afc:	f107 0708 	add.w	r7, r7, #8
 8014b00:	ddef      	ble.n	8014ae2 <_vfiprintf_r+0x8c6>
 8014b02:	aa0e      	add	r2, sp, #56	; 0x38
 8014b04:	4659      	mov	r1, fp
 8014b06:	af11      	add	r7, sp, #68	; 0x44
 8014b08:	2800      	cmp	r0, #0
 8014b0a:	d1df      	bne.n	8014acc <_vfiprintf_r+0x8b0>
 8014b0c:	3e10      	subs	r6, #16
 8014b0e:	4602      	mov	r2, r0
 8014b10:	f04f 0c01 	mov.w	ip, #1
 8014b14:	2e10      	cmp	r6, #16
 8014b16:	dce7      	bgt.n	8014ae8 <_vfiprintf_r+0x8cc>
 8014b18:	46aa      	mov	sl, r5
 8014b1a:	4662      	mov	r2, ip
 8014b1c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8014b1e:	4430      	add	r0, r6
 8014b20:	2a07      	cmp	r2, #7
 8014b22:	f8c7 a000 	str.w	sl, [r7]
 8014b26:	607e      	str	r6, [r7, #4]
 8014b28:	e9cd 200f 	strd	r2, r0, [sp, #60]	; 0x3c
 8014b2c:	f300 809d 	bgt.w	8014c6a <_vfiprintf_r+0xa4e>
 8014b30:	3708      	adds	r7, #8
 8014b32:	1c51      	adds	r1, r2, #1
 8014b34:	e54d      	b.n	80145d2 <_vfiprintf_r+0x3b6>
 8014b36:	0765      	lsls	r5, r4, #29
 8014b38:	900f      	str	r0, [sp, #60]	; 0x3c
 8014b3a:	d546      	bpl.n	8014bca <_vfiprintf_r+0x9ae>
 8014b3c:	9b02      	ldr	r3, [sp, #8]
 8014b3e:	eba3 0408 	sub.w	r4, r3, r8
 8014b42:	2c00      	cmp	r4, #0
 8014b44:	dd41      	ble.n	8014bca <_vfiprintf_r+0x9ae>
 8014b46:	af11      	add	r7, sp, #68	; 0x44
 8014b48:	2c10      	cmp	r4, #16
 8014b4a:	f340 81f8 	ble.w	8014f3e <_vfiprintf_r+0xd22>
 8014b4e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8014b50:	2510      	movs	r5, #16
 8014b52:	f8df a460 	ldr.w	sl, [pc, #1120]	; 8014fb4 <_vfiprintf_r+0xd98>
 8014b56:	ee18 6a10 	vmov	r6, s16
 8014b5a:	e00d      	b.n	8014b78 <_vfiprintf_r+0x95c>
 8014b5c:	4659      	mov	r1, fp
 8014b5e:	4630      	mov	r0, r6
 8014b60:	f7ff fb22 	bl	80141a8 <__sprint_r.part.0>
 8014b64:	2800      	cmp	r0, #0
 8014b66:	f47f acf1 	bne.w	801454c <_vfiprintf_r+0x330>
 8014b6a:	af11      	add	r7, sp, #68	; 0x44
 8014b6c:	e9dd 200f 	ldrd	r2, r0, [sp, #60]	; 0x3c
 8014b70:	1c51      	adds	r1, r2, #1
 8014b72:	3c10      	subs	r4, #16
 8014b74:	2c10      	cmp	r4, #16
 8014b76:	dd14      	ble.n	8014ba2 <_vfiprintf_r+0x986>
 8014b78:	1c53      	adds	r3, r2, #1
 8014b7a:	3010      	adds	r0, #16
 8014b7c:	1c91      	adds	r1, r2, #2
 8014b7e:	2b07      	cmp	r3, #7
 8014b80:	461a      	mov	r2, r3
 8014b82:	e9c7 a500 	strd	sl, r5, [r7]
 8014b86:	e9cd 300f 	strd	r3, r0, [sp, #60]	; 0x3c
 8014b8a:	f107 0708 	add.w	r7, r7, #8
 8014b8e:	ddf0      	ble.n	8014b72 <_vfiprintf_r+0x956>
 8014b90:	aa0e      	add	r2, sp, #56	; 0x38
 8014b92:	2800      	cmp	r0, #0
 8014b94:	d1e2      	bne.n	8014b5c <_vfiprintf_r+0x940>
 8014b96:	3c10      	subs	r4, #16
 8014b98:	2101      	movs	r1, #1
 8014b9a:	4602      	mov	r2, r0
 8014b9c:	af11      	add	r7, sp, #68	; 0x44
 8014b9e:	2c10      	cmp	r4, #16
 8014ba0:	dcea      	bgt.n	8014b78 <_vfiprintf_r+0x95c>
 8014ba2:	4420      	add	r0, r4
 8014ba4:	2907      	cmp	r1, #7
 8014ba6:	e9c7 a400 	strd	sl, r4, [r7]
 8014baa:	e9cd 100f 	strd	r1, r0, [sp, #60]	; 0x3c
 8014bae:	f77f ad69 	ble.w	8014684 <_vfiprintf_r+0x468>
 8014bb2:	b150      	cbz	r0, 8014bca <_vfiprintf_r+0x9ae>
 8014bb4:	aa0e      	add	r2, sp, #56	; 0x38
 8014bb6:	4659      	mov	r1, fp
 8014bb8:	ee18 0a10 	vmov	r0, s16
 8014bbc:	f7ff faf4 	bl	80141a8 <__sprint_r.part.0>
 8014bc0:	2800      	cmp	r0, #0
 8014bc2:	f47f acc3 	bne.w	801454c <_vfiprintf_r+0x330>
 8014bc6:	9810      	ldr	r0, [sp, #64]	; 0x40
 8014bc8:	e55c      	b.n	8014684 <_vfiprintf_r+0x468>
 8014bca:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014bce:	4542      	cmp	r2, r8
 8014bd0:	bfac      	ite	ge
 8014bd2:	189b      	addge	r3, r3, r2
 8014bd4:	4443      	addlt	r3, r8
 8014bd6:	9303      	str	r3, [sp, #12]
 8014bd8:	e55e      	b.n	8014698 <_vfiprintf_r+0x47c>
 8014bda:	ad3a      	add	r5, sp, #232	; 0xe8
 8014bdc:	9200      	str	r2, [sp, #0]
 8014bde:	9201      	str	r2, [sp, #4]
 8014be0:	e495      	b.n	801450e <_vfiprintf_r+0x2f2>
 8014be2:	46a2      	mov	sl, r4
 8014be4:	2e0a      	cmp	r6, #10
 8014be6:	f178 0300 	sbcs.w	r3, r8, #0
 8014bea:	f080 80d5 	bcs.w	8014d98 <_vfiprintf_r+0xb7c>
 8014bee:	3630      	adds	r6, #48	; 0x30
 8014bf0:	2301      	movs	r3, #1
 8014bf2:	4654      	mov	r4, sl
 8014bf4:	f10d 05e7 	add.w	r5, sp, #231	; 0xe7
 8014bf8:	f88d 60e7 	strb.w	r6, [sp, #231]	; 0xe7
 8014bfc:	9301      	str	r3, [sp, #4]
 8014bfe:	e486      	b.n	801450e <_vfiprintf_r+0x2f2>
 8014c00:	2800      	cmp	r0, #0
 8014c02:	f43f ae44 	beq.w	801488e <_vfiprintf_r+0x672>
 8014c06:	aa0e      	add	r2, sp, #56	; 0x38
 8014c08:	4659      	mov	r1, fp
 8014c0a:	ee18 0a10 	vmov	r0, s16
 8014c0e:	f7ff facb 	bl	80141a8 <__sprint_r.part.0>
 8014c12:	2800      	cmp	r0, #0
 8014c14:	f47f ac9a 	bne.w	801454c <_vfiprintf_r+0x330>
 8014c18:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8014c1a:	af11      	add	r7, sp, #68	; 0x44
 8014c1c:	9810      	ldr	r0, [sp, #64]	; 0x40
 8014c1e:	3101      	adds	r1, #1
 8014c20:	e511      	b.n	8014646 <_vfiprintf_r+0x42a>
 8014c22:	9b05      	ldr	r3, [sp, #20]
 8014c24:	2b00      	cmp	r3, #0
 8014c26:	d164      	bne.n	8014cf2 <_vfiprintf_r+0xad6>
 8014c28:	2101      	movs	r1, #1
 8014c2a:	4602      	mov	r2, r0
 8014c2c:	af11      	add	r7, sp, #68	; 0x44
 8014c2e:	e4fe      	b.n	801462e <_vfiprintf_r+0x412>
 8014c30:	af11      	add	r7, sp, #68	; 0x44
 8014c32:	920f      	str	r2, [sp, #60]	; 0x3c
 8014c34:	f7ff bb4e 	b.w	80142d4 <_vfiprintf_r+0xb8>
 8014c38:	ad3a      	add	r5, sp, #232	; 0xe8
 8014c3a:	e468      	b.n	801450e <_vfiprintf_r+0x2f2>
 8014c3c:	f01a 0310 	ands.w	r3, sl, #16
 8014c40:	d131      	bne.n	8014ca6 <_vfiprintf_r+0xa8a>
 8014c42:	f01a 0240 	ands.w	r2, sl, #64	; 0x40
 8014c46:	d02a      	beq.n	8014c9e <_vfiprintf_r+0xa82>
 8014c48:	9a04      	ldr	r2, [sp, #16]
 8014c4a:	4698      	mov	r8, r3
 8014c4c:	2301      	movs	r3, #1
 8014c4e:	f852 6b04 	ldr.w	r6, [r2], #4
 8014c52:	b2b6      	uxth	r6, r6
 8014c54:	9204      	str	r2, [sp, #16]
 8014c56:	e437      	b.n	80144c8 <_vfiprintf_r+0x2ac>
 8014c58:	232d      	movs	r3, #45	; 0x2d
 8014c5a:	4276      	negs	r6, r6
 8014c5c:	46a2      	mov	sl, r4
 8014c5e:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 8014c62:	eb68 0848 	sbc.w	r8, r8, r8, lsl #1
 8014c66:	2301      	movs	r3, #1
 8014c68:	e432      	b.n	80144d0 <_vfiprintf_r+0x2b4>
 8014c6a:	2800      	cmp	r0, #0
 8014c6c:	d075      	beq.n	8014d5a <_vfiprintf_r+0xb3e>
 8014c6e:	aa0e      	add	r2, sp, #56	; 0x38
 8014c70:	4659      	mov	r1, fp
 8014c72:	ee18 0a10 	vmov	r0, s16
 8014c76:	f7ff fa97 	bl	80141a8 <__sprint_r.part.0>
 8014c7a:	2800      	cmp	r0, #0
 8014c7c:	f47f ac66 	bne.w	801454c <_vfiprintf_r+0x330>
 8014c80:	af11      	add	r7, sp, #68	; 0x44
 8014c82:	e9dd 200f 	ldrd	r2, r0, [sp, #60]	; 0x3c
 8014c86:	1c51      	adds	r1, r2, #1
 8014c88:	e4a3      	b.n	80145d2 <_vfiprintf_r+0x3b6>
 8014c8a:	9304      	str	r3, [sp, #16]
 8014c8c:	f899 3000 	ldrb.w	r3, [r9]
 8014c90:	f7ff bb35 	b.w	80142fe <_vfiprintf_r+0xe2>
 8014c94:	3708      	adds	r7, #8
 8014c96:	f10c 0101 	add.w	r1, ip, #1
 8014c9a:	4662      	mov	r2, ip
 8014c9c:	e4cb      	b.n	8014636 <_vfiprintf_r+0x41a>
 8014c9e:	f41a 7800 	ands.w	r8, sl, #512	; 0x200
 8014ca2:	f040 8110 	bne.w	8014ec6 <_vfiprintf_r+0xcaa>
 8014ca6:	9a04      	ldr	r2, [sp, #16]
 8014ca8:	2301      	movs	r3, #1
 8014caa:	f852 6b04 	ldr.w	r6, [r2], #4
 8014cae:	9204      	str	r2, [sp, #16]
 8014cb0:	e40a      	b.n	80144c8 <_vfiprintf_r+0x2ac>
 8014cb2:	05a2      	lsls	r2, r4, #22
 8014cb4:	f100 8101 	bmi.w	8014eba <_vfiprintf_r+0xc9e>
 8014cb8:	ea4f 78e3 	mov.w	r8, r3, asr #31
 8014cbc:	461e      	mov	r6, r3
 8014cbe:	4643      	mov	r3, r8
 8014cc0:	f7ff bbac 	b.w	801441c <_vfiprintf_r+0x200>
 8014cc4:	e9dd 1603 	ldrd	r1, r6, [sp, #12]
 8014cc8:	f856 2b04 	ldr.w	r2, [r6], #4
 8014ccc:	17cb      	asrs	r3, r1, #31
 8014cce:	9604      	str	r6, [sp, #16]
 8014cd0:	e9c2 1300 	strd	r1, r3, [r2]
 8014cd4:	f7ff bae3 	b.w	801429e <_vfiprintf_r+0x82>
 8014cd8:	2320      	movs	r3, #32
 8014cda:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 8014cde:	f899 3000 	ldrb.w	r3, [r9]
 8014ce2:	f7ff bb0c 	b.w	80142fe <_vfiprintf_r+0xe2>
 8014ce6:	9b04      	ldr	r3, [sp, #16]
 8014ce8:	f853 6b04 	ldr.w	r6, [r3], #4
 8014cec:	9304      	str	r3, [sp, #16]
 8014cee:	f7ff bbe8 	b.w	80144c2 <_vfiprintf_r+0x2a6>
 8014cf2:	2002      	movs	r0, #2
 8014cf4:	ab0d      	add	r3, sp, #52	; 0x34
 8014cf6:	af11      	add	r7, sp, #68	; 0x44
 8014cf8:	9012      	str	r0, [sp, #72]	; 0x48
 8014cfa:	9311      	str	r3, [sp, #68]	; 0x44
 8014cfc:	e6cf      	b.n	8014a9e <_vfiprintf_r+0x882>
 8014cfe:	4aa9      	ldr	r2, [pc, #676]	; (8014fa4 <_vfiprintf_r+0xd88>)
 8014d00:	9207      	str	r2, [sp, #28]
 8014d02:	f014 0820 	ands.w	r8, r4, #32
 8014d06:	d035      	beq.n	8014d74 <_vfiprintf_r+0xb58>
 8014d08:	9e04      	ldr	r6, [sp, #16]
 8014d0a:	3607      	adds	r6, #7
 8014d0c:	f026 0607 	bic.w	r6, r6, #7
 8014d10:	4632      	mov	r2, r6
 8014d12:	f8d6 8004 	ldr.w	r8, [r6, #4]
 8014d16:	f852 6b08 	ldr.w	r6, [r2], #8
 8014d1a:	9204      	str	r2, [sp, #16]
 8014d1c:	ea56 0208 	orrs.w	r2, r6, r8
 8014d20:	d008      	beq.n	8014d34 <_vfiprintf_r+0xb18>
 8014d22:	07e0      	lsls	r0, r4, #31
 8014d24:	d506      	bpl.n	8014d34 <_vfiprintf_r+0xb18>
 8014d26:	f88d 3035 	strb.w	r3, [sp, #53]	; 0x35
 8014d2a:	f044 0402 	orr.w	r4, r4, #2
 8014d2e:	2330      	movs	r3, #48	; 0x30
 8014d30:	f88d 3034 	strb.w	r3, [sp, #52]	; 0x34
 8014d34:	f424 6a80 	bic.w	sl, r4, #1024	; 0x400
 8014d38:	2302      	movs	r3, #2
 8014d3a:	f7ff bbc5 	b.w	80144c8 <_vfiprintf_r+0x2ac>
 8014d3e:	46a2      	mov	sl, r4
 8014d40:	e527      	b.n	8014792 <_vfiprintf_r+0x576>
 8014d42:	4a99      	ldr	r2, [pc, #612]	; (8014fa8 <_vfiprintf_r+0xd8c>)
 8014d44:	9207      	str	r2, [sp, #28]
 8014d46:	e7dc      	b.n	8014d02 <_vfiprintf_r+0xae6>
 8014d48:	4628      	mov	r0, r5
 8014d4a:	9604      	str	r6, [sp, #16]
 8014d4c:	f7fd fcb8 	bl	80126c0 <strlen>
 8014d50:	2300      	movs	r3, #0
 8014d52:	9001      	str	r0, [sp, #4]
 8014d54:	9300      	str	r3, [sp, #0]
 8014d56:	f7ff bbda 	b.w	801450e <_vfiprintf_r+0x2f2>
 8014d5a:	f89d 2033 	ldrb.w	r2, [sp, #51]	; 0x33
 8014d5e:	2a00      	cmp	r2, #0
 8014d60:	f040 809a 	bne.w	8014e98 <_vfiprintf_r+0xc7c>
 8014d64:	9b05      	ldr	r3, [sp, #20]
 8014d66:	2b00      	cmp	r3, #0
 8014d68:	f47f ae92 	bne.w	8014a90 <_vfiprintf_r+0x874>
 8014d6c:	4602      	mov	r2, r0
 8014d6e:	2101      	movs	r1, #1
 8014d70:	af11      	add	r7, sp, #68	; 0x44
 8014d72:	e460      	b.n	8014636 <_vfiprintf_r+0x41a>
 8014d74:	f014 0210 	ands.w	r2, r4, #16
 8014d78:	d004      	beq.n	8014d84 <_vfiprintf_r+0xb68>
 8014d7a:	9a04      	ldr	r2, [sp, #16]
 8014d7c:	f852 6b04 	ldr.w	r6, [r2], #4
 8014d80:	9204      	str	r2, [sp, #16]
 8014d82:	e7cb      	b.n	8014d1c <_vfiprintf_r+0xb00>
 8014d84:	f014 0140 	ands.w	r1, r4, #64	; 0x40
 8014d88:	d06c      	beq.n	8014e64 <_vfiprintf_r+0xc48>
 8014d8a:	9904      	ldr	r1, [sp, #16]
 8014d8c:	4690      	mov	r8, r2
 8014d8e:	f851 6b04 	ldr.w	r6, [r1], #4
 8014d92:	b2b6      	uxth	r6, r6
 8014d94:	9104      	str	r1, [sp, #16]
 8014d96:	e7c1      	b.n	8014d1c <_vfiprintf_r+0xb00>
 8014d98:	f40a 6380 	and.w	r3, sl, #1024	; 0x400
 8014d9c:	2200      	movs	r2, #0
 8014d9e:	ee09 ba10 	vmov	s18, fp
 8014da2:	f8cd a004 	str.w	sl, [sp, #4]
 8014da6:	f8cd 9014 	str.w	r9, [sp, #20]
 8014daa:	ac3a      	add	r4, sp, #232	; 0xe8
 8014dac:	46b9      	mov	r9, r7
 8014dae:	4692      	mov	sl, r2
 8014db0:	f8dd b020 	ldr.w	fp, [sp, #32]
 8014db4:	461f      	mov	r7, r3
 8014db6:	e00a      	b.n	8014dce <_vfiprintf_r+0xbb2>
 8014db8:	4630      	mov	r0, r6
 8014dba:	4641      	mov	r1, r8
 8014dbc:	f7eb ff36 	bl	8000c2c <__aeabi_uldivmod>
 8014dc0:	2e0a      	cmp	r6, #10
 8014dc2:	f178 0300 	sbcs.w	r3, r8, #0
 8014dc6:	d31d      	bcc.n	8014e04 <_vfiprintf_r+0xbe8>
 8014dc8:	4606      	mov	r6, r0
 8014dca:	4688      	mov	r8, r1
 8014dcc:	462c      	mov	r4, r5
 8014dce:	220a      	movs	r2, #10
 8014dd0:	2300      	movs	r3, #0
 8014dd2:	4630      	mov	r0, r6
 8014dd4:	4641      	mov	r1, r8
 8014dd6:	f7eb ff29 	bl	8000c2c <__aeabi_uldivmod>
 8014dda:	4611      	mov	r1, r2
 8014ddc:	1e65      	subs	r5, r4, #1
 8014dde:	f10a 0a01 	add.w	sl, sl, #1
 8014de2:	3130      	adds	r1, #48	; 0x30
 8014de4:	220a      	movs	r2, #10
 8014de6:	2300      	movs	r3, #0
 8014de8:	f804 1c01 	strb.w	r1, [r4, #-1]
 8014dec:	2f00      	cmp	r7, #0
 8014dee:	d0e3      	beq.n	8014db8 <_vfiprintf_r+0xb9c>
 8014df0:	f89b 1000 	ldrb.w	r1, [fp]
 8014df4:	4551      	cmp	r1, sl
 8014df6:	d1df      	bne.n	8014db8 <_vfiprintf_r+0xb9c>
 8014df8:	29ff      	cmp	r1, #255	; 0xff
 8014dfa:	d0dd      	beq.n	8014db8 <_vfiprintf_r+0xb9c>
 8014dfc:	2e0a      	cmp	r6, #10
 8014dfe:	f178 0300 	sbcs.w	r3, r8, #0
 8014e02:	d277      	bcs.n	8014ef4 <_vfiprintf_r+0xcd8>
 8014e04:	ab3a      	add	r3, sp, #232	; 0xe8
 8014e06:	f8dd a004 	ldr.w	sl, [sp, #4]
 8014e0a:	464f      	mov	r7, r9
 8014e0c:	f8cd b020 	str.w	fp, [sp, #32]
 8014e10:	1b5b      	subs	r3, r3, r5
 8014e12:	ee19 ba10 	vmov	fp, s18
 8014e16:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8014e1a:	4654      	mov	r4, sl
 8014e1c:	9301      	str	r3, [sp, #4]
 8014e1e:	f7ff bb76 	b.w	801450e <_vfiprintf_r+0x2f2>
 8014e22:	f899 3001 	ldrb.w	r3, [r9, #1]
 8014e26:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 8014e2a:	f109 0901 	add.w	r9, r9, #1
 8014e2e:	f7ff ba66 	b.w	80142fe <_vfiprintf_r+0xe2>
 8014e32:	f899 3001 	ldrb.w	r3, [r9, #1]
 8014e36:	f044 0420 	orr.w	r4, r4, #32
 8014e3a:	f109 0901 	add.w	r9, r9, #1
 8014e3e:	f7ff ba5e 	b.w	80142fe <_vfiprintf_r+0xe2>
 8014e42:	9e04      	ldr	r6, [sp, #16]
 8014e44:	9a03      	ldr	r2, [sp, #12]
 8014e46:	f856 3b04 	ldr.w	r3, [r6], #4
 8014e4a:	601a      	str	r2, [r3, #0]
 8014e4c:	9604      	str	r6, [sp, #16]
 8014e4e:	f7ff ba26 	b.w	801429e <_vfiprintf_r+0x82>
 8014e52:	2b06      	cmp	r3, #6
 8014e54:	4d55      	ldr	r5, [pc, #340]	; (8014fac <_vfiprintf_r+0xd90>)
 8014e56:	9604      	str	r6, [sp, #16]
 8014e58:	bf28      	it	cs
 8014e5a:	2306      	movcs	r3, #6
 8014e5c:	4698      	mov	r8, r3
 8014e5e:	9301      	str	r3, [sp, #4]
 8014e60:	f7ff bba2 	b.w	80145a8 <_vfiprintf_r+0x38c>
 8014e64:	f414 7800 	ands.w	r8, r4, #512	; 0x200
 8014e68:	9a04      	ldr	r2, [sp, #16]
 8014e6a:	d03a      	beq.n	8014ee2 <_vfiprintf_r+0xcc6>
 8014e6c:	f852 6b04 	ldr.w	r6, [r2], #4
 8014e70:	4688      	mov	r8, r1
 8014e72:	b2f6      	uxtb	r6, r6
 8014e74:	9204      	str	r2, [sp, #16]
 8014e76:	e751      	b.n	8014d1c <_vfiprintf_r+0xb00>
 8014e78:	f414 7800 	ands.w	r8, r4, #512	; 0x200
 8014e7c:	9b04      	ldr	r3, [sp, #16]
 8014e7e:	d02b      	beq.n	8014ed8 <_vfiprintf_r+0xcbc>
 8014e80:	f853 6b04 	ldr.w	r6, [r3], #4
 8014e84:	4690      	mov	r8, r2
 8014e86:	b2f6      	uxtb	r6, r6
 8014e88:	9304      	str	r3, [sp, #16]
 8014e8a:	f7ff bb1a 	b.w	80144c2 <_vfiprintf_r+0x2a6>
 8014e8e:	2101      	movs	r1, #1
 8014e90:	4602      	mov	r2, r0
 8014e92:	af11      	add	r7, sp, #68	; 0x44
 8014e94:	f7ff bbcf 	b.w	8014636 <_vfiprintf_r+0x41a>
 8014e98:	2101      	movs	r1, #1
 8014e9a:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8014e9e:	af11      	add	r7, sp, #68	; 0x44
 8014ea0:	4608      	mov	r0, r1
 8014ea2:	9112      	str	r1, [sp, #72]	; 0x48
 8014ea4:	9211      	str	r2, [sp, #68]	; 0x44
 8014ea6:	f7ff bba3 	b.w	80145f0 <_vfiprintf_r+0x3d4>
 8014eaa:	9e04      	ldr	r6, [sp, #16]
 8014eac:	9a03      	ldr	r2, [sp, #12]
 8014eae:	f856 3b04 	ldr.w	r3, [r6], #4
 8014eb2:	801a      	strh	r2, [r3, #0]
 8014eb4:	9604      	str	r6, [sp, #16]
 8014eb6:	f7ff b9f2 	b.w	801429e <_vfiprintf_r+0x82>
 8014eba:	f343 18c0 	sbfx	r8, r3, #7, #1
 8014ebe:	b25e      	sxtb	r6, r3
 8014ec0:	4643      	mov	r3, r8
 8014ec2:	f7ff baab 	b.w	801441c <_vfiprintf_r+0x200>
 8014ec6:	9904      	ldr	r1, [sp, #16]
 8014ec8:	4690      	mov	r8, r2
 8014eca:	2301      	movs	r3, #1
 8014ecc:	f851 6b04 	ldr.w	r6, [r1], #4
 8014ed0:	b2f6      	uxtb	r6, r6
 8014ed2:	9104      	str	r1, [sp, #16]
 8014ed4:	f7ff baf8 	b.w	80144c8 <_vfiprintf_r+0x2ac>
 8014ed8:	f853 6b04 	ldr.w	r6, [r3], #4
 8014edc:	9304      	str	r3, [sp, #16]
 8014ede:	f7ff baf0 	b.w	80144c2 <_vfiprintf_r+0x2a6>
 8014ee2:	f852 6b04 	ldr.w	r6, [r2], #4
 8014ee6:	9204      	str	r2, [sp, #16]
 8014ee8:	e718      	b.n	8014d1c <_vfiprintf_r+0xb00>
 8014eea:	6d88      	ldr	r0, [r1, #88]	; 0x58
 8014eec:	f001 fe72 	bl	8016bd4 <__retarget_lock_release_recursive>
 8014ef0:	f7ff baca 	b.w	8014488 <_vfiprintf_r+0x26c>
 8014ef4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014ef6:	9909      	ldr	r1, [sp, #36]	; 0x24
 8014ef8:	1aed      	subs	r5, r5, r3
 8014efa:	461a      	mov	r2, r3
 8014efc:	4628      	mov	r0, r5
 8014efe:	f002 fda1 	bl	8017a44 <strncpy>
 8014f02:	f89b 3001 	ldrb.w	r3, [fp, #1]
 8014f06:	b10b      	cbz	r3, 8014f0c <_vfiprintf_r+0xcf0>
 8014f08:	f10b 0b01 	add.w	fp, fp, #1
 8014f0c:	4630      	mov	r0, r6
 8014f0e:	4641      	mov	r1, r8
 8014f10:	220a      	movs	r2, #10
 8014f12:	2300      	movs	r3, #0
 8014f14:	f04f 0a00 	mov.w	sl, #0
 8014f18:	f7eb fe88 	bl	8000c2c <__aeabi_uldivmod>
 8014f1c:	e754      	b.n	8014dc8 <_vfiprintf_r+0xbac>
 8014f1e:	9b00      	ldr	r3, [sp, #0]
 8014f20:	9604      	str	r6, [sp, #16]
 8014f22:	9301      	str	r3, [sp, #4]
 8014f24:	9000      	str	r0, [sp, #0]
 8014f26:	f7ff baf2 	b.w	801450e <_vfiprintf_r+0x2f2>
 8014f2a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8014f2c:	9810      	ldr	r0, [sp, #64]	; 0x40
 8014f2e:	3201      	adds	r2, #1
 8014f30:	f8df a080 	ldr.w	sl, [pc, #128]	; 8014fb4 <_vfiprintf_r+0xd98>
 8014f34:	e5f3      	b.n	8014b1e <_vfiprintf_r+0x902>
 8014f36:	2200      	movs	r2, #0
 8014f38:	9200      	str	r2, [sp, #0]
 8014f3a:	f7ff b9e2 	b.w	8014302 <_vfiprintf_r+0xe6>
 8014f3e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8014f40:	f8df a070 	ldr.w	sl, [pc, #112]	; 8014fb4 <_vfiprintf_r+0xd98>
 8014f44:	3101      	adds	r1, #1
 8014f46:	e62c      	b.n	8014ba2 <_vfiprintf_r+0x986>
 8014f48:	aa0e      	add	r2, sp, #56	; 0x38
 8014f4a:	ee18 1a90 	vmov	r1, s17
 8014f4e:	ee18 0a10 	vmov	r0, s16
 8014f52:	f7ff f929 	bl	80141a8 <__sprint_r.part.0>
 8014f56:	2800      	cmp	r0, #0
 8014f58:	f43f aaf6 	beq.w	8014548 <_vfiprintf_r+0x32c>
 8014f5c:	f7ff baf6 	b.w	801454c <_vfiprintf_r+0x330>
 8014f60:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8014f64:	9303      	str	r3, [sp, #12]
 8014f66:	f7ff bafb 	b.w	8014560 <_vfiprintf_r+0x344>
 8014f6a:	468c      	mov	ip, r1
 8014f6c:	4e10      	ldr	r6, [pc, #64]	; (8014fb0 <_vfiprintf_r+0xd94>)
 8014f6e:	e50f      	b.n	8014990 <_vfiprintf_r+0x774>
 8014f70:	9a04      	ldr	r2, [sp, #16]
 8014f72:	f899 3001 	ldrb.w	r3, [r9, #1]
 8014f76:	4689      	mov	r9, r1
 8014f78:	f852 1b04 	ldr.w	r1, [r2], #4
 8014f7c:	ea41 71e1 	orr.w	r1, r1, r1, asr #31
 8014f80:	9204      	str	r2, [sp, #16]
 8014f82:	9100      	str	r1, [sp, #0]
 8014f84:	f7ff b9bb 	b.w	80142fe <_vfiprintf_r+0xe2>
 8014f88:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8014f8a:	07da      	lsls	r2, r3, #31
 8014f8c:	d4e8      	bmi.n	8014f60 <_vfiprintf_r+0xd44>
 8014f8e:	89ab      	ldrh	r3, [r5, #12]
 8014f90:	059b      	lsls	r3, r3, #22
 8014f92:	d4e5      	bmi.n	8014f60 <_vfiprintf_r+0xd44>
 8014f94:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8014f98:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8014f9a:	9303      	str	r3, [sp, #12]
 8014f9c:	f001 fe1a 	bl	8016bd4 <__retarget_lock_release_recursive>
 8014fa0:	f7ff bade 	b.w	8014560 <_vfiprintf_r+0x344>
 8014fa4:	0801a008 	.word	0x0801a008
 8014fa8:	08019ff4 	.word	0x08019ff4
 8014fac:	0801a01c 	.word	0x0801a01c
 8014fb0:	0801a058 	.word	0x0801a058
 8014fb4:	0801a048 	.word	0x0801a048

08014fb8 <__sbprintf>:
 8014fb8:	b570      	push	{r4, r5, r6, lr}
 8014fba:	460c      	mov	r4, r1
 8014fbc:	8989      	ldrh	r1, [r1, #12]
 8014fbe:	f5ad 6d8e 	sub.w	sp, sp, #1136	; 0x470
 8014fc2:	4606      	mov	r6, r0
 8014fc4:	f021 0102 	bic.w	r1, r1, #2
 8014fc8:	a818      	add	r0, sp, #96	; 0x60
 8014fca:	f8ad 1014 	strh.w	r1, [sp, #20]
 8014fce:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8014fd0:	911b      	str	r1, [sp, #108]	; 0x6c
 8014fd2:	89e1      	ldrh	r1, [r4, #14]
 8014fd4:	f8ad 1016 	strh.w	r1, [sp, #22]
 8014fd8:	69e1      	ldr	r1, [r4, #28]
 8014fda:	9109      	str	r1, [sp, #36]	; 0x24
 8014fdc:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8014fde:	910b      	str	r1, [sp, #44]	; 0x2c
 8014fe0:	a91c      	add	r1, sp, #112	; 0x70
 8014fe2:	9102      	str	r1, [sp, #8]
 8014fe4:	9106      	str	r1, [sp, #24]
 8014fe6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8014fea:	9104      	str	r1, [sp, #16]
 8014fec:	9107      	str	r1, [sp, #28]
 8014fee:	2100      	movs	r1, #0
 8014ff0:	e9cd 3200 	strd	r3, r2, [sp]
 8014ff4:	9108      	str	r1, [sp, #32]
 8014ff6:	f001 fde7 	bl	8016bc8 <__retarget_lock_init_recursive>
 8014ffa:	a902      	add	r1, sp, #8
 8014ffc:	4630      	mov	r0, r6
 8014ffe:	e9dd 3200 	ldrd	r3, r2, [sp]
 8015002:	f7ff f90b 	bl	801421c <_vfiprintf_r>
 8015006:	1e05      	subs	r5, r0, #0
 8015008:	db07      	blt.n	801501a <__sbprintf+0x62>
 801500a:	a902      	add	r1, sp, #8
 801500c:	4630      	mov	r0, r6
 801500e:	f001 f97d 	bl	801630c <_fflush_r>
 8015012:	2800      	cmp	r0, #0
 8015014:	bf18      	it	ne
 8015016:	f04f 35ff 	movne.w	r5, #4294967295	; 0xffffffff
 801501a:	f8bd 3014 	ldrh.w	r3, [sp, #20]
 801501e:	065b      	lsls	r3, r3, #25
 8015020:	d503      	bpl.n	801502a <__sbprintf+0x72>
 8015022:	89a3      	ldrh	r3, [r4, #12]
 8015024:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015028:	81a3      	strh	r3, [r4, #12]
 801502a:	9818      	ldr	r0, [sp, #96]	; 0x60
 801502c:	f001 fdce 	bl	8016bcc <__retarget_lock_close_recursive>
 8015030:	4628      	mov	r0, r5
 8015032:	f50d 6d8e 	add.w	sp, sp, #1136	; 0x470
 8015036:	bd70      	pop	{r4, r5, r6, pc}

08015038 <__swsetup_r>:
 8015038:	b538      	push	{r3, r4, r5, lr}
 801503a:	4b33      	ldr	r3, [pc, #204]	; (8015108 <__swsetup_r+0xd0>)
 801503c:	4605      	mov	r5, r0
 801503e:	460c      	mov	r4, r1
 8015040:	681b      	ldr	r3, [r3, #0]
 8015042:	b10b      	cbz	r3, 8015048 <__swsetup_r+0x10>
 8015044:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8015046:	b1da      	cbz	r2, 8015080 <__swsetup_r+0x48>
 8015048:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801504c:	0718      	lsls	r0, r3, #28
 801504e:	b29a      	uxth	r2, r3
 8015050:	d51e      	bpl.n	8015090 <__swsetup_r+0x58>
 8015052:	6921      	ldr	r1, [r4, #16]
 8015054:	b339      	cbz	r1, 80150a6 <__swsetup_r+0x6e>
 8015056:	f012 0001 	ands.w	r0, r2, #1
 801505a:	d007      	beq.n	801506c <__swsetup_r+0x34>
 801505c:	2000      	movs	r0, #0
 801505e:	60a0      	str	r0, [r4, #8]
 8015060:	6960      	ldr	r0, [r4, #20]
 8015062:	4240      	negs	r0, r0
 8015064:	61a0      	str	r0, [r4, #24]
 8015066:	b139      	cbz	r1, 8015078 <__swsetup_r+0x40>
 8015068:	2000      	movs	r0, #0
 801506a:	bd38      	pop	{r3, r4, r5, pc}
 801506c:	0795      	lsls	r5, r2, #30
 801506e:	bf58      	it	pl
 8015070:	6960      	ldrpl	r0, [r4, #20]
 8015072:	60a0      	str	r0, [r4, #8]
 8015074:	2900      	cmp	r1, #0
 8015076:	d1f7      	bne.n	8015068 <__swsetup_r+0x30>
 8015078:	0612      	lsls	r2, r2, #24
 801507a:	d43e      	bmi.n	80150fa <__swsetup_r+0xc2>
 801507c:	4608      	mov	r0, r1
 801507e:	bd38      	pop	{r3, r4, r5, pc}
 8015080:	4618      	mov	r0, r3
 8015082:	f001 f977 	bl	8016374 <__sinit>
 8015086:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801508a:	0718      	lsls	r0, r3, #28
 801508c:	b29a      	uxth	r2, r3
 801508e:	d4e0      	bmi.n	8015052 <__swsetup_r+0x1a>
 8015090:	06d1      	lsls	r1, r2, #27
 8015092:	d52a      	bpl.n	80150ea <__swsetup_r+0xb2>
 8015094:	0752      	lsls	r2, r2, #29
 8015096:	d414      	bmi.n	80150c2 <__swsetup_r+0x8a>
 8015098:	6921      	ldr	r1, [r4, #16]
 801509a:	f043 0308 	orr.w	r3, r3, #8
 801509e:	b29a      	uxth	r2, r3
 80150a0:	81a3      	strh	r3, [r4, #12]
 80150a2:	2900      	cmp	r1, #0
 80150a4:	d1d7      	bne.n	8015056 <__swsetup_r+0x1e>
 80150a6:	f402 7020 	and.w	r0, r2, #640	; 0x280
 80150aa:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80150ae:	d0d2      	beq.n	8015056 <__swsetup_r+0x1e>
 80150b0:	4621      	mov	r1, r4
 80150b2:	4628      	mov	r0, r5
 80150b4:	f001 fd90 	bl	8016bd8 <__smakebuf_r>
 80150b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80150bc:	6921      	ldr	r1, [r4, #16]
 80150be:	b29a      	uxth	r2, r3
 80150c0:	e7c9      	b.n	8015056 <__swsetup_r+0x1e>
 80150c2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80150c4:	b151      	cbz	r1, 80150dc <__swsetup_r+0xa4>
 80150c6:	f104 0240 	add.w	r2, r4, #64	; 0x40
 80150ca:	4291      	cmp	r1, r2
 80150cc:	d004      	beq.n	80150d8 <__swsetup_r+0xa0>
 80150ce:	4628      	mov	r0, r5
 80150d0:	f001 face 	bl	8016670 <_free_r>
 80150d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80150d8:	2200      	movs	r2, #0
 80150da:	6322      	str	r2, [r4, #48]	; 0x30
 80150dc:	2200      	movs	r2, #0
 80150de:	6921      	ldr	r1, [r4, #16]
 80150e0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80150e4:	e9c4 1200 	strd	r1, r2, [r4]
 80150e8:	e7d7      	b.n	801509a <__swsetup_r+0x62>
 80150ea:	2209      	movs	r2, #9
 80150ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80150f0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80150f4:	602a      	str	r2, [r5, #0]
 80150f6:	81a3      	strh	r3, [r4, #12]
 80150f8:	bd38      	pop	{r3, r4, r5, pc}
 80150fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80150fe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8015102:	81a3      	strh	r3, [r4, #12]
 8015104:	bd38      	pop	{r3, r4, r5, pc}
 8015106:	bf00      	nop
 8015108:	20000260 	.word	0x20000260

0801510c <register_fini>:
 801510c:	4b02      	ldr	r3, [pc, #8]	; (8015118 <register_fini+0xc>)
 801510e:	b113      	cbz	r3, 8015116 <register_fini+0xa>
 8015110:	4802      	ldr	r0, [pc, #8]	; (801511c <register_fini+0x10>)
 8015112:	f000 b80d 	b.w	8015130 <atexit>
 8015116:	4770      	bx	lr
 8015118:	00000000 	.word	0x00000000
 801511c:	0801649d 	.word	0x0801649d

08015120 <abort>:
 8015120:	2006      	movs	r0, #6
 8015122:	b508      	push	{r3, lr}
 8015124:	f002 fc00 	bl	8017928 <raise>
 8015128:	2001      	movs	r0, #1
 801512a:	f002 ff77 	bl	801801c <_exit>
 801512e:	bf00      	nop

08015130 <atexit>:
 8015130:	2300      	movs	r3, #0
 8015132:	4601      	mov	r1, r0
 8015134:	461a      	mov	r2, r3
 8015136:	4618      	mov	r0, r3
 8015138:	f002 bdd0 	b.w	8017cdc <__register_exitproc>

0801513c <quorem>:
 801513c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015140:	6903      	ldr	r3, [r0, #16]
 8015142:	b085      	sub	sp, #20
 8015144:	690c      	ldr	r4, [r1, #16]
 8015146:	9101      	str	r1, [sp, #4]
 8015148:	42a3      	cmp	r3, r4
 801514a:	f2c0 808c 	blt.w	8015266 <quorem+0x12a>
 801514e:	3c01      	subs	r4, #1
 8015150:	f101 0514 	add.w	r5, r1, #20
 8015154:	f100 0814 	add.w	r8, r0, #20
 8015158:	4681      	mov	r9, r0
 801515a:	00a3      	lsls	r3, r4, #2
 801515c:	f858 2024 	ldr.w	r2, [r8, r4, lsl #2]
 8015160:	eb08 0184 	add.w	r1, r8, r4, lsl #2
 8015164:	9302      	str	r3, [sp, #8]
 8015166:	eb05 0784 	add.w	r7, r5, r4, lsl #2
 801516a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 801516e:	9103      	str	r1, [sp, #12]
 8015170:	3301      	adds	r3, #1
 8015172:	429a      	cmp	r2, r3
 8015174:	fbb2 f6f3 	udiv	r6, r2, r3
 8015178:	d33c      	bcc.n	80151f4 <quorem+0xb8>
 801517a:	2100      	movs	r1, #0
 801517c:	46ae      	mov	lr, r5
 801517e:	4640      	mov	r0, r8
 8015180:	460a      	mov	r2, r1
 8015182:	f85e 3b04 	ldr.w	r3, [lr], #4
 8015186:	f8d0 a000 	ldr.w	sl, [r0]
 801518a:	fa1f fc83 	uxth.w	ip, r3
 801518e:	4577      	cmp	r7, lr
 8015190:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8015194:	fb06 110c 	mla	r1, r6, ip, r1
 8015198:	fa1f fb8a 	uxth.w	fp, sl
 801519c:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 80151a0:	fb06 cc03 	mla	ip, r6, r3, ip
 80151a4:	b28b      	uxth	r3, r1
 80151a6:	eba2 0203 	sub.w	r2, r2, r3
 80151aa:	ea4f 411c 	mov.w	r1, ip, lsr #16
 80151ae:	eb02 030b 	add.w	r3, r2, fp
 80151b2:	fa1f f28c 	uxth.w	r2, ip
 80151b6:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80151ba:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80151be:	b29b      	uxth	r3, r3
 80151c0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80151c4:	ea4f 4222 	mov.w	r2, r2, asr #16
 80151c8:	f840 3b04 	str.w	r3, [r0], #4
 80151cc:	d2d9      	bcs.n	8015182 <quorem+0x46>
 80151ce:	9b02      	ldr	r3, [sp, #8]
 80151d0:	f858 3003 	ldr.w	r3, [r8, r3]
 80151d4:	b973      	cbnz	r3, 80151f4 <quorem+0xb8>
 80151d6:	9b03      	ldr	r3, [sp, #12]
 80151d8:	3b04      	subs	r3, #4
 80151da:	4598      	cmp	r8, r3
 80151dc:	d304      	bcc.n	80151e8 <quorem+0xac>
 80151de:	e007      	b.n	80151f0 <quorem+0xb4>
 80151e0:	4598      	cmp	r8, r3
 80151e2:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 80151e6:	d203      	bcs.n	80151f0 <quorem+0xb4>
 80151e8:	f853 2904 	ldr.w	r2, [r3], #-4
 80151ec:	2a00      	cmp	r2, #0
 80151ee:	d0f7      	beq.n	80151e0 <quorem+0xa4>
 80151f0:	f8c9 4010 	str.w	r4, [r9, #16]
 80151f4:	9901      	ldr	r1, [sp, #4]
 80151f6:	4648      	mov	r0, r9
 80151f8:	f002 f83c 	bl	8017274 <__mcmp>
 80151fc:	2800      	cmp	r0, #0
 80151fe:	db2e      	blt.n	801525e <quorem+0x122>
 8015200:	3601      	adds	r6, #1
 8015202:	4640      	mov	r0, r8
 8015204:	2300      	movs	r3, #0
 8015206:	f855 1b04 	ldr.w	r1, [r5], #4
 801520a:	f8d0 c000 	ldr.w	ip, [r0]
 801520e:	b28a      	uxth	r2, r1
 8015210:	42af      	cmp	r7, r5
 8015212:	ea4f 4111 	mov.w	r1, r1, lsr #16
 8015216:	eba3 0202 	sub.w	r2, r3, r2
 801521a:	fa1f fe8c 	uxth.w	lr, ip
 801521e:	ebc1 431c 	rsb	r3, r1, ip, lsr #16
 8015222:	4472      	add	r2, lr
 8015224:	eb03 4322 	add.w	r3, r3, r2, asr #16
 8015228:	b292      	uxth	r2, r2
 801522a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801522e:	ea4f 4323 	mov.w	r3, r3, asr #16
 8015232:	f840 2b04 	str.w	r2, [r0], #4
 8015236:	d2e6      	bcs.n	8015206 <quorem+0xca>
 8015238:	f858 2024 	ldr.w	r2, [r8, r4, lsl #2]
 801523c:	eb08 0384 	add.w	r3, r8, r4, lsl #2
 8015240:	b96a      	cbnz	r2, 801525e <quorem+0x122>
 8015242:	3b04      	subs	r3, #4
 8015244:	4598      	cmp	r8, r3
 8015246:	d304      	bcc.n	8015252 <quorem+0x116>
 8015248:	e007      	b.n	801525a <quorem+0x11e>
 801524a:	4598      	cmp	r8, r3
 801524c:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8015250:	d203      	bcs.n	801525a <quorem+0x11e>
 8015252:	f853 2904 	ldr.w	r2, [r3], #-4
 8015256:	2a00      	cmp	r2, #0
 8015258:	d0f7      	beq.n	801524a <quorem+0x10e>
 801525a:	f8c9 4010 	str.w	r4, [r9, #16]
 801525e:	4630      	mov	r0, r6
 8015260:	b005      	add	sp, #20
 8015262:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015266:	2000      	movs	r0, #0
 8015268:	b005      	add	sp, #20
 801526a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801526e:	bf00      	nop

08015270 <_dtoa_r>:
 8015270:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015274:	ed2d 8b06 	vpush	{d8-d10}
 8015278:	b097      	sub	sp, #92	; 0x5c
 801527a:	4604      	mov	r4, r0
 801527c:	9101      	str	r1, [sp, #4]
 801527e:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8015280:	9d26      	ldr	r5, [sp, #152]	; 0x98
 8015282:	920a      	str	r2, [sp, #40]	; 0x28
 8015284:	9307      	str	r3, [sp, #28]
 8015286:	ec57 6b10 	vmov	r6, r7, d0
 801528a:	ed8d 0b02 	vstr	d0, [sp, #8]
 801528e:	b141      	cbz	r1, 80152a2 <_dtoa_r+0x32>
 8015290:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8015292:	2301      	movs	r3, #1
 8015294:	4093      	lsls	r3, r2
 8015296:	604a      	str	r2, [r1, #4]
 8015298:	608b      	str	r3, [r1, #8]
 801529a:	f001 fd89 	bl	8016db0 <_Bfree>
 801529e:	2300      	movs	r3, #0
 80152a0:	6423      	str	r3, [r4, #64]	; 0x40
 80152a2:	f1b7 0900 	subs.w	r9, r7, #0
 80152a6:	f2c0 80b9 	blt.w	801541c <_dtoa_r+0x1ac>
 80152aa:	2300      	movs	r3, #0
 80152ac:	602b      	str	r3, [r5, #0]
 80152ae:	4b7c      	ldr	r3, [pc, #496]	; (80154a0 <_dtoa_r+0x230>)
 80152b0:	ea33 0309 	bics.w	r3, r3, r9
 80152b4:	f000 80bd 	beq.w	8015432 <_dtoa_r+0x1c2>
 80152b8:	2200      	movs	r2, #0
 80152ba:	2300      	movs	r3, #0
 80152bc:	ed9d 7b02 	vldr	d7, [sp, #8]
 80152c0:	ec51 0b17 	vmov	r0, r1, d7
 80152c4:	eeb0 8a47 	vmov.f32	s16, s14
 80152c8:	eef0 8a67 	vmov.f32	s17, s15
 80152cc:	f7eb fc04 	bl	8000ad8 <__aeabi_dcmpeq>
 80152d0:	4680      	mov	r8, r0
 80152d2:	b188      	cbz	r0, 80152f8 <_dtoa_r+0x88>
 80152d4:	2301      	movs	r3, #1
 80152d6:	9a07      	ldr	r2, [sp, #28]
 80152d8:	6013      	str	r3, [r2, #0]
 80152da:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80152dc:	2b00      	cmp	r3, #0
 80152de:	f000 826b 	beq.w	80157b8 <_dtoa_r+0x548>
 80152e2:	4b70      	ldr	r3, [pc, #448]	; (80154a4 <_dtoa_r+0x234>)
 80152e4:	f103 39ff 	add.w	r9, r3, #4294967295	; 0xffffffff
 80152e8:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 80152ea:	6013      	str	r3, [r2, #0]
 80152ec:	4648      	mov	r0, r9
 80152ee:	b017      	add	sp, #92	; 0x5c
 80152f0:	ecbd 8b06 	vpop	{d8-d10}
 80152f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80152f8:	eeb0 0a48 	vmov.f32	s0, s16
 80152fc:	eef0 0a68 	vmov.f32	s1, s17
 8015300:	aa14      	add	r2, sp, #80	; 0x50
 8015302:	a915      	add	r1, sp, #84	; 0x54
 8015304:	4620      	mov	r0, r4
 8015306:	f002 f87b 	bl	8017400 <__d2b>
 801530a:	ee09 0a10 	vmov	s18, r0
 801530e:	ea5f 5519 	movs.w	r5, r9, lsr #20
 8015312:	ec5b ab18 	vmov	sl, fp, d8
 8015316:	f040 809e 	bne.w	8015456 <_dtoa_r+0x1e6>
 801531a:	e9dd 8514 	ldrd	r8, r5, [sp, #80]	; 0x50
 801531e:	4445      	add	r5, r8
 8015320:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8015324:	2820      	cmp	r0, #32
 8015326:	f340 824f 	ble.w	80157c8 <_dtoa_r+0x558>
 801532a:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 801532e:	fa09 f900 	lsl.w	r9, r9, r0
 8015332:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8015336:	fa26 f000 	lsr.w	r0, r6, r0
 801533a:	ea49 0000 	orr.w	r0, r9, r0
 801533e:	f7eb f8e9 	bl	8000514 <__aeabi_ui2d>
 8015342:	3d01      	subs	r5, #1
 8015344:	2301      	movs	r3, #1
 8015346:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 801534a:	9311      	str	r3, [sp, #68]	; 0x44
 801534c:	2200      	movs	r2, #0
 801534e:	4b56      	ldr	r3, [pc, #344]	; (80154a8 <_dtoa_r+0x238>)
 8015350:	f7ea ffa2 	bl	8000298 <__aeabi_dsub>
 8015354:	a34c      	add	r3, pc, #304	; (adr r3, 8015488 <_dtoa_r+0x218>)
 8015356:	e9d3 2300 	ldrd	r2, r3, [r3]
 801535a:	f7eb f955 	bl	8000608 <__aeabi_dmul>
 801535e:	a34c      	add	r3, pc, #304	; (adr r3, 8015490 <_dtoa_r+0x220>)
 8015360:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015364:	f7ea ff9a 	bl	800029c <__adddf3>
 8015368:	4606      	mov	r6, r0
 801536a:	460f      	mov	r7, r1
 801536c:	4628      	mov	r0, r5
 801536e:	f7eb f8e1 	bl	8000534 <__aeabi_i2d>
 8015372:	a349      	add	r3, pc, #292	; (adr r3, 8015498 <_dtoa_r+0x228>)
 8015374:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015378:	f7eb f946 	bl	8000608 <__aeabi_dmul>
 801537c:	4602      	mov	r2, r0
 801537e:	460b      	mov	r3, r1
 8015380:	4630      	mov	r0, r6
 8015382:	4639      	mov	r1, r7
 8015384:	f7ea ff8a 	bl	800029c <__adddf3>
 8015388:	4606      	mov	r6, r0
 801538a:	460f      	mov	r7, r1
 801538c:	f7eb fbd6 	bl	8000b3c <__aeabi_d2iz>
 8015390:	2200      	movs	r2, #0
 8015392:	4681      	mov	r9, r0
 8015394:	9005      	str	r0, [sp, #20]
 8015396:	2300      	movs	r3, #0
 8015398:	4630      	mov	r0, r6
 801539a:	4639      	mov	r1, r7
 801539c:	f7eb fba6 	bl	8000aec <__aeabi_dcmplt>
 80153a0:	2800      	cmp	r0, #0
 80153a2:	f040 81fb 	bne.w	801579c <_dtoa_r+0x52c>
 80153a6:	9e05      	ldr	r6, [sp, #20]
 80153a8:	2e16      	cmp	r6, #22
 80153aa:	f200 81e9 	bhi.w	8015780 <_dtoa_r+0x510>
 80153ae:	4b3f      	ldr	r3, [pc, #252]	; (80154ac <_dtoa_r+0x23c>)
 80153b0:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80153b4:	ec51 0b18 	vmov	r0, r1, d8
 80153b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80153bc:	f7eb fb96 	bl	8000aec <__aeabi_dcmplt>
 80153c0:	2800      	cmp	r0, #0
 80153c2:	d079      	beq.n	80154b8 <_dtoa_r+0x248>
 80153c4:	1e73      	subs	r3, r6, #1
 80153c6:	eba8 0505 	sub.w	r5, r8, r5
 80153ca:	9305      	str	r3, [sp, #20]
 80153cc:	2300      	movs	r3, #0
 80153ce:	9310      	str	r3, [sp, #64]	; 0x40
 80153d0:	1e6b      	subs	r3, r5, #1
 80153d2:	9308      	str	r3, [sp, #32]
 80153d4:	f100 81dc 	bmi.w	8015790 <_dtoa_r+0x520>
 80153d8:	2300      	movs	r3, #0
 80153da:	930b      	str	r3, [sp, #44]	; 0x2c
 80153dc:	9b05      	ldr	r3, [sp, #20]
 80153de:	2b00      	cmp	r3, #0
 80153e0:	da72      	bge.n	80154c8 <_dtoa_r+0x258>
 80153e2:	9b05      	ldr	r3, [sp, #20]
 80153e4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80153e6:	9306      	str	r3, [sp, #24]
 80153e8:	1ad2      	subs	r2, r2, r3
 80153ea:	920b      	str	r2, [sp, #44]	; 0x2c
 80153ec:	425a      	negs	r2, r3
 80153ee:	2300      	movs	r3, #0
 80153f0:	920d      	str	r2, [sp, #52]	; 0x34
 80153f2:	9305      	str	r3, [sp, #20]
 80153f4:	9b01      	ldr	r3, [sp, #4]
 80153f6:	2b09      	cmp	r3, #9
 80153f8:	d870      	bhi.n	80154dc <_dtoa_r+0x26c>
 80153fa:	2b05      	cmp	r3, #5
 80153fc:	f340 81e9 	ble.w	80157d2 <_dtoa_r+0x562>
 8015400:	3b04      	subs	r3, #4
 8015402:	2500      	movs	r5, #0
 8015404:	9301      	str	r3, [sp, #4]
 8015406:	9b01      	ldr	r3, [sp, #4]
 8015408:	3b02      	subs	r3, #2
 801540a:	2b03      	cmp	r3, #3
 801540c:	f200 8555 	bhi.w	8015eba <_dtoa_r+0xc4a>
 8015410:	e8df f013 	tbh	[pc, r3, lsl #1]
 8015414:	03b303b6 	.word	0x03b303b6
 8015418:	038e03aa 	.word	0x038e03aa
 801541c:	2301      	movs	r3, #1
 801541e:	f029 4900 	bic.w	r9, r9, #2147483648	; 0x80000000
 8015422:	602b      	str	r3, [r5, #0]
 8015424:	4b1e      	ldr	r3, [pc, #120]	; (80154a0 <_dtoa_r+0x230>)
 8015426:	f8cd 900c 	str.w	r9, [sp, #12]
 801542a:	ea33 0309 	bics.w	r3, r3, r9
 801542e:	f47f af43 	bne.w	80152b8 <_dtoa_r+0x48>
 8015432:	f242 730f 	movw	r3, #9999	; 0x270f
 8015436:	f3c9 0913 	ubfx	r9, r9, #0, #20
 801543a:	9a07      	ldr	r2, [sp, #28]
 801543c:	6013      	str	r3, [r2, #0]
 801543e:	ea59 0306 	orrs.w	r3, r9, r6
 8015442:	d117      	bne.n	8015474 <_dtoa_r+0x204>
 8015444:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8015446:	f8df 9068 	ldr.w	r9, [pc, #104]	; 80154b0 <_dtoa_r+0x240>
 801544a:	2b00      	cmp	r3, #0
 801544c:	f43f af4e 	beq.w	80152ec <_dtoa_r+0x7c>
 8015450:	f109 0308 	add.w	r3, r9, #8
 8015454:	e748      	b.n	80152e8 <_dtoa_r+0x78>
 8015456:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801545a:	f8cd 8044 	str.w	r8, [sp, #68]	; 0x44
 801545e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8015462:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8015466:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 801546a:	ee18 0a10 	vmov	r0, s16
 801546e:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8015472:	e76b      	b.n	801534c <_dtoa_r+0xdc>
 8015474:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8015476:	f8df 903c 	ldr.w	r9, [pc, #60]	; 80154b4 <_dtoa_r+0x244>
 801547a:	2b00      	cmp	r3, #0
 801547c:	f43f af36 	beq.w	80152ec <_dtoa_r+0x7c>
 8015480:	f109 0303 	add.w	r3, r9, #3
 8015484:	e730      	b.n	80152e8 <_dtoa_r+0x78>
 8015486:	bf00      	nop
 8015488:	636f4361 	.word	0x636f4361
 801548c:	3fd287a7 	.word	0x3fd287a7
 8015490:	8b60c8b3 	.word	0x8b60c8b3
 8015494:	3fc68a28 	.word	0x3fc68a28
 8015498:	509f79fb 	.word	0x509f79fb
 801549c:	3fd34413 	.word	0x3fd34413
 80154a0:	7ff00000 	.word	0x7ff00000
 80154a4:	0801a025 	.word	0x0801a025
 80154a8:	3ff80000 	.word	0x3ff80000
 80154ac:	0801a1c8 	.word	0x0801a1c8
 80154b0:	0801a06c 	.word	0x0801a06c
 80154b4:	0801a068 	.word	0x0801a068
 80154b8:	eba8 0505 	sub.w	r5, r8, r5
 80154bc:	1e6b      	subs	r3, r5, #1
 80154be:	9308      	str	r3, [sp, #32]
 80154c0:	f100 84e1 	bmi.w	8015e86 <_dtoa_r+0xc16>
 80154c4:	9010      	str	r0, [sp, #64]	; 0x40
 80154c6:	900b      	str	r0, [sp, #44]	; 0x2c
 80154c8:	9b08      	ldr	r3, [sp, #32]
 80154ca:	9a05      	ldr	r2, [sp, #20]
 80154cc:	4413      	add	r3, r2
 80154ce:	9206      	str	r2, [sp, #24]
 80154d0:	9308      	str	r3, [sp, #32]
 80154d2:	2300      	movs	r3, #0
 80154d4:	930d      	str	r3, [sp, #52]	; 0x34
 80154d6:	9b01      	ldr	r3, [sp, #4]
 80154d8:	2b09      	cmp	r3, #9
 80154da:	d98e      	bls.n	80153fa <_dtoa_r+0x18a>
 80154dc:	2300      	movs	r3, #0
 80154de:	2501      	movs	r5, #1
 80154e0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80154e4:	9301      	str	r3, [sp, #4]
 80154e6:	9209      	str	r2, [sp, #36]	; 0x24
 80154e8:	950c      	str	r5, [sp, #48]	; 0x30
 80154ea:	930a      	str	r3, [sp, #40]	; 0x28
 80154ec:	2100      	movs	r1, #0
 80154ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80154f0:	6461      	str	r1, [r4, #68]	; 0x44
 80154f2:	9312      	str	r3, [sp, #72]	; 0x48
 80154f4:	4620      	mov	r0, r4
 80154f6:	f001 fc35 	bl	8016d64 <_Balloc>
 80154fa:	9004      	str	r0, [sp, #16]
 80154fc:	2800      	cmp	r0, #0
 80154fe:	f000 864c 	beq.w	801619a <_dtoa_r+0xf2a>
 8015502:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015504:	2b0e      	cmp	r3, #14
 8015506:	bf8c      	ite	hi
 8015508:	2500      	movhi	r5, #0
 801550a:	f005 0501 	andls.w	r5, r5, #1
 801550e:	9b04      	ldr	r3, [sp, #16]
 8015510:	6423      	str	r3, [r4, #64]	; 0x40
 8015512:	2d00      	cmp	r5, #0
 8015514:	f000 8108 	beq.w	8015728 <_dtoa_r+0x4b8>
 8015518:	9906      	ldr	r1, [sp, #24]
 801551a:	2900      	cmp	r1, #0
 801551c:	f340 8272 	ble.w	8015a04 <_dtoa_r+0x794>
 8015520:	f001 020f 	and.w	r2, r1, #15
 8015524:	4bac      	ldr	r3, [pc, #688]	; (80157d8 <_dtoa_r+0x568>)
 8015526:	110d      	asrs	r5, r1, #4
 8015528:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801552c:	460a      	mov	r2, r1
 801552e:	05d2      	lsls	r2, r2, #23
 8015530:	e9d3 6700 	ldrd	r6, r7, [r3]
 8015534:	f140 82f7 	bpl.w	8015b26 <_dtoa_r+0x8b6>
 8015538:	4ba8      	ldr	r3, [pc, #672]	; (80157dc <_dtoa_r+0x56c>)
 801553a:	f005 050f 	and.w	r5, r5, #15
 801553e:	f04f 0803 	mov.w	r8, #3
 8015542:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8015546:	ec51 0b18 	vmov	r0, r1, d8
 801554a:	f7eb f987 	bl	800085c <__aeabi_ddiv>
 801554e:	4682      	mov	sl, r0
 8015550:	468b      	mov	fp, r1
 8015552:	b18d      	cbz	r5, 8015578 <_dtoa_r+0x308>
 8015554:	f8df 9284 	ldr.w	r9, [pc, #644]	; 80157dc <_dtoa_r+0x56c>
 8015558:	07eb      	lsls	r3, r5, #31
 801555a:	d509      	bpl.n	8015570 <_dtoa_r+0x300>
 801555c:	4630      	mov	r0, r6
 801555e:	4639      	mov	r1, r7
 8015560:	f108 0801 	add.w	r8, r8, #1
 8015564:	e9d9 2300 	ldrd	r2, r3, [r9]
 8015568:	f7eb f84e 	bl	8000608 <__aeabi_dmul>
 801556c:	4606      	mov	r6, r0
 801556e:	460f      	mov	r7, r1
 8015570:	106d      	asrs	r5, r5, #1
 8015572:	f109 0908 	add.w	r9, r9, #8
 8015576:	d1ef      	bne.n	8015558 <_dtoa_r+0x2e8>
 8015578:	4632      	mov	r2, r6
 801557a:	463b      	mov	r3, r7
 801557c:	4650      	mov	r0, sl
 801557e:	4659      	mov	r1, fp
 8015580:	f7eb f96c 	bl	800085c <__aeabi_ddiv>
 8015584:	4606      	mov	r6, r0
 8015586:	460f      	mov	r7, r1
 8015588:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801558a:	b143      	cbz	r3, 801559e <_dtoa_r+0x32e>
 801558c:	2200      	movs	r2, #0
 801558e:	4b94      	ldr	r3, [pc, #592]	; (80157e0 <_dtoa_r+0x570>)
 8015590:	4630      	mov	r0, r6
 8015592:	4639      	mov	r1, r7
 8015594:	f7eb faaa 	bl	8000aec <__aeabi_dcmplt>
 8015598:	2800      	cmp	r0, #0
 801559a:	f040 844f 	bne.w	8015e3c <_dtoa_r+0xbcc>
 801559e:	4640      	mov	r0, r8
 80155a0:	f7ea ffc8 	bl	8000534 <__aeabi_i2d>
 80155a4:	4632      	mov	r2, r6
 80155a6:	463b      	mov	r3, r7
 80155a8:	f7eb f82e 	bl	8000608 <__aeabi_dmul>
 80155ac:	4b8d      	ldr	r3, [pc, #564]	; (80157e4 <_dtoa_r+0x574>)
 80155ae:	2200      	movs	r2, #0
 80155b0:	f7ea fe74 	bl	800029c <__adddf3>
 80155b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80155b6:	4680      	mov	r8, r0
 80155b8:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 80155bc:	2b00      	cmp	r3, #0
 80155be:	f000 809a 	beq.w	80156f6 <_dtoa_r+0x486>
 80155c2:	9b06      	ldr	r3, [sp, #24]
 80155c4:	9313      	str	r3, [sp, #76]	; 0x4c
 80155c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80155c8:	930e      	str	r3, [sp, #56]	; 0x38
 80155ca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80155cc:	2b00      	cmp	r3, #0
 80155ce:	f000 82da 	beq.w	8015b86 <_dtoa_r+0x916>
 80155d2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80155d4:	2000      	movs	r0, #0
 80155d6:	4b80      	ldr	r3, [pc, #512]	; (80157d8 <_dtoa_r+0x568>)
 80155d8:	4983      	ldr	r1, [pc, #524]	; (80157e8 <_dtoa_r+0x578>)
 80155da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80155de:	9d04      	ldr	r5, [sp, #16]
 80155e0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80155e4:	f7eb f93a 	bl	800085c <__aeabi_ddiv>
 80155e8:	4642      	mov	r2, r8
 80155ea:	464b      	mov	r3, r9
 80155ec:	f7ea fe54 	bl	8000298 <__aeabi_dsub>
 80155f0:	4682      	mov	sl, r0
 80155f2:	468b      	mov	fp, r1
 80155f4:	4630      	mov	r0, r6
 80155f6:	4639      	mov	r1, r7
 80155f8:	f7eb faa0 	bl	8000b3c <__aeabi_d2iz>
 80155fc:	4680      	mov	r8, r0
 80155fe:	f7ea ff99 	bl	8000534 <__aeabi_i2d>
 8015602:	4602      	mov	r2, r0
 8015604:	f108 0830 	add.w	r8, r8, #48	; 0x30
 8015608:	460b      	mov	r3, r1
 801560a:	4630      	mov	r0, r6
 801560c:	4639      	mov	r1, r7
 801560e:	f7ea fe43 	bl	8000298 <__aeabi_dsub>
 8015612:	f805 8b01 	strb.w	r8, [r5], #1
 8015616:	4606      	mov	r6, r0
 8015618:	460f      	mov	r7, r1
 801561a:	4602      	mov	r2, r0
 801561c:	460b      	mov	r3, r1
 801561e:	4650      	mov	r0, sl
 8015620:	4659      	mov	r1, fp
 8015622:	f7eb fa81 	bl	8000b28 <__aeabi_dcmpgt>
 8015626:	2800      	cmp	r0, #0
 8015628:	f040 8508 	bne.w	801603c <_dtoa_r+0xdcc>
 801562c:	f04f 0800 	mov.w	r8, #0
 8015630:	ee0a 4a10 	vmov	s20, r4
 8015634:	462c      	mov	r4, r5
 8015636:	4645      	mov	r5, r8
 8015638:	e02b      	b.n	8015692 <_dtoa_r+0x422>
 801563a:	3501      	adds	r5, #1
 801563c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801563e:	429d      	cmp	r5, r3
 8015640:	f280 851d 	bge.w	801607e <_dtoa_r+0xe0e>
 8015644:	4650      	mov	r0, sl
 8015646:	4659      	mov	r1, fp
 8015648:	2200      	movs	r2, #0
 801564a:	4b68      	ldr	r3, [pc, #416]	; (80157ec <_dtoa_r+0x57c>)
 801564c:	f7ea ffdc 	bl	8000608 <__aeabi_dmul>
 8015650:	2200      	movs	r2, #0
 8015652:	4b66      	ldr	r3, [pc, #408]	; (80157ec <_dtoa_r+0x57c>)
 8015654:	4682      	mov	sl, r0
 8015656:	468b      	mov	fp, r1
 8015658:	4630      	mov	r0, r6
 801565a:	4639      	mov	r1, r7
 801565c:	f7ea ffd4 	bl	8000608 <__aeabi_dmul>
 8015660:	4689      	mov	r9, r1
 8015662:	4680      	mov	r8, r0
 8015664:	f7eb fa6a 	bl	8000b3c <__aeabi_d2iz>
 8015668:	4607      	mov	r7, r0
 801566a:	f7ea ff63 	bl	8000534 <__aeabi_i2d>
 801566e:	4602      	mov	r2, r0
 8015670:	460b      	mov	r3, r1
 8015672:	3730      	adds	r7, #48	; 0x30
 8015674:	4640      	mov	r0, r8
 8015676:	4649      	mov	r1, r9
 8015678:	f7ea fe0e 	bl	8000298 <__aeabi_dsub>
 801567c:	f804 7b01 	strb.w	r7, [r4], #1
 8015680:	4652      	mov	r2, sl
 8015682:	465b      	mov	r3, fp
 8015684:	4606      	mov	r6, r0
 8015686:	460f      	mov	r7, r1
 8015688:	f7eb fa30 	bl	8000aec <__aeabi_dcmplt>
 801568c:	2800      	cmp	r0, #0
 801568e:	f040 84d2 	bne.w	8016036 <_dtoa_r+0xdc6>
 8015692:	4632      	mov	r2, r6
 8015694:	463b      	mov	r3, r7
 8015696:	2000      	movs	r0, #0
 8015698:	4951      	ldr	r1, [pc, #324]	; (80157e0 <_dtoa_r+0x570>)
 801569a:	f7ea fdfd 	bl	8000298 <__aeabi_dsub>
 801569e:	4652      	mov	r2, sl
 80156a0:	465b      	mov	r3, fp
 80156a2:	f7eb fa23 	bl	8000aec <__aeabi_dcmplt>
 80156a6:	2800      	cmp	r0, #0
 80156a8:	d0c7      	beq.n	801563a <_dtoa_r+0x3ca>
 80156aa:	4625      	mov	r5, r4
 80156ac:	9904      	ldr	r1, [sp, #16]
 80156ae:	ee1a 4a10 	vmov	r4, s20
 80156b2:	e002      	b.n	80156ba <_dtoa_r+0x44a>
 80156b4:	42a9      	cmp	r1, r5
 80156b6:	f000 8493 	beq.w	8015fe0 <_dtoa_r+0xd70>
 80156ba:	462a      	mov	r2, r5
 80156bc:	f815 3d01 	ldrb.w	r3, [r5, #-1]!
 80156c0:	2b39      	cmp	r3, #57	; 0x39
 80156c2:	d0f7      	beq.n	80156b4 <_dtoa_r+0x444>
 80156c4:	3301      	adds	r3, #1
 80156c6:	9104      	str	r1, [sp, #16]
 80156c8:	b2db      	uxtb	r3, r3
 80156ca:	702b      	strb	r3, [r5, #0]
 80156cc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80156ce:	f8dd 9010 	ldr.w	r9, [sp, #16]
 80156d2:	3301      	adds	r3, #1
 80156d4:	9204      	str	r2, [sp, #16]
 80156d6:	9306      	str	r3, [sp, #24]
 80156d8:	e104      	b.n	80158e4 <_dtoa_r+0x674>
 80156da:	4640      	mov	r0, r8
 80156dc:	f7ea ff2a 	bl	8000534 <__aeabi_i2d>
 80156e0:	4632      	mov	r2, r6
 80156e2:	463b      	mov	r3, r7
 80156e4:	f7ea ff90 	bl	8000608 <__aeabi_dmul>
 80156e8:	2200      	movs	r2, #0
 80156ea:	4b3e      	ldr	r3, [pc, #248]	; (80157e4 <_dtoa_r+0x574>)
 80156ec:	f7ea fdd6 	bl	800029c <__adddf3>
 80156f0:	4680      	mov	r8, r0
 80156f2:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 80156f6:	4630      	mov	r0, r6
 80156f8:	4639      	mov	r1, r7
 80156fa:	2200      	movs	r2, #0
 80156fc:	4b3c      	ldr	r3, [pc, #240]	; (80157f0 <_dtoa_r+0x580>)
 80156fe:	f7ea fdcb 	bl	8000298 <__aeabi_dsub>
 8015702:	4642      	mov	r2, r8
 8015704:	464b      	mov	r3, r9
 8015706:	4606      	mov	r6, r0
 8015708:	460f      	mov	r7, r1
 801570a:	f7eb fa0d 	bl	8000b28 <__aeabi_dcmpgt>
 801570e:	2800      	cmp	r0, #0
 8015710:	f040 8386 	bne.w	8015e20 <_dtoa_r+0xbb0>
 8015714:	4630      	mov	r0, r6
 8015716:	4639      	mov	r1, r7
 8015718:	4642      	mov	r2, r8
 801571a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 801571e:	f7eb f9e5 	bl	8000aec <__aeabi_dcmplt>
 8015722:	2800      	cmp	r0, #0
 8015724:	f040 8342 	bne.w	8015dac <_dtoa_r+0xb3c>
 8015728:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801572a:	2b00      	cmp	r3, #0
 801572c:	db03      	blt.n	8015736 <_dtoa_r+0x4c6>
 801572e:	9a06      	ldr	r2, [sp, #24]
 8015730:	2a0e      	cmp	r2, #14
 8015732:	f340 819d 	ble.w	8015a70 <_dtoa_r+0x800>
 8015736:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8015738:	2a00      	cmp	r2, #0
 801573a:	d05d      	beq.n	80157f8 <_dtoa_r+0x588>
 801573c:	9a01      	ldr	r2, [sp, #4]
 801573e:	2a01      	cmp	r2, #1
 8015740:	f340 83a3 	ble.w	8015e8a <_dtoa_r+0xc1a>
 8015744:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015746:	1e5a      	subs	r2, r3, #1
 8015748:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801574a:	4293      	cmp	r3, r2
 801574c:	f280 8345 	bge.w	8015dda <_dtoa_r+0xb6a>
 8015750:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8015752:	2700      	movs	r7, #0
 8015754:	9905      	ldr	r1, [sp, #20]
 8015756:	1ad3      	subs	r3, r2, r3
 8015758:	920d      	str	r2, [sp, #52]	; 0x34
 801575a:	4419      	add	r1, r3
 801575c:	9105      	str	r1, [sp, #20]
 801575e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015760:	2b00      	cmp	r3, #0
 8015762:	f2c0 8438 	blt.w	8015fd6 <_dtoa_r+0xd66>
 8015766:	9a08      	ldr	r2, [sp, #32]
 8015768:	441a      	add	r2, r3
 801576a:	9208      	str	r2, [sp, #32]
 801576c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801576e:	4616      	mov	r6, r2
 8015770:	441a      	add	r2, r3
 8015772:	920b      	str	r2, [sp, #44]	; 0x2c
 8015774:	2101      	movs	r1, #1
 8015776:	4620      	mov	r0, r4
 8015778:	f001 fbca 	bl	8016f10 <__i2b>
 801577c:	4605      	mov	r5, r0
 801577e:	e03e      	b.n	80157fe <_dtoa_r+0x58e>
 8015780:	2301      	movs	r3, #1
 8015782:	eba8 0505 	sub.w	r5, r8, r5
 8015786:	9310      	str	r3, [sp, #64]	; 0x40
 8015788:	1e6b      	subs	r3, r5, #1
 801578a:	9308      	str	r3, [sp, #32]
 801578c:	f57f ae24 	bpl.w	80153d8 <_dtoa_r+0x168>
 8015790:	f1c5 0301 	rsb	r3, r5, #1
 8015794:	930b      	str	r3, [sp, #44]	; 0x2c
 8015796:	2300      	movs	r3, #0
 8015798:	9308      	str	r3, [sp, #32]
 801579a:	e61f      	b.n	80153dc <_dtoa_r+0x16c>
 801579c:	4648      	mov	r0, r9
 801579e:	f7ea fec9 	bl	8000534 <__aeabi_i2d>
 80157a2:	4632      	mov	r2, r6
 80157a4:	463b      	mov	r3, r7
 80157a6:	f7eb f997 	bl	8000ad8 <__aeabi_dcmpeq>
 80157aa:	2800      	cmp	r0, #0
 80157ac:	f47f adfb 	bne.w	80153a6 <_dtoa_r+0x136>
 80157b0:	f109 33ff 	add.w	r3, r9, #4294967295	; 0xffffffff
 80157b4:	9305      	str	r3, [sp, #20]
 80157b6:	e5f6      	b.n	80153a6 <_dtoa_r+0x136>
 80157b8:	f8df 9038 	ldr.w	r9, [pc, #56]	; 80157f4 <_dtoa_r+0x584>
 80157bc:	4648      	mov	r0, r9
 80157be:	b017      	add	sp, #92	; 0x5c
 80157c0:	ecbd 8b06 	vpop	{d8-d10}
 80157c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80157c8:	f1c0 0020 	rsb	r0, r0, #32
 80157cc:	fa06 f000 	lsl.w	r0, r6, r0
 80157d0:	e5b5      	b.n	801533e <_dtoa_r+0xce>
 80157d2:	2501      	movs	r5, #1
 80157d4:	e617      	b.n	8015406 <_dtoa_r+0x196>
 80157d6:	bf00      	nop
 80157d8:	0801a1c8 	.word	0x0801a1c8
 80157dc:	0801a1a0 	.word	0x0801a1a0
 80157e0:	3ff00000 	.word	0x3ff00000
 80157e4:	401c0000 	.word	0x401c0000
 80157e8:	3fe00000 	.word	0x3fe00000
 80157ec:	40240000 	.word	0x40240000
 80157f0:	40140000 	.word	0x40140000
 80157f4:	0801a024 	.word	0x0801a024
 80157f8:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80157fa:	e9dd 650b 	ldrd	r6, r5, [sp, #44]	; 0x2c
 80157fe:	2e00      	cmp	r6, #0
 8015800:	dd0c      	ble.n	801581c <_dtoa_r+0x5ac>
 8015802:	9a08      	ldr	r2, [sp, #32]
 8015804:	2a00      	cmp	r2, #0
 8015806:	dd09      	ble.n	801581c <_dtoa_r+0x5ac>
 8015808:	42b2      	cmp	r2, r6
 801580a:	4613      	mov	r3, r2
 801580c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801580e:	bfa8      	it	ge
 8015810:	4633      	movge	r3, r6
 8015812:	1ac9      	subs	r1, r1, r3
 8015814:	1af6      	subs	r6, r6, r3
 8015816:	1ad3      	subs	r3, r2, r3
 8015818:	910b      	str	r1, [sp, #44]	; 0x2c
 801581a:	9308      	str	r3, [sp, #32]
 801581c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801581e:	b153      	cbz	r3, 8015836 <_dtoa_r+0x5c6>
 8015820:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8015822:	2b00      	cmp	r3, #0
 8015824:	f000 8340 	beq.w	8015ea8 <_dtoa_r+0xc38>
 8015828:	2f00      	cmp	r7, #0
 801582a:	f300 82c2 	bgt.w	8015db2 <_dtoa_r+0xb42>
 801582e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8015830:	1bda      	subs	r2, r3, r7
 8015832:	f040 82d4 	bne.w	8015dde <_dtoa_r+0xb6e>
 8015836:	2101      	movs	r1, #1
 8015838:	4620      	mov	r0, r4
 801583a:	f001 fb69 	bl	8016f10 <__i2b>
 801583e:	9a05      	ldr	r2, [sp, #20]
 8015840:	4607      	mov	r7, r0
 8015842:	2a00      	cmp	r2, #0
 8015844:	f300 8136 	bgt.w	8015ab4 <_dtoa_r+0x844>
 8015848:	9b01      	ldr	r3, [sp, #4]
 801584a:	2b01      	cmp	r3, #1
 801584c:	f340 82eb 	ble.w	8015e26 <_dtoa_r+0xbb6>
 8015850:	f04f 0800 	mov.w	r8, #0
 8015854:	9b05      	ldr	r3, [sp, #20]
 8015856:	2b00      	cmp	r3, #0
 8015858:	f040 8137 	bne.w	8015aca <_dtoa_r+0x85a>
 801585c:	2301      	movs	r3, #1
 801585e:	9908      	ldr	r1, [sp, #32]
 8015860:	440b      	add	r3, r1
 8015862:	f013 031f 	ands.w	r3, r3, #31
 8015866:	d053      	beq.n	8015910 <_dtoa_r+0x6a0>
 8015868:	f1c3 0220 	rsb	r2, r3, #32
 801586c:	2a04      	cmp	r2, #4
 801586e:	f340 8481 	ble.w	8016174 <_dtoa_r+0xf04>
 8015872:	f1c3 031c 	rsb	r3, r3, #28
 8015876:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8015878:	4419      	add	r1, r3
 801587a:	441a      	add	r2, r3
 801587c:	441e      	add	r6, r3
 801587e:	920b      	str	r2, [sp, #44]	; 0x2c
 8015880:	9108      	str	r1, [sp, #32]
 8015882:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015884:	2b00      	cmp	r3, #0
 8015886:	dd07      	ble.n	8015898 <_dtoa_r+0x628>
 8015888:	ee19 1a10 	vmov	r1, s18
 801588c:	461a      	mov	r2, r3
 801588e:	4620      	mov	r0, r4
 8015890:	f001 fc7c 	bl	801718c <__lshift>
 8015894:	ee09 0a10 	vmov	s18, r0
 8015898:	9b08      	ldr	r3, [sp, #32]
 801589a:	2b00      	cmp	r3, #0
 801589c:	dd05      	ble.n	80158aa <_dtoa_r+0x63a>
 801589e:	4639      	mov	r1, r7
 80158a0:	461a      	mov	r2, r3
 80158a2:	4620      	mov	r0, r4
 80158a4:	f001 fc72 	bl	801718c <__lshift>
 80158a8:	4607      	mov	r7, r0
 80158aa:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80158ac:	2b00      	cmp	r3, #0
 80158ae:	f040 8115 	bne.w	8015adc <_dtoa_r+0x86c>
 80158b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80158b4:	2b00      	cmp	r3, #0
 80158b6:	dc34      	bgt.n	8015922 <_dtoa_r+0x6b2>
 80158b8:	9b01      	ldr	r3, [sp, #4]
 80158ba:	2b02      	cmp	r3, #2
 80158bc:	dd31      	ble.n	8015922 <_dtoa_r+0x6b2>
 80158be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80158c0:	2b00      	cmp	r3, #0
 80158c2:	f000 81d4 	beq.w	8015c6e <_dtoa_r+0x9fe>
 80158c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80158c8:	f8dd 9010 	ldr.w	r9, [sp, #16]
 80158cc:	43de      	mvns	r6, r3
 80158ce:	4639      	mov	r1, r7
 80158d0:	4620      	mov	r0, r4
 80158d2:	f001 fa6d 	bl	8016db0 <_Bfree>
 80158d6:	1c73      	adds	r3, r6, #1
 80158d8:	9306      	str	r3, [sp, #24]
 80158da:	b11d      	cbz	r5, 80158e4 <_dtoa_r+0x674>
 80158dc:	4629      	mov	r1, r5
 80158de:	4620      	mov	r0, r4
 80158e0:	f001 fa66 	bl	8016db0 <_Bfree>
 80158e4:	ee19 1a10 	vmov	r1, s18
 80158e8:	4620      	mov	r0, r4
 80158ea:	f001 fa61 	bl	8016db0 <_Bfree>
 80158ee:	2300      	movs	r3, #0
 80158f0:	9a04      	ldr	r2, [sp, #16]
 80158f2:	7013      	strb	r3, [r2, #0]
 80158f4:	e9dd 1306 	ldrd	r1, r3, [sp, #24]
 80158f8:	6019      	str	r1, [r3, #0]
 80158fa:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80158fc:	2b00      	cmp	r3, #0
 80158fe:	f43f acf5 	beq.w	80152ec <_dtoa_r+0x7c>
 8015902:	4648      	mov	r0, r9
 8015904:	601a      	str	r2, [r3, #0]
 8015906:	b017      	add	sp, #92	; 0x5c
 8015908:	ecbd 8b06 	vpop	{d8-d10}
 801590c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015910:	231c      	movs	r3, #28
 8015912:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8015914:	441e      	add	r6, r3
 8015916:	441a      	add	r2, r3
 8015918:	920b      	str	r2, [sp, #44]	; 0x2c
 801591a:	9a08      	ldr	r2, [sp, #32]
 801591c:	441a      	add	r2, r3
 801591e:	9208      	str	r2, [sp, #32]
 8015920:	e7af      	b.n	8015882 <_dtoa_r+0x612>
 8015922:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8015924:	2b00      	cmp	r3, #0
 8015926:	f000 81b9 	beq.w	8015c9c <_dtoa_r+0xa2c>
 801592a:	2e00      	cmp	r6, #0
 801592c:	f300 825f 	bgt.w	8015dee <_dtoa_r+0xb7e>
 8015930:	f1b8 0f00 	cmp.w	r8, #0
 8015934:	f040 838c 	bne.w	8016050 <_dtoa_r+0xde0>
 8015938:	46aa      	mov	sl, r5
 801593a:	9b02      	ldr	r3, [sp, #8]
 801593c:	ee19 ba10 	vmov	fp, s18
 8015940:	9a04      	ldr	r2, [sp, #16]
 8015942:	f003 0301 	and.w	r3, r3, #1
 8015946:	9909      	ldr	r1, [sp, #36]	; 0x24
 8015948:	4690      	mov	r8, r2
 801594a:	9302      	str	r3, [sp, #8]
 801594c:	1e53      	subs	r3, r2, #1
 801594e:	4419      	add	r1, r3
 8015950:	9109      	str	r1, [sp, #36]	; 0x24
 8015952:	4639      	mov	r1, r7
 8015954:	4658      	mov	r0, fp
 8015956:	f7ff fbf1 	bl	801513c <quorem>
 801595a:	4629      	mov	r1, r5
 801595c:	4681      	mov	r9, r0
 801595e:	4658      	mov	r0, fp
 8015960:	f001 fc88 	bl	8017274 <__mcmp>
 8015964:	4652      	mov	r2, sl
 8015966:	4639      	mov	r1, r7
 8015968:	4606      	mov	r6, r0
 801596a:	4620      	mov	r0, r4
 801596c:	f001 fca4 	bl	80172b8 <__mdiff>
 8015970:	68c2      	ldr	r2, [r0, #12]
 8015972:	4601      	mov	r1, r0
 8015974:	f109 0330 	add.w	r3, r9, #48	; 0x30
 8015978:	2a00      	cmp	r2, #0
 801597a:	f040 823f 	bne.w	8015dfc <_dtoa_r+0xb8c>
 801597e:	9005      	str	r0, [sp, #20]
 8015980:	4658      	mov	r0, fp
 8015982:	9308      	str	r3, [sp, #32]
 8015984:	f001 fc76 	bl	8017274 <__mcmp>
 8015988:	9905      	ldr	r1, [sp, #20]
 801598a:	9005      	str	r0, [sp, #20]
 801598c:	4620      	mov	r0, r4
 801598e:	f001 fa0f 	bl	8016db0 <_Bfree>
 8015992:	9b01      	ldr	r3, [sp, #4]
 8015994:	9a05      	ldr	r2, [sp, #20]
 8015996:	ea42 0103 	orr.w	r1, r2, r3
 801599a:	9b02      	ldr	r3, [sp, #8]
 801599c:	430b      	orrs	r3, r1
 801599e:	9b08      	ldr	r3, [sp, #32]
 80159a0:	f000 83b8 	beq.w	8016114 <_dtoa_r+0xea4>
 80159a4:	2e00      	cmp	r6, #0
 80159a6:	f2c0 8326 	blt.w	8015ff6 <_dtoa_r+0xd86>
 80159aa:	9901      	ldr	r1, [sp, #4]
 80159ac:	430e      	orrs	r6, r1
 80159ae:	9902      	ldr	r1, [sp, #8]
 80159b0:	4331      	orrs	r1, r6
 80159b2:	f000 8320 	beq.w	8015ff6 <_dtoa_r+0xd86>
 80159b6:	2a00      	cmp	r2, #0
 80159b8:	f300 838d 	bgt.w	80160d6 <_dtoa_r+0xe66>
 80159bc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80159be:	f108 0601 	add.w	r6, r8, #1
 80159c2:	f888 3000 	strb.w	r3, [r8]
 80159c6:	4541      	cmp	r1, r8
 80159c8:	f000 838d 	beq.w	80160e6 <_dtoa_r+0xe76>
 80159cc:	4659      	mov	r1, fp
 80159ce:	2300      	movs	r3, #0
 80159d0:	220a      	movs	r2, #10
 80159d2:	4620      	mov	r0, r4
 80159d4:	f001 f9f6 	bl	8016dc4 <__multadd>
 80159d8:	4555      	cmp	r5, sl
 80159da:	4683      	mov	fp, r0
 80159dc:	4629      	mov	r1, r5
 80159de:	f04f 0300 	mov.w	r3, #0
 80159e2:	f04f 020a 	mov.w	r2, #10
 80159e6:	4620      	mov	r0, r4
 80159e8:	f000 820f 	beq.w	8015e0a <_dtoa_r+0xb9a>
 80159ec:	f001 f9ea 	bl	8016dc4 <__multadd>
 80159f0:	4651      	mov	r1, sl
 80159f2:	4605      	mov	r5, r0
 80159f4:	2300      	movs	r3, #0
 80159f6:	220a      	movs	r2, #10
 80159f8:	4620      	mov	r0, r4
 80159fa:	f001 f9e3 	bl	8016dc4 <__multadd>
 80159fe:	46b0      	mov	r8, r6
 8015a00:	4682      	mov	sl, r0
 8015a02:	e7a6      	b.n	8015952 <_dtoa_r+0x6e2>
 8015a04:	f000 81b4 	beq.w	8015d70 <_dtoa_r+0xb00>
 8015a08:	9b06      	ldr	r3, [sp, #24]
 8015a0a:	f1c3 0900 	rsb	r9, r3, #0
 8015a0e:	4bc2      	ldr	r3, [pc, #776]	; (8015d18 <_dtoa_r+0xaa8>)
 8015a10:	f009 020f 	and.w	r2, r9, #15
 8015a14:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8015a18:	ec51 0b18 	vmov	r0, r1, d8
 8015a1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015a20:	f7ea fdf2 	bl	8000608 <__aeabi_dmul>
 8015a24:	ea5f 1929 	movs.w	r9, r9, asr #4
 8015a28:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8015a2c:	f000 839c 	beq.w	8016168 <_dtoa_r+0xef8>
 8015a30:	f8df a2f0 	ldr.w	sl, [pc, #752]	; 8015d24 <_dtoa_r+0xab4>
 8015a34:	2300      	movs	r3, #0
 8015a36:	f04f 0802 	mov.w	r8, #2
 8015a3a:	4606      	mov	r6, r0
 8015a3c:	460f      	mov	r7, r1
 8015a3e:	f019 0f01 	tst.w	r9, #1
 8015a42:	d00a      	beq.n	8015a5a <_dtoa_r+0x7ea>
 8015a44:	4630      	mov	r0, r6
 8015a46:	4639      	mov	r1, r7
 8015a48:	f108 0801 	add.w	r8, r8, #1
 8015a4c:	e9da 2300 	ldrd	r2, r3, [sl]
 8015a50:	f7ea fdda 	bl	8000608 <__aeabi_dmul>
 8015a54:	462b      	mov	r3, r5
 8015a56:	4606      	mov	r6, r0
 8015a58:	460f      	mov	r7, r1
 8015a5a:	ea5f 0969 	movs.w	r9, r9, asr #1
 8015a5e:	f10a 0a08 	add.w	sl, sl, #8
 8015a62:	d1ec      	bne.n	8015a3e <_dtoa_r+0x7ce>
 8015a64:	2b00      	cmp	r3, #0
 8015a66:	f47f ad8f 	bne.w	8015588 <_dtoa_r+0x318>
 8015a6a:	e9dd 670e 	ldrd	r6, r7, [sp, #56]	; 0x38
 8015a6e:	e58b      	b.n	8015588 <_dtoa_r+0x318>
 8015a70:	4ba9      	ldr	r3, [pc, #676]	; (8015d18 <_dtoa_r+0xaa8>)
 8015a72:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8015a76:	e9d3 ab00 	ldrd	sl, fp, [r3]
 8015a7a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015a7c:	2b00      	cmp	r3, #0
 8015a7e:	f280 8238 	bge.w	8015ef2 <_dtoa_r+0xc82>
 8015a82:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8015a84:	2f00      	cmp	r7, #0
 8015a86:	f300 8234 	bgt.w	8015ef2 <_dtoa_r+0xc82>
 8015a8a:	2f00      	cmp	r7, #0
 8015a8c:	f040 818e 	bne.w	8015dac <_dtoa_r+0xb3c>
 8015a90:	2200      	movs	r2, #0
 8015a92:	4ba2      	ldr	r3, [pc, #648]	; (8015d1c <_dtoa_r+0xaac>)
 8015a94:	4650      	mov	r0, sl
 8015a96:	4659      	mov	r1, fp
 8015a98:	f7ea fdb6 	bl	8000608 <__aeabi_dmul>
 8015a9c:	4602      	mov	r2, r0
 8015a9e:	460b      	mov	r3, r1
 8015aa0:	ec51 0b18 	vmov	r0, r1, d8
 8015aa4:	f7eb f82c 	bl	8000b00 <__aeabi_dcmple>
 8015aa8:	2800      	cmp	r0, #0
 8015aaa:	f000 81ba 	beq.w	8015e22 <_dtoa_r+0xbb2>
 8015aae:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8015ab0:	463d      	mov	r5, r7
 8015ab2:	e708      	b.n	80158c6 <_dtoa_r+0x656>
 8015ab4:	4601      	mov	r1, r0
 8015ab6:	4620      	mov	r0, r4
 8015ab8:	f001 fb08 	bl	80170cc <__pow5mult>
 8015abc:	9b01      	ldr	r3, [sp, #4]
 8015abe:	4607      	mov	r7, r0
 8015ac0:	2b01      	cmp	r3, #1
 8015ac2:	f340 815a 	ble.w	8015d7a <_dtoa_r+0xb0a>
 8015ac6:	f04f 0800 	mov.w	r8, #0
 8015aca:	693b      	ldr	r3, [r7, #16]
 8015acc:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8015ad0:	6918      	ldr	r0, [r3, #16]
 8015ad2:	f001 f9cb 	bl	8016e6c <__hi0bits>
 8015ad6:	f1c0 0320 	rsb	r3, r0, #32
 8015ada:	e6c0      	b.n	801585e <_dtoa_r+0x5ee>
 8015adc:	4639      	mov	r1, r7
 8015ade:	ee19 0a10 	vmov	r0, s18
 8015ae2:	f001 fbc7 	bl	8017274 <__mcmp>
 8015ae6:	2800      	cmp	r0, #0
 8015ae8:	f6bf aee3 	bge.w	80158b2 <_dtoa_r+0x642>
 8015aec:	ee19 1a10 	vmov	r1, s18
 8015af0:	2300      	movs	r3, #0
 8015af2:	220a      	movs	r2, #10
 8015af4:	4620      	mov	r0, r4
 8015af6:	f001 f965 	bl	8016dc4 <__multadd>
 8015afa:	9b06      	ldr	r3, [sp, #24]
 8015afc:	ee09 0a10 	vmov	s18, r0
 8015b00:	f103 39ff 	add.w	r9, r3, #4294967295	; 0xffffffff
 8015b04:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8015b06:	2b00      	cmp	r3, #0
 8015b08:	f040 8311 	bne.w	801612e <_dtoa_r+0xebe>
 8015b0c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8015b0e:	2b00      	cmp	r3, #0
 8015b10:	f300 830a 	bgt.w	8016128 <_dtoa_r+0xeb8>
 8015b14:	9b01      	ldr	r3, [sp, #4]
 8015b16:	2b02      	cmp	r3, #2
 8015b18:	f340 8306 	ble.w	8016128 <_dtoa_r+0xeb8>
 8015b1c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8015b1e:	f8cd 9018 	str.w	r9, [sp, #24]
 8015b22:	9309      	str	r3, [sp, #36]	; 0x24
 8015b24:	e6cb      	b.n	80158be <_dtoa_r+0x64e>
 8015b26:	f04f 0802 	mov.w	r8, #2
 8015b2a:	ec5b ab18 	vmov	sl, fp, d8
 8015b2e:	e510      	b.n	8015552 <_dtoa_r+0x2e2>
 8015b30:	2301      	movs	r3, #1
 8015b32:	930c      	str	r3, [sp, #48]	; 0x30
 8015b34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015b36:	9a06      	ldr	r2, [sp, #24]
 8015b38:	4413      	add	r3, r2
 8015b3a:	9312      	str	r3, [sp, #72]	; 0x48
 8015b3c:	3301      	adds	r3, #1
 8015b3e:	2b01      	cmp	r3, #1
 8015b40:	4618      	mov	r0, r3
 8015b42:	9309      	str	r3, [sp, #36]	; 0x24
 8015b44:	bfb8      	it	lt
 8015b46:	2001      	movlt	r0, #1
 8015b48:	2100      	movs	r1, #0
 8015b4a:	2817      	cmp	r0, #23
 8015b4c:	6461      	str	r1, [r4, #68]	; 0x44
 8015b4e:	f77f acd1 	ble.w	80154f4 <_dtoa_r+0x284>
 8015b52:	2201      	movs	r2, #1
 8015b54:	2304      	movs	r3, #4
 8015b56:	005b      	lsls	r3, r3, #1
 8015b58:	4611      	mov	r1, r2
 8015b5a:	3201      	adds	r2, #1
 8015b5c:	f103 0614 	add.w	r6, r3, #20
 8015b60:	4286      	cmp	r6, r0
 8015b62:	d9f8      	bls.n	8015b56 <_dtoa_r+0x8e6>
 8015b64:	6461      	str	r1, [r4, #68]	; 0x44
 8015b66:	e4c5      	b.n	80154f4 <_dtoa_r+0x284>
 8015b68:	2301      	movs	r3, #1
 8015b6a:	930c      	str	r3, [sp, #48]	; 0x30
 8015b6c:	980a      	ldr	r0, [sp, #40]	; 0x28
 8015b6e:	2800      	cmp	r0, #0
 8015b70:	f340 8151 	ble.w	8015e16 <_dtoa_r+0xba6>
 8015b74:	9012      	str	r0, [sp, #72]	; 0x48
 8015b76:	9009      	str	r0, [sp, #36]	; 0x24
 8015b78:	e7e6      	b.n	8015b48 <_dtoa_r+0x8d8>
 8015b7a:	2300      	movs	r3, #0
 8015b7c:	930c      	str	r3, [sp, #48]	; 0x30
 8015b7e:	e7d9      	b.n	8015b34 <_dtoa_r+0x8c4>
 8015b80:	2300      	movs	r3, #0
 8015b82:	930c      	str	r3, [sp, #48]	; 0x30
 8015b84:	e7f2      	b.n	8015b6c <_dtoa_r+0x8fc>
 8015b86:	980e      	ldr	r0, [sp, #56]	; 0x38
 8015b88:	4642      	mov	r2, r8
 8015b8a:	4963      	ldr	r1, [pc, #396]	; (8015d18 <_dtoa_r+0xaa8>)
 8015b8c:	464b      	mov	r3, r9
 8015b8e:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8015b92:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8015b96:	e951 0102 	ldrd	r0, r1, [r1, #-8]
 8015b9a:	f7ea fd35 	bl	8000608 <__aeabi_dmul>
 8015b9e:	ec41 0b1a 	vmov	d10, r0, r1
 8015ba2:	4639      	mov	r1, r7
 8015ba4:	4630      	mov	r0, r6
 8015ba6:	f7ea ffc9 	bl	8000b3c <__aeabi_d2iz>
 8015baa:	4605      	mov	r5, r0
 8015bac:	f7ea fcc2 	bl	8000534 <__aeabi_i2d>
 8015bb0:	4602      	mov	r2, r0
 8015bb2:	460b      	mov	r3, r1
 8015bb4:	4630      	mov	r0, r6
 8015bb6:	4639      	mov	r1, r7
 8015bb8:	3530      	adds	r5, #48	; 0x30
 8015bba:	f7ea fb6d 	bl	8000298 <__aeabi_dsub>
 8015bbe:	4606      	mov	r6, r0
 8015bc0:	980e      	ldr	r0, [sp, #56]	; 0x38
 8015bc2:	460f      	mov	r7, r1
 8015bc4:	f808 5b01 	strb.w	r5, [r8], #1
 8015bc8:	2801      	cmp	r0, #1
 8015bca:	f000 82c4 	beq.w	8016156 <_dtoa_r+0xee6>
 8015bce:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8015bd0:	ee09 4a90 	vmov	s19, r4
 8015bd4:	9b04      	ldr	r3, [sp, #16]
 8015bd6:	f04f 0a00 	mov.w	sl, #0
 8015bda:	f8df b14c 	ldr.w	fp, [pc, #332]	; 8015d28 <_dtoa_r+0xab8>
 8015bde:	441d      	add	r5, r3
 8015be0:	462c      	mov	r4, r5
 8015be2:	4645      	mov	r5, r8
 8015be4:	4652      	mov	r2, sl
 8015be6:	465b      	mov	r3, fp
 8015be8:	4630      	mov	r0, r6
 8015bea:	4639      	mov	r1, r7
 8015bec:	f7ea fd0c 	bl	8000608 <__aeabi_dmul>
 8015bf0:	4689      	mov	r9, r1
 8015bf2:	4680      	mov	r8, r0
 8015bf4:	f7ea ffa2 	bl	8000b3c <__aeabi_d2iz>
 8015bf8:	4607      	mov	r7, r0
 8015bfa:	f7ea fc9b 	bl	8000534 <__aeabi_i2d>
 8015bfe:	4602      	mov	r2, r0
 8015c00:	460b      	mov	r3, r1
 8015c02:	3730      	adds	r7, #48	; 0x30
 8015c04:	4640      	mov	r0, r8
 8015c06:	4649      	mov	r1, r9
 8015c08:	f7ea fb46 	bl	8000298 <__aeabi_dsub>
 8015c0c:	f805 7b01 	strb.w	r7, [r5], #1
 8015c10:	42a5      	cmp	r5, r4
 8015c12:	4606      	mov	r6, r0
 8015c14:	460f      	mov	r7, r1
 8015c16:	d1e5      	bne.n	8015be4 <_dtoa_r+0x974>
 8015c18:	4625      	mov	r5, r4
 8015c1a:	ee19 4a90 	vmov	r4, s19
 8015c1e:	2200      	movs	r2, #0
 8015c20:	4b3f      	ldr	r3, [pc, #252]	; (8015d20 <_dtoa_r+0xab0>)
 8015c22:	ee1a 0a10 	vmov	r0, s20
 8015c26:	ec59 8b1a 	vmov	r8, r9, d10
 8015c2a:	4649      	mov	r1, r9
 8015c2c:	f7ea fb36 	bl	800029c <__adddf3>
 8015c30:	4602      	mov	r2, r0
 8015c32:	460b      	mov	r3, r1
 8015c34:	4630      	mov	r0, r6
 8015c36:	4639      	mov	r1, r7
 8015c38:	f7ea ff76 	bl	8000b28 <__aeabi_dcmpgt>
 8015c3c:	2800      	cmp	r0, #0
 8015c3e:	f040 8204 	bne.w	801604a <_dtoa_r+0xdda>
 8015c42:	ee1a 2a10 	vmov	r2, s20
 8015c46:	464b      	mov	r3, r9
 8015c48:	2000      	movs	r0, #0
 8015c4a:	4935      	ldr	r1, [pc, #212]	; (8015d20 <_dtoa_r+0xab0>)
 8015c4c:	f7ea fb24 	bl	8000298 <__aeabi_dsub>
 8015c50:	4602      	mov	r2, r0
 8015c52:	460b      	mov	r3, r1
 8015c54:	4630      	mov	r0, r6
 8015c56:	4639      	mov	r1, r7
 8015c58:	f7ea ff48 	bl	8000aec <__aeabi_dcmplt>
 8015c5c:	2800      	cmp	r0, #0
 8015c5e:	f43f ad63 	beq.w	8015728 <_dtoa_r+0x4b8>
 8015c62:	462a      	mov	r2, r5
 8015c64:	f815 3d01 	ldrb.w	r3, [r5, #-1]!
 8015c68:	2b30      	cmp	r3, #48	; 0x30
 8015c6a:	d0fa      	beq.n	8015c62 <_dtoa_r+0x9f2>
 8015c6c:	e52e      	b.n	80156cc <_dtoa_r+0x45c>
 8015c6e:	4639      	mov	r1, r7
 8015c70:	2205      	movs	r2, #5
 8015c72:	4620      	mov	r0, r4
 8015c74:	f001 f8a6 	bl	8016dc4 <__multadd>
 8015c78:	4607      	mov	r7, r0
 8015c7a:	ee19 0a10 	vmov	r0, s18
 8015c7e:	4639      	mov	r1, r7
 8015c80:	f001 faf8 	bl	8017274 <__mcmp>
 8015c84:	2800      	cmp	r0, #0
 8015c86:	f77f ae1e 	ble.w	80158c6 <_dtoa_r+0x656>
 8015c8a:	9804      	ldr	r0, [sp, #16]
 8015c8c:	2331      	movs	r3, #49	; 0x31
 8015c8e:	9e06      	ldr	r6, [sp, #24]
 8015c90:	4681      	mov	r9, r0
 8015c92:	f800 3b01 	strb.w	r3, [r0], #1
 8015c96:	3601      	adds	r6, #1
 8015c98:	9004      	str	r0, [sp, #16]
 8015c9a:	e618      	b.n	80158ce <_dtoa_r+0x65e>
 8015c9c:	9b06      	ldr	r3, [sp, #24]
 8015c9e:	3301      	adds	r3, #1
 8015ca0:	9306      	str	r3, [sp, #24]
 8015ca2:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8015ca6:	2601      	movs	r6, #1
 8015ca8:	ee19 aa10 	vmov	sl, s18
 8015cac:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 8015cb0:	e007      	b.n	8015cc2 <_dtoa_r+0xa52>
 8015cb2:	4651      	mov	r1, sl
 8015cb4:	2300      	movs	r3, #0
 8015cb6:	220a      	movs	r2, #10
 8015cb8:	4620      	mov	r0, r4
 8015cba:	f001 f883 	bl	8016dc4 <__multadd>
 8015cbe:	3601      	adds	r6, #1
 8015cc0:	4682      	mov	sl, r0
 8015cc2:	4639      	mov	r1, r7
 8015cc4:	4650      	mov	r0, sl
 8015cc6:	f7ff fa39 	bl	801513c <quorem>
 8015cca:	455e      	cmp	r6, fp
 8015ccc:	f100 0030 	add.w	r0, r0, #48	; 0x30
 8015cd0:	f808 0b01 	strb.w	r0, [r8], #1
 8015cd4:	dbed      	blt.n	8015cb2 <_dtoa_r+0xa42>
 8015cd6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015cd8:	4681      	mov	r9, r0
 8015cda:	ee09 aa10 	vmov	s18, sl
 8015cde:	2600      	movs	r6, #0
 8015ce0:	2b00      	cmp	r3, #0
 8015ce2:	bfcc      	ite	gt
 8015ce4:	469b      	movgt	fp, r3
 8015ce6:	f04f 0b01 	movle.w	fp, #1
 8015cea:	9b04      	ldr	r3, [sp, #16]
 8015cec:	449b      	add	fp, r3
 8015cee:	ee19 1a10 	vmov	r1, s18
 8015cf2:	2201      	movs	r2, #1
 8015cf4:	4620      	mov	r0, r4
 8015cf6:	f001 fa49 	bl	801718c <__lshift>
 8015cfa:	4639      	mov	r1, r7
 8015cfc:	ee09 0a10 	vmov	s18, r0
 8015d00:	f001 fab8 	bl	8017274 <__mcmp>
 8015d04:	2800      	cmp	r0, #0
 8015d06:	f340 815b 	ble.w	8015fc0 <_dtoa_r+0xd50>
 8015d0a:	f81b 3c01 	ldrb.w	r3, [fp, #-1]
 8015d0e:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8015d12:	9a04      	ldr	r2, [sp, #16]
 8015d14:	e00f      	b.n	8015d36 <_dtoa_r+0xac6>
 8015d16:	bf00      	nop
 8015d18:	0801a1c8 	.word	0x0801a1c8
 8015d1c:	40140000 	.word	0x40140000
 8015d20:	3fe00000 	.word	0x3fe00000
 8015d24:	0801a1a0 	.word	0x0801a1a0
 8015d28:	40240000 	.word	0x40240000
 8015d2c:	455a      	cmp	r2, fp
 8015d2e:	f000 8140 	beq.w	8015fb2 <_dtoa_r+0xd42>
 8015d32:	f81b 3d01 	ldrb.w	r3, [fp, #-1]!
 8015d36:	2b39      	cmp	r3, #57	; 0x39
 8015d38:	f10b 0801 	add.w	r8, fp, #1
 8015d3c:	d0f6      	beq.n	8015d2c <_dtoa_r+0xabc>
 8015d3e:	3301      	adds	r3, #1
 8015d40:	f88b 3000 	strb.w	r3, [fp]
 8015d44:	4639      	mov	r1, r7
 8015d46:	4620      	mov	r0, r4
 8015d48:	f001 f832 	bl	8016db0 <_Bfree>
 8015d4c:	2d00      	cmp	r5, #0
 8015d4e:	f000 812b 	beq.w	8015fa8 <_dtoa_r+0xd38>
 8015d52:	2e00      	cmp	r6, #0
 8015d54:	f000 821b 	beq.w	801618e <_dtoa_r+0xf1e>
 8015d58:	42ae      	cmp	r6, r5
 8015d5a:	f000 8218 	beq.w	801618e <_dtoa_r+0xf1e>
 8015d5e:	4631      	mov	r1, r6
 8015d60:	4620      	mov	r0, r4
 8015d62:	f8dd 9010 	ldr.w	r9, [sp, #16]
 8015d66:	f8cd 8010 	str.w	r8, [sp, #16]
 8015d6a:	f001 f821 	bl	8016db0 <_Bfree>
 8015d6e:	e5b5      	b.n	80158dc <_dtoa_r+0x66c>
 8015d70:	f04f 0802 	mov.w	r8, #2
 8015d74:	ec57 6b18 	vmov	r6, r7, d8
 8015d78:	e406      	b.n	8015588 <_dtoa_r+0x318>
 8015d7a:	9b02      	ldr	r3, [sp, #8]
 8015d7c:	2b00      	cmp	r3, #0
 8015d7e:	f47f aea2 	bne.w	8015ac6 <_dtoa_r+0x856>
 8015d82:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8015d86:	f3c2 0313 	ubfx	r3, r2, #0, #20
 8015d8a:	2b00      	cmp	r3, #0
 8015d8c:	f47f ae9b 	bne.w	8015ac6 <_dtoa_r+0x856>
 8015d90:	4bbd      	ldr	r3, [pc, #756]	; (8016088 <_dtoa_r+0xe18>)
 8015d92:	4013      	ands	r3, r2
 8015d94:	2b00      	cmp	r3, #0
 8015d96:	f000 81b0 	beq.w	80160fa <_dtoa_r+0xe8a>
 8015d9a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015d9c:	f04f 0801 	mov.w	r8, #1
 8015da0:	3301      	adds	r3, #1
 8015da2:	930b      	str	r3, [sp, #44]	; 0x2c
 8015da4:	9b08      	ldr	r3, [sp, #32]
 8015da6:	3301      	adds	r3, #1
 8015da8:	9308      	str	r3, [sp, #32]
 8015daa:	e553      	b.n	8015854 <_dtoa_r+0x5e4>
 8015dac:	2700      	movs	r7, #0
 8015dae:	463d      	mov	r5, r7
 8015db0:	e589      	b.n	80158c6 <_dtoa_r+0x656>
 8015db2:	4629      	mov	r1, r5
 8015db4:	463a      	mov	r2, r7
 8015db6:	4620      	mov	r0, r4
 8015db8:	f001 f988 	bl	80170cc <__pow5mult>
 8015dbc:	4605      	mov	r5, r0
 8015dbe:	ee19 2a10 	vmov	r2, s18
 8015dc2:	4620      	mov	r0, r4
 8015dc4:	4629      	mov	r1, r5
 8015dc6:	f001 f8d1 	bl	8016f6c <__multiply>
 8015dca:	ee19 1a10 	vmov	r1, s18
 8015dce:	ee09 0a10 	vmov	s18, r0
 8015dd2:	4620      	mov	r0, r4
 8015dd4:	f000 ffec 	bl	8016db0 <_Bfree>
 8015dd8:	e529      	b.n	801582e <_dtoa_r+0x5be>
 8015dda:	1a9f      	subs	r7, r3, r2
 8015ddc:	e4bf      	b.n	801575e <_dtoa_r+0x4ee>
 8015dde:	ee19 1a10 	vmov	r1, s18
 8015de2:	4620      	mov	r0, r4
 8015de4:	f001 f972 	bl	80170cc <__pow5mult>
 8015de8:	ee09 0a10 	vmov	s18, r0
 8015dec:	e523      	b.n	8015836 <_dtoa_r+0x5c6>
 8015dee:	4629      	mov	r1, r5
 8015df0:	4632      	mov	r2, r6
 8015df2:	4620      	mov	r0, r4
 8015df4:	f001 f9ca 	bl	801718c <__lshift>
 8015df8:	4605      	mov	r5, r0
 8015dfa:	e599      	b.n	8015930 <_dtoa_r+0x6c0>
 8015dfc:	4620      	mov	r0, r4
 8015dfe:	9305      	str	r3, [sp, #20]
 8015e00:	f000 ffd6 	bl	8016db0 <_Bfree>
 8015e04:	2201      	movs	r2, #1
 8015e06:	9b05      	ldr	r3, [sp, #20]
 8015e08:	e5cc      	b.n	80159a4 <_dtoa_r+0x734>
 8015e0a:	f000 ffdb 	bl	8016dc4 <__multadd>
 8015e0e:	46b0      	mov	r8, r6
 8015e10:	4605      	mov	r5, r0
 8015e12:	4682      	mov	sl, r0
 8015e14:	e59d      	b.n	8015952 <_dtoa_r+0x6e2>
 8015e16:	2301      	movs	r3, #1
 8015e18:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
 8015e1c:	f7ff bb66 	b.w	80154ec <_dtoa_r+0x27c>
 8015e20:	2700      	movs	r7, #0
 8015e22:	463d      	mov	r5, r7
 8015e24:	e731      	b.n	8015c8a <_dtoa_r+0xa1a>
 8015e26:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8015e2a:	2900      	cmp	r1, #0
 8015e2c:	f47f ad10 	bne.w	8015850 <_dtoa_r+0x5e0>
 8015e30:	f3c2 0313 	ubfx	r3, r2, #0, #20
 8015e34:	2b00      	cmp	r3, #0
 8015e36:	f47f ad0b 	bne.w	8015850 <_dtoa_r+0x5e0>
 8015e3a:	e7a9      	b.n	8015d90 <_dtoa_r+0xb20>
 8015e3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015e3e:	2b00      	cmp	r3, #0
 8015e40:	f43f ac4b 	beq.w	80156da <_dtoa_r+0x46a>
 8015e44:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8015e46:	2b00      	cmp	r3, #0
 8015e48:	f77f ac6e 	ble.w	8015728 <_dtoa_r+0x4b8>
 8015e4c:	9a06      	ldr	r2, [sp, #24]
 8015e4e:	4630      	mov	r0, r6
 8015e50:	4639      	mov	r1, r7
 8015e52:	930e      	str	r3, [sp, #56]	; 0x38
 8015e54:	3a01      	subs	r2, #1
 8015e56:	4b8d      	ldr	r3, [pc, #564]	; (801608c <_dtoa_r+0xe1c>)
 8015e58:	9213      	str	r2, [sp, #76]	; 0x4c
 8015e5a:	2200      	movs	r2, #0
 8015e5c:	f7ea fbd4 	bl	8000608 <__aeabi_dmul>
 8015e60:	4606      	mov	r6, r0
 8015e62:	460f      	mov	r7, r1
 8015e64:	f108 0001 	add.w	r0, r8, #1
 8015e68:	f7ea fb64 	bl	8000534 <__aeabi_i2d>
 8015e6c:	4632      	mov	r2, r6
 8015e6e:	463b      	mov	r3, r7
 8015e70:	f7ea fbca 	bl	8000608 <__aeabi_dmul>
 8015e74:	2200      	movs	r2, #0
 8015e76:	4b86      	ldr	r3, [pc, #536]	; (8016090 <_dtoa_r+0xe20>)
 8015e78:	f7ea fa10 	bl	800029c <__adddf3>
 8015e7c:	4680      	mov	r8, r0
 8015e7e:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 8015e82:	f7ff bba2 	b.w	80155ca <_dtoa_r+0x35a>
 8015e86:	9010      	str	r0, [sp, #64]	; 0x40
 8015e88:	e482      	b.n	8015790 <_dtoa_r+0x520>
 8015e8a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8015e8c:	2a00      	cmp	r2, #0
 8015e8e:	f000 80ae 	beq.w	8015fee <_dtoa_r+0xd7e>
 8015e92:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8015e96:	9a08      	ldr	r2, [sp, #32]
 8015e98:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8015e9a:	441a      	add	r2, r3
 8015e9c:	9208      	str	r2, [sp, #32]
 8015e9e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8015ea0:	4616      	mov	r6, r2
 8015ea2:	441a      	add	r2, r3
 8015ea4:	920b      	str	r2, [sp, #44]	; 0x2c
 8015ea6:	e465      	b.n	8015774 <_dtoa_r+0x504>
 8015ea8:	ee19 1a10 	vmov	r1, s18
 8015eac:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8015eae:	4620      	mov	r0, r4
 8015eb0:	f001 f90c 	bl	80170cc <__pow5mult>
 8015eb4:	ee09 0a10 	vmov	s18, r0
 8015eb8:	e4bd      	b.n	8015836 <_dtoa_r+0x5c6>
 8015eba:	2100      	movs	r1, #0
 8015ebc:	4620      	mov	r0, r4
 8015ebe:	6461      	str	r1, [r4, #68]	; 0x44
 8015ec0:	f000 ff50 	bl	8016d64 <_Balloc>
 8015ec4:	9004      	str	r0, [sp, #16]
 8015ec6:	2800      	cmp	r0, #0
 8015ec8:	f000 8167 	beq.w	801619a <_dtoa_r+0xf2a>
 8015ecc:	9a06      	ldr	r2, [sp, #24]
 8015ece:	9b04      	ldr	r3, [sp, #16]
 8015ed0:	2a0e      	cmp	r2, #14
 8015ed2:	6423      	str	r3, [r4, #64]	; 0x40
 8015ed4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015ed6:	f300 8167 	bgt.w	80161a8 <_dtoa_r+0xf38>
 8015eda:	2b00      	cmp	r3, #0
 8015edc:	f2c0 8164 	blt.w	80161a8 <_dtoa_r+0xf38>
 8015ee0:	9a06      	ldr	r2, [sp, #24]
 8015ee2:	4b6c      	ldr	r3, [pc, #432]	; (8016094 <_dtoa_r+0xe24>)
 8015ee4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8015ee8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8015eec:	e9d3 ab00 	ldrd	sl, fp, [r3]
 8015ef0:	9209      	str	r2, [sp, #36]	; 0x24
 8015ef2:	4652      	mov	r2, sl
 8015ef4:	465b      	mov	r3, fp
 8015ef6:	ee18 0a10 	vmov	r0, s16
 8015efa:	9d04      	ldr	r5, [sp, #16]
 8015efc:	ec57 6b18 	vmov	r6, r7, d8
 8015f00:	4639      	mov	r1, r7
 8015f02:	f7ea fcab 	bl	800085c <__aeabi_ddiv>
 8015f06:	f7ea fe19 	bl	8000b3c <__aeabi_d2iz>
 8015f0a:	4680      	mov	r8, r0
 8015f0c:	f7ea fb12 	bl	8000534 <__aeabi_i2d>
 8015f10:	4652      	mov	r2, sl
 8015f12:	465b      	mov	r3, fp
 8015f14:	f7ea fb78 	bl	8000608 <__aeabi_dmul>
 8015f18:	460b      	mov	r3, r1
 8015f1a:	4602      	mov	r2, r0
 8015f1c:	4639      	mov	r1, r7
 8015f1e:	ee18 0a10 	vmov	r0, s16
 8015f22:	f7ea f9b9 	bl	8000298 <__aeabi_dsub>
 8015f26:	f108 0330 	add.w	r3, r8, #48	; 0x30
 8015f2a:	f805 3b01 	strb.w	r3, [r5], #1
 8015f2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015f30:	2b01      	cmp	r3, #1
 8015f32:	f000 80b3 	beq.w	801609c <_dtoa_r+0xe2c>
 8015f36:	ee08 4a10 	vmov	s16, r4
 8015f3a:	f04f 0901 	mov.w	r9, #1
 8015f3e:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8015f40:	e01d      	b.n	8015f7e <_dtoa_r+0xd0e>
 8015f42:	4652      	mov	r2, sl
 8015f44:	465b      	mov	r3, fp
 8015f46:	4630      	mov	r0, r6
 8015f48:	4639      	mov	r1, r7
 8015f4a:	f7ea fc87 	bl	800085c <__aeabi_ddiv>
 8015f4e:	f109 0901 	add.w	r9, r9, #1
 8015f52:	f7ea fdf3 	bl	8000b3c <__aeabi_d2iz>
 8015f56:	4680      	mov	r8, r0
 8015f58:	f7ea faec 	bl	8000534 <__aeabi_i2d>
 8015f5c:	4652      	mov	r2, sl
 8015f5e:	465b      	mov	r3, fp
 8015f60:	f7ea fb52 	bl	8000608 <__aeabi_dmul>
 8015f64:	460b      	mov	r3, r1
 8015f66:	4602      	mov	r2, r0
 8015f68:	4639      	mov	r1, r7
 8015f6a:	4630      	mov	r0, r6
 8015f6c:	f7ea f994 	bl	8000298 <__aeabi_dsub>
 8015f70:	f108 0330 	add.w	r3, r8, #48	; 0x30
 8015f74:	45a1      	cmp	r9, r4
 8015f76:	f805 3b01 	strb.w	r3, [r5], #1
 8015f7a:	f000 808d 	beq.w	8016098 <_dtoa_r+0xe28>
 8015f7e:	2200      	movs	r2, #0
 8015f80:	4b42      	ldr	r3, [pc, #264]	; (801608c <_dtoa_r+0xe1c>)
 8015f82:	f7ea fb41 	bl	8000608 <__aeabi_dmul>
 8015f86:	2200      	movs	r2, #0
 8015f88:	2300      	movs	r3, #0
 8015f8a:	4606      	mov	r6, r0
 8015f8c:	460f      	mov	r7, r1
 8015f8e:	f7ea fda3 	bl	8000ad8 <__aeabi_dcmpeq>
 8015f92:	2800      	cmp	r0, #0
 8015f94:	d0d5      	beq.n	8015f42 <_dtoa_r+0xcd2>
 8015f96:	ee18 4a10 	vmov	r4, s16
 8015f9a:	9b06      	ldr	r3, [sp, #24]
 8015f9c:	f8dd 9010 	ldr.w	r9, [sp, #16]
 8015fa0:	3301      	adds	r3, #1
 8015fa2:	9504      	str	r5, [sp, #16]
 8015fa4:	9306      	str	r3, [sp, #24]
 8015fa6:	e49d      	b.n	80158e4 <_dtoa_r+0x674>
 8015fa8:	f8dd 9010 	ldr.w	r9, [sp, #16]
 8015fac:	f8cd 8010 	str.w	r8, [sp, #16]
 8015fb0:	e498      	b.n	80158e4 <_dtoa_r+0x674>
 8015fb2:	9b06      	ldr	r3, [sp, #24]
 8015fb4:	9a04      	ldr	r2, [sp, #16]
 8015fb6:	3301      	adds	r3, #1
 8015fb8:	9306      	str	r3, [sp, #24]
 8015fba:	2331      	movs	r3, #49	; 0x31
 8015fbc:	7013      	strb	r3, [r2, #0]
 8015fbe:	e6c1      	b.n	8015d44 <_dtoa_r+0xad4>
 8015fc0:	d103      	bne.n	8015fca <_dtoa_r+0xd5a>
 8015fc2:	f019 0f01 	tst.w	r9, #1
 8015fc6:	f47f aea0 	bne.w	8015d0a <_dtoa_r+0xa9a>
 8015fca:	46d8      	mov	r8, fp
 8015fcc:	f81b 3d01 	ldrb.w	r3, [fp, #-1]!
 8015fd0:	2b30      	cmp	r3, #48	; 0x30
 8015fd2:	d0fa      	beq.n	8015fca <_dtoa_r+0xd5a>
 8015fd4:	e6b6      	b.n	8015d44 <_dtoa_r+0xad4>
 8015fd6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015fd8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8015fda:	1a9e      	subs	r6, r3, r2
 8015fdc:	f7ff bbca 	b.w	8015774 <_dtoa_r+0x504>
 8015fe0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8015fe2:	9104      	str	r1, [sp, #16]
 8015fe4:	3301      	adds	r3, #1
 8015fe6:	9313      	str	r3, [sp, #76]	; 0x4c
 8015fe8:	2331      	movs	r3, #49	; 0x31
 8015fea:	f7ff bb6e 	b.w	80156ca <_dtoa_r+0x45a>
 8015fee:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015ff0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8015ff4:	e74f      	b.n	8015e96 <_dtoa_r+0xc26>
 8015ff6:	2a00      	cmp	r2, #0
 8015ff8:	4659      	mov	r1, fp
 8015ffa:	ee09 ba10 	vmov	s18, fp
 8015ffe:	46cb      	mov	fp, r9
 8016000:	4699      	mov	r9, r3
 8016002:	dd10      	ble.n	8016026 <_dtoa_r+0xdb6>
 8016004:	2201      	movs	r2, #1
 8016006:	4620      	mov	r0, r4
 8016008:	f001 f8c0 	bl	801718c <__lshift>
 801600c:	4639      	mov	r1, r7
 801600e:	ee09 0a10 	vmov	s18, r0
 8016012:	f001 f92f 	bl	8017274 <__mcmp>
 8016016:	2800      	cmp	r0, #0
 8016018:	f340 809f 	ble.w	801615a <_dtoa_r+0xeea>
 801601c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8016020:	d06e      	beq.n	8016100 <_dtoa_r+0xe90>
 8016022:	f10b 0931 	add.w	r9, fp, #49	; 0x31
 8016026:	f808 9b01 	strb.w	r9, [r8], #1
 801602a:	9b06      	ldr	r3, [sp, #24]
 801602c:	462e      	mov	r6, r5
 801602e:	4655      	mov	r5, sl
 8016030:	3301      	adds	r3, #1
 8016032:	9306      	str	r3, [sp, #24]
 8016034:	e686      	b.n	8015d44 <_dtoa_r+0xad4>
 8016036:	4625      	mov	r5, r4
 8016038:	ee1a 4a10 	vmov	r4, s20
 801603c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801603e:	f8dd 9010 	ldr.w	r9, [sp, #16]
 8016042:	3301      	adds	r3, #1
 8016044:	9504      	str	r5, [sp, #16]
 8016046:	9306      	str	r3, [sp, #24]
 8016048:	e44c      	b.n	80158e4 <_dtoa_r+0x674>
 801604a:	9904      	ldr	r1, [sp, #16]
 801604c:	f7ff bb35 	b.w	80156ba <_dtoa_r+0x44a>
 8016050:	6869      	ldr	r1, [r5, #4]
 8016052:	4620      	mov	r0, r4
 8016054:	f000 fe86 	bl	8016d64 <_Balloc>
 8016058:	4606      	mov	r6, r0
 801605a:	2800      	cmp	r0, #0
 801605c:	f000 8090 	beq.w	8016180 <_dtoa_r+0xf10>
 8016060:	692b      	ldr	r3, [r5, #16]
 8016062:	f105 010c 	add.w	r1, r5, #12
 8016066:	300c      	adds	r0, #12
 8016068:	3302      	adds	r3, #2
 801606a:	009a      	lsls	r2, r3, #2
 801606c:	f7ea ffc4 	bl	8000ff8 <memcpy>
 8016070:	4631      	mov	r1, r6
 8016072:	2201      	movs	r2, #1
 8016074:	4620      	mov	r0, r4
 8016076:	f001 f889 	bl	801718c <__lshift>
 801607a:	4682      	mov	sl, r0
 801607c:	e45d      	b.n	801593a <_dtoa_r+0x6ca>
 801607e:	ee1a 4a10 	vmov	r4, s20
 8016082:	f7ff bb51 	b.w	8015728 <_dtoa_r+0x4b8>
 8016086:	bf00      	nop
 8016088:	7ff00000 	.word	0x7ff00000
 801608c:	40240000 	.word	0x40240000
 8016090:	401c0000 	.word	0x401c0000
 8016094:	0801a1c8 	.word	0x0801a1c8
 8016098:	ee18 4a10 	vmov	r4, s16
 801609c:	4602      	mov	r2, r0
 801609e:	460b      	mov	r3, r1
 80160a0:	f7ea f8fc 	bl	800029c <__adddf3>
 80160a4:	4652      	mov	r2, sl
 80160a6:	465b      	mov	r3, fp
 80160a8:	4606      	mov	r6, r0
 80160aa:	460f      	mov	r7, r1
 80160ac:	f7ea fd3c 	bl	8000b28 <__aeabi_dcmpgt>
 80160b0:	b960      	cbnz	r0, 80160cc <_dtoa_r+0xe5c>
 80160b2:	4652      	mov	r2, sl
 80160b4:	465b      	mov	r3, fp
 80160b6:	4630      	mov	r0, r6
 80160b8:	4639      	mov	r1, r7
 80160ba:	f7ea fd0d 	bl	8000ad8 <__aeabi_dcmpeq>
 80160be:	2800      	cmp	r0, #0
 80160c0:	f43f af6b 	beq.w	8015f9a <_dtoa_r+0xd2a>
 80160c4:	f018 0f01 	tst.w	r8, #1
 80160c8:	f43f af67 	beq.w	8015f9a <_dtoa_r+0xd2a>
 80160cc:	9b06      	ldr	r3, [sp, #24]
 80160ce:	9904      	ldr	r1, [sp, #16]
 80160d0:	9313      	str	r3, [sp, #76]	; 0x4c
 80160d2:	f7ff baf2 	b.w	80156ba <_dtoa_r+0x44a>
 80160d6:	2b39      	cmp	r3, #57	; 0x39
 80160d8:	ee09 ba10 	vmov	s18, fp
 80160dc:	d010      	beq.n	8016100 <_dtoa_r+0xe90>
 80160de:	3301      	adds	r3, #1
 80160e0:	f808 3b01 	strb.w	r3, [r8], #1
 80160e4:	e7a1      	b.n	801602a <_dtoa_r+0xdba>
 80160e6:	4699      	mov	r9, r3
 80160e8:	9b06      	ldr	r3, [sp, #24]
 80160ea:	ee09 ba10 	vmov	s18, fp
 80160ee:	46b3      	mov	fp, r6
 80160f0:	3301      	adds	r3, #1
 80160f2:	462e      	mov	r6, r5
 80160f4:	4655      	mov	r5, sl
 80160f6:	9306      	str	r3, [sp, #24]
 80160f8:	e5f9      	b.n	8015cee <_dtoa_r+0xa7e>
 80160fa:	4698      	mov	r8, r3
 80160fc:	f7ff bbaa 	b.w	8015854 <_dtoa_r+0x5e4>
 8016100:	9b06      	ldr	r3, [sp, #24]
 8016102:	46c3      	mov	fp, r8
 8016104:	462e      	mov	r6, r5
 8016106:	4655      	mov	r5, sl
 8016108:	3301      	adds	r3, #1
 801610a:	9306      	str	r3, [sp, #24]
 801610c:	2339      	movs	r3, #57	; 0x39
 801610e:	f80b 3b01 	strb.w	r3, [fp], #1
 8016112:	e5fc      	b.n	8015d0e <_dtoa_r+0xa9e>
 8016114:	2b39      	cmp	r3, #57	; 0x39
 8016116:	ee09 ba10 	vmov	s18, fp
 801611a:	46cb      	mov	fp, r9
 801611c:	4699      	mov	r9, r3
 801611e:	d0ef      	beq.n	8016100 <_dtoa_r+0xe90>
 8016120:	2e00      	cmp	r6, #0
 8016122:	f73f af7e 	bgt.w	8016022 <_dtoa_r+0xdb2>
 8016126:	e77e      	b.n	8016026 <_dtoa_r+0xdb6>
 8016128:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801612a:	9309      	str	r3, [sp, #36]	; 0x24
 801612c:	e5b9      	b.n	8015ca2 <_dtoa_r+0xa32>
 801612e:	4629      	mov	r1, r5
 8016130:	2300      	movs	r3, #0
 8016132:	220a      	movs	r2, #10
 8016134:	4620      	mov	r0, r4
 8016136:	f000 fe45 	bl	8016dc4 <__multadd>
 801613a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801613c:	4605      	mov	r5, r0
 801613e:	2b00      	cmp	r3, #0
 8016140:	dc03      	bgt.n	801614a <_dtoa_r+0xeda>
 8016142:	9b01      	ldr	r3, [sp, #4]
 8016144:	2b02      	cmp	r3, #2
 8016146:	f73f ace9 	bgt.w	8015b1c <_dtoa_r+0x8ac>
 801614a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801614c:	f8cd 9018 	str.w	r9, [sp, #24]
 8016150:	9309      	str	r3, [sp, #36]	; 0x24
 8016152:	f7ff bbea 	b.w	801592a <_dtoa_r+0x6ba>
 8016156:	4645      	mov	r5, r8
 8016158:	e561      	b.n	8015c1e <_dtoa_r+0x9ae>
 801615a:	f47f af64 	bne.w	8016026 <_dtoa_r+0xdb6>
 801615e:	f019 0f01 	tst.w	r9, #1
 8016162:	f47f af5b 	bne.w	801601c <_dtoa_r+0xdac>
 8016166:	e75e      	b.n	8016026 <_dtoa_r+0xdb6>
 8016168:	e9dd 670e 	ldrd	r6, r7, [sp, #56]	; 0x38
 801616c:	f04f 0802 	mov.w	r8, #2
 8016170:	f7ff ba0a 	b.w	8015588 <_dtoa_r+0x318>
 8016174:	f43f ab85 	beq.w	8015882 <_dtoa_r+0x612>
 8016178:	f1c3 033c 	rsb	r3, r3, #60	; 0x3c
 801617c:	f7ff bbc9 	b.w	8015912 <_dtoa_r+0x6a2>
 8016180:	4602      	mov	r2, r0
 8016182:	4b0e      	ldr	r3, [pc, #56]	; (80161bc <_dtoa_r+0xf4c>)
 8016184:	f240 21ea 	movw	r1, #746	; 0x2ea
 8016188:	480d      	ldr	r0, [pc, #52]	; (80161c0 <_dtoa_r+0xf50>)
 801618a:	f7fb fc2d 	bl	80119e8 <__assert_func>
 801618e:	f8dd 9010 	ldr.w	r9, [sp, #16]
 8016192:	f8cd 8010 	str.w	r8, [sp, #16]
 8016196:	f7ff bba1 	b.w	80158dc <_dtoa_r+0x66c>
 801619a:	4b08      	ldr	r3, [pc, #32]	; (80161bc <_dtoa_r+0xf4c>)
 801619c:	2200      	movs	r2, #0
 801619e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80161a2:	4807      	ldr	r0, [pc, #28]	; (80161c0 <_dtoa_r+0xf50>)
 80161a4:	f7fb fc20 	bl	80119e8 <__assert_func>
 80161a8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80161ac:	2100      	movs	r1, #0
 80161ae:	e9cd 2109 	strd	r2, r1, [sp, #36]	; 0x24
 80161b2:	2101      	movs	r1, #1
 80161b4:	9212      	str	r2, [sp, #72]	; 0x48
 80161b6:	910c      	str	r1, [sp, #48]	; 0x30
 80161b8:	f7ff bac0 	b.w	801573c <_dtoa_r+0x4cc>
 80161bc:	0801a078 	.word	0x0801a078
 80161c0:	0801a08c 	.word	0x0801a08c

080161c4 <__sflush_r>:
 80161c4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80161c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80161cc:	460c      	mov	r4, r1
 80161ce:	0711      	lsls	r1, r2, #28
 80161d0:	4680      	mov	r8, r0
 80161d2:	d431      	bmi.n	8016238 <__sflush_r+0x74>
 80161d4:	6863      	ldr	r3, [r4, #4]
 80161d6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80161da:	2b00      	cmp	r3, #0
 80161dc:	81a2      	strh	r2, [r4, #12]
 80161de:	dd49      	ble.n	8016274 <__sflush_r+0xb0>
 80161e0:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 80161e2:	2d00      	cmp	r5, #0
 80161e4:	d043      	beq.n	801626e <__sflush_r+0xaa>
 80161e6:	2300      	movs	r3, #0
 80161e8:	f8d8 6000 	ldr.w	r6, [r8]
 80161ec:	f8c8 3000 	str.w	r3, [r8]
 80161f0:	b293      	uxth	r3, r2
 80161f2:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80161f6:	d141      	bne.n	801627c <__sflush_r+0xb8>
 80161f8:	2301      	movs	r3, #1
 80161fa:	69e1      	ldr	r1, [r4, #28]
 80161fc:	4640      	mov	r0, r8
 80161fe:	47a8      	blx	r5
 8016200:	1c43      	adds	r3, r0, #1
 8016202:	d075      	beq.n	80162f0 <__sflush_r+0x12c>
 8016204:	89a3      	ldrh	r3, [r4, #12]
 8016206:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8016208:	075f      	lsls	r7, r3, #29
 801620a:	d505      	bpl.n	8016218 <__sflush_r+0x54>
 801620c:	6863      	ldr	r3, [r4, #4]
 801620e:	1ac0      	subs	r0, r0, r3
 8016210:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8016212:	b10b      	cbz	r3, 8016218 <__sflush_r+0x54>
 8016214:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8016216:	1ac0      	subs	r0, r0, r3
 8016218:	4602      	mov	r2, r0
 801621a:	2300      	movs	r3, #0
 801621c:	69e1      	ldr	r1, [r4, #28]
 801621e:	4640      	mov	r0, r8
 8016220:	47a8      	blx	r5
 8016222:	1c45      	adds	r5, r0, #1
 8016224:	d134      	bne.n	8016290 <__sflush_r+0xcc>
 8016226:	f8d8 2000 	ldr.w	r2, [r8]
 801622a:	2a1d      	cmp	r2, #29
 801622c:	d94d      	bls.n	80162ca <__sflush_r+0x106>
 801622e:	89a3      	ldrh	r3, [r4, #12]
 8016230:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016234:	81a3      	strh	r3, [r4, #12]
 8016236:	e01b      	b.n	8016270 <__sflush_r+0xac>
 8016238:	6926      	ldr	r6, [r4, #16]
 801623a:	b1c6      	cbz	r6, 801626e <__sflush_r+0xaa>
 801623c:	b293      	uxth	r3, r2
 801623e:	6825      	ldr	r5, [r4, #0]
 8016240:	6026      	str	r6, [r4, #0]
 8016242:	0799      	lsls	r1, r3, #30
 8016244:	eba5 0506 	sub.w	r5, r5, r6
 8016248:	bf0c      	ite	eq
 801624a:	6963      	ldreq	r3, [r4, #20]
 801624c:	2300      	movne	r3, #0
 801624e:	60a3      	str	r3, [r4, #8]
 8016250:	e00b      	b.n	801626a <__sflush_r+0xa6>
 8016252:	462b      	mov	r3, r5
 8016254:	4632      	mov	r2, r6
 8016256:	69e1      	ldr	r1, [r4, #28]
 8016258:	4640      	mov	r0, r8
 801625a:	6a67      	ldr	r7, [r4, #36]	; 0x24
 801625c:	47b8      	blx	r7
 801625e:	f1b0 0c00 	subs.w	ip, r0, #0
 8016262:	eba5 050c 	sub.w	r5, r5, ip
 8016266:	4466      	add	r6, ip
 8016268:	dd0a      	ble.n	8016280 <__sflush_r+0xbc>
 801626a:	2d00      	cmp	r5, #0
 801626c:	dcf1      	bgt.n	8016252 <__sflush_r+0x8e>
 801626e:	2000      	movs	r0, #0
 8016270:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016274:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8016276:	2b00      	cmp	r3, #0
 8016278:	dcb2      	bgt.n	80161e0 <__sflush_r+0x1c>
 801627a:	e7f8      	b.n	801626e <__sflush_r+0xaa>
 801627c:	6d20      	ldr	r0, [r4, #80]	; 0x50
 801627e:	e7c3      	b.n	8016208 <__sflush_r+0x44>
 8016280:	89a3      	ldrh	r3, [r4, #12]
 8016282:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8016286:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801628a:	81a3      	strh	r3, [r4, #12]
 801628c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016290:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016294:	2200      	movs	r2, #0
 8016296:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 801629a:	6062      	str	r2, [r4, #4]
 801629c:	6922      	ldr	r2, [r4, #16]
 801629e:	81a3      	strh	r3, [r4, #12]
 80162a0:	6022      	str	r2, [r4, #0]
 80162a2:	04da      	lsls	r2, r3, #19
 80162a4:	d500      	bpl.n	80162a8 <__sflush_r+0xe4>
 80162a6:	6520      	str	r0, [r4, #80]	; 0x50
 80162a8:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80162aa:	f8c8 6000 	str.w	r6, [r8]
 80162ae:	2900      	cmp	r1, #0
 80162b0:	d0dd      	beq.n	801626e <__sflush_r+0xaa>
 80162b2:	f104 0340 	add.w	r3, r4, #64	; 0x40
 80162b6:	4299      	cmp	r1, r3
 80162b8:	d002      	beq.n	80162c0 <__sflush_r+0xfc>
 80162ba:	4640      	mov	r0, r8
 80162bc:	f000 f9d8 	bl	8016670 <_free_r>
 80162c0:	2300      	movs	r3, #0
 80162c2:	4618      	mov	r0, r3
 80162c4:	6323      	str	r3, [r4, #48]	; 0x30
 80162c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80162ca:	4b0f      	ldr	r3, [pc, #60]	; (8016308 <__sflush_r+0x144>)
 80162cc:	40d3      	lsrs	r3, r2
 80162ce:	43db      	mvns	r3, r3
 80162d0:	f013 0301 	ands.w	r3, r3, #1
 80162d4:	d1ab      	bne.n	801622e <__sflush_r+0x6a>
 80162d6:	6063      	str	r3, [r4, #4]
 80162d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80162dc:	6921      	ldr	r1, [r4, #16]
 80162de:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80162e2:	6021      	str	r1, [r4, #0]
 80162e4:	81a3      	strh	r3, [r4, #12]
 80162e6:	04db      	lsls	r3, r3, #19
 80162e8:	d5de      	bpl.n	80162a8 <__sflush_r+0xe4>
 80162ea:	2a00      	cmp	r2, #0
 80162ec:	d1dc      	bne.n	80162a8 <__sflush_r+0xe4>
 80162ee:	e7da      	b.n	80162a6 <__sflush_r+0xe2>
 80162f0:	f8d8 3000 	ldr.w	r3, [r8]
 80162f4:	2b00      	cmp	r3, #0
 80162f6:	d085      	beq.n	8016204 <__sflush_r+0x40>
 80162f8:	2b1d      	cmp	r3, #29
 80162fa:	d001      	beq.n	8016300 <__sflush_r+0x13c>
 80162fc:	2b16      	cmp	r3, #22
 80162fe:	d196      	bne.n	801622e <__sflush_r+0x6a>
 8016300:	2000      	movs	r0, #0
 8016302:	f8c8 6000 	str.w	r6, [r8]
 8016306:	e7b3      	b.n	8016270 <__sflush_r+0xac>
 8016308:	20400001 	.word	0x20400001

0801630c <_fflush_r>:
 801630c:	b538      	push	{r3, r4, r5, lr}
 801630e:	4605      	mov	r5, r0
 8016310:	460c      	mov	r4, r1
 8016312:	b108      	cbz	r0, 8016318 <_fflush_r+0xc>
 8016314:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8016316:	b1a3      	cbz	r3, 8016342 <_fflush_r+0x36>
 8016318:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 801631c:	b1b8      	cbz	r0, 801634e <_fflush_r+0x42>
 801631e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8016320:	07db      	lsls	r3, r3, #31
 8016322:	d401      	bmi.n	8016328 <_fflush_r+0x1c>
 8016324:	0581      	lsls	r1, r0, #22
 8016326:	d515      	bpl.n	8016354 <_fflush_r+0x48>
 8016328:	4628      	mov	r0, r5
 801632a:	4621      	mov	r1, r4
 801632c:	f7ff ff4a 	bl	80161c4 <__sflush_r>
 8016330:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8016332:	4605      	mov	r5, r0
 8016334:	07da      	lsls	r2, r3, #31
 8016336:	d402      	bmi.n	801633e <_fflush_r+0x32>
 8016338:	89a3      	ldrh	r3, [r4, #12]
 801633a:	059b      	lsls	r3, r3, #22
 801633c:	d50e      	bpl.n	801635c <_fflush_r+0x50>
 801633e:	4628      	mov	r0, r5
 8016340:	bd38      	pop	{r3, r4, r5, pc}
 8016342:	f000 f817 	bl	8016374 <__sinit>
 8016346:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 801634a:	2800      	cmp	r0, #0
 801634c:	d1e7      	bne.n	801631e <_fflush_r+0x12>
 801634e:	4605      	mov	r5, r0
 8016350:	4628      	mov	r0, r5
 8016352:	bd38      	pop	{r3, r4, r5, pc}
 8016354:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8016356:	f000 fc3b 	bl	8016bd0 <__retarget_lock_acquire_recursive>
 801635a:	e7e5      	b.n	8016328 <_fflush_r+0x1c>
 801635c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801635e:	f000 fc39 	bl	8016bd4 <__retarget_lock_release_recursive>
 8016362:	4628      	mov	r0, r5
 8016364:	bd38      	pop	{r3, r4, r5, pc}
 8016366:	bf00      	nop

08016368 <_cleanup_r>:
 8016368:	4901      	ldr	r1, [pc, #4]	; (8016370 <_cleanup_r+0x8>)
 801636a:	f000 bc01 	b.w	8016b70 <_fwalk_reent>
 801636e:	bf00      	nop
 8016370:	08017e09 	.word	0x08017e09

08016374 <__sinit>:
 8016374:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016378:	4682      	mov	sl, r0
 801637a:	483a      	ldr	r0, [pc, #232]	; (8016464 <__sinit+0xf0>)
 801637c:	f000 fc28 	bl	8016bd0 <__retarget_lock_acquire_recursive>
 8016380:	f8da 4038 	ldr.w	r4, [sl, #56]	; 0x38
 8016384:	2c00      	cmp	r4, #0
 8016386:	d168      	bne.n	801645a <__sinit+0xe6>
 8016388:	4a37      	ldr	r2, [pc, #220]	; (8016468 <__sinit+0xf4>)
 801638a:	2303      	movs	r3, #3
 801638c:	f8da 5004 	ldr.w	r5, [sl, #4]
 8016390:	4621      	mov	r1, r4
 8016392:	f8ca 203c 	str.w	r2, [sl, #60]	; 0x3c
 8016396:	f50a 723b 	add.w	r2, sl, #748	; 0x2ec
 801639a:	f8ca 32e4 	str.w	r3, [sl, #740]	; 0x2e4
 801639e:	2304      	movs	r3, #4
 80163a0:	f8df 90d8 	ldr.w	r9, [pc, #216]	; 801647c <__sinit+0x108>
 80163a4:	f105 005c 	add.w	r0, r5, #92	; 0x5c
 80163a8:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 8016480 <__sinit+0x10c>
 80163ac:	4f2f      	ldr	r7, [pc, #188]	; (801646c <__sinit+0xf8>)
 80163ae:	4e30      	ldr	r6, [pc, #192]	; (8016470 <__sinit+0xfc>)
 80163b0:	f8ca 22e8 	str.w	r2, [sl, #744]	; 0x2e8
 80163b4:	2208      	movs	r2, #8
 80163b6:	f8ca 42e0 	str.w	r4, [sl, #736]	; 0x2e0
 80163ba:	666c      	str	r4, [r5, #100]	; 0x64
 80163bc:	61ac      	str	r4, [r5, #24]
 80163be:	e9c5 4302 	strd	r4, r3, [r5, #8]
 80163c2:	e9c5 4400 	strd	r4, r4, [r5]
 80163c6:	e9c5 4404 	strd	r4, r4, [r5, #16]
 80163ca:	f7fb fe99 	bl	8012100 <memset>
 80163ce:	f105 0058 	add.w	r0, r5, #88	; 0x58
 80163d2:	62ee      	str	r6, [r5, #44]	; 0x2c
 80163d4:	e9c5 5907 	strd	r5, r9, [r5, #28]
 80163d8:	e9c5 8709 	strd	r8, r7, [r5, #36]	; 0x24
 80163dc:	f000 fbf4 	bl	8016bc8 <__retarget_lock_init_recursive>
 80163e0:	f8da 5008 	ldr.w	r5, [sl, #8]
 80163e4:	4b23      	ldr	r3, [pc, #140]	; (8016474 <__sinit+0x100>)
 80163e6:	4621      	mov	r1, r4
 80163e8:	2208      	movs	r2, #8
 80163ea:	666c      	str	r4, [r5, #100]	; 0x64
 80163ec:	60eb      	str	r3, [r5, #12]
 80163ee:	f105 005c 	add.w	r0, r5, #92	; 0x5c
 80163f2:	60ac      	str	r4, [r5, #8]
 80163f4:	61ac      	str	r4, [r5, #24]
 80163f6:	e9c5 4400 	strd	r4, r4, [r5]
 80163fa:	e9c5 4404 	strd	r4, r4, [r5, #16]
 80163fe:	f7fb fe7f 	bl	8012100 <memset>
 8016402:	f105 0058 	add.w	r0, r5, #88	; 0x58
 8016406:	62ee      	str	r6, [r5, #44]	; 0x2c
 8016408:	e9c5 5907 	strd	r5, r9, [r5, #28]
 801640c:	e9c5 8709 	strd	r8, r7, [r5, #36]	; 0x24
 8016410:	f000 fbda 	bl	8016bc8 <__retarget_lock_init_recursive>
 8016414:	f8da 500c 	ldr.w	r5, [sl, #12]
 8016418:	4b17      	ldr	r3, [pc, #92]	; (8016478 <__sinit+0x104>)
 801641a:	4621      	mov	r1, r4
 801641c:	2208      	movs	r2, #8
 801641e:	f105 005c 	add.w	r0, r5, #92	; 0x5c
 8016422:	60eb      	str	r3, [r5, #12]
 8016424:	666c      	str	r4, [r5, #100]	; 0x64
 8016426:	60ac      	str	r4, [r5, #8]
 8016428:	61ac      	str	r4, [r5, #24]
 801642a:	e9c5 4400 	strd	r4, r4, [r5]
 801642e:	e9c5 4404 	strd	r4, r4, [r5, #16]
 8016432:	f7fb fe65 	bl	8012100 <memset>
 8016436:	f105 0058 	add.w	r0, r5, #88	; 0x58
 801643a:	f8c5 8024 	str.w	r8, [r5, #36]	; 0x24
 801643e:	e9c5 5907 	strd	r5, r9, [r5, #28]
 8016442:	e9c5 760a 	strd	r7, r6, [r5, #40]	; 0x28
 8016446:	f000 fbbf 	bl	8016bc8 <__retarget_lock_init_recursive>
 801644a:	2301      	movs	r3, #1
 801644c:	4805      	ldr	r0, [pc, #20]	; (8016464 <__sinit+0xf0>)
 801644e:	f8ca 3038 	str.w	r3, [sl, #56]	; 0x38
 8016452:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016456:	f000 bbbd 	b.w	8016bd4 <__retarget_lock_release_recursive>
 801645a:	4802      	ldr	r0, [pc, #8]	; (8016464 <__sinit+0xf0>)
 801645c:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016460:	f000 bbb8 	b.w	8016bd4 <__retarget_lock_release_recursive>
 8016464:	2000b450 	.word	0x2000b450
 8016468:	08016369 	.word	0x08016369
 801646c:	08017a19 	.word	0x08017a19
 8016470:	08017a3d 	.word	0x08017a3d
 8016474:	00010009 	.word	0x00010009
 8016478:	00020012 	.word	0x00020012
 801647c:	080179b5 	.word	0x080179b5
 8016480:	080179d9 	.word	0x080179d9

08016484 <__sfp_lock_acquire>:
 8016484:	4801      	ldr	r0, [pc, #4]	; (801648c <__sfp_lock_acquire+0x8>)
 8016486:	f000 bba3 	b.w	8016bd0 <__retarget_lock_acquire_recursive>
 801648a:	bf00      	nop
 801648c:	2000b44c 	.word	0x2000b44c

08016490 <__sfp_lock_release>:
 8016490:	4801      	ldr	r0, [pc, #4]	; (8016498 <__sfp_lock_release+0x8>)
 8016492:	f000 bb9f 	b.w	8016bd4 <__retarget_lock_release_recursive>
 8016496:	bf00      	nop
 8016498:	2000b44c 	.word	0x2000b44c

0801649c <__libc_fini_array>:
 801649c:	b538      	push	{r3, r4, r5, lr}
 801649e:	4b08      	ldr	r3, [pc, #32]	; (80164c0 <__libc_fini_array+0x24>)
 80164a0:	4d08      	ldr	r5, [pc, #32]	; (80164c4 <__libc_fini_array+0x28>)
 80164a2:	1b5b      	subs	r3, r3, r5
 80164a4:	109c      	asrs	r4, r3, #2
 80164a6:	d007      	beq.n	80164b8 <__libc_fini_array+0x1c>
 80164a8:	3b04      	subs	r3, #4
 80164aa:	441d      	add	r5, r3
 80164ac:	3c01      	subs	r4, #1
 80164ae:	f855 3904 	ldr.w	r3, [r5], #-4
 80164b2:	4798      	blx	r3
 80164b4:	2c00      	cmp	r4, #0
 80164b6:	d1f9      	bne.n	80164ac <__libc_fini_array+0x10>
 80164b8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80164bc:	f001 bdb6 	b.w	801802c <_fini>
 80164c0:	0801a3b4 	.word	0x0801a3b4
 80164c4:	0801a3b0 	.word	0x0801a3b0

080164c8 <__fputwc>:
 80164c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80164cc:	b082      	sub	sp, #8
 80164ce:	4682      	mov	sl, r0
 80164d0:	4688      	mov	r8, r1
 80164d2:	4614      	mov	r4, r2
 80164d4:	f000 fb6e 	bl	8016bb4 <__locale_mb_cur_max>
 80164d8:	2801      	cmp	r0, #1
 80164da:	d103      	bne.n	80164e4 <__fputwc+0x1c>
 80164dc:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
 80164e0:	2bfe      	cmp	r3, #254	; 0xfe
 80164e2:	d931      	bls.n	8016548 <__fputwc+0x80>
 80164e4:	4642      	mov	r2, r8
 80164e6:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 80164ea:	a901      	add	r1, sp, #4
 80164ec:	4650      	mov	r0, sl
 80164ee:	f001 fbb3 	bl	8017c58 <_wcrtomb_r>
 80164f2:	1c42      	adds	r2, r0, #1
 80164f4:	4606      	mov	r6, r0
 80164f6:	d032      	beq.n	801655e <__fputwc+0x96>
 80164f8:	b360      	cbz	r0, 8016554 <__fputwc+0x8c>
 80164fa:	f89d c004 	ldrb.w	ip, [sp, #4]
 80164fe:	f10d 0905 	add.w	r9, sp, #5
 8016502:	2500      	movs	r5, #0
 8016504:	e00c      	b.n	8016520 <__fputwc+0x58>
 8016506:	f1bc 0f0a 	cmp.w	ip, #10
 801650a:	d014      	beq.n	8016536 <__fputwc+0x6e>
 801650c:	6823      	ldr	r3, [r4, #0]
 801650e:	1c5a      	adds	r2, r3, #1
 8016510:	6022      	str	r2, [r4, #0]
 8016512:	f883 c000 	strb.w	ip, [r3]
 8016516:	3501      	adds	r5, #1
 8016518:	42b5      	cmp	r5, r6
 801651a:	d21b      	bcs.n	8016554 <__fputwc+0x8c>
 801651c:	f819 cb01 	ldrb.w	ip, [r9], #1
 8016520:	68a3      	ldr	r3, [r4, #8]
 8016522:	3b01      	subs	r3, #1
 8016524:	2b00      	cmp	r3, #0
 8016526:	60a3      	str	r3, [r4, #8]
 8016528:	daf0      	bge.n	801650c <__fputwc+0x44>
 801652a:	69a7      	ldr	r7, [r4, #24]
 801652c:	4661      	mov	r1, ip
 801652e:	4622      	mov	r2, r4
 8016530:	4650      	mov	r0, sl
 8016532:	42bb      	cmp	r3, r7
 8016534:	dae7      	bge.n	8016506 <__fputwc+0x3e>
 8016536:	f001 fb37 	bl	8017ba8 <__swbuf_r>
 801653a:	1c43      	adds	r3, r0, #1
 801653c:	d1eb      	bne.n	8016516 <__fputwc+0x4e>
 801653e:	4606      	mov	r6, r0
 8016540:	4630      	mov	r0, r6
 8016542:	b002      	add	sp, #8
 8016544:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016548:	fa5f fc88 	uxtb.w	ip, r8
 801654c:	4606      	mov	r6, r0
 801654e:	f88d c004 	strb.w	ip, [sp, #4]
 8016552:	e7d4      	b.n	80164fe <__fputwc+0x36>
 8016554:	4646      	mov	r6, r8
 8016556:	4630      	mov	r0, r6
 8016558:	b002      	add	sp, #8
 801655a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801655e:	89a3      	ldrh	r3, [r4, #12]
 8016560:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016564:	81a3      	strh	r3, [r4, #12]
 8016566:	e7eb      	b.n	8016540 <__fputwc+0x78>

08016568 <_fputwc_r>:
 8016568:	6e53      	ldr	r3, [r2, #100]	; 0x64
 801656a:	f013 0f01 	tst.w	r3, #1
 801656e:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
 8016572:	b530      	push	{r4, r5, lr}
 8016574:	4614      	mov	r4, r2
 8016576:	b083      	sub	sp, #12
 8016578:	4605      	mov	r5, r0
 801657a:	b29a      	uxth	r2, r3
 801657c:	d101      	bne.n	8016582 <_fputwc_r+0x1a>
 801657e:	0598      	lsls	r0, r3, #22
 8016580:	d51c      	bpl.n	80165bc <_fputwc_r+0x54>
 8016582:	0490      	lsls	r0, r2, #18
 8016584:	d406      	bmi.n	8016594 <_fputwc_r+0x2c>
 8016586:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8016588:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 801658c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8016590:	81a3      	strh	r3, [r4, #12]
 8016592:	6662      	str	r2, [r4, #100]	; 0x64
 8016594:	4622      	mov	r2, r4
 8016596:	4628      	mov	r0, r5
 8016598:	f7ff ff96 	bl	80164c8 <__fputwc>
 801659c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801659e:	4605      	mov	r5, r0
 80165a0:	07da      	lsls	r2, r3, #31
 80165a2:	d402      	bmi.n	80165aa <_fputwc_r+0x42>
 80165a4:	89a3      	ldrh	r3, [r4, #12]
 80165a6:	059b      	lsls	r3, r3, #22
 80165a8:	d502      	bpl.n	80165b0 <_fputwc_r+0x48>
 80165aa:	4628      	mov	r0, r5
 80165ac:	b003      	add	sp, #12
 80165ae:	bd30      	pop	{r4, r5, pc}
 80165b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80165b2:	f000 fb0f 	bl	8016bd4 <__retarget_lock_release_recursive>
 80165b6:	4628      	mov	r0, r5
 80165b8:	b003      	add	sp, #12
 80165ba:	bd30      	pop	{r4, r5, pc}
 80165bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80165be:	9101      	str	r1, [sp, #4]
 80165c0:	f000 fb06 	bl	8016bd0 <__retarget_lock_acquire_recursive>
 80165c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80165c8:	9901      	ldr	r1, [sp, #4]
 80165ca:	b29a      	uxth	r2, r3
 80165cc:	e7d9      	b.n	8016582 <_fputwc_r+0x1a>
 80165ce:	bf00      	nop

080165d0 <_malloc_trim_r>:
 80165d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80165d2:	4f23      	ldr	r7, [pc, #140]	; (8016660 <_malloc_trim_r+0x90>)
 80165d4:	460c      	mov	r4, r1
 80165d6:	4606      	mov	r6, r0
 80165d8:	f7fb fde4 	bl	80121a4 <__malloc_lock>
 80165dc:	68ba      	ldr	r2, [r7, #8]
 80165de:	f640 73ef 	movw	r3, #4079	; 0xfef
 80165e2:	6855      	ldr	r5, [r2, #4]
 80165e4:	1b1b      	subs	r3, r3, r4
 80165e6:	4c1f      	ldr	r4, [pc, #124]	; (8016664 <_malloc_trim_r+0x94>)
 80165e8:	f025 0503 	bic.w	r5, r5, #3
 80165ec:	442b      	add	r3, r5
 80165ee:	401c      	ands	r4, r3
 80165f0:	f5a4 5480 	sub.w	r4, r4, #4096	; 0x1000
 80165f4:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
 80165f8:	db07      	blt.n	801660a <_malloc_trim_r+0x3a>
 80165fa:	2100      	movs	r1, #0
 80165fc:	4630      	mov	r0, r6
 80165fe:	f7fb fddd 	bl	80121bc <_sbrk_r>
 8016602:	68bb      	ldr	r3, [r7, #8]
 8016604:	442b      	add	r3, r5
 8016606:	4298      	cmp	r0, r3
 8016608:	d004      	beq.n	8016614 <_malloc_trim_r+0x44>
 801660a:	4630      	mov	r0, r6
 801660c:	f7fb fdd0 	bl	80121b0 <__malloc_unlock>
 8016610:	2000      	movs	r0, #0
 8016612:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016614:	4261      	negs	r1, r4
 8016616:	4630      	mov	r0, r6
 8016618:	f7fb fdd0 	bl	80121bc <_sbrk_r>
 801661c:	3001      	adds	r0, #1
 801661e:	d00d      	beq.n	801663c <_malloc_trim_r+0x6c>
 8016620:	1b2d      	subs	r5, r5, r4
 8016622:	4b11      	ldr	r3, [pc, #68]	; (8016668 <_malloc_trim_r+0x98>)
 8016624:	68ba      	ldr	r2, [r7, #8]
 8016626:	4630      	mov	r0, r6
 8016628:	f045 0501 	orr.w	r5, r5, #1
 801662c:	6055      	str	r5, [r2, #4]
 801662e:	681a      	ldr	r2, [r3, #0]
 8016630:	1b12      	subs	r2, r2, r4
 8016632:	601a      	str	r2, [r3, #0]
 8016634:	f7fb fdbc 	bl	80121b0 <__malloc_unlock>
 8016638:	2001      	movs	r0, #1
 801663a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801663c:	2100      	movs	r1, #0
 801663e:	4630      	mov	r0, r6
 8016640:	f7fb fdbc 	bl	80121bc <_sbrk_r>
 8016644:	68ba      	ldr	r2, [r7, #8]
 8016646:	1a83      	subs	r3, r0, r2
 8016648:	2b0f      	cmp	r3, #15
 801664a:	ddde      	ble.n	801660a <_malloc_trim_r+0x3a>
 801664c:	f043 0301 	orr.w	r3, r3, #1
 8016650:	4905      	ldr	r1, [pc, #20]	; (8016668 <_malloc_trim_r+0x98>)
 8016652:	6053      	str	r3, [r2, #4]
 8016654:	4b05      	ldr	r3, [pc, #20]	; (801666c <_malloc_trim_r+0x9c>)
 8016656:	681b      	ldr	r3, [r3, #0]
 8016658:	1ac0      	subs	r0, r0, r3
 801665a:	6008      	str	r0, [r1, #0]
 801665c:	e7d5      	b.n	801660a <_malloc_trim_r+0x3a>
 801665e:	bf00      	nop
 8016660:	20000690 	.word	0x20000690
 8016664:	fffff000 	.word	0xfffff000
 8016668:	2000b410 	.word	0x2000b410
 801666c:	20000a98 	.word	0x20000a98

08016670 <_free_r>:
 8016670:	2900      	cmp	r1, #0
 8016672:	d061      	beq.n	8016738 <_free_r+0xc8>
 8016674:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016676:	460c      	mov	r4, r1
 8016678:	4606      	mov	r6, r0
 801667a:	f7fb fd93 	bl	80121a4 <__malloc_lock>
 801667e:	4f7c      	ldr	r7, [pc, #496]	; (8016870 <_free_r+0x200>)
 8016680:	f854 2c04 	ldr.w	r2, [r4, #-4]
 8016684:	f1a4 0508 	sub.w	r5, r4, #8
 8016688:	68b8      	ldr	r0, [r7, #8]
 801668a:	f022 0101 	bic.w	r1, r2, #1
 801668e:	eb05 0c01 	add.w	ip, r5, r1
 8016692:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8016696:	4560      	cmp	r0, ip
 8016698:	f023 0303 	bic.w	r3, r3, #3
 801669c:	f000 808b 	beq.w	80167b6 <_free_r+0x146>
 80166a0:	07d2      	lsls	r2, r2, #31
 80166a2:	f8cc 3004 	str.w	r3, [ip, #4]
 80166a6:	d432      	bmi.n	801670e <_free_r+0x9e>
 80166a8:	f854 2c08 	ldr.w	r2, [r4, #-8]
 80166ac:	f107 0008 	add.w	r0, r7, #8
 80166b0:	1aad      	subs	r5, r5, r2
 80166b2:	4411      	add	r1, r2
 80166b4:	68aa      	ldr	r2, [r5, #8]
 80166b6:	4282      	cmp	r2, r0
 80166b8:	d06a      	beq.n	8016790 <_free_r+0x120>
 80166ba:	eb0c 0403 	add.w	r4, ip, r3
 80166be:	f8d4 e004 	ldr.w	lr, [r4, #4]
 80166c2:	68ec      	ldr	r4, [r5, #12]
 80166c4:	f01e 0f01 	tst.w	lr, #1
 80166c8:	60d4      	str	r4, [r2, #12]
 80166ca:	60a2      	str	r2, [r4, #8]
 80166cc:	f000 8097 	beq.w	80167fe <_free_r+0x18e>
 80166d0:	f041 0301 	orr.w	r3, r1, #1
 80166d4:	606b      	str	r3, [r5, #4]
 80166d6:	f8cc 1000 	str.w	r1, [ip]
 80166da:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80166de:	d235      	bcs.n	801674c <_free_r+0xdc>
 80166e0:	094a      	lsrs	r2, r1, #5
 80166e2:	08cb      	lsrs	r3, r1, #3
 80166e4:	2101      	movs	r1, #1
 80166e6:	3301      	adds	r3, #1
 80166e8:	4091      	lsls	r1, r2
 80166ea:	687a      	ldr	r2, [r7, #4]
 80166ec:	4311      	orrs	r1, r2
 80166ee:	eb07 02c3 	add.w	r2, r7, r3, lsl #3
 80166f2:	6079      	str	r1, [r7, #4]
 80166f4:	3a08      	subs	r2, #8
 80166f6:	f857 1033 	ldr.w	r1, [r7, r3, lsl #3]
 80166fa:	e9c5 1202 	strd	r1, r2, [r5, #8]
 80166fe:	f847 5033 	str.w	r5, [r7, r3, lsl #3]
 8016702:	60cd      	str	r5, [r1, #12]
 8016704:	4630      	mov	r0, r6
 8016706:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801670a:	f7fb bd51 	b.w	80121b0 <__malloc_unlock>
 801670e:	eb0c 0203 	add.w	r2, ip, r3
 8016712:	6852      	ldr	r2, [r2, #4]
 8016714:	07d0      	lsls	r0, r2, #31
 8016716:	d410      	bmi.n	801673a <_free_r+0xca>
 8016718:	4419      	add	r1, r3
 801671a:	f107 0008 	add.w	r0, r7, #8
 801671e:	f8dc 3008 	ldr.w	r3, [ip, #8]
 8016722:	4283      	cmp	r3, r0
 8016724:	d073      	beq.n	801680e <_free_r+0x19e>
 8016726:	f8dc 200c 	ldr.w	r2, [ip, #12]
 801672a:	60da      	str	r2, [r3, #12]
 801672c:	6093      	str	r3, [r2, #8]
 801672e:	f041 0301 	orr.w	r3, r1, #1
 8016732:	606b      	str	r3, [r5, #4]
 8016734:	5069      	str	r1, [r5, r1]
 8016736:	e7d0      	b.n	80166da <_free_r+0x6a>
 8016738:	4770      	bx	lr
 801673a:	f041 0301 	orr.w	r3, r1, #1
 801673e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8016742:	f844 3c04 	str.w	r3, [r4, #-4]
 8016746:	f8cc 1000 	str.w	r1, [ip]
 801674a:	d3c9      	bcc.n	80166e0 <_free_r+0x70>
 801674c:	f5b1 6f20 	cmp.w	r1, #2560	; 0xa00
 8016750:	ea4f 2351 	mov.w	r3, r1, lsr #9
 8016754:	d248      	bcs.n	80167e8 <_free_r+0x178>
 8016756:	098b      	lsrs	r3, r1, #6
 8016758:	f103 0039 	add.w	r0, r3, #57	; 0x39
 801675c:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8016760:	00c3      	lsls	r3, r0, #3
 8016762:	18f8      	adds	r0, r7, r3
 8016764:	58fb      	ldr	r3, [r7, r3]
 8016766:	3808      	subs	r0, #8
 8016768:	4298      	cmp	r0, r3
 801676a:	d059      	beq.n	8016820 <_free_r+0x1b0>
 801676c:	685a      	ldr	r2, [r3, #4]
 801676e:	f022 0203 	bic.w	r2, r2, #3
 8016772:	428a      	cmp	r2, r1
 8016774:	d902      	bls.n	801677c <_free_r+0x10c>
 8016776:	689b      	ldr	r3, [r3, #8]
 8016778:	4298      	cmp	r0, r3
 801677a:	d1f7      	bne.n	801676c <_free_r+0xfc>
 801677c:	68d8      	ldr	r0, [r3, #12]
 801677e:	e9c5 3002 	strd	r3, r0, [r5, #8]
 8016782:	6085      	str	r5, [r0, #8]
 8016784:	4630      	mov	r0, r6
 8016786:	60dd      	str	r5, [r3, #12]
 8016788:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801678c:	f7fb bd10 	b.w	80121b0 <__malloc_unlock>
 8016790:	eb0c 0203 	add.w	r2, ip, r3
 8016794:	6852      	ldr	r2, [r2, #4]
 8016796:	07d2      	lsls	r2, r2, #31
 8016798:	d463      	bmi.n	8016862 <_free_r+0x1f2>
 801679a:	440b      	add	r3, r1
 801679c:	4630      	mov	r0, r6
 801679e:	e9dc 1202 	ldrd	r1, r2, [ip, #8]
 80167a2:	60ca      	str	r2, [r1, #12]
 80167a4:	6091      	str	r1, [r2, #8]
 80167a6:	f043 0201 	orr.w	r2, r3, #1
 80167aa:	606a      	str	r2, [r5, #4]
 80167ac:	50eb      	str	r3, [r5, r3]
 80167ae:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80167b2:	f7fb bcfd 	b.w	80121b0 <__malloc_unlock>
 80167b6:	440b      	add	r3, r1
 80167b8:	07d1      	lsls	r1, r2, #31
 80167ba:	d407      	bmi.n	80167cc <_free_r+0x15c>
 80167bc:	f854 2c08 	ldr.w	r2, [r4, #-8]
 80167c0:	1aad      	subs	r5, r5, r2
 80167c2:	4413      	add	r3, r2
 80167c4:	e9d5 1202 	ldrd	r1, r2, [r5, #8]
 80167c8:	60ca      	str	r2, [r1, #12]
 80167ca:	6091      	str	r1, [r2, #8]
 80167cc:	f043 0201 	orr.w	r2, r3, #1
 80167d0:	606a      	str	r2, [r5, #4]
 80167d2:	4a28      	ldr	r2, [pc, #160]	; (8016874 <_free_r+0x204>)
 80167d4:	60bd      	str	r5, [r7, #8]
 80167d6:	6812      	ldr	r2, [r2, #0]
 80167d8:	429a      	cmp	r2, r3
 80167da:	d893      	bhi.n	8016704 <_free_r+0x94>
 80167dc:	4b26      	ldr	r3, [pc, #152]	; (8016878 <_free_r+0x208>)
 80167de:	4630      	mov	r0, r6
 80167e0:	6819      	ldr	r1, [r3, #0]
 80167e2:	f7ff fef5 	bl	80165d0 <_malloc_trim_r>
 80167e6:	e78d      	b.n	8016704 <_free_r+0x94>
 80167e8:	2b14      	cmp	r3, #20
 80167ea:	d90a      	bls.n	8016802 <_free_r+0x192>
 80167ec:	2b54      	cmp	r3, #84	; 0x54
 80167ee:	d81f      	bhi.n	8016830 <_free_r+0x1c0>
 80167f0:	0b0b      	lsrs	r3, r1, #12
 80167f2:	f103 006f 	add.w	r0, r3, #111	; 0x6f
 80167f6:	f103 026e 	add.w	r2, r3, #110	; 0x6e
 80167fa:	00c3      	lsls	r3, r0, #3
 80167fc:	e7b1      	b.n	8016762 <_free_r+0xf2>
 80167fe:	4419      	add	r1, r3
 8016800:	e78d      	b.n	801671e <_free_r+0xae>
 8016802:	f103 005c 	add.w	r0, r3, #92	; 0x5c
 8016806:	f103 025b 	add.w	r2, r3, #91	; 0x5b
 801680a:	00c3      	lsls	r3, r0, #3
 801680c:	e7a9      	b.n	8016762 <_free_r+0xf2>
 801680e:	f041 0301 	orr.w	r3, r1, #1
 8016812:	e9c7 5504 	strd	r5, r5, [r7, #16]
 8016816:	e9c5 0002 	strd	r0, r0, [r5, #8]
 801681a:	606b      	str	r3, [r5, #4]
 801681c:	5069      	str	r1, [r5, r1]
 801681e:	e771      	b.n	8016704 <_free_r+0x94>
 8016820:	2101      	movs	r1, #1
 8016822:	1092      	asrs	r2, r2, #2
 8016824:	fa01 f202 	lsl.w	r2, r1, r2
 8016828:	6879      	ldr	r1, [r7, #4]
 801682a:	430a      	orrs	r2, r1
 801682c:	607a      	str	r2, [r7, #4]
 801682e:	e7a6      	b.n	801677e <_free_r+0x10e>
 8016830:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8016834:	d806      	bhi.n	8016844 <_free_r+0x1d4>
 8016836:	0bcb      	lsrs	r3, r1, #15
 8016838:	f103 0078 	add.w	r0, r3, #120	; 0x78
 801683c:	f103 0277 	add.w	r2, r3, #119	; 0x77
 8016840:	00c3      	lsls	r3, r0, #3
 8016842:	e78e      	b.n	8016762 <_free_r+0xf2>
 8016844:	f240 5254 	movw	r2, #1364	; 0x554
 8016848:	4293      	cmp	r3, r2
 801684a:	d806      	bhi.n	801685a <_free_r+0x1ea>
 801684c:	0c8b      	lsrs	r3, r1, #18
 801684e:	f103 007d 	add.w	r0, r3, #125	; 0x7d
 8016852:	f103 027c 	add.w	r2, r3, #124	; 0x7c
 8016856:	00c3      	lsls	r3, r0, #3
 8016858:	e783      	b.n	8016762 <_free_r+0xf2>
 801685a:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
 801685e:	227e      	movs	r2, #126	; 0x7e
 8016860:	e77f      	b.n	8016762 <_free_r+0xf2>
 8016862:	f041 0301 	orr.w	r3, r1, #1
 8016866:	606b      	str	r3, [r5, #4]
 8016868:	f8cc 1000 	str.w	r1, [ip]
 801686c:	e74a      	b.n	8016704 <_free_r+0x94>
 801686e:	bf00      	nop
 8016870:	20000690 	.word	0x20000690
 8016874:	20000a9c 	.word	0x20000a9c
 8016878:	2000b440 	.word	0x2000b440

0801687c <__sfvwrite_r>:
 801687c:	6893      	ldr	r3, [r2, #8]
 801687e:	2b00      	cmp	r3, #0
 8016880:	f000 8085 	beq.w	801698e <__sfvwrite_r+0x112>
 8016884:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
 8016888:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801688c:	460c      	mov	r4, r1
 801688e:	0719      	lsls	r1, r3, #28
 8016890:	4680      	mov	r8, r0
 8016892:	b083      	sub	sp, #12
 8016894:	4617      	mov	r7, r2
 8016896:	b298      	uxth	r0, r3
 8016898:	d525      	bpl.n	80168e6 <__sfvwrite_r+0x6a>
 801689a:	6923      	ldr	r3, [r4, #16]
 801689c:	b31b      	cbz	r3, 80168e6 <__sfvwrite_r+0x6a>
 801689e:	f010 0302 	ands.w	r3, r0, #2
 80168a2:	683d      	ldr	r5, [r7, #0]
 80168a4:	d02d      	beq.n	8016902 <__sfvwrite_r+0x86>
 80168a6:	f04f 0a00 	mov.w	sl, #0
 80168aa:	f8df b2c0 	ldr.w	fp, [pc, #704]	; 8016b6c <__sfvwrite_r+0x2f0>
 80168ae:	46b9      	mov	r9, r7
 80168b0:	4656      	mov	r6, sl
 80168b2:	455e      	cmp	r6, fp
 80168b4:	4633      	mov	r3, r6
 80168b6:	4652      	mov	r2, sl
 80168b8:	4640      	mov	r0, r8
 80168ba:	bf28      	it	cs
 80168bc:	465b      	movcs	r3, fp
 80168be:	2e00      	cmp	r6, #0
 80168c0:	d052      	beq.n	8016968 <__sfvwrite_r+0xec>
 80168c2:	69e1      	ldr	r1, [r4, #28]
 80168c4:	6a67      	ldr	r7, [r4, #36]	; 0x24
 80168c6:	47b8      	blx	r7
 80168c8:	2800      	cmp	r0, #0
 80168ca:	dd56      	ble.n	801697a <__sfvwrite_r+0xfe>
 80168cc:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80168d0:	4482      	add	sl, r0
 80168d2:	1a36      	subs	r6, r6, r0
 80168d4:	1a18      	subs	r0, r3, r0
 80168d6:	f8c9 0008 	str.w	r0, [r9, #8]
 80168da:	2800      	cmp	r0, #0
 80168dc:	d1e9      	bne.n	80168b2 <__sfvwrite_r+0x36>
 80168de:	2000      	movs	r0, #0
 80168e0:	b003      	add	sp, #12
 80168e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80168e6:	4621      	mov	r1, r4
 80168e8:	4640      	mov	r0, r8
 80168ea:	f7fe fba5 	bl	8015038 <__swsetup_r>
 80168ee:	2800      	cmp	r0, #0
 80168f0:	f040 8139 	bne.w	8016b66 <__sfvwrite_r+0x2ea>
 80168f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80168f8:	683d      	ldr	r5, [r7, #0]
 80168fa:	b298      	uxth	r0, r3
 80168fc:	f010 0302 	ands.w	r3, r0, #2
 8016900:	d1d1      	bne.n	80168a6 <__sfvwrite_r+0x2a>
 8016902:	f010 0901 	ands.w	r9, r0, #1
 8016906:	d144      	bne.n	8016992 <__sfvwrite_r+0x116>
 8016908:	464e      	mov	r6, r9
 801690a:	9700      	str	r7, [sp, #0]
 801690c:	b346      	cbz	r6, 8016960 <__sfvwrite_r+0xe4>
 801690e:	0582      	lsls	r2, r0, #22
 8016910:	f8d4 b008 	ldr.w	fp, [r4, #8]
 8016914:	f140 8086 	bpl.w	8016a24 <__sfvwrite_r+0x1a8>
 8016918:	45b3      	cmp	fp, r6
 801691a:	465a      	mov	r2, fp
 801691c:	f200 80b5 	bhi.w	8016a8a <__sfvwrite_r+0x20e>
 8016920:	f410 6f90 	tst.w	r0, #1152	; 0x480
 8016924:	f040 80c2 	bne.w	8016aac <__sfvwrite_r+0x230>
 8016928:	6820      	ldr	r0, [r4, #0]
 801692a:	4649      	mov	r1, r9
 801692c:	9201      	str	r2, [sp, #4]
 801692e:	f7fb fb6b 	bl	8012008 <memmove>
 8016932:	68a3      	ldr	r3, [r4, #8]
 8016934:	9a01      	ldr	r2, [sp, #4]
 8016936:	46b2      	mov	sl, r6
 8016938:	eba3 010b 	sub.w	r1, r3, fp
 801693c:	6823      	ldr	r3, [r4, #0]
 801693e:	2600      	movs	r6, #0
 8016940:	4413      	add	r3, r2
 8016942:	60a1      	str	r1, [r4, #8]
 8016944:	6023      	str	r3, [r4, #0]
 8016946:	9b00      	ldr	r3, [sp, #0]
 8016948:	44d1      	add	r9, sl
 801694a:	6898      	ldr	r0, [r3, #8]
 801694c:	eba0 000a 	sub.w	r0, r0, sl
 8016950:	6098      	str	r0, [r3, #8]
 8016952:	2800      	cmp	r0, #0
 8016954:	d0c3      	beq.n	80168de <__sfvwrite_r+0x62>
 8016956:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 801695a:	b280      	uxth	r0, r0
 801695c:	2e00      	cmp	r6, #0
 801695e:	d1d6      	bne.n	801690e <__sfvwrite_r+0x92>
 8016960:	e9d5 9600 	ldrd	r9, r6, [r5]
 8016964:	3508      	adds	r5, #8
 8016966:	e7d1      	b.n	801690c <__sfvwrite_r+0x90>
 8016968:	e9d5 a600 	ldrd	sl, r6, [r5]
 801696c:	3508      	adds	r5, #8
 801696e:	e7a0      	b.n	80168b2 <__sfvwrite_r+0x36>
 8016970:	4621      	mov	r1, r4
 8016972:	4640      	mov	r0, r8
 8016974:	f7ff fcca 	bl	801630c <_fflush_r>
 8016978:	b388      	cbz	r0, 80169de <__sfvwrite_r+0x162>
 801697a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801697e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016982:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8016986:	81a3      	strh	r3, [r4, #12]
 8016988:	b003      	add	sp, #12
 801698a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801698e:	2000      	movs	r0, #0
 8016990:	4770      	bx	lr
 8016992:	461e      	mov	r6, r3
 8016994:	46aa      	mov	sl, r5
 8016996:	4699      	mov	r9, r3
 8016998:	4618      	mov	r0, r3
 801699a:	461d      	mov	r5, r3
 801699c:	9700      	str	r7, [sp, #0]
 801699e:	b35e      	cbz	r6, 80169f8 <__sfvwrite_r+0x17c>
 80169a0:	2800      	cmp	r0, #0
 80169a2:	d033      	beq.n	8016a0c <__sfvwrite_r+0x190>
 80169a4:	464a      	mov	r2, r9
 80169a6:	68a1      	ldr	r1, [r4, #8]
 80169a8:	42b2      	cmp	r2, r6
 80169aa:	6963      	ldr	r3, [r4, #20]
 80169ac:	6820      	ldr	r0, [r4, #0]
 80169ae:	bf28      	it	cs
 80169b0:	4632      	movcs	r2, r6
 80169b2:	eb03 0b01 	add.w	fp, r3, r1
 80169b6:	6921      	ldr	r1, [r4, #16]
 80169b8:	4288      	cmp	r0, r1
 80169ba:	d902      	bls.n	80169c2 <__sfvwrite_r+0x146>
 80169bc:	455a      	cmp	r2, fp
 80169be:	f300 80a8 	bgt.w	8016b12 <__sfvwrite_r+0x296>
 80169c2:	4293      	cmp	r3, r2
 80169c4:	dc65      	bgt.n	8016a92 <__sfvwrite_r+0x216>
 80169c6:	462a      	mov	r2, r5
 80169c8:	69e1      	ldr	r1, [r4, #28]
 80169ca:	4640      	mov	r0, r8
 80169cc:	6a67      	ldr	r7, [r4, #36]	; 0x24
 80169ce:	47b8      	blx	r7
 80169d0:	f1b0 0b00 	subs.w	fp, r0, #0
 80169d4:	ddd1      	ble.n	801697a <__sfvwrite_r+0xfe>
 80169d6:	ebb9 090b 	subs.w	r9, r9, fp
 80169da:	d0c9      	beq.n	8016970 <__sfvwrite_r+0xf4>
 80169dc:	2001      	movs	r0, #1
 80169de:	9b00      	ldr	r3, [sp, #0]
 80169e0:	445d      	add	r5, fp
 80169e2:	eba6 060b 	sub.w	r6, r6, fp
 80169e6:	689a      	ldr	r2, [r3, #8]
 80169e8:	eba2 020b 	sub.w	r2, r2, fp
 80169ec:	609a      	str	r2, [r3, #8]
 80169ee:	2a00      	cmp	r2, #0
 80169f0:	f43f af75 	beq.w	80168de <__sfvwrite_r+0x62>
 80169f4:	2e00      	cmp	r6, #0
 80169f6:	d1d3      	bne.n	80169a0 <__sfvwrite_r+0x124>
 80169f8:	f10a 0308 	add.w	r3, sl, #8
 80169fc:	f853 6c04 	ldr.w	r6, [r3, #-4]
 8016a00:	469a      	mov	sl, r3
 8016a02:	f853 5c08 	ldr.w	r5, [r3, #-8]
 8016a06:	3308      	adds	r3, #8
 8016a08:	2e00      	cmp	r6, #0
 8016a0a:	d0f7      	beq.n	80169fc <__sfvwrite_r+0x180>
 8016a0c:	4632      	mov	r2, r6
 8016a0e:	210a      	movs	r1, #10
 8016a10:	4628      	mov	r0, r5
 8016a12:	f000 f967 	bl	8016ce4 <memchr>
 8016a16:	2800      	cmp	r0, #0
 8016a18:	f000 809c 	beq.w	8016b54 <__sfvwrite_r+0x2d8>
 8016a1c:	3001      	adds	r0, #1
 8016a1e:	eba0 0905 	sub.w	r9, r0, r5
 8016a22:	e7bf      	b.n	80169a4 <__sfvwrite_r+0x128>
 8016a24:	6820      	ldr	r0, [r4, #0]
 8016a26:	6923      	ldr	r3, [r4, #16]
 8016a28:	4298      	cmp	r0, r3
 8016a2a:	d816      	bhi.n	8016a5a <__sfvwrite_r+0x1de>
 8016a2c:	6963      	ldr	r3, [r4, #20]
 8016a2e:	42b3      	cmp	r3, r6
 8016a30:	d813      	bhi.n	8016a5a <__sfvwrite_r+0x1de>
 8016a32:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8016a36:	69e1      	ldr	r1, [r4, #28]
 8016a38:	4640      	mov	r0, r8
 8016a3a:	6a67      	ldr	r7, [r4, #36]	; 0x24
 8016a3c:	42b2      	cmp	r2, r6
 8016a3e:	bf28      	it	cs
 8016a40:	4632      	movcs	r2, r6
 8016a42:	fb92 f2f3 	sdiv	r2, r2, r3
 8016a46:	fb02 f303 	mul.w	r3, r2, r3
 8016a4a:	464a      	mov	r2, r9
 8016a4c:	47b8      	blx	r7
 8016a4e:	f1b0 0a00 	subs.w	sl, r0, #0
 8016a52:	dd92      	ble.n	801697a <__sfvwrite_r+0xfe>
 8016a54:	eba6 060a 	sub.w	r6, r6, sl
 8016a58:	e775      	b.n	8016946 <__sfvwrite_r+0xca>
 8016a5a:	45b3      	cmp	fp, r6
 8016a5c:	46da      	mov	sl, fp
 8016a5e:	4649      	mov	r1, r9
 8016a60:	bf28      	it	cs
 8016a62:	46b2      	movcs	sl, r6
 8016a64:	4652      	mov	r2, sl
 8016a66:	f7fb facf 	bl	8012008 <memmove>
 8016a6a:	68a3      	ldr	r3, [r4, #8]
 8016a6c:	6822      	ldr	r2, [r4, #0]
 8016a6e:	eba3 030a 	sub.w	r3, r3, sl
 8016a72:	4452      	add	r2, sl
 8016a74:	60a3      	str	r3, [r4, #8]
 8016a76:	6022      	str	r2, [r4, #0]
 8016a78:	2b00      	cmp	r3, #0
 8016a7a:	d1eb      	bne.n	8016a54 <__sfvwrite_r+0x1d8>
 8016a7c:	4621      	mov	r1, r4
 8016a7e:	4640      	mov	r0, r8
 8016a80:	f7ff fc44 	bl	801630c <_fflush_r>
 8016a84:	2800      	cmp	r0, #0
 8016a86:	d0e5      	beq.n	8016a54 <__sfvwrite_r+0x1d8>
 8016a88:	e777      	b.n	801697a <__sfvwrite_r+0xfe>
 8016a8a:	46b3      	mov	fp, r6
 8016a8c:	6820      	ldr	r0, [r4, #0]
 8016a8e:	4632      	mov	r2, r6
 8016a90:	e74b      	b.n	801692a <__sfvwrite_r+0xae>
 8016a92:	4629      	mov	r1, r5
 8016a94:	9201      	str	r2, [sp, #4]
 8016a96:	f7fb fab7 	bl	8012008 <memmove>
 8016a9a:	9a01      	ldr	r2, [sp, #4]
 8016a9c:	68a3      	ldr	r3, [r4, #8]
 8016a9e:	4693      	mov	fp, r2
 8016aa0:	1a9b      	subs	r3, r3, r2
 8016aa2:	60a3      	str	r3, [r4, #8]
 8016aa4:	6823      	ldr	r3, [r4, #0]
 8016aa6:	4413      	add	r3, r2
 8016aa8:	6023      	str	r3, [r4, #0]
 8016aaa:	e794      	b.n	80169d6 <__sfvwrite_r+0x15a>
 8016aac:	6823      	ldr	r3, [r4, #0]
 8016aae:	6921      	ldr	r1, [r4, #16]
 8016ab0:	eba3 0b01 	sub.w	fp, r3, r1
 8016ab4:	6963      	ldr	r3, [r4, #20]
 8016ab6:	eb13 0343 	adds.w	r3, r3, r3, lsl #1
 8016aba:	bf48      	it	mi
 8016abc:	3301      	addmi	r3, #1
 8016abe:	ea4f 0a63 	mov.w	sl, r3, asr #1
 8016ac2:	f10b 0301 	add.w	r3, fp, #1
 8016ac6:	4433      	add	r3, r6
 8016ac8:	4652      	mov	r2, sl
 8016aca:	4553      	cmp	r3, sl
 8016acc:	d901      	bls.n	8016ad2 <__sfvwrite_r+0x256>
 8016ace:	469a      	mov	sl, r3
 8016ad0:	461a      	mov	r2, r3
 8016ad2:	0543      	lsls	r3, r0, #21
 8016ad4:	d52c      	bpl.n	8016b30 <__sfvwrite_r+0x2b4>
 8016ad6:	4611      	mov	r1, r2
 8016ad8:	4640      	mov	r0, r8
 8016ada:	f7fa ffdb 	bl	8011a94 <_malloc_r>
 8016ade:	2800      	cmp	r0, #0
 8016ae0:	d03b      	beq.n	8016b5a <__sfvwrite_r+0x2de>
 8016ae2:	465a      	mov	r2, fp
 8016ae4:	6921      	ldr	r1, [r4, #16]
 8016ae6:	9001      	str	r0, [sp, #4]
 8016ae8:	f7ea fa86 	bl	8000ff8 <memcpy>
 8016aec:	89a2      	ldrh	r2, [r4, #12]
 8016aee:	9b01      	ldr	r3, [sp, #4]
 8016af0:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8016af4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8016af8:	81a2      	strh	r2, [r4, #12]
 8016afa:	eb03 000b 	add.w	r0, r3, fp
 8016afe:	6123      	str	r3, [r4, #16]
 8016b00:	ebaa 030b 	sub.w	r3, sl, fp
 8016b04:	4632      	mov	r2, r6
 8016b06:	46b3      	mov	fp, r6
 8016b08:	f8c4 a014 	str.w	sl, [r4, #20]
 8016b0c:	60a3      	str	r3, [r4, #8]
 8016b0e:	6020      	str	r0, [r4, #0]
 8016b10:	e70b      	b.n	801692a <__sfvwrite_r+0xae>
 8016b12:	4629      	mov	r1, r5
 8016b14:	465a      	mov	r2, fp
 8016b16:	f7fb fa77 	bl	8012008 <memmove>
 8016b1a:	6823      	ldr	r3, [r4, #0]
 8016b1c:	4621      	mov	r1, r4
 8016b1e:	4640      	mov	r0, r8
 8016b20:	445b      	add	r3, fp
 8016b22:	6023      	str	r3, [r4, #0]
 8016b24:	f7ff fbf2 	bl	801630c <_fflush_r>
 8016b28:	2800      	cmp	r0, #0
 8016b2a:	f43f af54 	beq.w	80169d6 <__sfvwrite_r+0x15a>
 8016b2e:	e724      	b.n	801697a <__sfvwrite_r+0xfe>
 8016b30:	4640      	mov	r0, r8
 8016b32:	f000 fccd 	bl	80174d0 <_realloc_r>
 8016b36:	4603      	mov	r3, r0
 8016b38:	2800      	cmp	r0, #0
 8016b3a:	d1de      	bne.n	8016afa <__sfvwrite_r+0x27e>
 8016b3c:	6921      	ldr	r1, [r4, #16]
 8016b3e:	4640      	mov	r0, r8
 8016b40:	f7ff fd96 	bl	8016670 <_free_r>
 8016b44:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016b48:	220c      	movs	r2, #12
 8016b4a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8016b4e:	f8c8 2000 	str.w	r2, [r8]
 8016b52:	e714      	b.n	801697e <__sfvwrite_r+0x102>
 8016b54:	1c72      	adds	r2, r6, #1
 8016b56:	4691      	mov	r9, r2
 8016b58:	e725      	b.n	80169a6 <__sfvwrite_r+0x12a>
 8016b5a:	220c      	movs	r2, #12
 8016b5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016b60:	f8c8 2000 	str.w	r2, [r8]
 8016b64:	e70b      	b.n	801697e <__sfvwrite_r+0x102>
 8016b66:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8016b6a:	e6b9      	b.n	80168e0 <__sfvwrite_r+0x64>
 8016b6c:	7ffffc00 	.word	0x7ffffc00

08016b70 <_fwalk_reent>:
 8016b70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016b74:	2600      	movs	r6, #0
 8016b76:	4681      	mov	r9, r0
 8016b78:	4688      	mov	r8, r1
 8016b7a:	f500 7738 	add.w	r7, r0, #736	; 0x2e0
 8016b7e:	e9d7 5401 	ldrd	r5, r4, [r7, #4]
 8016b82:	3d01      	subs	r5, #1
 8016b84:	d40f      	bmi.n	8016ba6 <_fwalk_reent+0x36>
 8016b86:	89a3      	ldrh	r3, [r4, #12]
 8016b88:	3d01      	subs	r5, #1
 8016b8a:	2b01      	cmp	r3, #1
 8016b8c:	d907      	bls.n	8016b9e <_fwalk_reent+0x2e>
 8016b8e:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
 8016b92:	4621      	mov	r1, r4
 8016b94:	4648      	mov	r0, r9
 8016b96:	3301      	adds	r3, #1
 8016b98:	d001      	beq.n	8016b9e <_fwalk_reent+0x2e>
 8016b9a:	47c0      	blx	r8
 8016b9c:	4306      	orrs	r6, r0
 8016b9e:	1c6b      	adds	r3, r5, #1
 8016ba0:	f104 0468 	add.w	r4, r4, #104	; 0x68
 8016ba4:	d1ef      	bne.n	8016b86 <_fwalk_reent+0x16>
 8016ba6:	683f      	ldr	r7, [r7, #0]
 8016ba8:	2f00      	cmp	r7, #0
 8016baa:	d1e8      	bne.n	8016b7e <_fwalk_reent+0xe>
 8016bac:	4630      	mov	r0, r6
 8016bae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016bb2:	bf00      	nop

08016bb4 <__locale_mb_cur_max>:
 8016bb4:	4b01      	ldr	r3, [pc, #4]	; (8016bbc <__locale_mb_cur_max+0x8>)
 8016bb6:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 8016bba:	4770      	bx	lr
 8016bbc:	20000aa4 	.word	0x20000aa4

08016bc0 <_localeconv_r>:
 8016bc0:	4800      	ldr	r0, [pc, #0]	; (8016bc4 <_localeconv_r+0x4>)
 8016bc2:	4770      	bx	lr
 8016bc4:	20000b94 	.word	0x20000b94

08016bc8 <__retarget_lock_init_recursive>:
 8016bc8:	4770      	bx	lr
 8016bca:	bf00      	nop

08016bcc <__retarget_lock_close_recursive>:
 8016bcc:	4770      	bx	lr
 8016bce:	bf00      	nop

08016bd0 <__retarget_lock_acquire_recursive>:
 8016bd0:	4770      	bx	lr
 8016bd2:	bf00      	nop

08016bd4 <__retarget_lock_release_recursive>:
 8016bd4:	4770      	bx	lr
 8016bd6:	bf00      	nop

08016bd8 <__smakebuf_r>:
 8016bd8:	898b      	ldrh	r3, [r1, #12]
 8016bda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016bde:	460c      	mov	r4, r1
 8016be0:	0799      	lsls	r1, r3, #30
 8016be2:	b096      	sub	sp, #88	; 0x58
 8016be4:	d508      	bpl.n	8016bf8 <__smakebuf_r+0x20>
 8016be6:	f104 0343 	add.w	r3, r4, #67	; 0x43
 8016bea:	2201      	movs	r2, #1
 8016bec:	6023      	str	r3, [r4, #0]
 8016bee:	e9c4 3204 	strd	r3, r2, [r4, #16]
 8016bf2:	b016      	add	sp, #88	; 0x58
 8016bf4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016bf8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8016bfc:	4606      	mov	r6, r0
 8016bfe:	2900      	cmp	r1, #0
 8016c00:	db27      	blt.n	8016c52 <__smakebuf_r+0x7a>
 8016c02:	466a      	mov	r2, sp
 8016c04:	f001 f966 	bl	8017ed4 <_fstat_r>
 8016c08:	2800      	cmp	r0, #0
 8016c0a:	db21      	blt.n	8016c50 <__smakebuf_r+0x78>
 8016c0c:	9d01      	ldr	r5, [sp, #4]
 8016c0e:	f44f 6880 	mov.w	r8, #1024	; 0x400
 8016c12:	f44f 6700 	mov.w	r7, #2048	; 0x800
 8016c16:	f405 4570 	and.w	r5, r5, #61440	; 0xf000
 8016c1a:	f5a5 5500 	sub.w	r5, r5, #8192	; 0x2000
 8016c1e:	fab5 f585 	clz	r5, r5
 8016c22:	096d      	lsrs	r5, r5, #5
 8016c24:	4641      	mov	r1, r8
 8016c26:	4630      	mov	r0, r6
 8016c28:	f7fa ff34 	bl	8011a94 <_malloc_r>
 8016c2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016c30:	b1f0      	cbz	r0, 8016c70 <__smakebuf_r+0x98>
 8016c32:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016c36:	4a1f      	ldr	r2, [pc, #124]	; (8016cb4 <__smakebuf_r+0xdc>)
 8016c38:	63f2      	str	r2, [r6, #60]	; 0x3c
 8016c3a:	f8c4 8014 	str.w	r8, [r4, #20]
 8016c3e:	81a3      	strh	r3, [r4, #12]
 8016c40:	6020      	str	r0, [r4, #0]
 8016c42:	6120      	str	r0, [r4, #16]
 8016c44:	bb35      	cbnz	r5, 8016c94 <__smakebuf_r+0xbc>
 8016c46:	433b      	orrs	r3, r7
 8016c48:	81a3      	strh	r3, [r4, #12]
 8016c4a:	b016      	add	sp, #88	; 0x58
 8016c4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016c50:	89a3      	ldrh	r3, [r4, #12]
 8016c52:	f013 0580 	ands.w	r5, r3, #128	; 0x80
 8016c56:	d019      	beq.n	8016c8c <__smakebuf_r+0xb4>
 8016c58:	f04f 0840 	mov.w	r8, #64	; 0x40
 8016c5c:	2500      	movs	r5, #0
 8016c5e:	4630      	mov	r0, r6
 8016c60:	4641      	mov	r1, r8
 8016c62:	462f      	mov	r7, r5
 8016c64:	f7fa ff16 	bl	8011a94 <_malloc_r>
 8016c68:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016c6c:	2800      	cmp	r0, #0
 8016c6e:	d1e0      	bne.n	8016c32 <__smakebuf_r+0x5a>
 8016c70:	059a      	lsls	r2, r3, #22
 8016c72:	d4be      	bmi.n	8016bf2 <__smakebuf_r+0x1a>
 8016c74:	f023 0303 	bic.w	r3, r3, #3
 8016c78:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8016c7c:	2101      	movs	r1, #1
 8016c7e:	f043 0302 	orr.w	r3, r3, #2
 8016c82:	6022      	str	r2, [r4, #0]
 8016c84:	e9c4 2104 	strd	r2, r1, [r4, #16]
 8016c88:	81a3      	strh	r3, [r4, #12]
 8016c8a:	e7b2      	b.n	8016bf2 <__smakebuf_r+0x1a>
 8016c8c:	f44f 6880 	mov.w	r8, #1024	; 0x400
 8016c90:	462f      	mov	r7, r5
 8016c92:	e7c7      	b.n	8016c24 <__smakebuf_r+0x4c>
 8016c94:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8016c98:	4630      	mov	r0, r6
 8016c9a:	f001 f931 	bl	8017f00 <_isatty_r>
 8016c9e:	b910      	cbnz	r0, 8016ca6 <__smakebuf_r+0xce>
 8016ca0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016ca4:	e7cf      	b.n	8016c46 <__smakebuf_r+0x6e>
 8016ca6:	89a3      	ldrh	r3, [r4, #12]
 8016ca8:	f023 0303 	bic.w	r3, r3, #3
 8016cac:	f043 0301 	orr.w	r3, r3, #1
 8016cb0:	b21b      	sxth	r3, r3
 8016cb2:	e7c8      	b.n	8016c46 <__smakebuf_r+0x6e>
 8016cb4:	08016369 	.word	0x08016369

08016cb8 <__ascii_mbtowc>:
 8016cb8:	b082      	sub	sp, #8
 8016cba:	b149      	cbz	r1, 8016cd0 <__ascii_mbtowc+0x18>
 8016cbc:	b15a      	cbz	r2, 8016cd6 <__ascii_mbtowc+0x1e>
 8016cbe:	b16b      	cbz	r3, 8016cdc <__ascii_mbtowc+0x24>
 8016cc0:	7813      	ldrb	r3, [r2, #0]
 8016cc2:	600b      	str	r3, [r1, #0]
 8016cc4:	7812      	ldrb	r2, [r2, #0]
 8016cc6:	1e10      	subs	r0, r2, #0
 8016cc8:	bf18      	it	ne
 8016cca:	2001      	movne	r0, #1
 8016ccc:	b002      	add	sp, #8
 8016cce:	4770      	bx	lr
 8016cd0:	a901      	add	r1, sp, #4
 8016cd2:	2a00      	cmp	r2, #0
 8016cd4:	d1f3      	bne.n	8016cbe <__ascii_mbtowc+0x6>
 8016cd6:	4610      	mov	r0, r2
 8016cd8:	b002      	add	sp, #8
 8016cda:	4770      	bx	lr
 8016cdc:	f06f 0001 	mvn.w	r0, #1
 8016ce0:	e7f4      	b.n	8016ccc <__ascii_mbtowc+0x14>
 8016ce2:	bf00      	nop

08016ce4 <memchr>:
 8016ce4:	b510      	push	{r4, lr}
 8016ce6:	fa5f fe81 	uxtb.w	lr, r1
 8016cea:	0781      	lsls	r1, r0, #30
 8016cec:	d013      	beq.n	8016d16 <memchr+0x32>
 8016cee:	4603      	mov	r3, r0
 8016cf0:	1e51      	subs	r1, r2, #1
 8016cf2:	b922      	cbnz	r2, 8016cfe <memchr+0x1a>
 8016cf4:	e00b      	b.n	8016d0e <memchr+0x2a>
 8016cf6:	079a      	lsls	r2, r3, #30
 8016cf8:	d00e      	beq.n	8016d18 <memchr+0x34>
 8016cfa:	3901      	subs	r1, #1
 8016cfc:	d307      	bcc.n	8016d0e <memchr+0x2a>
 8016cfe:	469c      	mov	ip, r3
 8016d00:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016d04:	4572      	cmp	r2, lr
 8016d06:	4618      	mov	r0, r3
 8016d08:	d1f5      	bne.n	8016cf6 <memchr+0x12>
 8016d0a:	4660      	mov	r0, ip
 8016d0c:	bd10      	pop	{r4, pc}
 8016d0e:	f04f 0c00 	mov.w	ip, #0
 8016d12:	4660      	mov	r0, ip
 8016d14:	bd10      	pop	{r4, pc}
 8016d16:	4611      	mov	r1, r2
 8016d18:	2903      	cmp	r1, #3
 8016d1a:	d80d      	bhi.n	8016d38 <memchr+0x54>
 8016d1c:	2900      	cmp	r1, #0
 8016d1e:	d0f6      	beq.n	8016d0e <memchr+0x2a>
 8016d20:	4602      	mov	r2, r0
 8016d22:	1843      	adds	r3, r0, r1
 8016d24:	e001      	b.n	8016d2a <memchr+0x46>
 8016d26:	429a      	cmp	r2, r3
 8016d28:	d0f1      	beq.n	8016d0e <memchr+0x2a>
 8016d2a:	4694      	mov	ip, r2
 8016d2c:	f812 1b01 	ldrb.w	r1, [r2], #1
 8016d30:	4571      	cmp	r1, lr
 8016d32:	d1f8      	bne.n	8016d26 <memchr+0x42>
 8016d34:	4660      	mov	r0, ip
 8016d36:	bd10      	pop	{r4, pc}
 8016d38:	ea4e 240e 	orr.w	r4, lr, lr, lsl #8
 8016d3c:	4602      	mov	r2, r0
 8016d3e:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
 8016d42:	4610      	mov	r0, r2
 8016d44:	3204      	adds	r2, #4
 8016d46:	6803      	ldr	r3, [r0, #0]
 8016d48:	4063      	eors	r3, r4
 8016d4a:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
 8016d4e:	ea2c 0303 	bic.w	r3, ip, r3
 8016d52:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 8016d56:	d1e3      	bne.n	8016d20 <memchr+0x3c>
 8016d58:	3904      	subs	r1, #4
 8016d5a:	4610      	mov	r0, r2
 8016d5c:	2903      	cmp	r1, #3
 8016d5e:	d8f0      	bhi.n	8016d42 <memchr+0x5e>
 8016d60:	e7dc      	b.n	8016d1c <memchr+0x38>
 8016d62:	bf00      	nop

08016d64 <_Balloc>:
 8016d64:	b538      	push	{r3, r4, r5, lr}
 8016d66:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8016d68:	4605      	mov	r5, r0
 8016d6a:	460c      	mov	r4, r1
 8016d6c:	b14b      	cbz	r3, 8016d82 <_Balloc+0x1e>
 8016d6e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8016d72:	b180      	cbz	r0, 8016d96 <_Balloc+0x32>
 8016d74:	6802      	ldr	r2, [r0, #0]
 8016d76:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 8016d7a:	2300      	movs	r3, #0
 8016d7c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8016d80:	bd38      	pop	{r3, r4, r5, pc}
 8016d82:	2221      	movs	r2, #33	; 0x21
 8016d84:	2104      	movs	r1, #4
 8016d86:	f000 fff1 	bl	8017d6c <_calloc_r>
 8016d8a:	4603      	mov	r3, r0
 8016d8c:	64e8      	str	r0, [r5, #76]	; 0x4c
 8016d8e:	2800      	cmp	r0, #0
 8016d90:	d1ed      	bne.n	8016d6e <_Balloc+0xa>
 8016d92:	2000      	movs	r0, #0
 8016d94:	bd38      	pop	{r3, r4, r5, pc}
 8016d96:	2101      	movs	r1, #1
 8016d98:	4628      	mov	r0, r5
 8016d9a:	fa01 f504 	lsl.w	r5, r1, r4
 8016d9e:	1d6a      	adds	r2, r5, #5
 8016da0:	0092      	lsls	r2, r2, #2
 8016da2:	f000 ffe3 	bl	8017d6c <_calloc_r>
 8016da6:	2800      	cmp	r0, #0
 8016da8:	d0f3      	beq.n	8016d92 <_Balloc+0x2e>
 8016daa:	e9c0 4501 	strd	r4, r5, [r0, #4]
 8016dae:	e7e4      	b.n	8016d7a <_Balloc+0x16>

08016db0 <_Bfree>:
 8016db0:	b131      	cbz	r1, 8016dc0 <_Bfree+0x10>
 8016db2:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8016db4:	684a      	ldr	r2, [r1, #4]
 8016db6:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8016dba:	6008      	str	r0, [r1, #0]
 8016dbc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8016dc0:	4770      	bx	lr
 8016dc2:	bf00      	nop

08016dc4 <__multadd>:
 8016dc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8016dc6:	4607      	mov	r7, r0
 8016dc8:	b083      	sub	sp, #12
 8016dca:	460e      	mov	r6, r1
 8016dcc:	690d      	ldr	r5, [r1, #16]
 8016dce:	f101 0e14 	add.w	lr, r1, #20
 8016dd2:	2000      	movs	r0, #0
 8016dd4:	f8de 1000 	ldr.w	r1, [lr]
 8016dd8:	3001      	adds	r0, #1
 8016dda:	b28c      	uxth	r4, r1
 8016ddc:	4285      	cmp	r5, r0
 8016dde:	ea4f 4111 	mov.w	r1, r1, lsr #16
 8016de2:	fb02 3304 	mla	r3, r2, r4, r3
 8016de6:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8016dea:	b29b      	uxth	r3, r3
 8016dec:	fb02 cc01 	mla	ip, r2, r1, ip
 8016df0:	eb03 440c 	add.w	r4, r3, ip, lsl #16
 8016df4:	ea4f 431c 	mov.w	r3, ip, lsr #16
 8016df8:	f84e 4b04 	str.w	r4, [lr], #4
 8016dfc:	dcea      	bgt.n	8016dd4 <__multadd+0x10>
 8016dfe:	b13b      	cbz	r3, 8016e10 <__multadd+0x4c>
 8016e00:	68b2      	ldr	r2, [r6, #8]
 8016e02:	42aa      	cmp	r2, r5
 8016e04:	dd07      	ble.n	8016e16 <__multadd+0x52>
 8016e06:	eb06 0285 	add.w	r2, r6, r5, lsl #2
 8016e0a:	3501      	adds	r5, #1
 8016e0c:	6153      	str	r3, [r2, #20]
 8016e0e:	6135      	str	r5, [r6, #16]
 8016e10:	4630      	mov	r0, r6
 8016e12:	b003      	add	sp, #12
 8016e14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016e16:	6871      	ldr	r1, [r6, #4]
 8016e18:	4638      	mov	r0, r7
 8016e1a:	9301      	str	r3, [sp, #4]
 8016e1c:	3101      	adds	r1, #1
 8016e1e:	f7ff ffa1 	bl	8016d64 <_Balloc>
 8016e22:	9b01      	ldr	r3, [sp, #4]
 8016e24:	4604      	mov	r4, r0
 8016e26:	b1b8      	cbz	r0, 8016e58 <__multadd+0x94>
 8016e28:	6932      	ldr	r2, [r6, #16]
 8016e2a:	f106 010c 	add.w	r1, r6, #12
 8016e2e:	300c      	adds	r0, #12
 8016e30:	9301      	str	r3, [sp, #4]
 8016e32:	3202      	adds	r2, #2
 8016e34:	0092      	lsls	r2, r2, #2
 8016e36:	f7ea f8df 	bl	8000ff8 <memcpy>
 8016e3a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8016e3c:	6871      	ldr	r1, [r6, #4]
 8016e3e:	9b01      	ldr	r3, [sp, #4]
 8016e40:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
 8016e44:	6030      	str	r0, [r6, #0]
 8016e46:	f842 6021 	str.w	r6, [r2, r1, lsl #2]
 8016e4a:	4626      	mov	r6, r4
 8016e4c:	eb06 0285 	add.w	r2, r6, r5, lsl #2
 8016e50:	3501      	adds	r5, #1
 8016e52:	6153      	str	r3, [r2, #20]
 8016e54:	6135      	str	r5, [r6, #16]
 8016e56:	e7db      	b.n	8016e10 <__multadd+0x4c>
 8016e58:	4602      	mov	r2, r0
 8016e5a:	4b02      	ldr	r3, [pc, #8]	; (8016e64 <__multadd+0xa0>)
 8016e5c:	21b5      	movs	r1, #181	; 0xb5
 8016e5e:	4802      	ldr	r0, [pc, #8]	; (8016e68 <__multadd+0xa4>)
 8016e60:	f7fa fdc2 	bl	80119e8 <__assert_func>
 8016e64:	0801a078 	.word	0x0801a078
 8016e68:	0801a11c 	.word	0x0801a11c

08016e6c <__hi0bits>:
 8016e6c:	4b0f      	ldr	r3, [pc, #60]	; (8016eac <__hi0bits+0x40>)
 8016e6e:	4003      	ands	r3, r0
 8016e70:	b9d3      	cbnz	r3, 8016ea8 <__hi0bits+0x3c>
 8016e72:	0400      	lsls	r0, r0, #16
 8016e74:	2310      	movs	r3, #16
 8016e76:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8016e7a:	d101      	bne.n	8016e80 <__hi0bits+0x14>
 8016e7c:	3308      	adds	r3, #8
 8016e7e:	0200      	lsls	r0, r0, #8
 8016e80:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8016e84:	d101      	bne.n	8016e8a <__hi0bits+0x1e>
 8016e86:	3304      	adds	r3, #4
 8016e88:	0100      	lsls	r0, r0, #4
 8016e8a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8016e8e:	d101      	bne.n	8016e94 <__hi0bits+0x28>
 8016e90:	3302      	adds	r3, #2
 8016e92:	0080      	lsls	r0, r0, #2
 8016e94:	2800      	cmp	r0, #0
 8016e96:	db05      	blt.n	8016ea4 <__hi0bits+0x38>
 8016e98:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8016e9c:	f103 0301 	add.w	r3, r3, #1
 8016ea0:	bf08      	it	eq
 8016ea2:	2320      	moveq	r3, #32
 8016ea4:	4618      	mov	r0, r3
 8016ea6:	4770      	bx	lr
 8016ea8:	2300      	movs	r3, #0
 8016eaa:	e7e4      	b.n	8016e76 <__hi0bits+0xa>
 8016eac:	ffff0000 	.word	0xffff0000

08016eb0 <__lo0bits>:
 8016eb0:	6803      	ldr	r3, [r0, #0]
 8016eb2:	4601      	mov	r1, r0
 8016eb4:	f013 0207 	ands.w	r2, r3, #7
 8016eb8:	d007      	beq.n	8016eca <__lo0bits+0x1a>
 8016eba:	07da      	lsls	r2, r3, #31
 8016ebc:	d41f      	bmi.n	8016efe <__lo0bits+0x4e>
 8016ebe:	0798      	lsls	r0, r3, #30
 8016ec0:	d521      	bpl.n	8016f06 <__lo0bits+0x56>
 8016ec2:	085b      	lsrs	r3, r3, #1
 8016ec4:	2001      	movs	r0, #1
 8016ec6:	600b      	str	r3, [r1, #0]
 8016ec8:	4770      	bx	lr
 8016eca:	b298      	uxth	r0, r3
 8016ecc:	b1a0      	cbz	r0, 8016ef8 <__lo0bits+0x48>
 8016ece:	4610      	mov	r0, r2
 8016ed0:	b2da      	uxtb	r2, r3
 8016ed2:	b90a      	cbnz	r2, 8016ed8 <__lo0bits+0x28>
 8016ed4:	3008      	adds	r0, #8
 8016ed6:	0a1b      	lsrs	r3, r3, #8
 8016ed8:	071a      	lsls	r2, r3, #28
 8016eda:	d101      	bne.n	8016ee0 <__lo0bits+0x30>
 8016edc:	3004      	adds	r0, #4
 8016ede:	091b      	lsrs	r3, r3, #4
 8016ee0:	079a      	lsls	r2, r3, #30
 8016ee2:	d101      	bne.n	8016ee8 <__lo0bits+0x38>
 8016ee4:	3002      	adds	r0, #2
 8016ee6:	089b      	lsrs	r3, r3, #2
 8016ee8:	07da      	lsls	r2, r3, #31
 8016eea:	d403      	bmi.n	8016ef4 <__lo0bits+0x44>
 8016eec:	085b      	lsrs	r3, r3, #1
 8016eee:	f100 0001 	add.w	r0, r0, #1
 8016ef2:	d006      	beq.n	8016f02 <__lo0bits+0x52>
 8016ef4:	600b      	str	r3, [r1, #0]
 8016ef6:	4770      	bx	lr
 8016ef8:	0c1b      	lsrs	r3, r3, #16
 8016efa:	2010      	movs	r0, #16
 8016efc:	e7e8      	b.n	8016ed0 <__lo0bits+0x20>
 8016efe:	2000      	movs	r0, #0
 8016f00:	4770      	bx	lr
 8016f02:	2020      	movs	r0, #32
 8016f04:	4770      	bx	lr
 8016f06:	089b      	lsrs	r3, r3, #2
 8016f08:	2002      	movs	r0, #2
 8016f0a:	600b      	str	r3, [r1, #0]
 8016f0c:	4770      	bx	lr
 8016f0e:	bf00      	nop

08016f10 <__i2b>:
 8016f10:	b538      	push	{r3, r4, r5, lr}
 8016f12:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8016f14:	4604      	mov	r4, r0
 8016f16:	460d      	mov	r5, r1
 8016f18:	b14b      	cbz	r3, 8016f2e <__i2b+0x1e>
 8016f1a:	6858      	ldr	r0, [r3, #4]
 8016f1c:	b1b0      	cbz	r0, 8016f4c <__i2b+0x3c>
 8016f1e:	6802      	ldr	r2, [r0, #0]
 8016f20:	605a      	str	r2, [r3, #4]
 8016f22:	2200      	movs	r2, #0
 8016f24:	2301      	movs	r3, #1
 8016f26:	6145      	str	r5, [r0, #20]
 8016f28:	e9c0 2303 	strd	r2, r3, [r0, #12]
 8016f2c:	bd38      	pop	{r3, r4, r5, pc}
 8016f2e:	2221      	movs	r2, #33	; 0x21
 8016f30:	2104      	movs	r1, #4
 8016f32:	f000 ff1b 	bl	8017d6c <_calloc_r>
 8016f36:	4603      	mov	r3, r0
 8016f38:	64e0      	str	r0, [r4, #76]	; 0x4c
 8016f3a:	2800      	cmp	r0, #0
 8016f3c:	d1ed      	bne.n	8016f1a <__i2b+0xa>
 8016f3e:	4b09      	ldr	r3, [pc, #36]	; (8016f64 <__i2b+0x54>)
 8016f40:	2200      	movs	r2, #0
 8016f42:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8016f46:	4808      	ldr	r0, [pc, #32]	; (8016f68 <__i2b+0x58>)
 8016f48:	f7fa fd4e 	bl	80119e8 <__assert_func>
 8016f4c:	221c      	movs	r2, #28
 8016f4e:	2101      	movs	r1, #1
 8016f50:	4620      	mov	r0, r4
 8016f52:	f000 ff0b 	bl	8017d6c <_calloc_r>
 8016f56:	2800      	cmp	r0, #0
 8016f58:	d0f1      	beq.n	8016f3e <__i2b+0x2e>
 8016f5a:	2201      	movs	r2, #1
 8016f5c:	2302      	movs	r3, #2
 8016f5e:	e9c0 2301 	strd	r2, r3, [r0, #4]
 8016f62:	e7de      	b.n	8016f22 <__i2b+0x12>
 8016f64:	0801a078 	.word	0x0801a078
 8016f68:	0801a11c 	.word	0x0801a11c

08016f6c <__multiply>:
 8016f6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016f70:	690e      	ldr	r6, [r1, #16]
 8016f72:	b085      	sub	sp, #20
 8016f74:	6915      	ldr	r5, [r2, #16]
 8016f76:	4688      	mov	r8, r1
 8016f78:	4614      	mov	r4, r2
 8016f7a:	42ae      	cmp	r6, r5
 8016f7c:	db05      	blt.n	8016f8a <__multiply+0x1e>
 8016f7e:	462a      	mov	r2, r5
 8016f80:	4623      	mov	r3, r4
 8016f82:	4635      	mov	r5, r6
 8016f84:	460c      	mov	r4, r1
 8016f86:	4616      	mov	r6, r2
 8016f88:	4698      	mov	r8, r3
 8016f8a:	19af      	adds	r7, r5, r6
 8016f8c:	e9d4 1301 	ldrd	r1, r3, [r4, #4]
 8016f90:	42bb      	cmp	r3, r7
 8016f92:	bfb8      	it	lt
 8016f94:	3101      	addlt	r1, #1
 8016f96:	f7ff fee5 	bl	8016d64 <_Balloc>
 8016f9a:	9001      	str	r0, [sp, #4]
 8016f9c:	2800      	cmp	r0, #0
 8016f9e:	f000 8089 	beq.w	80170b4 <__multiply+0x148>
 8016fa2:	9b01      	ldr	r3, [sp, #4]
 8016fa4:	f103 0914 	add.w	r9, r3, #20
 8016fa8:	eb09 0a87 	add.w	sl, r9, r7, lsl #2
 8016fac:	45d1      	cmp	r9, sl
 8016fae:	d205      	bcs.n	8016fbc <__multiply+0x50>
 8016fb0:	464b      	mov	r3, r9
 8016fb2:	2200      	movs	r2, #0
 8016fb4:	f843 2b04 	str.w	r2, [r3], #4
 8016fb8:	459a      	cmp	sl, r3
 8016fba:	d8fb      	bhi.n	8016fb4 <__multiply+0x48>
 8016fbc:	f108 0814 	add.w	r8, r8, #20
 8016fc0:	f104 0314 	add.w	r3, r4, #20
 8016fc4:	eb08 0b86 	add.w	fp, r8, r6, lsl #2
 8016fc8:	461a      	mov	r2, r3
 8016fca:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 8016fce:	45d8      	cmp	r8, fp
 8016fd0:	d261      	bcs.n	8017096 <__multiply+0x12a>
 8016fd2:	1b2b      	subs	r3, r5, r4
 8016fd4:	3415      	adds	r4, #21
 8016fd6:	46ac      	mov	ip, r5
 8016fd8:	3b15      	subs	r3, #21
 8016fda:	f023 0303 	bic.w	r3, r3, #3
 8016fde:	3304      	adds	r3, #4
 8016fe0:	42a5      	cmp	r5, r4
 8016fe2:	bf38      	it	cc
 8016fe4:	2304      	movcc	r3, #4
 8016fe6:	e9cd a702 	strd	sl, r7, [sp, #8]
 8016fea:	461f      	mov	r7, r3
 8016fec:	4692      	mov	sl, r2
 8016fee:	e005      	b.n	8016ffc <__multiply+0x90>
 8016ff0:	0c00      	lsrs	r0, r0, #16
 8016ff2:	d12b      	bne.n	801704c <__multiply+0xe0>
 8016ff4:	45c3      	cmp	fp, r8
 8016ff6:	f109 0904 	add.w	r9, r9, #4
 8016ffa:	d94a      	bls.n	8017092 <__multiply+0x126>
 8016ffc:	f858 0b04 	ldr.w	r0, [r8], #4
 8017000:	b285      	uxth	r5, r0
 8017002:	2d00      	cmp	r5, #0
 8017004:	d0f4      	beq.n	8016ff0 <__multiply+0x84>
 8017006:	4656      	mov	r6, sl
 8017008:	464c      	mov	r4, r9
 801700a:	2300      	movs	r3, #0
 801700c:	f856 0b04 	ldr.w	r0, [r6], #4
 8017010:	6821      	ldr	r1, [r4, #0]
 8017012:	b282      	uxth	r2, r0
 8017014:	45b4      	cmp	ip, r6
 8017016:	fa1f fe81 	uxth.w	lr, r1
 801701a:	ea4f 4010 	mov.w	r0, r0, lsr #16
 801701e:	fb05 ee02 	mla	lr, r5, r2, lr
 8017022:	ea4f 4211 	mov.w	r2, r1, lsr #16
 8017026:	4473      	add	r3, lr
 8017028:	fb05 2200 	mla	r2, r5, r0, r2
 801702c:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8017030:	b29b      	uxth	r3, r3
 8017032:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8017036:	f844 3b04 	str.w	r3, [r4], #4
 801703a:	ea4f 4312 	mov.w	r3, r2, lsr #16
 801703e:	d8e5      	bhi.n	801700c <__multiply+0xa0>
 8017040:	f849 3007 	str.w	r3, [r9, r7]
 8017044:	f858 0c04 	ldr.w	r0, [r8, #-4]
 8017048:	0c00      	lsrs	r0, r0, #16
 801704a:	d0d3      	beq.n	8016ff4 <__multiply+0x88>
 801704c:	f8d9 3000 	ldr.w	r3, [r9]
 8017050:	4654      	mov	r4, sl
 8017052:	464d      	mov	r5, r9
 8017054:	2200      	movs	r2, #0
 8017056:	4619      	mov	r1, r3
 8017058:	8826      	ldrh	r6, [r4, #0]
 801705a:	0c09      	lsrs	r1, r1, #16
 801705c:	b29b      	uxth	r3, r3
 801705e:	fb00 1106 	mla	r1, r0, r6, r1
 8017062:	440a      	add	r2, r1
 8017064:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8017068:	f845 3b04 	str.w	r3, [r5], #4
 801706c:	f854 6b04 	ldr.w	r6, [r4], #4
 8017070:	6829      	ldr	r1, [r5, #0]
 8017072:	0c36      	lsrs	r6, r6, #16
 8017074:	45a4      	cmp	ip, r4
 8017076:	b28b      	uxth	r3, r1
 8017078:	fb00 3306 	mla	r3, r0, r6, r3
 801707c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8017080:	ea4f 4213 	mov.w	r2, r3, lsr #16
 8017084:	d8e8      	bhi.n	8017058 <__multiply+0xec>
 8017086:	45c3      	cmp	fp, r8
 8017088:	f849 3007 	str.w	r3, [r9, r7]
 801708c:	f109 0904 	add.w	r9, r9, #4
 8017090:	d8b4      	bhi.n	8016ffc <__multiply+0x90>
 8017092:	e9dd a702 	ldrd	sl, r7, [sp, #8]
 8017096:	2f00      	cmp	r7, #0
 8017098:	dc02      	bgt.n	80170a0 <__multiply+0x134>
 801709a:	e005      	b.n	80170a8 <__multiply+0x13c>
 801709c:	3f01      	subs	r7, #1
 801709e:	d003      	beq.n	80170a8 <__multiply+0x13c>
 80170a0:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
 80170a4:	2b00      	cmp	r3, #0
 80170a6:	d0f9      	beq.n	801709c <__multiply+0x130>
 80170a8:	9b01      	ldr	r3, [sp, #4]
 80170aa:	4618      	mov	r0, r3
 80170ac:	611f      	str	r7, [r3, #16]
 80170ae:	b005      	add	sp, #20
 80170b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80170b4:	4602      	mov	r2, r0
 80170b6:	4b03      	ldr	r3, [pc, #12]	; (80170c4 <__multiply+0x158>)
 80170b8:	f240 115d 	movw	r1, #349	; 0x15d
 80170bc:	4802      	ldr	r0, [pc, #8]	; (80170c8 <__multiply+0x15c>)
 80170be:	f7fa fc93 	bl	80119e8 <__assert_func>
 80170c2:	bf00      	nop
 80170c4:	0801a078 	.word	0x0801a078
 80170c8:	0801a11c 	.word	0x0801a11c

080170cc <__pow5mult>:
 80170cc:	f012 0303 	ands.w	r3, r2, #3
 80170d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80170d4:	4614      	mov	r4, r2
 80170d6:	4606      	mov	r6, r0
 80170d8:	d132      	bne.n	8017140 <__pow5mult+0x74>
 80170da:	460d      	mov	r5, r1
 80170dc:	10a4      	asrs	r4, r4, #2
 80170de:	d020      	beq.n	8017122 <__pow5mult+0x56>
 80170e0:	f8d6 8048 	ldr.w	r8, [r6, #72]	; 0x48
 80170e4:	f1b8 0f00 	cmp.w	r8, #0
 80170e8:	d033      	beq.n	8017152 <__pow5mult+0x86>
 80170ea:	07e3      	lsls	r3, r4, #31
 80170ec:	f04f 0700 	mov.w	r7, #0
 80170f0:	d407      	bmi.n	8017102 <__pow5mult+0x36>
 80170f2:	1064      	asrs	r4, r4, #1
 80170f4:	d015      	beq.n	8017122 <__pow5mult+0x56>
 80170f6:	f8d8 0000 	ldr.w	r0, [r8]
 80170fa:	b1a8      	cbz	r0, 8017128 <__pow5mult+0x5c>
 80170fc:	4680      	mov	r8, r0
 80170fe:	07e3      	lsls	r3, r4, #31
 8017100:	d5f7      	bpl.n	80170f2 <__pow5mult+0x26>
 8017102:	4642      	mov	r2, r8
 8017104:	4629      	mov	r1, r5
 8017106:	4630      	mov	r0, r6
 8017108:	f7ff ff30 	bl	8016f6c <__multiply>
 801710c:	b1b5      	cbz	r5, 801713c <__pow5mult+0x70>
 801710e:	6869      	ldr	r1, [r5, #4]
 8017110:	1064      	asrs	r4, r4, #1
 8017112:	6cf3      	ldr	r3, [r6, #76]	; 0x4c
 8017114:	f853 2021 	ldr.w	r2, [r3, r1, lsl #2]
 8017118:	602a      	str	r2, [r5, #0]
 801711a:	f843 5021 	str.w	r5, [r3, r1, lsl #2]
 801711e:	4605      	mov	r5, r0
 8017120:	d1e9      	bne.n	80170f6 <__pow5mult+0x2a>
 8017122:	4628      	mov	r0, r5
 8017124:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017128:	4642      	mov	r2, r8
 801712a:	4641      	mov	r1, r8
 801712c:	4630      	mov	r0, r6
 801712e:	f7ff ff1d 	bl	8016f6c <__multiply>
 8017132:	f8c8 0000 	str.w	r0, [r8]
 8017136:	4680      	mov	r8, r0
 8017138:	6007      	str	r7, [r0, #0]
 801713a:	e7e0      	b.n	80170fe <__pow5mult+0x32>
 801713c:	4605      	mov	r5, r0
 801713e:	e7d8      	b.n	80170f2 <__pow5mult+0x26>
 8017140:	3b01      	subs	r3, #1
 8017142:	4a0f      	ldr	r2, [pc, #60]	; (8017180 <__pow5mult+0xb4>)
 8017144:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8017148:	2300      	movs	r3, #0
 801714a:	f7ff fe3b 	bl	8016dc4 <__multadd>
 801714e:	4605      	mov	r5, r0
 8017150:	e7c4      	b.n	80170dc <__pow5mult+0x10>
 8017152:	2101      	movs	r1, #1
 8017154:	4630      	mov	r0, r6
 8017156:	f7ff fe05 	bl	8016d64 <_Balloc>
 801715a:	4680      	mov	r8, r0
 801715c:	b140      	cbz	r0, 8017170 <__pow5mult+0xa4>
 801715e:	2301      	movs	r3, #1
 8017160:	f240 2271 	movw	r2, #625	; 0x271
 8017164:	e9c0 3204 	strd	r3, r2, [r0, #16]
 8017168:	2300      	movs	r3, #0
 801716a:	64b0      	str	r0, [r6, #72]	; 0x48
 801716c:	6003      	str	r3, [r0, #0]
 801716e:	e7bc      	b.n	80170ea <__pow5mult+0x1e>
 8017170:	4602      	mov	r2, r0
 8017172:	4b04      	ldr	r3, [pc, #16]	; (8017184 <__pow5mult+0xb8>)
 8017174:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8017178:	4803      	ldr	r0, [pc, #12]	; (8017188 <__pow5mult+0xbc>)
 801717a:	f7fa fc35 	bl	80119e8 <__assert_func>
 801717e:	bf00      	nop
 8017180:	0801a290 	.word	0x0801a290
 8017184:	0801a078 	.word	0x0801a078
 8017188:	0801a11c 	.word	0x0801a11c

0801718c <__lshift>:
 801718c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017190:	460c      	mov	r4, r1
 8017192:	4690      	mov	r8, r2
 8017194:	4607      	mov	r7, r0
 8017196:	ea4f 1962 	mov.w	r9, r2, asr #5
 801719a:	6926      	ldr	r6, [r4, #16]
 801719c:	68a3      	ldr	r3, [r4, #8]
 801719e:	eb06 1662 	add.w	r6, r6, r2, asr #5
 80171a2:	6849      	ldr	r1, [r1, #4]
 80171a4:	1c75      	adds	r5, r6, #1
 80171a6:	429d      	cmp	r5, r3
 80171a8:	dd03      	ble.n	80171b2 <__lshift+0x26>
 80171aa:	005b      	lsls	r3, r3, #1
 80171ac:	3101      	adds	r1, #1
 80171ae:	429d      	cmp	r5, r3
 80171b0:	dcfb      	bgt.n	80171aa <__lshift+0x1e>
 80171b2:	4638      	mov	r0, r7
 80171b4:	f7ff fdd6 	bl	8016d64 <_Balloc>
 80171b8:	2800      	cmp	r0, #0
 80171ba:	d050      	beq.n	801725e <__lshift+0xd2>
 80171bc:	f1b9 0f00 	cmp.w	r9, #0
 80171c0:	f100 0c14 	add.w	ip, r0, #20
 80171c4:	dd0e      	ble.n	80171e4 <__lshift+0x58>
 80171c6:	f109 0205 	add.w	r2, r9, #5
 80171ca:	4663      	mov	r3, ip
 80171cc:	2100      	movs	r1, #0
 80171ce:	ea4f 0e82 	mov.w	lr, r2, lsl #2
 80171d2:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80171d6:	f843 1b04 	str.w	r1, [r3], #4
 80171da:	4293      	cmp	r3, r2
 80171dc:	d1fb      	bne.n	80171d6 <__lshift+0x4a>
 80171de:	f1ae 0314 	sub.w	r3, lr, #20
 80171e2:	449c      	add	ip, r3
 80171e4:	f104 0314 	add.w	r3, r4, #20
 80171e8:	6921      	ldr	r1, [r4, #16]
 80171ea:	f018 081f 	ands.w	r8, r8, #31
 80171ee:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 80171f2:	d02b      	beq.n	801724c <__lshift+0xc0>
 80171f4:	f1c8 0920 	rsb	r9, r8, #32
 80171f8:	46e6      	mov	lr, ip
 80171fa:	f04f 0a00 	mov.w	sl, #0
 80171fe:	681a      	ldr	r2, [r3, #0]
 8017200:	fa02 f208 	lsl.w	r2, r2, r8
 8017204:	ea42 020a 	orr.w	r2, r2, sl
 8017208:	f84e 2b04 	str.w	r2, [lr], #4
 801720c:	f853 2b04 	ldr.w	r2, [r3], #4
 8017210:	4299      	cmp	r1, r3
 8017212:	fa22 fa09 	lsr.w	sl, r2, r9
 8017216:	d8f2      	bhi.n	80171fe <__lshift+0x72>
 8017218:	1b0b      	subs	r3, r1, r4
 801721a:	f104 0215 	add.w	r2, r4, #21
 801721e:	f1ba 0f00 	cmp.w	sl, #0
 8017222:	bf18      	it	ne
 8017224:	462e      	movne	r6, r5
 8017226:	3b15      	subs	r3, #21
 8017228:	f023 0303 	bic.w	r3, r3, #3
 801722c:	3304      	adds	r3, #4
 801722e:	4291      	cmp	r1, r2
 8017230:	bf38      	it	cc
 8017232:	2304      	movcc	r3, #4
 8017234:	f84c a003 	str.w	sl, [ip, r3]
 8017238:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801723a:	6862      	ldr	r2, [r4, #4]
 801723c:	6106      	str	r6, [r0, #16]
 801723e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8017242:	6021      	str	r1, [r4, #0]
 8017244:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8017248:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801724c:	f1ac 0c04 	sub.w	ip, ip, #4
 8017250:	f853 2b04 	ldr.w	r2, [r3], #4
 8017254:	4299      	cmp	r1, r3
 8017256:	f84c 2f04 	str.w	r2, [ip, #4]!
 801725a:	d8f9      	bhi.n	8017250 <__lshift+0xc4>
 801725c:	e7ec      	b.n	8017238 <__lshift+0xac>
 801725e:	4602      	mov	r2, r0
 8017260:	4b02      	ldr	r3, [pc, #8]	; (801726c <__lshift+0xe0>)
 8017262:	f240 11d9 	movw	r1, #473	; 0x1d9
 8017266:	4802      	ldr	r0, [pc, #8]	; (8017270 <__lshift+0xe4>)
 8017268:	f7fa fbbe 	bl	80119e8 <__assert_func>
 801726c:	0801a078 	.word	0x0801a078
 8017270:	0801a11c 	.word	0x0801a11c

08017274 <__mcmp>:
 8017274:	4684      	mov	ip, r0
 8017276:	690b      	ldr	r3, [r1, #16]
 8017278:	6900      	ldr	r0, [r0, #16]
 801727a:	1ac0      	subs	r0, r0, r3
 801727c:	d116      	bne.n	80172ac <__mcmp+0x38>
 801727e:	f10c 0c14 	add.w	ip, ip, #20
 8017282:	3114      	adds	r1, #20
 8017284:	eb0c 0283 	add.w	r2, ip, r3, lsl #2
 8017288:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 801728c:	b410      	push	{r4}
 801728e:	e001      	b.n	8017294 <__mcmp+0x20>
 8017290:	4594      	cmp	ip, r2
 8017292:	d208      	bcs.n	80172a6 <__mcmp+0x32>
 8017294:	f852 4d04 	ldr.w	r4, [r2, #-4]!
 8017298:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801729c:	428c      	cmp	r4, r1
 801729e:	d0f7      	beq.n	8017290 <__mcmp+0x1c>
 80172a0:	d205      	bcs.n	80172ae <__mcmp+0x3a>
 80172a2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80172a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80172aa:	4770      	bx	lr
 80172ac:	4770      	bx	lr
 80172ae:	2001      	movs	r0, #1
 80172b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80172b4:	4770      	bx	lr
 80172b6:	bf00      	nop

080172b8 <__mdiff>:
 80172b8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80172bc:	690e      	ldr	r6, [r1, #16]
 80172be:	460d      	mov	r5, r1
 80172c0:	6913      	ldr	r3, [r2, #16]
 80172c2:	4617      	mov	r7, r2
 80172c4:	1af6      	subs	r6, r6, r3
 80172c6:	2e00      	cmp	r6, #0
 80172c8:	d17a      	bne.n	80173c0 <__mdiff+0x108>
 80172ca:	f101 0c14 	add.w	ip, r1, #20
 80172ce:	3214      	adds	r2, #20
 80172d0:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80172d4:	eb0c 0383 	add.w	r3, ip, r3, lsl #2
 80172d8:	e001      	b.n	80172de <__mdiff+0x26>
 80172da:	459c      	cmp	ip, r3
 80172dc:	d273      	bcs.n	80173c6 <__mdiff+0x10e>
 80172de:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80172e2:	f852 4d04 	ldr.w	r4, [r2, #-4]!
 80172e6:	42a1      	cmp	r1, r4
 80172e8:	d0f7      	beq.n	80172da <__mdiff+0x22>
 80172ea:	d364      	bcc.n	80173b6 <__mdiff+0xfe>
 80172ec:	6869      	ldr	r1, [r5, #4]
 80172ee:	f7ff fd39 	bl	8016d64 <_Balloc>
 80172f2:	2800      	cmp	r0, #0
 80172f4:	d071      	beq.n	80173da <__mdiff+0x122>
 80172f6:	692c      	ldr	r4, [r5, #16]
 80172f8:	f105 0814 	add.w	r8, r5, #20
 80172fc:	f107 0e14 	add.w	lr, r7, #20
 8017300:	693a      	ldr	r2, [r7, #16]
 8017302:	f100 0914 	add.w	r9, r0, #20
 8017306:	f105 0c10 	add.w	ip, r5, #16
 801730a:	60c6      	str	r6, [r0, #12]
 801730c:	eb0e 0282 	add.w	r2, lr, r2, lsl #2
 8017310:	eb08 0684 	add.w	r6, r8, r4, lsl #2
 8017314:	f04f 0a00 	mov.w	sl, #0
 8017318:	464d      	mov	r5, r9
 801731a:	f85c bf04 	ldr.w	fp, [ip, #4]!
 801731e:	f85e 1b04 	ldr.w	r1, [lr], #4
 8017322:	fa1f f38b 	uxth.w	r3, fp
 8017326:	4572      	cmp	r2, lr
 8017328:	4453      	add	r3, sl
 801732a:	fa1f fa81 	uxth.w	sl, r1
 801732e:	ea4f 4111 	mov.w	r1, r1, lsr #16
 8017332:	eba3 030a 	sub.w	r3, r3, sl
 8017336:	ebc1 411b 	rsb	r1, r1, fp, lsr #16
 801733a:	eb01 4123 	add.w	r1, r1, r3, asr #16
 801733e:	b29b      	uxth	r3, r3
 8017340:	ea4f 4a21 	mov.w	sl, r1, asr #16
 8017344:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8017348:	f845 3b04 	str.w	r3, [r5], #4
 801734c:	d8e5      	bhi.n	801731a <__mdiff+0x62>
 801734e:	1bd1      	subs	r1, r2, r7
 8017350:	3715      	adds	r7, #21
 8017352:	42ba      	cmp	r2, r7
 8017354:	f1a1 0215 	sub.w	r2, r1, #21
 8017358:	f022 0103 	bic.w	r1, r2, #3
 801735c:	460a      	mov	r2, r1
 801735e:	f101 0104 	add.w	r1, r1, #4
 8017362:	bf3c      	itt	cc
 8017364:	2104      	movcc	r1, #4
 8017366:	2200      	movcc	r2, #0
 8017368:	4488      	add	r8, r1
 801736a:	444a      	add	r2, r9
 801736c:	4489      	add	r9, r1
 801736e:	4546      	cmp	r6, r8
 8017370:	d918      	bls.n	80173a4 <__mdiff+0xec>
 8017372:	464d      	mov	r5, r9
 8017374:	4642      	mov	r2, r8
 8017376:	f852 1b04 	ldr.w	r1, [r2], #4
 801737a:	b28b      	uxth	r3, r1
 801737c:	4296      	cmp	r6, r2
 801737e:	4453      	add	r3, sl
 8017380:	ea4f 4a23 	mov.w	sl, r3, asr #16
 8017384:	b29b      	uxth	r3, r3
 8017386:	eb0a 4111 	add.w	r1, sl, r1, lsr #16
 801738a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 801738e:	ea4f 4a21 	mov.w	sl, r1, asr #16
 8017392:	f845 3b04 	str.w	r3, [r5], #4
 8017396:	d8ee      	bhi.n	8017376 <__mdiff+0xbe>
 8017398:	1e72      	subs	r2, r6, #1
 801739a:	eba2 0808 	sub.w	r8, r2, r8
 801739e:	f028 0203 	bic.w	r2, r8, #3
 80173a2:	444a      	add	r2, r9
 80173a4:	b923      	cbnz	r3, 80173b0 <__mdiff+0xf8>
 80173a6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80173aa:	3c01      	subs	r4, #1
 80173ac:	2b00      	cmp	r3, #0
 80173ae:	d0fa      	beq.n	80173a6 <__mdiff+0xee>
 80173b0:	6104      	str	r4, [r0, #16]
 80173b2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80173b6:	462b      	mov	r3, r5
 80173b8:	2601      	movs	r6, #1
 80173ba:	463d      	mov	r5, r7
 80173bc:	461f      	mov	r7, r3
 80173be:	e795      	b.n	80172ec <__mdiff+0x34>
 80173c0:	dbf9      	blt.n	80173b6 <__mdiff+0xfe>
 80173c2:	2600      	movs	r6, #0
 80173c4:	e792      	b.n	80172ec <__mdiff+0x34>
 80173c6:	2100      	movs	r1, #0
 80173c8:	f7ff fccc 	bl	8016d64 <_Balloc>
 80173cc:	b160      	cbz	r0, 80173e8 <__mdiff+0x130>
 80173ce:	2201      	movs	r2, #1
 80173d0:	2300      	movs	r3, #0
 80173d2:	e9c0 2304 	strd	r2, r3, [r0, #16]
 80173d6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80173da:	4602      	mov	r2, r0
 80173dc:	4b06      	ldr	r3, [pc, #24]	; (80173f8 <__mdiff+0x140>)
 80173de:	f44f 7110 	mov.w	r1, #576	; 0x240
 80173e2:	4806      	ldr	r0, [pc, #24]	; (80173fc <__mdiff+0x144>)
 80173e4:	f7fa fb00 	bl	80119e8 <__assert_func>
 80173e8:	4602      	mov	r2, r0
 80173ea:	4b03      	ldr	r3, [pc, #12]	; (80173f8 <__mdiff+0x140>)
 80173ec:	f240 2132 	movw	r1, #562	; 0x232
 80173f0:	4802      	ldr	r0, [pc, #8]	; (80173fc <__mdiff+0x144>)
 80173f2:	f7fa faf9 	bl	80119e8 <__assert_func>
 80173f6:	bf00      	nop
 80173f8:	0801a078 	.word	0x0801a078
 80173fc:	0801a11c 	.word	0x0801a11c

08017400 <__d2b>:
 8017400:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8017404:	4688      	mov	r8, r1
 8017406:	b083      	sub	sp, #12
 8017408:	2101      	movs	r1, #1
 801740a:	4615      	mov	r5, r2
 801740c:	ec57 6b10 	vmov	r6, r7, d0
 8017410:	f7ff fca8 	bl	8016d64 <_Balloc>
 8017414:	4604      	mov	r4, r0
 8017416:	2800      	cmp	r0, #0
 8017418:	d04f      	beq.n	80174ba <__d2b+0xba>
 801741a:	f3c7 590a 	ubfx	r9, r7, #20, #11
 801741e:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8017422:	f1b9 0f00 	cmp.w	r9, #0
 8017426:	d001      	beq.n	801742c <__d2b+0x2c>
 8017428:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801742c:	2e00      	cmp	r6, #0
 801742e:	9301      	str	r3, [sp, #4]
 8017430:	d024      	beq.n	801747c <__d2b+0x7c>
 8017432:	4668      	mov	r0, sp
 8017434:	9600      	str	r6, [sp, #0]
 8017436:	f7ff fd3b 	bl	8016eb0 <__lo0bits>
 801743a:	2800      	cmp	r0, #0
 801743c:	d039      	beq.n	80174b2 <__d2b+0xb2>
 801743e:	9b01      	ldr	r3, [sp, #4]
 8017440:	f1c0 0220 	rsb	r2, r0, #32
 8017444:	9900      	ldr	r1, [sp, #0]
 8017446:	fa03 f202 	lsl.w	r2, r3, r2
 801744a:	40c3      	lsrs	r3, r0
 801744c:	430a      	orrs	r2, r1
 801744e:	9301      	str	r3, [sp, #4]
 8017450:	6162      	str	r2, [r4, #20]
 8017452:	2b00      	cmp	r3, #0
 8017454:	61a3      	str	r3, [r4, #24]
 8017456:	bf14      	ite	ne
 8017458:	2202      	movne	r2, #2
 801745a:	2201      	moveq	r2, #1
 801745c:	6122      	str	r2, [r4, #16]
 801745e:	f1b9 0f00 	cmp.w	r9, #0
 8017462:	d016      	beq.n	8017492 <__d2b+0x92>
 8017464:	f2a9 4333 	subw	r3, r9, #1075	; 0x433
 8017468:	4403      	add	r3, r0
 801746a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801746e:	f8c8 3000 	str.w	r3, [r8]
 8017472:	6028      	str	r0, [r5, #0]
 8017474:	4620      	mov	r0, r4
 8017476:	b003      	add	sp, #12
 8017478:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801747c:	a801      	add	r0, sp, #4
 801747e:	f7ff fd17 	bl	8016eb0 <__lo0bits>
 8017482:	2201      	movs	r2, #1
 8017484:	9b01      	ldr	r3, [sp, #4]
 8017486:	3020      	adds	r0, #32
 8017488:	6122      	str	r2, [r4, #16]
 801748a:	6163      	str	r3, [r4, #20]
 801748c:	f1b9 0f00 	cmp.w	r9, #0
 8017490:	d1e8      	bne.n	8017464 <__d2b+0x64>
 8017492:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8017496:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801749a:	f8c8 0000 	str.w	r0, [r8]
 801749e:	6918      	ldr	r0, [r3, #16]
 80174a0:	f7ff fce4 	bl	8016e6c <__hi0bits>
 80174a4:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80174a8:	6028      	str	r0, [r5, #0]
 80174aa:	4620      	mov	r0, r4
 80174ac:	b003      	add	sp, #12
 80174ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80174b2:	9b00      	ldr	r3, [sp, #0]
 80174b4:	6163      	str	r3, [r4, #20]
 80174b6:	9b01      	ldr	r3, [sp, #4]
 80174b8:	e7cb      	b.n	8017452 <__d2b+0x52>
 80174ba:	4602      	mov	r2, r0
 80174bc:	4b02      	ldr	r3, [pc, #8]	; (80174c8 <__d2b+0xc8>)
 80174be:	f240 310a 	movw	r1, #778	; 0x30a
 80174c2:	4802      	ldr	r0, [pc, #8]	; (80174cc <__d2b+0xcc>)
 80174c4:	f7fa fa90 	bl	80119e8 <__assert_func>
 80174c8:	0801a078 	.word	0x0801a078
 80174cc:	0801a11c 	.word	0x0801a11c

080174d0 <_realloc_r>:
 80174d0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80174d4:	4617      	mov	r7, r2
 80174d6:	2900      	cmp	r1, #0
 80174d8:	f000 8096 	beq.w	8017608 <_realloc_r+0x138>
 80174dc:	460c      	mov	r4, r1
 80174de:	f107 060b 	add.w	r6, r7, #11
 80174e2:	4680      	mov	r8, r0
 80174e4:	f7fa fe5e 	bl	80121a4 <__malloc_lock>
 80174e8:	f854 1c04 	ldr.w	r1, [r4, #-4]
 80174ec:	2e16      	cmp	r6, #22
 80174ee:	f1a4 0908 	sub.w	r9, r4, #8
 80174f2:	f021 0503 	bic.w	r5, r1, #3
 80174f6:	d85c      	bhi.n	80175b2 <_realloc_r+0xe2>
 80174f8:	2210      	movs	r2, #16
 80174fa:	2300      	movs	r3, #0
 80174fc:	4616      	mov	r6, r2
 80174fe:	42be      	cmp	r6, r7
 8017500:	f0c0 809d 	bcc.w	801763e <_realloc_r+0x16e>
 8017504:	2b00      	cmp	r3, #0
 8017506:	f040 809a 	bne.w	801763e <_realloc_r+0x16e>
 801750a:	4295      	cmp	r5, r2
 801750c:	da5b      	bge.n	80175c6 <_realloc_r+0xf6>
 801750e:	4bbd      	ldr	r3, [pc, #756]	; (8017804 <_realloc_r+0x334>)
 8017510:	eb09 0005 	add.w	r0, r9, r5
 8017514:	f8d3 c008 	ldr.w	ip, [r3, #8]
 8017518:	4584      	cmp	ip, r0
 801751a:	f000 8097 	beq.w	801764c <_realloc_r+0x17c>
 801751e:	f8d0 c004 	ldr.w	ip, [r0, #4]
 8017522:	f02c 0301 	bic.w	r3, ip, #1
 8017526:	4403      	add	r3, r0
 8017528:	685b      	ldr	r3, [r3, #4]
 801752a:	07db      	lsls	r3, r3, #31
 801752c:	d461      	bmi.n	80175f2 <_realloc_r+0x122>
 801752e:	f02c 0c03 	bic.w	ip, ip, #3
 8017532:	eb05 030c 	add.w	r3, r5, ip
 8017536:	4293      	cmp	r3, r2
 8017538:	da40      	bge.n	80175bc <_realloc_r+0xec>
 801753a:	07cb      	lsls	r3, r1, #31
 801753c:	d410      	bmi.n	8017560 <_realloc_r+0x90>
 801753e:	f854 3c08 	ldr.w	r3, [r4, #-8]
 8017542:	eba9 0a03 	sub.w	sl, r9, r3
 8017546:	f8da 3004 	ldr.w	r3, [sl, #4]
 801754a:	f023 0103 	bic.w	r1, r3, #3
 801754e:	448c      	add	ip, r1
 8017550:	44ac      	add	ip, r5
 8017552:	4594      	cmp	ip, r2
 8017554:	f280 80fe 	bge.w	8017754 <_realloc_r+0x284>
 8017558:	186b      	adds	r3, r5, r1
 801755a:	4293      	cmp	r3, r2
 801755c:	f280 80d5 	bge.w	801770a <_realloc_r+0x23a>
 8017560:	4639      	mov	r1, r7
 8017562:	4640      	mov	r0, r8
 8017564:	f7fa fa96 	bl	8011a94 <_malloc_r>
 8017568:	4607      	mov	r7, r0
 801756a:	b1e0      	cbz	r0, 80175a6 <_realloc_r+0xd6>
 801756c:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8017570:	f1a0 0208 	sub.w	r2, r0, #8
 8017574:	f023 0301 	bic.w	r3, r3, #1
 8017578:	444b      	add	r3, r9
 801757a:	4293      	cmp	r3, r2
 801757c:	f000 80b4 	beq.w	80176e8 <_realloc_r+0x218>
 8017580:	1f2a      	subs	r2, r5, #4
 8017582:	2a24      	cmp	r2, #36	; 0x24
 8017584:	f200 80e2 	bhi.w	801774c <_realloc_r+0x27c>
 8017588:	2a13      	cmp	r2, #19
 801758a:	f200 80b3 	bhi.w	80176f4 <_realloc_r+0x224>
 801758e:	4603      	mov	r3, r0
 8017590:	4622      	mov	r2, r4
 8017592:	6811      	ldr	r1, [r2, #0]
 8017594:	6019      	str	r1, [r3, #0]
 8017596:	6851      	ldr	r1, [r2, #4]
 8017598:	6059      	str	r1, [r3, #4]
 801759a:	6892      	ldr	r2, [r2, #8]
 801759c:	609a      	str	r2, [r3, #8]
 801759e:	4621      	mov	r1, r4
 80175a0:	4640      	mov	r0, r8
 80175a2:	f7ff f865 	bl	8016670 <_free_r>
 80175a6:	4640      	mov	r0, r8
 80175a8:	f7fa fe02 	bl	80121b0 <__malloc_unlock>
 80175ac:	4638      	mov	r0, r7
 80175ae:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80175b2:	f026 0607 	bic.w	r6, r6, #7
 80175b6:	4632      	mov	r2, r6
 80175b8:	0ff3      	lsrs	r3, r6, #31
 80175ba:	e7a0      	b.n	80174fe <_realloc_r+0x2e>
 80175bc:	461d      	mov	r5, r3
 80175be:	e9d0 2302 	ldrd	r2, r3, [r0, #8]
 80175c2:	60d3      	str	r3, [r2, #12]
 80175c4:	609a      	str	r2, [r3, #8]
 80175c6:	1bab      	subs	r3, r5, r6
 80175c8:	2b0f      	cmp	r3, #15
 80175ca:	d822      	bhi.n	8017612 <_realloc_r+0x142>
 80175cc:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80175d0:	f003 0301 	and.w	r3, r3, #1
 80175d4:	432b      	orrs	r3, r5
 80175d6:	444d      	add	r5, r9
 80175d8:	f8c9 3004 	str.w	r3, [r9, #4]
 80175dc:	686b      	ldr	r3, [r5, #4]
 80175de:	f043 0301 	orr.w	r3, r3, #1
 80175e2:	606b      	str	r3, [r5, #4]
 80175e4:	4640      	mov	r0, r8
 80175e6:	4627      	mov	r7, r4
 80175e8:	f7fa fde2 	bl	80121b0 <__malloc_unlock>
 80175ec:	4638      	mov	r0, r7
 80175ee:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80175f2:	07c9      	lsls	r1, r1, #31
 80175f4:	d4b4      	bmi.n	8017560 <_realloc_r+0x90>
 80175f6:	f854 3c08 	ldr.w	r3, [r4, #-8]
 80175fa:	eba9 0a03 	sub.w	sl, r9, r3
 80175fe:	f8da 1004 	ldr.w	r1, [sl, #4]
 8017602:	f021 0103 	bic.w	r1, r1, #3
 8017606:	e7a7      	b.n	8017558 <_realloc_r+0x88>
 8017608:	4611      	mov	r1, r2
 801760a:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801760e:	f7fa ba41 	b.w	8011a94 <_malloc_r>
 8017612:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8017616:	444d      	add	r5, r9
 8017618:	f043 0301 	orr.w	r3, r3, #1
 801761c:	4640      	mov	r0, r8
 801761e:	f001 0101 	and.w	r1, r1, #1
 8017622:	4331      	orrs	r1, r6
 8017624:	f8c9 1004 	str.w	r1, [r9, #4]
 8017628:	eb09 0106 	add.w	r1, r9, r6
 801762c:	604b      	str	r3, [r1, #4]
 801762e:	3108      	adds	r1, #8
 8017630:	686b      	ldr	r3, [r5, #4]
 8017632:	f043 0301 	orr.w	r3, r3, #1
 8017636:	606b      	str	r3, [r5, #4]
 8017638:	f7ff f81a 	bl	8016670 <_free_r>
 801763c:	e7d2      	b.n	80175e4 <_realloc_r+0x114>
 801763e:	230c      	movs	r3, #12
 8017640:	2700      	movs	r7, #0
 8017642:	f8c8 3000 	str.w	r3, [r8]
 8017646:	4638      	mov	r0, r7
 8017648:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801764c:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8017650:	f020 0b03 	bic.w	fp, r0, #3
 8017654:	f106 0010 	add.w	r0, r6, #16
 8017658:	eb05 0c0b 	add.w	ip, r5, fp
 801765c:	4584      	cmp	ip, r0
 801765e:	f280 80b3 	bge.w	80177c8 <_realloc_r+0x2f8>
 8017662:	07c9      	lsls	r1, r1, #31
 8017664:	f53f af7c 	bmi.w	8017560 <_realloc_r+0x90>
 8017668:	f854 1c08 	ldr.w	r1, [r4, #-8]
 801766c:	eba9 0a01 	sub.w	sl, r9, r1
 8017670:	f8da 1004 	ldr.w	r1, [sl, #4]
 8017674:	f021 0103 	bic.w	r1, r1, #3
 8017678:	448b      	add	fp, r1
 801767a:	44ab      	add	fp, r5
 801767c:	4558      	cmp	r0, fp
 801767e:	f73f af6b 	bgt.w	8017558 <_realloc_r+0x88>
 8017682:	1f2a      	subs	r2, r5, #4
 8017684:	4657      	mov	r7, sl
 8017686:	f8da 100c 	ldr.w	r1, [sl, #12]
 801768a:	f857 0f08 	ldr.w	r0, [r7, #8]!
 801768e:	2a24      	cmp	r2, #36	; 0x24
 8017690:	60c1      	str	r1, [r0, #12]
 8017692:	6088      	str	r0, [r1, #8]
 8017694:	f200 80db 	bhi.w	801784e <_realloc_r+0x37e>
 8017698:	2a13      	cmp	r2, #19
 801769a:	f240 80d6 	bls.w	801784a <_realloc_r+0x37a>
 801769e:	6821      	ldr	r1, [r4, #0]
 80176a0:	2a1b      	cmp	r2, #27
 80176a2:	f8ca 1008 	str.w	r1, [sl, #8]
 80176a6:	6861      	ldr	r1, [r4, #4]
 80176a8:	f8ca 100c 	str.w	r1, [sl, #12]
 80176ac:	f200 80e0 	bhi.w	8017870 <_realloc_r+0x3a0>
 80176b0:	3408      	adds	r4, #8
 80176b2:	f10a 0210 	add.w	r2, sl, #16
 80176b6:	6821      	ldr	r1, [r4, #0]
 80176b8:	6011      	str	r1, [r2, #0]
 80176ba:	6861      	ldr	r1, [r4, #4]
 80176bc:	6051      	str	r1, [r2, #4]
 80176be:	68a1      	ldr	r1, [r4, #8]
 80176c0:	6091      	str	r1, [r2, #8]
 80176c2:	ebab 0206 	sub.w	r2, fp, r6
 80176c6:	eb0a 0106 	add.w	r1, sl, r6
 80176ca:	4640      	mov	r0, r8
 80176cc:	f042 0201 	orr.w	r2, r2, #1
 80176d0:	6099      	str	r1, [r3, #8]
 80176d2:	604a      	str	r2, [r1, #4]
 80176d4:	f8da 3004 	ldr.w	r3, [sl, #4]
 80176d8:	f003 0301 	and.w	r3, r3, #1
 80176dc:	431e      	orrs	r6, r3
 80176de:	f8ca 6004 	str.w	r6, [sl, #4]
 80176e2:	f7fa fd65 	bl	80121b0 <__malloc_unlock>
 80176e6:	e781      	b.n	80175ec <_realloc_r+0x11c>
 80176e8:	f850 3c04 	ldr.w	r3, [r0, #-4]
 80176ec:	f023 0303 	bic.w	r3, r3, #3
 80176f0:	441d      	add	r5, r3
 80176f2:	e768      	b.n	80175c6 <_realloc_r+0xf6>
 80176f4:	6823      	ldr	r3, [r4, #0]
 80176f6:	2a1b      	cmp	r2, #27
 80176f8:	6003      	str	r3, [r0, #0]
 80176fa:	6863      	ldr	r3, [r4, #4]
 80176fc:	6043      	str	r3, [r0, #4]
 80176fe:	d84e      	bhi.n	801779e <_realloc_r+0x2ce>
 8017700:	f104 0208 	add.w	r2, r4, #8
 8017704:	f100 0308 	add.w	r3, r0, #8
 8017708:	e743      	b.n	8017592 <_realloc_r+0xc2>
 801770a:	1f2a      	subs	r2, r5, #4
 801770c:	4657      	mov	r7, sl
 801770e:	f8da 100c 	ldr.w	r1, [sl, #12]
 8017712:	f857 0f08 	ldr.w	r0, [r7, #8]!
 8017716:	2a24      	cmp	r2, #36	; 0x24
 8017718:	60c1      	str	r1, [r0, #12]
 801771a:	6088      	str	r0, [r1, #8]
 801771c:	d84c      	bhi.n	80177b8 <_realloc_r+0x2e8>
 801771e:	2a13      	cmp	r2, #19
 8017720:	d948      	bls.n	80177b4 <_realloc_r+0x2e4>
 8017722:	6821      	ldr	r1, [r4, #0]
 8017724:	2a1b      	cmp	r2, #27
 8017726:	f8ca 1008 	str.w	r1, [sl, #8]
 801772a:	6861      	ldr	r1, [r4, #4]
 801772c:	f8ca 100c 	str.w	r1, [sl, #12]
 8017730:	d86a      	bhi.n	8017808 <_realloc_r+0x338>
 8017732:	3408      	adds	r4, #8
 8017734:	f10a 0210 	add.w	r2, sl, #16
 8017738:	461d      	mov	r5, r3
 801773a:	6823      	ldr	r3, [r4, #0]
 801773c:	46d1      	mov	r9, sl
 801773e:	6013      	str	r3, [r2, #0]
 8017740:	6863      	ldr	r3, [r4, #4]
 8017742:	6053      	str	r3, [r2, #4]
 8017744:	68a3      	ldr	r3, [r4, #8]
 8017746:	463c      	mov	r4, r7
 8017748:	6093      	str	r3, [r2, #8]
 801774a:	e73c      	b.n	80175c6 <_realloc_r+0xf6>
 801774c:	4621      	mov	r1, r4
 801774e:	f7fa fc5b 	bl	8012008 <memmove>
 8017752:	e724      	b.n	801759e <_realloc_r+0xce>
 8017754:	e9d0 1302 	ldrd	r1, r3, [r0, #8]
 8017758:	1f2a      	subs	r2, r5, #4
 801775a:	4657      	mov	r7, sl
 801775c:	60cb      	str	r3, [r1, #12]
 801775e:	6099      	str	r1, [r3, #8]
 8017760:	2a24      	cmp	r2, #36	; 0x24
 8017762:	f8da 300c 	ldr.w	r3, [sl, #12]
 8017766:	f857 1f08 	ldr.w	r1, [r7, #8]!
 801776a:	60cb      	str	r3, [r1, #12]
 801776c:	6099      	str	r1, [r3, #8]
 801776e:	d841      	bhi.n	80177f4 <_realloc_r+0x324>
 8017770:	2a13      	cmp	r2, #19
 8017772:	d93d      	bls.n	80177f0 <_realloc_r+0x320>
 8017774:	6823      	ldr	r3, [r4, #0]
 8017776:	2a1b      	cmp	r2, #27
 8017778:	f8ca 3008 	str.w	r3, [sl, #8]
 801777c:	6863      	ldr	r3, [r4, #4]
 801777e:	f8ca 300c 	str.w	r3, [sl, #12]
 8017782:	d856      	bhi.n	8017832 <_realloc_r+0x362>
 8017784:	3408      	adds	r4, #8
 8017786:	f10a 0310 	add.w	r3, sl, #16
 801778a:	6822      	ldr	r2, [r4, #0]
 801778c:	4665      	mov	r5, ip
 801778e:	46d1      	mov	r9, sl
 8017790:	601a      	str	r2, [r3, #0]
 8017792:	6862      	ldr	r2, [r4, #4]
 8017794:	605a      	str	r2, [r3, #4]
 8017796:	68a2      	ldr	r2, [r4, #8]
 8017798:	463c      	mov	r4, r7
 801779a:	609a      	str	r2, [r3, #8]
 801779c:	e713      	b.n	80175c6 <_realloc_r+0xf6>
 801779e:	68a3      	ldr	r3, [r4, #8]
 80177a0:	2a24      	cmp	r2, #36	; 0x24
 80177a2:	6083      	str	r3, [r0, #8]
 80177a4:	68e3      	ldr	r3, [r4, #12]
 80177a6:	60c3      	str	r3, [r0, #12]
 80177a8:	d03a      	beq.n	8017820 <_realloc_r+0x350>
 80177aa:	f104 0210 	add.w	r2, r4, #16
 80177ae:	f100 0310 	add.w	r3, r0, #16
 80177b2:	e6ee      	b.n	8017592 <_realloc_r+0xc2>
 80177b4:	463a      	mov	r2, r7
 80177b6:	e7bf      	b.n	8017738 <_realloc_r+0x268>
 80177b8:	4621      	mov	r1, r4
 80177ba:	4638      	mov	r0, r7
 80177bc:	461d      	mov	r5, r3
 80177be:	46d1      	mov	r9, sl
 80177c0:	463c      	mov	r4, r7
 80177c2:	f7fa fc21 	bl	8012008 <memmove>
 80177c6:	e6fe      	b.n	80175c6 <_realloc_r+0xf6>
 80177c8:	eb09 0206 	add.w	r2, r9, r6
 80177cc:	ebac 0c06 	sub.w	ip, ip, r6
 80177d0:	4640      	mov	r0, r8
 80177d2:	4627      	mov	r7, r4
 80177d4:	609a      	str	r2, [r3, #8]
 80177d6:	f04c 0301 	orr.w	r3, ip, #1
 80177da:	6053      	str	r3, [r2, #4]
 80177dc:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80177e0:	f003 0301 	and.w	r3, r3, #1
 80177e4:	431e      	orrs	r6, r3
 80177e6:	f844 6c04 	str.w	r6, [r4, #-4]
 80177ea:	f7fa fce1 	bl	80121b0 <__malloc_unlock>
 80177ee:	e6fd      	b.n	80175ec <_realloc_r+0x11c>
 80177f0:	463b      	mov	r3, r7
 80177f2:	e7ca      	b.n	801778a <_realloc_r+0x2ba>
 80177f4:	4621      	mov	r1, r4
 80177f6:	4638      	mov	r0, r7
 80177f8:	4665      	mov	r5, ip
 80177fa:	46d1      	mov	r9, sl
 80177fc:	463c      	mov	r4, r7
 80177fe:	f7fa fc03 	bl	8012008 <memmove>
 8017802:	e6e0      	b.n	80175c6 <_realloc_r+0xf6>
 8017804:	20000690 	.word	0x20000690
 8017808:	68a1      	ldr	r1, [r4, #8]
 801780a:	2a24      	cmp	r2, #36	; 0x24
 801780c:	f8ca 1010 	str.w	r1, [sl, #16]
 8017810:	68e1      	ldr	r1, [r4, #12]
 8017812:	f8ca 1014 	str.w	r1, [sl, #20]
 8017816:	d020      	beq.n	801785a <_realloc_r+0x38a>
 8017818:	3410      	adds	r4, #16
 801781a:	f10a 0218 	add.w	r2, sl, #24
 801781e:	e78b      	b.n	8017738 <_realloc_r+0x268>
 8017820:	6923      	ldr	r3, [r4, #16]
 8017822:	f104 0218 	add.w	r2, r4, #24
 8017826:	6103      	str	r3, [r0, #16]
 8017828:	6963      	ldr	r3, [r4, #20]
 801782a:	6143      	str	r3, [r0, #20]
 801782c:	f100 0318 	add.w	r3, r0, #24
 8017830:	e6af      	b.n	8017592 <_realloc_r+0xc2>
 8017832:	68a3      	ldr	r3, [r4, #8]
 8017834:	2a24      	cmp	r2, #36	; 0x24
 8017836:	f8ca 3010 	str.w	r3, [sl, #16]
 801783a:	68e3      	ldr	r3, [r4, #12]
 801783c:	f8ca 3014 	str.w	r3, [sl, #20]
 8017840:	d022      	beq.n	8017888 <_realloc_r+0x3b8>
 8017842:	3410      	adds	r4, #16
 8017844:	f10a 0318 	add.w	r3, sl, #24
 8017848:	e79f      	b.n	801778a <_realloc_r+0x2ba>
 801784a:	463a      	mov	r2, r7
 801784c:	e733      	b.n	80176b6 <_realloc_r+0x1e6>
 801784e:	4621      	mov	r1, r4
 8017850:	4638      	mov	r0, r7
 8017852:	f7fa fbd9 	bl	8012008 <memmove>
 8017856:	4b17      	ldr	r3, [pc, #92]	; (80178b4 <_realloc_r+0x3e4>)
 8017858:	e733      	b.n	80176c2 <_realloc_r+0x1f2>
 801785a:	6922      	ldr	r2, [r4, #16]
 801785c:	3418      	adds	r4, #24
 801785e:	f8ca 2018 	str.w	r2, [sl, #24]
 8017862:	f854 2c04 	ldr.w	r2, [r4, #-4]
 8017866:	f8ca 201c 	str.w	r2, [sl, #28]
 801786a:	f10a 0220 	add.w	r2, sl, #32
 801786e:	e763      	b.n	8017738 <_realloc_r+0x268>
 8017870:	68a1      	ldr	r1, [r4, #8]
 8017872:	2a24      	cmp	r2, #36	; 0x24
 8017874:	f8ca 1010 	str.w	r1, [sl, #16]
 8017878:	68e1      	ldr	r1, [r4, #12]
 801787a:	f8ca 1014 	str.w	r1, [sl, #20]
 801787e:	d00e      	beq.n	801789e <_realloc_r+0x3ce>
 8017880:	3410      	adds	r4, #16
 8017882:	f10a 0218 	add.w	r2, sl, #24
 8017886:	e716      	b.n	80176b6 <_realloc_r+0x1e6>
 8017888:	6923      	ldr	r3, [r4, #16]
 801788a:	3418      	adds	r4, #24
 801788c:	f8ca 3018 	str.w	r3, [sl, #24]
 8017890:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8017894:	f8ca 301c 	str.w	r3, [sl, #28]
 8017898:	f10a 0320 	add.w	r3, sl, #32
 801789c:	e775      	b.n	801778a <_realloc_r+0x2ba>
 801789e:	6922      	ldr	r2, [r4, #16]
 80178a0:	3418      	adds	r4, #24
 80178a2:	f8ca 2018 	str.w	r2, [sl, #24]
 80178a6:	f854 2c04 	ldr.w	r2, [r4, #-4]
 80178aa:	f8ca 201c 	str.w	r2, [sl, #28]
 80178ae:	f10a 0220 	add.w	r2, sl, #32
 80178b2:	e700      	b.n	80176b6 <_realloc_r+0x1e6>
 80178b4:	20000690 	.word	0x20000690

080178b8 <frexp>:
 80178b8:	b538      	push	{r3, r4, r5, lr}
 80178ba:	ec53 2b10 	vmov	r2, r3, d0
 80178be:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80178c2:	4d15      	ldr	r5, [pc, #84]	; (8017918 <frexp+0x60>)
 80178c4:	4604      	mov	r4, r0
 80178c6:	2000      	movs	r0, #0
 80178c8:	42a9      	cmp	r1, r5
 80178ca:	6020      	str	r0, [r4, #0]
 80178cc:	dc20      	bgt.n	8017910 <frexp+0x58>
 80178ce:	ee10 5a10 	vmov	r5, s0
 80178d2:	430d      	orrs	r5, r1
 80178d4:	d01c      	beq.n	8017910 <frexp+0x58>
 80178d6:	4d11      	ldr	r5, [pc, #68]	; (801791c <frexp+0x64>)
 80178d8:	469c      	mov	ip, r3
 80178da:	401d      	ands	r5, r3
 80178dc:	b965      	cbnz	r5, 80178f8 <frexp+0x40>
 80178de:	4619      	mov	r1, r3
 80178e0:	2200      	movs	r2, #0
 80178e2:	ee10 0a10 	vmov	r0, s0
 80178e6:	4b0e      	ldr	r3, [pc, #56]	; (8017920 <frexp+0x68>)
 80178e8:	f7e8 fe8e 	bl	8000608 <__aeabi_dmul>
 80178ec:	4602      	mov	r2, r0
 80178ee:	468c      	mov	ip, r1
 80178f0:	f06f 0035 	mvn.w	r0, #53	; 0x35
 80178f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80178f8:	1509      	asrs	r1, r1, #20
 80178fa:	f2a1 31fe 	subw	r1, r1, #1022	; 0x3fe
 80178fe:	4401      	add	r1, r0
 8017900:	6021      	str	r1, [r4, #0]
 8017902:	4908      	ldr	r1, [pc, #32]	; (8017924 <frexp+0x6c>)
 8017904:	ea0c 0101 	and.w	r1, ip, r1
 8017908:	f041 537f 	orr.w	r3, r1, #1069547520	; 0x3fc00000
 801790c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8017910:	ec43 2b10 	vmov	d0, r2, r3
 8017914:	bd38      	pop	{r3, r4, r5, pc}
 8017916:	bf00      	nop
 8017918:	7fefffff 	.word	0x7fefffff
 801791c:	7ff00000 	.word	0x7ff00000
 8017920:	43500000 	.word	0x43500000
 8017924:	800fffff 	.word	0x800fffff

08017928 <raise>:
 8017928:	b538      	push	{r3, r4, r5, lr}
 801792a:	281f      	cmp	r0, #31
 801792c:	4b14      	ldr	r3, [pc, #80]	; (8017980 <raise+0x58>)
 801792e:	681d      	ldr	r5, [r3, #0]
 8017930:	d820      	bhi.n	8017974 <raise+0x4c>
 8017932:	f8d5 22dc 	ldr.w	r2, [r5, #732]	; 0x2dc
 8017936:	4604      	mov	r4, r0
 8017938:	b162      	cbz	r2, 8017954 <raise+0x2c>
 801793a:	f852 3020 	ldr.w	r3, [r2, r0, lsl #2]
 801793e:	b14b      	cbz	r3, 8017954 <raise+0x2c>
 8017940:	2b01      	cmp	r3, #1
 8017942:	d015      	beq.n	8017970 <raise+0x48>
 8017944:	1c59      	adds	r1, r3, #1
 8017946:	d00f      	beq.n	8017968 <raise+0x40>
 8017948:	2500      	movs	r5, #0
 801794a:	f842 5020 	str.w	r5, [r2, r0, lsl #2]
 801794e:	4798      	blx	r3
 8017950:	4628      	mov	r0, r5
 8017952:	bd38      	pop	{r3, r4, r5, pc}
 8017954:	4628      	mov	r0, r5
 8017956:	f000 f82b 	bl	80179b0 <_getpid_r>
 801795a:	4622      	mov	r2, r4
 801795c:	4601      	mov	r1, r0
 801795e:	4628      	mov	r0, r5
 8017960:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017964:	f000 b80e 	b.w	8017984 <_kill_r>
 8017968:	2316      	movs	r3, #22
 801796a:	2001      	movs	r0, #1
 801796c:	602b      	str	r3, [r5, #0]
 801796e:	bd38      	pop	{r3, r4, r5, pc}
 8017970:	2000      	movs	r0, #0
 8017972:	bd38      	pop	{r3, r4, r5, pc}
 8017974:	2316      	movs	r3, #22
 8017976:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801797a:	602b      	str	r3, [r5, #0]
 801797c:	bd38      	pop	{r3, r4, r5, pc}
 801797e:	bf00      	nop
 8017980:	20000260 	.word	0x20000260

08017984 <_kill_r>:
 8017984:	b570      	push	{r4, r5, r6, lr}
 8017986:	460c      	mov	r4, r1
 8017988:	4603      	mov	r3, r0
 801798a:	4d08      	ldr	r5, [pc, #32]	; (80179ac <_kill_r+0x28>)
 801798c:	2600      	movs	r6, #0
 801798e:	4620      	mov	r0, r4
 8017990:	4611      	mov	r1, r2
 8017992:	461c      	mov	r4, r3
 8017994:	602e      	str	r6, [r5, #0]
 8017996:	f000 fb11 	bl	8017fbc <_kill>
 801799a:	1c43      	adds	r3, r0, #1
 801799c:	d000      	beq.n	80179a0 <_kill_r+0x1c>
 801799e:	bd70      	pop	{r4, r5, r6, pc}
 80179a0:	682b      	ldr	r3, [r5, #0]
 80179a2:	2b00      	cmp	r3, #0
 80179a4:	d0fb      	beq.n	801799e <_kill_r+0x1a>
 80179a6:	6023      	str	r3, [r4, #0]
 80179a8:	bd70      	pop	{r4, r5, r6, pc}
 80179aa:	bf00      	nop
 80179ac:	200056c8 	.word	0x200056c8

080179b0 <_getpid_r>:
 80179b0:	f000 baf4 	b.w	8017f9c <_getpid>

080179b4 <__sread>:
 80179b4:	b510      	push	{r4, lr}
 80179b6:	460c      	mov	r4, r1
 80179b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80179bc:	f000 fac8 	bl	8017f50 <_read_r>
 80179c0:	2800      	cmp	r0, #0
 80179c2:	db03      	blt.n	80179cc <__sread+0x18>
 80179c4:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80179c6:	4403      	add	r3, r0
 80179c8:	6523      	str	r3, [r4, #80]	; 0x50
 80179ca:	bd10      	pop	{r4, pc}
 80179cc:	89a3      	ldrh	r3, [r4, #12]
 80179ce:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80179d2:	81a3      	strh	r3, [r4, #12]
 80179d4:	bd10      	pop	{r4, pc}
 80179d6:	bf00      	nop

080179d8 <__swrite>:
 80179d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80179dc:	460c      	mov	r4, r1
 80179de:	f9b1 100c 	ldrsh.w	r1, [r1, #12]
 80179e2:	461f      	mov	r7, r3
 80179e4:	4605      	mov	r5, r0
 80179e6:	05cb      	lsls	r3, r1, #23
 80179e8:	4616      	mov	r6, r2
 80179ea:	d40b      	bmi.n	8017a04 <__swrite+0x2c>
 80179ec:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
 80179f0:	463b      	mov	r3, r7
 80179f2:	4632      	mov	r2, r6
 80179f4:	4628      	mov	r0, r5
 80179f6:	81a1      	strh	r1, [r4, #12]
 80179f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80179fc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8017a00:	f000 b956 	b.w	8017cb0 <_write_r>
 8017a04:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8017a08:	2302      	movs	r3, #2
 8017a0a:	2200      	movs	r2, #0
 8017a0c:	f000 fa8a 	bl	8017f24 <_lseek_r>
 8017a10:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
 8017a14:	e7ea      	b.n	80179ec <__swrite+0x14>
 8017a16:	bf00      	nop

08017a18 <__sseek>:
 8017a18:	b510      	push	{r4, lr}
 8017a1a:	460c      	mov	r4, r1
 8017a1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017a20:	f000 fa80 	bl	8017f24 <_lseek_r>
 8017a24:	1c42      	adds	r2, r0, #1
 8017a26:	89a3      	ldrh	r3, [r4, #12]
 8017a28:	d004      	beq.n	8017a34 <__sseek+0x1c>
 8017a2a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8017a2e:	6520      	str	r0, [r4, #80]	; 0x50
 8017a30:	81a3      	strh	r3, [r4, #12]
 8017a32:	bd10      	pop	{r4, pc}
 8017a34:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8017a38:	81a3      	strh	r3, [r4, #12]
 8017a3a:	bd10      	pop	{r4, pc}

08017a3c <__sclose>:
 8017a3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017a40:	f000 b9ca 	b.w	8017dd8 <_close_r>

08017a44 <strncpy>:
 8017a44:	b530      	push	{r4, r5, lr}
 8017a46:	ea40 0401 	orr.w	r4, r0, r1
 8017a4a:	07a3      	lsls	r3, r4, #30
 8017a4c:	d101      	bne.n	8017a52 <strncpy+0xe>
 8017a4e:	2a03      	cmp	r2, #3
 8017a50:	d80f      	bhi.n	8017a72 <strncpy+0x2e>
 8017a52:	4684      	mov	ip, r0
 8017a54:	f101 3eff 	add.w	lr, r1, #4294967295	; 0xffffffff
 8017a58:	e007      	b.n	8017a6a <strncpy+0x26>
 8017a5a:	f81e 1f01 	ldrb.w	r1, [lr, #1]!
 8017a5e:	1e54      	subs	r4, r2, #1
 8017a60:	f803 1b01 	strb.w	r1, [r3], #1
 8017a64:	b1c1      	cbz	r1, 8017a98 <strncpy+0x54>
 8017a66:	4622      	mov	r2, r4
 8017a68:	469c      	mov	ip, r3
 8017a6a:	4663      	mov	r3, ip
 8017a6c:	2a00      	cmp	r2, #0
 8017a6e:	d1f4      	bne.n	8017a5a <strncpy+0x16>
 8017a70:	bd30      	pop	{r4, r5, pc}
 8017a72:	460b      	mov	r3, r1
 8017a74:	4684      	mov	ip, r0
 8017a76:	4619      	mov	r1, r3
 8017a78:	f853 5b04 	ldr.w	r5, [r3], #4
 8017a7c:	f1a5 3401 	sub.w	r4, r5, #16843009	; 0x1010101
 8017a80:	ea24 0405 	bic.w	r4, r4, r5
 8017a84:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
 8017a88:	d1e4      	bne.n	8017a54 <strncpy+0x10>
 8017a8a:	3a04      	subs	r2, #4
 8017a8c:	4619      	mov	r1, r3
 8017a8e:	f84c 5b04 	str.w	r5, [ip], #4
 8017a92:	2a03      	cmp	r2, #3
 8017a94:	d8ef      	bhi.n	8017a76 <strncpy+0x32>
 8017a96:	e7dd      	b.n	8017a54 <strncpy+0x10>
 8017a98:	2c00      	cmp	r4, #0
 8017a9a:	d0e9      	beq.n	8017a70 <strncpy+0x2c>
 8017a9c:	4462      	add	r2, ip
 8017a9e:	f803 1b01 	strb.w	r1, [r3], #1
 8017aa2:	4293      	cmp	r3, r2
 8017aa4:	d1fb      	bne.n	8017a9e <strncpy+0x5a>
 8017aa6:	bd30      	pop	{r4, r5, pc}

08017aa8 <__ssprint_r>:
 8017aa8:	6893      	ldr	r3, [r2, #8]
 8017aaa:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017aae:	4691      	mov	r9, r2
 8017ab0:	b083      	sub	sp, #12
 8017ab2:	2b00      	cmp	r3, #0
 8017ab4:	d071      	beq.n	8017b9a <__ssprint_r+0xf2>
 8017ab6:	6817      	ldr	r7, [r2, #0]
 8017ab8:	4680      	mov	r8, r0
 8017aba:	460c      	mov	r4, r1
 8017abc:	6808      	ldr	r0, [r1, #0]
 8017abe:	688d      	ldr	r5, [r1, #8]
 8017ac0:	3708      	adds	r7, #8
 8017ac2:	e047      	b.n	8017b54 <__ssprint_r+0xac>
 8017ac4:	f8b4 c00c 	ldrh.w	ip, [r4, #12]
 8017ac8:	f41c 6f90 	tst.w	ip, #1152	; 0x480
 8017acc:	d030      	beq.n	8017b30 <__ssprint_r+0x88>
 8017ace:	e9d4 1304 	ldrd	r1, r3, [r4, #16]
 8017ad2:	eb13 0343 	adds.w	r3, r3, r3, lsl #1
 8017ad6:	eba0 0501 	sub.w	r5, r0, r1
 8017ada:	bf48      	it	mi
 8017adc:	3301      	addmi	r3, #1
 8017ade:	19aa      	adds	r2, r5, r6
 8017ae0:	ea4f 0a63 	mov.w	sl, r3, asr #1
 8017ae4:	4613      	mov	r3, r2
 8017ae6:	3301      	adds	r3, #1
 8017ae8:	4652      	mov	r2, sl
 8017aea:	4553      	cmp	r3, sl
 8017aec:	d901      	bls.n	8017af2 <__ssprint_r+0x4a>
 8017aee:	469a      	mov	sl, r3
 8017af0:	461a      	mov	r2, r3
 8017af2:	f41c 6f80 	tst.w	ip, #1024	; 0x400
 8017af6:	d037      	beq.n	8017b68 <__ssprint_r+0xc0>
 8017af8:	4611      	mov	r1, r2
 8017afa:	4640      	mov	r0, r8
 8017afc:	f7f9 ffca 	bl	8011a94 <_malloc_r>
 8017b00:	2800      	cmp	r0, #0
 8017b02:	d03b      	beq.n	8017b7c <__ssprint_r+0xd4>
 8017b04:	462a      	mov	r2, r5
 8017b06:	6921      	ldr	r1, [r4, #16]
 8017b08:	9001      	str	r0, [sp, #4]
 8017b0a:	f7e9 fa75 	bl	8000ff8 <memcpy>
 8017b0e:	89a2      	ldrh	r2, [r4, #12]
 8017b10:	9b01      	ldr	r3, [sp, #4]
 8017b12:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8017b16:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8017b1a:	81a2      	strh	r2, [r4, #12]
 8017b1c:	1958      	adds	r0, r3, r5
 8017b1e:	ebaa 0505 	sub.w	r5, sl, r5
 8017b22:	f8c4 a014 	str.w	sl, [r4, #20]
 8017b26:	46b2      	mov	sl, r6
 8017b28:	60a5      	str	r5, [r4, #8]
 8017b2a:	4635      	mov	r5, r6
 8017b2c:	6123      	str	r3, [r4, #16]
 8017b2e:	6020      	str	r0, [r4, #0]
 8017b30:	4659      	mov	r1, fp
 8017b32:	4652      	mov	r2, sl
 8017b34:	f7fa fa68 	bl	8012008 <memmove>
 8017b38:	68a0      	ldr	r0, [r4, #8]
 8017b3a:	f8d9 1008 	ldr.w	r1, [r9, #8]
 8017b3e:	6823      	ldr	r3, [r4, #0]
 8017b40:	1b45      	subs	r5, r0, r5
 8017b42:	1b8e      	subs	r6, r1, r6
 8017b44:	eb03 000a 	add.w	r0, r3, sl
 8017b48:	60a5      	str	r5, [r4, #8]
 8017b4a:	6020      	str	r0, [r4, #0]
 8017b4c:	f8c9 6008 	str.w	r6, [r9, #8]
 8017b50:	b31e      	cbz	r6, 8017b9a <__ssprint_r+0xf2>
 8017b52:	3708      	adds	r7, #8
 8017b54:	e957 b602 	ldrd	fp, r6, [r7, #-8]
 8017b58:	2e00      	cmp	r6, #0
 8017b5a:	d0fa      	beq.n	8017b52 <__ssprint_r+0xaa>
 8017b5c:	42b5      	cmp	r5, r6
 8017b5e:	46aa      	mov	sl, r5
 8017b60:	d9b0      	bls.n	8017ac4 <__ssprint_r+0x1c>
 8017b62:	4635      	mov	r5, r6
 8017b64:	46b2      	mov	sl, r6
 8017b66:	e7e3      	b.n	8017b30 <__ssprint_r+0x88>
 8017b68:	4640      	mov	r0, r8
 8017b6a:	f7ff fcb1 	bl	80174d0 <_realloc_r>
 8017b6e:	4603      	mov	r3, r0
 8017b70:	2800      	cmp	r0, #0
 8017b72:	d1d3      	bne.n	8017b1c <__ssprint_r+0x74>
 8017b74:	6921      	ldr	r1, [r4, #16]
 8017b76:	4640      	mov	r0, r8
 8017b78:	f7fe fd7a 	bl	8016670 <_free_r>
 8017b7c:	230c      	movs	r3, #12
 8017b7e:	2200      	movs	r2, #0
 8017b80:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8017b84:	f8c8 3000 	str.w	r3, [r8]
 8017b88:	89a3      	ldrh	r3, [r4, #12]
 8017b8a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8017b8e:	81a3      	strh	r3, [r4, #12]
 8017b90:	e9c9 2201 	strd	r2, r2, [r9, #4]
 8017b94:	b003      	add	sp, #12
 8017b96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017b9a:	2300      	movs	r3, #0
 8017b9c:	4618      	mov	r0, r3
 8017b9e:	f8c9 3004 	str.w	r3, [r9, #4]
 8017ba2:	b003      	add	sp, #12
 8017ba4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08017ba8 <__swbuf_r>:
 8017ba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017baa:	460d      	mov	r5, r1
 8017bac:	4606      	mov	r6, r0
 8017bae:	4614      	mov	r4, r2
 8017bb0:	b110      	cbz	r0, 8017bb8 <__swbuf_r+0x10>
 8017bb2:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8017bb4:	2b00      	cmp	r3, #0
 8017bb6:	d043      	beq.n	8017c40 <__swbuf_r+0x98>
 8017bb8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8017bbc:	69a3      	ldr	r3, [r4, #24]
 8017bbe:	0717      	lsls	r7, r2, #28
 8017bc0:	b290      	uxth	r0, r2
 8017bc2:	60a3      	str	r3, [r4, #8]
 8017bc4:	d51b      	bpl.n	8017bfe <__swbuf_r+0x56>
 8017bc6:	6923      	ldr	r3, [r4, #16]
 8017bc8:	b1cb      	cbz	r3, 8017bfe <__swbuf_r+0x56>
 8017bca:	b2ed      	uxtb	r5, r5
 8017bcc:	0481      	lsls	r1, r0, #18
 8017bce:	462f      	mov	r7, r5
 8017bd0:	d522      	bpl.n	8017c18 <__swbuf_r+0x70>
 8017bd2:	6822      	ldr	r2, [r4, #0]
 8017bd4:	6961      	ldr	r1, [r4, #20]
 8017bd6:	1ad3      	subs	r3, r2, r3
 8017bd8:	4299      	cmp	r1, r3
 8017bda:	dd29      	ble.n	8017c30 <__swbuf_r+0x88>
 8017bdc:	3301      	adds	r3, #1
 8017bde:	68a1      	ldr	r1, [r4, #8]
 8017be0:	3901      	subs	r1, #1
 8017be2:	60a1      	str	r1, [r4, #8]
 8017be4:	1c51      	adds	r1, r2, #1
 8017be6:	6021      	str	r1, [r4, #0]
 8017be8:	7015      	strb	r5, [r2, #0]
 8017bea:	6962      	ldr	r2, [r4, #20]
 8017bec:	429a      	cmp	r2, r3
 8017bee:	d02a      	beq.n	8017c46 <__swbuf_r+0x9e>
 8017bf0:	2d0a      	cmp	r5, #10
 8017bf2:	d102      	bne.n	8017bfa <__swbuf_r+0x52>
 8017bf4:	89a3      	ldrh	r3, [r4, #12]
 8017bf6:	07db      	lsls	r3, r3, #31
 8017bf8:	d425      	bmi.n	8017c46 <__swbuf_r+0x9e>
 8017bfa:	4638      	mov	r0, r7
 8017bfc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017bfe:	4621      	mov	r1, r4
 8017c00:	4630      	mov	r0, r6
 8017c02:	f7fd fa19 	bl	8015038 <__swsetup_r>
 8017c06:	bb20      	cbnz	r0, 8017c52 <__swbuf_r+0xaa>
 8017c08:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8017c0c:	b2ed      	uxtb	r5, r5
 8017c0e:	6923      	ldr	r3, [r4, #16]
 8017c10:	b290      	uxth	r0, r2
 8017c12:	462f      	mov	r7, r5
 8017c14:	0481      	lsls	r1, r0, #18
 8017c16:	d4dc      	bmi.n	8017bd2 <__swbuf_r+0x2a>
 8017c18:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8017c1c:	6961      	ldr	r1, [r4, #20]
 8017c1e:	81a2      	strh	r2, [r4, #12]
 8017c20:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8017c22:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8017c26:	6662      	str	r2, [r4, #100]	; 0x64
 8017c28:	6822      	ldr	r2, [r4, #0]
 8017c2a:	1ad3      	subs	r3, r2, r3
 8017c2c:	4299      	cmp	r1, r3
 8017c2e:	dcd5      	bgt.n	8017bdc <__swbuf_r+0x34>
 8017c30:	4621      	mov	r1, r4
 8017c32:	4630      	mov	r0, r6
 8017c34:	f7fe fb6a 	bl	801630c <_fflush_r>
 8017c38:	b958      	cbnz	r0, 8017c52 <__swbuf_r+0xaa>
 8017c3a:	6822      	ldr	r2, [r4, #0]
 8017c3c:	2301      	movs	r3, #1
 8017c3e:	e7ce      	b.n	8017bde <__swbuf_r+0x36>
 8017c40:	f7fe fb98 	bl	8016374 <__sinit>
 8017c44:	e7b8      	b.n	8017bb8 <__swbuf_r+0x10>
 8017c46:	4621      	mov	r1, r4
 8017c48:	4630      	mov	r0, r6
 8017c4a:	f7fe fb5f 	bl	801630c <_fflush_r>
 8017c4e:	2800      	cmp	r0, #0
 8017c50:	d0d3      	beq.n	8017bfa <__swbuf_r+0x52>
 8017c52:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8017c56:	e7d0      	b.n	8017bfa <__swbuf_r+0x52>

08017c58 <_wcrtomb_r>:
 8017c58:	b570      	push	{r4, r5, r6, lr}
 8017c5a:	4605      	mov	r5, r0
 8017c5c:	b084      	sub	sp, #16
 8017c5e:	461c      	mov	r4, r3
 8017c60:	b139      	cbz	r1, 8017c72 <_wcrtomb_r+0x1a>
 8017c62:	4e0b      	ldr	r6, [pc, #44]	; (8017c90 <_wcrtomb_r+0x38>)
 8017c64:	f8d6 60e0 	ldr.w	r6, [r6, #224]	; 0xe0
 8017c68:	47b0      	blx	r6
 8017c6a:	1c43      	adds	r3, r0, #1
 8017c6c:	d009      	beq.n	8017c82 <_wcrtomb_r+0x2a>
 8017c6e:	b004      	add	sp, #16
 8017c70:	bd70      	pop	{r4, r5, r6, pc}
 8017c72:	460a      	mov	r2, r1
 8017c74:	4906      	ldr	r1, [pc, #24]	; (8017c90 <_wcrtomb_r+0x38>)
 8017c76:	f8d1 60e0 	ldr.w	r6, [r1, #224]	; 0xe0
 8017c7a:	a901      	add	r1, sp, #4
 8017c7c:	47b0      	blx	r6
 8017c7e:	1c43      	adds	r3, r0, #1
 8017c80:	d1f5      	bne.n	8017c6e <_wcrtomb_r+0x16>
 8017c82:	2200      	movs	r2, #0
 8017c84:	238a      	movs	r3, #138	; 0x8a
 8017c86:	6022      	str	r2, [r4, #0]
 8017c88:	602b      	str	r3, [r5, #0]
 8017c8a:	b004      	add	sp, #16
 8017c8c:	bd70      	pop	{r4, r5, r6, pc}
 8017c8e:	bf00      	nop
 8017c90:	20000aa4 	.word	0x20000aa4

08017c94 <__ascii_wctomb>:
 8017c94:	4603      	mov	r3, r0
 8017c96:	b149      	cbz	r1, 8017cac <__ascii_wctomb+0x18>
 8017c98:	2aff      	cmp	r2, #255	; 0xff
 8017c9a:	d802      	bhi.n	8017ca2 <__ascii_wctomb+0xe>
 8017c9c:	2001      	movs	r0, #1
 8017c9e:	700a      	strb	r2, [r1, #0]
 8017ca0:	4770      	bx	lr
 8017ca2:	228a      	movs	r2, #138	; 0x8a
 8017ca4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8017ca8:	601a      	str	r2, [r3, #0]
 8017caa:	4770      	bx	lr
 8017cac:	4608      	mov	r0, r1
 8017cae:	4770      	bx	lr

08017cb0 <_write_r>:
 8017cb0:	b538      	push	{r3, r4, r5, lr}
 8017cb2:	460c      	mov	r4, r1
 8017cb4:	4684      	mov	ip, r0
 8017cb6:	4611      	mov	r1, r2
 8017cb8:	4d07      	ldr	r5, [pc, #28]	; (8017cd8 <_write_r+0x28>)
 8017cba:	461a      	mov	r2, r3
 8017cbc:	2300      	movs	r3, #0
 8017cbe:	4620      	mov	r0, r4
 8017cc0:	4664      	mov	r4, ip
 8017cc2:	602b      	str	r3, [r5, #0]
 8017cc4:	f000 f9a2 	bl	801800c <_write>
 8017cc8:	1c43      	adds	r3, r0, #1
 8017cca:	d000      	beq.n	8017cce <_write_r+0x1e>
 8017ccc:	bd38      	pop	{r3, r4, r5, pc}
 8017cce:	682b      	ldr	r3, [r5, #0]
 8017cd0:	2b00      	cmp	r3, #0
 8017cd2:	d0fb      	beq.n	8017ccc <_write_r+0x1c>
 8017cd4:	6023      	str	r3, [r4, #0]
 8017cd6:	bd38      	pop	{r3, r4, r5, pc}
 8017cd8:	200056c8 	.word	0x200056c8

08017cdc <__register_exitproc>:
 8017cdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017ce0:	f8df a084 	ldr.w	sl, [pc, #132]	; 8017d68 <__register_exitproc+0x8c>
 8017ce4:	4606      	mov	r6, r0
 8017ce6:	4698      	mov	r8, r3
 8017ce8:	460f      	mov	r7, r1
 8017cea:	f8da 0000 	ldr.w	r0, [sl]
 8017cee:	4691      	mov	r9, r2
 8017cf0:	f7fe ff6e 	bl	8016bd0 <__retarget_lock_acquire_recursive>
 8017cf4:	4b1b      	ldr	r3, [pc, #108]	; (8017d64 <__register_exitproc+0x88>)
 8017cf6:	681b      	ldr	r3, [r3, #0]
 8017cf8:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 8017cfc:	b334      	cbz	r4, 8017d4c <__register_exitproc+0x70>
 8017cfe:	6865      	ldr	r5, [r4, #4]
 8017d00:	2d1f      	cmp	r5, #31
 8017d02:	dc28      	bgt.n	8017d56 <__register_exitproc+0x7a>
 8017d04:	b95e      	cbnz	r6, 8017d1e <__register_exitproc+0x42>
 8017d06:	1c6b      	adds	r3, r5, #1
 8017d08:	3502      	adds	r5, #2
 8017d0a:	f8da 0000 	ldr.w	r0, [sl]
 8017d0e:	6063      	str	r3, [r4, #4]
 8017d10:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 8017d14:	f7fe ff5e 	bl	8016bd4 <__retarget_lock_release_recursive>
 8017d18:	2000      	movs	r0, #0
 8017d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017d1e:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 8017d22:	2301      	movs	r3, #1
 8017d24:	2e02      	cmp	r6, #2
 8017d26:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 8017d2a:	fa03 f305 	lsl.w	r3, r3, r5
 8017d2e:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
 8017d32:	ea42 0203 	orr.w	r2, r2, r3
 8017d36:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
 8017d3a:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 8017d3e:	d1e2      	bne.n	8017d06 <__register_exitproc+0x2a>
 8017d40:	f8d4 218c 	ldr.w	r2, [r4, #396]	; 0x18c
 8017d44:	4313      	orrs	r3, r2
 8017d46:	f8c4 318c 	str.w	r3, [r4, #396]	; 0x18c
 8017d4a:	e7dc      	b.n	8017d06 <__register_exitproc+0x2a>
 8017d4c:	f503 74a6 	add.w	r4, r3, #332	; 0x14c
 8017d50:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
 8017d54:	e7d3      	b.n	8017cfe <__register_exitproc+0x22>
 8017d56:	f8da 0000 	ldr.w	r0, [sl]
 8017d5a:	f7fe ff3b 	bl	8016bd4 <__retarget_lock_release_recursive>
 8017d5e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8017d62:	e7da      	b.n	8017d1a <__register_exitproc+0x3e>
 8017d64:	080198e4 	.word	0x080198e4
 8017d68:	20000aa0 	.word	0x20000aa0

08017d6c <_calloc_r>:
 8017d6c:	b538      	push	{r3, r4, r5, lr}
 8017d6e:	fba1 1402 	umull	r1, r4, r1, r2
 8017d72:	bb5c      	cbnz	r4, 8017dcc <_calloc_r+0x60>
 8017d74:	f7f9 fe8e 	bl	8011a94 <_malloc_r>
 8017d78:	4605      	mov	r5, r0
 8017d7a:	b1c0      	cbz	r0, 8017dae <_calloc_r+0x42>
 8017d7c:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8017d80:	f022 0203 	bic.w	r2, r2, #3
 8017d84:	3a04      	subs	r2, #4
 8017d86:	2a24      	cmp	r2, #36	; 0x24
 8017d88:	d813      	bhi.n	8017db2 <_calloc_r+0x46>
 8017d8a:	2a13      	cmp	r2, #19
 8017d8c:	d90a      	bls.n	8017da4 <_calloc_r+0x38>
 8017d8e:	2a1b      	cmp	r2, #27
 8017d90:	e9c0 4400 	strd	r4, r4, [r0]
 8017d94:	d912      	bls.n	8017dbc <_calloc_r+0x50>
 8017d96:	2a24      	cmp	r2, #36	; 0x24
 8017d98:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8017d9c:	d011      	beq.n	8017dc2 <_calloc_r+0x56>
 8017d9e:	f100 0210 	add.w	r2, r0, #16
 8017da2:	e000      	b.n	8017da6 <_calloc_r+0x3a>
 8017da4:	4602      	mov	r2, r0
 8017da6:	2300      	movs	r3, #0
 8017da8:	e9c2 3300 	strd	r3, r3, [r2]
 8017dac:	6093      	str	r3, [r2, #8]
 8017dae:	4628      	mov	r0, r5
 8017db0:	bd38      	pop	{r3, r4, r5, pc}
 8017db2:	4621      	mov	r1, r4
 8017db4:	f7fa f9a4 	bl	8012100 <memset>
 8017db8:	4628      	mov	r0, r5
 8017dba:	bd38      	pop	{r3, r4, r5, pc}
 8017dbc:	f100 0208 	add.w	r2, r0, #8
 8017dc0:	e7f1      	b.n	8017da6 <_calloc_r+0x3a>
 8017dc2:	f100 0218 	add.w	r2, r0, #24
 8017dc6:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8017dca:	e7ec      	b.n	8017da6 <_calloc_r+0x3a>
 8017dcc:	f000 f816 	bl	8017dfc <__errno>
 8017dd0:	230c      	movs	r3, #12
 8017dd2:	2500      	movs	r5, #0
 8017dd4:	6003      	str	r3, [r0, #0]
 8017dd6:	e7ea      	b.n	8017dae <_calloc_r+0x42>

08017dd8 <_close_r>:
 8017dd8:	b538      	push	{r3, r4, r5, lr}
 8017dda:	2200      	movs	r2, #0
 8017ddc:	4d06      	ldr	r5, [pc, #24]	; (8017df8 <_close_r+0x20>)
 8017dde:	4604      	mov	r4, r0
 8017de0:	4608      	mov	r0, r1
 8017de2:	602a      	str	r2, [r5, #0]
 8017de4:	f000 f8ca 	bl	8017f7c <_close>
 8017de8:	1c43      	adds	r3, r0, #1
 8017dea:	d000      	beq.n	8017dee <_close_r+0x16>
 8017dec:	bd38      	pop	{r3, r4, r5, pc}
 8017dee:	682b      	ldr	r3, [r5, #0]
 8017df0:	2b00      	cmp	r3, #0
 8017df2:	d0fb      	beq.n	8017dec <_close_r+0x14>
 8017df4:	6023      	str	r3, [r4, #0]
 8017df6:	bd38      	pop	{r3, r4, r5, pc}
 8017df8:	200056c8 	.word	0x200056c8

08017dfc <__errno>:
 8017dfc:	4b01      	ldr	r3, [pc, #4]	; (8017e04 <__errno+0x8>)
 8017dfe:	6818      	ldr	r0, [r3, #0]
 8017e00:	4770      	bx	lr
 8017e02:	bf00      	nop
 8017e04:	20000260 	.word	0x20000260

08017e08 <_fclose_r>:
 8017e08:	b570      	push	{r4, r5, r6, lr}
 8017e0a:	2900      	cmp	r1, #0
 8017e0c:	d04b      	beq.n	8017ea6 <_fclose_r+0x9e>
 8017e0e:	4606      	mov	r6, r0
 8017e10:	460c      	mov	r4, r1
 8017e12:	b110      	cbz	r0, 8017e1a <_fclose_r+0x12>
 8017e14:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8017e16:	2b00      	cmp	r3, #0
 8017e18:	d048      	beq.n	8017eac <_fclose_r+0xa4>
 8017e1a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8017e1c:	07d8      	lsls	r0, r3, #31
 8017e1e:	d534      	bpl.n	8017e8a <_fclose_r+0x82>
 8017e20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017e24:	2b00      	cmp	r3, #0
 8017e26:	d03e      	beq.n	8017ea6 <_fclose_r+0x9e>
 8017e28:	4621      	mov	r1, r4
 8017e2a:	4630      	mov	r0, r6
 8017e2c:	f7fe f9ca 	bl	80161c4 <__sflush_r>
 8017e30:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8017e32:	4605      	mov	r5, r0
 8017e34:	b133      	cbz	r3, 8017e44 <_fclose_r+0x3c>
 8017e36:	69e1      	ldr	r1, [r4, #28]
 8017e38:	4630      	mov	r0, r6
 8017e3a:	4798      	blx	r3
 8017e3c:	2800      	cmp	r0, #0
 8017e3e:	bfb8      	it	lt
 8017e40:	f04f 35ff 	movlt.w	r5, #4294967295	; 0xffffffff
 8017e44:	89a3      	ldrh	r3, [r4, #12]
 8017e46:	061a      	lsls	r2, r3, #24
 8017e48:	d43b      	bmi.n	8017ec2 <_fclose_r+0xba>
 8017e4a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8017e4c:	b141      	cbz	r1, 8017e60 <_fclose_r+0x58>
 8017e4e:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8017e52:	4299      	cmp	r1, r3
 8017e54:	d002      	beq.n	8017e5c <_fclose_r+0x54>
 8017e56:	4630      	mov	r0, r6
 8017e58:	f7fe fc0a 	bl	8016670 <_free_r>
 8017e5c:	2300      	movs	r3, #0
 8017e5e:	6323      	str	r3, [r4, #48]	; 0x30
 8017e60:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8017e62:	b121      	cbz	r1, 8017e6e <_fclose_r+0x66>
 8017e64:	4630      	mov	r0, r6
 8017e66:	f7fe fc03 	bl	8016670 <_free_r>
 8017e6a:	2300      	movs	r3, #0
 8017e6c:	6463      	str	r3, [r4, #68]	; 0x44
 8017e6e:	f7fe fb09 	bl	8016484 <__sfp_lock_acquire>
 8017e72:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8017e74:	2200      	movs	r2, #0
 8017e76:	07db      	lsls	r3, r3, #31
 8017e78:	81a2      	strh	r2, [r4, #12]
 8017e7a:	d527      	bpl.n	8017ecc <_fclose_r+0xc4>
 8017e7c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8017e7e:	f7fe fea5 	bl	8016bcc <__retarget_lock_close_recursive>
 8017e82:	f7fe fb05 	bl	8016490 <__sfp_lock_release>
 8017e86:	4628      	mov	r0, r5
 8017e88:	bd70      	pop	{r4, r5, r6, pc}
 8017e8a:	89a3      	ldrh	r3, [r4, #12]
 8017e8c:	0599      	lsls	r1, r3, #22
 8017e8e:	d4cb      	bmi.n	8017e28 <_fclose_r+0x20>
 8017e90:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8017e92:	f7fe fe9d 	bl	8016bd0 <__retarget_lock_acquire_recursive>
 8017e96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017e9a:	2b00      	cmp	r3, #0
 8017e9c:	d1c4      	bne.n	8017e28 <_fclose_r+0x20>
 8017e9e:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8017ea0:	f015 0501 	ands.w	r5, r5, #1
 8017ea4:	d008      	beq.n	8017eb8 <_fclose_r+0xb0>
 8017ea6:	2500      	movs	r5, #0
 8017ea8:	4628      	mov	r0, r5
 8017eaa:	bd70      	pop	{r4, r5, r6, pc}
 8017eac:	f7fe fa62 	bl	8016374 <__sinit>
 8017eb0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8017eb2:	07d8      	lsls	r0, r3, #31
 8017eb4:	d4b4      	bmi.n	8017e20 <_fclose_r+0x18>
 8017eb6:	e7e8      	b.n	8017e8a <_fclose_r+0x82>
 8017eb8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8017eba:	f7fe fe8b 	bl	8016bd4 <__retarget_lock_release_recursive>
 8017ebe:	4628      	mov	r0, r5
 8017ec0:	bd70      	pop	{r4, r5, r6, pc}
 8017ec2:	6921      	ldr	r1, [r4, #16]
 8017ec4:	4630      	mov	r0, r6
 8017ec6:	f7fe fbd3 	bl	8016670 <_free_r>
 8017eca:	e7be      	b.n	8017e4a <_fclose_r+0x42>
 8017ecc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8017ece:	f7fe fe81 	bl	8016bd4 <__retarget_lock_release_recursive>
 8017ed2:	e7d3      	b.n	8017e7c <_fclose_r+0x74>

08017ed4 <_fstat_r>:
 8017ed4:	b570      	push	{r4, r5, r6, lr}
 8017ed6:	460c      	mov	r4, r1
 8017ed8:	4603      	mov	r3, r0
 8017eda:	4d08      	ldr	r5, [pc, #32]	; (8017efc <_fstat_r+0x28>)
 8017edc:	2600      	movs	r6, #0
 8017ede:	4620      	mov	r0, r4
 8017ee0:	4611      	mov	r1, r2
 8017ee2:	461c      	mov	r4, r3
 8017ee4:	602e      	str	r6, [r5, #0]
 8017ee6:	f000 f851 	bl	8017f8c <_fstat>
 8017eea:	1c43      	adds	r3, r0, #1
 8017eec:	d000      	beq.n	8017ef0 <_fstat_r+0x1c>
 8017eee:	bd70      	pop	{r4, r5, r6, pc}
 8017ef0:	682b      	ldr	r3, [r5, #0]
 8017ef2:	2b00      	cmp	r3, #0
 8017ef4:	d0fb      	beq.n	8017eee <_fstat_r+0x1a>
 8017ef6:	6023      	str	r3, [r4, #0]
 8017ef8:	bd70      	pop	{r4, r5, r6, pc}
 8017efa:	bf00      	nop
 8017efc:	200056c8 	.word	0x200056c8

08017f00 <_isatty_r>:
 8017f00:	b538      	push	{r3, r4, r5, lr}
 8017f02:	2200      	movs	r2, #0
 8017f04:	4d06      	ldr	r5, [pc, #24]	; (8017f20 <_isatty_r+0x20>)
 8017f06:	4604      	mov	r4, r0
 8017f08:	4608      	mov	r0, r1
 8017f0a:	602a      	str	r2, [r5, #0]
 8017f0c:	f000 f84e 	bl	8017fac <_isatty>
 8017f10:	1c43      	adds	r3, r0, #1
 8017f12:	d000      	beq.n	8017f16 <_isatty_r+0x16>
 8017f14:	bd38      	pop	{r3, r4, r5, pc}
 8017f16:	682b      	ldr	r3, [r5, #0]
 8017f18:	2b00      	cmp	r3, #0
 8017f1a:	d0fb      	beq.n	8017f14 <_isatty_r+0x14>
 8017f1c:	6023      	str	r3, [r4, #0]
 8017f1e:	bd38      	pop	{r3, r4, r5, pc}
 8017f20:	200056c8 	.word	0x200056c8

08017f24 <_lseek_r>:
 8017f24:	b538      	push	{r3, r4, r5, lr}
 8017f26:	460c      	mov	r4, r1
 8017f28:	4684      	mov	ip, r0
 8017f2a:	4611      	mov	r1, r2
 8017f2c:	4d07      	ldr	r5, [pc, #28]	; (8017f4c <_lseek_r+0x28>)
 8017f2e:	461a      	mov	r2, r3
 8017f30:	2300      	movs	r3, #0
 8017f32:	4620      	mov	r0, r4
 8017f34:	4664      	mov	r4, ip
 8017f36:	602b      	str	r3, [r5, #0]
 8017f38:	f000 f848 	bl	8017fcc <_lseek>
 8017f3c:	1c43      	adds	r3, r0, #1
 8017f3e:	d000      	beq.n	8017f42 <_lseek_r+0x1e>
 8017f40:	bd38      	pop	{r3, r4, r5, pc}
 8017f42:	682b      	ldr	r3, [r5, #0]
 8017f44:	2b00      	cmp	r3, #0
 8017f46:	d0fb      	beq.n	8017f40 <_lseek_r+0x1c>
 8017f48:	6023      	str	r3, [r4, #0]
 8017f4a:	bd38      	pop	{r3, r4, r5, pc}
 8017f4c:	200056c8 	.word	0x200056c8

08017f50 <_read_r>:
 8017f50:	b538      	push	{r3, r4, r5, lr}
 8017f52:	460c      	mov	r4, r1
 8017f54:	4684      	mov	ip, r0
 8017f56:	4611      	mov	r1, r2
 8017f58:	4d07      	ldr	r5, [pc, #28]	; (8017f78 <_read_r+0x28>)
 8017f5a:	461a      	mov	r2, r3
 8017f5c:	2300      	movs	r3, #0
 8017f5e:	4620      	mov	r0, r4
 8017f60:	4664      	mov	r4, ip
 8017f62:	602b      	str	r3, [r5, #0]
 8017f64:	f000 f83a 	bl	8017fdc <_read>
 8017f68:	1c43      	adds	r3, r0, #1
 8017f6a:	d000      	beq.n	8017f6e <_read_r+0x1e>
 8017f6c:	bd38      	pop	{r3, r4, r5, pc}
 8017f6e:	682b      	ldr	r3, [r5, #0]
 8017f70:	2b00      	cmp	r3, #0
 8017f72:	d0fb      	beq.n	8017f6c <_read_r+0x1c>
 8017f74:	6023      	str	r3, [r4, #0]
 8017f76:	bd38      	pop	{r3, r4, r5, pc}
 8017f78:	200056c8 	.word	0x200056c8

08017f7c <_close>:
 8017f7c:	4b02      	ldr	r3, [pc, #8]	; (8017f88 <_close+0xc>)
 8017f7e:	2258      	movs	r2, #88	; 0x58
 8017f80:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8017f84:	601a      	str	r2, [r3, #0]
 8017f86:	4770      	bx	lr
 8017f88:	200056c8 	.word	0x200056c8

08017f8c <_fstat>:
 8017f8c:	4b02      	ldr	r3, [pc, #8]	; (8017f98 <_fstat+0xc>)
 8017f8e:	2258      	movs	r2, #88	; 0x58
 8017f90:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8017f94:	601a      	str	r2, [r3, #0]
 8017f96:	4770      	bx	lr
 8017f98:	200056c8 	.word	0x200056c8

08017f9c <_getpid>:
 8017f9c:	4b02      	ldr	r3, [pc, #8]	; (8017fa8 <_getpid+0xc>)
 8017f9e:	2258      	movs	r2, #88	; 0x58
 8017fa0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8017fa4:	601a      	str	r2, [r3, #0]
 8017fa6:	4770      	bx	lr
 8017fa8:	200056c8 	.word	0x200056c8

08017fac <_isatty>:
 8017fac:	4b02      	ldr	r3, [pc, #8]	; (8017fb8 <_isatty+0xc>)
 8017fae:	2258      	movs	r2, #88	; 0x58
 8017fb0:	2000      	movs	r0, #0
 8017fb2:	601a      	str	r2, [r3, #0]
 8017fb4:	4770      	bx	lr
 8017fb6:	bf00      	nop
 8017fb8:	200056c8 	.word	0x200056c8

08017fbc <_kill>:
 8017fbc:	4b02      	ldr	r3, [pc, #8]	; (8017fc8 <_kill+0xc>)
 8017fbe:	2258      	movs	r2, #88	; 0x58
 8017fc0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8017fc4:	601a      	str	r2, [r3, #0]
 8017fc6:	4770      	bx	lr
 8017fc8:	200056c8 	.word	0x200056c8

08017fcc <_lseek>:
 8017fcc:	4b02      	ldr	r3, [pc, #8]	; (8017fd8 <_lseek+0xc>)
 8017fce:	2258      	movs	r2, #88	; 0x58
 8017fd0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8017fd4:	601a      	str	r2, [r3, #0]
 8017fd6:	4770      	bx	lr
 8017fd8:	200056c8 	.word	0x200056c8

08017fdc <_read>:
 8017fdc:	4b02      	ldr	r3, [pc, #8]	; (8017fe8 <_read+0xc>)
 8017fde:	2258      	movs	r2, #88	; 0x58
 8017fe0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8017fe4:	601a      	str	r2, [r3, #0]
 8017fe6:	4770      	bx	lr
 8017fe8:	200056c8 	.word	0x200056c8

08017fec <_sbrk>:
 8017fec:	4a05      	ldr	r2, [pc, #20]	; (8018004 <_sbrk+0x18>)
 8017fee:	4603      	mov	r3, r0
 8017ff0:	6810      	ldr	r0, [r2, #0]
 8017ff2:	b110      	cbz	r0, 8017ffa <_sbrk+0xe>
 8017ff4:	4403      	add	r3, r0
 8017ff6:	6013      	str	r3, [r2, #0]
 8017ff8:	4770      	bx	lr
 8017ffa:	4803      	ldr	r0, [pc, #12]	; (8018008 <_sbrk+0x1c>)
 8017ffc:	4403      	add	r3, r0
 8017ffe:	6013      	str	r3, [r2, #0]
 8018000:	4770      	bx	lr
 8018002:	bf00      	nop
 8018004:	2000b454 	.word	0x2000b454
 8018008:	2000b458 	.word	0x2000b458

0801800c <_write>:
 801800c:	4b02      	ldr	r3, [pc, #8]	; (8018018 <_write+0xc>)
 801800e:	2258      	movs	r2, #88	; 0x58
 8018010:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8018014:	601a      	str	r2, [r3, #0]
 8018016:	4770      	bx	lr
 8018018:	200056c8 	.word	0x200056c8

0801801c <_exit>:
 801801c:	e7fe      	b.n	801801c <_exit>
 801801e:	bf00      	nop

08018020 <_init>:
 8018020:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018022:	bf00      	nop
 8018024:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8018026:	bc08      	pop	{r3}
 8018028:	469e      	mov	lr, r3
 801802a:	4770      	bx	lr

0801802c <_fini>:
 801802c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801802e:	bf00      	nop
 8018030:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8018032:	bc08      	pop	{r3}
 8018034:	469e      	mov	lr, r3
 8018036:	4770      	bx	lr
