# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 3
attribute \cells_not_processed 1
attribute \src "dut.sv:1.1-10.10"
module \adff
  attribute \src "dut.sv:5.4-9.16"
  wire $0\q[0:0]
  attribute \src "dut.sv:2.12-2.12"
  wire $1\q[0:0]
  attribute \src "dut.sv:1.23-1.26"
  wire input 2 \clk
  attribute \src "dut.sv:1.28-1.31"
  wire input 3 \clr
  attribute \src "dut.sv:1.20-1.21"
  wire input 1 \d
  attribute \src "dut.sv:1.44-1.45"
  wire output 4 \q
  attribute \src "dut.sv:2.12-2.12"
  process $proc$dut.sv:2$2
    assign { } { }
    assign $1\q[0:0] 1'0
    sync always
    sync init
      update \q $1\q[0:0]
  end
  attribute \src "dut.sv:5.4-9.16"
  process $proc$dut.sv:5$1
    assign $0\q[0:0] \q
    attribute \src "dut.sv:6.7-9.16"
    switch \clr
      attribute \src "dut.sv:6.12-6.15"
      case 1'1
        assign $0\q[0:0] 1'0
      attribute \src "dut.sv:8.7-8.11"
      case 
        assign $0\q[0:0] \d
    end
    sync posedge \clk
      update \q $0\q[0:0]
    sync posedge \clr
      update \q $0\q[0:0]
  end
end
