// Seed: 738698324
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = -1;
  generate
    id_3(
        .id_0(id_1), .id_1(1)
    );
  endgenerate
  assign id_1 = -1;
  supply0 id_4 = -1;
  assign id_1 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
  wire id_6;
  module_0 modCall_1 (
      id_4,
      id_1
  );
  assign modCall_1.id_1 = 0;
  wire id_7;
  parameter id_8 = 1;
endmodule
