// Seed: 3273821675
module module_0;
endmodule
macromodule module_1 (
    output wand id_0,
    output supply0 id_1
);
  module_0();
  assign id_0 = 1;
endmodule
module module_2 (
    input tri   id_0
    , id_4,
    input uwire id_1,
    input tri0  id_2
);
  id_5 :
  assert property (@(1 or posedge 1) 1) id_4 = id_1;
  assign id_5 = id_1;
  module_0(); id_6 :
  assert property (@(posedge id_4, id_6) 1) id_6 = 1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  integer id_17;
  assign id_14 = id_2[1];
  module_0();
endmodule
