
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.059707                       # Number of seconds simulated
sim_ticks                                 59707134500                       # Number of ticks simulated
final_tick                                59707134500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 479344                       # Simulator instruction rate (inst/s)
host_op_rate                                   479344                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              283616195                       # Simulator tick rate (ticks/s)
host_mem_usage                                 186132                       # Number of bytes of host memory used
host_seconds                                   210.52                       # Real time elapsed on the host
sim_insts                                   100911990                       # Number of instructions simulated
sim_ops                                     100911990                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  59707134500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       43550336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         261952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           43812288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     43550336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      43550336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        49600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           49600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          680474                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4093                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              684567                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          775                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                775                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         729399198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4387281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             733786479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    729399198                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        729399198                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         830721                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               830721                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         830721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        729399198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4387281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            734617201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    598548.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    494106.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4004.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.019795693750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        36467                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        36467                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1614794                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             563397                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      684568                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     680738                       # Number of write requests accepted
system.mem_ctrls.readBursts                    684568                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   680738                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               31879040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                11933312                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                38305216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                43812352                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             43567232                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                 186458                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 82190                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            120486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            144526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            153864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               80                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            26079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            141853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             19045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            152807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            200522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             23650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                82                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                53                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            33706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            11353                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   59707120000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                684568                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               680738                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  382787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   96395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   16307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  25895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  34601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  38010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  37878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  37287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  37569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  39665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  37667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  37301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  37171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  40749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  38057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  37396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  36674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  36514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  36527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       208161                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    337.135659                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   237.014403                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   275.211122                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        39309     18.88%     18.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        58635     28.17%     47.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        33812     16.24%     63.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        23722     11.40%     74.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        17113      8.22%     82.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        12364      5.94%     88.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7028      3.38%     92.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5834      2.80%     95.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10344      4.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       208161                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        36467                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      13.658787                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     13.357042                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.314852                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          26117     71.62%     71.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         10340     28.35%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::368-383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         36467                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        36467                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.412620                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.382881                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.041037                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            30447     83.49%     83.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              992      2.72%     86.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2637      7.23%     93.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1329      3.64%     97.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              656      1.80%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              282      0.77%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              113      0.31%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         36467                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst     31622784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       256256                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     38305216                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 529631580.292971491814                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4291882.404773586430                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 641551739.516154408455                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       680475                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4093                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       680738                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  19797652500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    196293750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1510159467250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29093.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     47958.40                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2218415.11                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                  10654383750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             19993946250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 2490550000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     21389.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40139.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       533.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       641.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    733.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    729.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.09                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   382277                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  506179                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.57                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      43731.68                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               1290783480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                686044920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              3304320600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             2875969440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         3248372400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           7958753250                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             72672000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     10518407220                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       176201760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       4474748040                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            34606273110                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            579.600301                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          42065048000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     32589000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1374100000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  18538939750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    458950000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   16235397500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  23067158250                       # Time in different power states
system.mem_ctrls_1.actEnergy                195571740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                103926075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               252184800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              248299740                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         3232391760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           9380022600                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            226375200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      7019154990                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1694001120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       4522077420                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            26874108345                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            450.098779                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          38546617750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    425946500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1367340000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  18742816250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   4411945250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   19367228000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  15391858500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  59707134500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                23168019                       # Number of BP lookups
system.cpu.branchPred.condPredicted          17102887                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2617891                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             20261531                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                12138352                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             59.908365                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 1537573                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          431425                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             285429                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           145996                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          179                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     14331780                       # DTB read hits
system.cpu.dtb.read_misses                      13489                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                 14345269                       # DTB read accesses
system.cpu.dtb.write_hits                     9460952                       # DTB write hits
system.cpu.dtb.write_misses                       273                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                 9461225                       # DTB write accesses
system.cpu.dtb.data_hits                     23792732                       # DTB hits
system.cpu.dtb.data_misses                      13762                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                 23806494                       # DTB accesses
system.cpu.itb.fetch_hits                    22375886                       # ITB hits
system.cpu.itb.fetch_misses                     23863                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                22399749                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.numSyscalls                 99201                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     59707134500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        119414271                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           36756029                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      169867004                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    23168019                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           13961354                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      38159260                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 5271154                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 5613                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles        398469                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles         4347                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  22375886                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes               1196197                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           77959295                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.178919                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.094904                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 45157475     57.92%     57.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  4681767      6.01%     63.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3564741      4.57%     68.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2264859      2.91%     71.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  3239100      4.15%     75.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  2514208      3.23%     78.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1461377      1.87%     80.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  3640668      4.67%     85.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 11435100     14.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             77959295                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.194014                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.422502                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 28179413                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              23752173                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  18570210                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               5619730                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1837769                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             10935490                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                844947                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              134132670                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts               2467685                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                1837769                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 31270621                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 8908381                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        6082523                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  19381105                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              10478896                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              128536951                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents               7819484                       # Number of times rename has blocked due to ROB full
system.cpu.rename.SQFullEvents                    505                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            99146118                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             187015822                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        184794994                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           2033569                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              80289328                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 18856790                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             522181                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts         211936                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  38014477                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             15147092                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            10373945                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            653235                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           372614                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  120082833                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              272407                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 114930815                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             48077                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        19443249                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     10222006                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          40665                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      77959295                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.474241                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.616913                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            31635544     40.58%     40.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            12802508     16.42%     57.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            14448770     18.53%     75.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             9458512     12.13%     87.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             5569901      7.14%     94.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2267111      2.91%     97.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1320416      1.69%     99.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              334688      0.43%     99.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              121845      0.16%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        77959295                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                  92413      9.75%      9.75% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      9.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      9.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      9.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      9.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      9.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      9.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      9.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      9.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      9.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      9.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      9.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      9.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      9.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      9.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      9.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      9.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      9.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      9.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      9.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      9.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      9.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      9.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      9.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      9.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      9.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      9.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      9.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      9.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      9.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      9.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      9.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      9.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      9.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      9.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      9.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      9.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      9.75% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 378509     39.91%     49.66% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                377751     39.83%     89.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             12692      1.34%     90.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            86945      9.17%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             17066      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              88713782     77.19%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               658292      0.57%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              561174      0.49%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               70146      0.06%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt              125775      0.11%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult             173291      0.15%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               17054      0.01%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt               4714      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             14539759     12.65%     91.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             9438363      8.21%     99.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          341505      0.30%     99.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         269894      0.23%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              114930815                       # Type of FU issued
system.cpu.iq.rate                           0.962455                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      948310                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008251                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          305590568                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         138025163                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    109453213                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             3226744                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            1774168                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      1534428                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              114198869                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 1663190                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           580913                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      2907894                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1464                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          859                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      1842509                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        70855                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            87                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1837769                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1644114                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                    15                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           122707705                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            612585                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              15147092                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             10373945                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             198013                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    15                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            859                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         739405                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1236955                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1976360                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             111981788                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              14345270                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2949027                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       2352465                       # number of nop insts executed
system.cpu.iew.exec_refs                     23806495                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 14727271                       # Number of branches executed
system.cpu.iew.exec_stores                    9461225                       # Number of stores executed
system.cpu.iew.exec_rate                     0.937759                       # Inst execution rate
system.cpu.iew.wb_sent                      111258500                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     110987641                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  70097333                       # num instructions producing a value
system.cpu.iew.wb_consumers                  99131243                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.929434                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.707116                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        19983241                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          231742                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1836995                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     74477412                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.379269                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.868883                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     34158335     45.86%     45.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     12545938     16.85%     62.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     16128342     21.66%     84.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      2858885      3.84%     88.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      3292259      4.42%     92.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1434247      1.93%     94.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1373260      1.84%     96.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       723924      0.97%     97.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1962222      2.63%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     74477412                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            102724352                       # Number of instructions committed
system.cpu.commit.committedOps              102724352                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       20770634                       # Number of memory references committed
system.cpu.commit.loads                      12239198                       # Number of loads committed
system.cpu.commit.membars                       66270                       # Number of memory barriers committed
system.cpu.commit.branches                   12926278                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    1435556                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  98716946                       # Number of committed integer instructions.
system.cpu.commit.function_calls               934341                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      1812438      1.76%      1.76% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         78586235     76.50%     78.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          634150      0.62%     78.88% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     78.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         504720      0.49%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp          60190      0.06%     79.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt         106905      0.10%     79.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult        161394      0.16%     79.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          17054      0.02%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt          4361      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        11993774     11.68%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        8262199      8.04%     99.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       311694      0.30%     99.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       269238      0.26%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         102724352                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1962222                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    195221964                       # The number of ROB reads
system.cpu.rob.rob_writes                   248909441                       # The number of ROB writes
system.cpu.timesIdled                          452337                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        41454976                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100911990                       # Number of Instructions Simulated
system.cpu.committedOps                     100911990                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.183351                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.183351                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.845058                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.845058                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                165486993                       # number of integer regfile reads
system.cpu.int_regfile_writes                87376096                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   1903570                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1110594                       # number of floating regfile writes
system.cpu.misc_regfile_reads                  728113                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 132544                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  59707134500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           950.905986                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              917546                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3091                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            296.844387                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            159000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   950.905986                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.928619                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.928619                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1005                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          979                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.981445                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          44426882                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         44426882                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  59707134500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data     13606919                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        13606919                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      8461937                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8461937                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        66268                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        66268                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data        66270                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        66270                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data     22068856                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         22068856                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     22068856                       # number of overall hits
system.cpu.dcache.overall_hits::total        22068856                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         6768                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          6768                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         3229                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3229                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data         9997                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9997                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         9997                       # number of overall misses
system.cpu.dcache.overall_misses::total          9997                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    467677500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    467677500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    237157470                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    237157470                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       122500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       122500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    704834970                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    704834970                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    704834970                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    704834970                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     13613687                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13613687                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      8465166                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8465166                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        66270                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        66270                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        66270                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        66270                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     22078853                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     22078853                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     22078853                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     22078853                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000497                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000497                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000381                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000381                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000030                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000030                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000453                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000453                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000453                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000453                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69101.285461                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69101.285461                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73446.104057                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73446.104057                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        61250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        61250                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 70504.648395                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70504.648395                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 70504.648395                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70504.648395                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1628                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1014                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                41                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.707317                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets         1014                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          775                       # number of writebacks
system.cpu.dcache.writebacks::total               775                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3547                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3547                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2355                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2355                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         5902                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5902                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         5902                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5902                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3221                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3221                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          874                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          874                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         4095                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4095                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4095                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4095                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    263122000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    263122000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     64046500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     64046500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       120500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       120500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    327168500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    327168500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    327168500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    327168500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000103                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000103                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000030                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000185                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000185                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000185                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000185                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 81689.537411                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81689.537411                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73279.748284                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73279.748284                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        60250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        60250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 79894.627595                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79894.627595                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 79894.627595                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79894.627595                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3091                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  59707134500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           508.347494                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10895145                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            679963                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             16.023144                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   508.347494                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.992866                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.992866                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          319                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          45432013                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         45432013                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  59707134500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     21431871                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        21431871                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     21431871                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         21431871                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     21431871                       # number of overall hits
system.cpu.icache.overall_hits::total        21431871                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst       943899                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        943899                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst       943899                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         943899                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       943899                       # number of overall misses
system.cpu.icache.overall_misses::total        943899                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  53778891291                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  53778891291                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst  53778891291                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  53778891291                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  53778891291                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  53778891291                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     22375770                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     22375770                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     22375770                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     22375770                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     22375770                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     22375770                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.042184                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.042184                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.042184                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.042184                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.042184                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.042184                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56975.260373                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56975.260373                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56975.260373                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56975.260373                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56975.260373                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56975.260373                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       290489                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              3255                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    89.243932                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       679963                       # number of writebacks
system.cpu.icache.writebacks::total            679963                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       263424                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       263424                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst       263424                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       263424                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       263424                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       263424                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       680475                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       680475                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst       680475                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       680475                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       680475                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       680475                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  40410046400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  40410046400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  40410046400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  40410046400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  40410046400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  40410046400                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.030411                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.030411                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.030411                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.030411                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.030411                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.030411                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59385.056615                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59385.056615                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59385.056615                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59385.056615                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59385.056615                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59385.056615                       # average overall mshr miss latency
system.cpu.icache.replacements                 679963                       # number of replacements
system.membus.snoop_filter.tot_requests       1367626                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       683054                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  59707134500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             683696                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          775                       # Transaction distribution
system.membus.trans_dist::WritebackClean       679963                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2316                       # Transaction distribution
system.membus.trans_dist::ReadExReq               870                       # Transaction distribution
system.membus.trans_dist::ReadExResp              870                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         680475                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3223                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             4                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      2040912                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        11280                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2052192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     87067968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       311488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                87379456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            684572                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  684572    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              684572                       # Request fanout histogram
system.membus.reqLayer0.occupancy          4178867500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               7.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3550485481                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.9                       # Layer utilization (%)
system.membus.respLayer2.occupancy           22181975                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
