// Seed: 1596839461
module module_0 (
    input tri id_0
);
  final
    if (id_0) begin : LABEL_0
      id_2 = 1;
      id_3 = new[-1];
    end else id_4[-1] = -1'b0;
  wire id_5, id_6;
endmodule
module module_1 (
    input supply0 void id_0,
    input wor id_1,
    output supply1 id_2,
    output wand id_3,
    output supply1 id_4
);
  assign id_3 = id_0;
  module_0 modCall_1 (id_0);
  assign modCall_1.type_7 = 0;
  assign id_3 = -1'b0;
endmodule
module module_2 (
    input supply1 id_0,
    input tri1 id_1,
    input wor id_2,
    input supply0 id_3,
    output tri0 id_4,
    input wand id_5,
    output wire id_6,
    output tri0 id_7,
    input wand id_8,
    output tri1 id_9,
    output wand id_10,
    input uwire id_11,
    input tri1 id_12,
    input wire id_13,
    input tri1 id_14,
    output supply1 id_15,
    output tri id_16
);
  assign id_9 = 1'b0;
  module_0 modCall_1 (id_0);
endmodule
