<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>Spresense NuttX SDK: nuttx/arch/arm/src/stm32f0/chip/stm32f0_rtcc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Spresense NuttX SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_a087eb8c8217e7f024fc12aaad1b9d3e.html">nuttx</a></li><li class="navelem"><a class="el" href="dir_88610be0a0df6a45851e0b0324278b6c.html">arch</a></li><li class="navelem"><a class="el" href="dir_866c7ad0dc41518818f929c02064d5fe.html">arm</a></li><li class="navelem"><a class="el" href="dir_8471443f31d14d96bbf22349bee182fe.html">src</a></li><li class="navelem"><a class="el" href="dir_2d6a3da9aaec40e96b76aff3c1110f1d.html">stm32f0</a></li><li class="navelem"><a class="el" href="dir_a405b764bb6621aa5205b1a848fb46f2.html">chip</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32f0_rtcc.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/************************************************************************************</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * arch/arm/src/stm32f0/chip/stm32f0_rtcc.h.h</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *   Copyright (C) 2017 Gregory Nutt. All rights reserved.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *   Author: Gregory Nutt &lt;gnutt@nuttx.org&gt;</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *           Alan Carvalho de Assis &lt;acassis@gmail.com&gt;</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * are met:</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    the documentation and/or other materials provided with the</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *    distribution.</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * 3. Neither the name NuttX nor the names of its contributors may be</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *    used to endorse or promote products derived from this software</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *    without specific prior written permission.</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> ************************************************************************************/</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#ifndef __ARCH_ARM_SRC_STM32F0_CHIP_STM32F0_RTCC_H</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ARCH_ARM_SRC_STM32F0_CHIP_STM32F0_RTCC_H</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">/************************************************************************************</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> * Pre-processor Definitions</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> ************************************************************************************/</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">/* Register Offsets *****************************************************************/</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define STM32F0_RTC_TR_OFFSET       0x0000 </span><span class="comment">/* RTC time register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32F0_RTC_DR_OFFSET       0x0004 </span><span class="comment">/* RTC date register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32F0_RTC_CR_OFFSET       0x0008 </span><span class="comment">/* RTC control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32F0_RTC_ISR_OFFSET      0x000c </span><span class="comment">/* RTC initialization and status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32F0_RTC_PRER_OFFSET     0x0010 </span><span class="comment">/* RTC prescaler register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32F0_RTC_WUTR_OFFSET     0x0014 </span><span class="comment">/* RTC wakeup timer register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32F0_RTC_ALRMAR_OFFSET   0x001c </span><span class="comment">/* RTC alarm A register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32F0_RTC_WPR_OFFSET      0x0024 </span><span class="comment">/* RTC write protection register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32F0_RTC_SSR_OFFSET      0x0028 </span><span class="comment">/* RTC sub second register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32F0_RTC_SHIFTR_OFFSET   0x002c </span><span class="comment">/* RTC shift control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32F0_RTC_TSTR_OFFSET     0x0030 </span><span class="comment">/* RTC time stamp time register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32F0_RTC_TSDR_OFFSET     0x0034 </span><span class="comment">/* RTC time stamp date register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32F0_RTC_TSSSR_OFFSET    0x0038 </span><span class="comment">/* RTC timestamp sub second register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32F0_RTC_CALR_OFFSET     0x003c </span><span class="comment">/* RTC calibration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32F0_RTC_TAFCR_OFFSET    0x0040 </span><span class="comment">/* RTC tamper and alternate function configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32F0_RTC_ALRMASSR_OFFSET 0x0044 </span><span class="comment">/* RTC alarm A sub second register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define STM32F0_RTC_BKR_OFFSET(n)   (0x0050+((n)&lt;&lt;2))</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32F0_RTC_BK0R_OFFSET     0x0050 </span><span class="comment">/* RTC backup register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32F0_RTC_BK1R_OFFSET     0x0054 </span><span class="comment">/* RTC backup register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32F0_RTC_BK2R_OFFSET     0x0058 </span><span class="comment">/* RTC backup register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32F0_RTC_BK3R_OFFSET     0x005c </span><span class="comment">/* RTC backup register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32F0_RTC_BK4R_OFFSET     0x0060 </span><span class="comment">/* RTC backup register 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">/* Register Addresses ***************************************************************/</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define STM32F0_RTC_TR              (STM32F0_RTC_BASE+STM32F0_RTC_TR_OFFSET)</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32F0_RTC_DR              (STM32F0_RTC_BASE+STM32F0_RTC_DR_OFFSET)</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32F0_RTC_CR              (STM32F0_RTC_BASE+STM32F0_RTC_CR_OFFSET)</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32F0_RTC_ISR             (STM32F0_RTC_BASE+STM32F0_RTC_ISR_OFFSET)</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32F0_RTC_PRER            (STM32F0_RTC_BASE+STM32F0_RTC_PRER_OFFSET)</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32F0_RTC_WUTR            (STM32F0_RTC_BASE+STM32F0_RTC_WUTR_OFFSET)</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32F0_RTC_ALRMAR          (STM32F0_RTC_BASE+STM32F0_RTC_ALRMAR_OFFSET)</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32F0_RTC_WPR             (STM32F0_RTC_BASE+STM32F0_RTC_WPR_OFFSET)</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32F0_RTC_SSR             (STM32F0_RTC_BASE+STM32F0_RTC_SSR_OFFSET)</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32F0_RTC_SHIFTR          (STM32F0_RTC_BASE+STM32F0_RTC_SHIFTR_OFFSET)</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32F0_RTC_TSTR            (STM32F0_RTC_BASE+STM32F0_RTC_TSTR_OFFSET)</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32F0_RTC_TSDR            (STM32F0_RTC_BASE+STM32F0_RTC_TSDR_OFFSET)</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32F0_RTC_TSSSR           (STM32F0_RTC_BASE+STM32F0_RTC_TSSSR_OFFSET)</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32F0_RTC_CALR            (STM32F0_RTC_BASE+STM32F0_RTC_CALR_OFFSET)</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32F0_RTC_TAFCR           (STM32F0_RTC_BASE+STM32F0_RTC_TAFCR_OFFSET)</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32F0_RTC_ALRMASSR        (STM32F0_RTC_BASE+STM32F0_RTC_ALRMASSR_OFFSET)</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define STM32F0_RTC_BKR(n)          (STM32F0_RTC_BASE+STM32F0_RTC_BKR_OFFSET(n))</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32F0_RTC_BK0R            (STM32F0_RTC_BASE+STM32F0_RTC_BK0R_OFFSET)</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32F0_RTC_BK1R            (STM32F0_RTC_BASE+STM32F0_RTC_BK1R_OFFSET)</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32F0_RTC_BK2R            (STM32F0_RTC_BASE+STM32F0_RTC_BK2R_OFFSET)</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32F0_RTC_BK3R            (STM32F0_RTC_BASE+STM32F0_RTC_BK3R_OFFSET)</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32F0_RTC_BK4R            (STM32F0_RTC_BASE+STM32F0_RTC_BK4R_OFFSET)</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#ifdef CONFIG_STM32F0_STM32F30XX</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STM32F0_RTC_BKCOUNT       16</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#elif defined(CONFIG_STM32F0_STM32L15XX)</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STM32F0_RTC_BKCOUNT       32</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#else</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STM32F0_RTC_BKCOUNT       20</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">/* Register Bitfield Definitions ****************************************************/</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">/* RTC time register */</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define RTC_TR_SU_SHIFT           (0)       </span><span class="comment">/* Bits 0-3: Second units in BCD format */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TR_SU_MASK            (15 &lt;&lt; RTC_TR_SU_SHIFT)</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TR_ST_SHIFT           (4)       </span><span class="comment">/* Bits 4-6: Second tens in BCD format */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TR_ST_MASK            (7 &lt;&lt; RTC_TR_ST_SHIFT)</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TR_MNU_SHIFT          (8)       </span><span class="comment">/* Bit 8-11: Minute units in BCD format */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TR_MNU_MASK           (15 &lt;&lt; RTC_TR_MNU_SHIFT)</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TR_MNT_SHIFT          (12)      </span><span class="comment">/* Bits 12-14: Minute tens in BCD format */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TR_MNT_MASK           (7 &lt;&lt; RTC_TR_MNT_SHIFT)</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TR_HU_SHIFT           (16)      </span><span class="comment">/* Bit 16-19: Hour units in BCD format */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TR_HU_MASK            (15 &lt;&lt; RTC_TR_HU_SHIFT)</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TR_HT_SHIFT           (20)      </span><span class="comment">/* Bits 20-21: Hour tens in BCD format */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TR_HT_MASK            (3 &lt;&lt; RTC_TR_HT_SHIFT)</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TR_PM                 (1 &lt;&lt; 22) </span><span class="comment">/* Bit 22: AM/PM notation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TR_RESERVED_BITS      (0xff808080)</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">/* RTC date register */</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define RTC_DR_DU_SHIFT           (0)       </span><span class="comment">/* Bits 0-3: Date units in BCD format */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_DR_DU_MASK            (15 &lt;&lt; RTC_DR_DU_SHIFT)</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_DR_DT_SHIFT           (4)       </span><span class="comment">/* Bits 4-5: Date tens in BCD format */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_DR_DT_MASK            (3 &lt;&lt; RTC_DR_DT_SHIFT)</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_DR_MU_SHIFT           (8)      </span><span class="comment">/* Bits 8-11: Month units in BCD format */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_DR_MU_MASK            (15 &lt;&lt; RTC_DR_MU_SHIFT)</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_DR_MT                 (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Month tens in BCD format */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_DR_WDU_SHIFT          (13)      </span><span class="comment">/* Bits 13-15: Week day units */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_DR_WDU_MASK           (7 &lt;&lt; RTC_DR_WDU_SHIFT)</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RTC_DR_WDU_MONDAY       (1 &lt;&lt; RTC_DR_WDU_SHIFT)</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RTC_DR_WDU_TUESDAY      (2 &lt;&lt; RTC_DR_WDU_SHIFT)</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RTC_DR_WDU_WEDNESDAY    (3 &lt;&lt; RTC_DR_WDU_SHIFT)</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RTC_DR_WDU_THURSDAY     (4 &lt;&lt; RTC_DR_WDU_SHIFT)</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RTC_DR_WDU_FRIDAY       (5 &lt;&lt; RTC_DR_WDU_SHIFT)</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RTC_DR_WDU_SATURDAY     (6 &lt;&lt; RTC_DR_WDU_SHIFT)</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RTC_DR_WDU_SUNDAY       (7 &lt;&lt; RTC_DR_WDU_SHIFT)</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_DR_YU_SHIFT           (16)     </span><span class="comment">/* Bits 16-19: Year units in BCD format */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_DR_YU_MASK            (15 &lt;&lt; RTC_DR_YU_SHIFT)</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_DR_YT_SHIFT           (20)     </span><span class="comment">/* Bits 20-23: Year tens in BCD format */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_DR_YT_MASK            (15 &lt;&lt; RTC_DR_YT_SHIFT)</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_DR_RESERVED_BITS      (0xff0000c0)</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">/* RTC control register */</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL_SHIFT      (0)      </span><span class="comment">/* Bits 0-2: Wakeup clock selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_WUCKSEL_MASK       (7 &lt;&lt; RTC_CR_WUCKSEL_SHIFT)</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RTC_CR_WUCKSEL_RTCDIV16  (0 &lt;&lt; RTC_CR_WUCKSEL_SHIFT) </span><span class="comment">/* 000: RTC/16 clock is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RTC_CR_WUCKSEL_RTCDIV8   (1 &lt;&lt; RTC_CR_WUCKSEL_SHIFT) </span><span class="comment">/* 001: RTC/8 clock is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RTC_CR_WUCKSEL_RTCDIV4   (2 &lt;&lt; RTC_CR_WUCKSEL_SHIFT) </span><span class="comment">/* 010: RTC/4 clock is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RTC_CR_WUCKSEL_RTCDIV2   (3 &lt;&lt; RTC_CR_WUCKSEL_SHIFT) </span><span class="comment">/* 011: RTC/2 clock is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RTC_CR_WUCKSEL_CKSPRE    (4 &lt;&lt; RTC_CR_WUCKSEL_SHIFT) </span><span class="comment">/* 10x: ck_spre clock is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RTC_CR_WUCKSEL_CKSPREADD (6 &lt;&lt; RTC_CR_WUCKSEL_SHIFT) </span><span class="comment">/* 11x: ck_spr clock and 216 added WUT counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_TSEDGE             (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Timestamp event active edge */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_REFCKON            (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Reference clock detection enable (50 or 60 Hz) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_BYPSHAD            (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Bypass the shadow registers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_FMT                (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Hour format */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_ALRAE              (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Alarm A enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_WUTE               (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Wakeup timer enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_TSE                (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Time stamp enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_ALRAIE             (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Alarm A interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_WUTIE              (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Wakeup timer interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_TSIE               (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Timestamp interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_ADD1H              (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Add 1 hour (summer time change) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_SUB1H              (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: Subtract 1 hour (winter time change) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_BKP                (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: Backup */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_COSEL              (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19 : Calibration output selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_POL                (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: Output polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_OSEL_SHIFT         (21)      </span><span class="comment">/* Bits 21-22: Output selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_OSEL_MASK          (3 &lt;&lt; RTC_CR_OSEL_SHIFT)</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RTC_CR_OSEL_DISABLED    (0 &lt;&lt; RTC_CR_OSEL_SHIFT) </span><span class="comment">/* 00: Output disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RTC_CR_OSEL_ALRMA       (1 &lt;&lt; RTC_CR_OSEL_SHIFT) </span><span class="comment">/* 01: Alarm A output enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RTC_CR_OSEL_ALRMB       (2 &lt;&lt; RTC_CR_OSEL_SHIFT) </span><span class="comment">/* 10: Alarm B output enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RTC_CR_OSEL_WUT         (3 &lt;&lt; RTC_CR_OSEL_SHIFT) </span><span class="comment">/* 11: Wakeup output enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_COE                (1 &lt;&lt; 23) </span><span class="comment">/* Bit 23: Calibration output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">/* RTC initialization and status register */</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAWF            (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Alarm A write flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_ISR_WUTWF             (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Wakeup timer write flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_ISR_SHPF              (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Shift operation pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_ISR_INITS             (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Initialization status flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_ISR_RSF               (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Registers synchronization flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_ISR_INITF             (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Initialization flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_ISR_INIT              (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Initialization mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_ISR_ALRAF             (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Alarm A flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_ISR_WUTF              (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Wakeup timer flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_ISR_TSF               (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Timestamp flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_ISR_TSOVF             (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Timestamp overflow flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_ISR_TAMP1F            (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Tamper detection flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_ISR_TAMP2F            (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: TAMPER2 detection flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_ISR_TAMP3F            (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: TAMPER3 detection flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_ISR_RECALPF           (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Recalibration pending Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_ISR_ALLFLAGS          (0x00017fff)</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">/* RTC prescaler register */</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_S_SHIFT   (0)       </span><span class="comment">/* Bits 0-14: Synchronous prescaler factor */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_PRER_PREDIV_S_MASK    (0x7fff &lt;&lt; RTC_PRER_PREDIV_S_SHIFT)</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_PRER_PREDIV_A_SHIFT   (16)      </span><span class="comment">/* Bits 16-22: Asynchronous prescaler factor */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_PRER_PREDIV_A_MASK    (0x7f &lt;&lt; RTC_PRER_PREDIV_A_SHIFT)</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">/* RTC wakeup timer register */</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define RTC_WUTR_MASK             (0xffff)  </span><span class="comment">/* Bits 15:0  Wakeup auto-reload value bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">/* RTC alarm A register */</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define RTC_ALRMR_SU_SHIFT        (0)       </span><span class="comment">/* Bits 0-3: Second units in BCD format. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMR_SU_MASK         (15 &lt;&lt; RTC_ALRMR_SU_SHIFT)</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMR_ST_SHIFT        (4)       </span><span class="comment">/* Bits 4-6: Second tens in BCD format. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMR_ST_MASK         (7 &lt;&lt; RTC_ALRMR_ST_SHIFT)</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMR_MSK1            (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7 : Alarm A seconds mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMR_MNU_SHIFT       (8)       </span><span class="comment">/* Bits 8-11: Minute units in BCD format. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMR_MNU_MASK        (15 &lt;&lt; RTC_ALRMR_MNU_SHIFT)</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMR_MNT_SHIFT       (12)      </span><span class="comment">/* Bits 12-14: Minute tens in BCD format. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMR_MNT_MASK        (7 &lt;&lt; RTC_ALRMR_MNT_SHIFT)</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMR_MSK2            (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15 : Alarm A minutes mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMR_HU_SHIFT        (16)      </span><span class="comment">/* Bits 16-19: Hour units in BCD format. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMR_HU_MASK         (15 &lt;&lt; RTC_ALRMR_HU_SHIFT)</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMR_HT_SHIFT        (20)      </span><span class="comment">/* Bits 20-21: Hour tens in BCD format. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMR_HT_MASK         (3 &lt;&lt; RTC_ALRMR_HT_SHIFT)</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMR_PM              (1 &lt;&lt; 22) </span><span class="comment">/* Bit 22 : AM/PM notation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMR_MSK3            (1 &lt;&lt; 23) </span><span class="comment">/* Bit 23 : Alarm A hours mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMR_DU_SHIFT        (24)      </span><span class="comment">/* Bits 24-27: Date units or day in BCD format. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMR_DU_MASK         (15 &lt;&lt; RTC_ALRMR_DU_SHIFT)</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMR_DT_SHIFT        (28)      </span><span class="comment">/* Bits 28-29: Date tens in BCD format. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMR_DT_MASK         (3 &lt;&lt; RTC_ALRMR_DT_SHIFT)</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMR_WDSEL           (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30: Week day selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMR_MSK4            (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Alarm A date mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">/* RTC write protection register */</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define RTC_WPR_MASK              (0xff)    </span><span class="comment">/* Bits 0-7: Write protection key */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">/* RTC sub second register */</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define RTC_SSR_MASK              (0xffff)  </span><span class="comment">/* Bits 0-15: Sub second value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">/* RTC shift control register */</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define RTC_SHIFTR_SUBFS_SHIFT    (0)       </span><span class="comment">/* Bits 0-14: Subtract a fraction of a second */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_SHIFTR_SUBFS_MASK     (0x7fff &lt;&lt; RTC_SHIFTR_SUBFS_SHIFT)</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_SHIFTR_ADD1S          (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Add one second */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">/* RTC time stamp time register */</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_SHIFT         (0)       </span><span class="comment">/* Bits 0-3: Second units in BCD format. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TSTR_SU_MASK          (15 &lt;&lt; RTC_TSTR_SU_SHIFT)</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TSTR_ST_SHIFT         (4)       </span><span class="comment">/* Bits 4-6: Second tens in BCD format. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TSTR_ST_MASK          (7 &lt;&lt; RTC_TSTR_ST_SHIFT)</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TSTR_MNU_SHIFT        (8)       </span><span class="comment">/* Bits 8-11: Minute units in BCD format. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TSTR_MNU_MASK         (15 &lt;&lt; RTC_TSTR_MNU_SHIFT)</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TSTR_MNT_SHIFT        (12)      </span><span class="comment">/* Bits 12-14: Minute tens in BCD format. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TSTR_MNT_MASK         (7 &lt;&lt; RTC_TSTR_MNT_SHIFT)</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TSTR_HU_SHIFT         (16)      </span><span class="comment">/* Bits 16-19: Hour units in BCD format. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TSTR_HU_MASK          (15 &lt;&lt; RTC_TSTR_HU_SHIFT)</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TSTR_HT_SHIFT         (20)      </span><span class="comment">/* Bits 20-21: Hour tens in BCD format. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TSTR_HT_MASK          (3 &lt;&lt; RTC_TSTR_HT_SHIFT)</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TSTR_PM               (1 &lt;&lt; 22) </span><span class="comment">/* Bit 22: AM/PM notation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">/* RTC time stamp date register */</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_SHIFT         (0)       </span><span class="comment">/* Bit 0-3: Date units in BCD format */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TSDR_DU_MASK          (15 &lt;&lt; RTC_TSDR_DU_SHIFT) </span><span class="comment">/* */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TSDR_DT_SHIFT         (4)       </span><span class="comment">/* Bits 4-5: Date tens in BCD format */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TSDR_DT_MASK          (3 &lt;&lt; RTC_TSDR_DT_SHIFT)</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TSDR_MU_SHIFT         (8)       </span><span class="comment">/* Bits 8-11: Month units in BCD format */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TSDR_MU_MASK          (xx &lt;&lt; RTC_TSDR_MU_SHIFT)</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TSDR_MT               (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Month tens in BCD format */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TSDR_WDU_SHIFT        (13)      </span><span class="comment">/* Bits 13-15: Week day units */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TSDR_WDU_MASK         (7 &lt;&lt; RTC_TSDR_WDU_SHIFT)</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">/* RTC timestamp sub second register */</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define RTC_TSSSR_MASK            (0xffff)  </span><span class="comment">/* Bits 0-15: Sub second value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">/* RTC calibration register */</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_SHIFT       (0)       </span><span class="comment">/* Bits 0-8: Calibration minus */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_CALR_CALM_MASK        (0x1ff &lt;&lt; RTC_CALR_CALM_SHIFT)</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_CALR_CALW16           (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Use a 16-second calibration cycle period */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_CALR_CALW8            (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Use an 8-second calibration cycle period */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_CALR_CALP             (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Increase frequency of RTC by 488.5 ppm */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">/* RTC tamper and alternate function configuration register */</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1E          (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  RTC_TAMP1 input detection enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TAFCR_TAMP1TRG        (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Active level for RTC_TAMP1 input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TAFCR_TAMPIE          (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Tamper interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TAFCR_TAMP3E          (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  RTC_TAMP3 detection enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TAFCR_TAMP3TRG        (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Active level for RTC_TAMP3 input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TAFCR_TAMPTS          (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Activate timestamp on tamper detection event */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_SHIFT  (8)        </span><span class="comment">/* Bits 8-10: Tamper sampling frequency */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_MASK   (7 &lt;&lt; RTC_TAFCR_TAMPFREQ_SHIFT)</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RTC_TAFCR_TAMPFREQ_DIV32768 (0 &lt;&lt; RTC_TAFCR_TAMPFREQ_SHIFT) </span><span class="comment">/* RTCCLK / 32768 (1 Hz) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RTC_TAFCR_TAMPFREQ_DIV16384 (1 &lt;&lt; RTC_TAFCR_TAMPFREQ_SHIFT) </span><span class="comment">/* RTCCLK / 16384 (2 Hz) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RTC_TAFCR_TAMPFREQ_DIV8192  (2 &lt;&lt; RTC_TAFCR_TAMPFREQ_SHIFT) </span><span class="comment">/* RTCCLK / 8192 (4 Hz) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RTC_TAFCR_TAMPFREQ_DIV4096  (3 &lt;&lt; RTC_TAFCR_TAMPFREQ_SHIFT) </span><span class="comment">/* RTCCLK / 4096 (8 Hz) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RTC_TAFCR_TAMPFREQ_DIV2048  (4 &lt;&lt; RTC_TAFCR_TAMPFREQ_SHIFT) </span><span class="comment">/* RTCCLK / 2048 (16 Hz) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RTC_TAFCR_TAMPFREQ_DIV1024  (5 &lt;&lt; RTC_TAFCR_TAMPFREQ_SHIFT) </span><span class="comment">/* RTCCLK / 1024 (32 Hz) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RTC_TAFCR_TAMPFREQ_DIV512   (6 &lt;&lt; RTC_TAFCR_TAMPFREQ_SHIFT) </span><span class="comment">/* RTCCLK / 512 (64 Hz) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RTC_TAFCR_TAMPFREQ_DIV256   (7 &lt;&lt; RTC_TAFCR_TAMPFREQ_SHIFT) </span><span class="comment">/* RTCCLK / 256 (128 Hz) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TAFCR_TAMPFLT_SHIFT   (11)        </span><span class="comment">/* Bits 11-12: RTC_TAMPx filter count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TAFCR_TAMPFLT_MASK    (3 &lt;&lt; RTC_TAFCR_TAMPFLT_SHIFT)</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TAFCR_TAMPPRCH_SHIFT  (13)        </span><span class="comment">/* Bits 13-14: RTC_TAMPx precharge duration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TAFCR_TAMPPRCH_MASK   (3 &lt;&lt; RTC_TAFCR_TAMPPRCH_SHIFT)</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RTC_TAFCR_TAMPPRCH_1CYCLE  (0 &lt;&lt; RTC_TAFCR_TAMPPRCH_SHIFT) </span><span class="comment">/* 1 RTCCLK cycle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RTC_TAFCR_TAMPPRCH_2CYCLES (1 &lt;&lt; RTC_TAFCR_TAMPPRCH_SHIFT) </span><span class="comment">/* 2 RTCCLK cycles */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RTC_TAFCR_TAMPPRCH_4CYCLES (2 &lt;&lt; RTC_TAFCR_TAMPPRCH_SHIFT) </span><span class="comment">/* 4 RTCCLK cycles */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RTC_TAFCR_TAMPPRCH_5CYCLES (3 &lt;&lt; RTC_TAFCR_TAMPPRCH_SHIFT) </span><span class="comment">/* 8 RTCCLK cycles */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TAFCR_TAMPPUDIS       (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: RTC_TAMPx pull-up disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TAFCR_PC13VALUE       (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: RTC_ALARM output type/PC13 value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TAFCR_PC13MODE        (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: PC13 mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TAFCR_PC14VALUE       (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: PC14 value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TAFCR_PC14MODE        (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21: PC14 mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TAFCR_PC15VALUE       (1 &lt;&lt; 22) </span><span class="comment">/* Bit 22: PC15 value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TAFCR_PC15MODE        (1 &lt;&lt; 23) </span><span class="comment">/* Bit 23: PC15 mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">/* RTC alarm A sub second register */</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define RTC_ALRMSSR_SS_SHIFT      (0)   </span><span class="comment">/* Bits 0-14: Sub second value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMSSR_SS_MASK       (0x7fff &lt;&lt; RTC_ALRMSSR_SS_SHIFT)</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMSSR_MASKSS_SHIFT  (24)  </span><span class="comment">/* Bits 24-27:  Mask the most-significant bits starting at this bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMSSR_MASKSS_MASK   (0xf &lt;&lt; RTC_ALRMSSR_MASKSS_SHIFT)</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __ARCH_ARM_SRC_STM32F0_CHIP_STM32F0_RTCC_H */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
