

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Fri Apr  1 17:35:08 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.328 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+----------+-----------+----------+
    |    Latency (cycles)   |   Latency (absolute)  |       Interval       | Pipeline |
    |    min    |    max    |    min    |    max    |    min   |    max    |   Type   |
    +-----------+-----------+-----------+-----------+----------+-----------+----------+
    |  439102744|  457398036| 2.196 sec | 2.287 sec |  18294017|  457395202| dataflow |
    +-----------+-----------+-----------+-----------+----------+-----------+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+-------------------------------------------------------------+----------+-----------+-----------+-----------+----------+-----------+----------+
        |                                                              |                                                             |   Latency (cycles)   |   Latency (absolute)  |       Interval       | Pipeline |
        |                           Instance                           |                            Module                           |    min   |    max    |    min    |    max    |    min   |    max    |   Type   |
        +--------------------------------------------------------------+-------------------------------------------------------------+----------+-----------+-----------+-----------+----------+-----------+----------+
        |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0       |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_s       |     44826|  457395201|  0.224 ms | 2.287 sec |     44826|  457395201|   none   |
        |dense_large_stream_me_ap_fixed_ap_fixed_config45_U0           |dense_large_stream_me_ap_fixed_ap_fixed_config45_s           |  18294016|   18294016| 91.470 ms | 91.470 ms |  18294016|   18294016|   none   |
        |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0       |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_s       |     22426|  206582401|  0.112 ms | 1.033 sec |     22426|  206582401|   none   |
        |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0       |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_s       |     64585|  287059969|  0.323 ms | 1.435 sec |     64585|  287059969|   none   |
        |pooling2d_large_cl_nopad_pad_me_U0                            |pooling2d_large_cl_nopad_pad_me                              |      8191|      35071| 40.955 us |  0.175 ms |      8191|      35071|   none   |
        |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0       |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_s       |     32329|  138226177|  0.162 ms | 0.691 sec |     32329|  138226177|   none   |
        |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0       |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_s       |    107761|  221859841|  0.539 ms | 1.109 sec |    107761|  221859841|   none   |
        |pooling2d_large_cl_nopad_pad_me_1_U0                          |pooling2d_large_cl_nopad_pad_me_1                            |     12013|      70253| 60.065 us |  0.351 ms |     12013|      70253|   none   |
        |pooling2d_large_cl_nopad_pad_me_2_U0                          |pooling2d_large_cl_nopad_pad_me_2                            |     25705|     146665|  0.129 ms |  0.733 ms |     25705|     146665|   none   |
        |dense_large_stream_me_ap_fixed_ap_fixed_config49_U0           |dense_large_stream_me_ap_fixed_ap_fixed_config49_s           |    328961|     328961|  1.645 ms |  1.645 ms |    328961|     328961|   none   |
        |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0       |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_s       |     53761|  106513681|  0.269 ms | 0.533 sec |     53761|  106513681|   none   |
        |pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_U0  |pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_s  |     55441|     301841|  0.277 ms |  1.509 ms |     55441|     301841|   none   |
        |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0       |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_s       |    194881|  185636251|  0.974 ms | 0.928 sec |    194881|  185636251|   none   |
        |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config9_U0        |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config9_s        |     97441|   88822651|  0.487 ms | 0.444 sec |     97441|   88822651|   none   |
        |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_U0        |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s        |    304441|  115053541|  1.522 ms | 0.575 sec |    304441|  115053541|   none   |
        |normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_U0         |normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_s         |     36961|      36961|  0.185 ms |  0.185 ms |     36961|      36961|   none   |
        |dense_large_stream_me_ap_fixed_ap_fixed_config53_U0           |dense_large_stream_me_ap_fixed_ap_fixed_config53_s           |      1024|       1024|  5.120 us |  5.120 us |      1024|       1024|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config7_573_U0      |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config7_573        |     49284|      49284|  0.246 ms |  0.246 ms |     49284|      49284|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config12_574_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config12_574       |     24196|      24196|  0.121 ms |  0.121 ms |     24196|      24196|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config16_575_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config16_575       |     24196|      24196|  0.121 ms |  0.121 ms |     24196|      24196|   none   |
        |resize_nearest_me_ap_fixed_32_16_5_3_0_config2_U0             |resize_nearest_me_ap_fixed_32_16_5_3_0_config2_s             |     12322|      12322| 61.610 us | 61.610 us |     12322|      12322|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config21_576_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config21_576       |     11652|      11652| 58.260 us | 58.260 us |     11652|      11652|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_577_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_577       |     11652|      11652| 58.260 us | 58.260 us |     11652|      11652|   none   |
        |zeropad2d_cl_me_ap_fixed_ap_fixed_config56_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config56_s                 |     14395|      14395| 71.975 us | 71.975 us |     14395|      14395|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_578_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_578       |      5380|       5380| 26.900 us | 26.900 us |      5380|       5380|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_579_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_579       |      5380|       5380| 26.900 us | 26.900 us |      5380|       5380|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config39_580_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config39_580       |      2308|       2308| 11.540 us | 11.540 us |      2308|       2308|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config43_581_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config43_581       |      2308|       2308| 11.540 us | 11.540 us |      2308|       2308|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config48_582_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config48_582       |       260|        260|  1.300 us |  1.300 us |       260|        260|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config52_583_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config52_583       |       260|        260|  1.300 us |  1.300 us |       260|        260|   none   |
        |zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config57_s                 |     13923|      13923| 69.615 us | 69.615 us |     13923|      13923|   none   |
        |zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config58_s                 |     27843|      27843|  0.139 ms |  0.139 ms |     27843|      27843|   none   |
        |zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config59_s                 |      7683|       7683| 38.415 us | 38.415 us |      7683|       7683|   none   |
        |zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config60_s                 |     15363|      15363| 76.815 us | 76.815 us |     15363|      15363|   none   |
        |zeropad2d_cl_me_ap_fixed_ap_fixed_config61_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config61_s                 |      4611|       4611| 23.055 us | 23.055 us |      4611|       4611|   none   |
        |zeropad2d_cl_me_ap_fixed_ap_fixed_config62_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config62_s                 |      9219|       9219| 46.095 us | 46.095 us |      9219|       9219|   none   |
        |relu_me_ap_fixed_ap_fixed_32_16_5_3_0_relu_config55_U0        |relu_me_ap_fixed_ap_fixed_32_16_5_3_0_relu_config55_s        |         1|          1|  5.000 ns |  5.000 ns |         1|          1| function |
        |zeropad2d_cl_me_ap_fixed_ap_fixed_config63_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config63_s                 |      3203|       3203| 16.015 us | 16.015 us |      3203|       3203|   none   |
        |zeropad2d_cl_me_ap_fixed_ap_fixed_config64_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config64_s                 |      6403|       6403| 32.015 us | 32.015 us |      6403|       6403|   none   |
        |Block_ap_fixed_base_exit3121_proc_U0                          |Block_ap_fixed_base_exit3121_proc                            |         0|          0|    0 ns   |    0 ns   |         0|          0|   none   |
        +--------------------------------------------------------------+-------------------------------------------------------------+----------+-----------+-----------+-----------+----------+-----------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       83|    -|
|FIFO                 |       86|      -|     1792|     3144|    -|
|Instance             |       83|     86|   661974|   526450|    0|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      198|    -|
|Register             |        -|      -|       33|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |      169|     86|   663799|   529875|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |       11|      3|       84|      134|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        3|      1|       28|       44|    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------+-------------------------------------------------------------+---------+-------+--------+-------+-----+
    |                           Instance                           |                            Module                           | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
    +--------------------------------------------------------------+-------------------------------------------------------------+---------+-------+--------+-------+-----+
    |Block_ap_fixed_base_exit3121_proc_U0                          |Block_ap_fixed_base_exit3121_proc                            |        0|      0|       2|     11|    0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0       |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_s       |        3|      5|   18371|  16701|    0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0       |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_s       |        3|      5|   21489|  19916|    0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0       |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_s       |        3|      5|   35874|  25120|    0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0       |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_s       |        3|      5|   42100|  31518|    0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0       |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_s       |        5|      5|   71236|  39283|    0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0       |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_s       |        5|      5|   83667|  43877|    0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0       |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_s       |        8|      6|  141925|  52471|    0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_U0        |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s        |       16|      5|    6692|  11049|    0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config9_U0        |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config9_s        |       32|      5|   10980|  13271|    0|
    |dense_large_stream_me_ap_fixed_ap_fixed_config45_U0           |dense_large_stream_me_ap_fixed_ap_fixed_config45_s           |        1|      6|  101280|  24713|    0|
    |dense_large_stream_me_ap_fixed_ap_fixed_config49_U0           |dense_large_stream_me_ap_fixed_ap_fixed_config49_s           |        1|      4|   33410|  23597|    0|
    |dense_large_stream_me_ap_fixed_ap_fixed_config53_U0           |dense_large_stream_me_ap_fixed_ap_fixed_config53_s           |        1|      4|    8543|   2679|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config12_574_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config12_574       |        0|      2|     154|    228|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config16_575_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config16_575       |        0|      2|     154|    228|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config21_576_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config21_576       |        0|      2|     153|    227|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_577_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_577       |        0|      2|     153|    227|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_578_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_578       |        0|      2|     152|    226|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_579_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_579       |        0|      2|     152|    226|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config39_580_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config39_580       |        0|      2|     151|    225|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config43_581_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config43_581       |        0|      2|     150|    216|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config48_582_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config48_582       |        0|      2|     147|    213|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config52_583_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config52_583       |        0|      2|     148|    222|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config7_573_U0      |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config7_573        |        0|      2|     155|    229|    0|
    |normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_U0         |normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_s         |        0|      4|     100|   2879|    0|
    |pooling2d_large_cl_nopad_pad_me_U0                            |pooling2d_large_cl_nopad_pad_me                              |        2|      0|   53933|  58765|    0|
    |pooling2d_large_cl_nopad_pad_me_1_U0                          |pooling2d_large_cl_nopad_pad_me_1                            |        0|      0|   14860|  54630|    0|
    |pooling2d_large_cl_nopad_pad_me_2_U0                          |pooling2d_large_cl_nopad_pad_me_2                            |        0|      0|    7662|  53437|    0|
    |pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_U0  |pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_s  |        0|      0|    4064|  36955|    0|
    |relu_me_ap_fixed_ap_fixed_32_16_5_3_0_relu_config55_U0        |relu_me_ap_fixed_ap_fixed_32_16_5_3_0_relu_config55_s        |        0|      0|       3|     86|    0|
    |resize_nearest_me_ap_fixed_32_16_5_3_0_config2_U0             |resize_nearest_me_ap_fixed_32_16_5_3_0_config2_s             |        0|      0|     175|    242|    0|
    |zeropad2d_cl_me_ap_fixed_ap_fixed_config56_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config56_s                 |        0|      0|      90|    370|    0|
    |zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config57_s                 |        0|      0|     122|    524|    0|
    |zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config58_s                 |        0|      0|     201|    867|    0|
    |zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config59_s                 |        0|      0|     193|    859|    0|
    |zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config60_s                 |        0|      0|     353|   1579|    0|
    |zeropad2d_cl_me_ap_fixed_ap_fixed_config61_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config61_s                 |        0|      0|     349|   1579|    0|
    |zeropad2d_cl_me_ap_fixed_ap_fixed_config62_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config62_s                 |        0|      0|     669|   2343|    0|
    |zeropad2d_cl_me_ap_fixed_ap_fixed_config63_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config63_s                 |        0|      0|     661|   2331|    0|
    |zeropad2d_cl_me_ap_fixed_ap_fixed_config64_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config64_s                 |        0|      0|    1301|   2331|    0|
    +--------------------------------------------------------------+-------------------------------------------------------------+---------+-------+--------+-------+-----+
    |Total                                                         |                                                             |       83|     86|  661974| 526450|    0|
    +--------------------------------------------------------------+-------------------------------------------------------------+---------+-------+--------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------+---------+----+----+-----+------+-----+---------+
    |        Name       | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------+---------+----+----+-----+------+-----+---------+
    |layer12_out_V_V_U  |        2|  63|   0|    -|   756|   32|    24192|
    |layer13_out_V_V_U  |        2|  63|   0|    -|   756|   32|    24192|
    |layer16_out_V_V_U  |        2|  63|   0|    -|   756|   32|    24192|
    |layer17_out_V_V_U  |        2|  55|   0|    -|   182|   32|     5824|
    |layer18_out_V_V_U  |        2|  55|   0|    -|   182|   32|     5824|
    |layer21_out_V_V_U  |        2|  55|   0|    -|   182|   32|     5824|
    |layer22_out_V_V_U  |        2|  55|   0|    -|   182|   32|     5824|
    |layer25_out_V_V_U  |        2|  55|   0|    -|   182|   32|     5824|
    |layer26_out_V_V_U  |        2|  50|   0|    -|    42|   32|     1344|
    |layer27_out_V_V_U  |        2|  50|   0|    -|    42|   32|     1344|
    |layer2_out_V_V_U   |        8|  90|   0|    -|  3080|   32|    98560|
    |layer30_out_V_V_U  |        2|  50|   0|    -|    42|   32|     1344|
    |layer31_out_V_V_U  |        2|  50|   0|    -|    42|   32|     1344|
    |layer34_out_V_V_U  |        2|  50|   0|    -|    42|   32|     1344|
    |layer35_out_V_V_U  |        0|   6|   0|    -|     9|   32|      288|
    |layer36_out_V_V_U  |        0|   6|   0|    -|     9|   32|      288|
    |layer39_out_V_V_U  |        0|   6|   0|    -|     9|   32|      288|
    |layer3_out_V_V_U   |        8|  90|   0|    -|  3080|   32|    98560|
    |layer40_out_V_V_U  |        0|   6|   0|    -|     9|   32|      288|
    |layer43_out_V_V_U  |        0|   6|   0|    -|     9|   32|      288|
    |layer45_out_V_V_U  |        0|   5|   0|    -|     1|   32|       32|
    |layer48_out_V_V_U  |        0|   5|   0|    -|     1|   32|       32|
    |layer49_out_V_V_U  |        0|   5|   0|    -|     1|   32|       32|
    |layer4_out_V_V_U   |        8|  90|   0|    -|  3080|   32|    98560|
    |layer52_out_V_V_U  |        0|   5|   0|    -|     1|   32|       32|
    |layer53_out_V_V_U  |        0|   5|   0|    -|     1|   32|       32|
    |layer56_out_V_V_U  |        8|  95|   0|    -|  3540|   32|   113280|
    |layer57_out_V_V_U  |        2|  64|   0|    -|   870|   32|    27840|
    |layer58_out_V_V_U  |        2|  64|   0|    -|   870|   32|    27840|
    |layer59_out_V_V_U  |        2|  57|   0|    -|   240|   32|     7680|
    |layer60_out_V_V_U  |        2|  57|   0|    -|   240|   32|     7680|
    |layer61_out_V_V_U  |        2|  51|   0|    -|    72|   32|     2304|
    |layer62_out_V_V_U  |        2|  51|   0|    -|    72|   32|     2304|
    |layer63_out_V_V_U  |        2|  49|   0|    -|    25|   32|      800|
    |layer64_out_V_V_U  |        2|  49|   0|    -|    25|   32|      800|
    |layer7_out_V_V_U   |        8|  90|   0|    -|  3080|   32|    98560|
    |layer8_out_V_V_U   |        2|  63|   0|    -|   756|   32|    24192|
    |layer9_out_V_V_U   |        2|  63|   0|    -|   756|   32|    24192|
    +-------------------+---------+----+----+-----+------+-----+---------+
    |Total              |       86|1792|   0|    0| 23224| 1216|   743168|
    +-------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |                               Variable Name                              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |Block_ap_fixed_base_exit3121_proc_U0_ap_ready_count                       |     +    |      0|  0|   3|           2|           1|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_ap_ready_count    |     +    |      0|  0|   3|           2|           1|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_ap_ready_count    |     +    |      0|  0|   3|           2|           1|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_ap_ready_count    |     +    |      0|  0|   3|           2|           1|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_ap_ready_count    |     +    |      0|  0|   3|           2|           1|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_ap_ready_count    |     +    |      0|  0|   3|           2|           1|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_ap_ready_count    |     +    |      0|  0|   3|           2|           1|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0_ap_ready_count    |     +    |      0|  0|   3|           2|           1|
    |dense_large_stream_me_ap_fixed_ap_fixed_config45_U0_ap_ready_count        |     +    |      0|  0|   3|           2|           1|
    |dense_large_stream_me_ap_fixed_ap_fixed_config49_U0_ap_ready_count        |     +    |      0|  0|   3|           2|           1|
    |resize_nearest_me_ap_fixed_32_16_5_3_0_config2_U0_ap_ready_count          |     +    |      0|  0|   3|           2|           1|
    |Block_ap_fixed_base_exit3121_proc_U0_ap_start                             |    and   |      0|  0|   2|           1|           1|
    |ap_idle                                                                   |    and   |      0|  0|   2|           1|           1|
    |ap_sync_done                                                              |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                                                             |    and   |      0|  0|   2|           1|           1|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |dense_large_stream_me_ap_fixed_ap_fixed_config45_U0_ap_start              |    and   |      0|  0|   2|           1|           1|
    |dense_large_stream_me_ap_fixed_ap_fixed_config49_U0_ap_start              |    and   |      0|  0|   2|           1|           1|
    |resize_nearest_me_ap_fixed_32_16_5_3_0_config2_U0_ap_start                |    and   |      0|  0|   2|           1|           1|
    |ap_sync_Block_ap_fixed_base_exit3121_proc_U0_ap_ready                     |    or    |      0|  0|   2|           1|           1|
    |ap_sync_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_dense_large_stream_me_ap_fixed_ap_fixed_config45_U0_ap_ready      |    or    |      0|  0|   2|           1|           1|
    |ap_sync_dense_large_stream_me_ap_fixed_ap_fixed_config49_U0_ap_ready      |    or    |      0|  0|   2|           1|           1|
    |ap_sync_resize_nearest_me_ap_fixed_32_16_5_3_0_config2_U0_ap_ready        |    or    |      0|  0|   2|           1|           1|
    +--------------------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                                                     |          |      0|  0|  83|          47|          36|
    +--------------------------------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                     Name                                     | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Block_ap_fixed_base_exit3121_proc_U0_ap_ready_count                           |   9|          2|    2|          4|
    |ap_sync_reg_Block_ap_fixed_base_exit3121_proc_U0_ap_ready                     |   9|          2|    1|          2|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_dense_large_stream_me_ap_fixed_ap_fixed_config45_U0_ap_ready      |   9|          2|    1|          2|
    |ap_sync_reg_dense_large_stream_me_ap_fixed_ap_fixed_config49_U0_ap_ready      |   9|          2|    1|          2|
    |ap_sync_reg_resize_nearest_me_ap_fixed_32_16_5_3_0_config2_U0_ap_ready        |   9|          2|    1|          2|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_ap_ready_count        |   9|          2|    2|          4|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_ap_ready_count        |   9|          2|    2|          4|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_ap_ready_count        |   9|          2|    2|          4|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_ap_ready_count        |   9|          2|    2|          4|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_ap_ready_count        |   9|          2|    2|          4|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_ap_ready_count        |   9|          2|    2|          4|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0_ap_ready_count        |   9|          2|    2|          4|
    |dense_large_stream_me_ap_fixed_ap_fixed_config45_U0_ap_ready_count            |   9|          2|    2|          4|
    |dense_large_stream_me_ap_fixed_ap_fixed_config49_U0_ap_ready_count            |   9|          2|    2|          4|
    |resize_nearest_me_ap_fixed_32_16_5_3_0_config2_U0_ap_ready_count              |   9|          2|    2|          4|
    +------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                         | 198|         44|   33|         66|
    +------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                     Name                                     | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------+---+----+-----+-----------+
    |Block_ap_fixed_base_exit3121_proc_U0_ap_ready_count                           |  2|   0|    2|          0|
    |ap_sync_reg_Block_ap_fixed_base_exit3121_proc_U0_ap_ready                     |  1|   0|    1|          0|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_dense_large_stream_me_ap_fixed_ap_fixed_config45_U0_ap_ready      |  1|   0|    1|          0|
    |ap_sync_reg_dense_large_stream_me_ap_fixed_ap_fixed_config49_U0_ap_ready      |  1|   0|    1|          0|
    |ap_sync_reg_resize_nearest_me_ap_fixed_32_16_5_3_0_config2_U0_ap_ready        |  1|   0|    1|          0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_ap_ready_count        |  2|   0|    2|          0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_ap_ready_count        |  2|   0|    2|          0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_ap_ready_count        |  2|   0|    2|          0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_ap_ready_count        |  2|   0|    2|          0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_ap_ready_count        |  2|   0|    2|          0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_ap_ready_count        |  2|   0|    2|          0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0_ap_ready_count        |  2|   0|    2|          0|
    |dense_large_stream_me_ap_fixed_ap_fixed_config45_U0_ap_ready_count            |  2|   0|    2|          0|
    |dense_large_stream_me_ap_fixed_ap_fixed_config49_U0_ap_ready_count            |  2|   0|    2|          0|
    |resize_nearest_me_ap_fixed_32_16_5_3_0_config2_U0_ap_ready_count              |  2|   0|    2|          0|
    +------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                         | 33|   0|   33|          0|
    +------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+------+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits |  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+------+------------+------------------+--------------+
|em_barrel_V_V_TDATA      |  in |    32|    axis    |   em_barrel_V_V  |    pointer   |
|em_barrel_V_V_TVALID     |  in |     1|    axis    |   em_barrel_V_V  |    pointer   |
|em_barrel_V_V_TREADY     | out |     1|    axis    |   em_barrel_V_V  |    pointer   |
|layer55_out_V_V_TDATA    | out |    32|    axis    |  layer55_out_V_V |    pointer   |
|layer55_out_V_V_TVALID   | out |     1|    axis    |  layer55_out_V_V |    pointer   |
|layer55_out_V_V_TREADY   |  in |     1|    axis    |  layer55_out_V_V |    pointer   |
|const_size_in_1          | out |    16|   ap_vld   |  const_size_in_1 |    pointer   |
|const_size_in_1_ap_vld   | out |     1|   ap_vld   |  const_size_in_1 |    pointer   |
|const_size_out_1         | out |    16|   ap_vld   | const_size_out_1 |    pointer   |
|const_size_out_1_ap_vld  | out |     1|   ap_vld   | const_size_out_1 |    pointer   |
|w13_V_address0           | out |     9|  ap_memory |       w13_V      |     array    |
|w13_V_ce0                | out |     1|  ap_memory |       w13_V      |     array    |
|w13_V_d0                 | out |  1024|  ap_memory |       w13_V      |     array    |
|w13_V_q0                 |  in |  1024|  ap_memory |       w13_V      |     array    |
|w13_V_we0                | out |     1|  ap_memory |       w13_V      |     array    |
|w13_V_address1           | out |     9|  ap_memory |       w13_V      |     array    |
|w13_V_ce1                | out |     1|  ap_memory |       w13_V      |     array    |
|w13_V_d1                 | out |  1024|  ap_memory |       w13_V      |     array    |
|w13_V_q1                 |  in |  1024|  ap_memory |       w13_V      |     array    |
|w13_V_we1                | out |     1|  ap_memory |       w13_V      |     array    |
|w18_V_address0           | out |     9|  ap_memory |       w18_V      |     array    |
|w18_V_ce0                | out |     1|  ap_memory |       w18_V      |     array    |
|w18_V_d0                 | out |  2048|  ap_memory |       w18_V      |     array    |
|w18_V_q0                 |  in |  2048|  ap_memory |       w18_V      |     array    |
|w18_V_we0                | out |     1|  ap_memory |       w18_V      |     array    |
|w18_V_address1           | out |     9|  ap_memory |       w18_V      |     array    |
|w18_V_ce1                | out |     1|  ap_memory |       w18_V      |     array    |
|w18_V_d1                 | out |  2048|  ap_memory |       w18_V      |     array    |
|w18_V_q1                 |  in |  2048|  ap_memory |       w18_V      |     array    |
|w18_V_we1                | out |     1|  ap_memory |       w18_V      |     array    |
|w22_V_address0           | out |    10|  ap_memory |       w22_V      |     array    |
|w22_V_ce0                | out |     1|  ap_memory |       w22_V      |     array    |
|w22_V_d0                 | out |  2048|  ap_memory |       w22_V      |     array    |
|w22_V_q0                 |  in |  2048|  ap_memory |       w22_V      |     array    |
|w22_V_we0                | out |     1|  ap_memory |       w22_V      |     array    |
|w22_V_address1           | out |    10|  ap_memory |       w22_V      |     array    |
|w22_V_ce1                | out |     1|  ap_memory |       w22_V      |     array    |
|w22_V_d1                 | out |  2048|  ap_memory |       w22_V      |     array    |
|w22_V_q1                 |  in |  2048|  ap_memory |       w22_V      |     array    |
|w22_V_we1                | out |     1|  ap_memory |       w22_V      |     array    |
|w27_V_address0           | out |    10|  ap_memory |       w27_V      |     array    |
|w27_V_ce0                | out |     1|  ap_memory |       w27_V      |     array    |
|w27_V_d0                 | out |  4096|  ap_memory |       w27_V      |     array    |
|w27_V_q0                 |  in |  4096|  ap_memory |       w27_V      |     array    |
|w27_V_we0                | out |     1|  ap_memory |       w27_V      |     array    |
|w27_V_address1           | out |    10|  ap_memory |       w27_V      |     array    |
|w27_V_ce1                | out |     1|  ap_memory |       w27_V      |     array    |
|w27_V_d1                 | out |  4096|  ap_memory |       w27_V      |     array    |
|w27_V_q1                 |  in |  4096|  ap_memory |       w27_V      |     array    |
|w27_V_we1                | out |     1|  ap_memory |       w27_V      |     array    |
|w31_V_address0           | out |    11|  ap_memory |       w31_V      |     array    |
|w31_V_ce0                | out |     1|  ap_memory |       w31_V      |     array    |
|w31_V_d0                 | out |  4096|  ap_memory |       w31_V      |     array    |
|w31_V_q0                 |  in |  4096|  ap_memory |       w31_V      |     array    |
|w31_V_we0                | out |     1|  ap_memory |       w31_V      |     array    |
|w31_V_address1           | out |    11|  ap_memory |       w31_V      |     array    |
|w31_V_ce1                | out |     1|  ap_memory |       w31_V      |     array    |
|w31_V_d1                 | out |  4096|  ap_memory |       w31_V      |     array    |
|w31_V_q1                 |  in |  4096|  ap_memory |       w31_V      |     array    |
|w31_V_we1                | out |     1|  ap_memory |       w31_V      |     array    |
|w36_V_address0           | out |    11|  ap_memory |       w36_V      |     array    |
|w36_V_ce0                | out |     1|  ap_memory |       w36_V      |     array    |
|w36_V_d0                 | out |  8192|  ap_memory |       w36_V      |     array    |
|w36_V_q0                 |  in |  8192|  ap_memory |       w36_V      |     array    |
|w36_V_we0                | out |     1|  ap_memory |       w36_V      |     array    |
|w36_V_address1           | out |    11|  ap_memory |       w36_V      |     array    |
|w36_V_ce1                | out |     1|  ap_memory |       w36_V      |     array    |
|w36_V_d1                 | out |  8192|  ap_memory |       w36_V      |     array    |
|w36_V_q1                 |  in |  8192|  ap_memory |       w36_V      |     array    |
|w36_V_we1                | out |     1|  ap_memory |       w36_V      |     array    |
|w40_V_address0           | out |    12|  ap_memory |       w40_V      |     array    |
|w40_V_ce0                | out |     1|  ap_memory |       w40_V      |     array    |
|w40_V_d0                 | out |  8192|  ap_memory |       w40_V      |     array    |
|w40_V_q0                 |  in |  8192|  ap_memory |       w40_V      |     array    |
|w40_V_we0                | out |     1|  ap_memory |       w40_V      |     array    |
|w40_V_address1           | out |    12|  ap_memory |       w40_V      |     array    |
|w40_V_ce1                | out |     1|  ap_memory |       w40_V      |     array    |
|w40_V_d1                 | out |  8192|  ap_memory |       w40_V      |     array    |
|w40_V_q1                 |  in |  8192|  ap_memory |       w40_V      |     array    |
|w40_V_we1                | out |     1|  ap_memory |       w40_V      |     array    |
|w45_V_address0           | out |    12|  ap_memory |       w45_V      |     array    |
|w45_V_ce0                | out |     1|  ap_memory |       w45_V      |     array    |
|w45_V_d0                 | out |  8192|  ap_memory |       w45_V      |     array    |
|w45_V_q0                 |  in |  8192|  ap_memory |       w45_V      |     array    |
|w45_V_we0                | out |     1|  ap_memory |       w45_V      |     array    |
|w45_V_address1           | out |    12|  ap_memory |       w45_V      |     array    |
|w45_V_ce1                | out |     1|  ap_memory |       w45_V      |     array    |
|w45_V_d1                 | out |  8192|  ap_memory |       w45_V      |     array    |
|w45_V_q1                 |  in |  8192|  ap_memory |       w45_V      |     array    |
|w45_V_we1                | out |     1|  ap_memory |       w45_V      |     array    |
|w49_V_address0           | out |     8|  ap_memory |       w49_V      |     array    |
|w49_V_ce0                | out |     1|  ap_memory |       w49_V      |     array    |
|w49_V_d0                 | out |  8192|  ap_memory |       w49_V      |     array    |
|w49_V_q0                 |  in |  8192|  ap_memory |       w49_V      |     array    |
|w49_V_we0                | out |     1|  ap_memory |       w49_V      |     array    |
|w49_V_address1           | out |     8|  ap_memory |       w49_V      |     array    |
|w49_V_ce1                | out |     1|  ap_memory |       w49_V      |     array    |
|w49_V_d1                 | out |  8192|  ap_memory |       w49_V      |     array    |
|w49_V_q1                 |  in |  8192|  ap_memory |       w49_V      |     array    |
|w49_V_we1                | out |     1|  ap_memory |       w49_V      |     array    |
|ap_clk                   |  in |     1| ap_ctrl_hs |     myproject    | return value |
|ap_rst_n                 |  in |     1| ap_ctrl_hs |     myproject    | return value |
|ap_start                 |  in |     1| ap_ctrl_hs |     myproject    | return value |
|ap_done                  | out |     1| ap_ctrl_hs |     myproject    | return value |
|ap_ready                 | out |     1| ap_ctrl_hs |     myproject    | return value |
|ap_idle                  | out |     1| ap_ctrl_hs |     myproject    | return value |
+-------------------------+-----+------+------------+------------------+--------------+

