

================================================================
== Vitis HLS Report for 'v_hcresampler_core_Pipeline_VITIS_LOOP_159_2'
================================================================
* Date:           Mon Aug 29 12:31:13 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.62 ns|  3.880 ns|     1.52 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |       16|    32782|  90.000 ns|  0.184 ms|   16|  32782|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_159_2  |       14|    32780|        15|          1|          1|  1 ~ 32767|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    8|       -|      -|    -|
|Expression       |        -|    -|       0|    500|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    258|    -|
|Register         |        -|    -|    1376|    480|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    8|    1376|   1258|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    3|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_432_8_1_1_U52  |mux_432_8_1_1  |        0|   0|  0|  20|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0|  20|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_8ns_16s_12ns_24_4_1_U53  |mac_muladd_8ns_16s_12ns_24_4_1  |  i0 * i1 + i2|
    |mac_muladd_8ns_16s_12ns_24_4_1_U54  |mac_muladd_8ns_16s_12ns_24_4_1  |  i0 * i1 + i2|
    |mac_muladd_8ns_16s_24s_25_4_1_U55   |mac_muladd_8ns_16s_24s_25_4_1   |  i0 + i1 * i2|
    |mac_muladd_8ns_16s_24s_25_4_1_U56   |mac_muladd_8ns_16s_24s_25_4_1   |  i0 + i1 * i2|
    |mac_muladd_8ns_16s_25s_26_4_1_U57   |mac_muladd_8ns_16s_25s_26_4_1   |  i0 + i1 * i2|
    |mac_muladd_8ns_16s_25s_26_4_1_U58   |mac_muladd_8ns_16s_25s_26_4_1   |  i0 + i1 * i2|
    |mac_muladd_8ns_16s_26s_26_4_1_U59   |mac_muladd_8ns_16s_26s_26_4_1   |  i0 + i1 * i2|
    |mac_muladd_8ns_16s_26s_26_4_1_U60   |mac_muladd_8ns_16s_26s_26_4_1   |  i0 + i1 * i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |x_2_fu_387_p2                       |         +|   0|  0|  12|          11|           1|
    |out_x_fu_393_p2                     |         -|   0|  0|  12|          12|          12|
    |ap_block_state2_pp0_stage0_iter1    |       and|   0|  0|   2|           1|           1|
    |ap_condition_1469                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_1473                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op239_write_state15    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op245_write_state15    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op76_read_state2       |       and|   0|  0|   2|           1|           1|
    |cmp153_fu_409_p2                    |      icmp|   0|  0|  11|          11|           1|
    |cmp155_fu_415_p2                    |      icmp|   0|  0|  11|          11|           1|
    |icmp_ln159_fu_381_p2                |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln168_fu_403_p2                |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln403_fu_825_p2                |      icmp|   0|  0|  10|           6|           1|
    |icmp_ln404_fu_847_p2                |      icmp|   0|  0|  10|           6|           1|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state15_pp0_stage0_iter14  |        or|   0|  0|   2|           1|           1|
    |or_ln228_fu_558_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln350_fu_682_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln384_fu_513_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln403_fu_923_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln404_fu_952_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln408_fu_982_p2                  |        or|   0|  0|   2|           1|           1|
    |filt_fu_686_p3                      |    select|   0|  0|  16|           1|          16|
    |filt_res0_3_fu_927_p3               |    select|   0|  0|   8|           1|           8|
    |filt_res0_4_fu_968_p3               |    select|   0|  0|  64|           1|          64|
    |filt_res1_3_fu_956_p3               |    select|   0|  0|   8|           1|           8|
    |filt_res1_4_fu_975_p3               |    select|   0|  0|  64|           1|          64|
    |select_ln182_1_fu_480_p3            |    select|   0|  0|   8|           1|           8|
    |select_ln182_fu_474_p3              |    select|   0|  0|   8|           1|           8|
    |select_ln220_fu_421_p3              |    select|   0|  0|   2|           1|           1|
    |select_ln228_1_fu_570_p3            |    select|   0|  0|   8|           1|           8|
    |select_ln228_2_fu_578_p3            |    select|   0|  0|   8|           1|           8|
    |select_ln228_3_fu_586_p3            |    select|   0|  0|   8|           1|           8|
    |select_ln228_4_fu_594_p3            |    select|   0|  0|   8|           1|           8|
    |select_ln228_5_fu_602_p3            |    select|   0|  0|   8|           1|           8|
    |select_ln228_6_fu_610_p3            |    select|   0|  0|   8|           1|           8|
    |select_ln228_7_fu_618_p3            |    select|   0|  0|   8|           1|           8|
    |select_ln228_fu_562_p3              |    select|   0|  0|   8|           1|           8|
    |select_ln250_1_fu_633_p3            |    select|   0|  0|   8|           1|           8|
    |select_ln250_2_fu_640_p3            |    select|   0|  0|   8|           1|           8|
    |select_ln250_3_fu_647_p3            |    select|   0|  0|   8|           1|           8|
    |select_ln250_4_fu_654_p3            |    select|   0|  0|   8|           1|           8|
    |select_ln250_5_fu_661_p3            |    select|   0|  0|   8|           1|           8|
    |select_ln250_6_fu_668_p3            |    select|   0|  0|   8|           1|           8|
    |select_ln250_7_fu_675_p3            |    select|   0|  0|   8|           1|           8|
    |select_ln250_fu_626_p3              |    select|   0|  0|   8|           1|           8|
    |select_ln262_fu_1002_p3             |    select|   0|  0|   8|           1|           1|
    |select_ln350_1_fu_788_p3            |    select|   0|  0|  16|           1|          16|
    |select_ln350_2_fu_767_p3            |    select|   0|  0|  16|           1|          16|
    |select_ln350_fu_752_p3              |    select|   0|  0|  16|           1|          16|
    |select_ln403_fu_915_p3              |    select|   0|  0|   2|           1|           2|
    |select_ln404_fu_944_p3              |    select|   0|  0|   2|           1|           2|
    |select_ln408_fu_994_p3              |    select|   0|  0|   8|           1|           8|
    |tmp_2_fu_1040_p5                    |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |cmp335_fu_508_p2                    |       xor|   0|  0|   2|           1|           2|
    |xor_ln403_fu_910_p2                 |       xor|   0|  0|   2|           1|           2|
    |xor_ln404_fu_939_p2                 |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 500|         129|         429|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_done_int                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter14    |   9|          2|    1|          2|
    |ap_sig_allocacmp_x_1        |   9|          2|   11|         22|
    |filt_res0_1_out_o           |   9|          2|   64|        128|
    |filt_res1_1_out_o           |   9|          2|   64|        128|
    |outYUV_blk_n                |   9|          2|    1|          2|
    |outYUV_din                  |  14|          3|   24|         72|
    |p_0_0_0_0_0185445447_out_o  |   9|          2|    8|         16|
    |p_0_0_0_0_0185445_out_o     |   9|          2|    8|         16|
    |p_0_0_0_0_0185_1457_out_o   |   9|          2|    8|         16|
    |p_0_0_0_0_0185_2463_out_o   |   9|          2|    8|         16|
    |p_0_0_0_0_0193427_out_o     |   9|          2|    8|         16|
    |p_0_0_0_0_0451453_out_o     |   9|          2|    8|         16|
    |p_0_0_0_0_0451_out_o        |   9|          2|    8|         16|
    |p_0_0_0_0_0_1460_out_o      |   9|          2|    8|         16|
    |p_0_0_0_0_0_2467_out_o      |   9|          2|    8|         16|
    |p_0_1_0_0_0429_out_o        |   9|          2|    8|         16|
    |p_0_1_0_0_0436_out_o        |  14|          3|    8|         24|
    |p_0_1_0_0_0440_out_o        |  14|          3|    8|         24|
    |p_0_2_0_0_0431_out_o        |   9|          2|    8|         16|
    |pixbuf_y_val_V_1_fu_178     |   9|          2|    8|         16|
    |pixbuf_y_val_V_5_fu_182     |   9|          2|    8|         16|
    |pixbuf_y_val_V_6_fu_186     |   9|          2|    8|         16|
    |pixbuf_y_val_V_6_out_o      |   9|          2|    8|         16|
    |pixbuf_y_val_V_7_fu_190     |   9|          2|    8|         16|
    |srcYUV_blk_n                |   9|          2|    1|          2|
    |x_fu_174                    |   9|          2|   11|         22|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 258|         57|  322|        684|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |   1|   0|    1|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg       |   1|   0|    1|          0|
    |cmp335_reg_1338                        |   1|   0|    1|          0|
    |filt_res0_5_reg_1419                   |  24|   0|   24|          0|
    |filt_res0_6_reg_1455                   |  25|   0|   25|          0|
    |filt_res0_7_reg_1491                   |  26|   0|   26|          0|
    |filt_res0_reg_1501                     |  26|   0|   26|          0|
    |filt_res1_5_reg_1424                   |  24|   0|   24|          0|
    |filt_res1_6_reg_1460                   |  25|   0|   25|          0|
    |filt_res1_7_reg_1496                   |  26|   0|   26|          0|
    |filt_res1_reg_1506                     |  26|   0|   26|          0|
    |icmp_ln159_reg_1289                    |   1|   0|    1|          0|
    |icmp_ln168_reg_1298                    |   1|   0|    1|          0|
    |icmp_ln403_reg_1517                    |   1|   0|    1|          0|
    |icmp_ln404_reg_1528                    |   1|   0|    1|          0|
    |odd_col_reg_1293                       |   1|   0|    1|          0|
    |odd_col_reg_1293_pp0_iter1_reg         |   1|   0|    1|          0|
    |or_ln350_reg_1380                      |   1|   0|    1|          0|
    |or_ln384_reg_1344                      |   1|   0|    1|          0|
    |pixbuf_y_val_V_10_reg_1539             |   8|   0|    8|          0|
    |pixbuf_y_val_V_11_reg_1544             |   8|   0|    8|          0|
    |pixbuf_y_val_V_1_fu_178                |   8|   0|    8|          0|
    |pixbuf_y_val_V_5_fu_182                |   8|   0|    8|          0|
    |pixbuf_y_val_V_6_fu_186                |   8|   0|    8|          0|
    |pixbuf_y_val_V_7_fu_190                |   8|   0|    8|          0|
    |pixbuf_y_val_V_9_reg_1533              |   8|   0|    8|          0|
    |select_ln220_reg_1302                  |   1|   0|    1|          0|
    |select_ln250_1_reg_1355                |   8|   0|    8|          0|
    |select_ln250_2_reg_1360                |   8|   0|    8|          0|
    |select_ln250_3_reg_1365                |   8|   0|    8|          0|
    |select_ln250_5_reg_1370                |   8|   0|    8|          0|
    |select_ln250_5_reg_1370_pp0_iter4_reg  |   8|   0|    8|          0|
    |select_ln250_7_reg_1375                |   8|   0|    8|          0|
    |select_ln250_7_reg_1375_pp0_iter4_reg  |   8|   0|    8|          0|
    |select_ln250_reg_1350                  |   8|   0|    8|          0|
    |select_ln262_reg_1554                  |   8|   0|    8|          0|
    |select_ln408_reg_1549                  |   8|   0|    8|          0|
    |tmp_3_reg_1522                         |   1|   0|    1|          0|
    |tmp_5_reg_1314                         |   1|   0|    1|          0|
    |tmp_reg_1511                           |   1|   0|    1|          0|
    |trunc_ln145_1_reg_1324                 |   8|   0|    8|          0|
    |trunc_ln145_2_reg_1332                 |   8|   0|    8|          0|
    |trunc_ln145_reg_1318                   |   8|   0|    8|          0|
    |trunc_ln159_reg_1282                   |   1|   0|    1|          0|
    |x_fu_174                               |  11|   0|   11|          0|
    |cmp335_reg_1338                        |  64|  32|    1|          0|
    |icmp_ln159_reg_1289                    |  64|  32|    1|          0|
    |icmp_ln168_reg_1298                    |  64|  32|    1|          0|
    |or_ln350_reg_1380                      |  64|  32|    1|          0|
    |or_ln384_reg_1344                      |  64|  32|    1|          0|
    |select_ln220_reg_1302                  |  64|  32|    1|          0|
    |select_ln250_1_reg_1355                |  64|  32|    8|          0|
    |select_ln250_2_reg_1360                |  64|  32|    8|          0|
    |select_ln250_3_reg_1365                |  64|  32|    8|          0|
    |select_ln250_reg_1350                  |  64|  32|    8|          0|
    |tmp_5_reg_1314                         |  64|  32|    1|          0|
    |trunc_ln145_1_reg_1324                 |  64|  32|    8|          0|
    |trunc_ln145_2_reg_1332                 |  64|  32|    8|          0|
    |trunc_ln145_reg_1318                   |  64|  32|    8|          0|
    |trunc_ln159_reg_1282                   |  64|  32|    1|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |1376| 480|  480|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+----------------------------------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+-----------------------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk                             |   in|    1|  ap_ctrl_hs|  v_hcresampler_core_Pipeline_VITIS_LOOP_159_2|  return value|
|ap_rst                             |   in|    1|  ap_ctrl_hs|  v_hcresampler_core_Pipeline_VITIS_LOOP_159_2|  return value|
|ap_start                           |   in|    1|  ap_ctrl_hs|  v_hcresampler_core_Pipeline_VITIS_LOOP_159_2|  return value|
|ap_done                            |  out|    1|  ap_ctrl_hs|  v_hcresampler_core_Pipeline_VITIS_LOOP_159_2|  return value|
|ap_idle                            |  out|    1|  ap_ctrl_hs|  v_hcresampler_core_Pipeline_VITIS_LOOP_159_2|  return value|
|ap_ready                           |  out|    1|  ap_ctrl_hs|  v_hcresampler_core_Pipeline_VITIS_LOOP_159_2|  return value|
|srcYUV_dout                        |   in|   24|     ap_fifo|                                        srcYUV|       pointer|
|srcYUV_num_data_valid              |   in|    5|     ap_fifo|                                        srcYUV|       pointer|
|srcYUV_fifo_cap                    |   in|    5|     ap_fifo|                                        srcYUV|       pointer|
|srcYUV_empty_n                     |   in|    1|     ap_fifo|                                        srcYUV|       pointer|
|srcYUV_read                        |  out|    1|     ap_fifo|                                        srcYUV|       pointer|
|outYUV_din                         |  out|   24|     ap_fifo|                                        outYUV|       pointer|
|outYUV_num_data_valid              |   in|    5|     ap_fifo|                                        outYUV|       pointer|
|outYUV_fifo_cap                    |   in|    5|     ap_fifo|                                        outYUV|       pointer|
|outYUV_full_n                      |   in|    1|     ap_fifo|                                        outYUV|       pointer|
|outYUV_write                       |  out|    1|     ap_fifo|                                        outYUV|       pointer|
|pixbuf_y_val_V_4                   |   in|    8|     ap_none|                              pixbuf_y_val_V_4|        scalar|
|pixbuf_y_val_V_3                   |   in|    8|     ap_none|                              pixbuf_y_val_V_3|        scalar|
|pixbuf_y_val_V_2                   |   in|    8|     ap_none|                              pixbuf_y_val_V_2|        scalar|
|pixbuf_y_val_V                     |   in|    8|     ap_none|                                pixbuf_y_val_V|        scalar|
|loopWidth                          |   in|   11|   ap_stable|                                     loopWidth|        scalar|
|cmp56                              |   in|    1|   ap_stable|                                         cmp56|        scalar|
|conv285_cast_cast_cast_cast        |   in|    1|   ap_stable|                   conv285_cast_cast_cast_cast|        scalar|
|not_icmp_ln145                     |   in|    1|   ap_stable|                                not_icmp_ln145|        scalar|
|coefs_0_2_load                     |   in|   16|   ap_stable|                                coefs_0_2_load|        scalar|
|coefs_1_2_load                     |   in|   16|   ap_stable|                                coefs_1_2_load|        scalar|
|coefs_0_0_load                     |   in|   16|   ap_stable|                                coefs_0_0_load|        scalar|
|coefs_1_0_load                     |   in|   16|   ap_stable|                                coefs_1_0_load|        scalar|
|coefs_0_1_load                     |   in|   16|   ap_stable|                                coefs_0_1_load|        scalar|
|coefs_1_1_load                     |   in|   16|   ap_stable|                                coefs_1_1_load|        scalar|
|coefs_0_3_load                     |   in|   16|   ap_stable|                                coefs_0_3_load|        scalar|
|coefs_1_3_load                     |   in|   16|   ap_stable|                                coefs_1_3_load|        scalar|
|icmp_ln145                         |   in|    1|   ap_stable|                                    icmp_ln145|        scalar|
|cmp394_not                         |   in|    1|   ap_stable|                                    cmp394_not|        scalar|
|cmp425                             |   in|    1|   ap_stable|                                        cmp425|        scalar|
|select_ln156                       |   in|    3|   ap_stable|                                  select_ln156|        scalar|
|width_cast2_cast                   |   in|   11|   ap_stable|                              width_cast2_cast|        scalar|
|pixbuf_y_val_V_9_out               |  out|    8|      ap_vld|                          pixbuf_y_val_V_9_out|       pointer|
|pixbuf_y_val_V_9_out_ap_vld        |  out|    1|      ap_vld|                          pixbuf_y_val_V_9_out|       pointer|
|pixbuf_y_val_V_8_out               |  out|    8|      ap_vld|                          pixbuf_y_val_V_8_out|       pointer|
|pixbuf_y_val_V_8_out_ap_vld        |  out|    1|      ap_vld|                          pixbuf_y_val_V_8_out|       pointer|
|pixbuf_y_val_V_7_out               |  out|    8|      ap_vld|                          pixbuf_y_val_V_7_out|       pointer|
|pixbuf_y_val_V_7_out_ap_vld        |  out|    1|      ap_vld|                          pixbuf_y_val_V_7_out|       pointer|
|pixbuf_y_val_V_6_out_i             |   in|    8|     ap_ovld|                          pixbuf_y_val_V_6_out|       pointer|
|pixbuf_y_val_V_6_out_o             |  out|    8|     ap_ovld|                          pixbuf_y_val_V_6_out|       pointer|
|pixbuf_y_val_V_6_out_o_ap_vld      |  out|    1|     ap_ovld|                          pixbuf_y_val_V_6_out|       pointer|
|pixbuf_y_val_V_5_out               |  out|    8|      ap_vld|                          pixbuf_y_val_V_5_out|       pointer|
|pixbuf_y_val_V_5_out_ap_vld        |  out|    1|      ap_vld|                          pixbuf_y_val_V_5_out|       pointer|
|p_0_0_0_0_0_2467_out_i             |   in|    8|     ap_ovld|                          p_0_0_0_0_0_2467_out|       pointer|
|p_0_0_0_0_0_2467_out_o             |  out|    8|     ap_ovld|                          p_0_0_0_0_0_2467_out|       pointer|
|p_0_0_0_0_0_2467_out_o_ap_vld      |  out|    1|     ap_ovld|                          p_0_0_0_0_0_2467_out|       pointer|
|p_0_0_0_0_0185_2463_out_i          |   in|    8|     ap_ovld|                       p_0_0_0_0_0185_2463_out|       pointer|
|p_0_0_0_0_0185_2463_out_o          |  out|    8|     ap_ovld|                       p_0_0_0_0_0185_2463_out|       pointer|
|p_0_0_0_0_0185_2463_out_o_ap_vld   |  out|    1|     ap_ovld|                       p_0_0_0_0_0185_2463_out|       pointer|
|p_0_0_0_0_0_1460_out_i             |   in|    8|     ap_ovld|                          p_0_0_0_0_0_1460_out|       pointer|
|p_0_0_0_0_0_1460_out_o             |  out|    8|     ap_ovld|                          p_0_0_0_0_0_1460_out|       pointer|
|p_0_0_0_0_0_1460_out_o_ap_vld      |  out|    1|     ap_ovld|                          p_0_0_0_0_0_1460_out|       pointer|
|p_0_0_0_0_0185_1457_out_i          |   in|    8|     ap_ovld|                       p_0_0_0_0_0185_1457_out|       pointer|
|p_0_0_0_0_0185_1457_out_o          |  out|    8|     ap_ovld|                       p_0_0_0_0_0185_1457_out|       pointer|
|p_0_0_0_0_0185_1457_out_o_ap_vld   |  out|    1|     ap_ovld|                       p_0_0_0_0_0185_1457_out|       pointer|
|p_0_0_0_0_0451453_out_i            |   in|    8|     ap_ovld|                         p_0_0_0_0_0451453_out|       pointer|
|p_0_0_0_0_0451453_out_o            |  out|    8|     ap_ovld|                         p_0_0_0_0_0451453_out|       pointer|
|p_0_0_0_0_0451453_out_o_ap_vld     |  out|    1|     ap_ovld|                         p_0_0_0_0_0451453_out|       pointer|
|p_0_0_0_0_0451_out_i               |   in|    8|     ap_ovld|                            p_0_0_0_0_0451_out|       pointer|
|p_0_0_0_0_0451_out_o               |  out|    8|     ap_ovld|                            p_0_0_0_0_0451_out|       pointer|
|p_0_0_0_0_0451_out_o_ap_vld        |  out|    1|     ap_ovld|                            p_0_0_0_0_0451_out|       pointer|
|p_0_0_0_0_0185445447_out_i         |   in|    8|     ap_ovld|                      p_0_0_0_0_0185445447_out|       pointer|
|p_0_0_0_0_0185445447_out_o         |  out|    8|     ap_ovld|                      p_0_0_0_0_0185445447_out|       pointer|
|p_0_0_0_0_0185445447_out_o_ap_vld  |  out|    1|     ap_ovld|                      p_0_0_0_0_0185445447_out|       pointer|
|p_0_0_0_0_0185445_out_i            |   in|    8|     ap_ovld|                         p_0_0_0_0_0185445_out|       pointer|
|p_0_0_0_0_0185445_out_o            |  out|    8|     ap_ovld|                         p_0_0_0_0_0185445_out|       pointer|
|p_0_0_0_0_0185445_out_o_ap_vld     |  out|    1|     ap_ovld|                         p_0_0_0_0_0185445_out|       pointer|
|p_0_1_0_0_0440_out_i               |   in|    8|     ap_ovld|                            p_0_1_0_0_0440_out|       pointer|
|p_0_1_0_0_0440_out_o               |  out|    8|     ap_ovld|                            p_0_1_0_0_0440_out|       pointer|
|p_0_1_0_0_0440_out_o_ap_vld        |  out|    1|     ap_ovld|                            p_0_1_0_0_0440_out|       pointer|
|p_0_1_0_0_0436_out_i               |   in|    8|     ap_ovld|                            p_0_1_0_0_0436_out|       pointer|
|p_0_1_0_0_0436_out_o               |  out|    8|     ap_ovld|                            p_0_1_0_0_0436_out|       pointer|
|p_0_1_0_0_0436_out_o_ap_vld        |  out|    1|     ap_ovld|                            p_0_1_0_0_0436_out|       pointer|
|p_0_2_0_0_0431_out_i               |   in|    8|     ap_ovld|                            p_0_2_0_0_0431_out|       pointer|
|p_0_2_0_0_0431_out_o               |  out|    8|     ap_ovld|                            p_0_2_0_0_0431_out|       pointer|
|p_0_2_0_0_0431_out_o_ap_vld        |  out|    1|     ap_ovld|                            p_0_2_0_0_0431_out|       pointer|
|p_0_1_0_0_0429_out_i               |   in|    8|     ap_ovld|                            p_0_1_0_0_0429_out|       pointer|
|p_0_1_0_0_0429_out_o               |  out|    8|     ap_ovld|                            p_0_1_0_0_0429_out|       pointer|
|p_0_1_0_0_0429_out_o_ap_vld        |  out|    1|     ap_ovld|                            p_0_1_0_0_0429_out|       pointer|
|p_0_0_0_0_0193427_out_i            |   in|    8|     ap_ovld|                         p_0_0_0_0_0193427_out|       pointer|
|p_0_0_0_0_0193427_out_o            |  out|    8|     ap_ovld|                         p_0_0_0_0_0193427_out|       pointer|
|p_0_0_0_0_0193427_out_o_ap_vld     |  out|    1|     ap_ovld|                         p_0_0_0_0_0193427_out|       pointer|
|filt_res1_1_out_i                  |   in|   64|     ap_ovld|                               filt_res1_1_out|       pointer|
|filt_res1_1_out_o                  |  out|   64|     ap_ovld|                               filt_res1_1_out|       pointer|
|filt_res1_1_out_o_ap_vld           |  out|    1|     ap_ovld|                               filt_res1_1_out|       pointer|
|filt_res0_1_out_i                  |   in|   64|     ap_ovld|                               filt_res0_1_out|       pointer|
|filt_res0_1_out_o                  |  out|   64|     ap_ovld|                               filt_res0_1_out|       pointer|
|filt_res0_1_out_o_ap_vld           |  out|    1|     ap_ovld|                               filt_res0_1_out|       pointer|
+-----------------------------------+-----+-----+------------+----------------------------------------------+--------------+

