set ::env(PROJECT_NAME) dma
set ::env(DESIGN_TOP) dma_top
set ::env(DESIGN_DIR) RTL_Benchmark/ql_designs/dma
set ::env(TOP_VERILOG) RTL_Benchmark/ql_designs/dma/dma_top.v
set ::env(CLOCK_PORT) HCLK
set ::env(DOMAIN) digital_design
