;redcode
;assert 1
	SPL 0, #203
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV @-121, 103
	SUB #1, <-1
	SUB #12, @200
	DJN -13, @86
	ADD -801, <-121
	CMP 13, 20
	SUB 130, 200
	SUB -247, <-120
	CMP @-127, @100
	SUB 0, -0
	SUB @3, @0
	SUB 12, @10
	SUB 93, @3
	SLT @-121, 103
	SPL 121, 90
	DJN -801, @-121
	JMP @72, #201
	SUB -247, <-120
	CMP #127, @180
	CMP -207, <-120
	ADD #270, <1
	SUB @-121, 103
	SUB @121, 106
	SUB -205, <-126
	JMN <-127, 100
	SLT #101, <-201
	SLT #101, <-201
	SPL 0, #203
	SPL 0, #203
	MOV -1, <-20
	MOV -1, <-20
	SLT #270, <1
	ADD #270, <1
	CMP @-127, @100
	JMN <-127, 100
	SPL 20, <12
	SLT 12, @10
	SLT 12, @10
	SUB @-127, 100
	SLT @-121, 103
	SLT 20, @12
	JMN <-127, 100
	CMP -207, <-120
	SLT @-121, 103
	SPL 0, #203
	CMP -207, <-120
