

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/swl1/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler        warp_limiting:2:1 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
0a37da3ad6873a903dc8df34001cb7ef  /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/JPEG/gpgpu_ptx_sim__JPEG
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=dct8x8.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/JPEG/gpgpu_ptx_sim__JPEG
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/JPEG/gpgpu_ptx_sim__JPEG "
Parsing file _cuobjdump_complete_output_TUFVGe
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: dct8x8.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: dct8x8.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z27CUDAkernelQuantizationShortPsi : hostFun 0x0x407500, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z30CUDAsubroutineInplaceDCTvectorPfi" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z30CUDAsubroutineInplaceDCTvectorPfi" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z31CUDAsubroutineInplaceIDCTvectorPfi" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z31CUDAsubroutineInplaceIDCTvectorPfi" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z19CUDAshortInplaceDCTPsi" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z19CUDAshortInplaceDCTPsi" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z19CUDAshortInplaceDCTPj" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z20CUDAshortInplaceIDCTPsi" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z20CUDAshortInplaceIDCTPsi" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z20CUDAshortInplaceIDCTPj" from 0x0 to 0x8
GPGPU-Sim PTX: allocating constant region for "C_a" from 0x100 to 0x104 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "C_b" from 0x104 to 0x108 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "C_c" from 0x108 to 0x10c (global memory space) 3
GPGPU-Sim PTX: allocating constant region for "C_d" from 0x10c to 0x110 (global memory space) 4
GPGPU-Sim PTX: allocating constant region for "C_e" from 0x110 to 0x114 (global memory space) 5
GPGPU-Sim PTX: allocating constant region for "C_f" from 0x114 to 0x118 (global memory space) 6
GPGPU-Sim PTX: allocating constant region for "C_norm" from 0x118 to 0x11c (global memory space) 7
GPGPU-Sim PTX: instruction assembly for function '_Z30CUDAsubroutineInplaceDCTvectorPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: reconvergence points for _Z30CUDAsubroutineInplaceDCTvectorPfi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z30CUDAsubroutineInplaceDCTvectorPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z30CUDAsubroutineInplaceDCTvectorPfi'.
GPGPU-Sim PTX: instruction assembly for function '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: reconvergence points for _Z31CUDAsubroutineInplaceIDCTvectorPfi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z31CUDAsubroutineInplaceIDCTvectorPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'.
GPGPU-Sim PTX: instruction assembly for function '_Z19CUDAshortInplaceDCTPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: reconvergence points for _Z19CUDAshortInplaceDCTPsi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z19CUDAshortInplaceDCTPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19CUDAshortInplaceDCTPsi'.
GPGPU-Sim PTX: instruction assembly for function '_Z19CUDAshortInplaceDCTPj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: Finding dominators for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: Finding postdominators for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: reconvergence points for _Z19CUDAshortInplaceDCTPj...
GPGPU-Sim PTX: ... end of reconvergence points for _Z19CUDAshortInplaceDCTPj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19CUDAshortInplaceDCTPj'.
GPGPU-Sim PTX: instruction assembly for function '_Z20CUDAshortInplaceIDCTPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: reconvergence points for _Z20CUDAshortInplaceIDCTPsi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z20CUDAshortInplaceIDCTPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20CUDAshortInplaceIDCTPsi'.
GPGPU-Sim PTX: instruction assembly for function '_Z20CUDAshortInplaceIDCTPj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: Finding dominators for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: Finding postdominators for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: reconvergence points for _Z20CUDAshortInplaceIDCTPj...
GPGPU-Sim PTX: ... end of reconvergence points for _Z20CUDAshortInplaceIDCTPj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20CUDAshortInplaceIDCTPj'.
GPGPU-Sim PTX: allocating global region for "TexSrc" from 0x11c to 0x120 (global memory space)
GPGPU-Sim PTX: allocating shared region for "CurBlockLocal1" from 0x0 to 0x100 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "CurBlockLocal2" from 0x100 to 0x200 (shared memory space)
GPGPU-Sim PTX: allocating constant region for "DCTv8matrix" from 0x180 to 0x280 (global memory space) 8
GPGPU-Sim PTX: instruction assembly for function '_Z14CUDAkernel1DCTPfiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: Finding dominators for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: reconvergence points for _Z14CUDAkernel1DCTPfiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14CUDAkernel1DCTPfiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14CUDAkernel1DCTPfiii'.
GPGPU-Sim PTX: instruction assembly for function '_Z15CUDAkernel1IDCTPfiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: Finding dominators for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: reconvergence points for _Z15CUDAkernel1IDCTPfiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15CUDAkernel1IDCTPfiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15CUDAkernel1IDCTPfiii'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_42803_32_non_const_block572" from 0x200 to 0xa40 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14CUDAkernel2DCTPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: reconvergence points for _Z14CUDAkernel2DCTPfi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14CUDAkernel2DCTPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14CUDAkernel2DCTPfi'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_42933_32_non_const_block2700" from 0x200 to 0xa40 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z15CUDAkernel2IDCTPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: reconvergence points for _Z15CUDAkernel2IDCTPfi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15CUDAkernel2IDCTPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15CUDAkernel2IDCTPfi'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_43466_32_non_const_block4828" from 0x200 to 0xa80 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z18CUDAkernelShortDCTPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: reconvergence points for _Z18CUDAkernelShortDCTPsi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2bd0 (_1.ptx:1861) @!%p1 bra $Lt_10_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ca8 (_1.ptx:1906) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x34d0 (_1.ptx:2208) @!%p1 bra $Lt_10_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35a0 (_1.ptx:2250) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18CUDAkernelShortDCTPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18CUDAkernelShortDCTPsi'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_43608_32_non_const_block7020" from 0x200 to 0xa80 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19CUDAkernelShortIDCTPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: reconvergence points for _Z19CUDAkernelShortIDCTPsi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3690 (_1.ptx:2295) @!%p1 bra $Lt_11_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3768 (_1.ptx:2340) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3f88 (_1.ptx:2642) @!%p1 bra $Lt_11_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4058 (_1.ptx:2684) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z19CUDAkernelShortIDCTPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19CUDAkernelShortIDCTPsi'.
GPGPU-Sim PTX: allocating constant region for "Q" from 0x280 to 0x300 (global memory space) 9
GPGPU-Sim PTX: instruction assembly for function '_Z27CUDAkernelQuantizationFloatPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: reconvergence points for _Z27CUDAkernelQuantizationFloatPfi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4188 (_1.ptx:2740) @!%p2 bra $Lt_12_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4198 (_1.ptx:2745) mul.f32 %f11, %f2, %f9;
GPGPU-Sim PTX: ... end of reconvergence points for _Z27CUDAkernelQuantizationFloatPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z27CUDAkernelQuantizationFloatPfi'.
GPGPU-Sim PTX: instruction assembly for function '_Z27CUDAkernelQuantizationShortPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: reconvergence points for _Z27CUDAkernelQuantizationShortPsi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4280 (_1.ptx:2789) @%p1 bra $Lt_13_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42c8 (_1.ptx:2806) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x42a8 (_1.ptx:2797) bra.uni $Lt_13_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42c8 (_1.ptx:2806) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z27CUDAkernelQuantizationShortPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z27CUDAkernelQuantizationShortPsi'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_P3cHOz"
Running: cat _ptx_P3cHOz | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_7vZDyX
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_7vZDyX --output-file  /dev/null 2> _ptx_P3cHOzinfo"
GPGPU-Sim PTX: Kernel '_Z27CUDAkernelQuantizationShortPsi' : regs=9, lmem=0, smem=0, cmem=456
GPGPU-Sim PTX: Kernel '_Z27CUDAkernelQuantizationFloatPfi' : regs=12, lmem=0, smem=0, cmem=468
GPGPU-Sim PTX: Kernel '_Z19CUDAkernelShortIDCTPsi' : regs=23, lmem=0, smem=2176, cmem=456
GPGPU-Sim PTX: Kernel '_Z18CUDAkernelShortDCTPsi' : regs=25, lmem=0, smem=2176, cmem=464
GPGPU-Sim PTX: Kernel '_Z15CUDAkernel2IDCTPfi' : regs=23, lmem=0, smem=2112, cmem=456
GPGPU-Sim PTX: Kernel '_Z14CUDAkernel2DCTPfi' : regs=23, lmem=0, smem=2112, cmem=456
GPGPU-Sim PTX: Kernel '_Z15CUDAkernel1IDCTPfiii' : regs=17, lmem=0, smem=512, cmem=464
GPGPU-Sim PTX: Kernel '_Z14CUDAkernel1DCTPfiii' : regs=17, lmem=0, smem=512, cmem=464
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_P3cHOz _ptx2_7vZDyX _ptx_P3cHOzinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z27CUDAkernelQuantizationFloatPfi : hostFun 0x0x407470, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z19CUDAkernelShortIDCTPsi : hostFun 0x0x4073e0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z18CUDAkernelShortDCTPsi : hostFun 0x0x407350, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z15CUDAkernel2IDCTPfi : hostFun 0x0x4072c0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z14CUDAkernel2DCTPfi : hostFun 0x0x407230, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z15CUDAkernel1IDCTPfiii : hostFun 0x0x40718e, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z14CUDAkernel1DCTPfiii : hostFun 0x0x4070a2, fat_cubin_handle = 1
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 2
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x635380; deviceAddress = DCTv8matrix; deviceName = DCTv8matrix
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 256 bytes
GPGPU-Sim PTX registering constant DCTv8matrix (256 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x635680; deviceAddress = C_a; deviceName = C_a
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_a (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x635684; deviceAddress = C_b; deviceName = C_b
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_b (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x635688; deviceAddress = C_c; deviceName = C_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x63568c; deviceAddress = C_d; deviceName = C_d
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_d (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x635690; deviceAddress = C_e; deviceName = C_e
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_e (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x635694; deviceAddress = C_f; deviceName = C_f
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_f (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x635698; deviceAddress = C_norm; deviceName = C_norm
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_norm (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6356a0; deviceAddress = Q; deviceName = Q
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 128 bytes
GPGPU-Sim PTX registering constant Q (128 bytes) to name mapping
GPGPU-Sim PTX: cudaMallocPitch (width = 2048)

GPGPU-Sim PTX: cudaLaunch for 0x0x4072c0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z15CUDAkernel2IDCTPfi' to stream 0, gridDim= (16,32,1) blockDim = (8,4,2) 
kernel '_Z15CUDAkernel2IDCTPfi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 9600 (ipc=19.2) sim_rate=1066 (inst/sec) elapsed = 0:0:00:09 / Tue Mar 22 12:39:48 2016
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 25376 (ipc=16.9) sim_rate=2537 (inst/sec) elapsed = 0:0:00:10 / Tue Mar 22 12:39:49 2016
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 88832 (ipc=17.8) sim_rate=8075 (inst/sec) elapsed = 0:0:00:11 / Tue Mar 22 12:39:50 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(12,0,0) tid=(7,3,1)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(2,0,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8076,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(8077,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8078,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(8079,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8084,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(8085,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8090,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(8091,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8096,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(8097,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8104,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(8105,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8110,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(8111,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8120,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(8121,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8126,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(8127,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8134,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(8135,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8140,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(8141,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8148,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(8149,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8154,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(8155,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8160,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(8161,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8166,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(8167,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 251520 (ipc=29.6) sim_rate=20960 (inst/sec) elapsed = 0:0:00:12 / Tue Mar 22 12:39:51 2016
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(1,1,0) tid=(7,3,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(6,1,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (11550,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(11551,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (11563,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(11564,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (11569,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(11570,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (11586,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(11587,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (11587,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(11588,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (11598,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(11599,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (11611,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(11612,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (11616,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(11617,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (11622,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(11623,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (11623,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(11624,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (11634,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(11635,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (11635,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(11636,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (11641,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(11642,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (11670,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(11671,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (11671,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(11672,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 473280 (ipc=39.4) sim_rate=36406 (inst/sec) elapsed = 0:0:00:13 / Tue Mar 22 12:39:52 2016
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(12,2,0) tid=(7,3,1)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(8,2,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (15023,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(15024,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (15049,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(15050,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (15068,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(15069,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (15074,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(15075,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (15076,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(15077,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (15082,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(15083,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (15083,0), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (15083,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(15084,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(15084,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (15089,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(15090,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (15110,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(15111,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (15125,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(15126,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (15128,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(15129,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (15137,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(15138,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (15161,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(15162,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (15167,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(15168,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 695040 (ipc=44.8) sim_rate=49645 (inst/sec) elapsed = 0:0:00:14 / Tue Mar 22 12:39:53 2016
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(14,2,0) tid=(7,3,1)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(0,3,0) tid=(7,3,1)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(9,4,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (18487,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(18488,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (18524,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(18525,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (18541,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(18542,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (18542,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(18543,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (18552,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(18553,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (18558,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(18559,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (18565,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(18566,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (18574,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(18575,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (18580,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(18581,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (18589,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(18590,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (18598,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(18599,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (18604,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(18605,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (18607,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(18608,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (18630,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(18631,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (18636,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(18637,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 916800 (ipc=48.3) sim_rate=61120 (inst/sec) elapsed = 0:0:00:15 / Tue Mar 22 12:39:54 2016
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(5,4,0) tid=(7,3,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(13,4,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (21964,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(21965,0)
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 1132320 (ipc=51.5) sim_rate=70770 (inst/sec) elapsed = 0:0:00:16 / Tue Mar 22 12:39:55 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (22000,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(22001,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (22002,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(22003,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (22003,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(22004,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (22014,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(22015,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (22020,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(22021,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (22022,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(22023,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (22033,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(22034,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (22041,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(22042,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (22046,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(22047,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (22056,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(22057,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (22062,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(22063,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (22063,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(22064,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (22069,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(22070,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (22086,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(22087,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(5,5,0) tid=(7,3,1)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(7,5,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (25434,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(25435,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (25485,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(25486,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (25492,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(25493,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (25499,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(25500,0)
GPGPU-Sim uArch: cycles simulated: 25500  inst.: 1354944 (ipc=53.1) sim_rate=79702 (inst/sec) elapsed = 0:0:00:17 / Tue Mar 22 12:39:56 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (25503,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(25504,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (25505,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(25506,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (25523,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(25524,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (25529,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(25530,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (25537,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(25538,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (25545,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(25546,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (25546,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(25547,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (25552,0), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (25552,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(25553,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(25553,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (25577,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(25578,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (25583,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(25584,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(7,6,0) tid=(7,3,1)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(14,5,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (28908,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(28909,0)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (28941,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(28942,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (28942,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(28943,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (28961,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(28962,0)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (28976,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(28977,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (28979,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(28980,0)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (28981,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(28982,0)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (28985,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(28986,0)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (28999,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(29000,0)
GPGPU-Sim uArch: cycles simulated: 29000  inst.: 1577024 (ipc=54.4) sim_rate=87612 (inst/sec) elapsed = 0:0:00:18 / Tue Mar 22 12:39:57 2016
GPGPU-Sim uArch: Shader 14 finished CTA #6 (29009,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(29010,0)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (29017,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(29018,0)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (29019,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(29020,0)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (29029,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(29030,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (29036,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(29037,0)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (29042,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(29043,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(1,7,0) tid=(7,3,1)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(5,7,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (32367,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(32368,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (32387,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(32388,0)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (32409,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(32410,0)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (32432,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(32433,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (32438,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(32439,0)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (32445,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(32446,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (32453,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(32454,0)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (32457,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(32458,0)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (32469,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(32470,0)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (32477,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(32478,0)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (32484,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(32485,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(3,8,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (32497,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(32498,0)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (32498,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(32499,0)
GPGPU-Sim uArch: cycles simulated: 32500  inst.: 1799040 (ipc=55.4) sim_rate=94686 (inst/sec) elapsed = 0:0:00:19 / Tue Mar 22 12:39:58 2016
GPGPU-Sim uArch: Shader 11 finished CTA #7 (32503,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(32504,0)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (32504,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(32505,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(9,7,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 1951488 (ipc=55.0) sim_rate=97574 (inst/sec) elapsed = 0:0:00:20 / Tue Mar 22 12:39:59 2016
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(13,8,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (35832,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(35833,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (35855,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(35856,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (35875,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(35876,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (35894,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(35895,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (35900,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(35901,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (35907,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(35908,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (35918,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(35919,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (35920,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(35921,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (35960,0), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (35960,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(35961,0)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(35961,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (35966,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(35967,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (35980,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(35981,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (35983,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(35984,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (35986,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(35987,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (35990,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(35991,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(8,8,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 39000  inst.: 2176320 (ipc=55.8) sim_rate=103634 (inst/sec) elapsed = 0:0:00:21 / Tue Mar 22 12:40:00 2016
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(14,8,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (39304,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(39305,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (39321,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(39322,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (39343,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(39344,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (39363,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(39364,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (39371,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(39372,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (39380,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(39381,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (39388,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(39389,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (39407,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(39408,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (39435,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(39436,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (39440,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(39441,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (39445,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(39446,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (39450,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(39451,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (39461,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(39462,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (39475,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(39476,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (39481,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(39482,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(10,9,0) tid=(7,3,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(15,9,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 42500  inst.: 2401632 (ipc=56.5) sim_rate=109165 (inst/sec) elapsed = 0:0:00:22 / Tue Mar 22 12:40:01 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (42791,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(42792,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (42803,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(42804,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (42819,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(42820,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (42834,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(42835,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (42846,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(42847,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (42856,0), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (42856,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(42857,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(42857,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (42883,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(42884,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (42898,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(42899,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (42909,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(42910,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (42913,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(42914,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (42923,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(42924,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (42930,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(42931,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (42944,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(42945,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (42948,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(42949,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(15,10,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 45500  inst.: 2556384 (ipc=56.2) sim_rate=111147 (inst/sec) elapsed = 0:0:00:23 / Tue Mar 22 12:40:02 2016
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(3,11,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (46254,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(46255,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (46273,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(46274,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (46289,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(46290,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (46305,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(46306,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (46319,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(46320,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (46323,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(46324,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (46329,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(46330,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (46356,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(46357,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (46367,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(46368,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (46378,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(46379,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (46400,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(46401,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (46426,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(46427,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (46429,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(46430,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (46432,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(46433,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (46439,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(46440,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(12,11,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 49000  inst.: 2780768 (ipc=56.8) sim_rate=115865 (inst/sec) elapsed = 0:0:00:24 / Tue Mar 22 12:40:03 2016
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(4,11,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (49745,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(49746,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(10,12,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (49763,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(49764,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (49769,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(49770,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (49773,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(49774,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (49791,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(49792,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (49792,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(49793,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (49800,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(49801,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (49825,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(49826,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (49857,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(49858,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (49863,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(49864,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (49895,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(49896,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (49902,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(49903,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (49920,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(49921,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (49926,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(49927,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (49956,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(49957,0)
GPGPU-Sim uArch: cycles simulated: 52000  inst.: 2932960 (ipc=56.4) sim_rate=117318 (inst/sec) elapsed = 0:0:00:25 / Tue Mar 22 12:40:04 2016
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(11,12,0) tid=(7,3,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(0,13,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (53217,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(53218,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (53259,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(53260,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (53265,0), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (53265,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(53266,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(53266,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (53266,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(53267,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (53272,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(53273,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (53280,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(53281,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (53312,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(53313,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (53328,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(53329,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (53329,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(53330,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (53368,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(53369,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (53372,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(53373,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (53389,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(53390,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (53390,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(53391,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (53422,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(53423,0)
GPGPU-Sim uArch: cycles simulated: 55000  inst.: 3148320 (ipc=57.2) sim_rate=121089 (inst/sec) elapsed = 0:0:00:26 / Tue Mar 22 12:40:05 2016
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(0,14,0) tid=(7,3,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(4,13,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (56689,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(56690,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (56730,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(56731,0)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (56731,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(56732,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (56733,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(56734,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (56736,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(56737,0)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (56739,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(56740,0)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (56754,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(56755,0)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (56778,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(56779,0)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (56796,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(56797,0)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (56805,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(56806,0)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (56837,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(56838,0)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (56838,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(56839,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (56856,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(56857,0)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (56879,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(56880,0)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (56891,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(56892,0)
GPGPU-Sim uArch: cycles simulated: 58000  inst.: 3364768 (ipc=58.0) sim_rate=124621 (inst/sec) elapsed = 0:0:00:27 / Tue Mar 22 12:40:06 2016
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(3,14,0) tid=(7,3,1)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(12,14,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (60158,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(60159,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (60214,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(60215,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (60220,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(60221,0)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (60225,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(60226,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (60227,0), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (60227,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(60228,0)
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(60228,0)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (60233,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(60234,0)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (60246,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(60247,0)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (60267,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(60268,0)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (60283,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(60284,0)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (60308,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(60309,0)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (60329,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(60330,0)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (60335,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(60336,0)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (60366,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(60367,0)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (60372,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(60373,0)
GPGPU-Sim uArch: cycles simulated: 61500  inst.: 3586720 (ipc=58.3) sim_rate=128097 (inst/sec) elapsed = 0:0:00:28 / Tue Mar 22 12:40:07 2016
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(2,15,0) tid=(7,3,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(1,15,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (63663,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(63664,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (63683,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(63684,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (63730,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(63731,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (63733,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(63734,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (63736,0), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (63736,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(63737,0)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(63737,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (63740,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(63741,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (63743,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(63744,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (63756,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(63757,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (63773,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(63774,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (63778,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(63779,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (63816,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(63817,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (63822,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(63823,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (63836,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(63837,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (63854,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(63855,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(9,16,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 64500  inst.: 3803520 (ipc=59.0) sim_rate=131155 (inst/sec) elapsed = 0:0:00:29 / Tue Mar 22 12:40:08 2016
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(10,16,0) tid=(7,3,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(15,16,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (67129,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(67130,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (67153,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(67154,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (67202,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(67203,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (67204,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(67205,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (67205,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(67206,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (67210,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(67211,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (67211,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(67212,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (67216,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(67217,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (67227,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(67228,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (67242,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(67243,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (67248,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(67249,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (67283,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(67284,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (67288,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(67289,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (67304,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(67305,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (67321,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(67322,0)
GPGPU-Sim uArch: cycles simulated: 67500  inst.: 4020384 (ipc=59.6) sim_rate=134012 (inst/sec) elapsed = 0:0:00:30 / Tue Mar 22 12:40:09 2016
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(10,17,0) tid=(7,3,1)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(14,16,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (70598,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(70599,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (70623,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(70624,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (70670,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(70671,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (70679,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(70680,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (70680,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(70681,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (70682,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(70683,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (70685,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(70686,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (70688,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(70689,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (70718,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(70719,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (70724,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(70725,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (70734,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(70735,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (70756,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(70757,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (70771,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(70772,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (70790,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(70791,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (70805,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(70806,0)
GPGPU-Sim uArch: cycles simulated: 71000  inst.: 4242368 (ipc=59.8) sim_rate=136850 (inst/sec) elapsed = 0:0:00:31 / Tue Mar 22 12:40:10 2016
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(7,18,0) tid=(7,3,1)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(14,17,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 74000  inst.: 4434816 (ipc=59.9) sim_rate=138588 (inst/sec) elapsed = 0:0:00:32 / Tue Mar 22 12:40:11 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (74069,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(74070,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (74100,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(74101,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (74150,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(74151,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (74187,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(74188,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (74191,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(74192,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (74197,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(74198,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (74198,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(74199,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (74199,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(74200,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (74204,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(74205,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (74218,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(74219,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (74243,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(74244,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (74244,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(74245,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (74249,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(74250,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (74257,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(74258,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (74273,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(74274,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(6,19,0) tid=(7,3,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(5,19,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 77500  inst.: 4662752 (ipc=60.2) sim_rate=141295 (inst/sec) elapsed = 0:0:00:33 / Tue Mar 22 12:40:12 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (77537,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(77538,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (77565,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(77566,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (77617,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(77618,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (77654,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(77655,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (77664,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(77665,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (77667,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(77668,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (77669,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(77670,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (77672,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(77673,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (77678,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(77679,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (77685,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(77686,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (77711,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(77712,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (77713,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(77714,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (77715,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(77716,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (77725,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(77726,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (77740,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(77741,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(0,20,0) tid=(7,3,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(13,19,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 80500  inst.: 4808512 (ipc=59.7) sim_rate=141426 (inst/sec) elapsed = 0:0:00:34 / Tue Mar 22 12:40:13 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (81005,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(81006,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (81037,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(81038,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(7,21,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (81090,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(81091,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (81122,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(81123,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (81123,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(81124,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (81133,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(81134,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (81138,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(81139,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (81156,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(81157,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (81162,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(81163,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (81179,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(81180,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (81185,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(81186,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (81200,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(81201,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (81206,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (81206,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(81207,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(81207,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (81213,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(81214,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(8,21,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 84000  inst.: 5032896 (ipc=59.9) sim_rate=143797 (inst/sec) elapsed = 0:0:00:35 / Tue Mar 22 12:40:14 2016
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(15,21,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (84474,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(84475,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (84513,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(84514,0)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (84562,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(84563,0)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (84589,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(84590,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (84595,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(84596,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (84610,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(84611,0)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (84645,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(84646,0)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (84653,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(84654,0)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (84683,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(84684,0)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (84689,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(84690,0)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (84704,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(84705,0)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (84709,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(84710,0)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (84715,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(84716,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (84726,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(84727,0)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (84736,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(84737,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(2,22,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 87500  inst.: 5259328 (ipc=60.1) sim_rate=146092 (inst/sec) elapsed = 0:0:00:36 / Tue Mar 22 12:40:15 2016
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(6,22,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (87943,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(87944,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (87976,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(87977,0)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (88033,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(88034,0)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (88059,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(88060,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (88063,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(88064,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (88079,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(88080,0)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (88115,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(88116,0)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (88126,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(88127,0)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (88150,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(88151,0)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (88159,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(88160,0)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (88174,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(88175,0)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (88179,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(88180,0)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (88182,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(88183,0)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (88192,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(88193,0)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (88217,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(88218,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(3,23,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 90500  inst.: 5413728 (ipc=59.8) sim_rate=146316 (inst/sec) elapsed = 0:0:00:37 / Tue Mar 22 12:40:16 2016
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(15,22,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (91410,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(91411,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (91471,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(91472,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (91506,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(91507,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (91527,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(91528,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (91536,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(91537,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (91552,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(91553,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (91581,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(91582,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (91591,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(91592,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (91643,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(91644,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (91649,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(91650,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (91663,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(91664,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (91666,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(91667,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (91669,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(91670,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (91672,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(91673,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (91710,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(91711,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(14,23,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 94000  inst.: 5626112 (ipc=59.9) sim_rate=148055 (inst/sec) elapsed = 0:0:00:38 / Tue Mar 22 12:40:17 2016
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(7,23,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (94879,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(94880,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (94930,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(94931,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (95007,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(95008,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (95055,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(95056,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (95111,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(95112,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (95164,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(95165,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (95178,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(95179,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (95198,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(95199,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (95223,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(95224,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (95248,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(95249,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (95255,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(95256,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (95279,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(95280,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (95285,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(95286,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (95319,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(95320,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (95342,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(95343,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(9,24,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 97000  inst.: 5809920 (ipc=59.9) sim_rate=148972 (inst/sec) elapsed = 0:0:00:39 / Tue Mar 22 12:40:18 2016
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(3,25,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (98508,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(98509,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (98580,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(98581,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (98607,0), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (98669,0), 7 CTAs running
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(10,24,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (98724,0), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (98761,0), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (98792,0), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (98820,0), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (98840,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (98849,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (98854,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (98892,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (98935,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (98953,0), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (98976,0), 7 CTAs running
GPGPU-Sim uArch: cycles simulated: 100000  inst.: 6025632 (ipc=60.3) sim_rate=150640 (inst/sec) elapsed = 0:0:00:40 / Tue Mar 22 12:40:19 2016
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(3,26,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (102113,0), 7 CTAs running
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(12,25,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (102196,0), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (102268,0), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (102301,0), 6 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (102362,0), 6 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (102378,0), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (102397,0), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (102448,0), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (102449,0), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (102462,0), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (102468,0), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (102505,0), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (102548,0), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (102569,0), 6 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (102573,0), 6 CTAs running
GPGPU-Sim uArch: cycles simulated: 103500  inst.: 6246272 (ipc=60.4) sim_rate=152348 (inst/sec) elapsed = 0:0:00:41 / Tue Mar 22 12:40:20 2016
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(1,27,0) tid=(7,3,1)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(15,26,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (105728,0), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (105818,0), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (105892,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (105948,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (105975,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (105981,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (106004,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (106065,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (106071,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (106073,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (106093,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (106136,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (106159,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (106181,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (106186,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 107000  inst.: 6467136 (ipc=60.4) sim_rate=153979 (inst/sec) elapsed = 0:0:00:42 / Tue Mar 22 12:40:21 2016
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(9,27,0) tid=(7,3,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(7,27,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (109367,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (109431,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (109533,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (109569,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (109593,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (109608,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (109632,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (109667,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (109682,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (109682,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (109727,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (109755,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (109775,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (109806,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (109821,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 110500  inst.: 6687712 (ipc=60.5) sim_rate=155528 (inst/sec) elapsed = 0:0:00:43 / Tue Mar 22 12:40:22 2016
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(2,28,0) tid=(7,3,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(0,29,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (112986,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (113124,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (113184,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (113185,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (113226,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (113227,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (113236,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (113283,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (113292,0), 3 CTAs running
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(12,29,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (113328,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (113363,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (113375,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (113384,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #6 (113420,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (113433,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 114000  inst.: 6908160 (ipc=60.6) sim_rate=157003 (inst/sec) elapsed = 0:0:00:44 / Tue Mar 22 12:40:23 2016
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(5,29,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (116608,0), 3 CTAs running
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(9,30,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (116727,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (116798,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #7 (116801,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (116832,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (116845,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (116866,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (116901,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (116902,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #7 (116966,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (116968,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (116987,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (116998,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #7 (117056,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (117066,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 118000  inst.: 7133568 (ipc=60.5) sim_rate=158523 (inst/sec) elapsed = 0:0:00:45 / Tue Mar 22 12:40:24 2016
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(3,30,0) tid=(7,3,1)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(1,30,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (120231,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (120342,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (120418,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (120438,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (120446,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (120464,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (120483,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (120512,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (120513,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (120582,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (120586,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (120601,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (120607,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (120669,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (120679,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 122000  inst.: 7359232 (ipc=60.3) sim_rate=159983 (inst/sec) elapsed = 0:0:00:46 / Tue Mar 22 12:40:25 2016
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(9,31,0) tid=(7,3,1)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(15,31,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (123843,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (123946,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (124035,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (124055,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (124080,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (124087,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (124098,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (124123,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (124138,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (124198,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (124202,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (124215,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (124221,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (124283,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (124289,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (127458,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (127559,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: GPU detected kernel '_Z15CUDAkernel2IDCTPfi' finished on shader 3.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z15CUDAkernel2IDCTPfi 
kernel_launch_uid = 1 
gpu_sim_cycle = 127560
gpu_sim_insn = 7569408
gpu_ipc =      59.3400
gpu_tot_sim_cycle = 127560
gpu_tot_sim_insn = 7569408
gpu_tot_ipc =      59.3400
gpu_tot_issued_cta = 512
gpu_stall_dramfull = 1289
gpu_stall_icnt2sh    = 961
gpu_total_sim_rate=151388

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 118784
	L1I_total_cache_misses = 660
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1088, Miss = 544, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1120, Miss = 560, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1088, Miss = 544, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1120, Miss = 560, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1088, Miss = 544, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1088, Miss = 544, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1088, Miss = 544, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1088, Miss = 544, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1088, Miss = 544, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1088, Miss = 544, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1088, Miss = 544, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1088, Miss = 544, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1088, Miss = 544, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1088, Miss = 544, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1088, Miss = 544, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 16384
	L1D_total_cache_misses = 8192
	L1D_total_cache_miss_rate = 0.5000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 9216
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0098
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8192
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9126
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8192
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 118124
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 660
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1155, 1155, 1155, 1155, 924, 924, 924, 924, 924, 924, 924, 924, 924, 924, 924, 924, 
gpgpu_n_tot_thrd_icount = 7569408
gpgpu_n_tot_w_icount = 236544
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8192
gpgpu_n_mem_write_global = 8192
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 262144
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 1572864
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 229376
gpgpu_n_param_mem_insn = 65536
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1472	W0_Idle:249187	W0_Scoreboard:3250909	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:236544
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65536 {8:8192,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1114112 {136:8192,}
traffic_breakdown_coretomem[INST_ACC_R] = 1800 {8:225,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1114112 {136:8192,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 65536 {8:8192,}
traffic_breakdown_memtocore[INST_ACC_R] = 30600 {136:225,}
maxmrqlatency = 53 
maxdqlatency = 0 
maxmflatency = 323 
averagemflatency = 205 
max_icnt2mem_latency = 89 
max_icnt2sh_latency = 127559 
mrq_lat_table:7716 	93 	69 	146 	1931 	302 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8197 	8217 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	13955 	2243 	399 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	8146 	76 	0 	0 	0 	0 	0 	0 	0 	240 	480 	1200 	2160 	4112 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	63 	163 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     45102     45194     45238     45248     45125     44706     45241     48520     45292     45372     45105     45737     45112     46058     45922     45715 
dram[1]:     45045     45235     45175     42402     45138     44694     45235     48566     45117     45466     45178     45772     45828     45810     45961     45745 
dram[2]:     45155     44980     45229     45245     44915     45125     48503     45243     45330     45292     45596     45113     45941     45247     46202     45924 
dram[3]:     45170     45041     41904     45185     45022     45136     48487     45236     45502     45171     45779     45187     45788     45920     46081     45962 
dram[4]:     45120     45154     44723     45240     45235     45116     45721     48503     45465     45463     45166     45597     45211     46028     46112     46201 
dram[5]:     45169     45169     45192     41913     45234     45135     45738     48497     45167     45574     45236     45785     45843     45794     46146     46082 
average row accesses per activate:
dram[0]: 13.400000 22.000000 32.000000 32.000000  3.818182  3.818182  2.285714  2.560000  2.000000  2.285714  1.939394  2.560000  2.133333  2.370370  2.206897  3.764706 
dram[1]: 16.750000 32.000000 32.000000 32.000000  4.200000  3.818182  2.285714  2.560000  2.064516  2.064516  2.370370  2.370370  2.560000  2.064516  2.370370  2.133333 
dram[2]: 22.000000 32.000000 32.000000 32.000000  3.818182  3.666667  2.666667  2.206897  2.370370  1.939394  2.560000  1.939394  2.370370  2.206897  3.764706  2.370370 
dram[3]: 22.000000 32.000000 32.000000 32.000000  4.200000  3.666667  2.461539  2.370370  2.206897  2.206897  2.285714  2.461539  2.064516  2.560000  2.133333  2.370370 
dram[4]: 22.000000 32.000000 32.000000 32.000000  3.818182  3.384615  2.133333  2.461539  1.939394  2.370370  2.000000  2.560000  2.064516  2.461539  2.370370  3.555556 
dram[5]: 22.000000 21.666666 32.000000 32.000000  3.818182  3.384615  2.206897  2.560000  2.133333  2.206897  2.370370  2.370370  2.560000  2.133333  2.285714  2.064516 
average row locality = 10257/3653 = 2.807829
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        67        66        64        64        74        74        96        96        96        96        96        96        96        96        96        96 
dram[1]:        67        64        64        64        74        74        96        96        96        96        96        96        96        96        96        96 
dram[2]:        66        64        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
dram[3]:        66        64        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
dram[4]:        66        64        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
dram[5]:        66        65        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
total reads: 8209
bank skew: 96/64 = 1.50
chip skew: 1369/1367 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         0         0         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         0         0         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         0         0         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         0         0         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         0         0         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2048
min_bank_accesses = 0!
chip skew: 342/340 = 1.01
average mf latency per bank:
dram[0]:        444       392       405       404       360       364       310       316       310       307       311       308       312       308       308       309
dram[1]:        444       405       405       404       361       360       309       309       312       309       309       309       307       311       307       308
dram[2]:        392       404       403       406       361       353       311       310       307       310       308       311       308       312       309       307
dram[3]:        393       404       404       405       360       354       310       309       310       311       310       310       311       307       308       307
dram[4]:        392       404       405       403       360       355       310       311       309       308       311       308       312       309       308       309
dram[5]:        392       399       406       404       360       353       309       309       312       310       309       309       307       311       307       308
maximum mf latency per bank:
dram[0]:        286       278       277       277       278       278       319       282       295       283       284       319       281       295       288       280
dram[1]:        281       277       277       277       320       279       278       279       289       289       320       301       283       293       312       283
dram[2]:        280       277       277       277       289       311       295       318       304       288       282       280       282       306       283       279
dram[3]:        282       277       283       277       305       302       319       313       303       298       287       319       282       302       278       298
dram[4]:        278       277       277       277       315       311       283       288       288       310       311       289       281       317       289       301
dram[5]:        280       277       278       277       283       281       283       285       282       305       312       289       323       289       280       284

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=168378 n_nop=163768 n_act=604 n_pre=588 n_req=1709 n_rd=2738 n_write=680 bw_util=0.0406
n_activity=34189 dram_eff=0.1999
bk0: 134a 167930i bk1: 132a 168026i bk2: 128a 168089i bk3: 128a 168102i bk4: 148a 167506i bk5: 148a 167510i bk6: 192a 166261i bk7: 192a 166450i bk8: 192a 165989i bk9: 192a 166272i bk10: 192a 165933i bk11: 192a 166394i bk12: 192a 166169i bk13: 192a 166278i bk14: 192a 166136i bk15: 192a 166852i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0724263
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=168378 n_nop=163748 n_act=616 n_pre=600 n_req=1707 n_rd=2734 n_write=680 bw_util=0.04055
n_activity=34384 dram_eff=0.1986
bk0: 134a 167929i bk1: 128a 168071i bk2: 128a 168089i bk3: 128a 168099i bk4: 148a 167558i bk5: 148a 167444i bk6: 192a 166291i bk7: 192a 166485i bk8: 192a 166049i bk9: 192a 166061i bk10: 192a 166282i bk11: 192a 166326i bk12: 192a 166401i bk13: 192a 166073i bk14: 192a 166286i bk15: 192a 166137i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0700626
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=168378 n_nop=163780 n_act=597 n_pre=581 n_req=1710 n_rd=2736 n_write=684 bw_util=0.04062
n_activity=34130 dram_eff=0.2004
bk0: 132a 167937i bk1: 128a 168053i bk2: 128a 168088i bk3: 128a 168098i bk4: 148a 167497i bk5: 152a 167421i bk6: 192a 166508i bk7: 192a 166185i bk8: 192a 166285i bk9: 192a 165923i bk10: 192a 166382i bk11: 192a 165971i bk12: 192a 166268i bk13: 192a 166234i bk14: 192a 166845i bk15: 192a 166297i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.071975
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=168378 n_nop=163756 n_act=609 n_pre=593 n_req=1710 n_rd=2736 n_write=684 bw_util=0.04062
n_activity=34077 dram_eff=0.2007
bk0: 132a 167953i bk1: 128a 168052i bk2: 128a 168089i bk3: 128a 168109i bk4: 148a 167513i bk5: 152a 167364i bk6: 192a 166380i bk7: 192a 166325i bk8: 192a 166175i bk9: 192a 166126i bk10: 192a 166262i bk11: 192a 166254i bk12: 192a 166062i bk13: 192a 166396i bk14: 192a 166142i bk15: 192a 166267i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0675088
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=168378 n_nop=163760 n_act=607 n_pre=591 n_req=1710 n_rd=2736 n_write=684 bw_util=0.04062
n_activity=34219 dram_eff=0.1999
bk0: 132a 167978i bk1: 128a 168057i bk2: 128a 168087i bk3: 128a 168099i bk4: 148a 167510i bk5: 152a 167338i bk6: 192a 166168i bk7: 192a 166366i bk8: 192a 165896i bk9: 192a 166282i bk10: 192a 165975i bk11: 192a 166408i bk12: 192a 166115i bk13: 192a 166318i bk14: 192a 166270i bk15: 192a 166782i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0720403
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=168378 n_nop=163732 n_act=620 n_pre=604 n_req=1711 n_rd=2738 n_write=684 bw_util=0.04065
n_activity=34405 dram_eff=0.1989
bk0: 132a 167943i bk1: 130a 168037i bk2: 128a 168082i bk3: 128a 168107i bk4: 148a 167509i bk5: 152a 167310i bk6: 192a 166214i bk7: 192a 166447i bk8: 192a 166110i bk9: 192a 166177i bk10: 192a 166261i bk11: 192a 166363i bk12: 192a 166377i bk13: 192a 166144i bk14: 192a 166255i bk15: 192a 166064i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0710485

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1409, Miss = 685, Miss_rate = 0.486, Pending_hits = 9, Reservation_fails = 326
L2_cache_bank[1]: Access = 1394, Miss = 684, Miss_rate = 0.491, Pending_hits = 6, Reservation_fails = 191
L2_cache_bank[2]: Access = 1409, Miss = 685, Miss_rate = 0.486, Pending_hits = 9, Reservation_fails = 297
L2_cache_bank[3]: Access = 1364, Miss = 682, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1394, Miss = 684, Miss_rate = 0.491, Pending_hits = 6, Reservation_fails = 199
L2_cache_bank[5]: Access = 1368, Miss = 684, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1394, Miss = 684, Miss_rate = 0.491, Pending_hits = 6, Reservation_fails = 191
L2_cache_bank[7]: Access = 1368, Miss = 684, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1394, Miss = 684, Miss_rate = 0.491, Pending_hits = 6, Reservation_fails = 191
L2_cache_bank[9]: Access = 1368, Miss = 684, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1394, Miss = 684, Miss_rate = 0.491, Pending_hits = 6, Reservation_fails = 190
L2_cache_bank[11]: Access = 1383, Miss = 685, Miss_rate = 0.495, Pending_hits = 3, Reservation_fails = 116
L2_total_cache_accesses = 16639
L2_total_cache_misses = 8209
L2_total_cache_miss_rate = 0.4934
L2_total_cache_pending_hits = 51
L2_total_cache_reservation_fails = 1701
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8192
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 218
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8192
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 165
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1483
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=50367
icnt_total_pkts_simt_to_mem=49407
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.91168
	minimum = 6
	maximum = 56
Network latency average = 8.64989
	minimum = 6
	maximum = 45
Slowest packet = 14
Flit latency average = 6.96029
	minimum = 6
	maximum = 41
Slowest flit = 12040
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00966226
	minimum = 0.00866259 (at node 0)
	maximum = 0.0110458 (at node 15)
Accepted packet rate average = 0.00966226
	minimum = 0.00866259 (at node 0)
	maximum = 0.0110458 (at node 15)
Injected flit rate average = 0.0289694
	minimum = 0.0257212 (at node 0)
	maximum = 0.0336077 (at node 15)
Accepted flit rate average= 0.0289694
	minimum = 0.026223 (at node 0)
	maximum = 0.0324318 (at node 15)
Injected packet length average = 2.9982
Accepted packet length average = 2.9982
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.91168 (1 samples)
	minimum = 6 (1 samples)
	maximum = 56 (1 samples)
Network latency average = 8.64989 (1 samples)
	minimum = 6 (1 samples)
	maximum = 45 (1 samples)
Flit latency average = 6.96029 (1 samples)
	minimum = 6 (1 samples)
	maximum = 41 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00966226 (1 samples)
	minimum = 0.00866259 (1 samples)
	maximum = 0.0110458 (1 samples)
Accepted packet rate average = 0.00966226 (1 samples)
	minimum = 0.00866259 (1 samples)
	maximum = 0.0110458 (1 samples)
Injected flit rate average = 0.0289694 (1 samples)
	minimum = 0.0257212 (1 samples)
	maximum = 0.0336077 (1 samples)
Accepted flit rate average = 0.0289694 (1 samples)
	minimum = 0.026223 (1 samples)
	maximum = 0.0324318 (1 samples)
Injected packet size average = 2.9982 (1 samples)
Accepted packet size average = 2.9982 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 50 sec (50 sec)
gpgpu_simulation_rate = 151388 (inst/sec)
gpgpu_simulation_rate = 2551 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread
41501.644531
GPGPU-Sim: exit_simulation called
GPGPU-Sim: simulation thread signaled exit
SUCCESS
