(module SOIC8 (layer F.Cu) (tedit 0)
  (descr "<b>SOIC-8</b> CASE 751-07<p>\nSource: http://www.onsemi.com/pub/Collateral/MC34164-D.PDF<p>\n<b>D (R-PDSO-G8)</b>PLATIC SMALL-OUTLINE PACKAGE<br>\nSource: http://focus.ti.com/lit/ds/symlink/tlc27l2.pdf")
  (fp_text reference DC5 (at -2.667 1.905) (layer F.SilkS)
    (effects (font (size 0.60325 0.60325) (thickness 0.04826)) (justify right top))
  )
  (fp_text value MAX5035 (at 3.937 1.905 -90) (layer F.Fab)
    (effects (font (size 1.2065 1.2065) (thickness 0.09652)) (justify right top))
  )
  (fp_line (start 2.4 -1.9) (end 2.4 1.4) (layer F.SilkS) (width 0.2032))
  (fp_line (start 2.4 1.4) (end 2.4 1.9) (layer F.SilkS) (width 0.2032))
  (fp_line (start 2.4 1.9) (end -2.4 1.9) (layer F.Fab) (width 0.2032))
  (fp_line (start -2.4 1.9) (end -2.4 1.4) (layer F.SilkS) (width 0.2032))
  (fp_line (start -2.4 1.4) (end -2.4 -1.9) (layer F.SilkS) (width 0.2032))
  (fp_line (start -2.4 -1.9) (end 2.4 -1.9) (layer F.Fab) (width 0.2032))
  (fp_line (start 2.4 1.4) (end -2.4 1.4) (layer F.SilkS) (width 0.2032))
  (fp_poly (pts (xy -2.15 3.1) (xy -1.66 3.1) (xy -1.66 2) (xy -2.15 2)) (layer F.Fab) (width 0))
  (fp_poly (pts (xy -0.88 3.1) (xy -0.39 3.1) (xy -0.39 2) (xy -0.88 2)) (layer F.Fab) (width 0))
  (fp_poly (pts (xy 0.39 3.1) (xy 0.88 3.1) (xy 0.88 2) (xy 0.39 2)) (layer F.Fab) (width 0))
  (fp_poly (pts (xy 1.66 3.1) (xy 2.15 3.1) (xy 2.15 2) (xy 1.66 2)) (layer F.Fab) (width 0))
  (fp_poly (pts (xy 1.66 -2) (xy 2.15 -2) (xy 2.15 -3.1) (xy 1.66 -3.1)) (layer F.Fab) (width 0))
  (fp_poly (pts (xy 0.39 -2) (xy 0.88 -2) (xy 0.88 -3.1) (xy 0.39 -3.1)) (layer F.Fab) (width 0))
  (fp_poly (pts (xy -0.88 -2) (xy -0.39 -2) (xy -0.39 -3.1) (xy -0.88 -3.1)) (layer F.Fab) (width 0))
  (fp_poly (pts (xy -2.15 -2) (xy -1.66 -2) (xy -1.66 -3.1) (xy -2.15 -3.1)) (layer F.Fab) (width 0))
  (pad 2 smd rect (at -0.635 2.75) (size 0.6 1.5) (layers F.Cu F.Paste F.Mask)
    (solder_mask_margin 0.075))
  (pad 7 smd rect (at -0.635 -2.75) (size 0.6 1.5) (layers F.Cu F.Paste F.Mask)
    (solder_mask_margin 0.075))
  (pad 1 smd rect (at -1.905 2.75) (size 0.6 1.5) (layers F.Cu F.Paste F.Mask)
    (solder_mask_margin 0.075))
  (pad 3 smd rect (at 0.635 2.75) (size 0.6 1.5) (layers F.Cu F.Paste F.Mask)
    (solder_mask_margin 0.075))
  (pad 4 smd rect (at 1.905 2.75) (size 0.6 1.5) (layers F.Cu F.Paste F.Mask)
    (solder_mask_margin 0.075))
  (pad 8 smd rect (at -1.905 -2.75) (size 0.6 1.5) (layers F.Cu F.Paste F.Mask)
    (solder_mask_margin 0.075))
  (pad 6 smd rect (at 0.635 -2.75) (size 0.6 1.5) (layers F.Cu F.Paste F.Mask)
    (solder_mask_margin 0.075))
  (pad 5 smd rect (at 1.905 -2.75) (size 0.6 1.5) (layers F.Cu F.Paste F.Mask)
    (solder_mask_margin 0.075))
)
