{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1598343037280 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1598343037281 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 25 16:10:37 2020 " "Processing started: Tue Aug 25 16:10:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1598343037281 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1598343037281 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vry_BottlePrint -c vry_BottlePrint " "Command: quartus_map --read_settings_files=on --write_settings_files=off vry_BottlePrint -c vry_BottlePrint" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1598343037281 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1598343037615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/uv/fpga/verify/vry_bottleprint/design/vry_bottleprint.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /uv/fpga/verify/vry_bottleprint/design/vry_bottleprint.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vry_BottlePrint-behv " "Found design unit 1: vry_BottlePrint-behv" {  } { { "../design/vry_BottlePrint.vhd" "" { Text "E:/UV/FPGA/VERIFY/vry_BottlePrint/design/vry_BottlePrint.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598343038054 ""} { "Info" "ISGN_ENTITY_NAME" "1 vry_BottlePrint " "Found entity 1: vry_BottlePrint" {  } { { "../design/vry_BottlePrint.vhd" "" { Text "E:/UV/FPGA/VERIFY/vry_BottlePrint/design/vry_BottlePrint.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598343038054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598343038054 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vry_BottlePrint " "Elaborating entity \"vry_BottlePrint\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1598343038087 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "vry_BottlePrint " "Entity \"vry_BottlePrint\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1598343038091 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1598343038737 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598343038737 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nRST " "No output dependent on input pin \"nRST\"" {  } { { "../design/vry_BottlePrint.vhd" "" { Text "E:/UV/FPGA/VERIFY/vry_BottlePrint/design/vry_BottlePrint.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598343039036 "|vry_BottlePrint|nRST"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_100 " "No output dependent on input pin \"clk_100\"" {  } { { "../design/vry_BottlePrint.vhd" "" { Text "E:/UV/FPGA/VERIFY/vry_BottlePrint/design/vry_BottlePrint.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598343039036 "|vry_BottlePrint|clk_100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dianyan_en " "No output dependent on input pin \"dianyan_en\"" {  } { { "../design/vry_BottlePrint.vhd" "" { Text "E:/UV/FPGA/VERIFY/vry_BottlePrint/design/vry_BottlePrint.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598343039036 "|vry_BottlePrint|dianyan_en"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b_p_clr " "No output dependent on input pin \"b_p_clr\"" {  } { { "../design/vry_BottlePrint.vhd" "" { Text "E:/UV/FPGA/VERIFY/vry_BottlePrint/design/vry_BottlePrint.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598343039036 "|vry_BottlePrint|b_p_clr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "valid_edge_f1 " "No output dependent on input pin \"valid_edge_f1\"" {  } { { "../design/vry_BottlePrint.vhd" "" { Text "E:/UV/FPGA/VERIFY/vry_BottlePrint/design/vry_BottlePrint.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598343039036 "|vry_BottlePrint|valid_edge_f1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b_p_road_num\[0\] " "No output dependent on input pin \"b_p_road_num\[0\]\"" {  } { { "../design/vry_BottlePrint.vhd" "" { Text "E:/UV/FPGA/VERIFY/vry_BottlePrint/design/vry_BottlePrint.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598343039036 "|vry_BottlePrint|b_p_road_num[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b_p_road_num\[1\] " "No output dependent on input pin \"b_p_road_num\[1\]\"" {  } { { "../design/vry_BottlePrint.vhd" "" { Text "E:/UV/FPGA/VERIFY/vry_BottlePrint/design/vry_BottlePrint.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598343039036 "|vry_BottlePrint|b_p_road_num[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b_p_road_num\[2\] " "No output dependent on input pin \"b_p_road_num\[2\]\"" {  } { { "../design/vry_BottlePrint.vhd" "" { Text "E:/UV/FPGA/VERIFY/vry_BottlePrint/design/vry_BottlePrint.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598343039036 "|vry_BottlePrint|b_p_road_num[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b_p_road_num\[3\] " "No output dependent on input pin \"b_p_road_num\[3\]\"" {  } { { "../design/vry_BottlePrint.vhd" "" { Text "E:/UV/FPGA/VERIFY/vry_BottlePrint/design/vry_BottlePrint.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598343039036 "|vry_BottlePrint|b_p_road_num[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b_p_road_num\[4\] " "No output dependent on input pin \"b_p_road_num\[4\]\"" {  } { { "../design/vry_BottlePrint.vhd" "" { Text "E:/UV/FPGA/VERIFY/vry_BottlePrint/design/vry_BottlePrint.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598343039036 "|vry_BottlePrint|b_p_road_num[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b_p_road_num\[5\] " "No output dependent on input pin \"b_p_road_num\[5\]\"" {  } { { "../design/vry_BottlePrint.vhd" "" { Text "E:/UV/FPGA/VERIFY/vry_BottlePrint/design/vry_BottlePrint.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598343039036 "|vry_BottlePrint|b_p_road_num[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b_p_road_num\[6\] " "No output dependent on input pin \"b_p_road_num\[6\]\"" {  } { { "../design/vry_BottlePrint.vhd" "" { Text "E:/UV/FPGA/VERIFY/vry_BottlePrint/design/vry_BottlePrint.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598343039036 "|vry_BottlePrint|b_p_road_num[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b_p_road_num\[7\] " "No output dependent on input pin \"b_p_road_num\[7\]\"" {  } { { "../design/vry_BottlePrint.vhd" "" { Text "E:/UV/FPGA/VERIFY/vry_BottlePrint/design/vry_BottlePrint.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598343039036 "|vry_BottlePrint|b_p_road_num[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b_p_cycle_num\[0\] " "No output dependent on input pin \"b_p_cycle_num\[0\]\"" {  } { { "../design/vry_BottlePrint.vhd" "" { Text "E:/UV/FPGA/VERIFY/vry_BottlePrint/design/vry_BottlePrint.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598343039036 "|vry_BottlePrint|b_p_cycle_num[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b_p_cycle_num\[1\] " "No output dependent on input pin \"b_p_cycle_num\[1\]\"" {  } { { "../design/vry_BottlePrint.vhd" "" { Text "E:/UV/FPGA/VERIFY/vry_BottlePrint/design/vry_BottlePrint.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598343039036 "|vry_BottlePrint|b_p_cycle_num[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b_p_cycle_num\[2\] " "No output dependent on input pin \"b_p_cycle_num\[2\]\"" {  } { { "../design/vry_BottlePrint.vhd" "" { Text "E:/UV/FPGA/VERIFY/vry_BottlePrint/design/vry_BottlePrint.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598343039036 "|vry_BottlePrint|b_p_cycle_num[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b_p_cycle_num\[3\] " "No output dependent on input pin \"b_p_cycle_num\[3\]\"" {  } { { "../design/vry_BottlePrint.vhd" "" { Text "E:/UV/FPGA/VERIFY/vry_BottlePrint/design/vry_BottlePrint.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598343039036 "|vry_BottlePrint|b_p_cycle_num[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b_p_cycle_num\[4\] " "No output dependent on input pin \"b_p_cycle_num\[4\]\"" {  } { { "../design/vry_BottlePrint.vhd" "" { Text "E:/UV/FPGA/VERIFY/vry_BottlePrint/design/vry_BottlePrint.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598343039036 "|vry_BottlePrint|b_p_cycle_num[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b_p_cycle_num\[5\] " "No output dependent on input pin \"b_p_cycle_num\[5\]\"" {  } { { "../design/vry_BottlePrint.vhd" "" { Text "E:/UV/FPGA/VERIFY/vry_BottlePrint/design/vry_BottlePrint.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598343039036 "|vry_BottlePrint|b_p_cycle_num[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b_p_cycle_num\[6\] " "No output dependent on input pin \"b_p_cycle_num\[6\]\"" {  } { { "../design/vry_BottlePrint.vhd" "" { Text "E:/UV/FPGA/VERIFY/vry_BottlePrint/design/vry_BottlePrint.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598343039036 "|vry_BottlePrint|b_p_cycle_num[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b_p_cycle_num\[7\] " "No output dependent on input pin \"b_p_cycle_num\[7\]\"" {  } { { "../design/vry_BottlePrint.vhd" "" { Text "E:/UV/FPGA/VERIFY/vry_BottlePrint/design/vry_BottlePrint.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598343039036 "|vry_BottlePrint|b_p_cycle_num[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1598343039036 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1598343039037 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1598343039037 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1598343039037 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4731 " "Peak virtual memory: 4731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1598343039063 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 25 16:10:39 2020 " "Processing ended: Tue Aug 25 16:10:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1598343039063 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1598343039063 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1598343039063 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1598343039063 ""}
