5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd ifdef2.1.vcd -o ifdef2.1.cdd -v ifdef2.1.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" ifdef2.1.v 3 30 1
2 1 16 160019 1 0 20008 0 0 1 36 1
2 2 16 f0012 1 0 20004 0 0 1 36 0
2 3 16 b0012 3 1a 2008c 1 2 1 2 1102
2 4 16 b000b 2 1 c 0 0 b
2 5 16 b0019 3 19 2018c 3 4 1 2 1102
2 6 16 70007 0 1 400 0 0 a
2 7 16 70019 3 35 f00e 5 6
1 a 13 30005 1 0 0 0 1 33 1002
1 b 14 30005 1 0 0 0 1 33 102
4 7 7 7
3 1 main.$u0 "main.$u0" ifdef2.1.v 0 28 1
