{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1551934435084 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551934435087 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 06 23:53:54 2019 " "Processing started: Wed Mar 06 23:53:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551934435087 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934435087 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part2 -c Complete_MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off part2 -c Complete_MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934435087 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1551934435598 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1551934435598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/espinoza_lab3/part2/src/mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/espinoza_lab3/part2/src/mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS-structure " "Found design unit 1: MIPS-structure" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551934443809 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551934443809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934443809 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX ../src/MUX.vhd " "Entity \"MUX\" obtained from \"../src/MUX.vhd\" instead of from Quartus Prime megafunction library" {  } { { "../src/MUX.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MUX.vhd" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1551934443813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/espinoza_lab3/part2/src/mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/espinoza_lab3/part2/src/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX-behavioral " "Found design unit 1: MUX-behavioral" {  } { { "../src/MUX.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MUX.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551934443814 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "../src/MUX.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MUX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551934443814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934443814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/espinoza_lab3/part2/src/hextosevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/espinoza_lab3/part2/src/hextosevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexToSevenSegment-dataflow " "Found design unit 1: hexToSevenSegment-dataflow" {  } { { "../src/hexToSevenSegment.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/hexToSevenSegment.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551934443818 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexToSevenSegment " "Found entity 1: hexToSevenSegment" {  } { { "../src/hexToSevenSegment.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/hexToSevenSegment.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551934443818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934443818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/espinoza_lab3/part2/src/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/espinoza_lab3/part2/src/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-Internal " "Found design unit 1: Memory-Internal" {  } { { "../src/Memory.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/Memory.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551934443822 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "../src/Memory.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/Memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551934443822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934443822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/espinoza_lab3/part2/src/complete_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/espinoza_lab3/part2/src/complete_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complete_MIPS-model " "Found design unit 1: Complete_MIPS-model" {  } { { "../src/Complete_MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551934443826 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complete_MIPS " "Found entity 1: Complete_MIPS" {  } { { "../src/Complete_MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551934443826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934443826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/espinoza_lab3/part2/src/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/espinoza_lab3/part2/src/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG-Behavioral " "Found design unit 1: REG-Behavioral" {  } { { "../src/REG.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/REG.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551934443830 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "../src/REG.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/REG.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551934443830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934443830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/espinoza_lab3/part2/src/statetoledr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/espinoza_lab3/part2/src/statetoledr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stateToLEDR-dataflow " "Found design unit 1: stateToLEDR-dataflow" {  } { { "../src/stateToLEDR.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/stateToLEDR.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551934443833 ""} { "Info" "ISGN_ENTITY_NAME" "1 stateToLEDR " "Found entity 1: stateToLEDR" {  } { { "../src/stateToLEDR.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/stateToLEDR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551934443833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934443833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/espinoza_lab3/part2/src/fastest_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/espinoza_lab3/part2/src/fastest_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 fastest_pll_0002 " "Found entity 1: fastest_pll_0002" {  } { { "../src/fastest_pll_0002.v" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/fastest_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551934443839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934443839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/espinoza_lab3/part2/src/fastest_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/espinoza_lab3/part2/src/fastest_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fastest_pll-rtl " "Found design unit 1: fastest_pll-rtl" {  } { { "../src/fastest_pll.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/fastest_pll.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551934443842 ""} { "Info" "ISGN_ENTITY_NAME" "1 fastest_pll " "Found entity 1: fastest_pll" {  } { { "../src/fastest_pll.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/fastest_pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551934443842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934443842 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Complete_MIPS " "Elaborating entity \"Complete_MIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1551934443940 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..5\] Complete_MIPS.vhd(9) " "Using initial value X (don't care) for net \"LEDR\[9..5\]\" at Complete_MIPS.vhd(9)" {  } { { "../src/Complete_MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd" 9 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934443944 "|Complete_MIPS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fastest_pll_0002 fastest_pll_0002:PLL1 " "Elaborating entity \"fastest_pll_0002\" for hierarchy \"fastest_pll_0002:PLL1\"" {  } { { "../src/Complete_MIPS.vhd" "PLL1" { Text "C:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551934443962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll fastest_pll_0002:PLL1\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"fastest_pll_0002:PLL1\|altera_pll:altera_pll_i\"" {  } { { "../src/fastest_pll_0002.v" "altera_pll_i" { Text "C:/My_Designs/espinoza_lab3/part2/src/fastest_pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551934443999 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1551934444008 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fastest_pll_0002:PLL1\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"fastest_pll_0002:PLL1\|altera_pll:altera_pll_i\"" {  } { { "../src/fastest_pll_0002.v" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/fastest_pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551934444008 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fastest_pll_0002:PLL1\|altera_pll:altera_pll_i " "Instantiated megafunction \"fastest_pll_0002:PLL1\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 34.600000 MHz " "Parameter \"output_clock_frequency0\" = \"34.600000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934444009 ""}  } { { "../src/fastest_pll_0002.v" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/fastest_pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551934444009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:MUX1 " "Elaborating entity \"MUX\" for hierarchy \"MUX:MUX1\"" {  } { { "../src/Complete_MIPS.vhd" "MUX1" { Text "C:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551934444012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPS MIPS:CPU " "Elaborating entity \"MIPS\" for hierarchy \"MIPS:CPU\"" {  } { { "../src/Complete_MIPS.vhd" "CPU" { Text "C:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551934444045 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Writing MIPS.vhd(36) " "Verilog HDL or VHDL warning at MIPS.vhd(36): object \"Writing\" assigned a value but never read" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551934444056 "|Complete_MIPS|MIPS:CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpSave MIPS.vhd(111) " "VHDL Process Statement warning at MIPS.vhd(111): signal \"OpSave\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551934444056 "|Complete_MIPS|MIPS:CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpSave MIPS.vhd(112) " "VHDL Process Statement warning at MIPS.vhd(112): signal \"OpSave\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551934444056 "|Complete_MIPS|MIPS:CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpSave MIPS.vhd(113) " "VHDL Process Statement warning at MIPS.vhd(113): signal \"OpSave\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551934444056 "|Complete_MIPS|MIPS:CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpSave MIPS.vhd(114) " "VHDL Process Statement warning at MIPS.vhd(114): signal \"OpSave\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551934444056 "|Complete_MIPS|MIPS:CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpSave MIPS.vhd(115) " "VHDL Process Statement warning at MIPS.vhd(115): signal \"OpSave\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551934444056 "|Complete_MIPS|MIPS:CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpSave MIPS.vhd(116) " "VHDL Process Statement warning at MIPS.vhd(116): signal \"OpSave\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551934444056 "|Complete_MIPS|MIPS:CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpSave MIPS.vhd(117) " "VHDL Process Statement warning at MIPS.vhd(117): signal \"OpSave\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551934444056 "|Complete_MIPS|MIPS:CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpSave MIPS.vhd(121) " "VHDL Process Statement warning at MIPS.vhd(121): signal \"OpSave\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551934444056 "|Complete_MIPS|MIPS:CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpSave MIPS.vhd(122) " "VHDL Process Statement warning at MIPS.vhd(122): signal \"OpSave\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551934444056 "|Complete_MIPS|MIPS:CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpSave MIPS.vhd(123) " "VHDL Process Statement warning at MIPS.vhd(123): signal \"OpSave\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551934444056 "|Complete_MIPS|MIPS:CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpSave MIPS.vhd(126) " "VHDL Process Statement warning at MIPS.vhd(126): signal \"OpSave\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551934444056 "|Complete_MIPS|MIPS:CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpSave MIPS.vhd(129) " "VHDL Process Statement warning at MIPS.vhd(129): signal \"OpSave\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551934444056 "|Complete_MIPS|MIPS:CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Regs_64 MIPS.vhd(129) " "VHDL Process Statement warning at MIPS.vhd(129): signal \"Regs_64\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551934444056 "|Complete_MIPS|MIPS:CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpSave MIPS.vhd(130) " "VHDL Process Statement warning at MIPS.vhd(130): signal \"OpSave\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551934444056 "|Complete_MIPS|MIPS:CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Regs_64 MIPS.vhd(130) " "VHDL Process Statement warning at MIPS.vhd(130): signal \"Regs_64\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551934444056 "|Complete_MIPS|MIPS:CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpSave MIPS.vhd(136) " "VHDL Process Statement warning at MIPS.vhd(136): signal \"OpSave\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551934444057 "|Complete_MIPS|MIPS:CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Regs_64 MIPS.vhd(70) " "VHDL Process Statement warning at MIPS.vhd(70): inferring latch(es) for signal or variable \"Regs_64\", which holds its previous value in one or more paths through the process" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1551934444057 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[0\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[0\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444057 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[1\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[1\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444057 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[2\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[2\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444057 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[3\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[3\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444057 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[4\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[4\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444057 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[5\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[5\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444057 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[6\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[6\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444057 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[7\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[7\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444057 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[8\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[8\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444057 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[9\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[9\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444057 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[10\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[10\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444057 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[11\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[11\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444057 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[12\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[12\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444057 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[13\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[13\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444057 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[14\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[14\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444057 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[15\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[15\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444057 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[16\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[16\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444057 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[17\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[17\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444057 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[18\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[18\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444057 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[19\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[19\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444057 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[20\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[20\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444057 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[21\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[21\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444057 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[22\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[22\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444057 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[23\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[23\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444057 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[24\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[24\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444057 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[25\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[25\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444057 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[26\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[26\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444057 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[27\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[27\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444057 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[28\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[28\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444057 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[29\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[29\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444057 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[30\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[30\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444057 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[31\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[31\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444057 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[32\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[32\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444057 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[33\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[33\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444057 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[34\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[34\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444057 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[35\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[35\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444058 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[36\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[36\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444058 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[37\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[37\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444058 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[38\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[38\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444058 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[39\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[39\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444058 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[40\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[40\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444058 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[41\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[41\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444058 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[42\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[42\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444058 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[43\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[43\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444058 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[44\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[44\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444058 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[45\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[45\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444058 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[46\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[46\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444058 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[47\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[47\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444058 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[48\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[48\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444058 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[49\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[49\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444058 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[50\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[50\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444058 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[51\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[51\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444058 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[52\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[52\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444058 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[53\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[53\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444058 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[54\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[54\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444058 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[55\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[55\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444058 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[56\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[56\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444058 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[57\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[57\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444058 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[58\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[58\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444058 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[59\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[59\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444058 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[60\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[60\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444058 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[61\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[61\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444058 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[62\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[62\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444058 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[63\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[63\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934444058 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG MIPS:CPU\|REG:A1 " "Elaborating entity \"REG\" for hierarchy \"MIPS:CPU\|REG:A1\"" {  } { { "../src/MIPS.vhd" "A1" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551934444060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stateToLEDR MIPS:CPU\|stateToLEDR:S2L " "Elaborating entity \"stateToLEDR\" for hierarchy \"MIPS:CPU\|stateToLEDR:S2L\"" {  } { { "../src/MIPS.vhd" "S2L" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551934444068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:MEM " "Elaborating entity \"Memory\" for hierarchy \"Memory:MEM\"" {  } { { "../src/Complete_MIPS.vhd" "MEM" { Text "C:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551934444077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexToSevenSegment hexToSevenSegment:H2S " "Elaborating entity \"hexToSevenSegment\" for hierarchy \"hexToSevenSegment:H2S\"" {  } { { "../src/Complete_MIPS.vhd" "H2S" { Text "C:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551934444085 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output hexToSevenSegment.vhd(64) " "VHDL Process Statement warning at hexToSevenSegment.vhd(64): signal \"output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/hexToSevenSegment.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/hexToSevenSegment.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551934444092 "|Complete_MIPS|hexToSevenSegment:H2S"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output hexToSevenSegment.vhd(65) " "VHDL Process Statement warning at hexToSevenSegment.vhd(65): signal \"output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/hexToSevenSegment.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/hexToSevenSegment.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551934444092 "|Complete_MIPS|hexToSevenSegment:H2S"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output hexToSevenSegment.vhd(66) " "VHDL Process Statement warning at hexToSevenSegment.vhd(66): signal \"output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/hexToSevenSegment.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/hexToSevenSegment.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551934444092 "|Complete_MIPS|hexToSevenSegment:H2S"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output hexToSevenSegment.vhd(67) " "VHDL Process Statement warning at hexToSevenSegment.vhd(67): signal \"output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/hexToSevenSegment.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/hexToSevenSegment.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551934444092 "|Complete_MIPS|hexToSevenSegment:H2S"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output hexToSevenSegment.vhd(70) " "VHDL Process Statement warning at hexToSevenSegment.vhd(70): signal \"output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/hexToSevenSegment.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/hexToSevenSegment.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551934444092 "|Complete_MIPS|hexToSevenSegment:H2S"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output hexToSevenSegment.vhd(71) " "VHDL Process Statement warning at hexToSevenSegment.vhd(71): signal \"output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/hexToSevenSegment.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/hexToSevenSegment.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551934444092 "|Complete_MIPS|hexToSevenSegment:H2S"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output hexToSevenSegment.vhd(72) " "VHDL Process Statement warning at hexToSevenSegment.vhd(72): signal \"output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/hexToSevenSegment.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/hexToSevenSegment.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551934444092 "|Complete_MIPS|hexToSevenSegment:H2S"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output hexToSevenSegment.vhd(73) " "VHDL Process Statement warning at hexToSevenSegment.vhd(73): signal \"output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/hexToSevenSegment.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/hexToSevenSegment.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551934444092 "|Complete_MIPS|hexToSevenSegment:H2S"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MUX:MUX1\|CLK " "Found clock multiplexer MUX:MUX1\|CLK" {  } { { "../src/MUX.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MUX.vhd" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1551934444803 "|Complete_MIPS|MUX:MUX1|CLK"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1551934444803 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MIPS:CPU\|REG:A1\|Regs_rtl_0 " "Inferred RAM node \"MIPS:CPU\|REG:A1\|Regs_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1551934445039 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MIPS:CPU\|REG:A1\|Regs_rtl_1 " "Inferred RAM node \"MIPS:CPU\|REG:A1\|Regs_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1551934445041 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Memory:MEM\|RAM1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Memory:MEM\|RAM1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551934445492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551934445492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551934445492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551934445492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551934445492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551934445492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551934445492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551934445492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551934445492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551934445492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551934445492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551934445492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551934445492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551934445492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Complete_MIPS.ram0_Memory_a0c6519c.hdl.mif " "Parameter INIT_FILE set to db/Complete_MIPS.ram0_Memory_a0c6519c.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551934445492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551934445492 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1551934445492 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MIPS:CPU\|REG:A1\|Regs_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MIPS:CPU\|REG:A1\|Regs_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551934445492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551934445492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551934445492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551934445492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551934445492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551934445492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551934445492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551934445492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551934445492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551934445492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551934445492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551934445492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551934445492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551934445492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Complete_MIPS.ram0_REG_15692.hdl.mif " "Parameter INIT_FILE set to db/Complete_MIPS.ram0_REG_15692.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551934445492 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1551934445492 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MIPS:CPU\|REG:A1\|Regs_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"MIPS:CPU\|REG:A1\|Regs_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551934445492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551934445492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551934445492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551934445492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551934445492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551934445492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551934445492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551934445492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551934445492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551934445492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551934445492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551934445492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551934445492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551934445492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Complete_MIPS.ram0_REG_15692.hdl.mif " "Parameter INIT_FILE set to db/Complete_MIPS.ram0_REG_15692.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551934445492 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1551934445492 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1551934445492 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "MIPS:CPU\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"MIPS:CPU\|Div1\"" {  } { { "../src/MIPS.vhd" "Div1" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 128 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551934445493 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "MIPS:CPU\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"MIPS:CPU\|Div0\"" {  } { { "../src/MIPS.vhd" "Div0" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 125 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551934445493 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "MIPS:CPU\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"MIPS:CPU\|Mod1\"" {  } { { "../src/MIPS.vhd" "Mod1" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 127 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551934445493 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "MIPS:CPU\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"MIPS:CPU\|Mod0\"" {  } { { "../src/MIPS.vhd" "Mod0" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 124 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551934445493 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1551934445493 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory:MEM\|altsyncram:RAM1_rtl_0 " "Elaborated megafunction instantiation \"Memory:MEM\|altsyncram:RAM1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551934445626 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory:MEM\|altsyncram:RAM1_rtl_0 " "Instantiated megafunction \"Memory:MEM\|altsyncram:RAM1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934445627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934445627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934445627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934445627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934445627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934445627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934445627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934445627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934445627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934445627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934445627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934445627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934445627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934445627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Complete_MIPS.ram0_Memory_a0c6519c.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Complete_MIPS.ram0_Memory_a0c6519c.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934445627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934445627 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551934445627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5hs1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5hs1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5hs1 " "Found entity 1: altsyncram_5hs1" {  } { { "db/altsyncram_5hs1.tdf" "" { Text "C:/My_Designs/espinoza_lab3/part2/synthesis/db/altsyncram_5hs1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551934445684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934445684 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPS:CPU\|REG:A1\|altsyncram:Regs_rtl_0 " "Elaborated megafunction instantiation \"MIPS:CPU\|REG:A1\|altsyncram:Regs_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551934445711 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIPS:CPU\|REG:A1\|altsyncram:Regs_rtl_0 " "Instantiated megafunction \"MIPS:CPU\|REG:A1\|altsyncram:Regs_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934445711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934445711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934445711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934445711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934445711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934445711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934445711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934445711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934445711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934445711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934445711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934445711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934445711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934445711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Complete_MIPS.ram0_REG_15692.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Complete_MIPS.ram0_REG_15692.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934445711 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551934445711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ojo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ojo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ojo1 " "Found entity 1: altsyncram_ojo1" {  } { { "db/altsyncram_ojo1.tdf" "" { Text "C:/My_Designs/espinoza_lab3/part2/synthesis/db/altsyncram_ojo1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551934445759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934445759 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPS:CPU\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"MIPS:CPU\|lpm_divide:Div1\"" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551934445833 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIPS:CPU\|lpm_divide:Div1 " "Instantiated megafunction \"MIPS:CPU\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934445833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934445833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934445833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934445833 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551934445833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3dm " "Found entity 1: lpm_divide_3dm" {  } { { "db/lpm_divide_3dm.tdf" "" { Text "C:/My_Designs/espinoza_lab3/part2/synthesis/db/lpm_divide_3dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551934445876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934445876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/My_Designs/espinoza_lab3/part2/synthesis/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551934445900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934445900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "C:/My_Designs/espinoza_lab3/part2/synthesis/db/alt_u_div_o2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551934445977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934445977 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPS:CPU\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"MIPS:CPU\|lpm_divide:Div0\"" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 125 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551934446020 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIPS:CPU\|lpm_divide:Div0 " "Instantiated megafunction \"MIPS:CPU\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934446020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934446020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934446020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934446020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934446020 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 125 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551934446020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rqo " "Found entity 1: lpm_divide_rqo" {  } { { "db/lpm_divide_rqo.tdf" "" { Text "C:/My_Designs/espinoza_lab3/part2/synthesis/db/lpm_divide_rqo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551934446061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934446061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/My_Designs/espinoza_lab3/part2/synthesis/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551934446086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934446086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "C:/My_Designs/espinoza_lab3/part2/synthesis/db/lpm_abs_4p9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551934446119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934446119 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPS:CPU\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"MIPS:CPU\|lpm_divide:Mod1\"" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 127 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551934446147 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIPS:CPU\|lpm_divide:Mod1 " "Instantiated megafunction \"MIPS:CPU\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934446147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934446147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934446147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934446147 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 127 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551934446147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_65m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_65m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_65m " "Found entity 1: lpm_divide_65m" {  } { { "db/lpm_divide_65m.tdf" "" { Text "C:/My_Designs/espinoza_lab3/part2/synthesis/db/lpm_divide_65m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551934446187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934446187 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPS:CPU\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"MIPS:CPU\|lpm_divide:Mod0\"" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 124 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551934446218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIPS:CPU\|lpm_divide:Mod0 " "Instantiated megafunction \"MIPS:CPU\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934446218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934446218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934446218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934446218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551934446218 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 124 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551934446218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uio.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uio.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uio " "Found entity 1: lpm_divide_uio" {  } { { "db/lpm_divide_uio.tdf" "" { Text "C:/My_Designs/espinoza_lab3/part2/synthesis/db/lpm_divide_uio.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551934446259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934446259 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1551934446991 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[0\] " "Latch MIPS:CPU\|Regs_64\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447102 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[32\] " "Latch MIPS:CPU\|Regs_64\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447102 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[1\] " "Latch MIPS:CPU\|Regs_64\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447102 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[33\] " "Latch MIPS:CPU\|Regs_64\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447102 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[2\] " "Latch MIPS:CPU\|Regs_64\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447102 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[34\] " "Latch MIPS:CPU\|Regs_64\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447102 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[3\] " "Latch MIPS:CPU\|Regs_64\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447102 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[35\] " "Latch MIPS:CPU\|Regs_64\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447102 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[16\] " "Latch MIPS:CPU\|Regs_64\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447102 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[48\] " "Latch MIPS:CPU\|Regs_64\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447103 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[17\] " "Latch MIPS:CPU\|Regs_64\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447103 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[49\] " "Latch MIPS:CPU\|Regs_64\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447103 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[18\] " "Latch MIPS:CPU\|Regs_64\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447103 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[50\] " "Latch MIPS:CPU\|Regs_64\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447103 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[19\] " "Latch MIPS:CPU\|Regs_64\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447103 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[51\] " "Latch MIPS:CPU\|Regs_64\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447103 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[4\] " "Latch MIPS:CPU\|Regs_64\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447103 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[36\] " "Latch MIPS:CPU\|Regs_64\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447103 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[5\] " "Latch MIPS:CPU\|Regs_64\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447103 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[37\] " "Latch MIPS:CPU\|Regs_64\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447103 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[6\] " "Latch MIPS:CPU\|Regs_64\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447103 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[38\] " "Latch MIPS:CPU\|Regs_64\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447103 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[7\] " "Latch MIPS:CPU\|Regs_64\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447103 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[39\] " "Latch MIPS:CPU\|Regs_64\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447103 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[20\] " "Latch MIPS:CPU\|Regs_64\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447104 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[52\] " "Latch MIPS:CPU\|Regs_64\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447104 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[21\] " "Latch MIPS:CPU\|Regs_64\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447104 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[53\] " "Latch MIPS:CPU\|Regs_64\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447104 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[22\] " "Latch MIPS:CPU\|Regs_64\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447104 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[54\] " "Latch MIPS:CPU\|Regs_64\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447104 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[23\] " "Latch MIPS:CPU\|Regs_64\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447104 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[55\] " "Latch MIPS:CPU\|Regs_64\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447104 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[8\] " "Latch MIPS:CPU\|Regs_64\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447104 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[40\] " "Latch MIPS:CPU\|Regs_64\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447104 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[9\] " "Latch MIPS:CPU\|Regs_64\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447104 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[41\] " "Latch MIPS:CPU\|Regs_64\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447104 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[10\] " "Latch MIPS:CPU\|Regs_64\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447104 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[42\] " "Latch MIPS:CPU\|Regs_64\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447104 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[11\] " "Latch MIPS:CPU\|Regs_64\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447104 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[43\] " "Latch MIPS:CPU\|Regs_64\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447104 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[24\] " "Latch MIPS:CPU\|Regs_64\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447105 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[56\] " "Latch MIPS:CPU\|Regs_64\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447105 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[25\] " "Latch MIPS:CPU\|Regs_64\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447105 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[57\] " "Latch MIPS:CPU\|Regs_64\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447105 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[26\] " "Latch MIPS:CPU\|Regs_64\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447105 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[58\] " "Latch MIPS:CPU\|Regs_64\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447105 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[27\] " "Latch MIPS:CPU\|Regs_64\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447105 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[59\] " "Latch MIPS:CPU\|Regs_64\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447105 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[12\] " "Latch MIPS:CPU\|Regs_64\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447105 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[44\] " "Latch MIPS:CPU\|Regs_64\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447105 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[13\] " "Latch MIPS:CPU\|Regs_64\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447105 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[45\] " "Latch MIPS:CPU\|Regs_64\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447105 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[14\] " "Latch MIPS:CPU\|Regs_64\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447105 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[46\] " "Latch MIPS:CPU\|Regs_64\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447106 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[15\] " "Latch MIPS:CPU\|Regs_64\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447106 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[47\] " "Latch MIPS:CPU\|Regs_64\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447106 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[60\] " "Latch MIPS:CPU\|Regs_64\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447106 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[28\] " "Latch MIPS:CPU\|Regs_64\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447106 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[61\] " "Latch MIPS:CPU\|Regs_64\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447106 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[29\] " "Latch MIPS:CPU\|Regs_64\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447106 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[62\] " "Latch MIPS:CPU\|Regs_64\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447106 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[30\] " "Latch MIPS:CPU\|Regs_64\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447106 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[63\] " "Latch MIPS:CPU\|Regs_64\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447106 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[31\] " "Latch MIPS:CPU\|Regs_64\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551934447106 ""}  } { { "../src/MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551934447106 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../src/Complete_MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551934450173 "|Complete_MIPS|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../src/Complete_MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551934450173 "|Complete_MIPS|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../src/Complete_MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551934450173 "|Complete_MIPS|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../src/Complete_MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551934450173 "|Complete_MIPS|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../src/Complete_MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551934450173 "|Complete_MIPS|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../src/Complete_MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551934450173 "|Complete_MIPS|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "../src/Complete_MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551934450173 "|Complete_MIPS|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "../src/Complete_MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551934450173 "|Complete_MIPS|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "../src/Complete_MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551934450173 "|Complete_MIPS|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "../src/Complete_MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551934450173 "|Complete_MIPS|HEX1[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1551934450173 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1551934450415 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "RST " "Logic cell \"RST\"" {  } { { "../src/Complete_MIPS.vhd" "RST" { Text "C:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd" 66 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1551934454166 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1551934454166 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "myFirstFpga 189 " "Ignored 189 assignments for entity \"myFirstFpga\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CONVST -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CONVST -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DIN -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DIN -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DOUT -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DOUT -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_SCLK -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_SCLK -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCDAT -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCDAT -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCLRCK -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCLRCK -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_BCLK -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_BCLK -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACDAT -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACDAT -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACLRCK -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACLRCK -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_XCK -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_XCK -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to CLOCK3_50 -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to CLOCK3_50 -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SCLK -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SCLK -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SDAT -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SDAT -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_RXD -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_RXD -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_TXD -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_TXD -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[0\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[0\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[1\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[1\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[2\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[2\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[3\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[3\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[4\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[4\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[5\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[5\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[6\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[6\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[7\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[7\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[8\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[8\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[9\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[9\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_CLK27 -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_CLK27 -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[0\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[0\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[1\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[1\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[2\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[2\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[3\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[3\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[4\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[4\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[5\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[5\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[6\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[6\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[7\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[7\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_HS -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_HS -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_RESET_N -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_RESET_N -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_VS -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_VS -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_BLANK_N -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_BLANK_N -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[4\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[4\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[5\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[5\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[6\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[6\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[7\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[7\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_CLK -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_CLK -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[4\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[4\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[5\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[5\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[6\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[6\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[7\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[7\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[4\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[4\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[5\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[5\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[6\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[6\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[7\] -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[7\] -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_SYNC_N -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_SYNC_N -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity myFirstFpga " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity myFirstFpga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity myFirstFpga -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity myFirstFpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity myFirstFpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity myFirstFpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity myFirstFpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity myFirstFpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity myFirstFpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity myFirstFpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity myFirstFpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity myFirstFpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity myFirstFpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity myFirstFpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity myFirstFpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity myFirstFpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity myFirstFpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity myFirstFpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity myFirstFpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity myFirstFpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity myFirstFpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity myFirstFpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity myFirstFpga -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity myFirstFpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity myFirstFpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity myFirstFpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity myFirstFpga -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity myFirstFpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity myFirstFpga -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity myFirstFpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity myFirstFpga -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity myFirstFpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity myFirstFpga -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity myFirstFpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity myFirstFpga -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity myFirstFpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity myFirstFpga -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity myFirstFpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity myFirstFpga -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity myFirstFpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity myFirstFpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity myFirstFpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity myFirstFpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity myFirstFpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1551934454261 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1551934454261 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 1 0 0 " "Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1551934454734 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551934454734 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST fastest_pll_0002:PLL1\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance fastest_pll_0002:PLL1\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1551934454918 ""}  } { { "altera_pll.v" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1551934454918 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../src/Complete_MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551934455212 "|Complete_MIPS|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../src/Complete_MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551934455212 "|Complete_MIPS|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../src/Complete_MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551934455212 "|Complete_MIPS|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../src/Complete_MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551934455212 "|Complete_MIPS|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../src/Complete_MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551934455212 "|Complete_MIPS|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../src/Complete_MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551934455212 "|Complete_MIPS|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../src/Complete_MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551934455212 "|Complete_MIPS|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../src/Complete_MIPS.vhd" "" { Text "C:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551934455212 "|Complete_MIPS|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1551934455212 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6356 " "Implemented 6356 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1551934455227 ""} { "Info" "ICUT_CUT_TM_OPINS" "116 " "Implemented 116 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1551934455227 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6122 " "Implemented 6122 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1551934455227 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1551934455227 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1551934455227 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1551934455227 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1551934455227 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 373 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 373 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "860 " "Peak virtual memory: 860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551934455288 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 06 23:54:15 2019 " "Processing ended: Wed Mar 06 23:54:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551934455288 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551934455288 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551934455288 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1551934455288 ""}
