    8.321780] RTW: txpath=0x1, rxpath=0x1
[    8.321792] RTW: txpath_1ss:0x1, num:1
[    8.407674] IPv6: ADDRCONF(NETDEV_UP): wlan0: link is not ready
[   10.093126] RTW: rtw_set_802_11_connect(wlan0)  fw_state=0x00000008
[   10.335469] RTW: start auth
[   10.340080] RTW: auth success, start assoc
[   10.345732] RTW: assoc success
[   10.345825] IPv6: ADDRCONF(NETDEV_CHANGE): wlan0: link becomes ready
[   10.347301] RTW: ============ STA [e8:9c:25:02:11:0c]  ===================
[   10.347312] RTW: mac_id : 0
[   10.347318] RTW: wireless_mode : 0x0b
[   10.347323] RTW: mimo_type : 0
[   10.347329] RTW: static smps : N
[   10.347335] RTW: bw_mode : 20MHz, ra_bw_mode : 20MHz
[   10.347340] RTW: rate_id : 3
[   10.347347] RTW: rssi : -1 (%), rssi_level : 0
[   10.347353] RTW: is_support_sgi : Y, is_vht_enable : N
[   10.347359] RTW: disable_ra : N, disable_pt : N
[   10.347364] RTW: is_noisy : N
[   10.347369] RTW: txrx_state : 0
[   10.347375] RTW: curr_tx_rate : CCK_1M (L)
[   10.347381] RTW: curr_tx_bw : 20MHz
[   10.347386] RTW: curr_retry_ratio : 0
[   10.347392] RTW: ra_mask : 0x00000000000fffff
[   10.347392] 
[   10.350265] RTW: recv eapol packet 1/4
[   10.351425] RTW: send eapol packet 2/4
[   10.357430] RTW: recv eapol packet 3/4
[   10.357796] RTW: send eapol packet 4/4
[   10.358976] RTW: set pairwise key camid:0, addr:e8:9c:25:02:11:0c, kid:0, type:AES
[   10.359543] RTW: set group key camid:1, addr:e8:9c:25:02:11:0c, kid:1, type:AES
[   13.177033] codec_codec_ctl: set repaly channel...
[   13.177071] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   13.177079] codec_codec_ctl: set sample rate...
[   13.177163] codec_codec_ctl: set device...
[   13.409183] codec_set_device: set device: speaker...
[   23.428306] ISP Register Monitor v1.3 initializing
[   23.428446] ISP Monitor: initialized region isp-w01 at phys 0x0x10023000 size 0x1000
[   23.456007] ISP Monitor: initialized region isp-m0 at phys 0x0x13300000 size 0x100000
[   23.457573] ISP Monitor: initialized region isp-w02 at phys 0x0x133e0000 size 0x10000
[   23.457710] ISP Monitor: initialized region isp-csi at phys 0x0x10022000 size 0x1000
[   29.715167] *** tx_isp_init: EXACT Binary Ninja MCP reference implementation ***
[   29.717672] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[   29.717689] *** PROBE: ISP device allocated successfully: 80488000 ***
[   29.717705] *** PROBE: ISP device mutex and spinlock initialized ***
[   29.717713] *** PROBE: Event callback structure initialized at 0x811d8100 (offset 0xc from isp_dev) ***
[   29.717723] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[   29.717730] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[   29.717736] *** PROBE: Platform data: c06aee20 ***
[   29.717741] *** PROBE: Platform data validation passed ***
[   29.717747] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[   29.717753] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[   29.717759] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[   29.717764] *** tx_isp_module_init: Registering subdev platform drivers FIRST ***
[   29.717769] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[   29.734343] All ISP subdev platform drivers registered successfully
[   29.740928] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[   29.740941] *** Registering platform device 0 from platform data ***
[   29.743457] *** tx_isp_subdev_init: CALLED for device 'isp-w00' ***
[   29.743473] *** tx_isp_subdev_init: pdev=c06aeb00, sd=8521b800, ops=c06af110 ***
[   29.743479] *** tx_isp_subdev_init: ourISPdev=80488000 ***
[   29.743486] *** tx_isp_subdev_init: ops=c06af110, ops->core=c06af144 ***
[   29.743492] *** tx_isp_subdev_init: ops->core->init=c0667fb8 ***
[   29.743499] *** tx_isp_subdev_init: Set sd->dev=c06aeb10, sd->pdev=c06aeb00 ***
[   29.743505] *** tx_isp_subdev_init: CSI subdev registered at slot 0 ***
[   29.743511] tx_isp_module_init: Module initialized for isp-w00
[   29.743517] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   29.743523] *** isp-w00: Skipping IRQ request - device has no IRQ resource ***
[   29.743530] tx_isp_subdev_init: platform_get_resource returned c06aebf8 for device isp-w00
[   29.743538] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[   29.743547] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   29.743554] isp_subdev_init_clks: Using platform data clock arrays: c06aebe8
[   29.743560] isp_subdev_init_clks: Using platform data clock configs
[   29.743567] Platform data clock[0]: name=cgu_isp, rate=100000000
[   29.743578] Clock cgu_isp: set rate 100000000 Hz, result=0
[   29.743585] Clock cgu_isp enabled successfully
[   29.743591] Platform data clock[1]: name=isp, rate=65535
[   29.743599] Clock isp enabled successfully
[   29.747601] ISP isp-w02: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   29.747617] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x2 (delta: 0.000 ms)
[   29.747626] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2 (delta: 0.000 ms)
[   29.747635] ISP isp-w02: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xf00 (delta: 0.000 ms)
[   29.747647] ISP isp-w02: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x800800 (delta: 0.000 ms)
[   29.747657] ISP isp-w02: [CSI PHY Control] write at offset 0x64: 0x0 -> 0x9d09d0 (delta: 0.000 ms)
[   29.747666] ISP isp-w02: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x6002 (delta: 0.000 ms)
[   29.747675] ISP isp-w02: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x7003 (delta: 0.000 ms)
[   29.747688] ISP isp-w02: [CSI PHY Control] write at offset 0xc0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[   29.747697] ISP isp-w02: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x108080 (delta: 0.000 ms)
[   29.747707] ISP isp-w02: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[   29.747715] ISP isp-w02: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x913622 (delta: 0.000 ms)
[   29.747725] ISP isp-w02: [CSI PHY Control] write at offset 0xd0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[   29.747734] ISP isp-w02: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[   29.747743] ISP isp-w02: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[   29.747753] ISP isp-w02: [CSI PHY Control] write at offset 0xdc: 0x0 -> 0x6acade (delta: 0.000 ms)
[   29.747762] ISP isp-w02: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[   29.747771] ISP isp-w02: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x108080 (delta: 0.000 ms)
[   29.747781] ISP isp-w02: [CSI PHY Control] write at offset 0xe8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[   29.747790] ISP isp-w02: [CSI PHY Control] write at offset 0xec: 0x0 -> 0x913622 (delta: 0.000 ms)
[   29.747799] ISP isp-w02: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[   29.747808] ISP isp-w02: [CSI PHY Control] write at offset 0xf4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[   29.747817] ISP isp-w02: [CSI PHY Control] write at offset 0xf8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[   29.747827] ISP isp-w02: [CSI PHY Control] write at offset 0xfc: 0x0 -> 0x6acade (delta: 0.000 ms)
[   29.747836] ISP isp-w02: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x2d0 (delta: 0.000 ms)
[   29.747845] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x2c000 (delta: 0.000 ms)
[   29.747855] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x7800000 (delta: 0.000 ms)
[   29.747871] ISP isp-w02: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x100010 (delta: 0.000 ms)
[   29.747879] ISP isp-w02: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0x4440 (delta: 0.000 ms)
[   29.747889] ISP isp-w02: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x10 (delta: 0.000 ms)
[   29.751782] ISP isp-m0: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x54560031 (delta: 0.000 ms)
[   29.751797] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   29.751806] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.751815] ISP isp-m0: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x80700008 (delta: 0.000 ms)
[   29.751825] ISP isp-m0: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.751834] ISP isp-m0: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x400040 (delta: 0.000 ms)
[   29.751847] ISP isp-m0: [CSI PHY Control] write at offset 0x90: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.751857] ISP isp-m0: [CSI PHY Control] write at offset 0x94: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.751866] ISP isp-m0: [CSI PHY Control] write at offset 0x98: 0x0 -> 0x30000 (delta: 0.000 ms)
[   29.751875] ISP isp-m0: [CSI PHY Control] write at offset 0xa8: 0x0 -> 0x58050000 (delta: 0.000 ms)
[   29.751885] ISP isp-m0: [CSI PHY Control] write at offset 0xac: 0x0 -> 0x58050000 (delta: 0.000 ms)
[   29.751895] ISP isp-m0: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x40000 (delta: 0.000 ms)
[   29.751904] ISP isp-m0: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x400040 (delta: 0.000 ms)
[   29.751913] ISP isp-m0: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x100 (delta: 0.000 ms)
[   29.751923] ISP isp-m0: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xc (delta: 0.000 ms)
[   29.751932] ISP isp-m0: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xffffff (delta: 0.000 ms)
[   29.751941] ISP isp-m0: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0x100 (delta: 0.000 ms)
[   29.751950] ISP isp-m0: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x400040 (delta: 0.000 ms)
[   29.751960] ISP isp-m0: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0xff808000 (delta: 0.000 ms)
[   29.751971] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x80007000 (delta: 0.000 ms)
[   29.751980] ISP isp-m0: [CSI PHY Config] write at offset 0x114: 0x0 -> 0x777111 (delta: 0.000 ms)
[   29.753799] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x0 -> 0x3f00 (delta: 0.000 ms)
[   29.753813] ISP isp-m0: [ISP Control] write at offset 0x9864: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   29.753823] ISP isp-m0: [ISP Control] write at offset 0x987c: 0x0 -> 0xc0000000 (delta: 0.000 ms)
[   29.753833] ISP isp-m0: [ISP Control] write at offset 0x9880: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.753841] ISP isp-m0: [ISP Control] write at offset 0x9884: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.753851] ISP isp-m0: [ISP Control] write at offset 0x9890: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   29.753861] ISP isp-m0: [ISP Control] write at offset 0x989c: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   29.753870] ISP isp-m0: [ISP Control] write at offset 0x98a8: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   29.753895] ISP isp-m0: [VIC Control] write at offset 0x9a00: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[   29.753905] ISP isp-m0: [VIC Control] write at offset 0x9a04: 0x0 -> 0x3000300 (delta: 0.000 ms)
[   29.753916] ISP isp-m0: [VIC Control] write at offset 0x9a2c: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[   29.753925] ISP isp-m0: [VIC Control] write at offset 0x9a34: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.753936] ISP isp-m0: [VIC Control] write at offset 0x9a70: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.753945] ISP isp-m0: [VIC Control] write at offset 0x9a7c: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.753955] ISP isp-m0: [VIC Control] write at offset 0x9a80: 0x0 -> 0x500 (delta: 0.000 ms)
[   29.753964] ISP isp-m0: [VIC Control] write at offset 0x9a88: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.753973] ISP isp-m0: [VIC Control] write at offset 0x9a94: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.753982] ISP isp-m0: [VIC Control] write at offset 0x9a98: 0x0 -> 0x500 (delta: 0.000 ms)
[   29.753993] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x0 -> 0x200 (delta: 0.000 ms)
[   29.754002] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x0 -> 0x200 (delta: 0.000 ms)
[   29.754255] ISP isp-m0: [Core Control] write at offset 0xb004: 0x0 -> 0xf001f001 (delta: 0.000 ms)
[   29.754265] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   29.754274] ISP isp-m0: [Core Control] write at offset 0xb00c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   29.754283] ISP isp-m0: [Core Control] write at offset 0xb010: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   29.754293] ISP isp-m0: [Core Control] write at offset 0xb014: 0x0 -> 0x404040 (delta: 0.000 ms)
[   29.754302] ISP isp-m0: [Core Control] write at offset 0xb018: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   29.754311] ISP isp-m0: [Core Control] write at offset 0xb01c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   29.754321] ISP isp-m0: [Core Control] write at offset 0xb020: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   29.754330] ISP isp-m0: [Core Control] write at offset 0xb024: 0x0 -> 0x404040 (delta: 0.000 ms)
[   29.754339] ISP isp-m0: [Core Control] write at offset 0xb028: 0x0 -> 0x1000080 (delta: 0.000 ms)
[   29.754349] ISP isp-m0: [Core Control] write at offset 0xb02c: 0x0 -> 0x1000080 (delta: 0.000 ms)
[   29.754358] ISP isp-m0: [Core Control] write at offset 0xb030: 0x0 -> 0x100 (delta: 0.000 ms)
[   29.754367] ISP isp-m0: [Core Control] write at offset 0xb034: 0x0 -> 0xffff0100 (delta: 0.000 ms)
[   29.754377] ISP isp-m0: [Core Control] write at offset 0xb038: 0x0 -> 0x1ff00 (delta: 0.000 ms)
[   29.754387] ISP isp-m0: [Core Control] write at offset 0xb04c: 0x0 -> 0x103 (delta: 0.000 ms)
[   29.754395] ISP isp-m0: [Core Control] write at offset 0xb050: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.754407] ISP isp-m0: [Core Control] write at offset 0xb07c: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   29.754416] ISP isp-m0: [Core Control] write at offset 0xb080: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   29.754425] ISP isp-m0: [Core Control] write at offset 0xb084: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   29.754434] ISP isp-m0: [Core Control] write at offset 0xb088: 0x0 -> 0x1fdfff (delta: 0.000 ms)
[   29.754443] ISP isp-m0: [Core Control] write at offset 0xb08c: 0x0 -> 0x1fff (delta: 0.000 ms)
[   29.769173] CPM clock gates configured
[   29.769187] isp_subdev_init_clks: Successfully initialized 2 clocks
[   29.769197] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06aeb00, sd=8521b800, ourISPdev=80488000 ***
[   29.769205] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w00' to ourISPdev=80488000 ***
[   29.769211] *** DEBUG: Device name comparison - checking 'isp-w00' ***
[   29.769216] *** DEBUG: About to check device name matches ***
[   29.769223] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[   29.769229] *** LINKED CSI device: 8521b800, regs: b0022000 ***
[   29.769236] *** CSI PROBE: Set dev_priv to csi_dev 8521b800 AFTER subdev_init ***
[   29.769242] *** CSI PROBE: Set host_priv to csi_dev 8521b800 AFTER subdev_init ***
[   29.769249] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[   29.769255] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   29.769277] *** Platform device 0 (isp-w00) registered successfully ***
[   29.769284] *** Registering platform device 1 from platform data ***
[   29.775823] *** VIC PROBE: IRQ numbers initialized to 38 ***
[   29.775838] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[   29.775845] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[   29.775851] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[   29.775857] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[   29.775863] *** VIC PROBE: VIC interrupt registers will be configured during tx_isp_vic_start ***
[   29.775869] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[   29.775874] *** VIC will operate in FULL mode with complete buffer operations ***
[   29.775880] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[   29.775887] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[   29.775893] *** VIC PROBE: Event callback structure stored in VIC device field ***
[   29.775899] *** VIC PROBE: Stored vic_dev pointer 811de000 in subdev dev_priv ***
[   29.775905] *** VIC PROBE: Set host_priv to vic_dev 811de000 for Binary Ninja compatibility ***
[   29.775911] *** VIC PROBE: Skipping tx_isp_vic_hw_init - working branch configures interrupts during VIC operations ***
[   29.775918] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[   29.775925] *** tx_isp_subdev_init: pdev=c06aec18, sd=811de000, ops=c06af0a0 ***
[   29.775932] *** tx_isp_subdev_init: ourISPdev=80488000 ***
[   29.775939] *** tx_isp_subdev_init: ops=c06af0a0, ops->core=c06af0bc ***
[   29.775945] *** tx_isp_subdev_init: ops->core->init=c067ce18 ***
[   29.775951] *** tx_isp_subdev_init: Set sd->dev=c06aec28, sd->pdev=c06aec18 ***
[   29.775958] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[   29.775964] tx_isp_module_init: Module initialized for isp-w02
[   29.775969] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   29.775977] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[   29.775984] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[   29.775994] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c0670178, thread=c0663584, flags=0x80, name=isp-w02, dev_id=80488000) ***
[   29.776003] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c0670178, thread=c0663584 ***
[   29.778281] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   29.778293] *** tx_isp_disable_irq: EXACT Binary Ninja - disabling IRQ 38 ***
[   29.778300] *** tx_isp_disable_irq: IRQ 38 DISABLED ***
[   29.778307] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[   29.778316] tx_isp_subdev_init: platform_get_resource returned c06aed10 for device isp-w02
[   29.778323] tx_isp_subdev_init: Memory resource found: start=0x10023000, end=0x10023fff, size=0x00001000
[   29.778333] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   29.778340] isp_subdev_init_clks: Using platform data clock arrays: c06aed00
[   29.778346] isp_subdev_init_clks: Using platform data clock configs
[   29.778353] Platform data clock[0]: name=cgu_isp, rate=100000000
[   29.778363] Clock cgu_isp: set rate 100000000 Hz, result=0
[   29.778369] Clock cgu_isp enabled successfully
[   29.778375] Platform data clock[1]: name=isp, rate=65535
[   29.778383] Clock isp enabled successfully
[   29.799169] CPM clock gates configured
[   29.799184] isp_subdev_init_clks: Successfully initialized 2 clocks
[   29.799193] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06aec18, sd=811de000, ourISPdev=80488000 ***
[   29.799202] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=80488000 ***
[   29.799208] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[   29.799213] *** DEBUG: About to check device name matches ***
[   29.799219] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[   29.799225] *** DEBUG: Retrieved vic_dev from subdev data: 811de000 ***
[   29.799231] *** DEBUG: About to set ourISPdev->vic_dev = 811de000 ***
[   29.799236] *** DEBUG: ourISPdev before linking: 80488000 ***
[   29.799242] *** DEBUG: ourISPdev->vic_dev set to: 811de000 ***
[   29.799248] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[   29.799253] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[   29.799259] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[   29.799267] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   29.799289] *** Platform device 1 (isp-w02) registered successfully ***
[   29.799296] *** Registering platform device 2 from platform data ***
[   29.806159] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[   29.806175] *** tx_isp_subdev_init: pdev=c06aea28, sd=8056b000, ops=c06aff74 ***
[   29.806181] *** tx_isp_subdev_init: ourISPdev=80488000 ***
[   29.806188] *** tx_isp_subdev_init: ops=c06aff74, ops->core=c06aff94 ***
[   29.806194] *** tx_isp_subdev_init: ops->core->init=c0688f40 ***
[   29.806201] *** tx_isp_subdev_init: Set sd->dev=c06aea38, sd->pdev=c06aea28 ***
[   29.806207] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06aff74 ***
[   29.806214] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06af110 ***
[   29.806220] tx_isp_module_init: Module initialized for isp-w01
[   29.806225] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   29.806234] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06aea28, sd=8056b000, ourISPdev=80488000 ***
[   29.806241] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=80488000 ***
[   29.806247] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[   29.806252] *** DEBUG: About to check device name matches ***
[   29.806257] *** DEBUG: VIN device name matched! Setting up VIN device ***
[   29.806263] *** LINKED VIN device: 8056b000 ***
[   29.806271] *** VIN SUBDEV OPS CONFIGURED: core=c06aff94, video=c06aff88, s_stream=c0689138 ***
[   29.806277] *** REGISTERED VIN SUBDEV AT SLOT 2 WITH VIDEO OPS ***
[   29.806283] *** VIN INITIALIZATION: Calling tx_isp_vin_init immediately during probe ***
[   29.806289] VIN: tx_isp_vin_init: EXACT Binary Ninja implementation with safety checks = 0x1
[   29.806295] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.806301] *** tx_isp_get_sensor: subdevs[5] = NULL ***
[   29.806307] *** tx_isp_get_sensor: subdevs[6] = NULL ***
[   29.806312] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   29.806318] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   29.806323] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   29.806329] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   29.806335] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   29.806340] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   29.806345] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   29.806351] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   29.806357] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   29.806363] *** tx_isp_get_sensor: Found real sensor: 8521b800 ***
[   29.806369] *** tx_isp_get_sensor: Sensor attributes are NULL - setting up default attributes ***
[   29.806375] *** tx_isp_get_sensor: Default sensor attributes set up successfully ***
[   29.806381] VIN: tx_isp_vin_init: a0 (sensor) = 8521b800
[   29.806387] VIN: tx_isp_vin_init: using VIN device from global ISP: 8056b000
[   29.806393] VIN: tx_isp_vin_init: calling sensor init function = 0x1
[   29.806401] csi_core_ops_init: sd=8521b800, csi_dev=8521b800, enable=1
[   29.806407] VIN: tx_isp_vin_init: sensor init returned = 0x0
[   29.806412] VIN: tx_isp_vin_init: *** VIN STATE SET SAFELY *** = 0x3
[   29.806417] VIN: tx_isp_vin_init: EXACT Binary Ninja result = 0x0
[   29.806423] *** VIN INITIALIZATION: SUCCESS during probe phase ***
[   29.806429] *** VIN PROBE: Set dev_priv to vin_dev 8056b000 AFTER subdev_init ***
[   29.806435] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   29.806454] *** Platform device 2 (isp-w01) registered successfully ***
[   29.806461] *** Registering platform device 3 from platform data ***
[   29.808967] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[   29.808983] *** tx_isp_subdev_init: pdev=c06ae8e8, sd=8056b400, ops=c06af1c4 ***
[   29.808989] *** tx_isp_subdev_init: ourISPdev=80488000 ***
[   29.808996] *** tx_isp_subdev_init: ops=c06af1c4, ops->core=c06b619c ***
[   29.809002] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   29.809009] *** tx_isp_subdev_init: Set sd->dev=c06ae8f8, sd->pdev=c06ae8e8 ***
[   29.809015] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06af1c4 ***
[   29.809022] *** tx_isp_subdev_init: ops->sensor=c06b6190, csi_subdev_ops=c06af110 ***
[   29.809028] tx_isp_module_init: Module initialized for isp-fs
[   29.809033] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   29.809040] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[   29.809047] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[   29.809053] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[   29.809060] *** FS PROBE: Set dev_priv to fs_dev 8056b400 AFTER subdev_init ***
[   29.809066] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[   29.809085] *** Platform device 3 (isp-fs) registered successfully ***
[   29.809092] *** Registering platform device 4 from platform data ***
[   29.811623] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[   29.811635] *** tx_isp_create_core_device: Creating ISP core device ***
[   29.811645] *** tx_isp_create_core_device: Core device created successfully: 811de400 ***
[   29.811651] *** CORE PROBE: Set dev_priv to core_dev 811de400 ***
[   29.811657] *** CORE PROBE: Set host_priv to core_dev 811de400 - PREVENTS BadVA CRASH ***
[   29.811665] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[   29.811672] *** tx_isp_subdev_init: pdev=c06ae7b0, sd=811de400, ops=c06aeed8 ***
[   29.811678] *** tx_isp_subdev_init: ourISPdev=80488000 ***
[   29.811685] *** tx_isp_subdev_init: ops=c06aeed8, ops->core=c06aef04 ***
[   29.811691] *** tx_isp_subdev_init: ops->core->init=c0679b7c ***
[   29.811698] *** tx_isp_subdev_init: Set sd->dev=c06ae7c0, sd->pdev=c06ae7b0 ***
[   29.811705] *** tx_isp_subdev_init: Core ISP subdev registered at slot 3 ***
[   29.811711] tx_isp_module_init: Module initialized for isp-m0
[   29.811716] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   29.811725] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[   29.811731] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[   29.811741] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0670178, thread=c0663584, flags=0x80, name=isp-m0, dev_id=80488000) ***
[   29.811749] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0670178, thread=c0663584 ***
[   29.814013] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   29.814025] *** tx_isp_disable_irq: EXACT Binary Ninja - disabling IRQ 37 ***
[   29.814033] *** tx_isp_disable_irq: IRQ 37 DISABLED ***
[   29.814039] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[   29.814048] tx_isp_subdev_init: platform_get_resource returned c06ae8b0 for device isp-m0
[   29.814056] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[   29.814067] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 3 clocks
[   29.814073] isp_subdev_init_clks: Using platform data clock arrays: c06ae898
[   29.814079] isp_subdev_init_clks: Using platform data clock configs
[   29.814087] Platform data clock[0]: name=cgu_isp, rate=100000000
[   29.814096] Clock cgu_isp: set rate 100000000 Hz, result=0
[   29.814102] Clock cgu_isp enabled successfully
[   29.814109] Platform data clock[1]: name=isp, rate=65535
[   29.814115] Clock isp enabled successfully
[   29.814122] Platform data clock[2]: name=csi, rate=65535
[   29.814129] Clock csi enabled successfully
[   29.822356] ISP isp-w01: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x3130322a (delta: 0.000 ms)
[   29.822371] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.822380] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x200 (delta: 0.000 ms)
[   29.839168] CPM clock gates configured
[   29.839181] isp_subdev_init_clks: Successfully initialized 3 clocks
[   29.839191] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06ae7b0, sd=811de400, ourISPdev=80488000 ***
[   29.839200] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=80488000 ***
[   29.839206] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[   29.839211] *** DEBUG: About to check device name matches ***
[   29.839217] *** DEBUG: CORE device name matched! Setting up Core device ***
[   29.839223] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[   29.839231] *** tx_isp_link_core_device: Linking core device 811de400 to ISP device 80488000 ***
[   29.839237] *** tx_isp_link_core_device: Core device linked successfully ***
[   29.839243] *** Core subdev registered at slot 4: 811de400 ***
[   29.839249] *** LINKED CORE device: 811de400 ***
[   29.839254] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[   29.839259] *** tx_isp_core_probe: Core subdev initialized successfully ***
[   29.839266] *** tx_isp_core_device_init: Initializing core device: 811de400 ***
[   29.839278] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[   29.839283] *** tx_isp_core_device_init: Core device initialized successfully ***
[   29.839289] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[   29.839296] *** tx_isp_link_core_device: Linking core device 811de400 to ISP device 80488000 ***
[   29.839301] *** tx_isp_link_core_device: Core device linked successfully ***
[   29.839308] *** Core subdev registered at slot 5: 811de400 ***
[   29.839321] *** tx_isp_core_probe: Assigned frame_channels=811de800 to core_dev ***
[   29.839327] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[   29.839333] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[   29.839339] *** tx_isp_core_probe: Calling sensor_early_init ***
[   29.839344] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[   29.839349] *** tx_isp_core_probe: Calling ispcore_slake_module for state initialization ***
[   29.839355] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[   29.839361] ispcore_slake_module: VIC device=811de000, state=1ispcore_slake_module: Processing subdevices
[   29.839371] *** DEBUG: isp_dev=80488000, isp_dev->subdevs=8048b274 ***<6>[   29.839379] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[   29.839385] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=1 ***
[   29.839391] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[   29.839397] ispcore_slake_module: CSI slake success
[   29.839401] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[   29.839407] *** tx_isp_vic_slake_subdev: ENTRY - sd=811de000 ***
[   29.839414] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=811de000, current state=1 ***
[   29.839421] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[   29.839425] ispcore_slake_module: VIC slake success
[   29.839430] *** ispcore_slake_module: Calling slake_module for Sensor subdev ***
[   29.839436] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=1 ***
[   29.839442] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[   29.839447] ispcore_slake_module: Sensor slake success
[   29.839451] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[   29.839456] ispcore_slake_module: Managing ISP clocks
[   29.839461] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[   29.839468] ispcore_slake_module: Complete, result=0<6>[   29.839473] *** tx_isp_core_probe: ispcore_slake_module completed successfully ***
[   29.839479] *** tx_isp_core_probe: Core device setup complete ***
[   29.839484] ***   - Core device: 811de400 ***
[   29.839489] ***   - Channel count: 6 ***
[   29.839495] ***   - Linked to ISP device: 80488000 ***
[   29.839500] *** tx_isp_core_probe: Initializing core tuning system ***
[   29.839506] isp_core_tuning_init: Initializing tuning data structure
[   29.839517] isp_core_tuning_init: Tuning data structure initialized at 84bf6000
[   29.839523] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   29.839529] *** SAFE: mode_flag properly initialized using struct member access ***
[   29.839534] *** tx_isp_core_probe: Tuning init SUCCESS ***
[   29.839539] *** tx_isp_core_probe: Set platform driver data ***
[   29.839544] *** tx_isp_core_probe: Set global core device reference ***
[   29.839549] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[   29.839555] ***   - Core device: 811de400 ***
[   29.839561] ***   - Tuning device: 84bf6000 ***
[   29.839565] *** tx_isp_core_probe: Creating frame channel devices ***
[   29.839571] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[   29.846574] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[   29.849084] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[   29.851702] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[   29.856695] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[   29.856706] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[   29.856711] *** tx_isp_core_probe: Frame channel devices created successfully ***
[   29.856717] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[   29.856723] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   29.856732] tisp_code_create_tuning_node: Allocated dynamic major 251
[   29.866818] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[   29.866829] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[   29.866834] *** tx_isp_core_probe: Core probe completed successfully ***
[   29.866855] *** Platform device 4 (isp-m0) registered successfully ***
[   29.866861] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[   29.866883] *** Created /proc/jz/isp directory ***
[   29.866891] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[   29.866899] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[   29.866906] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[   29.866913] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c067e914 ***
[   29.866920] *** PROC ENTRY FIX: Using ISP device 80488000 instead of VIC device 811de000 for isp-w02 ***
[   29.866929] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[   29.866935] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[   29.866944] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[   29.866953] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[   29.866963] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[   29.866968] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[   29.866973] *** Misc device registration handled via main tx-isp device ***
[   29.866979] *** Misc device registration handled via main tx-isp device ***
[   29.866984] *** Misc device registration handled via main tx-isp device ***
[   29.866989] *** Misc device registration handled via main tx-isp device ***
[   29.866995] *** Misc device registration handled via main tx-isp device ***
[   29.867000] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   29.867008] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   29.867016] *** Frame channel 1 initialized: 640x360, state=2 ***
[   29.867021] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   29.867028] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 811de000 ***
[   29.867034] *** tx_isp_module_init: VIC device successfully linked ***
[   29.867039] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   29.867045] *** PROBE: Binary Ninja reference implementation complete ***
[   29.869430] *** tx_isp_init: Platform device and driver registered successfully ***
[   32.141135] === gc2053 SENSOR MODULE INIT ===
[   32.143620] gc2053 I2C driver registered, waiting for device creation by ISP
root@ing-wyze-cam3-a000 ~# prudynt &
root@ing-wyze-cam3-a000 ~# [INFO:Config.cpp]: Loaded configuration from /etc/prudynt.cfg
[INFO:main.cpp]: PRUDYNT-T Next-Gen Video Daemon: Aug 28 2025 05:46:40_f5514583
[INFO:main.cpp]: Starting Prudynt Video Server.
[INFO:IMPSystem.cpp]: LIBIMP Version IMP-1.1.6
[INFO:IMPSystem.cpp]: SYSUTILS Version: SYSUTILS-1.1.6
[INFO:IMPSystem.cpp]: CPU Information: T31-X
[INFO:IMPSystem.cpp]: Sensor: gc2053
root@ing-wyze-cam3-a000 ~# dmesg 
[   37.556297] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   37.556303] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   37.556310] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   37.556315] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   37.556321] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   37.556327] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   37.556334] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   37.556339] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   37.556346] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   37.556352] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   37.556357] *** tisp_init: ISP processing pipeline fully enabled ***
[   37.556364] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   37.556371] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   37.556376] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   37.556383] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   37.556389] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   37.556395] tisp_init: ISP memory buffers configured
[   37.556400] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   37.556407] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   37.556417] tiziano_ae_params_refresh: Refreshing AE parameters
[   37.556428] tiziano_ae_params_refresh: AE parameters refreshed
[   37.556434] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   37.556439] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   37.556445] tiziano_ae_para_addr: Setting up AE parameter addresses
[   37.556450] tiziano_ae_para_addr: AE parameter addresses configured
[   37.556457] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   37.556463] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   37.556471] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   37.556477] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   37.556484] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   37.556491] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   37.556498] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   37.556505] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6afed814 (Binary Ninja EXACT) ***
[   37.556511] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   37.556518] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   37.556525] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   37.556532] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   37.556537] tiziano_ae_set_hardware_param: Parameters written to AE0
[   37.556544] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   37.556550] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   37.556557] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   37.556563] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   37.556570] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   37.556576] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   37.556583] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   37.556589] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   37.556596] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   37.556603] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   37.556609] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   37.556615] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   37.556621] tiziano_ae_set_hardware_param: Parameters written to AE1
[   37.556628] *** system_irq_func_set: Registered handler at index 27 ***
[   37.556634] *** system_irq_func_set: Registered handler at index 26 ***
[   37.556640] *** system_irq_func_set: Registered handler at index 29 ***
[   37.556646] *** system_irq_func_set: Registered handler at index 28 ***
[   37.556653] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   37.556671] tiziano_deflicker_expt: Generated 119 LUT entries
[   37.556677] tisp_event_set_cb: Setting callback for event 1
[   37.556684] tisp_event_set_cb: Event 1 callback set to c06803d8
[   37.556689] tisp_event_set_cb: Setting callback for event 6
[   37.556696] tisp_event_set_cb: Event 6 callback set to c067f8b8
[   37.556701] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   37.556707] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   37.556714] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   37.556720] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   37.556727] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   37.556732] tiziano_awb_init: AWB hardware blocks enabled
[   37.556737] tiziano_gamma_init: Initializing Gamma processing
[   37.556743] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   37.556802] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   37.556808] tiziano_gib_init: Initializing GIB processing
[   37.556813] tiziano_lsc_init: Initializing LSC processing
[   37.556818] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   37.556825] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   37.556831] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   37.556838] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   37.556843] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   37.556901] tiziano_ccm_init: Initializing Color Correction Matrix
[   37.556907] tiziano_ccm_init: Using linear CCM parameters
[   37.556913] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   37.556919] jz_isp_ccm: EV=64, CT=9984
[   37.556925] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   37.556931] cm_control: saturation=128
[   37.556936] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   37.556943] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   37.556948] tiziano_ccm_init: CCM initialized successfully
[   37.556953] tiziano_dmsc_init: Initializing DMSC processing
[   37.556959] tiziano_sharpen_init: Initializing Sharpening
[   37.556964] tiziano_sharpen_init: Using linear sharpening parameters
[   37.556969] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   37.556976] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   37.556982] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   37.557009] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   37.557015] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   37.557021] tiziano_sharpen_init: Sharpening initialized successfully
[   37.557026] tiziano_sdns_init: Initializing SDNS processing
[   37.557034] tiziano_sdns_init: Using linear SDNS parameters
[   37.557039] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   37.557047] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   37.557052] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   37.557085] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   37.557091] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   37.557097] tiziano_sdns_init: SDNS processing initialized successfully
[   37.557103] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   37.557109] tiziano_mdns_init: Using linear MDNS parameters
[   37.557119] tiziano_mdns_init: MDNS processing initialized successfully
[   37.557124] tiziano_clm_init: Initializing CLM processing
[   37.557129] tiziano_dpc_init: Initializing DPC processing
[   37.557135] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   37.557141] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   37.557147] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   37.557153] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   37.557167] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   37.557174] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   37.557179] tiziano_hldc_init: Initializing HLDC processing
[   37.557186] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   37.557193] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   37.557199] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   37.557206] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   37.557213] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   37.557219] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   37.557226] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   37.557233] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   37.557240] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   37.557247] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   37.557253] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   37.557260] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   37.557267] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   37.557272] tiziano_adr_params_refresh: Refreshing ADR parameters
[   37.557278] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   37.557283] tiziano_adr_params_init: Initializing ADR parameter arrays
[   37.557290] tisp_adr_set_params: Writing ADR parameters to registers
[   37.557323] tisp_adr_set_params: ADR parameters written to hardware
[   37.557328] tisp_event_set_cb: Setting callback for event 18
[   37.557335] tisp_event_set_cb: Event 18 callback set to c067f554
[   37.557340] tisp_event_set_cb: Setting callback for event 2
[   37.557347] tisp_event_set_cb: Event 2 callback set to c067f528
[   37.557351] tiziano_adr_init: ADR processing initialized successfully
[   37.557358] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   37.557363] tiziano_bcsh_init: Initializing BCSH processing
[   37.557369] tiziano_ydns_init: Initializing YDNS processing
[   37.557373] tiziano_rdns_init: Initializing RDNS processing
[   37.557379] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   37.557391] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x5c8000 (Binary Ninja EXACT) ***
[   37.557399] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x5c9000 (Binary Ninja EXACT) ***
[   37.557405] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x5ca000 (Binary Ninja EXACT) ***
[   37.557413] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x5cb000 (Binary Ninja EXACT) ***
[   37.557419] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x5cc000 (Binary Ninja EXACT) ***
[   37.557426] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x5cc800 (Binary Ninja EXACT) ***
[   37.557433] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x5cd000 (Binary Ninja EXACT) ***
[   37.557440] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x5cd800 (Binary Ninja EXACT) ***
[   37.557447] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   37.557453] *** tisp_init: AE0 buffer allocated at 0x005c8000 ***
[   37.557459] *** CRITICAL FIX: data_b2f3c initialized to 0x805c8000 (prevents stack corruption) ***
[   37.557467] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x5d0000 (Binary Ninja EXACT) ***
[   37.557474] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x5d1000 (Binary Ninja EXACT) ***
[   37.557481] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x5d2000 (Binary Ninja EXACT) ***
[   37.557488] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x5d3000 (Binary Ninja EXACT) ***
[   37.557495] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x5d4000 (Binary Ninja EXACT) ***
[   37.557501] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x5d4800 (Binary Ninja EXACT) ***
[   37.557509] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x5d5000 (Binary Ninja EXACT) ***
[   37.557515] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x5d5800 (Binary Ninja EXACT) ***
[   37.557522] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   37.557528] *** tisp_init: AE1 buffer allocated at 0x005d0000 ***
[   37.557533] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   37.557539] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   37.557546] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   37.557552] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[   37.557559] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   37.557564] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   37.557571] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   37.557577] tiziano_ae_params_refresh: Refreshing AE parameters
[   37.557585] tiziano_ae_params_refresh: AE parameters refreshed
[   37.557591] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   37.557596] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   37.557601] tiziano_ae_para_addr: Setting up AE parameter addresses
[   37.557607] tiziano_ae_para_addr: AE parameter addresses configured
[   37.557613] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   37.557619] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   37.557627] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   37.557633] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   37.557640] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   37.557647] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   37.557654] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   37.557661] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6afed814 (Binary Ninja EXACT) ***
[   37.557667] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   37.557674] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   37.557681] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   37.557687] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   37.557693] tiziano_ae_set_hardware_param: Parameters written to AE0
[   37.557699] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   37.557706] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[ERROR:IMPSystem.cpp]: IMP_ISP_EnableSensor() = -1
terminate called after throwing an instance of 'std::invalid_argument'
  what():  error initializing the imp system.
[   37.557713] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   37.557719] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   37.557725] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   37.557732] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   37.557739] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   37.557745] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   37.557751] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   37.557758] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   37.557765] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   37.557771] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   37.557777] tiziano_ae_set_hardware_param: Parameters written to AE1
[   37.557783] *** system_irq_func_set: Registered handler at index 27 ***
[   37.557789] *** system_irq_func_set: Registered handler at index 26 ***
[   37.557795] *** system_irq_func_set: Registered handler at index 29 ***
[   37.557800] *** system_irq_func_set: Registered handler at index 28 ***
[   37.557807] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   37.557823] tiziano_deflicker_expt: Generated 119 LUT entries
[   37.557829] tisp_event_set_cb: Setting callback for event 1
[   37.557835] tisp_event_set_cb: Event 1 callback set to c06803d8
[   37.557841] tisp_event_set_cb: Setting callback for event 6
[   37.557847] tisp_event_set_cb: Event 6 callback set to c067f8b8
[   37.557853] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   37.557859] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   37.557865] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   37.557872] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   37.557878] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   37.557883] tiziano_awb_init: AWB hardware blocks enabled
[   37.557889] tiziano_gamma_init: Initializing Gamma processing
[   37.557894] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   37.557953] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   37.557958] tiziano_gib_init: Initializing GIB processing
[   37.557963] tiziano_lsc_init: Initializing LSC processing
[   37.557968] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   37.557975] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   37.557981] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   37.557988] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   37.557993] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   37.558119] tiziano_ccm_init: Initializing Color Correction Matrix
[   37.558129] tiziano_ccm_init: Using linear CCM parameters
[   37.558134] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   37.558141] jz_isp_ccm: EV=64, CT=9984
[   37.558147] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   37.558153] cm_control: saturation=128
[   37.558158] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   37.558165] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   37.558170] tiziano_ccm_init: CCM initialized successfully
[   37.558175] tiziano_dmsc_init: Initializing DMSC processing
[   37.558180] tiziano_sharpen_init: Initializing Sharpening
[   37.558185] tiziano_sharpen_init: Using linear sharpening parameters
[   37.558191] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   37.558197] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   37.558203] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   37.558229] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   37.558237] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   37.558242] tiziano_sharpen_init: Sharpening initialized successfully
[   37.558247] tiziano_sdns_init: Initializing SDNS processing
[   37.558255] tiziano_sdns_init: Using linear SDNS parameters
[   37.558260] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   37.558267] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   37.558273] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   37.558305] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   37.558311] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   37.558317] tiziano_sdns_init: SDNS processing initialized successfully
[   37.558323] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   37.558328] tiziano_mdns_init: Using linear MDNS parameters
[   37.558339] tiziano_mdns_init: MDNS processing initialized successfully
[   37.558344] tiziano_clm_init: Initializing CLM processing
[   37.558349] tiziano_dpc_init: Initializing DPC processing
[   37.558354] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   37.558359] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   37.558367] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   37.558372] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   37.558387] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   37.558393] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   37.558399] tiziano_hldc_init: Initializing HLDC processing
[   37.558405] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   37.558411] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   37.558417] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   37.558425] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   37.558431] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   37.558438] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   37.558445] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   37.558452] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   37.558459] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   37.558465] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   37.558472] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   37.558479] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   37.558486] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   37.558491] tiziano_adr_params_refresh: Refreshing ADR parameters
[   37.558497] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   37.558502] tiziano_adr_params_init: Initializing ADR parameter arrays
[   37.558509] tisp_adr_set_params: Writing ADR parameters to registers
[   37.558541] tisp_adr_set_params: ADR parameters written to hardware
[   37.558547] tisp_event_set_cb: Setting callback for event 18
[   37.558553] tisp_event_set_cb: Event 18 callback set to c067f554
[   37.558559] tisp_event_set_cb: Setting callback for event 2
[   37.558565] tisp_event_set_cb: Event 2 callback set to c067f528
[   37.558571] tiziano_adr_init: ADR processing initialized successfully
[   37.558577] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   37.558582] tiziano_bcsh_init: Initializing BCSH processing
[   37.558587] tiziano_ydns_init: Initializing YDNS processing
[   37.558593] tiziano_rdns_init: Initializing RDNS processing
[   37.558597] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   37.558603] tisp_event_init: Initializing ISP event system
[   37.558610] tisp_event_init: SAFE event system initialized with 20 nodes
[   37.558616] tisp_event_set_cb: Setting callback for event 4
[   37.558623] tisp_event_set_cb: Event 4 callback set to c067f580
[   37.558628] tisp_event_set_cb: Setting callback for event 5
[   37.558635] tisp_event_set_cb: Event 5 callback set to c067fa48
[   37.558640] tisp_event_set_cb: Setting callback for event 7
[   37.558647] tisp_event_set_cb: Event 7 callback set to c067f614
[   37.558652] tisp_event_set_cb: Setting callback for event 9
[   37.558658] tisp_event_set_cb: Event 9 callback set to c067f69c
[   37.558664] tisp_event_set_cb: Setting callback for event 8
[   37.558670] tisp_event_set_cb: Event 8 callback set to c067f760
[   37.558675] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   37.558681] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   37.558688] *** system_irq_func_set: Registered handler at index 13 ***
[   37.558693] *** tisp_init: ISP processing completion callback registered (index=0xd) ***
[   37.558699] tisp_param_operate_init: Initializing parameter operations
[   37.558707] tisp_netlink_init: Initializing netlink communication
[   37.558739] tisp_netlink_init: Failed to create netlink socket
[   37.558748] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   37.558753] tisp_code_create_tuning_node: Device already created, skipping
[   37.558760] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   37.558765] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   37.558771] *** tisp_init: INITIALIZATION COMPLETE - this function will never run again ***
[   37.558777] *** ispcore_core_ops_init: First tisp_init completed ***
[   37.558783] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***<6>[   37.558789] *** tisp_init: REFERENCE DRIVER TIMING - Tuning system will be available immediately ***
[   37.558797] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[   37.558803] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[   37.558809] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   37.558815] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[   37.558823] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   37.558829] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   37.558837] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   37.558843] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   37.558850] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[   37.558857] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[   37.558864] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[   37.558871] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[   37.558877] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   37.558885] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[   37.558891] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   37.558898] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   37.558905] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   37.558911] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   37.558918] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   37.558923] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   37.558930] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   37.558937] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   37.558944] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   37.558951] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   37.558956] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   37.558961] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   37.558968] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[   37.558975] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   37.558982] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   37.558989] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   37.558995] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   37.559002] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   37.559009] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   37.559015] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   37.559021] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   37.559028] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   37.559035] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   37.559041] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   37.559048] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   37.559055] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   37.559061] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   37.559068] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   37.559075] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   37.559081] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   37.559088] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   37.559093] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   37.559101] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[   37.559109] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[   37.559179] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   37.559189] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   37.559195] *** tisp_init: ISP control register set to enable processing pipeline ***
[   37.559201] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   37.559207] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   37.559215] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   37.559220] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   37.559226] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   37.559233] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   37.559238] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   37.559245] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   37.559251] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   37.559257] *** tisp_init: ISP control mode set to 8 (streaming not active) ***
[   37.559263] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   37.559271] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[   37.559278] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   37.559285] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   37.559291] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   37.559298] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   37.559303] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   37.559310] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   37.559317] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   37.559323] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   37.559329] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   37.559336] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   37.559343] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   37.559350] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   37.559358] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   37.559365] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   37.559373] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   37.559379] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   37.559385] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   37.559392] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   37.559397] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   37.559403] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   37.559409] *** This should eliminate green frames by enabling proper color processing ***
[   37.559415] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   37.559422] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   37.559429] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   37.559435] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   37.559442] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   37.559449] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   37.559455] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   37.559461] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   37.559468] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   37.559473] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   37.559479] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   37.559485] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   37.559490] *** tisp_init: Standard tuning parameters loaded successfully ***
[   37.559495] *** tisp_init: Custom tuning parameters loaded successfully ***
[   37.559501] tisp_set_csc_version: Setting CSC version 0
[   37.559507] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   37.559515] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   37.559520] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   37.559527] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   37.559533] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   37.559539] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   37.559544] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   37.559551] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   37.559557] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   37.559563] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   37.559569] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   37.559575] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   37.559581] *** tisp_init: ISP processing pipeline fully enabled ***
[   37.559587] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   37.559594] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   37.559599] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   37.559606] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   37.559613] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   37.559618] tisp_init: ISP memory buffers configured
[   37.559623] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   37.559631] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   37.559639] tiziano_ae_params_refresh: Refreshing AE parameters
[   37.559649] tiziano_ae_params_refresh: AE parameters refreshed
[   37.559655] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   37.559661] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   37.559666] tiziano_ae_para_addr: Setting up AE parameter addresses
[   37.559671] tiziano_ae_para_addr: AE parameter addresses configured
[   37.559678] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   37.559685] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   37.559692] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   37.559699] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   37.559705] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   37.559712] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   37.559719] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   37.559726] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6afed814 (Binary Ninja EXACT) ***
[   37.559733] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   37.559739] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   37.559746] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   37.559753] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   37.559759] tiziano_ae_set_hardware_param: Parameters written to AE0
[   37.559765] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   37.559772] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   37.559778] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   37.559785] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   37.559791] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   37.559797] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   37.559804] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   37.559811] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   37.559817] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   37.559824] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   37.559830] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   37.559837] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   37.559843] tiziano_ae_set_hardware_param: Parameters written to AE1
[   37.559849] *** system_irq_func_set: Registered handler at index 27 ***
[   37.559855] *** system_irq_func_set: Registered handler at index 26 ***
[   37.559861] *** system_irq_func_set: Registered handler at index 29 ***
[   37.559867] *** system_irq_func_set: Registered handler at index 28 ***
[   37.559875] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   37.559892] tiziano_deflicker_expt: Generated 119 LUT entries
[   37.559898] tisp_event_set_cb: Setting callback for event 1
[   37.559905] tisp_event_set_cb: Event 1 callback set to c06803d8
[   37.559911] tisp_event_set_cb: Setting callback for event 6
[   37.559917] tisp_event_set_cb: Event 6 callback set to c067f8b8
[   37.559923] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   37.559929] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   37.559935] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   37.559941] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   37.559948] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   37.559953] tiziano_awb_init: AWB hardware blocks enabled
[   37.559959] tiziano_gamma_init: Initializing Gamma processing
[   37.559964] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   37.560024] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   37.560029] tiziano_gib_init: Initializing GIB processing
[   37.560035] tiziano_lsc_init: Initializing LSC processing
[   37.560040] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   37.560047] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   37.560053] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   37.560060] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   37.560065] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   37.560124] tiziano_ccm_init: Initializing Color Correction Matrix
[   37.560130] tiziano_ccm_init: Using linear CCM parameters
[   37.560135] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   37.560142] jz_isp_ccm: EV=64, CT=9984
[   37.560148] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   37.560154] cm_control: saturation=128
[   37.560159] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   37.560166] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   37.560171] tiziano_ccm_init: CCM initialized successfully
[   37.560177] tiziano_dmsc_init: Initializing DMSC processing
[   37.560181] tiziano_sharpen_init: Initializing Sharpening
[   37.560187] tiziano_sharpen_init: Using linear sharpening parameters
[   37.560193] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   37.560199] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   37.560205] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   37.560232] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   37.560239] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   37.560245] tiziano_sharpen_init: Sharpening initialized successfully
[   37.560250] tiziano_sdns_init: Initializing SDNS processing
[   37.560257] tiziano_sdns_init: Using linear SDNS parameters
[   37.560263] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   37.560270] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   37.560276] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   37.560309] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   37.560315] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   37.560321] tiziano_sdns_init: SDNS processing initialized successfully
[   37.560327] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   37.560332] tiziano_mdns_init: Using linear MDNS parameters
[   37.560343] tiziano_mdns_init: MDNS processing initialized successfully
[   37.560348] tiziano_clm_init: Initializing CLM processing
[   37.560353] tiziano_dpc_init: Initializing DPC processing
[   37.560358] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   37.560364] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   37.560371] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   37.560377] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   37.560391] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   37.560398] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   37.560403] tiziano_hldc_init: Initializing HLDC processing
[   37.560410] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   37.560417] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   37.560423] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   37.560429] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   37.560437] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   37.560443] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   37.560450] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   37.560457] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   37.560464] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   37.560471] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   37.560477] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   37.560484] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   37.560491] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   37.560497] tiziano_adr_params_refresh: Refreshing ADR parameters
[   37.560502] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   37.560507] tiziano_adr_params_init: Initializing ADR parameter arrays
[   37.560514] tisp_adr_set_params: Writing ADR parameters to registers
[   37.560546] tisp_adr_set_params: ADR parameters written to hardware
[   37.560552] tisp_event_set_cb: Setting callback for event 18
[   37.560559] tisp_event_set_cb: Event 18 callback set to c067f554
[   37.560565] tisp_event_set_cb: Setting callback for event 2
[   37.560571] tisp_event_set_cb: Event 2 callback set to c067f528
[   37.560576] tiziano_adr_init: ADR processing initialized successfully
[   37.560582] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   37.560587] tiziano_bcsh_init: Initializing BCSH processing
[   37.560593] tiziano_ydns_init: Initializing YDNS processing
[   37.560598] tiziano_rdns_init: Initializing RDNS processing
[   37.560603] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   37.560617] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x5d8000 (Binary Ninja EXACT) ***
[   37.560625] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x5d9000 (Binary Ninja EXACT) ***
[   37.560631] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x5da000 (Binary Ninja EXACT) ***
[   37.560638] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x5db000 (Binary Ninja EXACT) ***
[   37.560645] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x5dc000 (Binary Ninja EXACT) ***
[   37.560652] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x5dc800 (Binary Ninja EXACT) ***
[   37.560659] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x5dd000 (Binary Ninja EXACT) ***
[   37.560665] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x5dd800 (Binary Ninja EXACT) ***
[   37.560672] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   37.560678] *** tisp_init: AE0 buffer allocated at 0x005d8000 ***
[   37.560685] *** CRITICAL FIX: data_b2f3c initialized to 0x805d8000 (prevents stack corruption) ***
[   37.560693] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x5e0000 (Binary Ninja EXACT) ***
[   37.560700] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x5e1000 (Binary Ninja EXACT) ***
[   37.560707] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x5e2000 (Binary Ninja EXACT) ***
[   37.560714] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x5e3000 (Binary Ninja EXACT) ***
[   37.560721] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x5e4000 (Binary Ninja EXACT) ***
[   37.560727] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x5e4800 (Binary Ninja EXACT) ***
[   37.560734] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x5e5000 (Binary Ninja EXACT) ***
[   37.560741] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x5e5800 (Binary Ninja EXACT) ***
[   37.560748] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   37.560754] *** tisp_init: AE1 buffer allocated at 0x005e0000 ***
[   37.560759] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   37.560765] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   37.560772] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   37.560777] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[   37.560784] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   37.560789] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   37.560796] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   37.560804] tiziano_ae_params_refresh: Refreshing AE parameters
[   37.560813] tiziano_ae_params_refresh: AE parameters refreshed
[   37.560819] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   37.560824] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   37.560829] tiziano_ae_para_addr: Setting up AE parameter addresses
[   37.560835] tiziano_ae_para_addr: AE parameter addresses configured
[   37.560841] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   37.560847] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   37.560855] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   37.560861] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   37.560868] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   37.560875] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   37.560882] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   37.560889] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6afed814 (Binary Ninja EXACT) ***
[   37.560895] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   37.560902] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   37.560909] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   37.560915] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   37.560921] tiziano_ae_set_hardware_param: Parameters written to AE0
[   37.560927] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   37.560934] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   37.560941] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   37.560947] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   37.560953] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   37.560960] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   37.560967] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   37.560973] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   37.560979] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   37.560986] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   37.560993] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   37.560999] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   37.561005] tiziano_ae_set_hardware_param: Parameters written to AE1
[   37.561011] *** system_irq_func_set: Registered handler at index 27 ***
[   37.561017] *** system_irq_func_set: Registered handler at index 26 ***
[   37.561023] *** system_irq_func_set: Registered handler at index 29 ***
[   37.561029] *** system_irq_func_set: Registered handler at index 28 ***
[   37.561036] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   37.561052] tiziano_deflicker_expt: Generated 119 LUT entries
[   37.561058] tisp_event_set_cb: Setting callback for event 1
[   37.561064] tisp_event_set_cb: Event 1 callback set to c06803d8
[   37.561070] tisp_event_set_cb: Setting callback for event 6
[   37.561076] tisp_event_set_cb: Event 6 callback set to c067f8b8
[   37.561081] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   37.561087] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   37.561094] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   37.561101] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   37.561107] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   37.561112] tiziano_awb_init: AWB hardware blocks enabled
[   37.561117] tiziano_gamma_init: Initializing Gamma processing
[   37.561123] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   37.561201] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   37.561208] tiziano_gib_init: Initializing GIB processing
[   37.561213] tiziano_lsc_init: Initializing LSC processing
[   37.561218] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   37.561225] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   37.561231] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   37.561239] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   37.561244] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   37.561301] tiziano_ccm_init: Initializing Color Correction Matrix
[   37.561306] tiziano_ccm_init: Using linear CCM parameters
[   37.561311] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   37.561318] jz_isp_ccm: EV=64, CT=9984
[   37.561324] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   37.561329] cm_control: saturation=128
[   37.561335] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   37.561341] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   37.561347] tiziano_ccm_init: CCM initialized successfully
[   37.561351] tiziano_dmsc_init: Initializing DMSC processing
[   37.561357] tiziano_sharpen_init: Initializing Sharpening
[   37.561362] tiziano_sharpen_init: Using linear sharpening parameters
[   37.561367] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   37.561374] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   37.561379] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   37.561406] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   37.561413] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   37.561418] tiziano_sharpen_init: Sharpening initialized successfully
[   37.561423] tiziano_sdns_init: Initializing SDNS processing
[   37.561431] tiziano_sdns_init: Using linear SDNS parameters
[   37.561436] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   37.561443] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   37.561448] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   37.561481] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   37.561487] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   37.561493] tiziano_sdns_init: SDNS processing initialized successfully
[   37.561499] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   37.561504] tiziano_mdns_init: Using linear MDNS parameters
[   37.561514] tiziano_mdns_init: MDNS processing initialized successfully
[   37.561519] tiziano_clm_init: Initializing CLM processing
[   37.561524] tiziano_dpc_init: Initializing DPC processing
[   37.561529] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   37.561535] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   37.561542] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   37.561547] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   37.561561] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   37.561568] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   37.561573] tiziano_hldc_init: Initializing HLDC processing
[   37.561580] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   37.561586] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   37.561593] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   37.561599] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   37.561606] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   37.561613] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   37.561620] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   37.561627] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   37.561633] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   37.561640] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   37.561647] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   37.561654] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   37.561661] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   37.561666] tiziano_adr_params_refresh: Refreshing ADR parameters
[   37.561672] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   37.561677] tiziano_adr_params_init: Initializing ADR parameter arrays
[   37.561683] tisp_adr_set_params: Writing ADR parameters to registers
[   37.561715] tisp_adr_set_params: ADR parameters written to hardware
[   37.561721] tisp_event_set_cb: Setting callback for event 18
[   37.561728] tisp_event_set_cb: Event 18 callback set to c067f554
[   37.561734] tisp_event_set_cb: Setting callback for event 2
[   37.561740] tisp_event_set_cb: Event 2 callback set to c067f528
[   37.561745] tiziano_adr_init: ADR processing initialized successfully
[   37.561751] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   37.561757] tiziano_bcsh_init: Initializing BCSH processing
[   37.561762] tiziano_ydns_init: Initializing YDNS processing
[   37.561767] tiziano_rdns_init: Initializing RDNS processing
[   37.561772] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   37.561777] tisp_event_init: Initializing ISP event system
[   37.561785] tisp_event_init: SAFE event system initialized with 20 nodes
[   37.561791] tisp_event_set_cb: Setting callback for event 4
[   37.561797] tisp_event_set_cb: Event 4 callback set to c067f580
[   37.561803] tisp_event_set_cb: Setting callback for event 5
[   37.561809] tisp_event_set_cb: Event 5 callback set to c067fa48
[   37.561815] tisp_event_set_cb: Setting callback for event 7
[   37.561821] tisp_event_set_cb: Event 7 callback set to c067f614
[   37.561827] tisp_event_set_cb: Setting callback for event 9
[   37.561833] tisp_event_set_cb: Event 9 callback set to c067f69c
[   37.561838] tisp_event_set_cb: Setting callback for event 8
[   37.561845] tisp_event_set_cb: Event 8 callback set to c067f760
[   37.561850] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   37.561855] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   37.561862] *** system_irq_func_set: Registered handler at index 13 ***
[   37.561867] *** tisp_init: ISP processing completion callback registered (index=0xd) ***
[   37.561873] tisp_param_operate_init: Initializing parameter operations
[   37.561880] tisp_netlink_init: Initializing netlink communication
[   37.561910] tisp_netlink_init: Failed to create netlink socket
[   37.561918] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   37.561923] tisp_code_create_tuning_node: Device already created, skipping
[   37.561930] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   37.561935] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   37.561941] *** tisp_init: INITIALIZATION COMPLETE - this function will never run again ***
[   37.561947] *** ispcore_core_ops_init: Second tisp_init completed ***
[   37.561953] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[   37.561961] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   37.561969] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   37.561974] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   37.561980] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   37.561986] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   37.561991] ispcore_core_ops_init: Complete, result=0<6>[   37.561997] *** tx_isp_video_s_stream: Core init SUCCESS ***
[   37.562003] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   37.562011] csi_core_ops_init: sd=8521b800, csi_dev=8521b800, enable=1
[   37.562017] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   37.562022] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   37.562029] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   37.562035] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   37.562041] csi_video_s_stream: sd=8521b800, enable=1
[   37.562047] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   37.562055] *** tx_isp_get_sensor: subdevs[5] = 811de400, ops = c06aeed8 ***
[   37.562061] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06aeeec ***
[   37.562069] *** tx_isp_get_sensor: subdevs[6] = 8056d400, ops = c06d90f8 ***
[   37.562075] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06d910c ***
[   37.562081] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   37.562087] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   37.562092] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   37.562098] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   37.562103] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   37.562109] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   37.562115] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   37.562120] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   37.562126] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   37.562132] *** tx_isp_get_sensor: Found real sensor: 8521b800 ***
[   37.562138] csi_video_s_stream: Stream ON - CSI state set to 4
[   37.562143] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   37.562150] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   37.562157] *** vic_core_s_stream: BINARY NINJA EXACT - sd=811de000, enable=1 ***
[   37.562163] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   37.562169] *** vic_core_s_stream: STREAM ON ***
[   37.562174] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   37.562180] tx_vic_disable_irq: VIC interrupts disabled (irq_enabled = 0)
[   37.562185] tx_vic_disable_irq: Calling VIC interrupt disable callback
[   37.562192] *** tx_isp_disable_irq: EXACT Binary Ninja - disabling IRQ 38 ***
[   37.562200] *** tx_isp_disable_irq: IRQ 38 DISABLED ***
[   37.562206] *** tx_vic_disable_irq: CRITICAL FIX - Disabling VIC interrupt (IRQ 38) at kernel level ***
[   37.562213] *** tx_vic_disable_irq: VIC interrupt (IRQ 38) DISABLED at kernel level ***
[   37.562219] tx_vic_disable_irq: VIC interrupt flag cleared and kernel interrupt disabled
[   37.562225] tx_vic_disable_irq: VIC interrupts already disabled
[   37.562230] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   37.562237] *** tx_isp_get_sensor: subdevs[5] = 811de400, ops = c06aeed8 ***
[   37.562244] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06aeeec ***
[   37.562251] *** tx_isp_get_sensor: subdevs[6] = 8056d400, ops = c06d90f8 ***
[   37.562257] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06d910c ***
[   37.562263] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   37.562269] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   37.562275] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   37.562280] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   37.562285] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   37.562291] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   37.562297] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   37.562303] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   37.562308] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   37.562314] *** tx_isp_get_sensor: Found real sensor: 8521b800 ***
[   37.562320] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   37.562325] *** STREAMING: Configuring CPM registers for VIC access ***
[   37.562630] ISP isp-m0: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x133 (delta: 0.000 ms)
[   37.562768] ISP isp-m0: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2b (delta: 0.000 ms)
[   37.563165] ISP isp-m0: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xa (delta: 0.000 ms)
[   37.563180] ISP isp-m0: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x8 (delta: 0.000 ms)
[   37.563190] ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
[   37.563205] ISP isp-m0: [CSI PHY Control] write at offset 0xb0: 0x0 -> 0x3fff (delta: 0.000 ms)
[   37.563219] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x80007000 -> 0x80007001 (delta: 7810.000 ms)
[   37.565053] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x3f00 -> 0x0 (delta: 7810.000 ms)
[   37.565095] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x200 -> 0x0 (delta: 7810.000 ms)
[   37.565104] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x200 -> 0x0 (delta: 7810.000 ms)
[   37.565357] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 7810.000 ms)
[   37.565367] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 7810.000 ms)
[   37.565381] ISP isp-m0: [Core Control] write at offset 0xb078: 0x0 -> 0x10000000 (delta: 0.000 ms)
[1]+  Aborted                    prudynt
root@ing-wyze-cam3-a000 ~# dmesg 
[   37.558119] tiziano_ccm_init: Initializing Color Correction Matrix
[   37.558129] tiziano_ccm_init: Using linear CCM parameters
[   37.558134] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   37.558141] jz_isp_ccm: EV=64, CT=9984
[   37.558147] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   37.558153] cm_control: saturation=128
[   37.558158] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   37.558165] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   37.558170] tiziano_ccm_init: CCM initialized successfully
[   37.558175] tiziano_dmsc_init: Initializing DMSC processing
[   37.558180] tiziano_sharpen_init: Initializing Sharpening
[   37.558185] tiziano_sharpen_init: Using linear sharpening parameters
[   37.558191] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   37.558197] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   37.558203] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   37.558229] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   37.558237] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   37.558242] tiziano_sharpen_init: Sharpening initialized successfully
[   37.558247] tiziano_sdns_init: Initializing SDNS processing
[   37.558255] tiziano_sdns_init: Using linear SDNS parameters
[   37.558260] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   37.558267] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   37.558273] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   37.558305] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   37.558311] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   37.558317] tiziano_sdns_init: SDNS processing initialized successfully
[   37.558323] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   37.558328] tiziano_mdns_init: Using linear MDNS parameters
[   37.558339] tiziano_mdns_init: MDNS processing initialized successfully
[   37.558344] tiziano_clm_init: Initializing CLM processing
[   37.558349] tiziano_dpc_init: Initializing DPC processing
[   37.558354] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   37.558359] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   37.558367] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   37.558372] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   37.558387] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   37.558393] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   37.558399] tiziano_hldc_init: Initializing HLDC processing
[   37.558405] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   37.558411] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   37.558417] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   37.558425] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   37.558431] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   37.558438] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   37.558445] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   37.558452] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   37.558459] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   37.558465] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   37.558472] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   37.558479] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   37.558486] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   37.558491] tiziano_adr_params_refresh: Refreshing ADR parameters
[   37.558497] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   37.558502] tiziano_adr_params_init: Initializing ADR parameter arrays
[   37.558509] tisp_adr_set_params: Writing ADR parameters to registers
[   37.558541] tisp_adr_set_params: ADR parameters written to hardware
[   37.558547] tisp_event_set_cb: Setting callback for event 18
[   37.558553] tisp_event_set_cb: Event 18 callback set to c067f554
[   37.558559] tisp_event_set_cb: Setting callback for event 2
[   37.558565] tisp_event_set_cb: Event 2 callback set to c067f528
[   37.558571] tiziano_adr_init: ADR processing initialized successfully
[   37.558577] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   37.558582] tiziano_bcsh_init: Initializing BCSH processing
[   37.558587] tiziano_ydns_init: Initializing YDNS processing
[   37.558593] tiziano_rdns_init: Initializing RDNS processing
[   37.558597] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   37.558603] tisp_event_init: Initializing ISP event system
[   37.558610] tisp_event_init: SAFE event system initialized with 20 nodes
[   37.558616] tisp_event_set_cb: Setting callback for event 4
[   37.558623] tisp_event_set_cb: Event 4 callback set to c067f580
[   37.558628] tisp_event_set_cb: Setting callback for event 5
[   37.558635] tisp_event_set_cb: Event 5 callback set to c067fa48
[   37.558640] tisp_event_set_cb: Setting callback for event 7
[   37.558647] tisp_event_set_cb: Event 7 callback set to c067f614
[   37.558652] tisp_event_set_cb: Setting callback for event 9
[   37.558658] tisp_event_set_cb: Event 9 callback set to c067f69c
[   37.558664] tisp_event_set_cb: Setting callback for event 8
[   37.558670] tisp_event_set_cb: Event 8 callback set to c067f760
[   37.558675] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   37.558681] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   37.558688] *** system_irq_func_set: Registered handler at index 13 ***
[   37.558693] *** tisp_init: ISP processing completion callback registered (index=0xd) ***
[   37.558699] tisp_param_operate_init: Initializing parameter operations
[   37.558707] tisp_netlink_init: Initializing netlink communication
[   37.558739] tisp_netlink_init: Failed to create netlink socket
[   37.558748] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   37.558753] tisp_code_create_tuning_node: Device already created, skipping
[   37.558760] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   37.558765] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   37.558771] *** tisp_init: INITIALIZATION COMPLETE - this function will never run again ***
[   37.558777] *** ispcore_core_ops_init: First tisp_init completed ***
[   37.558783] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***<6>[   37.558789] *** tisp_init: REFERENCE DRIVER TIMING - Tuning system will be available immediately ***
[   37.558797] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[   37.558803] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[   37.558809] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   37.558815] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[   37.558823] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   37.558829] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   37.558837] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   37.558843] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   37.558850] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[   37.558857] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[   37.558864] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[   37.558871] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[   37.558877] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   37.558885] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[   37.558891] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   37.558898] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   37.558905] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   37.558911] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   37.558918] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   37.558923] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   37.558930] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   37.558937] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   37.558944] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   37.558951] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   37.558956] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   37.558961] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   37.558968] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[   37.558975] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   37.558982] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   37.558989] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   37.558995] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   37.559002] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   37.559009] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   37.559015] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   37.559021] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   37.559028] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   37.559035] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   37.559041] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   37.559048] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   37.559055] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   37.559061] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   37.559068] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   37.559075] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   37.559081] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   37.559088] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   37.559093] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   37.559101] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[   37.559109] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[   37.559179] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   37.559189] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   37.559195] *** tisp_init: ISP control register set to enable processing pipeline ***
[   37.559201] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   37.559207] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   37.559215] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   37.559220] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   37.559226] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   37.559233] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   37.559238] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   37.559245] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   37.559251] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   37.559257] *** tisp_init: ISP control mode set to 8 (streaming not active) ***
[   37.559263] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   37.559271] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[   37.559278] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   37.559285] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   37.559291] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   37.559298] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   37.559303] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   37.559310] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   37.559317] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   37.559323] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   37.559329] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   37.559336] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   37.559343] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   37.559350] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   37.559358] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   37.559365] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   37.559373] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   37.559379] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   37.559385] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   37.559392] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   37.559397] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   37.559403] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   37.559409] *** This should eliminate green frames by enabling proper color processing ***
[   37.559415] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   37.559422] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   37.559429] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   37.559435] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   37.559442] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   37.559449] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   37.559455] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   37.559461] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   37.559468] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   37.559473] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   37.559479] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   37.559485] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   37.559490] *** tisp_init: Standard tuning parameters loaded successfully ***
[   37.559495] *** tisp_init: Custom tuning parameters loaded successfully ***
[   37.559501] tisp_set_csc_version: Setting CSC version 0
[   37.559507] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   37.559515] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   37.559520] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   37.559527] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   37.559533] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   37.559539] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   37.559544] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   37.559551] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   37.559557] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   37.559563] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   37.559569] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   37.559575] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   37.559581] *** tisp_init: ISP processing pipeline fully enabled ***
[   37.559587] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   37.559594] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   37.559599] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   37.559606] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   37.559613] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   37.559618] tisp_init: ISP memory buffers configured
[   37.559623] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   37.559631] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   37.559639] tiziano_ae_params_refresh: Refreshing AE parameters
[   37.559649] tiziano_ae_params_refresh: AE parameters refreshed
[   37.559655] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   37.559661] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   37.559666] tiziano_ae_para_addr: Setting up AE parameter addresses
[   37.559671] tiziano_ae_para_addr: AE parameter addresses configured
[   37.559678] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   37.559685] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   37.559692] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   37.559699] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   37.559705] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   37.559712] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   37.559719] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   37.559726] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6afed814 (Binary Ninja EXACT) ***
[   37.559733] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   37.559739] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   37.559746] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   37.559753] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   37.559759] tiziano_ae_set_hardware_param: Parameters written to AE0
[   37.559765] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   37.559772] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   37.559778] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   37.559785] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   37.559791] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   37.559797] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   37.559804] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   37.559811] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   37.559817] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   37.559824] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   37.559830] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   37.559837] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   37.559843] tiziano_ae_set_hardware_param: Parameters written to AE1
[   37.559849] *** system_irq_func_set: Registered handler at index 27 ***
[   37.559855] *** system_irq_func_set: Registered handler at index 26 ***
[   37.559861] *** system_irq_func_set: Registered handler at index 29 ***
[   37.559867] *** system_irq_func_set: Registered handler at index 28 ***
[   37.559875] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   37.559892] tiziano_deflicker_expt: Generated 119 LUT entries
[   37.559898] tisp_event_set_cb: Setting callback for event 1
[   37.559905] tisp_event_set_cb: Event 1 callback set to c06803d8
[   37.559911] tisp_event_set_cb: Setting callback for event 6
[   37.559917] tisp_event_set_cb: Event 6 callback set to c067f8b8
[   37.559923] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   37.559929] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   37.559935] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   37.559941] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   37.559948] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   37.559953] tiziano_awb_init: AWB hardware blocks enabled
[   37.559959] tiziano_gamma_init: Initializing Gamma processing
[   37.559964] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   37.560024] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   37.560029] tiziano_gib_init: Initializing GIB processing
[   37.560035] tiziano_lsc_init: Initializing LSC processing
[   37.560040] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   37.560047] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   37.560053] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   37.560060] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   37.560065] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   37.560124] tiziano_ccm_init: Initializing Color Correction Matrix
[   37.560130] tiziano_ccm_init: Using linear CCM parameters
[   37.560135] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   37.560142] jz_isp_ccm: EV=64, CT=9984
[   37.560148] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   37.560154] cm_control: saturation=128
[   37.560159] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   37.560166] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   37.560171] tiziano_ccm_init: CCM initialized successfully
[   37.560177] tiziano_dmsc_init: Initializing DMSC processing
[   37.560181] tiziano_sharpen_init: Initializing Sharpening
[   37.560187] tiziano_sharpen_init: Using linear sharpening parameters
[   37.560193] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   37.560199] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   37.560205] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   37.560232] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   37.560239] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   37.560245] tiziano_sharpen_init: Sharpening initialized successfully
[   37.560250] tiziano_sdns_init: Initializing SDNS processing
[   37.560257] tiziano_sdns_init: Using linear SDNS parameters
[   37.560263] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   37.560270] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   37.560276] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   37.560309] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   37.560315] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   37.560321] tiziano_sdns_init: SDNS processing initialized successfully
[   37.560327] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   37.560332] tiziano_mdns_init: Using linear MDNS parameters
[   37.560343] tiziano_mdns_init: MDNS processing initialized successfully
[   37.560348] tiziano_clm_init: Initializing CLM processing
[   37.560353] tiziano_dpc_init: Initializing DPC processing
[   37.560358] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   37.560364] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   37.560371] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   37.560377] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   37.560391] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   37.560398] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   37.560403] tiziano_hldc_init: Initializing HLDC processing
[   37.560410] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   37.560417] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   37.560423] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   37.560429] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   37.560437] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   37.560443] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   37.560450] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   37.560457] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   37.560464] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   37.560471] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   37.560477] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   37.560484] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   37.560491] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   37.560497] tiziano_adr_params_refresh: Refreshing ADR parameters
[   37.560502] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   37.560507] tiziano_adr_params_init: Initializing ADR parameter arrays
[   37.560514] tisp_adr_set_params: Writing ADR parameters to registers
[   37.560546] tisp_adr_set_params: ADR parameters written to hardware
[   37.560552] tisp_event_set_cb: Setting callback for event 18
[   37.560559] tisp_event_set_cb: Event 18 callback set to c067f554
[   37.560565] tisp_event_set_cb: Setting callback for event 2
[   37.560571] tisp_event_set_cb: Event 2 callback set to c067f528
[   37.560576] tiziano_adr_init: ADR processing initialized successfully
[   37.560582] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   37.560587] tiziano_bcsh_init: Initializing BCSH processing
[   37.560593] tiziano_ydns_init: Initializing YDNS processing
[   37.560598] tiziano_rdns_init: Initializing RDNS processing
[   37.560603] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   37.560617] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x5d8000 (Binary Ninja EXACT) ***
[   37.560625] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x5d9000 (Binary Ninja EXACT) ***
[   37.560631] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x5da000 (Binary Ninja EXACT) ***
[   37.560638] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x5db000 (Binary Ninja EXACT) ***
[   37.560645] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x5dc000 (Binary Ninja EXACT) ***
[   37.560652] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x5dc800 (Binary Ninja EXACT) ***
[   37.560659] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x5dd000 (Binary Ninja EXACT) ***
[   37.560665] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x5dd800 (Binary Ninja EXACT) ***
[   37.560672] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   37.560678] *** tisp_init: AE0 buffer allocated at 0x005d8000 ***
[   37.560685] *** CRITICAL FIX: data_b2f3c initialized to 0x805d8000 (prevents stack corruption) ***
[   37.560693] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x5e0000 (Binary Ninja EXACT) ***
[   37.560700] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x5e1000 (Binary Ninja EXACT) ***
[   37.560707] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x5e2000 (Binary Ninja EXACT) ***
[   37.560714] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x5e3000 (Binary Ninja EXACT) ***
[   37.560721] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x5e4000 (Binary Ninja EXACT) ***
[   37.560727] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x5e4800 (Binary Ninja EXACT) ***
[   37.560734] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x5e5000 (Binary Ninja EXACT) ***
[   37.560741] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x5e5800 (Binary Ninja EXACT) ***
[   37.560748] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   37.560754] *** tisp_init: AE1 buffer allocated at 0x005e0000 ***
[   37.560759] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   37.560765] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   37.560772] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   37.560777] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[   37.560784] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   37.560789] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   37.560796] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   37.560804] tiziano_ae_params_refresh: Refreshing AE parameters
[   37.560813] tiziano_ae_params_refresh: AE parameters refreshed
[   37.560819] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   37.560824] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   37.560829] tiziano_ae_para_addr: Setting up AE parameter addresses
[   37.560835] tiziano_ae_para_addr: AE parameter addresses configured
[   37.560841] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   37.560847] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   37.560855] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   37.560861] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   37.560868] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   37.560875] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   37.560882] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   37.560889] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6afed814 (Binary Ninja EXACT) ***
[   37.560895] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   37.560902] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   37.560909] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   37.560915] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   37.560921] tiziano_ae_set_hardware_param: Parameters written to AE0
[   37.560927] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   37.560934] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   37.560941] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   37.560947] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   37.560953] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   37.560960] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   37.560967] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   37.560973] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   37.560979] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   37.560986] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   37.560993] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   37.560999] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   37.561005] tiziano_ae_set_hardware_param: Parameters written to AE1
[   37.561011] *** system_irq_func_set: Registered handler at index 27 ***
[   37.561017] *** system_irq_func_set: Registered handler at index 26 ***
[   37.561023] *** system_irq_func_set: Registered handler at index 29 ***
[   37.561029] *** system_irq_func_set: Registered handler at index 28 ***
[   37.561036] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   37.561052] tiziano_deflicker_expt: Generated 119 LUT entries
[   37.561058] tisp_event_set_cb: Setting callback for event 1
[   37.561064] tisp_event_set_cb: Event 1 callback set to c06803d8
[   37.561070] tisp_event_set_cb: Setting callback for event 6
[   37.561076] tisp_event_set_cb: Event 6 callback set to c067f8b8
[   37.561081] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   37.561087] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   37.561094] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   37.561101] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   37.561107] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   37.561112] tiziano_awb_init: AWB hardware blocks enabled
[   37.561117] tiziano_gamma_init: Initializing Gamma processing
[   37.561123] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   37.561201] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   37.561208] tiziano_gib_init: Initializing GIB processing
[   37.561213] tiziano_lsc_init: Initializing LSC processing
[   37.561218] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   37.561225] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   37.561231] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   37.561239] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   37.561244] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   37.561301] tiziano_ccm_init: Initializing Color Correction Matrix
[   37.561306] tiziano_ccm_init: Using linear CCM parameters
[   37.561311] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   37.561318] jz_isp_ccm: EV=64, CT=9984
[   37.561324] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   37.561329] cm_control: saturation=128
[   37.561335] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   37.561341] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   37.561347] tiziano_ccm_init: CCM initialized successfully
[   37.561351] tiziano_dmsc_init: Initializing DMSC processing
[   37.561357] tiziano_sharpen_init: Initializing Sharpening
[   37.561362] tiziano_sharpen_init: Using linear sharpening parameters
[   37.561367] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   37.561374] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   37.561379] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   37.561406] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   37.561413] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   37.561418] tiziano_sharpen_init: Sharpening initialized successfully
[   37.561423] tiziano_sdns_init: Initializing SDNS processing
[   37.561431] tiziano_sdns_init: Using linear SDNS parameters
[   37.561436] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   37.561443] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   37.561448] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   37.561481] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   37.561487] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   37.561493] tiziano_sdns_init: SDNS processing initialized successfully
[   37.561499] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   37.561504] tiziano_mdns_init: Using linear MDNS parameters
[   37.561514] tiziano_mdns_init: MDNS processing initialized successfully
[   37.561519] tiziano_clm_init: Initializing CLM processing
[   37.561524] tiziano_dpc_init: Initializing DPC processing
[   37.561529] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   37.561535] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   37.561542] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   37.561547] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   37.561561] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   37.561568] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   37.561573] tiziano_hldc_init: Initializing HLDC processing
[   37.561580] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   37.561586] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   37.561593] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   37.561599] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   37.561606] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   37.561613] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   37.561620] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   37.561627] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   37.561633] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   37.561640] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   37.561647] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   37.561654] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   37.561661] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   37.561666] tiziano_adr_params_refresh: Refreshing ADR parameters
[   37.561672] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   37.561677] tiziano_adr_params_init: Initializing ADR parameter arrays
[   37.561683] tisp_adr_set_params: Writing ADR parameters to registers
[   37.561715] tisp_adr_set_params: ADR parameters written to hardware
[   37.561721] tisp_event_set_cb: Setting callback for event 18
[   37.561728] tisp_event_set_cb: Event 18 callback set to c067f554
[   37.561734] tisp_event_set_cb: Setting callback for event 2
[   37.561740] tisp_event_set_cb: Event 2 callback set to c067f528
[   37.561745] tiziano_adr_init: ADR processing initialized successfully
[   37.561751] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   37.561757] tiziano_bcsh_init: Initializing BCSH processing
[   37.561762] tiziano_ydns_init: Initializing YDNS processing
[   37.561767] tiziano_rdns_init: Initializing RDNS processing
[   37.561772] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   37.561777] tisp_event_init: Initializing ISP event system
[   37.561785] tisp_event_init: SAFE event system initialized with 20 nodes
[   37.561791] tisp_event_set_cb: Setting callback for event 4
[   37.561797] tisp_event_set_cb: Event 4 callback set to c067f580
[   37.561803] tisp_event_set_cb: Setting callback for event 5
[   37.561809] tisp_event_set_cb: Event 5 callback set to c067fa48
[   37.561815] tisp_event_set_cb: Setting callback for event 7
[   37.561821] tisp_event_set_cb: Event 7 callback set to c067f614
[   37.561827] tisp_event_set_cb: Setting callback for event 9
[   37.561833] tisp_event_set_cb: Event 9 callback set to c067f69c
[   37.561838] tisp_event_set_cb: Setting callback for event 8
[   37.561845] tisp_event_set_cb: Event 8 callback set to c067f760
[   37.561850] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   37.561855] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   37.561862] *** system_irq_func_set: Registered handler at index 13 ***
[   37.561867] *** tisp_init: ISP processing completion callback registered (index=0xd) ***
[   37.561873] tisp_param_operate_init: Initializing parameter operations
[   37.561880] tisp_netlink_init: Initializing netlink communication
[   37.561910] tisp_netlink_init: Failed to create netlink socket
[   37.561918] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   37.561923] tisp_code_create_tuning_node: Device already created, skipping
[   37.561930] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   37.561935] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   37.561941] *** tisp_init: INITIALIZATION COMPLETE - this function will never run again ***
[   37.561947] *** ispcore_core_ops_init: Second tisp_init completed ***
[   37.561953] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[   37.561961] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   37.561969] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   37.561974] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   37.561980] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   37.561986] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   37.561991] ispcore_core_ops_init: Complete, result=0<6>[   37.561997] *** tx_isp_video_s_stream: Core init SUCCESS ***
[   37.562003] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   37.562011] csi_core_ops_init: sd=8521b800, csi_dev=8521b800, enable=1
[   37.562017] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   37.562022] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   37.562029] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   37.562035] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   37.562041] csi_video_s_stream: sd=8521b800, enable=1
[   37.562047] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   37.562055] *** tx_isp_get_sensor: subdevs[5] = 811de400, ops = c06aeed8 ***
[   37.562061] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06aeeec ***
[   37.562069] *** tx_isp_get_sensor: subdevs[6] = 8056d400, ops = c06d90f8 ***
[   37.562075] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06d910c ***
[   37.562081] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   37.562087] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   37.562092] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   37.562098] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   37.562103] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   37.562109] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   37.562115] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   37.562120] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   37.562126] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   37.562132] *** tx_isp_get_sensor: Found real sensor: 8521b800 ***
[   37.562138] csi_video_s_stream: Stream ON - CSI state set to 4
[   37.562143] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   37.562150] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   37.562157] *** vic_core_s_stream: BINARY NINJA EXACT - sd=811de000, enable=1 ***
[   37.562163] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   37.562169] *** vic_core_s_stream: STREAM ON ***
[   37.562174] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   37.562180] tx_vic_disable_irq: VIC interrupts disabled (irq_enabled = 0)
[   37.562185] tx_vic_disable_irq: Calling VIC interrupt disable callback
[   37.562192] *** tx_isp_disable_irq: EXACT Binary Ninja - disabling IRQ 38 ***
[   37.562200] *** tx_isp_disable_irq: IRQ 38 DISABLED ***
[   37.562206] *** tx_vic_disable_irq: CRITICAL FIX - Disabling VIC interrupt (IRQ 38) at kernel level ***
[   37.562213] *** tx_vic_disable_irq: VIC interrupt (IRQ 38) DISABLED at kernel level ***
[   37.562219] tx_vic_disable_irq: VIC interrupt flag cleared and kernel interrupt disabled
[   37.562225] tx_vic_disable_irq: VIC interrupts already disabled
[   37.562230] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   37.562237] *** tx_isp_get_sensor: subdevs[5] = 811de400, ops = c06aeed8 ***
[   37.562244] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06aeeec ***
[   37.562251] *** tx_isp_get_sensor: subdevs[6] = 8056d400, ops = c06d90f8 ***
[   37.562257] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06d910c ***
[   37.562263] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   37.562269] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   37.562275] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   37.562280] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   37.562285] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   37.562291] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   37.562297] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   37.562303] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   37.562308] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   37.562314] *** tx_isp_get_sensor: Found real sensor: 8521b800 ***
[   37.562320] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   37.562325] *** STREAMING: Configuring CPM registers for VIC access ***
[   37.562630] ISP isp-m0: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x133 (delta: 0.000 ms)
[   37.562768] ISP isp-m0: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2b (delta: 0.000 ms)
[   37.563165] ISP isp-m0: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xa (delta: 0.000 ms)
[   37.563180] ISP isp-m0: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x8 (delta: 0.000 ms)
[   37.563190] ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
[   37.563205] ISP isp-m0: [CSI PHY Control] write at offset 0xb0: 0x0 -> 0x3fff (delta: 0.000 ms)
[   37.563219] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x80007000 -> 0x80007001 (delta: 7810.000 ms)
[   37.565053] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x3f00 -> 0x0 (delta: 7810.000 ms)
[   37.565095] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x200 -> 0x0 (delta: 7810.000 ms)
[   37.565104] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x200 -> 0x0 (delta: 7810.000 ms)
[   37.565357] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 7810.000 ms)
[   37.565367] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 7810.000 ms)
[   37.565381] ISP isp-m0: [Core Control] write at offset 0xb078: 0x0 -> 0x10000000 (delta: 0.000 ms)
[   37.589156] STREAMING: CPM clocks configured for VIC access
[   37.589170] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   37.589176] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   37.589183] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   37.589189] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   37.589195] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   37.589201] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   37.589207] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   37.589213] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   37.589221] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   37.589227] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   37.589234] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   37.589239] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   37.589245] *** VIC unlock: Commands written, checking VIC status register ***
[   37.589251] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   37.589257] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   37.589263] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   37.589269] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   37.589274] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   37.589280] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   37.589354] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   37.589362] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   37.589369] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   37.589376] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   37.589383] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   37.589389] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   37.589397] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   37.589403] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   37.589408] *** VIC INTERRUPT CONFIG: Clearing pending interrupts ***
[   37.589414] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   37.589419] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   37.589425] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   37.589431] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   37.589437] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   37.589444] *** ISP CORE CONFIG: Writing ISP core interrupt registers (vic_start_ok=0) ***
[   37.589450] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   37.589455] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   37.589461] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   37.589469] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   37.589475] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   37.589482] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x3130322a, 0x4=0x00000000 ***
[   37.589491] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x00000000, 0x0c=0x00000001, 0x100=0x00000000, 0x14=0x00000630 ***
[   37.589497] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   37.589503] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   37.589510] *** VIC INTERRUPT: imr_ok=0, imcr_ok=0, config_ok=0, control_ok=0 ***
[   37.589516] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   37.589521] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   37.589527] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   37.589533] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   37.589539] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   37.589544] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   37.589551] *** VIC INTERRUPT HANDLER CALLED: arg1=80488000 ***
[   37.589559] *** VIC IRQ: STATUS1=0x00000000, STATUS2=0x00000000 ***
[   37.589565] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   37.589571] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   37.589576] *** vic_framedone_irq_function: SAFE implementation ***
[   37.589582] *** VIC FRAME DONE: Frame completion signaled safely ***
[   37.589589] *** VIC TEST 2: Manual frame done function returned -1066704536 ***
[   37.589595] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   37.589601] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   37.589607] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   37.589613] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   37.589621] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   37.589627] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   37.589632] *** tx_vic_enable_irq: completed successfully ***
[   37.589637] *** vic_core_s_stream: EXACT Binary Ninja - VIC initialized, state=4 ***
[   37.589643] *** VIC STATE 4: Calling ispcore_slake_module to initialize ISP core ***
[   37.589649] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[   37.589655] ispcore_slake_module: VIC device=811de000, state=4*** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=0 ***
[   37.589665] *** ispcore_core_ops_init: ISP device=80488000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[   37.589675] ispcore_core_ops_init: VIC device=811de000, state=4ispcore_core_ops_init: Deinitializing (sensor_attr=NULL, on=0)
[   37.589683] *** ispcore_video_s_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   37.589690] *** VIC STATE CHECK: vic_dev->state=4 (need >=3), enable=0 ***
[   37.589696] *** CRITICAL: vic_dev->frame_channels is NULL - cannot process stream OFF ***
[   37.589701] *** This indicates frame_channels was not properly initialized during probe ***
[   37.589707] ispcore_core_ops_init: Canceling frame sync work during deinit
[   37.589713] tisp_deinit: Deinitializing ISP system
[   37.589719] tisp_code_destroy_tuning_node: Destroying ISP M0 tuning device node
[   37.601133] *** ISP M0 TUNING DEVICE DESTROYED ***
[   37.601151] ispcore_slake_module: Initializing channels
[   37.601157] ispcore_slake_module: Channel 0 enabledispcore_slake_module: Channel 1 enabled
[   37.601165] ispcore_slake_module: Channel 2 enabledispcore_slake_module: Channel 3 enabled
[   37.601173] ispcore_slake_module: Channel 4 enabledispcore_slake_module: Channel 5 enabled
[   37.601181] ispcore_slake_module: Calling VIC control function (0x4000001, 0)ispcore_slake_module: VIC control register written: 0x4000001
[   37.601189] ispcore_slake_module: Set VIC state to INIT (1)ispcore_slake_module: Processing subdevices
[   37.601221] *** DEBUG: isp_dev=80488000, isp_dev->subdevs=8048b274 ***<6>[   37.601231] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[   37.601238] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=4 ***
[   37.601243] tx_isp_csi_slake_subdev: CSI in streaming state, stopping stream
[   37.601249] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   37.601255] csi_video_s_stream: sd=8521b800, enable=0
[   37.601261] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   37.601269] *** tx_isp_get_sensor: subdevs[5] = 811de400, ops = c06aeed8 ***
[   37.601275] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06aeeec ***
[   37.601283] *** tx_isp_get_sensor: subdevs[6] = 8056d400, ops = c06d90f8 ***
[   37.601289] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06d910c ***
[   37.601295] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   37.601301] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   37.601307] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   37.601312] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   37.601317] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   37.601323] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   37.601329] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   37.601335] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   37.601340] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   37.601347] *** tx_isp_get_sensor: Found real sensor: 8521b800 ***
[   37.601352] csi_video_s_stream: Stream OFF - CSI state set to 3
[   37.601357] tx_isp_csi_slake_subdev: CSI in state 3, calling core_ops_init(disable)
[   37.601365] csi_core_ops_init: sd=8521b800, csi_dev=8521b800, enable=0
[   37.601372] tx_isp_csi_slake_subdev: CSI state 2->1, disabling clocks
[   37.601379] tx_isp_csi_slake_subdev: Disabled clock 1
[   37.601384] tx_isp_csi_slake_subdev: Disabled clock 0
[   37.601390] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[   37.601395] ispcore_slake_module: CSI slake success
[   37.601399] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[   37.601406] *** tx_isp_vic_slake_subdev: ENTRY - sd=811de000 ***
[   37.601413] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=811de000, current state=1 ***
[   37.601419] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[   37.601425] ispcore_slake_module: VIC slake success
[   37.601429] *** ispcore_slake_module: Calling slake_module for Sensor subdev ***
[   37.601435] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=1 ***
[   37.601441] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[   37.601447] ispcore_slake_module: Sensor slake success
[   37.601451] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[   37.601456] ispcore_slake_module: Managing ISP clocks
[   37.601461] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[   37.601469] ispcore_slake_module: Complete, result=0<6>[   37.601475] *** ispcore_slake_module SUCCESS - ISP core should now be initialized ***
[   37.601481] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   37.601488] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[   37.601495] *** vin_s_stream: SAFE implementation - sd=8056b000, enable=1 ***
[   37.601501] vin_s_stream: VIN state = 3, enable = 1
[   37.601507] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   37.601514] *** tx_isp_get_sensor: subdevs[5] = 811de400, ops = c06aeed8 ***
[   37.601521] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06aeeec ***
[   37.601528] *** tx_isp_get_sensor: subdevs[6] = 8056d400, ops = c06d90f8 ***
[   37.601535] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06d910c ***
[   37.601540] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   37.601546] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   37.601551] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   37.601557] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   37.601563] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   37.601568] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   37.601574] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   37.601579] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   37.601585] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   37.601591] *** tx_isp_get_sensor: Found real sensor: 8521b800 ***
[   37.601597] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   37.601603] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   37.601608] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[   37.601615] *** tx_isp_video_s_stream: Calling subdev[3]->ops->video->s_stream(1) ***
[   37.601621] *** ispcore_video_s_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   37.601628] *** VIC STATE CHECK: vic_dev->state=1 (need >=3), enable=1 ***
[   37.601634] *** VIC STATE ERROR: Current VIC state=1, need >=3 for streaming ***
[   37.601640] Err [VIC_INT] : mipi ch2 hcomp err !!!
[   37.601652] CPU: 0 PID: 2340 Comm: prudynt Tainted: G           O 3.10.14__isvp_swan_1.0__ #1
[   37.601658] Stack : 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
[   37.601658] 	  00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
[   37.601658] 	  00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
[   37.601658] 	  00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
[   37.601658] 	  00000000 00000000 00000000 00000000 00000000 00000000 00000000 8049dd60
[   37.601658] 	  ...
[   37.601732] Call Trace:[<8001f744>] 0x8001f744
[   37.601745] [<8001f744>] 0x8001f744
[   37.601753] [<c0664478>] 0xc0664478
[   37.601759] [<8048b280>] 0x8048b280
[   37.601766] [<803b462c>] 0x803b462c
[   37.601772] [<801ae2c8>] 0x801ae2c8
[   37.601779] [<c0679980>] 0xc0679980
[   37.601785] [<803b4664>] 0x803b4664
[   37.601791] [<803b462c>] 0x803b462c
[   37.601797] [<80488000>] 0x80488000
[   37.601803] [<8048b274>] 0x8048b274
[   37.601810] [<8048b280>] 0x8048b280
[   37.601816] [<c0671cd8>] 0xc0671cd8
[   37.601823] [<c0679854>] 0xc0679854
[   37.601829] [<80045612>] 0x80045612
[   37.601835] [<800dadb0>] 0x800dadb0
[   37.601842] [<800dbbb8>] 0x800dbbb8
[   37.601849] [<80045612>] 0x80045612
[   37.601855] [<800224bc>] 0x800224bc
[   37.601862] [<80045612>] 0x80045612
[   37.601869] 
[   37.601876] *** vin_s_stream: SAFE implementation - sd=8056b000, enable=0 ***
[   37.601883] vin_s_stream: VIN state = 4, enable = 0
[   37.601887] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   37.601895] *** tx_isp_get_sensor: subdevs[5] = 811de400, ops = c06aeed8 ***
[   37.601901] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06aeeec ***
[   37.601909] *** tx_isp_get_sensor: subdevs[6] = 8056d400, ops = c06d90f8 ***
[   37.601915] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06d910c ***
[   37.601921] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   37.601926] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   37.601932] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   37.601937] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   37.601943] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   37.601949] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   37.601954] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   37.601960] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   37.601965] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   37.601971] *** tx_isp_get_sensor: Found real sensor: 8521b800 ***
[   37.601977] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   37.601983] vin_s_stream: VIN state set to 3 (SAFE implementation)
[   37.601990] *** vic_core_s_stream: BINARY NINJA EXACT - sd=811de000, enable=0 ***
[   37.601996] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=1 ***
[   37.602001] *** vic_core_s_stream: STREAM OFF ***
[   37.602006] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   37.602013] csi_video_s_stream: sd=8521b800, enable=0
[   37.602018] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   37.602025] *** tx_isp_get_sensor: subdevs[5] = 811de400, ops = c06aeed8 ***
[   37.602032] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06aeeec ***
[   37.602039] *** tx_isp_get_sensor: subdevs[6] = 8056d400, ops = c06d90f8 ***
[   37.602045] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06d910c ***
[   37.602051] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   37.602057] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   37.602063] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   37.602068] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   37.602074] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   37.602079] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   37.602085] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   37.602091] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   37.602096] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   37.602102] *** tx_isp_get_sensor: Found real sensor: 8521b800 ***
[   37.602107] csi_video_s_stream: Stream OFF - CSI state set to 3
[   37.635383] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x83 -> 0x82 (delta: 80.000 ms)
[   37.640461] ISP released (refcnt=0)
root@ing-wyze-cam3-a000 ~# dmesg 
[   37.558119] tiziano_ccm_init: Initializing Color Correction Matrix
[   37.558129] tiziano_ccm_init: Using linear CCM parameters
[   37.558134] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   37.558141] jz_isp_ccm: EV=64, CT=9984
[   37.558147] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   37.558153] cm_control: saturation=128
[   37.558158] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   37.558165] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   37.558170] tiziano_ccm_init: CCM initialized successfully
[   37.558175] tiziano_dmsc_init: Initializing DMSC processing
[   37.558180] tiziano_sharpen_init: Initializing Sharpening
[   37.558185] tiziano_sharpen_init: Using linear sharpening parameters
[   37.558191] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   37.558197] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   37.558203] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   37.558229] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   37.558237] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   37.558242] tiziano_sharpen_init: Sharpening initialized successfully
[   37.558247] tiziano_sdns_init: Initializing SDNS processing
[   37.558255] tiziano_sdns_init: Using linear SDNS parameters
[   37.558260] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   37.558267] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   37.558273] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   37.558305] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   37.558311] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   37.558317] tiziano_sdns_init: SDNS processing initialized successfully
[   37.558323] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   37.558328] tiziano_mdns_init: Using linear MDNS parameters
[   37.558339] tiziano_mdns_init: MDNS processing initialized successfully
[   37.558344] tiziano_clm_init: Initializing CLM processing
[   37.558349] tiziano_dpc_init: Initializing DPC processing
[   37.558354] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   37.558359] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   37.558367] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   37.558372] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   37.558387] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   37.558393] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   37.558399] tiziano_hldc_init: Initializing HLDC processing
[   37.558405] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   37.558411] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   37.558417] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   37.558425] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   37.558431] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   37.558438] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   37.558445] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   37.558452] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   37.558459] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   37.558465] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   37.558472] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   37.558479] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   37.558486] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   37.558491] tiziano_adr_params_refresh: Refreshing ADR parameters
[   37.558497] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   37.558502] tiziano_adr_params_init: Initializing ADR parameter arrays
[   37.558509] tisp_adr_set_params: Writing ADR parameters to registers
[   37.558541] tisp_adr_set_params: ADR parameters written to hardware
[   37.558547] tisp_event_set_cb: Setting callback for event 18
[   37.558553] tisp_event_set_cb: Event 18 callback set to c067f554
[   37.558559] tisp_event_set_cb: Setting callback for event 2
[   37.558565] tisp_event_set_cb: Event 2 callback set to c067f528
[   37.558571] tiziano_adr_init: ADR processing initialized successfully
[   37.558577] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   37.558582] tiziano_bcsh_init: Initializing BCSH processing
[   37.558587] tiziano_ydns_init: Initializing YDNS processing
[   37.558593] tiziano_rdns_init: Initializing RDNS processing
[   37.558597] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   37.558603] tisp_event_init: Initializing ISP event system
[   37.558610] tisp_event_init: SAFE event system initialized with 20 nodes
[   37.558616] tisp_event_set_cb: Setting callback for event 4
[   37.558623] tisp_event_set_cb: Event 4 callback set to c067f580
[   37.558628] tisp_event_set_cb: Setting callback for event 5
[   37.558635] tisp_event_set_cb: Event 5 callback set to c067fa48
[   37.558640] tisp_event_set_cb: Setting callback for event 7
[   37.558647] tisp_event_set_cb: Event 7 callback set to c067f614
[   37.558652] tisp_event_set_cb: Setting callback for event 9
[   37.558658] tisp_event_set_cb: Event 9 callback set to c067f69c
[   37.558664] tisp_event_set_cb: Setting callback for event 8
[   37.558670] tisp_event_set_cb: Event 8 callback set to c067f760
[   37.558675] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   37.558681] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   37.558688] *** system_irq_func_set: Registered handler at index 13 ***
[   37.558693] *** tisp_init: ISP processing completion callback registered (index=0xd) ***
[   37.558699] tisp_param_operate_init: Initializing parameter operations
[   37.558707] tisp_netlink_init: Initializing netlink communication
[   37.558739] tisp_netlink_init: Failed to create netlink socket
[   37.558748] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   37.558753] tisp_code_create_tuning_node: Device already created, skipping
[   37.558760] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   37.558765] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   37.558771] *** tisp_init: INITIALIZATION COMPLETE - this function will never run again ***
[   37.558777] *** ispcore_core_ops_init: First tisp_init completed ***
[   37.558783] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***<6>[   37.558789] *** tisp_init: REFERENCE DRIVER TIMING - Tuning system will be available immediately ***
[   37.558797] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[   37.558803] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[   37.558809] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   37.558815] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[   37.558823] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   37.558829] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   37.558837] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   37.558843] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   37.558850] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[   37.558857] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[   37.558864] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[   37.558871] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[   37.558877] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   37.558885] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[   37.558891] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   37.558898] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   37.558905] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   37.558911] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   37.558918] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   37.558923] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   37.558930] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   37.558937] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   37.558944] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   37.558951] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   37.558956] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   37.558961] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   37.558968] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[   37.558975] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   37.558982] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   37.558989] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   37.558995] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   37.559002] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   37.559009] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   37.559015] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   37.559021] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   37.559028] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   37.559035] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   37.559041] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   37.559048] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   37.559055] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   37.559061] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   37.559068] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   37.559075] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   37.559081] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   37.559088] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   37.559093] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   37.559101] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[   37.559109] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[   37.559179] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   37.559189] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   37.559195] *** tisp_init: ISP control register set to enable processing pipeline ***
[   37.559201] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   37.559207] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   37.559215] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   37.559220] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   37.559226] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   37.559233] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   37.559238] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   37.559245] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   37.559251] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   37.559257] *** tisp_init: ISP control mode set to 8 (streaming not active) ***
[   37.559263] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   37.559271] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[   37.559278] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   37.559285] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   37.559291] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   37.559298] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   37.559303] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   37.559310] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   37.559317] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   37.559323] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   37.559329] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   37.559336] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   37.559343] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   37.559350] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   37.559358] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   37.559365] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   37.559373] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   37.559379] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   37.559385] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   37.559392] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   37.559397] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   37.559403] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   37.559409] *** This should eliminate green frames by enabling proper color processing ***
[   37.559415] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   37.559422] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   37.559429] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   37.559435] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   37.559442] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   37.559449] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   37.559455] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   37.559461] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   37.559468] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   37.559473] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   37.559479] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   37.559485] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   37.559490] *** tisp_init: Standard tuning parameters loaded successfully ***
[   37.559495] *** tisp_init: Custom tuning parameters loaded successfully ***
[   37.559501] tisp_set_csc_version: Setting CSC version 0
[   37.559507] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   37.559515] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   37.559520] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   37.559527] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   37.559533] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   37.559539] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   37.559544] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   37.559551] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   37.559557] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   37.559563] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   37.559569] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   37.559575] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   37.559581] *** tisp_init: ISP processing pipeline fully enabled ***
[   37.559587] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   37.559594] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   37.559599] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   37.559606] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   37.559613] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   37.559618] tisp_init: ISP memory buffers configured
[   37.559623] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   37.559631] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   37.559639] tiziano_ae_params_refresh: Refreshing AE parameters
[   37.559649] tiziano_ae_params_refresh: AE parameters refreshed
[   37.559655] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   37.559661] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   37.559666] tiziano_ae_para_addr: Setting up AE parameter addresses
[   37.559671] tiziano_ae_para_addr: AE parameter addresses configured
[   37.559678] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   37.559685] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   37.559692] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   37.559699] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   37.559705] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   37.559712] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   37.559719] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   37.559726] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6afed814 (Binary Ninja EXACT) ***
[   37.559733] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   37.559739] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   37.559746] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   37.559753] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   37.559759] tiziano_ae_set_hardware_param: Parameters written to AE0
[   37.559765] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   37.559772] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   37.559778] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   37.559785] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   37.559791] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   37.559797] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   37.559804] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   37.559811] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   37.559817] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   37.559824] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   37.559830] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   37.559837] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   37.559843] tiziano_ae_set_hardware_param: Parameters written to AE1
[   37.559849] *** system_irq_func_set: Registered handler at index 27 ***
[   37.559855] *** system_irq_func_set: Registered handler at index 26 ***
[   37.559861] *** system_irq_func_set: Registered handler at index 29 ***
[   37.559867] *** system_irq_func_set: Registered handler at index 28 ***
[   37.559875] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   37.559892] tiziano_deflicker_expt: Generated 119 LUT entries
[   37.559898] tisp_event_set_cb: Setting callback for event 1
[   37.559905] tisp_event_set_cb: Event 1 callback set to c06803d8
[   37.559911] tisp_event_set_cb: Setting callback for event 6
[   37.559917] tisp_event_set_cb: Event 6 callback set to c067f8b8
[   37.559923] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   37.559929] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   37.559935] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   37.559941] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   37.559948] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   37.559953] tiziano_awb_init: AWB hardware blocks enabled
[   37.559959] tiziano_gamma_init: Initializing Gamma processing
[   37.559964] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   37.560024] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   37.560029] tiziano_gib_init: Initializing GIB processing
[   37.560035] tiziano_lsc_init: Initializing LSC processing
[   37.560040] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   37.560047] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   37.560053] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   37.560060] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   37.560065] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   37.560124] tiziano_ccm_init: Initializing Color Correction Matrix
[   37.560130] tiziano_ccm_init: Using linear CCM parameters
[   37.560135] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   37.560142] jz_isp_ccm: EV=64, CT=9984
[   37.560148] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   37.560154] cm_control: saturation=128
[   37.560159] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   37.560166] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   37.560171] tiziano_ccm_init: CCM initialized successfully
[   37.560177] tiziano_dmsc_init: Initializing DMSC processing
[   37.560181] tiziano_sharpen_init: Initializing Sharpening
[   37.560187] tiziano_sharpen_init: Using linear sharpening parameters
[   37.560193] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   37.560199] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   37.560205] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   37.560232] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   37.560239] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   37.560245] tiziano_sharpen_init: Sharpening initialized successfully
[   37.560250] tiziano_sdns_init: Initializing SDNS processing
[   37.560257] tiziano_sdns_init: Using linear SDNS parameters
[   37.560263] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   37.560270] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   37.560276] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   37.560309] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   37.560315] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   37.560321] tiziano_sdns_init: SDNS processing initialized successfully
[   37.560327] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   37.560332] tiziano_mdns_init: Using linear MDNS parameters
[   37.560343] tiziano_mdns_init: MDNS processing initialized successfully
[   37.560348] tiziano_clm_init: Initializing CLM processing
[   37.560353] tiziano_dpc_init: Initializing DPC processing
[   37.560358] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   37.560364] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   37.560371] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   37.560377] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   37.560391] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   37.560398] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   37.560403] tiziano_hldc_init: Initializing HLDC processing
[   37.560410] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   37.560417] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   37.560423] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   37.560429] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   37.560437] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   37.560443] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   37.560450] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   37.560457] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   37.560464] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   37.560471] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   37.560477] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   37.560484] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   37.560491] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   37.560497] tiziano_adr_params_refresh: Refreshing ADR parameters
[   37.560502] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   37.560507] tiziano_adr_params_init: Initializing ADR parameter arrays
[   37.560514] tisp_adr_set_params: Writing ADR parameters to registers
[   37.560546] tisp_adr_set_params: ADR parameters written to hardware
[   37.560552] tisp_event_set_cb: Setting callback for event 18
[   37.560559] tisp_event_set_cb: Event 18 callback set to c067f554
[   37.560565] tisp_event_set_cb: Setting callback for event 2
[   37.560571] tisp_event_set_cb: Event 2 callback set to c067f528
[   37.560576] tiziano_adr_init: ADR processing initialized successfully
[   37.560582] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   37.560587] tiziano_bcsh_init: Initializing BCSH processing
[   37.560593] tiziano_ydns_init: Initializing YDNS processing
[   37.560598] tiziano_rdns_init: Initializing RDNS processing
[   37.560603] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   37.560617] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x5d8000 (Binary Ninja EXACT) ***
[   37.560625] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x5d9000 (Binary Ninja EXACT) ***
[   37.560631] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x5da000 (Binary Ninja EXACT) ***
[   37.560638] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x5db000 (Binary Ninja EXACT) ***
[   37.560645] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x5dc000 (Binary Ninja EXACT) ***
[   37.560652] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x5dc800 (Binary Ninja EXACT) ***
[   37.560659] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x5dd000 (Binary Ninja EXACT) ***
[   37.560665] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x5dd800 (Binary Ninja EXACT) ***
[   37.560672] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   37.560678] *** tisp_init: AE0 buffer allocated at 0x005d8000 ***
[   37.560685] *** CRITICAL FIX: data_b2f3c initialized to 0x805d8000 (prevents stack corruption) ***
[   37.560693] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x5e0000 (Binary Ninja EXACT) ***
[   37.560700] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x5e1000 (Binary Ninja EXACT) ***
[   37.560707] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x5e2000 (Binary Ninja EXACT) ***
[   37.560714] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x5e3000 (Binary Ninja EXACT) ***
[   37.560721] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x5e4000 (Binary Ninja EXACT) ***
[   37.560727] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x5e4800 (Binary Ninja EXACT) ***
[   37.560734] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x5e5000 (Binary Ninja EXACT) ***
[   37.560741] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x5e5800 (Binary Ninja EXACT) ***
[   37.560748] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   37.560754] *** tisp_init: AE1 buffer allocated at 0x005e0000 ***
[   37.560759] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   37.560765] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   37.560772] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   37.560777] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[   37.560784] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   37.560789] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   37.560796] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   37.560804] tiziano_ae_params_refresh: Refreshing AE parameters
[   37.560813] tiziano_ae_params_refresh: AE parameters refreshed
[   37.560819] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   37.560824] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   37.560829] tiziano_ae_para_addr: Setting up AE parameter addresses
[   37.560835] tiziano_ae_para_addr: AE parameter addresses configured
[   37.560841] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   37.560847] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   37.560855] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   37.560861] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   37.560868] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   37.560875] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   37.560882] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   37.560889] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6afed814 (Binary Ninja EXACT) ***
[   37.560895] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   37.560902] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   37.560909] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   37.560915] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   37.560921] tiziano_ae_set_hardware_param: Parameters written to AE0
[   37.560927] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   37.560934] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   37.560941] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   37.560947] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   37.560953] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   37.560960] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   37.560967] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   37.560973] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   37.560979] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   37.560986] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   37.560993] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   37.560999] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   37.561005] tiziano_ae_set_hardware_param: Parameters written to AE1
[   37.561011] *** system_irq_func_set: Registered handler at index 27 ***
[   37.561017] *** system_irq_func_set: Registered handler at index 26 ***
[   37.561023] *** system_irq_func_set: Registered handler at index 29 ***
[   37.561029] *** system_irq_func_set: Registered handler at index 28 ***
[   37.561036] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   37.561052] tiziano_deflicker_expt: Generated 119 LUT entries
[   37.561058] tisp_event_set_cb: Setting callback for event 1
[   37.561064] tisp_event_set_cb: Event 1 callback set to c06803d8
[   37.561070] tisp_event_set_cb: Setting callback for event 6
[   37.561076] tisp_event_set_cb: Event 6 callback set to c067f8b8
[   37.561081] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   37.561087] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   37.561094] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   37.561101] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   37.561107] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   37.561112] tiziano_awb_init: AWB hardware blocks enabled
[   37.561117] tiziano_gamma_init: Initializing Gamma processing
[   37.561123] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   37.561201] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   37.561208] tiziano_gib_init: Initializing GIB processing
[   37.561213] tiziano_lsc_init: Initializing LSC processing
[   37.561218] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   37.561225] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   37.561231] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   37.561239] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   37.561244] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   37.561301] tiziano_ccm_init: Initializing Color Correction Matrix
[   37.561306] tiziano_ccm_init: Using linear CCM parameters
[   37.561311] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   37.561318] jz_isp_ccm: EV=64, CT=9984
[   37.561324] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   37.561329] cm_control: saturation=128
[   37.561335] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   37.561341] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   37.561347] tiziano_ccm_init: CCM initialized successfully
[   37.561351] tiziano_dmsc_init: Initializing DMSC processing
[   37.561357] tiziano_sharpen_init: Initializing Sharpening
[   37.561362] tiziano_sharpen_init: Using linear sharpening parameters
[   37.561367] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   37.561374] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   37.561379] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   37.561406] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   37.561413] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   37.561418] tiziano_sharpen_init: Sharpening initialized successfully
[   37.561423] tiziano_sdns_init: Initializing SDNS processing
[   37.561431] tiziano_sdns_init: Using linear SDNS parameters
[   37.561436] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   37.561443] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   37.561448] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   37.561481] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   37.561487] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   37.561493] tiziano_sdns_init: SDNS processing initialized successfully
[   37.561499] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   37.561504] tiziano_mdns_init: Using linear MDNS parameters
[   37.561514] tiziano_mdns_init: MDNS processing initialized successfully
[   37.561519] tiziano_clm_init: Initializing CLM processing
[   37.561524] tiziano_dpc_init: Initializing DPC processing
[   37.561529] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   37.561535] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   37.561542] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   37.561547] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   37.561561] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   37.561568] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   37.561573] tiziano_hldc_init: Initializing HLDC processing
[   37.561580] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   37.561586] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   37.561593] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   37.561599] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   37.561606] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   37.561613] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   37.561620] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   37.561627] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   37.561633] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   37.561640] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   37.561647] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   37.561654] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   37.561661] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   37.561666] tiziano_adr_params_refresh: Refreshing ADR parameters
[   37.561672] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   37.561677] tiziano_adr_params_init: Initializing ADR parameter arrays
[   37.561683] tisp_adr_set_params: Writing ADR parameters to registers
[   37.561715] tisp_adr_set_params: ADR parameters written to hardware
[   37.561721] tisp_event_set_cb: Setting callback for event 18
[   37.561728] tisp_event_set_cb: Event 18 callback set to c067f554
[   37.561734] tisp_event_set_cb: Setting callback for event 2
[   37.561740] tisp_event_set_cb: Event 2 callback set to c067f528
[   37.561745] tiziano_adr_init: ADR processing initialized successfully
[   37.561751] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   37.561757] tiziano_bcsh_init: Initializing BCSH processing
[   37.561762] tiziano_ydns_init: Initializing YDNS processing
[   37.561767] tiziano_rdns_init: Initializing RDNS processing
[   37.561772] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   37.561777] tisp_event_init: Initializing ISP event system
[   37.561785] tisp_event_init: SAFE event system initialized with 20 nodes
[   37.561791] tisp_event_set_cb: Setting callback for event 4
[   37.561797] tisp_event_set_cb: Event 4 callback set to c067f580
[   37.561803] tisp_event_set_cb: Setting callback for event 5
[   37.561809] tisp_event_set_cb: Event 5 callback set to c067fa48
[   37.561815] tisp_event_set_cb: Setting callback for event 7
[   37.561821] tisp_event_set_cb: Event 7 callback set to c067f614
[   37.561827] tisp_event_set_cb: Setting callback for event 9
[   37.561833] tisp_event_set_cb: Event 9 callback set to c067f69c
[   37.561838] tisp_event_set_cb: Setting callback for event 8
[   37.561845] tisp_event_set_cb: Event 8 callback set to c067f760
[   37.561850] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   37.561855] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   37.561862] *** system_irq_func_set: Registered handler at index 13 ***
[   37.561867] *** tisp_init: ISP processing completion callback registered (index=0xd) ***
[   37.561873] tisp_param_operate_init: Initializing parameter operations
[   37.561880] tisp_netlink_init: Initializing netlink communication
[   37.561910] tisp_netlink_init: Failed to create netlink socket
[   37.561918] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   37.561923] tisp_code_create_tuning_node: Device already created, skipping
[   37.561930] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   37.561935] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   37.561941] *** tisp_init: INITIALIZATION COMPLETE - this function will never run again ***
[   37.561947] *** ispcore_core_ops_init: Second tisp_init completed ***
[   37.561953] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[   37.561961] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   37.561969] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   37.561974] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   37.561980] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   37.561986] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   37.561991] ispcore_core_ops_init: Complete, result=0<6>[   37.561997] *** tx_isp_video_s_stream: Core init SUCCESS ***
[   37.562003] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   37.562011] csi_core_ops_init: sd=8521b800, csi_dev=8521b800, enable=1
[   37.562017] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   37.562022] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   37.562029] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   37.562035] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   37.562041] csi_video_s_stream: sd=8521b800, enable=1
[   37.562047] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   37.562055] *** tx_isp_get_sensor: subdevs[5] = 811de400, ops = c06aeed8 ***
[   37.562061] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06aeeec ***
[   37.562069] *** tx_isp_get_sensor: subdevs[6] = 8056d400, ops = c06d90f8 ***
[   37.562075] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06d910c ***
[   37.562081] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   37.562087] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   37.562092] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   37.562098] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   37.562103] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   37.562109] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   37.562115] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   37.562120] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   37.562126] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   37.562132] *** tx_isp_get_sensor: Found real sensor: 8521b800 ***
[   37.562138] csi_video_s_stream: Stream ON - CSI state set to 4
[   37.562143] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   37.562150] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   37.562157] *** vic_core_s_stream: BINARY NINJA EXACT - sd=811de000, enable=1 ***
[   37.562163] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   37.562169] *** vic_core_s_stream: STREAM ON ***
[   37.562174] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   37.562180] tx_vic_disable_irq: VIC interrupts disabled (irq_enabled = 0)
[   37.562185] tx_vic_disable_irq: Calling VIC interrupt disable callback
[   37.562192] *** tx_isp_disable_irq: EXACT Binary Ninja - disabling IRQ 38 ***
[   37.562200] *** tx_isp_disable_irq: IRQ 38 DISABLED ***
[   37.562206] *** tx_vic_disable_irq: CRITICAL FIX - Disabling VIC interrupt (IRQ 38) at kernel level ***
[   37.562213] *** tx_vic_disable_irq: VIC interrupt (IRQ 38) DISABLED at kernel level ***
[   37.562219] tx_vic_disable_irq: VIC interrupt flag cleared and kernel interrupt disabled
[   37.562225] tx_vic_disable_irq: VIC interrupts already disabled
[   37.562230] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   37.562237] *** tx_isp_get_sensor: subdevs[5] = 811de400, ops = c06aeed8 ***
[   37.562244] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06aeeec ***
[   37.562251] *** tx_isp_get_sensor: subdevs[6] = 8056d400, ops = c06d90f8 ***
[   37.562257] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06d910c ***
[   37.562263] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   37.562269] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   37.562275] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   37.562280] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   37.562285] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   37.562291] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   37.562297] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   37.562303] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   37.562308] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   37.562314] *** tx_isp_get_sensor: Found real sensor: 8521b800 ***
[   37.562320] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   37.562325] *** STREAMING: Configuring CPM registers for VIC access ***
[   37.562630] ISP isp-m0: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x133 (delta: 0.000 ms)
[   37.562768] ISP isp-m0: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2b (delta: 0.000 ms)
[   37.563165] ISP isp-m0: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xa (delta: 0.000 ms)
[   37.563180] ISP isp-m0: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x8 (delta: 0.000 ms)
[   37.563190] ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
[   37.563205] ISP isp-m0: [CSI PHY Control] write at offset 0xb0: 0x0 -> 0x3fff (delta: 0.000 ms)
[   37.563219] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x80007000 -> 0x80007001 (delta: 7810.000 ms)
[   37.565053] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x3f00 -> 0x0 (delta: 7810.000 ms)
[   37.565095] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x200 -> 0x0 (delta: 7810.000 ms)
[   37.565104] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x200 -> 0x0 (delta: 7810.000 ms)
[   37.565357] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 7810.000 ms)
[   37.565367] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 7810.000 ms)
[   37.565381] ISP isp-m0: [Core Control] write at offset 0xb078: 0x0 -> 0x10000000 (delta: 0.000 ms)
[   37.589156] STREAMING: CPM clocks configured for VIC access
[   37.589170] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   37.589176] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   37.589183] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   37.589189] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   37.589195] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   37.589201] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   37.589207] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   37.589213] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   37.589221] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   37.589227] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   37.589234] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   37.589239] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   37.589245] *** VIC unlock: Commands written, checking VIC status register ***
[   37.589251] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   37.589257] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   37.589263] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   37.589269] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   37.589274] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   37.589280] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   37.589354] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   37.589362] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   37.589369] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   37.589376] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   37.589383] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   37.589389] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   37.589397] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   37.589403] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   37.589408] *** VIC INTERRUPT CONFIG: Clearing pending interrupts ***
[   37.589414] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   37.589419] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   37.589425] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   37.589431] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   37.589437] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   37.589444] *** ISP CORE CONFIG: Writing ISP core interrupt registers (vic_start_ok=0) ***
[   37.589450] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   37.589455] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   37.589461] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   37.589469] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   37.589475] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   37.589482] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x3130322a, 0x4=0x00000000 ***
[   37.589491] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x00000000, 0x0c=0x00000001, 0x100=0x00000000, 0x14=0x00000630 ***
[   37.589497] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   37.589503] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   37.589510] *** VIC INTERRUPT: imr_ok=0, imcr_ok=0, config_ok=0, control_ok=0 ***
[   37.589516] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   37.589521] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   37.589527] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   37.589533] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   37.589539] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   37.589544] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   37.589551] *** VIC INTERRUPT HANDLER CALLED: arg1=80488000 ***
[   37.589559] *** VIC IRQ: STATUS1=0x00000000, STATUS2=0x00000000 ***
[   37.589565] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   37.589571] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   37.589576] *** vic_framedone_irq_function: SAFE implementation ***
[   37.589582] *** VIC FRAME DONE: Frame completion signaled safely ***
[   37.589589] *** VIC TEST 2: Manual frame done function returned -1066704536 ***
[   37.589595] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   37.589601] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   37.589607] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   37.589613] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   37.589621] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   37.589627] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   37.589632] *** tx_vic_enable_irq: completed successfully ***
[   37.589637] *** vic_core_s_stream: EXACT Binary Ninja - VIC initialized, state=4 ***
[   37.589643] *** VIC STATE 4: Calling ispcore_slake_module to initialize ISP core ***
[   37.589649] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[   37.589655] ispcore_slake_module: VIC device=811de000, state=4*** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=0 ***
[   37.589665] *** ispcore_core_ops_init: ISP device=80488000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[   37.589675] ispcore_core_ops_init: VIC device=811de000, state=4ispcore_core_ops_init: Deinitializing (sensor_attr=NULL, on=0)
[   37.589683] *** ispcore_video_s_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   37.589690] *** VIC STATE CHECK: vic_dev->state=4 (need >=3), enable=0 ***
[   37.589696] *** CRITICAL: vic_dev->frame_channels is NULL - cannot process stream OFF ***
[   37.589701] *** This indicates frame_channels was not properly initialized during probe ***
[   37.589707] ispcore_core_ops_init: Canceling frame sync work during deinit
[   37.589713] tisp_deinit: Deinitializing ISP system
[   37.589719] tisp_code_destroy_tuning_node: Destroying ISP M0 tuning device node
[   37.601133] *** ISP M0 TUNING DEVICE DESTROYED ***
[   37.601151] ispcore_slake_module: Initializing channels
[   37.601157] ispcore_slake_module: Channel 0 enabledispcore_slake_module: Channel 1 enabled
[   37.601165] ispcore_slake_module: Channel 2 enabledispcore_slake_module: Channel 3 enabled
[   37.601173] ispcore_slake_module: Channel 4 enabledispcore_slake_module: Channel 5 enabled
[   37.601181] ispcore_slake_module: Calling VIC control function (0x4000001, 0)ispcore_slake_module: VIC control register written: 0x4000001
[   37.601189] ispcore_slake_module: Set VIC state to INIT (1)ispcore_slake_module: Processing subdevices
[   37.601221] *** DEBUG: isp_dev=80488000, isp_dev->subdevs=8048b274 ***<6>[   37.601231] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[   37.601238] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=4 ***
[   37.601243] tx_isp_csi_slake_subdev: CSI in streaming state, stopping stream
[   37.601249] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   37.601255] csi_video_s_stream: sd=8521b800, enable=0
[   37.601261] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   37.601269] *** tx_isp_get_sensor: subdevs[5] = 811de400, ops = c06aeed8 ***
[   37.601275] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06aeeec ***
[   37.601283] *** tx_isp_get_sensor: subdevs[6] = 8056d400, ops = c06d90f8 ***
[   37.601289] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06d910c ***
[   37.601295] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   37.601301] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   37.601307] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   37.601312] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   37.601317] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   37.601323] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   37.601329] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   37.601335] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   37.601340] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   37.601347] *** tx_isp_get_sensor: Found real sensor: 8521b800 ***
[   37.601352] csi_video_s_stream: Stream OFF - CSI state set to 3
[   37.601357] tx_isp_csi_slake_subdev: CSI in state 3, calling core_ops_init(disable)
[   37.601365] csi_core_ops_init: sd=8521b800, csi_dev=8521b800, enable=0
[   37.601372] tx_isp_csi_slake_subdev: CSI state 2->1, disabling clocks
[   37.601379] tx_isp_csi_slake_subdev: Disabled clock 1
[   37.601384] tx_isp_csi_slake_subdev: Disabled clock 0
[   37.601390] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[   37.601395] ispcore_slake_module: CSI slake success
[   37.601399] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[   37.601406] *** tx_isp_vic_slake_subdev: ENTRY - sd=811de000 ***
[   37.601413] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=811de000, current state=1 ***
[   37.601419] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[   37.601425] ispcore_slake_module: VIC slake success
[   37.601429] *** ispcore_slake_module: Calling slake_module for Sensor subdev ***
[   37.601435] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=1 ***
[   37.601441] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[   37.601447] ispcore_slake_module: Sensor slake success
[   37.601451] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[   37.601456] ispcore_slake_module: Managing ISP clocks
[   37.601461] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[   37.601469] ispcore_slake_module: Complete, result=0<6>[   37.601475] *** ispcore_slake_module SUCCESS - ISP core should now be initialized ***
[   37.601481] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   37.601488] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[   37.601495] *** vin_s_stream: SAFE implementation - sd=8056b000, enable=1 ***
[   37.601501] vin_s_stream: VIN state = 3, enable = 1
[   37.601507] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   37.601514] *** tx_isp_get_sensor: subdevs[5] = 811de400, ops = c06aeed8 ***
[   37.601521] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06aeeec ***
[   37.601528] *** tx_isp_get_sensor: subdevs[6] = 8056d400, ops = c06d90f8 ***
[   37.601535] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06d910c ***
[   37.601540] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   37.601546] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   37.601551] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   37.601557] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   37.601563] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   37.601568] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   37.601574] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   37.601579] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   37.601585] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   37.601591] *** tx_isp_get_sensor: Found real sensor: 8521b800 ***
[   37.601597] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   37.601603] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   37.601608] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[   37.601615] *** tx_isp_video_s_stream: Calling subdev[3]->ops->video->s_stream(1) ***
[   37.601621] *** ispcore_video_s_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   37.601628] *** VIC STATE CHECK: vic_dev->state=1 (need >=3), enable=1 ***
[   37.601634] *** VIC STATE ERROR: Current VIC state=1, need >=3 for streaming ***
[   37.601640] Err [VIC_INT] : mipi ch2 hcomp err !!!
[   37.601652] CPU: 0 PID: 2340 Comm: prudynt Tainted: G           O 3.10.14__isvp_swan_1.0__ #1
[   37.601658] Stack : 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
[   37.601658] 	  00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
[   37.601658] 	  00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
[   37.601658] 	  00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
[   37.601658] 	  00000000 00000000 00000000 00000000 00000000 00000000 00000000 8049dd60
[   37.601658] 	  ...
[   37.601732] Call Trace:[<8001f744>] 0x8001f744
[   37.601745] [<8001f744>] 0x8001f744
[   37.601753] [<c0664478>] 0xc0664478
[   37.601759] [<8048b280>] 0x8048b280
[   37.601766] [<803b462c>] 0x803b462c
[   37.601772] [<801ae2c8>] 0x801ae2c8
[   37.601779] [<c0679980>] 0xc0679980
[   37.601785] [<803b4664>] 0x803b4664
[   37.601791] [<803b462c>] 0x803b462c
[   37.601797] [<80488000>] 0x80488000
[   37.601803] [<8048b274>] 0x8048b274
[   37.601810] [<8048b280>] 0x8048b280
[   37.601816] [<c0671cd8>] 0xc0671cd8
[   37.601823] [<c0679854>] 0xc0679854
[   37.601829] [<80045612>] 0x80045612
[   37.601835] [<800dadb0>] 0x800dadb0
[   37.601842] [<800dbbb8>] 0x800dbbb8
[   37.601849] [<80045612>] 0x80045612
[   37.601855] [<800224bc>] 0x800224bc
[   37.601862] [<80045612>] 0x80045612
[   37.601869] 
[   37.601876] *** vin_s_stream: SAFE implementation - sd=8056b000, enable=0 ***
[   37.601883] vin_s_stream: VIN state = 4, enable = 0
[   37.601887] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   37.601895] *** tx_isp_get_sensor: subdevs[5] = 811de400, ops = c06aeed8 ***
[   37.601901] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06aeeec ***
[   37.601909] *** tx_isp_get_sensor: subdevs[6] = 8056d400, ops = c06d90f8 ***
[   37.601915] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06d910c ***
[   37.601921] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   37.601926] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   37.601932] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   37.601937] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   37.601943] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   37.601949] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   37.601954] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   37.601960] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   37.601965] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   37.601971] *** tx_isp_get_sensor: Found real sensor: 8521b800 ***
[   37.601977] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   37.601983] vin_s_stream: VIN state set to 3 (SAFE implementation)
[   37.601990] *** vic_core_s_stream: BINARY NINJA EXACT - sd=811de000, enable=0 ***
[   37.601996] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=1 ***
[   37.602001] *** vic_core_s_stream: STREAM OFF ***
[   37.602006] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   37.602013] csi_video_s_stream: sd=8521b800, enable=0
[   37.602018] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   37.602025] *** tx_isp_get_sensor: subdevs[5] = 811de400, ops = c06aeed8 ***
[   37.602032] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06aeeec ***
[   37.602039] *** tx_isp_get_sensor: subdevs[6] = 8056d400, ops = c06d90f8 ***
[   37.602045] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06d910c ***
[   37.602051] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   37.602057] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   37.602063] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   37.602068] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   37.602074] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   37.602079] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   37.602085] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   37.602091] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   37.602096] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   37.602102] *** tx_isp_get_sensor: Found real sensor: 8521b800 ***
[   37.602107] csi_video_s_stream: Stream OFF - CSI state set to 3
[   37.635383] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x83 -> 0x82 (delta: 80.000 ms)
[   37.640461] ISP released (refcnt=0)
root@ing-wyze-cam3-a000 ~# cat /proc/interrupts 
           CPU0       
  9:          0   jz-intc  i2s_irq
 11:       8242   jz-intc  jz-timerost
 14:          0   jz-intc  ipu
 15:      68584   jz-intc  jz-sfc
 18:          0   jz-intc  pdma
 23:          0   jz-intc  GPIO C
 24:          1   jz-intc  GPIO B
 25:          0   jz-intc  GPIO A
 29:          1   jz-intc  dwc2
 37:          1   jz-intc  isp-m0
 38:          0   jz-intc  isp-w02
 44:       8705   jz-intc  jzmmc_v1.2.1
 45:          0   jz-intc  jzmmc_v1.2.0
 58:        383   jz-intc  uart1
 68:        144   jz-intc  jz-i2c.0
 70:          0   jz-intc  avpu.0
126:          0    GPIO B  GPIO Button
134:          1    GPIO B  mmc-insert-detect
ERR:          0
root@ing-wyze-cam3-a000 ~# 
