INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project_copy/memsMicRec_vivado/memsMicRec_vivado.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project_copy/memsMicRec_vivado/memsMicRec_vivado.srcs/sources_1/ip/mmcm_clock/mmcm_clock_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mmcm_clock_mmcm_clock_clk_wiz'
INFO: [VRFC 10-3107] analyzing entity 'mmcm_clock'
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project_copy/code/biquad.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'biquad'
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project_copy/code/cicFilter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cicFilter'
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project_copy/code/cicFirDemod.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cicFirDemod'
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project_copy/code/cicFlt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cicFlt'
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project_copy/code/clocks.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clocks'
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project_copy/code/dataTransmit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dataTransmit'
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project_copy/code/fifoRead.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifoRead'
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project_copy/code/fifoWrite.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifoWrite'
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project_copy/code/firFlt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'firFlt'
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project_copy/code/hpFlt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hpFlt'
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project_copy/code/memsMicRec_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memsMicRec_top'
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project_copy/code/pdmDecode.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pdmDecode'
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project_copy/code/pdmDemod.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pdmDemod'
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project_copy/code/spiSlave.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'spiSlave'
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project_copy/code/memsMicRec_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memsMicRec_tb'
