|signedVXL
Done <= Control:inst5.Done
Start => Control:inst5.S
CLK => datapath:inst12.CLK
CLK => Control:inst5.CLK
A[0] => trans_32bits:inst.I[0]
A[1] => trans_32bits:inst.I[1]
A[2] => trans_32bits:inst.I[2]
A[3] => trans_32bits:inst.I[3]
A[4] => trans_32bits:inst.I[4]
A[5] => trans_32bits:inst.I[5]
A[6] => trans_32bits:inst.I[6]
A[7] => trans_32bits:inst.I[7]
A[8] => trans_32bits:inst.I[8]
A[9] => trans_32bits:inst.I[9]
A[10] => trans_32bits:inst.I[10]
A[11] => trans_32bits:inst.I[11]
A[12] => trans_32bits:inst.I[12]
A[13] => trans_32bits:inst.I[13]
A[14] => trans_32bits:inst.I[14]
A[15] => trans_32bits:inst.I[15]
A[16] => trans_32bits:inst.I[16]
A[17] => trans_32bits:inst.I[17]
A[18] => trans_32bits:inst.I[18]
A[19] => trans_32bits:inst.I[19]
A[20] => trans_32bits:inst.I[20]
A[21] => trans_32bits:inst.I[21]
A[22] => trans_32bits:inst.I[22]
A[23] => trans_32bits:inst.I[23]
A[24] => trans_32bits:inst.I[24]
A[25] => trans_32bits:inst.I[25]
A[26] => trans_32bits:inst.I[26]
A[27] => trans_32bits:inst.I[27]
A[28] => trans_32bits:inst.I[28]
A[29] => trans_32bits:inst.I[29]
A[30] => trans_32bits:inst.I[30]
A[31] => trans_32bits:inst.I[31]
A[31] => inst1.IN0
A[31] => trans_64bits:inst3.T
B[0] => trans_32bits:inst2.I[0]
B[1] => trans_32bits:inst2.I[1]
B[2] => trans_32bits:inst2.I[2]
B[3] => trans_32bits:inst2.I[3]
B[4] => trans_32bits:inst2.I[4]
B[5] => trans_32bits:inst2.I[5]
B[6] => trans_32bits:inst2.I[6]
B[7] => trans_32bits:inst2.I[7]
B[8] => trans_32bits:inst2.I[8]
B[9] => trans_32bits:inst2.I[9]
B[10] => trans_32bits:inst2.I[10]
B[11] => trans_32bits:inst2.I[11]
B[12] => trans_32bits:inst2.I[12]
B[13] => trans_32bits:inst2.I[13]
B[14] => trans_32bits:inst2.I[14]
B[15] => trans_32bits:inst2.I[15]
B[16] => trans_32bits:inst2.I[16]
B[17] => trans_32bits:inst2.I[17]
B[18] => trans_32bits:inst2.I[18]
B[19] => trans_32bits:inst2.I[19]
B[20] => trans_32bits:inst2.I[20]
B[21] => trans_32bits:inst2.I[21]
B[22] => trans_32bits:inst2.I[22]
B[23] => trans_32bits:inst2.I[23]
B[24] => trans_32bits:inst2.I[24]
B[25] => trans_32bits:inst2.I[25]
B[26] => trans_32bits:inst2.I[26]
B[27] => trans_32bits:inst2.I[27]
B[28] => trans_32bits:inst2.I[28]
B[29] => trans_32bits:inst2.I[29]
B[30] => trans_32bits:inst2.I[30]
B[31] => trans_32bits:inst2.I[31]
B[31] => inst1.IN1
Qu[0] <= trans_64bits:inst4.O[0]
Qu[1] <= trans_64bits:inst4.O[1]
Qu[2] <= trans_64bits:inst4.O[2]
Qu[3] <= trans_64bits:inst4.O[3]
Qu[4] <= trans_64bits:inst4.O[4]
Qu[5] <= trans_64bits:inst4.O[5]
Qu[6] <= trans_64bits:inst4.O[6]
Qu[7] <= trans_64bits:inst4.O[7]
Qu[8] <= trans_64bits:inst4.O[8]
Qu[9] <= trans_64bits:inst4.O[9]
Qu[10] <= trans_64bits:inst4.O[10]
Qu[11] <= trans_64bits:inst4.O[11]
Qu[12] <= trans_64bits:inst4.O[12]
Qu[13] <= trans_64bits:inst4.O[13]
Qu[14] <= trans_64bits:inst4.O[14]
Qu[15] <= trans_64bits:inst4.O[15]
Qu[16] <= trans_64bits:inst4.O[16]
Qu[17] <= trans_64bits:inst4.O[17]
Qu[18] <= trans_64bits:inst4.O[18]
Qu[19] <= trans_64bits:inst4.O[19]
Qu[20] <= trans_64bits:inst4.O[20]
Qu[21] <= trans_64bits:inst4.O[21]
Qu[22] <= trans_64bits:inst4.O[22]
Qu[23] <= trans_64bits:inst4.O[23]
Qu[24] <= trans_64bits:inst4.O[24]
Qu[25] <= trans_64bits:inst4.O[25]
Qu[26] <= trans_64bits:inst4.O[26]
Qu[27] <= trans_64bits:inst4.O[27]
Qu[28] <= trans_64bits:inst4.O[28]
Qu[29] <= trans_64bits:inst4.O[29]
Qu[30] <= trans_64bits:inst4.O[30]
Qu[31] <= trans_64bits:inst4.O[31]
Qu[32] <= trans_64bits:inst4.O[32]
Qu[33] <= trans_64bits:inst4.O[33]
Qu[34] <= trans_64bits:inst4.O[34]
Qu[35] <= trans_64bits:inst4.O[35]
Qu[36] <= trans_64bits:inst4.O[36]
Qu[37] <= trans_64bits:inst4.O[37]
Qu[38] <= trans_64bits:inst4.O[38]
Qu[39] <= trans_64bits:inst4.O[39]
Qu[40] <= trans_64bits:inst4.O[40]
Qu[41] <= trans_64bits:inst4.O[41]
Qu[42] <= trans_64bits:inst4.O[42]
Qu[43] <= trans_64bits:inst4.O[43]
Qu[44] <= trans_64bits:inst4.O[44]
Qu[45] <= trans_64bits:inst4.O[45]
Qu[46] <= trans_64bits:inst4.O[46]
Qu[47] <= trans_64bits:inst4.O[47]
Qu[48] <= trans_64bits:inst4.O[48]
Qu[49] <= trans_64bits:inst4.O[49]
Qu[50] <= trans_64bits:inst4.O[50]
Qu[51] <= trans_64bits:inst4.O[51]
Qu[52] <= trans_64bits:inst4.O[52]
Qu[53] <= trans_64bits:inst4.O[53]
Qu[54] <= trans_64bits:inst4.O[54]
Qu[55] <= trans_64bits:inst4.O[55]
Qu[56] <= trans_64bits:inst4.O[56]
Qu[57] <= trans_64bits:inst4.O[57]
Qu[58] <= trans_64bits:inst4.O[58]
Qu[59] <= trans_64bits:inst4.O[59]
Qu[60] <= trans_64bits:inst4.O[60]
Qu[61] <= trans_64bits:inst4.O[61]
Qu[62] <= trans_64bits:inst4.O[62]
Qu[63] <= trans_64bits:inst4.O[63]
R[0] <= trans_64bits:inst3.O[0]
R[1] <= trans_64bits:inst3.O[1]
R[2] <= trans_64bits:inst3.O[2]
R[3] <= trans_64bits:inst3.O[3]
R[4] <= trans_64bits:inst3.O[4]
R[5] <= trans_64bits:inst3.O[5]
R[6] <= trans_64bits:inst3.O[6]
R[7] <= trans_64bits:inst3.O[7]
R[8] <= trans_64bits:inst3.O[8]
R[9] <= trans_64bits:inst3.O[9]
R[10] <= trans_64bits:inst3.O[10]
R[11] <= trans_64bits:inst3.O[11]
R[12] <= trans_64bits:inst3.O[12]
R[13] <= trans_64bits:inst3.O[13]
R[14] <= trans_64bits:inst3.O[14]
R[15] <= trans_64bits:inst3.O[15]
R[16] <= trans_64bits:inst3.O[16]
R[17] <= trans_64bits:inst3.O[17]
R[18] <= trans_64bits:inst3.O[18]
R[19] <= trans_64bits:inst3.O[19]
R[20] <= trans_64bits:inst3.O[20]
R[21] <= trans_64bits:inst3.O[21]
R[22] <= trans_64bits:inst3.O[22]
R[23] <= trans_64bits:inst3.O[23]
R[24] <= trans_64bits:inst3.O[24]
R[25] <= trans_64bits:inst3.O[25]
R[26] <= trans_64bits:inst3.O[26]
R[27] <= trans_64bits:inst3.O[27]
R[28] <= trans_64bits:inst3.O[28]
R[29] <= trans_64bits:inst3.O[29]
R[30] <= trans_64bits:inst3.O[30]
R[31] <= trans_64bits:inst3.O[31]
R[32] <= trans_64bits:inst3.O[32]
R[33] <= trans_64bits:inst3.O[33]
R[34] <= trans_64bits:inst3.O[34]
R[35] <= trans_64bits:inst3.O[35]
R[36] <= trans_64bits:inst3.O[36]
R[37] <= trans_64bits:inst3.O[37]
R[38] <= trans_64bits:inst3.O[38]
R[39] <= trans_64bits:inst3.O[39]
R[40] <= trans_64bits:inst3.O[40]
R[41] <= trans_64bits:inst3.O[41]
R[42] <= trans_64bits:inst3.O[42]
R[43] <= trans_64bits:inst3.O[43]
R[44] <= trans_64bits:inst3.O[44]
R[45] <= trans_64bits:inst3.O[45]
R[46] <= trans_64bits:inst3.O[46]
R[47] <= trans_64bits:inst3.O[47]
R[48] <= trans_64bits:inst3.O[48]
R[49] <= trans_64bits:inst3.O[49]
R[50] <= trans_64bits:inst3.O[50]
R[51] <= trans_64bits:inst3.O[51]
R[52] <= trans_64bits:inst3.O[52]
R[53] <= trans_64bits:inst3.O[53]
R[54] <= trans_64bits:inst3.O[54]
R[55] <= trans_64bits:inst3.O[55]
R[56] <= trans_64bits:inst3.O[56]
R[57] <= trans_64bits:inst3.O[57]
R[58] <= trans_64bits:inst3.O[58]
R[59] <= trans_64bits:inst3.O[59]
R[60] <= trans_64bits:inst3.O[60]
R[61] <= trans_64bits:inst3.O[61]
R[62] <= trans_64bits:inst3.O[62]
R[63] <= trans_64bits:inst3.O[63]


|signedVXL|Control:inst5
IE <= output_control:inst.IE
CLK => DFF2.CLK
CLK => DFF1.CLK
CLK => DFF0.CLK
S => next_state:inst3.S
C => next_state:inst3.C
Z => next_state:inst3.Z
OE <= output_control:inst.OE
Done <= output_control:inst.Done
CE <= output_control:inst.CE
SO <= output_control:inst.SO
SA[0] <= output_control:inst.SA[0]
SA[1] <= output_control:inst.SA[1]
SB[0] <= output_control:inst.SB[0]
SB[1] <= output_control:inst.SB[1]
SQ[0] <= output_control:inst.SQ[0]
SQ[1] <= output_control:inst.SQ[1]


|signedVXL|Control:inst5|output_control:inst
IE <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Q2 => inst.IN0
Q2 => inst13.IN0
Q2 => inst9.IN0
Q2 => inst5.IN0
Q1 => inst1.IN0
Q1 => inst13.IN1
Q1 => inst14.IN1
Q1 => inst8.IN1
Q1 => inst11.IN1
Q0 => inst3.IN2
Q0 => inst2.IN0
Q0 => inst7.IN2
Q0 => inst5.IN2
Q0 => inst10.IN1
Q0 => inst11.IN2
Q0 => inst12.IN2
SO <= inst.DB_MAX_OUTPUT_PORT_TYPE
OE <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Done <= inst13.DB_MAX_OUTPUT_PORT_TYPE
CE <= inst14.DB_MAX_OUTPUT_PORT_TYPE
SA[0] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
SA[1] <= <GND>
SB[0] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
SB[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
SQ[0] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
SQ[1] <= inst11.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|Control:inst5|next_state:inst3
D2 <= jfalf.DB_MAX_OUTPUT_PORT_TYPE
Q2 => egkokw.IN0
Q2 => rtewomv.IN0
Q2 => inst.IN0
Q2 => eiwjpjf.IN0
Q1 => inst1.IN0
Q1 => najfng.IN1
Q1 => drfwon.IN1
Q1 => snvnls.IN1
Q1 => feijoiewjg.IN1
Q0 => inst2.IN0
Q0 => najfng.IN2
Q0 => vmslvn.IN1
Z => rtewomv.IN2
D1 <= nfalkkn.DB_MAX_OUTPUT_PORT_TYPE
D0 <= nalfse.DB_MAX_OUTPUT_PORT_TYPE
S => vslnkvls.IN2
C => inst4.IN0


|signedVXL|datapath:inst12
Z <= counteDown_33:inst17.Z
CE => counteDown_33:inst17.EN
CLK => counteDown_33:inst17.CLK
CLK => shift_register_64bits:inst6.CLK
CLK => shift_register_64bits:inst13.CLK
CLK => shift_register_64bits:inst.CLK
QA[63] <= shift_register_64bits:inst6.Q[63]
IE => mux2_64bits:inst1.S
SO => mux2_64bits:inst8.S
B[0] => shift_register_64bits:inst13.I[32]
B[1] => shift_register_64bits:inst13.I[33]
B[2] => shift_register_64bits:inst13.I[34]
B[3] => shift_register_64bits:inst13.I[35]
B[4] => shift_register_64bits:inst13.I[36]
B[5] => shift_register_64bits:inst13.I[37]
B[6] => shift_register_64bits:inst13.I[38]
B[7] => shift_register_64bits:inst13.I[39]
B[8] => shift_register_64bits:inst13.I[40]
B[9] => shift_register_64bits:inst13.I[41]
B[10] => shift_register_64bits:inst13.I[42]
B[11] => shift_register_64bits:inst13.I[43]
B[12] => shift_register_64bits:inst13.I[44]
B[13] => shift_register_64bits:inst13.I[45]
B[14] => shift_register_64bits:inst13.I[46]
B[15] => shift_register_64bits:inst13.I[47]
B[16] => shift_register_64bits:inst13.I[48]
B[17] => shift_register_64bits:inst13.I[49]
B[18] => shift_register_64bits:inst13.I[50]
B[19] => shift_register_64bits:inst13.I[51]
B[20] => shift_register_64bits:inst13.I[52]
B[21] => shift_register_64bits:inst13.I[53]
B[22] => shift_register_64bits:inst13.I[54]
B[23] => shift_register_64bits:inst13.I[55]
B[24] => shift_register_64bits:inst13.I[56]
B[25] => shift_register_64bits:inst13.I[57]
B[26] => shift_register_64bits:inst13.I[58]
B[27] => shift_register_64bits:inst13.I[59]
B[28] => shift_register_64bits:inst13.I[60]
B[29] => shift_register_64bits:inst13.I[61]
B[30] => shift_register_64bits:inst13.I[62]
B[31] => shift_register_64bits:inst13.I[63]
SB[0] => shift_register_64bits:inst13.S[0]
SB[1] => shift_register_64bits:inst13.S[1]
A[0] => mux2_64bits:inst1.B[0]
A[1] => mux2_64bits:inst1.B[1]
A[2] => mux2_64bits:inst1.B[2]
A[3] => mux2_64bits:inst1.B[3]
A[4] => mux2_64bits:inst1.B[4]
A[5] => mux2_64bits:inst1.B[5]
A[6] => mux2_64bits:inst1.B[6]
A[7] => mux2_64bits:inst1.B[7]
A[8] => mux2_64bits:inst1.B[8]
A[9] => mux2_64bits:inst1.B[9]
A[10] => mux2_64bits:inst1.B[10]
A[11] => mux2_64bits:inst1.B[11]
A[12] => mux2_64bits:inst1.B[12]
A[13] => mux2_64bits:inst1.B[13]
A[14] => mux2_64bits:inst1.B[14]
A[15] => mux2_64bits:inst1.B[15]
A[16] => mux2_64bits:inst1.B[16]
A[17] => mux2_64bits:inst1.B[17]
A[18] => mux2_64bits:inst1.B[18]
A[19] => mux2_64bits:inst1.B[19]
A[20] => mux2_64bits:inst1.B[20]
A[21] => mux2_64bits:inst1.B[21]
A[22] => mux2_64bits:inst1.B[22]
A[23] => mux2_64bits:inst1.B[23]
A[24] => mux2_64bits:inst1.B[24]
A[25] => mux2_64bits:inst1.B[25]
A[26] => mux2_64bits:inst1.B[26]
A[27] => mux2_64bits:inst1.B[27]
A[28] => mux2_64bits:inst1.B[28]
A[29] => mux2_64bits:inst1.B[29]
A[30] => mux2_64bits:inst1.B[30]
A[31] => mux2_64bits:inst1.B[31]
SA[0] => shift_register_64bits:inst6.S[0]
SA[1] => shift_register_64bits:inst6.S[1]
Qu[0] <= mux2_64bits:inst11.Y[0]
Qu[1] <= mux2_64bits:inst11.Y[1]
Qu[2] <= mux2_64bits:inst11.Y[2]
Qu[3] <= mux2_64bits:inst11.Y[3]
Qu[4] <= mux2_64bits:inst11.Y[4]
Qu[5] <= mux2_64bits:inst11.Y[5]
Qu[6] <= mux2_64bits:inst11.Y[6]
Qu[7] <= mux2_64bits:inst11.Y[7]
Qu[8] <= mux2_64bits:inst11.Y[8]
Qu[9] <= mux2_64bits:inst11.Y[9]
Qu[10] <= mux2_64bits:inst11.Y[10]
Qu[11] <= mux2_64bits:inst11.Y[11]
Qu[12] <= mux2_64bits:inst11.Y[12]
Qu[13] <= mux2_64bits:inst11.Y[13]
Qu[14] <= mux2_64bits:inst11.Y[14]
Qu[15] <= mux2_64bits:inst11.Y[15]
Qu[16] <= mux2_64bits:inst11.Y[16]
Qu[17] <= mux2_64bits:inst11.Y[17]
Qu[18] <= mux2_64bits:inst11.Y[18]
Qu[19] <= mux2_64bits:inst11.Y[19]
Qu[20] <= mux2_64bits:inst11.Y[20]
Qu[21] <= mux2_64bits:inst11.Y[21]
Qu[22] <= mux2_64bits:inst11.Y[22]
Qu[23] <= mux2_64bits:inst11.Y[23]
Qu[24] <= mux2_64bits:inst11.Y[24]
Qu[25] <= mux2_64bits:inst11.Y[25]
Qu[26] <= mux2_64bits:inst11.Y[26]
Qu[27] <= mux2_64bits:inst11.Y[27]
Qu[28] <= mux2_64bits:inst11.Y[28]
Qu[29] <= mux2_64bits:inst11.Y[29]
Qu[30] <= mux2_64bits:inst11.Y[30]
Qu[31] <= mux2_64bits:inst11.Y[31]
Qu[32] <= mux2_64bits:inst11.Y[32]
Qu[33] <= mux2_64bits:inst11.Y[33]
Qu[34] <= mux2_64bits:inst11.Y[34]
Qu[35] <= mux2_64bits:inst11.Y[35]
Qu[36] <= mux2_64bits:inst11.Y[36]
Qu[37] <= mux2_64bits:inst11.Y[37]
Qu[38] <= mux2_64bits:inst11.Y[38]
Qu[39] <= mux2_64bits:inst11.Y[39]
Qu[40] <= mux2_64bits:inst11.Y[40]
Qu[41] <= mux2_64bits:inst11.Y[41]
Qu[42] <= mux2_64bits:inst11.Y[42]
Qu[43] <= mux2_64bits:inst11.Y[43]
Qu[44] <= mux2_64bits:inst11.Y[44]
Qu[45] <= mux2_64bits:inst11.Y[45]
Qu[46] <= mux2_64bits:inst11.Y[46]
Qu[47] <= mux2_64bits:inst11.Y[47]
Qu[48] <= mux2_64bits:inst11.Y[48]
Qu[49] <= mux2_64bits:inst11.Y[49]
Qu[50] <= mux2_64bits:inst11.Y[50]
Qu[51] <= mux2_64bits:inst11.Y[51]
Qu[52] <= mux2_64bits:inst11.Y[52]
Qu[53] <= mux2_64bits:inst11.Y[53]
Qu[54] <= mux2_64bits:inst11.Y[54]
Qu[55] <= mux2_64bits:inst11.Y[55]
Qu[56] <= mux2_64bits:inst11.Y[56]
Qu[57] <= mux2_64bits:inst11.Y[57]
Qu[58] <= mux2_64bits:inst11.Y[58]
Qu[59] <= mux2_64bits:inst11.Y[59]
Qu[60] <= mux2_64bits:inst11.Y[60]
Qu[61] <= mux2_64bits:inst11.Y[61]
Qu[62] <= mux2_64bits:inst11.Y[62]
Qu[63] <= mux2_64bits:inst11.Y[63]
OE => mux2_64bits:inst11.S
OE => mux2_64bits:inst10.S
SQ[0] => shift_register_64bits:inst.S[0]
SQ[1] => shift_register_64bits:inst.S[1]
R[0] <= mux2_64bits:inst10.Y[0]
R[1] <= mux2_64bits:inst10.Y[1]
R[2] <= mux2_64bits:inst10.Y[2]
R[3] <= mux2_64bits:inst10.Y[3]
R[4] <= mux2_64bits:inst10.Y[4]
R[5] <= mux2_64bits:inst10.Y[5]
R[6] <= mux2_64bits:inst10.Y[6]
R[7] <= mux2_64bits:inst10.Y[7]
R[8] <= mux2_64bits:inst10.Y[8]
R[9] <= mux2_64bits:inst10.Y[9]
R[10] <= mux2_64bits:inst10.Y[10]
R[11] <= mux2_64bits:inst10.Y[11]
R[12] <= mux2_64bits:inst10.Y[12]
R[13] <= mux2_64bits:inst10.Y[13]
R[14] <= mux2_64bits:inst10.Y[14]
R[15] <= mux2_64bits:inst10.Y[15]
R[16] <= mux2_64bits:inst10.Y[16]
R[17] <= mux2_64bits:inst10.Y[17]
R[18] <= mux2_64bits:inst10.Y[18]
R[19] <= mux2_64bits:inst10.Y[19]
R[20] <= mux2_64bits:inst10.Y[20]
R[21] <= mux2_64bits:inst10.Y[21]
R[22] <= mux2_64bits:inst10.Y[22]
R[23] <= mux2_64bits:inst10.Y[23]
R[24] <= mux2_64bits:inst10.Y[24]
R[25] <= mux2_64bits:inst10.Y[25]
R[26] <= mux2_64bits:inst10.Y[26]
R[27] <= mux2_64bits:inst10.Y[27]
R[28] <= mux2_64bits:inst10.Y[28]
R[29] <= mux2_64bits:inst10.Y[29]
R[30] <= mux2_64bits:inst10.Y[30]
R[31] <= mux2_64bits:inst10.Y[31]
R[32] <= mux2_64bits:inst10.Y[32]
R[33] <= mux2_64bits:inst10.Y[33]
R[34] <= mux2_64bits:inst10.Y[34]
R[35] <= mux2_64bits:inst10.Y[35]
R[36] <= mux2_64bits:inst10.Y[36]
R[37] <= mux2_64bits:inst10.Y[37]
R[38] <= mux2_64bits:inst10.Y[38]
R[39] <= mux2_64bits:inst10.Y[39]
R[40] <= mux2_64bits:inst10.Y[40]
R[41] <= mux2_64bits:inst10.Y[41]
R[42] <= mux2_64bits:inst10.Y[42]
R[43] <= mux2_64bits:inst10.Y[43]
R[44] <= mux2_64bits:inst10.Y[44]
R[45] <= mux2_64bits:inst10.Y[45]
R[46] <= mux2_64bits:inst10.Y[46]
R[47] <= mux2_64bits:inst10.Y[47]
R[48] <= mux2_64bits:inst10.Y[48]
R[49] <= mux2_64bits:inst10.Y[49]
R[50] <= mux2_64bits:inst10.Y[50]
R[51] <= mux2_64bits:inst10.Y[51]
R[52] <= mux2_64bits:inst10.Y[52]
R[53] <= mux2_64bits:inst10.Y[53]
R[54] <= mux2_64bits:inst10.Y[54]
R[55] <= mux2_64bits:inst10.Y[55]
R[56] <= mux2_64bits:inst10.Y[56]
R[57] <= mux2_64bits:inst10.Y[57]
R[58] <= mux2_64bits:inst10.Y[58]
R[59] <= mux2_64bits:inst10.Y[59]
R[60] <= mux2_64bits:inst10.Y[60]
R[61] <= mux2_64bits:inst10.Y[61]
R[62] <= mux2_64bits:inst10.Y[62]
R[63] <= mux2_64bits:inst10.Y[63]


|signedVXL|datapath:inst12|counteDown_33:inst17
Z <= inst1.DB_MAX_OUTPUT_PORT_TYPE
EN => counter_6bits:COUNTER_6BITS_0.E
CLK => dff_001.CLK
CLK => dff_002.CLK
CLK => counter_6bits:COUNTER_6BITS_0.CLK


|signedVXL|datapath:inst12|counteDown_33:inst17|counter_6bits:COUNTER_6BITS_0
O[0] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst2.CLK
CLK => inst4.CLK
CLK => inst6.CLK
CLK => inst8.CLK
Load => mux2:inst9.S
Load => mux2:inst11.S
Load => mux2:inst13.S
Load => mux2:inst14.S
Load => mux2:inst15.S
Load => mux2:inst21.S
I[0] => mux2:inst21.D1
I[1] => mux2:inst15.D1
I[2] => mux2:inst14.D1
I[3] => mux2:inst13.D1
I[4] => mux2:inst11.D1
I[5] => mux2:inst9.D1
D => HAS:inst20.D
D => HAS:inst19.D
D => HAS:inst.D
D => HAS:inst16.D
D => HAS:inst17.D
D => HAS:inst18.D
E => HAS:inst18.Ci


|signedVXL|datapath:inst12|counteDown_33:inst17|counter_6bits:COUNTER_6BITS_0|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|counteDown_33:inst17|counter_6bits:COUNTER_6BITS_0|HAS:inst20
Di <= inst.DB_MAX_OUTPUT_PORT_TYPE
Qi => inst.IN0
Qi => inst1.IN2
Qi => inst4.IN0
Ci => inst.IN1
Ci => inst1.IN0
Ci => inst2.IN2
Ci1 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
D => inst3.IN0
D => inst2.IN0


|signedVXL|datapath:inst12|counteDown_33:inst17|counter_6bits:COUNTER_6BITS_0|HAS:inst19
Di <= inst.DB_MAX_OUTPUT_PORT_TYPE
Qi => inst.IN0
Qi => inst1.IN2
Qi => inst4.IN0
Ci => inst.IN1
Ci => inst1.IN0
Ci => inst2.IN2
Ci1 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
D => inst3.IN0
D => inst2.IN0


|signedVXL|datapath:inst12|counteDown_33:inst17|counter_6bits:COUNTER_6BITS_0|HAS:inst
Di <= inst.DB_MAX_OUTPUT_PORT_TYPE
Qi => inst.IN0
Qi => inst1.IN2
Qi => inst4.IN0
Ci => inst.IN1
Ci => inst1.IN0
Ci => inst2.IN2
Ci1 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
D => inst3.IN0
D => inst2.IN0


|signedVXL|datapath:inst12|counteDown_33:inst17|counter_6bits:COUNTER_6BITS_0|HAS:inst16
Di <= inst.DB_MAX_OUTPUT_PORT_TYPE
Qi => inst.IN0
Qi => inst1.IN2
Qi => inst4.IN0
Ci => inst.IN1
Ci => inst1.IN0
Ci => inst2.IN2
Ci1 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
D => inst3.IN0
D => inst2.IN0


|signedVXL|datapath:inst12|counteDown_33:inst17|counter_6bits:COUNTER_6BITS_0|HAS:inst17
Di <= inst.DB_MAX_OUTPUT_PORT_TYPE
Qi => inst.IN0
Qi => inst1.IN2
Qi => inst4.IN0
Ci => inst.IN1
Ci => inst1.IN0
Ci => inst2.IN2
Ci1 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
D => inst3.IN0
D => inst2.IN0


|signedVXL|datapath:inst12|counteDown_33:inst17|counter_6bits:COUNTER_6BITS_0|HAS:inst18
Di <= inst.DB_MAX_OUTPUT_PORT_TYPE
Qi => inst.IN0
Qi => inst1.IN2
Qi => inst4.IN0
Ci => inst.IN1
Ci => inst1.IN0
Ci => inst2.IN2
Ci1 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
D => inst3.IN0
D => inst2.IN0


|signedVXL|datapath:inst12|counteDown_33:inst17|counter_6bits:COUNTER_6BITS_0|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|counteDown_33:inst17|counter_6bits:COUNTER_6BITS_0|mux2:inst13
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|counteDown_33:inst17|counter_6bits:COUNTER_6BITS_0|mux2:inst14
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|counteDown_33:inst17|counter_6bits:COUNTER_6BITS_0|mux2:inst15
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|counteDown_33:inst17|counter_6bits:COUNTER_6BITS_0|mux2:inst21
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6
Q[0] <= shift_register_32bits:inst1.Q[0]
Q[1] <= shift_register_32bits:inst1.Q[1]
Q[2] <= shift_register_32bits:inst1.Q[2]
Q[3] <= shift_register_32bits:inst1.Q[3]
Q[4] <= shift_register_32bits:inst1.Q[4]
Q[5] <= shift_register_32bits:inst1.Q[5]
Q[6] <= shift_register_32bits:inst1.Q[6]
Q[7] <= shift_register_32bits:inst1.Q[7]
Q[8] <= shift_register_32bits:inst1.Q[8]
Q[9] <= shift_register_32bits:inst1.Q[9]
Q[10] <= shift_register_32bits:inst1.Q[10]
Q[11] <= shift_register_32bits:inst1.Q[11]
Q[12] <= shift_register_32bits:inst1.Q[12]
Q[13] <= shift_register_32bits:inst1.Q[13]
Q[14] <= shift_register_32bits:inst1.Q[14]
Q[15] <= shift_register_32bits:inst1.Q[15]
Q[16] <= shift_register_32bits:inst1.Q[16]
Q[17] <= shift_register_32bits:inst1.Q[17]
Q[18] <= shift_register_32bits:inst1.Q[18]
Q[19] <= shift_register_32bits:inst1.Q[19]
Q[20] <= shift_register_32bits:inst1.Q[20]
Q[21] <= shift_register_32bits:inst1.Q[21]
Q[22] <= shift_register_32bits:inst1.Q[22]
Q[23] <= shift_register_32bits:inst1.Q[23]
Q[24] <= shift_register_32bits:inst1.Q[24]
Q[25] <= shift_register_32bits:inst1.Q[25]
Q[26] <= shift_register_32bits:inst1.Q[26]
Q[27] <= shift_register_32bits:inst1.Q[27]
Q[28] <= shift_register_32bits:inst1.Q[28]
Q[29] <= shift_register_32bits:inst1.Q[29]
Q[30] <= shift_register_32bits:inst1.Q[30]
Q[31] <= shift_register_32bits:inst1.Q[31]
Q[32] <= shift_register_32bits:inst.Q[0]
Q[33] <= shift_register_32bits:inst.Q[1]
Q[34] <= shift_register_32bits:inst.Q[2]
Q[35] <= shift_register_32bits:inst.Q[3]
Q[36] <= shift_register_32bits:inst.Q[4]
Q[37] <= shift_register_32bits:inst.Q[5]
Q[38] <= shift_register_32bits:inst.Q[6]
Q[39] <= shift_register_32bits:inst.Q[7]
Q[40] <= shift_register_32bits:inst.Q[8]
Q[41] <= shift_register_32bits:inst.Q[9]
Q[42] <= shift_register_32bits:inst.Q[10]
Q[43] <= shift_register_32bits:inst.Q[11]
Q[44] <= shift_register_32bits:inst.Q[12]
Q[45] <= shift_register_32bits:inst.Q[13]
Q[46] <= shift_register_32bits:inst.Q[14]
Q[47] <= shift_register_32bits:inst.Q[15]
Q[48] <= shift_register_32bits:inst.Q[16]
Q[49] <= shift_register_32bits:inst.Q[17]
Q[50] <= shift_register_32bits:inst.Q[18]
Q[51] <= shift_register_32bits:inst.Q[19]
Q[52] <= shift_register_32bits:inst.Q[20]
Q[53] <= shift_register_32bits:inst.Q[21]
Q[54] <= shift_register_32bits:inst.Q[22]
Q[55] <= shift_register_32bits:inst.Q[23]
Q[56] <= shift_register_32bits:inst.Q[24]
Q[57] <= shift_register_32bits:inst.Q[25]
Q[58] <= shift_register_32bits:inst.Q[26]
Q[59] <= shift_register_32bits:inst.Q[27]
Q[60] <= shift_register_32bits:inst.Q[28]
Q[61] <= shift_register_32bits:inst.Q[29]
Q[62] <= shift_register_32bits:inst.Q[30]
Q[63] <= shift_register_32bits:inst.Q[31]
IL => shift_register_32bits:inst.IL
CLK => shift_register_32bits:inst.CLK
CLK => shift_register_32bits:inst1.CLK
I[0] => shift_register_32bits:inst1.I[0]
I[1] => shift_register_32bits:inst1.I[1]
I[2] => shift_register_32bits:inst1.I[2]
I[3] => shift_register_32bits:inst1.I[3]
I[4] => shift_register_32bits:inst1.I[4]
I[5] => shift_register_32bits:inst1.I[5]
I[6] => shift_register_32bits:inst1.I[6]
I[7] => shift_register_32bits:inst1.I[7]
I[8] => shift_register_32bits:inst1.I[8]
I[9] => shift_register_32bits:inst1.I[9]
I[10] => shift_register_32bits:inst1.I[10]
I[11] => shift_register_32bits:inst1.I[11]
I[12] => shift_register_32bits:inst1.I[12]
I[13] => shift_register_32bits:inst1.I[13]
I[14] => shift_register_32bits:inst1.I[14]
I[15] => shift_register_32bits:inst1.I[15]
I[16] => shift_register_32bits:inst1.I[16]
I[17] => shift_register_32bits:inst1.I[17]
I[18] => shift_register_32bits:inst1.I[18]
I[19] => shift_register_32bits:inst1.I[19]
I[20] => shift_register_32bits:inst1.I[20]
I[21] => shift_register_32bits:inst1.I[21]
I[22] => shift_register_32bits:inst1.I[22]
I[23] => shift_register_32bits:inst1.I[23]
I[24] => shift_register_32bits:inst1.I[24]
I[25] => shift_register_32bits:inst1.I[25]
I[26] => shift_register_32bits:inst1.I[26]
I[27] => shift_register_32bits:inst1.I[27]
I[28] => shift_register_32bits:inst1.I[28]
I[29] => shift_register_32bits:inst1.I[29]
I[30] => shift_register_32bits:inst1.I[30]
I[31] => shift_register_32bits:inst1.I[31]
I[32] => shift_register_32bits:inst.I[0]
I[33] => shift_register_32bits:inst.I[1]
I[34] => shift_register_32bits:inst.I[2]
I[35] => shift_register_32bits:inst.I[3]
I[36] => shift_register_32bits:inst.I[4]
I[37] => shift_register_32bits:inst.I[5]
I[38] => shift_register_32bits:inst.I[6]
I[39] => shift_register_32bits:inst.I[7]
I[40] => shift_register_32bits:inst.I[8]
I[41] => shift_register_32bits:inst.I[9]
I[42] => shift_register_32bits:inst.I[10]
I[43] => shift_register_32bits:inst.I[11]
I[44] => shift_register_32bits:inst.I[12]
I[45] => shift_register_32bits:inst.I[13]
I[46] => shift_register_32bits:inst.I[14]
I[47] => shift_register_32bits:inst.I[15]
I[48] => shift_register_32bits:inst.I[16]
I[49] => shift_register_32bits:inst.I[17]
I[50] => shift_register_32bits:inst.I[18]
I[51] => shift_register_32bits:inst.I[19]
I[52] => shift_register_32bits:inst.I[20]
I[53] => shift_register_32bits:inst.I[21]
I[54] => shift_register_32bits:inst.I[22]
I[55] => shift_register_32bits:inst.I[23]
I[56] => shift_register_32bits:inst.I[24]
I[57] => shift_register_32bits:inst.I[25]
I[58] => shift_register_32bits:inst.I[26]
I[59] => shift_register_32bits:inst.I[27]
I[60] => shift_register_32bits:inst.I[28]
I[61] => shift_register_32bits:inst.I[29]
I[62] => shift_register_32bits:inst.I[30]
I[63] => shift_register_32bits:inst.I[31]
S[0] => shift_register_32bits:inst.S[0]
S[0] => shift_register_32bits:inst1.S[0]
S[1] => shift_register_32bits:inst.S[1]
S[1] => shift_register_32bits:inst1.S[1]
IR => shift_register_32bits:inst1.IR


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst
Q[0] <= shift_register_16bits:inst1.Q[0]
Q[1] <= shift_register_16bits:inst1.Q[1]
Q[2] <= shift_register_16bits:inst1.Q[2]
Q[3] <= shift_register_16bits:inst1.Q[3]
Q[4] <= shift_register_16bits:inst1.Q[4]
Q[5] <= shift_register_16bits:inst1.Q[5]
Q[6] <= shift_register_16bits:inst1.Q[6]
Q[7] <= shift_register_16bits:inst1.Q[7]
Q[8] <= shift_register_16bits:inst1.Q[8]
Q[9] <= shift_register_16bits:inst1.Q[9]
Q[10] <= shift_register_16bits:inst1.Q[10]
Q[11] <= shift_register_16bits:inst1.Q[11]
Q[12] <= shift_register_16bits:inst1.Q[12]
Q[13] <= shift_register_16bits:inst1.Q[13]
Q[14] <= shift_register_16bits:inst1.Q[14]
Q[15] <= shift_register_16bits:inst1.Q[15]
Q[16] <= shift_register_16bits:inst.Q[0]
Q[17] <= shift_register_16bits:inst.Q[1]
Q[18] <= shift_register_16bits:inst.Q[2]
Q[19] <= shift_register_16bits:inst.Q[3]
Q[20] <= shift_register_16bits:inst.Q[4]
Q[21] <= shift_register_16bits:inst.Q[5]
Q[22] <= shift_register_16bits:inst.Q[6]
Q[23] <= shift_register_16bits:inst.Q[7]
Q[24] <= shift_register_16bits:inst.Q[8]
Q[25] <= shift_register_16bits:inst.Q[9]
Q[26] <= shift_register_16bits:inst.Q[10]
Q[27] <= shift_register_16bits:inst.Q[11]
Q[28] <= shift_register_16bits:inst.Q[12]
Q[29] <= shift_register_16bits:inst.Q[13]
Q[30] <= shift_register_16bits:inst.Q[14]
Q[31] <= shift_register_16bits:inst.Q[15]
IL => shift_register_16bits:inst.IL
CLK => shift_register_16bits:inst.CLK
CLK => shift_register_16bits:inst1.CLK
I[0] => shift_register_16bits:inst1.I[0]
I[1] => shift_register_16bits:inst1.I[1]
I[2] => shift_register_16bits:inst1.I[2]
I[3] => shift_register_16bits:inst1.I[3]
I[4] => shift_register_16bits:inst1.I[4]
I[5] => shift_register_16bits:inst1.I[5]
I[6] => shift_register_16bits:inst1.I[6]
I[7] => shift_register_16bits:inst1.I[7]
I[8] => shift_register_16bits:inst1.I[8]
I[9] => shift_register_16bits:inst1.I[9]
I[10] => shift_register_16bits:inst1.I[10]
I[11] => shift_register_16bits:inst1.I[11]
I[12] => shift_register_16bits:inst1.I[12]
I[13] => shift_register_16bits:inst1.I[13]
I[14] => shift_register_16bits:inst1.I[14]
I[15] => shift_register_16bits:inst1.I[15]
I[16] => shift_register_16bits:inst.I[0]
I[17] => shift_register_16bits:inst.I[1]
I[18] => shift_register_16bits:inst.I[2]
I[19] => shift_register_16bits:inst.I[3]
I[20] => shift_register_16bits:inst.I[4]
I[21] => shift_register_16bits:inst.I[5]
I[22] => shift_register_16bits:inst.I[6]
I[23] => shift_register_16bits:inst.I[7]
I[24] => shift_register_16bits:inst.I[8]
I[25] => shift_register_16bits:inst.I[9]
I[26] => shift_register_16bits:inst.I[10]
I[27] => shift_register_16bits:inst.I[11]
I[28] => shift_register_16bits:inst.I[12]
I[29] => shift_register_16bits:inst.I[13]
I[30] => shift_register_16bits:inst.I[14]
I[31] => shift_register_16bits:inst.I[15]
S[0] => shift_register_16bits:inst.S[0]
S[0] => shift_register_16bits:inst1.S[0]
S[1] => shift_register_16bits:inst.S[1]
S[1] => shift_register_16bits:inst1.S[1]
IR => shift_register_16bits:inst1.IR


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst
Q[0] <= shift_register_8bits:inst.Q[0]
Q[1] <= shift_register_8bits:inst.Q[1]
Q[2] <= shift_register_8bits:inst.Q[2]
Q[3] <= shift_register_8bits:inst.Q[3]
Q[4] <= shift_register_8bits:inst.Q[4]
Q[5] <= shift_register_8bits:inst.Q[5]
Q[6] <= shift_register_8bits:inst.Q[6]
Q[7] <= shift_register_8bits:inst.Q[7]
Q[8] <= shift_register_8bits:inst10.Q[0]
Q[9] <= shift_register_8bits:inst10.Q[1]
Q[10] <= shift_register_8bits:inst10.Q[2]
Q[11] <= shift_register_8bits:inst10.Q[3]
Q[12] <= shift_register_8bits:inst10.Q[4]
Q[13] <= shift_register_8bits:inst10.Q[5]
Q[14] <= shift_register_8bits:inst10.Q[6]
Q[15] <= shift_register_8bits:inst10.Q[7]
IL => shift_register_8bits:inst10.IL
CLK => shift_register_8bits:inst10.CLK
CLK => shift_register_8bits:inst.CLK
I[0] => shift_register_8bits:inst.I[0]
I[1] => shift_register_8bits:inst.I[1]
I[2] => shift_register_8bits:inst.I[2]
I[3] => shift_register_8bits:inst.I[3]
I[4] => shift_register_8bits:inst.I[4]
I[5] => shift_register_8bits:inst.I[5]
I[6] => shift_register_8bits:inst.I[6]
I[7] => shift_register_8bits:inst.I[7]
I[8] => shift_register_8bits:inst10.I[0]
I[9] => shift_register_8bits:inst10.I[1]
I[10] => shift_register_8bits:inst10.I[2]
I[11] => shift_register_8bits:inst10.I[3]
I[12] => shift_register_8bits:inst10.I[4]
I[13] => shift_register_8bits:inst10.I[5]
I[14] => shift_register_8bits:inst10.I[6]
I[15] => shift_register_8bits:inst10.I[7]
S[0] => shift_register_8bits:inst10.S[0]
S[0] => shift_register_8bits:inst.S[0]
S[1] => shift_register_8bits:inst10.S[1]
S[1] => shift_register_8bits:inst.S[1]
IR => shift_register_8bits:inst.IR


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10
Q[0] <= shift_register_4bits:inst1.Q[0]
Q[1] <= shift_register_4bits:inst1.Q[1]
Q[2] <= shift_register_4bits:inst1.Q[2]
Q[3] <= shift_register_4bits:inst1.Q[3]
Q[4] <= shift_register_4bits:inst.Q[0]
Q[5] <= shift_register_4bits:inst.Q[1]
Q[6] <= shift_register_4bits:inst.Q[2]
Q[7] <= shift_register_4bits:inst.Q[3]
IR => shift_register_4bits:inst1.IR
CLK => shift_register_4bits:inst1.CLK
CLK => shift_register_4bits:inst.CLK
I[0] => shift_register_4bits:inst1.I[0]
I[1] => shift_register_4bits:inst1.I[1]
I[2] => shift_register_4bits:inst1.I[2]
I[3] => shift_register_4bits:inst1.I[3]
I[4] => shift_register_4bits:inst.I[0]
I[5] => shift_register_4bits:inst.I[1]
I[6] => shift_register_4bits:inst.I[2]
I[7] => shift_register_4bits:inst.I[3]
S[0] => shift_register_4bits:inst1.S[0]
S[0] => shift_register_4bits:inst.S[0]
S[1] => shift_register_4bits:inst1.S[1]
S[1] => shift_register_4bits:inst.S[1]
IL => shift_register_4bits:inst.IL


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1
Q[0] <= DFF2.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= DFF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= DFF0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst3.CLK
CLK => DFF0.CLK
CLK => DFF1.CLK
CLK => DFF2.CLK
S[0] => mux4:inst.S0
S[0] => mux4:inst1.S0
S[0] => mux4:inst5.S0
S[0] => mux4:inst6.S0
S[1] => mux4:inst.S1
S[1] => mux4:inst1.S1
S[1] => mux4:inst5.S1
S[1] => mux4:inst6.S1
IL => mux4:inst.I3
IR => mux4:inst6.I2
I[0] => mux4:inst6.I1
I[1] => mux4:inst5.I1
I[2] => mux4:inst1.I1
I[3] => mux4:inst.I1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst1
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst1|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst1|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst1|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst5
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst5|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst5|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst5|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst6
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst6|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst6|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst6|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst
Q[0] <= DFF2.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= DFF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= DFF0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst3.CLK
CLK => DFF0.CLK
CLK => DFF1.CLK
CLK => DFF2.CLK
S[0] => mux4:inst.S0
S[0] => mux4:inst1.S0
S[0] => mux4:inst5.S0
S[0] => mux4:inst6.S0
S[1] => mux4:inst.S1
S[1] => mux4:inst1.S1
S[1] => mux4:inst5.S1
S[1] => mux4:inst6.S1
IL => mux4:inst.I3
IR => mux4:inst6.I2
I[0] => mux4:inst6.I1
I[1] => mux4:inst5.I1
I[2] => mux4:inst1.I1
I[3] => mux4:inst.I1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst1
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst1|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst1|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst1|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst5
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst5|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst5|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst5|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst6
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst6|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst6|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst6|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst
Q[0] <= shift_register_4bits:inst1.Q[0]
Q[1] <= shift_register_4bits:inst1.Q[1]
Q[2] <= shift_register_4bits:inst1.Q[2]
Q[3] <= shift_register_4bits:inst1.Q[3]
Q[4] <= shift_register_4bits:inst.Q[0]
Q[5] <= shift_register_4bits:inst.Q[1]
Q[6] <= shift_register_4bits:inst.Q[2]
Q[7] <= shift_register_4bits:inst.Q[3]
IR => shift_register_4bits:inst1.IR
CLK => shift_register_4bits:inst1.CLK
CLK => shift_register_4bits:inst.CLK
I[0] => shift_register_4bits:inst1.I[0]
I[1] => shift_register_4bits:inst1.I[1]
I[2] => shift_register_4bits:inst1.I[2]
I[3] => shift_register_4bits:inst1.I[3]
I[4] => shift_register_4bits:inst.I[0]
I[5] => shift_register_4bits:inst.I[1]
I[6] => shift_register_4bits:inst.I[2]
I[7] => shift_register_4bits:inst.I[3]
S[0] => shift_register_4bits:inst1.S[0]
S[0] => shift_register_4bits:inst.S[0]
S[1] => shift_register_4bits:inst1.S[1]
S[1] => shift_register_4bits:inst.S[1]
IL => shift_register_4bits:inst.IL


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1
Q[0] <= DFF2.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= DFF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= DFF0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst3.CLK
CLK => DFF0.CLK
CLK => DFF1.CLK
CLK => DFF2.CLK
S[0] => mux4:inst.S0
S[0] => mux4:inst1.S0
S[0] => mux4:inst5.S0
S[0] => mux4:inst6.S0
S[1] => mux4:inst.S1
S[1] => mux4:inst1.S1
S[1] => mux4:inst5.S1
S[1] => mux4:inst6.S1
IL => mux4:inst.I3
IR => mux4:inst6.I2
I[0] => mux4:inst6.I1
I[1] => mux4:inst5.I1
I[2] => mux4:inst1.I1
I[3] => mux4:inst.I1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst1
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst1|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst1|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst1|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst5
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst5|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst5|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst5|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst6
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst6|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst6|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst6|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst
Q[0] <= DFF2.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= DFF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= DFF0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst3.CLK
CLK => DFF0.CLK
CLK => DFF1.CLK
CLK => DFF2.CLK
S[0] => mux4:inst.S0
S[0] => mux4:inst1.S0
S[0] => mux4:inst5.S0
S[0] => mux4:inst6.S0
S[1] => mux4:inst.S1
S[1] => mux4:inst1.S1
S[1] => mux4:inst5.S1
S[1] => mux4:inst6.S1
IL => mux4:inst.I3
IR => mux4:inst6.I2
I[0] => mux4:inst6.I1
I[1] => mux4:inst5.I1
I[2] => mux4:inst1.I1
I[3] => mux4:inst.I1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst1
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst1|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst1|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst1|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst5
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst5|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst5|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst5|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst6
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst6|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst6|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst6|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1
Q[0] <= shift_register_8bits:inst.Q[0]
Q[1] <= shift_register_8bits:inst.Q[1]
Q[2] <= shift_register_8bits:inst.Q[2]
Q[3] <= shift_register_8bits:inst.Q[3]
Q[4] <= shift_register_8bits:inst.Q[4]
Q[5] <= shift_register_8bits:inst.Q[5]
Q[6] <= shift_register_8bits:inst.Q[6]
Q[7] <= shift_register_8bits:inst.Q[7]
Q[8] <= shift_register_8bits:inst10.Q[0]
Q[9] <= shift_register_8bits:inst10.Q[1]
Q[10] <= shift_register_8bits:inst10.Q[2]
Q[11] <= shift_register_8bits:inst10.Q[3]
Q[12] <= shift_register_8bits:inst10.Q[4]
Q[13] <= shift_register_8bits:inst10.Q[5]
Q[14] <= shift_register_8bits:inst10.Q[6]
Q[15] <= shift_register_8bits:inst10.Q[7]
IL => shift_register_8bits:inst10.IL
CLK => shift_register_8bits:inst10.CLK
CLK => shift_register_8bits:inst.CLK
I[0] => shift_register_8bits:inst.I[0]
I[1] => shift_register_8bits:inst.I[1]
I[2] => shift_register_8bits:inst.I[2]
I[3] => shift_register_8bits:inst.I[3]
I[4] => shift_register_8bits:inst.I[4]
I[5] => shift_register_8bits:inst.I[5]
I[6] => shift_register_8bits:inst.I[6]
I[7] => shift_register_8bits:inst.I[7]
I[8] => shift_register_8bits:inst10.I[0]
I[9] => shift_register_8bits:inst10.I[1]
I[10] => shift_register_8bits:inst10.I[2]
I[11] => shift_register_8bits:inst10.I[3]
I[12] => shift_register_8bits:inst10.I[4]
I[13] => shift_register_8bits:inst10.I[5]
I[14] => shift_register_8bits:inst10.I[6]
I[15] => shift_register_8bits:inst10.I[7]
S[0] => shift_register_8bits:inst10.S[0]
S[0] => shift_register_8bits:inst.S[0]
S[1] => shift_register_8bits:inst10.S[1]
S[1] => shift_register_8bits:inst.S[1]
IR => shift_register_8bits:inst.IR


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10
Q[0] <= shift_register_4bits:inst1.Q[0]
Q[1] <= shift_register_4bits:inst1.Q[1]
Q[2] <= shift_register_4bits:inst1.Q[2]
Q[3] <= shift_register_4bits:inst1.Q[3]
Q[4] <= shift_register_4bits:inst.Q[0]
Q[5] <= shift_register_4bits:inst.Q[1]
Q[6] <= shift_register_4bits:inst.Q[2]
Q[7] <= shift_register_4bits:inst.Q[3]
IR => shift_register_4bits:inst1.IR
CLK => shift_register_4bits:inst1.CLK
CLK => shift_register_4bits:inst.CLK
I[0] => shift_register_4bits:inst1.I[0]
I[1] => shift_register_4bits:inst1.I[1]
I[2] => shift_register_4bits:inst1.I[2]
I[3] => shift_register_4bits:inst1.I[3]
I[4] => shift_register_4bits:inst.I[0]
I[5] => shift_register_4bits:inst.I[1]
I[6] => shift_register_4bits:inst.I[2]
I[7] => shift_register_4bits:inst.I[3]
S[0] => shift_register_4bits:inst1.S[0]
S[0] => shift_register_4bits:inst.S[0]
S[1] => shift_register_4bits:inst1.S[1]
S[1] => shift_register_4bits:inst.S[1]
IL => shift_register_4bits:inst.IL


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1
Q[0] <= DFF2.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= DFF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= DFF0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst3.CLK
CLK => DFF0.CLK
CLK => DFF1.CLK
CLK => DFF2.CLK
S[0] => mux4:inst.S0
S[0] => mux4:inst1.S0
S[0] => mux4:inst5.S0
S[0] => mux4:inst6.S0
S[1] => mux4:inst.S1
S[1] => mux4:inst1.S1
S[1] => mux4:inst5.S1
S[1] => mux4:inst6.S1
IL => mux4:inst.I3
IR => mux4:inst6.I2
I[0] => mux4:inst6.I1
I[1] => mux4:inst5.I1
I[2] => mux4:inst1.I1
I[3] => mux4:inst.I1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst1
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst1|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst1|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst1|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst5
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst5|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst5|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst5|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst6
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst6|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst6|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst6|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst
Q[0] <= DFF2.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= DFF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= DFF0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst3.CLK
CLK => DFF0.CLK
CLK => DFF1.CLK
CLK => DFF2.CLK
S[0] => mux4:inst.S0
S[0] => mux4:inst1.S0
S[0] => mux4:inst5.S0
S[0] => mux4:inst6.S0
S[1] => mux4:inst.S1
S[1] => mux4:inst1.S1
S[1] => mux4:inst5.S1
S[1] => mux4:inst6.S1
IL => mux4:inst.I3
IR => mux4:inst6.I2
I[0] => mux4:inst6.I1
I[1] => mux4:inst5.I1
I[2] => mux4:inst1.I1
I[3] => mux4:inst.I1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst1
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst1|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst1|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst1|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst5
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst5|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst5|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst5|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst6
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst6|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst6|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst6|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst
Q[0] <= shift_register_4bits:inst1.Q[0]
Q[1] <= shift_register_4bits:inst1.Q[1]
Q[2] <= shift_register_4bits:inst1.Q[2]
Q[3] <= shift_register_4bits:inst1.Q[3]
Q[4] <= shift_register_4bits:inst.Q[0]
Q[5] <= shift_register_4bits:inst.Q[1]
Q[6] <= shift_register_4bits:inst.Q[2]
Q[7] <= shift_register_4bits:inst.Q[3]
IR => shift_register_4bits:inst1.IR
CLK => shift_register_4bits:inst1.CLK
CLK => shift_register_4bits:inst.CLK
I[0] => shift_register_4bits:inst1.I[0]
I[1] => shift_register_4bits:inst1.I[1]
I[2] => shift_register_4bits:inst1.I[2]
I[3] => shift_register_4bits:inst1.I[3]
I[4] => shift_register_4bits:inst.I[0]
I[5] => shift_register_4bits:inst.I[1]
I[6] => shift_register_4bits:inst.I[2]
I[7] => shift_register_4bits:inst.I[3]
S[0] => shift_register_4bits:inst1.S[0]
S[0] => shift_register_4bits:inst.S[0]
S[1] => shift_register_4bits:inst1.S[1]
S[1] => shift_register_4bits:inst.S[1]
IL => shift_register_4bits:inst.IL


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1
Q[0] <= DFF2.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= DFF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= DFF0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst3.CLK
CLK => DFF0.CLK
CLK => DFF1.CLK
CLK => DFF2.CLK
S[0] => mux4:inst.S0
S[0] => mux4:inst1.S0
S[0] => mux4:inst5.S0
S[0] => mux4:inst6.S0
S[1] => mux4:inst.S1
S[1] => mux4:inst1.S1
S[1] => mux4:inst5.S1
S[1] => mux4:inst6.S1
IL => mux4:inst.I3
IR => mux4:inst6.I2
I[0] => mux4:inst6.I1
I[1] => mux4:inst5.I1
I[2] => mux4:inst1.I1
I[3] => mux4:inst.I1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst1
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst1|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst1|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst1|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst5
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst5|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst5|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst5|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst6
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst6|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst6|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst6|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst
Q[0] <= DFF2.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= DFF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= DFF0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst3.CLK
CLK => DFF0.CLK
CLK => DFF1.CLK
CLK => DFF2.CLK
S[0] => mux4:inst.S0
S[0] => mux4:inst1.S0
S[0] => mux4:inst5.S0
S[0] => mux4:inst6.S0
S[1] => mux4:inst.S1
S[1] => mux4:inst1.S1
S[1] => mux4:inst5.S1
S[1] => mux4:inst6.S1
IL => mux4:inst.I3
IR => mux4:inst6.I2
I[0] => mux4:inst6.I1
I[1] => mux4:inst5.I1
I[2] => mux4:inst1.I1
I[3] => mux4:inst.I1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst1
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst1|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst1|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst1|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst5
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst5|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst5|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst5|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst6
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst6|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst6|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst6|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1
Q[0] <= shift_register_16bits:inst1.Q[0]
Q[1] <= shift_register_16bits:inst1.Q[1]
Q[2] <= shift_register_16bits:inst1.Q[2]
Q[3] <= shift_register_16bits:inst1.Q[3]
Q[4] <= shift_register_16bits:inst1.Q[4]
Q[5] <= shift_register_16bits:inst1.Q[5]
Q[6] <= shift_register_16bits:inst1.Q[6]
Q[7] <= shift_register_16bits:inst1.Q[7]
Q[8] <= shift_register_16bits:inst1.Q[8]
Q[9] <= shift_register_16bits:inst1.Q[9]
Q[10] <= shift_register_16bits:inst1.Q[10]
Q[11] <= shift_register_16bits:inst1.Q[11]
Q[12] <= shift_register_16bits:inst1.Q[12]
Q[13] <= shift_register_16bits:inst1.Q[13]
Q[14] <= shift_register_16bits:inst1.Q[14]
Q[15] <= shift_register_16bits:inst1.Q[15]
Q[16] <= shift_register_16bits:inst.Q[0]
Q[17] <= shift_register_16bits:inst.Q[1]
Q[18] <= shift_register_16bits:inst.Q[2]
Q[19] <= shift_register_16bits:inst.Q[3]
Q[20] <= shift_register_16bits:inst.Q[4]
Q[21] <= shift_register_16bits:inst.Q[5]
Q[22] <= shift_register_16bits:inst.Q[6]
Q[23] <= shift_register_16bits:inst.Q[7]
Q[24] <= shift_register_16bits:inst.Q[8]
Q[25] <= shift_register_16bits:inst.Q[9]
Q[26] <= shift_register_16bits:inst.Q[10]
Q[27] <= shift_register_16bits:inst.Q[11]
Q[28] <= shift_register_16bits:inst.Q[12]
Q[29] <= shift_register_16bits:inst.Q[13]
Q[30] <= shift_register_16bits:inst.Q[14]
Q[31] <= shift_register_16bits:inst.Q[15]
IL => shift_register_16bits:inst.IL
CLK => shift_register_16bits:inst.CLK
CLK => shift_register_16bits:inst1.CLK
I[0] => shift_register_16bits:inst1.I[0]
I[1] => shift_register_16bits:inst1.I[1]
I[2] => shift_register_16bits:inst1.I[2]
I[3] => shift_register_16bits:inst1.I[3]
I[4] => shift_register_16bits:inst1.I[4]
I[5] => shift_register_16bits:inst1.I[5]
I[6] => shift_register_16bits:inst1.I[6]
I[7] => shift_register_16bits:inst1.I[7]
I[8] => shift_register_16bits:inst1.I[8]
I[9] => shift_register_16bits:inst1.I[9]
I[10] => shift_register_16bits:inst1.I[10]
I[11] => shift_register_16bits:inst1.I[11]
I[12] => shift_register_16bits:inst1.I[12]
I[13] => shift_register_16bits:inst1.I[13]
I[14] => shift_register_16bits:inst1.I[14]
I[15] => shift_register_16bits:inst1.I[15]
I[16] => shift_register_16bits:inst.I[0]
I[17] => shift_register_16bits:inst.I[1]
I[18] => shift_register_16bits:inst.I[2]
I[19] => shift_register_16bits:inst.I[3]
I[20] => shift_register_16bits:inst.I[4]
I[21] => shift_register_16bits:inst.I[5]
I[22] => shift_register_16bits:inst.I[6]
I[23] => shift_register_16bits:inst.I[7]
I[24] => shift_register_16bits:inst.I[8]
I[25] => shift_register_16bits:inst.I[9]
I[26] => shift_register_16bits:inst.I[10]
I[27] => shift_register_16bits:inst.I[11]
I[28] => shift_register_16bits:inst.I[12]
I[29] => shift_register_16bits:inst.I[13]
I[30] => shift_register_16bits:inst.I[14]
I[31] => shift_register_16bits:inst.I[15]
S[0] => shift_register_16bits:inst.S[0]
S[0] => shift_register_16bits:inst1.S[0]
S[1] => shift_register_16bits:inst.S[1]
S[1] => shift_register_16bits:inst1.S[1]
IR => shift_register_16bits:inst1.IR


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst
Q[0] <= shift_register_8bits:inst.Q[0]
Q[1] <= shift_register_8bits:inst.Q[1]
Q[2] <= shift_register_8bits:inst.Q[2]
Q[3] <= shift_register_8bits:inst.Q[3]
Q[4] <= shift_register_8bits:inst.Q[4]
Q[5] <= shift_register_8bits:inst.Q[5]
Q[6] <= shift_register_8bits:inst.Q[6]
Q[7] <= shift_register_8bits:inst.Q[7]
Q[8] <= shift_register_8bits:inst10.Q[0]
Q[9] <= shift_register_8bits:inst10.Q[1]
Q[10] <= shift_register_8bits:inst10.Q[2]
Q[11] <= shift_register_8bits:inst10.Q[3]
Q[12] <= shift_register_8bits:inst10.Q[4]
Q[13] <= shift_register_8bits:inst10.Q[5]
Q[14] <= shift_register_8bits:inst10.Q[6]
Q[15] <= shift_register_8bits:inst10.Q[7]
IL => shift_register_8bits:inst10.IL
CLK => shift_register_8bits:inst10.CLK
CLK => shift_register_8bits:inst.CLK
I[0] => shift_register_8bits:inst.I[0]
I[1] => shift_register_8bits:inst.I[1]
I[2] => shift_register_8bits:inst.I[2]
I[3] => shift_register_8bits:inst.I[3]
I[4] => shift_register_8bits:inst.I[4]
I[5] => shift_register_8bits:inst.I[5]
I[6] => shift_register_8bits:inst.I[6]
I[7] => shift_register_8bits:inst.I[7]
I[8] => shift_register_8bits:inst10.I[0]
I[9] => shift_register_8bits:inst10.I[1]
I[10] => shift_register_8bits:inst10.I[2]
I[11] => shift_register_8bits:inst10.I[3]
I[12] => shift_register_8bits:inst10.I[4]
I[13] => shift_register_8bits:inst10.I[5]
I[14] => shift_register_8bits:inst10.I[6]
I[15] => shift_register_8bits:inst10.I[7]
S[0] => shift_register_8bits:inst10.S[0]
S[0] => shift_register_8bits:inst.S[0]
S[1] => shift_register_8bits:inst10.S[1]
S[1] => shift_register_8bits:inst.S[1]
IR => shift_register_8bits:inst.IR


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10
Q[0] <= shift_register_4bits:inst1.Q[0]
Q[1] <= shift_register_4bits:inst1.Q[1]
Q[2] <= shift_register_4bits:inst1.Q[2]
Q[3] <= shift_register_4bits:inst1.Q[3]
Q[4] <= shift_register_4bits:inst.Q[0]
Q[5] <= shift_register_4bits:inst.Q[1]
Q[6] <= shift_register_4bits:inst.Q[2]
Q[7] <= shift_register_4bits:inst.Q[3]
IR => shift_register_4bits:inst1.IR
CLK => shift_register_4bits:inst1.CLK
CLK => shift_register_4bits:inst.CLK
I[0] => shift_register_4bits:inst1.I[0]
I[1] => shift_register_4bits:inst1.I[1]
I[2] => shift_register_4bits:inst1.I[2]
I[3] => shift_register_4bits:inst1.I[3]
I[4] => shift_register_4bits:inst.I[0]
I[5] => shift_register_4bits:inst.I[1]
I[6] => shift_register_4bits:inst.I[2]
I[7] => shift_register_4bits:inst.I[3]
S[0] => shift_register_4bits:inst1.S[0]
S[0] => shift_register_4bits:inst.S[0]
S[1] => shift_register_4bits:inst1.S[1]
S[1] => shift_register_4bits:inst.S[1]
IL => shift_register_4bits:inst.IL


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1
Q[0] <= DFF2.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= DFF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= DFF0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst3.CLK
CLK => DFF0.CLK
CLK => DFF1.CLK
CLK => DFF2.CLK
S[0] => mux4:inst.S0
S[0] => mux4:inst1.S0
S[0] => mux4:inst5.S0
S[0] => mux4:inst6.S0
S[1] => mux4:inst.S1
S[1] => mux4:inst1.S1
S[1] => mux4:inst5.S1
S[1] => mux4:inst6.S1
IL => mux4:inst.I3
IR => mux4:inst6.I2
I[0] => mux4:inst6.I1
I[1] => mux4:inst5.I1
I[2] => mux4:inst1.I1
I[3] => mux4:inst.I1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst1
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst1|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst1|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst1|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst5
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst5|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst5|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst5|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst6
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst6|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst6|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst6|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst
Q[0] <= DFF2.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= DFF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= DFF0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst3.CLK
CLK => DFF0.CLK
CLK => DFF1.CLK
CLK => DFF2.CLK
S[0] => mux4:inst.S0
S[0] => mux4:inst1.S0
S[0] => mux4:inst5.S0
S[0] => mux4:inst6.S0
S[1] => mux4:inst.S1
S[1] => mux4:inst1.S1
S[1] => mux4:inst5.S1
S[1] => mux4:inst6.S1
IL => mux4:inst.I3
IR => mux4:inst6.I2
I[0] => mux4:inst6.I1
I[1] => mux4:inst5.I1
I[2] => mux4:inst1.I1
I[3] => mux4:inst.I1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst1
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst1|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst1|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst1|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst5
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst5|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst5|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst5|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst6
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst6|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst6|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst6|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst
Q[0] <= shift_register_4bits:inst1.Q[0]
Q[1] <= shift_register_4bits:inst1.Q[1]
Q[2] <= shift_register_4bits:inst1.Q[2]
Q[3] <= shift_register_4bits:inst1.Q[3]
Q[4] <= shift_register_4bits:inst.Q[0]
Q[5] <= shift_register_4bits:inst.Q[1]
Q[6] <= shift_register_4bits:inst.Q[2]
Q[7] <= shift_register_4bits:inst.Q[3]
IR => shift_register_4bits:inst1.IR
CLK => shift_register_4bits:inst1.CLK
CLK => shift_register_4bits:inst.CLK
I[0] => shift_register_4bits:inst1.I[0]
I[1] => shift_register_4bits:inst1.I[1]
I[2] => shift_register_4bits:inst1.I[2]
I[3] => shift_register_4bits:inst1.I[3]
I[4] => shift_register_4bits:inst.I[0]
I[5] => shift_register_4bits:inst.I[1]
I[6] => shift_register_4bits:inst.I[2]
I[7] => shift_register_4bits:inst.I[3]
S[0] => shift_register_4bits:inst1.S[0]
S[0] => shift_register_4bits:inst.S[0]
S[1] => shift_register_4bits:inst1.S[1]
S[1] => shift_register_4bits:inst.S[1]
IL => shift_register_4bits:inst.IL


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1
Q[0] <= DFF2.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= DFF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= DFF0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst3.CLK
CLK => DFF0.CLK
CLK => DFF1.CLK
CLK => DFF2.CLK
S[0] => mux4:inst.S0
S[0] => mux4:inst1.S0
S[0] => mux4:inst5.S0
S[0] => mux4:inst6.S0
S[1] => mux4:inst.S1
S[1] => mux4:inst1.S1
S[1] => mux4:inst5.S1
S[1] => mux4:inst6.S1
IL => mux4:inst.I3
IR => mux4:inst6.I2
I[0] => mux4:inst6.I1
I[1] => mux4:inst5.I1
I[2] => mux4:inst1.I1
I[3] => mux4:inst.I1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst1
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst1|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst1|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst1|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst5
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst5|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst5|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst5|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst6
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst6|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst6|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst6|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst
Q[0] <= DFF2.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= DFF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= DFF0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst3.CLK
CLK => DFF0.CLK
CLK => DFF1.CLK
CLK => DFF2.CLK
S[0] => mux4:inst.S0
S[0] => mux4:inst1.S0
S[0] => mux4:inst5.S0
S[0] => mux4:inst6.S0
S[1] => mux4:inst.S1
S[1] => mux4:inst1.S1
S[1] => mux4:inst5.S1
S[1] => mux4:inst6.S1
IL => mux4:inst.I3
IR => mux4:inst6.I2
I[0] => mux4:inst6.I1
I[1] => mux4:inst5.I1
I[2] => mux4:inst1.I1
I[3] => mux4:inst.I1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst1
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst1|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst1|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst1|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst5
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst5|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst5|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst5|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst6
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst6|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst6|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst6|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1
Q[0] <= shift_register_8bits:inst.Q[0]
Q[1] <= shift_register_8bits:inst.Q[1]
Q[2] <= shift_register_8bits:inst.Q[2]
Q[3] <= shift_register_8bits:inst.Q[3]
Q[4] <= shift_register_8bits:inst.Q[4]
Q[5] <= shift_register_8bits:inst.Q[5]
Q[6] <= shift_register_8bits:inst.Q[6]
Q[7] <= shift_register_8bits:inst.Q[7]
Q[8] <= shift_register_8bits:inst10.Q[0]
Q[9] <= shift_register_8bits:inst10.Q[1]
Q[10] <= shift_register_8bits:inst10.Q[2]
Q[11] <= shift_register_8bits:inst10.Q[3]
Q[12] <= shift_register_8bits:inst10.Q[4]
Q[13] <= shift_register_8bits:inst10.Q[5]
Q[14] <= shift_register_8bits:inst10.Q[6]
Q[15] <= shift_register_8bits:inst10.Q[7]
IL => shift_register_8bits:inst10.IL
CLK => shift_register_8bits:inst10.CLK
CLK => shift_register_8bits:inst.CLK
I[0] => shift_register_8bits:inst.I[0]
I[1] => shift_register_8bits:inst.I[1]
I[2] => shift_register_8bits:inst.I[2]
I[3] => shift_register_8bits:inst.I[3]
I[4] => shift_register_8bits:inst.I[4]
I[5] => shift_register_8bits:inst.I[5]
I[6] => shift_register_8bits:inst.I[6]
I[7] => shift_register_8bits:inst.I[7]
I[8] => shift_register_8bits:inst10.I[0]
I[9] => shift_register_8bits:inst10.I[1]
I[10] => shift_register_8bits:inst10.I[2]
I[11] => shift_register_8bits:inst10.I[3]
I[12] => shift_register_8bits:inst10.I[4]
I[13] => shift_register_8bits:inst10.I[5]
I[14] => shift_register_8bits:inst10.I[6]
I[15] => shift_register_8bits:inst10.I[7]
S[0] => shift_register_8bits:inst10.S[0]
S[0] => shift_register_8bits:inst.S[0]
S[1] => shift_register_8bits:inst10.S[1]
S[1] => shift_register_8bits:inst.S[1]
IR => shift_register_8bits:inst.IR


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10
Q[0] <= shift_register_4bits:inst1.Q[0]
Q[1] <= shift_register_4bits:inst1.Q[1]
Q[2] <= shift_register_4bits:inst1.Q[2]
Q[3] <= shift_register_4bits:inst1.Q[3]
Q[4] <= shift_register_4bits:inst.Q[0]
Q[5] <= shift_register_4bits:inst.Q[1]
Q[6] <= shift_register_4bits:inst.Q[2]
Q[7] <= shift_register_4bits:inst.Q[3]
IR => shift_register_4bits:inst1.IR
CLK => shift_register_4bits:inst1.CLK
CLK => shift_register_4bits:inst.CLK
I[0] => shift_register_4bits:inst1.I[0]
I[1] => shift_register_4bits:inst1.I[1]
I[2] => shift_register_4bits:inst1.I[2]
I[3] => shift_register_4bits:inst1.I[3]
I[4] => shift_register_4bits:inst.I[0]
I[5] => shift_register_4bits:inst.I[1]
I[6] => shift_register_4bits:inst.I[2]
I[7] => shift_register_4bits:inst.I[3]
S[0] => shift_register_4bits:inst1.S[0]
S[0] => shift_register_4bits:inst.S[0]
S[1] => shift_register_4bits:inst1.S[1]
S[1] => shift_register_4bits:inst.S[1]
IL => shift_register_4bits:inst.IL


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1
Q[0] <= DFF2.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= DFF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= DFF0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst3.CLK
CLK => DFF0.CLK
CLK => DFF1.CLK
CLK => DFF2.CLK
S[0] => mux4:inst.S0
S[0] => mux4:inst1.S0
S[0] => mux4:inst5.S0
S[0] => mux4:inst6.S0
S[1] => mux4:inst.S1
S[1] => mux4:inst1.S1
S[1] => mux4:inst5.S1
S[1] => mux4:inst6.S1
IL => mux4:inst.I3
IR => mux4:inst6.I2
I[0] => mux4:inst6.I1
I[1] => mux4:inst5.I1
I[2] => mux4:inst1.I1
I[3] => mux4:inst.I1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst1
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst1|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst1|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst1|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst5
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst5|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst5|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst5|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst6
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst6|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst6|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst6|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst
Q[0] <= DFF2.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= DFF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= DFF0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst3.CLK
CLK => DFF0.CLK
CLK => DFF1.CLK
CLK => DFF2.CLK
S[0] => mux4:inst.S0
S[0] => mux4:inst1.S0
S[0] => mux4:inst5.S0
S[0] => mux4:inst6.S0
S[1] => mux4:inst.S1
S[1] => mux4:inst1.S1
S[1] => mux4:inst5.S1
S[1] => mux4:inst6.S1
IL => mux4:inst.I3
IR => mux4:inst6.I2
I[0] => mux4:inst6.I1
I[1] => mux4:inst5.I1
I[2] => mux4:inst1.I1
I[3] => mux4:inst.I1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst1
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst1|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst1|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst1|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst5
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst5|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst5|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst5|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst6
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst6|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst6|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst6|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst
Q[0] <= shift_register_4bits:inst1.Q[0]
Q[1] <= shift_register_4bits:inst1.Q[1]
Q[2] <= shift_register_4bits:inst1.Q[2]
Q[3] <= shift_register_4bits:inst1.Q[3]
Q[4] <= shift_register_4bits:inst.Q[0]
Q[5] <= shift_register_4bits:inst.Q[1]
Q[6] <= shift_register_4bits:inst.Q[2]
Q[7] <= shift_register_4bits:inst.Q[3]
IR => shift_register_4bits:inst1.IR
CLK => shift_register_4bits:inst1.CLK
CLK => shift_register_4bits:inst.CLK
I[0] => shift_register_4bits:inst1.I[0]
I[1] => shift_register_4bits:inst1.I[1]
I[2] => shift_register_4bits:inst1.I[2]
I[3] => shift_register_4bits:inst1.I[3]
I[4] => shift_register_4bits:inst.I[0]
I[5] => shift_register_4bits:inst.I[1]
I[6] => shift_register_4bits:inst.I[2]
I[7] => shift_register_4bits:inst.I[3]
S[0] => shift_register_4bits:inst1.S[0]
S[0] => shift_register_4bits:inst.S[0]
S[1] => shift_register_4bits:inst1.S[1]
S[1] => shift_register_4bits:inst.S[1]
IL => shift_register_4bits:inst.IL


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1
Q[0] <= DFF2.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= DFF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= DFF0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst3.CLK
CLK => DFF0.CLK
CLK => DFF1.CLK
CLK => DFF2.CLK
S[0] => mux4:inst.S0
S[0] => mux4:inst1.S0
S[0] => mux4:inst5.S0
S[0] => mux4:inst6.S0
S[1] => mux4:inst.S1
S[1] => mux4:inst1.S1
S[1] => mux4:inst5.S1
S[1] => mux4:inst6.S1
IL => mux4:inst.I3
IR => mux4:inst6.I2
I[0] => mux4:inst6.I1
I[1] => mux4:inst5.I1
I[2] => mux4:inst1.I1
I[3] => mux4:inst.I1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst1
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst1|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst1|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst1|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst5
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst5|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst5|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst5|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst6
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst6|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst6|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst6|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst
Q[0] <= DFF2.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= DFF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= DFF0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst3.CLK
CLK => DFF0.CLK
CLK => DFF1.CLK
CLK => DFF2.CLK
S[0] => mux4:inst.S0
S[0] => mux4:inst1.S0
S[0] => mux4:inst5.S0
S[0] => mux4:inst6.S0
S[1] => mux4:inst.S1
S[1] => mux4:inst1.S1
S[1] => mux4:inst5.S1
S[1] => mux4:inst6.S1
IL => mux4:inst.I3
IR => mux4:inst6.I2
I[0] => mux4:inst6.I1
I[1] => mux4:inst5.I1
I[2] => mux4:inst1.I1
I[3] => mux4:inst.I1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst1
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst1|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst1|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst1|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst5
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst5|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst5|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst5|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst6
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst6|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst6|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst6|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst6|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1
Y[0] <= mux2_32bits:inst1.Y[0]
Y[1] <= mux2_32bits:inst1.Y[1]
Y[2] <= mux2_32bits:inst1.Y[2]
Y[3] <= mux2_32bits:inst1.Y[3]
Y[4] <= mux2_32bits:inst1.Y[4]
Y[5] <= mux2_32bits:inst1.Y[5]
Y[6] <= mux2_32bits:inst1.Y[6]
Y[7] <= mux2_32bits:inst1.Y[7]
Y[8] <= mux2_32bits:inst1.Y[8]
Y[9] <= mux2_32bits:inst1.Y[9]
Y[10] <= mux2_32bits:inst1.Y[10]
Y[11] <= mux2_32bits:inst1.Y[11]
Y[12] <= mux2_32bits:inst1.Y[12]
Y[13] <= mux2_32bits:inst1.Y[13]
Y[14] <= mux2_32bits:inst1.Y[14]
Y[15] <= mux2_32bits:inst1.Y[15]
Y[16] <= mux2_32bits:inst1.Y[16]
Y[17] <= mux2_32bits:inst1.Y[17]
Y[18] <= mux2_32bits:inst1.Y[18]
Y[19] <= mux2_32bits:inst1.Y[19]
Y[20] <= mux2_32bits:inst1.Y[20]
Y[21] <= mux2_32bits:inst1.Y[21]
Y[22] <= mux2_32bits:inst1.Y[22]
Y[23] <= mux2_32bits:inst1.Y[23]
Y[24] <= mux2_32bits:inst1.Y[24]
Y[25] <= mux2_32bits:inst1.Y[25]
Y[26] <= mux2_32bits:inst1.Y[26]
Y[27] <= mux2_32bits:inst1.Y[27]
Y[28] <= mux2_32bits:inst1.Y[28]
Y[29] <= mux2_32bits:inst1.Y[29]
Y[30] <= mux2_32bits:inst1.Y[30]
Y[31] <= mux2_32bits:inst1.Y[31]
Y[32] <= mux2_32bits:inst.Y[0]
Y[33] <= mux2_32bits:inst.Y[1]
Y[34] <= mux2_32bits:inst.Y[2]
Y[35] <= mux2_32bits:inst.Y[3]
Y[36] <= mux2_32bits:inst.Y[4]
Y[37] <= mux2_32bits:inst.Y[5]
Y[38] <= mux2_32bits:inst.Y[6]
Y[39] <= mux2_32bits:inst.Y[7]
Y[40] <= mux2_32bits:inst.Y[8]
Y[41] <= mux2_32bits:inst.Y[9]
Y[42] <= mux2_32bits:inst.Y[10]
Y[43] <= mux2_32bits:inst.Y[11]
Y[44] <= mux2_32bits:inst.Y[12]
Y[45] <= mux2_32bits:inst.Y[13]
Y[46] <= mux2_32bits:inst.Y[14]
Y[47] <= mux2_32bits:inst.Y[15]
Y[48] <= mux2_32bits:inst.Y[16]
Y[49] <= mux2_32bits:inst.Y[17]
Y[50] <= mux2_32bits:inst.Y[18]
Y[51] <= mux2_32bits:inst.Y[19]
Y[52] <= mux2_32bits:inst.Y[20]
Y[53] <= mux2_32bits:inst.Y[21]
Y[54] <= mux2_32bits:inst.Y[22]
Y[55] <= mux2_32bits:inst.Y[23]
Y[56] <= mux2_32bits:inst.Y[24]
Y[57] <= mux2_32bits:inst.Y[25]
Y[58] <= mux2_32bits:inst.Y[26]
Y[59] <= mux2_32bits:inst.Y[27]
Y[60] <= mux2_32bits:inst.Y[28]
Y[61] <= mux2_32bits:inst.Y[29]
Y[62] <= mux2_32bits:inst.Y[30]
Y[63] <= mux2_32bits:inst.Y[31]
S => mux2_32bits:inst.S
S => mux2_32bits:inst1.S
A[0] => mux2_32bits:inst1.A[0]
A[1] => mux2_32bits:inst1.A[1]
A[2] => mux2_32bits:inst1.A[2]
A[3] => mux2_32bits:inst1.A[3]
A[4] => mux2_32bits:inst1.A[4]
A[5] => mux2_32bits:inst1.A[5]
A[6] => mux2_32bits:inst1.A[6]
A[7] => mux2_32bits:inst1.A[7]
A[8] => mux2_32bits:inst1.A[8]
A[9] => mux2_32bits:inst1.A[9]
A[10] => mux2_32bits:inst1.A[10]
A[11] => mux2_32bits:inst1.A[11]
A[12] => mux2_32bits:inst1.A[12]
A[13] => mux2_32bits:inst1.A[13]
A[14] => mux2_32bits:inst1.A[14]
A[15] => mux2_32bits:inst1.A[15]
A[16] => mux2_32bits:inst1.A[16]
A[17] => mux2_32bits:inst1.A[17]
A[18] => mux2_32bits:inst1.A[18]
A[19] => mux2_32bits:inst1.A[19]
A[20] => mux2_32bits:inst1.A[20]
A[21] => mux2_32bits:inst1.A[21]
A[22] => mux2_32bits:inst1.A[22]
A[23] => mux2_32bits:inst1.A[23]
A[24] => mux2_32bits:inst1.A[24]
A[25] => mux2_32bits:inst1.A[25]
A[26] => mux2_32bits:inst1.A[26]
A[27] => mux2_32bits:inst1.A[27]
A[28] => mux2_32bits:inst1.A[28]
A[29] => mux2_32bits:inst1.A[29]
A[30] => mux2_32bits:inst1.A[30]
A[31] => mux2_32bits:inst1.A[31]
A[32] => mux2_32bits:inst.A[0]
A[33] => mux2_32bits:inst.A[1]
A[34] => mux2_32bits:inst.A[2]
A[35] => mux2_32bits:inst.A[3]
A[36] => mux2_32bits:inst.A[4]
A[37] => mux2_32bits:inst.A[5]
A[38] => mux2_32bits:inst.A[6]
A[39] => mux2_32bits:inst.A[7]
A[40] => mux2_32bits:inst.A[8]
A[41] => mux2_32bits:inst.A[9]
A[42] => mux2_32bits:inst.A[10]
A[43] => mux2_32bits:inst.A[11]
A[44] => mux2_32bits:inst.A[12]
A[45] => mux2_32bits:inst.A[13]
A[46] => mux2_32bits:inst.A[14]
A[47] => mux2_32bits:inst.A[15]
A[48] => mux2_32bits:inst.A[16]
A[49] => mux2_32bits:inst.A[17]
A[50] => mux2_32bits:inst.A[18]
A[51] => mux2_32bits:inst.A[19]
A[52] => mux2_32bits:inst.A[20]
A[53] => mux2_32bits:inst.A[21]
A[54] => mux2_32bits:inst.A[22]
A[55] => mux2_32bits:inst.A[23]
A[56] => mux2_32bits:inst.A[24]
A[57] => mux2_32bits:inst.A[25]
A[58] => mux2_32bits:inst.A[26]
A[59] => mux2_32bits:inst.A[27]
A[60] => mux2_32bits:inst.A[28]
A[61] => mux2_32bits:inst.A[29]
A[62] => mux2_32bits:inst.A[30]
A[63] => mux2_32bits:inst.A[31]
B[0] => mux2_32bits:inst1.B[0]
B[1] => mux2_32bits:inst1.B[1]
B[2] => mux2_32bits:inst1.B[2]
B[3] => mux2_32bits:inst1.B[3]
B[4] => mux2_32bits:inst1.B[4]
B[5] => mux2_32bits:inst1.B[5]
B[6] => mux2_32bits:inst1.B[6]
B[7] => mux2_32bits:inst1.B[7]
B[8] => mux2_32bits:inst1.B[8]
B[9] => mux2_32bits:inst1.B[9]
B[10] => mux2_32bits:inst1.B[10]
B[11] => mux2_32bits:inst1.B[11]
B[12] => mux2_32bits:inst1.B[12]
B[13] => mux2_32bits:inst1.B[13]
B[14] => mux2_32bits:inst1.B[14]
B[15] => mux2_32bits:inst1.B[15]
B[16] => mux2_32bits:inst1.B[16]
B[17] => mux2_32bits:inst1.B[17]
B[18] => mux2_32bits:inst1.B[18]
B[19] => mux2_32bits:inst1.B[19]
B[20] => mux2_32bits:inst1.B[20]
B[21] => mux2_32bits:inst1.B[21]
B[22] => mux2_32bits:inst1.B[22]
B[23] => mux2_32bits:inst1.B[23]
B[24] => mux2_32bits:inst1.B[24]
B[25] => mux2_32bits:inst1.B[25]
B[26] => mux2_32bits:inst1.B[26]
B[27] => mux2_32bits:inst1.B[27]
B[28] => mux2_32bits:inst1.B[28]
B[29] => mux2_32bits:inst1.B[29]
B[30] => mux2_32bits:inst1.B[30]
B[31] => mux2_32bits:inst1.B[31]
B[32] => mux2_32bits:inst.B[0]
B[33] => mux2_32bits:inst.B[1]
B[34] => mux2_32bits:inst.B[2]
B[35] => mux2_32bits:inst.B[3]
B[36] => mux2_32bits:inst.B[4]
B[37] => mux2_32bits:inst.B[5]
B[38] => mux2_32bits:inst.B[6]
B[39] => mux2_32bits:inst.B[7]
B[40] => mux2_32bits:inst.B[8]
B[41] => mux2_32bits:inst.B[9]
B[42] => mux2_32bits:inst.B[10]
B[43] => mux2_32bits:inst.B[11]
B[44] => mux2_32bits:inst.B[12]
B[45] => mux2_32bits:inst.B[13]
B[46] => mux2_32bits:inst.B[14]
B[47] => mux2_32bits:inst.B[15]
B[48] => mux2_32bits:inst.B[16]
B[49] => mux2_32bits:inst.B[17]
B[50] => mux2_32bits:inst.B[18]
B[51] => mux2_32bits:inst.B[19]
B[52] => mux2_32bits:inst.B[20]
B[53] => mux2_32bits:inst.B[21]
B[54] => mux2_32bits:inst.B[22]
B[55] => mux2_32bits:inst.B[23]
B[56] => mux2_32bits:inst.B[24]
B[57] => mux2_32bits:inst.B[25]
B[58] => mux2_32bits:inst.B[26]
B[59] => mux2_32bits:inst.B[27]
B[60] => mux2_32bits:inst.B[28]
B[61] => mux2_32bits:inst.B[29]
B[62] => mux2_32bits:inst.B[30]
B[63] => mux2_32bits:inst.B[31]


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst
Y[0] <= mux2_16bits:inst1.Y[0]
Y[1] <= mux2_16bits:inst1.Y[1]
Y[2] <= mux2_16bits:inst1.Y[2]
Y[3] <= mux2_16bits:inst1.Y[3]
Y[4] <= mux2_16bits:inst1.Y[4]
Y[5] <= mux2_16bits:inst1.Y[5]
Y[6] <= mux2_16bits:inst1.Y[6]
Y[7] <= mux2_16bits:inst1.Y[7]
Y[8] <= mux2_16bits:inst1.Y[8]
Y[9] <= mux2_16bits:inst1.Y[9]
Y[10] <= mux2_16bits:inst1.Y[10]
Y[11] <= mux2_16bits:inst1.Y[11]
Y[12] <= mux2_16bits:inst1.Y[12]
Y[13] <= mux2_16bits:inst1.Y[13]
Y[14] <= mux2_16bits:inst1.Y[14]
Y[15] <= mux2_16bits:inst1.Y[15]
Y[16] <= mux2_16bits:inst.Y[0]
Y[17] <= mux2_16bits:inst.Y[1]
Y[18] <= mux2_16bits:inst.Y[2]
Y[19] <= mux2_16bits:inst.Y[3]
Y[20] <= mux2_16bits:inst.Y[4]
Y[21] <= mux2_16bits:inst.Y[5]
Y[22] <= mux2_16bits:inst.Y[6]
Y[23] <= mux2_16bits:inst.Y[7]
Y[24] <= mux2_16bits:inst.Y[8]
Y[25] <= mux2_16bits:inst.Y[9]
Y[26] <= mux2_16bits:inst.Y[10]
Y[27] <= mux2_16bits:inst.Y[11]
Y[28] <= mux2_16bits:inst.Y[12]
Y[29] <= mux2_16bits:inst.Y[13]
Y[30] <= mux2_16bits:inst.Y[14]
Y[31] <= mux2_16bits:inst.Y[15]
S => mux2_16bits:inst1.S
S => mux2_16bits:inst.S
A[0] => mux2_16bits:inst1.A[0]
A[1] => mux2_16bits:inst1.A[1]
A[2] => mux2_16bits:inst1.A[2]
A[3] => mux2_16bits:inst1.A[3]
A[4] => mux2_16bits:inst1.A[4]
A[5] => mux2_16bits:inst1.A[5]
A[6] => mux2_16bits:inst1.A[6]
A[7] => mux2_16bits:inst1.A[7]
A[8] => mux2_16bits:inst1.A[8]
A[9] => mux2_16bits:inst1.A[9]
A[10] => mux2_16bits:inst1.A[10]
A[11] => mux2_16bits:inst1.A[11]
A[12] => mux2_16bits:inst1.A[12]
A[13] => mux2_16bits:inst1.A[13]
A[14] => mux2_16bits:inst1.A[14]
A[15] => mux2_16bits:inst1.A[15]
A[16] => mux2_16bits:inst.A[0]
A[17] => mux2_16bits:inst.A[1]
A[18] => mux2_16bits:inst.A[2]
A[19] => mux2_16bits:inst.A[3]
A[20] => mux2_16bits:inst.A[4]
A[21] => mux2_16bits:inst.A[5]
A[22] => mux2_16bits:inst.A[6]
A[23] => mux2_16bits:inst.A[7]
A[24] => mux2_16bits:inst.A[8]
A[25] => mux2_16bits:inst.A[9]
A[26] => mux2_16bits:inst.A[10]
A[27] => mux2_16bits:inst.A[11]
A[28] => mux2_16bits:inst.A[12]
A[29] => mux2_16bits:inst.A[13]
A[30] => mux2_16bits:inst.A[14]
A[31] => mux2_16bits:inst.A[15]
B[0] => mux2_16bits:inst1.B[0]
B[1] => mux2_16bits:inst1.B[1]
B[2] => mux2_16bits:inst1.B[2]
B[3] => mux2_16bits:inst1.B[3]
B[4] => mux2_16bits:inst1.B[4]
B[5] => mux2_16bits:inst1.B[5]
B[6] => mux2_16bits:inst1.B[6]
B[7] => mux2_16bits:inst1.B[7]
B[8] => mux2_16bits:inst1.B[8]
B[9] => mux2_16bits:inst1.B[9]
B[10] => mux2_16bits:inst1.B[10]
B[11] => mux2_16bits:inst1.B[11]
B[12] => mux2_16bits:inst1.B[12]
B[13] => mux2_16bits:inst1.B[13]
B[14] => mux2_16bits:inst1.B[14]
B[15] => mux2_16bits:inst1.B[15]
B[16] => mux2_16bits:inst.B[0]
B[17] => mux2_16bits:inst.B[1]
B[18] => mux2_16bits:inst.B[2]
B[19] => mux2_16bits:inst.B[3]
B[20] => mux2_16bits:inst.B[4]
B[21] => mux2_16bits:inst.B[5]
B[22] => mux2_16bits:inst.B[6]
B[23] => mux2_16bits:inst.B[7]
B[24] => mux2_16bits:inst.B[8]
B[25] => mux2_16bits:inst.B[9]
B[26] => mux2_16bits:inst.B[10]
B[27] => mux2_16bits:inst.B[11]
B[28] => mux2_16bits:inst.B[12]
B[29] => mux2_16bits:inst.B[13]
B[30] => mux2_16bits:inst.B[14]
B[31] => mux2_16bits:inst.B[15]


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst|mux2_16bits:inst1
Y[0] <= mux2_8bits:inst1.Y[0]
Y[1] <= mux2_8bits:inst1.Y[1]
Y[2] <= mux2_8bits:inst1.Y[2]
Y[3] <= mux2_8bits:inst1.Y[3]
Y[4] <= mux2_8bits:inst1.Y[4]
Y[5] <= mux2_8bits:inst1.Y[5]
Y[6] <= mux2_8bits:inst1.Y[6]
Y[7] <= mux2_8bits:inst1.Y[7]
Y[8] <= mux2_8bits:inst.Y[0]
Y[9] <= mux2_8bits:inst.Y[1]
Y[10] <= mux2_8bits:inst.Y[2]
Y[11] <= mux2_8bits:inst.Y[3]
Y[12] <= mux2_8bits:inst.Y[4]
Y[13] <= mux2_8bits:inst.Y[5]
Y[14] <= mux2_8bits:inst.Y[6]
Y[15] <= mux2_8bits:inst.Y[7]
S => mux2_8bits:inst1.S
S => mux2_8bits:inst.S
A[0] => mux2_8bits:inst1.A[0]
A[1] => mux2_8bits:inst1.A[1]
A[2] => mux2_8bits:inst1.A[2]
A[3] => mux2_8bits:inst1.A[3]
A[4] => mux2_8bits:inst1.A[4]
A[5] => mux2_8bits:inst1.A[5]
A[6] => mux2_8bits:inst1.A[6]
A[7] => mux2_8bits:inst1.A[7]
A[8] => mux2_8bits:inst.A[0]
A[9] => mux2_8bits:inst.A[1]
A[10] => mux2_8bits:inst.A[2]
A[11] => mux2_8bits:inst.A[3]
A[12] => mux2_8bits:inst.A[4]
A[13] => mux2_8bits:inst.A[5]
A[14] => mux2_8bits:inst.A[6]
A[15] => mux2_8bits:inst.A[7]
B[0] => mux2_8bits:inst1.B[0]
B[1] => mux2_8bits:inst1.B[1]
B[2] => mux2_8bits:inst1.B[2]
B[3] => mux2_8bits:inst1.B[3]
B[4] => mux2_8bits:inst1.B[4]
B[5] => mux2_8bits:inst1.B[5]
B[6] => mux2_8bits:inst1.B[6]
B[7] => mux2_8bits:inst1.B[7]
B[8] => mux2_8bits:inst.B[0]
B[9] => mux2_8bits:inst.B[1]
B[10] => mux2_8bits:inst.B[2]
B[11] => mux2_8bits:inst.B[3]
B[12] => mux2_8bits:inst.B[4]
B[13] => mux2_8bits:inst.B[5]
B[14] => mux2_8bits:inst.B[6]
B[15] => mux2_8bits:inst.B[7]


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst1
Y[0] <= mux2_4bits:inst1.Y[0]
Y[1] <= mux2_4bits:inst1.Y[1]
Y[2] <= mux2_4bits:inst1.Y[2]
Y[3] <= mux2_4bits:inst1.Y[3]
Y[4] <= mux2_4bits:inst.Y[0]
Y[5] <= mux2_4bits:inst.Y[1]
Y[6] <= mux2_4bits:inst.Y[2]
Y[7] <= mux2_4bits:inst.Y[3]
S => mux2_4bits:inst.S
S => mux2_4bits:inst1.S
A[0] => mux2_4bits:inst1.A[0]
A[1] => mux2_4bits:inst1.A[1]
A[2] => mux2_4bits:inst1.A[2]
A[3] => mux2_4bits:inst1.A[3]
A[4] => mux2_4bits:inst.A[0]
A[5] => mux2_4bits:inst.A[1]
A[6] => mux2_4bits:inst.A[2]
A[7] => mux2_4bits:inst.A[3]
B[0] => mux2_4bits:inst1.B[0]
B[1] => mux2_4bits:inst1.B[1]
B[2] => mux2_4bits:inst1.B[2]
B[3] => mux2_4bits:inst1.B[3]
B[4] => mux2_4bits:inst.B[0]
B[5] => mux2_4bits:inst.B[1]
B[6] => mux2_4bits:inst.B[2]
B[7] => mux2_4bits:inst.B[3]


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst1
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst
Y[0] <= mux2_4bits:inst1.Y[0]
Y[1] <= mux2_4bits:inst1.Y[1]
Y[2] <= mux2_4bits:inst1.Y[2]
Y[3] <= mux2_4bits:inst1.Y[3]
Y[4] <= mux2_4bits:inst.Y[0]
Y[5] <= mux2_4bits:inst.Y[1]
Y[6] <= mux2_4bits:inst.Y[2]
Y[7] <= mux2_4bits:inst.Y[3]
S => mux2_4bits:inst.S
S => mux2_4bits:inst1.S
A[0] => mux2_4bits:inst1.A[0]
A[1] => mux2_4bits:inst1.A[1]
A[2] => mux2_4bits:inst1.A[2]
A[3] => mux2_4bits:inst1.A[3]
A[4] => mux2_4bits:inst.A[0]
A[5] => mux2_4bits:inst.A[1]
A[6] => mux2_4bits:inst.A[2]
A[7] => mux2_4bits:inst.A[3]
B[0] => mux2_4bits:inst1.B[0]
B[1] => mux2_4bits:inst1.B[1]
B[2] => mux2_4bits:inst1.B[2]
B[3] => mux2_4bits:inst1.B[3]
B[4] => mux2_4bits:inst.B[0]
B[5] => mux2_4bits:inst.B[1]
B[6] => mux2_4bits:inst.B[2]
B[7] => mux2_4bits:inst.B[3]


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst1
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst|mux2_16bits:inst
Y[0] <= mux2_8bits:inst1.Y[0]
Y[1] <= mux2_8bits:inst1.Y[1]
Y[2] <= mux2_8bits:inst1.Y[2]
Y[3] <= mux2_8bits:inst1.Y[3]
Y[4] <= mux2_8bits:inst1.Y[4]
Y[5] <= mux2_8bits:inst1.Y[5]
Y[6] <= mux2_8bits:inst1.Y[6]
Y[7] <= mux2_8bits:inst1.Y[7]
Y[8] <= mux2_8bits:inst.Y[0]
Y[9] <= mux2_8bits:inst.Y[1]
Y[10] <= mux2_8bits:inst.Y[2]
Y[11] <= mux2_8bits:inst.Y[3]
Y[12] <= mux2_8bits:inst.Y[4]
Y[13] <= mux2_8bits:inst.Y[5]
Y[14] <= mux2_8bits:inst.Y[6]
Y[15] <= mux2_8bits:inst.Y[7]
S => mux2_8bits:inst1.S
S => mux2_8bits:inst.S
A[0] => mux2_8bits:inst1.A[0]
A[1] => mux2_8bits:inst1.A[1]
A[2] => mux2_8bits:inst1.A[2]
A[3] => mux2_8bits:inst1.A[3]
A[4] => mux2_8bits:inst1.A[4]
A[5] => mux2_8bits:inst1.A[5]
A[6] => mux2_8bits:inst1.A[6]
A[7] => mux2_8bits:inst1.A[7]
A[8] => mux2_8bits:inst.A[0]
A[9] => mux2_8bits:inst.A[1]
A[10] => mux2_8bits:inst.A[2]
A[11] => mux2_8bits:inst.A[3]
A[12] => mux2_8bits:inst.A[4]
A[13] => mux2_8bits:inst.A[5]
A[14] => mux2_8bits:inst.A[6]
A[15] => mux2_8bits:inst.A[7]
B[0] => mux2_8bits:inst1.B[0]
B[1] => mux2_8bits:inst1.B[1]
B[2] => mux2_8bits:inst1.B[2]
B[3] => mux2_8bits:inst1.B[3]
B[4] => mux2_8bits:inst1.B[4]
B[5] => mux2_8bits:inst1.B[5]
B[6] => mux2_8bits:inst1.B[6]
B[7] => mux2_8bits:inst1.B[7]
B[8] => mux2_8bits:inst.B[0]
B[9] => mux2_8bits:inst.B[1]
B[10] => mux2_8bits:inst.B[2]
B[11] => mux2_8bits:inst.B[3]
B[12] => mux2_8bits:inst.B[4]
B[13] => mux2_8bits:inst.B[5]
B[14] => mux2_8bits:inst.B[6]
B[15] => mux2_8bits:inst.B[7]


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst1
Y[0] <= mux2_4bits:inst1.Y[0]
Y[1] <= mux2_4bits:inst1.Y[1]
Y[2] <= mux2_4bits:inst1.Y[2]
Y[3] <= mux2_4bits:inst1.Y[3]
Y[4] <= mux2_4bits:inst.Y[0]
Y[5] <= mux2_4bits:inst.Y[1]
Y[6] <= mux2_4bits:inst.Y[2]
Y[7] <= mux2_4bits:inst.Y[3]
S => mux2_4bits:inst.S
S => mux2_4bits:inst1.S
A[0] => mux2_4bits:inst1.A[0]
A[1] => mux2_4bits:inst1.A[1]
A[2] => mux2_4bits:inst1.A[2]
A[3] => mux2_4bits:inst1.A[3]
A[4] => mux2_4bits:inst.A[0]
A[5] => mux2_4bits:inst.A[1]
A[6] => mux2_4bits:inst.A[2]
A[7] => mux2_4bits:inst.A[3]
B[0] => mux2_4bits:inst1.B[0]
B[1] => mux2_4bits:inst1.B[1]
B[2] => mux2_4bits:inst1.B[2]
B[3] => mux2_4bits:inst1.B[3]
B[4] => mux2_4bits:inst.B[0]
B[5] => mux2_4bits:inst.B[1]
B[6] => mux2_4bits:inst.B[2]
B[7] => mux2_4bits:inst.B[3]


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst1
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst
Y[0] <= mux2_4bits:inst1.Y[0]
Y[1] <= mux2_4bits:inst1.Y[1]
Y[2] <= mux2_4bits:inst1.Y[2]
Y[3] <= mux2_4bits:inst1.Y[3]
Y[4] <= mux2_4bits:inst.Y[0]
Y[5] <= mux2_4bits:inst.Y[1]
Y[6] <= mux2_4bits:inst.Y[2]
Y[7] <= mux2_4bits:inst.Y[3]
S => mux2_4bits:inst.S
S => mux2_4bits:inst1.S
A[0] => mux2_4bits:inst1.A[0]
A[1] => mux2_4bits:inst1.A[1]
A[2] => mux2_4bits:inst1.A[2]
A[3] => mux2_4bits:inst1.A[3]
A[4] => mux2_4bits:inst.A[0]
A[5] => mux2_4bits:inst.A[1]
A[6] => mux2_4bits:inst.A[2]
A[7] => mux2_4bits:inst.A[3]
B[0] => mux2_4bits:inst1.B[0]
B[1] => mux2_4bits:inst1.B[1]
B[2] => mux2_4bits:inst1.B[2]
B[3] => mux2_4bits:inst1.B[3]
B[4] => mux2_4bits:inst.B[0]
B[5] => mux2_4bits:inst.B[1]
B[6] => mux2_4bits:inst.B[2]
B[7] => mux2_4bits:inst.B[3]


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst1
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst1
Y[0] <= mux2_16bits:inst1.Y[0]
Y[1] <= mux2_16bits:inst1.Y[1]
Y[2] <= mux2_16bits:inst1.Y[2]
Y[3] <= mux2_16bits:inst1.Y[3]
Y[4] <= mux2_16bits:inst1.Y[4]
Y[5] <= mux2_16bits:inst1.Y[5]
Y[6] <= mux2_16bits:inst1.Y[6]
Y[7] <= mux2_16bits:inst1.Y[7]
Y[8] <= mux2_16bits:inst1.Y[8]
Y[9] <= mux2_16bits:inst1.Y[9]
Y[10] <= mux2_16bits:inst1.Y[10]
Y[11] <= mux2_16bits:inst1.Y[11]
Y[12] <= mux2_16bits:inst1.Y[12]
Y[13] <= mux2_16bits:inst1.Y[13]
Y[14] <= mux2_16bits:inst1.Y[14]
Y[15] <= mux2_16bits:inst1.Y[15]
Y[16] <= mux2_16bits:inst.Y[0]
Y[17] <= mux2_16bits:inst.Y[1]
Y[18] <= mux2_16bits:inst.Y[2]
Y[19] <= mux2_16bits:inst.Y[3]
Y[20] <= mux2_16bits:inst.Y[4]
Y[21] <= mux2_16bits:inst.Y[5]
Y[22] <= mux2_16bits:inst.Y[6]
Y[23] <= mux2_16bits:inst.Y[7]
Y[24] <= mux2_16bits:inst.Y[8]
Y[25] <= mux2_16bits:inst.Y[9]
Y[26] <= mux2_16bits:inst.Y[10]
Y[27] <= mux2_16bits:inst.Y[11]
Y[28] <= mux2_16bits:inst.Y[12]
Y[29] <= mux2_16bits:inst.Y[13]
Y[30] <= mux2_16bits:inst.Y[14]
Y[31] <= mux2_16bits:inst.Y[15]
S => mux2_16bits:inst1.S
S => mux2_16bits:inst.S
A[0] => mux2_16bits:inst1.A[0]
A[1] => mux2_16bits:inst1.A[1]
A[2] => mux2_16bits:inst1.A[2]
A[3] => mux2_16bits:inst1.A[3]
A[4] => mux2_16bits:inst1.A[4]
A[5] => mux2_16bits:inst1.A[5]
A[6] => mux2_16bits:inst1.A[6]
A[7] => mux2_16bits:inst1.A[7]
A[8] => mux2_16bits:inst1.A[8]
A[9] => mux2_16bits:inst1.A[9]
A[10] => mux2_16bits:inst1.A[10]
A[11] => mux2_16bits:inst1.A[11]
A[12] => mux2_16bits:inst1.A[12]
A[13] => mux2_16bits:inst1.A[13]
A[14] => mux2_16bits:inst1.A[14]
A[15] => mux2_16bits:inst1.A[15]
A[16] => mux2_16bits:inst.A[0]
A[17] => mux2_16bits:inst.A[1]
A[18] => mux2_16bits:inst.A[2]
A[19] => mux2_16bits:inst.A[3]
A[20] => mux2_16bits:inst.A[4]
A[21] => mux2_16bits:inst.A[5]
A[22] => mux2_16bits:inst.A[6]
A[23] => mux2_16bits:inst.A[7]
A[24] => mux2_16bits:inst.A[8]
A[25] => mux2_16bits:inst.A[9]
A[26] => mux2_16bits:inst.A[10]
A[27] => mux2_16bits:inst.A[11]
A[28] => mux2_16bits:inst.A[12]
A[29] => mux2_16bits:inst.A[13]
A[30] => mux2_16bits:inst.A[14]
A[31] => mux2_16bits:inst.A[15]
B[0] => mux2_16bits:inst1.B[0]
B[1] => mux2_16bits:inst1.B[1]
B[2] => mux2_16bits:inst1.B[2]
B[3] => mux2_16bits:inst1.B[3]
B[4] => mux2_16bits:inst1.B[4]
B[5] => mux2_16bits:inst1.B[5]
B[6] => mux2_16bits:inst1.B[6]
B[7] => mux2_16bits:inst1.B[7]
B[8] => mux2_16bits:inst1.B[8]
B[9] => mux2_16bits:inst1.B[9]
B[10] => mux2_16bits:inst1.B[10]
B[11] => mux2_16bits:inst1.B[11]
B[12] => mux2_16bits:inst1.B[12]
B[13] => mux2_16bits:inst1.B[13]
B[14] => mux2_16bits:inst1.B[14]
B[15] => mux2_16bits:inst1.B[15]
B[16] => mux2_16bits:inst.B[0]
B[17] => mux2_16bits:inst.B[1]
B[18] => mux2_16bits:inst.B[2]
B[19] => mux2_16bits:inst.B[3]
B[20] => mux2_16bits:inst.B[4]
B[21] => mux2_16bits:inst.B[5]
B[22] => mux2_16bits:inst.B[6]
B[23] => mux2_16bits:inst.B[7]
B[24] => mux2_16bits:inst.B[8]
B[25] => mux2_16bits:inst.B[9]
B[26] => mux2_16bits:inst.B[10]
B[27] => mux2_16bits:inst.B[11]
B[28] => mux2_16bits:inst.B[12]
B[29] => mux2_16bits:inst.B[13]
B[30] => mux2_16bits:inst.B[14]
B[31] => mux2_16bits:inst.B[15]


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst1|mux2_16bits:inst1
Y[0] <= mux2_8bits:inst1.Y[0]
Y[1] <= mux2_8bits:inst1.Y[1]
Y[2] <= mux2_8bits:inst1.Y[2]
Y[3] <= mux2_8bits:inst1.Y[3]
Y[4] <= mux2_8bits:inst1.Y[4]
Y[5] <= mux2_8bits:inst1.Y[5]
Y[6] <= mux2_8bits:inst1.Y[6]
Y[7] <= mux2_8bits:inst1.Y[7]
Y[8] <= mux2_8bits:inst.Y[0]
Y[9] <= mux2_8bits:inst.Y[1]
Y[10] <= mux2_8bits:inst.Y[2]
Y[11] <= mux2_8bits:inst.Y[3]
Y[12] <= mux2_8bits:inst.Y[4]
Y[13] <= mux2_8bits:inst.Y[5]
Y[14] <= mux2_8bits:inst.Y[6]
Y[15] <= mux2_8bits:inst.Y[7]
S => mux2_8bits:inst1.S
S => mux2_8bits:inst.S
A[0] => mux2_8bits:inst1.A[0]
A[1] => mux2_8bits:inst1.A[1]
A[2] => mux2_8bits:inst1.A[2]
A[3] => mux2_8bits:inst1.A[3]
A[4] => mux2_8bits:inst1.A[4]
A[5] => mux2_8bits:inst1.A[5]
A[6] => mux2_8bits:inst1.A[6]
A[7] => mux2_8bits:inst1.A[7]
A[8] => mux2_8bits:inst.A[0]
A[9] => mux2_8bits:inst.A[1]
A[10] => mux2_8bits:inst.A[2]
A[11] => mux2_8bits:inst.A[3]
A[12] => mux2_8bits:inst.A[4]
A[13] => mux2_8bits:inst.A[5]
A[14] => mux2_8bits:inst.A[6]
A[15] => mux2_8bits:inst.A[7]
B[0] => mux2_8bits:inst1.B[0]
B[1] => mux2_8bits:inst1.B[1]
B[2] => mux2_8bits:inst1.B[2]
B[3] => mux2_8bits:inst1.B[3]
B[4] => mux2_8bits:inst1.B[4]
B[5] => mux2_8bits:inst1.B[5]
B[6] => mux2_8bits:inst1.B[6]
B[7] => mux2_8bits:inst1.B[7]
B[8] => mux2_8bits:inst.B[0]
B[9] => mux2_8bits:inst.B[1]
B[10] => mux2_8bits:inst.B[2]
B[11] => mux2_8bits:inst.B[3]
B[12] => mux2_8bits:inst.B[4]
B[13] => mux2_8bits:inst.B[5]
B[14] => mux2_8bits:inst.B[6]
B[15] => mux2_8bits:inst.B[7]


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst1
Y[0] <= mux2_4bits:inst1.Y[0]
Y[1] <= mux2_4bits:inst1.Y[1]
Y[2] <= mux2_4bits:inst1.Y[2]
Y[3] <= mux2_4bits:inst1.Y[3]
Y[4] <= mux2_4bits:inst.Y[0]
Y[5] <= mux2_4bits:inst.Y[1]
Y[6] <= mux2_4bits:inst.Y[2]
Y[7] <= mux2_4bits:inst.Y[3]
S => mux2_4bits:inst.S
S => mux2_4bits:inst1.S
A[0] => mux2_4bits:inst1.A[0]
A[1] => mux2_4bits:inst1.A[1]
A[2] => mux2_4bits:inst1.A[2]
A[3] => mux2_4bits:inst1.A[3]
A[4] => mux2_4bits:inst.A[0]
A[5] => mux2_4bits:inst.A[1]
A[6] => mux2_4bits:inst.A[2]
A[7] => mux2_4bits:inst.A[3]
B[0] => mux2_4bits:inst1.B[0]
B[1] => mux2_4bits:inst1.B[1]
B[2] => mux2_4bits:inst1.B[2]
B[3] => mux2_4bits:inst1.B[3]
B[4] => mux2_4bits:inst.B[0]
B[5] => mux2_4bits:inst.B[1]
B[6] => mux2_4bits:inst.B[2]
B[7] => mux2_4bits:inst.B[3]


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst1
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst
Y[0] <= mux2_4bits:inst1.Y[0]
Y[1] <= mux2_4bits:inst1.Y[1]
Y[2] <= mux2_4bits:inst1.Y[2]
Y[3] <= mux2_4bits:inst1.Y[3]
Y[4] <= mux2_4bits:inst.Y[0]
Y[5] <= mux2_4bits:inst.Y[1]
Y[6] <= mux2_4bits:inst.Y[2]
Y[7] <= mux2_4bits:inst.Y[3]
S => mux2_4bits:inst.S
S => mux2_4bits:inst1.S
A[0] => mux2_4bits:inst1.A[0]
A[1] => mux2_4bits:inst1.A[1]
A[2] => mux2_4bits:inst1.A[2]
A[3] => mux2_4bits:inst1.A[3]
A[4] => mux2_4bits:inst.A[0]
A[5] => mux2_4bits:inst.A[1]
A[6] => mux2_4bits:inst.A[2]
A[7] => mux2_4bits:inst.A[3]
B[0] => mux2_4bits:inst1.B[0]
B[1] => mux2_4bits:inst1.B[1]
B[2] => mux2_4bits:inst1.B[2]
B[3] => mux2_4bits:inst1.B[3]
B[4] => mux2_4bits:inst.B[0]
B[5] => mux2_4bits:inst.B[1]
B[6] => mux2_4bits:inst.B[2]
B[7] => mux2_4bits:inst.B[3]


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst1
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst1|mux2_16bits:inst
Y[0] <= mux2_8bits:inst1.Y[0]
Y[1] <= mux2_8bits:inst1.Y[1]
Y[2] <= mux2_8bits:inst1.Y[2]
Y[3] <= mux2_8bits:inst1.Y[3]
Y[4] <= mux2_8bits:inst1.Y[4]
Y[5] <= mux2_8bits:inst1.Y[5]
Y[6] <= mux2_8bits:inst1.Y[6]
Y[7] <= mux2_8bits:inst1.Y[7]
Y[8] <= mux2_8bits:inst.Y[0]
Y[9] <= mux2_8bits:inst.Y[1]
Y[10] <= mux2_8bits:inst.Y[2]
Y[11] <= mux2_8bits:inst.Y[3]
Y[12] <= mux2_8bits:inst.Y[4]
Y[13] <= mux2_8bits:inst.Y[5]
Y[14] <= mux2_8bits:inst.Y[6]
Y[15] <= mux2_8bits:inst.Y[7]
S => mux2_8bits:inst1.S
S => mux2_8bits:inst.S
A[0] => mux2_8bits:inst1.A[0]
A[1] => mux2_8bits:inst1.A[1]
A[2] => mux2_8bits:inst1.A[2]
A[3] => mux2_8bits:inst1.A[3]
A[4] => mux2_8bits:inst1.A[4]
A[5] => mux2_8bits:inst1.A[5]
A[6] => mux2_8bits:inst1.A[6]
A[7] => mux2_8bits:inst1.A[7]
A[8] => mux2_8bits:inst.A[0]
A[9] => mux2_8bits:inst.A[1]
A[10] => mux2_8bits:inst.A[2]
A[11] => mux2_8bits:inst.A[3]
A[12] => mux2_8bits:inst.A[4]
A[13] => mux2_8bits:inst.A[5]
A[14] => mux2_8bits:inst.A[6]
A[15] => mux2_8bits:inst.A[7]
B[0] => mux2_8bits:inst1.B[0]
B[1] => mux2_8bits:inst1.B[1]
B[2] => mux2_8bits:inst1.B[2]
B[3] => mux2_8bits:inst1.B[3]
B[4] => mux2_8bits:inst1.B[4]
B[5] => mux2_8bits:inst1.B[5]
B[6] => mux2_8bits:inst1.B[6]
B[7] => mux2_8bits:inst1.B[7]
B[8] => mux2_8bits:inst.B[0]
B[9] => mux2_8bits:inst.B[1]
B[10] => mux2_8bits:inst.B[2]
B[11] => mux2_8bits:inst.B[3]
B[12] => mux2_8bits:inst.B[4]
B[13] => mux2_8bits:inst.B[5]
B[14] => mux2_8bits:inst.B[6]
B[15] => mux2_8bits:inst.B[7]


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst1
Y[0] <= mux2_4bits:inst1.Y[0]
Y[1] <= mux2_4bits:inst1.Y[1]
Y[2] <= mux2_4bits:inst1.Y[2]
Y[3] <= mux2_4bits:inst1.Y[3]
Y[4] <= mux2_4bits:inst.Y[0]
Y[5] <= mux2_4bits:inst.Y[1]
Y[6] <= mux2_4bits:inst.Y[2]
Y[7] <= mux2_4bits:inst.Y[3]
S => mux2_4bits:inst.S
S => mux2_4bits:inst1.S
A[0] => mux2_4bits:inst1.A[0]
A[1] => mux2_4bits:inst1.A[1]
A[2] => mux2_4bits:inst1.A[2]
A[3] => mux2_4bits:inst1.A[3]
A[4] => mux2_4bits:inst.A[0]
A[5] => mux2_4bits:inst.A[1]
A[6] => mux2_4bits:inst.A[2]
A[7] => mux2_4bits:inst.A[3]
B[0] => mux2_4bits:inst1.B[0]
B[1] => mux2_4bits:inst1.B[1]
B[2] => mux2_4bits:inst1.B[2]
B[3] => mux2_4bits:inst1.B[3]
B[4] => mux2_4bits:inst.B[0]
B[5] => mux2_4bits:inst.B[1]
B[6] => mux2_4bits:inst.B[2]
B[7] => mux2_4bits:inst.B[3]


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst1
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst
Y[0] <= mux2_4bits:inst1.Y[0]
Y[1] <= mux2_4bits:inst1.Y[1]
Y[2] <= mux2_4bits:inst1.Y[2]
Y[3] <= mux2_4bits:inst1.Y[3]
Y[4] <= mux2_4bits:inst.Y[0]
Y[5] <= mux2_4bits:inst.Y[1]
Y[6] <= mux2_4bits:inst.Y[2]
Y[7] <= mux2_4bits:inst.Y[3]
S => mux2_4bits:inst.S
S => mux2_4bits:inst1.S
A[0] => mux2_4bits:inst1.A[0]
A[1] => mux2_4bits:inst1.A[1]
A[2] => mux2_4bits:inst1.A[2]
A[3] => mux2_4bits:inst1.A[3]
A[4] => mux2_4bits:inst.A[0]
A[5] => mux2_4bits:inst.A[1]
A[6] => mux2_4bits:inst.A[2]
A[7] => mux2_4bits:inst.A[3]
B[0] => mux2_4bits:inst1.B[0]
B[1] => mux2_4bits:inst1.B[1]
B[2] => mux2_4bits:inst1.B[2]
B[3] => mux2_4bits:inst1.B[3]
B[4] => mux2_4bits:inst.B[0]
B[5] => mux2_4bits:inst.B[1]
B[6] => mux2_4bits:inst.B[2]
B[7] => mux2_4bits:inst.B[3]


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst1
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst1|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8
Y[0] <= mux2_32bits:inst1.Y[0]
Y[1] <= mux2_32bits:inst1.Y[1]
Y[2] <= mux2_32bits:inst1.Y[2]
Y[3] <= mux2_32bits:inst1.Y[3]
Y[4] <= mux2_32bits:inst1.Y[4]
Y[5] <= mux2_32bits:inst1.Y[5]
Y[6] <= mux2_32bits:inst1.Y[6]
Y[7] <= mux2_32bits:inst1.Y[7]
Y[8] <= mux2_32bits:inst1.Y[8]
Y[9] <= mux2_32bits:inst1.Y[9]
Y[10] <= mux2_32bits:inst1.Y[10]
Y[11] <= mux2_32bits:inst1.Y[11]
Y[12] <= mux2_32bits:inst1.Y[12]
Y[13] <= mux2_32bits:inst1.Y[13]
Y[14] <= mux2_32bits:inst1.Y[14]
Y[15] <= mux2_32bits:inst1.Y[15]
Y[16] <= mux2_32bits:inst1.Y[16]
Y[17] <= mux2_32bits:inst1.Y[17]
Y[18] <= mux2_32bits:inst1.Y[18]
Y[19] <= mux2_32bits:inst1.Y[19]
Y[20] <= mux2_32bits:inst1.Y[20]
Y[21] <= mux2_32bits:inst1.Y[21]
Y[22] <= mux2_32bits:inst1.Y[22]
Y[23] <= mux2_32bits:inst1.Y[23]
Y[24] <= mux2_32bits:inst1.Y[24]
Y[25] <= mux2_32bits:inst1.Y[25]
Y[26] <= mux2_32bits:inst1.Y[26]
Y[27] <= mux2_32bits:inst1.Y[27]
Y[28] <= mux2_32bits:inst1.Y[28]
Y[29] <= mux2_32bits:inst1.Y[29]
Y[30] <= mux2_32bits:inst1.Y[30]
Y[31] <= mux2_32bits:inst1.Y[31]
Y[32] <= mux2_32bits:inst.Y[0]
Y[33] <= mux2_32bits:inst.Y[1]
Y[34] <= mux2_32bits:inst.Y[2]
Y[35] <= mux2_32bits:inst.Y[3]
Y[36] <= mux2_32bits:inst.Y[4]
Y[37] <= mux2_32bits:inst.Y[5]
Y[38] <= mux2_32bits:inst.Y[6]
Y[39] <= mux2_32bits:inst.Y[7]
Y[40] <= mux2_32bits:inst.Y[8]
Y[41] <= mux2_32bits:inst.Y[9]
Y[42] <= mux2_32bits:inst.Y[10]
Y[43] <= mux2_32bits:inst.Y[11]
Y[44] <= mux2_32bits:inst.Y[12]
Y[45] <= mux2_32bits:inst.Y[13]
Y[46] <= mux2_32bits:inst.Y[14]
Y[47] <= mux2_32bits:inst.Y[15]
Y[48] <= mux2_32bits:inst.Y[16]
Y[49] <= mux2_32bits:inst.Y[17]
Y[50] <= mux2_32bits:inst.Y[18]
Y[51] <= mux2_32bits:inst.Y[19]
Y[52] <= mux2_32bits:inst.Y[20]
Y[53] <= mux2_32bits:inst.Y[21]
Y[54] <= mux2_32bits:inst.Y[22]
Y[55] <= mux2_32bits:inst.Y[23]
Y[56] <= mux2_32bits:inst.Y[24]
Y[57] <= mux2_32bits:inst.Y[25]
Y[58] <= mux2_32bits:inst.Y[26]
Y[59] <= mux2_32bits:inst.Y[27]
Y[60] <= mux2_32bits:inst.Y[28]
Y[61] <= mux2_32bits:inst.Y[29]
Y[62] <= mux2_32bits:inst.Y[30]
Y[63] <= mux2_32bits:inst.Y[31]
S => mux2_32bits:inst.S
S => mux2_32bits:inst1.S
A[0] => mux2_32bits:inst1.A[0]
A[1] => mux2_32bits:inst1.A[1]
A[2] => mux2_32bits:inst1.A[2]
A[3] => mux2_32bits:inst1.A[3]
A[4] => mux2_32bits:inst1.A[4]
A[5] => mux2_32bits:inst1.A[5]
A[6] => mux2_32bits:inst1.A[6]
A[7] => mux2_32bits:inst1.A[7]
A[8] => mux2_32bits:inst1.A[8]
A[9] => mux2_32bits:inst1.A[9]
A[10] => mux2_32bits:inst1.A[10]
A[11] => mux2_32bits:inst1.A[11]
A[12] => mux2_32bits:inst1.A[12]
A[13] => mux2_32bits:inst1.A[13]
A[14] => mux2_32bits:inst1.A[14]
A[15] => mux2_32bits:inst1.A[15]
A[16] => mux2_32bits:inst1.A[16]
A[17] => mux2_32bits:inst1.A[17]
A[18] => mux2_32bits:inst1.A[18]
A[19] => mux2_32bits:inst1.A[19]
A[20] => mux2_32bits:inst1.A[20]
A[21] => mux2_32bits:inst1.A[21]
A[22] => mux2_32bits:inst1.A[22]
A[23] => mux2_32bits:inst1.A[23]
A[24] => mux2_32bits:inst1.A[24]
A[25] => mux2_32bits:inst1.A[25]
A[26] => mux2_32bits:inst1.A[26]
A[27] => mux2_32bits:inst1.A[27]
A[28] => mux2_32bits:inst1.A[28]
A[29] => mux2_32bits:inst1.A[29]
A[30] => mux2_32bits:inst1.A[30]
A[31] => mux2_32bits:inst1.A[31]
A[32] => mux2_32bits:inst.A[0]
A[33] => mux2_32bits:inst.A[1]
A[34] => mux2_32bits:inst.A[2]
A[35] => mux2_32bits:inst.A[3]
A[36] => mux2_32bits:inst.A[4]
A[37] => mux2_32bits:inst.A[5]
A[38] => mux2_32bits:inst.A[6]
A[39] => mux2_32bits:inst.A[7]
A[40] => mux2_32bits:inst.A[8]
A[41] => mux2_32bits:inst.A[9]
A[42] => mux2_32bits:inst.A[10]
A[43] => mux2_32bits:inst.A[11]
A[44] => mux2_32bits:inst.A[12]
A[45] => mux2_32bits:inst.A[13]
A[46] => mux2_32bits:inst.A[14]
A[47] => mux2_32bits:inst.A[15]
A[48] => mux2_32bits:inst.A[16]
A[49] => mux2_32bits:inst.A[17]
A[50] => mux2_32bits:inst.A[18]
A[51] => mux2_32bits:inst.A[19]
A[52] => mux2_32bits:inst.A[20]
A[53] => mux2_32bits:inst.A[21]
A[54] => mux2_32bits:inst.A[22]
A[55] => mux2_32bits:inst.A[23]
A[56] => mux2_32bits:inst.A[24]
A[57] => mux2_32bits:inst.A[25]
A[58] => mux2_32bits:inst.A[26]
A[59] => mux2_32bits:inst.A[27]
A[60] => mux2_32bits:inst.A[28]
A[61] => mux2_32bits:inst.A[29]
A[62] => mux2_32bits:inst.A[30]
A[63] => mux2_32bits:inst.A[31]
B[0] => mux2_32bits:inst1.B[0]
B[1] => mux2_32bits:inst1.B[1]
B[2] => mux2_32bits:inst1.B[2]
B[3] => mux2_32bits:inst1.B[3]
B[4] => mux2_32bits:inst1.B[4]
B[5] => mux2_32bits:inst1.B[5]
B[6] => mux2_32bits:inst1.B[6]
B[7] => mux2_32bits:inst1.B[7]
B[8] => mux2_32bits:inst1.B[8]
B[9] => mux2_32bits:inst1.B[9]
B[10] => mux2_32bits:inst1.B[10]
B[11] => mux2_32bits:inst1.B[11]
B[12] => mux2_32bits:inst1.B[12]
B[13] => mux2_32bits:inst1.B[13]
B[14] => mux2_32bits:inst1.B[14]
B[15] => mux2_32bits:inst1.B[15]
B[16] => mux2_32bits:inst1.B[16]
B[17] => mux2_32bits:inst1.B[17]
B[18] => mux2_32bits:inst1.B[18]
B[19] => mux2_32bits:inst1.B[19]
B[20] => mux2_32bits:inst1.B[20]
B[21] => mux2_32bits:inst1.B[21]
B[22] => mux2_32bits:inst1.B[22]
B[23] => mux2_32bits:inst1.B[23]
B[24] => mux2_32bits:inst1.B[24]
B[25] => mux2_32bits:inst1.B[25]
B[26] => mux2_32bits:inst1.B[26]
B[27] => mux2_32bits:inst1.B[27]
B[28] => mux2_32bits:inst1.B[28]
B[29] => mux2_32bits:inst1.B[29]
B[30] => mux2_32bits:inst1.B[30]
B[31] => mux2_32bits:inst1.B[31]
B[32] => mux2_32bits:inst.B[0]
B[33] => mux2_32bits:inst.B[1]
B[34] => mux2_32bits:inst.B[2]
B[35] => mux2_32bits:inst.B[3]
B[36] => mux2_32bits:inst.B[4]
B[37] => mux2_32bits:inst.B[5]
B[38] => mux2_32bits:inst.B[6]
B[39] => mux2_32bits:inst.B[7]
B[40] => mux2_32bits:inst.B[8]
B[41] => mux2_32bits:inst.B[9]
B[42] => mux2_32bits:inst.B[10]
B[43] => mux2_32bits:inst.B[11]
B[44] => mux2_32bits:inst.B[12]
B[45] => mux2_32bits:inst.B[13]
B[46] => mux2_32bits:inst.B[14]
B[47] => mux2_32bits:inst.B[15]
B[48] => mux2_32bits:inst.B[16]
B[49] => mux2_32bits:inst.B[17]
B[50] => mux2_32bits:inst.B[18]
B[51] => mux2_32bits:inst.B[19]
B[52] => mux2_32bits:inst.B[20]
B[53] => mux2_32bits:inst.B[21]
B[54] => mux2_32bits:inst.B[22]
B[55] => mux2_32bits:inst.B[23]
B[56] => mux2_32bits:inst.B[24]
B[57] => mux2_32bits:inst.B[25]
B[58] => mux2_32bits:inst.B[26]
B[59] => mux2_32bits:inst.B[27]
B[60] => mux2_32bits:inst.B[28]
B[61] => mux2_32bits:inst.B[29]
B[62] => mux2_32bits:inst.B[30]
B[63] => mux2_32bits:inst.B[31]


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst
Y[0] <= mux2_16bits:inst1.Y[0]
Y[1] <= mux2_16bits:inst1.Y[1]
Y[2] <= mux2_16bits:inst1.Y[2]
Y[3] <= mux2_16bits:inst1.Y[3]
Y[4] <= mux2_16bits:inst1.Y[4]
Y[5] <= mux2_16bits:inst1.Y[5]
Y[6] <= mux2_16bits:inst1.Y[6]
Y[7] <= mux2_16bits:inst1.Y[7]
Y[8] <= mux2_16bits:inst1.Y[8]
Y[9] <= mux2_16bits:inst1.Y[9]
Y[10] <= mux2_16bits:inst1.Y[10]
Y[11] <= mux2_16bits:inst1.Y[11]
Y[12] <= mux2_16bits:inst1.Y[12]
Y[13] <= mux2_16bits:inst1.Y[13]
Y[14] <= mux2_16bits:inst1.Y[14]
Y[15] <= mux2_16bits:inst1.Y[15]
Y[16] <= mux2_16bits:inst.Y[0]
Y[17] <= mux2_16bits:inst.Y[1]
Y[18] <= mux2_16bits:inst.Y[2]
Y[19] <= mux2_16bits:inst.Y[3]
Y[20] <= mux2_16bits:inst.Y[4]
Y[21] <= mux2_16bits:inst.Y[5]
Y[22] <= mux2_16bits:inst.Y[6]
Y[23] <= mux2_16bits:inst.Y[7]
Y[24] <= mux2_16bits:inst.Y[8]
Y[25] <= mux2_16bits:inst.Y[9]
Y[26] <= mux2_16bits:inst.Y[10]
Y[27] <= mux2_16bits:inst.Y[11]
Y[28] <= mux2_16bits:inst.Y[12]
Y[29] <= mux2_16bits:inst.Y[13]
Y[30] <= mux2_16bits:inst.Y[14]
Y[31] <= mux2_16bits:inst.Y[15]
S => mux2_16bits:inst1.S
S => mux2_16bits:inst.S
A[0] => mux2_16bits:inst1.A[0]
A[1] => mux2_16bits:inst1.A[1]
A[2] => mux2_16bits:inst1.A[2]
A[3] => mux2_16bits:inst1.A[3]
A[4] => mux2_16bits:inst1.A[4]
A[5] => mux2_16bits:inst1.A[5]
A[6] => mux2_16bits:inst1.A[6]
A[7] => mux2_16bits:inst1.A[7]
A[8] => mux2_16bits:inst1.A[8]
A[9] => mux2_16bits:inst1.A[9]
A[10] => mux2_16bits:inst1.A[10]
A[11] => mux2_16bits:inst1.A[11]
A[12] => mux2_16bits:inst1.A[12]
A[13] => mux2_16bits:inst1.A[13]
A[14] => mux2_16bits:inst1.A[14]
A[15] => mux2_16bits:inst1.A[15]
A[16] => mux2_16bits:inst.A[0]
A[17] => mux2_16bits:inst.A[1]
A[18] => mux2_16bits:inst.A[2]
A[19] => mux2_16bits:inst.A[3]
A[20] => mux2_16bits:inst.A[4]
A[21] => mux2_16bits:inst.A[5]
A[22] => mux2_16bits:inst.A[6]
A[23] => mux2_16bits:inst.A[7]
A[24] => mux2_16bits:inst.A[8]
A[25] => mux2_16bits:inst.A[9]
A[26] => mux2_16bits:inst.A[10]
A[27] => mux2_16bits:inst.A[11]
A[28] => mux2_16bits:inst.A[12]
A[29] => mux2_16bits:inst.A[13]
A[30] => mux2_16bits:inst.A[14]
A[31] => mux2_16bits:inst.A[15]
B[0] => mux2_16bits:inst1.B[0]
B[1] => mux2_16bits:inst1.B[1]
B[2] => mux2_16bits:inst1.B[2]
B[3] => mux2_16bits:inst1.B[3]
B[4] => mux2_16bits:inst1.B[4]
B[5] => mux2_16bits:inst1.B[5]
B[6] => mux2_16bits:inst1.B[6]
B[7] => mux2_16bits:inst1.B[7]
B[8] => mux2_16bits:inst1.B[8]
B[9] => mux2_16bits:inst1.B[9]
B[10] => mux2_16bits:inst1.B[10]
B[11] => mux2_16bits:inst1.B[11]
B[12] => mux2_16bits:inst1.B[12]
B[13] => mux2_16bits:inst1.B[13]
B[14] => mux2_16bits:inst1.B[14]
B[15] => mux2_16bits:inst1.B[15]
B[16] => mux2_16bits:inst.B[0]
B[17] => mux2_16bits:inst.B[1]
B[18] => mux2_16bits:inst.B[2]
B[19] => mux2_16bits:inst.B[3]
B[20] => mux2_16bits:inst.B[4]
B[21] => mux2_16bits:inst.B[5]
B[22] => mux2_16bits:inst.B[6]
B[23] => mux2_16bits:inst.B[7]
B[24] => mux2_16bits:inst.B[8]
B[25] => mux2_16bits:inst.B[9]
B[26] => mux2_16bits:inst.B[10]
B[27] => mux2_16bits:inst.B[11]
B[28] => mux2_16bits:inst.B[12]
B[29] => mux2_16bits:inst.B[13]
B[30] => mux2_16bits:inst.B[14]
B[31] => mux2_16bits:inst.B[15]


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst|mux2_16bits:inst1
Y[0] <= mux2_8bits:inst1.Y[0]
Y[1] <= mux2_8bits:inst1.Y[1]
Y[2] <= mux2_8bits:inst1.Y[2]
Y[3] <= mux2_8bits:inst1.Y[3]
Y[4] <= mux2_8bits:inst1.Y[4]
Y[5] <= mux2_8bits:inst1.Y[5]
Y[6] <= mux2_8bits:inst1.Y[6]
Y[7] <= mux2_8bits:inst1.Y[7]
Y[8] <= mux2_8bits:inst.Y[0]
Y[9] <= mux2_8bits:inst.Y[1]
Y[10] <= mux2_8bits:inst.Y[2]
Y[11] <= mux2_8bits:inst.Y[3]
Y[12] <= mux2_8bits:inst.Y[4]
Y[13] <= mux2_8bits:inst.Y[5]
Y[14] <= mux2_8bits:inst.Y[6]
Y[15] <= mux2_8bits:inst.Y[7]
S => mux2_8bits:inst1.S
S => mux2_8bits:inst.S
A[0] => mux2_8bits:inst1.A[0]
A[1] => mux2_8bits:inst1.A[1]
A[2] => mux2_8bits:inst1.A[2]
A[3] => mux2_8bits:inst1.A[3]
A[4] => mux2_8bits:inst1.A[4]
A[5] => mux2_8bits:inst1.A[5]
A[6] => mux2_8bits:inst1.A[6]
A[7] => mux2_8bits:inst1.A[7]
A[8] => mux2_8bits:inst.A[0]
A[9] => mux2_8bits:inst.A[1]
A[10] => mux2_8bits:inst.A[2]
A[11] => mux2_8bits:inst.A[3]
A[12] => mux2_8bits:inst.A[4]
A[13] => mux2_8bits:inst.A[5]
A[14] => mux2_8bits:inst.A[6]
A[15] => mux2_8bits:inst.A[7]
B[0] => mux2_8bits:inst1.B[0]
B[1] => mux2_8bits:inst1.B[1]
B[2] => mux2_8bits:inst1.B[2]
B[3] => mux2_8bits:inst1.B[3]
B[4] => mux2_8bits:inst1.B[4]
B[5] => mux2_8bits:inst1.B[5]
B[6] => mux2_8bits:inst1.B[6]
B[7] => mux2_8bits:inst1.B[7]
B[8] => mux2_8bits:inst.B[0]
B[9] => mux2_8bits:inst.B[1]
B[10] => mux2_8bits:inst.B[2]
B[11] => mux2_8bits:inst.B[3]
B[12] => mux2_8bits:inst.B[4]
B[13] => mux2_8bits:inst.B[5]
B[14] => mux2_8bits:inst.B[6]
B[15] => mux2_8bits:inst.B[7]


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst1
Y[0] <= mux2_4bits:inst1.Y[0]
Y[1] <= mux2_4bits:inst1.Y[1]
Y[2] <= mux2_4bits:inst1.Y[2]
Y[3] <= mux2_4bits:inst1.Y[3]
Y[4] <= mux2_4bits:inst.Y[0]
Y[5] <= mux2_4bits:inst.Y[1]
Y[6] <= mux2_4bits:inst.Y[2]
Y[7] <= mux2_4bits:inst.Y[3]
S => mux2_4bits:inst.S
S => mux2_4bits:inst1.S
A[0] => mux2_4bits:inst1.A[0]
A[1] => mux2_4bits:inst1.A[1]
A[2] => mux2_4bits:inst1.A[2]
A[3] => mux2_4bits:inst1.A[3]
A[4] => mux2_4bits:inst.A[0]
A[5] => mux2_4bits:inst.A[1]
A[6] => mux2_4bits:inst.A[2]
A[7] => mux2_4bits:inst.A[3]
B[0] => mux2_4bits:inst1.B[0]
B[1] => mux2_4bits:inst1.B[1]
B[2] => mux2_4bits:inst1.B[2]
B[3] => mux2_4bits:inst1.B[3]
B[4] => mux2_4bits:inst.B[0]
B[5] => mux2_4bits:inst.B[1]
B[6] => mux2_4bits:inst.B[2]
B[7] => mux2_4bits:inst.B[3]


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst1
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst
Y[0] <= mux2_4bits:inst1.Y[0]
Y[1] <= mux2_4bits:inst1.Y[1]
Y[2] <= mux2_4bits:inst1.Y[2]
Y[3] <= mux2_4bits:inst1.Y[3]
Y[4] <= mux2_4bits:inst.Y[0]
Y[5] <= mux2_4bits:inst.Y[1]
Y[6] <= mux2_4bits:inst.Y[2]
Y[7] <= mux2_4bits:inst.Y[3]
S => mux2_4bits:inst.S
S => mux2_4bits:inst1.S
A[0] => mux2_4bits:inst1.A[0]
A[1] => mux2_4bits:inst1.A[1]
A[2] => mux2_4bits:inst1.A[2]
A[3] => mux2_4bits:inst1.A[3]
A[4] => mux2_4bits:inst.A[0]
A[5] => mux2_4bits:inst.A[1]
A[6] => mux2_4bits:inst.A[2]
A[7] => mux2_4bits:inst.A[3]
B[0] => mux2_4bits:inst1.B[0]
B[1] => mux2_4bits:inst1.B[1]
B[2] => mux2_4bits:inst1.B[2]
B[3] => mux2_4bits:inst1.B[3]
B[4] => mux2_4bits:inst.B[0]
B[5] => mux2_4bits:inst.B[1]
B[6] => mux2_4bits:inst.B[2]
B[7] => mux2_4bits:inst.B[3]


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst1
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst|mux2_16bits:inst
Y[0] <= mux2_8bits:inst1.Y[0]
Y[1] <= mux2_8bits:inst1.Y[1]
Y[2] <= mux2_8bits:inst1.Y[2]
Y[3] <= mux2_8bits:inst1.Y[3]
Y[4] <= mux2_8bits:inst1.Y[4]
Y[5] <= mux2_8bits:inst1.Y[5]
Y[6] <= mux2_8bits:inst1.Y[6]
Y[7] <= mux2_8bits:inst1.Y[7]
Y[8] <= mux2_8bits:inst.Y[0]
Y[9] <= mux2_8bits:inst.Y[1]
Y[10] <= mux2_8bits:inst.Y[2]
Y[11] <= mux2_8bits:inst.Y[3]
Y[12] <= mux2_8bits:inst.Y[4]
Y[13] <= mux2_8bits:inst.Y[5]
Y[14] <= mux2_8bits:inst.Y[6]
Y[15] <= mux2_8bits:inst.Y[7]
S => mux2_8bits:inst1.S
S => mux2_8bits:inst.S
A[0] => mux2_8bits:inst1.A[0]
A[1] => mux2_8bits:inst1.A[1]
A[2] => mux2_8bits:inst1.A[2]
A[3] => mux2_8bits:inst1.A[3]
A[4] => mux2_8bits:inst1.A[4]
A[5] => mux2_8bits:inst1.A[5]
A[6] => mux2_8bits:inst1.A[6]
A[7] => mux2_8bits:inst1.A[7]
A[8] => mux2_8bits:inst.A[0]
A[9] => mux2_8bits:inst.A[1]
A[10] => mux2_8bits:inst.A[2]
A[11] => mux2_8bits:inst.A[3]
A[12] => mux2_8bits:inst.A[4]
A[13] => mux2_8bits:inst.A[5]
A[14] => mux2_8bits:inst.A[6]
A[15] => mux2_8bits:inst.A[7]
B[0] => mux2_8bits:inst1.B[0]
B[1] => mux2_8bits:inst1.B[1]
B[2] => mux2_8bits:inst1.B[2]
B[3] => mux2_8bits:inst1.B[3]
B[4] => mux2_8bits:inst1.B[4]
B[5] => mux2_8bits:inst1.B[5]
B[6] => mux2_8bits:inst1.B[6]
B[7] => mux2_8bits:inst1.B[7]
B[8] => mux2_8bits:inst.B[0]
B[9] => mux2_8bits:inst.B[1]
B[10] => mux2_8bits:inst.B[2]
B[11] => mux2_8bits:inst.B[3]
B[12] => mux2_8bits:inst.B[4]
B[13] => mux2_8bits:inst.B[5]
B[14] => mux2_8bits:inst.B[6]
B[15] => mux2_8bits:inst.B[7]


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst1
Y[0] <= mux2_4bits:inst1.Y[0]
Y[1] <= mux2_4bits:inst1.Y[1]
Y[2] <= mux2_4bits:inst1.Y[2]
Y[3] <= mux2_4bits:inst1.Y[3]
Y[4] <= mux2_4bits:inst.Y[0]
Y[5] <= mux2_4bits:inst.Y[1]
Y[6] <= mux2_4bits:inst.Y[2]
Y[7] <= mux2_4bits:inst.Y[3]
S => mux2_4bits:inst.S
S => mux2_4bits:inst1.S
A[0] => mux2_4bits:inst1.A[0]
A[1] => mux2_4bits:inst1.A[1]
A[2] => mux2_4bits:inst1.A[2]
A[3] => mux2_4bits:inst1.A[3]
A[4] => mux2_4bits:inst.A[0]
A[5] => mux2_4bits:inst.A[1]
A[6] => mux2_4bits:inst.A[2]
A[7] => mux2_4bits:inst.A[3]
B[0] => mux2_4bits:inst1.B[0]
B[1] => mux2_4bits:inst1.B[1]
B[2] => mux2_4bits:inst1.B[2]
B[3] => mux2_4bits:inst1.B[3]
B[4] => mux2_4bits:inst.B[0]
B[5] => mux2_4bits:inst.B[1]
B[6] => mux2_4bits:inst.B[2]
B[7] => mux2_4bits:inst.B[3]


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst1
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst
Y[0] <= mux2_4bits:inst1.Y[0]
Y[1] <= mux2_4bits:inst1.Y[1]
Y[2] <= mux2_4bits:inst1.Y[2]
Y[3] <= mux2_4bits:inst1.Y[3]
Y[4] <= mux2_4bits:inst.Y[0]
Y[5] <= mux2_4bits:inst.Y[1]
Y[6] <= mux2_4bits:inst.Y[2]
Y[7] <= mux2_4bits:inst.Y[3]
S => mux2_4bits:inst.S
S => mux2_4bits:inst1.S
A[0] => mux2_4bits:inst1.A[0]
A[1] => mux2_4bits:inst1.A[1]
A[2] => mux2_4bits:inst1.A[2]
A[3] => mux2_4bits:inst1.A[3]
A[4] => mux2_4bits:inst.A[0]
A[5] => mux2_4bits:inst.A[1]
A[6] => mux2_4bits:inst.A[2]
A[7] => mux2_4bits:inst.A[3]
B[0] => mux2_4bits:inst1.B[0]
B[1] => mux2_4bits:inst1.B[1]
B[2] => mux2_4bits:inst1.B[2]
B[3] => mux2_4bits:inst1.B[3]
B[4] => mux2_4bits:inst.B[0]
B[5] => mux2_4bits:inst.B[1]
B[6] => mux2_4bits:inst.B[2]
B[7] => mux2_4bits:inst.B[3]


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst1
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst1
Y[0] <= mux2_16bits:inst1.Y[0]
Y[1] <= mux2_16bits:inst1.Y[1]
Y[2] <= mux2_16bits:inst1.Y[2]
Y[3] <= mux2_16bits:inst1.Y[3]
Y[4] <= mux2_16bits:inst1.Y[4]
Y[5] <= mux2_16bits:inst1.Y[5]
Y[6] <= mux2_16bits:inst1.Y[6]
Y[7] <= mux2_16bits:inst1.Y[7]
Y[8] <= mux2_16bits:inst1.Y[8]
Y[9] <= mux2_16bits:inst1.Y[9]
Y[10] <= mux2_16bits:inst1.Y[10]
Y[11] <= mux2_16bits:inst1.Y[11]
Y[12] <= mux2_16bits:inst1.Y[12]
Y[13] <= mux2_16bits:inst1.Y[13]
Y[14] <= mux2_16bits:inst1.Y[14]
Y[15] <= mux2_16bits:inst1.Y[15]
Y[16] <= mux2_16bits:inst.Y[0]
Y[17] <= mux2_16bits:inst.Y[1]
Y[18] <= mux2_16bits:inst.Y[2]
Y[19] <= mux2_16bits:inst.Y[3]
Y[20] <= mux2_16bits:inst.Y[4]
Y[21] <= mux2_16bits:inst.Y[5]
Y[22] <= mux2_16bits:inst.Y[6]
Y[23] <= mux2_16bits:inst.Y[7]
Y[24] <= mux2_16bits:inst.Y[8]
Y[25] <= mux2_16bits:inst.Y[9]
Y[26] <= mux2_16bits:inst.Y[10]
Y[27] <= mux2_16bits:inst.Y[11]
Y[28] <= mux2_16bits:inst.Y[12]
Y[29] <= mux2_16bits:inst.Y[13]
Y[30] <= mux2_16bits:inst.Y[14]
Y[31] <= mux2_16bits:inst.Y[15]
S => mux2_16bits:inst1.S
S => mux2_16bits:inst.S
A[0] => mux2_16bits:inst1.A[0]
A[1] => mux2_16bits:inst1.A[1]
A[2] => mux2_16bits:inst1.A[2]
A[3] => mux2_16bits:inst1.A[3]
A[4] => mux2_16bits:inst1.A[4]
A[5] => mux2_16bits:inst1.A[5]
A[6] => mux2_16bits:inst1.A[6]
A[7] => mux2_16bits:inst1.A[7]
A[8] => mux2_16bits:inst1.A[8]
A[9] => mux2_16bits:inst1.A[9]
A[10] => mux2_16bits:inst1.A[10]
A[11] => mux2_16bits:inst1.A[11]
A[12] => mux2_16bits:inst1.A[12]
A[13] => mux2_16bits:inst1.A[13]
A[14] => mux2_16bits:inst1.A[14]
A[15] => mux2_16bits:inst1.A[15]
A[16] => mux2_16bits:inst.A[0]
A[17] => mux2_16bits:inst.A[1]
A[18] => mux2_16bits:inst.A[2]
A[19] => mux2_16bits:inst.A[3]
A[20] => mux2_16bits:inst.A[4]
A[21] => mux2_16bits:inst.A[5]
A[22] => mux2_16bits:inst.A[6]
A[23] => mux2_16bits:inst.A[7]
A[24] => mux2_16bits:inst.A[8]
A[25] => mux2_16bits:inst.A[9]
A[26] => mux2_16bits:inst.A[10]
A[27] => mux2_16bits:inst.A[11]
A[28] => mux2_16bits:inst.A[12]
A[29] => mux2_16bits:inst.A[13]
A[30] => mux2_16bits:inst.A[14]
A[31] => mux2_16bits:inst.A[15]
B[0] => mux2_16bits:inst1.B[0]
B[1] => mux2_16bits:inst1.B[1]
B[2] => mux2_16bits:inst1.B[2]
B[3] => mux2_16bits:inst1.B[3]
B[4] => mux2_16bits:inst1.B[4]
B[5] => mux2_16bits:inst1.B[5]
B[6] => mux2_16bits:inst1.B[6]
B[7] => mux2_16bits:inst1.B[7]
B[8] => mux2_16bits:inst1.B[8]
B[9] => mux2_16bits:inst1.B[9]
B[10] => mux2_16bits:inst1.B[10]
B[11] => mux2_16bits:inst1.B[11]
B[12] => mux2_16bits:inst1.B[12]
B[13] => mux2_16bits:inst1.B[13]
B[14] => mux2_16bits:inst1.B[14]
B[15] => mux2_16bits:inst1.B[15]
B[16] => mux2_16bits:inst.B[0]
B[17] => mux2_16bits:inst.B[1]
B[18] => mux2_16bits:inst.B[2]
B[19] => mux2_16bits:inst.B[3]
B[20] => mux2_16bits:inst.B[4]
B[21] => mux2_16bits:inst.B[5]
B[22] => mux2_16bits:inst.B[6]
B[23] => mux2_16bits:inst.B[7]
B[24] => mux2_16bits:inst.B[8]
B[25] => mux2_16bits:inst.B[9]
B[26] => mux2_16bits:inst.B[10]
B[27] => mux2_16bits:inst.B[11]
B[28] => mux2_16bits:inst.B[12]
B[29] => mux2_16bits:inst.B[13]
B[30] => mux2_16bits:inst.B[14]
B[31] => mux2_16bits:inst.B[15]


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst1|mux2_16bits:inst1
Y[0] <= mux2_8bits:inst1.Y[0]
Y[1] <= mux2_8bits:inst1.Y[1]
Y[2] <= mux2_8bits:inst1.Y[2]
Y[3] <= mux2_8bits:inst1.Y[3]
Y[4] <= mux2_8bits:inst1.Y[4]
Y[5] <= mux2_8bits:inst1.Y[5]
Y[6] <= mux2_8bits:inst1.Y[6]
Y[7] <= mux2_8bits:inst1.Y[7]
Y[8] <= mux2_8bits:inst.Y[0]
Y[9] <= mux2_8bits:inst.Y[1]
Y[10] <= mux2_8bits:inst.Y[2]
Y[11] <= mux2_8bits:inst.Y[3]
Y[12] <= mux2_8bits:inst.Y[4]
Y[13] <= mux2_8bits:inst.Y[5]
Y[14] <= mux2_8bits:inst.Y[6]
Y[15] <= mux2_8bits:inst.Y[7]
S => mux2_8bits:inst1.S
S => mux2_8bits:inst.S
A[0] => mux2_8bits:inst1.A[0]
A[1] => mux2_8bits:inst1.A[1]
A[2] => mux2_8bits:inst1.A[2]
A[3] => mux2_8bits:inst1.A[3]
A[4] => mux2_8bits:inst1.A[4]
A[5] => mux2_8bits:inst1.A[5]
A[6] => mux2_8bits:inst1.A[6]
A[7] => mux2_8bits:inst1.A[7]
A[8] => mux2_8bits:inst.A[0]
A[9] => mux2_8bits:inst.A[1]
A[10] => mux2_8bits:inst.A[2]
A[11] => mux2_8bits:inst.A[3]
A[12] => mux2_8bits:inst.A[4]
A[13] => mux2_8bits:inst.A[5]
A[14] => mux2_8bits:inst.A[6]
A[15] => mux2_8bits:inst.A[7]
B[0] => mux2_8bits:inst1.B[0]
B[1] => mux2_8bits:inst1.B[1]
B[2] => mux2_8bits:inst1.B[2]
B[3] => mux2_8bits:inst1.B[3]
B[4] => mux2_8bits:inst1.B[4]
B[5] => mux2_8bits:inst1.B[5]
B[6] => mux2_8bits:inst1.B[6]
B[7] => mux2_8bits:inst1.B[7]
B[8] => mux2_8bits:inst.B[0]
B[9] => mux2_8bits:inst.B[1]
B[10] => mux2_8bits:inst.B[2]
B[11] => mux2_8bits:inst.B[3]
B[12] => mux2_8bits:inst.B[4]
B[13] => mux2_8bits:inst.B[5]
B[14] => mux2_8bits:inst.B[6]
B[15] => mux2_8bits:inst.B[7]


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst1
Y[0] <= mux2_4bits:inst1.Y[0]
Y[1] <= mux2_4bits:inst1.Y[1]
Y[2] <= mux2_4bits:inst1.Y[2]
Y[3] <= mux2_4bits:inst1.Y[3]
Y[4] <= mux2_4bits:inst.Y[0]
Y[5] <= mux2_4bits:inst.Y[1]
Y[6] <= mux2_4bits:inst.Y[2]
Y[7] <= mux2_4bits:inst.Y[3]
S => mux2_4bits:inst.S
S => mux2_4bits:inst1.S
A[0] => mux2_4bits:inst1.A[0]
A[1] => mux2_4bits:inst1.A[1]
A[2] => mux2_4bits:inst1.A[2]
A[3] => mux2_4bits:inst1.A[3]
A[4] => mux2_4bits:inst.A[0]
A[5] => mux2_4bits:inst.A[1]
A[6] => mux2_4bits:inst.A[2]
A[7] => mux2_4bits:inst.A[3]
B[0] => mux2_4bits:inst1.B[0]
B[1] => mux2_4bits:inst1.B[1]
B[2] => mux2_4bits:inst1.B[2]
B[3] => mux2_4bits:inst1.B[3]
B[4] => mux2_4bits:inst.B[0]
B[5] => mux2_4bits:inst.B[1]
B[6] => mux2_4bits:inst.B[2]
B[7] => mux2_4bits:inst.B[3]


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst1
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst
Y[0] <= mux2_4bits:inst1.Y[0]
Y[1] <= mux2_4bits:inst1.Y[1]
Y[2] <= mux2_4bits:inst1.Y[2]
Y[3] <= mux2_4bits:inst1.Y[3]
Y[4] <= mux2_4bits:inst.Y[0]
Y[5] <= mux2_4bits:inst.Y[1]
Y[6] <= mux2_4bits:inst.Y[2]
Y[7] <= mux2_4bits:inst.Y[3]
S => mux2_4bits:inst.S
S => mux2_4bits:inst1.S
A[0] => mux2_4bits:inst1.A[0]
A[1] => mux2_4bits:inst1.A[1]
A[2] => mux2_4bits:inst1.A[2]
A[3] => mux2_4bits:inst1.A[3]
A[4] => mux2_4bits:inst.A[0]
A[5] => mux2_4bits:inst.A[1]
A[6] => mux2_4bits:inst.A[2]
A[7] => mux2_4bits:inst.A[3]
B[0] => mux2_4bits:inst1.B[0]
B[1] => mux2_4bits:inst1.B[1]
B[2] => mux2_4bits:inst1.B[2]
B[3] => mux2_4bits:inst1.B[3]
B[4] => mux2_4bits:inst.B[0]
B[5] => mux2_4bits:inst.B[1]
B[6] => mux2_4bits:inst.B[2]
B[7] => mux2_4bits:inst.B[3]


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst1
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst1|mux2_16bits:inst
Y[0] <= mux2_8bits:inst1.Y[0]
Y[1] <= mux2_8bits:inst1.Y[1]
Y[2] <= mux2_8bits:inst1.Y[2]
Y[3] <= mux2_8bits:inst1.Y[3]
Y[4] <= mux2_8bits:inst1.Y[4]
Y[5] <= mux2_8bits:inst1.Y[5]
Y[6] <= mux2_8bits:inst1.Y[6]
Y[7] <= mux2_8bits:inst1.Y[7]
Y[8] <= mux2_8bits:inst.Y[0]
Y[9] <= mux2_8bits:inst.Y[1]
Y[10] <= mux2_8bits:inst.Y[2]
Y[11] <= mux2_8bits:inst.Y[3]
Y[12] <= mux2_8bits:inst.Y[4]
Y[13] <= mux2_8bits:inst.Y[5]
Y[14] <= mux2_8bits:inst.Y[6]
Y[15] <= mux2_8bits:inst.Y[7]
S => mux2_8bits:inst1.S
S => mux2_8bits:inst.S
A[0] => mux2_8bits:inst1.A[0]
A[1] => mux2_8bits:inst1.A[1]
A[2] => mux2_8bits:inst1.A[2]
A[3] => mux2_8bits:inst1.A[3]
A[4] => mux2_8bits:inst1.A[4]
A[5] => mux2_8bits:inst1.A[5]
A[6] => mux2_8bits:inst1.A[6]
A[7] => mux2_8bits:inst1.A[7]
A[8] => mux2_8bits:inst.A[0]
A[9] => mux2_8bits:inst.A[1]
A[10] => mux2_8bits:inst.A[2]
A[11] => mux2_8bits:inst.A[3]
A[12] => mux2_8bits:inst.A[4]
A[13] => mux2_8bits:inst.A[5]
A[14] => mux2_8bits:inst.A[6]
A[15] => mux2_8bits:inst.A[7]
B[0] => mux2_8bits:inst1.B[0]
B[1] => mux2_8bits:inst1.B[1]
B[2] => mux2_8bits:inst1.B[2]
B[3] => mux2_8bits:inst1.B[3]
B[4] => mux2_8bits:inst1.B[4]
B[5] => mux2_8bits:inst1.B[5]
B[6] => mux2_8bits:inst1.B[6]
B[7] => mux2_8bits:inst1.B[7]
B[8] => mux2_8bits:inst.B[0]
B[9] => mux2_8bits:inst.B[1]
B[10] => mux2_8bits:inst.B[2]
B[11] => mux2_8bits:inst.B[3]
B[12] => mux2_8bits:inst.B[4]
B[13] => mux2_8bits:inst.B[5]
B[14] => mux2_8bits:inst.B[6]
B[15] => mux2_8bits:inst.B[7]


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst1
Y[0] <= mux2_4bits:inst1.Y[0]
Y[1] <= mux2_4bits:inst1.Y[1]
Y[2] <= mux2_4bits:inst1.Y[2]
Y[3] <= mux2_4bits:inst1.Y[3]
Y[4] <= mux2_4bits:inst.Y[0]
Y[5] <= mux2_4bits:inst.Y[1]
Y[6] <= mux2_4bits:inst.Y[2]
Y[7] <= mux2_4bits:inst.Y[3]
S => mux2_4bits:inst.S
S => mux2_4bits:inst1.S
A[0] => mux2_4bits:inst1.A[0]
A[1] => mux2_4bits:inst1.A[1]
A[2] => mux2_4bits:inst1.A[2]
A[3] => mux2_4bits:inst1.A[3]
A[4] => mux2_4bits:inst.A[0]
A[5] => mux2_4bits:inst.A[1]
A[6] => mux2_4bits:inst.A[2]
A[7] => mux2_4bits:inst.A[3]
B[0] => mux2_4bits:inst1.B[0]
B[1] => mux2_4bits:inst1.B[1]
B[2] => mux2_4bits:inst1.B[2]
B[3] => mux2_4bits:inst1.B[3]
B[4] => mux2_4bits:inst.B[0]
B[5] => mux2_4bits:inst.B[1]
B[6] => mux2_4bits:inst.B[2]
B[7] => mux2_4bits:inst.B[3]


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst1
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst
Y[0] <= mux2_4bits:inst1.Y[0]
Y[1] <= mux2_4bits:inst1.Y[1]
Y[2] <= mux2_4bits:inst1.Y[2]
Y[3] <= mux2_4bits:inst1.Y[3]
Y[4] <= mux2_4bits:inst.Y[0]
Y[5] <= mux2_4bits:inst.Y[1]
Y[6] <= mux2_4bits:inst.Y[2]
Y[7] <= mux2_4bits:inst.Y[3]
S => mux2_4bits:inst.S
S => mux2_4bits:inst1.S
A[0] => mux2_4bits:inst1.A[0]
A[1] => mux2_4bits:inst1.A[1]
A[2] => mux2_4bits:inst1.A[2]
A[3] => mux2_4bits:inst1.A[3]
A[4] => mux2_4bits:inst.A[0]
A[5] => mux2_4bits:inst.A[1]
A[6] => mux2_4bits:inst.A[2]
A[7] => mux2_4bits:inst.A[3]
B[0] => mux2_4bits:inst1.B[0]
B[1] => mux2_4bits:inst1.B[1]
B[2] => mux2_4bits:inst1.B[2]
B[3] => mux2_4bits:inst1.B[3]
B[4] => mux2_4bits:inst.B[0]
B[5] => mux2_4bits:inst.B[1]
B[6] => mux2_4bits:inst.B[2]
B[7] => mux2_4bits:inst.B[3]


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst1
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst8|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|FA_64bits:inst7
Cout <= FA_32bits:inst1.Cout
Cin => FA_32bits:inst.Cin
A[0] => FA_32bits:inst.A[0]
A[1] => FA_32bits:inst.A[1]
A[2] => FA_32bits:inst.A[2]
A[3] => FA_32bits:inst.A[3]
A[4] => FA_32bits:inst.A[4]
A[5] => FA_32bits:inst.A[5]
A[6] => FA_32bits:inst.A[6]
A[7] => FA_32bits:inst.A[7]
A[8] => FA_32bits:inst.A[8]
A[9] => FA_32bits:inst.A[9]
A[10] => FA_32bits:inst.A[10]
A[11] => FA_32bits:inst.A[11]
A[12] => FA_32bits:inst.A[12]
A[13] => FA_32bits:inst.A[13]
A[14] => FA_32bits:inst.A[14]
A[15] => FA_32bits:inst.A[15]
A[16] => FA_32bits:inst.A[16]
A[17] => FA_32bits:inst.A[17]
A[18] => FA_32bits:inst.A[18]
A[19] => FA_32bits:inst.A[19]
A[20] => FA_32bits:inst.A[20]
A[21] => FA_32bits:inst.A[21]
A[22] => FA_32bits:inst.A[22]
A[23] => FA_32bits:inst.A[23]
A[24] => FA_32bits:inst.A[24]
A[25] => FA_32bits:inst.A[25]
A[26] => FA_32bits:inst.A[26]
A[27] => FA_32bits:inst.A[27]
A[28] => FA_32bits:inst.A[28]
A[29] => FA_32bits:inst.A[29]
A[30] => FA_32bits:inst.A[30]
A[31] => FA_32bits:inst.A[31]
A[32] => FA_32bits:inst1.A[0]
A[33] => FA_32bits:inst1.A[1]
A[34] => FA_32bits:inst1.A[2]
A[35] => FA_32bits:inst1.A[3]
A[36] => FA_32bits:inst1.A[4]
A[37] => FA_32bits:inst1.A[5]
A[38] => FA_32bits:inst1.A[6]
A[39] => FA_32bits:inst1.A[7]
A[40] => FA_32bits:inst1.A[8]
A[41] => FA_32bits:inst1.A[9]
A[42] => FA_32bits:inst1.A[10]
A[43] => FA_32bits:inst1.A[11]
A[44] => FA_32bits:inst1.A[12]
A[45] => FA_32bits:inst1.A[13]
A[46] => FA_32bits:inst1.A[14]
A[47] => FA_32bits:inst1.A[15]
A[48] => FA_32bits:inst1.A[16]
A[49] => FA_32bits:inst1.A[17]
A[50] => FA_32bits:inst1.A[18]
A[51] => FA_32bits:inst1.A[19]
A[52] => FA_32bits:inst1.A[20]
A[53] => FA_32bits:inst1.A[21]
A[54] => FA_32bits:inst1.A[22]
A[55] => FA_32bits:inst1.A[23]
A[56] => FA_32bits:inst1.A[24]
A[57] => FA_32bits:inst1.A[25]
A[58] => FA_32bits:inst1.A[26]
A[59] => FA_32bits:inst1.A[27]
A[60] => FA_32bits:inst1.A[28]
A[61] => FA_32bits:inst1.A[29]
A[62] => FA_32bits:inst1.A[30]
A[63] => FA_32bits:inst1.A[31]
B[0] => FA_32bits:inst.B[0]
B[1] => FA_32bits:inst.B[1]
B[2] => FA_32bits:inst.B[2]
B[3] => FA_32bits:inst.B[3]
B[4] => FA_32bits:inst.B[4]
B[5] => FA_32bits:inst.B[5]
B[6] => FA_32bits:inst.B[6]
B[7] => FA_32bits:inst.B[7]
B[8] => FA_32bits:inst.B[8]
B[9] => FA_32bits:inst.B[9]
B[10] => FA_32bits:inst.B[10]
B[11] => FA_32bits:inst.B[11]
B[12] => FA_32bits:inst.B[12]
B[13] => FA_32bits:inst.B[13]
B[14] => FA_32bits:inst.B[14]
B[15] => FA_32bits:inst.B[15]
B[16] => FA_32bits:inst.B[16]
B[17] => FA_32bits:inst.B[17]
B[18] => FA_32bits:inst.B[18]
B[19] => FA_32bits:inst.B[19]
B[20] => FA_32bits:inst.B[20]
B[21] => FA_32bits:inst.B[21]
B[22] => FA_32bits:inst.B[22]
B[23] => FA_32bits:inst.B[23]
B[24] => FA_32bits:inst.B[24]
B[25] => FA_32bits:inst.B[25]
B[26] => FA_32bits:inst.B[26]
B[27] => FA_32bits:inst.B[27]
B[28] => FA_32bits:inst.B[28]
B[29] => FA_32bits:inst.B[29]
B[30] => FA_32bits:inst.B[30]
B[31] => FA_32bits:inst.B[31]
B[32] => FA_32bits:inst1.B[0]
B[33] => FA_32bits:inst1.B[1]
B[34] => FA_32bits:inst1.B[2]
B[35] => FA_32bits:inst1.B[3]
B[36] => FA_32bits:inst1.B[4]
B[37] => FA_32bits:inst1.B[5]
B[38] => FA_32bits:inst1.B[6]
B[39] => FA_32bits:inst1.B[7]
B[40] => FA_32bits:inst1.B[8]
B[41] => FA_32bits:inst1.B[9]
B[42] => FA_32bits:inst1.B[10]
B[43] => FA_32bits:inst1.B[11]
B[44] => FA_32bits:inst1.B[12]
B[45] => FA_32bits:inst1.B[13]
B[46] => FA_32bits:inst1.B[14]
B[47] => FA_32bits:inst1.B[15]
B[48] => FA_32bits:inst1.B[16]
B[49] => FA_32bits:inst1.B[17]
B[50] => FA_32bits:inst1.B[18]
B[51] => FA_32bits:inst1.B[19]
B[52] => FA_32bits:inst1.B[20]
B[53] => FA_32bits:inst1.B[21]
B[54] => FA_32bits:inst1.B[22]
B[55] => FA_32bits:inst1.B[23]
B[56] => FA_32bits:inst1.B[24]
B[57] => FA_32bits:inst1.B[25]
B[58] => FA_32bits:inst1.B[26]
B[59] => FA_32bits:inst1.B[27]
B[60] => FA_32bits:inst1.B[28]
B[61] => FA_32bits:inst1.B[29]
B[62] => FA_32bits:inst1.B[30]
B[63] => FA_32bits:inst1.B[31]
Y[0] <= FA_32bits:inst.Y[0]
Y[1] <= FA_32bits:inst.Y[1]
Y[2] <= FA_32bits:inst.Y[2]
Y[3] <= FA_32bits:inst.Y[3]
Y[4] <= FA_32bits:inst.Y[4]
Y[5] <= FA_32bits:inst.Y[5]
Y[6] <= FA_32bits:inst.Y[6]
Y[7] <= FA_32bits:inst.Y[7]
Y[8] <= FA_32bits:inst.Y[8]
Y[9] <= FA_32bits:inst.Y[9]
Y[10] <= FA_32bits:inst.Y[10]
Y[11] <= FA_32bits:inst.Y[11]
Y[12] <= FA_32bits:inst.Y[12]
Y[13] <= FA_32bits:inst.Y[13]
Y[14] <= FA_32bits:inst.Y[14]
Y[15] <= FA_32bits:inst.Y[15]
Y[16] <= FA_32bits:inst.Y[16]
Y[17] <= FA_32bits:inst.Y[17]
Y[18] <= FA_32bits:inst.Y[18]
Y[19] <= FA_32bits:inst.Y[19]
Y[20] <= FA_32bits:inst.Y[20]
Y[21] <= FA_32bits:inst.Y[21]
Y[22] <= FA_32bits:inst.Y[22]
Y[23] <= FA_32bits:inst.Y[23]
Y[24] <= FA_32bits:inst.Y[24]
Y[25] <= FA_32bits:inst.Y[25]
Y[26] <= FA_32bits:inst.Y[26]
Y[27] <= FA_32bits:inst.Y[27]
Y[28] <= FA_32bits:inst.Y[28]
Y[29] <= FA_32bits:inst.Y[29]
Y[30] <= FA_32bits:inst.Y[30]
Y[31] <= FA_32bits:inst.Y[31]
Y[32] <= FA_32bits:inst1.Y[0]
Y[33] <= FA_32bits:inst1.Y[1]
Y[34] <= FA_32bits:inst1.Y[2]
Y[35] <= FA_32bits:inst1.Y[3]
Y[36] <= FA_32bits:inst1.Y[4]
Y[37] <= FA_32bits:inst1.Y[5]
Y[38] <= FA_32bits:inst1.Y[6]
Y[39] <= FA_32bits:inst1.Y[7]
Y[40] <= FA_32bits:inst1.Y[8]
Y[41] <= FA_32bits:inst1.Y[9]
Y[42] <= FA_32bits:inst1.Y[10]
Y[43] <= FA_32bits:inst1.Y[11]
Y[44] <= FA_32bits:inst1.Y[12]
Y[45] <= FA_32bits:inst1.Y[13]
Y[46] <= FA_32bits:inst1.Y[14]
Y[47] <= FA_32bits:inst1.Y[15]
Y[48] <= FA_32bits:inst1.Y[16]
Y[49] <= FA_32bits:inst1.Y[17]
Y[50] <= FA_32bits:inst1.Y[18]
Y[51] <= FA_32bits:inst1.Y[19]
Y[52] <= FA_32bits:inst1.Y[20]
Y[53] <= FA_32bits:inst1.Y[21]
Y[54] <= FA_32bits:inst1.Y[22]
Y[55] <= FA_32bits:inst1.Y[23]
Y[56] <= FA_32bits:inst1.Y[24]
Y[57] <= FA_32bits:inst1.Y[25]
Y[58] <= FA_32bits:inst1.Y[26]
Y[59] <= FA_32bits:inst1.Y[27]
Y[60] <= FA_32bits:inst1.Y[28]
Y[61] <= FA_32bits:inst1.Y[29]
Y[62] <= FA_32bits:inst1.Y[30]
Y[63] <= FA_32bits:inst1.Y[31]


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst1
Cout <= FA_16bits:inst1.Cout
Cin => FA_16bits:inst.Cin
A[0] => FA_16bits:inst.A[0]
A[1] => FA_16bits:inst.A[1]
A[2] => FA_16bits:inst.A[2]
A[3] => FA_16bits:inst.A[3]
A[4] => FA_16bits:inst.A[4]
A[5] => FA_16bits:inst.A[5]
A[6] => FA_16bits:inst.A[6]
A[7] => FA_16bits:inst.A[7]
A[8] => FA_16bits:inst.A[8]
A[9] => FA_16bits:inst.A[9]
A[10] => FA_16bits:inst.A[10]
A[11] => FA_16bits:inst.A[11]
A[12] => FA_16bits:inst.A[12]
A[13] => FA_16bits:inst.A[13]
A[14] => FA_16bits:inst.A[14]
A[15] => FA_16bits:inst.A[15]
A[16] => FA_16bits:inst1.A[0]
A[17] => FA_16bits:inst1.A[1]
A[18] => FA_16bits:inst1.A[2]
A[19] => FA_16bits:inst1.A[3]
A[20] => FA_16bits:inst1.A[4]
A[21] => FA_16bits:inst1.A[5]
A[22] => FA_16bits:inst1.A[6]
A[23] => FA_16bits:inst1.A[7]
A[24] => FA_16bits:inst1.A[8]
A[25] => FA_16bits:inst1.A[9]
A[26] => FA_16bits:inst1.A[10]
A[27] => FA_16bits:inst1.A[11]
A[28] => FA_16bits:inst1.A[12]
A[29] => FA_16bits:inst1.A[13]
A[30] => FA_16bits:inst1.A[14]
A[31] => FA_16bits:inst1.A[15]
B[0] => FA_16bits:inst.B[0]
B[1] => FA_16bits:inst.B[1]
B[2] => FA_16bits:inst.B[2]
B[3] => FA_16bits:inst.B[3]
B[4] => FA_16bits:inst.B[4]
B[5] => FA_16bits:inst.B[5]
B[6] => FA_16bits:inst.B[6]
B[7] => FA_16bits:inst.B[7]
B[8] => FA_16bits:inst.B[8]
B[9] => FA_16bits:inst.B[9]
B[10] => FA_16bits:inst.B[10]
B[11] => FA_16bits:inst.B[11]
B[12] => FA_16bits:inst.B[12]
B[13] => FA_16bits:inst.B[13]
B[14] => FA_16bits:inst.B[14]
B[15] => FA_16bits:inst.B[15]
B[16] => FA_16bits:inst1.B[0]
B[17] => FA_16bits:inst1.B[1]
B[18] => FA_16bits:inst1.B[2]
B[19] => FA_16bits:inst1.B[3]
B[20] => FA_16bits:inst1.B[4]
B[21] => FA_16bits:inst1.B[5]
B[22] => FA_16bits:inst1.B[6]
B[23] => FA_16bits:inst1.B[7]
B[24] => FA_16bits:inst1.B[8]
B[25] => FA_16bits:inst1.B[9]
B[26] => FA_16bits:inst1.B[10]
B[27] => FA_16bits:inst1.B[11]
B[28] => FA_16bits:inst1.B[12]
B[29] => FA_16bits:inst1.B[13]
B[30] => FA_16bits:inst1.B[14]
B[31] => FA_16bits:inst1.B[15]
Y[0] <= FA_16bits:inst.Y[0]
Y[1] <= FA_16bits:inst.Y[1]
Y[2] <= FA_16bits:inst.Y[2]
Y[3] <= FA_16bits:inst.Y[3]
Y[4] <= FA_16bits:inst.Y[4]
Y[5] <= FA_16bits:inst.Y[5]
Y[6] <= FA_16bits:inst.Y[6]
Y[7] <= FA_16bits:inst.Y[7]
Y[8] <= FA_16bits:inst.Y[8]
Y[9] <= FA_16bits:inst.Y[9]
Y[10] <= FA_16bits:inst.Y[10]
Y[11] <= FA_16bits:inst.Y[11]
Y[12] <= FA_16bits:inst.Y[12]
Y[13] <= FA_16bits:inst.Y[13]
Y[14] <= FA_16bits:inst.Y[14]
Y[15] <= FA_16bits:inst.Y[15]
Y[16] <= FA_16bits:inst1.Y[0]
Y[17] <= FA_16bits:inst1.Y[1]
Y[18] <= FA_16bits:inst1.Y[2]
Y[19] <= FA_16bits:inst1.Y[3]
Y[20] <= FA_16bits:inst1.Y[4]
Y[21] <= FA_16bits:inst1.Y[5]
Y[22] <= FA_16bits:inst1.Y[6]
Y[23] <= FA_16bits:inst1.Y[7]
Y[24] <= FA_16bits:inst1.Y[8]
Y[25] <= FA_16bits:inst1.Y[9]
Y[26] <= FA_16bits:inst1.Y[10]
Y[27] <= FA_16bits:inst1.Y[11]
Y[28] <= FA_16bits:inst1.Y[12]
Y[29] <= FA_16bits:inst1.Y[13]
Y[30] <= FA_16bits:inst1.Y[14]
Y[31] <= FA_16bits:inst1.Y[15]


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst1|FA_16bits:inst1
Cout <= FA_8bits:inst2.Cout
Cin => FA_8bits:inst.Cin
A[0] => FA_8bits:inst.A[0]
A[1] => FA_8bits:inst.A[1]
A[2] => FA_8bits:inst.A[2]
A[3] => FA_8bits:inst.A[3]
A[4] => FA_8bits:inst.A[4]
A[5] => FA_8bits:inst.A[5]
A[6] => FA_8bits:inst.A[6]
A[7] => FA_8bits:inst.A[7]
A[8] => FA_8bits:inst2.A[0]
A[9] => FA_8bits:inst2.A[1]
A[10] => FA_8bits:inst2.A[2]
A[11] => FA_8bits:inst2.A[3]
A[12] => FA_8bits:inst2.A[4]
A[13] => FA_8bits:inst2.A[5]
A[14] => FA_8bits:inst2.A[6]
A[15] => FA_8bits:inst2.A[7]
B[0] => FA_8bits:inst.B[0]
B[1] => FA_8bits:inst.B[1]
B[2] => FA_8bits:inst.B[2]
B[3] => FA_8bits:inst.B[3]
B[4] => FA_8bits:inst.B[4]
B[5] => FA_8bits:inst.B[5]
B[6] => FA_8bits:inst.B[6]
B[7] => FA_8bits:inst.B[7]
B[8] => FA_8bits:inst2.B[0]
B[9] => FA_8bits:inst2.B[1]
B[10] => FA_8bits:inst2.B[2]
B[11] => FA_8bits:inst2.B[3]
B[12] => FA_8bits:inst2.B[4]
B[13] => FA_8bits:inst2.B[5]
B[14] => FA_8bits:inst2.B[6]
B[15] => FA_8bits:inst2.B[7]
Y[0] <= FA_8bits:inst.Y[0]
Y[1] <= FA_8bits:inst.Y[1]
Y[2] <= FA_8bits:inst.Y[2]
Y[3] <= FA_8bits:inst.Y[3]
Y[4] <= FA_8bits:inst.Y[4]
Y[5] <= FA_8bits:inst.Y[5]
Y[6] <= FA_8bits:inst.Y[6]
Y[7] <= FA_8bits:inst.Y[7]
Y[8] <= FA_8bits:inst2.Y[0]
Y[9] <= FA_8bits:inst2.Y[1]
Y[10] <= FA_8bits:inst2.Y[2]
Y[11] <= FA_8bits:inst2.Y[3]
Y[12] <= FA_8bits:inst2.Y[4]
Y[13] <= FA_8bits:inst2.Y[5]
Y[14] <= FA_8bits:inst2.Y[6]
Y[15] <= FA_8bits:inst2.Y[7]


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst1|FA_16bits:inst1|FA_8bits:inst2
Cout <= FA_4bits:inst11.Cout
Cin => FA_4bits:inst.Cin
A[0] => FA_4bits:inst.A[0]
A[1] => FA_4bits:inst.A[1]
A[2] => FA_4bits:inst.A[2]
A[3] => FA_4bits:inst.A[3]
A[4] => FA_4bits:inst11.A[0]
A[5] => FA_4bits:inst11.A[1]
A[6] => FA_4bits:inst11.A[2]
A[7] => FA_4bits:inst11.A[3]
B[0] => FA_4bits:inst.B[0]
B[1] => FA_4bits:inst.B[1]
B[2] => FA_4bits:inst.B[2]
B[3] => FA_4bits:inst.B[3]
B[4] => FA_4bits:inst11.B[0]
B[5] => FA_4bits:inst11.B[1]
B[6] => FA_4bits:inst11.B[2]
B[7] => FA_4bits:inst11.B[3]
Y[0] <= FA_4bits:inst.Y[0]
Y[1] <= FA_4bits:inst.Y[1]
Y[2] <= FA_4bits:inst.Y[2]
Y[3] <= FA_4bits:inst.Y[3]
Y[4] <= FA_4bits:inst11.Y[0]
Y[5] <= FA_4bits:inst11.Y[1]
Y[6] <= FA_4bits:inst11.Y[2]
Y[7] <= FA_4bits:inst11.Y[3]


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst1|FA_16bits:inst1|FA_8bits:inst2|FA_4bits:inst11
Cout <= FA_1bit:inst3.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
Cin => FA_1bit:inst.Cin
Y[0] <= FA_1bit:inst.S
Y[1] <= FA_1bit:inst1.S
Y[2] <= FA_1bit:inst2.S
Y[3] <= FA_1bit:inst3.S


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst1|FA_16bits:inst1|FA_8bits:inst2|FA_4bits:inst11|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst1|FA_16bits:inst1|FA_8bits:inst2|FA_4bits:inst11|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst1|FA_16bits:inst1|FA_8bits:inst2|FA_4bits:inst11|FA_1bit:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst1|FA_16bits:inst1|FA_8bits:inst2|FA_4bits:inst11|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst1|FA_16bits:inst1|FA_8bits:inst2|FA_4bits:inst
Cout <= FA_1bit:inst3.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
Cin => FA_1bit:inst.Cin
Y[0] <= FA_1bit:inst.S
Y[1] <= FA_1bit:inst1.S
Y[2] <= FA_1bit:inst2.S
Y[3] <= FA_1bit:inst3.S


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst1|FA_16bits:inst1|FA_8bits:inst2|FA_4bits:inst|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst1|FA_16bits:inst1|FA_8bits:inst2|FA_4bits:inst|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst1|FA_16bits:inst1|FA_8bits:inst2|FA_4bits:inst|FA_1bit:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst1|FA_16bits:inst1|FA_8bits:inst2|FA_4bits:inst|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst1|FA_16bits:inst1|FA_8bits:inst
Cout <= FA_4bits:inst11.Cout
Cin => FA_4bits:inst.Cin
A[0] => FA_4bits:inst.A[0]
A[1] => FA_4bits:inst.A[1]
A[2] => FA_4bits:inst.A[2]
A[3] => FA_4bits:inst.A[3]
A[4] => FA_4bits:inst11.A[0]
A[5] => FA_4bits:inst11.A[1]
A[6] => FA_4bits:inst11.A[2]
A[7] => FA_4bits:inst11.A[3]
B[0] => FA_4bits:inst.B[0]
B[1] => FA_4bits:inst.B[1]
B[2] => FA_4bits:inst.B[2]
B[3] => FA_4bits:inst.B[3]
B[4] => FA_4bits:inst11.B[0]
B[5] => FA_4bits:inst11.B[1]
B[6] => FA_4bits:inst11.B[2]
B[7] => FA_4bits:inst11.B[3]
Y[0] <= FA_4bits:inst.Y[0]
Y[1] <= FA_4bits:inst.Y[1]
Y[2] <= FA_4bits:inst.Y[2]
Y[3] <= FA_4bits:inst.Y[3]
Y[4] <= FA_4bits:inst11.Y[0]
Y[5] <= FA_4bits:inst11.Y[1]
Y[6] <= FA_4bits:inst11.Y[2]
Y[7] <= FA_4bits:inst11.Y[3]


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst1|FA_16bits:inst1|FA_8bits:inst|FA_4bits:inst11
Cout <= FA_1bit:inst3.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
Cin => FA_1bit:inst.Cin
Y[0] <= FA_1bit:inst.S
Y[1] <= FA_1bit:inst1.S
Y[2] <= FA_1bit:inst2.S
Y[3] <= FA_1bit:inst3.S


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst1|FA_16bits:inst1|FA_8bits:inst|FA_4bits:inst11|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst1|FA_16bits:inst1|FA_8bits:inst|FA_4bits:inst11|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst1|FA_16bits:inst1|FA_8bits:inst|FA_4bits:inst11|FA_1bit:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst1|FA_16bits:inst1|FA_8bits:inst|FA_4bits:inst11|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst1|FA_16bits:inst1|FA_8bits:inst|FA_4bits:inst
Cout <= FA_1bit:inst3.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
Cin => FA_1bit:inst.Cin
Y[0] <= FA_1bit:inst.S
Y[1] <= FA_1bit:inst1.S
Y[2] <= FA_1bit:inst2.S
Y[3] <= FA_1bit:inst3.S


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst1|FA_16bits:inst1|FA_8bits:inst|FA_4bits:inst|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst1|FA_16bits:inst1|FA_8bits:inst|FA_4bits:inst|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst1|FA_16bits:inst1|FA_8bits:inst|FA_4bits:inst|FA_1bit:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst1|FA_16bits:inst1|FA_8bits:inst|FA_4bits:inst|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst1|FA_16bits:inst
Cout <= FA_8bits:inst2.Cout
Cin => FA_8bits:inst.Cin
A[0] => FA_8bits:inst.A[0]
A[1] => FA_8bits:inst.A[1]
A[2] => FA_8bits:inst.A[2]
A[3] => FA_8bits:inst.A[3]
A[4] => FA_8bits:inst.A[4]
A[5] => FA_8bits:inst.A[5]
A[6] => FA_8bits:inst.A[6]
A[7] => FA_8bits:inst.A[7]
A[8] => FA_8bits:inst2.A[0]
A[9] => FA_8bits:inst2.A[1]
A[10] => FA_8bits:inst2.A[2]
A[11] => FA_8bits:inst2.A[3]
A[12] => FA_8bits:inst2.A[4]
A[13] => FA_8bits:inst2.A[5]
A[14] => FA_8bits:inst2.A[6]
A[15] => FA_8bits:inst2.A[7]
B[0] => FA_8bits:inst.B[0]
B[1] => FA_8bits:inst.B[1]
B[2] => FA_8bits:inst.B[2]
B[3] => FA_8bits:inst.B[3]
B[4] => FA_8bits:inst.B[4]
B[5] => FA_8bits:inst.B[5]
B[6] => FA_8bits:inst.B[6]
B[7] => FA_8bits:inst.B[7]
B[8] => FA_8bits:inst2.B[0]
B[9] => FA_8bits:inst2.B[1]
B[10] => FA_8bits:inst2.B[2]
B[11] => FA_8bits:inst2.B[3]
B[12] => FA_8bits:inst2.B[4]
B[13] => FA_8bits:inst2.B[5]
B[14] => FA_8bits:inst2.B[6]
B[15] => FA_8bits:inst2.B[7]
Y[0] <= FA_8bits:inst.Y[0]
Y[1] <= FA_8bits:inst.Y[1]
Y[2] <= FA_8bits:inst.Y[2]
Y[3] <= FA_8bits:inst.Y[3]
Y[4] <= FA_8bits:inst.Y[4]
Y[5] <= FA_8bits:inst.Y[5]
Y[6] <= FA_8bits:inst.Y[6]
Y[7] <= FA_8bits:inst.Y[7]
Y[8] <= FA_8bits:inst2.Y[0]
Y[9] <= FA_8bits:inst2.Y[1]
Y[10] <= FA_8bits:inst2.Y[2]
Y[11] <= FA_8bits:inst2.Y[3]
Y[12] <= FA_8bits:inst2.Y[4]
Y[13] <= FA_8bits:inst2.Y[5]
Y[14] <= FA_8bits:inst2.Y[6]
Y[15] <= FA_8bits:inst2.Y[7]


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst1|FA_16bits:inst|FA_8bits:inst2
Cout <= FA_4bits:inst11.Cout
Cin => FA_4bits:inst.Cin
A[0] => FA_4bits:inst.A[0]
A[1] => FA_4bits:inst.A[1]
A[2] => FA_4bits:inst.A[2]
A[3] => FA_4bits:inst.A[3]
A[4] => FA_4bits:inst11.A[0]
A[5] => FA_4bits:inst11.A[1]
A[6] => FA_4bits:inst11.A[2]
A[7] => FA_4bits:inst11.A[3]
B[0] => FA_4bits:inst.B[0]
B[1] => FA_4bits:inst.B[1]
B[2] => FA_4bits:inst.B[2]
B[3] => FA_4bits:inst.B[3]
B[4] => FA_4bits:inst11.B[0]
B[5] => FA_4bits:inst11.B[1]
B[6] => FA_4bits:inst11.B[2]
B[7] => FA_4bits:inst11.B[3]
Y[0] <= FA_4bits:inst.Y[0]
Y[1] <= FA_4bits:inst.Y[1]
Y[2] <= FA_4bits:inst.Y[2]
Y[3] <= FA_4bits:inst.Y[3]
Y[4] <= FA_4bits:inst11.Y[0]
Y[5] <= FA_4bits:inst11.Y[1]
Y[6] <= FA_4bits:inst11.Y[2]
Y[7] <= FA_4bits:inst11.Y[3]


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst1|FA_16bits:inst|FA_8bits:inst2|FA_4bits:inst11
Cout <= FA_1bit:inst3.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
Cin => FA_1bit:inst.Cin
Y[0] <= FA_1bit:inst.S
Y[1] <= FA_1bit:inst1.S
Y[2] <= FA_1bit:inst2.S
Y[3] <= FA_1bit:inst3.S


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst1|FA_16bits:inst|FA_8bits:inst2|FA_4bits:inst11|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst1|FA_16bits:inst|FA_8bits:inst2|FA_4bits:inst11|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst1|FA_16bits:inst|FA_8bits:inst2|FA_4bits:inst11|FA_1bit:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst1|FA_16bits:inst|FA_8bits:inst2|FA_4bits:inst11|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst1|FA_16bits:inst|FA_8bits:inst2|FA_4bits:inst
Cout <= FA_1bit:inst3.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
Cin => FA_1bit:inst.Cin
Y[0] <= FA_1bit:inst.S
Y[1] <= FA_1bit:inst1.S
Y[2] <= FA_1bit:inst2.S
Y[3] <= FA_1bit:inst3.S


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst1|FA_16bits:inst|FA_8bits:inst2|FA_4bits:inst|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst1|FA_16bits:inst|FA_8bits:inst2|FA_4bits:inst|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst1|FA_16bits:inst|FA_8bits:inst2|FA_4bits:inst|FA_1bit:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst1|FA_16bits:inst|FA_8bits:inst2|FA_4bits:inst|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst1|FA_16bits:inst|FA_8bits:inst
Cout <= FA_4bits:inst11.Cout
Cin => FA_4bits:inst.Cin
A[0] => FA_4bits:inst.A[0]
A[1] => FA_4bits:inst.A[1]
A[2] => FA_4bits:inst.A[2]
A[3] => FA_4bits:inst.A[3]
A[4] => FA_4bits:inst11.A[0]
A[5] => FA_4bits:inst11.A[1]
A[6] => FA_4bits:inst11.A[2]
A[7] => FA_4bits:inst11.A[3]
B[0] => FA_4bits:inst.B[0]
B[1] => FA_4bits:inst.B[1]
B[2] => FA_4bits:inst.B[2]
B[3] => FA_4bits:inst.B[3]
B[4] => FA_4bits:inst11.B[0]
B[5] => FA_4bits:inst11.B[1]
B[6] => FA_4bits:inst11.B[2]
B[7] => FA_4bits:inst11.B[3]
Y[0] <= FA_4bits:inst.Y[0]
Y[1] <= FA_4bits:inst.Y[1]
Y[2] <= FA_4bits:inst.Y[2]
Y[3] <= FA_4bits:inst.Y[3]
Y[4] <= FA_4bits:inst11.Y[0]
Y[5] <= FA_4bits:inst11.Y[1]
Y[6] <= FA_4bits:inst11.Y[2]
Y[7] <= FA_4bits:inst11.Y[3]


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst1|FA_16bits:inst|FA_8bits:inst|FA_4bits:inst11
Cout <= FA_1bit:inst3.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
Cin => FA_1bit:inst.Cin
Y[0] <= FA_1bit:inst.S
Y[1] <= FA_1bit:inst1.S
Y[2] <= FA_1bit:inst2.S
Y[3] <= FA_1bit:inst3.S


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst1|FA_16bits:inst|FA_8bits:inst|FA_4bits:inst11|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst1|FA_16bits:inst|FA_8bits:inst|FA_4bits:inst11|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst1|FA_16bits:inst|FA_8bits:inst|FA_4bits:inst11|FA_1bit:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst1|FA_16bits:inst|FA_8bits:inst|FA_4bits:inst11|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst1|FA_16bits:inst|FA_8bits:inst|FA_4bits:inst
Cout <= FA_1bit:inst3.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
Cin => FA_1bit:inst.Cin
Y[0] <= FA_1bit:inst.S
Y[1] <= FA_1bit:inst1.S
Y[2] <= FA_1bit:inst2.S
Y[3] <= FA_1bit:inst3.S


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst1|FA_16bits:inst|FA_8bits:inst|FA_4bits:inst|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst1|FA_16bits:inst|FA_8bits:inst|FA_4bits:inst|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst1|FA_16bits:inst|FA_8bits:inst|FA_4bits:inst|FA_1bit:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst1|FA_16bits:inst|FA_8bits:inst|FA_4bits:inst|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst
Cout <= FA_16bits:inst1.Cout
Cin => FA_16bits:inst.Cin
A[0] => FA_16bits:inst.A[0]
A[1] => FA_16bits:inst.A[1]
A[2] => FA_16bits:inst.A[2]
A[3] => FA_16bits:inst.A[3]
A[4] => FA_16bits:inst.A[4]
A[5] => FA_16bits:inst.A[5]
A[6] => FA_16bits:inst.A[6]
A[7] => FA_16bits:inst.A[7]
A[8] => FA_16bits:inst.A[8]
A[9] => FA_16bits:inst.A[9]
A[10] => FA_16bits:inst.A[10]
A[11] => FA_16bits:inst.A[11]
A[12] => FA_16bits:inst.A[12]
A[13] => FA_16bits:inst.A[13]
A[14] => FA_16bits:inst.A[14]
A[15] => FA_16bits:inst.A[15]
A[16] => FA_16bits:inst1.A[0]
A[17] => FA_16bits:inst1.A[1]
A[18] => FA_16bits:inst1.A[2]
A[19] => FA_16bits:inst1.A[3]
A[20] => FA_16bits:inst1.A[4]
A[21] => FA_16bits:inst1.A[5]
A[22] => FA_16bits:inst1.A[6]
A[23] => FA_16bits:inst1.A[7]
A[24] => FA_16bits:inst1.A[8]
A[25] => FA_16bits:inst1.A[9]
A[26] => FA_16bits:inst1.A[10]
A[27] => FA_16bits:inst1.A[11]
A[28] => FA_16bits:inst1.A[12]
A[29] => FA_16bits:inst1.A[13]
A[30] => FA_16bits:inst1.A[14]
A[31] => FA_16bits:inst1.A[15]
B[0] => FA_16bits:inst.B[0]
B[1] => FA_16bits:inst.B[1]
B[2] => FA_16bits:inst.B[2]
B[3] => FA_16bits:inst.B[3]
B[4] => FA_16bits:inst.B[4]
B[5] => FA_16bits:inst.B[5]
B[6] => FA_16bits:inst.B[6]
B[7] => FA_16bits:inst.B[7]
B[8] => FA_16bits:inst.B[8]
B[9] => FA_16bits:inst.B[9]
B[10] => FA_16bits:inst.B[10]
B[11] => FA_16bits:inst.B[11]
B[12] => FA_16bits:inst.B[12]
B[13] => FA_16bits:inst.B[13]
B[14] => FA_16bits:inst.B[14]
B[15] => FA_16bits:inst.B[15]
B[16] => FA_16bits:inst1.B[0]
B[17] => FA_16bits:inst1.B[1]
B[18] => FA_16bits:inst1.B[2]
B[19] => FA_16bits:inst1.B[3]
B[20] => FA_16bits:inst1.B[4]
B[21] => FA_16bits:inst1.B[5]
B[22] => FA_16bits:inst1.B[6]
B[23] => FA_16bits:inst1.B[7]
B[24] => FA_16bits:inst1.B[8]
B[25] => FA_16bits:inst1.B[9]
B[26] => FA_16bits:inst1.B[10]
B[27] => FA_16bits:inst1.B[11]
B[28] => FA_16bits:inst1.B[12]
B[29] => FA_16bits:inst1.B[13]
B[30] => FA_16bits:inst1.B[14]
B[31] => FA_16bits:inst1.B[15]
Y[0] <= FA_16bits:inst.Y[0]
Y[1] <= FA_16bits:inst.Y[1]
Y[2] <= FA_16bits:inst.Y[2]
Y[3] <= FA_16bits:inst.Y[3]
Y[4] <= FA_16bits:inst.Y[4]
Y[5] <= FA_16bits:inst.Y[5]
Y[6] <= FA_16bits:inst.Y[6]
Y[7] <= FA_16bits:inst.Y[7]
Y[8] <= FA_16bits:inst.Y[8]
Y[9] <= FA_16bits:inst.Y[9]
Y[10] <= FA_16bits:inst.Y[10]
Y[11] <= FA_16bits:inst.Y[11]
Y[12] <= FA_16bits:inst.Y[12]
Y[13] <= FA_16bits:inst.Y[13]
Y[14] <= FA_16bits:inst.Y[14]
Y[15] <= FA_16bits:inst.Y[15]
Y[16] <= FA_16bits:inst1.Y[0]
Y[17] <= FA_16bits:inst1.Y[1]
Y[18] <= FA_16bits:inst1.Y[2]
Y[19] <= FA_16bits:inst1.Y[3]
Y[20] <= FA_16bits:inst1.Y[4]
Y[21] <= FA_16bits:inst1.Y[5]
Y[22] <= FA_16bits:inst1.Y[6]
Y[23] <= FA_16bits:inst1.Y[7]
Y[24] <= FA_16bits:inst1.Y[8]
Y[25] <= FA_16bits:inst1.Y[9]
Y[26] <= FA_16bits:inst1.Y[10]
Y[27] <= FA_16bits:inst1.Y[11]
Y[28] <= FA_16bits:inst1.Y[12]
Y[29] <= FA_16bits:inst1.Y[13]
Y[30] <= FA_16bits:inst1.Y[14]
Y[31] <= FA_16bits:inst1.Y[15]


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst|FA_16bits:inst1
Cout <= FA_8bits:inst2.Cout
Cin => FA_8bits:inst.Cin
A[0] => FA_8bits:inst.A[0]
A[1] => FA_8bits:inst.A[1]
A[2] => FA_8bits:inst.A[2]
A[3] => FA_8bits:inst.A[3]
A[4] => FA_8bits:inst.A[4]
A[5] => FA_8bits:inst.A[5]
A[6] => FA_8bits:inst.A[6]
A[7] => FA_8bits:inst.A[7]
A[8] => FA_8bits:inst2.A[0]
A[9] => FA_8bits:inst2.A[1]
A[10] => FA_8bits:inst2.A[2]
A[11] => FA_8bits:inst2.A[3]
A[12] => FA_8bits:inst2.A[4]
A[13] => FA_8bits:inst2.A[5]
A[14] => FA_8bits:inst2.A[6]
A[15] => FA_8bits:inst2.A[7]
B[0] => FA_8bits:inst.B[0]
B[1] => FA_8bits:inst.B[1]
B[2] => FA_8bits:inst.B[2]
B[3] => FA_8bits:inst.B[3]
B[4] => FA_8bits:inst.B[4]
B[5] => FA_8bits:inst.B[5]
B[6] => FA_8bits:inst.B[6]
B[7] => FA_8bits:inst.B[7]
B[8] => FA_8bits:inst2.B[0]
B[9] => FA_8bits:inst2.B[1]
B[10] => FA_8bits:inst2.B[2]
B[11] => FA_8bits:inst2.B[3]
B[12] => FA_8bits:inst2.B[4]
B[13] => FA_8bits:inst2.B[5]
B[14] => FA_8bits:inst2.B[6]
B[15] => FA_8bits:inst2.B[7]
Y[0] <= FA_8bits:inst.Y[0]
Y[1] <= FA_8bits:inst.Y[1]
Y[2] <= FA_8bits:inst.Y[2]
Y[3] <= FA_8bits:inst.Y[3]
Y[4] <= FA_8bits:inst.Y[4]
Y[5] <= FA_8bits:inst.Y[5]
Y[6] <= FA_8bits:inst.Y[6]
Y[7] <= FA_8bits:inst.Y[7]
Y[8] <= FA_8bits:inst2.Y[0]
Y[9] <= FA_8bits:inst2.Y[1]
Y[10] <= FA_8bits:inst2.Y[2]
Y[11] <= FA_8bits:inst2.Y[3]
Y[12] <= FA_8bits:inst2.Y[4]
Y[13] <= FA_8bits:inst2.Y[5]
Y[14] <= FA_8bits:inst2.Y[6]
Y[15] <= FA_8bits:inst2.Y[7]


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst|FA_16bits:inst1|FA_8bits:inst2
Cout <= FA_4bits:inst11.Cout
Cin => FA_4bits:inst.Cin
A[0] => FA_4bits:inst.A[0]
A[1] => FA_4bits:inst.A[1]
A[2] => FA_4bits:inst.A[2]
A[3] => FA_4bits:inst.A[3]
A[4] => FA_4bits:inst11.A[0]
A[5] => FA_4bits:inst11.A[1]
A[6] => FA_4bits:inst11.A[2]
A[7] => FA_4bits:inst11.A[3]
B[0] => FA_4bits:inst.B[0]
B[1] => FA_4bits:inst.B[1]
B[2] => FA_4bits:inst.B[2]
B[3] => FA_4bits:inst.B[3]
B[4] => FA_4bits:inst11.B[0]
B[5] => FA_4bits:inst11.B[1]
B[6] => FA_4bits:inst11.B[2]
B[7] => FA_4bits:inst11.B[3]
Y[0] <= FA_4bits:inst.Y[0]
Y[1] <= FA_4bits:inst.Y[1]
Y[2] <= FA_4bits:inst.Y[2]
Y[3] <= FA_4bits:inst.Y[3]
Y[4] <= FA_4bits:inst11.Y[0]
Y[5] <= FA_4bits:inst11.Y[1]
Y[6] <= FA_4bits:inst11.Y[2]
Y[7] <= FA_4bits:inst11.Y[3]


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst|FA_16bits:inst1|FA_8bits:inst2|FA_4bits:inst11
Cout <= FA_1bit:inst3.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
Cin => FA_1bit:inst.Cin
Y[0] <= FA_1bit:inst.S
Y[1] <= FA_1bit:inst1.S
Y[2] <= FA_1bit:inst2.S
Y[3] <= FA_1bit:inst3.S


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst|FA_16bits:inst1|FA_8bits:inst2|FA_4bits:inst11|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst|FA_16bits:inst1|FA_8bits:inst2|FA_4bits:inst11|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst|FA_16bits:inst1|FA_8bits:inst2|FA_4bits:inst11|FA_1bit:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst|FA_16bits:inst1|FA_8bits:inst2|FA_4bits:inst11|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst|FA_16bits:inst1|FA_8bits:inst2|FA_4bits:inst
Cout <= FA_1bit:inst3.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
Cin => FA_1bit:inst.Cin
Y[0] <= FA_1bit:inst.S
Y[1] <= FA_1bit:inst1.S
Y[2] <= FA_1bit:inst2.S
Y[3] <= FA_1bit:inst3.S


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst|FA_16bits:inst1|FA_8bits:inst2|FA_4bits:inst|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst|FA_16bits:inst1|FA_8bits:inst2|FA_4bits:inst|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst|FA_16bits:inst1|FA_8bits:inst2|FA_4bits:inst|FA_1bit:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst|FA_16bits:inst1|FA_8bits:inst2|FA_4bits:inst|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst|FA_16bits:inst1|FA_8bits:inst
Cout <= FA_4bits:inst11.Cout
Cin => FA_4bits:inst.Cin
A[0] => FA_4bits:inst.A[0]
A[1] => FA_4bits:inst.A[1]
A[2] => FA_4bits:inst.A[2]
A[3] => FA_4bits:inst.A[3]
A[4] => FA_4bits:inst11.A[0]
A[5] => FA_4bits:inst11.A[1]
A[6] => FA_4bits:inst11.A[2]
A[7] => FA_4bits:inst11.A[3]
B[0] => FA_4bits:inst.B[0]
B[1] => FA_4bits:inst.B[1]
B[2] => FA_4bits:inst.B[2]
B[3] => FA_4bits:inst.B[3]
B[4] => FA_4bits:inst11.B[0]
B[5] => FA_4bits:inst11.B[1]
B[6] => FA_4bits:inst11.B[2]
B[7] => FA_4bits:inst11.B[3]
Y[0] <= FA_4bits:inst.Y[0]
Y[1] <= FA_4bits:inst.Y[1]
Y[2] <= FA_4bits:inst.Y[2]
Y[3] <= FA_4bits:inst.Y[3]
Y[4] <= FA_4bits:inst11.Y[0]
Y[5] <= FA_4bits:inst11.Y[1]
Y[6] <= FA_4bits:inst11.Y[2]
Y[7] <= FA_4bits:inst11.Y[3]


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst|FA_16bits:inst1|FA_8bits:inst|FA_4bits:inst11
Cout <= FA_1bit:inst3.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
Cin => FA_1bit:inst.Cin
Y[0] <= FA_1bit:inst.S
Y[1] <= FA_1bit:inst1.S
Y[2] <= FA_1bit:inst2.S
Y[3] <= FA_1bit:inst3.S


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst|FA_16bits:inst1|FA_8bits:inst|FA_4bits:inst11|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst|FA_16bits:inst1|FA_8bits:inst|FA_4bits:inst11|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst|FA_16bits:inst1|FA_8bits:inst|FA_4bits:inst11|FA_1bit:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst|FA_16bits:inst1|FA_8bits:inst|FA_4bits:inst11|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst|FA_16bits:inst1|FA_8bits:inst|FA_4bits:inst
Cout <= FA_1bit:inst3.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
Cin => FA_1bit:inst.Cin
Y[0] <= FA_1bit:inst.S
Y[1] <= FA_1bit:inst1.S
Y[2] <= FA_1bit:inst2.S
Y[3] <= FA_1bit:inst3.S


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst|FA_16bits:inst1|FA_8bits:inst|FA_4bits:inst|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst|FA_16bits:inst1|FA_8bits:inst|FA_4bits:inst|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst|FA_16bits:inst1|FA_8bits:inst|FA_4bits:inst|FA_1bit:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst|FA_16bits:inst1|FA_8bits:inst|FA_4bits:inst|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst|FA_16bits:inst
Cout <= FA_8bits:inst2.Cout
Cin => FA_8bits:inst.Cin
A[0] => FA_8bits:inst.A[0]
A[1] => FA_8bits:inst.A[1]
A[2] => FA_8bits:inst.A[2]
A[3] => FA_8bits:inst.A[3]
A[4] => FA_8bits:inst.A[4]
A[5] => FA_8bits:inst.A[5]
A[6] => FA_8bits:inst.A[6]
A[7] => FA_8bits:inst.A[7]
A[8] => FA_8bits:inst2.A[0]
A[9] => FA_8bits:inst2.A[1]
A[10] => FA_8bits:inst2.A[2]
A[11] => FA_8bits:inst2.A[3]
A[12] => FA_8bits:inst2.A[4]
A[13] => FA_8bits:inst2.A[5]
A[14] => FA_8bits:inst2.A[6]
A[15] => FA_8bits:inst2.A[7]
B[0] => FA_8bits:inst.B[0]
B[1] => FA_8bits:inst.B[1]
B[2] => FA_8bits:inst.B[2]
B[3] => FA_8bits:inst.B[3]
B[4] => FA_8bits:inst.B[4]
B[5] => FA_8bits:inst.B[5]
B[6] => FA_8bits:inst.B[6]
B[7] => FA_8bits:inst.B[7]
B[8] => FA_8bits:inst2.B[0]
B[9] => FA_8bits:inst2.B[1]
B[10] => FA_8bits:inst2.B[2]
B[11] => FA_8bits:inst2.B[3]
B[12] => FA_8bits:inst2.B[4]
B[13] => FA_8bits:inst2.B[5]
B[14] => FA_8bits:inst2.B[6]
B[15] => FA_8bits:inst2.B[7]
Y[0] <= FA_8bits:inst.Y[0]
Y[1] <= FA_8bits:inst.Y[1]
Y[2] <= FA_8bits:inst.Y[2]
Y[3] <= FA_8bits:inst.Y[3]
Y[4] <= FA_8bits:inst.Y[4]
Y[5] <= FA_8bits:inst.Y[5]
Y[6] <= FA_8bits:inst.Y[6]
Y[7] <= FA_8bits:inst.Y[7]
Y[8] <= FA_8bits:inst2.Y[0]
Y[9] <= FA_8bits:inst2.Y[1]
Y[10] <= FA_8bits:inst2.Y[2]
Y[11] <= FA_8bits:inst2.Y[3]
Y[12] <= FA_8bits:inst2.Y[4]
Y[13] <= FA_8bits:inst2.Y[5]
Y[14] <= FA_8bits:inst2.Y[6]
Y[15] <= FA_8bits:inst2.Y[7]


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst|FA_16bits:inst|FA_8bits:inst2
Cout <= FA_4bits:inst11.Cout
Cin => FA_4bits:inst.Cin
A[0] => FA_4bits:inst.A[0]
A[1] => FA_4bits:inst.A[1]
A[2] => FA_4bits:inst.A[2]
A[3] => FA_4bits:inst.A[3]
A[4] => FA_4bits:inst11.A[0]
A[5] => FA_4bits:inst11.A[1]
A[6] => FA_4bits:inst11.A[2]
A[7] => FA_4bits:inst11.A[3]
B[0] => FA_4bits:inst.B[0]
B[1] => FA_4bits:inst.B[1]
B[2] => FA_4bits:inst.B[2]
B[3] => FA_4bits:inst.B[3]
B[4] => FA_4bits:inst11.B[0]
B[5] => FA_4bits:inst11.B[1]
B[6] => FA_4bits:inst11.B[2]
B[7] => FA_4bits:inst11.B[3]
Y[0] <= FA_4bits:inst.Y[0]
Y[1] <= FA_4bits:inst.Y[1]
Y[2] <= FA_4bits:inst.Y[2]
Y[3] <= FA_4bits:inst.Y[3]
Y[4] <= FA_4bits:inst11.Y[0]
Y[5] <= FA_4bits:inst11.Y[1]
Y[6] <= FA_4bits:inst11.Y[2]
Y[7] <= FA_4bits:inst11.Y[3]


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst|FA_16bits:inst|FA_8bits:inst2|FA_4bits:inst11
Cout <= FA_1bit:inst3.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
Cin => FA_1bit:inst.Cin
Y[0] <= FA_1bit:inst.S
Y[1] <= FA_1bit:inst1.S
Y[2] <= FA_1bit:inst2.S
Y[3] <= FA_1bit:inst3.S


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst|FA_16bits:inst|FA_8bits:inst2|FA_4bits:inst11|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst|FA_16bits:inst|FA_8bits:inst2|FA_4bits:inst11|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst|FA_16bits:inst|FA_8bits:inst2|FA_4bits:inst11|FA_1bit:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst|FA_16bits:inst|FA_8bits:inst2|FA_4bits:inst11|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst|FA_16bits:inst|FA_8bits:inst2|FA_4bits:inst
Cout <= FA_1bit:inst3.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
Cin => FA_1bit:inst.Cin
Y[0] <= FA_1bit:inst.S
Y[1] <= FA_1bit:inst1.S
Y[2] <= FA_1bit:inst2.S
Y[3] <= FA_1bit:inst3.S


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst|FA_16bits:inst|FA_8bits:inst2|FA_4bits:inst|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst|FA_16bits:inst|FA_8bits:inst2|FA_4bits:inst|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst|FA_16bits:inst|FA_8bits:inst2|FA_4bits:inst|FA_1bit:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst|FA_16bits:inst|FA_8bits:inst2|FA_4bits:inst|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst|FA_16bits:inst|FA_8bits:inst
Cout <= FA_4bits:inst11.Cout
Cin => FA_4bits:inst.Cin
A[0] => FA_4bits:inst.A[0]
A[1] => FA_4bits:inst.A[1]
A[2] => FA_4bits:inst.A[2]
A[3] => FA_4bits:inst.A[3]
A[4] => FA_4bits:inst11.A[0]
A[5] => FA_4bits:inst11.A[1]
A[6] => FA_4bits:inst11.A[2]
A[7] => FA_4bits:inst11.A[3]
B[0] => FA_4bits:inst.B[0]
B[1] => FA_4bits:inst.B[1]
B[2] => FA_4bits:inst.B[2]
B[3] => FA_4bits:inst.B[3]
B[4] => FA_4bits:inst11.B[0]
B[5] => FA_4bits:inst11.B[1]
B[6] => FA_4bits:inst11.B[2]
B[7] => FA_4bits:inst11.B[3]
Y[0] <= FA_4bits:inst.Y[0]
Y[1] <= FA_4bits:inst.Y[1]
Y[2] <= FA_4bits:inst.Y[2]
Y[3] <= FA_4bits:inst.Y[3]
Y[4] <= FA_4bits:inst11.Y[0]
Y[5] <= FA_4bits:inst11.Y[1]
Y[6] <= FA_4bits:inst11.Y[2]
Y[7] <= FA_4bits:inst11.Y[3]


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst|FA_16bits:inst|FA_8bits:inst|FA_4bits:inst11
Cout <= FA_1bit:inst3.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
Cin => FA_1bit:inst.Cin
Y[0] <= FA_1bit:inst.S
Y[1] <= FA_1bit:inst1.S
Y[2] <= FA_1bit:inst2.S
Y[3] <= FA_1bit:inst3.S


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst|FA_16bits:inst|FA_8bits:inst|FA_4bits:inst11|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst|FA_16bits:inst|FA_8bits:inst|FA_4bits:inst11|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst|FA_16bits:inst|FA_8bits:inst|FA_4bits:inst11|FA_1bit:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst|FA_16bits:inst|FA_8bits:inst|FA_4bits:inst11|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst|FA_16bits:inst|FA_8bits:inst|FA_4bits:inst
Cout <= FA_1bit:inst3.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
Cin => FA_1bit:inst.Cin
Y[0] <= FA_1bit:inst.S
Y[1] <= FA_1bit:inst1.S
Y[2] <= FA_1bit:inst2.S
Y[3] <= FA_1bit:inst3.S


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst|FA_16bits:inst|FA_8bits:inst|FA_4bits:inst|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst|FA_16bits:inst|FA_8bits:inst|FA_4bits:inst|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst|FA_16bits:inst|FA_8bits:inst|FA_4bits:inst|FA_1bit:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|FA_64bits:inst7|FA_32bits:inst|FA_16bits:inst|FA_8bits:inst|FA_4bits:inst|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|shift_register_64bits:inst13
Q[0] <= shift_register_32bits:inst1.Q[0]
Q[1] <= shift_register_32bits:inst1.Q[1]
Q[2] <= shift_register_32bits:inst1.Q[2]
Q[3] <= shift_register_32bits:inst1.Q[3]
Q[4] <= shift_register_32bits:inst1.Q[4]
Q[5] <= shift_register_32bits:inst1.Q[5]
Q[6] <= shift_register_32bits:inst1.Q[6]
Q[7] <= shift_register_32bits:inst1.Q[7]
Q[8] <= shift_register_32bits:inst1.Q[8]
Q[9] <= shift_register_32bits:inst1.Q[9]
Q[10] <= shift_register_32bits:inst1.Q[10]
Q[11] <= shift_register_32bits:inst1.Q[11]
Q[12] <= shift_register_32bits:inst1.Q[12]
Q[13] <= shift_register_32bits:inst1.Q[13]
Q[14] <= shift_register_32bits:inst1.Q[14]
Q[15] <= shift_register_32bits:inst1.Q[15]
Q[16] <= shift_register_32bits:inst1.Q[16]
Q[17] <= shift_register_32bits:inst1.Q[17]
Q[18] <= shift_register_32bits:inst1.Q[18]
Q[19] <= shift_register_32bits:inst1.Q[19]
Q[20] <= shift_register_32bits:inst1.Q[20]
Q[21] <= shift_register_32bits:inst1.Q[21]
Q[22] <= shift_register_32bits:inst1.Q[22]
Q[23] <= shift_register_32bits:inst1.Q[23]
Q[24] <= shift_register_32bits:inst1.Q[24]
Q[25] <= shift_register_32bits:inst1.Q[25]
Q[26] <= shift_register_32bits:inst1.Q[26]
Q[27] <= shift_register_32bits:inst1.Q[27]
Q[28] <= shift_register_32bits:inst1.Q[28]
Q[29] <= shift_register_32bits:inst1.Q[29]
Q[30] <= shift_register_32bits:inst1.Q[30]
Q[31] <= shift_register_32bits:inst1.Q[31]
Q[32] <= shift_register_32bits:inst.Q[0]
Q[33] <= shift_register_32bits:inst.Q[1]
Q[34] <= shift_register_32bits:inst.Q[2]
Q[35] <= shift_register_32bits:inst.Q[3]
Q[36] <= shift_register_32bits:inst.Q[4]
Q[37] <= shift_register_32bits:inst.Q[5]
Q[38] <= shift_register_32bits:inst.Q[6]
Q[39] <= shift_register_32bits:inst.Q[7]
Q[40] <= shift_register_32bits:inst.Q[8]
Q[41] <= shift_register_32bits:inst.Q[9]
Q[42] <= shift_register_32bits:inst.Q[10]
Q[43] <= shift_register_32bits:inst.Q[11]
Q[44] <= shift_register_32bits:inst.Q[12]
Q[45] <= shift_register_32bits:inst.Q[13]
Q[46] <= shift_register_32bits:inst.Q[14]
Q[47] <= shift_register_32bits:inst.Q[15]
Q[48] <= shift_register_32bits:inst.Q[16]
Q[49] <= shift_register_32bits:inst.Q[17]
Q[50] <= shift_register_32bits:inst.Q[18]
Q[51] <= shift_register_32bits:inst.Q[19]
Q[52] <= shift_register_32bits:inst.Q[20]
Q[53] <= shift_register_32bits:inst.Q[21]
Q[54] <= shift_register_32bits:inst.Q[22]
Q[55] <= shift_register_32bits:inst.Q[23]
Q[56] <= shift_register_32bits:inst.Q[24]
Q[57] <= shift_register_32bits:inst.Q[25]
Q[58] <= shift_register_32bits:inst.Q[26]
Q[59] <= shift_register_32bits:inst.Q[27]
Q[60] <= shift_register_32bits:inst.Q[28]
Q[61] <= shift_register_32bits:inst.Q[29]
Q[62] <= shift_register_32bits:inst.Q[30]
Q[63] <= shift_register_32bits:inst.Q[31]
IL => shift_register_32bits:inst.IL
CLK => shift_register_32bits:inst.CLK
CLK => shift_register_32bits:inst1.CLK
I[0] => shift_register_32bits:inst1.I[0]
I[1] => shift_register_32bits:inst1.I[1]
I[2] => shift_register_32bits:inst1.I[2]
I[3] => shift_register_32bits:inst1.I[3]
I[4] => shift_register_32bits:inst1.I[4]
I[5] => shift_register_32bits:inst1.I[5]
I[6] => shift_register_32bits:inst1.I[6]
I[7] => shift_register_32bits:inst1.I[7]
I[8] => shift_register_32bits:inst1.I[8]
I[9] => shift_register_32bits:inst1.I[9]
I[10] => shift_register_32bits:inst1.I[10]
I[11] => shift_register_32bits:inst1.I[11]
I[12] => shift_register_32bits:inst1.I[12]
I[13] => shift_register_32bits:inst1.I[13]
I[14] => shift_register_32bits:inst1.I[14]
I[15] => shift_register_32bits:inst1.I[15]
I[16] => shift_register_32bits:inst1.I[16]
I[17] => shift_register_32bits:inst1.I[17]
I[18] => shift_register_32bits:inst1.I[18]
I[19] => shift_register_32bits:inst1.I[19]
I[20] => shift_register_32bits:inst1.I[20]
I[21] => shift_register_32bits:inst1.I[21]
I[22] => shift_register_32bits:inst1.I[22]
I[23] => shift_register_32bits:inst1.I[23]
I[24] => shift_register_32bits:inst1.I[24]
I[25] => shift_register_32bits:inst1.I[25]
I[26] => shift_register_32bits:inst1.I[26]
I[27] => shift_register_32bits:inst1.I[27]
I[28] => shift_register_32bits:inst1.I[28]
I[29] => shift_register_32bits:inst1.I[29]
I[30] => shift_register_32bits:inst1.I[30]
I[31] => shift_register_32bits:inst1.I[31]
I[32] => shift_register_32bits:inst.I[0]
I[33] => shift_register_32bits:inst.I[1]
I[34] => shift_register_32bits:inst.I[2]
I[35] => shift_register_32bits:inst.I[3]
I[36] => shift_register_32bits:inst.I[4]
I[37] => shift_register_32bits:inst.I[5]
I[38] => shift_register_32bits:inst.I[6]
I[39] => shift_register_32bits:inst.I[7]
I[40] => shift_register_32bits:inst.I[8]
I[41] => shift_register_32bits:inst.I[9]
I[42] => shift_register_32bits:inst.I[10]
I[43] => shift_register_32bits:inst.I[11]
I[44] => shift_register_32bits:inst.I[12]
I[45] => shift_register_32bits:inst.I[13]
I[46] => shift_register_32bits:inst.I[14]
I[47] => shift_register_32bits:inst.I[15]
I[48] => shift_register_32bits:inst.I[16]
I[49] => shift_register_32bits:inst.I[17]
I[50] => shift_register_32bits:inst.I[18]
I[51] => shift_register_32bits:inst.I[19]
I[52] => shift_register_32bits:inst.I[20]
I[53] => shift_register_32bits:inst.I[21]
I[54] => shift_register_32bits:inst.I[22]
I[55] => shift_register_32bits:inst.I[23]
I[56] => shift_register_32bits:inst.I[24]
I[57] => shift_register_32bits:inst.I[25]
I[58] => shift_register_32bits:inst.I[26]
I[59] => shift_register_32bits:inst.I[27]
I[60] => shift_register_32bits:inst.I[28]
I[61] => shift_register_32bits:inst.I[29]
I[62] => shift_register_32bits:inst.I[30]
I[63] => shift_register_32bits:inst.I[31]
S[0] => shift_register_32bits:inst.S[0]
S[0] => shift_register_32bits:inst1.S[0]
S[1] => shift_register_32bits:inst.S[1]
S[1] => shift_register_32bits:inst1.S[1]
IR => shift_register_32bits:inst1.IR


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst
Q[0] <= shift_register_16bits:inst1.Q[0]
Q[1] <= shift_register_16bits:inst1.Q[1]
Q[2] <= shift_register_16bits:inst1.Q[2]
Q[3] <= shift_register_16bits:inst1.Q[3]
Q[4] <= shift_register_16bits:inst1.Q[4]
Q[5] <= shift_register_16bits:inst1.Q[5]
Q[6] <= shift_register_16bits:inst1.Q[6]
Q[7] <= shift_register_16bits:inst1.Q[7]
Q[8] <= shift_register_16bits:inst1.Q[8]
Q[9] <= shift_register_16bits:inst1.Q[9]
Q[10] <= shift_register_16bits:inst1.Q[10]
Q[11] <= shift_register_16bits:inst1.Q[11]
Q[12] <= shift_register_16bits:inst1.Q[12]
Q[13] <= shift_register_16bits:inst1.Q[13]
Q[14] <= shift_register_16bits:inst1.Q[14]
Q[15] <= shift_register_16bits:inst1.Q[15]
Q[16] <= shift_register_16bits:inst.Q[0]
Q[17] <= shift_register_16bits:inst.Q[1]
Q[18] <= shift_register_16bits:inst.Q[2]
Q[19] <= shift_register_16bits:inst.Q[3]
Q[20] <= shift_register_16bits:inst.Q[4]
Q[21] <= shift_register_16bits:inst.Q[5]
Q[22] <= shift_register_16bits:inst.Q[6]
Q[23] <= shift_register_16bits:inst.Q[7]
Q[24] <= shift_register_16bits:inst.Q[8]
Q[25] <= shift_register_16bits:inst.Q[9]
Q[26] <= shift_register_16bits:inst.Q[10]
Q[27] <= shift_register_16bits:inst.Q[11]
Q[28] <= shift_register_16bits:inst.Q[12]
Q[29] <= shift_register_16bits:inst.Q[13]
Q[30] <= shift_register_16bits:inst.Q[14]
Q[31] <= shift_register_16bits:inst.Q[15]
IL => shift_register_16bits:inst.IL
CLK => shift_register_16bits:inst.CLK
CLK => shift_register_16bits:inst1.CLK
I[0] => shift_register_16bits:inst1.I[0]
I[1] => shift_register_16bits:inst1.I[1]
I[2] => shift_register_16bits:inst1.I[2]
I[3] => shift_register_16bits:inst1.I[3]
I[4] => shift_register_16bits:inst1.I[4]
I[5] => shift_register_16bits:inst1.I[5]
I[6] => shift_register_16bits:inst1.I[6]
I[7] => shift_register_16bits:inst1.I[7]
I[8] => shift_register_16bits:inst1.I[8]
I[9] => shift_register_16bits:inst1.I[9]
I[10] => shift_register_16bits:inst1.I[10]
I[11] => shift_register_16bits:inst1.I[11]
I[12] => shift_register_16bits:inst1.I[12]
I[13] => shift_register_16bits:inst1.I[13]
I[14] => shift_register_16bits:inst1.I[14]
I[15] => shift_register_16bits:inst1.I[15]
I[16] => shift_register_16bits:inst.I[0]
I[17] => shift_register_16bits:inst.I[1]
I[18] => shift_register_16bits:inst.I[2]
I[19] => shift_register_16bits:inst.I[3]
I[20] => shift_register_16bits:inst.I[4]
I[21] => shift_register_16bits:inst.I[5]
I[22] => shift_register_16bits:inst.I[6]
I[23] => shift_register_16bits:inst.I[7]
I[24] => shift_register_16bits:inst.I[8]
I[25] => shift_register_16bits:inst.I[9]
I[26] => shift_register_16bits:inst.I[10]
I[27] => shift_register_16bits:inst.I[11]
I[28] => shift_register_16bits:inst.I[12]
I[29] => shift_register_16bits:inst.I[13]
I[30] => shift_register_16bits:inst.I[14]
I[31] => shift_register_16bits:inst.I[15]
S[0] => shift_register_16bits:inst.S[0]
S[0] => shift_register_16bits:inst1.S[0]
S[1] => shift_register_16bits:inst.S[1]
S[1] => shift_register_16bits:inst1.S[1]
IR => shift_register_16bits:inst1.IR


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst
Q[0] <= shift_register_8bits:inst.Q[0]
Q[1] <= shift_register_8bits:inst.Q[1]
Q[2] <= shift_register_8bits:inst.Q[2]
Q[3] <= shift_register_8bits:inst.Q[3]
Q[4] <= shift_register_8bits:inst.Q[4]
Q[5] <= shift_register_8bits:inst.Q[5]
Q[6] <= shift_register_8bits:inst.Q[6]
Q[7] <= shift_register_8bits:inst.Q[7]
Q[8] <= shift_register_8bits:inst10.Q[0]
Q[9] <= shift_register_8bits:inst10.Q[1]
Q[10] <= shift_register_8bits:inst10.Q[2]
Q[11] <= shift_register_8bits:inst10.Q[3]
Q[12] <= shift_register_8bits:inst10.Q[4]
Q[13] <= shift_register_8bits:inst10.Q[5]
Q[14] <= shift_register_8bits:inst10.Q[6]
Q[15] <= shift_register_8bits:inst10.Q[7]
IL => shift_register_8bits:inst10.IL
CLK => shift_register_8bits:inst10.CLK
CLK => shift_register_8bits:inst.CLK
I[0] => shift_register_8bits:inst.I[0]
I[1] => shift_register_8bits:inst.I[1]
I[2] => shift_register_8bits:inst.I[2]
I[3] => shift_register_8bits:inst.I[3]
I[4] => shift_register_8bits:inst.I[4]
I[5] => shift_register_8bits:inst.I[5]
I[6] => shift_register_8bits:inst.I[6]
I[7] => shift_register_8bits:inst.I[7]
I[8] => shift_register_8bits:inst10.I[0]
I[9] => shift_register_8bits:inst10.I[1]
I[10] => shift_register_8bits:inst10.I[2]
I[11] => shift_register_8bits:inst10.I[3]
I[12] => shift_register_8bits:inst10.I[4]
I[13] => shift_register_8bits:inst10.I[5]
I[14] => shift_register_8bits:inst10.I[6]
I[15] => shift_register_8bits:inst10.I[7]
S[0] => shift_register_8bits:inst10.S[0]
S[0] => shift_register_8bits:inst.S[0]
S[1] => shift_register_8bits:inst10.S[1]
S[1] => shift_register_8bits:inst.S[1]
IR => shift_register_8bits:inst.IR


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10
Q[0] <= shift_register_4bits:inst1.Q[0]
Q[1] <= shift_register_4bits:inst1.Q[1]
Q[2] <= shift_register_4bits:inst1.Q[2]
Q[3] <= shift_register_4bits:inst1.Q[3]
Q[4] <= shift_register_4bits:inst.Q[0]
Q[5] <= shift_register_4bits:inst.Q[1]
Q[6] <= shift_register_4bits:inst.Q[2]
Q[7] <= shift_register_4bits:inst.Q[3]
IR => shift_register_4bits:inst1.IR
CLK => shift_register_4bits:inst1.CLK
CLK => shift_register_4bits:inst.CLK
I[0] => shift_register_4bits:inst1.I[0]
I[1] => shift_register_4bits:inst1.I[1]
I[2] => shift_register_4bits:inst1.I[2]
I[3] => shift_register_4bits:inst1.I[3]
I[4] => shift_register_4bits:inst.I[0]
I[5] => shift_register_4bits:inst.I[1]
I[6] => shift_register_4bits:inst.I[2]
I[7] => shift_register_4bits:inst.I[3]
S[0] => shift_register_4bits:inst1.S[0]
S[0] => shift_register_4bits:inst.S[0]
S[1] => shift_register_4bits:inst1.S[1]
S[1] => shift_register_4bits:inst.S[1]
IL => shift_register_4bits:inst.IL


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1
Q[0] <= DFF2.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= DFF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= DFF0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst3.CLK
CLK => DFF0.CLK
CLK => DFF1.CLK
CLK => DFF2.CLK
S[0] => mux4:inst.S0
S[0] => mux4:inst1.S0
S[0] => mux4:inst5.S0
S[0] => mux4:inst6.S0
S[1] => mux4:inst.S1
S[1] => mux4:inst1.S1
S[1] => mux4:inst5.S1
S[1] => mux4:inst6.S1
IL => mux4:inst.I3
IR => mux4:inst6.I2
I[0] => mux4:inst6.I1
I[1] => mux4:inst5.I1
I[2] => mux4:inst1.I1
I[3] => mux4:inst.I1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst1
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst1|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst1|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst1|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst5
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst5|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst5|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst5|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst6
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst6|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst6|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst6|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst
Q[0] <= DFF2.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= DFF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= DFF0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst3.CLK
CLK => DFF0.CLK
CLK => DFF1.CLK
CLK => DFF2.CLK
S[0] => mux4:inst.S0
S[0] => mux4:inst1.S0
S[0] => mux4:inst5.S0
S[0] => mux4:inst6.S0
S[1] => mux4:inst.S1
S[1] => mux4:inst1.S1
S[1] => mux4:inst5.S1
S[1] => mux4:inst6.S1
IL => mux4:inst.I3
IR => mux4:inst6.I2
I[0] => mux4:inst6.I1
I[1] => mux4:inst5.I1
I[2] => mux4:inst1.I1
I[3] => mux4:inst.I1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst1
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst1|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst1|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst1|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst5
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst5|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst5|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst5|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst6
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst6|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst6|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst6|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst
Q[0] <= shift_register_4bits:inst1.Q[0]
Q[1] <= shift_register_4bits:inst1.Q[1]
Q[2] <= shift_register_4bits:inst1.Q[2]
Q[3] <= shift_register_4bits:inst1.Q[3]
Q[4] <= shift_register_4bits:inst.Q[0]
Q[5] <= shift_register_4bits:inst.Q[1]
Q[6] <= shift_register_4bits:inst.Q[2]
Q[7] <= shift_register_4bits:inst.Q[3]
IR => shift_register_4bits:inst1.IR
CLK => shift_register_4bits:inst1.CLK
CLK => shift_register_4bits:inst.CLK
I[0] => shift_register_4bits:inst1.I[0]
I[1] => shift_register_4bits:inst1.I[1]
I[2] => shift_register_4bits:inst1.I[2]
I[3] => shift_register_4bits:inst1.I[3]
I[4] => shift_register_4bits:inst.I[0]
I[5] => shift_register_4bits:inst.I[1]
I[6] => shift_register_4bits:inst.I[2]
I[7] => shift_register_4bits:inst.I[3]
S[0] => shift_register_4bits:inst1.S[0]
S[0] => shift_register_4bits:inst.S[0]
S[1] => shift_register_4bits:inst1.S[1]
S[1] => shift_register_4bits:inst.S[1]
IL => shift_register_4bits:inst.IL


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1
Q[0] <= DFF2.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= DFF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= DFF0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst3.CLK
CLK => DFF0.CLK
CLK => DFF1.CLK
CLK => DFF2.CLK
S[0] => mux4:inst.S0
S[0] => mux4:inst1.S0
S[0] => mux4:inst5.S0
S[0] => mux4:inst6.S0
S[1] => mux4:inst.S1
S[1] => mux4:inst1.S1
S[1] => mux4:inst5.S1
S[1] => mux4:inst6.S1
IL => mux4:inst.I3
IR => mux4:inst6.I2
I[0] => mux4:inst6.I1
I[1] => mux4:inst5.I1
I[2] => mux4:inst1.I1
I[3] => mux4:inst.I1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst1
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst1|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst1|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst1|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst5
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst5|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst5|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst5|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst6
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst6|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst6|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst6|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst
Q[0] <= DFF2.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= DFF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= DFF0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst3.CLK
CLK => DFF0.CLK
CLK => DFF1.CLK
CLK => DFF2.CLK
S[0] => mux4:inst.S0
S[0] => mux4:inst1.S0
S[0] => mux4:inst5.S0
S[0] => mux4:inst6.S0
S[1] => mux4:inst.S1
S[1] => mux4:inst1.S1
S[1] => mux4:inst5.S1
S[1] => mux4:inst6.S1
IL => mux4:inst.I3
IR => mux4:inst6.I2
I[0] => mux4:inst6.I1
I[1] => mux4:inst5.I1
I[2] => mux4:inst1.I1
I[3] => mux4:inst.I1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst1
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst1|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst1|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst1|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst5
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst5|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst5|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst5|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst6
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst6|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst6|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst6|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1
Q[0] <= shift_register_8bits:inst.Q[0]
Q[1] <= shift_register_8bits:inst.Q[1]
Q[2] <= shift_register_8bits:inst.Q[2]
Q[3] <= shift_register_8bits:inst.Q[3]
Q[4] <= shift_register_8bits:inst.Q[4]
Q[5] <= shift_register_8bits:inst.Q[5]
Q[6] <= shift_register_8bits:inst.Q[6]
Q[7] <= shift_register_8bits:inst.Q[7]
Q[8] <= shift_register_8bits:inst10.Q[0]
Q[9] <= shift_register_8bits:inst10.Q[1]
Q[10] <= shift_register_8bits:inst10.Q[2]
Q[11] <= shift_register_8bits:inst10.Q[3]
Q[12] <= shift_register_8bits:inst10.Q[4]
Q[13] <= shift_register_8bits:inst10.Q[5]
Q[14] <= shift_register_8bits:inst10.Q[6]
Q[15] <= shift_register_8bits:inst10.Q[7]
IL => shift_register_8bits:inst10.IL
CLK => shift_register_8bits:inst10.CLK
CLK => shift_register_8bits:inst.CLK
I[0] => shift_register_8bits:inst.I[0]
I[1] => shift_register_8bits:inst.I[1]
I[2] => shift_register_8bits:inst.I[2]
I[3] => shift_register_8bits:inst.I[3]
I[4] => shift_register_8bits:inst.I[4]
I[5] => shift_register_8bits:inst.I[5]
I[6] => shift_register_8bits:inst.I[6]
I[7] => shift_register_8bits:inst.I[7]
I[8] => shift_register_8bits:inst10.I[0]
I[9] => shift_register_8bits:inst10.I[1]
I[10] => shift_register_8bits:inst10.I[2]
I[11] => shift_register_8bits:inst10.I[3]
I[12] => shift_register_8bits:inst10.I[4]
I[13] => shift_register_8bits:inst10.I[5]
I[14] => shift_register_8bits:inst10.I[6]
I[15] => shift_register_8bits:inst10.I[7]
S[0] => shift_register_8bits:inst10.S[0]
S[0] => shift_register_8bits:inst.S[0]
S[1] => shift_register_8bits:inst10.S[1]
S[1] => shift_register_8bits:inst.S[1]
IR => shift_register_8bits:inst.IR


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10
Q[0] <= shift_register_4bits:inst1.Q[0]
Q[1] <= shift_register_4bits:inst1.Q[1]
Q[2] <= shift_register_4bits:inst1.Q[2]
Q[3] <= shift_register_4bits:inst1.Q[3]
Q[4] <= shift_register_4bits:inst.Q[0]
Q[5] <= shift_register_4bits:inst.Q[1]
Q[6] <= shift_register_4bits:inst.Q[2]
Q[7] <= shift_register_4bits:inst.Q[3]
IR => shift_register_4bits:inst1.IR
CLK => shift_register_4bits:inst1.CLK
CLK => shift_register_4bits:inst.CLK
I[0] => shift_register_4bits:inst1.I[0]
I[1] => shift_register_4bits:inst1.I[1]
I[2] => shift_register_4bits:inst1.I[2]
I[3] => shift_register_4bits:inst1.I[3]
I[4] => shift_register_4bits:inst.I[0]
I[5] => shift_register_4bits:inst.I[1]
I[6] => shift_register_4bits:inst.I[2]
I[7] => shift_register_4bits:inst.I[3]
S[0] => shift_register_4bits:inst1.S[0]
S[0] => shift_register_4bits:inst.S[0]
S[1] => shift_register_4bits:inst1.S[1]
S[1] => shift_register_4bits:inst.S[1]
IL => shift_register_4bits:inst.IL


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1
Q[0] <= DFF2.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= DFF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= DFF0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst3.CLK
CLK => DFF0.CLK
CLK => DFF1.CLK
CLK => DFF2.CLK
S[0] => mux4:inst.S0
S[0] => mux4:inst1.S0
S[0] => mux4:inst5.S0
S[0] => mux4:inst6.S0
S[1] => mux4:inst.S1
S[1] => mux4:inst1.S1
S[1] => mux4:inst5.S1
S[1] => mux4:inst6.S1
IL => mux4:inst.I3
IR => mux4:inst6.I2
I[0] => mux4:inst6.I1
I[1] => mux4:inst5.I1
I[2] => mux4:inst1.I1
I[3] => mux4:inst.I1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst1
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst1|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst1|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst1|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst5
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst5|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst5|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst5|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst6
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst6|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst6|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst6|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst
Q[0] <= DFF2.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= DFF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= DFF0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst3.CLK
CLK => DFF0.CLK
CLK => DFF1.CLK
CLK => DFF2.CLK
S[0] => mux4:inst.S0
S[0] => mux4:inst1.S0
S[0] => mux4:inst5.S0
S[0] => mux4:inst6.S0
S[1] => mux4:inst.S1
S[1] => mux4:inst1.S1
S[1] => mux4:inst5.S1
S[1] => mux4:inst6.S1
IL => mux4:inst.I3
IR => mux4:inst6.I2
I[0] => mux4:inst6.I1
I[1] => mux4:inst5.I1
I[2] => mux4:inst1.I1
I[3] => mux4:inst.I1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst1
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst1|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst1|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst1|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst5
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst5|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst5|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst5|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst6
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst6|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst6|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst6|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst
Q[0] <= shift_register_4bits:inst1.Q[0]
Q[1] <= shift_register_4bits:inst1.Q[1]
Q[2] <= shift_register_4bits:inst1.Q[2]
Q[3] <= shift_register_4bits:inst1.Q[3]
Q[4] <= shift_register_4bits:inst.Q[0]
Q[5] <= shift_register_4bits:inst.Q[1]
Q[6] <= shift_register_4bits:inst.Q[2]
Q[7] <= shift_register_4bits:inst.Q[3]
IR => shift_register_4bits:inst1.IR
CLK => shift_register_4bits:inst1.CLK
CLK => shift_register_4bits:inst.CLK
I[0] => shift_register_4bits:inst1.I[0]
I[1] => shift_register_4bits:inst1.I[1]
I[2] => shift_register_4bits:inst1.I[2]
I[3] => shift_register_4bits:inst1.I[3]
I[4] => shift_register_4bits:inst.I[0]
I[5] => shift_register_4bits:inst.I[1]
I[6] => shift_register_4bits:inst.I[2]
I[7] => shift_register_4bits:inst.I[3]
S[0] => shift_register_4bits:inst1.S[0]
S[0] => shift_register_4bits:inst.S[0]
S[1] => shift_register_4bits:inst1.S[1]
S[1] => shift_register_4bits:inst.S[1]
IL => shift_register_4bits:inst.IL


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1
Q[0] <= DFF2.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= DFF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= DFF0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst3.CLK
CLK => DFF0.CLK
CLK => DFF1.CLK
CLK => DFF2.CLK
S[0] => mux4:inst.S0
S[0] => mux4:inst1.S0
S[0] => mux4:inst5.S0
S[0] => mux4:inst6.S0
S[1] => mux4:inst.S1
S[1] => mux4:inst1.S1
S[1] => mux4:inst5.S1
S[1] => mux4:inst6.S1
IL => mux4:inst.I3
IR => mux4:inst6.I2
I[0] => mux4:inst6.I1
I[1] => mux4:inst5.I1
I[2] => mux4:inst1.I1
I[3] => mux4:inst.I1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst1
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst1|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst1|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst1|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst5
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst5|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst5|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst5|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst6
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst6|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst6|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst6|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst
Q[0] <= DFF2.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= DFF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= DFF0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst3.CLK
CLK => DFF0.CLK
CLK => DFF1.CLK
CLK => DFF2.CLK
S[0] => mux4:inst.S0
S[0] => mux4:inst1.S0
S[0] => mux4:inst5.S0
S[0] => mux4:inst6.S0
S[1] => mux4:inst.S1
S[1] => mux4:inst1.S1
S[1] => mux4:inst5.S1
S[1] => mux4:inst6.S1
IL => mux4:inst.I3
IR => mux4:inst6.I2
I[0] => mux4:inst6.I1
I[1] => mux4:inst5.I1
I[2] => mux4:inst1.I1
I[3] => mux4:inst.I1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst1
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst1|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst1|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst1|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst5
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst5|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst5|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst5|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst6
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst6|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst6|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst6|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1
Q[0] <= shift_register_16bits:inst1.Q[0]
Q[1] <= shift_register_16bits:inst1.Q[1]
Q[2] <= shift_register_16bits:inst1.Q[2]
Q[3] <= shift_register_16bits:inst1.Q[3]
Q[4] <= shift_register_16bits:inst1.Q[4]
Q[5] <= shift_register_16bits:inst1.Q[5]
Q[6] <= shift_register_16bits:inst1.Q[6]
Q[7] <= shift_register_16bits:inst1.Q[7]
Q[8] <= shift_register_16bits:inst1.Q[8]
Q[9] <= shift_register_16bits:inst1.Q[9]
Q[10] <= shift_register_16bits:inst1.Q[10]
Q[11] <= shift_register_16bits:inst1.Q[11]
Q[12] <= shift_register_16bits:inst1.Q[12]
Q[13] <= shift_register_16bits:inst1.Q[13]
Q[14] <= shift_register_16bits:inst1.Q[14]
Q[15] <= shift_register_16bits:inst1.Q[15]
Q[16] <= shift_register_16bits:inst.Q[0]
Q[17] <= shift_register_16bits:inst.Q[1]
Q[18] <= shift_register_16bits:inst.Q[2]
Q[19] <= shift_register_16bits:inst.Q[3]
Q[20] <= shift_register_16bits:inst.Q[4]
Q[21] <= shift_register_16bits:inst.Q[5]
Q[22] <= shift_register_16bits:inst.Q[6]
Q[23] <= shift_register_16bits:inst.Q[7]
Q[24] <= shift_register_16bits:inst.Q[8]
Q[25] <= shift_register_16bits:inst.Q[9]
Q[26] <= shift_register_16bits:inst.Q[10]
Q[27] <= shift_register_16bits:inst.Q[11]
Q[28] <= shift_register_16bits:inst.Q[12]
Q[29] <= shift_register_16bits:inst.Q[13]
Q[30] <= shift_register_16bits:inst.Q[14]
Q[31] <= shift_register_16bits:inst.Q[15]
IL => shift_register_16bits:inst.IL
CLK => shift_register_16bits:inst.CLK
CLK => shift_register_16bits:inst1.CLK
I[0] => shift_register_16bits:inst1.I[0]
I[1] => shift_register_16bits:inst1.I[1]
I[2] => shift_register_16bits:inst1.I[2]
I[3] => shift_register_16bits:inst1.I[3]
I[4] => shift_register_16bits:inst1.I[4]
I[5] => shift_register_16bits:inst1.I[5]
I[6] => shift_register_16bits:inst1.I[6]
I[7] => shift_register_16bits:inst1.I[7]
I[8] => shift_register_16bits:inst1.I[8]
I[9] => shift_register_16bits:inst1.I[9]
I[10] => shift_register_16bits:inst1.I[10]
I[11] => shift_register_16bits:inst1.I[11]
I[12] => shift_register_16bits:inst1.I[12]
I[13] => shift_register_16bits:inst1.I[13]
I[14] => shift_register_16bits:inst1.I[14]
I[15] => shift_register_16bits:inst1.I[15]
I[16] => shift_register_16bits:inst.I[0]
I[17] => shift_register_16bits:inst.I[1]
I[18] => shift_register_16bits:inst.I[2]
I[19] => shift_register_16bits:inst.I[3]
I[20] => shift_register_16bits:inst.I[4]
I[21] => shift_register_16bits:inst.I[5]
I[22] => shift_register_16bits:inst.I[6]
I[23] => shift_register_16bits:inst.I[7]
I[24] => shift_register_16bits:inst.I[8]
I[25] => shift_register_16bits:inst.I[9]
I[26] => shift_register_16bits:inst.I[10]
I[27] => shift_register_16bits:inst.I[11]
I[28] => shift_register_16bits:inst.I[12]
I[29] => shift_register_16bits:inst.I[13]
I[30] => shift_register_16bits:inst.I[14]
I[31] => shift_register_16bits:inst.I[15]
S[0] => shift_register_16bits:inst.S[0]
S[0] => shift_register_16bits:inst1.S[0]
S[1] => shift_register_16bits:inst.S[1]
S[1] => shift_register_16bits:inst1.S[1]
IR => shift_register_16bits:inst1.IR


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst
Q[0] <= shift_register_8bits:inst.Q[0]
Q[1] <= shift_register_8bits:inst.Q[1]
Q[2] <= shift_register_8bits:inst.Q[2]
Q[3] <= shift_register_8bits:inst.Q[3]
Q[4] <= shift_register_8bits:inst.Q[4]
Q[5] <= shift_register_8bits:inst.Q[5]
Q[6] <= shift_register_8bits:inst.Q[6]
Q[7] <= shift_register_8bits:inst.Q[7]
Q[8] <= shift_register_8bits:inst10.Q[0]
Q[9] <= shift_register_8bits:inst10.Q[1]
Q[10] <= shift_register_8bits:inst10.Q[2]
Q[11] <= shift_register_8bits:inst10.Q[3]
Q[12] <= shift_register_8bits:inst10.Q[4]
Q[13] <= shift_register_8bits:inst10.Q[5]
Q[14] <= shift_register_8bits:inst10.Q[6]
Q[15] <= shift_register_8bits:inst10.Q[7]
IL => shift_register_8bits:inst10.IL
CLK => shift_register_8bits:inst10.CLK
CLK => shift_register_8bits:inst.CLK
I[0] => shift_register_8bits:inst.I[0]
I[1] => shift_register_8bits:inst.I[1]
I[2] => shift_register_8bits:inst.I[2]
I[3] => shift_register_8bits:inst.I[3]
I[4] => shift_register_8bits:inst.I[4]
I[5] => shift_register_8bits:inst.I[5]
I[6] => shift_register_8bits:inst.I[6]
I[7] => shift_register_8bits:inst.I[7]
I[8] => shift_register_8bits:inst10.I[0]
I[9] => shift_register_8bits:inst10.I[1]
I[10] => shift_register_8bits:inst10.I[2]
I[11] => shift_register_8bits:inst10.I[3]
I[12] => shift_register_8bits:inst10.I[4]
I[13] => shift_register_8bits:inst10.I[5]
I[14] => shift_register_8bits:inst10.I[6]
I[15] => shift_register_8bits:inst10.I[7]
S[0] => shift_register_8bits:inst10.S[0]
S[0] => shift_register_8bits:inst.S[0]
S[1] => shift_register_8bits:inst10.S[1]
S[1] => shift_register_8bits:inst.S[1]
IR => shift_register_8bits:inst.IR


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10
Q[0] <= shift_register_4bits:inst1.Q[0]
Q[1] <= shift_register_4bits:inst1.Q[1]
Q[2] <= shift_register_4bits:inst1.Q[2]
Q[3] <= shift_register_4bits:inst1.Q[3]
Q[4] <= shift_register_4bits:inst.Q[0]
Q[5] <= shift_register_4bits:inst.Q[1]
Q[6] <= shift_register_4bits:inst.Q[2]
Q[7] <= shift_register_4bits:inst.Q[3]
IR => shift_register_4bits:inst1.IR
CLK => shift_register_4bits:inst1.CLK
CLK => shift_register_4bits:inst.CLK
I[0] => shift_register_4bits:inst1.I[0]
I[1] => shift_register_4bits:inst1.I[1]
I[2] => shift_register_4bits:inst1.I[2]
I[3] => shift_register_4bits:inst1.I[3]
I[4] => shift_register_4bits:inst.I[0]
I[5] => shift_register_4bits:inst.I[1]
I[6] => shift_register_4bits:inst.I[2]
I[7] => shift_register_4bits:inst.I[3]
S[0] => shift_register_4bits:inst1.S[0]
S[0] => shift_register_4bits:inst.S[0]
S[1] => shift_register_4bits:inst1.S[1]
S[1] => shift_register_4bits:inst.S[1]
IL => shift_register_4bits:inst.IL


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1
Q[0] <= DFF2.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= DFF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= DFF0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst3.CLK
CLK => DFF0.CLK
CLK => DFF1.CLK
CLK => DFF2.CLK
S[0] => mux4:inst.S0
S[0] => mux4:inst1.S0
S[0] => mux4:inst5.S0
S[0] => mux4:inst6.S0
S[1] => mux4:inst.S1
S[1] => mux4:inst1.S1
S[1] => mux4:inst5.S1
S[1] => mux4:inst6.S1
IL => mux4:inst.I3
IR => mux4:inst6.I2
I[0] => mux4:inst6.I1
I[1] => mux4:inst5.I1
I[2] => mux4:inst1.I1
I[3] => mux4:inst.I1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst1
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst1|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst1|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst1|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst5
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst5|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst5|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst5|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst6
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst6|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst6|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst6|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst
Q[0] <= DFF2.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= DFF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= DFF0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst3.CLK
CLK => DFF0.CLK
CLK => DFF1.CLK
CLK => DFF2.CLK
S[0] => mux4:inst.S0
S[0] => mux4:inst1.S0
S[0] => mux4:inst5.S0
S[0] => mux4:inst6.S0
S[1] => mux4:inst.S1
S[1] => mux4:inst1.S1
S[1] => mux4:inst5.S1
S[1] => mux4:inst6.S1
IL => mux4:inst.I3
IR => mux4:inst6.I2
I[0] => mux4:inst6.I1
I[1] => mux4:inst5.I1
I[2] => mux4:inst1.I1
I[3] => mux4:inst.I1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst1
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst1|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst1|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst1|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst5
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst5|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst5|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst5|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst6
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst6|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst6|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst6|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst
Q[0] <= shift_register_4bits:inst1.Q[0]
Q[1] <= shift_register_4bits:inst1.Q[1]
Q[2] <= shift_register_4bits:inst1.Q[2]
Q[3] <= shift_register_4bits:inst1.Q[3]
Q[4] <= shift_register_4bits:inst.Q[0]
Q[5] <= shift_register_4bits:inst.Q[1]
Q[6] <= shift_register_4bits:inst.Q[2]
Q[7] <= shift_register_4bits:inst.Q[3]
IR => shift_register_4bits:inst1.IR
CLK => shift_register_4bits:inst1.CLK
CLK => shift_register_4bits:inst.CLK
I[0] => shift_register_4bits:inst1.I[0]
I[1] => shift_register_4bits:inst1.I[1]
I[2] => shift_register_4bits:inst1.I[2]
I[3] => shift_register_4bits:inst1.I[3]
I[4] => shift_register_4bits:inst.I[0]
I[5] => shift_register_4bits:inst.I[1]
I[6] => shift_register_4bits:inst.I[2]
I[7] => shift_register_4bits:inst.I[3]
S[0] => shift_register_4bits:inst1.S[0]
S[0] => shift_register_4bits:inst.S[0]
S[1] => shift_register_4bits:inst1.S[1]
S[1] => shift_register_4bits:inst.S[1]
IL => shift_register_4bits:inst.IL


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1
Q[0] <= DFF2.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= DFF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= DFF0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst3.CLK
CLK => DFF0.CLK
CLK => DFF1.CLK
CLK => DFF2.CLK
S[0] => mux4:inst.S0
S[0] => mux4:inst1.S0
S[0] => mux4:inst5.S0
S[0] => mux4:inst6.S0
S[1] => mux4:inst.S1
S[1] => mux4:inst1.S1
S[1] => mux4:inst5.S1
S[1] => mux4:inst6.S1
IL => mux4:inst.I3
IR => mux4:inst6.I2
I[0] => mux4:inst6.I1
I[1] => mux4:inst5.I1
I[2] => mux4:inst1.I1
I[3] => mux4:inst.I1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst1
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst1|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst1|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst1|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst5
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst5|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst5|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst5|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst6
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst6|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst6|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst6|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst
Q[0] <= DFF2.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= DFF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= DFF0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst3.CLK
CLK => DFF0.CLK
CLK => DFF1.CLK
CLK => DFF2.CLK
S[0] => mux4:inst.S0
S[0] => mux4:inst1.S0
S[0] => mux4:inst5.S0
S[0] => mux4:inst6.S0
S[1] => mux4:inst.S1
S[1] => mux4:inst1.S1
S[1] => mux4:inst5.S1
S[1] => mux4:inst6.S1
IL => mux4:inst.I3
IR => mux4:inst6.I2
I[0] => mux4:inst6.I1
I[1] => mux4:inst5.I1
I[2] => mux4:inst1.I1
I[3] => mux4:inst.I1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst1
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst1|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst1|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst1|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst5
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst5|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst5|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst5|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst6
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst6|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst6|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst6|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1
Q[0] <= shift_register_8bits:inst.Q[0]
Q[1] <= shift_register_8bits:inst.Q[1]
Q[2] <= shift_register_8bits:inst.Q[2]
Q[3] <= shift_register_8bits:inst.Q[3]
Q[4] <= shift_register_8bits:inst.Q[4]
Q[5] <= shift_register_8bits:inst.Q[5]
Q[6] <= shift_register_8bits:inst.Q[6]
Q[7] <= shift_register_8bits:inst.Q[7]
Q[8] <= shift_register_8bits:inst10.Q[0]
Q[9] <= shift_register_8bits:inst10.Q[1]
Q[10] <= shift_register_8bits:inst10.Q[2]
Q[11] <= shift_register_8bits:inst10.Q[3]
Q[12] <= shift_register_8bits:inst10.Q[4]
Q[13] <= shift_register_8bits:inst10.Q[5]
Q[14] <= shift_register_8bits:inst10.Q[6]
Q[15] <= shift_register_8bits:inst10.Q[7]
IL => shift_register_8bits:inst10.IL
CLK => shift_register_8bits:inst10.CLK
CLK => shift_register_8bits:inst.CLK
I[0] => shift_register_8bits:inst.I[0]
I[1] => shift_register_8bits:inst.I[1]
I[2] => shift_register_8bits:inst.I[2]
I[3] => shift_register_8bits:inst.I[3]
I[4] => shift_register_8bits:inst.I[4]
I[5] => shift_register_8bits:inst.I[5]
I[6] => shift_register_8bits:inst.I[6]
I[7] => shift_register_8bits:inst.I[7]
I[8] => shift_register_8bits:inst10.I[0]
I[9] => shift_register_8bits:inst10.I[1]
I[10] => shift_register_8bits:inst10.I[2]
I[11] => shift_register_8bits:inst10.I[3]
I[12] => shift_register_8bits:inst10.I[4]
I[13] => shift_register_8bits:inst10.I[5]
I[14] => shift_register_8bits:inst10.I[6]
I[15] => shift_register_8bits:inst10.I[7]
S[0] => shift_register_8bits:inst10.S[0]
S[0] => shift_register_8bits:inst.S[0]
S[1] => shift_register_8bits:inst10.S[1]
S[1] => shift_register_8bits:inst.S[1]
IR => shift_register_8bits:inst.IR


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10
Q[0] <= shift_register_4bits:inst1.Q[0]
Q[1] <= shift_register_4bits:inst1.Q[1]
Q[2] <= shift_register_4bits:inst1.Q[2]
Q[3] <= shift_register_4bits:inst1.Q[3]
Q[4] <= shift_register_4bits:inst.Q[0]
Q[5] <= shift_register_4bits:inst.Q[1]
Q[6] <= shift_register_4bits:inst.Q[2]
Q[7] <= shift_register_4bits:inst.Q[3]
IR => shift_register_4bits:inst1.IR
CLK => shift_register_4bits:inst1.CLK
CLK => shift_register_4bits:inst.CLK
I[0] => shift_register_4bits:inst1.I[0]
I[1] => shift_register_4bits:inst1.I[1]
I[2] => shift_register_4bits:inst1.I[2]
I[3] => shift_register_4bits:inst1.I[3]
I[4] => shift_register_4bits:inst.I[0]
I[5] => shift_register_4bits:inst.I[1]
I[6] => shift_register_4bits:inst.I[2]
I[7] => shift_register_4bits:inst.I[3]
S[0] => shift_register_4bits:inst1.S[0]
S[0] => shift_register_4bits:inst.S[0]
S[1] => shift_register_4bits:inst1.S[1]
S[1] => shift_register_4bits:inst.S[1]
IL => shift_register_4bits:inst.IL


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1
Q[0] <= DFF2.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= DFF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= DFF0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst3.CLK
CLK => DFF0.CLK
CLK => DFF1.CLK
CLK => DFF2.CLK
S[0] => mux4:inst.S0
S[0] => mux4:inst1.S0
S[0] => mux4:inst5.S0
S[0] => mux4:inst6.S0
S[1] => mux4:inst.S1
S[1] => mux4:inst1.S1
S[1] => mux4:inst5.S1
S[1] => mux4:inst6.S1
IL => mux4:inst.I3
IR => mux4:inst6.I2
I[0] => mux4:inst6.I1
I[1] => mux4:inst5.I1
I[2] => mux4:inst1.I1
I[3] => mux4:inst.I1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst1
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst1|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst1|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst1|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst5
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst5|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst5|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst5|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst6
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst6|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst6|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst6|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst
Q[0] <= DFF2.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= DFF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= DFF0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst3.CLK
CLK => DFF0.CLK
CLK => DFF1.CLK
CLK => DFF2.CLK
S[0] => mux4:inst.S0
S[0] => mux4:inst1.S0
S[0] => mux4:inst5.S0
S[0] => mux4:inst6.S0
S[1] => mux4:inst.S1
S[1] => mux4:inst1.S1
S[1] => mux4:inst5.S1
S[1] => mux4:inst6.S1
IL => mux4:inst.I3
IR => mux4:inst6.I2
I[0] => mux4:inst6.I1
I[1] => mux4:inst5.I1
I[2] => mux4:inst1.I1
I[3] => mux4:inst.I1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst1
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst1|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst1|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst1|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst5
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst5|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst5|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst5|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst6
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst6|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst6|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst6|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst
Q[0] <= shift_register_4bits:inst1.Q[0]
Q[1] <= shift_register_4bits:inst1.Q[1]
Q[2] <= shift_register_4bits:inst1.Q[2]
Q[3] <= shift_register_4bits:inst1.Q[3]
Q[4] <= shift_register_4bits:inst.Q[0]
Q[5] <= shift_register_4bits:inst.Q[1]
Q[6] <= shift_register_4bits:inst.Q[2]
Q[7] <= shift_register_4bits:inst.Q[3]
IR => shift_register_4bits:inst1.IR
CLK => shift_register_4bits:inst1.CLK
CLK => shift_register_4bits:inst.CLK
I[0] => shift_register_4bits:inst1.I[0]
I[1] => shift_register_4bits:inst1.I[1]
I[2] => shift_register_4bits:inst1.I[2]
I[3] => shift_register_4bits:inst1.I[3]
I[4] => shift_register_4bits:inst.I[0]
I[5] => shift_register_4bits:inst.I[1]
I[6] => shift_register_4bits:inst.I[2]
I[7] => shift_register_4bits:inst.I[3]
S[0] => shift_register_4bits:inst1.S[0]
S[0] => shift_register_4bits:inst.S[0]
S[1] => shift_register_4bits:inst1.S[1]
S[1] => shift_register_4bits:inst.S[1]
IL => shift_register_4bits:inst.IL


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1
Q[0] <= DFF2.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= DFF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= DFF0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst3.CLK
CLK => DFF0.CLK
CLK => DFF1.CLK
CLK => DFF2.CLK
S[0] => mux4:inst.S0
S[0] => mux4:inst1.S0
S[0] => mux4:inst5.S0
S[0] => mux4:inst6.S0
S[1] => mux4:inst.S1
S[1] => mux4:inst1.S1
S[1] => mux4:inst5.S1
S[1] => mux4:inst6.S1
IL => mux4:inst.I3
IR => mux4:inst6.I2
I[0] => mux4:inst6.I1
I[1] => mux4:inst5.I1
I[2] => mux4:inst1.I1
I[3] => mux4:inst.I1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst1
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst1|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst1|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst1|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst5
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst5|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst5|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst5|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst6
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst6|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst6|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst6|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst
Q[0] <= DFF2.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= DFF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= DFF0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst3.CLK
CLK => DFF0.CLK
CLK => DFF1.CLK
CLK => DFF2.CLK
S[0] => mux4:inst.S0
S[0] => mux4:inst1.S0
S[0] => mux4:inst5.S0
S[0] => mux4:inst6.S0
S[1] => mux4:inst.S1
S[1] => mux4:inst1.S1
S[1] => mux4:inst5.S1
S[1] => mux4:inst6.S1
IL => mux4:inst.I3
IR => mux4:inst6.I2
I[0] => mux4:inst6.I1
I[1] => mux4:inst5.I1
I[2] => mux4:inst1.I1
I[3] => mux4:inst.I1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst1
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst1|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst1|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst1|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst5
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst5|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst5|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst5|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst6
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst6|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst6|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst13|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst6|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|Sub_64bits:inst9
Cout <= Sub_32bits:inst1.Cout
Cin => Sub_32bits:inst.Cin
A[0] => Sub_32bits:inst.A[0]
A[1] => Sub_32bits:inst.A[1]
A[2] => Sub_32bits:inst.A[2]
A[3] => Sub_32bits:inst.A[3]
A[4] => Sub_32bits:inst.A[4]
A[5] => Sub_32bits:inst.A[5]
A[6] => Sub_32bits:inst.A[6]
A[7] => Sub_32bits:inst.A[7]
A[8] => Sub_32bits:inst.A[8]
A[9] => Sub_32bits:inst.A[9]
A[10] => Sub_32bits:inst.A[10]
A[11] => Sub_32bits:inst.A[11]
A[12] => Sub_32bits:inst.A[12]
A[13] => Sub_32bits:inst.A[13]
A[14] => Sub_32bits:inst.A[14]
A[15] => Sub_32bits:inst.A[15]
A[16] => Sub_32bits:inst.A[16]
A[17] => Sub_32bits:inst.A[17]
A[18] => Sub_32bits:inst.A[18]
A[19] => Sub_32bits:inst.A[19]
A[20] => Sub_32bits:inst.A[20]
A[21] => Sub_32bits:inst.A[21]
A[22] => Sub_32bits:inst.A[22]
A[23] => Sub_32bits:inst.A[23]
A[24] => Sub_32bits:inst.A[24]
A[25] => Sub_32bits:inst.A[25]
A[26] => Sub_32bits:inst.A[26]
A[27] => Sub_32bits:inst.A[27]
A[28] => Sub_32bits:inst.A[28]
A[29] => Sub_32bits:inst.A[29]
A[30] => Sub_32bits:inst.A[30]
A[31] => Sub_32bits:inst.A[31]
A[32] => Sub_32bits:inst1.A[0]
A[33] => Sub_32bits:inst1.A[1]
A[34] => Sub_32bits:inst1.A[2]
A[35] => Sub_32bits:inst1.A[3]
A[36] => Sub_32bits:inst1.A[4]
A[37] => Sub_32bits:inst1.A[5]
A[38] => Sub_32bits:inst1.A[6]
A[39] => Sub_32bits:inst1.A[7]
A[40] => Sub_32bits:inst1.A[8]
A[41] => Sub_32bits:inst1.A[9]
A[42] => Sub_32bits:inst1.A[10]
A[43] => Sub_32bits:inst1.A[11]
A[44] => Sub_32bits:inst1.A[12]
A[45] => Sub_32bits:inst1.A[13]
A[46] => Sub_32bits:inst1.A[14]
A[47] => Sub_32bits:inst1.A[15]
A[48] => Sub_32bits:inst1.A[16]
A[49] => Sub_32bits:inst1.A[17]
A[50] => Sub_32bits:inst1.A[18]
A[51] => Sub_32bits:inst1.A[19]
A[52] => Sub_32bits:inst1.A[20]
A[53] => Sub_32bits:inst1.A[21]
A[54] => Sub_32bits:inst1.A[22]
A[55] => Sub_32bits:inst1.A[23]
A[56] => Sub_32bits:inst1.A[24]
A[57] => Sub_32bits:inst1.A[25]
A[58] => Sub_32bits:inst1.A[26]
A[59] => Sub_32bits:inst1.A[27]
A[60] => Sub_32bits:inst1.A[28]
A[61] => Sub_32bits:inst1.A[29]
A[62] => Sub_32bits:inst1.A[30]
A[63] => Sub_32bits:inst1.A[31]
B[0] => Sub_32bits:inst.B[0]
B[1] => Sub_32bits:inst.B[1]
B[2] => Sub_32bits:inst.B[2]
B[3] => Sub_32bits:inst.B[3]
B[4] => Sub_32bits:inst.B[4]
B[5] => Sub_32bits:inst.B[5]
B[6] => Sub_32bits:inst.B[6]
B[7] => Sub_32bits:inst.B[7]
B[8] => Sub_32bits:inst.B[8]
B[9] => Sub_32bits:inst.B[9]
B[10] => Sub_32bits:inst.B[10]
B[11] => Sub_32bits:inst.B[11]
B[12] => Sub_32bits:inst.B[12]
B[13] => Sub_32bits:inst.B[13]
B[14] => Sub_32bits:inst.B[14]
B[15] => Sub_32bits:inst.B[15]
B[16] => Sub_32bits:inst.B[16]
B[17] => Sub_32bits:inst.B[17]
B[18] => Sub_32bits:inst.B[18]
B[19] => Sub_32bits:inst.B[19]
B[20] => Sub_32bits:inst.B[20]
B[21] => Sub_32bits:inst.B[21]
B[22] => Sub_32bits:inst.B[22]
B[23] => Sub_32bits:inst.B[23]
B[24] => Sub_32bits:inst.B[24]
B[25] => Sub_32bits:inst.B[25]
B[26] => Sub_32bits:inst.B[26]
B[27] => Sub_32bits:inst.B[27]
B[28] => Sub_32bits:inst.B[28]
B[29] => Sub_32bits:inst.B[29]
B[30] => Sub_32bits:inst.B[30]
B[31] => Sub_32bits:inst.B[31]
B[32] => Sub_32bits:inst1.B[0]
B[33] => Sub_32bits:inst1.B[1]
B[34] => Sub_32bits:inst1.B[2]
B[35] => Sub_32bits:inst1.B[3]
B[36] => Sub_32bits:inst1.B[4]
B[37] => Sub_32bits:inst1.B[5]
B[38] => Sub_32bits:inst1.B[6]
B[39] => Sub_32bits:inst1.B[7]
B[40] => Sub_32bits:inst1.B[8]
B[41] => Sub_32bits:inst1.B[9]
B[42] => Sub_32bits:inst1.B[10]
B[43] => Sub_32bits:inst1.B[11]
B[44] => Sub_32bits:inst1.B[12]
B[45] => Sub_32bits:inst1.B[13]
B[46] => Sub_32bits:inst1.B[14]
B[47] => Sub_32bits:inst1.B[15]
B[48] => Sub_32bits:inst1.B[16]
B[49] => Sub_32bits:inst1.B[17]
B[50] => Sub_32bits:inst1.B[18]
B[51] => Sub_32bits:inst1.B[19]
B[52] => Sub_32bits:inst1.B[20]
B[53] => Sub_32bits:inst1.B[21]
B[54] => Sub_32bits:inst1.B[22]
B[55] => Sub_32bits:inst1.B[23]
B[56] => Sub_32bits:inst1.B[24]
B[57] => Sub_32bits:inst1.B[25]
B[58] => Sub_32bits:inst1.B[26]
B[59] => Sub_32bits:inst1.B[27]
B[60] => Sub_32bits:inst1.B[28]
B[61] => Sub_32bits:inst1.B[29]
B[62] => Sub_32bits:inst1.B[30]
B[63] => Sub_32bits:inst1.B[31]
Y[0] <= Sub_32bits:inst.Y[0]
Y[1] <= Sub_32bits:inst.Y[1]
Y[2] <= Sub_32bits:inst.Y[2]
Y[3] <= Sub_32bits:inst.Y[3]
Y[4] <= Sub_32bits:inst.Y[4]
Y[5] <= Sub_32bits:inst.Y[5]
Y[6] <= Sub_32bits:inst.Y[6]
Y[7] <= Sub_32bits:inst.Y[7]
Y[8] <= Sub_32bits:inst.Y[8]
Y[9] <= Sub_32bits:inst.Y[9]
Y[10] <= Sub_32bits:inst.Y[10]
Y[11] <= Sub_32bits:inst.Y[11]
Y[12] <= Sub_32bits:inst.Y[12]
Y[13] <= Sub_32bits:inst.Y[13]
Y[14] <= Sub_32bits:inst.Y[14]
Y[15] <= Sub_32bits:inst.Y[15]
Y[16] <= Sub_32bits:inst.Y[16]
Y[17] <= Sub_32bits:inst.Y[17]
Y[18] <= Sub_32bits:inst.Y[18]
Y[19] <= Sub_32bits:inst.Y[19]
Y[20] <= Sub_32bits:inst.Y[20]
Y[21] <= Sub_32bits:inst.Y[21]
Y[22] <= Sub_32bits:inst.Y[22]
Y[23] <= Sub_32bits:inst.Y[23]
Y[24] <= Sub_32bits:inst.Y[24]
Y[25] <= Sub_32bits:inst.Y[25]
Y[26] <= Sub_32bits:inst.Y[26]
Y[27] <= Sub_32bits:inst.Y[27]
Y[28] <= Sub_32bits:inst.Y[28]
Y[29] <= Sub_32bits:inst.Y[29]
Y[30] <= Sub_32bits:inst.Y[30]
Y[31] <= Sub_32bits:inst.Y[31]
Y[32] <= Sub_32bits:inst1.Y[0]
Y[33] <= Sub_32bits:inst1.Y[1]
Y[34] <= Sub_32bits:inst1.Y[2]
Y[35] <= Sub_32bits:inst1.Y[3]
Y[36] <= Sub_32bits:inst1.Y[4]
Y[37] <= Sub_32bits:inst1.Y[5]
Y[38] <= Sub_32bits:inst1.Y[6]
Y[39] <= Sub_32bits:inst1.Y[7]
Y[40] <= Sub_32bits:inst1.Y[8]
Y[41] <= Sub_32bits:inst1.Y[9]
Y[42] <= Sub_32bits:inst1.Y[10]
Y[43] <= Sub_32bits:inst1.Y[11]
Y[44] <= Sub_32bits:inst1.Y[12]
Y[45] <= Sub_32bits:inst1.Y[13]
Y[46] <= Sub_32bits:inst1.Y[14]
Y[47] <= Sub_32bits:inst1.Y[15]
Y[48] <= Sub_32bits:inst1.Y[16]
Y[49] <= Sub_32bits:inst1.Y[17]
Y[50] <= Sub_32bits:inst1.Y[18]
Y[51] <= Sub_32bits:inst1.Y[19]
Y[52] <= Sub_32bits:inst1.Y[20]
Y[53] <= Sub_32bits:inst1.Y[21]
Y[54] <= Sub_32bits:inst1.Y[22]
Y[55] <= Sub_32bits:inst1.Y[23]
Y[56] <= Sub_32bits:inst1.Y[24]
Y[57] <= Sub_32bits:inst1.Y[25]
Y[58] <= Sub_32bits:inst1.Y[26]
Y[59] <= Sub_32bits:inst1.Y[27]
Y[60] <= Sub_32bits:inst1.Y[28]
Y[61] <= Sub_32bits:inst1.Y[29]
Y[62] <= Sub_32bits:inst1.Y[30]
Y[63] <= Sub_32bits:inst1.Y[31]


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst1
Cout <= Sub_16bits:inst1.Cout
Cin => Sub_16bits:inst.Cin
A[0] => Sub_16bits:inst.A[0]
A[1] => Sub_16bits:inst.A[1]
A[2] => Sub_16bits:inst.A[2]
A[3] => Sub_16bits:inst.A[3]
A[4] => Sub_16bits:inst.A[4]
A[5] => Sub_16bits:inst.A[5]
A[6] => Sub_16bits:inst.A[6]
A[7] => Sub_16bits:inst.A[7]
A[8] => Sub_16bits:inst.A[8]
A[9] => Sub_16bits:inst.A[9]
A[10] => Sub_16bits:inst.A[10]
A[11] => Sub_16bits:inst.A[11]
A[12] => Sub_16bits:inst.A[12]
A[13] => Sub_16bits:inst.A[13]
A[14] => Sub_16bits:inst.A[14]
A[15] => Sub_16bits:inst.A[15]
A[16] => Sub_16bits:inst1.A[0]
A[17] => Sub_16bits:inst1.A[1]
A[18] => Sub_16bits:inst1.A[2]
A[19] => Sub_16bits:inst1.A[3]
A[20] => Sub_16bits:inst1.A[4]
A[21] => Sub_16bits:inst1.A[5]
A[22] => Sub_16bits:inst1.A[6]
A[23] => Sub_16bits:inst1.A[7]
A[24] => Sub_16bits:inst1.A[8]
A[25] => Sub_16bits:inst1.A[9]
A[26] => Sub_16bits:inst1.A[10]
A[27] => Sub_16bits:inst1.A[11]
A[28] => Sub_16bits:inst1.A[12]
A[29] => Sub_16bits:inst1.A[13]
A[30] => Sub_16bits:inst1.A[14]
A[31] => Sub_16bits:inst1.A[15]
B[0] => Sub_16bits:inst.B[0]
B[1] => Sub_16bits:inst.B[1]
B[2] => Sub_16bits:inst.B[2]
B[3] => Sub_16bits:inst.B[3]
B[4] => Sub_16bits:inst.B[4]
B[5] => Sub_16bits:inst.B[5]
B[6] => Sub_16bits:inst.B[6]
B[7] => Sub_16bits:inst.B[7]
B[8] => Sub_16bits:inst.B[8]
B[9] => Sub_16bits:inst.B[9]
B[10] => Sub_16bits:inst.B[10]
B[11] => Sub_16bits:inst.B[11]
B[12] => Sub_16bits:inst.B[12]
B[13] => Sub_16bits:inst.B[13]
B[14] => Sub_16bits:inst.B[14]
B[15] => Sub_16bits:inst.B[15]
B[16] => Sub_16bits:inst1.B[0]
B[17] => Sub_16bits:inst1.B[1]
B[18] => Sub_16bits:inst1.B[2]
B[19] => Sub_16bits:inst1.B[3]
B[20] => Sub_16bits:inst1.B[4]
B[21] => Sub_16bits:inst1.B[5]
B[22] => Sub_16bits:inst1.B[6]
B[23] => Sub_16bits:inst1.B[7]
B[24] => Sub_16bits:inst1.B[8]
B[25] => Sub_16bits:inst1.B[9]
B[26] => Sub_16bits:inst1.B[10]
B[27] => Sub_16bits:inst1.B[11]
B[28] => Sub_16bits:inst1.B[12]
B[29] => Sub_16bits:inst1.B[13]
B[30] => Sub_16bits:inst1.B[14]
B[31] => Sub_16bits:inst1.B[15]
Y[0] <= Sub_16bits:inst.Y[0]
Y[1] <= Sub_16bits:inst.Y[1]
Y[2] <= Sub_16bits:inst.Y[2]
Y[3] <= Sub_16bits:inst.Y[3]
Y[4] <= Sub_16bits:inst.Y[4]
Y[5] <= Sub_16bits:inst.Y[5]
Y[6] <= Sub_16bits:inst.Y[6]
Y[7] <= Sub_16bits:inst.Y[7]
Y[8] <= Sub_16bits:inst.Y[8]
Y[9] <= Sub_16bits:inst.Y[9]
Y[10] <= Sub_16bits:inst.Y[10]
Y[11] <= Sub_16bits:inst.Y[11]
Y[12] <= Sub_16bits:inst.Y[12]
Y[13] <= Sub_16bits:inst.Y[13]
Y[14] <= Sub_16bits:inst.Y[14]
Y[15] <= Sub_16bits:inst.Y[15]
Y[16] <= Sub_16bits:inst1.Y[0]
Y[17] <= Sub_16bits:inst1.Y[1]
Y[18] <= Sub_16bits:inst1.Y[2]
Y[19] <= Sub_16bits:inst1.Y[3]
Y[20] <= Sub_16bits:inst1.Y[4]
Y[21] <= Sub_16bits:inst1.Y[5]
Y[22] <= Sub_16bits:inst1.Y[6]
Y[23] <= Sub_16bits:inst1.Y[7]
Y[24] <= Sub_16bits:inst1.Y[8]
Y[25] <= Sub_16bits:inst1.Y[9]
Y[26] <= Sub_16bits:inst1.Y[10]
Y[27] <= Sub_16bits:inst1.Y[11]
Y[28] <= Sub_16bits:inst1.Y[12]
Y[29] <= Sub_16bits:inst1.Y[13]
Y[30] <= Sub_16bits:inst1.Y[14]
Y[31] <= Sub_16bits:inst1.Y[15]


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst1|Sub_16bits:inst1
Cout <= Sub_8bits:inst1.Cout
Cin => Sub_8bits:inst.Cin
A[0] => Sub_8bits:inst.A[0]
A[1] => Sub_8bits:inst.A[1]
A[2] => Sub_8bits:inst.A[2]
A[3] => Sub_8bits:inst.A[3]
A[4] => Sub_8bits:inst.A[4]
A[5] => Sub_8bits:inst.A[5]
A[6] => Sub_8bits:inst.A[6]
A[7] => Sub_8bits:inst.A[7]
A[8] => Sub_8bits:inst1.A[0]
A[9] => Sub_8bits:inst1.A[1]
A[10] => Sub_8bits:inst1.A[2]
A[11] => Sub_8bits:inst1.A[3]
A[12] => Sub_8bits:inst1.A[4]
A[13] => Sub_8bits:inst1.A[5]
A[14] => Sub_8bits:inst1.A[6]
A[15] => Sub_8bits:inst1.A[7]
B[0] => Sub_8bits:inst.B[0]
B[1] => Sub_8bits:inst.B[1]
B[2] => Sub_8bits:inst.B[2]
B[3] => Sub_8bits:inst.B[3]
B[4] => Sub_8bits:inst.B[4]
B[5] => Sub_8bits:inst.B[5]
B[6] => Sub_8bits:inst.B[6]
B[7] => Sub_8bits:inst.B[7]
B[8] => Sub_8bits:inst1.B[0]
B[9] => Sub_8bits:inst1.B[1]
B[10] => Sub_8bits:inst1.B[2]
B[11] => Sub_8bits:inst1.B[3]
B[12] => Sub_8bits:inst1.B[4]
B[13] => Sub_8bits:inst1.B[5]
B[14] => Sub_8bits:inst1.B[6]
B[15] => Sub_8bits:inst1.B[7]
Y[0] <= Sub_8bits:inst.Y[0]
Y[1] <= Sub_8bits:inst.Y[1]
Y[2] <= Sub_8bits:inst.Y[2]
Y[3] <= Sub_8bits:inst.Y[3]
Y[4] <= Sub_8bits:inst.Y[4]
Y[5] <= Sub_8bits:inst.Y[5]
Y[6] <= Sub_8bits:inst.Y[6]
Y[7] <= Sub_8bits:inst.Y[7]
Y[8] <= Sub_8bits:inst1.Y[0]
Y[9] <= Sub_8bits:inst1.Y[1]
Y[10] <= Sub_8bits:inst1.Y[2]
Y[11] <= Sub_8bits:inst1.Y[3]
Y[12] <= Sub_8bits:inst1.Y[4]
Y[13] <= Sub_8bits:inst1.Y[5]
Y[14] <= Sub_8bits:inst1.Y[6]
Y[15] <= Sub_8bits:inst1.Y[7]


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst1|Sub_16bits:inst1|Sub_8bits:inst1
Cout <= Sub_4bits:inst5.Cout
Cin => Sub_4bits:inst.Cin
A[0] => Sub_4bits:inst.A[0]
A[1] => Sub_4bits:inst.A[1]
A[2] => Sub_4bits:inst.A[2]
A[3] => Sub_4bits:inst.A[3]
A[4] => Sub_4bits:inst5.A[0]
A[5] => Sub_4bits:inst5.A[1]
A[6] => Sub_4bits:inst5.A[2]
A[7] => Sub_4bits:inst5.A[3]
B[0] => Sub_4bits:inst.B[0]
B[1] => Sub_4bits:inst.B[1]
B[2] => Sub_4bits:inst.B[2]
B[3] => Sub_4bits:inst.B[3]
B[4] => Sub_4bits:inst5.B[0]
B[5] => Sub_4bits:inst5.B[1]
B[6] => Sub_4bits:inst5.B[2]
B[7] => Sub_4bits:inst5.B[3]
Y[0] <= Sub_4bits:inst.Y[0]
Y[1] <= Sub_4bits:inst.Y[1]
Y[2] <= Sub_4bits:inst.Y[2]
Y[3] <= Sub_4bits:inst.Y[3]
Y[4] <= Sub_4bits:inst5.Y[0]
Y[5] <= Sub_4bits:inst5.Y[1]
Y[6] <= Sub_4bits:inst5.Y[2]
Y[7] <= Sub_4bits:inst5.Y[3]


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst1|Sub_16bits:inst1|Sub_8bits:inst1|Sub_4bits:inst5
Cout <= FA_1bit:inst3.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => not0.IN0
B[1] => not1.IN0
B[2] => not2.IN0
B[3] => not3.IN0
Cin => FA_1bit:inst.Cin
Y[0] <= FA_1bit:inst.S
Y[1] <= FA_1bit:inst1.S
Y[2] <= FA_1bit:inst2.S
Y[3] <= FA_1bit:inst3.S


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst1|Sub_16bits:inst1|Sub_8bits:inst1|Sub_4bits:inst5|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst1|Sub_16bits:inst1|Sub_8bits:inst1|Sub_4bits:inst5|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst1|Sub_16bits:inst1|Sub_8bits:inst1|Sub_4bits:inst5|FA_1bit:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst1|Sub_16bits:inst1|Sub_8bits:inst1|Sub_4bits:inst5|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst1|Sub_16bits:inst1|Sub_8bits:inst1|Sub_4bits:inst
Cout <= FA_1bit:inst3.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => not0.IN0
B[1] => not1.IN0
B[2] => not2.IN0
B[3] => not3.IN0
Cin => FA_1bit:inst.Cin
Y[0] <= FA_1bit:inst.S
Y[1] <= FA_1bit:inst1.S
Y[2] <= FA_1bit:inst2.S
Y[3] <= FA_1bit:inst3.S


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst1|Sub_16bits:inst1|Sub_8bits:inst1|Sub_4bits:inst|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst1|Sub_16bits:inst1|Sub_8bits:inst1|Sub_4bits:inst|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst1|Sub_16bits:inst1|Sub_8bits:inst1|Sub_4bits:inst|FA_1bit:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst1|Sub_16bits:inst1|Sub_8bits:inst1|Sub_4bits:inst|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst1|Sub_16bits:inst1|Sub_8bits:inst
Cout <= Sub_4bits:inst5.Cout
Cin => Sub_4bits:inst.Cin
A[0] => Sub_4bits:inst.A[0]
A[1] => Sub_4bits:inst.A[1]
A[2] => Sub_4bits:inst.A[2]
A[3] => Sub_4bits:inst.A[3]
A[4] => Sub_4bits:inst5.A[0]
A[5] => Sub_4bits:inst5.A[1]
A[6] => Sub_4bits:inst5.A[2]
A[7] => Sub_4bits:inst5.A[3]
B[0] => Sub_4bits:inst.B[0]
B[1] => Sub_4bits:inst.B[1]
B[2] => Sub_4bits:inst.B[2]
B[3] => Sub_4bits:inst.B[3]
B[4] => Sub_4bits:inst5.B[0]
B[5] => Sub_4bits:inst5.B[1]
B[6] => Sub_4bits:inst5.B[2]
B[7] => Sub_4bits:inst5.B[3]
Y[0] <= Sub_4bits:inst.Y[0]
Y[1] <= Sub_4bits:inst.Y[1]
Y[2] <= Sub_4bits:inst.Y[2]
Y[3] <= Sub_4bits:inst.Y[3]
Y[4] <= Sub_4bits:inst5.Y[0]
Y[5] <= Sub_4bits:inst5.Y[1]
Y[6] <= Sub_4bits:inst5.Y[2]
Y[7] <= Sub_4bits:inst5.Y[3]


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst1|Sub_16bits:inst1|Sub_8bits:inst|Sub_4bits:inst5
Cout <= FA_1bit:inst3.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => not0.IN0
B[1] => not1.IN0
B[2] => not2.IN0
B[3] => not3.IN0
Cin => FA_1bit:inst.Cin
Y[0] <= FA_1bit:inst.S
Y[1] <= FA_1bit:inst1.S
Y[2] <= FA_1bit:inst2.S
Y[3] <= FA_1bit:inst3.S


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst1|Sub_16bits:inst1|Sub_8bits:inst|Sub_4bits:inst5|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst1|Sub_16bits:inst1|Sub_8bits:inst|Sub_4bits:inst5|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst1|Sub_16bits:inst1|Sub_8bits:inst|Sub_4bits:inst5|FA_1bit:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst1|Sub_16bits:inst1|Sub_8bits:inst|Sub_4bits:inst5|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst1|Sub_16bits:inst1|Sub_8bits:inst|Sub_4bits:inst
Cout <= FA_1bit:inst3.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => not0.IN0
B[1] => not1.IN0
B[2] => not2.IN0
B[3] => not3.IN0
Cin => FA_1bit:inst.Cin
Y[0] <= FA_1bit:inst.S
Y[1] <= FA_1bit:inst1.S
Y[2] <= FA_1bit:inst2.S
Y[3] <= FA_1bit:inst3.S


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst1|Sub_16bits:inst1|Sub_8bits:inst|Sub_4bits:inst|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst1|Sub_16bits:inst1|Sub_8bits:inst|Sub_4bits:inst|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst1|Sub_16bits:inst1|Sub_8bits:inst|Sub_4bits:inst|FA_1bit:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst1|Sub_16bits:inst1|Sub_8bits:inst|Sub_4bits:inst|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst1|Sub_16bits:inst
Cout <= Sub_8bits:inst1.Cout
Cin => Sub_8bits:inst.Cin
A[0] => Sub_8bits:inst.A[0]
A[1] => Sub_8bits:inst.A[1]
A[2] => Sub_8bits:inst.A[2]
A[3] => Sub_8bits:inst.A[3]
A[4] => Sub_8bits:inst.A[4]
A[5] => Sub_8bits:inst.A[5]
A[6] => Sub_8bits:inst.A[6]
A[7] => Sub_8bits:inst.A[7]
A[8] => Sub_8bits:inst1.A[0]
A[9] => Sub_8bits:inst1.A[1]
A[10] => Sub_8bits:inst1.A[2]
A[11] => Sub_8bits:inst1.A[3]
A[12] => Sub_8bits:inst1.A[4]
A[13] => Sub_8bits:inst1.A[5]
A[14] => Sub_8bits:inst1.A[6]
A[15] => Sub_8bits:inst1.A[7]
B[0] => Sub_8bits:inst.B[0]
B[1] => Sub_8bits:inst.B[1]
B[2] => Sub_8bits:inst.B[2]
B[3] => Sub_8bits:inst.B[3]
B[4] => Sub_8bits:inst.B[4]
B[5] => Sub_8bits:inst.B[5]
B[6] => Sub_8bits:inst.B[6]
B[7] => Sub_8bits:inst.B[7]
B[8] => Sub_8bits:inst1.B[0]
B[9] => Sub_8bits:inst1.B[1]
B[10] => Sub_8bits:inst1.B[2]
B[11] => Sub_8bits:inst1.B[3]
B[12] => Sub_8bits:inst1.B[4]
B[13] => Sub_8bits:inst1.B[5]
B[14] => Sub_8bits:inst1.B[6]
B[15] => Sub_8bits:inst1.B[7]
Y[0] <= Sub_8bits:inst.Y[0]
Y[1] <= Sub_8bits:inst.Y[1]
Y[2] <= Sub_8bits:inst.Y[2]
Y[3] <= Sub_8bits:inst.Y[3]
Y[4] <= Sub_8bits:inst.Y[4]
Y[5] <= Sub_8bits:inst.Y[5]
Y[6] <= Sub_8bits:inst.Y[6]
Y[7] <= Sub_8bits:inst.Y[7]
Y[8] <= Sub_8bits:inst1.Y[0]
Y[9] <= Sub_8bits:inst1.Y[1]
Y[10] <= Sub_8bits:inst1.Y[2]
Y[11] <= Sub_8bits:inst1.Y[3]
Y[12] <= Sub_8bits:inst1.Y[4]
Y[13] <= Sub_8bits:inst1.Y[5]
Y[14] <= Sub_8bits:inst1.Y[6]
Y[15] <= Sub_8bits:inst1.Y[7]


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst1|Sub_16bits:inst|Sub_8bits:inst1
Cout <= Sub_4bits:inst5.Cout
Cin => Sub_4bits:inst.Cin
A[0] => Sub_4bits:inst.A[0]
A[1] => Sub_4bits:inst.A[1]
A[2] => Sub_4bits:inst.A[2]
A[3] => Sub_4bits:inst.A[3]
A[4] => Sub_4bits:inst5.A[0]
A[5] => Sub_4bits:inst5.A[1]
A[6] => Sub_4bits:inst5.A[2]
A[7] => Sub_4bits:inst5.A[3]
B[0] => Sub_4bits:inst.B[0]
B[1] => Sub_4bits:inst.B[1]
B[2] => Sub_4bits:inst.B[2]
B[3] => Sub_4bits:inst.B[3]
B[4] => Sub_4bits:inst5.B[0]
B[5] => Sub_4bits:inst5.B[1]
B[6] => Sub_4bits:inst5.B[2]
B[7] => Sub_4bits:inst5.B[3]
Y[0] <= Sub_4bits:inst.Y[0]
Y[1] <= Sub_4bits:inst.Y[1]
Y[2] <= Sub_4bits:inst.Y[2]
Y[3] <= Sub_4bits:inst.Y[3]
Y[4] <= Sub_4bits:inst5.Y[0]
Y[5] <= Sub_4bits:inst5.Y[1]
Y[6] <= Sub_4bits:inst5.Y[2]
Y[7] <= Sub_4bits:inst5.Y[3]


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst1|Sub_16bits:inst|Sub_8bits:inst1|Sub_4bits:inst5
Cout <= FA_1bit:inst3.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => not0.IN0
B[1] => not1.IN0
B[2] => not2.IN0
B[3] => not3.IN0
Cin => FA_1bit:inst.Cin
Y[0] <= FA_1bit:inst.S
Y[1] <= FA_1bit:inst1.S
Y[2] <= FA_1bit:inst2.S
Y[3] <= FA_1bit:inst3.S


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst1|Sub_16bits:inst|Sub_8bits:inst1|Sub_4bits:inst5|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst1|Sub_16bits:inst|Sub_8bits:inst1|Sub_4bits:inst5|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst1|Sub_16bits:inst|Sub_8bits:inst1|Sub_4bits:inst5|FA_1bit:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst1|Sub_16bits:inst|Sub_8bits:inst1|Sub_4bits:inst5|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst1|Sub_16bits:inst|Sub_8bits:inst1|Sub_4bits:inst
Cout <= FA_1bit:inst3.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => not0.IN0
B[1] => not1.IN0
B[2] => not2.IN0
B[3] => not3.IN0
Cin => FA_1bit:inst.Cin
Y[0] <= FA_1bit:inst.S
Y[1] <= FA_1bit:inst1.S
Y[2] <= FA_1bit:inst2.S
Y[3] <= FA_1bit:inst3.S


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst1|Sub_16bits:inst|Sub_8bits:inst1|Sub_4bits:inst|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst1|Sub_16bits:inst|Sub_8bits:inst1|Sub_4bits:inst|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst1|Sub_16bits:inst|Sub_8bits:inst1|Sub_4bits:inst|FA_1bit:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst1|Sub_16bits:inst|Sub_8bits:inst1|Sub_4bits:inst|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst1|Sub_16bits:inst|Sub_8bits:inst
Cout <= Sub_4bits:inst5.Cout
Cin => Sub_4bits:inst.Cin
A[0] => Sub_4bits:inst.A[0]
A[1] => Sub_4bits:inst.A[1]
A[2] => Sub_4bits:inst.A[2]
A[3] => Sub_4bits:inst.A[3]
A[4] => Sub_4bits:inst5.A[0]
A[5] => Sub_4bits:inst5.A[1]
A[6] => Sub_4bits:inst5.A[2]
A[7] => Sub_4bits:inst5.A[3]
B[0] => Sub_4bits:inst.B[0]
B[1] => Sub_4bits:inst.B[1]
B[2] => Sub_4bits:inst.B[2]
B[3] => Sub_4bits:inst.B[3]
B[4] => Sub_4bits:inst5.B[0]
B[5] => Sub_4bits:inst5.B[1]
B[6] => Sub_4bits:inst5.B[2]
B[7] => Sub_4bits:inst5.B[3]
Y[0] <= Sub_4bits:inst.Y[0]
Y[1] <= Sub_4bits:inst.Y[1]
Y[2] <= Sub_4bits:inst.Y[2]
Y[3] <= Sub_4bits:inst.Y[3]
Y[4] <= Sub_4bits:inst5.Y[0]
Y[5] <= Sub_4bits:inst5.Y[1]
Y[6] <= Sub_4bits:inst5.Y[2]
Y[7] <= Sub_4bits:inst5.Y[3]


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst1|Sub_16bits:inst|Sub_8bits:inst|Sub_4bits:inst5
Cout <= FA_1bit:inst3.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => not0.IN0
B[1] => not1.IN0
B[2] => not2.IN0
B[3] => not3.IN0
Cin => FA_1bit:inst.Cin
Y[0] <= FA_1bit:inst.S
Y[1] <= FA_1bit:inst1.S
Y[2] <= FA_1bit:inst2.S
Y[3] <= FA_1bit:inst3.S


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst1|Sub_16bits:inst|Sub_8bits:inst|Sub_4bits:inst5|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst1|Sub_16bits:inst|Sub_8bits:inst|Sub_4bits:inst5|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst1|Sub_16bits:inst|Sub_8bits:inst|Sub_4bits:inst5|FA_1bit:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst1|Sub_16bits:inst|Sub_8bits:inst|Sub_4bits:inst5|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst1|Sub_16bits:inst|Sub_8bits:inst|Sub_4bits:inst
Cout <= FA_1bit:inst3.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => not0.IN0
B[1] => not1.IN0
B[2] => not2.IN0
B[3] => not3.IN0
Cin => FA_1bit:inst.Cin
Y[0] <= FA_1bit:inst.S
Y[1] <= FA_1bit:inst1.S
Y[2] <= FA_1bit:inst2.S
Y[3] <= FA_1bit:inst3.S


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst1|Sub_16bits:inst|Sub_8bits:inst|Sub_4bits:inst|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst1|Sub_16bits:inst|Sub_8bits:inst|Sub_4bits:inst|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst1|Sub_16bits:inst|Sub_8bits:inst|Sub_4bits:inst|FA_1bit:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst1|Sub_16bits:inst|Sub_8bits:inst|Sub_4bits:inst|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst
Cout <= Sub_16bits:inst1.Cout
Cin => Sub_16bits:inst.Cin
A[0] => Sub_16bits:inst.A[0]
A[1] => Sub_16bits:inst.A[1]
A[2] => Sub_16bits:inst.A[2]
A[3] => Sub_16bits:inst.A[3]
A[4] => Sub_16bits:inst.A[4]
A[5] => Sub_16bits:inst.A[5]
A[6] => Sub_16bits:inst.A[6]
A[7] => Sub_16bits:inst.A[7]
A[8] => Sub_16bits:inst.A[8]
A[9] => Sub_16bits:inst.A[9]
A[10] => Sub_16bits:inst.A[10]
A[11] => Sub_16bits:inst.A[11]
A[12] => Sub_16bits:inst.A[12]
A[13] => Sub_16bits:inst.A[13]
A[14] => Sub_16bits:inst.A[14]
A[15] => Sub_16bits:inst.A[15]
A[16] => Sub_16bits:inst1.A[0]
A[17] => Sub_16bits:inst1.A[1]
A[18] => Sub_16bits:inst1.A[2]
A[19] => Sub_16bits:inst1.A[3]
A[20] => Sub_16bits:inst1.A[4]
A[21] => Sub_16bits:inst1.A[5]
A[22] => Sub_16bits:inst1.A[6]
A[23] => Sub_16bits:inst1.A[7]
A[24] => Sub_16bits:inst1.A[8]
A[25] => Sub_16bits:inst1.A[9]
A[26] => Sub_16bits:inst1.A[10]
A[27] => Sub_16bits:inst1.A[11]
A[28] => Sub_16bits:inst1.A[12]
A[29] => Sub_16bits:inst1.A[13]
A[30] => Sub_16bits:inst1.A[14]
A[31] => Sub_16bits:inst1.A[15]
B[0] => Sub_16bits:inst.B[0]
B[1] => Sub_16bits:inst.B[1]
B[2] => Sub_16bits:inst.B[2]
B[3] => Sub_16bits:inst.B[3]
B[4] => Sub_16bits:inst.B[4]
B[5] => Sub_16bits:inst.B[5]
B[6] => Sub_16bits:inst.B[6]
B[7] => Sub_16bits:inst.B[7]
B[8] => Sub_16bits:inst.B[8]
B[9] => Sub_16bits:inst.B[9]
B[10] => Sub_16bits:inst.B[10]
B[11] => Sub_16bits:inst.B[11]
B[12] => Sub_16bits:inst.B[12]
B[13] => Sub_16bits:inst.B[13]
B[14] => Sub_16bits:inst.B[14]
B[15] => Sub_16bits:inst.B[15]
B[16] => Sub_16bits:inst1.B[0]
B[17] => Sub_16bits:inst1.B[1]
B[18] => Sub_16bits:inst1.B[2]
B[19] => Sub_16bits:inst1.B[3]
B[20] => Sub_16bits:inst1.B[4]
B[21] => Sub_16bits:inst1.B[5]
B[22] => Sub_16bits:inst1.B[6]
B[23] => Sub_16bits:inst1.B[7]
B[24] => Sub_16bits:inst1.B[8]
B[25] => Sub_16bits:inst1.B[9]
B[26] => Sub_16bits:inst1.B[10]
B[27] => Sub_16bits:inst1.B[11]
B[28] => Sub_16bits:inst1.B[12]
B[29] => Sub_16bits:inst1.B[13]
B[30] => Sub_16bits:inst1.B[14]
B[31] => Sub_16bits:inst1.B[15]
Y[0] <= Sub_16bits:inst.Y[0]
Y[1] <= Sub_16bits:inst.Y[1]
Y[2] <= Sub_16bits:inst.Y[2]
Y[3] <= Sub_16bits:inst.Y[3]
Y[4] <= Sub_16bits:inst.Y[4]
Y[5] <= Sub_16bits:inst.Y[5]
Y[6] <= Sub_16bits:inst.Y[6]
Y[7] <= Sub_16bits:inst.Y[7]
Y[8] <= Sub_16bits:inst.Y[8]
Y[9] <= Sub_16bits:inst.Y[9]
Y[10] <= Sub_16bits:inst.Y[10]
Y[11] <= Sub_16bits:inst.Y[11]
Y[12] <= Sub_16bits:inst.Y[12]
Y[13] <= Sub_16bits:inst.Y[13]
Y[14] <= Sub_16bits:inst.Y[14]
Y[15] <= Sub_16bits:inst.Y[15]
Y[16] <= Sub_16bits:inst1.Y[0]
Y[17] <= Sub_16bits:inst1.Y[1]
Y[18] <= Sub_16bits:inst1.Y[2]
Y[19] <= Sub_16bits:inst1.Y[3]
Y[20] <= Sub_16bits:inst1.Y[4]
Y[21] <= Sub_16bits:inst1.Y[5]
Y[22] <= Sub_16bits:inst1.Y[6]
Y[23] <= Sub_16bits:inst1.Y[7]
Y[24] <= Sub_16bits:inst1.Y[8]
Y[25] <= Sub_16bits:inst1.Y[9]
Y[26] <= Sub_16bits:inst1.Y[10]
Y[27] <= Sub_16bits:inst1.Y[11]
Y[28] <= Sub_16bits:inst1.Y[12]
Y[29] <= Sub_16bits:inst1.Y[13]
Y[30] <= Sub_16bits:inst1.Y[14]
Y[31] <= Sub_16bits:inst1.Y[15]


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst|Sub_16bits:inst1
Cout <= Sub_8bits:inst1.Cout
Cin => Sub_8bits:inst.Cin
A[0] => Sub_8bits:inst.A[0]
A[1] => Sub_8bits:inst.A[1]
A[2] => Sub_8bits:inst.A[2]
A[3] => Sub_8bits:inst.A[3]
A[4] => Sub_8bits:inst.A[4]
A[5] => Sub_8bits:inst.A[5]
A[6] => Sub_8bits:inst.A[6]
A[7] => Sub_8bits:inst.A[7]
A[8] => Sub_8bits:inst1.A[0]
A[9] => Sub_8bits:inst1.A[1]
A[10] => Sub_8bits:inst1.A[2]
A[11] => Sub_8bits:inst1.A[3]
A[12] => Sub_8bits:inst1.A[4]
A[13] => Sub_8bits:inst1.A[5]
A[14] => Sub_8bits:inst1.A[6]
A[15] => Sub_8bits:inst1.A[7]
B[0] => Sub_8bits:inst.B[0]
B[1] => Sub_8bits:inst.B[1]
B[2] => Sub_8bits:inst.B[2]
B[3] => Sub_8bits:inst.B[3]
B[4] => Sub_8bits:inst.B[4]
B[5] => Sub_8bits:inst.B[5]
B[6] => Sub_8bits:inst.B[6]
B[7] => Sub_8bits:inst.B[7]
B[8] => Sub_8bits:inst1.B[0]
B[9] => Sub_8bits:inst1.B[1]
B[10] => Sub_8bits:inst1.B[2]
B[11] => Sub_8bits:inst1.B[3]
B[12] => Sub_8bits:inst1.B[4]
B[13] => Sub_8bits:inst1.B[5]
B[14] => Sub_8bits:inst1.B[6]
B[15] => Sub_8bits:inst1.B[7]
Y[0] <= Sub_8bits:inst.Y[0]
Y[1] <= Sub_8bits:inst.Y[1]
Y[2] <= Sub_8bits:inst.Y[2]
Y[3] <= Sub_8bits:inst.Y[3]
Y[4] <= Sub_8bits:inst.Y[4]
Y[5] <= Sub_8bits:inst.Y[5]
Y[6] <= Sub_8bits:inst.Y[6]
Y[7] <= Sub_8bits:inst.Y[7]
Y[8] <= Sub_8bits:inst1.Y[0]
Y[9] <= Sub_8bits:inst1.Y[1]
Y[10] <= Sub_8bits:inst1.Y[2]
Y[11] <= Sub_8bits:inst1.Y[3]
Y[12] <= Sub_8bits:inst1.Y[4]
Y[13] <= Sub_8bits:inst1.Y[5]
Y[14] <= Sub_8bits:inst1.Y[6]
Y[15] <= Sub_8bits:inst1.Y[7]


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst|Sub_16bits:inst1|Sub_8bits:inst1
Cout <= Sub_4bits:inst5.Cout
Cin => Sub_4bits:inst.Cin
A[0] => Sub_4bits:inst.A[0]
A[1] => Sub_4bits:inst.A[1]
A[2] => Sub_4bits:inst.A[2]
A[3] => Sub_4bits:inst.A[3]
A[4] => Sub_4bits:inst5.A[0]
A[5] => Sub_4bits:inst5.A[1]
A[6] => Sub_4bits:inst5.A[2]
A[7] => Sub_4bits:inst5.A[3]
B[0] => Sub_4bits:inst.B[0]
B[1] => Sub_4bits:inst.B[1]
B[2] => Sub_4bits:inst.B[2]
B[3] => Sub_4bits:inst.B[3]
B[4] => Sub_4bits:inst5.B[0]
B[5] => Sub_4bits:inst5.B[1]
B[6] => Sub_4bits:inst5.B[2]
B[7] => Sub_4bits:inst5.B[3]
Y[0] <= Sub_4bits:inst.Y[0]
Y[1] <= Sub_4bits:inst.Y[1]
Y[2] <= Sub_4bits:inst.Y[2]
Y[3] <= Sub_4bits:inst.Y[3]
Y[4] <= Sub_4bits:inst5.Y[0]
Y[5] <= Sub_4bits:inst5.Y[1]
Y[6] <= Sub_4bits:inst5.Y[2]
Y[7] <= Sub_4bits:inst5.Y[3]


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst|Sub_16bits:inst1|Sub_8bits:inst1|Sub_4bits:inst5
Cout <= FA_1bit:inst3.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => not0.IN0
B[1] => not1.IN0
B[2] => not2.IN0
B[3] => not3.IN0
Cin => FA_1bit:inst.Cin
Y[0] <= FA_1bit:inst.S
Y[1] <= FA_1bit:inst1.S
Y[2] <= FA_1bit:inst2.S
Y[3] <= FA_1bit:inst3.S


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst|Sub_16bits:inst1|Sub_8bits:inst1|Sub_4bits:inst5|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst|Sub_16bits:inst1|Sub_8bits:inst1|Sub_4bits:inst5|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst|Sub_16bits:inst1|Sub_8bits:inst1|Sub_4bits:inst5|FA_1bit:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst|Sub_16bits:inst1|Sub_8bits:inst1|Sub_4bits:inst5|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst|Sub_16bits:inst1|Sub_8bits:inst1|Sub_4bits:inst
Cout <= FA_1bit:inst3.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => not0.IN0
B[1] => not1.IN0
B[2] => not2.IN0
B[3] => not3.IN0
Cin => FA_1bit:inst.Cin
Y[0] <= FA_1bit:inst.S
Y[1] <= FA_1bit:inst1.S
Y[2] <= FA_1bit:inst2.S
Y[3] <= FA_1bit:inst3.S


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst|Sub_16bits:inst1|Sub_8bits:inst1|Sub_4bits:inst|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst|Sub_16bits:inst1|Sub_8bits:inst1|Sub_4bits:inst|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst|Sub_16bits:inst1|Sub_8bits:inst1|Sub_4bits:inst|FA_1bit:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst|Sub_16bits:inst1|Sub_8bits:inst1|Sub_4bits:inst|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst|Sub_16bits:inst1|Sub_8bits:inst
Cout <= Sub_4bits:inst5.Cout
Cin => Sub_4bits:inst.Cin
A[0] => Sub_4bits:inst.A[0]
A[1] => Sub_4bits:inst.A[1]
A[2] => Sub_4bits:inst.A[2]
A[3] => Sub_4bits:inst.A[3]
A[4] => Sub_4bits:inst5.A[0]
A[5] => Sub_4bits:inst5.A[1]
A[6] => Sub_4bits:inst5.A[2]
A[7] => Sub_4bits:inst5.A[3]
B[0] => Sub_4bits:inst.B[0]
B[1] => Sub_4bits:inst.B[1]
B[2] => Sub_4bits:inst.B[2]
B[3] => Sub_4bits:inst.B[3]
B[4] => Sub_4bits:inst5.B[0]
B[5] => Sub_4bits:inst5.B[1]
B[6] => Sub_4bits:inst5.B[2]
B[7] => Sub_4bits:inst5.B[3]
Y[0] <= Sub_4bits:inst.Y[0]
Y[1] <= Sub_4bits:inst.Y[1]
Y[2] <= Sub_4bits:inst.Y[2]
Y[3] <= Sub_4bits:inst.Y[3]
Y[4] <= Sub_4bits:inst5.Y[0]
Y[5] <= Sub_4bits:inst5.Y[1]
Y[6] <= Sub_4bits:inst5.Y[2]
Y[7] <= Sub_4bits:inst5.Y[3]


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst|Sub_16bits:inst1|Sub_8bits:inst|Sub_4bits:inst5
Cout <= FA_1bit:inst3.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => not0.IN0
B[1] => not1.IN0
B[2] => not2.IN0
B[3] => not3.IN0
Cin => FA_1bit:inst.Cin
Y[0] <= FA_1bit:inst.S
Y[1] <= FA_1bit:inst1.S
Y[2] <= FA_1bit:inst2.S
Y[3] <= FA_1bit:inst3.S


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst|Sub_16bits:inst1|Sub_8bits:inst|Sub_4bits:inst5|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst|Sub_16bits:inst1|Sub_8bits:inst|Sub_4bits:inst5|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst|Sub_16bits:inst1|Sub_8bits:inst|Sub_4bits:inst5|FA_1bit:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst|Sub_16bits:inst1|Sub_8bits:inst|Sub_4bits:inst5|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst|Sub_16bits:inst1|Sub_8bits:inst|Sub_4bits:inst
Cout <= FA_1bit:inst3.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => not0.IN0
B[1] => not1.IN0
B[2] => not2.IN0
B[3] => not3.IN0
Cin => FA_1bit:inst.Cin
Y[0] <= FA_1bit:inst.S
Y[1] <= FA_1bit:inst1.S
Y[2] <= FA_1bit:inst2.S
Y[3] <= FA_1bit:inst3.S


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst|Sub_16bits:inst1|Sub_8bits:inst|Sub_4bits:inst|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst|Sub_16bits:inst1|Sub_8bits:inst|Sub_4bits:inst|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst|Sub_16bits:inst1|Sub_8bits:inst|Sub_4bits:inst|FA_1bit:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst|Sub_16bits:inst1|Sub_8bits:inst|Sub_4bits:inst|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst|Sub_16bits:inst
Cout <= Sub_8bits:inst1.Cout
Cin => Sub_8bits:inst.Cin
A[0] => Sub_8bits:inst.A[0]
A[1] => Sub_8bits:inst.A[1]
A[2] => Sub_8bits:inst.A[2]
A[3] => Sub_8bits:inst.A[3]
A[4] => Sub_8bits:inst.A[4]
A[5] => Sub_8bits:inst.A[5]
A[6] => Sub_8bits:inst.A[6]
A[7] => Sub_8bits:inst.A[7]
A[8] => Sub_8bits:inst1.A[0]
A[9] => Sub_8bits:inst1.A[1]
A[10] => Sub_8bits:inst1.A[2]
A[11] => Sub_8bits:inst1.A[3]
A[12] => Sub_8bits:inst1.A[4]
A[13] => Sub_8bits:inst1.A[5]
A[14] => Sub_8bits:inst1.A[6]
A[15] => Sub_8bits:inst1.A[7]
B[0] => Sub_8bits:inst.B[0]
B[1] => Sub_8bits:inst.B[1]
B[2] => Sub_8bits:inst.B[2]
B[3] => Sub_8bits:inst.B[3]
B[4] => Sub_8bits:inst.B[4]
B[5] => Sub_8bits:inst.B[5]
B[6] => Sub_8bits:inst.B[6]
B[7] => Sub_8bits:inst.B[7]
B[8] => Sub_8bits:inst1.B[0]
B[9] => Sub_8bits:inst1.B[1]
B[10] => Sub_8bits:inst1.B[2]
B[11] => Sub_8bits:inst1.B[3]
B[12] => Sub_8bits:inst1.B[4]
B[13] => Sub_8bits:inst1.B[5]
B[14] => Sub_8bits:inst1.B[6]
B[15] => Sub_8bits:inst1.B[7]
Y[0] <= Sub_8bits:inst.Y[0]
Y[1] <= Sub_8bits:inst.Y[1]
Y[2] <= Sub_8bits:inst.Y[2]
Y[3] <= Sub_8bits:inst.Y[3]
Y[4] <= Sub_8bits:inst.Y[4]
Y[5] <= Sub_8bits:inst.Y[5]
Y[6] <= Sub_8bits:inst.Y[6]
Y[7] <= Sub_8bits:inst.Y[7]
Y[8] <= Sub_8bits:inst1.Y[0]
Y[9] <= Sub_8bits:inst1.Y[1]
Y[10] <= Sub_8bits:inst1.Y[2]
Y[11] <= Sub_8bits:inst1.Y[3]
Y[12] <= Sub_8bits:inst1.Y[4]
Y[13] <= Sub_8bits:inst1.Y[5]
Y[14] <= Sub_8bits:inst1.Y[6]
Y[15] <= Sub_8bits:inst1.Y[7]


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst|Sub_16bits:inst|Sub_8bits:inst1
Cout <= Sub_4bits:inst5.Cout
Cin => Sub_4bits:inst.Cin
A[0] => Sub_4bits:inst.A[0]
A[1] => Sub_4bits:inst.A[1]
A[2] => Sub_4bits:inst.A[2]
A[3] => Sub_4bits:inst.A[3]
A[4] => Sub_4bits:inst5.A[0]
A[5] => Sub_4bits:inst5.A[1]
A[6] => Sub_4bits:inst5.A[2]
A[7] => Sub_4bits:inst5.A[3]
B[0] => Sub_4bits:inst.B[0]
B[1] => Sub_4bits:inst.B[1]
B[2] => Sub_4bits:inst.B[2]
B[3] => Sub_4bits:inst.B[3]
B[4] => Sub_4bits:inst5.B[0]
B[5] => Sub_4bits:inst5.B[1]
B[6] => Sub_4bits:inst5.B[2]
B[7] => Sub_4bits:inst5.B[3]
Y[0] <= Sub_4bits:inst.Y[0]
Y[1] <= Sub_4bits:inst.Y[1]
Y[2] <= Sub_4bits:inst.Y[2]
Y[3] <= Sub_4bits:inst.Y[3]
Y[4] <= Sub_4bits:inst5.Y[0]
Y[5] <= Sub_4bits:inst5.Y[1]
Y[6] <= Sub_4bits:inst5.Y[2]
Y[7] <= Sub_4bits:inst5.Y[3]


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst|Sub_16bits:inst|Sub_8bits:inst1|Sub_4bits:inst5
Cout <= FA_1bit:inst3.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => not0.IN0
B[1] => not1.IN0
B[2] => not2.IN0
B[3] => not3.IN0
Cin => FA_1bit:inst.Cin
Y[0] <= FA_1bit:inst.S
Y[1] <= FA_1bit:inst1.S
Y[2] <= FA_1bit:inst2.S
Y[3] <= FA_1bit:inst3.S


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst|Sub_16bits:inst|Sub_8bits:inst1|Sub_4bits:inst5|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst|Sub_16bits:inst|Sub_8bits:inst1|Sub_4bits:inst5|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst|Sub_16bits:inst|Sub_8bits:inst1|Sub_4bits:inst5|FA_1bit:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst|Sub_16bits:inst|Sub_8bits:inst1|Sub_4bits:inst5|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst|Sub_16bits:inst|Sub_8bits:inst1|Sub_4bits:inst
Cout <= FA_1bit:inst3.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => not0.IN0
B[1] => not1.IN0
B[2] => not2.IN0
B[3] => not3.IN0
Cin => FA_1bit:inst.Cin
Y[0] <= FA_1bit:inst.S
Y[1] <= FA_1bit:inst1.S
Y[2] <= FA_1bit:inst2.S
Y[3] <= FA_1bit:inst3.S


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst|Sub_16bits:inst|Sub_8bits:inst1|Sub_4bits:inst|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst|Sub_16bits:inst|Sub_8bits:inst1|Sub_4bits:inst|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst|Sub_16bits:inst|Sub_8bits:inst1|Sub_4bits:inst|FA_1bit:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst|Sub_16bits:inst|Sub_8bits:inst1|Sub_4bits:inst|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst|Sub_16bits:inst|Sub_8bits:inst
Cout <= Sub_4bits:inst5.Cout
Cin => Sub_4bits:inst.Cin
A[0] => Sub_4bits:inst.A[0]
A[1] => Sub_4bits:inst.A[1]
A[2] => Sub_4bits:inst.A[2]
A[3] => Sub_4bits:inst.A[3]
A[4] => Sub_4bits:inst5.A[0]
A[5] => Sub_4bits:inst5.A[1]
A[6] => Sub_4bits:inst5.A[2]
A[7] => Sub_4bits:inst5.A[3]
B[0] => Sub_4bits:inst.B[0]
B[1] => Sub_4bits:inst.B[1]
B[2] => Sub_4bits:inst.B[2]
B[3] => Sub_4bits:inst.B[3]
B[4] => Sub_4bits:inst5.B[0]
B[5] => Sub_4bits:inst5.B[1]
B[6] => Sub_4bits:inst5.B[2]
B[7] => Sub_4bits:inst5.B[3]
Y[0] <= Sub_4bits:inst.Y[0]
Y[1] <= Sub_4bits:inst.Y[1]
Y[2] <= Sub_4bits:inst.Y[2]
Y[3] <= Sub_4bits:inst.Y[3]
Y[4] <= Sub_4bits:inst5.Y[0]
Y[5] <= Sub_4bits:inst5.Y[1]
Y[6] <= Sub_4bits:inst5.Y[2]
Y[7] <= Sub_4bits:inst5.Y[3]


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst|Sub_16bits:inst|Sub_8bits:inst|Sub_4bits:inst5
Cout <= FA_1bit:inst3.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => not0.IN0
B[1] => not1.IN0
B[2] => not2.IN0
B[3] => not3.IN0
Cin => FA_1bit:inst.Cin
Y[0] <= FA_1bit:inst.S
Y[1] <= FA_1bit:inst1.S
Y[2] <= FA_1bit:inst2.S
Y[3] <= FA_1bit:inst3.S


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst|Sub_16bits:inst|Sub_8bits:inst|Sub_4bits:inst5|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst|Sub_16bits:inst|Sub_8bits:inst|Sub_4bits:inst5|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst|Sub_16bits:inst|Sub_8bits:inst|Sub_4bits:inst5|FA_1bit:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst|Sub_16bits:inst|Sub_8bits:inst|Sub_4bits:inst5|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst|Sub_16bits:inst|Sub_8bits:inst|Sub_4bits:inst
Cout <= FA_1bit:inst3.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => not0.IN0
B[1] => not1.IN0
B[2] => not2.IN0
B[3] => not3.IN0
Cin => FA_1bit:inst.Cin
Y[0] <= FA_1bit:inst.S
Y[1] <= FA_1bit:inst1.S
Y[2] <= FA_1bit:inst2.S
Y[3] <= FA_1bit:inst3.S


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst|Sub_16bits:inst|Sub_8bits:inst|Sub_4bits:inst|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst|Sub_16bits:inst|Sub_8bits:inst|Sub_4bits:inst|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst|Sub_16bits:inst|Sub_8bits:inst|Sub_4bits:inst|FA_1bit:inst1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|Sub_64bits:inst9|Sub_32bits:inst|Sub_16bits:inst|Sub_8bits:inst|Sub_4bits:inst|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|datapath:inst12|mux2_64bits:inst11
Y[0] <= mux2_32bits:inst1.Y[0]
Y[1] <= mux2_32bits:inst1.Y[1]
Y[2] <= mux2_32bits:inst1.Y[2]
Y[3] <= mux2_32bits:inst1.Y[3]
Y[4] <= mux2_32bits:inst1.Y[4]
Y[5] <= mux2_32bits:inst1.Y[5]
Y[6] <= mux2_32bits:inst1.Y[6]
Y[7] <= mux2_32bits:inst1.Y[7]
Y[8] <= mux2_32bits:inst1.Y[8]
Y[9] <= mux2_32bits:inst1.Y[9]
Y[10] <= mux2_32bits:inst1.Y[10]
Y[11] <= mux2_32bits:inst1.Y[11]
Y[12] <= mux2_32bits:inst1.Y[12]
Y[13] <= mux2_32bits:inst1.Y[13]
Y[14] <= mux2_32bits:inst1.Y[14]
Y[15] <= mux2_32bits:inst1.Y[15]
Y[16] <= mux2_32bits:inst1.Y[16]
Y[17] <= mux2_32bits:inst1.Y[17]
Y[18] <= mux2_32bits:inst1.Y[18]
Y[19] <= mux2_32bits:inst1.Y[19]
Y[20] <= mux2_32bits:inst1.Y[20]
Y[21] <= mux2_32bits:inst1.Y[21]
Y[22] <= mux2_32bits:inst1.Y[22]
Y[23] <= mux2_32bits:inst1.Y[23]
Y[24] <= mux2_32bits:inst1.Y[24]
Y[25] <= mux2_32bits:inst1.Y[25]
Y[26] <= mux2_32bits:inst1.Y[26]
Y[27] <= mux2_32bits:inst1.Y[27]
Y[28] <= mux2_32bits:inst1.Y[28]
Y[29] <= mux2_32bits:inst1.Y[29]
Y[30] <= mux2_32bits:inst1.Y[30]
Y[31] <= mux2_32bits:inst1.Y[31]
Y[32] <= mux2_32bits:inst.Y[0]
Y[33] <= mux2_32bits:inst.Y[1]
Y[34] <= mux2_32bits:inst.Y[2]
Y[35] <= mux2_32bits:inst.Y[3]
Y[36] <= mux2_32bits:inst.Y[4]
Y[37] <= mux2_32bits:inst.Y[5]
Y[38] <= mux2_32bits:inst.Y[6]
Y[39] <= mux2_32bits:inst.Y[7]
Y[40] <= mux2_32bits:inst.Y[8]
Y[41] <= mux2_32bits:inst.Y[9]
Y[42] <= mux2_32bits:inst.Y[10]
Y[43] <= mux2_32bits:inst.Y[11]
Y[44] <= mux2_32bits:inst.Y[12]
Y[45] <= mux2_32bits:inst.Y[13]
Y[46] <= mux2_32bits:inst.Y[14]
Y[47] <= mux2_32bits:inst.Y[15]
Y[48] <= mux2_32bits:inst.Y[16]
Y[49] <= mux2_32bits:inst.Y[17]
Y[50] <= mux2_32bits:inst.Y[18]
Y[51] <= mux2_32bits:inst.Y[19]
Y[52] <= mux2_32bits:inst.Y[20]
Y[53] <= mux2_32bits:inst.Y[21]
Y[54] <= mux2_32bits:inst.Y[22]
Y[55] <= mux2_32bits:inst.Y[23]
Y[56] <= mux2_32bits:inst.Y[24]
Y[57] <= mux2_32bits:inst.Y[25]
Y[58] <= mux2_32bits:inst.Y[26]
Y[59] <= mux2_32bits:inst.Y[27]
Y[60] <= mux2_32bits:inst.Y[28]
Y[61] <= mux2_32bits:inst.Y[29]
Y[62] <= mux2_32bits:inst.Y[30]
Y[63] <= mux2_32bits:inst.Y[31]
S => mux2_32bits:inst.S
S => mux2_32bits:inst1.S
A[0] => mux2_32bits:inst1.A[0]
A[1] => mux2_32bits:inst1.A[1]
A[2] => mux2_32bits:inst1.A[2]
A[3] => mux2_32bits:inst1.A[3]
A[4] => mux2_32bits:inst1.A[4]
A[5] => mux2_32bits:inst1.A[5]
A[6] => mux2_32bits:inst1.A[6]
A[7] => mux2_32bits:inst1.A[7]
A[8] => mux2_32bits:inst1.A[8]
A[9] => mux2_32bits:inst1.A[9]
A[10] => mux2_32bits:inst1.A[10]
A[11] => mux2_32bits:inst1.A[11]
A[12] => mux2_32bits:inst1.A[12]
A[13] => mux2_32bits:inst1.A[13]
A[14] => mux2_32bits:inst1.A[14]
A[15] => mux2_32bits:inst1.A[15]
A[16] => mux2_32bits:inst1.A[16]
A[17] => mux2_32bits:inst1.A[17]
A[18] => mux2_32bits:inst1.A[18]
A[19] => mux2_32bits:inst1.A[19]
A[20] => mux2_32bits:inst1.A[20]
A[21] => mux2_32bits:inst1.A[21]
A[22] => mux2_32bits:inst1.A[22]
A[23] => mux2_32bits:inst1.A[23]
A[24] => mux2_32bits:inst1.A[24]
A[25] => mux2_32bits:inst1.A[25]
A[26] => mux2_32bits:inst1.A[26]
A[27] => mux2_32bits:inst1.A[27]
A[28] => mux2_32bits:inst1.A[28]
A[29] => mux2_32bits:inst1.A[29]
A[30] => mux2_32bits:inst1.A[30]
A[31] => mux2_32bits:inst1.A[31]
A[32] => mux2_32bits:inst.A[0]
A[33] => mux2_32bits:inst.A[1]
A[34] => mux2_32bits:inst.A[2]
A[35] => mux2_32bits:inst.A[3]
A[36] => mux2_32bits:inst.A[4]
A[37] => mux2_32bits:inst.A[5]
A[38] => mux2_32bits:inst.A[6]
A[39] => mux2_32bits:inst.A[7]
A[40] => mux2_32bits:inst.A[8]
A[41] => mux2_32bits:inst.A[9]
A[42] => mux2_32bits:inst.A[10]
A[43] => mux2_32bits:inst.A[11]
A[44] => mux2_32bits:inst.A[12]
A[45] => mux2_32bits:inst.A[13]
A[46] => mux2_32bits:inst.A[14]
A[47] => mux2_32bits:inst.A[15]
A[48] => mux2_32bits:inst.A[16]
A[49] => mux2_32bits:inst.A[17]
A[50] => mux2_32bits:inst.A[18]
A[51] => mux2_32bits:inst.A[19]
A[52] => mux2_32bits:inst.A[20]
A[53] => mux2_32bits:inst.A[21]
A[54] => mux2_32bits:inst.A[22]
A[55] => mux2_32bits:inst.A[23]
A[56] => mux2_32bits:inst.A[24]
A[57] => mux2_32bits:inst.A[25]
A[58] => mux2_32bits:inst.A[26]
A[59] => mux2_32bits:inst.A[27]
A[60] => mux2_32bits:inst.A[28]
A[61] => mux2_32bits:inst.A[29]
A[62] => mux2_32bits:inst.A[30]
A[63] => mux2_32bits:inst.A[31]
B[0] => mux2_32bits:inst1.B[0]
B[1] => mux2_32bits:inst1.B[1]
B[2] => mux2_32bits:inst1.B[2]
B[3] => mux2_32bits:inst1.B[3]
B[4] => mux2_32bits:inst1.B[4]
B[5] => mux2_32bits:inst1.B[5]
B[6] => mux2_32bits:inst1.B[6]
B[7] => mux2_32bits:inst1.B[7]
B[8] => mux2_32bits:inst1.B[8]
B[9] => mux2_32bits:inst1.B[9]
B[10] => mux2_32bits:inst1.B[10]
B[11] => mux2_32bits:inst1.B[11]
B[12] => mux2_32bits:inst1.B[12]
B[13] => mux2_32bits:inst1.B[13]
B[14] => mux2_32bits:inst1.B[14]
B[15] => mux2_32bits:inst1.B[15]
B[16] => mux2_32bits:inst1.B[16]
B[17] => mux2_32bits:inst1.B[17]
B[18] => mux2_32bits:inst1.B[18]
B[19] => mux2_32bits:inst1.B[19]
B[20] => mux2_32bits:inst1.B[20]
B[21] => mux2_32bits:inst1.B[21]
B[22] => mux2_32bits:inst1.B[22]
B[23] => mux2_32bits:inst1.B[23]
B[24] => mux2_32bits:inst1.B[24]
B[25] => mux2_32bits:inst1.B[25]
B[26] => mux2_32bits:inst1.B[26]
B[27] => mux2_32bits:inst1.B[27]
B[28] => mux2_32bits:inst1.B[28]
B[29] => mux2_32bits:inst1.B[29]
B[30] => mux2_32bits:inst1.B[30]
B[31] => mux2_32bits:inst1.B[31]
B[32] => mux2_32bits:inst.B[0]
B[33] => mux2_32bits:inst.B[1]
B[34] => mux2_32bits:inst.B[2]
B[35] => mux2_32bits:inst.B[3]
B[36] => mux2_32bits:inst.B[4]
B[37] => mux2_32bits:inst.B[5]
B[38] => mux2_32bits:inst.B[6]
B[39] => mux2_32bits:inst.B[7]
B[40] => mux2_32bits:inst.B[8]
B[41] => mux2_32bits:inst.B[9]
B[42] => mux2_32bits:inst.B[10]
B[43] => mux2_32bits:inst.B[11]
B[44] => mux2_32bits:inst.B[12]
B[45] => mux2_32bits:inst.B[13]
B[46] => mux2_32bits:inst.B[14]
B[47] => mux2_32bits:inst.B[15]
B[48] => mux2_32bits:inst.B[16]
B[49] => mux2_32bits:inst.B[17]
B[50] => mux2_32bits:inst.B[18]
B[51] => mux2_32bits:inst.B[19]
B[52] => mux2_32bits:inst.B[20]
B[53] => mux2_32bits:inst.B[21]
B[54] => mux2_32bits:inst.B[22]
B[55] => mux2_32bits:inst.B[23]
B[56] => mux2_32bits:inst.B[24]
B[57] => mux2_32bits:inst.B[25]
B[58] => mux2_32bits:inst.B[26]
B[59] => mux2_32bits:inst.B[27]
B[60] => mux2_32bits:inst.B[28]
B[61] => mux2_32bits:inst.B[29]
B[62] => mux2_32bits:inst.B[30]
B[63] => mux2_32bits:inst.B[31]


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst
Y[0] <= mux2_16bits:inst1.Y[0]
Y[1] <= mux2_16bits:inst1.Y[1]
Y[2] <= mux2_16bits:inst1.Y[2]
Y[3] <= mux2_16bits:inst1.Y[3]
Y[4] <= mux2_16bits:inst1.Y[4]
Y[5] <= mux2_16bits:inst1.Y[5]
Y[6] <= mux2_16bits:inst1.Y[6]
Y[7] <= mux2_16bits:inst1.Y[7]
Y[8] <= mux2_16bits:inst1.Y[8]
Y[9] <= mux2_16bits:inst1.Y[9]
Y[10] <= mux2_16bits:inst1.Y[10]
Y[11] <= mux2_16bits:inst1.Y[11]
Y[12] <= mux2_16bits:inst1.Y[12]
Y[13] <= mux2_16bits:inst1.Y[13]
Y[14] <= mux2_16bits:inst1.Y[14]
Y[15] <= mux2_16bits:inst1.Y[15]
Y[16] <= mux2_16bits:inst.Y[0]
Y[17] <= mux2_16bits:inst.Y[1]
Y[18] <= mux2_16bits:inst.Y[2]
Y[19] <= mux2_16bits:inst.Y[3]
Y[20] <= mux2_16bits:inst.Y[4]
Y[21] <= mux2_16bits:inst.Y[5]
Y[22] <= mux2_16bits:inst.Y[6]
Y[23] <= mux2_16bits:inst.Y[7]
Y[24] <= mux2_16bits:inst.Y[8]
Y[25] <= mux2_16bits:inst.Y[9]
Y[26] <= mux2_16bits:inst.Y[10]
Y[27] <= mux2_16bits:inst.Y[11]
Y[28] <= mux2_16bits:inst.Y[12]
Y[29] <= mux2_16bits:inst.Y[13]
Y[30] <= mux2_16bits:inst.Y[14]
Y[31] <= mux2_16bits:inst.Y[15]
S => mux2_16bits:inst1.S
S => mux2_16bits:inst.S
A[0] => mux2_16bits:inst1.A[0]
A[1] => mux2_16bits:inst1.A[1]
A[2] => mux2_16bits:inst1.A[2]
A[3] => mux2_16bits:inst1.A[3]
A[4] => mux2_16bits:inst1.A[4]
A[5] => mux2_16bits:inst1.A[5]
A[6] => mux2_16bits:inst1.A[6]
A[7] => mux2_16bits:inst1.A[7]
A[8] => mux2_16bits:inst1.A[8]
A[9] => mux2_16bits:inst1.A[9]
A[10] => mux2_16bits:inst1.A[10]
A[11] => mux2_16bits:inst1.A[11]
A[12] => mux2_16bits:inst1.A[12]
A[13] => mux2_16bits:inst1.A[13]
A[14] => mux2_16bits:inst1.A[14]
A[15] => mux2_16bits:inst1.A[15]
A[16] => mux2_16bits:inst.A[0]
A[17] => mux2_16bits:inst.A[1]
A[18] => mux2_16bits:inst.A[2]
A[19] => mux2_16bits:inst.A[3]
A[20] => mux2_16bits:inst.A[4]
A[21] => mux2_16bits:inst.A[5]
A[22] => mux2_16bits:inst.A[6]
A[23] => mux2_16bits:inst.A[7]
A[24] => mux2_16bits:inst.A[8]
A[25] => mux2_16bits:inst.A[9]
A[26] => mux2_16bits:inst.A[10]
A[27] => mux2_16bits:inst.A[11]
A[28] => mux2_16bits:inst.A[12]
A[29] => mux2_16bits:inst.A[13]
A[30] => mux2_16bits:inst.A[14]
A[31] => mux2_16bits:inst.A[15]
B[0] => mux2_16bits:inst1.B[0]
B[1] => mux2_16bits:inst1.B[1]
B[2] => mux2_16bits:inst1.B[2]
B[3] => mux2_16bits:inst1.B[3]
B[4] => mux2_16bits:inst1.B[4]
B[5] => mux2_16bits:inst1.B[5]
B[6] => mux2_16bits:inst1.B[6]
B[7] => mux2_16bits:inst1.B[7]
B[8] => mux2_16bits:inst1.B[8]
B[9] => mux2_16bits:inst1.B[9]
B[10] => mux2_16bits:inst1.B[10]
B[11] => mux2_16bits:inst1.B[11]
B[12] => mux2_16bits:inst1.B[12]
B[13] => mux2_16bits:inst1.B[13]
B[14] => mux2_16bits:inst1.B[14]
B[15] => mux2_16bits:inst1.B[15]
B[16] => mux2_16bits:inst.B[0]
B[17] => mux2_16bits:inst.B[1]
B[18] => mux2_16bits:inst.B[2]
B[19] => mux2_16bits:inst.B[3]
B[20] => mux2_16bits:inst.B[4]
B[21] => mux2_16bits:inst.B[5]
B[22] => mux2_16bits:inst.B[6]
B[23] => mux2_16bits:inst.B[7]
B[24] => mux2_16bits:inst.B[8]
B[25] => mux2_16bits:inst.B[9]
B[26] => mux2_16bits:inst.B[10]
B[27] => mux2_16bits:inst.B[11]
B[28] => mux2_16bits:inst.B[12]
B[29] => mux2_16bits:inst.B[13]
B[30] => mux2_16bits:inst.B[14]
B[31] => mux2_16bits:inst.B[15]


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst|mux2_16bits:inst1
Y[0] <= mux2_8bits:inst1.Y[0]
Y[1] <= mux2_8bits:inst1.Y[1]
Y[2] <= mux2_8bits:inst1.Y[2]
Y[3] <= mux2_8bits:inst1.Y[3]
Y[4] <= mux2_8bits:inst1.Y[4]
Y[5] <= mux2_8bits:inst1.Y[5]
Y[6] <= mux2_8bits:inst1.Y[6]
Y[7] <= mux2_8bits:inst1.Y[7]
Y[8] <= mux2_8bits:inst.Y[0]
Y[9] <= mux2_8bits:inst.Y[1]
Y[10] <= mux2_8bits:inst.Y[2]
Y[11] <= mux2_8bits:inst.Y[3]
Y[12] <= mux2_8bits:inst.Y[4]
Y[13] <= mux2_8bits:inst.Y[5]
Y[14] <= mux2_8bits:inst.Y[6]
Y[15] <= mux2_8bits:inst.Y[7]
S => mux2_8bits:inst1.S
S => mux2_8bits:inst.S
A[0] => mux2_8bits:inst1.A[0]
A[1] => mux2_8bits:inst1.A[1]
A[2] => mux2_8bits:inst1.A[2]
A[3] => mux2_8bits:inst1.A[3]
A[4] => mux2_8bits:inst1.A[4]
A[5] => mux2_8bits:inst1.A[5]
A[6] => mux2_8bits:inst1.A[6]
A[7] => mux2_8bits:inst1.A[7]
A[8] => mux2_8bits:inst.A[0]
A[9] => mux2_8bits:inst.A[1]
A[10] => mux2_8bits:inst.A[2]
A[11] => mux2_8bits:inst.A[3]
A[12] => mux2_8bits:inst.A[4]
A[13] => mux2_8bits:inst.A[5]
A[14] => mux2_8bits:inst.A[6]
A[15] => mux2_8bits:inst.A[7]
B[0] => mux2_8bits:inst1.B[0]
B[1] => mux2_8bits:inst1.B[1]
B[2] => mux2_8bits:inst1.B[2]
B[3] => mux2_8bits:inst1.B[3]
B[4] => mux2_8bits:inst1.B[4]
B[5] => mux2_8bits:inst1.B[5]
B[6] => mux2_8bits:inst1.B[6]
B[7] => mux2_8bits:inst1.B[7]
B[8] => mux2_8bits:inst.B[0]
B[9] => mux2_8bits:inst.B[1]
B[10] => mux2_8bits:inst.B[2]
B[11] => mux2_8bits:inst.B[3]
B[12] => mux2_8bits:inst.B[4]
B[13] => mux2_8bits:inst.B[5]
B[14] => mux2_8bits:inst.B[6]
B[15] => mux2_8bits:inst.B[7]


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst1
Y[0] <= mux2_4bits:inst1.Y[0]
Y[1] <= mux2_4bits:inst1.Y[1]
Y[2] <= mux2_4bits:inst1.Y[2]
Y[3] <= mux2_4bits:inst1.Y[3]
Y[4] <= mux2_4bits:inst.Y[0]
Y[5] <= mux2_4bits:inst.Y[1]
Y[6] <= mux2_4bits:inst.Y[2]
Y[7] <= mux2_4bits:inst.Y[3]
S => mux2_4bits:inst.S
S => mux2_4bits:inst1.S
A[0] => mux2_4bits:inst1.A[0]
A[1] => mux2_4bits:inst1.A[1]
A[2] => mux2_4bits:inst1.A[2]
A[3] => mux2_4bits:inst1.A[3]
A[4] => mux2_4bits:inst.A[0]
A[5] => mux2_4bits:inst.A[1]
A[6] => mux2_4bits:inst.A[2]
A[7] => mux2_4bits:inst.A[3]
B[0] => mux2_4bits:inst1.B[0]
B[1] => mux2_4bits:inst1.B[1]
B[2] => mux2_4bits:inst1.B[2]
B[3] => mux2_4bits:inst1.B[3]
B[4] => mux2_4bits:inst.B[0]
B[5] => mux2_4bits:inst.B[1]
B[6] => mux2_4bits:inst.B[2]
B[7] => mux2_4bits:inst.B[3]


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst1
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst
Y[0] <= mux2_4bits:inst1.Y[0]
Y[1] <= mux2_4bits:inst1.Y[1]
Y[2] <= mux2_4bits:inst1.Y[2]
Y[3] <= mux2_4bits:inst1.Y[3]
Y[4] <= mux2_4bits:inst.Y[0]
Y[5] <= mux2_4bits:inst.Y[1]
Y[6] <= mux2_4bits:inst.Y[2]
Y[7] <= mux2_4bits:inst.Y[3]
S => mux2_4bits:inst.S
S => mux2_4bits:inst1.S
A[0] => mux2_4bits:inst1.A[0]
A[1] => mux2_4bits:inst1.A[1]
A[2] => mux2_4bits:inst1.A[2]
A[3] => mux2_4bits:inst1.A[3]
A[4] => mux2_4bits:inst.A[0]
A[5] => mux2_4bits:inst.A[1]
A[6] => mux2_4bits:inst.A[2]
A[7] => mux2_4bits:inst.A[3]
B[0] => mux2_4bits:inst1.B[0]
B[1] => mux2_4bits:inst1.B[1]
B[2] => mux2_4bits:inst1.B[2]
B[3] => mux2_4bits:inst1.B[3]
B[4] => mux2_4bits:inst.B[0]
B[5] => mux2_4bits:inst.B[1]
B[6] => mux2_4bits:inst.B[2]
B[7] => mux2_4bits:inst.B[3]


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst1
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst|mux2_16bits:inst
Y[0] <= mux2_8bits:inst1.Y[0]
Y[1] <= mux2_8bits:inst1.Y[1]
Y[2] <= mux2_8bits:inst1.Y[2]
Y[3] <= mux2_8bits:inst1.Y[3]
Y[4] <= mux2_8bits:inst1.Y[4]
Y[5] <= mux2_8bits:inst1.Y[5]
Y[6] <= mux2_8bits:inst1.Y[6]
Y[7] <= mux2_8bits:inst1.Y[7]
Y[8] <= mux2_8bits:inst.Y[0]
Y[9] <= mux2_8bits:inst.Y[1]
Y[10] <= mux2_8bits:inst.Y[2]
Y[11] <= mux2_8bits:inst.Y[3]
Y[12] <= mux2_8bits:inst.Y[4]
Y[13] <= mux2_8bits:inst.Y[5]
Y[14] <= mux2_8bits:inst.Y[6]
Y[15] <= mux2_8bits:inst.Y[7]
S => mux2_8bits:inst1.S
S => mux2_8bits:inst.S
A[0] => mux2_8bits:inst1.A[0]
A[1] => mux2_8bits:inst1.A[1]
A[2] => mux2_8bits:inst1.A[2]
A[3] => mux2_8bits:inst1.A[3]
A[4] => mux2_8bits:inst1.A[4]
A[5] => mux2_8bits:inst1.A[5]
A[6] => mux2_8bits:inst1.A[6]
A[7] => mux2_8bits:inst1.A[7]
A[8] => mux2_8bits:inst.A[0]
A[9] => mux2_8bits:inst.A[1]
A[10] => mux2_8bits:inst.A[2]
A[11] => mux2_8bits:inst.A[3]
A[12] => mux2_8bits:inst.A[4]
A[13] => mux2_8bits:inst.A[5]
A[14] => mux2_8bits:inst.A[6]
A[15] => mux2_8bits:inst.A[7]
B[0] => mux2_8bits:inst1.B[0]
B[1] => mux2_8bits:inst1.B[1]
B[2] => mux2_8bits:inst1.B[2]
B[3] => mux2_8bits:inst1.B[3]
B[4] => mux2_8bits:inst1.B[4]
B[5] => mux2_8bits:inst1.B[5]
B[6] => mux2_8bits:inst1.B[6]
B[7] => mux2_8bits:inst1.B[7]
B[8] => mux2_8bits:inst.B[0]
B[9] => mux2_8bits:inst.B[1]
B[10] => mux2_8bits:inst.B[2]
B[11] => mux2_8bits:inst.B[3]
B[12] => mux2_8bits:inst.B[4]
B[13] => mux2_8bits:inst.B[5]
B[14] => mux2_8bits:inst.B[6]
B[15] => mux2_8bits:inst.B[7]


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst1
Y[0] <= mux2_4bits:inst1.Y[0]
Y[1] <= mux2_4bits:inst1.Y[1]
Y[2] <= mux2_4bits:inst1.Y[2]
Y[3] <= mux2_4bits:inst1.Y[3]
Y[4] <= mux2_4bits:inst.Y[0]
Y[5] <= mux2_4bits:inst.Y[1]
Y[6] <= mux2_4bits:inst.Y[2]
Y[7] <= mux2_4bits:inst.Y[3]
S => mux2_4bits:inst.S
S => mux2_4bits:inst1.S
A[0] => mux2_4bits:inst1.A[0]
A[1] => mux2_4bits:inst1.A[1]
A[2] => mux2_4bits:inst1.A[2]
A[3] => mux2_4bits:inst1.A[3]
A[4] => mux2_4bits:inst.A[0]
A[5] => mux2_4bits:inst.A[1]
A[6] => mux2_4bits:inst.A[2]
A[7] => mux2_4bits:inst.A[3]
B[0] => mux2_4bits:inst1.B[0]
B[1] => mux2_4bits:inst1.B[1]
B[2] => mux2_4bits:inst1.B[2]
B[3] => mux2_4bits:inst1.B[3]
B[4] => mux2_4bits:inst.B[0]
B[5] => mux2_4bits:inst.B[1]
B[6] => mux2_4bits:inst.B[2]
B[7] => mux2_4bits:inst.B[3]


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst1
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst
Y[0] <= mux2_4bits:inst1.Y[0]
Y[1] <= mux2_4bits:inst1.Y[1]
Y[2] <= mux2_4bits:inst1.Y[2]
Y[3] <= mux2_4bits:inst1.Y[3]
Y[4] <= mux2_4bits:inst.Y[0]
Y[5] <= mux2_4bits:inst.Y[1]
Y[6] <= mux2_4bits:inst.Y[2]
Y[7] <= mux2_4bits:inst.Y[3]
S => mux2_4bits:inst.S
S => mux2_4bits:inst1.S
A[0] => mux2_4bits:inst1.A[0]
A[1] => mux2_4bits:inst1.A[1]
A[2] => mux2_4bits:inst1.A[2]
A[3] => mux2_4bits:inst1.A[3]
A[4] => mux2_4bits:inst.A[0]
A[5] => mux2_4bits:inst.A[1]
A[6] => mux2_4bits:inst.A[2]
A[7] => mux2_4bits:inst.A[3]
B[0] => mux2_4bits:inst1.B[0]
B[1] => mux2_4bits:inst1.B[1]
B[2] => mux2_4bits:inst1.B[2]
B[3] => mux2_4bits:inst1.B[3]
B[4] => mux2_4bits:inst.B[0]
B[5] => mux2_4bits:inst.B[1]
B[6] => mux2_4bits:inst.B[2]
B[7] => mux2_4bits:inst.B[3]


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst1
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst1
Y[0] <= mux2_16bits:inst1.Y[0]
Y[1] <= mux2_16bits:inst1.Y[1]
Y[2] <= mux2_16bits:inst1.Y[2]
Y[3] <= mux2_16bits:inst1.Y[3]
Y[4] <= mux2_16bits:inst1.Y[4]
Y[5] <= mux2_16bits:inst1.Y[5]
Y[6] <= mux2_16bits:inst1.Y[6]
Y[7] <= mux2_16bits:inst1.Y[7]
Y[8] <= mux2_16bits:inst1.Y[8]
Y[9] <= mux2_16bits:inst1.Y[9]
Y[10] <= mux2_16bits:inst1.Y[10]
Y[11] <= mux2_16bits:inst1.Y[11]
Y[12] <= mux2_16bits:inst1.Y[12]
Y[13] <= mux2_16bits:inst1.Y[13]
Y[14] <= mux2_16bits:inst1.Y[14]
Y[15] <= mux2_16bits:inst1.Y[15]
Y[16] <= mux2_16bits:inst.Y[0]
Y[17] <= mux2_16bits:inst.Y[1]
Y[18] <= mux2_16bits:inst.Y[2]
Y[19] <= mux2_16bits:inst.Y[3]
Y[20] <= mux2_16bits:inst.Y[4]
Y[21] <= mux2_16bits:inst.Y[5]
Y[22] <= mux2_16bits:inst.Y[6]
Y[23] <= mux2_16bits:inst.Y[7]
Y[24] <= mux2_16bits:inst.Y[8]
Y[25] <= mux2_16bits:inst.Y[9]
Y[26] <= mux2_16bits:inst.Y[10]
Y[27] <= mux2_16bits:inst.Y[11]
Y[28] <= mux2_16bits:inst.Y[12]
Y[29] <= mux2_16bits:inst.Y[13]
Y[30] <= mux2_16bits:inst.Y[14]
Y[31] <= mux2_16bits:inst.Y[15]
S => mux2_16bits:inst1.S
S => mux2_16bits:inst.S
A[0] => mux2_16bits:inst1.A[0]
A[1] => mux2_16bits:inst1.A[1]
A[2] => mux2_16bits:inst1.A[2]
A[3] => mux2_16bits:inst1.A[3]
A[4] => mux2_16bits:inst1.A[4]
A[5] => mux2_16bits:inst1.A[5]
A[6] => mux2_16bits:inst1.A[6]
A[7] => mux2_16bits:inst1.A[7]
A[8] => mux2_16bits:inst1.A[8]
A[9] => mux2_16bits:inst1.A[9]
A[10] => mux2_16bits:inst1.A[10]
A[11] => mux2_16bits:inst1.A[11]
A[12] => mux2_16bits:inst1.A[12]
A[13] => mux2_16bits:inst1.A[13]
A[14] => mux2_16bits:inst1.A[14]
A[15] => mux2_16bits:inst1.A[15]
A[16] => mux2_16bits:inst.A[0]
A[17] => mux2_16bits:inst.A[1]
A[18] => mux2_16bits:inst.A[2]
A[19] => mux2_16bits:inst.A[3]
A[20] => mux2_16bits:inst.A[4]
A[21] => mux2_16bits:inst.A[5]
A[22] => mux2_16bits:inst.A[6]
A[23] => mux2_16bits:inst.A[7]
A[24] => mux2_16bits:inst.A[8]
A[25] => mux2_16bits:inst.A[9]
A[26] => mux2_16bits:inst.A[10]
A[27] => mux2_16bits:inst.A[11]
A[28] => mux2_16bits:inst.A[12]
A[29] => mux2_16bits:inst.A[13]
A[30] => mux2_16bits:inst.A[14]
A[31] => mux2_16bits:inst.A[15]
B[0] => mux2_16bits:inst1.B[0]
B[1] => mux2_16bits:inst1.B[1]
B[2] => mux2_16bits:inst1.B[2]
B[3] => mux2_16bits:inst1.B[3]
B[4] => mux2_16bits:inst1.B[4]
B[5] => mux2_16bits:inst1.B[5]
B[6] => mux2_16bits:inst1.B[6]
B[7] => mux2_16bits:inst1.B[7]
B[8] => mux2_16bits:inst1.B[8]
B[9] => mux2_16bits:inst1.B[9]
B[10] => mux2_16bits:inst1.B[10]
B[11] => mux2_16bits:inst1.B[11]
B[12] => mux2_16bits:inst1.B[12]
B[13] => mux2_16bits:inst1.B[13]
B[14] => mux2_16bits:inst1.B[14]
B[15] => mux2_16bits:inst1.B[15]
B[16] => mux2_16bits:inst.B[0]
B[17] => mux2_16bits:inst.B[1]
B[18] => mux2_16bits:inst.B[2]
B[19] => mux2_16bits:inst.B[3]
B[20] => mux2_16bits:inst.B[4]
B[21] => mux2_16bits:inst.B[5]
B[22] => mux2_16bits:inst.B[6]
B[23] => mux2_16bits:inst.B[7]
B[24] => mux2_16bits:inst.B[8]
B[25] => mux2_16bits:inst.B[9]
B[26] => mux2_16bits:inst.B[10]
B[27] => mux2_16bits:inst.B[11]
B[28] => mux2_16bits:inst.B[12]
B[29] => mux2_16bits:inst.B[13]
B[30] => mux2_16bits:inst.B[14]
B[31] => mux2_16bits:inst.B[15]


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst1|mux2_16bits:inst1
Y[0] <= mux2_8bits:inst1.Y[0]
Y[1] <= mux2_8bits:inst1.Y[1]
Y[2] <= mux2_8bits:inst1.Y[2]
Y[3] <= mux2_8bits:inst1.Y[3]
Y[4] <= mux2_8bits:inst1.Y[4]
Y[5] <= mux2_8bits:inst1.Y[5]
Y[6] <= mux2_8bits:inst1.Y[6]
Y[7] <= mux2_8bits:inst1.Y[7]
Y[8] <= mux2_8bits:inst.Y[0]
Y[9] <= mux2_8bits:inst.Y[1]
Y[10] <= mux2_8bits:inst.Y[2]
Y[11] <= mux2_8bits:inst.Y[3]
Y[12] <= mux2_8bits:inst.Y[4]
Y[13] <= mux2_8bits:inst.Y[5]
Y[14] <= mux2_8bits:inst.Y[6]
Y[15] <= mux2_8bits:inst.Y[7]
S => mux2_8bits:inst1.S
S => mux2_8bits:inst.S
A[0] => mux2_8bits:inst1.A[0]
A[1] => mux2_8bits:inst1.A[1]
A[2] => mux2_8bits:inst1.A[2]
A[3] => mux2_8bits:inst1.A[3]
A[4] => mux2_8bits:inst1.A[4]
A[5] => mux2_8bits:inst1.A[5]
A[6] => mux2_8bits:inst1.A[6]
A[7] => mux2_8bits:inst1.A[7]
A[8] => mux2_8bits:inst.A[0]
A[9] => mux2_8bits:inst.A[1]
A[10] => mux2_8bits:inst.A[2]
A[11] => mux2_8bits:inst.A[3]
A[12] => mux2_8bits:inst.A[4]
A[13] => mux2_8bits:inst.A[5]
A[14] => mux2_8bits:inst.A[6]
A[15] => mux2_8bits:inst.A[7]
B[0] => mux2_8bits:inst1.B[0]
B[1] => mux2_8bits:inst1.B[1]
B[2] => mux2_8bits:inst1.B[2]
B[3] => mux2_8bits:inst1.B[3]
B[4] => mux2_8bits:inst1.B[4]
B[5] => mux2_8bits:inst1.B[5]
B[6] => mux2_8bits:inst1.B[6]
B[7] => mux2_8bits:inst1.B[7]
B[8] => mux2_8bits:inst.B[0]
B[9] => mux2_8bits:inst.B[1]
B[10] => mux2_8bits:inst.B[2]
B[11] => mux2_8bits:inst.B[3]
B[12] => mux2_8bits:inst.B[4]
B[13] => mux2_8bits:inst.B[5]
B[14] => mux2_8bits:inst.B[6]
B[15] => mux2_8bits:inst.B[7]


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst1
Y[0] <= mux2_4bits:inst1.Y[0]
Y[1] <= mux2_4bits:inst1.Y[1]
Y[2] <= mux2_4bits:inst1.Y[2]
Y[3] <= mux2_4bits:inst1.Y[3]
Y[4] <= mux2_4bits:inst.Y[0]
Y[5] <= mux2_4bits:inst.Y[1]
Y[6] <= mux2_4bits:inst.Y[2]
Y[7] <= mux2_4bits:inst.Y[3]
S => mux2_4bits:inst.S
S => mux2_4bits:inst1.S
A[0] => mux2_4bits:inst1.A[0]
A[1] => mux2_4bits:inst1.A[1]
A[2] => mux2_4bits:inst1.A[2]
A[3] => mux2_4bits:inst1.A[3]
A[4] => mux2_4bits:inst.A[0]
A[5] => mux2_4bits:inst.A[1]
A[6] => mux2_4bits:inst.A[2]
A[7] => mux2_4bits:inst.A[3]
B[0] => mux2_4bits:inst1.B[0]
B[1] => mux2_4bits:inst1.B[1]
B[2] => mux2_4bits:inst1.B[2]
B[3] => mux2_4bits:inst1.B[3]
B[4] => mux2_4bits:inst.B[0]
B[5] => mux2_4bits:inst.B[1]
B[6] => mux2_4bits:inst.B[2]
B[7] => mux2_4bits:inst.B[3]


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst1
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst
Y[0] <= mux2_4bits:inst1.Y[0]
Y[1] <= mux2_4bits:inst1.Y[1]
Y[2] <= mux2_4bits:inst1.Y[2]
Y[3] <= mux2_4bits:inst1.Y[3]
Y[4] <= mux2_4bits:inst.Y[0]
Y[5] <= mux2_4bits:inst.Y[1]
Y[6] <= mux2_4bits:inst.Y[2]
Y[7] <= mux2_4bits:inst.Y[3]
S => mux2_4bits:inst.S
S => mux2_4bits:inst1.S
A[0] => mux2_4bits:inst1.A[0]
A[1] => mux2_4bits:inst1.A[1]
A[2] => mux2_4bits:inst1.A[2]
A[3] => mux2_4bits:inst1.A[3]
A[4] => mux2_4bits:inst.A[0]
A[5] => mux2_4bits:inst.A[1]
A[6] => mux2_4bits:inst.A[2]
A[7] => mux2_4bits:inst.A[3]
B[0] => mux2_4bits:inst1.B[0]
B[1] => mux2_4bits:inst1.B[1]
B[2] => mux2_4bits:inst1.B[2]
B[3] => mux2_4bits:inst1.B[3]
B[4] => mux2_4bits:inst.B[0]
B[5] => mux2_4bits:inst.B[1]
B[6] => mux2_4bits:inst.B[2]
B[7] => mux2_4bits:inst.B[3]


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst1
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst1|mux2_16bits:inst
Y[0] <= mux2_8bits:inst1.Y[0]
Y[1] <= mux2_8bits:inst1.Y[1]
Y[2] <= mux2_8bits:inst1.Y[2]
Y[3] <= mux2_8bits:inst1.Y[3]
Y[4] <= mux2_8bits:inst1.Y[4]
Y[5] <= mux2_8bits:inst1.Y[5]
Y[6] <= mux2_8bits:inst1.Y[6]
Y[7] <= mux2_8bits:inst1.Y[7]
Y[8] <= mux2_8bits:inst.Y[0]
Y[9] <= mux2_8bits:inst.Y[1]
Y[10] <= mux2_8bits:inst.Y[2]
Y[11] <= mux2_8bits:inst.Y[3]
Y[12] <= mux2_8bits:inst.Y[4]
Y[13] <= mux2_8bits:inst.Y[5]
Y[14] <= mux2_8bits:inst.Y[6]
Y[15] <= mux2_8bits:inst.Y[7]
S => mux2_8bits:inst1.S
S => mux2_8bits:inst.S
A[0] => mux2_8bits:inst1.A[0]
A[1] => mux2_8bits:inst1.A[1]
A[2] => mux2_8bits:inst1.A[2]
A[3] => mux2_8bits:inst1.A[3]
A[4] => mux2_8bits:inst1.A[4]
A[5] => mux2_8bits:inst1.A[5]
A[6] => mux2_8bits:inst1.A[6]
A[7] => mux2_8bits:inst1.A[7]
A[8] => mux2_8bits:inst.A[0]
A[9] => mux2_8bits:inst.A[1]
A[10] => mux2_8bits:inst.A[2]
A[11] => mux2_8bits:inst.A[3]
A[12] => mux2_8bits:inst.A[4]
A[13] => mux2_8bits:inst.A[5]
A[14] => mux2_8bits:inst.A[6]
A[15] => mux2_8bits:inst.A[7]
B[0] => mux2_8bits:inst1.B[0]
B[1] => mux2_8bits:inst1.B[1]
B[2] => mux2_8bits:inst1.B[2]
B[3] => mux2_8bits:inst1.B[3]
B[4] => mux2_8bits:inst1.B[4]
B[5] => mux2_8bits:inst1.B[5]
B[6] => mux2_8bits:inst1.B[6]
B[7] => mux2_8bits:inst1.B[7]
B[8] => mux2_8bits:inst.B[0]
B[9] => mux2_8bits:inst.B[1]
B[10] => mux2_8bits:inst.B[2]
B[11] => mux2_8bits:inst.B[3]
B[12] => mux2_8bits:inst.B[4]
B[13] => mux2_8bits:inst.B[5]
B[14] => mux2_8bits:inst.B[6]
B[15] => mux2_8bits:inst.B[7]


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst1
Y[0] <= mux2_4bits:inst1.Y[0]
Y[1] <= mux2_4bits:inst1.Y[1]
Y[2] <= mux2_4bits:inst1.Y[2]
Y[3] <= mux2_4bits:inst1.Y[3]
Y[4] <= mux2_4bits:inst.Y[0]
Y[5] <= mux2_4bits:inst.Y[1]
Y[6] <= mux2_4bits:inst.Y[2]
Y[7] <= mux2_4bits:inst.Y[3]
S => mux2_4bits:inst.S
S => mux2_4bits:inst1.S
A[0] => mux2_4bits:inst1.A[0]
A[1] => mux2_4bits:inst1.A[1]
A[2] => mux2_4bits:inst1.A[2]
A[3] => mux2_4bits:inst1.A[3]
A[4] => mux2_4bits:inst.A[0]
A[5] => mux2_4bits:inst.A[1]
A[6] => mux2_4bits:inst.A[2]
A[7] => mux2_4bits:inst.A[3]
B[0] => mux2_4bits:inst1.B[0]
B[1] => mux2_4bits:inst1.B[1]
B[2] => mux2_4bits:inst1.B[2]
B[3] => mux2_4bits:inst1.B[3]
B[4] => mux2_4bits:inst.B[0]
B[5] => mux2_4bits:inst.B[1]
B[6] => mux2_4bits:inst.B[2]
B[7] => mux2_4bits:inst.B[3]


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst1
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst
Y[0] <= mux2_4bits:inst1.Y[0]
Y[1] <= mux2_4bits:inst1.Y[1]
Y[2] <= mux2_4bits:inst1.Y[2]
Y[3] <= mux2_4bits:inst1.Y[3]
Y[4] <= mux2_4bits:inst.Y[0]
Y[5] <= mux2_4bits:inst.Y[1]
Y[6] <= mux2_4bits:inst.Y[2]
Y[7] <= mux2_4bits:inst.Y[3]
S => mux2_4bits:inst.S
S => mux2_4bits:inst1.S
A[0] => mux2_4bits:inst1.A[0]
A[1] => mux2_4bits:inst1.A[1]
A[2] => mux2_4bits:inst1.A[2]
A[3] => mux2_4bits:inst1.A[3]
A[4] => mux2_4bits:inst.A[0]
A[5] => mux2_4bits:inst.A[1]
A[6] => mux2_4bits:inst.A[2]
A[7] => mux2_4bits:inst.A[3]
B[0] => mux2_4bits:inst1.B[0]
B[1] => mux2_4bits:inst1.B[1]
B[2] => mux2_4bits:inst1.B[2]
B[3] => mux2_4bits:inst1.B[3]
B[4] => mux2_4bits:inst.B[0]
B[5] => mux2_4bits:inst.B[1]
B[6] => mux2_4bits:inst.B[2]
B[7] => mux2_4bits:inst.B[3]


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst1
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst11|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst
Q[0] <= shift_register_32bits:inst1.Q[0]
Q[1] <= shift_register_32bits:inst1.Q[1]
Q[2] <= shift_register_32bits:inst1.Q[2]
Q[3] <= shift_register_32bits:inst1.Q[3]
Q[4] <= shift_register_32bits:inst1.Q[4]
Q[5] <= shift_register_32bits:inst1.Q[5]
Q[6] <= shift_register_32bits:inst1.Q[6]
Q[7] <= shift_register_32bits:inst1.Q[7]
Q[8] <= shift_register_32bits:inst1.Q[8]
Q[9] <= shift_register_32bits:inst1.Q[9]
Q[10] <= shift_register_32bits:inst1.Q[10]
Q[11] <= shift_register_32bits:inst1.Q[11]
Q[12] <= shift_register_32bits:inst1.Q[12]
Q[13] <= shift_register_32bits:inst1.Q[13]
Q[14] <= shift_register_32bits:inst1.Q[14]
Q[15] <= shift_register_32bits:inst1.Q[15]
Q[16] <= shift_register_32bits:inst1.Q[16]
Q[17] <= shift_register_32bits:inst1.Q[17]
Q[18] <= shift_register_32bits:inst1.Q[18]
Q[19] <= shift_register_32bits:inst1.Q[19]
Q[20] <= shift_register_32bits:inst1.Q[20]
Q[21] <= shift_register_32bits:inst1.Q[21]
Q[22] <= shift_register_32bits:inst1.Q[22]
Q[23] <= shift_register_32bits:inst1.Q[23]
Q[24] <= shift_register_32bits:inst1.Q[24]
Q[25] <= shift_register_32bits:inst1.Q[25]
Q[26] <= shift_register_32bits:inst1.Q[26]
Q[27] <= shift_register_32bits:inst1.Q[27]
Q[28] <= shift_register_32bits:inst1.Q[28]
Q[29] <= shift_register_32bits:inst1.Q[29]
Q[30] <= shift_register_32bits:inst1.Q[30]
Q[31] <= shift_register_32bits:inst1.Q[31]
Q[32] <= shift_register_32bits:inst.Q[0]
Q[33] <= shift_register_32bits:inst.Q[1]
Q[34] <= shift_register_32bits:inst.Q[2]
Q[35] <= shift_register_32bits:inst.Q[3]
Q[36] <= shift_register_32bits:inst.Q[4]
Q[37] <= shift_register_32bits:inst.Q[5]
Q[38] <= shift_register_32bits:inst.Q[6]
Q[39] <= shift_register_32bits:inst.Q[7]
Q[40] <= shift_register_32bits:inst.Q[8]
Q[41] <= shift_register_32bits:inst.Q[9]
Q[42] <= shift_register_32bits:inst.Q[10]
Q[43] <= shift_register_32bits:inst.Q[11]
Q[44] <= shift_register_32bits:inst.Q[12]
Q[45] <= shift_register_32bits:inst.Q[13]
Q[46] <= shift_register_32bits:inst.Q[14]
Q[47] <= shift_register_32bits:inst.Q[15]
Q[48] <= shift_register_32bits:inst.Q[16]
Q[49] <= shift_register_32bits:inst.Q[17]
Q[50] <= shift_register_32bits:inst.Q[18]
Q[51] <= shift_register_32bits:inst.Q[19]
Q[52] <= shift_register_32bits:inst.Q[20]
Q[53] <= shift_register_32bits:inst.Q[21]
Q[54] <= shift_register_32bits:inst.Q[22]
Q[55] <= shift_register_32bits:inst.Q[23]
Q[56] <= shift_register_32bits:inst.Q[24]
Q[57] <= shift_register_32bits:inst.Q[25]
Q[58] <= shift_register_32bits:inst.Q[26]
Q[59] <= shift_register_32bits:inst.Q[27]
Q[60] <= shift_register_32bits:inst.Q[28]
Q[61] <= shift_register_32bits:inst.Q[29]
Q[62] <= shift_register_32bits:inst.Q[30]
Q[63] <= shift_register_32bits:inst.Q[31]
IL => shift_register_32bits:inst.IL
CLK => shift_register_32bits:inst.CLK
CLK => shift_register_32bits:inst1.CLK
I[0] => shift_register_32bits:inst1.I[0]
I[1] => shift_register_32bits:inst1.I[1]
I[2] => shift_register_32bits:inst1.I[2]
I[3] => shift_register_32bits:inst1.I[3]
I[4] => shift_register_32bits:inst1.I[4]
I[5] => shift_register_32bits:inst1.I[5]
I[6] => shift_register_32bits:inst1.I[6]
I[7] => shift_register_32bits:inst1.I[7]
I[8] => shift_register_32bits:inst1.I[8]
I[9] => shift_register_32bits:inst1.I[9]
I[10] => shift_register_32bits:inst1.I[10]
I[11] => shift_register_32bits:inst1.I[11]
I[12] => shift_register_32bits:inst1.I[12]
I[13] => shift_register_32bits:inst1.I[13]
I[14] => shift_register_32bits:inst1.I[14]
I[15] => shift_register_32bits:inst1.I[15]
I[16] => shift_register_32bits:inst1.I[16]
I[17] => shift_register_32bits:inst1.I[17]
I[18] => shift_register_32bits:inst1.I[18]
I[19] => shift_register_32bits:inst1.I[19]
I[20] => shift_register_32bits:inst1.I[20]
I[21] => shift_register_32bits:inst1.I[21]
I[22] => shift_register_32bits:inst1.I[22]
I[23] => shift_register_32bits:inst1.I[23]
I[24] => shift_register_32bits:inst1.I[24]
I[25] => shift_register_32bits:inst1.I[25]
I[26] => shift_register_32bits:inst1.I[26]
I[27] => shift_register_32bits:inst1.I[27]
I[28] => shift_register_32bits:inst1.I[28]
I[29] => shift_register_32bits:inst1.I[29]
I[30] => shift_register_32bits:inst1.I[30]
I[31] => shift_register_32bits:inst1.I[31]
I[32] => shift_register_32bits:inst.I[0]
I[33] => shift_register_32bits:inst.I[1]
I[34] => shift_register_32bits:inst.I[2]
I[35] => shift_register_32bits:inst.I[3]
I[36] => shift_register_32bits:inst.I[4]
I[37] => shift_register_32bits:inst.I[5]
I[38] => shift_register_32bits:inst.I[6]
I[39] => shift_register_32bits:inst.I[7]
I[40] => shift_register_32bits:inst.I[8]
I[41] => shift_register_32bits:inst.I[9]
I[42] => shift_register_32bits:inst.I[10]
I[43] => shift_register_32bits:inst.I[11]
I[44] => shift_register_32bits:inst.I[12]
I[45] => shift_register_32bits:inst.I[13]
I[46] => shift_register_32bits:inst.I[14]
I[47] => shift_register_32bits:inst.I[15]
I[48] => shift_register_32bits:inst.I[16]
I[49] => shift_register_32bits:inst.I[17]
I[50] => shift_register_32bits:inst.I[18]
I[51] => shift_register_32bits:inst.I[19]
I[52] => shift_register_32bits:inst.I[20]
I[53] => shift_register_32bits:inst.I[21]
I[54] => shift_register_32bits:inst.I[22]
I[55] => shift_register_32bits:inst.I[23]
I[56] => shift_register_32bits:inst.I[24]
I[57] => shift_register_32bits:inst.I[25]
I[58] => shift_register_32bits:inst.I[26]
I[59] => shift_register_32bits:inst.I[27]
I[60] => shift_register_32bits:inst.I[28]
I[61] => shift_register_32bits:inst.I[29]
I[62] => shift_register_32bits:inst.I[30]
I[63] => shift_register_32bits:inst.I[31]
S[0] => shift_register_32bits:inst.S[0]
S[0] => shift_register_32bits:inst1.S[0]
S[1] => shift_register_32bits:inst.S[1]
S[1] => shift_register_32bits:inst1.S[1]
IR => shift_register_32bits:inst1.IR


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst
Q[0] <= shift_register_16bits:inst1.Q[0]
Q[1] <= shift_register_16bits:inst1.Q[1]
Q[2] <= shift_register_16bits:inst1.Q[2]
Q[3] <= shift_register_16bits:inst1.Q[3]
Q[4] <= shift_register_16bits:inst1.Q[4]
Q[5] <= shift_register_16bits:inst1.Q[5]
Q[6] <= shift_register_16bits:inst1.Q[6]
Q[7] <= shift_register_16bits:inst1.Q[7]
Q[8] <= shift_register_16bits:inst1.Q[8]
Q[9] <= shift_register_16bits:inst1.Q[9]
Q[10] <= shift_register_16bits:inst1.Q[10]
Q[11] <= shift_register_16bits:inst1.Q[11]
Q[12] <= shift_register_16bits:inst1.Q[12]
Q[13] <= shift_register_16bits:inst1.Q[13]
Q[14] <= shift_register_16bits:inst1.Q[14]
Q[15] <= shift_register_16bits:inst1.Q[15]
Q[16] <= shift_register_16bits:inst.Q[0]
Q[17] <= shift_register_16bits:inst.Q[1]
Q[18] <= shift_register_16bits:inst.Q[2]
Q[19] <= shift_register_16bits:inst.Q[3]
Q[20] <= shift_register_16bits:inst.Q[4]
Q[21] <= shift_register_16bits:inst.Q[5]
Q[22] <= shift_register_16bits:inst.Q[6]
Q[23] <= shift_register_16bits:inst.Q[7]
Q[24] <= shift_register_16bits:inst.Q[8]
Q[25] <= shift_register_16bits:inst.Q[9]
Q[26] <= shift_register_16bits:inst.Q[10]
Q[27] <= shift_register_16bits:inst.Q[11]
Q[28] <= shift_register_16bits:inst.Q[12]
Q[29] <= shift_register_16bits:inst.Q[13]
Q[30] <= shift_register_16bits:inst.Q[14]
Q[31] <= shift_register_16bits:inst.Q[15]
IL => shift_register_16bits:inst.IL
CLK => shift_register_16bits:inst.CLK
CLK => shift_register_16bits:inst1.CLK
I[0] => shift_register_16bits:inst1.I[0]
I[1] => shift_register_16bits:inst1.I[1]
I[2] => shift_register_16bits:inst1.I[2]
I[3] => shift_register_16bits:inst1.I[3]
I[4] => shift_register_16bits:inst1.I[4]
I[5] => shift_register_16bits:inst1.I[5]
I[6] => shift_register_16bits:inst1.I[6]
I[7] => shift_register_16bits:inst1.I[7]
I[8] => shift_register_16bits:inst1.I[8]
I[9] => shift_register_16bits:inst1.I[9]
I[10] => shift_register_16bits:inst1.I[10]
I[11] => shift_register_16bits:inst1.I[11]
I[12] => shift_register_16bits:inst1.I[12]
I[13] => shift_register_16bits:inst1.I[13]
I[14] => shift_register_16bits:inst1.I[14]
I[15] => shift_register_16bits:inst1.I[15]
I[16] => shift_register_16bits:inst.I[0]
I[17] => shift_register_16bits:inst.I[1]
I[18] => shift_register_16bits:inst.I[2]
I[19] => shift_register_16bits:inst.I[3]
I[20] => shift_register_16bits:inst.I[4]
I[21] => shift_register_16bits:inst.I[5]
I[22] => shift_register_16bits:inst.I[6]
I[23] => shift_register_16bits:inst.I[7]
I[24] => shift_register_16bits:inst.I[8]
I[25] => shift_register_16bits:inst.I[9]
I[26] => shift_register_16bits:inst.I[10]
I[27] => shift_register_16bits:inst.I[11]
I[28] => shift_register_16bits:inst.I[12]
I[29] => shift_register_16bits:inst.I[13]
I[30] => shift_register_16bits:inst.I[14]
I[31] => shift_register_16bits:inst.I[15]
S[0] => shift_register_16bits:inst.S[0]
S[0] => shift_register_16bits:inst1.S[0]
S[1] => shift_register_16bits:inst.S[1]
S[1] => shift_register_16bits:inst1.S[1]
IR => shift_register_16bits:inst1.IR


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst
Q[0] <= shift_register_8bits:inst.Q[0]
Q[1] <= shift_register_8bits:inst.Q[1]
Q[2] <= shift_register_8bits:inst.Q[2]
Q[3] <= shift_register_8bits:inst.Q[3]
Q[4] <= shift_register_8bits:inst.Q[4]
Q[5] <= shift_register_8bits:inst.Q[5]
Q[6] <= shift_register_8bits:inst.Q[6]
Q[7] <= shift_register_8bits:inst.Q[7]
Q[8] <= shift_register_8bits:inst10.Q[0]
Q[9] <= shift_register_8bits:inst10.Q[1]
Q[10] <= shift_register_8bits:inst10.Q[2]
Q[11] <= shift_register_8bits:inst10.Q[3]
Q[12] <= shift_register_8bits:inst10.Q[4]
Q[13] <= shift_register_8bits:inst10.Q[5]
Q[14] <= shift_register_8bits:inst10.Q[6]
Q[15] <= shift_register_8bits:inst10.Q[7]
IL => shift_register_8bits:inst10.IL
CLK => shift_register_8bits:inst10.CLK
CLK => shift_register_8bits:inst.CLK
I[0] => shift_register_8bits:inst.I[0]
I[1] => shift_register_8bits:inst.I[1]
I[2] => shift_register_8bits:inst.I[2]
I[3] => shift_register_8bits:inst.I[3]
I[4] => shift_register_8bits:inst.I[4]
I[5] => shift_register_8bits:inst.I[5]
I[6] => shift_register_8bits:inst.I[6]
I[7] => shift_register_8bits:inst.I[7]
I[8] => shift_register_8bits:inst10.I[0]
I[9] => shift_register_8bits:inst10.I[1]
I[10] => shift_register_8bits:inst10.I[2]
I[11] => shift_register_8bits:inst10.I[3]
I[12] => shift_register_8bits:inst10.I[4]
I[13] => shift_register_8bits:inst10.I[5]
I[14] => shift_register_8bits:inst10.I[6]
I[15] => shift_register_8bits:inst10.I[7]
S[0] => shift_register_8bits:inst10.S[0]
S[0] => shift_register_8bits:inst.S[0]
S[1] => shift_register_8bits:inst10.S[1]
S[1] => shift_register_8bits:inst.S[1]
IR => shift_register_8bits:inst.IR


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10
Q[0] <= shift_register_4bits:inst1.Q[0]
Q[1] <= shift_register_4bits:inst1.Q[1]
Q[2] <= shift_register_4bits:inst1.Q[2]
Q[3] <= shift_register_4bits:inst1.Q[3]
Q[4] <= shift_register_4bits:inst.Q[0]
Q[5] <= shift_register_4bits:inst.Q[1]
Q[6] <= shift_register_4bits:inst.Q[2]
Q[7] <= shift_register_4bits:inst.Q[3]
IR => shift_register_4bits:inst1.IR
CLK => shift_register_4bits:inst1.CLK
CLK => shift_register_4bits:inst.CLK
I[0] => shift_register_4bits:inst1.I[0]
I[1] => shift_register_4bits:inst1.I[1]
I[2] => shift_register_4bits:inst1.I[2]
I[3] => shift_register_4bits:inst1.I[3]
I[4] => shift_register_4bits:inst.I[0]
I[5] => shift_register_4bits:inst.I[1]
I[6] => shift_register_4bits:inst.I[2]
I[7] => shift_register_4bits:inst.I[3]
S[0] => shift_register_4bits:inst1.S[0]
S[0] => shift_register_4bits:inst.S[0]
S[1] => shift_register_4bits:inst1.S[1]
S[1] => shift_register_4bits:inst.S[1]
IL => shift_register_4bits:inst.IL


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1
Q[0] <= DFF2.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= DFF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= DFF0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst3.CLK
CLK => DFF0.CLK
CLK => DFF1.CLK
CLK => DFF2.CLK
S[0] => mux4:inst.S0
S[0] => mux4:inst1.S0
S[0] => mux4:inst5.S0
S[0] => mux4:inst6.S0
S[1] => mux4:inst.S1
S[1] => mux4:inst1.S1
S[1] => mux4:inst5.S1
S[1] => mux4:inst6.S1
IL => mux4:inst.I3
IR => mux4:inst6.I2
I[0] => mux4:inst6.I1
I[1] => mux4:inst5.I1
I[2] => mux4:inst1.I1
I[3] => mux4:inst.I1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst1
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst1|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst1|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst1|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst5
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst5|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst5|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst5|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst6
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst6|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst6|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst6|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst
Q[0] <= DFF2.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= DFF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= DFF0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst3.CLK
CLK => DFF0.CLK
CLK => DFF1.CLK
CLK => DFF2.CLK
S[0] => mux4:inst.S0
S[0] => mux4:inst1.S0
S[0] => mux4:inst5.S0
S[0] => mux4:inst6.S0
S[1] => mux4:inst.S1
S[1] => mux4:inst1.S1
S[1] => mux4:inst5.S1
S[1] => mux4:inst6.S1
IL => mux4:inst.I3
IR => mux4:inst6.I2
I[0] => mux4:inst6.I1
I[1] => mux4:inst5.I1
I[2] => mux4:inst1.I1
I[3] => mux4:inst.I1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst1
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst1|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst1|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst1|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst5
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst5|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst5|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst5|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst6
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst6|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst6|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst6|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst
Q[0] <= shift_register_4bits:inst1.Q[0]
Q[1] <= shift_register_4bits:inst1.Q[1]
Q[2] <= shift_register_4bits:inst1.Q[2]
Q[3] <= shift_register_4bits:inst1.Q[3]
Q[4] <= shift_register_4bits:inst.Q[0]
Q[5] <= shift_register_4bits:inst.Q[1]
Q[6] <= shift_register_4bits:inst.Q[2]
Q[7] <= shift_register_4bits:inst.Q[3]
IR => shift_register_4bits:inst1.IR
CLK => shift_register_4bits:inst1.CLK
CLK => shift_register_4bits:inst.CLK
I[0] => shift_register_4bits:inst1.I[0]
I[1] => shift_register_4bits:inst1.I[1]
I[2] => shift_register_4bits:inst1.I[2]
I[3] => shift_register_4bits:inst1.I[3]
I[4] => shift_register_4bits:inst.I[0]
I[5] => shift_register_4bits:inst.I[1]
I[6] => shift_register_4bits:inst.I[2]
I[7] => shift_register_4bits:inst.I[3]
S[0] => shift_register_4bits:inst1.S[0]
S[0] => shift_register_4bits:inst.S[0]
S[1] => shift_register_4bits:inst1.S[1]
S[1] => shift_register_4bits:inst.S[1]
IL => shift_register_4bits:inst.IL


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1
Q[0] <= DFF2.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= DFF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= DFF0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst3.CLK
CLK => DFF0.CLK
CLK => DFF1.CLK
CLK => DFF2.CLK
S[0] => mux4:inst.S0
S[0] => mux4:inst1.S0
S[0] => mux4:inst5.S0
S[0] => mux4:inst6.S0
S[1] => mux4:inst.S1
S[1] => mux4:inst1.S1
S[1] => mux4:inst5.S1
S[1] => mux4:inst6.S1
IL => mux4:inst.I3
IR => mux4:inst6.I2
I[0] => mux4:inst6.I1
I[1] => mux4:inst5.I1
I[2] => mux4:inst1.I1
I[3] => mux4:inst.I1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst1
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst1|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst1|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst1|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst5
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst5|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst5|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst5|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst6
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst6|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst6|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst6|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst
Q[0] <= DFF2.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= DFF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= DFF0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst3.CLK
CLK => DFF0.CLK
CLK => DFF1.CLK
CLK => DFF2.CLK
S[0] => mux4:inst.S0
S[0] => mux4:inst1.S0
S[0] => mux4:inst5.S0
S[0] => mux4:inst6.S0
S[1] => mux4:inst.S1
S[1] => mux4:inst1.S1
S[1] => mux4:inst5.S1
S[1] => mux4:inst6.S1
IL => mux4:inst.I3
IR => mux4:inst6.I2
I[0] => mux4:inst6.I1
I[1] => mux4:inst5.I1
I[2] => mux4:inst1.I1
I[3] => mux4:inst.I1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst1
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst1|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst1|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst1|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst5
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst5|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst5|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst5|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst6
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst6|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst6|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst6|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1
Q[0] <= shift_register_8bits:inst.Q[0]
Q[1] <= shift_register_8bits:inst.Q[1]
Q[2] <= shift_register_8bits:inst.Q[2]
Q[3] <= shift_register_8bits:inst.Q[3]
Q[4] <= shift_register_8bits:inst.Q[4]
Q[5] <= shift_register_8bits:inst.Q[5]
Q[6] <= shift_register_8bits:inst.Q[6]
Q[7] <= shift_register_8bits:inst.Q[7]
Q[8] <= shift_register_8bits:inst10.Q[0]
Q[9] <= shift_register_8bits:inst10.Q[1]
Q[10] <= shift_register_8bits:inst10.Q[2]
Q[11] <= shift_register_8bits:inst10.Q[3]
Q[12] <= shift_register_8bits:inst10.Q[4]
Q[13] <= shift_register_8bits:inst10.Q[5]
Q[14] <= shift_register_8bits:inst10.Q[6]
Q[15] <= shift_register_8bits:inst10.Q[7]
IL => shift_register_8bits:inst10.IL
CLK => shift_register_8bits:inst10.CLK
CLK => shift_register_8bits:inst.CLK
I[0] => shift_register_8bits:inst.I[0]
I[1] => shift_register_8bits:inst.I[1]
I[2] => shift_register_8bits:inst.I[2]
I[3] => shift_register_8bits:inst.I[3]
I[4] => shift_register_8bits:inst.I[4]
I[5] => shift_register_8bits:inst.I[5]
I[6] => shift_register_8bits:inst.I[6]
I[7] => shift_register_8bits:inst.I[7]
I[8] => shift_register_8bits:inst10.I[0]
I[9] => shift_register_8bits:inst10.I[1]
I[10] => shift_register_8bits:inst10.I[2]
I[11] => shift_register_8bits:inst10.I[3]
I[12] => shift_register_8bits:inst10.I[4]
I[13] => shift_register_8bits:inst10.I[5]
I[14] => shift_register_8bits:inst10.I[6]
I[15] => shift_register_8bits:inst10.I[7]
S[0] => shift_register_8bits:inst10.S[0]
S[0] => shift_register_8bits:inst.S[0]
S[1] => shift_register_8bits:inst10.S[1]
S[1] => shift_register_8bits:inst.S[1]
IR => shift_register_8bits:inst.IR


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10
Q[0] <= shift_register_4bits:inst1.Q[0]
Q[1] <= shift_register_4bits:inst1.Q[1]
Q[2] <= shift_register_4bits:inst1.Q[2]
Q[3] <= shift_register_4bits:inst1.Q[3]
Q[4] <= shift_register_4bits:inst.Q[0]
Q[5] <= shift_register_4bits:inst.Q[1]
Q[6] <= shift_register_4bits:inst.Q[2]
Q[7] <= shift_register_4bits:inst.Q[3]
IR => shift_register_4bits:inst1.IR
CLK => shift_register_4bits:inst1.CLK
CLK => shift_register_4bits:inst.CLK
I[0] => shift_register_4bits:inst1.I[0]
I[1] => shift_register_4bits:inst1.I[1]
I[2] => shift_register_4bits:inst1.I[2]
I[3] => shift_register_4bits:inst1.I[3]
I[4] => shift_register_4bits:inst.I[0]
I[5] => shift_register_4bits:inst.I[1]
I[6] => shift_register_4bits:inst.I[2]
I[7] => shift_register_4bits:inst.I[3]
S[0] => shift_register_4bits:inst1.S[0]
S[0] => shift_register_4bits:inst.S[0]
S[1] => shift_register_4bits:inst1.S[1]
S[1] => shift_register_4bits:inst.S[1]
IL => shift_register_4bits:inst.IL


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1
Q[0] <= DFF2.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= DFF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= DFF0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst3.CLK
CLK => DFF0.CLK
CLK => DFF1.CLK
CLK => DFF2.CLK
S[0] => mux4:inst.S0
S[0] => mux4:inst1.S0
S[0] => mux4:inst5.S0
S[0] => mux4:inst6.S0
S[1] => mux4:inst.S1
S[1] => mux4:inst1.S1
S[1] => mux4:inst5.S1
S[1] => mux4:inst6.S1
IL => mux4:inst.I3
IR => mux4:inst6.I2
I[0] => mux4:inst6.I1
I[1] => mux4:inst5.I1
I[2] => mux4:inst1.I1
I[3] => mux4:inst.I1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst1
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst1|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst1|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst1|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst5
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst5|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst5|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst5|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst6
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst6|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst6|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst6|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst
Q[0] <= DFF2.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= DFF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= DFF0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst3.CLK
CLK => DFF0.CLK
CLK => DFF1.CLK
CLK => DFF2.CLK
S[0] => mux4:inst.S0
S[0] => mux4:inst1.S0
S[0] => mux4:inst5.S0
S[0] => mux4:inst6.S0
S[1] => mux4:inst.S1
S[1] => mux4:inst1.S1
S[1] => mux4:inst5.S1
S[1] => mux4:inst6.S1
IL => mux4:inst.I3
IR => mux4:inst6.I2
I[0] => mux4:inst6.I1
I[1] => mux4:inst5.I1
I[2] => mux4:inst1.I1
I[3] => mux4:inst.I1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst1
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst1|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst1|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst1|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst5
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst5|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst5|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst5|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst6
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst6|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst6|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst6|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst
Q[0] <= shift_register_4bits:inst1.Q[0]
Q[1] <= shift_register_4bits:inst1.Q[1]
Q[2] <= shift_register_4bits:inst1.Q[2]
Q[3] <= shift_register_4bits:inst1.Q[3]
Q[4] <= shift_register_4bits:inst.Q[0]
Q[5] <= shift_register_4bits:inst.Q[1]
Q[6] <= shift_register_4bits:inst.Q[2]
Q[7] <= shift_register_4bits:inst.Q[3]
IR => shift_register_4bits:inst1.IR
CLK => shift_register_4bits:inst1.CLK
CLK => shift_register_4bits:inst.CLK
I[0] => shift_register_4bits:inst1.I[0]
I[1] => shift_register_4bits:inst1.I[1]
I[2] => shift_register_4bits:inst1.I[2]
I[3] => shift_register_4bits:inst1.I[3]
I[4] => shift_register_4bits:inst.I[0]
I[5] => shift_register_4bits:inst.I[1]
I[6] => shift_register_4bits:inst.I[2]
I[7] => shift_register_4bits:inst.I[3]
S[0] => shift_register_4bits:inst1.S[0]
S[0] => shift_register_4bits:inst.S[0]
S[1] => shift_register_4bits:inst1.S[1]
S[1] => shift_register_4bits:inst.S[1]
IL => shift_register_4bits:inst.IL


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1
Q[0] <= DFF2.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= DFF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= DFF0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst3.CLK
CLK => DFF0.CLK
CLK => DFF1.CLK
CLK => DFF2.CLK
S[0] => mux4:inst.S0
S[0] => mux4:inst1.S0
S[0] => mux4:inst5.S0
S[0] => mux4:inst6.S0
S[1] => mux4:inst.S1
S[1] => mux4:inst1.S1
S[1] => mux4:inst5.S1
S[1] => mux4:inst6.S1
IL => mux4:inst.I3
IR => mux4:inst6.I2
I[0] => mux4:inst6.I1
I[1] => mux4:inst5.I1
I[2] => mux4:inst1.I1
I[3] => mux4:inst.I1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst1
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst1|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst1|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst1|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst5
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst5|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst5|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst5|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst6
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst6|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst6|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst6|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst
Q[0] <= DFF2.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= DFF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= DFF0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst3.CLK
CLK => DFF0.CLK
CLK => DFF1.CLK
CLK => DFF2.CLK
S[0] => mux4:inst.S0
S[0] => mux4:inst1.S0
S[0] => mux4:inst5.S0
S[0] => mux4:inst6.S0
S[1] => mux4:inst.S1
S[1] => mux4:inst1.S1
S[1] => mux4:inst5.S1
S[1] => mux4:inst6.S1
IL => mux4:inst.I3
IR => mux4:inst6.I2
I[0] => mux4:inst6.I1
I[1] => mux4:inst5.I1
I[2] => mux4:inst1.I1
I[3] => mux4:inst.I1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst1
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst1|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst1|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst1|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst5
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst5|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst5|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst5|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst6
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst6|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst6|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst6|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1
Q[0] <= shift_register_16bits:inst1.Q[0]
Q[1] <= shift_register_16bits:inst1.Q[1]
Q[2] <= shift_register_16bits:inst1.Q[2]
Q[3] <= shift_register_16bits:inst1.Q[3]
Q[4] <= shift_register_16bits:inst1.Q[4]
Q[5] <= shift_register_16bits:inst1.Q[5]
Q[6] <= shift_register_16bits:inst1.Q[6]
Q[7] <= shift_register_16bits:inst1.Q[7]
Q[8] <= shift_register_16bits:inst1.Q[8]
Q[9] <= shift_register_16bits:inst1.Q[9]
Q[10] <= shift_register_16bits:inst1.Q[10]
Q[11] <= shift_register_16bits:inst1.Q[11]
Q[12] <= shift_register_16bits:inst1.Q[12]
Q[13] <= shift_register_16bits:inst1.Q[13]
Q[14] <= shift_register_16bits:inst1.Q[14]
Q[15] <= shift_register_16bits:inst1.Q[15]
Q[16] <= shift_register_16bits:inst.Q[0]
Q[17] <= shift_register_16bits:inst.Q[1]
Q[18] <= shift_register_16bits:inst.Q[2]
Q[19] <= shift_register_16bits:inst.Q[3]
Q[20] <= shift_register_16bits:inst.Q[4]
Q[21] <= shift_register_16bits:inst.Q[5]
Q[22] <= shift_register_16bits:inst.Q[6]
Q[23] <= shift_register_16bits:inst.Q[7]
Q[24] <= shift_register_16bits:inst.Q[8]
Q[25] <= shift_register_16bits:inst.Q[9]
Q[26] <= shift_register_16bits:inst.Q[10]
Q[27] <= shift_register_16bits:inst.Q[11]
Q[28] <= shift_register_16bits:inst.Q[12]
Q[29] <= shift_register_16bits:inst.Q[13]
Q[30] <= shift_register_16bits:inst.Q[14]
Q[31] <= shift_register_16bits:inst.Q[15]
IL => shift_register_16bits:inst.IL
CLK => shift_register_16bits:inst.CLK
CLK => shift_register_16bits:inst1.CLK
I[0] => shift_register_16bits:inst1.I[0]
I[1] => shift_register_16bits:inst1.I[1]
I[2] => shift_register_16bits:inst1.I[2]
I[3] => shift_register_16bits:inst1.I[3]
I[4] => shift_register_16bits:inst1.I[4]
I[5] => shift_register_16bits:inst1.I[5]
I[6] => shift_register_16bits:inst1.I[6]
I[7] => shift_register_16bits:inst1.I[7]
I[8] => shift_register_16bits:inst1.I[8]
I[9] => shift_register_16bits:inst1.I[9]
I[10] => shift_register_16bits:inst1.I[10]
I[11] => shift_register_16bits:inst1.I[11]
I[12] => shift_register_16bits:inst1.I[12]
I[13] => shift_register_16bits:inst1.I[13]
I[14] => shift_register_16bits:inst1.I[14]
I[15] => shift_register_16bits:inst1.I[15]
I[16] => shift_register_16bits:inst.I[0]
I[17] => shift_register_16bits:inst.I[1]
I[18] => shift_register_16bits:inst.I[2]
I[19] => shift_register_16bits:inst.I[3]
I[20] => shift_register_16bits:inst.I[4]
I[21] => shift_register_16bits:inst.I[5]
I[22] => shift_register_16bits:inst.I[6]
I[23] => shift_register_16bits:inst.I[7]
I[24] => shift_register_16bits:inst.I[8]
I[25] => shift_register_16bits:inst.I[9]
I[26] => shift_register_16bits:inst.I[10]
I[27] => shift_register_16bits:inst.I[11]
I[28] => shift_register_16bits:inst.I[12]
I[29] => shift_register_16bits:inst.I[13]
I[30] => shift_register_16bits:inst.I[14]
I[31] => shift_register_16bits:inst.I[15]
S[0] => shift_register_16bits:inst.S[0]
S[0] => shift_register_16bits:inst1.S[0]
S[1] => shift_register_16bits:inst.S[1]
S[1] => shift_register_16bits:inst1.S[1]
IR => shift_register_16bits:inst1.IR


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst
Q[0] <= shift_register_8bits:inst.Q[0]
Q[1] <= shift_register_8bits:inst.Q[1]
Q[2] <= shift_register_8bits:inst.Q[2]
Q[3] <= shift_register_8bits:inst.Q[3]
Q[4] <= shift_register_8bits:inst.Q[4]
Q[5] <= shift_register_8bits:inst.Q[5]
Q[6] <= shift_register_8bits:inst.Q[6]
Q[7] <= shift_register_8bits:inst.Q[7]
Q[8] <= shift_register_8bits:inst10.Q[0]
Q[9] <= shift_register_8bits:inst10.Q[1]
Q[10] <= shift_register_8bits:inst10.Q[2]
Q[11] <= shift_register_8bits:inst10.Q[3]
Q[12] <= shift_register_8bits:inst10.Q[4]
Q[13] <= shift_register_8bits:inst10.Q[5]
Q[14] <= shift_register_8bits:inst10.Q[6]
Q[15] <= shift_register_8bits:inst10.Q[7]
IL => shift_register_8bits:inst10.IL
CLK => shift_register_8bits:inst10.CLK
CLK => shift_register_8bits:inst.CLK
I[0] => shift_register_8bits:inst.I[0]
I[1] => shift_register_8bits:inst.I[1]
I[2] => shift_register_8bits:inst.I[2]
I[3] => shift_register_8bits:inst.I[3]
I[4] => shift_register_8bits:inst.I[4]
I[5] => shift_register_8bits:inst.I[5]
I[6] => shift_register_8bits:inst.I[6]
I[7] => shift_register_8bits:inst.I[7]
I[8] => shift_register_8bits:inst10.I[0]
I[9] => shift_register_8bits:inst10.I[1]
I[10] => shift_register_8bits:inst10.I[2]
I[11] => shift_register_8bits:inst10.I[3]
I[12] => shift_register_8bits:inst10.I[4]
I[13] => shift_register_8bits:inst10.I[5]
I[14] => shift_register_8bits:inst10.I[6]
I[15] => shift_register_8bits:inst10.I[7]
S[0] => shift_register_8bits:inst10.S[0]
S[0] => shift_register_8bits:inst.S[0]
S[1] => shift_register_8bits:inst10.S[1]
S[1] => shift_register_8bits:inst.S[1]
IR => shift_register_8bits:inst.IR


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10
Q[0] <= shift_register_4bits:inst1.Q[0]
Q[1] <= shift_register_4bits:inst1.Q[1]
Q[2] <= shift_register_4bits:inst1.Q[2]
Q[3] <= shift_register_4bits:inst1.Q[3]
Q[4] <= shift_register_4bits:inst.Q[0]
Q[5] <= shift_register_4bits:inst.Q[1]
Q[6] <= shift_register_4bits:inst.Q[2]
Q[7] <= shift_register_4bits:inst.Q[3]
IR => shift_register_4bits:inst1.IR
CLK => shift_register_4bits:inst1.CLK
CLK => shift_register_4bits:inst.CLK
I[0] => shift_register_4bits:inst1.I[0]
I[1] => shift_register_4bits:inst1.I[1]
I[2] => shift_register_4bits:inst1.I[2]
I[3] => shift_register_4bits:inst1.I[3]
I[4] => shift_register_4bits:inst.I[0]
I[5] => shift_register_4bits:inst.I[1]
I[6] => shift_register_4bits:inst.I[2]
I[7] => shift_register_4bits:inst.I[3]
S[0] => shift_register_4bits:inst1.S[0]
S[0] => shift_register_4bits:inst.S[0]
S[1] => shift_register_4bits:inst1.S[1]
S[1] => shift_register_4bits:inst.S[1]
IL => shift_register_4bits:inst.IL


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1
Q[0] <= DFF2.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= DFF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= DFF0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst3.CLK
CLK => DFF0.CLK
CLK => DFF1.CLK
CLK => DFF2.CLK
S[0] => mux4:inst.S0
S[0] => mux4:inst1.S0
S[0] => mux4:inst5.S0
S[0] => mux4:inst6.S0
S[1] => mux4:inst.S1
S[1] => mux4:inst1.S1
S[1] => mux4:inst5.S1
S[1] => mux4:inst6.S1
IL => mux4:inst.I3
IR => mux4:inst6.I2
I[0] => mux4:inst6.I1
I[1] => mux4:inst5.I1
I[2] => mux4:inst1.I1
I[3] => mux4:inst.I1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst1
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst1|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst1|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst1|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst5
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst5|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst5|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst5|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst6
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst6|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst6|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst6|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst
Q[0] <= DFF2.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= DFF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= DFF0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst3.CLK
CLK => DFF0.CLK
CLK => DFF1.CLK
CLK => DFF2.CLK
S[0] => mux4:inst.S0
S[0] => mux4:inst1.S0
S[0] => mux4:inst5.S0
S[0] => mux4:inst6.S0
S[1] => mux4:inst.S1
S[1] => mux4:inst1.S1
S[1] => mux4:inst5.S1
S[1] => mux4:inst6.S1
IL => mux4:inst.I3
IR => mux4:inst6.I2
I[0] => mux4:inst6.I1
I[1] => mux4:inst5.I1
I[2] => mux4:inst1.I1
I[3] => mux4:inst.I1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst1
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst1|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst1|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst1|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst5
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst5|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst5|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst5|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst6
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst6|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst6|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst6|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst
Q[0] <= shift_register_4bits:inst1.Q[0]
Q[1] <= shift_register_4bits:inst1.Q[1]
Q[2] <= shift_register_4bits:inst1.Q[2]
Q[3] <= shift_register_4bits:inst1.Q[3]
Q[4] <= shift_register_4bits:inst.Q[0]
Q[5] <= shift_register_4bits:inst.Q[1]
Q[6] <= shift_register_4bits:inst.Q[2]
Q[7] <= shift_register_4bits:inst.Q[3]
IR => shift_register_4bits:inst1.IR
CLK => shift_register_4bits:inst1.CLK
CLK => shift_register_4bits:inst.CLK
I[0] => shift_register_4bits:inst1.I[0]
I[1] => shift_register_4bits:inst1.I[1]
I[2] => shift_register_4bits:inst1.I[2]
I[3] => shift_register_4bits:inst1.I[3]
I[4] => shift_register_4bits:inst.I[0]
I[5] => shift_register_4bits:inst.I[1]
I[6] => shift_register_4bits:inst.I[2]
I[7] => shift_register_4bits:inst.I[3]
S[0] => shift_register_4bits:inst1.S[0]
S[0] => shift_register_4bits:inst.S[0]
S[1] => shift_register_4bits:inst1.S[1]
S[1] => shift_register_4bits:inst.S[1]
IL => shift_register_4bits:inst.IL


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1
Q[0] <= DFF2.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= DFF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= DFF0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst3.CLK
CLK => DFF0.CLK
CLK => DFF1.CLK
CLK => DFF2.CLK
S[0] => mux4:inst.S0
S[0] => mux4:inst1.S0
S[0] => mux4:inst5.S0
S[0] => mux4:inst6.S0
S[1] => mux4:inst.S1
S[1] => mux4:inst1.S1
S[1] => mux4:inst5.S1
S[1] => mux4:inst6.S1
IL => mux4:inst.I3
IR => mux4:inst6.I2
I[0] => mux4:inst6.I1
I[1] => mux4:inst5.I1
I[2] => mux4:inst1.I1
I[3] => mux4:inst.I1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst1
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst1|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst1|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst1|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst5
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst5|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst5|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst5|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst6
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst6|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst6|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst6|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst
Q[0] <= DFF2.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= DFF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= DFF0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst3.CLK
CLK => DFF0.CLK
CLK => DFF1.CLK
CLK => DFF2.CLK
S[0] => mux4:inst.S0
S[0] => mux4:inst1.S0
S[0] => mux4:inst5.S0
S[0] => mux4:inst6.S0
S[1] => mux4:inst.S1
S[1] => mux4:inst1.S1
S[1] => mux4:inst5.S1
S[1] => mux4:inst6.S1
IL => mux4:inst.I3
IR => mux4:inst6.I2
I[0] => mux4:inst6.I1
I[1] => mux4:inst5.I1
I[2] => mux4:inst1.I1
I[3] => mux4:inst.I1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst1
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst1|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst1|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst1|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst5
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst5|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst5|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst5|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst6
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst6|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst6|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst6|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1
Q[0] <= shift_register_8bits:inst.Q[0]
Q[1] <= shift_register_8bits:inst.Q[1]
Q[2] <= shift_register_8bits:inst.Q[2]
Q[3] <= shift_register_8bits:inst.Q[3]
Q[4] <= shift_register_8bits:inst.Q[4]
Q[5] <= shift_register_8bits:inst.Q[5]
Q[6] <= shift_register_8bits:inst.Q[6]
Q[7] <= shift_register_8bits:inst.Q[7]
Q[8] <= shift_register_8bits:inst10.Q[0]
Q[9] <= shift_register_8bits:inst10.Q[1]
Q[10] <= shift_register_8bits:inst10.Q[2]
Q[11] <= shift_register_8bits:inst10.Q[3]
Q[12] <= shift_register_8bits:inst10.Q[4]
Q[13] <= shift_register_8bits:inst10.Q[5]
Q[14] <= shift_register_8bits:inst10.Q[6]
Q[15] <= shift_register_8bits:inst10.Q[7]
IL => shift_register_8bits:inst10.IL
CLK => shift_register_8bits:inst10.CLK
CLK => shift_register_8bits:inst.CLK
I[0] => shift_register_8bits:inst.I[0]
I[1] => shift_register_8bits:inst.I[1]
I[2] => shift_register_8bits:inst.I[2]
I[3] => shift_register_8bits:inst.I[3]
I[4] => shift_register_8bits:inst.I[4]
I[5] => shift_register_8bits:inst.I[5]
I[6] => shift_register_8bits:inst.I[6]
I[7] => shift_register_8bits:inst.I[7]
I[8] => shift_register_8bits:inst10.I[0]
I[9] => shift_register_8bits:inst10.I[1]
I[10] => shift_register_8bits:inst10.I[2]
I[11] => shift_register_8bits:inst10.I[3]
I[12] => shift_register_8bits:inst10.I[4]
I[13] => shift_register_8bits:inst10.I[5]
I[14] => shift_register_8bits:inst10.I[6]
I[15] => shift_register_8bits:inst10.I[7]
S[0] => shift_register_8bits:inst10.S[0]
S[0] => shift_register_8bits:inst.S[0]
S[1] => shift_register_8bits:inst10.S[1]
S[1] => shift_register_8bits:inst.S[1]
IR => shift_register_8bits:inst.IR


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10
Q[0] <= shift_register_4bits:inst1.Q[0]
Q[1] <= shift_register_4bits:inst1.Q[1]
Q[2] <= shift_register_4bits:inst1.Q[2]
Q[3] <= shift_register_4bits:inst1.Q[3]
Q[4] <= shift_register_4bits:inst.Q[0]
Q[5] <= shift_register_4bits:inst.Q[1]
Q[6] <= shift_register_4bits:inst.Q[2]
Q[7] <= shift_register_4bits:inst.Q[3]
IR => shift_register_4bits:inst1.IR
CLK => shift_register_4bits:inst1.CLK
CLK => shift_register_4bits:inst.CLK
I[0] => shift_register_4bits:inst1.I[0]
I[1] => shift_register_4bits:inst1.I[1]
I[2] => shift_register_4bits:inst1.I[2]
I[3] => shift_register_4bits:inst1.I[3]
I[4] => shift_register_4bits:inst.I[0]
I[5] => shift_register_4bits:inst.I[1]
I[6] => shift_register_4bits:inst.I[2]
I[7] => shift_register_4bits:inst.I[3]
S[0] => shift_register_4bits:inst1.S[0]
S[0] => shift_register_4bits:inst.S[0]
S[1] => shift_register_4bits:inst1.S[1]
S[1] => shift_register_4bits:inst.S[1]
IL => shift_register_4bits:inst.IL


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1
Q[0] <= DFF2.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= DFF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= DFF0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst3.CLK
CLK => DFF0.CLK
CLK => DFF1.CLK
CLK => DFF2.CLK
S[0] => mux4:inst.S0
S[0] => mux4:inst1.S0
S[0] => mux4:inst5.S0
S[0] => mux4:inst6.S0
S[1] => mux4:inst.S1
S[1] => mux4:inst1.S1
S[1] => mux4:inst5.S1
S[1] => mux4:inst6.S1
IL => mux4:inst.I3
IR => mux4:inst6.I2
I[0] => mux4:inst6.I1
I[1] => mux4:inst5.I1
I[2] => mux4:inst1.I1
I[3] => mux4:inst.I1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst1
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst1|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst1|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst1|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst5
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst5|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst5|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst5|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst6
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst6|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst6|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst1|mux4:inst6|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst
Q[0] <= DFF2.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= DFF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= DFF0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst3.CLK
CLK => DFF0.CLK
CLK => DFF1.CLK
CLK => DFF2.CLK
S[0] => mux4:inst.S0
S[0] => mux4:inst1.S0
S[0] => mux4:inst5.S0
S[0] => mux4:inst6.S0
S[1] => mux4:inst.S1
S[1] => mux4:inst1.S1
S[1] => mux4:inst5.S1
S[1] => mux4:inst6.S1
IL => mux4:inst.I3
IR => mux4:inst6.I2
I[0] => mux4:inst6.I1
I[1] => mux4:inst5.I1
I[2] => mux4:inst1.I1
I[3] => mux4:inst.I1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst1
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst1|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst1|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst1|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst5
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst5|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst5|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst5|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst6
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst6|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst6|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst10|shift_register_4bits:inst|mux4:inst6|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst
Q[0] <= shift_register_4bits:inst1.Q[0]
Q[1] <= shift_register_4bits:inst1.Q[1]
Q[2] <= shift_register_4bits:inst1.Q[2]
Q[3] <= shift_register_4bits:inst1.Q[3]
Q[4] <= shift_register_4bits:inst.Q[0]
Q[5] <= shift_register_4bits:inst.Q[1]
Q[6] <= shift_register_4bits:inst.Q[2]
Q[7] <= shift_register_4bits:inst.Q[3]
IR => shift_register_4bits:inst1.IR
CLK => shift_register_4bits:inst1.CLK
CLK => shift_register_4bits:inst.CLK
I[0] => shift_register_4bits:inst1.I[0]
I[1] => shift_register_4bits:inst1.I[1]
I[2] => shift_register_4bits:inst1.I[2]
I[3] => shift_register_4bits:inst1.I[3]
I[4] => shift_register_4bits:inst.I[0]
I[5] => shift_register_4bits:inst.I[1]
I[6] => shift_register_4bits:inst.I[2]
I[7] => shift_register_4bits:inst.I[3]
S[0] => shift_register_4bits:inst1.S[0]
S[0] => shift_register_4bits:inst.S[0]
S[1] => shift_register_4bits:inst1.S[1]
S[1] => shift_register_4bits:inst.S[1]
IL => shift_register_4bits:inst.IL


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1
Q[0] <= DFF2.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= DFF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= DFF0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst3.CLK
CLK => DFF0.CLK
CLK => DFF1.CLK
CLK => DFF2.CLK
S[0] => mux4:inst.S0
S[0] => mux4:inst1.S0
S[0] => mux4:inst5.S0
S[0] => mux4:inst6.S0
S[1] => mux4:inst.S1
S[1] => mux4:inst1.S1
S[1] => mux4:inst5.S1
S[1] => mux4:inst6.S1
IL => mux4:inst.I3
IR => mux4:inst6.I2
I[0] => mux4:inst6.I1
I[1] => mux4:inst5.I1
I[2] => mux4:inst1.I1
I[3] => mux4:inst.I1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst1
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst1|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst1|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst1|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst5
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst5|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst5|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst5|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst6
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst6|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst6|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst1|mux4:inst6|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst
Q[0] <= DFF2.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= DFF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= DFF0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst3.CLK
CLK => DFF0.CLK
CLK => DFF1.CLK
CLK => DFF2.CLK
S[0] => mux4:inst.S0
S[0] => mux4:inst1.S0
S[0] => mux4:inst5.S0
S[0] => mux4:inst6.S0
S[1] => mux4:inst.S1
S[1] => mux4:inst1.S1
S[1] => mux4:inst5.S1
S[1] => mux4:inst6.S1
IL => mux4:inst.I3
IR => mux4:inst6.I2
I[0] => mux4:inst6.I1
I[1] => mux4:inst5.I1
I[2] => mux4:inst1.I1
I[3] => mux4:inst.I1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst1
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst1|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst1|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst1|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst5
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst5|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst5|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst5|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst6
Y <= mux2:inst2.Y
S1 => mux2:inst2.S
S0 => mux2:inst.S
S0 => mux2:inst1.S
I3 => mux2:inst.D1
I2 => mux2:inst.D0
I1 => mux2:inst1.D1
I0 => mux2:inst1.D0


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst6|mux2:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst6|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|shift_register_64bits:inst|shift_register_32bits:inst1|shift_register_16bits:inst1|shift_register_8bits:inst|shift_register_4bits:inst|mux4:inst6|mux2:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10
Y[0] <= mux2_32bits:inst1.Y[0]
Y[1] <= mux2_32bits:inst1.Y[1]
Y[2] <= mux2_32bits:inst1.Y[2]
Y[3] <= mux2_32bits:inst1.Y[3]
Y[4] <= mux2_32bits:inst1.Y[4]
Y[5] <= mux2_32bits:inst1.Y[5]
Y[6] <= mux2_32bits:inst1.Y[6]
Y[7] <= mux2_32bits:inst1.Y[7]
Y[8] <= mux2_32bits:inst1.Y[8]
Y[9] <= mux2_32bits:inst1.Y[9]
Y[10] <= mux2_32bits:inst1.Y[10]
Y[11] <= mux2_32bits:inst1.Y[11]
Y[12] <= mux2_32bits:inst1.Y[12]
Y[13] <= mux2_32bits:inst1.Y[13]
Y[14] <= mux2_32bits:inst1.Y[14]
Y[15] <= mux2_32bits:inst1.Y[15]
Y[16] <= mux2_32bits:inst1.Y[16]
Y[17] <= mux2_32bits:inst1.Y[17]
Y[18] <= mux2_32bits:inst1.Y[18]
Y[19] <= mux2_32bits:inst1.Y[19]
Y[20] <= mux2_32bits:inst1.Y[20]
Y[21] <= mux2_32bits:inst1.Y[21]
Y[22] <= mux2_32bits:inst1.Y[22]
Y[23] <= mux2_32bits:inst1.Y[23]
Y[24] <= mux2_32bits:inst1.Y[24]
Y[25] <= mux2_32bits:inst1.Y[25]
Y[26] <= mux2_32bits:inst1.Y[26]
Y[27] <= mux2_32bits:inst1.Y[27]
Y[28] <= mux2_32bits:inst1.Y[28]
Y[29] <= mux2_32bits:inst1.Y[29]
Y[30] <= mux2_32bits:inst1.Y[30]
Y[31] <= mux2_32bits:inst1.Y[31]
Y[32] <= mux2_32bits:inst.Y[0]
Y[33] <= mux2_32bits:inst.Y[1]
Y[34] <= mux2_32bits:inst.Y[2]
Y[35] <= mux2_32bits:inst.Y[3]
Y[36] <= mux2_32bits:inst.Y[4]
Y[37] <= mux2_32bits:inst.Y[5]
Y[38] <= mux2_32bits:inst.Y[6]
Y[39] <= mux2_32bits:inst.Y[7]
Y[40] <= mux2_32bits:inst.Y[8]
Y[41] <= mux2_32bits:inst.Y[9]
Y[42] <= mux2_32bits:inst.Y[10]
Y[43] <= mux2_32bits:inst.Y[11]
Y[44] <= mux2_32bits:inst.Y[12]
Y[45] <= mux2_32bits:inst.Y[13]
Y[46] <= mux2_32bits:inst.Y[14]
Y[47] <= mux2_32bits:inst.Y[15]
Y[48] <= mux2_32bits:inst.Y[16]
Y[49] <= mux2_32bits:inst.Y[17]
Y[50] <= mux2_32bits:inst.Y[18]
Y[51] <= mux2_32bits:inst.Y[19]
Y[52] <= mux2_32bits:inst.Y[20]
Y[53] <= mux2_32bits:inst.Y[21]
Y[54] <= mux2_32bits:inst.Y[22]
Y[55] <= mux2_32bits:inst.Y[23]
Y[56] <= mux2_32bits:inst.Y[24]
Y[57] <= mux2_32bits:inst.Y[25]
Y[58] <= mux2_32bits:inst.Y[26]
Y[59] <= mux2_32bits:inst.Y[27]
Y[60] <= mux2_32bits:inst.Y[28]
Y[61] <= mux2_32bits:inst.Y[29]
Y[62] <= mux2_32bits:inst.Y[30]
Y[63] <= mux2_32bits:inst.Y[31]
S => mux2_32bits:inst.S
S => mux2_32bits:inst1.S
A[0] => mux2_32bits:inst1.A[0]
A[1] => mux2_32bits:inst1.A[1]
A[2] => mux2_32bits:inst1.A[2]
A[3] => mux2_32bits:inst1.A[3]
A[4] => mux2_32bits:inst1.A[4]
A[5] => mux2_32bits:inst1.A[5]
A[6] => mux2_32bits:inst1.A[6]
A[7] => mux2_32bits:inst1.A[7]
A[8] => mux2_32bits:inst1.A[8]
A[9] => mux2_32bits:inst1.A[9]
A[10] => mux2_32bits:inst1.A[10]
A[11] => mux2_32bits:inst1.A[11]
A[12] => mux2_32bits:inst1.A[12]
A[13] => mux2_32bits:inst1.A[13]
A[14] => mux2_32bits:inst1.A[14]
A[15] => mux2_32bits:inst1.A[15]
A[16] => mux2_32bits:inst1.A[16]
A[17] => mux2_32bits:inst1.A[17]
A[18] => mux2_32bits:inst1.A[18]
A[19] => mux2_32bits:inst1.A[19]
A[20] => mux2_32bits:inst1.A[20]
A[21] => mux2_32bits:inst1.A[21]
A[22] => mux2_32bits:inst1.A[22]
A[23] => mux2_32bits:inst1.A[23]
A[24] => mux2_32bits:inst1.A[24]
A[25] => mux2_32bits:inst1.A[25]
A[26] => mux2_32bits:inst1.A[26]
A[27] => mux2_32bits:inst1.A[27]
A[28] => mux2_32bits:inst1.A[28]
A[29] => mux2_32bits:inst1.A[29]
A[30] => mux2_32bits:inst1.A[30]
A[31] => mux2_32bits:inst1.A[31]
A[32] => mux2_32bits:inst.A[0]
A[33] => mux2_32bits:inst.A[1]
A[34] => mux2_32bits:inst.A[2]
A[35] => mux2_32bits:inst.A[3]
A[36] => mux2_32bits:inst.A[4]
A[37] => mux2_32bits:inst.A[5]
A[38] => mux2_32bits:inst.A[6]
A[39] => mux2_32bits:inst.A[7]
A[40] => mux2_32bits:inst.A[8]
A[41] => mux2_32bits:inst.A[9]
A[42] => mux2_32bits:inst.A[10]
A[43] => mux2_32bits:inst.A[11]
A[44] => mux2_32bits:inst.A[12]
A[45] => mux2_32bits:inst.A[13]
A[46] => mux2_32bits:inst.A[14]
A[47] => mux2_32bits:inst.A[15]
A[48] => mux2_32bits:inst.A[16]
A[49] => mux2_32bits:inst.A[17]
A[50] => mux2_32bits:inst.A[18]
A[51] => mux2_32bits:inst.A[19]
A[52] => mux2_32bits:inst.A[20]
A[53] => mux2_32bits:inst.A[21]
A[54] => mux2_32bits:inst.A[22]
A[55] => mux2_32bits:inst.A[23]
A[56] => mux2_32bits:inst.A[24]
A[57] => mux2_32bits:inst.A[25]
A[58] => mux2_32bits:inst.A[26]
A[59] => mux2_32bits:inst.A[27]
A[60] => mux2_32bits:inst.A[28]
A[61] => mux2_32bits:inst.A[29]
A[62] => mux2_32bits:inst.A[30]
A[63] => mux2_32bits:inst.A[31]
B[0] => mux2_32bits:inst1.B[0]
B[1] => mux2_32bits:inst1.B[1]
B[2] => mux2_32bits:inst1.B[2]
B[3] => mux2_32bits:inst1.B[3]
B[4] => mux2_32bits:inst1.B[4]
B[5] => mux2_32bits:inst1.B[5]
B[6] => mux2_32bits:inst1.B[6]
B[7] => mux2_32bits:inst1.B[7]
B[8] => mux2_32bits:inst1.B[8]
B[9] => mux2_32bits:inst1.B[9]
B[10] => mux2_32bits:inst1.B[10]
B[11] => mux2_32bits:inst1.B[11]
B[12] => mux2_32bits:inst1.B[12]
B[13] => mux2_32bits:inst1.B[13]
B[14] => mux2_32bits:inst1.B[14]
B[15] => mux2_32bits:inst1.B[15]
B[16] => mux2_32bits:inst1.B[16]
B[17] => mux2_32bits:inst1.B[17]
B[18] => mux2_32bits:inst1.B[18]
B[19] => mux2_32bits:inst1.B[19]
B[20] => mux2_32bits:inst1.B[20]
B[21] => mux2_32bits:inst1.B[21]
B[22] => mux2_32bits:inst1.B[22]
B[23] => mux2_32bits:inst1.B[23]
B[24] => mux2_32bits:inst1.B[24]
B[25] => mux2_32bits:inst1.B[25]
B[26] => mux2_32bits:inst1.B[26]
B[27] => mux2_32bits:inst1.B[27]
B[28] => mux2_32bits:inst1.B[28]
B[29] => mux2_32bits:inst1.B[29]
B[30] => mux2_32bits:inst1.B[30]
B[31] => mux2_32bits:inst1.B[31]
B[32] => mux2_32bits:inst.B[0]
B[33] => mux2_32bits:inst.B[1]
B[34] => mux2_32bits:inst.B[2]
B[35] => mux2_32bits:inst.B[3]
B[36] => mux2_32bits:inst.B[4]
B[37] => mux2_32bits:inst.B[5]
B[38] => mux2_32bits:inst.B[6]
B[39] => mux2_32bits:inst.B[7]
B[40] => mux2_32bits:inst.B[8]
B[41] => mux2_32bits:inst.B[9]
B[42] => mux2_32bits:inst.B[10]
B[43] => mux2_32bits:inst.B[11]
B[44] => mux2_32bits:inst.B[12]
B[45] => mux2_32bits:inst.B[13]
B[46] => mux2_32bits:inst.B[14]
B[47] => mux2_32bits:inst.B[15]
B[48] => mux2_32bits:inst.B[16]
B[49] => mux2_32bits:inst.B[17]
B[50] => mux2_32bits:inst.B[18]
B[51] => mux2_32bits:inst.B[19]
B[52] => mux2_32bits:inst.B[20]
B[53] => mux2_32bits:inst.B[21]
B[54] => mux2_32bits:inst.B[22]
B[55] => mux2_32bits:inst.B[23]
B[56] => mux2_32bits:inst.B[24]
B[57] => mux2_32bits:inst.B[25]
B[58] => mux2_32bits:inst.B[26]
B[59] => mux2_32bits:inst.B[27]
B[60] => mux2_32bits:inst.B[28]
B[61] => mux2_32bits:inst.B[29]
B[62] => mux2_32bits:inst.B[30]
B[63] => mux2_32bits:inst.B[31]


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst
Y[0] <= mux2_16bits:inst1.Y[0]
Y[1] <= mux2_16bits:inst1.Y[1]
Y[2] <= mux2_16bits:inst1.Y[2]
Y[3] <= mux2_16bits:inst1.Y[3]
Y[4] <= mux2_16bits:inst1.Y[4]
Y[5] <= mux2_16bits:inst1.Y[5]
Y[6] <= mux2_16bits:inst1.Y[6]
Y[7] <= mux2_16bits:inst1.Y[7]
Y[8] <= mux2_16bits:inst1.Y[8]
Y[9] <= mux2_16bits:inst1.Y[9]
Y[10] <= mux2_16bits:inst1.Y[10]
Y[11] <= mux2_16bits:inst1.Y[11]
Y[12] <= mux2_16bits:inst1.Y[12]
Y[13] <= mux2_16bits:inst1.Y[13]
Y[14] <= mux2_16bits:inst1.Y[14]
Y[15] <= mux2_16bits:inst1.Y[15]
Y[16] <= mux2_16bits:inst.Y[0]
Y[17] <= mux2_16bits:inst.Y[1]
Y[18] <= mux2_16bits:inst.Y[2]
Y[19] <= mux2_16bits:inst.Y[3]
Y[20] <= mux2_16bits:inst.Y[4]
Y[21] <= mux2_16bits:inst.Y[5]
Y[22] <= mux2_16bits:inst.Y[6]
Y[23] <= mux2_16bits:inst.Y[7]
Y[24] <= mux2_16bits:inst.Y[8]
Y[25] <= mux2_16bits:inst.Y[9]
Y[26] <= mux2_16bits:inst.Y[10]
Y[27] <= mux2_16bits:inst.Y[11]
Y[28] <= mux2_16bits:inst.Y[12]
Y[29] <= mux2_16bits:inst.Y[13]
Y[30] <= mux2_16bits:inst.Y[14]
Y[31] <= mux2_16bits:inst.Y[15]
S => mux2_16bits:inst1.S
S => mux2_16bits:inst.S
A[0] => mux2_16bits:inst1.A[0]
A[1] => mux2_16bits:inst1.A[1]
A[2] => mux2_16bits:inst1.A[2]
A[3] => mux2_16bits:inst1.A[3]
A[4] => mux2_16bits:inst1.A[4]
A[5] => mux2_16bits:inst1.A[5]
A[6] => mux2_16bits:inst1.A[6]
A[7] => mux2_16bits:inst1.A[7]
A[8] => mux2_16bits:inst1.A[8]
A[9] => mux2_16bits:inst1.A[9]
A[10] => mux2_16bits:inst1.A[10]
A[11] => mux2_16bits:inst1.A[11]
A[12] => mux2_16bits:inst1.A[12]
A[13] => mux2_16bits:inst1.A[13]
A[14] => mux2_16bits:inst1.A[14]
A[15] => mux2_16bits:inst1.A[15]
A[16] => mux2_16bits:inst.A[0]
A[17] => mux2_16bits:inst.A[1]
A[18] => mux2_16bits:inst.A[2]
A[19] => mux2_16bits:inst.A[3]
A[20] => mux2_16bits:inst.A[4]
A[21] => mux2_16bits:inst.A[5]
A[22] => mux2_16bits:inst.A[6]
A[23] => mux2_16bits:inst.A[7]
A[24] => mux2_16bits:inst.A[8]
A[25] => mux2_16bits:inst.A[9]
A[26] => mux2_16bits:inst.A[10]
A[27] => mux2_16bits:inst.A[11]
A[28] => mux2_16bits:inst.A[12]
A[29] => mux2_16bits:inst.A[13]
A[30] => mux2_16bits:inst.A[14]
A[31] => mux2_16bits:inst.A[15]
B[0] => mux2_16bits:inst1.B[0]
B[1] => mux2_16bits:inst1.B[1]
B[2] => mux2_16bits:inst1.B[2]
B[3] => mux2_16bits:inst1.B[3]
B[4] => mux2_16bits:inst1.B[4]
B[5] => mux2_16bits:inst1.B[5]
B[6] => mux2_16bits:inst1.B[6]
B[7] => mux2_16bits:inst1.B[7]
B[8] => mux2_16bits:inst1.B[8]
B[9] => mux2_16bits:inst1.B[9]
B[10] => mux2_16bits:inst1.B[10]
B[11] => mux2_16bits:inst1.B[11]
B[12] => mux2_16bits:inst1.B[12]
B[13] => mux2_16bits:inst1.B[13]
B[14] => mux2_16bits:inst1.B[14]
B[15] => mux2_16bits:inst1.B[15]
B[16] => mux2_16bits:inst.B[0]
B[17] => mux2_16bits:inst.B[1]
B[18] => mux2_16bits:inst.B[2]
B[19] => mux2_16bits:inst.B[3]
B[20] => mux2_16bits:inst.B[4]
B[21] => mux2_16bits:inst.B[5]
B[22] => mux2_16bits:inst.B[6]
B[23] => mux2_16bits:inst.B[7]
B[24] => mux2_16bits:inst.B[8]
B[25] => mux2_16bits:inst.B[9]
B[26] => mux2_16bits:inst.B[10]
B[27] => mux2_16bits:inst.B[11]
B[28] => mux2_16bits:inst.B[12]
B[29] => mux2_16bits:inst.B[13]
B[30] => mux2_16bits:inst.B[14]
B[31] => mux2_16bits:inst.B[15]


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst|mux2_16bits:inst1
Y[0] <= mux2_8bits:inst1.Y[0]
Y[1] <= mux2_8bits:inst1.Y[1]
Y[2] <= mux2_8bits:inst1.Y[2]
Y[3] <= mux2_8bits:inst1.Y[3]
Y[4] <= mux2_8bits:inst1.Y[4]
Y[5] <= mux2_8bits:inst1.Y[5]
Y[6] <= mux2_8bits:inst1.Y[6]
Y[7] <= mux2_8bits:inst1.Y[7]
Y[8] <= mux2_8bits:inst.Y[0]
Y[9] <= mux2_8bits:inst.Y[1]
Y[10] <= mux2_8bits:inst.Y[2]
Y[11] <= mux2_8bits:inst.Y[3]
Y[12] <= mux2_8bits:inst.Y[4]
Y[13] <= mux2_8bits:inst.Y[5]
Y[14] <= mux2_8bits:inst.Y[6]
Y[15] <= mux2_8bits:inst.Y[7]
S => mux2_8bits:inst1.S
S => mux2_8bits:inst.S
A[0] => mux2_8bits:inst1.A[0]
A[1] => mux2_8bits:inst1.A[1]
A[2] => mux2_8bits:inst1.A[2]
A[3] => mux2_8bits:inst1.A[3]
A[4] => mux2_8bits:inst1.A[4]
A[5] => mux2_8bits:inst1.A[5]
A[6] => mux2_8bits:inst1.A[6]
A[7] => mux2_8bits:inst1.A[7]
A[8] => mux2_8bits:inst.A[0]
A[9] => mux2_8bits:inst.A[1]
A[10] => mux2_8bits:inst.A[2]
A[11] => mux2_8bits:inst.A[3]
A[12] => mux2_8bits:inst.A[4]
A[13] => mux2_8bits:inst.A[5]
A[14] => mux2_8bits:inst.A[6]
A[15] => mux2_8bits:inst.A[7]
B[0] => mux2_8bits:inst1.B[0]
B[1] => mux2_8bits:inst1.B[1]
B[2] => mux2_8bits:inst1.B[2]
B[3] => mux2_8bits:inst1.B[3]
B[4] => mux2_8bits:inst1.B[4]
B[5] => mux2_8bits:inst1.B[5]
B[6] => mux2_8bits:inst1.B[6]
B[7] => mux2_8bits:inst1.B[7]
B[8] => mux2_8bits:inst.B[0]
B[9] => mux2_8bits:inst.B[1]
B[10] => mux2_8bits:inst.B[2]
B[11] => mux2_8bits:inst.B[3]
B[12] => mux2_8bits:inst.B[4]
B[13] => mux2_8bits:inst.B[5]
B[14] => mux2_8bits:inst.B[6]
B[15] => mux2_8bits:inst.B[7]


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst1
Y[0] <= mux2_4bits:inst1.Y[0]
Y[1] <= mux2_4bits:inst1.Y[1]
Y[2] <= mux2_4bits:inst1.Y[2]
Y[3] <= mux2_4bits:inst1.Y[3]
Y[4] <= mux2_4bits:inst.Y[0]
Y[5] <= mux2_4bits:inst.Y[1]
Y[6] <= mux2_4bits:inst.Y[2]
Y[7] <= mux2_4bits:inst.Y[3]
S => mux2_4bits:inst.S
S => mux2_4bits:inst1.S
A[0] => mux2_4bits:inst1.A[0]
A[1] => mux2_4bits:inst1.A[1]
A[2] => mux2_4bits:inst1.A[2]
A[3] => mux2_4bits:inst1.A[3]
A[4] => mux2_4bits:inst.A[0]
A[5] => mux2_4bits:inst.A[1]
A[6] => mux2_4bits:inst.A[2]
A[7] => mux2_4bits:inst.A[3]
B[0] => mux2_4bits:inst1.B[0]
B[1] => mux2_4bits:inst1.B[1]
B[2] => mux2_4bits:inst1.B[2]
B[3] => mux2_4bits:inst1.B[3]
B[4] => mux2_4bits:inst.B[0]
B[5] => mux2_4bits:inst.B[1]
B[6] => mux2_4bits:inst.B[2]
B[7] => mux2_4bits:inst.B[3]


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst1
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst
Y[0] <= mux2_4bits:inst1.Y[0]
Y[1] <= mux2_4bits:inst1.Y[1]
Y[2] <= mux2_4bits:inst1.Y[2]
Y[3] <= mux2_4bits:inst1.Y[3]
Y[4] <= mux2_4bits:inst.Y[0]
Y[5] <= mux2_4bits:inst.Y[1]
Y[6] <= mux2_4bits:inst.Y[2]
Y[7] <= mux2_4bits:inst.Y[3]
S => mux2_4bits:inst.S
S => mux2_4bits:inst1.S
A[0] => mux2_4bits:inst1.A[0]
A[1] => mux2_4bits:inst1.A[1]
A[2] => mux2_4bits:inst1.A[2]
A[3] => mux2_4bits:inst1.A[3]
A[4] => mux2_4bits:inst.A[0]
A[5] => mux2_4bits:inst.A[1]
A[6] => mux2_4bits:inst.A[2]
A[7] => mux2_4bits:inst.A[3]
B[0] => mux2_4bits:inst1.B[0]
B[1] => mux2_4bits:inst1.B[1]
B[2] => mux2_4bits:inst1.B[2]
B[3] => mux2_4bits:inst1.B[3]
B[4] => mux2_4bits:inst.B[0]
B[5] => mux2_4bits:inst.B[1]
B[6] => mux2_4bits:inst.B[2]
B[7] => mux2_4bits:inst.B[3]


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst1
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst|mux2_16bits:inst
Y[0] <= mux2_8bits:inst1.Y[0]
Y[1] <= mux2_8bits:inst1.Y[1]
Y[2] <= mux2_8bits:inst1.Y[2]
Y[3] <= mux2_8bits:inst1.Y[3]
Y[4] <= mux2_8bits:inst1.Y[4]
Y[5] <= mux2_8bits:inst1.Y[5]
Y[6] <= mux2_8bits:inst1.Y[6]
Y[7] <= mux2_8bits:inst1.Y[7]
Y[8] <= mux2_8bits:inst.Y[0]
Y[9] <= mux2_8bits:inst.Y[1]
Y[10] <= mux2_8bits:inst.Y[2]
Y[11] <= mux2_8bits:inst.Y[3]
Y[12] <= mux2_8bits:inst.Y[4]
Y[13] <= mux2_8bits:inst.Y[5]
Y[14] <= mux2_8bits:inst.Y[6]
Y[15] <= mux2_8bits:inst.Y[7]
S => mux2_8bits:inst1.S
S => mux2_8bits:inst.S
A[0] => mux2_8bits:inst1.A[0]
A[1] => mux2_8bits:inst1.A[1]
A[2] => mux2_8bits:inst1.A[2]
A[3] => mux2_8bits:inst1.A[3]
A[4] => mux2_8bits:inst1.A[4]
A[5] => mux2_8bits:inst1.A[5]
A[6] => mux2_8bits:inst1.A[6]
A[7] => mux2_8bits:inst1.A[7]
A[8] => mux2_8bits:inst.A[0]
A[9] => mux2_8bits:inst.A[1]
A[10] => mux2_8bits:inst.A[2]
A[11] => mux2_8bits:inst.A[3]
A[12] => mux2_8bits:inst.A[4]
A[13] => mux2_8bits:inst.A[5]
A[14] => mux2_8bits:inst.A[6]
A[15] => mux2_8bits:inst.A[7]
B[0] => mux2_8bits:inst1.B[0]
B[1] => mux2_8bits:inst1.B[1]
B[2] => mux2_8bits:inst1.B[2]
B[3] => mux2_8bits:inst1.B[3]
B[4] => mux2_8bits:inst1.B[4]
B[5] => mux2_8bits:inst1.B[5]
B[6] => mux2_8bits:inst1.B[6]
B[7] => mux2_8bits:inst1.B[7]
B[8] => mux2_8bits:inst.B[0]
B[9] => mux2_8bits:inst.B[1]
B[10] => mux2_8bits:inst.B[2]
B[11] => mux2_8bits:inst.B[3]
B[12] => mux2_8bits:inst.B[4]
B[13] => mux2_8bits:inst.B[5]
B[14] => mux2_8bits:inst.B[6]
B[15] => mux2_8bits:inst.B[7]


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst1
Y[0] <= mux2_4bits:inst1.Y[0]
Y[1] <= mux2_4bits:inst1.Y[1]
Y[2] <= mux2_4bits:inst1.Y[2]
Y[3] <= mux2_4bits:inst1.Y[3]
Y[4] <= mux2_4bits:inst.Y[0]
Y[5] <= mux2_4bits:inst.Y[1]
Y[6] <= mux2_4bits:inst.Y[2]
Y[7] <= mux2_4bits:inst.Y[3]
S => mux2_4bits:inst.S
S => mux2_4bits:inst1.S
A[0] => mux2_4bits:inst1.A[0]
A[1] => mux2_4bits:inst1.A[1]
A[2] => mux2_4bits:inst1.A[2]
A[3] => mux2_4bits:inst1.A[3]
A[4] => mux2_4bits:inst.A[0]
A[5] => mux2_4bits:inst.A[1]
A[6] => mux2_4bits:inst.A[2]
A[7] => mux2_4bits:inst.A[3]
B[0] => mux2_4bits:inst1.B[0]
B[1] => mux2_4bits:inst1.B[1]
B[2] => mux2_4bits:inst1.B[2]
B[3] => mux2_4bits:inst1.B[3]
B[4] => mux2_4bits:inst.B[0]
B[5] => mux2_4bits:inst.B[1]
B[6] => mux2_4bits:inst.B[2]
B[7] => mux2_4bits:inst.B[3]


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst1
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst
Y[0] <= mux2_4bits:inst1.Y[0]
Y[1] <= mux2_4bits:inst1.Y[1]
Y[2] <= mux2_4bits:inst1.Y[2]
Y[3] <= mux2_4bits:inst1.Y[3]
Y[4] <= mux2_4bits:inst.Y[0]
Y[5] <= mux2_4bits:inst.Y[1]
Y[6] <= mux2_4bits:inst.Y[2]
Y[7] <= mux2_4bits:inst.Y[3]
S => mux2_4bits:inst.S
S => mux2_4bits:inst1.S
A[0] => mux2_4bits:inst1.A[0]
A[1] => mux2_4bits:inst1.A[1]
A[2] => mux2_4bits:inst1.A[2]
A[3] => mux2_4bits:inst1.A[3]
A[4] => mux2_4bits:inst.A[0]
A[5] => mux2_4bits:inst.A[1]
A[6] => mux2_4bits:inst.A[2]
A[7] => mux2_4bits:inst.A[3]
B[0] => mux2_4bits:inst1.B[0]
B[1] => mux2_4bits:inst1.B[1]
B[2] => mux2_4bits:inst1.B[2]
B[3] => mux2_4bits:inst1.B[3]
B[4] => mux2_4bits:inst.B[0]
B[5] => mux2_4bits:inst.B[1]
B[6] => mux2_4bits:inst.B[2]
B[7] => mux2_4bits:inst.B[3]


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst1
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst1
Y[0] <= mux2_16bits:inst1.Y[0]
Y[1] <= mux2_16bits:inst1.Y[1]
Y[2] <= mux2_16bits:inst1.Y[2]
Y[3] <= mux2_16bits:inst1.Y[3]
Y[4] <= mux2_16bits:inst1.Y[4]
Y[5] <= mux2_16bits:inst1.Y[5]
Y[6] <= mux2_16bits:inst1.Y[6]
Y[7] <= mux2_16bits:inst1.Y[7]
Y[8] <= mux2_16bits:inst1.Y[8]
Y[9] <= mux2_16bits:inst1.Y[9]
Y[10] <= mux2_16bits:inst1.Y[10]
Y[11] <= mux2_16bits:inst1.Y[11]
Y[12] <= mux2_16bits:inst1.Y[12]
Y[13] <= mux2_16bits:inst1.Y[13]
Y[14] <= mux2_16bits:inst1.Y[14]
Y[15] <= mux2_16bits:inst1.Y[15]
Y[16] <= mux2_16bits:inst.Y[0]
Y[17] <= mux2_16bits:inst.Y[1]
Y[18] <= mux2_16bits:inst.Y[2]
Y[19] <= mux2_16bits:inst.Y[3]
Y[20] <= mux2_16bits:inst.Y[4]
Y[21] <= mux2_16bits:inst.Y[5]
Y[22] <= mux2_16bits:inst.Y[6]
Y[23] <= mux2_16bits:inst.Y[7]
Y[24] <= mux2_16bits:inst.Y[8]
Y[25] <= mux2_16bits:inst.Y[9]
Y[26] <= mux2_16bits:inst.Y[10]
Y[27] <= mux2_16bits:inst.Y[11]
Y[28] <= mux2_16bits:inst.Y[12]
Y[29] <= mux2_16bits:inst.Y[13]
Y[30] <= mux2_16bits:inst.Y[14]
Y[31] <= mux2_16bits:inst.Y[15]
S => mux2_16bits:inst1.S
S => mux2_16bits:inst.S
A[0] => mux2_16bits:inst1.A[0]
A[1] => mux2_16bits:inst1.A[1]
A[2] => mux2_16bits:inst1.A[2]
A[3] => mux2_16bits:inst1.A[3]
A[4] => mux2_16bits:inst1.A[4]
A[5] => mux2_16bits:inst1.A[5]
A[6] => mux2_16bits:inst1.A[6]
A[7] => mux2_16bits:inst1.A[7]
A[8] => mux2_16bits:inst1.A[8]
A[9] => mux2_16bits:inst1.A[9]
A[10] => mux2_16bits:inst1.A[10]
A[11] => mux2_16bits:inst1.A[11]
A[12] => mux2_16bits:inst1.A[12]
A[13] => mux2_16bits:inst1.A[13]
A[14] => mux2_16bits:inst1.A[14]
A[15] => mux2_16bits:inst1.A[15]
A[16] => mux2_16bits:inst.A[0]
A[17] => mux2_16bits:inst.A[1]
A[18] => mux2_16bits:inst.A[2]
A[19] => mux2_16bits:inst.A[3]
A[20] => mux2_16bits:inst.A[4]
A[21] => mux2_16bits:inst.A[5]
A[22] => mux2_16bits:inst.A[6]
A[23] => mux2_16bits:inst.A[7]
A[24] => mux2_16bits:inst.A[8]
A[25] => mux2_16bits:inst.A[9]
A[26] => mux2_16bits:inst.A[10]
A[27] => mux2_16bits:inst.A[11]
A[28] => mux2_16bits:inst.A[12]
A[29] => mux2_16bits:inst.A[13]
A[30] => mux2_16bits:inst.A[14]
A[31] => mux2_16bits:inst.A[15]
B[0] => mux2_16bits:inst1.B[0]
B[1] => mux2_16bits:inst1.B[1]
B[2] => mux2_16bits:inst1.B[2]
B[3] => mux2_16bits:inst1.B[3]
B[4] => mux2_16bits:inst1.B[4]
B[5] => mux2_16bits:inst1.B[5]
B[6] => mux2_16bits:inst1.B[6]
B[7] => mux2_16bits:inst1.B[7]
B[8] => mux2_16bits:inst1.B[8]
B[9] => mux2_16bits:inst1.B[9]
B[10] => mux2_16bits:inst1.B[10]
B[11] => mux2_16bits:inst1.B[11]
B[12] => mux2_16bits:inst1.B[12]
B[13] => mux2_16bits:inst1.B[13]
B[14] => mux2_16bits:inst1.B[14]
B[15] => mux2_16bits:inst1.B[15]
B[16] => mux2_16bits:inst.B[0]
B[17] => mux2_16bits:inst.B[1]
B[18] => mux2_16bits:inst.B[2]
B[19] => mux2_16bits:inst.B[3]
B[20] => mux2_16bits:inst.B[4]
B[21] => mux2_16bits:inst.B[5]
B[22] => mux2_16bits:inst.B[6]
B[23] => mux2_16bits:inst.B[7]
B[24] => mux2_16bits:inst.B[8]
B[25] => mux2_16bits:inst.B[9]
B[26] => mux2_16bits:inst.B[10]
B[27] => mux2_16bits:inst.B[11]
B[28] => mux2_16bits:inst.B[12]
B[29] => mux2_16bits:inst.B[13]
B[30] => mux2_16bits:inst.B[14]
B[31] => mux2_16bits:inst.B[15]


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst1|mux2_16bits:inst1
Y[0] <= mux2_8bits:inst1.Y[0]
Y[1] <= mux2_8bits:inst1.Y[1]
Y[2] <= mux2_8bits:inst1.Y[2]
Y[3] <= mux2_8bits:inst1.Y[3]
Y[4] <= mux2_8bits:inst1.Y[4]
Y[5] <= mux2_8bits:inst1.Y[5]
Y[6] <= mux2_8bits:inst1.Y[6]
Y[7] <= mux2_8bits:inst1.Y[7]
Y[8] <= mux2_8bits:inst.Y[0]
Y[9] <= mux2_8bits:inst.Y[1]
Y[10] <= mux2_8bits:inst.Y[2]
Y[11] <= mux2_8bits:inst.Y[3]
Y[12] <= mux2_8bits:inst.Y[4]
Y[13] <= mux2_8bits:inst.Y[5]
Y[14] <= mux2_8bits:inst.Y[6]
Y[15] <= mux2_8bits:inst.Y[7]
S => mux2_8bits:inst1.S
S => mux2_8bits:inst.S
A[0] => mux2_8bits:inst1.A[0]
A[1] => mux2_8bits:inst1.A[1]
A[2] => mux2_8bits:inst1.A[2]
A[3] => mux2_8bits:inst1.A[3]
A[4] => mux2_8bits:inst1.A[4]
A[5] => mux2_8bits:inst1.A[5]
A[6] => mux2_8bits:inst1.A[6]
A[7] => mux2_8bits:inst1.A[7]
A[8] => mux2_8bits:inst.A[0]
A[9] => mux2_8bits:inst.A[1]
A[10] => mux2_8bits:inst.A[2]
A[11] => mux2_8bits:inst.A[3]
A[12] => mux2_8bits:inst.A[4]
A[13] => mux2_8bits:inst.A[5]
A[14] => mux2_8bits:inst.A[6]
A[15] => mux2_8bits:inst.A[7]
B[0] => mux2_8bits:inst1.B[0]
B[1] => mux2_8bits:inst1.B[1]
B[2] => mux2_8bits:inst1.B[2]
B[3] => mux2_8bits:inst1.B[3]
B[4] => mux2_8bits:inst1.B[4]
B[5] => mux2_8bits:inst1.B[5]
B[6] => mux2_8bits:inst1.B[6]
B[7] => mux2_8bits:inst1.B[7]
B[8] => mux2_8bits:inst.B[0]
B[9] => mux2_8bits:inst.B[1]
B[10] => mux2_8bits:inst.B[2]
B[11] => mux2_8bits:inst.B[3]
B[12] => mux2_8bits:inst.B[4]
B[13] => mux2_8bits:inst.B[5]
B[14] => mux2_8bits:inst.B[6]
B[15] => mux2_8bits:inst.B[7]


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst1
Y[0] <= mux2_4bits:inst1.Y[0]
Y[1] <= mux2_4bits:inst1.Y[1]
Y[2] <= mux2_4bits:inst1.Y[2]
Y[3] <= mux2_4bits:inst1.Y[3]
Y[4] <= mux2_4bits:inst.Y[0]
Y[5] <= mux2_4bits:inst.Y[1]
Y[6] <= mux2_4bits:inst.Y[2]
Y[7] <= mux2_4bits:inst.Y[3]
S => mux2_4bits:inst.S
S => mux2_4bits:inst1.S
A[0] => mux2_4bits:inst1.A[0]
A[1] => mux2_4bits:inst1.A[1]
A[2] => mux2_4bits:inst1.A[2]
A[3] => mux2_4bits:inst1.A[3]
A[4] => mux2_4bits:inst.A[0]
A[5] => mux2_4bits:inst.A[1]
A[6] => mux2_4bits:inst.A[2]
A[7] => mux2_4bits:inst.A[3]
B[0] => mux2_4bits:inst1.B[0]
B[1] => mux2_4bits:inst1.B[1]
B[2] => mux2_4bits:inst1.B[2]
B[3] => mux2_4bits:inst1.B[3]
B[4] => mux2_4bits:inst.B[0]
B[5] => mux2_4bits:inst.B[1]
B[6] => mux2_4bits:inst.B[2]
B[7] => mux2_4bits:inst.B[3]


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst1
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst
Y[0] <= mux2_4bits:inst1.Y[0]
Y[1] <= mux2_4bits:inst1.Y[1]
Y[2] <= mux2_4bits:inst1.Y[2]
Y[3] <= mux2_4bits:inst1.Y[3]
Y[4] <= mux2_4bits:inst.Y[0]
Y[5] <= mux2_4bits:inst.Y[1]
Y[6] <= mux2_4bits:inst.Y[2]
Y[7] <= mux2_4bits:inst.Y[3]
S => mux2_4bits:inst.S
S => mux2_4bits:inst1.S
A[0] => mux2_4bits:inst1.A[0]
A[1] => mux2_4bits:inst1.A[1]
A[2] => mux2_4bits:inst1.A[2]
A[3] => mux2_4bits:inst1.A[3]
A[4] => mux2_4bits:inst.A[0]
A[5] => mux2_4bits:inst.A[1]
A[6] => mux2_4bits:inst.A[2]
A[7] => mux2_4bits:inst.A[3]
B[0] => mux2_4bits:inst1.B[0]
B[1] => mux2_4bits:inst1.B[1]
B[2] => mux2_4bits:inst1.B[2]
B[3] => mux2_4bits:inst1.B[3]
B[4] => mux2_4bits:inst.B[0]
B[5] => mux2_4bits:inst.B[1]
B[6] => mux2_4bits:inst.B[2]
B[7] => mux2_4bits:inst.B[3]


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst1
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst1|mux2_16bits:inst1|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst1|mux2_16bits:inst
Y[0] <= mux2_8bits:inst1.Y[0]
Y[1] <= mux2_8bits:inst1.Y[1]
Y[2] <= mux2_8bits:inst1.Y[2]
Y[3] <= mux2_8bits:inst1.Y[3]
Y[4] <= mux2_8bits:inst1.Y[4]
Y[5] <= mux2_8bits:inst1.Y[5]
Y[6] <= mux2_8bits:inst1.Y[6]
Y[7] <= mux2_8bits:inst1.Y[7]
Y[8] <= mux2_8bits:inst.Y[0]
Y[9] <= mux2_8bits:inst.Y[1]
Y[10] <= mux2_8bits:inst.Y[2]
Y[11] <= mux2_8bits:inst.Y[3]
Y[12] <= mux2_8bits:inst.Y[4]
Y[13] <= mux2_8bits:inst.Y[5]
Y[14] <= mux2_8bits:inst.Y[6]
Y[15] <= mux2_8bits:inst.Y[7]
S => mux2_8bits:inst1.S
S => mux2_8bits:inst.S
A[0] => mux2_8bits:inst1.A[0]
A[1] => mux2_8bits:inst1.A[1]
A[2] => mux2_8bits:inst1.A[2]
A[3] => mux2_8bits:inst1.A[3]
A[4] => mux2_8bits:inst1.A[4]
A[5] => mux2_8bits:inst1.A[5]
A[6] => mux2_8bits:inst1.A[6]
A[7] => mux2_8bits:inst1.A[7]
A[8] => mux2_8bits:inst.A[0]
A[9] => mux2_8bits:inst.A[1]
A[10] => mux2_8bits:inst.A[2]
A[11] => mux2_8bits:inst.A[3]
A[12] => mux2_8bits:inst.A[4]
A[13] => mux2_8bits:inst.A[5]
A[14] => mux2_8bits:inst.A[6]
A[15] => mux2_8bits:inst.A[7]
B[0] => mux2_8bits:inst1.B[0]
B[1] => mux2_8bits:inst1.B[1]
B[2] => mux2_8bits:inst1.B[2]
B[3] => mux2_8bits:inst1.B[3]
B[4] => mux2_8bits:inst1.B[4]
B[5] => mux2_8bits:inst1.B[5]
B[6] => mux2_8bits:inst1.B[6]
B[7] => mux2_8bits:inst1.B[7]
B[8] => mux2_8bits:inst.B[0]
B[9] => mux2_8bits:inst.B[1]
B[10] => mux2_8bits:inst.B[2]
B[11] => mux2_8bits:inst.B[3]
B[12] => mux2_8bits:inst.B[4]
B[13] => mux2_8bits:inst.B[5]
B[14] => mux2_8bits:inst.B[6]
B[15] => mux2_8bits:inst.B[7]


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst1
Y[0] <= mux2_4bits:inst1.Y[0]
Y[1] <= mux2_4bits:inst1.Y[1]
Y[2] <= mux2_4bits:inst1.Y[2]
Y[3] <= mux2_4bits:inst1.Y[3]
Y[4] <= mux2_4bits:inst.Y[0]
Y[5] <= mux2_4bits:inst.Y[1]
Y[6] <= mux2_4bits:inst.Y[2]
Y[7] <= mux2_4bits:inst.Y[3]
S => mux2_4bits:inst.S
S => mux2_4bits:inst1.S
A[0] => mux2_4bits:inst1.A[0]
A[1] => mux2_4bits:inst1.A[1]
A[2] => mux2_4bits:inst1.A[2]
A[3] => mux2_4bits:inst1.A[3]
A[4] => mux2_4bits:inst.A[0]
A[5] => mux2_4bits:inst.A[1]
A[6] => mux2_4bits:inst.A[2]
A[7] => mux2_4bits:inst.A[3]
B[0] => mux2_4bits:inst1.B[0]
B[1] => mux2_4bits:inst1.B[1]
B[2] => mux2_4bits:inst1.B[2]
B[3] => mux2_4bits:inst1.B[3]
B[4] => mux2_4bits:inst.B[0]
B[5] => mux2_4bits:inst.B[1]
B[6] => mux2_4bits:inst.B[2]
B[7] => mux2_4bits:inst.B[3]


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst1
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst1|mux2_4bits:inst1|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst
Y[0] <= mux2_4bits:inst1.Y[0]
Y[1] <= mux2_4bits:inst1.Y[1]
Y[2] <= mux2_4bits:inst1.Y[2]
Y[3] <= mux2_4bits:inst1.Y[3]
Y[4] <= mux2_4bits:inst.Y[0]
Y[5] <= mux2_4bits:inst.Y[1]
Y[6] <= mux2_4bits:inst.Y[2]
Y[7] <= mux2_4bits:inst.Y[3]
S => mux2_4bits:inst.S
S => mux2_4bits:inst1.S
A[0] => mux2_4bits:inst1.A[0]
A[1] => mux2_4bits:inst1.A[1]
A[2] => mux2_4bits:inst1.A[2]
A[3] => mux2_4bits:inst1.A[3]
A[4] => mux2_4bits:inst.A[0]
A[5] => mux2_4bits:inst.A[1]
A[6] => mux2_4bits:inst.A[2]
A[7] => mux2_4bits:inst.A[3]
B[0] => mux2_4bits:inst1.B[0]
B[1] => mux2_4bits:inst1.B[1]
B[2] => mux2_4bits:inst1.B[2]
B[3] => mux2_4bits:inst1.B[3]
B[4] => mux2_4bits:inst.B[0]
B[5] => mux2_4bits:inst.B[1]
B[6] => mux2_4bits:inst.B[2]
B[7] => mux2_4bits:inst.B[3]


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst1
Y[0] <= mux2:inst8.Y
Y[1] <= mux2:inst9.Y
Y[2] <= mux2:inst10.Y
Y[3] <= mux2:inst11.Y
S => mux2:inst8.S
S => mux2:inst9.S
S => mux2:inst10.S
S => mux2:inst11.S
B[0] => mux2:inst8.D1
B[1] => mux2:inst9.D1
B[2] => mux2:inst10.D1
B[3] => mux2:inst11.D1
A[0] => mux2:inst8.D0
A[1] => mux2:inst9.D0
A[2] => mux2:inst10.D0
A[3] => mux2:inst11.D0


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|datapath:inst12|mux2_64bits:inst10|mux2_32bits:inst1|mux2_16bits:inst|mux2_8bits:inst|mux2_4bits:inst1|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst
O[0] <= MUX2_16BIT:inst5.Y[0]
O[1] <= MUX2_16BIT:inst5.Y[1]
O[2] <= MUX2_16BIT:inst5.Y[2]
O[3] <= MUX2_16BIT:inst5.Y[3]
O[4] <= MUX2_16BIT:inst5.Y[4]
O[5] <= MUX2_16BIT:inst5.Y[5]
O[6] <= MUX2_16BIT:inst5.Y[6]
O[7] <= MUX2_16BIT:inst5.Y[7]
O[8] <= MUX2_16BIT:inst5.Y[8]
O[9] <= MUX2_16BIT:inst5.Y[9]
O[10] <= MUX2_16BIT:inst5.Y[10]
O[11] <= MUX2_16BIT:inst5.Y[11]
O[12] <= MUX2_16BIT:inst5.Y[12]
O[13] <= MUX2_16BIT:inst5.Y[13]
O[14] <= MUX2_16BIT:inst5.Y[14]
O[15] <= MUX2_16BIT:inst5.Y[15]
O[16] <= MUX2_16BIT:inst6.Y[0]
O[17] <= MUX2_16BIT:inst6.Y[1]
O[18] <= MUX2_16BIT:inst6.Y[2]
O[19] <= MUX2_16BIT:inst6.Y[3]
O[20] <= MUX2_16BIT:inst6.Y[4]
O[21] <= MUX2_16BIT:inst6.Y[5]
O[22] <= MUX2_16BIT:inst6.Y[6]
O[23] <= MUX2_16BIT:inst6.Y[7]
O[24] <= MUX2_16BIT:inst6.Y[8]
O[25] <= MUX2_16BIT:inst6.Y[9]
O[26] <= MUX2_16BIT:inst6.Y[10]
O[27] <= MUX2_16BIT:inst6.Y[11]
O[28] <= MUX2_16BIT:inst6.Y[12]
O[29] <= MUX2_16BIT:inst6.Y[13]
O[30] <= MUX2_16BIT:inst6.Y[14]
O[31] <= MUX2_16BIT:inst6.Y[15]
I[0] => MUX2_16BIT:inst5.D0[0]
I[0] => ADD_SUB_32bits:inst.B[0]
I[1] => MUX2_16BIT:inst5.D0[1]
I[1] => ADD_SUB_32bits:inst.B[1]
I[2] => MUX2_16BIT:inst5.D0[2]
I[2] => ADD_SUB_32bits:inst.B[2]
I[3] => MUX2_16BIT:inst5.D0[3]
I[3] => ADD_SUB_32bits:inst.B[3]
I[4] => MUX2_16BIT:inst5.D0[4]
I[4] => ADD_SUB_32bits:inst.B[4]
I[5] => MUX2_16BIT:inst5.D0[5]
I[5] => ADD_SUB_32bits:inst.B[5]
I[6] => MUX2_16BIT:inst5.D0[6]
I[6] => ADD_SUB_32bits:inst.B[6]
I[7] => MUX2_16BIT:inst5.D0[7]
I[7] => ADD_SUB_32bits:inst.B[7]
I[8] => MUX2_16BIT:inst5.D0[8]
I[8] => ADD_SUB_32bits:inst.B[8]
I[9] => MUX2_16BIT:inst5.D0[9]
I[9] => ADD_SUB_32bits:inst.B[9]
I[10] => MUX2_16BIT:inst5.D0[10]
I[10] => ADD_SUB_32bits:inst.B[10]
I[11] => MUX2_16BIT:inst5.D0[11]
I[11] => ADD_SUB_32bits:inst.B[11]
I[12] => MUX2_16BIT:inst5.D0[12]
I[12] => ADD_SUB_32bits:inst.B[12]
I[13] => MUX2_16BIT:inst5.D0[13]
I[13] => ADD_SUB_32bits:inst.B[13]
I[14] => MUX2_16BIT:inst5.D0[14]
I[14] => ADD_SUB_32bits:inst.B[14]
I[15] => MUX2_16BIT:inst5.D0[15]
I[15] => ADD_SUB_32bits:inst.B[15]
I[16] => ADD_SUB_32bits:inst.B[16]
I[16] => MUX2_16BIT:inst6.D0[0]
I[17] => ADD_SUB_32bits:inst.B[17]
I[17] => MUX2_16BIT:inst6.D0[1]
I[18] => ADD_SUB_32bits:inst.B[18]
I[18] => MUX2_16BIT:inst6.D0[2]
I[19] => ADD_SUB_32bits:inst.B[19]
I[19] => MUX2_16BIT:inst6.D0[3]
I[20] => ADD_SUB_32bits:inst.B[20]
I[20] => MUX2_16BIT:inst6.D0[4]
I[21] => ADD_SUB_32bits:inst.B[21]
I[21] => MUX2_16BIT:inst6.D0[5]
I[22] => ADD_SUB_32bits:inst.B[22]
I[22] => MUX2_16BIT:inst6.D0[6]
I[23] => ADD_SUB_32bits:inst.B[23]
I[23] => MUX2_16BIT:inst6.D0[7]
I[24] => ADD_SUB_32bits:inst.B[24]
I[24] => MUX2_16BIT:inst6.D0[8]
I[25] => ADD_SUB_32bits:inst.B[25]
I[25] => MUX2_16BIT:inst6.D0[9]
I[26] => ADD_SUB_32bits:inst.B[26]
I[26] => MUX2_16BIT:inst6.D0[10]
I[27] => ADD_SUB_32bits:inst.B[27]
I[27] => MUX2_16BIT:inst6.D0[11]
I[28] => ADD_SUB_32bits:inst.B[28]
I[28] => MUX2_16BIT:inst6.D0[12]
I[29] => ADD_SUB_32bits:inst.B[29]
I[29] => MUX2_16BIT:inst6.D0[13]
I[30] => ADD_SUB_32bits:inst.B[30]
I[30] => MUX2_16BIT:inst6.D0[14]
I[31] => MUX2_16BIT:inst5.S
I[31] => ADD_SUB_32bits:inst.B[31]
I[31] => MUX2_16BIT:inst6.S
I[31] => MUX2_16BIT:inst6.D0[15]


|signedVXL|trans_32bits:inst|MUX2_16BIT:inst5
Y[0] <= MUX2:inst.Y
Y[1] <= MUX2:inst4.Y
Y[2] <= MUX2:inst5.Y
Y[3] <= MUX2:inst6.Y
Y[4] <= MUX2:inst7.Y
Y[5] <= MUX2:inst8.Y
Y[6] <= MUX2:inst9.Y
Y[7] <= MUX2:inst10.Y
Y[8] <= MUX2:inst11.Y
Y[9] <= MUX2:inst12.Y
Y[10] <= MUX2:inst13.Y
Y[11] <= MUX2:inst14.Y
Y[12] <= MUX2:inst15.Y
Y[13] <= MUX2:inst16.Y
Y[14] <= MUX2:inst17.Y
Y[15] <= MUX2:inst18.Y
S => MUX2:inst.S
S => MUX2:inst4.S
S => MUX2:inst5.S
S => MUX2:inst6.S
S => MUX2:inst7.S
S => MUX2:inst8.S
S => MUX2:inst9.S
S => MUX2:inst10.S
S => MUX2:inst11.S
S => MUX2:inst12.S
S => MUX2:inst13.S
S => MUX2:inst14.S
S => MUX2:inst15.S
S => MUX2:inst16.S
S => MUX2:inst17.S
S => MUX2:inst18.S
D1[0] => MUX2:inst.D1
D1[1] => MUX2:inst4.D1
D1[2] => MUX2:inst5.D1
D1[3] => MUX2:inst6.D1
D1[4] => MUX2:inst7.D1
D1[5] => MUX2:inst8.D1
D1[6] => MUX2:inst9.D1
D1[7] => MUX2:inst10.D1
D1[8] => MUX2:inst11.D1
D1[9] => MUX2:inst12.D1
D1[10] => MUX2:inst13.D1
D1[11] => MUX2:inst14.D1
D1[12] => MUX2:inst15.D1
D1[13] => MUX2:inst16.D1
D1[14] => MUX2:inst17.D1
D1[15] => MUX2:inst18.D1
D0[0] => MUX2:inst.D0
D0[1] => MUX2:inst4.D0
D0[2] => MUX2:inst5.D0
D0[3] => MUX2:inst6.D0
D0[4] => MUX2:inst7.D0
D0[5] => MUX2:inst8.D0
D0[6] => MUX2:inst9.D0
D0[7] => MUX2:inst10.D0
D0[8] => MUX2:inst11.D0
D0[9] => MUX2:inst12.D0
D0[10] => MUX2:inst13.D0
D0[11] => MUX2:inst14.D0
D0[12] => MUX2:inst15.D0
D0[13] => MUX2:inst16.D0
D0[14] => MUX2:inst17.D0
D0[15] => MUX2:inst18.D0


|signedVXL|trans_32bits:inst|MUX2_16BIT:inst5|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|MUX2_16BIT:inst5|mux2:inst4
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|MUX2_16BIT:inst5|mux2:inst5
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|MUX2_16BIT:inst5|mux2:inst6
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|MUX2_16BIT:inst5|mux2:inst7
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|MUX2_16BIT:inst5|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|MUX2_16BIT:inst5|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|MUX2_16BIT:inst5|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|MUX2_16BIT:inst5|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|MUX2_16BIT:inst5|mux2:inst12
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|MUX2_16BIT:inst5|mux2:inst13
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|MUX2_16BIT:inst5|mux2:inst14
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|MUX2_16BIT:inst5|mux2:inst15
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|MUX2_16BIT:inst5|mux2:inst16
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|MUX2_16BIT:inst5|mux2:inst17
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|MUX2_16BIT:inst5|mux2:inst18
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst
Cout <= F_A_32bits:inst1.Cout
Cin => F_A_32bits:inst1.Cin
Cin => MUX2_16BIT:inst4.S
Cin => MUX2_16BIT:inst8.S
A[0] => F_A_32bits:inst1.A[0]
A[1] => F_A_32bits:inst1.A[1]
A[2] => F_A_32bits:inst1.A[2]
A[3] => F_A_32bits:inst1.A[3]
A[4] => F_A_32bits:inst1.A[4]
A[5] => F_A_32bits:inst1.A[5]
A[6] => F_A_32bits:inst1.A[6]
A[7] => F_A_32bits:inst1.A[7]
A[8] => F_A_32bits:inst1.A[8]
A[9] => F_A_32bits:inst1.A[9]
A[10] => F_A_32bits:inst1.A[10]
A[11] => F_A_32bits:inst1.A[11]
A[12] => F_A_32bits:inst1.A[12]
A[13] => F_A_32bits:inst1.A[13]
A[14] => F_A_32bits:inst1.A[14]
A[15] => F_A_32bits:inst1.A[15]
A[16] => F_A_32bits:inst1.A[16]
A[17] => F_A_32bits:inst1.A[17]
A[18] => F_A_32bits:inst1.A[18]
A[19] => F_A_32bits:inst1.A[19]
A[20] => F_A_32bits:inst1.A[20]
A[21] => F_A_32bits:inst1.A[21]
A[22] => F_A_32bits:inst1.A[22]
A[23] => F_A_32bits:inst1.A[23]
A[24] => F_A_32bits:inst1.A[24]
A[25] => F_A_32bits:inst1.A[25]
A[26] => F_A_32bits:inst1.A[26]
A[27] => F_A_32bits:inst1.A[27]
A[28] => F_A_32bits:inst1.A[28]
A[29] => F_A_32bits:inst1.A[29]
A[30] => F_A_32bits:inst1.A[30]
A[31] => F_A_32bits:inst1.A[31]
B[0] => XOR_16BIT:inst.A[0]
B[1] => XOR_16BIT:inst.A[1]
B[2] => XOR_16BIT:inst.A[2]
B[3] => XOR_16BIT:inst.A[3]
B[4] => XOR_16BIT:inst.A[4]
B[5] => XOR_16BIT:inst.A[5]
B[6] => XOR_16BIT:inst.A[6]
B[7] => XOR_16BIT:inst.A[7]
B[8] => XOR_16BIT:inst.A[8]
B[9] => XOR_16BIT:inst.A[9]
B[10] => XOR_16BIT:inst.A[10]
B[11] => XOR_16BIT:inst.A[11]
B[12] => XOR_16BIT:inst.A[12]
B[13] => XOR_16BIT:inst.A[13]
B[14] => XOR_16BIT:inst.A[14]
B[15] => XOR_16BIT:inst.A[15]
B[16] => XOR_16BIT:inst2.A[0]
B[17] => XOR_16BIT:inst2.A[1]
B[18] => XOR_16BIT:inst2.A[2]
B[19] => XOR_16BIT:inst2.A[3]
B[20] => XOR_16BIT:inst2.A[4]
B[21] => XOR_16BIT:inst2.A[5]
B[22] => XOR_16BIT:inst2.A[6]
B[23] => XOR_16BIT:inst2.A[7]
B[24] => XOR_16BIT:inst2.A[8]
B[25] => XOR_16BIT:inst2.A[9]
B[26] => XOR_16BIT:inst2.A[10]
B[27] => XOR_16BIT:inst2.A[11]
B[28] => XOR_16BIT:inst2.A[12]
B[29] => XOR_16BIT:inst2.A[13]
B[30] => XOR_16BIT:inst2.A[14]
B[31] => XOR_16BIT:inst2.A[15]
S[0] <= F_A_32bits:inst1.S[0]
S[1] <= F_A_32bits:inst1.S[1]
S[2] <= F_A_32bits:inst1.S[2]
S[3] <= F_A_32bits:inst1.S[3]
S[4] <= F_A_32bits:inst1.S[4]
S[5] <= F_A_32bits:inst1.S[5]
S[6] <= F_A_32bits:inst1.S[6]
S[7] <= F_A_32bits:inst1.S[7]
S[8] <= F_A_32bits:inst1.S[8]
S[9] <= F_A_32bits:inst1.S[9]
S[10] <= F_A_32bits:inst1.S[10]
S[11] <= F_A_32bits:inst1.S[11]
S[12] <= F_A_32bits:inst1.S[12]
S[13] <= F_A_32bits:inst1.S[13]
S[14] <= F_A_32bits:inst1.S[14]
S[15] <= F_A_32bits:inst1.S[15]
S[16] <= F_A_32bits:inst1.S[16]
S[17] <= F_A_32bits:inst1.S[17]
S[18] <= F_A_32bits:inst1.S[18]
S[19] <= F_A_32bits:inst1.S[19]
S[20] <= F_A_32bits:inst1.S[20]
S[21] <= F_A_32bits:inst1.S[21]
S[22] <= F_A_32bits:inst1.S[22]
S[23] <= F_A_32bits:inst1.S[23]
S[24] <= F_A_32bits:inst1.S[24]
S[25] <= F_A_32bits:inst1.S[25]
S[26] <= F_A_32bits:inst1.S[26]
S[27] <= F_A_32bits:inst1.S[27]
S[28] <= F_A_32bits:inst1.S[28]
S[29] <= F_A_32bits:inst1.S[29]
S[30] <= F_A_32bits:inst1.S[30]
S[31] <= F_A_32bits:inst1.S[31]


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|F_A_32bits:inst1
Cout <= F_A_8bits:inst3.Cout
Cin => F_A_8bits:inst.Cin
A[0] => F_A_8bits:inst.A[0]
A[1] => F_A_8bits:inst.A[1]
A[2] => F_A_8bits:inst.A[2]
A[3] => F_A_8bits:inst.A[3]
A[4] => F_A_8bits:inst.A[4]
A[5] => F_A_8bits:inst.A[5]
A[6] => F_A_8bits:inst.A[6]
A[7] => F_A_8bits:inst.A[7]
A[8] => F_A_8bits:inst1.A[0]
A[9] => F_A_8bits:inst1.A[1]
A[10] => F_A_8bits:inst1.A[2]
A[11] => F_A_8bits:inst1.A[3]
A[12] => F_A_8bits:inst1.A[4]
A[13] => F_A_8bits:inst1.A[5]
A[14] => F_A_8bits:inst1.A[6]
A[15] => F_A_8bits:inst1.A[7]
A[16] => F_A_8bits:inst2.A[0]
A[17] => F_A_8bits:inst2.A[1]
A[18] => F_A_8bits:inst2.A[2]
A[19] => F_A_8bits:inst2.A[3]
A[20] => F_A_8bits:inst2.A[4]
A[21] => F_A_8bits:inst2.A[5]
A[22] => F_A_8bits:inst2.A[6]
A[23] => F_A_8bits:inst2.A[7]
A[24] => F_A_8bits:inst3.A[0]
A[25] => F_A_8bits:inst3.A[1]
A[26] => F_A_8bits:inst3.A[2]
A[27] => F_A_8bits:inst3.A[3]
A[28] => F_A_8bits:inst3.A[4]
A[29] => F_A_8bits:inst3.A[5]
A[30] => F_A_8bits:inst3.A[6]
A[31] => F_A_8bits:inst3.A[7]
B[0] => F_A_8bits:inst.B[0]
B[1] => F_A_8bits:inst.B[1]
B[2] => F_A_8bits:inst.B[2]
B[3] => F_A_8bits:inst.B[3]
B[4] => F_A_8bits:inst.B[4]
B[5] => F_A_8bits:inst.B[5]
B[6] => F_A_8bits:inst.B[6]
B[7] => F_A_8bits:inst.B[7]
B[8] => F_A_8bits:inst1.B[0]
B[9] => F_A_8bits:inst1.B[1]
B[10] => F_A_8bits:inst1.B[2]
B[11] => F_A_8bits:inst1.B[3]
B[12] => F_A_8bits:inst1.B[4]
B[13] => F_A_8bits:inst1.B[5]
B[14] => F_A_8bits:inst1.B[6]
B[15] => F_A_8bits:inst1.B[7]
B[16] => F_A_8bits:inst2.B[0]
B[17] => F_A_8bits:inst2.B[1]
B[18] => F_A_8bits:inst2.B[2]
B[19] => F_A_8bits:inst2.B[3]
B[20] => F_A_8bits:inst2.B[4]
B[21] => F_A_8bits:inst2.B[5]
B[22] => F_A_8bits:inst2.B[6]
B[23] => F_A_8bits:inst2.B[7]
B[24] => F_A_8bits:inst3.B[0]
B[25] => F_A_8bits:inst3.B[1]
B[26] => F_A_8bits:inst3.B[2]
B[27] => F_A_8bits:inst3.B[3]
B[28] => F_A_8bits:inst3.B[4]
B[29] => F_A_8bits:inst3.B[5]
B[30] => F_A_8bits:inst3.B[6]
B[31] => F_A_8bits:inst3.B[7]
S[0] <= F_A_8bits:inst.S[0]
S[1] <= F_A_8bits:inst.S[1]
S[2] <= F_A_8bits:inst.S[2]
S[3] <= F_A_8bits:inst.S[3]
S[4] <= F_A_8bits:inst.S[4]
S[5] <= F_A_8bits:inst.S[5]
S[6] <= F_A_8bits:inst.S[6]
S[7] <= F_A_8bits:inst.S[7]
S[8] <= F_A_8bits:inst1.S[0]
S[9] <= F_A_8bits:inst1.S[1]
S[10] <= F_A_8bits:inst1.S[2]
S[11] <= F_A_8bits:inst1.S[3]
S[12] <= F_A_8bits:inst1.S[4]
S[13] <= F_A_8bits:inst1.S[5]
S[14] <= F_A_8bits:inst1.S[6]
S[15] <= F_A_8bits:inst1.S[7]
S[16] <= F_A_8bits:inst2.S[0]
S[17] <= F_A_8bits:inst2.S[1]
S[18] <= F_A_8bits:inst2.S[2]
S[19] <= F_A_8bits:inst2.S[3]
S[20] <= F_A_8bits:inst2.S[4]
S[21] <= F_A_8bits:inst2.S[5]
S[22] <= F_A_8bits:inst2.S[6]
S[23] <= F_A_8bits:inst2.S[7]
S[24] <= F_A_8bits:inst3.S[0]
S[25] <= F_A_8bits:inst3.S[1]
S[26] <= F_A_8bits:inst3.S[2]
S[27] <= F_A_8bits:inst3.S[3]
S[28] <= F_A_8bits:inst3.S[4]
S[29] <= F_A_8bits:inst3.S[5]
S[30] <= F_A_8bits:inst3.S[6]
S[31] <= F_A_8bits:inst3.S[7]


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst3
Cout <= FA_1bit:inst8.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst2.A
A[2] => FA_1bit:inst3.A
A[3] => FA_1bit:inst4.A
A[4] => FA_1bit:inst5.A
A[5] => FA_1bit:inst6.A
A[6] => FA_1bit:inst7.A
A[7] => FA_1bit:inst8.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst2.B
B[2] => FA_1bit:inst3.B
B[3] => FA_1bit:inst4.B
B[4] => FA_1bit:inst5.B
B[5] => FA_1bit:inst6.B
B[6] => FA_1bit:inst7.B
B[7] => FA_1bit:inst8.B
Cin => FA_1bit:inst.Cin
S[0] <= FA_1bit:inst.S
S[1] <= FA_1bit:inst2.S
S[2] <= FA_1bit:inst3.S
S[3] <= FA_1bit:inst4.S
S[4] <= FA_1bit:inst5.S
S[5] <= FA_1bit:inst6.S
S[6] <= FA_1bit:inst7.S
S[7] <= FA_1bit:inst8.S


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst3|FA_1bit:inst8
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst3|FA_1bit:inst7
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst3|FA_1bit:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst3|FA_1bit:inst5
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst3|FA_1bit:inst4
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst3|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst3|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst3|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst2
Cout <= FA_1bit:inst8.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst2.A
A[2] => FA_1bit:inst3.A
A[3] => FA_1bit:inst4.A
A[4] => FA_1bit:inst5.A
A[5] => FA_1bit:inst6.A
A[6] => FA_1bit:inst7.A
A[7] => FA_1bit:inst8.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst2.B
B[2] => FA_1bit:inst3.B
B[3] => FA_1bit:inst4.B
B[4] => FA_1bit:inst5.B
B[5] => FA_1bit:inst6.B
B[6] => FA_1bit:inst7.B
B[7] => FA_1bit:inst8.B
Cin => FA_1bit:inst.Cin
S[0] <= FA_1bit:inst.S
S[1] <= FA_1bit:inst2.S
S[2] <= FA_1bit:inst3.S
S[3] <= FA_1bit:inst4.S
S[4] <= FA_1bit:inst5.S
S[5] <= FA_1bit:inst6.S
S[6] <= FA_1bit:inst7.S
S[7] <= FA_1bit:inst8.S


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst2|FA_1bit:inst8
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst2|FA_1bit:inst7
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst2|FA_1bit:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst2|FA_1bit:inst5
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst2|FA_1bit:inst4
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst2|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst2|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst2|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst1
Cout <= FA_1bit:inst8.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst2.A
A[2] => FA_1bit:inst3.A
A[3] => FA_1bit:inst4.A
A[4] => FA_1bit:inst5.A
A[5] => FA_1bit:inst6.A
A[6] => FA_1bit:inst7.A
A[7] => FA_1bit:inst8.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst2.B
B[2] => FA_1bit:inst3.B
B[3] => FA_1bit:inst4.B
B[4] => FA_1bit:inst5.B
B[5] => FA_1bit:inst6.B
B[6] => FA_1bit:inst7.B
B[7] => FA_1bit:inst8.B
Cin => FA_1bit:inst.Cin
S[0] <= FA_1bit:inst.S
S[1] <= FA_1bit:inst2.S
S[2] <= FA_1bit:inst3.S
S[3] <= FA_1bit:inst4.S
S[4] <= FA_1bit:inst5.S
S[5] <= FA_1bit:inst6.S
S[6] <= FA_1bit:inst7.S
S[7] <= FA_1bit:inst8.S


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst1|FA_1bit:inst8
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst1|FA_1bit:inst7
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst1|FA_1bit:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst1|FA_1bit:inst5
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst1|FA_1bit:inst4
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst1|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst1|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst1|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst
Cout <= FA_1bit:inst8.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst2.A
A[2] => FA_1bit:inst3.A
A[3] => FA_1bit:inst4.A
A[4] => FA_1bit:inst5.A
A[5] => FA_1bit:inst6.A
A[6] => FA_1bit:inst7.A
A[7] => FA_1bit:inst8.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst2.B
B[2] => FA_1bit:inst3.B
B[3] => FA_1bit:inst4.B
B[4] => FA_1bit:inst5.B
B[5] => FA_1bit:inst6.B
B[6] => FA_1bit:inst7.B
B[7] => FA_1bit:inst8.B
Cin => FA_1bit:inst.Cin
S[0] <= FA_1bit:inst.S
S[1] <= FA_1bit:inst2.S
S[2] <= FA_1bit:inst3.S
S[3] <= FA_1bit:inst4.S
S[4] <= FA_1bit:inst5.S
S[5] <= FA_1bit:inst6.S
S[6] <= FA_1bit:inst7.S
S[7] <= FA_1bit:inst8.S


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst|FA_1bit:inst8
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst|FA_1bit:inst7
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst|FA_1bit:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst|FA_1bit:inst5
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst|FA_1bit:inst4
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|XOR_16BIT:inst
XOR[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
XOR[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
XOR[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
XOR[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
XOR[4] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
XOR[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
XOR[6] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
XOR[7] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
XOR[8] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
XOR[9] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
XOR[10] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
XOR[11] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
XOR[12] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
XOR[13] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
XOR[14] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
XOR[15] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN0
A[1] => inst1.IN0
A[2] => inst2.IN0
A[3] => inst3.IN0
A[4] => inst4.IN0
A[5] => inst5.IN0
A[6] => inst6.IN0
A[7] => inst7.IN0
A[8] => inst8.IN0
A[9] => inst9.IN0
A[10] => inst10.IN0
A[11] => inst11.IN0
A[12] => inst12.IN0
A[13] => inst13.IN0
A[14] => inst14.IN0
A[15] => inst15.IN0
B[0] => inst.IN1
B[1] => inst1.IN1
B[2] => inst2.IN1
B[3] => inst3.IN1
B[4] => inst4.IN1
B[5] => inst5.IN1
B[6] => inst6.IN1
B[7] => inst7.IN1
B[8] => inst8.IN1
B[9] => inst9.IN1
B[10] => inst10.IN1
B[11] => inst11.IN1
B[12] => inst12.IN1
B[13] => inst13.IN1
B[14] => inst14.IN1
B[15] => inst15.IN1


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|MUX2_16BIT:inst4
Y[0] <= MUX2:inst.Y
Y[1] <= MUX2:inst4.Y
Y[2] <= MUX2:inst5.Y
Y[3] <= MUX2:inst6.Y
Y[4] <= MUX2:inst7.Y
Y[5] <= MUX2:inst8.Y
Y[6] <= MUX2:inst9.Y
Y[7] <= MUX2:inst10.Y
Y[8] <= MUX2:inst11.Y
Y[9] <= MUX2:inst12.Y
Y[10] <= MUX2:inst13.Y
Y[11] <= MUX2:inst14.Y
Y[12] <= MUX2:inst15.Y
Y[13] <= MUX2:inst16.Y
Y[14] <= MUX2:inst17.Y
Y[15] <= MUX2:inst18.Y
S => MUX2:inst.S
S => MUX2:inst4.S
S => MUX2:inst5.S
S => MUX2:inst6.S
S => MUX2:inst7.S
S => MUX2:inst8.S
S => MUX2:inst9.S
S => MUX2:inst10.S
S => MUX2:inst11.S
S => MUX2:inst12.S
S => MUX2:inst13.S
S => MUX2:inst14.S
S => MUX2:inst15.S
S => MUX2:inst16.S
S => MUX2:inst17.S
S => MUX2:inst18.S
D1[0] => MUX2:inst.D1
D1[1] => MUX2:inst4.D1
D1[2] => MUX2:inst5.D1
D1[3] => MUX2:inst6.D1
D1[4] => MUX2:inst7.D1
D1[5] => MUX2:inst8.D1
D1[6] => MUX2:inst9.D1
D1[7] => MUX2:inst10.D1
D1[8] => MUX2:inst11.D1
D1[9] => MUX2:inst12.D1
D1[10] => MUX2:inst13.D1
D1[11] => MUX2:inst14.D1
D1[12] => MUX2:inst15.D1
D1[13] => MUX2:inst16.D1
D1[14] => MUX2:inst17.D1
D1[15] => MUX2:inst18.D1
D0[0] => MUX2:inst.D0
D0[1] => MUX2:inst4.D0
D0[2] => MUX2:inst5.D0
D0[3] => MUX2:inst6.D0
D0[4] => MUX2:inst7.D0
D0[5] => MUX2:inst8.D0
D0[6] => MUX2:inst9.D0
D0[7] => MUX2:inst10.D0
D0[8] => MUX2:inst11.D0
D0[9] => MUX2:inst12.D0
D0[10] => MUX2:inst13.D0
D0[11] => MUX2:inst14.D0
D0[12] => MUX2:inst15.D0
D0[13] => MUX2:inst16.D0
D0[14] => MUX2:inst17.D0
D0[15] => MUX2:inst18.D0


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|MUX2_16BIT:inst4|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|MUX2_16BIT:inst4|mux2:inst4
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|MUX2_16BIT:inst4|mux2:inst5
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|MUX2_16BIT:inst4|mux2:inst6
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|MUX2_16BIT:inst4|mux2:inst7
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|MUX2_16BIT:inst4|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|MUX2_16BIT:inst4|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|MUX2_16BIT:inst4|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|MUX2_16BIT:inst4|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|MUX2_16BIT:inst4|mux2:inst12
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|MUX2_16BIT:inst4|mux2:inst13
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|MUX2_16BIT:inst4|mux2:inst14
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|MUX2_16BIT:inst4|mux2:inst15
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|MUX2_16BIT:inst4|mux2:inst16
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|MUX2_16BIT:inst4|mux2:inst17
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|MUX2_16BIT:inst4|mux2:inst18
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|XOR_16BIT:inst2
XOR[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
XOR[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
XOR[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
XOR[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
XOR[4] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
XOR[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
XOR[6] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
XOR[7] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
XOR[8] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
XOR[9] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
XOR[10] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
XOR[11] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
XOR[12] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
XOR[13] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
XOR[14] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
XOR[15] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN0
A[1] => inst1.IN0
A[2] => inst2.IN0
A[3] => inst3.IN0
A[4] => inst4.IN0
A[5] => inst5.IN0
A[6] => inst6.IN0
A[7] => inst7.IN0
A[8] => inst8.IN0
A[9] => inst9.IN0
A[10] => inst10.IN0
A[11] => inst11.IN0
A[12] => inst12.IN0
A[13] => inst13.IN0
A[14] => inst14.IN0
A[15] => inst15.IN0
B[0] => inst.IN1
B[1] => inst1.IN1
B[2] => inst2.IN1
B[3] => inst3.IN1
B[4] => inst4.IN1
B[5] => inst5.IN1
B[6] => inst6.IN1
B[7] => inst7.IN1
B[8] => inst8.IN1
B[9] => inst9.IN1
B[10] => inst10.IN1
B[11] => inst11.IN1
B[12] => inst12.IN1
B[13] => inst13.IN1
B[14] => inst14.IN1
B[15] => inst15.IN1


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|MUX2_16BIT:inst8
Y[0] <= MUX2:inst.Y
Y[1] <= MUX2:inst4.Y
Y[2] <= MUX2:inst5.Y
Y[3] <= MUX2:inst6.Y
Y[4] <= MUX2:inst7.Y
Y[5] <= MUX2:inst8.Y
Y[6] <= MUX2:inst9.Y
Y[7] <= MUX2:inst10.Y
Y[8] <= MUX2:inst11.Y
Y[9] <= MUX2:inst12.Y
Y[10] <= MUX2:inst13.Y
Y[11] <= MUX2:inst14.Y
Y[12] <= MUX2:inst15.Y
Y[13] <= MUX2:inst16.Y
Y[14] <= MUX2:inst17.Y
Y[15] <= MUX2:inst18.Y
S => MUX2:inst.S
S => MUX2:inst4.S
S => MUX2:inst5.S
S => MUX2:inst6.S
S => MUX2:inst7.S
S => MUX2:inst8.S
S => MUX2:inst9.S
S => MUX2:inst10.S
S => MUX2:inst11.S
S => MUX2:inst12.S
S => MUX2:inst13.S
S => MUX2:inst14.S
S => MUX2:inst15.S
S => MUX2:inst16.S
S => MUX2:inst17.S
S => MUX2:inst18.S
D1[0] => MUX2:inst.D1
D1[1] => MUX2:inst4.D1
D1[2] => MUX2:inst5.D1
D1[3] => MUX2:inst6.D1
D1[4] => MUX2:inst7.D1
D1[5] => MUX2:inst8.D1
D1[6] => MUX2:inst9.D1
D1[7] => MUX2:inst10.D1
D1[8] => MUX2:inst11.D1
D1[9] => MUX2:inst12.D1
D1[10] => MUX2:inst13.D1
D1[11] => MUX2:inst14.D1
D1[12] => MUX2:inst15.D1
D1[13] => MUX2:inst16.D1
D1[14] => MUX2:inst17.D1
D1[15] => MUX2:inst18.D1
D0[0] => MUX2:inst.D0
D0[1] => MUX2:inst4.D0
D0[2] => MUX2:inst5.D0
D0[3] => MUX2:inst6.D0
D0[4] => MUX2:inst7.D0
D0[5] => MUX2:inst8.D0
D0[6] => MUX2:inst9.D0
D0[7] => MUX2:inst10.D0
D0[8] => MUX2:inst11.D0
D0[9] => MUX2:inst12.D0
D0[10] => MUX2:inst13.D0
D0[11] => MUX2:inst14.D0
D0[12] => MUX2:inst15.D0
D0[13] => MUX2:inst16.D0
D0[14] => MUX2:inst17.D0
D0[15] => MUX2:inst18.D0


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|MUX2_16BIT:inst8|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|MUX2_16BIT:inst8|mux2:inst4
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|MUX2_16BIT:inst8|mux2:inst5
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|MUX2_16BIT:inst8|mux2:inst6
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|MUX2_16BIT:inst8|mux2:inst7
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|MUX2_16BIT:inst8|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|MUX2_16BIT:inst8|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|MUX2_16BIT:inst8|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|MUX2_16BIT:inst8|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|MUX2_16BIT:inst8|mux2:inst12
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|MUX2_16BIT:inst8|mux2:inst13
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|MUX2_16BIT:inst8|mux2:inst14
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|MUX2_16BIT:inst8|mux2:inst15
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|MUX2_16BIT:inst8|mux2:inst16
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|MUX2_16BIT:inst8|mux2:inst17
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|ADD_SUB_32bits:inst|MUX2_16BIT:inst8|mux2:inst18
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|MUX2_16BIT:inst6
Y[0] <= MUX2:inst.Y
Y[1] <= MUX2:inst4.Y
Y[2] <= MUX2:inst5.Y
Y[3] <= MUX2:inst6.Y
Y[4] <= MUX2:inst7.Y
Y[5] <= MUX2:inst8.Y
Y[6] <= MUX2:inst9.Y
Y[7] <= MUX2:inst10.Y
Y[8] <= MUX2:inst11.Y
Y[9] <= MUX2:inst12.Y
Y[10] <= MUX2:inst13.Y
Y[11] <= MUX2:inst14.Y
Y[12] <= MUX2:inst15.Y
Y[13] <= MUX2:inst16.Y
Y[14] <= MUX2:inst17.Y
Y[15] <= MUX2:inst18.Y
S => MUX2:inst.S
S => MUX2:inst4.S
S => MUX2:inst5.S
S => MUX2:inst6.S
S => MUX2:inst7.S
S => MUX2:inst8.S
S => MUX2:inst9.S
S => MUX2:inst10.S
S => MUX2:inst11.S
S => MUX2:inst12.S
S => MUX2:inst13.S
S => MUX2:inst14.S
S => MUX2:inst15.S
S => MUX2:inst16.S
S => MUX2:inst17.S
S => MUX2:inst18.S
D1[0] => MUX2:inst.D1
D1[1] => MUX2:inst4.D1
D1[2] => MUX2:inst5.D1
D1[3] => MUX2:inst6.D1
D1[4] => MUX2:inst7.D1
D1[5] => MUX2:inst8.D1
D1[6] => MUX2:inst9.D1
D1[7] => MUX2:inst10.D1
D1[8] => MUX2:inst11.D1
D1[9] => MUX2:inst12.D1
D1[10] => MUX2:inst13.D1
D1[11] => MUX2:inst14.D1
D1[12] => MUX2:inst15.D1
D1[13] => MUX2:inst16.D1
D1[14] => MUX2:inst17.D1
D1[15] => MUX2:inst18.D1
D0[0] => MUX2:inst.D0
D0[1] => MUX2:inst4.D0
D0[2] => MUX2:inst5.D0
D0[3] => MUX2:inst6.D0
D0[4] => MUX2:inst7.D0
D0[5] => MUX2:inst8.D0
D0[6] => MUX2:inst9.D0
D0[7] => MUX2:inst10.D0
D0[8] => MUX2:inst11.D0
D0[9] => MUX2:inst12.D0
D0[10] => MUX2:inst13.D0
D0[11] => MUX2:inst14.D0
D0[12] => MUX2:inst15.D0
D0[13] => MUX2:inst16.D0
D0[14] => MUX2:inst17.D0
D0[15] => MUX2:inst18.D0


|signedVXL|trans_32bits:inst|MUX2_16BIT:inst6|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|MUX2_16BIT:inst6|mux2:inst4
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|MUX2_16BIT:inst6|mux2:inst5
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|MUX2_16BIT:inst6|mux2:inst6
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|MUX2_16BIT:inst6|mux2:inst7
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|MUX2_16BIT:inst6|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|MUX2_16BIT:inst6|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|MUX2_16BIT:inst6|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|MUX2_16BIT:inst6|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|MUX2_16BIT:inst6|mux2:inst12
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|MUX2_16BIT:inst6|mux2:inst13
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|MUX2_16BIT:inst6|mux2:inst14
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|MUX2_16BIT:inst6|mux2:inst15
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|MUX2_16BIT:inst6|mux2:inst16
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|MUX2_16BIT:inst6|mux2:inst17
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst|MUX2_16BIT:inst6|mux2:inst18
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2
O[0] <= MUX2_16BIT:inst5.Y[0]
O[1] <= MUX2_16BIT:inst5.Y[1]
O[2] <= MUX2_16BIT:inst5.Y[2]
O[3] <= MUX2_16BIT:inst5.Y[3]
O[4] <= MUX2_16BIT:inst5.Y[4]
O[5] <= MUX2_16BIT:inst5.Y[5]
O[6] <= MUX2_16BIT:inst5.Y[6]
O[7] <= MUX2_16BIT:inst5.Y[7]
O[8] <= MUX2_16BIT:inst5.Y[8]
O[9] <= MUX2_16BIT:inst5.Y[9]
O[10] <= MUX2_16BIT:inst5.Y[10]
O[11] <= MUX2_16BIT:inst5.Y[11]
O[12] <= MUX2_16BIT:inst5.Y[12]
O[13] <= MUX2_16BIT:inst5.Y[13]
O[14] <= MUX2_16BIT:inst5.Y[14]
O[15] <= MUX2_16BIT:inst5.Y[15]
O[16] <= MUX2_16BIT:inst6.Y[0]
O[17] <= MUX2_16BIT:inst6.Y[1]
O[18] <= MUX2_16BIT:inst6.Y[2]
O[19] <= MUX2_16BIT:inst6.Y[3]
O[20] <= MUX2_16BIT:inst6.Y[4]
O[21] <= MUX2_16BIT:inst6.Y[5]
O[22] <= MUX2_16BIT:inst6.Y[6]
O[23] <= MUX2_16BIT:inst6.Y[7]
O[24] <= MUX2_16BIT:inst6.Y[8]
O[25] <= MUX2_16BIT:inst6.Y[9]
O[26] <= MUX2_16BIT:inst6.Y[10]
O[27] <= MUX2_16BIT:inst6.Y[11]
O[28] <= MUX2_16BIT:inst6.Y[12]
O[29] <= MUX2_16BIT:inst6.Y[13]
O[30] <= MUX2_16BIT:inst6.Y[14]
O[31] <= MUX2_16BIT:inst6.Y[15]
I[0] => MUX2_16BIT:inst5.D0[0]
I[0] => ADD_SUB_32bits:inst.B[0]
I[1] => MUX2_16BIT:inst5.D0[1]
I[1] => ADD_SUB_32bits:inst.B[1]
I[2] => MUX2_16BIT:inst5.D0[2]
I[2] => ADD_SUB_32bits:inst.B[2]
I[3] => MUX2_16BIT:inst5.D0[3]
I[3] => ADD_SUB_32bits:inst.B[3]
I[4] => MUX2_16BIT:inst5.D0[4]
I[4] => ADD_SUB_32bits:inst.B[4]
I[5] => MUX2_16BIT:inst5.D0[5]
I[5] => ADD_SUB_32bits:inst.B[5]
I[6] => MUX2_16BIT:inst5.D0[6]
I[6] => ADD_SUB_32bits:inst.B[6]
I[7] => MUX2_16BIT:inst5.D0[7]
I[7] => ADD_SUB_32bits:inst.B[7]
I[8] => MUX2_16BIT:inst5.D0[8]
I[8] => ADD_SUB_32bits:inst.B[8]
I[9] => MUX2_16BIT:inst5.D0[9]
I[9] => ADD_SUB_32bits:inst.B[9]
I[10] => MUX2_16BIT:inst5.D0[10]
I[10] => ADD_SUB_32bits:inst.B[10]
I[11] => MUX2_16BIT:inst5.D0[11]
I[11] => ADD_SUB_32bits:inst.B[11]
I[12] => MUX2_16BIT:inst5.D0[12]
I[12] => ADD_SUB_32bits:inst.B[12]
I[13] => MUX2_16BIT:inst5.D0[13]
I[13] => ADD_SUB_32bits:inst.B[13]
I[14] => MUX2_16BIT:inst5.D0[14]
I[14] => ADD_SUB_32bits:inst.B[14]
I[15] => MUX2_16BIT:inst5.D0[15]
I[15] => ADD_SUB_32bits:inst.B[15]
I[16] => ADD_SUB_32bits:inst.B[16]
I[16] => MUX2_16BIT:inst6.D0[0]
I[17] => ADD_SUB_32bits:inst.B[17]
I[17] => MUX2_16BIT:inst6.D0[1]
I[18] => ADD_SUB_32bits:inst.B[18]
I[18] => MUX2_16BIT:inst6.D0[2]
I[19] => ADD_SUB_32bits:inst.B[19]
I[19] => MUX2_16BIT:inst6.D0[3]
I[20] => ADD_SUB_32bits:inst.B[20]
I[20] => MUX2_16BIT:inst6.D0[4]
I[21] => ADD_SUB_32bits:inst.B[21]
I[21] => MUX2_16BIT:inst6.D0[5]
I[22] => ADD_SUB_32bits:inst.B[22]
I[22] => MUX2_16BIT:inst6.D0[6]
I[23] => ADD_SUB_32bits:inst.B[23]
I[23] => MUX2_16BIT:inst6.D0[7]
I[24] => ADD_SUB_32bits:inst.B[24]
I[24] => MUX2_16BIT:inst6.D0[8]
I[25] => ADD_SUB_32bits:inst.B[25]
I[25] => MUX2_16BIT:inst6.D0[9]
I[26] => ADD_SUB_32bits:inst.B[26]
I[26] => MUX2_16BIT:inst6.D0[10]
I[27] => ADD_SUB_32bits:inst.B[27]
I[27] => MUX2_16BIT:inst6.D0[11]
I[28] => ADD_SUB_32bits:inst.B[28]
I[28] => MUX2_16BIT:inst6.D0[12]
I[29] => ADD_SUB_32bits:inst.B[29]
I[29] => MUX2_16BIT:inst6.D0[13]
I[30] => ADD_SUB_32bits:inst.B[30]
I[30] => MUX2_16BIT:inst6.D0[14]
I[31] => MUX2_16BIT:inst5.S
I[31] => ADD_SUB_32bits:inst.B[31]
I[31] => MUX2_16BIT:inst6.S
I[31] => MUX2_16BIT:inst6.D0[15]


|signedVXL|trans_32bits:inst2|MUX2_16BIT:inst5
Y[0] <= MUX2:inst.Y
Y[1] <= MUX2:inst4.Y
Y[2] <= MUX2:inst5.Y
Y[3] <= MUX2:inst6.Y
Y[4] <= MUX2:inst7.Y
Y[5] <= MUX2:inst8.Y
Y[6] <= MUX2:inst9.Y
Y[7] <= MUX2:inst10.Y
Y[8] <= MUX2:inst11.Y
Y[9] <= MUX2:inst12.Y
Y[10] <= MUX2:inst13.Y
Y[11] <= MUX2:inst14.Y
Y[12] <= MUX2:inst15.Y
Y[13] <= MUX2:inst16.Y
Y[14] <= MUX2:inst17.Y
Y[15] <= MUX2:inst18.Y
S => MUX2:inst.S
S => MUX2:inst4.S
S => MUX2:inst5.S
S => MUX2:inst6.S
S => MUX2:inst7.S
S => MUX2:inst8.S
S => MUX2:inst9.S
S => MUX2:inst10.S
S => MUX2:inst11.S
S => MUX2:inst12.S
S => MUX2:inst13.S
S => MUX2:inst14.S
S => MUX2:inst15.S
S => MUX2:inst16.S
S => MUX2:inst17.S
S => MUX2:inst18.S
D1[0] => MUX2:inst.D1
D1[1] => MUX2:inst4.D1
D1[2] => MUX2:inst5.D1
D1[3] => MUX2:inst6.D1
D1[4] => MUX2:inst7.D1
D1[5] => MUX2:inst8.D1
D1[6] => MUX2:inst9.D1
D1[7] => MUX2:inst10.D1
D1[8] => MUX2:inst11.D1
D1[9] => MUX2:inst12.D1
D1[10] => MUX2:inst13.D1
D1[11] => MUX2:inst14.D1
D1[12] => MUX2:inst15.D1
D1[13] => MUX2:inst16.D1
D1[14] => MUX2:inst17.D1
D1[15] => MUX2:inst18.D1
D0[0] => MUX2:inst.D0
D0[1] => MUX2:inst4.D0
D0[2] => MUX2:inst5.D0
D0[3] => MUX2:inst6.D0
D0[4] => MUX2:inst7.D0
D0[5] => MUX2:inst8.D0
D0[6] => MUX2:inst9.D0
D0[7] => MUX2:inst10.D0
D0[8] => MUX2:inst11.D0
D0[9] => MUX2:inst12.D0
D0[10] => MUX2:inst13.D0
D0[11] => MUX2:inst14.D0
D0[12] => MUX2:inst15.D0
D0[13] => MUX2:inst16.D0
D0[14] => MUX2:inst17.D0
D0[15] => MUX2:inst18.D0


|signedVXL|trans_32bits:inst2|MUX2_16BIT:inst5|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|MUX2_16BIT:inst5|mux2:inst4
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|MUX2_16BIT:inst5|mux2:inst5
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|MUX2_16BIT:inst5|mux2:inst6
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|MUX2_16BIT:inst5|mux2:inst7
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|MUX2_16BIT:inst5|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|MUX2_16BIT:inst5|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|MUX2_16BIT:inst5|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|MUX2_16BIT:inst5|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|MUX2_16BIT:inst5|mux2:inst12
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|MUX2_16BIT:inst5|mux2:inst13
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|MUX2_16BIT:inst5|mux2:inst14
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|MUX2_16BIT:inst5|mux2:inst15
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|MUX2_16BIT:inst5|mux2:inst16
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|MUX2_16BIT:inst5|mux2:inst17
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|MUX2_16BIT:inst5|mux2:inst18
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst
Cout <= F_A_32bits:inst1.Cout
Cin => F_A_32bits:inst1.Cin
Cin => MUX2_16BIT:inst4.S
Cin => MUX2_16BIT:inst8.S
A[0] => F_A_32bits:inst1.A[0]
A[1] => F_A_32bits:inst1.A[1]
A[2] => F_A_32bits:inst1.A[2]
A[3] => F_A_32bits:inst1.A[3]
A[4] => F_A_32bits:inst1.A[4]
A[5] => F_A_32bits:inst1.A[5]
A[6] => F_A_32bits:inst1.A[6]
A[7] => F_A_32bits:inst1.A[7]
A[8] => F_A_32bits:inst1.A[8]
A[9] => F_A_32bits:inst1.A[9]
A[10] => F_A_32bits:inst1.A[10]
A[11] => F_A_32bits:inst1.A[11]
A[12] => F_A_32bits:inst1.A[12]
A[13] => F_A_32bits:inst1.A[13]
A[14] => F_A_32bits:inst1.A[14]
A[15] => F_A_32bits:inst1.A[15]
A[16] => F_A_32bits:inst1.A[16]
A[17] => F_A_32bits:inst1.A[17]
A[18] => F_A_32bits:inst1.A[18]
A[19] => F_A_32bits:inst1.A[19]
A[20] => F_A_32bits:inst1.A[20]
A[21] => F_A_32bits:inst1.A[21]
A[22] => F_A_32bits:inst1.A[22]
A[23] => F_A_32bits:inst1.A[23]
A[24] => F_A_32bits:inst1.A[24]
A[25] => F_A_32bits:inst1.A[25]
A[26] => F_A_32bits:inst1.A[26]
A[27] => F_A_32bits:inst1.A[27]
A[28] => F_A_32bits:inst1.A[28]
A[29] => F_A_32bits:inst1.A[29]
A[30] => F_A_32bits:inst1.A[30]
A[31] => F_A_32bits:inst1.A[31]
B[0] => XOR_16BIT:inst.A[0]
B[1] => XOR_16BIT:inst.A[1]
B[2] => XOR_16BIT:inst.A[2]
B[3] => XOR_16BIT:inst.A[3]
B[4] => XOR_16BIT:inst.A[4]
B[5] => XOR_16BIT:inst.A[5]
B[6] => XOR_16BIT:inst.A[6]
B[7] => XOR_16BIT:inst.A[7]
B[8] => XOR_16BIT:inst.A[8]
B[9] => XOR_16BIT:inst.A[9]
B[10] => XOR_16BIT:inst.A[10]
B[11] => XOR_16BIT:inst.A[11]
B[12] => XOR_16BIT:inst.A[12]
B[13] => XOR_16BIT:inst.A[13]
B[14] => XOR_16BIT:inst.A[14]
B[15] => XOR_16BIT:inst.A[15]
B[16] => XOR_16BIT:inst2.A[0]
B[17] => XOR_16BIT:inst2.A[1]
B[18] => XOR_16BIT:inst2.A[2]
B[19] => XOR_16BIT:inst2.A[3]
B[20] => XOR_16BIT:inst2.A[4]
B[21] => XOR_16BIT:inst2.A[5]
B[22] => XOR_16BIT:inst2.A[6]
B[23] => XOR_16BIT:inst2.A[7]
B[24] => XOR_16BIT:inst2.A[8]
B[25] => XOR_16BIT:inst2.A[9]
B[26] => XOR_16BIT:inst2.A[10]
B[27] => XOR_16BIT:inst2.A[11]
B[28] => XOR_16BIT:inst2.A[12]
B[29] => XOR_16BIT:inst2.A[13]
B[30] => XOR_16BIT:inst2.A[14]
B[31] => XOR_16BIT:inst2.A[15]
S[0] <= F_A_32bits:inst1.S[0]
S[1] <= F_A_32bits:inst1.S[1]
S[2] <= F_A_32bits:inst1.S[2]
S[3] <= F_A_32bits:inst1.S[3]
S[4] <= F_A_32bits:inst1.S[4]
S[5] <= F_A_32bits:inst1.S[5]
S[6] <= F_A_32bits:inst1.S[6]
S[7] <= F_A_32bits:inst1.S[7]
S[8] <= F_A_32bits:inst1.S[8]
S[9] <= F_A_32bits:inst1.S[9]
S[10] <= F_A_32bits:inst1.S[10]
S[11] <= F_A_32bits:inst1.S[11]
S[12] <= F_A_32bits:inst1.S[12]
S[13] <= F_A_32bits:inst1.S[13]
S[14] <= F_A_32bits:inst1.S[14]
S[15] <= F_A_32bits:inst1.S[15]
S[16] <= F_A_32bits:inst1.S[16]
S[17] <= F_A_32bits:inst1.S[17]
S[18] <= F_A_32bits:inst1.S[18]
S[19] <= F_A_32bits:inst1.S[19]
S[20] <= F_A_32bits:inst1.S[20]
S[21] <= F_A_32bits:inst1.S[21]
S[22] <= F_A_32bits:inst1.S[22]
S[23] <= F_A_32bits:inst1.S[23]
S[24] <= F_A_32bits:inst1.S[24]
S[25] <= F_A_32bits:inst1.S[25]
S[26] <= F_A_32bits:inst1.S[26]
S[27] <= F_A_32bits:inst1.S[27]
S[28] <= F_A_32bits:inst1.S[28]
S[29] <= F_A_32bits:inst1.S[29]
S[30] <= F_A_32bits:inst1.S[30]
S[31] <= F_A_32bits:inst1.S[31]


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|F_A_32bits:inst1
Cout <= F_A_8bits:inst3.Cout
Cin => F_A_8bits:inst.Cin
A[0] => F_A_8bits:inst.A[0]
A[1] => F_A_8bits:inst.A[1]
A[2] => F_A_8bits:inst.A[2]
A[3] => F_A_8bits:inst.A[3]
A[4] => F_A_8bits:inst.A[4]
A[5] => F_A_8bits:inst.A[5]
A[6] => F_A_8bits:inst.A[6]
A[7] => F_A_8bits:inst.A[7]
A[8] => F_A_8bits:inst1.A[0]
A[9] => F_A_8bits:inst1.A[1]
A[10] => F_A_8bits:inst1.A[2]
A[11] => F_A_8bits:inst1.A[3]
A[12] => F_A_8bits:inst1.A[4]
A[13] => F_A_8bits:inst1.A[5]
A[14] => F_A_8bits:inst1.A[6]
A[15] => F_A_8bits:inst1.A[7]
A[16] => F_A_8bits:inst2.A[0]
A[17] => F_A_8bits:inst2.A[1]
A[18] => F_A_8bits:inst2.A[2]
A[19] => F_A_8bits:inst2.A[3]
A[20] => F_A_8bits:inst2.A[4]
A[21] => F_A_8bits:inst2.A[5]
A[22] => F_A_8bits:inst2.A[6]
A[23] => F_A_8bits:inst2.A[7]
A[24] => F_A_8bits:inst3.A[0]
A[25] => F_A_8bits:inst3.A[1]
A[26] => F_A_8bits:inst3.A[2]
A[27] => F_A_8bits:inst3.A[3]
A[28] => F_A_8bits:inst3.A[4]
A[29] => F_A_8bits:inst3.A[5]
A[30] => F_A_8bits:inst3.A[6]
A[31] => F_A_8bits:inst3.A[7]
B[0] => F_A_8bits:inst.B[0]
B[1] => F_A_8bits:inst.B[1]
B[2] => F_A_8bits:inst.B[2]
B[3] => F_A_8bits:inst.B[3]
B[4] => F_A_8bits:inst.B[4]
B[5] => F_A_8bits:inst.B[5]
B[6] => F_A_8bits:inst.B[6]
B[7] => F_A_8bits:inst.B[7]
B[8] => F_A_8bits:inst1.B[0]
B[9] => F_A_8bits:inst1.B[1]
B[10] => F_A_8bits:inst1.B[2]
B[11] => F_A_8bits:inst1.B[3]
B[12] => F_A_8bits:inst1.B[4]
B[13] => F_A_8bits:inst1.B[5]
B[14] => F_A_8bits:inst1.B[6]
B[15] => F_A_8bits:inst1.B[7]
B[16] => F_A_8bits:inst2.B[0]
B[17] => F_A_8bits:inst2.B[1]
B[18] => F_A_8bits:inst2.B[2]
B[19] => F_A_8bits:inst2.B[3]
B[20] => F_A_8bits:inst2.B[4]
B[21] => F_A_8bits:inst2.B[5]
B[22] => F_A_8bits:inst2.B[6]
B[23] => F_A_8bits:inst2.B[7]
B[24] => F_A_8bits:inst3.B[0]
B[25] => F_A_8bits:inst3.B[1]
B[26] => F_A_8bits:inst3.B[2]
B[27] => F_A_8bits:inst3.B[3]
B[28] => F_A_8bits:inst3.B[4]
B[29] => F_A_8bits:inst3.B[5]
B[30] => F_A_8bits:inst3.B[6]
B[31] => F_A_8bits:inst3.B[7]
S[0] <= F_A_8bits:inst.S[0]
S[1] <= F_A_8bits:inst.S[1]
S[2] <= F_A_8bits:inst.S[2]
S[3] <= F_A_8bits:inst.S[3]
S[4] <= F_A_8bits:inst.S[4]
S[5] <= F_A_8bits:inst.S[5]
S[6] <= F_A_8bits:inst.S[6]
S[7] <= F_A_8bits:inst.S[7]
S[8] <= F_A_8bits:inst1.S[0]
S[9] <= F_A_8bits:inst1.S[1]
S[10] <= F_A_8bits:inst1.S[2]
S[11] <= F_A_8bits:inst1.S[3]
S[12] <= F_A_8bits:inst1.S[4]
S[13] <= F_A_8bits:inst1.S[5]
S[14] <= F_A_8bits:inst1.S[6]
S[15] <= F_A_8bits:inst1.S[7]
S[16] <= F_A_8bits:inst2.S[0]
S[17] <= F_A_8bits:inst2.S[1]
S[18] <= F_A_8bits:inst2.S[2]
S[19] <= F_A_8bits:inst2.S[3]
S[20] <= F_A_8bits:inst2.S[4]
S[21] <= F_A_8bits:inst2.S[5]
S[22] <= F_A_8bits:inst2.S[6]
S[23] <= F_A_8bits:inst2.S[7]
S[24] <= F_A_8bits:inst3.S[0]
S[25] <= F_A_8bits:inst3.S[1]
S[26] <= F_A_8bits:inst3.S[2]
S[27] <= F_A_8bits:inst3.S[3]
S[28] <= F_A_8bits:inst3.S[4]
S[29] <= F_A_8bits:inst3.S[5]
S[30] <= F_A_8bits:inst3.S[6]
S[31] <= F_A_8bits:inst3.S[7]


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst3
Cout <= FA_1bit:inst8.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst2.A
A[2] => FA_1bit:inst3.A
A[3] => FA_1bit:inst4.A
A[4] => FA_1bit:inst5.A
A[5] => FA_1bit:inst6.A
A[6] => FA_1bit:inst7.A
A[7] => FA_1bit:inst8.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst2.B
B[2] => FA_1bit:inst3.B
B[3] => FA_1bit:inst4.B
B[4] => FA_1bit:inst5.B
B[5] => FA_1bit:inst6.B
B[6] => FA_1bit:inst7.B
B[7] => FA_1bit:inst8.B
Cin => FA_1bit:inst.Cin
S[0] <= FA_1bit:inst.S
S[1] <= FA_1bit:inst2.S
S[2] <= FA_1bit:inst3.S
S[3] <= FA_1bit:inst4.S
S[4] <= FA_1bit:inst5.S
S[5] <= FA_1bit:inst6.S
S[6] <= FA_1bit:inst7.S
S[7] <= FA_1bit:inst8.S


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst3|FA_1bit:inst8
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst3|FA_1bit:inst7
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst3|FA_1bit:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst3|FA_1bit:inst5
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst3|FA_1bit:inst4
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst3|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst3|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst3|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst2
Cout <= FA_1bit:inst8.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst2.A
A[2] => FA_1bit:inst3.A
A[3] => FA_1bit:inst4.A
A[4] => FA_1bit:inst5.A
A[5] => FA_1bit:inst6.A
A[6] => FA_1bit:inst7.A
A[7] => FA_1bit:inst8.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst2.B
B[2] => FA_1bit:inst3.B
B[3] => FA_1bit:inst4.B
B[4] => FA_1bit:inst5.B
B[5] => FA_1bit:inst6.B
B[6] => FA_1bit:inst7.B
B[7] => FA_1bit:inst8.B
Cin => FA_1bit:inst.Cin
S[0] <= FA_1bit:inst.S
S[1] <= FA_1bit:inst2.S
S[2] <= FA_1bit:inst3.S
S[3] <= FA_1bit:inst4.S
S[4] <= FA_1bit:inst5.S
S[5] <= FA_1bit:inst6.S
S[6] <= FA_1bit:inst7.S
S[7] <= FA_1bit:inst8.S


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst2|FA_1bit:inst8
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst2|FA_1bit:inst7
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst2|FA_1bit:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst2|FA_1bit:inst5
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst2|FA_1bit:inst4
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst2|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst2|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst2|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst1
Cout <= FA_1bit:inst8.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst2.A
A[2] => FA_1bit:inst3.A
A[3] => FA_1bit:inst4.A
A[4] => FA_1bit:inst5.A
A[5] => FA_1bit:inst6.A
A[6] => FA_1bit:inst7.A
A[7] => FA_1bit:inst8.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst2.B
B[2] => FA_1bit:inst3.B
B[3] => FA_1bit:inst4.B
B[4] => FA_1bit:inst5.B
B[5] => FA_1bit:inst6.B
B[6] => FA_1bit:inst7.B
B[7] => FA_1bit:inst8.B
Cin => FA_1bit:inst.Cin
S[0] <= FA_1bit:inst.S
S[1] <= FA_1bit:inst2.S
S[2] <= FA_1bit:inst3.S
S[3] <= FA_1bit:inst4.S
S[4] <= FA_1bit:inst5.S
S[5] <= FA_1bit:inst6.S
S[6] <= FA_1bit:inst7.S
S[7] <= FA_1bit:inst8.S


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst1|FA_1bit:inst8
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst1|FA_1bit:inst7
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst1|FA_1bit:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst1|FA_1bit:inst5
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst1|FA_1bit:inst4
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst1|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst1|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst1|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst
Cout <= FA_1bit:inst8.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst2.A
A[2] => FA_1bit:inst3.A
A[3] => FA_1bit:inst4.A
A[4] => FA_1bit:inst5.A
A[5] => FA_1bit:inst6.A
A[6] => FA_1bit:inst7.A
A[7] => FA_1bit:inst8.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst2.B
B[2] => FA_1bit:inst3.B
B[3] => FA_1bit:inst4.B
B[4] => FA_1bit:inst5.B
B[5] => FA_1bit:inst6.B
B[6] => FA_1bit:inst7.B
B[7] => FA_1bit:inst8.B
Cin => FA_1bit:inst.Cin
S[0] <= FA_1bit:inst.S
S[1] <= FA_1bit:inst2.S
S[2] <= FA_1bit:inst3.S
S[3] <= FA_1bit:inst4.S
S[4] <= FA_1bit:inst5.S
S[5] <= FA_1bit:inst6.S
S[6] <= FA_1bit:inst7.S
S[7] <= FA_1bit:inst8.S


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst|FA_1bit:inst8
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst|FA_1bit:inst7
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst|FA_1bit:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst|FA_1bit:inst5
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst|FA_1bit:inst4
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|F_A_32bits:inst1|F_A_8bits:inst|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|XOR_16BIT:inst
XOR[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
XOR[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
XOR[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
XOR[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
XOR[4] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
XOR[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
XOR[6] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
XOR[7] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
XOR[8] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
XOR[9] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
XOR[10] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
XOR[11] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
XOR[12] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
XOR[13] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
XOR[14] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
XOR[15] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN0
A[1] => inst1.IN0
A[2] => inst2.IN0
A[3] => inst3.IN0
A[4] => inst4.IN0
A[5] => inst5.IN0
A[6] => inst6.IN0
A[7] => inst7.IN0
A[8] => inst8.IN0
A[9] => inst9.IN0
A[10] => inst10.IN0
A[11] => inst11.IN0
A[12] => inst12.IN0
A[13] => inst13.IN0
A[14] => inst14.IN0
A[15] => inst15.IN0
B[0] => inst.IN1
B[1] => inst1.IN1
B[2] => inst2.IN1
B[3] => inst3.IN1
B[4] => inst4.IN1
B[5] => inst5.IN1
B[6] => inst6.IN1
B[7] => inst7.IN1
B[8] => inst8.IN1
B[9] => inst9.IN1
B[10] => inst10.IN1
B[11] => inst11.IN1
B[12] => inst12.IN1
B[13] => inst13.IN1
B[14] => inst14.IN1
B[15] => inst15.IN1


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|MUX2_16BIT:inst4
Y[0] <= MUX2:inst.Y
Y[1] <= MUX2:inst4.Y
Y[2] <= MUX2:inst5.Y
Y[3] <= MUX2:inst6.Y
Y[4] <= MUX2:inst7.Y
Y[5] <= MUX2:inst8.Y
Y[6] <= MUX2:inst9.Y
Y[7] <= MUX2:inst10.Y
Y[8] <= MUX2:inst11.Y
Y[9] <= MUX2:inst12.Y
Y[10] <= MUX2:inst13.Y
Y[11] <= MUX2:inst14.Y
Y[12] <= MUX2:inst15.Y
Y[13] <= MUX2:inst16.Y
Y[14] <= MUX2:inst17.Y
Y[15] <= MUX2:inst18.Y
S => MUX2:inst.S
S => MUX2:inst4.S
S => MUX2:inst5.S
S => MUX2:inst6.S
S => MUX2:inst7.S
S => MUX2:inst8.S
S => MUX2:inst9.S
S => MUX2:inst10.S
S => MUX2:inst11.S
S => MUX2:inst12.S
S => MUX2:inst13.S
S => MUX2:inst14.S
S => MUX2:inst15.S
S => MUX2:inst16.S
S => MUX2:inst17.S
S => MUX2:inst18.S
D1[0] => MUX2:inst.D1
D1[1] => MUX2:inst4.D1
D1[2] => MUX2:inst5.D1
D1[3] => MUX2:inst6.D1
D1[4] => MUX2:inst7.D1
D1[5] => MUX2:inst8.D1
D1[6] => MUX2:inst9.D1
D1[7] => MUX2:inst10.D1
D1[8] => MUX2:inst11.D1
D1[9] => MUX2:inst12.D1
D1[10] => MUX2:inst13.D1
D1[11] => MUX2:inst14.D1
D1[12] => MUX2:inst15.D1
D1[13] => MUX2:inst16.D1
D1[14] => MUX2:inst17.D1
D1[15] => MUX2:inst18.D1
D0[0] => MUX2:inst.D0
D0[1] => MUX2:inst4.D0
D0[2] => MUX2:inst5.D0
D0[3] => MUX2:inst6.D0
D0[4] => MUX2:inst7.D0
D0[5] => MUX2:inst8.D0
D0[6] => MUX2:inst9.D0
D0[7] => MUX2:inst10.D0
D0[8] => MUX2:inst11.D0
D0[9] => MUX2:inst12.D0
D0[10] => MUX2:inst13.D0
D0[11] => MUX2:inst14.D0
D0[12] => MUX2:inst15.D0
D0[13] => MUX2:inst16.D0
D0[14] => MUX2:inst17.D0
D0[15] => MUX2:inst18.D0


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|MUX2_16BIT:inst4|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|MUX2_16BIT:inst4|mux2:inst4
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|MUX2_16BIT:inst4|mux2:inst5
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|MUX2_16BIT:inst4|mux2:inst6
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|MUX2_16BIT:inst4|mux2:inst7
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|MUX2_16BIT:inst4|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|MUX2_16BIT:inst4|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|MUX2_16BIT:inst4|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|MUX2_16BIT:inst4|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|MUX2_16BIT:inst4|mux2:inst12
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|MUX2_16BIT:inst4|mux2:inst13
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|MUX2_16BIT:inst4|mux2:inst14
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|MUX2_16BIT:inst4|mux2:inst15
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|MUX2_16BIT:inst4|mux2:inst16
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|MUX2_16BIT:inst4|mux2:inst17
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|MUX2_16BIT:inst4|mux2:inst18
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|XOR_16BIT:inst2
XOR[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
XOR[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
XOR[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
XOR[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
XOR[4] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
XOR[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
XOR[6] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
XOR[7] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
XOR[8] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
XOR[9] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
XOR[10] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
XOR[11] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
XOR[12] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
XOR[13] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
XOR[14] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
XOR[15] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN0
A[1] => inst1.IN0
A[2] => inst2.IN0
A[3] => inst3.IN0
A[4] => inst4.IN0
A[5] => inst5.IN0
A[6] => inst6.IN0
A[7] => inst7.IN0
A[8] => inst8.IN0
A[9] => inst9.IN0
A[10] => inst10.IN0
A[11] => inst11.IN0
A[12] => inst12.IN0
A[13] => inst13.IN0
A[14] => inst14.IN0
A[15] => inst15.IN0
B[0] => inst.IN1
B[1] => inst1.IN1
B[2] => inst2.IN1
B[3] => inst3.IN1
B[4] => inst4.IN1
B[5] => inst5.IN1
B[6] => inst6.IN1
B[7] => inst7.IN1
B[8] => inst8.IN1
B[9] => inst9.IN1
B[10] => inst10.IN1
B[11] => inst11.IN1
B[12] => inst12.IN1
B[13] => inst13.IN1
B[14] => inst14.IN1
B[15] => inst15.IN1


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|MUX2_16BIT:inst8
Y[0] <= MUX2:inst.Y
Y[1] <= MUX2:inst4.Y
Y[2] <= MUX2:inst5.Y
Y[3] <= MUX2:inst6.Y
Y[4] <= MUX2:inst7.Y
Y[5] <= MUX2:inst8.Y
Y[6] <= MUX2:inst9.Y
Y[7] <= MUX2:inst10.Y
Y[8] <= MUX2:inst11.Y
Y[9] <= MUX2:inst12.Y
Y[10] <= MUX2:inst13.Y
Y[11] <= MUX2:inst14.Y
Y[12] <= MUX2:inst15.Y
Y[13] <= MUX2:inst16.Y
Y[14] <= MUX2:inst17.Y
Y[15] <= MUX2:inst18.Y
S => MUX2:inst.S
S => MUX2:inst4.S
S => MUX2:inst5.S
S => MUX2:inst6.S
S => MUX2:inst7.S
S => MUX2:inst8.S
S => MUX2:inst9.S
S => MUX2:inst10.S
S => MUX2:inst11.S
S => MUX2:inst12.S
S => MUX2:inst13.S
S => MUX2:inst14.S
S => MUX2:inst15.S
S => MUX2:inst16.S
S => MUX2:inst17.S
S => MUX2:inst18.S
D1[0] => MUX2:inst.D1
D1[1] => MUX2:inst4.D1
D1[2] => MUX2:inst5.D1
D1[3] => MUX2:inst6.D1
D1[4] => MUX2:inst7.D1
D1[5] => MUX2:inst8.D1
D1[6] => MUX2:inst9.D1
D1[7] => MUX2:inst10.D1
D1[8] => MUX2:inst11.D1
D1[9] => MUX2:inst12.D1
D1[10] => MUX2:inst13.D1
D1[11] => MUX2:inst14.D1
D1[12] => MUX2:inst15.D1
D1[13] => MUX2:inst16.D1
D1[14] => MUX2:inst17.D1
D1[15] => MUX2:inst18.D1
D0[0] => MUX2:inst.D0
D0[1] => MUX2:inst4.D0
D0[2] => MUX2:inst5.D0
D0[3] => MUX2:inst6.D0
D0[4] => MUX2:inst7.D0
D0[5] => MUX2:inst8.D0
D0[6] => MUX2:inst9.D0
D0[7] => MUX2:inst10.D0
D0[8] => MUX2:inst11.D0
D0[9] => MUX2:inst12.D0
D0[10] => MUX2:inst13.D0
D0[11] => MUX2:inst14.D0
D0[12] => MUX2:inst15.D0
D0[13] => MUX2:inst16.D0
D0[14] => MUX2:inst17.D0
D0[15] => MUX2:inst18.D0


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|MUX2_16BIT:inst8|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|MUX2_16BIT:inst8|mux2:inst4
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|MUX2_16BIT:inst8|mux2:inst5
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|MUX2_16BIT:inst8|mux2:inst6
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|MUX2_16BIT:inst8|mux2:inst7
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|MUX2_16BIT:inst8|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|MUX2_16BIT:inst8|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|MUX2_16BIT:inst8|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|MUX2_16BIT:inst8|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|MUX2_16BIT:inst8|mux2:inst12
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|MUX2_16BIT:inst8|mux2:inst13
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|MUX2_16BIT:inst8|mux2:inst14
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|MUX2_16BIT:inst8|mux2:inst15
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|MUX2_16BIT:inst8|mux2:inst16
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|MUX2_16BIT:inst8|mux2:inst17
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|ADD_SUB_32bits:inst|MUX2_16BIT:inst8|mux2:inst18
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|MUX2_16BIT:inst6
Y[0] <= MUX2:inst.Y
Y[1] <= MUX2:inst4.Y
Y[2] <= MUX2:inst5.Y
Y[3] <= MUX2:inst6.Y
Y[4] <= MUX2:inst7.Y
Y[5] <= MUX2:inst8.Y
Y[6] <= MUX2:inst9.Y
Y[7] <= MUX2:inst10.Y
Y[8] <= MUX2:inst11.Y
Y[9] <= MUX2:inst12.Y
Y[10] <= MUX2:inst13.Y
Y[11] <= MUX2:inst14.Y
Y[12] <= MUX2:inst15.Y
Y[13] <= MUX2:inst16.Y
Y[14] <= MUX2:inst17.Y
Y[15] <= MUX2:inst18.Y
S => MUX2:inst.S
S => MUX2:inst4.S
S => MUX2:inst5.S
S => MUX2:inst6.S
S => MUX2:inst7.S
S => MUX2:inst8.S
S => MUX2:inst9.S
S => MUX2:inst10.S
S => MUX2:inst11.S
S => MUX2:inst12.S
S => MUX2:inst13.S
S => MUX2:inst14.S
S => MUX2:inst15.S
S => MUX2:inst16.S
S => MUX2:inst17.S
S => MUX2:inst18.S
D1[0] => MUX2:inst.D1
D1[1] => MUX2:inst4.D1
D1[2] => MUX2:inst5.D1
D1[3] => MUX2:inst6.D1
D1[4] => MUX2:inst7.D1
D1[5] => MUX2:inst8.D1
D1[6] => MUX2:inst9.D1
D1[7] => MUX2:inst10.D1
D1[8] => MUX2:inst11.D1
D1[9] => MUX2:inst12.D1
D1[10] => MUX2:inst13.D1
D1[11] => MUX2:inst14.D1
D1[12] => MUX2:inst15.D1
D1[13] => MUX2:inst16.D1
D1[14] => MUX2:inst17.D1
D1[15] => MUX2:inst18.D1
D0[0] => MUX2:inst.D0
D0[1] => MUX2:inst4.D0
D0[2] => MUX2:inst5.D0
D0[3] => MUX2:inst6.D0
D0[4] => MUX2:inst7.D0
D0[5] => MUX2:inst8.D0
D0[6] => MUX2:inst9.D0
D0[7] => MUX2:inst10.D0
D0[8] => MUX2:inst11.D0
D0[9] => MUX2:inst12.D0
D0[10] => MUX2:inst13.D0
D0[11] => MUX2:inst14.D0
D0[12] => MUX2:inst15.D0
D0[13] => MUX2:inst16.D0
D0[14] => MUX2:inst17.D0
D0[15] => MUX2:inst18.D0


|signedVXL|trans_32bits:inst2|MUX2_16BIT:inst6|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|MUX2_16BIT:inst6|mux2:inst4
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|MUX2_16BIT:inst6|mux2:inst5
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|MUX2_16BIT:inst6|mux2:inst6
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|MUX2_16BIT:inst6|mux2:inst7
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|MUX2_16BIT:inst6|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|MUX2_16BIT:inst6|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|MUX2_16BIT:inst6|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|MUX2_16BIT:inst6|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|MUX2_16BIT:inst6|mux2:inst12
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|MUX2_16BIT:inst6|mux2:inst13
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|MUX2_16BIT:inst6|mux2:inst14
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|MUX2_16BIT:inst6|mux2:inst15
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|MUX2_16BIT:inst6|mux2:inst16
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|MUX2_16BIT:inst6|mux2:inst17
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_32bits:inst2|MUX2_16BIT:inst6|mux2:inst18
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4
O[0] <= MUX2_16BIT:inst5.Y[0]
O[1] <= MUX2_16BIT:inst5.Y[1]
O[2] <= MUX2_16BIT:inst5.Y[2]
O[3] <= MUX2_16BIT:inst5.Y[3]
O[4] <= MUX2_16BIT:inst5.Y[4]
O[5] <= MUX2_16BIT:inst5.Y[5]
O[6] <= MUX2_16BIT:inst5.Y[6]
O[7] <= MUX2_16BIT:inst5.Y[7]
O[8] <= MUX2_16BIT:inst5.Y[8]
O[9] <= MUX2_16BIT:inst5.Y[9]
O[10] <= MUX2_16BIT:inst5.Y[10]
O[11] <= MUX2_16BIT:inst5.Y[11]
O[12] <= MUX2_16BIT:inst5.Y[12]
O[13] <= MUX2_16BIT:inst5.Y[13]
O[14] <= MUX2_16BIT:inst5.Y[14]
O[15] <= MUX2_16BIT:inst5.Y[15]
O[16] <= MUX2_16BIT:inst6.Y[0]
O[17] <= MUX2_16BIT:inst6.Y[1]
O[18] <= MUX2_16BIT:inst6.Y[2]
O[19] <= MUX2_16BIT:inst6.Y[3]
O[20] <= MUX2_16BIT:inst6.Y[4]
O[21] <= MUX2_16BIT:inst6.Y[5]
O[22] <= MUX2_16BIT:inst6.Y[6]
O[23] <= MUX2_16BIT:inst6.Y[7]
O[24] <= MUX2_16BIT:inst6.Y[8]
O[25] <= MUX2_16BIT:inst6.Y[9]
O[26] <= MUX2_16BIT:inst6.Y[10]
O[27] <= MUX2_16BIT:inst6.Y[11]
O[28] <= MUX2_16BIT:inst6.Y[12]
O[29] <= MUX2_16BIT:inst6.Y[13]
O[30] <= MUX2_16BIT:inst6.Y[14]
O[31] <= MUX2_16BIT:inst6.Y[15]
O[32] <= MUX2_16BIT:inst7.Y[0]
O[33] <= MUX2_16BIT:inst7.Y[1]
O[34] <= MUX2_16BIT:inst7.Y[2]
O[35] <= MUX2_16BIT:inst7.Y[3]
O[36] <= MUX2_16BIT:inst7.Y[4]
O[37] <= MUX2_16BIT:inst7.Y[5]
O[38] <= MUX2_16BIT:inst7.Y[6]
O[39] <= MUX2_16BIT:inst7.Y[7]
O[40] <= MUX2_16BIT:inst7.Y[8]
O[41] <= MUX2_16BIT:inst7.Y[9]
O[42] <= MUX2_16BIT:inst7.Y[10]
O[43] <= MUX2_16BIT:inst7.Y[11]
O[44] <= MUX2_16BIT:inst7.Y[12]
O[45] <= MUX2_16BIT:inst7.Y[13]
O[46] <= MUX2_16BIT:inst7.Y[14]
O[47] <= MUX2_16BIT:inst7.Y[15]
O[48] <= MUX2_16BIT:inst8.Y[0]
O[49] <= MUX2_16BIT:inst8.Y[1]
O[50] <= MUX2_16BIT:inst8.Y[2]
O[51] <= MUX2_16BIT:inst8.Y[3]
O[52] <= MUX2_16BIT:inst8.Y[4]
O[53] <= MUX2_16BIT:inst8.Y[5]
O[54] <= MUX2_16BIT:inst8.Y[6]
O[55] <= MUX2_16BIT:inst8.Y[7]
O[56] <= MUX2_16BIT:inst8.Y[8]
O[57] <= MUX2_16BIT:inst8.Y[9]
O[58] <= MUX2_16BIT:inst8.Y[10]
O[59] <= MUX2_16BIT:inst8.Y[11]
O[60] <= MUX2_16BIT:inst8.Y[12]
O[61] <= MUX2_16BIT:inst8.Y[13]
O[62] <= MUX2_16BIT:inst8.Y[14]
O[63] <= MUX2_16BIT:inst8.Y[15]
T => MUX2_16BIT:inst6.S
T => MUX2_16BIT:inst5.S
T => MUX2_16BIT:inst7.S
T => MUX2_16BIT:inst8.S
I[0] => ADD_SUB_64bits:inst.B[0]
I[0] => MUX2_16BIT:inst5.D0[0]
I[1] => ADD_SUB_64bits:inst.B[1]
I[1] => MUX2_16BIT:inst5.D0[1]
I[2] => ADD_SUB_64bits:inst.B[2]
I[2] => MUX2_16BIT:inst5.D0[2]
I[3] => ADD_SUB_64bits:inst.B[3]
I[3] => MUX2_16BIT:inst5.D0[3]
I[4] => ADD_SUB_64bits:inst.B[4]
I[4] => MUX2_16BIT:inst5.D0[4]
I[5] => ADD_SUB_64bits:inst.B[5]
I[5] => MUX2_16BIT:inst5.D0[5]
I[6] => ADD_SUB_64bits:inst.B[6]
I[6] => MUX2_16BIT:inst5.D0[6]
I[7] => ADD_SUB_64bits:inst.B[7]
I[7] => MUX2_16BIT:inst5.D0[7]
I[8] => ADD_SUB_64bits:inst.B[8]
I[8] => MUX2_16BIT:inst5.D0[8]
I[9] => ADD_SUB_64bits:inst.B[9]
I[9] => MUX2_16BIT:inst5.D0[9]
I[10] => ADD_SUB_64bits:inst.B[10]
I[10] => MUX2_16BIT:inst5.D0[10]
I[11] => ADD_SUB_64bits:inst.B[11]
I[11] => MUX2_16BIT:inst5.D0[11]
I[12] => ADD_SUB_64bits:inst.B[12]
I[12] => MUX2_16BIT:inst5.D0[12]
I[13] => ADD_SUB_64bits:inst.B[13]
I[13] => MUX2_16BIT:inst5.D0[13]
I[14] => ADD_SUB_64bits:inst.B[14]
I[14] => MUX2_16BIT:inst5.D0[14]
I[15] => ADD_SUB_64bits:inst.B[15]
I[15] => MUX2_16BIT:inst5.D0[15]
I[16] => MUX2_16BIT:inst6.D0[0]
I[16] => ADD_SUB_64bits:inst.B[16]
I[17] => MUX2_16BIT:inst6.D0[1]
I[17] => ADD_SUB_64bits:inst.B[17]
I[18] => MUX2_16BIT:inst6.D0[2]
I[18] => ADD_SUB_64bits:inst.B[18]
I[19] => MUX2_16BIT:inst6.D0[3]
I[19] => ADD_SUB_64bits:inst.B[19]
I[20] => MUX2_16BIT:inst6.D0[4]
I[20] => ADD_SUB_64bits:inst.B[20]
I[21] => MUX2_16BIT:inst6.D0[5]
I[21] => ADD_SUB_64bits:inst.B[21]
I[22] => MUX2_16BIT:inst6.D0[6]
I[22] => ADD_SUB_64bits:inst.B[22]
I[23] => MUX2_16BIT:inst6.D0[7]
I[23] => ADD_SUB_64bits:inst.B[23]
I[24] => MUX2_16BIT:inst6.D0[8]
I[24] => ADD_SUB_64bits:inst.B[24]
I[25] => MUX2_16BIT:inst6.D0[9]
I[25] => ADD_SUB_64bits:inst.B[25]
I[26] => MUX2_16BIT:inst6.D0[10]
I[26] => ADD_SUB_64bits:inst.B[26]
I[27] => MUX2_16BIT:inst6.D0[11]
I[27] => ADD_SUB_64bits:inst.B[27]
I[28] => MUX2_16BIT:inst6.D0[12]
I[28] => ADD_SUB_64bits:inst.B[28]
I[29] => MUX2_16BIT:inst6.D0[13]
I[29] => ADD_SUB_64bits:inst.B[29]
I[30] => MUX2_16BIT:inst6.D0[14]
I[30] => ADD_SUB_64bits:inst.B[30]
I[31] => MUX2_16BIT:inst6.D0[15]
I[31] => ADD_SUB_64bits:inst.B[31]
I[32] => ADD_SUB_64bits:inst.B[32]
I[32] => MUX2_16BIT:inst7.D0[0]
I[33] => ADD_SUB_64bits:inst.B[33]
I[33] => MUX2_16BIT:inst7.D0[1]
I[34] => ADD_SUB_64bits:inst.B[34]
I[34] => MUX2_16BIT:inst7.D0[2]
I[35] => ADD_SUB_64bits:inst.B[35]
I[35] => MUX2_16BIT:inst7.D0[3]
I[36] => ADD_SUB_64bits:inst.B[36]
I[36] => MUX2_16BIT:inst7.D0[4]
I[37] => ADD_SUB_64bits:inst.B[37]
I[37] => MUX2_16BIT:inst7.D0[5]
I[38] => ADD_SUB_64bits:inst.B[38]
I[38] => MUX2_16BIT:inst7.D0[6]
I[39] => ADD_SUB_64bits:inst.B[39]
I[39] => MUX2_16BIT:inst7.D0[7]
I[40] => ADD_SUB_64bits:inst.B[40]
I[40] => MUX2_16BIT:inst7.D0[8]
I[41] => ADD_SUB_64bits:inst.B[41]
I[41] => MUX2_16BIT:inst7.D0[9]
I[42] => ADD_SUB_64bits:inst.B[42]
I[42] => MUX2_16BIT:inst7.D0[10]
I[43] => ADD_SUB_64bits:inst.B[43]
I[43] => MUX2_16BIT:inst7.D0[11]
I[44] => ADD_SUB_64bits:inst.B[44]
I[44] => MUX2_16BIT:inst7.D0[12]
I[45] => ADD_SUB_64bits:inst.B[45]
I[45] => MUX2_16BIT:inst7.D0[13]
I[46] => ADD_SUB_64bits:inst.B[46]
I[46] => MUX2_16BIT:inst7.D0[14]
I[47] => ADD_SUB_64bits:inst.B[47]
I[47] => MUX2_16BIT:inst7.D0[15]
I[48] => ADD_SUB_64bits:inst.B[48]
I[48] => MUX2_16BIT:inst8.D0[0]
I[49] => ADD_SUB_64bits:inst.B[49]
I[49] => MUX2_16BIT:inst8.D0[1]
I[50] => ADD_SUB_64bits:inst.B[50]
I[50] => MUX2_16BIT:inst8.D0[2]
I[51] => ADD_SUB_64bits:inst.B[51]
I[51] => MUX2_16BIT:inst8.D0[3]
I[52] => ADD_SUB_64bits:inst.B[52]
I[52] => MUX2_16BIT:inst8.D0[4]
I[53] => ADD_SUB_64bits:inst.B[53]
I[53] => MUX2_16BIT:inst8.D0[5]
I[54] => ADD_SUB_64bits:inst.B[54]
I[54] => MUX2_16BIT:inst8.D0[6]
I[55] => ADD_SUB_64bits:inst.B[55]
I[55] => MUX2_16BIT:inst8.D0[7]
I[56] => ADD_SUB_64bits:inst.B[56]
I[56] => MUX2_16BIT:inst8.D0[8]
I[57] => ADD_SUB_64bits:inst.B[57]
I[57] => MUX2_16BIT:inst8.D0[9]
I[58] => ADD_SUB_64bits:inst.B[58]
I[58] => MUX2_16BIT:inst8.D0[10]
I[59] => ADD_SUB_64bits:inst.B[59]
I[59] => MUX2_16BIT:inst8.D0[11]
I[60] => ADD_SUB_64bits:inst.B[60]
I[60] => MUX2_16BIT:inst8.D0[12]
I[61] => ADD_SUB_64bits:inst.B[61]
I[61] => MUX2_16BIT:inst8.D0[13]
I[62] => ADD_SUB_64bits:inst.B[62]
I[62] => MUX2_16BIT:inst8.D0[14]
I[63] => ADD_SUB_64bits:inst.B[63]
I[63] => MUX2_16BIT:inst8.D0[15]


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst6
Y[0] <= MUX2:inst.Y
Y[1] <= MUX2:inst4.Y
Y[2] <= MUX2:inst5.Y
Y[3] <= MUX2:inst6.Y
Y[4] <= MUX2:inst7.Y
Y[5] <= MUX2:inst8.Y
Y[6] <= MUX2:inst9.Y
Y[7] <= MUX2:inst10.Y
Y[8] <= MUX2:inst11.Y
Y[9] <= MUX2:inst12.Y
Y[10] <= MUX2:inst13.Y
Y[11] <= MUX2:inst14.Y
Y[12] <= MUX2:inst15.Y
Y[13] <= MUX2:inst16.Y
Y[14] <= MUX2:inst17.Y
Y[15] <= MUX2:inst18.Y
S => MUX2:inst.S
S => MUX2:inst4.S
S => MUX2:inst5.S
S => MUX2:inst6.S
S => MUX2:inst7.S
S => MUX2:inst8.S
S => MUX2:inst9.S
S => MUX2:inst10.S
S => MUX2:inst11.S
S => MUX2:inst12.S
S => MUX2:inst13.S
S => MUX2:inst14.S
S => MUX2:inst15.S
S => MUX2:inst16.S
S => MUX2:inst17.S
S => MUX2:inst18.S
D1[0] => MUX2:inst.D1
D1[1] => MUX2:inst4.D1
D1[2] => MUX2:inst5.D1
D1[3] => MUX2:inst6.D1
D1[4] => MUX2:inst7.D1
D1[5] => MUX2:inst8.D1
D1[6] => MUX2:inst9.D1
D1[7] => MUX2:inst10.D1
D1[8] => MUX2:inst11.D1
D1[9] => MUX2:inst12.D1
D1[10] => MUX2:inst13.D1
D1[11] => MUX2:inst14.D1
D1[12] => MUX2:inst15.D1
D1[13] => MUX2:inst16.D1
D1[14] => MUX2:inst17.D1
D1[15] => MUX2:inst18.D1
D0[0] => MUX2:inst.D0
D0[1] => MUX2:inst4.D0
D0[2] => MUX2:inst5.D0
D0[3] => MUX2:inst6.D0
D0[4] => MUX2:inst7.D0
D0[5] => MUX2:inst8.D0
D0[6] => MUX2:inst9.D0
D0[7] => MUX2:inst10.D0
D0[8] => MUX2:inst11.D0
D0[9] => MUX2:inst12.D0
D0[10] => MUX2:inst13.D0
D0[11] => MUX2:inst14.D0
D0[12] => MUX2:inst15.D0
D0[13] => MUX2:inst16.D0
D0[14] => MUX2:inst17.D0
D0[15] => MUX2:inst18.D0


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst6|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst6|mux2:inst4
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst6|mux2:inst5
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst6|mux2:inst6
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst6|mux2:inst7
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst6|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst6|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst6|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst6|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst6|mux2:inst12
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst6|mux2:inst13
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst6|mux2:inst14
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst6|mux2:inst15
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst6|mux2:inst16
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst6|mux2:inst17
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst6|mux2:inst18
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst
Cout <= F_A_64bits:inst1.Cout
Cin => F_A_64bits:inst1.Cin
Cin => MUX2_16BIT:inst4.S
Cin => MUX2_16BIT:inst8.S
Cin => MUX2_16BIT:inst9.S
Cin => MUX2_16BIT:inst10.S
A[0] => F_A_64bits:inst1.A[0]
A[1] => F_A_64bits:inst1.A[1]
A[2] => F_A_64bits:inst1.A[2]
A[3] => F_A_64bits:inst1.A[3]
A[4] => F_A_64bits:inst1.A[4]
A[5] => F_A_64bits:inst1.A[5]
A[6] => F_A_64bits:inst1.A[6]
A[7] => F_A_64bits:inst1.A[7]
A[8] => F_A_64bits:inst1.A[8]
A[9] => F_A_64bits:inst1.A[9]
A[10] => F_A_64bits:inst1.A[10]
A[11] => F_A_64bits:inst1.A[11]
A[12] => F_A_64bits:inst1.A[12]
A[13] => F_A_64bits:inst1.A[13]
A[14] => F_A_64bits:inst1.A[14]
A[15] => F_A_64bits:inst1.A[15]
A[16] => F_A_64bits:inst1.A[16]
A[17] => F_A_64bits:inst1.A[17]
A[18] => F_A_64bits:inst1.A[18]
A[19] => F_A_64bits:inst1.A[19]
A[20] => F_A_64bits:inst1.A[20]
A[21] => F_A_64bits:inst1.A[21]
A[22] => F_A_64bits:inst1.A[22]
A[23] => F_A_64bits:inst1.A[23]
A[24] => F_A_64bits:inst1.A[24]
A[25] => F_A_64bits:inst1.A[25]
A[26] => F_A_64bits:inst1.A[26]
A[27] => F_A_64bits:inst1.A[27]
A[28] => F_A_64bits:inst1.A[28]
A[29] => F_A_64bits:inst1.A[29]
A[30] => F_A_64bits:inst1.A[30]
A[31] => F_A_64bits:inst1.A[31]
A[32] => F_A_64bits:inst1.A[32]
A[33] => F_A_64bits:inst1.A[33]
A[34] => F_A_64bits:inst1.A[34]
A[35] => F_A_64bits:inst1.A[35]
A[36] => F_A_64bits:inst1.A[36]
A[37] => F_A_64bits:inst1.A[37]
A[38] => F_A_64bits:inst1.A[38]
A[39] => F_A_64bits:inst1.A[39]
A[40] => F_A_64bits:inst1.A[40]
A[41] => F_A_64bits:inst1.A[41]
A[42] => F_A_64bits:inst1.A[42]
A[43] => F_A_64bits:inst1.A[43]
A[44] => F_A_64bits:inst1.A[44]
A[45] => F_A_64bits:inst1.A[45]
A[46] => F_A_64bits:inst1.A[46]
A[47] => F_A_64bits:inst1.A[47]
A[48] => F_A_64bits:inst1.A[48]
A[49] => F_A_64bits:inst1.A[49]
A[50] => F_A_64bits:inst1.A[50]
A[51] => F_A_64bits:inst1.A[51]
A[52] => F_A_64bits:inst1.A[52]
A[53] => F_A_64bits:inst1.A[53]
A[54] => F_A_64bits:inst1.A[54]
A[55] => F_A_64bits:inst1.A[55]
A[56] => F_A_64bits:inst1.A[56]
A[57] => F_A_64bits:inst1.A[57]
A[58] => F_A_64bits:inst1.A[58]
A[59] => F_A_64bits:inst1.A[59]
A[60] => F_A_64bits:inst1.A[60]
A[61] => F_A_64bits:inst1.A[61]
A[62] => F_A_64bits:inst1.A[62]
A[63] => F_A_64bits:inst1.A[63]
B[0] => XOR_16BIT:inst.A[0]
B[1] => XOR_16BIT:inst.A[1]
B[2] => XOR_16BIT:inst.A[2]
B[3] => XOR_16BIT:inst.A[3]
B[4] => XOR_16BIT:inst.A[4]
B[5] => XOR_16BIT:inst.A[5]
B[6] => XOR_16BIT:inst.A[6]
B[7] => XOR_16BIT:inst.A[7]
B[8] => XOR_16BIT:inst.A[8]
B[9] => XOR_16BIT:inst.A[9]
B[10] => XOR_16BIT:inst.A[10]
B[11] => XOR_16BIT:inst.A[11]
B[12] => XOR_16BIT:inst.A[12]
B[13] => XOR_16BIT:inst.A[13]
B[14] => XOR_16BIT:inst.A[14]
B[15] => XOR_16BIT:inst.A[15]
B[16] => XOR_16BIT:inst2.A[0]
B[17] => XOR_16BIT:inst2.A[1]
B[18] => XOR_16BIT:inst2.A[2]
B[19] => XOR_16BIT:inst2.A[3]
B[20] => XOR_16BIT:inst2.A[4]
B[21] => XOR_16BIT:inst2.A[5]
B[22] => XOR_16BIT:inst2.A[6]
B[23] => XOR_16BIT:inst2.A[7]
B[24] => XOR_16BIT:inst2.A[8]
B[25] => XOR_16BIT:inst2.A[9]
B[26] => XOR_16BIT:inst2.A[10]
B[27] => XOR_16BIT:inst2.A[11]
B[28] => XOR_16BIT:inst2.A[12]
B[29] => XOR_16BIT:inst2.A[13]
B[30] => XOR_16BIT:inst2.A[14]
B[31] => XOR_16BIT:inst2.A[15]
B[32] => XOR_16BIT:inst3.A[0]
B[33] => XOR_16BIT:inst3.A[1]
B[34] => XOR_16BIT:inst3.A[2]
B[35] => XOR_16BIT:inst3.A[3]
B[36] => XOR_16BIT:inst3.A[4]
B[37] => XOR_16BIT:inst3.A[5]
B[38] => XOR_16BIT:inst3.A[6]
B[39] => XOR_16BIT:inst3.A[7]
B[40] => XOR_16BIT:inst3.A[8]
B[41] => XOR_16BIT:inst3.A[9]
B[42] => XOR_16BIT:inst3.A[10]
B[43] => XOR_16BIT:inst3.A[11]
B[44] => XOR_16BIT:inst3.A[12]
B[45] => XOR_16BIT:inst3.A[13]
B[46] => XOR_16BIT:inst3.A[14]
B[47] => XOR_16BIT:inst3.A[15]
B[48] => XOR_16BIT:inst7.A[0]
B[49] => XOR_16BIT:inst7.A[1]
B[50] => XOR_16BIT:inst7.A[2]
B[51] => XOR_16BIT:inst7.A[3]
B[52] => XOR_16BIT:inst7.A[4]
B[53] => XOR_16BIT:inst7.A[5]
B[54] => XOR_16BIT:inst7.A[6]
B[55] => XOR_16BIT:inst7.A[7]
B[56] => XOR_16BIT:inst7.A[8]
B[57] => XOR_16BIT:inst7.A[9]
B[58] => XOR_16BIT:inst7.A[10]
B[59] => XOR_16BIT:inst7.A[11]
B[60] => XOR_16BIT:inst7.A[12]
B[61] => XOR_16BIT:inst7.A[13]
B[62] => XOR_16BIT:inst7.A[14]
B[63] => XOR_16BIT:inst7.A[15]
S[0] <= F_A_64bits:inst1.S[0]
S[1] <= F_A_64bits:inst1.S[1]
S[2] <= F_A_64bits:inst1.S[2]
S[3] <= F_A_64bits:inst1.S[3]
S[4] <= F_A_64bits:inst1.S[4]
S[5] <= F_A_64bits:inst1.S[5]
S[6] <= F_A_64bits:inst1.S[6]
S[7] <= F_A_64bits:inst1.S[7]
S[8] <= F_A_64bits:inst1.S[8]
S[9] <= F_A_64bits:inst1.S[9]
S[10] <= F_A_64bits:inst1.S[10]
S[11] <= F_A_64bits:inst1.S[11]
S[12] <= F_A_64bits:inst1.S[12]
S[13] <= F_A_64bits:inst1.S[13]
S[14] <= F_A_64bits:inst1.S[14]
S[15] <= F_A_64bits:inst1.S[15]
S[16] <= F_A_64bits:inst1.S[16]
S[17] <= F_A_64bits:inst1.S[17]
S[18] <= F_A_64bits:inst1.S[18]
S[19] <= F_A_64bits:inst1.S[19]
S[20] <= F_A_64bits:inst1.S[20]
S[21] <= F_A_64bits:inst1.S[21]
S[22] <= F_A_64bits:inst1.S[22]
S[23] <= F_A_64bits:inst1.S[23]
S[24] <= F_A_64bits:inst1.S[24]
S[25] <= F_A_64bits:inst1.S[25]
S[26] <= F_A_64bits:inst1.S[26]
S[27] <= F_A_64bits:inst1.S[27]
S[28] <= F_A_64bits:inst1.S[28]
S[29] <= F_A_64bits:inst1.S[29]
S[30] <= F_A_64bits:inst1.S[30]
S[31] <= F_A_64bits:inst1.S[31]
S[32] <= F_A_64bits:inst1.S[32]
S[33] <= F_A_64bits:inst1.S[33]
S[34] <= F_A_64bits:inst1.S[34]
S[35] <= F_A_64bits:inst1.S[35]
S[36] <= F_A_64bits:inst1.S[36]
S[37] <= F_A_64bits:inst1.S[37]
S[38] <= F_A_64bits:inst1.S[38]
S[39] <= F_A_64bits:inst1.S[39]
S[40] <= F_A_64bits:inst1.S[40]
S[41] <= F_A_64bits:inst1.S[41]
S[42] <= F_A_64bits:inst1.S[42]
S[43] <= F_A_64bits:inst1.S[43]
S[44] <= F_A_64bits:inst1.S[44]
S[45] <= F_A_64bits:inst1.S[45]
S[46] <= F_A_64bits:inst1.S[46]
S[47] <= F_A_64bits:inst1.S[47]
S[48] <= F_A_64bits:inst1.S[48]
S[49] <= F_A_64bits:inst1.S[49]
S[50] <= F_A_64bits:inst1.S[50]
S[51] <= F_A_64bits:inst1.S[51]
S[52] <= F_A_64bits:inst1.S[52]
S[53] <= F_A_64bits:inst1.S[53]
S[54] <= F_A_64bits:inst1.S[54]
S[55] <= F_A_64bits:inst1.S[55]
S[56] <= F_A_64bits:inst1.S[56]
S[57] <= F_A_64bits:inst1.S[57]
S[58] <= F_A_64bits:inst1.S[58]
S[59] <= F_A_64bits:inst1.S[59]
S[60] <= F_A_64bits:inst1.S[60]
S[61] <= F_A_64bits:inst1.S[61]
S[62] <= F_A_64bits:inst1.S[62]
S[63] <= F_A_64bits:inst1.S[63]


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1
Cout <= F_A_8bits:inst7.Cout
Cin => F_A_8bits:inst.Cin
A[0] => F_A_8bits:inst.A[0]
A[1] => F_A_8bits:inst.A[1]
A[2] => F_A_8bits:inst.A[2]
A[3] => F_A_8bits:inst.A[3]
A[4] => F_A_8bits:inst.A[4]
A[5] => F_A_8bits:inst.A[5]
A[6] => F_A_8bits:inst.A[6]
A[7] => F_A_8bits:inst.A[7]
A[8] => F_A_8bits:inst1.A[0]
A[9] => F_A_8bits:inst1.A[1]
A[10] => F_A_8bits:inst1.A[2]
A[11] => F_A_8bits:inst1.A[3]
A[12] => F_A_8bits:inst1.A[4]
A[13] => F_A_8bits:inst1.A[5]
A[14] => F_A_8bits:inst1.A[6]
A[15] => F_A_8bits:inst1.A[7]
A[16] => F_A_8bits:inst2.A[0]
A[17] => F_A_8bits:inst2.A[1]
A[18] => F_A_8bits:inst2.A[2]
A[19] => F_A_8bits:inst2.A[3]
A[20] => F_A_8bits:inst2.A[4]
A[21] => F_A_8bits:inst2.A[5]
A[22] => F_A_8bits:inst2.A[6]
A[23] => F_A_8bits:inst2.A[7]
A[24] => F_A_8bits:inst3.A[0]
A[25] => F_A_8bits:inst3.A[1]
A[26] => F_A_8bits:inst3.A[2]
A[27] => F_A_8bits:inst3.A[3]
A[28] => F_A_8bits:inst3.A[4]
A[29] => F_A_8bits:inst3.A[5]
A[30] => F_A_8bits:inst3.A[6]
A[31] => F_A_8bits:inst3.A[7]
A[32] => F_A_8bits:inst4.A[0]
A[33] => F_A_8bits:inst4.A[1]
A[34] => F_A_8bits:inst4.A[2]
A[35] => F_A_8bits:inst4.A[3]
A[36] => F_A_8bits:inst4.A[4]
A[37] => F_A_8bits:inst4.A[5]
A[38] => F_A_8bits:inst4.A[6]
A[39] => F_A_8bits:inst4.A[7]
A[40] => F_A_8bits:inst5.A[0]
A[41] => F_A_8bits:inst5.A[1]
A[42] => F_A_8bits:inst5.A[2]
A[43] => F_A_8bits:inst5.A[3]
A[44] => F_A_8bits:inst5.A[4]
A[45] => F_A_8bits:inst5.A[5]
A[46] => F_A_8bits:inst5.A[6]
A[47] => F_A_8bits:inst5.A[7]
A[48] => F_A_8bits:inst6.A[0]
A[49] => F_A_8bits:inst6.A[1]
A[50] => F_A_8bits:inst6.A[2]
A[51] => F_A_8bits:inst6.A[3]
A[52] => F_A_8bits:inst6.A[4]
A[53] => F_A_8bits:inst6.A[5]
A[54] => F_A_8bits:inst6.A[6]
A[55] => F_A_8bits:inst6.A[7]
A[56] => F_A_8bits:inst7.A[0]
A[57] => F_A_8bits:inst7.A[1]
A[58] => F_A_8bits:inst7.A[2]
A[59] => F_A_8bits:inst7.A[3]
A[60] => F_A_8bits:inst7.A[4]
A[61] => F_A_8bits:inst7.A[5]
A[62] => F_A_8bits:inst7.A[6]
A[63] => F_A_8bits:inst7.A[7]
B[0] => F_A_8bits:inst.B[0]
B[1] => F_A_8bits:inst.B[1]
B[2] => F_A_8bits:inst.B[2]
B[3] => F_A_8bits:inst.B[3]
B[4] => F_A_8bits:inst.B[4]
B[5] => F_A_8bits:inst.B[5]
B[6] => F_A_8bits:inst.B[6]
B[7] => F_A_8bits:inst.B[7]
B[8] => F_A_8bits:inst1.B[0]
B[9] => F_A_8bits:inst1.B[1]
B[10] => F_A_8bits:inst1.B[2]
B[11] => F_A_8bits:inst1.B[3]
B[12] => F_A_8bits:inst1.B[4]
B[13] => F_A_8bits:inst1.B[5]
B[14] => F_A_8bits:inst1.B[6]
B[15] => F_A_8bits:inst1.B[7]
B[16] => F_A_8bits:inst2.B[0]
B[17] => F_A_8bits:inst2.B[1]
B[18] => F_A_8bits:inst2.B[2]
B[19] => F_A_8bits:inst2.B[3]
B[20] => F_A_8bits:inst2.B[4]
B[21] => F_A_8bits:inst2.B[5]
B[22] => F_A_8bits:inst2.B[6]
B[23] => F_A_8bits:inst2.B[7]
B[24] => F_A_8bits:inst3.B[0]
B[25] => F_A_8bits:inst3.B[1]
B[26] => F_A_8bits:inst3.B[2]
B[27] => F_A_8bits:inst3.B[3]
B[28] => F_A_8bits:inst3.B[4]
B[29] => F_A_8bits:inst3.B[5]
B[30] => F_A_8bits:inst3.B[6]
B[31] => F_A_8bits:inst3.B[7]
B[32] => F_A_8bits:inst4.B[0]
B[33] => F_A_8bits:inst4.B[1]
B[34] => F_A_8bits:inst4.B[2]
B[35] => F_A_8bits:inst4.B[3]
B[36] => F_A_8bits:inst4.B[4]
B[37] => F_A_8bits:inst4.B[5]
B[38] => F_A_8bits:inst4.B[6]
B[39] => F_A_8bits:inst4.B[7]
B[40] => F_A_8bits:inst5.B[0]
B[41] => F_A_8bits:inst5.B[1]
B[42] => F_A_8bits:inst5.B[2]
B[43] => F_A_8bits:inst5.B[3]
B[44] => F_A_8bits:inst5.B[4]
B[45] => F_A_8bits:inst5.B[5]
B[46] => F_A_8bits:inst5.B[6]
B[47] => F_A_8bits:inst5.B[7]
B[48] => F_A_8bits:inst6.B[0]
B[49] => F_A_8bits:inst6.B[1]
B[50] => F_A_8bits:inst6.B[2]
B[51] => F_A_8bits:inst6.B[3]
B[52] => F_A_8bits:inst6.B[4]
B[53] => F_A_8bits:inst6.B[5]
B[54] => F_A_8bits:inst6.B[6]
B[55] => F_A_8bits:inst6.B[7]
B[56] => F_A_8bits:inst7.B[0]
B[57] => F_A_8bits:inst7.B[1]
B[58] => F_A_8bits:inst7.B[2]
B[59] => F_A_8bits:inst7.B[3]
B[60] => F_A_8bits:inst7.B[4]
B[61] => F_A_8bits:inst7.B[5]
B[62] => F_A_8bits:inst7.B[6]
B[63] => F_A_8bits:inst7.B[7]
S[0] <= F_A_8bits:inst.S[0]
S[1] <= F_A_8bits:inst.S[1]
S[2] <= F_A_8bits:inst.S[2]
S[3] <= F_A_8bits:inst.S[3]
S[4] <= F_A_8bits:inst.S[4]
S[5] <= F_A_8bits:inst.S[5]
S[6] <= F_A_8bits:inst.S[6]
S[7] <= F_A_8bits:inst.S[7]
S[8] <= F_A_8bits:inst1.S[0]
S[9] <= F_A_8bits:inst1.S[1]
S[10] <= F_A_8bits:inst1.S[2]
S[11] <= F_A_8bits:inst1.S[3]
S[12] <= F_A_8bits:inst1.S[4]
S[13] <= F_A_8bits:inst1.S[5]
S[14] <= F_A_8bits:inst1.S[6]
S[15] <= F_A_8bits:inst1.S[7]
S[16] <= F_A_8bits:inst2.S[0]
S[17] <= F_A_8bits:inst2.S[1]
S[18] <= F_A_8bits:inst2.S[2]
S[19] <= F_A_8bits:inst2.S[3]
S[20] <= F_A_8bits:inst2.S[4]
S[21] <= F_A_8bits:inst2.S[5]
S[22] <= F_A_8bits:inst2.S[6]
S[23] <= F_A_8bits:inst2.S[7]
S[24] <= F_A_8bits:inst3.S[0]
S[25] <= F_A_8bits:inst3.S[1]
S[26] <= F_A_8bits:inst3.S[2]
S[27] <= F_A_8bits:inst3.S[3]
S[28] <= F_A_8bits:inst3.S[4]
S[29] <= F_A_8bits:inst3.S[5]
S[30] <= F_A_8bits:inst3.S[6]
S[31] <= F_A_8bits:inst3.S[7]
S[32] <= F_A_8bits:inst4.S[0]
S[33] <= F_A_8bits:inst4.S[1]
S[34] <= F_A_8bits:inst4.S[2]
S[35] <= F_A_8bits:inst4.S[3]
S[36] <= F_A_8bits:inst4.S[4]
S[37] <= F_A_8bits:inst4.S[5]
S[38] <= F_A_8bits:inst4.S[6]
S[39] <= F_A_8bits:inst4.S[7]
S[40] <= F_A_8bits:inst5.S[0]
S[41] <= F_A_8bits:inst5.S[1]
S[42] <= F_A_8bits:inst5.S[2]
S[43] <= F_A_8bits:inst5.S[3]
S[44] <= F_A_8bits:inst5.S[4]
S[45] <= F_A_8bits:inst5.S[5]
S[46] <= F_A_8bits:inst5.S[6]
S[47] <= F_A_8bits:inst5.S[7]
S[48] <= F_A_8bits:inst6.S[0]
S[49] <= F_A_8bits:inst6.S[1]
S[50] <= F_A_8bits:inst6.S[2]
S[51] <= F_A_8bits:inst6.S[3]
S[52] <= F_A_8bits:inst6.S[4]
S[53] <= F_A_8bits:inst6.S[5]
S[54] <= F_A_8bits:inst6.S[6]
S[55] <= F_A_8bits:inst6.S[7]
S[56] <= F_A_8bits:inst7.S[0]
S[57] <= F_A_8bits:inst7.S[1]
S[58] <= F_A_8bits:inst7.S[2]
S[59] <= F_A_8bits:inst7.S[3]
S[60] <= F_A_8bits:inst7.S[4]
S[61] <= F_A_8bits:inst7.S[5]
S[62] <= F_A_8bits:inst7.S[6]
S[63] <= F_A_8bits:inst7.S[7]


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst7
Cout <= FA_1bit:inst8.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst2.A
A[2] => FA_1bit:inst3.A
A[3] => FA_1bit:inst4.A
A[4] => FA_1bit:inst5.A
A[5] => FA_1bit:inst6.A
A[6] => FA_1bit:inst7.A
A[7] => FA_1bit:inst8.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst2.B
B[2] => FA_1bit:inst3.B
B[3] => FA_1bit:inst4.B
B[4] => FA_1bit:inst5.B
B[5] => FA_1bit:inst6.B
B[6] => FA_1bit:inst7.B
B[7] => FA_1bit:inst8.B
Cin => FA_1bit:inst.Cin
S[0] <= FA_1bit:inst.S
S[1] <= FA_1bit:inst2.S
S[2] <= FA_1bit:inst3.S
S[3] <= FA_1bit:inst4.S
S[4] <= FA_1bit:inst5.S
S[5] <= FA_1bit:inst6.S
S[6] <= FA_1bit:inst7.S
S[7] <= FA_1bit:inst8.S


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst7|FA_1bit:inst8
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst7|FA_1bit:inst7
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst7|FA_1bit:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst7|FA_1bit:inst5
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst7|FA_1bit:inst4
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst7|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst7|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst7|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst6
Cout <= FA_1bit:inst8.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst2.A
A[2] => FA_1bit:inst3.A
A[3] => FA_1bit:inst4.A
A[4] => FA_1bit:inst5.A
A[5] => FA_1bit:inst6.A
A[6] => FA_1bit:inst7.A
A[7] => FA_1bit:inst8.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst2.B
B[2] => FA_1bit:inst3.B
B[3] => FA_1bit:inst4.B
B[4] => FA_1bit:inst5.B
B[5] => FA_1bit:inst6.B
B[6] => FA_1bit:inst7.B
B[7] => FA_1bit:inst8.B
Cin => FA_1bit:inst.Cin
S[0] <= FA_1bit:inst.S
S[1] <= FA_1bit:inst2.S
S[2] <= FA_1bit:inst3.S
S[3] <= FA_1bit:inst4.S
S[4] <= FA_1bit:inst5.S
S[5] <= FA_1bit:inst6.S
S[6] <= FA_1bit:inst7.S
S[7] <= FA_1bit:inst8.S


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst6|FA_1bit:inst8
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst6|FA_1bit:inst7
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst6|FA_1bit:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst6|FA_1bit:inst5
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst6|FA_1bit:inst4
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst6|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst6|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst6|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst5
Cout <= FA_1bit:inst8.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst2.A
A[2] => FA_1bit:inst3.A
A[3] => FA_1bit:inst4.A
A[4] => FA_1bit:inst5.A
A[5] => FA_1bit:inst6.A
A[6] => FA_1bit:inst7.A
A[7] => FA_1bit:inst8.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst2.B
B[2] => FA_1bit:inst3.B
B[3] => FA_1bit:inst4.B
B[4] => FA_1bit:inst5.B
B[5] => FA_1bit:inst6.B
B[6] => FA_1bit:inst7.B
B[7] => FA_1bit:inst8.B
Cin => FA_1bit:inst.Cin
S[0] <= FA_1bit:inst.S
S[1] <= FA_1bit:inst2.S
S[2] <= FA_1bit:inst3.S
S[3] <= FA_1bit:inst4.S
S[4] <= FA_1bit:inst5.S
S[5] <= FA_1bit:inst6.S
S[6] <= FA_1bit:inst7.S
S[7] <= FA_1bit:inst8.S


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst5|FA_1bit:inst8
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst5|FA_1bit:inst7
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst5|FA_1bit:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst5|FA_1bit:inst5
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst5|FA_1bit:inst4
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst5|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst5|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst5|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst4
Cout <= FA_1bit:inst8.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst2.A
A[2] => FA_1bit:inst3.A
A[3] => FA_1bit:inst4.A
A[4] => FA_1bit:inst5.A
A[5] => FA_1bit:inst6.A
A[6] => FA_1bit:inst7.A
A[7] => FA_1bit:inst8.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst2.B
B[2] => FA_1bit:inst3.B
B[3] => FA_1bit:inst4.B
B[4] => FA_1bit:inst5.B
B[5] => FA_1bit:inst6.B
B[6] => FA_1bit:inst7.B
B[7] => FA_1bit:inst8.B
Cin => FA_1bit:inst.Cin
S[0] <= FA_1bit:inst.S
S[1] <= FA_1bit:inst2.S
S[2] <= FA_1bit:inst3.S
S[3] <= FA_1bit:inst4.S
S[4] <= FA_1bit:inst5.S
S[5] <= FA_1bit:inst6.S
S[6] <= FA_1bit:inst7.S
S[7] <= FA_1bit:inst8.S


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst4|FA_1bit:inst8
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst4|FA_1bit:inst7
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst4|FA_1bit:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst4|FA_1bit:inst5
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst4|FA_1bit:inst4
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst4|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst4|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst4|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst3
Cout <= FA_1bit:inst8.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst2.A
A[2] => FA_1bit:inst3.A
A[3] => FA_1bit:inst4.A
A[4] => FA_1bit:inst5.A
A[5] => FA_1bit:inst6.A
A[6] => FA_1bit:inst7.A
A[7] => FA_1bit:inst8.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst2.B
B[2] => FA_1bit:inst3.B
B[3] => FA_1bit:inst4.B
B[4] => FA_1bit:inst5.B
B[5] => FA_1bit:inst6.B
B[6] => FA_1bit:inst7.B
B[7] => FA_1bit:inst8.B
Cin => FA_1bit:inst.Cin
S[0] <= FA_1bit:inst.S
S[1] <= FA_1bit:inst2.S
S[2] <= FA_1bit:inst3.S
S[3] <= FA_1bit:inst4.S
S[4] <= FA_1bit:inst5.S
S[5] <= FA_1bit:inst6.S
S[6] <= FA_1bit:inst7.S
S[7] <= FA_1bit:inst8.S


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst3|FA_1bit:inst8
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst3|FA_1bit:inst7
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst3|FA_1bit:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst3|FA_1bit:inst5
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst3|FA_1bit:inst4
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst3|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst3|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst3|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst2
Cout <= FA_1bit:inst8.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst2.A
A[2] => FA_1bit:inst3.A
A[3] => FA_1bit:inst4.A
A[4] => FA_1bit:inst5.A
A[5] => FA_1bit:inst6.A
A[6] => FA_1bit:inst7.A
A[7] => FA_1bit:inst8.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst2.B
B[2] => FA_1bit:inst3.B
B[3] => FA_1bit:inst4.B
B[4] => FA_1bit:inst5.B
B[5] => FA_1bit:inst6.B
B[6] => FA_1bit:inst7.B
B[7] => FA_1bit:inst8.B
Cin => FA_1bit:inst.Cin
S[0] <= FA_1bit:inst.S
S[1] <= FA_1bit:inst2.S
S[2] <= FA_1bit:inst3.S
S[3] <= FA_1bit:inst4.S
S[4] <= FA_1bit:inst5.S
S[5] <= FA_1bit:inst6.S
S[6] <= FA_1bit:inst7.S
S[7] <= FA_1bit:inst8.S


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst2|FA_1bit:inst8
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst2|FA_1bit:inst7
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst2|FA_1bit:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst2|FA_1bit:inst5
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst2|FA_1bit:inst4
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst2|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst2|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst2|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst1
Cout <= FA_1bit:inst8.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst2.A
A[2] => FA_1bit:inst3.A
A[3] => FA_1bit:inst4.A
A[4] => FA_1bit:inst5.A
A[5] => FA_1bit:inst6.A
A[6] => FA_1bit:inst7.A
A[7] => FA_1bit:inst8.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst2.B
B[2] => FA_1bit:inst3.B
B[3] => FA_1bit:inst4.B
B[4] => FA_1bit:inst5.B
B[5] => FA_1bit:inst6.B
B[6] => FA_1bit:inst7.B
B[7] => FA_1bit:inst8.B
Cin => FA_1bit:inst.Cin
S[0] <= FA_1bit:inst.S
S[1] <= FA_1bit:inst2.S
S[2] <= FA_1bit:inst3.S
S[3] <= FA_1bit:inst4.S
S[4] <= FA_1bit:inst5.S
S[5] <= FA_1bit:inst6.S
S[6] <= FA_1bit:inst7.S
S[7] <= FA_1bit:inst8.S


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst1|FA_1bit:inst8
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst1|FA_1bit:inst7
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst1|FA_1bit:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst1|FA_1bit:inst5
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst1|FA_1bit:inst4
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst1|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst1|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst1|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst
Cout <= FA_1bit:inst8.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst2.A
A[2] => FA_1bit:inst3.A
A[3] => FA_1bit:inst4.A
A[4] => FA_1bit:inst5.A
A[5] => FA_1bit:inst6.A
A[6] => FA_1bit:inst7.A
A[7] => FA_1bit:inst8.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst2.B
B[2] => FA_1bit:inst3.B
B[3] => FA_1bit:inst4.B
B[4] => FA_1bit:inst5.B
B[5] => FA_1bit:inst6.B
B[6] => FA_1bit:inst7.B
B[7] => FA_1bit:inst8.B
Cin => FA_1bit:inst.Cin
S[0] <= FA_1bit:inst.S
S[1] <= FA_1bit:inst2.S
S[2] <= FA_1bit:inst3.S
S[3] <= FA_1bit:inst4.S
S[4] <= FA_1bit:inst5.S
S[5] <= FA_1bit:inst6.S
S[6] <= FA_1bit:inst7.S
S[7] <= FA_1bit:inst8.S


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst|FA_1bit:inst8
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst|FA_1bit:inst7
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst|FA_1bit:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst|FA_1bit:inst5
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst|FA_1bit:inst4
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|XOR_16BIT:inst
XOR[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
XOR[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
XOR[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
XOR[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
XOR[4] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
XOR[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
XOR[6] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
XOR[7] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
XOR[8] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
XOR[9] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
XOR[10] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
XOR[11] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
XOR[12] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
XOR[13] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
XOR[14] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
XOR[15] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN0
A[1] => inst1.IN0
A[2] => inst2.IN0
A[3] => inst3.IN0
A[4] => inst4.IN0
A[5] => inst5.IN0
A[6] => inst6.IN0
A[7] => inst7.IN0
A[8] => inst8.IN0
A[9] => inst9.IN0
A[10] => inst10.IN0
A[11] => inst11.IN0
A[12] => inst12.IN0
A[13] => inst13.IN0
A[14] => inst14.IN0
A[15] => inst15.IN0
B[0] => inst.IN1
B[1] => inst1.IN1
B[2] => inst2.IN1
B[3] => inst3.IN1
B[4] => inst4.IN1
B[5] => inst5.IN1
B[6] => inst6.IN1
B[7] => inst7.IN1
B[8] => inst8.IN1
B[9] => inst9.IN1
B[10] => inst10.IN1
B[11] => inst11.IN1
B[12] => inst12.IN1
B[13] => inst13.IN1
B[14] => inst14.IN1
B[15] => inst15.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst4
Y[0] <= MUX2:inst.Y
Y[1] <= MUX2:inst4.Y
Y[2] <= MUX2:inst5.Y
Y[3] <= MUX2:inst6.Y
Y[4] <= MUX2:inst7.Y
Y[5] <= MUX2:inst8.Y
Y[6] <= MUX2:inst9.Y
Y[7] <= MUX2:inst10.Y
Y[8] <= MUX2:inst11.Y
Y[9] <= MUX2:inst12.Y
Y[10] <= MUX2:inst13.Y
Y[11] <= MUX2:inst14.Y
Y[12] <= MUX2:inst15.Y
Y[13] <= MUX2:inst16.Y
Y[14] <= MUX2:inst17.Y
Y[15] <= MUX2:inst18.Y
S => MUX2:inst.S
S => MUX2:inst4.S
S => MUX2:inst5.S
S => MUX2:inst6.S
S => MUX2:inst7.S
S => MUX2:inst8.S
S => MUX2:inst9.S
S => MUX2:inst10.S
S => MUX2:inst11.S
S => MUX2:inst12.S
S => MUX2:inst13.S
S => MUX2:inst14.S
S => MUX2:inst15.S
S => MUX2:inst16.S
S => MUX2:inst17.S
S => MUX2:inst18.S
D1[0] => MUX2:inst.D1
D1[1] => MUX2:inst4.D1
D1[2] => MUX2:inst5.D1
D1[3] => MUX2:inst6.D1
D1[4] => MUX2:inst7.D1
D1[5] => MUX2:inst8.D1
D1[6] => MUX2:inst9.D1
D1[7] => MUX2:inst10.D1
D1[8] => MUX2:inst11.D1
D1[9] => MUX2:inst12.D1
D1[10] => MUX2:inst13.D1
D1[11] => MUX2:inst14.D1
D1[12] => MUX2:inst15.D1
D1[13] => MUX2:inst16.D1
D1[14] => MUX2:inst17.D1
D1[15] => MUX2:inst18.D1
D0[0] => MUX2:inst.D0
D0[1] => MUX2:inst4.D0
D0[2] => MUX2:inst5.D0
D0[3] => MUX2:inst6.D0
D0[4] => MUX2:inst7.D0
D0[5] => MUX2:inst8.D0
D0[6] => MUX2:inst9.D0
D0[7] => MUX2:inst10.D0
D0[8] => MUX2:inst11.D0
D0[9] => MUX2:inst12.D0
D0[10] => MUX2:inst13.D0
D0[11] => MUX2:inst14.D0
D0[12] => MUX2:inst15.D0
D0[13] => MUX2:inst16.D0
D0[14] => MUX2:inst17.D0
D0[15] => MUX2:inst18.D0


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst4|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst4|mux2:inst4
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst4|mux2:inst5
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst4|mux2:inst6
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst4|mux2:inst7
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst4|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst4|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst4|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst4|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst4|mux2:inst12
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst4|mux2:inst13
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst4|mux2:inst14
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst4|mux2:inst15
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst4|mux2:inst16
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst4|mux2:inst17
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst4|mux2:inst18
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|XOR_16BIT:inst2
XOR[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
XOR[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
XOR[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
XOR[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
XOR[4] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
XOR[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
XOR[6] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
XOR[7] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
XOR[8] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
XOR[9] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
XOR[10] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
XOR[11] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
XOR[12] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
XOR[13] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
XOR[14] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
XOR[15] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN0
A[1] => inst1.IN0
A[2] => inst2.IN0
A[3] => inst3.IN0
A[4] => inst4.IN0
A[5] => inst5.IN0
A[6] => inst6.IN0
A[7] => inst7.IN0
A[8] => inst8.IN0
A[9] => inst9.IN0
A[10] => inst10.IN0
A[11] => inst11.IN0
A[12] => inst12.IN0
A[13] => inst13.IN0
A[14] => inst14.IN0
A[15] => inst15.IN0
B[0] => inst.IN1
B[1] => inst1.IN1
B[2] => inst2.IN1
B[3] => inst3.IN1
B[4] => inst4.IN1
B[5] => inst5.IN1
B[6] => inst6.IN1
B[7] => inst7.IN1
B[8] => inst8.IN1
B[9] => inst9.IN1
B[10] => inst10.IN1
B[11] => inst11.IN1
B[12] => inst12.IN1
B[13] => inst13.IN1
B[14] => inst14.IN1
B[15] => inst15.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst8
Y[0] <= MUX2:inst.Y
Y[1] <= MUX2:inst4.Y
Y[2] <= MUX2:inst5.Y
Y[3] <= MUX2:inst6.Y
Y[4] <= MUX2:inst7.Y
Y[5] <= MUX2:inst8.Y
Y[6] <= MUX2:inst9.Y
Y[7] <= MUX2:inst10.Y
Y[8] <= MUX2:inst11.Y
Y[9] <= MUX2:inst12.Y
Y[10] <= MUX2:inst13.Y
Y[11] <= MUX2:inst14.Y
Y[12] <= MUX2:inst15.Y
Y[13] <= MUX2:inst16.Y
Y[14] <= MUX2:inst17.Y
Y[15] <= MUX2:inst18.Y
S => MUX2:inst.S
S => MUX2:inst4.S
S => MUX2:inst5.S
S => MUX2:inst6.S
S => MUX2:inst7.S
S => MUX2:inst8.S
S => MUX2:inst9.S
S => MUX2:inst10.S
S => MUX2:inst11.S
S => MUX2:inst12.S
S => MUX2:inst13.S
S => MUX2:inst14.S
S => MUX2:inst15.S
S => MUX2:inst16.S
S => MUX2:inst17.S
S => MUX2:inst18.S
D1[0] => MUX2:inst.D1
D1[1] => MUX2:inst4.D1
D1[2] => MUX2:inst5.D1
D1[3] => MUX2:inst6.D1
D1[4] => MUX2:inst7.D1
D1[5] => MUX2:inst8.D1
D1[6] => MUX2:inst9.D1
D1[7] => MUX2:inst10.D1
D1[8] => MUX2:inst11.D1
D1[9] => MUX2:inst12.D1
D1[10] => MUX2:inst13.D1
D1[11] => MUX2:inst14.D1
D1[12] => MUX2:inst15.D1
D1[13] => MUX2:inst16.D1
D1[14] => MUX2:inst17.D1
D1[15] => MUX2:inst18.D1
D0[0] => MUX2:inst.D0
D0[1] => MUX2:inst4.D0
D0[2] => MUX2:inst5.D0
D0[3] => MUX2:inst6.D0
D0[4] => MUX2:inst7.D0
D0[5] => MUX2:inst8.D0
D0[6] => MUX2:inst9.D0
D0[7] => MUX2:inst10.D0
D0[8] => MUX2:inst11.D0
D0[9] => MUX2:inst12.D0
D0[10] => MUX2:inst13.D0
D0[11] => MUX2:inst14.D0
D0[12] => MUX2:inst15.D0
D0[13] => MUX2:inst16.D0
D0[14] => MUX2:inst17.D0
D0[15] => MUX2:inst18.D0


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst8|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst8|mux2:inst4
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst8|mux2:inst5
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst8|mux2:inst6
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst8|mux2:inst7
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst8|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst8|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst8|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst8|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst8|mux2:inst12
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst8|mux2:inst13
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst8|mux2:inst14
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst8|mux2:inst15
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst8|mux2:inst16
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst8|mux2:inst17
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst8|mux2:inst18
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|XOR_16BIT:inst3
XOR[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
XOR[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
XOR[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
XOR[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
XOR[4] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
XOR[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
XOR[6] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
XOR[7] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
XOR[8] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
XOR[9] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
XOR[10] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
XOR[11] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
XOR[12] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
XOR[13] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
XOR[14] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
XOR[15] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN0
A[1] => inst1.IN0
A[2] => inst2.IN0
A[3] => inst3.IN0
A[4] => inst4.IN0
A[5] => inst5.IN0
A[6] => inst6.IN0
A[7] => inst7.IN0
A[8] => inst8.IN0
A[9] => inst9.IN0
A[10] => inst10.IN0
A[11] => inst11.IN0
A[12] => inst12.IN0
A[13] => inst13.IN0
A[14] => inst14.IN0
A[15] => inst15.IN0
B[0] => inst.IN1
B[1] => inst1.IN1
B[2] => inst2.IN1
B[3] => inst3.IN1
B[4] => inst4.IN1
B[5] => inst5.IN1
B[6] => inst6.IN1
B[7] => inst7.IN1
B[8] => inst8.IN1
B[9] => inst9.IN1
B[10] => inst10.IN1
B[11] => inst11.IN1
B[12] => inst12.IN1
B[13] => inst13.IN1
B[14] => inst14.IN1
B[15] => inst15.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst9
Y[0] <= MUX2:inst.Y
Y[1] <= MUX2:inst4.Y
Y[2] <= MUX2:inst5.Y
Y[3] <= MUX2:inst6.Y
Y[4] <= MUX2:inst7.Y
Y[5] <= MUX2:inst8.Y
Y[6] <= MUX2:inst9.Y
Y[7] <= MUX2:inst10.Y
Y[8] <= MUX2:inst11.Y
Y[9] <= MUX2:inst12.Y
Y[10] <= MUX2:inst13.Y
Y[11] <= MUX2:inst14.Y
Y[12] <= MUX2:inst15.Y
Y[13] <= MUX2:inst16.Y
Y[14] <= MUX2:inst17.Y
Y[15] <= MUX2:inst18.Y
S => MUX2:inst.S
S => MUX2:inst4.S
S => MUX2:inst5.S
S => MUX2:inst6.S
S => MUX2:inst7.S
S => MUX2:inst8.S
S => MUX2:inst9.S
S => MUX2:inst10.S
S => MUX2:inst11.S
S => MUX2:inst12.S
S => MUX2:inst13.S
S => MUX2:inst14.S
S => MUX2:inst15.S
S => MUX2:inst16.S
S => MUX2:inst17.S
S => MUX2:inst18.S
D1[0] => MUX2:inst.D1
D1[1] => MUX2:inst4.D1
D1[2] => MUX2:inst5.D1
D1[3] => MUX2:inst6.D1
D1[4] => MUX2:inst7.D1
D1[5] => MUX2:inst8.D1
D1[6] => MUX2:inst9.D1
D1[7] => MUX2:inst10.D1
D1[8] => MUX2:inst11.D1
D1[9] => MUX2:inst12.D1
D1[10] => MUX2:inst13.D1
D1[11] => MUX2:inst14.D1
D1[12] => MUX2:inst15.D1
D1[13] => MUX2:inst16.D1
D1[14] => MUX2:inst17.D1
D1[15] => MUX2:inst18.D1
D0[0] => MUX2:inst.D0
D0[1] => MUX2:inst4.D0
D0[2] => MUX2:inst5.D0
D0[3] => MUX2:inst6.D0
D0[4] => MUX2:inst7.D0
D0[5] => MUX2:inst8.D0
D0[6] => MUX2:inst9.D0
D0[7] => MUX2:inst10.D0
D0[8] => MUX2:inst11.D0
D0[9] => MUX2:inst12.D0
D0[10] => MUX2:inst13.D0
D0[11] => MUX2:inst14.D0
D0[12] => MUX2:inst15.D0
D0[13] => MUX2:inst16.D0
D0[14] => MUX2:inst17.D0
D0[15] => MUX2:inst18.D0


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst9|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst9|mux2:inst4
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst9|mux2:inst5
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst9|mux2:inst6
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst9|mux2:inst7
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst9|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst9|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst9|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst9|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst9|mux2:inst12
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst9|mux2:inst13
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst9|mux2:inst14
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst9|mux2:inst15
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst9|mux2:inst16
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst9|mux2:inst17
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst9|mux2:inst18
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|XOR_16BIT:inst7
XOR[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
XOR[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
XOR[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
XOR[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
XOR[4] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
XOR[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
XOR[6] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
XOR[7] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
XOR[8] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
XOR[9] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
XOR[10] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
XOR[11] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
XOR[12] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
XOR[13] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
XOR[14] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
XOR[15] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN0
A[1] => inst1.IN0
A[2] => inst2.IN0
A[3] => inst3.IN0
A[4] => inst4.IN0
A[5] => inst5.IN0
A[6] => inst6.IN0
A[7] => inst7.IN0
A[8] => inst8.IN0
A[9] => inst9.IN0
A[10] => inst10.IN0
A[11] => inst11.IN0
A[12] => inst12.IN0
A[13] => inst13.IN0
A[14] => inst14.IN0
A[15] => inst15.IN0
B[0] => inst.IN1
B[1] => inst1.IN1
B[2] => inst2.IN1
B[3] => inst3.IN1
B[4] => inst4.IN1
B[5] => inst5.IN1
B[6] => inst6.IN1
B[7] => inst7.IN1
B[8] => inst8.IN1
B[9] => inst9.IN1
B[10] => inst10.IN1
B[11] => inst11.IN1
B[12] => inst12.IN1
B[13] => inst13.IN1
B[14] => inst14.IN1
B[15] => inst15.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst10
Y[0] <= MUX2:inst.Y
Y[1] <= MUX2:inst4.Y
Y[2] <= MUX2:inst5.Y
Y[3] <= MUX2:inst6.Y
Y[4] <= MUX2:inst7.Y
Y[5] <= MUX2:inst8.Y
Y[6] <= MUX2:inst9.Y
Y[7] <= MUX2:inst10.Y
Y[8] <= MUX2:inst11.Y
Y[9] <= MUX2:inst12.Y
Y[10] <= MUX2:inst13.Y
Y[11] <= MUX2:inst14.Y
Y[12] <= MUX2:inst15.Y
Y[13] <= MUX2:inst16.Y
Y[14] <= MUX2:inst17.Y
Y[15] <= MUX2:inst18.Y
S => MUX2:inst.S
S => MUX2:inst4.S
S => MUX2:inst5.S
S => MUX2:inst6.S
S => MUX2:inst7.S
S => MUX2:inst8.S
S => MUX2:inst9.S
S => MUX2:inst10.S
S => MUX2:inst11.S
S => MUX2:inst12.S
S => MUX2:inst13.S
S => MUX2:inst14.S
S => MUX2:inst15.S
S => MUX2:inst16.S
S => MUX2:inst17.S
S => MUX2:inst18.S
D1[0] => MUX2:inst.D1
D1[1] => MUX2:inst4.D1
D1[2] => MUX2:inst5.D1
D1[3] => MUX2:inst6.D1
D1[4] => MUX2:inst7.D1
D1[5] => MUX2:inst8.D1
D1[6] => MUX2:inst9.D1
D1[7] => MUX2:inst10.D1
D1[8] => MUX2:inst11.D1
D1[9] => MUX2:inst12.D1
D1[10] => MUX2:inst13.D1
D1[11] => MUX2:inst14.D1
D1[12] => MUX2:inst15.D1
D1[13] => MUX2:inst16.D1
D1[14] => MUX2:inst17.D1
D1[15] => MUX2:inst18.D1
D0[0] => MUX2:inst.D0
D0[1] => MUX2:inst4.D0
D0[2] => MUX2:inst5.D0
D0[3] => MUX2:inst6.D0
D0[4] => MUX2:inst7.D0
D0[5] => MUX2:inst8.D0
D0[6] => MUX2:inst9.D0
D0[7] => MUX2:inst10.D0
D0[8] => MUX2:inst11.D0
D0[9] => MUX2:inst12.D0
D0[10] => MUX2:inst13.D0
D0[11] => MUX2:inst14.D0
D0[12] => MUX2:inst15.D0
D0[13] => MUX2:inst16.D0
D0[14] => MUX2:inst17.D0
D0[15] => MUX2:inst18.D0


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst10|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst10|mux2:inst4
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst10|mux2:inst5
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst10|mux2:inst6
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst10|mux2:inst7
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst10|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst10|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst10|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst10|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst10|mux2:inst12
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst10|mux2:inst13
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst10|mux2:inst14
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst10|mux2:inst15
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst10|mux2:inst16
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst10|mux2:inst17
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|ADD_SUB_64bits:inst|MUX2_16BIT:inst10|mux2:inst18
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst5
Y[0] <= MUX2:inst.Y
Y[1] <= MUX2:inst4.Y
Y[2] <= MUX2:inst5.Y
Y[3] <= MUX2:inst6.Y
Y[4] <= MUX2:inst7.Y
Y[5] <= MUX2:inst8.Y
Y[6] <= MUX2:inst9.Y
Y[7] <= MUX2:inst10.Y
Y[8] <= MUX2:inst11.Y
Y[9] <= MUX2:inst12.Y
Y[10] <= MUX2:inst13.Y
Y[11] <= MUX2:inst14.Y
Y[12] <= MUX2:inst15.Y
Y[13] <= MUX2:inst16.Y
Y[14] <= MUX2:inst17.Y
Y[15] <= MUX2:inst18.Y
S => MUX2:inst.S
S => MUX2:inst4.S
S => MUX2:inst5.S
S => MUX2:inst6.S
S => MUX2:inst7.S
S => MUX2:inst8.S
S => MUX2:inst9.S
S => MUX2:inst10.S
S => MUX2:inst11.S
S => MUX2:inst12.S
S => MUX2:inst13.S
S => MUX2:inst14.S
S => MUX2:inst15.S
S => MUX2:inst16.S
S => MUX2:inst17.S
S => MUX2:inst18.S
D1[0] => MUX2:inst.D1
D1[1] => MUX2:inst4.D1
D1[2] => MUX2:inst5.D1
D1[3] => MUX2:inst6.D1
D1[4] => MUX2:inst7.D1
D1[5] => MUX2:inst8.D1
D1[6] => MUX2:inst9.D1
D1[7] => MUX2:inst10.D1
D1[8] => MUX2:inst11.D1
D1[9] => MUX2:inst12.D1
D1[10] => MUX2:inst13.D1
D1[11] => MUX2:inst14.D1
D1[12] => MUX2:inst15.D1
D1[13] => MUX2:inst16.D1
D1[14] => MUX2:inst17.D1
D1[15] => MUX2:inst18.D1
D0[0] => MUX2:inst.D0
D0[1] => MUX2:inst4.D0
D0[2] => MUX2:inst5.D0
D0[3] => MUX2:inst6.D0
D0[4] => MUX2:inst7.D0
D0[5] => MUX2:inst8.D0
D0[6] => MUX2:inst9.D0
D0[7] => MUX2:inst10.D0
D0[8] => MUX2:inst11.D0
D0[9] => MUX2:inst12.D0
D0[10] => MUX2:inst13.D0
D0[11] => MUX2:inst14.D0
D0[12] => MUX2:inst15.D0
D0[13] => MUX2:inst16.D0
D0[14] => MUX2:inst17.D0
D0[15] => MUX2:inst18.D0


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst5|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst5|mux2:inst4
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst5|mux2:inst5
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst5|mux2:inst6
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst5|mux2:inst7
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst5|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst5|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst5|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst5|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst5|mux2:inst12
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst5|mux2:inst13
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst5|mux2:inst14
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst5|mux2:inst15
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst5|mux2:inst16
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst5|mux2:inst17
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst5|mux2:inst18
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst7
Y[0] <= MUX2:inst.Y
Y[1] <= MUX2:inst4.Y
Y[2] <= MUX2:inst5.Y
Y[3] <= MUX2:inst6.Y
Y[4] <= MUX2:inst7.Y
Y[5] <= MUX2:inst8.Y
Y[6] <= MUX2:inst9.Y
Y[7] <= MUX2:inst10.Y
Y[8] <= MUX2:inst11.Y
Y[9] <= MUX2:inst12.Y
Y[10] <= MUX2:inst13.Y
Y[11] <= MUX2:inst14.Y
Y[12] <= MUX2:inst15.Y
Y[13] <= MUX2:inst16.Y
Y[14] <= MUX2:inst17.Y
Y[15] <= MUX2:inst18.Y
S => MUX2:inst.S
S => MUX2:inst4.S
S => MUX2:inst5.S
S => MUX2:inst6.S
S => MUX2:inst7.S
S => MUX2:inst8.S
S => MUX2:inst9.S
S => MUX2:inst10.S
S => MUX2:inst11.S
S => MUX2:inst12.S
S => MUX2:inst13.S
S => MUX2:inst14.S
S => MUX2:inst15.S
S => MUX2:inst16.S
S => MUX2:inst17.S
S => MUX2:inst18.S
D1[0] => MUX2:inst.D1
D1[1] => MUX2:inst4.D1
D1[2] => MUX2:inst5.D1
D1[3] => MUX2:inst6.D1
D1[4] => MUX2:inst7.D1
D1[5] => MUX2:inst8.D1
D1[6] => MUX2:inst9.D1
D1[7] => MUX2:inst10.D1
D1[8] => MUX2:inst11.D1
D1[9] => MUX2:inst12.D1
D1[10] => MUX2:inst13.D1
D1[11] => MUX2:inst14.D1
D1[12] => MUX2:inst15.D1
D1[13] => MUX2:inst16.D1
D1[14] => MUX2:inst17.D1
D1[15] => MUX2:inst18.D1
D0[0] => MUX2:inst.D0
D0[1] => MUX2:inst4.D0
D0[2] => MUX2:inst5.D0
D0[3] => MUX2:inst6.D0
D0[4] => MUX2:inst7.D0
D0[5] => MUX2:inst8.D0
D0[6] => MUX2:inst9.D0
D0[7] => MUX2:inst10.D0
D0[8] => MUX2:inst11.D0
D0[9] => MUX2:inst12.D0
D0[10] => MUX2:inst13.D0
D0[11] => MUX2:inst14.D0
D0[12] => MUX2:inst15.D0
D0[13] => MUX2:inst16.D0
D0[14] => MUX2:inst17.D0
D0[15] => MUX2:inst18.D0


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst7|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst7|mux2:inst4
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst7|mux2:inst5
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst7|mux2:inst6
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst7|mux2:inst7
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst7|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst7|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst7|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst7|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst7|mux2:inst12
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst7|mux2:inst13
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst7|mux2:inst14
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst7|mux2:inst15
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst7|mux2:inst16
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst7|mux2:inst17
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst7|mux2:inst18
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst8
Y[0] <= MUX2:inst.Y
Y[1] <= MUX2:inst4.Y
Y[2] <= MUX2:inst5.Y
Y[3] <= MUX2:inst6.Y
Y[4] <= MUX2:inst7.Y
Y[5] <= MUX2:inst8.Y
Y[6] <= MUX2:inst9.Y
Y[7] <= MUX2:inst10.Y
Y[8] <= MUX2:inst11.Y
Y[9] <= MUX2:inst12.Y
Y[10] <= MUX2:inst13.Y
Y[11] <= MUX2:inst14.Y
Y[12] <= MUX2:inst15.Y
Y[13] <= MUX2:inst16.Y
Y[14] <= MUX2:inst17.Y
Y[15] <= MUX2:inst18.Y
S => MUX2:inst.S
S => MUX2:inst4.S
S => MUX2:inst5.S
S => MUX2:inst6.S
S => MUX2:inst7.S
S => MUX2:inst8.S
S => MUX2:inst9.S
S => MUX2:inst10.S
S => MUX2:inst11.S
S => MUX2:inst12.S
S => MUX2:inst13.S
S => MUX2:inst14.S
S => MUX2:inst15.S
S => MUX2:inst16.S
S => MUX2:inst17.S
S => MUX2:inst18.S
D1[0] => MUX2:inst.D1
D1[1] => MUX2:inst4.D1
D1[2] => MUX2:inst5.D1
D1[3] => MUX2:inst6.D1
D1[4] => MUX2:inst7.D1
D1[5] => MUX2:inst8.D1
D1[6] => MUX2:inst9.D1
D1[7] => MUX2:inst10.D1
D1[8] => MUX2:inst11.D1
D1[9] => MUX2:inst12.D1
D1[10] => MUX2:inst13.D1
D1[11] => MUX2:inst14.D1
D1[12] => MUX2:inst15.D1
D1[13] => MUX2:inst16.D1
D1[14] => MUX2:inst17.D1
D1[15] => MUX2:inst18.D1
D0[0] => MUX2:inst.D0
D0[1] => MUX2:inst4.D0
D0[2] => MUX2:inst5.D0
D0[3] => MUX2:inst6.D0
D0[4] => MUX2:inst7.D0
D0[5] => MUX2:inst8.D0
D0[6] => MUX2:inst9.D0
D0[7] => MUX2:inst10.D0
D0[8] => MUX2:inst11.D0
D0[9] => MUX2:inst12.D0
D0[10] => MUX2:inst13.D0
D0[11] => MUX2:inst14.D0
D0[12] => MUX2:inst15.D0
D0[13] => MUX2:inst16.D0
D0[14] => MUX2:inst17.D0
D0[15] => MUX2:inst18.D0


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst8|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst8|mux2:inst4
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst8|mux2:inst5
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst8|mux2:inst6
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst8|mux2:inst7
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst8|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst8|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst8|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst8|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst8|mux2:inst12
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst8|mux2:inst13
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst8|mux2:inst14
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst8|mux2:inst15
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst8|mux2:inst16
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst8|mux2:inst17
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst4|MUX2_16BIT:inst8|mux2:inst18
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3
O[0] <= MUX2_16BIT:inst5.Y[0]
O[1] <= MUX2_16BIT:inst5.Y[1]
O[2] <= MUX2_16BIT:inst5.Y[2]
O[3] <= MUX2_16BIT:inst5.Y[3]
O[4] <= MUX2_16BIT:inst5.Y[4]
O[5] <= MUX2_16BIT:inst5.Y[5]
O[6] <= MUX2_16BIT:inst5.Y[6]
O[7] <= MUX2_16BIT:inst5.Y[7]
O[8] <= MUX2_16BIT:inst5.Y[8]
O[9] <= MUX2_16BIT:inst5.Y[9]
O[10] <= MUX2_16BIT:inst5.Y[10]
O[11] <= MUX2_16BIT:inst5.Y[11]
O[12] <= MUX2_16BIT:inst5.Y[12]
O[13] <= MUX2_16BIT:inst5.Y[13]
O[14] <= MUX2_16BIT:inst5.Y[14]
O[15] <= MUX2_16BIT:inst5.Y[15]
O[16] <= MUX2_16BIT:inst6.Y[0]
O[17] <= MUX2_16BIT:inst6.Y[1]
O[18] <= MUX2_16BIT:inst6.Y[2]
O[19] <= MUX2_16BIT:inst6.Y[3]
O[20] <= MUX2_16BIT:inst6.Y[4]
O[21] <= MUX2_16BIT:inst6.Y[5]
O[22] <= MUX2_16BIT:inst6.Y[6]
O[23] <= MUX2_16BIT:inst6.Y[7]
O[24] <= MUX2_16BIT:inst6.Y[8]
O[25] <= MUX2_16BIT:inst6.Y[9]
O[26] <= MUX2_16BIT:inst6.Y[10]
O[27] <= MUX2_16BIT:inst6.Y[11]
O[28] <= MUX2_16BIT:inst6.Y[12]
O[29] <= MUX2_16BIT:inst6.Y[13]
O[30] <= MUX2_16BIT:inst6.Y[14]
O[31] <= MUX2_16BIT:inst6.Y[15]
O[32] <= MUX2_16BIT:inst7.Y[0]
O[33] <= MUX2_16BIT:inst7.Y[1]
O[34] <= MUX2_16BIT:inst7.Y[2]
O[35] <= MUX2_16BIT:inst7.Y[3]
O[36] <= MUX2_16BIT:inst7.Y[4]
O[37] <= MUX2_16BIT:inst7.Y[5]
O[38] <= MUX2_16BIT:inst7.Y[6]
O[39] <= MUX2_16BIT:inst7.Y[7]
O[40] <= MUX2_16BIT:inst7.Y[8]
O[41] <= MUX2_16BIT:inst7.Y[9]
O[42] <= MUX2_16BIT:inst7.Y[10]
O[43] <= MUX2_16BIT:inst7.Y[11]
O[44] <= MUX2_16BIT:inst7.Y[12]
O[45] <= MUX2_16BIT:inst7.Y[13]
O[46] <= MUX2_16BIT:inst7.Y[14]
O[47] <= MUX2_16BIT:inst7.Y[15]
O[48] <= MUX2_16BIT:inst8.Y[0]
O[49] <= MUX2_16BIT:inst8.Y[1]
O[50] <= MUX2_16BIT:inst8.Y[2]
O[51] <= MUX2_16BIT:inst8.Y[3]
O[52] <= MUX2_16BIT:inst8.Y[4]
O[53] <= MUX2_16BIT:inst8.Y[5]
O[54] <= MUX2_16BIT:inst8.Y[6]
O[55] <= MUX2_16BIT:inst8.Y[7]
O[56] <= MUX2_16BIT:inst8.Y[8]
O[57] <= MUX2_16BIT:inst8.Y[9]
O[58] <= MUX2_16BIT:inst8.Y[10]
O[59] <= MUX2_16BIT:inst8.Y[11]
O[60] <= MUX2_16BIT:inst8.Y[12]
O[61] <= MUX2_16BIT:inst8.Y[13]
O[62] <= MUX2_16BIT:inst8.Y[14]
O[63] <= MUX2_16BIT:inst8.Y[15]
T => MUX2_16BIT:inst6.S
T => MUX2_16BIT:inst5.S
T => MUX2_16BIT:inst7.S
T => MUX2_16BIT:inst8.S
I[0] => ADD_SUB_64bits:inst.B[0]
I[0] => MUX2_16BIT:inst5.D0[0]
I[1] => ADD_SUB_64bits:inst.B[1]
I[1] => MUX2_16BIT:inst5.D0[1]
I[2] => ADD_SUB_64bits:inst.B[2]
I[2] => MUX2_16BIT:inst5.D0[2]
I[3] => ADD_SUB_64bits:inst.B[3]
I[3] => MUX2_16BIT:inst5.D0[3]
I[4] => ADD_SUB_64bits:inst.B[4]
I[4] => MUX2_16BIT:inst5.D0[4]
I[5] => ADD_SUB_64bits:inst.B[5]
I[5] => MUX2_16BIT:inst5.D0[5]
I[6] => ADD_SUB_64bits:inst.B[6]
I[6] => MUX2_16BIT:inst5.D0[6]
I[7] => ADD_SUB_64bits:inst.B[7]
I[7] => MUX2_16BIT:inst5.D0[7]
I[8] => ADD_SUB_64bits:inst.B[8]
I[8] => MUX2_16BIT:inst5.D0[8]
I[9] => ADD_SUB_64bits:inst.B[9]
I[9] => MUX2_16BIT:inst5.D0[9]
I[10] => ADD_SUB_64bits:inst.B[10]
I[10] => MUX2_16BIT:inst5.D0[10]
I[11] => ADD_SUB_64bits:inst.B[11]
I[11] => MUX2_16BIT:inst5.D0[11]
I[12] => ADD_SUB_64bits:inst.B[12]
I[12] => MUX2_16BIT:inst5.D0[12]
I[13] => ADD_SUB_64bits:inst.B[13]
I[13] => MUX2_16BIT:inst5.D0[13]
I[14] => ADD_SUB_64bits:inst.B[14]
I[14] => MUX2_16BIT:inst5.D0[14]
I[15] => ADD_SUB_64bits:inst.B[15]
I[15] => MUX2_16BIT:inst5.D0[15]
I[16] => MUX2_16BIT:inst6.D0[0]
I[16] => ADD_SUB_64bits:inst.B[16]
I[17] => MUX2_16BIT:inst6.D0[1]
I[17] => ADD_SUB_64bits:inst.B[17]
I[18] => MUX2_16BIT:inst6.D0[2]
I[18] => ADD_SUB_64bits:inst.B[18]
I[19] => MUX2_16BIT:inst6.D0[3]
I[19] => ADD_SUB_64bits:inst.B[19]
I[20] => MUX2_16BIT:inst6.D0[4]
I[20] => ADD_SUB_64bits:inst.B[20]
I[21] => MUX2_16BIT:inst6.D0[5]
I[21] => ADD_SUB_64bits:inst.B[21]
I[22] => MUX2_16BIT:inst6.D0[6]
I[22] => ADD_SUB_64bits:inst.B[22]
I[23] => MUX2_16BIT:inst6.D0[7]
I[23] => ADD_SUB_64bits:inst.B[23]
I[24] => MUX2_16BIT:inst6.D0[8]
I[24] => ADD_SUB_64bits:inst.B[24]
I[25] => MUX2_16BIT:inst6.D0[9]
I[25] => ADD_SUB_64bits:inst.B[25]
I[26] => MUX2_16BIT:inst6.D0[10]
I[26] => ADD_SUB_64bits:inst.B[26]
I[27] => MUX2_16BIT:inst6.D0[11]
I[27] => ADD_SUB_64bits:inst.B[27]
I[28] => MUX2_16BIT:inst6.D0[12]
I[28] => ADD_SUB_64bits:inst.B[28]
I[29] => MUX2_16BIT:inst6.D0[13]
I[29] => ADD_SUB_64bits:inst.B[29]
I[30] => MUX2_16BIT:inst6.D0[14]
I[30] => ADD_SUB_64bits:inst.B[30]
I[31] => MUX2_16BIT:inst6.D0[15]
I[31] => ADD_SUB_64bits:inst.B[31]
I[32] => ADD_SUB_64bits:inst.B[32]
I[32] => MUX2_16BIT:inst7.D0[0]
I[33] => ADD_SUB_64bits:inst.B[33]
I[33] => MUX2_16BIT:inst7.D0[1]
I[34] => ADD_SUB_64bits:inst.B[34]
I[34] => MUX2_16BIT:inst7.D0[2]
I[35] => ADD_SUB_64bits:inst.B[35]
I[35] => MUX2_16BIT:inst7.D0[3]
I[36] => ADD_SUB_64bits:inst.B[36]
I[36] => MUX2_16BIT:inst7.D0[4]
I[37] => ADD_SUB_64bits:inst.B[37]
I[37] => MUX2_16BIT:inst7.D0[5]
I[38] => ADD_SUB_64bits:inst.B[38]
I[38] => MUX2_16BIT:inst7.D0[6]
I[39] => ADD_SUB_64bits:inst.B[39]
I[39] => MUX2_16BIT:inst7.D0[7]
I[40] => ADD_SUB_64bits:inst.B[40]
I[40] => MUX2_16BIT:inst7.D0[8]
I[41] => ADD_SUB_64bits:inst.B[41]
I[41] => MUX2_16BIT:inst7.D0[9]
I[42] => ADD_SUB_64bits:inst.B[42]
I[42] => MUX2_16BIT:inst7.D0[10]
I[43] => ADD_SUB_64bits:inst.B[43]
I[43] => MUX2_16BIT:inst7.D0[11]
I[44] => ADD_SUB_64bits:inst.B[44]
I[44] => MUX2_16BIT:inst7.D0[12]
I[45] => ADD_SUB_64bits:inst.B[45]
I[45] => MUX2_16BIT:inst7.D0[13]
I[46] => ADD_SUB_64bits:inst.B[46]
I[46] => MUX2_16BIT:inst7.D0[14]
I[47] => ADD_SUB_64bits:inst.B[47]
I[47] => MUX2_16BIT:inst7.D0[15]
I[48] => ADD_SUB_64bits:inst.B[48]
I[48] => MUX2_16BIT:inst8.D0[0]
I[49] => ADD_SUB_64bits:inst.B[49]
I[49] => MUX2_16BIT:inst8.D0[1]
I[50] => ADD_SUB_64bits:inst.B[50]
I[50] => MUX2_16BIT:inst8.D0[2]
I[51] => ADD_SUB_64bits:inst.B[51]
I[51] => MUX2_16BIT:inst8.D0[3]
I[52] => ADD_SUB_64bits:inst.B[52]
I[52] => MUX2_16BIT:inst8.D0[4]
I[53] => ADD_SUB_64bits:inst.B[53]
I[53] => MUX2_16BIT:inst8.D0[5]
I[54] => ADD_SUB_64bits:inst.B[54]
I[54] => MUX2_16BIT:inst8.D0[6]
I[55] => ADD_SUB_64bits:inst.B[55]
I[55] => MUX2_16BIT:inst8.D0[7]
I[56] => ADD_SUB_64bits:inst.B[56]
I[56] => MUX2_16BIT:inst8.D0[8]
I[57] => ADD_SUB_64bits:inst.B[57]
I[57] => MUX2_16BIT:inst8.D0[9]
I[58] => ADD_SUB_64bits:inst.B[58]
I[58] => MUX2_16BIT:inst8.D0[10]
I[59] => ADD_SUB_64bits:inst.B[59]
I[59] => MUX2_16BIT:inst8.D0[11]
I[60] => ADD_SUB_64bits:inst.B[60]
I[60] => MUX2_16BIT:inst8.D0[12]
I[61] => ADD_SUB_64bits:inst.B[61]
I[61] => MUX2_16BIT:inst8.D0[13]
I[62] => ADD_SUB_64bits:inst.B[62]
I[62] => MUX2_16BIT:inst8.D0[14]
I[63] => ADD_SUB_64bits:inst.B[63]
I[63] => MUX2_16BIT:inst8.D0[15]


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst6
Y[0] <= MUX2:inst.Y
Y[1] <= MUX2:inst4.Y
Y[2] <= MUX2:inst5.Y
Y[3] <= MUX2:inst6.Y
Y[4] <= MUX2:inst7.Y
Y[5] <= MUX2:inst8.Y
Y[6] <= MUX2:inst9.Y
Y[7] <= MUX2:inst10.Y
Y[8] <= MUX2:inst11.Y
Y[9] <= MUX2:inst12.Y
Y[10] <= MUX2:inst13.Y
Y[11] <= MUX2:inst14.Y
Y[12] <= MUX2:inst15.Y
Y[13] <= MUX2:inst16.Y
Y[14] <= MUX2:inst17.Y
Y[15] <= MUX2:inst18.Y
S => MUX2:inst.S
S => MUX2:inst4.S
S => MUX2:inst5.S
S => MUX2:inst6.S
S => MUX2:inst7.S
S => MUX2:inst8.S
S => MUX2:inst9.S
S => MUX2:inst10.S
S => MUX2:inst11.S
S => MUX2:inst12.S
S => MUX2:inst13.S
S => MUX2:inst14.S
S => MUX2:inst15.S
S => MUX2:inst16.S
S => MUX2:inst17.S
S => MUX2:inst18.S
D1[0] => MUX2:inst.D1
D1[1] => MUX2:inst4.D1
D1[2] => MUX2:inst5.D1
D1[3] => MUX2:inst6.D1
D1[4] => MUX2:inst7.D1
D1[5] => MUX2:inst8.D1
D1[6] => MUX2:inst9.D1
D1[7] => MUX2:inst10.D1
D1[8] => MUX2:inst11.D1
D1[9] => MUX2:inst12.D1
D1[10] => MUX2:inst13.D1
D1[11] => MUX2:inst14.D1
D1[12] => MUX2:inst15.D1
D1[13] => MUX2:inst16.D1
D1[14] => MUX2:inst17.D1
D1[15] => MUX2:inst18.D1
D0[0] => MUX2:inst.D0
D0[1] => MUX2:inst4.D0
D0[2] => MUX2:inst5.D0
D0[3] => MUX2:inst6.D0
D0[4] => MUX2:inst7.D0
D0[5] => MUX2:inst8.D0
D0[6] => MUX2:inst9.D0
D0[7] => MUX2:inst10.D0
D0[8] => MUX2:inst11.D0
D0[9] => MUX2:inst12.D0
D0[10] => MUX2:inst13.D0
D0[11] => MUX2:inst14.D0
D0[12] => MUX2:inst15.D0
D0[13] => MUX2:inst16.D0
D0[14] => MUX2:inst17.D0
D0[15] => MUX2:inst18.D0


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst6|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst6|mux2:inst4
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst6|mux2:inst5
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst6|mux2:inst6
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst6|mux2:inst7
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst6|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst6|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst6|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst6|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst6|mux2:inst12
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst6|mux2:inst13
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst6|mux2:inst14
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst6|mux2:inst15
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst6|mux2:inst16
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst6|mux2:inst17
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst6|mux2:inst18
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst
Cout <= F_A_64bits:inst1.Cout
Cin => F_A_64bits:inst1.Cin
Cin => MUX2_16BIT:inst4.S
Cin => MUX2_16BIT:inst8.S
Cin => MUX2_16BIT:inst9.S
Cin => MUX2_16BIT:inst10.S
A[0] => F_A_64bits:inst1.A[0]
A[1] => F_A_64bits:inst1.A[1]
A[2] => F_A_64bits:inst1.A[2]
A[3] => F_A_64bits:inst1.A[3]
A[4] => F_A_64bits:inst1.A[4]
A[5] => F_A_64bits:inst1.A[5]
A[6] => F_A_64bits:inst1.A[6]
A[7] => F_A_64bits:inst1.A[7]
A[8] => F_A_64bits:inst1.A[8]
A[9] => F_A_64bits:inst1.A[9]
A[10] => F_A_64bits:inst1.A[10]
A[11] => F_A_64bits:inst1.A[11]
A[12] => F_A_64bits:inst1.A[12]
A[13] => F_A_64bits:inst1.A[13]
A[14] => F_A_64bits:inst1.A[14]
A[15] => F_A_64bits:inst1.A[15]
A[16] => F_A_64bits:inst1.A[16]
A[17] => F_A_64bits:inst1.A[17]
A[18] => F_A_64bits:inst1.A[18]
A[19] => F_A_64bits:inst1.A[19]
A[20] => F_A_64bits:inst1.A[20]
A[21] => F_A_64bits:inst1.A[21]
A[22] => F_A_64bits:inst1.A[22]
A[23] => F_A_64bits:inst1.A[23]
A[24] => F_A_64bits:inst1.A[24]
A[25] => F_A_64bits:inst1.A[25]
A[26] => F_A_64bits:inst1.A[26]
A[27] => F_A_64bits:inst1.A[27]
A[28] => F_A_64bits:inst1.A[28]
A[29] => F_A_64bits:inst1.A[29]
A[30] => F_A_64bits:inst1.A[30]
A[31] => F_A_64bits:inst1.A[31]
A[32] => F_A_64bits:inst1.A[32]
A[33] => F_A_64bits:inst1.A[33]
A[34] => F_A_64bits:inst1.A[34]
A[35] => F_A_64bits:inst1.A[35]
A[36] => F_A_64bits:inst1.A[36]
A[37] => F_A_64bits:inst1.A[37]
A[38] => F_A_64bits:inst1.A[38]
A[39] => F_A_64bits:inst1.A[39]
A[40] => F_A_64bits:inst1.A[40]
A[41] => F_A_64bits:inst1.A[41]
A[42] => F_A_64bits:inst1.A[42]
A[43] => F_A_64bits:inst1.A[43]
A[44] => F_A_64bits:inst1.A[44]
A[45] => F_A_64bits:inst1.A[45]
A[46] => F_A_64bits:inst1.A[46]
A[47] => F_A_64bits:inst1.A[47]
A[48] => F_A_64bits:inst1.A[48]
A[49] => F_A_64bits:inst1.A[49]
A[50] => F_A_64bits:inst1.A[50]
A[51] => F_A_64bits:inst1.A[51]
A[52] => F_A_64bits:inst1.A[52]
A[53] => F_A_64bits:inst1.A[53]
A[54] => F_A_64bits:inst1.A[54]
A[55] => F_A_64bits:inst1.A[55]
A[56] => F_A_64bits:inst1.A[56]
A[57] => F_A_64bits:inst1.A[57]
A[58] => F_A_64bits:inst1.A[58]
A[59] => F_A_64bits:inst1.A[59]
A[60] => F_A_64bits:inst1.A[60]
A[61] => F_A_64bits:inst1.A[61]
A[62] => F_A_64bits:inst1.A[62]
A[63] => F_A_64bits:inst1.A[63]
B[0] => XOR_16BIT:inst.A[0]
B[1] => XOR_16BIT:inst.A[1]
B[2] => XOR_16BIT:inst.A[2]
B[3] => XOR_16BIT:inst.A[3]
B[4] => XOR_16BIT:inst.A[4]
B[5] => XOR_16BIT:inst.A[5]
B[6] => XOR_16BIT:inst.A[6]
B[7] => XOR_16BIT:inst.A[7]
B[8] => XOR_16BIT:inst.A[8]
B[9] => XOR_16BIT:inst.A[9]
B[10] => XOR_16BIT:inst.A[10]
B[11] => XOR_16BIT:inst.A[11]
B[12] => XOR_16BIT:inst.A[12]
B[13] => XOR_16BIT:inst.A[13]
B[14] => XOR_16BIT:inst.A[14]
B[15] => XOR_16BIT:inst.A[15]
B[16] => XOR_16BIT:inst2.A[0]
B[17] => XOR_16BIT:inst2.A[1]
B[18] => XOR_16BIT:inst2.A[2]
B[19] => XOR_16BIT:inst2.A[3]
B[20] => XOR_16BIT:inst2.A[4]
B[21] => XOR_16BIT:inst2.A[5]
B[22] => XOR_16BIT:inst2.A[6]
B[23] => XOR_16BIT:inst2.A[7]
B[24] => XOR_16BIT:inst2.A[8]
B[25] => XOR_16BIT:inst2.A[9]
B[26] => XOR_16BIT:inst2.A[10]
B[27] => XOR_16BIT:inst2.A[11]
B[28] => XOR_16BIT:inst2.A[12]
B[29] => XOR_16BIT:inst2.A[13]
B[30] => XOR_16BIT:inst2.A[14]
B[31] => XOR_16BIT:inst2.A[15]
B[32] => XOR_16BIT:inst3.A[0]
B[33] => XOR_16BIT:inst3.A[1]
B[34] => XOR_16BIT:inst3.A[2]
B[35] => XOR_16BIT:inst3.A[3]
B[36] => XOR_16BIT:inst3.A[4]
B[37] => XOR_16BIT:inst3.A[5]
B[38] => XOR_16BIT:inst3.A[6]
B[39] => XOR_16BIT:inst3.A[7]
B[40] => XOR_16BIT:inst3.A[8]
B[41] => XOR_16BIT:inst3.A[9]
B[42] => XOR_16BIT:inst3.A[10]
B[43] => XOR_16BIT:inst3.A[11]
B[44] => XOR_16BIT:inst3.A[12]
B[45] => XOR_16BIT:inst3.A[13]
B[46] => XOR_16BIT:inst3.A[14]
B[47] => XOR_16BIT:inst3.A[15]
B[48] => XOR_16BIT:inst7.A[0]
B[49] => XOR_16BIT:inst7.A[1]
B[50] => XOR_16BIT:inst7.A[2]
B[51] => XOR_16BIT:inst7.A[3]
B[52] => XOR_16BIT:inst7.A[4]
B[53] => XOR_16BIT:inst7.A[5]
B[54] => XOR_16BIT:inst7.A[6]
B[55] => XOR_16BIT:inst7.A[7]
B[56] => XOR_16BIT:inst7.A[8]
B[57] => XOR_16BIT:inst7.A[9]
B[58] => XOR_16BIT:inst7.A[10]
B[59] => XOR_16BIT:inst7.A[11]
B[60] => XOR_16BIT:inst7.A[12]
B[61] => XOR_16BIT:inst7.A[13]
B[62] => XOR_16BIT:inst7.A[14]
B[63] => XOR_16BIT:inst7.A[15]
S[0] <= F_A_64bits:inst1.S[0]
S[1] <= F_A_64bits:inst1.S[1]
S[2] <= F_A_64bits:inst1.S[2]
S[3] <= F_A_64bits:inst1.S[3]
S[4] <= F_A_64bits:inst1.S[4]
S[5] <= F_A_64bits:inst1.S[5]
S[6] <= F_A_64bits:inst1.S[6]
S[7] <= F_A_64bits:inst1.S[7]
S[8] <= F_A_64bits:inst1.S[8]
S[9] <= F_A_64bits:inst1.S[9]
S[10] <= F_A_64bits:inst1.S[10]
S[11] <= F_A_64bits:inst1.S[11]
S[12] <= F_A_64bits:inst1.S[12]
S[13] <= F_A_64bits:inst1.S[13]
S[14] <= F_A_64bits:inst1.S[14]
S[15] <= F_A_64bits:inst1.S[15]
S[16] <= F_A_64bits:inst1.S[16]
S[17] <= F_A_64bits:inst1.S[17]
S[18] <= F_A_64bits:inst1.S[18]
S[19] <= F_A_64bits:inst1.S[19]
S[20] <= F_A_64bits:inst1.S[20]
S[21] <= F_A_64bits:inst1.S[21]
S[22] <= F_A_64bits:inst1.S[22]
S[23] <= F_A_64bits:inst1.S[23]
S[24] <= F_A_64bits:inst1.S[24]
S[25] <= F_A_64bits:inst1.S[25]
S[26] <= F_A_64bits:inst1.S[26]
S[27] <= F_A_64bits:inst1.S[27]
S[28] <= F_A_64bits:inst1.S[28]
S[29] <= F_A_64bits:inst1.S[29]
S[30] <= F_A_64bits:inst1.S[30]
S[31] <= F_A_64bits:inst1.S[31]
S[32] <= F_A_64bits:inst1.S[32]
S[33] <= F_A_64bits:inst1.S[33]
S[34] <= F_A_64bits:inst1.S[34]
S[35] <= F_A_64bits:inst1.S[35]
S[36] <= F_A_64bits:inst1.S[36]
S[37] <= F_A_64bits:inst1.S[37]
S[38] <= F_A_64bits:inst1.S[38]
S[39] <= F_A_64bits:inst1.S[39]
S[40] <= F_A_64bits:inst1.S[40]
S[41] <= F_A_64bits:inst1.S[41]
S[42] <= F_A_64bits:inst1.S[42]
S[43] <= F_A_64bits:inst1.S[43]
S[44] <= F_A_64bits:inst1.S[44]
S[45] <= F_A_64bits:inst1.S[45]
S[46] <= F_A_64bits:inst1.S[46]
S[47] <= F_A_64bits:inst1.S[47]
S[48] <= F_A_64bits:inst1.S[48]
S[49] <= F_A_64bits:inst1.S[49]
S[50] <= F_A_64bits:inst1.S[50]
S[51] <= F_A_64bits:inst1.S[51]
S[52] <= F_A_64bits:inst1.S[52]
S[53] <= F_A_64bits:inst1.S[53]
S[54] <= F_A_64bits:inst1.S[54]
S[55] <= F_A_64bits:inst1.S[55]
S[56] <= F_A_64bits:inst1.S[56]
S[57] <= F_A_64bits:inst1.S[57]
S[58] <= F_A_64bits:inst1.S[58]
S[59] <= F_A_64bits:inst1.S[59]
S[60] <= F_A_64bits:inst1.S[60]
S[61] <= F_A_64bits:inst1.S[61]
S[62] <= F_A_64bits:inst1.S[62]
S[63] <= F_A_64bits:inst1.S[63]


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1
Cout <= F_A_8bits:inst7.Cout
Cin => F_A_8bits:inst.Cin
A[0] => F_A_8bits:inst.A[0]
A[1] => F_A_8bits:inst.A[1]
A[2] => F_A_8bits:inst.A[2]
A[3] => F_A_8bits:inst.A[3]
A[4] => F_A_8bits:inst.A[4]
A[5] => F_A_8bits:inst.A[5]
A[6] => F_A_8bits:inst.A[6]
A[7] => F_A_8bits:inst.A[7]
A[8] => F_A_8bits:inst1.A[0]
A[9] => F_A_8bits:inst1.A[1]
A[10] => F_A_8bits:inst1.A[2]
A[11] => F_A_8bits:inst1.A[3]
A[12] => F_A_8bits:inst1.A[4]
A[13] => F_A_8bits:inst1.A[5]
A[14] => F_A_8bits:inst1.A[6]
A[15] => F_A_8bits:inst1.A[7]
A[16] => F_A_8bits:inst2.A[0]
A[17] => F_A_8bits:inst2.A[1]
A[18] => F_A_8bits:inst2.A[2]
A[19] => F_A_8bits:inst2.A[3]
A[20] => F_A_8bits:inst2.A[4]
A[21] => F_A_8bits:inst2.A[5]
A[22] => F_A_8bits:inst2.A[6]
A[23] => F_A_8bits:inst2.A[7]
A[24] => F_A_8bits:inst3.A[0]
A[25] => F_A_8bits:inst3.A[1]
A[26] => F_A_8bits:inst3.A[2]
A[27] => F_A_8bits:inst3.A[3]
A[28] => F_A_8bits:inst3.A[4]
A[29] => F_A_8bits:inst3.A[5]
A[30] => F_A_8bits:inst3.A[6]
A[31] => F_A_8bits:inst3.A[7]
A[32] => F_A_8bits:inst4.A[0]
A[33] => F_A_8bits:inst4.A[1]
A[34] => F_A_8bits:inst4.A[2]
A[35] => F_A_8bits:inst4.A[3]
A[36] => F_A_8bits:inst4.A[4]
A[37] => F_A_8bits:inst4.A[5]
A[38] => F_A_8bits:inst4.A[6]
A[39] => F_A_8bits:inst4.A[7]
A[40] => F_A_8bits:inst5.A[0]
A[41] => F_A_8bits:inst5.A[1]
A[42] => F_A_8bits:inst5.A[2]
A[43] => F_A_8bits:inst5.A[3]
A[44] => F_A_8bits:inst5.A[4]
A[45] => F_A_8bits:inst5.A[5]
A[46] => F_A_8bits:inst5.A[6]
A[47] => F_A_8bits:inst5.A[7]
A[48] => F_A_8bits:inst6.A[0]
A[49] => F_A_8bits:inst6.A[1]
A[50] => F_A_8bits:inst6.A[2]
A[51] => F_A_8bits:inst6.A[3]
A[52] => F_A_8bits:inst6.A[4]
A[53] => F_A_8bits:inst6.A[5]
A[54] => F_A_8bits:inst6.A[6]
A[55] => F_A_8bits:inst6.A[7]
A[56] => F_A_8bits:inst7.A[0]
A[57] => F_A_8bits:inst7.A[1]
A[58] => F_A_8bits:inst7.A[2]
A[59] => F_A_8bits:inst7.A[3]
A[60] => F_A_8bits:inst7.A[4]
A[61] => F_A_8bits:inst7.A[5]
A[62] => F_A_8bits:inst7.A[6]
A[63] => F_A_8bits:inst7.A[7]
B[0] => F_A_8bits:inst.B[0]
B[1] => F_A_8bits:inst.B[1]
B[2] => F_A_8bits:inst.B[2]
B[3] => F_A_8bits:inst.B[3]
B[4] => F_A_8bits:inst.B[4]
B[5] => F_A_8bits:inst.B[5]
B[6] => F_A_8bits:inst.B[6]
B[7] => F_A_8bits:inst.B[7]
B[8] => F_A_8bits:inst1.B[0]
B[9] => F_A_8bits:inst1.B[1]
B[10] => F_A_8bits:inst1.B[2]
B[11] => F_A_8bits:inst1.B[3]
B[12] => F_A_8bits:inst1.B[4]
B[13] => F_A_8bits:inst1.B[5]
B[14] => F_A_8bits:inst1.B[6]
B[15] => F_A_8bits:inst1.B[7]
B[16] => F_A_8bits:inst2.B[0]
B[17] => F_A_8bits:inst2.B[1]
B[18] => F_A_8bits:inst2.B[2]
B[19] => F_A_8bits:inst2.B[3]
B[20] => F_A_8bits:inst2.B[4]
B[21] => F_A_8bits:inst2.B[5]
B[22] => F_A_8bits:inst2.B[6]
B[23] => F_A_8bits:inst2.B[7]
B[24] => F_A_8bits:inst3.B[0]
B[25] => F_A_8bits:inst3.B[1]
B[26] => F_A_8bits:inst3.B[2]
B[27] => F_A_8bits:inst3.B[3]
B[28] => F_A_8bits:inst3.B[4]
B[29] => F_A_8bits:inst3.B[5]
B[30] => F_A_8bits:inst3.B[6]
B[31] => F_A_8bits:inst3.B[7]
B[32] => F_A_8bits:inst4.B[0]
B[33] => F_A_8bits:inst4.B[1]
B[34] => F_A_8bits:inst4.B[2]
B[35] => F_A_8bits:inst4.B[3]
B[36] => F_A_8bits:inst4.B[4]
B[37] => F_A_8bits:inst4.B[5]
B[38] => F_A_8bits:inst4.B[6]
B[39] => F_A_8bits:inst4.B[7]
B[40] => F_A_8bits:inst5.B[0]
B[41] => F_A_8bits:inst5.B[1]
B[42] => F_A_8bits:inst5.B[2]
B[43] => F_A_8bits:inst5.B[3]
B[44] => F_A_8bits:inst5.B[4]
B[45] => F_A_8bits:inst5.B[5]
B[46] => F_A_8bits:inst5.B[6]
B[47] => F_A_8bits:inst5.B[7]
B[48] => F_A_8bits:inst6.B[0]
B[49] => F_A_8bits:inst6.B[1]
B[50] => F_A_8bits:inst6.B[2]
B[51] => F_A_8bits:inst6.B[3]
B[52] => F_A_8bits:inst6.B[4]
B[53] => F_A_8bits:inst6.B[5]
B[54] => F_A_8bits:inst6.B[6]
B[55] => F_A_8bits:inst6.B[7]
B[56] => F_A_8bits:inst7.B[0]
B[57] => F_A_8bits:inst7.B[1]
B[58] => F_A_8bits:inst7.B[2]
B[59] => F_A_8bits:inst7.B[3]
B[60] => F_A_8bits:inst7.B[4]
B[61] => F_A_8bits:inst7.B[5]
B[62] => F_A_8bits:inst7.B[6]
B[63] => F_A_8bits:inst7.B[7]
S[0] <= F_A_8bits:inst.S[0]
S[1] <= F_A_8bits:inst.S[1]
S[2] <= F_A_8bits:inst.S[2]
S[3] <= F_A_8bits:inst.S[3]
S[4] <= F_A_8bits:inst.S[4]
S[5] <= F_A_8bits:inst.S[5]
S[6] <= F_A_8bits:inst.S[6]
S[7] <= F_A_8bits:inst.S[7]
S[8] <= F_A_8bits:inst1.S[0]
S[9] <= F_A_8bits:inst1.S[1]
S[10] <= F_A_8bits:inst1.S[2]
S[11] <= F_A_8bits:inst1.S[3]
S[12] <= F_A_8bits:inst1.S[4]
S[13] <= F_A_8bits:inst1.S[5]
S[14] <= F_A_8bits:inst1.S[6]
S[15] <= F_A_8bits:inst1.S[7]
S[16] <= F_A_8bits:inst2.S[0]
S[17] <= F_A_8bits:inst2.S[1]
S[18] <= F_A_8bits:inst2.S[2]
S[19] <= F_A_8bits:inst2.S[3]
S[20] <= F_A_8bits:inst2.S[4]
S[21] <= F_A_8bits:inst2.S[5]
S[22] <= F_A_8bits:inst2.S[6]
S[23] <= F_A_8bits:inst2.S[7]
S[24] <= F_A_8bits:inst3.S[0]
S[25] <= F_A_8bits:inst3.S[1]
S[26] <= F_A_8bits:inst3.S[2]
S[27] <= F_A_8bits:inst3.S[3]
S[28] <= F_A_8bits:inst3.S[4]
S[29] <= F_A_8bits:inst3.S[5]
S[30] <= F_A_8bits:inst3.S[6]
S[31] <= F_A_8bits:inst3.S[7]
S[32] <= F_A_8bits:inst4.S[0]
S[33] <= F_A_8bits:inst4.S[1]
S[34] <= F_A_8bits:inst4.S[2]
S[35] <= F_A_8bits:inst4.S[3]
S[36] <= F_A_8bits:inst4.S[4]
S[37] <= F_A_8bits:inst4.S[5]
S[38] <= F_A_8bits:inst4.S[6]
S[39] <= F_A_8bits:inst4.S[7]
S[40] <= F_A_8bits:inst5.S[0]
S[41] <= F_A_8bits:inst5.S[1]
S[42] <= F_A_8bits:inst5.S[2]
S[43] <= F_A_8bits:inst5.S[3]
S[44] <= F_A_8bits:inst5.S[4]
S[45] <= F_A_8bits:inst5.S[5]
S[46] <= F_A_8bits:inst5.S[6]
S[47] <= F_A_8bits:inst5.S[7]
S[48] <= F_A_8bits:inst6.S[0]
S[49] <= F_A_8bits:inst6.S[1]
S[50] <= F_A_8bits:inst6.S[2]
S[51] <= F_A_8bits:inst6.S[3]
S[52] <= F_A_8bits:inst6.S[4]
S[53] <= F_A_8bits:inst6.S[5]
S[54] <= F_A_8bits:inst6.S[6]
S[55] <= F_A_8bits:inst6.S[7]
S[56] <= F_A_8bits:inst7.S[0]
S[57] <= F_A_8bits:inst7.S[1]
S[58] <= F_A_8bits:inst7.S[2]
S[59] <= F_A_8bits:inst7.S[3]
S[60] <= F_A_8bits:inst7.S[4]
S[61] <= F_A_8bits:inst7.S[5]
S[62] <= F_A_8bits:inst7.S[6]
S[63] <= F_A_8bits:inst7.S[7]


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst7
Cout <= FA_1bit:inst8.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst2.A
A[2] => FA_1bit:inst3.A
A[3] => FA_1bit:inst4.A
A[4] => FA_1bit:inst5.A
A[5] => FA_1bit:inst6.A
A[6] => FA_1bit:inst7.A
A[7] => FA_1bit:inst8.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst2.B
B[2] => FA_1bit:inst3.B
B[3] => FA_1bit:inst4.B
B[4] => FA_1bit:inst5.B
B[5] => FA_1bit:inst6.B
B[6] => FA_1bit:inst7.B
B[7] => FA_1bit:inst8.B
Cin => FA_1bit:inst.Cin
S[0] <= FA_1bit:inst.S
S[1] <= FA_1bit:inst2.S
S[2] <= FA_1bit:inst3.S
S[3] <= FA_1bit:inst4.S
S[4] <= FA_1bit:inst5.S
S[5] <= FA_1bit:inst6.S
S[6] <= FA_1bit:inst7.S
S[7] <= FA_1bit:inst8.S


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst7|FA_1bit:inst8
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst7|FA_1bit:inst7
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst7|FA_1bit:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst7|FA_1bit:inst5
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst7|FA_1bit:inst4
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst7|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst7|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst7|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst6
Cout <= FA_1bit:inst8.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst2.A
A[2] => FA_1bit:inst3.A
A[3] => FA_1bit:inst4.A
A[4] => FA_1bit:inst5.A
A[5] => FA_1bit:inst6.A
A[6] => FA_1bit:inst7.A
A[7] => FA_1bit:inst8.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst2.B
B[2] => FA_1bit:inst3.B
B[3] => FA_1bit:inst4.B
B[4] => FA_1bit:inst5.B
B[5] => FA_1bit:inst6.B
B[6] => FA_1bit:inst7.B
B[7] => FA_1bit:inst8.B
Cin => FA_1bit:inst.Cin
S[0] <= FA_1bit:inst.S
S[1] <= FA_1bit:inst2.S
S[2] <= FA_1bit:inst3.S
S[3] <= FA_1bit:inst4.S
S[4] <= FA_1bit:inst5.S
S[5] <= FA_1bit:inst6.S
S[6] <= FA_1bit:inst7.S
S[7] <= FA_1bit:inst8.S


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst6|FA_1bit:inst8
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst6|FA_1bit:inst7
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst6|FA_1bit:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst6|FA_1bit:inst5
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst6|FA_1bit:inst4
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst6|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst6|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst6|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst5
Cout <= FA_1bit:inst8.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst2.A
A[2] => FA_1bit:inst3.A
A[3] => FA_1bit:inst4.A
A[4] => FA_1bit:inst5.A
A[5] => FA_1bit:inst6.A
A[6] => FA_1bit:inst7.A
A[7] => FA_1bit:inst8.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst2.B
B[2] => FA_1bit:inst3.B
B[3] => FA_1bit:inst4.B
B[4] => FA_1bit:inst5.B
B[5] => FA_1bit:inst6.B
B[6] => FA_1bit:inst7.B
B[7] => FA_1bit:inst8.B
Cin => FA_1bit:inst.Cin
S[0] <= FA_1bit:inst.S
S[1] <= FA_1bit:inst2.S
S[2] <= FA_1bit:inst3.S
S[3] <= FA_1bit:inst4.S
S[4] <= FA_1bit:inst5.S
S[5] <= FA_1bit:inst6.S
S[6] <= FA_1bit:inst7.S
S[7] <= FA_1bit:inst8.S


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst5|FA_1bit:inst8
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst5|FA_1bit:inst7
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst5|FA_1bit:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst5|FA_1bit:inst5
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst5|FA_1bit:inst4
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst5|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst5|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst5|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst4
Cout <= FA_1bit:inst8.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst2.A
A[2] => FA_1bit:inst3.A
A[3] => FA_1bit:inst4.A
A[4] => FA_1bit:inst5.A
A[5] => FA_1bit:inst6.A
A[6] => FA_1bit:inst7.A
A[7] => FA_1bit:inst8.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst2.B
B[2] => FA_1bit:inst3.B
B[3] => FA_1bit:inst4.B
B[4] => FA_1bit:inst5.B
B[5] => FA_1bit:inst6.B
B[6] => FA_1bit:inst7.B
B[7] => FA_1bit:inst8.B
Cin => FA_1bit:inst.Cin
S[0] <= FA_1bit:inst.S
S[1] <= FA_1bit:inst2.S
S[2] <= FA_1bit:inst3.S
S[3] <= FA_1bit:inst4.S
S[4] <= FA_1bit:inst5.S
S[5] <= FA_1bit:inst6.S
S[6] <= FA_1bit:inst7.S
S[7] <= FA_1bit:inst8.S


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst4|FA_1bit:inst8
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst4|FA_1bit:inst7
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst4|FA_1bit:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst4|FA_1bit:inst5
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst4|FA_1bit:inst4
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst4|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst4|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst4|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst3
Cout <= FA_1bit:inst8.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst2.A
A[2] => FA_1bit:inst3.A
A[3] => FA_1bit:inst4.A
A[4] => FA_1bit:inst5.A
A[5] => FA_1bit:inst6.A
A[6] => FA_1bit:inst7.A
A[7] => FA_1bit:inst8.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst2.B
B[2] => FA_1bit:inst3.B
B[3] => FA_1bit:inst4.B
B[4] => FA_1bit:inst5.B
B[5] => FA_1bit:inst6.B
B[6] => FA_1bit:inst7.B
B[7] => FA_1bit:inst8.B
Cin => FA_1bit:inst.Cin
S[0] <= FA_1bit:inst.S
S[1] <= FA_1bit:inst2.S
S[2] <= FA_1bit:inst3.S
S[3] <= FA_1bit:inst4.S
S[4] <= FA_1bit:inst5.S
S[5] <= FA_1bit:inst6.S
S[6] <= FA_1bit:inst7.S
S[7] <= FA_1bit:inst8.S


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst3|FA_1bit:inst8
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst3|FA_1bit:inst7
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst3|FA_1bit:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst3|FA_1bit:inst5
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst3|FA_1bit:inst4
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst3|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst3|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst3|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst2
Cout <= FA_1bit:inst8.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst2.A
A[2] => FA_1bit:inst3.A
A[3] => FA_1bit:inst4.A
A[4] => FA_1bit:inst5.A
A[5] => FA_1bit:inst6.A
A[6] => FA_1bit:inst7.A
A[7] => FA_1bit:inst8.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst2.B
B[2] => FA_1bit:inst3.B
B[3] => FA_1bit:inst4.B
B[4] => FA_1bit:inst5.B
B[5] => FA_1bit:inst6.B
B[6] => FA_1bit:inst7.B
B[7] => FA_1bit:inst8.B
Cin => FA_1bit:inst.Cin
S[0] <= FA_1bit:inst.S
S[1] <= FA_1bit:inst2.S
S[2] <= FA_1bit:inst3.S
S[3] <= FA_1bit:inst4.S
S[4] <= FA_1bit:inst5.S
S[5] <= FA_1bit:inst6.S
S[6] <= FA_1bit:inst7.S
S[7] <= FA_1bit:inst8.S


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst2|FA_1bit:inst8
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst2|FA_1bit:inst7
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst2|FA_1bit:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst2|FA_1bit:inst5
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst2|FA_1bit:inst4
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst2|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst2|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst2|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst1
Cout <= FA_1bit:inst8.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst2.A
A[2] => FA_1bit:inst3.A
A[3] => FA_1bit:inst4.A
A[4] => FA_1bit:inst5.A
A[5] => FA_1bit:inst6.A
A[6] => FA_1bit:inst7.A
A[7] => FA_1bit:inst8.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst2.B
B[2] => FA_1bit:inst3.B
B[3] => FA_1bit:inst4.B
B[4] => FA_1bit:inst5.B
B[5] => FA_1bit:inst6.B
B[6] => FA_1bit:inst7.B
B[7] => FA_1bit:inst8.B
Cin => FA_1bit:inst.Cin
S[0] <= FA_1bit:inst.S
S[1] <= FA_1bit:inst2.S
S[2] <= FA_1bit:inst3.S
S[3] <= FA_1bit:inst4.S
S[4] <= FA_1bit:inst5.S
S[5] <= FA_1bit:inst6.S
S[6] <= FA_1bit:inst7.S
S[7] <= FA_1bit:inst8.S


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst1|FA_1bit:inst8
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst1|FA_1bit:inst7
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst1|FA_1bit:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst1|FA_1bit:inst5
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst1|FA_1bit:inst4
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst1|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst1|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst1|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst
Cout <= FA_1bit:inst8.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst2.A
A[2] => FA_1bit:inst3.A
A[3] => FA_1bit:inst4.A
A[4] => FA_1bit:inst5.A
A[5] => FA_1bit:inst6.A
A[6] => FA_1bit:inst7.A
A[7] => FA_1bit:inst8.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst2.B
B[2] => FA_1bit:inst3.B
B[3] => FA_1bit:inst4.B
B[4] => FA_1bit:inst5.B
B[5] => FA_1bit:inst6.B
B[6] => FA_1bit:inst7.B
B[7] => FA_1bit:inst8.B
Cin => FA_1bit:inst.Cin
S[0] <= FA_1bit:inst.S
S[1] <= FA_1bit:inst2.S
S[2] <= FA_1bit:inst3.S
S[3] <= FA_1bit:inst4.S
S[4] <= FA_1bit:inst5.S
S[5] <= FA_1bit:inst6.S
S[6] <= FA_1bit:inst7.S
S[7] <= FA_1bit:inst8.S


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst|FA_1bit:inst8
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst|FA_1bit:inst7
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst|FA_1bit:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst|FA_1bit:inst5
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst|FA_1bit:inst4
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|F_A_64bits:inst1|F_A_8bits:inst|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|XOR_16BIT:inst
XOR[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
XOR[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
XOR[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
XOR[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
XOR[4] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
XOR[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
XOR[6] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
XOR[7] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
XOR[8] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
XOR[9] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
XOR[10] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
XOR[11] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
XOR[12] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
XOR[13] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
XOR[14] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
XOR[15] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN0
A[1] => inst1.IN0
A[2] => inst2.IN0
A[3] => inst3.IN0
A[4] => inst4.IN0
A[5] => inst5.IN0
A[6] => inst6.IN0
A[7] => inst7.IN0
A[8] => inst8.IN0
A[9] => inst9.IN0
A[10] => inst10.IN0
A[11] => inst11.IN0
A[12] => inst12.IN0
A[13] => inst13.IN0
A[14] => inst14.IN0
A[15] => inst15.IN0
B[0] => inst.IN1
B[1] => inst1.IN1
B[2] => inst2.IN1
B[3] => inst3.IN1
B[4] => inst4.IN1
B[5] => inst5.IN1
B[6] => inst6.IN1
B[7] => inst7.IN1
B[8] => inst8.IN1
B[9] => inst9.IN1
B[10] => inst10.IN1
B[11] => inst11.IN1
B[12] => inst12.IN1
B[13] => inst13.IN1
B[14] => inst14.IN1
B[15] => inst15.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst4
Y[0] <= MUX2:inst.Y
Y[1] <= MUX2:inst4.Y
Y[2] <= MUX2:inst5.Y
Y[3] <= MUX2:inst6.Y
Y[4] <= MUX2:inst7.Y
Y[5] <= MUX2:inst8.Y
Y[6] <= MUX2:inst9.Y
Y[7] <= MUX2:inst10.Y
Y[8] <= MUX2:inst11.Y
Y[9] <= MUX2:inst12.Y
Y[10] <= MUX2:inst13.Y
Y[11] <= MUX2:inst14.Y
Y[12] <= MUX2:inst15.Y
Y[13] <= MUX2:inst16.Y
Y[14] <= MUX2:inst17.Y
Y[15] <= MUX2:inst18.Y
S => MUX2:inst.S
S => MUX2:inst4.S
S => MUX2:inst5.S
S => MUX2:inst6.S
S => MUX2:inst7.S
S => MUX2:inst8.S
S => MUX2:inst9.S
S => MUX2:inst10.S
S => MUX2:inst11.S
S => MUX2:inst12.S
S => MUX2:inst13.S
S => MUX2:inst14.S
S => MUX2:inst15.S
S => MUX2:inst16.S
S => MUX2:inst17.S
S => MUX2:inst18.S
D1[0] => MUX2:inst.D1
D1[1] => MUX2:inst4.D1
D1[2] => MUX2:inst5.D1
D1[3] => MUX2:inst6.D1
D1[4] => MUX2:inst7.D1
D1[5] => MUX2:inst8.D1
D1[6] => MUX2:inst9.D1
D1[7] => MUX2:inst10.D1
D1[8] => MUX2:inst11.D1
D1[9] => MUX2:inst12.D1
D1[10] => MUX2:inst13.D1
D1[11] => MUX2:inst14.D1
D1[12] => MUX2:inst15.D1
D1[13] => MUX2:inst16.D1
D1[14] => MUX2:inst17.D1
D1[15] => MUX2:inst18.D1
D0[0] => MUX2:inst.D0
D0[1] => MUX2:inst4.D0
D0[2] => MUX2:inst5.D0
D0[3] => MUX2:inst6.D0
D0[4] => MUX2:inst7.D0
D0[5] => MUX2:inst8.D0
D0[6] => MUX2:inst9.D0
D0[7] => MUX2:inst10.D0
D0[8] => MUX2:inst11.D0
D0[9] => MUX2:inst12.D0
D0[10] => MUX2:inst13.D0
D0[11] => MUX2:inst14.D0
D0[12] => MUX2:inst15.D0
D0[13] => MUX2:inst16.D0
D0[14] => MUX2:inst17.D0
D0[15] => MUX2:inst18.D0


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst4|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst4|mux2:inst4
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst4|mux2:inst5
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst4|mux2:inst6
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst4|mux2:inst7
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst4|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst4|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst4|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst4|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst4|mux2:inst12
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst4|mux2:inst13
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst4|mux2:inst14
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst4|mux2:inst15
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst4|mux2:inst16
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst4|mux2:inst17
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst4|mux2:inst18
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|XOR_16BIT:inst2
XOR[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
XOR[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
XOR[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
XOR[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
XOR[4] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
XOR[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
XOR[6] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
XOR[7] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
XOR[8] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
XOR[9] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
XOR[10] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
XOR[11] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
XOR[12] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
XOR[13] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
XOR[14] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
XOR[15] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN0
A[1] => inst1.IN0
A[2] => inst2.IN0
A[3] => inst3.IN0
A[4] => inst4.IN0
A[5] => inst5.IN0
A[6] => inst6.IN0
A[7] => inst7.IN0
A[8] => inst8.IN0
A[9] => inst9.IN0
A[10] => inst10.IN0
A[11] => inst11.IN0
A[12] => inst12.IN0
A[13] => inst13.IN0
A[14] => inst14.IN0
A[15] => inst15.IN0
B[0] => inst.IN1
B[1] => inst1.IN1
B[2] => inst2.IN1
B[3] => inst3.IN1
B[4] => inst4.IN1
B[5] => inst5.IN1
B[6] => inst6.IN1
B[7] => inst7.IN1
B[8] => inst8.IN1
B[9] => inst9.IN1
B[10] => inst10.IN1
B[11] => inst11.IN1
B[12] => inst12.IN1
B[13] => inst13.IN1
B[14] => inst14.IN1
B[15] => inst15.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst8
Y[0] <= MUX2:inst.Y
Y[1] <= MUX2:inst4.Y
Y[2] <= MUX2:inst5.Y
Y[3] <= MUX2:inst6.Y
Y[4] <= MUX2:inst7.Y
Y[5] <= MUX2:inst8.Y
Y[6] <= MUX2:inst9.Y
Y[7] <= MUX2:inst10.Y
Y[8] <= MUX2:inst11.Y
Y[9] <= MUX2:inst12.Y
Y[10] <= MUX2:inst13.Y
Y[11] <= MUX2:inst14.Y
Y[12] <= MUX2:inst15.Y
Y[13] <= MUX2:inst16.Y
Y[14] <= MUX2:inst17.Y
Y[15] <= MUX2:inst18.Y
S => MUX2:inst.S
S => MUX2:inst4.S
S => MUX2:inst5.S
S => MUX2:inst6.S
S => MUX2:inst7.S
S => MUX2:inst8.S
S => MUX2:inst9.S
S => MUX2:inst10.S
S => MUX2:inst11.S
S => MUX2:inst12.S
S => MUX2:inst13.S
S => MUX2:inst14.S
S => MUX2:inst15.S
S => MUX2:inst16.S
S => MUX2:inst17.S
S => MUX2:inst18.S
D1[0] => MUX2:inst.D1
D1[1] => MUX2:inst4.D1
D1[2] => MUX2:inst5.D1
D1[3] => MUX2:inst6.D1
D1[4] => MUX2:inst7.D1
D1[5] => MUX2:inst8.D1
D1[6] => MUX2:inst9.D1
D1[7] => MUX2:inst10.D1
D1[8] => MUX2:inst11.D1
D1[9] => MUX2:inst12.D1
D1[10] => MUX2:inst13.D1
D1[11] => MUX2:inst14.D1
D1[12] => MUX2:inst15.D1
D1[13] => MUX2:inst16.D1
D1[14] => MUX2:inst17.D1
D1[15] => MUX2:inst18.D1
D0[0] => MUX2:inst.D0
D0[1] => MUX2:inst4.D0
D0[2] => MUX2:inst5.D0
D0[3] => MUX2:inst6.D0
D0[4] => MUX2:inst7.D0
D0[5] => MUX2:inst8.D0
D0[6] => MUX2:inst9.D0
D0[7] => MUX2:inst10.D0
D0[8] => MUX2:inst11.D0
D0[9] => MUX2:inst12.D0
D0[10] => MUX2:inst13.D0
D0[11] => MUX2:inst14.D0
D0[12] => MUX2:inst15.D0
D0[13] => MUX2:inst16.D0
D0[14] => MUX2:inst17.D0
D0[15] => MUX2:inst18.D0


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst8|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst8|mux2:inst4
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst8|mux2:inst5
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst8|mux2:inst6
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst8|mux2:inst7
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst8|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst8|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst8|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst8|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst8|mux2:inst12
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst8|mux2:inst13
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst8|mux2:inst14
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst8|mux2:inst15
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst8|mux2:inst16
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst8|mux2:inst17
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst8|mux2:inst18
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|XOR_16BIT:inst3
XOR[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
XOR[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
XOR[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
XOR[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
XOR[4] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
XOR[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
XOR[6] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
XOR[7] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
XOR[8] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
XOR[9] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
XOR[10] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
XOR[11] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
XOR[12] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
XOR[13] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
XOR[14] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
XOR[15] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN0
A[1] => inst1.IN0
A[2] => inst2.IN0
A[3] => inst3.IN0
A[4] => inst4.IN0
A[5] => inst5.IN0
A[6] => inst6.IN0
A[7] => inst7.IN0
A[8] => inst8.IN0
A[9] => inst9.IN0
A[10] => inst10.IN0
A[11] => inst11.IN0
A[12] => inst12.IN0
A[13] => inst13.IN0
A[14] => inst14.IN0
A[15] => inst15.IN0
B[0] => inst.IN1
B[1] => inst1.IN1
B[2] => inst2.IN1
B[3] => inst3.IN1
B[4] => inst4.IN1
B[5] => inst5.IN1
B[6] => inst6.IN1
B[7] => inst7.IN1
B[8] => inst8.IN1
B[9] => inst9.IN1
B[10] => inst10.IN1
B[11] => inst11.IN1
B[12] => inst12.IN1
B[13] => inst13.IN1
B[14] => inst14.IN1
B[15] => inst15.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst9
Y[0] <= MUX2:inst.Y
Y[1] <= MUX2:inst4.Y
Y[2] <= MUX2:inst5.Y
Y[3] <= MUX2:inst6.Y
Y[4] <= MUX2:inst7.Y
Y[5] <= MUX2:inst8.Y
Y[6] <= MUX2:inst9.Y
Y[7] <= MUX2:inst10.Y
Y[8] <= MUX2:inst11.Y
Y[9] <= MUX2:inst12.Y
Y[10] <= MUX2:inst13.Y
Y[11] <= MUX2:inst14.Y
Y[12] <= MUX2:inst15.Y
Y[13] <= MUX2:inst16.Y
Y[14] <= MUX2:inst17.Y
Y[15] <= MUX2:inst18.Y
S => MUX2:inst.S
S => MUX2:inst4.S
S => MUX2:inst5.S
S => MUX2:inst6.S
S => MUX2:inst7.S
S => MUX2:inst8.S
S => MUX2:inst9.S
S => MUX2:inst10.S
S => MUX2:inst11.S
S => MUX2:inst12.S
S => MUX2:inst13.S
S => MUX2:inst14.S
S => MUX2:inst15.S
S => MUX2:inst16.S
S => MUX2:inst17.S
S => MUX2:inst18.S
D1[0] => MUX2:inst.D1
D1[1] => MUX2:inst4.D1
D1[2] => MUX2:inst5.D1
D1[3] => MUX2:inst6.D1
D1[4] => MUX2:inst7.D1
D1[5] => MUX2:inst8.D1
D1[6] => MUX2:inst9.D1
D1[7] => MUX2:inst10.D1
D1[8] => MUX2:inst11.D1
D1[9] => MUX2:inst12.D1
D1[10] => MUX2:inst13.D1
D1[11] => MUX2:inst14.D1
D1[12] => MUX2:inst15.D1
D1[13] => MUX2:inst16.D1
D1[14] => MUX2:inst17.D1
D1[15] => MUX2:inst18.D1
D0[0] => MUX2:inst.D0
D0[1] => MUX2:inst4.D0
D0[2] => MUX2:inst5.D0
D0[3] => MUX2:inst6.D0
D0[4] => MUX2:inst7.D0
D0[5] => MUX2:inst8.D0
D0[6] => MUX2:inst9.D0
D0[7] => MUX2:inst10.D0
D0[8] => MUX2:inst11.D0
D0[9] => MUX2:inst12.D0
D0[10] => MUX2:inst13.D0
D0[11] => MUX2:inst14.D0
D0[12] => MUX2:inst15.D0
D0[13] => MUX2:inst16.D0
D0[14] => MUX2:inst17.D0
D0[15] => MUX2:inst18.D0


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst9|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst9|mux2:inst4
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst9|mux2:inst5
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst9|mux2:inst6
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst9|mux2:inst7
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst9|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst9|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst9|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst9|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst9|mux2:inst12
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst9|mux2:inst13
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst9|mux2:inst14
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst9|mux2:inst15
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst9|mux2:inst16
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst9|mux2:inst17
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst9|mux2:inst18
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|XOR_16BIT:inst7
XOR[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
XOR[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
XOR[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
XOR[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
XOR[4] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
XOR[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
XOR[6] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
XOR[7] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
XOR[8] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
XOR[9] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
XOR[10] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
XOR[11] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
XOR[12] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
XOR[13] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
XOR[14] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
XOR[15] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN0
A[1] => inst1.IN0
A[2] => inst2.IN0
A[3] => inst3.IN0
A[4] => inst4.IN0
A[5] => inst5.IN0
A[6] => inst6.IN0
A[7] => inst7.IN0
A[8] => inst8.IN0
A[9] => inst9.IN0
A[10] => inst10.IN0
A[11] => inst11.IN0
A[12] => inst12.IN0
A[13] => inst13.IN0
A[14] => inst14.IN0
A[15] => inst15.IN0
B[0] => inst.IN1
B[1] => inst1.IN1
B[2] => inst2.IN1
B[3] => inst3.IN1
B[4] => inst4.IN1
B[5] => inst5.IN1
B[6] => inst6.IN1
B[7] => inst7.IN1
B[8] => inst8.IN1
B[9] => inst9.IN1
B[10] => inst10.IN1
B[11] => inst11.IN1
B[12] => inst12.IN1
B[13] => inst13.IN1
B[14] => inst14.IN1
B[15] => inst15.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst10
Y[0] <= MUX2:inst.Y
Y[1] <= MUX2:inst4.Y
Y[2] <= MUX2:inst5.Y
Y[3] <= MUX2:inst6.Y
Y[4] <= MUX2:inst7.Y
Y[5] <= MUX2:inst8.Y
Y[6] <= MUX2:inst9.Y
Y[7] <= MUX2:inst10.Y
Y[8] <= MUX2:inst11.Y
Y[9] <= MUX2:inst12.Y
Y[10] <= MUX2:inst13.Y
Y[11] <= MUX2:inst14.Y
Y[12] <= MUX2:inst15.Y
Y[13] <= MUX2:inst16.Y
Y[14] <= MUX2:inst17.Y
Y[15] <= MUX2:inst18.Y
S => MUX2:inst.S
S => MUX2:inst4.S
S => MUX2:inst5.S
S => MUX2:inst6.S
S => MUX2:inst7.S
S => MUX2:inst8.S
S => MUX2:inst9.S
S => MUX2:inst10.S
S => MUX2:inst11.S
S => MUX2:inst12.S
S => MUX2:inst13.S
S => MUX2:inst14.S
S => MUX2:inst15.S
S => MUX2:inst16.S
S => MUX2:inst17.S
S => MUX2:inst18.S
D1[0] => MUX2:inst.D1
D1[1] => MUX2:inst4.D1
D1[2] => MUX2:inst5.D1
D1[3] => MUX2:inst6.D1
D1[4] => MUX2:inst7.D1
D1[5] => MUX2:inst8.D1
D1[6] => MUX2:inst9.D1
D1[7] => MUX2:inst10.D1
D1[8] => MUX2:inst11.D1
D1[9] => MUX2:inst12.D1
D1[10] => MUX2:inst13.D1
D1[11] => MUX2:inst14.D1
D1[12] => MUX2:inst15.D1
D1[13] => MUX2:inst16.D1
D1[14] => MUX2:inst17.D1
D1[15] => MUX2:inst18.D1
D0[0] => MUX2:inst.D0
D0[1] => MUX2:inst4.D0
D0[2] => MUX2:inst5.D0
D0[3] => MUX2:inst6.D0
D0[4] => MUX2:inst7.D0
D0[5] => MUX2:inst8.D0
D0[6] => MUX2:inst9.D0
D0[7] => MUX2:inst10.D0
D0[8] => MUX2:inst11.D0
D0[9] => MUX2:inst12.D0
D0[10] => MUX2:inst13.D0
D0[11] => MUX2:inst14.D0
D0[12] => MUX2:inst15.D0
D0[13] => MUX2:inst16.D0
D0[14] => MUX2:inst17.D0
D0[15] => MUX2:inst18.D0


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst10|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst10|mux2:inst4
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst10|mux2:inst5
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst10|mux2:inst6
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst10|mux2:inst7
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst10|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst10|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst10|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst10|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst10|mux2:inst12
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst10|mux2:inst13
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst10|mux2:inst14
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst10|mux2:inst15
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst10|mux2:inst16
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst10|mux2:inst17
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|ADD_SUB_64bits:inst|MUX2_16BIT:inst10|mux2:inst18
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst5
Y[0] <= MUX2:inst.Y
Y[1] <= MUX2:inst4.Y
Y[2] <= MUX2:inst5.Y
Y[3] <= MUX2:inst6.Y
Y[4] <= MUX2:inst7.Y
Y[5] <= MUX2:inst8.Y
Y[6] <= MUX2:inst9.Y
Y[7] <= MUX2:inst10.Y
Y[8] <= MUX2:inst11.Y
Y[9] <= MUX2:inst12.Y
Y[10] <= MUX2:inst13.Y
Y[11] <= MUX2:inst14.Y
Y[12] <= MUX2:inst15.Y
Y[13] <= MUX2:inst16.Y
Y[14] <= MUX2:inst17.Y
Y[15] <= MUX2:inst18.Y
S => MUX2:inst.S
S => MUX2:inst4.S
S => MUX2:inst5.S
S => MUX2:inst6.S
S => MUX2:inst7.S
S => MUX2:inst8.S
S => MUX2:inst9.S
S => MUX2:inst10.S
S => MUX2:inst11.S
S => MUX2:inst12.S
S => MUX2:inst13.S
S => MUX2:inst14.S
S => MUX2:inst15.S
S => MUX2:inst16.S
S => MUX2:inst17.S
S => MUX2:inst18.S
D1[0] => MUX2:inst.D1
D1[1] => MUX2:inst4.D1
D1[2] => MUX2:inst5.D1
D1[3] => MUX2:inst6.D1
D1[4] => MUX2:inst7.D1
D1[5] => MUX2:inst8.D1
D1[6] => MUX2:inst9.D1
D1[7] => MUX2:inst10.D1
D1[8] => MUX2:inst11.D1
D1[9] => MUX2:inst12.D1
D1[10] => MUX2:inst13.D1
D1[11] => MUX2:inst14.D1
D1[12] => MUX2:inst15.D1
D1[13] => MUX2:inst16.D1
D1[14] => MUX2:inst17.D1
D1[15] => MUX2:inst18.D1
D0[0] => MUX2:inst.D0
D0[1] => MUX2:inst4.D0
D0[2] => MUX2:inst5.D0
D0[3] => MUX2:inst6.D0
D0[4] => MUX2:inst7.D0
D0[5] => MUX2:inst8.D0
D0[6] => MUX2:inst9.D0
D0[7] => MUX2:inst10.D0
D0[8] => MUX2:inst11.D0
D0[9] => MUX2:inst12.D0
D0[10] => MUX2:inst13.D0
D0[11] => MUX2:inst14.D0
D0[12] => MUX2:inst15.D0
D0[13] => MUX2:inst16.D0
D0[14] => MUX2:inst17.D0
D0[15] => MUX2:inst18.D0


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst5|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst5|mux2:inst4
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst5|mux2:inst5
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst5|mux2:inst6
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst5|mux2:inst7
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst5|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst5|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst5|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst5|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst5|mux2:inst12
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst5|mux2:inst13
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst5|mux2:inst14
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst5|mux2:inst15
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst5|mux2:inst16
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst5|mux2:inst17
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst5|mux2:inst18
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst7
Y[0] <= MUX2:inst.Y
Y[1] <= MUX2:inst4.Y
Y[2] <= MUX2:inst5.Y
Y[3] <= MUX2:inst6.Y
Y[4] <= MUX2:inst7.Y
Y[5] <= MUX2:inst8.Y
Y[6] <= MUX2:inst9.Y
Y[7] <= MUX2:inst10.Y
Y[8] <= MUX2:inst11.Y
Y[9] <= MUX2:inst12.Y
Y[10] <= MUX2:inst13.Y
Y[11] <= MUX2:inst14.Y
Y[12] <= MUX2:inst15.Y
Y[13] <= MUX2:inst16.Y
Y[14] <= MUX2:inst17.Y
Y[15] <= MUX2:inst18.Y
S => MUX2:inst.S
S => MUX2:inst4.S
S => MUX2:inst5.S
S => MUX2:inst6.S
S => MUX2:inst7.S
S => MUX2:inst8.S
S => MUX2:inst9.S
S => MUX2:inst10.S
S => MUX2:inst11.S
S => MUX2:inst12.S
S => MUX2:inst13.S
S => MUX2:inst14.S
S => MUX2:inst15.S
S => MUX2:inst16.S
S => MUX2:inst17.S
S => MUX2:inst18.S
D1[0] => MUX2:inst.D1
D1[1] => MUX2:inst4.D1
D1[2] => MUX2:inst5.D1
D1[3] => MUX2:inst6.D1
D1[4] => MUX2:inst7.D1
D1[5] => MUX2:inst8.D1
D1[6] => MUX2:inst9.D1
D1[7] => MUX2:inst10.D1
D1[8] => MUX2:inst11.D1
D1[9] => MUX2:inst12.D1
D1[10] => MUX2:inst13.D1
D1[11] => MUX2:inst14.D1
D1[12] => MUX2:inst15.D1
D1[13] => MUX2:inst16.D1
D1[14] => MUX2:inst17.D1
D1[15] => MUX2:inst18.D1
D0[0] => MUX2:inst.D0
D0[1] => MUX2:inst4.D0
D0[2] => MUX2:inst5.D0
D0[3] => MUX2:inst6.D0
D0[4] => MUX2:inst7.D0
D0[5] => MUX2:inst8.D0
D0[6] => MUX2:inst9.D0
D0[7] => MUX2:inst10.D0
D0[8] => MUX2:inst11.D0
D0[9] => MUX2:inst12.D0
D0[10] => MUX2:inst13.D0
D0[11] => MUX2:inst14.D0
D0[12] => MUX2:inst15.D0
D0[13] => MUX2:inst16.D0
D0[14] => MUX2:inst17.D0
D0[15] => MUX2:inst18.D0


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst7|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst7|mux2:inst4
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst7|mux2:inst5
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst7|mux2:inst6
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst7|mux2:inst7
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst7|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst7|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst7|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst7|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst7|mux2:inst12
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst7|mux2:inst13
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst7|mux2:inst14
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst7|mux2:inst15
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst7|mux2:inst16
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst7|mux2:inst17
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst7|mux2:inst18
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst8
Y[0] <= MUX2:inst.Y
Y[1] <= MUX2:inst4.Y
Y[2] <= MUX2:inst5.Y
Y[3] <= MUX2:inst6.Y
Y[4] <= MUX2:inst7.Y
Y[5] <= MUX2:inst8.Y
Y[6] <= MUX2:inst9.Y
Y[7] <= MUX2:inst10.Y
Y[8] <= MUX2:inst11.Y
Y[9] <= MUX2:inst12.Y
Y[10] <= MUX2:inst13.Y
Y[11] <= MUX2:inst14.Y
Y[12] <= MUX2:inst15.Y
Y[13] <= MUX2:inst16.Y
Y[14] <= MUX2:inst17.Y
Y[15] <= MUX2:inst18.Y
S => MUX2:inst.S
S => MUX2:inst4.S
S => MUX2:inst5.S
S => MUX2:inst6.S
S => MUX2:inst7.S
S => MUX2:inst8.S
S => MUX2:inst9.S
S => MUX2:inst10.S
S => MUX2:inst11.S
S => MUX2:inst12.S
S => MUX2:inst13.S
S => MUX2:inst14.S
S => MUX2:inst15.S
S => MUX2:inst16.S
S => MUX2:inst17.S
S => MUX2:inst18.S
D1[0] => MUX2:inst.D1
D1[1] => MUX2:inst4.D1
D1[2] => MUX2:inst5.D1
D1[3] => MUX2:inst6.D1
D1[4] => MUX2:inst7.D1
D1[5] => MUX2:inst8.D1
D1[6] => MUX2:inst9.D1
D1[7] => MUX2:inst10.D1
D1[8] => MUX2:inst11.D1
D1[9] => MUX2:inst12.D1
D1[10] => MUX2:inst13.D1
D1[11] => MUX2:inst14.D1
D1[12] => MUX2:inst15.D1
D1[13] => MUX2:inst16.D1
D1[14] => MUX2:inst17.D1
D1[15] => MUX2:inst18.D1
D0[0] => MUX2:inst.D0
D0[1] => MUX2:inst4.D0
D0[2] => MUX2:inst5.D0
D0[3] => MUX2:inst6.D0
D0[4] => MUX2:inst7.D0
D0[5] => MUX2:inst8.D0
D0[6] => MUX2:inst9.D0
D0[7] => MUX2:inst10.D0
D0[8] => MUX2:inst11.D0
D0[9] => MUX2:inst12.D0
D0[10] => MUX2:inst13.D0
D0[11] => MUX2:inst14.D0
D0[12] => MUX2:inst15.D0
D0[13] => MUX2:inst16.D0
D0[14] => MUX2:inst17.D0
D0[15] => MUX2:inst18.D0


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst8|mux2:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst8|mux2:inst4
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst8|mux2:inst5
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst8|mux2:inst6
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst8|mux2:inst7
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst8|mux2:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst8|mux2:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst8|mux2:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst8|mux2:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst8|mux2:inst12
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst8|mux2:inst13
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst8|mux2:inst14
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst8|mux2:inst15
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst8|mux2:inst16
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst8|mux2:inst17
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


|signedVXL|trans_64bits:inst3|MUX2_16BIT:inst8|mux2:inst18
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst54.IN0
S => hj.IN0
D0 => inst1.IN1
D1 => hj.IN1


