/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.02
Build    : 0.9.41
Hash     : 98521c2
Date     : Feb 20 2024
Type     : Engineering
Log Time   : Tue Feb 20 14:38:43 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 16

#Path 1
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[1][17].E[0] (dffre at (53,46) clocked by sclk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                           0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                        0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                              0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                  0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                            0.000     1.048
| (intra 'clb' routing)                                                                                        0.000     1.048
| (inter-block routing)                                                                                        2.183     3.231
| (intra 'clb' routing)                                                                                        0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                        0.000     3.316
| (primitive '.names' combinational delay)                                                                     0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                       0.000     3.407
| (intra 'clb' routing)                                                                                        0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                        0.000     3.492
| (primitive '.names' combinational delay)                                                                     0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                       0.000     3.517
| (intra 'clb' routing)                                                                                        0.000     3.517
| (inter-block routing)                                                                                        1.052     4.569
| (intra 'clb' routing)                                                                                        0.085     4.654
$abc$2326342$new_new_n43594__.in[0] (.names at (93,41))                                                        0.000     4.654
| (primitive '.names' combinational delay)                                                                     0.172     4.826
$abc$2326342$new_new_n43594__.out[0] (.names at (93,41))                                                       0.000     4.826
| (intra 'clb' routing)                                                                                        0.000     4.826
| (inter-block routing)                                                                                        0.695     5.522
| (intra 'clb' routing)                                                                                        0.085     5.607
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$137451.in[0] (.names at (82,49))                          0.000     5.607
| (primitive '.names' combinational delay)                                                                     0.148     5.755
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$137451.out[0] (.names at (82,49))                         0.000     5.755
| (intra 'clb' routing)                                                                                        0.000     5.755
| (inter-block routing)                                                                                        1.354     7.108
| (intra 'clb' routing)                                                                                        0.085     7.193
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[1][17].E[0] (dffre at (53,46))                       0.000     7.193
data arrival time                                                                                                        7.193

clock sclk (rise edge)                                                                                         2.500     2.500
clock source latency                                                                                           0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing)                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                        0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[1][17].C[0] (dffre at (53,46))                       0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.032     3.363
data required time                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.363
data arrival time                                                                                                       -7.193
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -3.831


#Path 2
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[1][0].E[0] (dffre at (53,46) clocked by sclk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                          0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                       0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                             0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                 0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                           0.000     1.048
| (intra 'clb' routing)                                                                                       0.000     1.048
| (inter-block routing)                                                                                       2.183     3.231
| (intra 'clb' routing)                                                                                       0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                       0.000     3.316
| (primitive '.names' combinational delay)                                                                    0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                      0.000     3.407
| (intra 'clb' routing)                                                                                       0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                       0.000     3.492
| (primitive '.names' combinational delay)                                                                    0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                      0.000     3.517
| (intra 'clb' routing)                                                                                       0.000     3.517
| (inter-block routing)                                                                                       1.052     4.569
| (intra 'clb' routing)                                                                                       0.085     4.654
$abc$2326342$new_new_n43594__.in[0] (.names at (93,41))                                                       0.000     4.654
| (primitive '.names' combinational delay)                                                                    0.172     4.826
$abc$2326342$new_new_n43594__.out[0] (.names at (93,41))                                                      0.000     4.826
| (intra 'clb' routing)                                                                                       0.000     4.826
| (inter-block routing)                                                                                       0.695     5.522
| (intra 'clb' routing)                                                                                       0.085     5.607
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$137451.in[0] (.names at (82,49))                         0.000     5.607
| (primitive '.names' combinational delay)                                                                    0.148     5.755
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$137451.out[0] (.names at (82,49))                        0.000     5.755
| (intra 'clb' routing)                                                                                       0.000     5.755
| (inter-block routing)                                                                                       1.354     7.108
| (intra 'clb' routing)                                                                                       0.085     7.193
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[1][0].E[0] (dffre at (53,46))                       0.000     7.193
data arrival time                                                                                                       7.193

clock sclk (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                          0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                        0.894     3.394
| (inter-block routing)                                                                                       0.000     3.394
| (intra 'clb' routing)                                                                                       0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[1][0].C[0] (dffre at (53,46))                       0.000     3.394
clock uncertainty                                                                                             0.000     3.394
cell setup time                                                                                              -0.032     3.363
data required time                                                                                                      3.363
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      3.363
data arrival time                                                                                                      -7.193
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -3.831


#Path 3
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[1][4].E[0] (dffre at (53,46) clocked by sclk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                          0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                       0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                             0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                 0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                           0.000     1.048
| (intra 'clb' routing)                                                                                       0.000     1.048
| (inter-block routing)                                                                                       2.183     3.231
| (intra 'clb' routing)                                                                                       0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                       0.000     3.316
| (primitive '.names' combinational delay)                                                                    0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                      0.000     3.407
| (intra 'clb' routing)                                                                                       0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                       0.000     3.492
| (primitive '.names' combinational delay)                                                                    0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                      0.000     3.517
| (intra 'clb' routing)                                                                                       0.000     3.517
| (inter-block routing)                                                                                       1.052     4.569
| (intra 'clb' routing)                                                                                       0.085     4.654
$abc$2326342$new_new_n43594__.in[0] (.names at (93,41))                                                       0.000     4.654
| (primitive '.names' combinational delay)                                                                    0.172     4.826
$abc$2326342$new_new_n43594__.out[0] (.names at (93,41))                                                      0.000     4.826
| (intra 'clb' routing)                                                                                       0.000     4.826
| (inter-block routing)                                                                                       0.695     5.522
| (intra 'clb' routing)                                                                                       0.085     5.607
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$137451.in[0] (.names at (82,49))                         0.000     5.607
| (primitive '.names' combinational delay)                                                                    0.148     5.755
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$137451.out[0] (.names at (82,49))                        0.000     5.755
| (intra 'clb' routing)                                                                                       0.000     5.755
| (inter-block routing)                                                                                       1.354     7.108
| (intra 'clb' routing)                                                                                       0.085     7.193
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[1][4].E[0] (dffre at (53,46))                       0.000     7.193
data arrival time                                                                                                       7.193

clock sclk (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                          0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                        0.894     3.394
| (inter-block routing)                                                                                       0.000     3.394
| (intra 'clb' routing)                                                                                       0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[1][4].C[0] (dffre at (53,46))                       0.000     3.394
clock uncertainty                                                                                             0.000     3.394
cell setup time                                                                                              -0.032     3.363
data required time                                                                                                      3.363
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      3.363
data arrival time                                                                                                      -7.193
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -3.831


#Path 4
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[1][5].E[0] (dffre at (53,46) clocked by sclk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                          0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                       0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                             0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                 0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                           0.000     1.048
| (intra 'clb' routing)                                                                                       0.000     1.048
| (inter-block routing)                                                                                       2.183     3.231
| (intra 'clb' routing)                                                                                       0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                       0.000     3.316
| (primitive '.names' combinational delay)                                                                    0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                      0.000     3.407
| (intra 'clb' routing)                                                                                       0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                       0.000     3.492
| (primitive '.names' combinational delay)                                                                    0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                      0.000     3.517
| (intra 'clb' routing)                                                                                       0.000     3.517
| (inter-block routing)                                                                                       1.052     4.569
| (intra 'clb' routing)                                                                                       0.085     4.654
$abc$2326342$new_new_n43594__.in[0] (.names at (93,41))                                                       0.000     4.654
| (primitive '.names' combinational delay)                                                                    0.172     4.826
$abc$2326342$new_new_n43594__.out[0] (.names at (93,41))                                                      0.000     4.826
| (intra 'clb' routing)                                                                                       0.000     4.826
| (inter-block routing)                                                                                       0.695     5.522
| (intra 'clb' routing)                                                                                       0.085     5.607
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$137451.in[0] (.names at (82,49))                         0.000     5.607
| (primitive '.names' combinational delay)                                                                    0.148     5.755
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$137451.out[0] (.names at (82,49))                        0.000     5.755
| (intra 'clb' routing)                                                                                       0.000     5.755
| (inter-block routing)                                                                                       1.354     7.108
| (intra 'clb' routing)                                                                                       0.085     7.193
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[1][5].E[0] (dffre at (53,46))                       0.000     7.193
data arrival time                                                                                                       7.193

clock sclk (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                          0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                        0.894     3.394
| (inter-block routing)                                                                                       0.000     3.394
| (intra 'clb' routing)                                                                                       0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[1][5].C[0] (dffre at (53,46))                       0.000     3.394
clock uncertainty                                                                                             0.000     3.394
cell setup time                                                                                              -0.032     3.363
data required time                                                                                                      3.363
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      3.363
data arrival time                                                                                                      -7.193
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -3.831


#Path 5
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[1][11].E[0] (dffre at (53,46) clocked by sclk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                           0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                        0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                              0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                  0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                            0.000     1.048
| (intra 'clb' routing)                                                                                        0.000     1.048
| (inter-block routing)                                                                                        2.183     3.231
| (intra 'clb' routing)                                                                                        0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                        0.000     3.316
| (primitive '.names' combinational delay)                                                                     0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                       0.000     3.407
| (intra 'clb' routing)                                                                                        0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                        0.000     3.492
| (primitive '.names' combinational delay)                                                                     0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                       0.000     3.517
| (intra 'clb' routing)                                                                                        0.000     3.517
| (inter-block routing)                                                                                        1.052     4.569
| (intra 'clb' routing)                                                                                        0.085     4.654
$abc$2326342$new_new_n43594__.in[0] (.names at (93,41))                                                        0.000     4.654
| (primitive '.names' combinational delay)                                                                     0.172     4.826
$abc$2326342$new_new_n43594__.out[0] (.names at (93,41))                                                       0.000     4.826
| (intra 'clb' routing)                                                                                        0.000     4.826
| (inter-block routing)                                                                                        0.695     5.522
| (intra 'clb' routing)                                                                                        0.085     5.607
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$137451.in[0] (.names at (82,49))                          0.000     5.607
| (primitive '.names' combinational delay)                                                                     0.148     5.755
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$137451.out[0] (.names at (82,49))                         0.000     5.755
| (intra 'clb' routing)                                                                                        0.000     5.755
| (inter-block routing)                                                                                        1.354     7.108
| (intra 'clb' routing)                                                                                        0.085     7.193
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[1][11].E[0] (dffre at (53,46))                       0.000     7.193
data arrival time                                                                                                        7.193

clock sclk (rise edge)                                                                                         2.500     2.500
clock source latency                                                                                           0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing)                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                        0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[1][11].C[0] (dffre at (53,46))                       0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.032     3.363
data required time                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.363
data arrival time                                                                                                       -7.193
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -3.831


#Path 6
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[1][16].E[0] (dffre at (53,46) clocked by sclk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                           0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                        0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                              0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                  0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                            0.000     1.048
| (intra 'clb' routing)                                                                                        0.000     1.048
| (inter-block routing)                                                                                        2.183     3.231
| (intra 'clb' routing)                                                                                        0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                        0.000     3.316
| (primitive '.names' combinational delay)                                                                     0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                       0.000     3.407
| (intra 'clb' routing)                                                                                        0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                        0.000     3.492
| (primitive '.names' combinational delay)                                                                     0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                       0.000     3.517
| (intra 'clb' routing)                                                                                        0.000     3.517
| (inter-block routing)                                                                                        1.052     4.569
| (intra 'clb' routing)                                                                                        0.085     4.654
$abc$2326342$new_new_n43594__.in[0] (.names at (93,41))                                                        0.000     4.654
| (primitive '.names' combinational delay)                                                                     0.172     4.826
$abc$2326342$new_new_n43594__.out[0] (.names at (93,41))                                                       0.000     4.826
| (intra 'clb' routing)                                                                                        0.000     4.826
| (inter-block routing)                                                                                        0.695     5.522
| (intra 'clb' routing)                                                                                        0.085     5.607
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$137451.in[0] (.names at (82,49))                          0.000     5.607
| (primitive '.names' combinational delay)                                                                     0.148     5.755
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$137451.out[0] (.names at (82,49))                         0.000     5.755
| (intra 'clb' routing)                                                                                        0.000     5.755
| (inter-block routing)                                                                                        1.354     7.108
| (intra 'clb' routing)                                                                                        0.085     7.193
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[1][16].E[0] (dffre at (53,46))                       0.000     7.193
data arrival time                                                                                                        7.193

clock sclk (rise edge)                                                                                         2.500     2.500
clock source latency                                                                                           0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing)                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                        0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[1][16].C[0] (dffre at (53,46))                       0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.032     3.363
data required time                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.363
data arrival time                                                                                                       -7.193
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -3.831


#Path 7
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[1][6].E[0] (dffre at (53,46) clocked by sclk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                          0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                       0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                             0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                 0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                           0.000     1.048
| (intra 'clb' routing)                                                                                       0.000     1.048
| (inter-block routing)                                                                                       2.183     3.231
| (intra 'clb' routing)                                                                                       0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                       0.000     3.316
| (primitive '.names' combinational delay)                                                                    0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                      0.000     3.407
| (intra 'clb' routing)                                                                                       0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                       0.000     3.492
| (primitive '.names' combinational delay)                                                                    0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                      0.000     3.517
| (intra 'clb' routing)                                                                                       0.000     3.517
| (inter-block routing)                                                                                       1.052     4.569
| (intra 'clb' routing)                                                                                       0.085     4.654
$abc$2326342$new_new_n43594__.in[0] (.names at (93,41))                                                       0.000     4.654
| (primitive '.names' combinational delay)                                                                    0.172     4.826
$abc$2326342$new_new_n43594__.out[0] (.names at (93,41))                                                      0.000     4.826
| (intra 'clb' routing)                                                                                       0.000     4.826
| (inter-block routing)                                                                                       0.695     5.522
| (intra 'clb' routing)                                                                                       0.085     5.607
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$137451.in[0] (.names at (82,49))                         0.000     5.607
| (primitive '.names' combinational delay)                                                                    0.148     5.755
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$137451.out[0] (.names at (82,49))                        0.000     5.755
| (intra 'clb' routing)                                                                                       0.000     5.755
| (inter-block routing)                                                                                       1.354     7.108
| (intra 'clb' routing)                                                                                       0.085     7.193
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[1][6].E[0] (dffre at (53,46))                       0.000     7.193
data arrival time                                                                                                       7.193

clock sclk (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                          0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                        0.894     3.394
| (inter-block routing)                                                                                       0.000     3.394
| (intra 'clb' routing)                                                                                       0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[1][6].C[0] (dffre at (53,46))                       0.000     3.394
clock uncertainty                                                                                             0.000     3.394
cell setup time                                                                                              -0.032     3.363
data required time                                                                                                      3.363
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      3.363
data arrival time                                                                                                      -7.193
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -3.831


#Path 8
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[1][7].E[0] (dffre at (53,46) clocked by sclk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                          0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                       0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                             0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                 0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                           0.000     1.048
| (intra 'clb' routing)                                                                                       0.000     1.048
| (inter-block routing)                                                                                       2.183     3.231
| (intra 'clb' routing)                                                                                       0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                       0.000     3.316
| (primitive '.names' combinational delay)                                                                    0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                      0.000     3.407
| (intra 'clb' routing)                                                                                       0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                       0.000     3.492
| (primitive '.names' combinational delay)                                                                    0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                      0.000     3.517
| (intra 'clb' routing)                                                                                       0.000     3.517
| (inter-block routing)                                                                                       1.052     4.569
| (intra 'clb' routing)                                                                                       0.085     4.654
$abc$2326342$new_new_n43594__.in[0] (.names at (93,41))                                                       0.000     4.654
| (primitive '.names' combinational delay)                                                                    0.172     4.826
$abc$2326342$new_new_n43594__.out[0] (.names at (93,41))                                                      0.000     4.826
| (intra 'clb' routing)                                                                                       0.000     4.826
| (inter-block routing)                                                                                       0.695     5.522
| (intra 'clb' routing)                                                                                       0.085     5.607
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$137451.in[0] (.names at (82,49))                         0.000     5.607
| (primitive '.names' combinational delay)                                                                    0.148     5.755
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$137451.out[0] (.names at (82,49))                        0.000     5.755
| (intra 'clb' routing)                                                                                       0.000     5.755
| (inter-block routing)                                                                                       1.354     7.108
| (intra 'clb' routing)                                                                                       0.085     7.193
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[1][7].E[0] (dffre at (53,46))                       0.000     7.193
data arrival time                                                                                                       7.193

clock sclk (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                          0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                        0.894     3.394
| (inter-block routing)                                                                                       0.000     3.394
| (intra 'clb' routing)                                                                                       0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[1][7].C[0] (dffre at (53,46))                       0.000     3.394
clock uncertainty                                                                                             0.000     3.394
cell setup time                                                                                              -0.032     3.363
data required time                                                                                                      3.363
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      3.363
data arrival time                                                                                                      -7.193
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -3.831


#Path 9
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[1][8].E[0] (dffre at (53,46) clocked by sclk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                          0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                       0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                             0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                 0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                           0.000     1.048
| (intra 'clb' routing)                                                                                       0.000     1.048
| (inter-block routing)                                                                                       2.183     3.231
| (intra 'clb' routing)                                                                                       0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                       0.000     3.316
| (primitive '.names' combinational delay)                                                                    0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                      0.000     3.407
| (intra 'clb' routing)                                                                                       0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                       0.000     3.492
| (primitive '.names' combinational delay)                                                                    0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                      0.000     3.517
| (intra 'clb' routing)                                                                                       0.000     3.517
| (inter-block routing)                                                                                       1.052     4.569
| (intra 'clb' routing)                                                                                       0.085     4.654
$abc$2326342$new_new_n43594__.in[0] (.names at (93,41))                                                       0.000     4.654
| (primitive '.names' combinational delay)                                                                    0.172     4.826
$abc$2326342$new_new_n43594__.out[0] (.names at (93,41))                                                      0.000     4.826
| (intra 'clb' routing)                                                                                       0.000     4.826
| (inter-block routing)                                                                                       0.695     5.522
| (intra 'clb' routing)                                                                                       0.085     5.607
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$137451.in[0] (.names at (82,49))                         0.000     5.607
| (primitive '.names' combinational delay)                                                                    0.148     5.755
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$137451.out[0] (.names at (82,49))                        0.000     5.755
| (intra 'clb' routing)                                                                                       0.000     5.755
| (inter-block routing)                                                                                       1.354     7.108
| (intra 'clb' routing)                                                                                       0.085     7.193
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[1][8].E[0] (dffre at (53,46))                       0.000     7.193
data arrival time                                                                                                       7.193

clock sclk (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                          0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                        0.894     3.394
| (inter-block routing)                                                                                       0.000     3.394
| (intra 'clb' routing)                                                                                       0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[1][8].C[0] (dffre at (53,46))                       0.000     3.394
clock uncertainty                                                                                             0.000     3.394
cell setup time                                                                                              -0.032     3.363
data required time                                                                                                      3.363
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      3.363
data arrival time                                                                                                      -7.193
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -3.831


#Path 10
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[388][7].E[0] (dffre at (58,29) clocked by sclk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                            0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                          0.894     0.894
| (inter-block routing)                                                                                         0.000     0.894
| (intra 'clb' routing)                                                                                         0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                   0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                             0.000     1.048
| (intra 'clb' routing)                                                                                         0.000     1.048
| (inter-block routing)                                                                                         2.183     3.231
| (intra 'clb' routing)                                                                                         0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                         0.000     3.316
| (primitive '.names' combinational delay)                                                                      0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                        0.000     3.407
| (intra 'clb' routing)                                                                                         0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                         0.000     3.492
| (primitive '.names' combinational delay)                                                                      0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                        0.000     3.517
| (intra 'clb' routing)                                                                                         0.000     3.517
| (inter-block routing)                                                                                         0.576     4.093
| (intra 'clb' routing)                                                                                         0.085     4.178
$abc$2326342$new_new_n43399__.in[0] (.names at (66,26))                                                         0.000     4.178
| (primitive '.names' combinational delay)                                                                      0.099     4.278
$abc$2326342$new_new_n43399__.out[0] (.names at (66,26))                                                        0.000     4.278
| (intra 'clb' routing)                                                                                         0.000     4.278
| (inter-block routing)                                                                                         1.171     5.448
| (intra 'clb' routing)                                                                                         0.085     5.533
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136290.in[0] (.names at (83,42))                           0.000     5.533
| (primitive '.names' combinational delay)                                                                      0.136     5.669
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136290.out[0] (.names at (83,42))                          0.000     5.669
| (intra 'clb' routing)                                                                                         0.000     5.669
| (inter-block routing)                                                                                         1.409     7.078
| (intra 'clb' routing)                                                                                         0.085     7.163
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[388][7].E[0] (dffre at (58,29))                       0.000     7.163
data arrival time                                                                                                         7.163

clock sclk (rise edge)                                                                                          2.500     2.500
clock source latency                                                                                            0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                 0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing)                                                                                         0.000     3.394
| (intra 'clb' routing)                                                                                         0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[388][7].C[0] (dffre at (58,29))                       0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.032     3.363
data required time                                                                                                        3.363
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.363
data arrival time                                                                                                        -7.163
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -3.800


#Path 11
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[388][9].E[0] (dffre at (58,29) clocked by sclk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                            0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                          0.894     0.894
| (inter-block routing)                                                                                         0.000     0.894
| (intra 'clb' routing)                                                                                         0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                   0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                             0.000     1.048
| (intra 'clb' routing)                                                                                         0.000     1.048
| (inter-block routing)                                                                                         2.183     3.231
| (intra 'clb' routing)                                                                                         0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                         0.000     3.316
| (primitive '.names' combinational delay)                                                                      0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                        0.000     3.407
| (intra 'clb' routing)                                                                                         0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                         0.000     3.492
| (primitive '.names' combinational delay)                                                                      0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                        0.000     3.517
| (intra 'clb' routing)                                                                                         0.000     3.517
| (inter-block routing)                                                                                         0.576     4.093
| (intra 'clb' routing)                                                                                         0.085     4.178
$abc$2326342$new_new_n43399__.in[0] (.names at (66,26))                                                         0.000     4.178
| (primitive '.names' combinational delay)                                                                      0.099     4.278
$abc$2326342$new_new_n43399__.out[0] (.names at (66,26))                                                        0.000     4.278
| (intra 'clb' routing)                                                                                         0.000     4.278
| (inter-block routing)                                                                                         1.171     5.448
| (intra 'clb' routing)                                                                                         0.085     5.533
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136290.in[0] (.names at (83,42))                           0.000     5.533
| (primitive '.names' combinational delay)                                                                      0.136     5.669
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136290.out[0] (.names at (83,42))                          0.000     5.669
| (intra 'clb' routing)                                                                                         0.000     5.669
| (inter-block routing)                                                                                         1.409     7.078
| (intra 'clb' routing)                                                                                         0.085     7.163
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[388][9].E[0] (dffre at (58,29))                       0.000     7.163
data arrival time                                                                                                         7.163

clock sclk (rise edge)                                                                                          2.500     2.500
clock source latency                                                                                            0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                 0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing)                                                                                         0.000     3.394
| (intra 'clb' routing)                                                                                         0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[388][9].C[0] (dffre at (58,29))                       0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.032     3.363
data required time                                                                                                        3.363
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.363
data arrival time                                                                                                        -7.163
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -3.800


#Path 12
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[388][6].E[0] (dffre at (58,29) clocked by sclk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                            0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                          0.894     0.894
| (inter-block routing)                                                                                         0.000     0.894
| (intra 'clb' routing)                                                                                         0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                   0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                             0.000     1.048
| (intra 'clb' routing)                                                                                         0.000     1.048
| (inter-block routing)                                                                                         2.183     3.231
| (intra 'clb' routing)                                                                                         0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                         0.000     3.316
| (primitive '.names' combinational delay)                                                                      0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                        0.000     3.407
| (intra 'clb' routing)                                                                                         0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                         0.000     3.492
| (primitive '.names' combinational delay)                                                                      0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                        0.000     3.517
| (intra 'clb' routing)                                                                                         0.000     3.517
| (inter-block routing)                                                                                         0.576     4.093
| (intra 'clb' routing)                                                                                         0.085     4.178
$abc$2326342$new_new_n43399__.in[0] (.names at (66,26))                                                         0.000     4.178
| (primitive '.names' combinational delay)                                                                      0.099     4.278
$abc$2326342$new_new_n43399__.out[0] (.names at (66,26))                                                        0.000     4.278
| (intra 'clb' routing)                                                                                         0.000     4.278
| (inter-block routing)                                                                                         1.171     5.448
| (intra 'clb' routing)                                                                                         0.085     5.533
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136290.in[0] (.names at (83,42))                           0.000     5.533
| (primitive '.names' combinational delay)                                                                      0.136     5.669
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136290.out[0] (.names at (83,42))                          0.000     5.669
| (intra 'clb' routing)                                                                                         0.000     5.669
| (inter-block routing)                                                                                         1.409     7.078
| (intra 'clb' routing)                                                                                         0.085     7.163
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[388][6].E[0] (dffre at (58,29))                       0.000     7.163
data arrival time                                                                                                         7.163

clock sclk (rise edge)                                                                                          2.500     2.500
clock source latency                                                                                            0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                 0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing)                                                                                         0.000     3.394
| (intra 'clb' routing)                                                                                         0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[388][6].C[0] (dffre at (58,29))                       0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.032     3.363
data required time                                                                                                        3.363
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.363
data arrival time                                                                                                        -7.163
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -3.800


#Path 13
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[388][19].E[0] (dffre at (58,27) clocked by sclk)
Path Type : setup

Point                                                                                                             Incr      Path
--------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                             0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                           0.894     0.894
| (inter-block routing)                                                                                          0.000     0.894
| (intra 'clb' routing)                                                                                          0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                    0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                          0.000     1.048
| (inter-block routing)                                                                                          2.183     3.231
| (intra 'clb' routing)                                                                                          0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                          0.000     3.316
| (primitive '.names' combinational delay)                                                                       0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                         0.000     3.407
| (intra 'clb' routing)                                                                                          0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                          0.000     3.492
| (primitive '.names' combinational delay)                                                                       0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                         0.000     3.517
| (intra 'clb' routing)                                                                                          0.000     3.517
| (inter-block routing)                                                                                          0.576     4.093
| (intra 'clb' routing)                                                                                          0.085     4.178
$abc$2326342$new_new_n43399__.in[0] (.names at (66,26))                                                          0.000     4.178
| (primitive '.names' combinational delay)                                                                       0.099     4.278
$abc$2326342$new_new_n43399__.out[0] (.names at (66,26))                                                         0.000     4.278
| (intra 'clb' routing)                                                                                          0.000     4.278
| (inter-block routing)                                                                                          1.171     5.448
| (intra 'clb' routing)                                                                                          0.085     5.533
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136290.in[0] (.names at (83,42))                            0.000     5.533
| (primitive '.names' combinational delay)                                                                       0.136     5.669
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136290.out[0] (.names at (83,42))                           0.000     5.669
| (intra 'clb' routing)                                                                                          0.000     5.669
| (inter-block routing)                                                                                          1.409     7.078
| (intra 'clb' routing)                                                                                          0.085     7.163
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[388][19].E[0] (dffre at (58,27))                       0.000     7.163
data arrival time                                                                                                          7.163

clock sclk (rise edge)                                                                                           2.500     2.500
clock source latency                                                                                             0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     2.500
| (intra 'io' routing)                                                                                           0.894     3.394
| (inter-block routing)                                                                                          0.000     3.394
| (intra 'clb' routing)                                                                                          0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[388][19].C[0] (dffre at (58,27))                       0.000     3.394
clock uncertainty                                                                                                0.000     3.394
cell setup time                                                                                                 -0.032     3.363
data required time                                                                                                         3.363
--------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                         3.363
data arrival time                                                                                                         -7.163
--------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -3.800


#Path 14
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[388][3].E[0] (dffre at (58,29) clocked by sclk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                            0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                          0.894     0.894
| (inter-block routing)                                                                                         0.000     0.894
| (intra 'clb' routing)                                                                                         0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                   0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                             0.000     1.048
| (intra 'clb' routing)                                                                                         0.000     1.048
| (inter-block routing)                                                                                         2.183     3.231
| (intra 'clb' routing)                                                                                         0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                         0.000     3.316
| (primitive '.names' combinational delay)                                                                      0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                        0.000     3.407
| (intra 'clb' routing)                                                                                         0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                         0.000     3.492
| (primitive '.names' combinational delay)                                                                      0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                        0.000     3.517
| (intra 'clb' routing)                                                                                         0.000     3.517
| (inter-block routing)                                                                                         0.576     4.093
| (intra 'clb' routing)                                                                                         0.085     4.178
$abc$2326342$new_new_n43399__.in[0] (.names at (66,26))                                                         0.000     4.178
| (primitive '.names' combinational delay)                                                                      0.099     4.278
$abc$2326342$new_new_n43399__.out[0] (.names at (66,26))                                                        0.000     4.278
| (intra 'clb' routing)                                                                                         0.000     4.278
| (inter-block routing)                                                                                         1.171     5.448
| (intra 'clb' routing)                                                                                         0.085     5.533
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136290.in[0] (.names at (83,42))                           0.000     5.533
| (primitive '.names' combinational delay)                                                                      0.136     5.669
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136290.out[0] (.names at (83,42))                          0.000     5.669
| (intra 'clb' routing)                                                                                         0.000     5.669
| (inter-block routing)                                                                                         1.409     7.078
| (intra 'clb' routing)                                                                                         0.085     7.163
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[388][3].E[0] (dffre at (58,29))                       0.000     7.163
data arrival time                                                                                                         7.163

clock sclk (rise edge)                                                                                          2.500     2.500
clock source latency                                                                                            0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                 0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing)                                                                                         0.000     3.394
| (intra 'clb' routing)                                                                                         0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[388][3].C[0] (dffre at (58,29))                       0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.032     3.363
data required time                                                                                                        3.363
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.363
data arrival time                                                                                                        -7.163
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -3.800


#Path 15
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[388][22].E[0] (dffre at (58,29) clocked by sclk)
Path Type : setup

Point                                                                                                             Incr      Path
--------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                             0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                           0.894     0.894
| (inter-block routing)                                                                                          0.000     0.894
| (intra 'clb' routing)                                                                                          0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                    0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                          0.000     1.048
| (inter-block routing)                                                                                          2.183     3.231
| (intra 'clb' routing)                                                                                          0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                          0.000     3.316
| (primitive '.names' combinational delay)                                                                       0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                         0.000     3.407
| (intra 'clb' routing)                                                                                          0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                          0.000     3.492
| (primitive '.names' combinational delay)                                                                       0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                         0.000     3.517
| (intra 'clb' routing)                                                                                          0.000     3.517
| (inter-block routing)                                                                                          0.576     4.093
| (intra 'clb' routing)                                                                                          0.085     4.178
$abc$2326342$new_new_n43399__.in[0] (.names at (66,26))                                                          0.000     4.178
| (primitive '.names' combinational delay)                                                                       0.099     4.278
$abc$2326342$new_new_n43399__.out[0] (.names at (66,26))                                                         0.000     4.278
| (intra 'clb' routing)                                                                                          0.000     4.278
| (inter-block routing)                                                                                          1.171     5.448
| (intra 'clb' routing)                                                                                          0.085     5.533
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136290.in[0] (.names at (83,42))                            0.000     5.533
| (primitive '.names' combinational delay)                                                                       0.136     5.669
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136290.out[0] (.names at (83,42))                           0.000     5.669
| (intra 'clb' routing)                                                                                          0.000     5.669
| (inter-block routing)                                                                                          1.409     7.078
| (intra 'clb' routing)                                                                                          0.085     7.163
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[388][22].E[0] (dffre at (58,29))                       0.000     7.163
data arrival time                                                                                                          7.163

clock sclk (rise edge)                                                                                           2.500     2.500
clock source latency                                                                                             0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     2.500
| (intra 'io' routing)                                                                                           0.894     3.394
| (inter-block routing)                                                                                          0.000     3.394
| (intra 'clb' routing)                                                                                          0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[388][22].C[0] (dffre at (58,29))                       0.000     3.394
clock uncertainty                                                                                                0.000     3.394
cell setup time                                                                                                 -0.032     3.363
data required time                                                                                                         3.363
--------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                         3.363
data arrival time                                                                                                         -7.163
--------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -3.800


#Path 16
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[388][26].E[0] (dffre at (58,29) clocked by sclk)
Path Type : setup

Point                                                                                                             Incr      Path
--------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                             0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                           0.894     0.894
| (inter-block routing)                                                                                          0.000     0.894
| (intra 'clb' routing)                                                                                          0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                    0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                          0.000     1.048
| (inter-block routing)                                                                                          2.183     3.231
| (intra 'clb' routing)                                                                                          0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                          0.000     3.316
| (primitive '.names' combinational delay)                                                                       0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                         0.000     3.407
| (intra 'clb' routing)                                                                                          0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                          0.000     3.492
| (primitive '.names' combinational delay)                                                                       0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                         0.000     3.517
| (intra 'clb' routing)                                                                                          0.000     3.517
| (inter-block routing)                                                                                          0.576     4.093
| (intra 'clb' routing)                                                                                          0.085     4.178
$abc$2326342$new_new_n43399__.in[0] (.names at (66,26))                                                          0.000     4.178
| (primitive '.names' combinational delay)                                                                       0.099     4.278
$abc$2326342$new_new_n43399__.out[0] (.names at (66,26))                                                         0.000     4.278
| (intra 'clb' routing)                                                                                          0.000     4.278
| (inter-block routing)                                                                                          1.171     5.448
| (intra 'clb' routing)                                                                                          0.085     5.533
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136290.in[0] (.names at (83,42))                            0.000     5.533
| (primitive '.names' combinational delay)                                                                       0.136     5.669
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136290.out[0] (.names at (83,42))                           0.000     5.669
| (intra 'clb' routing)                                                                                          0.000     5.669
| (inter-block routing)                                                                                          1.409     7.078
| (intra 'clb' routing)                                                                                          0.085     7.163
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[388][26].E[0] (dffre at (58,29))                       0.000     7.163
data arrival time                                                                                                          7.163

clock sclk (rise edge)                                                                                           2.500     2.500
clock source latency                                                                                             0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     2.500
| (intra 'io' routing)                                                                                           0.894     3.394
| (inter-block routing)                                                                                          0.000     3.394
| (intra 'clb' routing)                                                                                          0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[388][26].C[0] (dffre at (58,29))                       0.000     3.394
clock uncertainty                                                                                                0.000     3.394
cell setup time                                                                                                 -0.032     3.363
data required time                                                                                                         3.363
--------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                         3.363
data arrival time                                                                                                         -7.163
--------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -3.800


#Path 17
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[388][27].E[0] (dffre at (58,29) clocked by sclk)
Path Type : setup

Point                                                                                                             Incr      Path
--------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                             0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                           0.894     0.894
| (inter-block routing)                                                                                          0.000     0.894
| (intra 'clb' routing)                                                                                          0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                    0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                          0.000     1.048
| (inter-block routing)                                                                                          2.183     3.231
| (intra 'clb' routing)                                                                                          0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                          0.000     3.316
| (primitive '.names' combinational delay)                                                                       0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                         0.000     3.407
| (intra 'clb' routing)                                                                                          0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                          0.000     3.492
| (primitive '.names' combinational delay)                                                                       0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                         0.000     3.517
| (intra 'clb' routing)                                                                                          0.000     3.517
| (inter-block routing)                                                                                          0.576     4.093
| (intra 'clb' routing)                                                                                          0.085     4.178
$abc$2326342$new_new_n43399__.in[0] (.names at (66,26))                                                          0.000     4.178
| (primitive '.names' combinational delay)                                                                       0.099     4.278
$abc$2326342$new_new_n43399__.out[0] (.names at (66,26))                                                         0.000     4.278
| (intra 'clb' routing)                                                                                          0.000     4.278
| (inter-block routing)                                                                                          1.171     5.448
| (intra 'clb' routing)                                                                                          0.085     5.533
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136290.in[0] (.names at (83,42))                            0.000     5.533
| (primitive '.names' combinational delay)                                                                       0.136     5.669
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136290.out[0] (.names at (83,42))                           0.000     5.669
| (intra 'clb' routing)                                                                                          0.000     5.669
| (inter-block routing)                                                                                          1.409     7.078
| (intra 'clb' routing)                                                                                          0.085     7.163
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[388][27].E[0] (dffre at (58,29))                       0.000     7.163
data arrival time                                                                                                          7.163

clock sclk (rise edge)                                                                                           2.500     2.500
clock source latency                                                                                             0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     2.500
| (intra 'io' routing)                                                                                           0.894     3.394
| (inter-block routing)                                                                                          0.000     3.394
| (intra 'clb' routing)                                                                                          0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[388][27].C[0] (dffre at (58,29))                       0.000     3.394
clock uncertainty                                                                                                0.000     3.394
cell setup time                                                                                                 -0.032     3.363
data required time                                                                                                         3.363
--------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                         3.363
data arrival time                                                                                                         -7.163
--------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -3.800


#Path 18
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[388][28].E[0] (dffre at (58,29) clocked by sclk)
Path Type : setup

Point                                                                                                             Incr      Path
--------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                             0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                           0.894     0.894
| (inter-block routing)                                                                                          0.000     0.894
| (intra 'clb' routing)                                                                                          0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                    0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                          0.000     1.048
| (inter-block routing)                                                                                          2.183     3.231
| (intra 'clb' routing)                                                                                          0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                          0.000     3.316
| (primitive '.names' combinational delay)                                                                       0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                         0.000     3.407
| (intra 'clb' routing)                                                                                          0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                          0.000     3.492
| (primitive '.names' combinational delay)                                                                       0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                         0.000     3.517
| (intra 'clb' routing)                                                                                          0.000     3.517
| (inter-block routing)                                                                                          0.576     4.093
| (intra 'clb' routing)                                                                                          0.085     4.178
$abc$2326342$new_new_n43399__.in[0] (.names at (66,26))                                                          0.000     4.178
| (primitive '.names' combinational delay)                                                                       0.099     4.278
$abc$2326342$new_new_n43399__.out[0] (.names at (66,26))                                                         0.000     4.278
| (intra 'clb' routing)                                                                                          0.000     4.278
| (inter-block routing)                                                                                          1.171     5.448
| (intra 'clb' routing)                                                                                          0.085     5.533
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136290.in[0] (.names at (83,42))                            0.000     5.533
| (primitive '.names' combinational delay)                                                                       0.136     5.669
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136290.out[0] (.names at (83,42))                           0.000     5.669
| (intra 'clb' routing)                                                                                          0.000     5.669
| (inter-block routing)                                                                                          1.409     7.078
| (intra 'clb' routing)                                                                                          0.085     7.163
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[388][28].E[0] (dffre at (58,29))                       0.000     7.163
data arrival time                                                                                                          7.163

clock sclk (rise edge)                                                                                           2.500     2.500
clock source latency                                                                                             0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     2.500
| (intra 'io' routing)                                                                                           0.894     3.394
| (inter-block routing)                                                                                          0.000     3.394
| (intra 'clb' routing)                                                                                          0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[388][28].C[0] (dffre at (58,29))                       0.000     3.394
clock uncertainty                                                                                                0.000     3.394
cell setup time                                                                                                 -0.032     3.363
data required time                                                                                                         3.363
--------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                         3.363
data arrival time                                                                                                         -7.163
--------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -3.800


#Path 19
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[77][5].E[0] (dffre at (93,10) clocked by sclk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                           0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                        0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                              0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                  0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                            0.000     1.048
| (intra 'clb' routing)                                                                                        0.000     1.048
| (inter-block routing)                                                                                        2.183     3.231
| (intra 'clb' routing)                                                                                        0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                        0.000     3.316
| (primitive '.names' combinational delay)                                                                     0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                       0.000     3.407
| (intra 'clb' routing)                                                                                        0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                        0.000     3.492
| (primitive '.names' combinational delay)                                                                     0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                       0.000     3.517
| (intra 'clb' routing)                                                                                        0.000     3.517
| (inter-block routing)                                                                                        0.994     4.511
| (intra 'clb' routing)                                                                                        0.085     4.596
$abc$2326342$new_new_n43527__.in[0] (.names at (83,47))                                                        0.000     4.596
| (primitive '.names' combinational delay)                                                                     0.172     4.769
$abc$2326342$new_new_n43527__.out[0] (.names at (83,47))                                                       0.000     4.769
| (intra 'clb' routing)                                                                                        0.000     4.769
| (inter-block routing)                                                                                        0.338     5.107
| (intra 'clb' routing)                                                                                        0.085     5.192
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$137223.in[0] (.names at (87,47))                          0.000     5.192
| (primitive '.names' combinational delay)                                                                     0.099     5.291
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$137223.out[0] (.names at (87,47))                         0.000     5.291
| (intra 'clb' routing)                                                                                        0.000     5.291
| (inter-block routing)                                                                                        1.765     7.057
| (intra 'clb' routing)                                                                                        0.085     7.142
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[77][5].E[0] (dffre at (93,10))                       0.000     7.142
data arrival time                                                                                                        7.142

clock sclk (rise edge)                                                                                         2.500     2.500
clock source latency                                                                                           0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing)                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                        0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[77][5].C[0] (dffre at (93,10))                       0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.032     3.363
data required time                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.363
data arrival time                                                                                                       -7.142
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -3.779


#Path 20
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[77][3].E[0] (dffre at (93,10) clocked by sclk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                           0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                        0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                              0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                  0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                            0.000     1.048
| (intra 'clb' routing)                                                                                        0.000     1.048
| (inter-block routing)                                                                                        2.183     3.231
| (intra 'clb' routing)                                                                                        0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                        0.000     3.316
| (primitive '.names' combinational delay)                                                                     0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                       0.000     3.407
| (intra 'clb' routing)                                                                                        0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                        0.000     3.492
| (primitive '.names' combinational delay)                                                                     0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                       0.000     3.517
| (intra 'clb' routing)                                                                                        0.000     3.517
| (inter-block routing)                                                                                        0.994     4.511
| (intra 'clb' routing)                                                                                        0.085     4.596
$abc$2326342$new_new_n43527__.in[0] (.names at (83,47))                                                        0.000     4.596
| (primitive '.names' combinational delay)                                                                     0.172     4.769
$abc$2326342$new_new_n43527__.out[0] (.names at (83,47))                                                       0.000     4.769
| (intra 'clb' routing)                                                                                        0.000     4.769
| (inter-block routing)                                                                                        0.338     5.107
| (intra 'clb' routing)                                                                                        0.085     5.192
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$137223.in[0] (.names at (87,47))                          0.000     5.192
| (primitive '.names' combinational delay)                                                                     0.099     5.291
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$137223.out[0] (.names at (87,47))                         0.000     5.291
| (intra 'clb' routing)                                                                                        0.000     5.291
| (inter-block routing)                                                                                        1.765     7.057
| (intra 'clb' routing)                                                                                        0.085     7.142
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[77][3].E[0] (dffre at (93,10))                       0.000     7.142
data arrival time                                                                                                        7.142

clock sclk (rise edge)                                                                                         2.500     2.500
clock source latency                                                                                           0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing)                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                        0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[77][3].C[0] (dffre at (93,10))                       0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.032     3.363
data required time                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.363
data arrival time                                                                                                       -7.142
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -3.779


#Path 21
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[77][0].E[0] (dffre at (93,10) clocked by sclk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                           0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                        0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                              0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                  0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                            0.000     1.048
| (intra 'clb' routing)                                                                                        0.000     1.048
| (inter-block routing)                                                                                        2.183     3.231
| (intra 'clb' routing)                                                                                        0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                        0.000     3.316
| (primitive '.names' combinational delay)                                                                     0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                       0.000     3.407
| (intra 'clb' routing)                                                                                        0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                        0.000     3.492
| (primitive '.names' combinational delay)                                                                     0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                       0.000     3.517
| (intra 'clb' routing)                                                                                        0.000     3.517
| (inter-block routing)                                                                                        0.994     4.511
| (intra 'clb' routing)                                                                                        0.085     4.596
$abc$2326342$new_new_n43527__.in[0] (.names at (83,47))                                                        0.000     4.596
| (primitive '.names' combinational delay)                                                                     0.172     4.769
$abc$2326342$new_new_n43527__.out[0] (.names at (83,47))                                                       0.000     4.769
| (intra 'clb' routing)                                                                                        0.000     4.769
| (inter-block routing)                                                                                        0.338     5.107
| (intra 'clb' routing)                                                                                        0.085     5.192
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$137223.in[0] (.names at (87,47))                          0.000     5.192
| (primitive '.names' combinational delay)                                                                     0.099     5.291
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$137223.out[0] (.names at (87,47))                         0.000     5.291
| (intra 'clb' routing)                                                                                        0.000     5.291
| (inter-block routing)                                                                                        1.765     7.057
| (intra 'clb' routing)                                                                                        0.085     7.142
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[77][0].E[0] (dffre at (93,10))                       0.000     7.142
data arrival time                                                                                                        7.142

clock sclk (rise edge)                                                                                         2.500     2.500
clock source latency                                                                                           0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing)                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                        0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[77][0].C[0] (dffre at (93,10))                       0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.032     3.363
data required time                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.363
data arrival time                                                                                                       -7.142
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -3.779


#Path 22
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[207][4].E[0] (dffre at (69,11) clocked by sclk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                            0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                          0.894     0.894
| (inter-block routing)                                                                                         0.000     0.894
| (intra 'clb' routing)                                                                                         0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                   0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                             0.000     1.048
| (intra 'clb' routing)                                                                                         0.000     1.048
| (inter-block routing)                                                                                         2.183     3.231
| (intra 'clb' routing)                                                                                         0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                         0.000     3.316
| (primitive '.names' combinational delay)                                                                      0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                        0.000     3.407
| (intra 'clb' routing)                                                                                         0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                         0.000     3.492
| (primitive '.names' combinational delay)                                                                      0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                        0.000     3.517
| (intra 'clb' routing)                                                                                         0.000     3.517
| (inter-block routing)                                                                                         1.052     4.569
| (intra 'clb' routing)                                                                                         0.085     4.654
$abc$2326342$new_new_n43458__.in[0] (.names at (72,51))                                                         0.000     4.654
| (primitive '.names' combinational delay)                                                                      0.099     4.753
$abc$2326342$new_new_n43458__.out[0] (.names at (72,51))                                                        0.000     4.753
| (intra 'clb' routing)                                                                                         0.000     4.753
| (inter-block routing)                                                                                         0.162     4.915
| (intra 'clb' routing)                                                                                         0.085     5.000
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136833.in[0] (.names at (72,51))                           0.000     5.000
| (primitive '.names' combinational delay)                                                                      0.197     5.197
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136833.out[0] (.names at (72,51))                          0.000     5.197
| (intra 'clb' routing)                                                                                         0.000     5.197
| (inter-block routing)                                                                                         1.826     7.023
| (intra 'clb' routing)                                                                                         0.085     7.108
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[207][4].E[0] (dffre at (69,11))                      -0.000     7.108
data arrival time                                                                                                         7.108

clock sclk (rise edge)                                                                                          2.500     2.500
clock source latency                                                                                            0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                 0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing)                                                                                         0.000     3.394
| (intra 'clb' routing)                                                                                         0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[207][4].C[0] (dffre at (69,11))                       0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.032     3.363
data required time                                                                                                        3.363
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.363
data arrival time                                                                                                        -7.108
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -3.745


#Path 23
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[207][11].E[0] (dffre at (69,11) clocked by sclk)
Path Type : setup

Point                                                                                                             Incr      Path
--------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                             0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                           0.894     0.894
| (inter-block routing)                                                                                          0.000     0.894
| (intra 'clb' routing)                                                                                          0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                    0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                          0.000     1.048
| (inter-block routing)                                                                                          2.183     3.231
| (intra 'clb' routing)                                                                                          0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                          0.000     3.316
| (primitive '.names' combinational delay)                                                                       0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                         0.000     3.407
| (intra 'clb' routing)                                                                                          0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                          0.000     3.492
| (primitive '.names' combinational delay)                                                                       0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                         0.000     3.517
| (intra 'clb' routing)                                                                                          0.000     3.517
| (inter-block routing)                                                                                          1.052     4.569
| (intra 'clb' routing)                                                                                          0.085     4.654
$abc$2326342$new_new_n43458__.in[0] (.names at (72,51))                                                          0.000     4.654
| (primitive '.names' combinational delay)                                                                       0.099     4.753
$abc$2326342$new_new_n43458__.out[0] (.names at (72,51))                                                         0.000     4.753
| (intra 'clb' routing)                                                                                          0.000     4.753
| (inter-block routing)                                                                                          0.162     4.915
| (intra 'clb' routing)                                                                                          0.085     5.000
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136833.in[0] (.names at (72,51))                            0.000     5.000
| (primitive '.names' combinational delay)                                                                       0.197     5.197
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136833.out[0] (.names at (72,51))                           0.000     5.197
| (intra 'clb' routing)                                                                                          0.000     5.197
| (inter-block routing)                                                                                          1.826     7.023
| (intra 'clb' routing)                                                                                          0.085     7.108
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[207][11].E[0] (dffre at (69,11))                      -0.000     7.108
data arrival time                                                                                                          7.108

clock sclk (rise edge)                                                                                           2.500     2.500
clock source latency                                                                                             0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     2.500
| (intra 'io' routing)                                                                                           0.894     3.394
| (inter-block routing)                                                                                          0.000     3.394
| (intra 'clb' routing)                                                                                          0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[207][11].C[0] (dffre at (69,11))                       0.000     3.394
clock uncertainty                                                                                                0.000     3.394
cell setup time                                                                                                 -0.032     3.363
data required time                                                                                                         3.363
--------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                         3.363
data arrival time                                                                                                         -7.108
--------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -3.745


#Path 24
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[207][9].E[0] (dffre at (69,11) clocked by sclk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                            0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                          0.894     0.894
| (inter-block routing)                                                                                         0.000     0.894
| (intra 'clb' routing)                                                                                         0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                   0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                             0.000     1.048
| (intra 'clb' routing)                                                                                         0.000     1.048
| (inter-block routing)                                                                                         2.183     3.231
| (intra 'clb' routing)                                                                                         0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                         0.000     3.316
| (primitive '.names' combinational delay)                                                                      0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                        0.000     3.407
| (intra 'clb' routing)                                                                                         0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                         0.000     3.492
| (primitive '.names' combinational delay)                                                                      0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                        0.000     3.517
| (intra 'clb' routing)                                                                                         0.000     3.517
| (inter-block routing)                                                                                         1.052     4.569
| (intra 'clb' routing)                                                                                         0.085     4.654
$abc$2326342$new_new_n43458__.in[0] (.names at (72,51))                                                         0.000     4.654
| (primitive '.names' combinational delay)                                                                      0.099     4.753
$abc$2326342$new_new_n43458__.out[0] (.names at (72,51))                                                        0.000     4.753
| (intra 'clb' routing)                                                                                         0.000     4.753
| (inter-block routing)                                                                                         0.162     4.915
| (intra 'clb' routing)                                                                                         0.085     5.000
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136833.in[0] (.names at (72,51))                           0.000     5.000
| (primitive '.names' combinational delay)                                                                      0.197     5.197
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136833.out[0] (.names at (72,51))                          0.000     5.197
| (intra 'clb' routing)                                                                                         0.000     5.197
| (inter-block routing)                                                                                         1.826     7.023
| (intra 'clb' routing)                                                                                         0.085     7.108
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[207][9].E[0] (dffre at (69,11))                      -0.000     7.108
data arrival time                                                                                                         7.108

clock sclk (rise edge)                                                                                          2.500     2.500
clock source latency                                                                                            0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                 0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing)                                                                                         0.000     3.394
| (intra 'clb' routing)                                                                                         0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[207][9].C[0] (dffre at (69,11))                       0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.032     3.363
data required time                                                                                                        3.363
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.363
data arrival time                                                                                                        -7.108
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -3.745


#Path 25
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[207][6].E[0] (dffre at (69,11) clocked by sclk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                            0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                          0.894     0.894
| (inter-block routing)                                                                                         0.000     0.894
| (intra 'clb' routing)                                                                                         0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                   0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                             0.000     1.048
| (intra 'clb' routing)                                                                                         0.000     1.048
| (inter-block routing)                                                                                         2.183     3.231
| (intra 'clb' routing)                                                                                         0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                         0.000     3.316
| (primitive '.names' combinational delay)                                                                      0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                        0.000     3.407
| (intra 'clb' routing)                                                                                         0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                         0.000     3.492
| (primitive '.names' combinational delay)                                                                      0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                        0.000     3.517
| (intra 'clb' routing)                                                                                         0.000     3.517
| (inter-block routing)                                                                                         1.052     4.569
| (intra 'clb' routing)                                                                                         0.085     4.654
$abc$2326342$new_new_n43458__.in[0] (.names at (72,51))                                                         0.000     4.654
| (primitive '.names' combinational delay)                                                                      0.099     4.753
$abc$2326342$new_new_n43458__.out[0] (.names at (72,51))                                                        0.000     4.753
| (intra 'clb' routing)                                                                                         0.000     4.753
| (inter-block routing)                                                                                         0.162     4.915
| (intra 'clb' routing)                                                                                         0.085     5.000
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136833.in[0] (.names at (72,51))                           0.000     5.000
| (primitive '.names' combinational delay)                                                                      0.197     5.197
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136833.out[0] (.names at (72,51))                          0.000     5.197
| (intra 'clb' routing)                                                                                         0.000     5.197
| (inter-block routing)                                                                                         1.826     7.023
| (intra 'clb' routing)                                                                                         0.085     7.108
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[207][6].E[0] (dffre at (69,11))                      -0.000     7.108
data arrival time                                                                                                         7.108

clock sclk (rise edge)                                                                                          2.500     2.500
clock source latency                                                                                            0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                 0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing)                                                                                         0.000     3.394
| (intra 'clb' routing)                                                                                         0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[207][6].C[0] (dffre at (69,11))                       0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.032     3.363
data required time                                                                                                        3.363
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.363
data arrival time                                                                                                        -7.108
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -3.745


#Path 26
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[415][7].E[0] (dffre at (53,27) clocked by sclk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                    0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                         0.000     0.000
| (intra 'io' routing)                                                                                                  0.894     0.894
| (inter-block routing)                                                                                                 0.000     0.894
| (intra 'clb' routing)                                                                                                 0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                           0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                                     0.000     1.048
| (intra 'clb' routing)                                                                                                 0.000     1.048
| (inter-block routing)                                                                                                 2.183     3.231
| (intra 'clb' routing)                                                                                                 0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                                 0.000     3.316
| (primitive '.names' combinational delay)                                                                              0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                                0.000     3.407
| (intra 'clb' routing)                                                                                                 0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                                 0.000     3.492
| (primitive '.names' combinational delay)                                                                              0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                                0.000     3.517
| (intra 'clb' routing)                                                                                                 0.000     3.517
| (inter-block routing)                                                                                                 0.457     3.974
| (intra 'clb' routing)                                                                                                 0.085     4.059
$abc$2326342$new_new_n44039__.in[0] (.names at (71,26))                                                                 0.000     4.059
| (primitive '.names' combinational delay)                                                                              0.152     4.211
$abc$2326342$new_new_n44039__.out[0] (.names at (71,26))                                                                0.000     4.211
| (intra 'clb' routing)                                                                                                 0.000     4.211
| (inter-block routing)                                                                                                 0.939     5.150
| (intra 'clb' routing)                                                                                                 0.085     5.235
$abc$1352750$abc$323856$auto$opt_dff.cc:220:make_patterns_logic$136209.in[0] (.names at (89,31))                        0.000     5.235
| (primitive '.names' combinational delay)                                                                              0.099     5.335
$abc$1352750$abc$323856$auto$opt_dff.cc:220:make_patterns_logic$136209.out[0] (.names at (89,31))                       0.000     5.335
| (intra 'clb' routing)                                                                                                 0.000     5.335
| (inter-block routing)                                                                                                 1.652     6.987
| (intra 'clb' routing)                                                                                                 0.085     7.072
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[415][7].E[0] (dffre at (53,27))                               0.000     7.072
data arrival time                                                                                                                 7.072

clock sclk (rise edge)                                                                                                  2.500     2.500
clock source latency                                                                                                    0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                         0.000     2.500
| (intra 'io' routing)                                                                                                  0.894     3.394
| (inter-block routing)                                                                                                 0.000     3.394
| (intra 'clb' routing)                                                                                                 0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[415][7].C[0] (dffre at (53,27))                               0.000     3.394
clock uncertainty                                                                                                       0.000     3.394
cell setup time                                                                                                        -0.032     3.363
data required time                                                                                                                3.363
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                3.363
data arrival time                                                                                                                -7.072
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -3.709


#Path 27
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[415][18].E[0] (dffre at (53,27) clocked by sclk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                    0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                         0.000     0.000
| (intra 'io' routing)                                                                                                  0.894     0.894
| (inter-block routing)                                                                                                 0.000     0.894
| (intra 'clb' routing)                                                                                                 0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                           0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                                     0.000     1.048
| (intra 'clb' routing)                                                                                                 0.000     1.048
| (inter-block routing)                                                                                                 2.183     3.231
| (intra 'clb' routing)                                                                                                 0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                                 0.000     3.316
| (primitive '.names' combinational delay)                                                                              0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                                0.000     3.407
| (intra 'clb' routing)                                                                                                 0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                                 0.000     3.492
| (primitive '.names' combinational delay)                                                                              0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                                0.000     3.517
| (intra 'clb' routing)                                                                                                 0.000     3.517
| (inter-block routing)                                                                                                 0.457     3.974
| (intra 'clb' routing)                                                                                                 0.085     4.059
$abc$2326342$new_new_n44039__.in[0] (.names at (71,26))                                                                 0.000     4.059
| (primitive '.names' combinational delay)                                                                              0.152     4.211
$abc$2326342$new_new_n44039__.out[0] (.names at (71,26))                                                                0.000     4.211
| (intra 'clb' routing)                                                                                                 0.000     4.211
| (inter-block routing)                                                                                                 0.939     5.150
| (intra 'clb' routing)                                                                                                 0.085     5.235
$abc$1352750$abc$323856$auto$opt_dff.cc:220:make_patterns_logic$136209.in[0] (.names at (89,31))                        0.000     5.235
| (primitive '.names' combinational delay)                                                                              0.099     5.335
$abc$1352750$abc$323856$auto$opt_dff.cc:220:make_patterns_logic$136209.out[0] (.names at (89,31))                       0.000     5.335
| (intra 'clb' routing)                                                                                                 0.000     5.335
| (inter-block routing)                                                                                                 1.652     6.987
| (intra 'clb' routing)                                                                                                 0.085     7.072
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[415][18].E[0] (dffre at (53,27))                              0.000     7.072
data arrival time                                                                                                                 7.072

clock sclk (rise edge)                                                                                                  2.500     2.500
clock source latency                                                                                                    0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                         0.000     2.500
| (intra 'io' routing)                                                                                                  0.894     3.394
| (inter-block routing)                                                                                                 0.000     3.394
| (intra 'clb' routing)                                                                                                 0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[415][18].C[0] (dffre at (53,27))                              0.000     3.394
clock uncertainty                                                                                                       0.000     3.394
cell setup time                                                                                                        -0.032     3.363
data required time                                                                                                                3.363
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                3.363
data arrival time                                                                                                                -7.072
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -3.709


#Path 28
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[415][27].E[0] (dffre at (53,27) clocked by sclk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                    0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                         0.000     0.000
| (intra 'io' routing)                                                                                                  0.894     0.894
| (inter-block routing)                                                                                                 0.000     0.894
| (intra 'clb' routing)                                                                                                 0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                           0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                                     0.000     1.048
| (intra 'clb' routing)                                                                                                 0.000     1.048
| (inter-block routing)                                                                                                 2.183     3.231
| (intra 'clb' routing)                                                                                                 0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                                 0.000     3.316
| (primitive '.names' combinational delay)                                                                              0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                                0.000     3.407
| (intra 'clb' routing)                                                                                                 0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                                 0.000     3.492
| (primitive '.names' combinational delay)                                                                              0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                                0.000     3.517
| (intra 'clb' routing)                                                                                                 0.000     3.517
| (inter-block routing)                                                                                                 0.457     3.974
| (intra 'clb' routing)                                                                                                 0.085     4.059
$abc$2326342$new_new_n44039__.in[0] (.names at (71,26))                                                                 0.000     4.059
| (primitive '.names' combinational delay)                                                                              0.152     4.211
$abc$2326342$new_new_n44039__.out[0] (.names at (71,26))                                                                0.000     4.211
| (intra 'clb' routing)                                                                                                 0.000     4.211
| (inter-block routing)                                                                                                 0.939     5.150
| (intra 'clb' routing)                                                                                                 0.085     5.235
$abc$1352750$abc$323856$auto$opt_dff.cc:220:make_patterns_logic$136209.in[0] (.names at (89,31))                        0.000     5.235
| (primitive '.names' combinational delay)                                                                              0.099     5.335
$abc$1352750$abc$323856$auto$opt_dff.cc:220:make_patterns_logic$136209.out[0] (.names at (89,31))                       0.000     5.335
| (intra 'clb' routing)                                                                                                 0.000     5.335
| (inter-block routing)                                                                                                 1.652     6.987
| (intra 'clb' routing)                                                                                                 0.085     7.072
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[415][27].E[0] (dffre at (53,27))                              0.000     7.072
data arrival time                                                                                                                 7.072

clock sclk (rise edge)                                                                                                  2.500     2.500
clock source latency                                                                                                    0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                         0.000     2.500
| (intra 'io' routing)                                                                                                  0.894     3.394
| (inter-block routing)                                                                                                 0.000     3.394
| (intra 'clb' routing)                                                                                                 0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[415][27].C[0] (dffre at (53,27))                              0.000     3.394
clock uncertainty                                                                                                       0.000     3.394
cell setup time                                                                                                        -0.032     3.363
data required time                                                                                                                3.363
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                3.363
data arrival time                                                                                                                -7.072
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -3.709


#Path 29
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[376][6].E[0] (dffre at (93,58) clocked by sclk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                            0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                          0.894     0.894
| (inter-block routing)                                                                                         0.000     0.894
| (intra 'clb' routing)                                                                                         0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                   0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                             0.000     1.048
| (intra 'clb' routing)                                                                                         0.000     1.048
| (inter-block routing)                                                                                         2.183     3.231
| (intra 'clb' routing)                                                                                         0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                         0.000     3.316
| (primitive '.names' combinational delay)                                                                      0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                        0.000     3.407
| (intra 'clb' routing)                                                                                         0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                         0.000     3.492
| (primitive '.names' combinational delay)                                                                      0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                        0.000     3.517
| (intra 'clb' routing)                                                                                         0.000     3.517
| (inter-block routing)                                                                                         1.052     4.569
| (intra 'clb' routing)                                                                                         0.085     4.654
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136326.in[2] (.names at (83,11))                           0.000     4.654
| (primitive '.names' combinational delay)                                                                      0.090     4.744
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136326.out[0] (.names at (83,11))                          0.000     4.744
| (intra 'clb' routing)                                                                                         0.000     4.744
| (inter-block routing)                                                                                         2.241     6.985
| (intra 'clb' routing)                                                                                         0.085     7.070
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[376][6].E[0] (dffre at (93,58))                      -0.000     7.070
data arrival time                                                                                                         7.070

clock sclk (rise edge)                                                                                          2.500     2.500
clock source latency                                                                                            0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                 0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing)                                                                                         0.000     3.394
| (intra 'clb' routing)                                                                                         0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[376][6].C[0] (dffre at (93,58))                       0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.032     3.363
data required time                                                                                                        3.363
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.363
data arrival time                                                                                                        -7.070
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -3.707


#Path 30
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[376][8].E[0] (dffre at (93,58) clocked by sclk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                            0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                          0.894     0.894
| (inter-block routing)                                                                                         0.000     0.894
| (intra 'clb' routing)                                                                                         0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                   0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                             0.000     1.048
| (intra 'clb' routing)                                                                                         0.000     1.048
| (inter-block routing)                                                                                         2.183     3.231
| (intra 'clb' routing)                                                                                         0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                         0.000     3.316
| (primitive '.names' combinational delay)                                                                      0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                        0.000     3.407
| (intra 'clb' routing)                                                                                         0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                         0.000     3.492
| (primitive '.names' combinational delay)                                                                      0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                        0.000     3.517
| (intra 'clb' routing)                                                                                         0.000     3.517
| (inter-block routing)                                                                                         1.052     4.569
| (intra 'clb' routing)                                                                                         0.085     4.654
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136326.in[2] (.names at (83,11))                           0.000     4.654
| (primitive '.names' combinational delay)                                                                      0.090     4.744
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136326.out[0] (.names at (83,11))                          0.000     4.744
| (intra 'clb' routing)                                                                                         0.000     4.744
| (inter-block routing)                                                                                         2.241     6.985
| (intra 'clb' routing)                                                                                         0.085     7.070
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[376][8].E[0] (dffre at (93,58))                      -0.000     7.070
data arrival time                                                                                                         7.070

clock sclk (rise edge)                                                                                          2.500     2.500
clock source latency                                                                                            0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                 0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing)                                                                                         0.000     3.394
| (intra 'clb' routing)                                                                                         0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[376][8].C[0] (dffre at (93,58))                       0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.032     3.363
data required time                                                                                                        3.363
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.363
data arrival time                                                                                                        -7.070
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -3.707


#Path 31
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[388][25].E[0] (dffre at (61,27) clocked by sclk)
Path Type : setup

Point                                                                                                             Incr      Path
--------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                             0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                           0.894     0.894
| (inter-block routing)                                                                                          0.000     0.894
| (intra 'clb' routing)                                                                                          0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                    0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                          0.000     1.048
| (inter-block routing)                                                                                          2.183     3.231
| (intra 'clb' routing)                                                                                          0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                          0.000     3.316
| (primitive '.names' combinational delay)                                                                       0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                         0.000     3.407
| (intra 'clb' routing)                                                                                          0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                          0.000     3.492
| (primitive '.names' combinational delay)                                                                       0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                         0.000     3.517
| (intra 'clb' routing)                                                                                          0.000     3.517
| (inter-block routing)                                                                                          0.576     4.093
| (intra 'clb' routing)                                                                                          0.085     4.178
$abc$2326342$new_new_n43399__.in[0] (.names at (66,26))                                                          0.000     4.178
| (primitive '.names' combinational delay)                                                                       0.099     4.278
$abc$2326342$new_new_n43399__.out[0] (.names at (66,26))                                                         0.000     4.278
| (intra 'clb' routing)                                                                                          0.000     4.278
| (inter-block routing)                                                                                          1.171     5.448
| (intra 'clb' routing)                                                                                          0.085     5.533
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136290.in[0] (.names at (83,42))                            0.000     5.533
| (primitive '.names' combinational delay)                                                                       0.136     5.669
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136290.out[0] (.names at (83,42))                           0.000     5.669
| (intra 'clb' routing)                                                                                          0.000     5.669
| (inter-block routing)                                                                                          1.290     6.959
| (intra 'clb' routing)                                                                                          0.085     7.044
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[388][25].E[0] (dffre at (61,27))                       0.000     7.044
data arrival time                                                                                                          7.044

clock sclk (rise edge)                                                                                           2.500     2.500
clock source latency                                                                                             0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     2.500
| (intra 'io' routing)                                                                                           0.894     3.394
| (inter-block routing)                                                                                          0.000     3.394
| (intra 'clb' routing)                                                                                          0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[388][25].C[0] (dffre at (61,27))                       0.000     3.394
clock uncertainty                                                                                                0.000     3.394
cell setup time                                                                                                 -0.032     3.363
data required time                                                                                                         3.363
--------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                         3.363
data arrival time                                                                                                         -7.044
--------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -3.681


#Path 32
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[388][23].E[0] (dffre at (61,27) clocked by sclk)
Path Type : setup

Point                                                                                                             Incr      Path
--------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                             0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                           0.894     0.894
| (inter-block routing)                                                                                          0.000     0.894
| (intra 'clb' routing)                                                                                          0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                    0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                          0.000     1.048
| (inter-block routing)                                                                                          2.183     3.231
| (intra 'clb' routing)                                                                                          0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                          0.000     3.316
| (primitive '.names' combinational delay)                                                                       0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                         0.000     3.407
| (intra 'clb' routing)                                                                                          0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                          0.000     3.492
| (primitive '.names' combinational delay)                                                                       0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                         0.000     3.517
| (intra 'clb' routing)                                                                                          0.000     3.517
| (inter-block routing)                                                                                          0.576     4.093
| (intra 'clb' routing)                                                                                          0.085     4.178
$abc$2326342$new_new_n43399__.in[0] (.names at (66,26))                                                          0.000     4.178
| (primitive '.names' combinational delay)                                                                       0.099     4.278
$abc$2326342$new_new_n43399__.out[0] (.names at (66,26))                                                         0.000     4.278
| (intra 'clb' routing)                                                                                          0.000     4.278
| (inter-block routing)                                                                                          1.171     5.448
| (intra 'clb' routing)                                                                                          0.085     5.533
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136290.in[0] (.names at (83,42))                            0.000     5.533
| (primitive '.names' combinational delay)                                                                       0.136     5.669
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136290.out[0] (.names at (83,42))                           0.000     5.669
| (intra 'clb' routing)                                                                                          0.000     5.669
| (inter-block routing)                                                                                          1.290     6.959
| (intra 'clb' routing)                                                                                          0.085     7.044
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[388][23].E[0] (dffre at (61,27))                       0.000     7.044
data arrival time                                                                                                          7.044

clock sclk (rise edge)                                                                                           2.500     2.500
clock source latency                                                                                             0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     2.500
| (intra 'io' routing)                                                                                           0.894     3.394
| (inter-block routing)                                                                                          0.000     3.394
| (intra 'clb' routing)                                                                                          0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[388][23].C[0] (dffre at (61,27))                       0.000     3.394
clock uncertainty                                                                                                0.000     3.394
cell setup time                                                                                                 -0.032     3.363
data required time                                                                                                         3.363
--------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                         3.363
data arrival time                                                                                                         -7.044
--------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -3.681


#Path 33
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[251][7].E[0] (dffre at (85,6) clocked by sclk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                           0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                        0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                              0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                  0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                            0.000     1.048
| (intra 'clb' routing)                                                                                        0.000     1.048
| (inter-block routing)                                                                                        2.183     3.231
| (intra 'clb' routing)                                                                                        0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                        0.000     3.316
| (primitive '.names' combinational delay)                                                                     0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                       0.000     3.407
| (intra 'clb' routing)                                                                                        0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                        0.000     3.492
| (primitive '.names' combinational delay)                                                                     0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                       0.000     3.517
| (intra 'clb' routing)                                                                                        0.000     3.517
| (inter-block routing)                                                                                        1.177     4.694
| (intra 'clb' routing)                                                                                        0.085     4.779
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136701.in[2] (.names at (82,54))                          0.000     4.779
| (primitive '.names' combinational delay)                                                                     0.054     4.833
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136701.out[0] (.names at (82,54))                         0.000     4.833
| (intra 'clb' routing)                                                                                        0.000     4.833
| (inter-block routing)                                                                                        2.125     6.958
| (intra 'clb' routing)                                                                                        0.085     7.043
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[251][7].E[0] (dffre at (85,6))                      -0.000     7.043
data arrival time                                                                                                        7.043

clock sclk (rise edge)                                                                                         2.500     2.500
clock source latency                                                                                           0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing)                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                        0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[251][7].C[0] (dffre at (85,6))                       0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.032     3.363
data required time                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.363
data arrival time                                                                                                       -7.043
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -3.680


#Path 34
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[251][0].E[0] (dffre at (85,6) clocked by sclk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                           0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                        0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                              0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                  0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                            0.000     1.048
| (intra 'clb' routing)                                                                                        0.000     1.048
| (inter-block routing)                                                                                        2.183     3.231
| (intra 'clb' routing)                                                                                        0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                        0.000     3.316
| (primitive '.names' combinational delay)                                                                     0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                       0.000     3.407
| (intra 'clb' routing)                                                                                        0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                        0.000     3.492
| (primitive '.names' combinational delay)                                                                     0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                       0.000     3.517
| (intra 'clb' routing)                                                                                        0.000     3.517
| (inter-block routing)                                                                                        1.177     4.694
| (intra 'clb' routing)                                                                                        0.085     4.779
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136701.in[2] (.names at (82,54))                          0.000     4.779
| (primitive '.names' combinational delay)                                                                     0.054     4.833
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136701.out[0] (.names at (82,54))                         0.000     4.833
| (intra 'clb' routing)                                                                                        0.000     4.833
| (inter-block routing)                                                                                        2.125     6.958
| (intra 'clb' routing)                                                                                        0.085     7.043
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[251][0].E[0] (dffre at (85,6))                      -0.000     7.043
data arrival time                                                                                                        7.043

clock sclk (rise edge)                                                                                         2.500     2.500
clock source latency                                                                                           0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing)                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                        0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[251][0].C[0] (dffre at (85,6))                       0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.032     3.363
data required time                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.363
data arrival time                                                                                                       -7.043
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -3.680


#Path 35
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[69][5].E[0] (dffre at (97,15) clocked by sclk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                           0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                        0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                              0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                  0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                            0.000     1.048
| (intra 'clb' routing)                                                                                        0.000     1.048
| (inter-block routing)                                                                                        2.183     3.231
| (intra 'clb' routing)                                                                                        0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                        0.000     3.316
| (primitive '.names' combinational delay)                                                                     0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                       0.000     3.407
| (intra 'clb' routing)                                                                                        0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                        0.000     3.492
| (primitive '.names' combinational delay)                                                                     0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                       0.000     3.517
| (intra 'clb' routing)                                                                                        0.000     3.517
| (inter-block routing)                                                                                        0.994     4.511
| (intra 'clb' routing)                                                                                        0.085     4.596
$abc$2326342$new_new_n43527__.in[0] (.names at (83,47))                                                        0.000     4.596
| (primitive '.names' combinational delay)                                                                     0.172     4.769
$abc$2326342$new_new_n43527__.out[0] (.names at (83,47))                                                       0.000     4.769
| (intra 'clb' routing)                                                                                        0.000     4.769
| (inter-block routing)                                                                                        0.342     5.110
| (intra 'clb' routing)                                                                                        0.085     5.195
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$137247.in[0] (.names at (87,48))                         -0.000     5.195
| (primitive '.names' combinational delay)                                                                     0.148     5.343
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$137247.out[0] (.names at (87,48))                         0.000     5.343
| (intra 'clb' routing)                                                                                        0.000     5.343
| (inter-block routing)                                                                                        1.598     6.940
| (intra 'clb' routing)                                                                                        0.085     7.026
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[69][5].E[0] (dffre at (97,15))                      -0.000     7.026
data arrival time                                                                                                        7.026

clock sclk (rise edge)                                                                                         2.500     2.500
clock source latency                                                                                           0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing)                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                        0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[69][5].C[0] (dffre at (97,15))                       0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.032     3.363
data required time                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.363
data arrival time                                                                                                       -7.026
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -3.663


#Path 36
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[29][0].E[0] (dffre at (56,40) clocked by sclk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                           0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                        0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                              0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                  0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                            0.000     1.048
| (intra 'clb' routing)                                                                                        0.000     1.048
| (inter-block routing)                                                                                        2.183     3.231
| (intra 'clb' routing)                                                                                        0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                        0.000     3.316
| (primitive '.names' combinational delay)                                                                     0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                       0.000     3.407
| (intra 'clb' routing)                                                                                        0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                        0.000     3.492
| (primitive '.names' combinational delay)                                                                     0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                       0.000     3.517
| (intra 'clb' routing)                                                                                        0.000     3.517
| (inter-block routing)                                                                                        1.052     4.569
| (intra 'clb' routing)                                                                                        0.085     4.654
$abc$2326342$new_new_n43577__.in[0] (.names at (96,37))                                                        0.000     4.654
| (primitive '.names' combinational delay)                                                                     0.103     4.757
$abc$2326342$new_new_n43577__.out[0] (.names at (96,37))                                                       0.000     4.757
| (intra 'clb' routing)                                                                                        0.000     4.757
| (inter-block routing)                                                                                        0.220     4.976
| (intra 'clb' routing)                                                                                        0.085     5.061
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$137367.in[0] (.names at (93,37))                          0.000     5.061
| (primitive '.names' combinational delay)                                                                     0.218     5.279
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$137367.out[0] (.names at (93,37))                         0.000     5.279
| (intra 'clb' routing)                                                                                        0.000     5.279
| (inter-block routing)                                                                                        1.646     6.926
| (intra 'clb' routing)                                                                                        0.085     7.011
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[29][0].E[0] (dffre at (56,40))                       0.000     7.011
data arrival time                                                                                                        7.011

clock sclk (rise edge)                                                                                         2.500     2.500
clock source latency                                                                                           0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing)                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                        0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[29][0].C[0] (dffre at (56,40))                       0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.032     3.363
data required time                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.363
data arrival time                                                                                                       -7.011
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -3.648


#Path 37
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[1].Q[0] (dffre at (26,34) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[25].D[0] (dffre at (31,32) clocked by sclk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                        0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                      0.894     0.894
| (inter-block routing)                                                                                     0.000     0.894
| (intra 'clb' routing)                                                                                     0.000     0.894
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[1].C[0] (dffre at (26,34))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                               0.154     1.048
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[1].Q[0] (dffre at (26,34)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                                                     0.000     1.048
| (inter-block routing)                                                                                     1.290     2.338
| (intra 'clb' routing)                                                                                     0.085     2.423
$abc$2326342$new_new_n44624__.in[4] (.names at (51,25))                                                     0.000     2.423
| (primitive '.names' combinational delay)                                                                  0.197     2.620
$abc$2326342$new_new_n44624__.out[0] (.names at (51,25))                                                    0.000     2.620
| (intra 'clb' routing)                                                                                     0.000     2.620
| (inter-block routing)                                                                                     1.646     4.266
| (intra 'clb' routing)                                                                                     0.085     4.352
$abc$2326342$new_new_n50550__.in[0] (.names at (16,34))                                                     0.000     4.352
| (primitive '.names' combinational delay)                                                                  0.025     4.377
$abc$2326342$new_new_n50550__.out[0] (.names at (16,34))                                                    0.000     4.377
| (intra 'clb' routing)                                                                                     0.000     4.377
| (inter-block routing)                                                                                     1.052     5.429
| (intra 'clb' routing)                                                                                     0.085     5.514
$abc$2326342$new_new_n50559__.in[2] (.names at (31,49))                                                     0.000     5.514
| (primitive '.names' combinational delay)                                                                  0.090     5.604
$abc$2326342$new_new_n50559__.out[0] (.names at (31,49))                                                    0.000     5.604
| (intra 'clb' routing)                                                                                     0.000     5.604
| (inter-block routing)                                                                                     0.936     6.540
| (intra 'clb' routing)                                                                                     0.085     6.625
$abc$2326342$new_new_n50570__.in[1] (.names at (31,32))                                                    -0.000     6.625
| (primitive '.names' combinational delay)                                                                  0.152     6.777
$abc$2326342$new_new_n50570__.out[0] (.names at (31,32))                                                    0.000     6.777
| (intra 'clb' routing)                                                                                     0.085     6.862
$abc$1352750$abc$340243$li107_li107.in[0] (.names at (31,32))                                               0.000     6.862
| (primitive '.names' combinational delay)                                                                  0.148     7.010
$abc$1352750$abc$340243$li107_li107.out[0] (.names at (31,32))                                              0.000     7.010
| (intra 'clb' routing)                                                                                     0.000     7.010
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[25].D[0] (dffre at (31,32))                       0.000     7.010
data arrival time                                                                                                     7.010

clock sclk (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                        0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                             0.000     2.500
| (intra 'io' routing)                                                                                      0.894     3.394
| (inter-block routing)                                                                                     0.000     3.394
| (intra 'clb' routing)                                                                                     0.000     3.394
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[25].C[0] (dffre at (31,32))                       0.000     3.394
clock uncertainty                                                                                           0.000     3.394
cell setup time                                                                                            -0.032     3.363
data required time                                                                                                    3.363
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    3.363
data arrival time                                                                                                    -7.010
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -3.647


#Path 38
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[388][21].E[0] (dffre at (61,31) clocked by sclk)
Path Type : setup

Point                                                                                                             Incr      Path
--------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                             0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                           0.894     0.894
| (inter-block routing)                                                                                          0.000     0.894
| (intra 'clb' routing)                                                                                          0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                    0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                          0.000     1.048
| (inter-block routing)                                                                                          2.183     3.231
| (intra 'clb' routing)                                                                                          0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                          0.000     3.316
| (primitive '.names' combinational delay)                                                                       0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                         0.000     3.407
| (intra 'clb' routing)                                                                                          0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                          0.000     3.492
| (primitive '.names' combinational delay)                                                                       0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                         0.000     3.517
| (intra 'clb' routing)                                                                                          0.000     3.517
| (inter-block routing)                                                                                          0.576     4.093
| (intra 'clb' routing)                                                                                          0.085     4.178
$abc$2326342$new_new_n43399__.in[0] (.names at (66,26))                                                          0.000     4.178
| (primitive '.names' combinational delay)                                                                       0.099     4.278
$abc$2326342$new_new_n43399__.out[0] (.names at (66,26))                                                         0.000     4.278
| (intra 'clb' routing)                                                                                          0.000     4.278
| (inter-block routing)                                                                                          1.171     5.448
| (intra 'clb' routing)                                                                                          0.085     5.533
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136290.in[0] (.names at (83,42))                            0.000     5.533
| (primitive '.names' combinational delay)                                                                       0.136     5.669
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136290.out[0] (.names at (83,42))                           0.000     5.669
| (intra 'clb' routing)                                                                                          0.000     5.669
| (inter-block routing)                                                                                          1.232     6.901
| (intra 'clb' routing)                                                                                          0.085     6.986
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[388][21].E[0] (dffre at (61,31))                       0.000     6.986
data arrival time                                                                                                          6.986

clock sclk (rise edge)                                                                                           2.500     2.500
clock source latency                                                                                             0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     2.500
| (intra 'io' routing)                                                                                           0.894     3.394
| (inter-block routing)                                                                                          0.000     3.394
| (intra 'clb' routing)                                                                                          0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[388][21].C[0] (dffre at (61,31))                       0.000     3.394
clock uncertainty                                                                                                0.000     3.394
cell setup time                                                                                                 -0.032     3.363
data required time                                                                                                         3.363
--------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                         3.363
data arrival time                                                                                                         -6.986
--------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -3.623


#Path 39
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[388][16].E[0] (dffre at (61,31) clocked by sclk)
Path Type : setup

Point                                                                                                             Incr      Path
--------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                             0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                           0.894     0.894
| (inter-block routing)                                                                                          0.000     0.894
| (intra 'clb' routing)                                                                                          0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                    0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                          0.000     1.048
| (inter-block routing)                                                                                          2.183     3.231
| (intra 'clb' routing)                                                                                          0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                          0.000     3.316
| (primitive '.names' combinational delay)                                                                       0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                         0.000     3.407
| (intra 'clb' routing)                                                                                          0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                          0.000     3.492
| (primitive '.names' combinational delay)                                                                       0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                         0.000     3.517
| (intra 'clb' routing)                                                                                          0.000     3.517
| (inter-block routing)                                                                                          0.576     4.093
| (intra 'clb' routing)                                                                                          0.085     4.178
$abc$2326342$new_new_n43399__.in[0] (.names at (66,26))                                                          0.000     4.178
| (primitive '.names' combinational delay)                                                                       0.099     4.278
$abc$2326342$new_new_n43399__.out[0] (.names at (66,26))                                                         0.000     4.278
| (intra 'clb' routing)                                                                                          0.000     4.278
| (inter-block routing)                                                                                          1.171     5.448
| (intra 'clb' routing)                                                                                          0.085     5.533
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136290.in[0] (.names at (83,42))                            0.000     5.533
| (primitive '.names' combinational delay)                                                                       0.136     5.669
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136290.out[0] (.names at (83,42))                           0.000     5.669
| (intra 'clb' routing)                                                                                          0.000     5.669
| (inter-block routing)                                                                                          1.232     6.901
| (intra 'clb' routing)                                                                                          0.085     6.986
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[388][16].E[0] (dffre at (61,31))                       0.000     6.986
data arrival time                                                                                                          6.986

clock sclk (rise edge)                                                                                           2.500     2.500
clock source latency                                                                                             0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     2.500
| (intra 'io' routing)                                                                                           0.894     3.394
| (inter-block routing)                                                                                          0.000     3.394
| (intra 'clb' routing)                                                                                          0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[388][16].C[0] (dffre at (61,31))                       0.000     3.394
clock uncertainty                                                                                                0.000     3.394
cell setup time                                                                                                 -0.032     3.363
data required time                                                                                                         3.363
--------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                         3.363
data arrival time                                                                                                         -6.986
--------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -3.623


#Path 40
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[1].Q[0] (dffre at (26,34) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[12].D[0] (dffre at (29,33) clocked by sclk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                        0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                      0.894     0.894
| (inter-block routing)                                                                                     0.000     0.894
| (intra 'clb' routing)                                                                                     0.000     0.894
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[1].C[0] (dffre at (26,34))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                               0.154     1.048
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[1].Q[0] (dffre at (26,34)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                                                     0.000     1.048
| (inter-block routing)                                                                                     1.290     2.338
| (intra 'clb' routing)                                                                                     0.085     2.423
$abc$2326342$new_new_n44624__.in[4] (.names at (51,25))                                                     0.000     2.423
| (primitive '.names' combinational delay)                                                                  0.197     2.620
$abc$2326342$new_new_n44624__.out[0] (.names at (51,25))                                                    0.000     2.620
| (intra 'clb' routing)                                                                                     0.000     2.620
| (inter-block routing)                                                                                     1.588     4.209
| (intra 'clb' routing)                                                                                     0.085     4.294
$abc$2326342$new_new_n47528__.in[4] (.names at (15,24))                                                     0.000     4.294
| (primitive '.names' combinational delay)                                                                  0.152     4.445
$abc$2326342$new_new_n47528__.out[0] (.names at (15,24))                                                    0.000     4.445
| (intra 'clb' routing)                                                                                     0.085     4.530
$abc$2326342$new_new_n47529__.in[0] (.names at (15,24))                                                     0.000     4.530
| (primitive '.names' combinational delay)                                                                  0.152     4.682
$abc$2326342$new_new_n47529__.out[0] (.names at (15,24))                                                    0.000     4.682
| (intra 'clb' routing)                                                                                     0.000     4.682
| (inter-block routing)                                                                                     1.052     5.734
| (intra 'clb' routing)                                                                                     0.085     5.819
$abc$2326342$new_new_n47556__.in[4] (.names at (32,36))                                                     0.000     5.819
| (primitive '.names' combinational delay)                                                                  0.025     5.844
$abc$2326342$new_new_n47556__.out[0] (.names at (32,36))                                                    0.000     5.844
| (intra 'clb' routing)                                                                                     0.000     5.844
| (inter-block routing)                                                                                     0.342     6.186
| (intra 'clb' routing)                                                                                     0.085     6.271
$abc$2326342$new_new_n47570__.in[1] (.names at (29,34))                                                    -0.000     6.271
| (primitive '.names' combinational delay)                                                                  0.172     6.443
$abc$2326342$new_new_n47570__.out[0] (.names at (29,34))                                                    0.000     6.443
| (intra 'clb' routing)                                                                                     0.000     6.443
| (inter-block routing)                                                                                     0.284     6.727
| (intra 'clb' routing)                                                                                     0.085     6.812
$abc$1352750$abc$340243$li094_li094.in[0] (.names at (29,33))                                               0.000     6.812
| (primitive '.names' combinational delay)                                                                  0.172     6.985
$abc$1352750$abc$340243$li094_li094.out[0] (.names at (29,33))                                              0.000     6.985
| (intra 'clb' routing)                                                                                     0.000     6.985
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[12].D[0] (dffre at (29,33))                       0.000     6.985
data arrival time                                                                                                     6.985

clock sclk (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                        0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                             0.000     2.500
| (intra 'io' routing)                                                                                      0.894     3.394
| (inter-block routing)                                                                                     0.000     3.394
| (intra 'clb' routing)                                                                                     0.000     3.394
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[12].C[0] (dffre at (29,33))                       0.000     3.394
clock uncertainty                                                                                           0.000     3.394
cell setup time                                                                                            -0.032     3.363
data required time                                                                                                    3.363
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    3.363
data arrival time                                                                                                    -6.985
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -3.622


#Path 41
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][6].E[0] (dffre at (79,58) clocked by sclk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                            0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                          0.894     0.894
| (inter-block routing)                                                                                         0.000     0.894
| (intra 'clb' routing)                                                                                         0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                   0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                             0.000     1.048
| (intra 'clb' routing)                                                                                         0.000     1.048
| (inter-block routing)                                                                                         2.183     3.231
| (intra 'clb' routing)                                                                                         0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                         0.000     3.316
| (primitive '.names' combinational delay)                                                                      0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                        0.000     3.407
| (intra 'clb' routing)                                                                                         0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                         0.000     3.492
| (primitive '.names' combinational delay)                                                                      0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                        0.000     3.517
| (intra 'clb' routing)                                                                                         0.000     3.517
| (inter-block routing)                                                                                         1.290     4.807
| (intra 'clb' routing)                                                                                         0.085     4.892
$abc$2326342$new_new_n43969__.in[0] (.names at (82,55))                                                         0.000     4.892
| (primitive '.names' combinational delay)                                                                      0.172     5.064
$abc$2326342$new_new_n43969__.out[0] (.names at (82,55))                                                        0.000     5.064
| (intra 'clb' routing)                                                                                         0.000     5.064
| (inter-block routing)                                                                                         0.814     5.878
| (intra 'clb' routing)                                                                                         0.085     5.963
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136737.in[0] (.names at (68,47))                           0.000     5.963
| (primitive '.names' combinational delay)                                                                      0.099     6.063
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136737.out[0] (.names at (68,47))                          0.000     6.063
| (intra 'clb' routing)                                                                                         0.000     6.063
| (inter-block routing)                                                                                         0.814     6.877
| (intra 'clb' routing)                                                                                         0.085     6.962
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][6].E[0] (dffre at (79,58))                       0.000     6.962
data arrival time                                                                                                         6.962

clock sclk (rise edge)                                                                                          2.500     2.500
clock source latency                                                                                            0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                 0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing)                                                                                         0.000     3.394
| (intra 'clb' routing)                                                                                         0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][6].C[0] (dffre at (79,58))                       0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.032     3.363
data required time                                                                                                        3.363
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.363
data arrival time                                                                                                        -6.962
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -3.599


#Path 42
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][1].E[0] (dffre at (79,57) clocked by sclk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                            0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                          0.894     0.894
| (inter-block routing)                                                                                         0.000     0.894
| (intra 'clb' routing)                                                                                         0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                   0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                             0.000     1.048
| (intra 'clb' routing)                                                                                         0.000     1.048
| (inter-block routing)                                                                                         2.183     3.231
| (intra 'clb' routing)                                                                                         0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                         0.000     3.316
| (primitive '.names' combinational delay)                                                                      0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                        0.000     3.407
| (intra 'clb' routing)                                                                                         0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                         0.000     3.492
| (primitive '.names' combinational delay)                                                                      0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                        0.000     3.517
| (intra 'clb' routing)                                                                                         0.000     3.517
| (inter-block routing)                                                                                         1.290     4.807
| (intra 'clb' routing)                                                                                         0.085     4.892
$abc$2326342$new_new_n43969__.in[0] (.names at (82,55))                                                         0.000     4.892
| (primitive '.names' combinational delay)                                                                      0.172     5.064
$abc$2326342$new_new_n43969__.out[0] (.names at (82,55))                                                        0.000     5.064
| (intra 'clb' routing)                                                                                         0.000     5.064
| (inter-block routing)                                                                                         0.814     5.878
| (intra 'clb' routing)                                                                                         0.085     5.963
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136737.in[0] (.names at (68,47))                           0.000     5.963
| (primitive '.names' combinational delay)                                                                      0.099     6.063
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136737.out[0] (.names at (68,47))                          0.000     6.063
| (intra 'clb' routing)                                                                                         0.000     6.063
| (inter-block routing)                                                                                         0.814     6.877
| (intra 'clb' routing)                                                                                         0.085     6.962
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][1].E[0] (dffre at (79,57))                       0.000     6.962
data arrival time                                                                                                         6.962

clock sclk (rise edge)                                                                                          2.500     2.500
clock source latency                                                                                            0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                 0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing)                                                                                         0.000     3.394
| (intra 'clb' routing)                                                                                         0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][1].C[0] (dffre at (79,57))                       0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.032     3.363
data required time                                                                                                        3.363
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.363
data arrival time                                                                                                        -6.962
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -3.599


#Path 43
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][5].E[0] (dffre at (79,58) clocked by sclk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                            0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                          0.894     0.894
| (inter-block routing)                                                                                         0.000     0.894
| (intra 'clb' routing)                                                                                         0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                   0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                             0.000     1.048
| (intra 'clb' routing)                                                                                         0.000     1.048
| (inter-block routing)                                                                                         2.183     3.231
| (intra 'clb' routing)                                                                                         0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                         0.000     3.316
| (primitive '.names' combinational delay)                                                                      0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                        0.000     3.407
| (intra 'clb' routing)                                                                                         0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                         0.000     3.492
| (primitive '.names' combinational delay)                                                                      0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                        0.000     3.517
| (intra 'clb' routing)                                                                                         0.000     3.517
| (inter-block routing)                                                                                         1.290     4.807
| (intra 'clb' routing)                                                                                         0.085     4.892
$abc$2326342$new_new_n43969__.in[0] (.names at (82,55))                                                         0.000     4.892
| (primitive '.names' combinational delay)                                                                      0.172     5.064
$abc$2326342$new_new_n43969__.out[0] (.names at (82,55))                                                        0.000     5.064
| (intra 'clb' routing)                                                                                         0.000     5.064
| (inter-block routing)                                                                                         0.814     5.878
| (intra 'clb' routing)                                                                                         0.085     5.963
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136737.in[0] (.names at (68,47))                           0.000     5.963
| (primitive '.names' combinational delay)                                                                      0.099     6.063
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136737.out[0] (.names at (68,47))                          0.000     6.063
| (intra 'clb' routing)                                                                                         0.000     6.063
| (inter-block routing)                                                                                         0.814     6.877
| (intra 'clb' routing)                                                                                         0.085     6.962
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][5].E[0] (dffre at (79,58))                       0.000     6.962
data arrival time                                                                                                         6.962

clock sclk (rise edge)                                                                                          2.500     2.500
clock source latency                                                                                            0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                 0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing)                                                                                         0.000     3.394
| (intra 'clb' routing)                                                                                         0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][5].C[0] (dffre at (79,58))                       0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.032     3.363
data required time                                                                                                        3.363
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.363
data arrival time                                                                                                        -6.962
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -3.599


#Path 44
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][7].E[0] (dffre at (78,58) clocked by sclk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                            0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                          0.894     0.894
| (inter-block routing)                                                                                         0.000     0.894
| (intra 'clb' routing)                                                                                         0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                   0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                             0.000     1.048
| (intra 'clb' routing)                                                                                         0.000     1.048
| (inter-block routing)                                                                                         2.183     3.231
| (intra 'clb' routing)                                                                                         0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                         0.000     3.316
| (primitive '.names' combinational delay)                                                                      0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                        0.000     3.407
| (intra 'clb' routing)                                                                                         0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                         0.000     3.492
| (primitive '.names' combinational delay)                                                                      0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                        0.000     3.517
| (intra 'clb' routing)                                                                                         0.000     3.517
| (inter-block routing)                                                                                         1.290     4.807
| (intra 'clb' routing)                                                                                         0.085     4.892
$abc$2326342$new_new_n43969__.in[0] (.names at (82,55))                                                         0.000     4.892
| (primitive '.names' combinational delay)                                                                      0.172     5.064
$abc$2326342$new_new_n43969__.out[0] (.names at (82,55))                                                        0.000     5.064
| (intra 'clb' routing)                                                                                         0.000     5.064
| (inter-block routing)                                                                                         0.814     5.878
| (intra 'clb' routing)                                                                                         0.085     5.963
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136737.in[0] (.names at (68,47))                           0.000     5.963
| (primitive '.names' combinational delay)                                                                      0.099     6.063
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136737.out[0] (.names at (68,47))                          0.000     6.063
| (intra 'clb' routing)                                                                                         0.000     6.063
| (inter-block routing)                                                                                         0.814     6.877
| (intra 'clb' routing)                                                                                         0.085     6.962
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][7].E[0] (dffre at (78,58))                       0.000     6.962
data arrival time                                                                                                         6.962

clock sclk (rise edge)                                                                                          2.500     2.500
clock source latency                                                                                            0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                 0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing)                                                                                         0.000     3.394
| (intra 'clb' routing)                                                                                         0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][7].C[0] (dffre at (78,58))                       0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.032     3.363
data required time                                                                                                        3.363
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.363
data arrival time                                                                                                        -6.962
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -3.599


#Path 45
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][9].E[0] (dffre at (79,58) clocked by sclk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                            0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                          0.894     0.894
| (inter-block routing)                                                                                         0.000     0.894
| (intra 'clb' routing)                                                                                         0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                   0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                             0.000     1.048
| (intra 'clb' routing)                                                                                         0.000     1.048
| (inter-block routing)                                                                                         2.183     3.231
| (intra 'clb' routing)                                                                                         0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                         0.000     3.316
| (primitive '.names' combinational delay)                                                                      0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                        0.000     3.407
| (intra 'clb' routing)                                                                                         0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                         0.000     3.492
| (primitive '.names' combinational delay)                                                                      0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                        0.000     3.517
| (intra 'clb' routing)                                                                                         0.000     3.517
| (inter-block routing)                                                                                         1.290     4.807
| (intra 'clb' routing)                                                                                         0.085     4.892
$abc$2326342$new_new_n43969__.in[0] (.names at (82,55))                                                         0.000     4.892
| (primitive '.names' combinational delay)                                                                      0.172     5.064
$abc$2326342$new_new_n43969__.out[0] (.names at (82,55))                                                        0.000     5.064
| (intra 'clb' routing)                                                                                         0.000     5.064
| (inter-block routing)                                                                                         0.814     5.878
| (intra 'clb' routing)                                                                                         0.085     5.963
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136737.in[0] (.names at (68,47))                           0.000     5.963
| (primitive '.names' combinational delay)                                                                      0.099     6.063
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136737.out[0] (.names at (68,47))                          0.000     6.063
| (intra 'clb' routing)                                                                                         0.000     6.063
| (inter-block routing)                                                                                         0.814     6.877
| (intra 'clb' routing)                                                                                         0.085     6.962
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][9].E[0] (dffre at (79,58))                       0.000     6.962
data arrival time                                                                                                         6.962

clock sclk (rise edge)                                                                                          2.500     2.500
clock source latency                                                                                            0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                 0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing)                                                                                         0.000     3.394
| (intra 'clb' routing)                                                                                         0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][9].C[0] (dffre at (79,58))                       0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.032     3.363
data required time                                                                                                        3.363
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.363
data arrival time                                                                                                        -6.962
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -3.599


#Path 46
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][11].E[0] (dffre at (79,57) clocked by sclk)
Path Type : setup

Point                                                                                                             Incr      Path
--------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                             0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                           0.894     0.894
| (inter-block routing)                                                                                          0.000     0.894
| (intra 'clb' routing)                                                                                          0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                    0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                          0.000     1.048
| (inter-block routing)                                                                                          2.183     3.231
| (intra 'clb' routing)                                                                                          0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                          0.000     3.316
| (primitive '.names' combinational delay)                                                                       0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                         0.000     3.407
| (intra 'clb' routing)                                                                                          0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                          0.000     3.492
| (primitive '.names' combinational delay)                                                                       0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                         0.000     3.517
| (intra 'clb' routing)                                                                                          0.000     3.517
| (inter-block routing)                                                                                          1.290     4.807
| (intra 'clb' routing)                                                                                          0.085     4.892
$abc$2326342$new_new_n43969__.in[0] (.names at (82,55))                                                          0.000     4.892
| (primitive '.names' combinational delay)                                                                       0.172     5.064
$abc$2326342$new_new_n43969__.out[0] (.names at (82,55))                                                         0.000     5.064
| (intra 'clb' routing)                                                                                          0.000     5.064
| (inter-block routing)                                                                                          0.814     5.878
| (intra 'clb' routing)                                                                                          0.085     5.963
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136737.in[0] (.names at (68,47))                            0.000     5.963
| (primitive '.names' combinational delay)                                                                       0.099     6.063
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136737.out[0] (.names at (68,47))                           0.000     6.063
| (intra 'clb' routing)                                                                                          0.000     6.063
| (inter-block routing)                                                                                          0.814     6.877
| (intra 'clb' routing)                                                                                          0.085     6.962
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][11].E[0] (dffre at (79,57))                       0.000     6.962
data arrival time                                                                                                          6.962

clock sclk (rise edge)                                                                                           2.500     2.500
clock source latency                                                                                             0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     2.500
| (intra 'io' routing)                                                                                           0.894     3.394
| (inter-block routing)                                                                                          0.000     3.394
| (intra 'clb' routing)                                                                                          0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][11].C[0] (dffre at (79,57))                       0.000     3.394
clock uncertainty                                                                                                0.000     3.394
cell setup time                                                                                                 -0.032     3.363
data required time                                                                                                         3.363
--------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                         3.363
data arrival time                                                                                                         -6.962
--------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -3.599


#Path 47
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][29].E[0] (dffre at (78,58) clocked by sclk)
Path Type : setup

Point                                                                                                             Incr      Path
--------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                             0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                           0.894     0.894
| (inter-block routing)                                                                                          0.000     0.894
| (intra 'clb' routing)                                                                                          0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                    0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                          0.000     1.048
| (inter-block routing)                                                                                          2.183     3.231
| (intra 'clb' routing)                                                                                          0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                          0.000     3.316
| (primitive '.names' combinational delay)                                                                       0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                         0.000     3.407
| (intra 'clb' routing)                                                                                          0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                          0.000     3.492
| (primitive '.names' combinational delay)                                                                       0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                         0.000     3.517
| (intra 'clb' routing)                                                                                          0.000     3.517
| (inter-block routing)                                                                                          1.290     4.807
| (intra 'clb' routing)                                                                                          0.085     4.892
$abc$2326342$new_new_n43969__.in[0] (.names at (82,55))                                                          0.000     4.892
| (primitive '.names' combinational delay)                                                                       0.172     5.064
$abc$2326342$new_new_n43969__.out[0] (.names at (82,55))                                                         0.000     5.064
| (intra 'clb' routing)                                                                                          0.000     5.064
| (inter-block routing)                                                                                          0.814     5.878
| (intra 'clb' routing)                                                                                          0.085     5.963
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136737.in[0] (.names at (68,47))                            0.000     5.963
| (primitive '.names' combinational delay)                                                                       0.099     6.063
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136737.out[0] (.names at (68,47))                           0.000     6.063
| (intra 'clb' routing)                                                                                          0.000     6.063
| (inter-block routing)                                                                                          0.814     6.877
| (intra 'clb' routing)                                                                                          0.085     6.962
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][29].E[0] (dffre at (78,58))                       0.000     6.962
data arrival time                                                                                                          6.962

clock sclk (rise edge)                                                                                           2.500     2.500
clock source latency                                                                                             0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     2.500
| (intra 'io' routing)                                                                                           0.894     3.394
| (inter-block routing)                                                                                          0.000     3.394
| (intra 'clb' routing)                                                                                          0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][29].C[0] (dffre at (78,58))                       0.000     3.394
clock uncertainty                                                                                                0.000     3.394
cell setup time                                                                                                 -0.032     3.363
data required time                                                                                                         3.363
--------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                         3.363
data arrival time                                                                                                         -6.962
--------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -3.599


#Path 48
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][28].E[0] (dffre at (78,58) clocked by sclk)
Path Type : setup

Point                                                                                                             Incr      Path
--------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                             0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                           0.894     0.894
| (inter-block routing)                                                                                          0.000     0.894
| (intra 'clb' routing)                                                                                          0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                    0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                          0.000     1.048
| (inter-block routing)                                                                                          2.183     3.231
| (intra 'clb' routing)                                                                                          0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                          0.000     3.316
| (primitive '.names' combinational delay)                                                                       0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                         0.000     3.407
| (intra 'clb' routing)                                                                                          0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                          0.000     3.492
| (primitive '.names' combinational delay)                                                                       0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                         0.000     3.517
| (intra 'clb' routing)                                                                                          0.000     3.517
| (inter-block routing)                                                                                          1.290     4.807
| (intra 'clb' routing)                                                                                          0.085     4.892
$abc$2326342$new_new_n43969__.in[0] (.names at (82,55))                                                          0.000     4.892
| (primitive '.names' combinational delay)                                                                       0.172     5.064
$abc$2326342$new_new_n43969__.out[0] (.names at (82,55))                                                         0.000     5.064
| (intra 'clb' routing)                                                                                          0.000     5.064
| (inter-block routing)                                                                                          0.814     5.878
| (intra 'clb' routing)                                                                                          0.085     5.963
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136737.in[0] (.names at (68,47))                            0.000     5.963
| (primitive '.names' combinational delay)                                                                       0.099     6.063
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136737.out[0] (.names at (68,47))                           0.000     6.063
| (intra 'clb' routing)                                                                                          0.000     6.063
| (inter-block routing)                                                                                          0.814     6.877
| (intra 'clb' routing)                                                                                          0.085     6.962
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][28].E[0] (dffre at (78,58))                       0.000     6.962
data arrival time                                                                                                          6.962

clock sclk (rise edge)                                                                                           2.500     2.500
clock source latency                                                                                             0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     2.500
| (intra 'io' routing)                                                                                           0.894     3.394
| (inter-block routing)                                                                                          0.000     3.394
| (intra 'clb' routing)                                                                                          0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][28].C[0] (dffre at (78,58))                       0.000     3.394
clock uncertainty                                                                                                0.000     3.394
cell setup time                                                                                                 -0.032     3.363
data required time                                                                                                         3.363
--------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                         3.363
data arrival time                                                                                                         -6.962
--------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -3.599


#Path 49
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][27].E[0] (dffre at (78,58) clocked by sclk)
Path Type : setup

Point                                                                                                             Incr      Path
--------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                             0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                           0.894     0.894
| (inter-block routing)                                                                                          0.000     0.894
| (intra 'clb' routing)                                                                                          0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                    0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                          0.000     1.048
| (inter-block routing)                                                                                          2.183     3.231
| (intra 'clb' routing)                                                                                          0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                          0.000     3.316
| (primitive '.names' combinational delay)                                                                       0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                         0.000     3.407
| (intra 'clb' routing)                                                                                          0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                          0.000     3.492
| (primitive '.names' combinational delay)                                                                       0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                         0.000     3.517
| (intra 'clb' routing)                                                                                          0.000     3.517
| (inter-block routing)                                                                                          1.290     4.807
| (intra 'clb' routing)                                                                                          0.085     4.892
$abc$2326342$new_new_n43969__.in[0] (.names at (82,55))                                                          0.000     4.892
| (primitive '.names' combinational delay)                                                                       0.172     5.064
$abc$2326342$new_new_n43969__.out[0] (.names at (82,55))                                                         0.000     5.064
| (intra 'clb' routing)                                                                                          0.000     5.064
| (inter-block routing)                                                                                          0.814     5.878
| (intra 'clb' routing)                                                                                          0.085     5.963
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136737.in[0] (.names at (68,47))                            0.000     5.963
| (primitive '.names' combinational delay)                                                                       0.099     6.063
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136737.out[0] (.names at (68,47))                           0.000     6.063
| (intra 'clb' routing)                                                                                          0.000     6.063
| (inter-block routing)                                                                                          0.814     6.877
| (intra 'clb' routing)                                                                                          0.085     6.962
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][27].E[0] (dffre at (78,58))                       0.000     6.962
data arrival time                                                                                                          6.962

clock sclk (rise edge)                                                                                           2.500     2.500
clock source latency                                                                                             0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     2.500
| (intra 'io' routing)                                                                                           0.894     3.394
| (inter-block routing)                                                                                          0.000     3.394
| (intra 'clb' routing)                                                                                          0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][27].C[0] (dffre at (78,58))                       0.000     3.394
clock uncertainty                                                                                                0.000     3.394
cell setup time                                                                                                 -0.032     3.363
data required time                                                                                                         3.363
--------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                         3.363
data arrival time                                                                                                         -6.962
--------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -3.599


#Path 50
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][25].E[0] (dffre at (78,58) clocked by sclk)
Path Type : setup

Point                                                                                                             Incr      Path
--------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                             0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                           0.894     0.894
| (inter-block routing)                                                                                          0.000     0.894
| (intra 'clb' routing)                                                                                          0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                    0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                          0.000     1.048
| (inter-block routing)                                                                                          2.183     3.231
| (intra 'clb' routing)                                                                                          0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                          0.000     3.316
| (primitive '.names' combinational delay)                                                                       0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                         0.000     3.407
| (intra 'clb' routing)                                                                                          0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                          0.000     3.492
| (primitive '.names' combinational delay)                                                                       0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                         0.000     3.517
| (intra 'clb' routing)                                                                                          0.000     3.517
| (inter-block routing)                                                                                          1.290     4.807
| (intra 'clb' routing)                                                                                          0.085     4.892
$abc$2326342$new_new_n43969__.in[0] (.names at (82,55))                                                          0.000     4.892
| (primitive '.names' combinational delay)                                                                       0.172     5.064
$abc$2326342$new_new_n43969__.out[0] (.names at (82,55))                                                         0.000     5.064
| (intra 'clb' routing)                                                                                          0.000     5.064
| (inter-block routing)                                                                                          0.814     5.878
| (intra 'clb' routing)                                                                                          0.085     5.963
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136737.in[0] (.names at (68,47))                            0.000     5.963
| (primitive '.names' combinational delay)                                                                       0.099     6.063
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136737.out[0] (.names at (68,47))                           0.000     6.063
| (intra 'clb' routing)                                                                                          0.000     6.063
| (inter-block routing)                                                                                          0.814     6.877
| (intra 'clb' routing)                                                                                          0.085     6.962
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][25].E[0] (dffre at (78,58))                       0.000     6.962
data arrival time                                                                                                          6.962

clock sclk (rise edge)                                                                                           2.500     2.500
clock source latency                                                                                             0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     2.500
| (intra 'io' routing)                                                                                           0.894     3.394
| (inter-block routing)                                                                                          0.000     3.394
| (intra 'clb' routing)                                                                                          0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][25].C[0] (dffre at (78,58))                       0.000     3.394
clock uncertainty                                                                                                0.000     3.394
cell setup time                                                                                                 -0.032     3.363
data required time                                                                                                         3.363
--------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                         3.363
data arrival time                                                                                                         -6.962
--------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -3.599


#Path 51
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][24].E[0] (dffre at (78,58) clocked by sclk)
Path Type : setup

Point                                                                                                             Incr      Path
--------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                             0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                           0.894     0.894
| (inter-block routing)                                                                                          0.000     0.894
| (intra 'clb' routing)                                                                                          0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                    0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                          0.000     1.048
| (inter-block routing)                                                                                          2.183     3.231
| (intra 'clb' routing)                                                                                          0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                          0.000     3.316
| (primitive '.names' combinational delay)                                                                       0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                         0.000     3.407
| (intra 'clb' routing)                                                                                          0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                          0.000     3.492
| (primitive '.names' combinational delay)                                                                       0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                         0.000     3.517
| (intra 'clb' routing)                                                                                          0.000     3.517
| (inter-block routing)                                                                                          1.290     4.807
| (intra 'clb' routing)                                                                                          0.085     4.892
$abc$2326342$new_new_n43969__.in[0] (.names at (82,55))                                                          0.000     4.892
| (primitive '.names' combinational delay)                                                                       0.172     5.064
$abc$2326342$new_new_n43969__.out[0] (.names at (82,55))                                                         0.000     5.064
| (intra 'clb' routing)                                                                                          0.000     5.064
| (inter-block routing)                                                                                          0.814     5.878
| (intra 'clb' routing)                                                                                          0.085     5.963
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136737.in[0] (.names at (68,47))                            0.000     5.963
| (primitive '.names' combinational delay)                                                                       0.099     6.063
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136737.out[0] (.names at (68,47))                           0.000     6.063
| (intra 'clb' routing)                                                                                          0.000     6.063
| (inter-block routing)                                                                                          0.814     6.877
| (intra 'clb' routing)                                                                                          0.085     6.962
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][24].E[0] (dffre at (78,58))                       0.000     6.962
data arrival time                                                                                                          6.962

clock sclk (rise edge)                                                                                           2.500     2.500
clock source latency                                                                                             0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     2.500
| (intra 'io' routing)                                                                                           0.894     3.394
| (inter-block routing)                                                                                          0.000     3.394
| (intra 'clb' routing)                                                                                          0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][24].C[0] (dffre at (78,58))                       0.000     3.394
clock uncertainty                                                                                                0.000     3.394
cell setup time                                                                                                 -0.032     3.363
data required time                                                                                                         3.363
--------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                         3.363
data arrival time                                                                                                         -6.962
--------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -3.599


#Path 52
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][23].E[0] (dffre at (78,58) clocked by sclk)
Path Type : setup

Point                                                                                                             Incr      Path
--------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                             0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                           0.894     0.894
| (inter-block routing)                                                                                          0.000     0.894
| (intra 'clb' routing)                                                                                          0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                    0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                          0.000     1.048
| (inter-block routing)                                                                                          2.183     3.231
| (intra 'clb' routing)                                                                                          0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                          0.000     3.316
| (primitive '.names' combinational delay)                                                                       0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                         0.000     3.407
| (intra 'clb' routing)                                                                                          0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                          0.000     3.492
| (primitive '.names' combinational delay)                                                                       0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                         0.000     3.517
| (intra 'clb' routing)                                                                                          0.000     3.517
| (inter-block routing)                                                                                          1.290     4.807
| (intra 'clb' routing)                                                                                          0.085     4.892
$abc$2326342$new_new_n43969__.in[0] (.names at (82,55))                                                          0.000     4.892
| (primitive '.names' combinational delay)                                                                       0.172     5.064
$abc$2326342$new_new_n43969__.out[0] (.names at (82,55))                                                         0.000     5.064
| (intra 'clb' routing)                                                                                          0.000     5.064
| (inter-block routing)                                                                                          0.814     5.878
| (intra 'clb' routing)                                                                                          0.085     5.963
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136737.in[0] (.names at (68,47))                            0.000     5.963
| (primitive '.names' combinational delay)                                                                       0.099     6.063
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136737.out[0] (.names at (68,47))                           0.000     6.063
| (intra 'clb' routing)                                                                                          0.000     6.063
| (inter-block routing)                                                                                          0.814     6.877
| (intra 'clb' routing)                                                                                          0.085     6.962
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][23].E[0] (dffre at (78,58))                       0.000     6.962
data arrival time                                                                                                          6.962

clock sclk (rise edge)                                                                                           2.500     2.500
clock source latency                                                                                             0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     2.500
| (intra 'io' routing)                                                                                           0.894     3.394
| (inter-block routing)                                                                                          0.000     3.394
| (intra 'clb' routing)                                                                                          0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][23].C[0] (dffre at (78,58))                       0.000     3.394
clock uncertainty                                                                                                0.000     3.394
cell setup time                                                                                                 -0.032     3.363
data required time                                                                                                         3.363
--------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                         3.363
data arrival time                                                                                                         -6.962
--------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -3.599


#Path 53
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][18].E[0] (dffre at (82,55) clocked by sclk)
Path Type : setup

Point                                                                                                             Incr      Path
--------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                             0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                           0.894     0.894
| (inter-block routing)                                                                                          0.000     0.894
| (intra 'clb' routing)                                                                                          0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                    0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                          0.000     1.048
| (inter-block routing)                                                                                          2.183     3.231
| (intra 'clb' routing)                                                                                          0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                          0.000     3.316
| (primitive '.names' combinational delay)                                                                       0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                         0.000     3.407
| (intra 'clb' routing)                                                                                          0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                          0.000     3.492
| (primitive '.names' combinational delay)                                                                       0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                         0.000     3.517
| (intra 'clb' routing)                                                                                          0.000     3.517
| (inter-block routing)                                                                                          1.290     4.807
| (intra 'clb' routing)                                                                                          0.085     4.892
$abc$2326342$new_new_n43969__.in[0] (.names at (82,55))                                                          0.000     4.892
| (primitive '.names' combinational delay)                                                                       0.172     5.064
$abc$2326342$new_new_n43969__.out[0] (.names at (82,55))                                                         0.000     5.064
| (intra 'clb' routing)                                                                                          0.000     5.064
| (inter-block routing)                                                                                          0.814     5.878
| (intra 'clb' routing)                                                                                          0.085     5.963
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136737.in[0] (.names at (68,47))                            0.000     5.963
| (primitive '.names' combinational delay)                                                                       0.099     6.063
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136737.out[0] (.names at (68,47))                           0.000     6.063
| (intra 'clb' routing)                                                                                          0.000     6.063
| (inter-block routing)                                                                                          0.814     6.877
| (intra 'clb' routing)                                                                                          0.085     6.962
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][18].E[0] (dffre at (82,55))                       0.000     6.962
data arrival time                                                                                                          6.962

clock sclk (rise edge)                                                                                           2.500     2.500
clock source latency                                                                                             0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     2.500
| (intra 'io' routing)                                                                                           0.894     3.394
| (inter-block routing)                                                                                          0.000     3.394
| (intra 'clb' routing)                                                                                          0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][18].C[0] (dffre at (82,55))                       0.000     3.394
clock uncertainty                                                                                                0.000     3.394
cell setup time                                                                                                 -0.032     3.363
data required time                                                                                                         3.363
--------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                         3.363
data arrival time                                                                                                         -6.962
--------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -3.599


#Path 54
Startpoint: $abc$314814$lo25.Q[0] (dffre at (43,25) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_wr_rptr[7].levelsync_wr_rptr.src_data.D[0] (dffre at (33,13) clocked by sclk)
Path Type : setup

Point                                                                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                   0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                                 0.894     0.894
| (inter-block routing)                                                                                                                0.000     0.894
| (intra 'clb' routing)                                                                                                                0.000     0.894
$abc$314814$lo25.C[0] (dffre at (43,25))                                                                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                                          0.154     1.048
$abc$314814$lo25.Q[0] (dffre at (43,25)) [clock-to-output]                                                                             0.000     1.048
| (intra 'clb' routing)                                                                                                                0.000     1.048
| (inter-block routing)                                                                                                                0.339     1.387
| (intra 'clb' routing)                                                                                                                0.085     1.472
$abc$2326342$new_new_n43017__.in[5] (.names at (49,25))                                                                                0.000     1.472
| (primitive '.names' combinational delay)                                                                                             0.090     1.562
$abc$2326342$new_new_n43017__.out[0] (.names at (49,25))                                                                               0.000     1.562
| (intra 'clb' routing)                                                                                                                0.000     1.562
| (inter-block routing)                                                                                                                1.116     2.678
| (intra 'clb' routing)                                                                                                                0.085     2.763
$abc$2326342$new_new_n43037__.in[5] (.names at (26,28))                                                                                0.000     2.763
| (primitive '.names' combinational delay)                                                                                             0.173     2.936
$abc$2326342$new_new_n43037__.out[0] (.names at (26,28))                                                                               0.000     2.936
| (intra 'clb' routing)                                                                                                                0.000     2.936
| (inter-block routing)                                                                                                                1.232     4.167
| (intra 'clb' routing)                                                                                                                0.085     4.253
$abc$2326342$new_new_n43061__.in[1] (.names at (53,25))                                                                               -0.000     4.253
| (primitive '.names' combinational delay)                                                                                             0.152     4.404
$abc$2326342$new_new_n43061__.out[0] (.names at (53,25))                                                                               0.000     4.404
| (intra 'clb' routing)                                                                                                                0.000     4.404
| (inter-block routing)                                                                                                                1.177     5.581
| (intra 'clb' routing)                                                                                                                0.085     5.666
$abc$2326342$new_new_n44411__.in[5] (.names at (29,31))                                                                                0.000     5.666
| (primitive '.names' combinational delay)                                                                                             0.172     5.839
$abc$2326342$new_new_n44411__.out[0] (.names at (29,31))                                                                               0.000     5.839
| (intra 'clb' routing)                                                                                                                0.000     5.839
| (inter-block routing)                                                                                                                0.881     6.720
| (intra 'clb' routing)                                                                                                                0.085     6.805
$abc$1352750$abc$340243$li079_li079.in[1] (.names at (33,13))                                                                         -0.000     6.805
| (primitive '.names' combinational delay)                                                                                             0.148     6.953
$abc$1352750$abc$340243$li079_li079.out[0] (.names at (33,13))                                                                         0.000     6.953
| (intra 'clb' routing)                                                                                                                0.000     6.953
i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_wr_rptr[7].levelsync_wr_rptr.src_data.D[0] (dffre at (33,13))                       0.000     6.953
data arrival time                                                                                                                                6.953

clock sclk (rise edge)                                                                                                                 2.500     2.500
clock source latency                                                                                                                   0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                                        0.000     2.500
| (intra 'io' routing)                                                                                                                 0.894     3.394
| (inter-block routing)                                                                                                                0.000     3.394
| (intra 'clb' routing)                                                                                                                0.000     3.394
i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_wr_rptr[7].levelsync_wr_rptr.src_data.C[0] (dffre at (33,13))                       0.000     3.394
clock uncertainty                                                                                                                      0.000     3.394
cell setup time                                                                                                                       -0.032     3.363
data required time                                                                                                                               3.363
------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                               3.363
data arrival time                                                                                                                               -6.953
------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                -3.590


#Path 55
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[103][26].E[0] (dffre at (53,40) clocked by sclk)
Path Type : setup

Point                                                                                                             Incr      Path
--------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                             0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                           0.894     0.894
| (inter-block routing)                                                                                          0.000     0.894
| (intra 'clb' routing)                                                                                          0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                    0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                          0.000     1.048
| (inter-block routing)                                                                                          2.183     3.231
| (intra 'clb' routing)                                                                                          0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                          0.000     3.316
| (primitive '.names' combinational delay)                                                                       0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                         0.000     3.407
| (intra 'clb' routing)                                                                                          0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                          0.000     3.492
| (primitive '.names' combinational delay)                                                                       0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                         0.000     3.517
| (intra 'clb' routing)                                                                                          0.000     3.517
| (inter-block routing)                                                                                          0.814     4.331
| (intra 'clb' routing)                                                                                          0.085     4.416
$abc$2326342$new_new_n43492__.in[0] (.names at (83,42))                                                          0.000     4.416
| (primitive '.names' combinational delay)                                                                       0.152     4.568
$abc$2326342$new_new_n43492__.out[0] (.names at (83,42))                                                         0.000     4.568
| (intra 'clb' routing)                                                                                          0.000     4.568
| (inter-block routing)                                                                                          0.457     5.025
| (intra 'clb' routing)                                                                                          0.085     5.110
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$137145.in[0] (.names at (90,42))                            0.000     5.110
| (primitive '.names' combinational delay)                                                                       0.099     5.210
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$137145.out[0] (.names at (90,42))                           0.000     5.210
| (intra 'clb' routing)                                                                                          0.000     5.210
| (inter-block routing)                                                                                          1.649     6.859
| (intra 'clb' routing)                                                                                          0.085     6.944
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[103][26].E[0] (dffre at (53,40))                      -0.000     6.944
data arrival time                                                                                                          6.944

clock sclk (rise edge)                                                                                           2.500     2.500
clock source latency                                                                                             0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     2.500
| (intra 'io' routing)                                                                                           0.894     3.394
| (inter-block routing)                                                                                          0.000     3.394
| (intra 'clb' routing)                                                                                          0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[103][26].C[0] (dffre at (53,40))                       0.000     3.394
clock uncertainty                                                                                                0.000     3.394
cell setup time                                                                                                 -0.032     3.363
data required time                                                                                                         3.363
--------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                         3.363
data arrival time                                                                                                         -6.944
--------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -3.581


#Path 56
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[275][4].E[0] (dffre at (65,38) clocked by sclk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                    0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                         0.000     0.000
| (intra 'io' routing)                                                                                                  0.894     0.894
| (inter-block routing)                                                                                                 0.000     0.894
| (intra 'clb' routing)                                                                                                 0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                           0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                                     0.000     1.048
| (intra 'clb' routing)                                                                                                 0.000     1.048
| (inter-block routing)                                                                                                 2.183     3.231
| (intra 'clb' routing)                                                                                                 0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                                 0.000     3.316
| (primitive '.names' combinational delay)                                                                              0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                                0.000     3.407
| (intra 'clb' routing)                                                                                                 0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                                 0.000     3.492
| (primitive '.names' combinational delay)                                                                              0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                                0.000     3.517
| (intra 'clb' routing)                                                                                                 0.000     3.517
| (inter-block routing)                                                                                                 1.052     4.569
| (intra 'clb' routing)                                                                                                 0.085     4.654
$abc$2326342$new_new_n43239__.in[0] (.names at (93,19))                                                                 0.000     4.654
| (primitive '.names' combinational delay)                                                                              0.218     4.872
$abc$2326342$new_new_n43239__.out[0] (.names at (93,19))                                                                0.000     4.872
| (intra 'clb' routing)                                                                                                 0.000     4.872
| (inter-block routing)                                                                                                 0.695     5.567
| (intra 'clb' routing)                                                                                                 0.085     5.652
$abc$1352750$abc$327580$auto$opt_dff.cc:220:make_patterns_logic$136629.in[1] (.names at (83,26))                        0.000     5.652
| (primitive '.names' combinational delay)                                                                              0.148     5.800
$abc$1352750$abc$327580$auto$opt_dff.cc:220:make_patterns_logic$136629.out[0] (.names at (83,26))                       0.000     5.800
| (intra 'clb' routing)                                                                                                 0.000     5.800
| (inter-block routing)                                                                                                 1.052     6.852
| (intra 'clb' routing)                                                                                                 0.085     6.937
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[275][4].E[0] (dffre at (65,38))                               0.000     6.937
data arrival time                                                                                                                 6.937

clock sclk (rise edge)                                                                                                  2.500     2.500
clock source latency                                                                                                    0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                         0.000     2.500
| (intra 'io' routing)                                                                                                  0.894     3.394
| (inter-block routing)                                                                                                 0.000     3.394
| (intra 'clb' routing)                                                                                                 0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[275][4].C[0] (dffre at (65,38))                               0.000     3.394
clock uncertainty                                                                                                       0.000     3.394
cell setup time                                                                                                        -0.032     3.363
data required time                                                                                                                3.363
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                3.363
data arrival time                                                                                                                -6.937
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -3.574


#Path 57
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[101][26].E[0] (dffre at (53,40) clocked by sclk)
Path Type : setup

Point                                                                                                             Incr      Path
--------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                             0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                           0.894     0.894
| (inter-block routing)                                                                                          0.000     0.894
| (intra 'clb' routing)                                                                                          0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                    0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                          0.000     1.048
| (inter-block routing)                                                                                          2.183     3.231
| (intra 'clb' routing)                                                                                          0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                          0.000     3.316
| (primitive '.names' combinational delay)                                                                       0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                         0.000     3.407
| (intra 'clb' routing)                                                                                          0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                          0.000     3.492
| (primitive '.names' combinational delay)                                                                       0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                         0.000     3.517
| (intra 'clb' routing)                                                                                          0.000     3.517
| (inter-block routing)                                                                                          0.814     4.331
| (intra 'clb' routing)                                                                                          0.085     4.416
$abc$2326342$new_new_n43492__.in[0] (.names at (83,42))                                                          0.000     4.416
| (primitive '.names' combinational delay)                                                                       0.152     4.568
$abc$2326342$new_new_n43492__.out[0] (.names at (83,42))                                                         0.000     4.568
| (intra 'clb' routing)                                                                                          0.000     4.568
| (inter-block routing)                                                                                          0.399     4.967
| (intra 'clb' routing)                                                                                          0.085     5.052
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$137151.in[0] (.names at (90,43))                            0.000     5.052
| (primitive '.names' combinational delay)                                                                       0.148     5.200
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$137151.out[0] (.names at (90,43))                           0.000     5.200
| (intra 'clb' routing)                                                                                          0.000     5.200
| (inter-block routing)                                                                                          1.646     6.847
| (intra 'clb' routing)                                                                                          0.085     6.932
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[101][26].E[0] (dffre at (53,40))                       0.000     6.932
data arrival time                                                                                                          6.932

clock sclk (rise edge)                                                                                           2.500     2.500
clock source latency                                                                                             0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     2.500
| (intra 'io' routing)                                                                                           0.894     3.394
| (inter-block routing)                                                                                          0.000     3.394
| (intra 'clb' routing)                                                                                          0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[101][26].C[0] (dffre at (53,40))                       0.000     3.394
clock uncertainty                                                                                                0.000     3.394
cell setup time                                                                                                 -0.032     3.363
data required time                                                                                                         3.363
--------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                         3.363
data arrival time                                                                                                         -6.932
--------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -3.569


#Path 58
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[336][15].E[0] (dffre at (72,11) clocked by sclk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                    0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                         0.000     0.000
| (intra 'io' routing)                                                                                                  0.894     0.894
| (inter-block routing)                                                                                                 0.000     0.894
| (intra 'clb' routing)                                                                                                 0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                           0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                                     0.000     1.048
| (intra 'clb' routing)                                                                                                 0.000     1.048
| (inter-block routing)                                                                                                 2.183     3.231
| (intra 'clb' routing)                                                                                                 0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                                 0.000     3.316
| (primitive '.names' combinational delay)                                                                              0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                                0.000     3.407
| (intra 'clb' routing)                                                                                                 0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                                 0.000     3.492
| (primitive '.names' combinational delay)                                                                              0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                                0.000     3.517
| (intra 'clb' routing)                                                                                                 0.000     3.517
| (inter-block routing)                                                                                                 1.177     4.694
| (intra 'clb' routing)                                                                                                 0.085     4.779
$abc$1352750$abc$370467$auto$opt_dff.cc:220:make_patterns_logic$136446.in[2] (.names at (82,53))                        0.000     4.779
| (primitive '.names' combinational delay)                                                                              0.103     4.881
$abc$1352750$abc$370467$auto$opt_dff.cc:220:make_patterns_logic$136446.out[0] (.names at (82,53))                       0.000     4.881
| (intra 'clb' routing)                                                                                                 0.000     4.881
| (inter-block routing)                                                                                                 1.954     6.836
| (intra 'clb' routing)                                                                                                 0.085     6.921
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[336][15].E[0] (dffre at (72,11))                             -0.000     6.921
data arrival time                                                                                                                 6.921

clock sclk (rise edge)                                                                                                  2.500     2.500
clock source latency                                                                                                    0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                         0.000     2.500
| (intra 'io' routing)                                                                                                  0.894     3.394
| (inter-block routing)                                                                                                 0.000     3.394
| (intra 'clb' routing)                                                                                                 0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[336][15].C[0] (dffre at (72,11))                              0.000     3.394
clock uncertainty                                                                                                       0.000     3.394
cell setup time                                                                                                        -0.032     3.363
data required time                                                                                                                3.363
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                3.363
data arrival time                                                                                                                -6.921
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -3.558


#Path 59
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[336][14].E[0] (dffre at (72,11) clocked by sclk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                    0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                         0.000     0.000
| (intra 'io' routing)                                                                                                  0.894     0.894
| (inter-block routing)                                                                                                 0.000     0.894
| (intra 'clb' routing)                                                                                                 0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                           0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                                     0.000     1.048
| (intra 'clb' routing)                                                                                                 0.000     1.048
| (inter-block routing)                                                                                                 2.183     3.231
| (intra 'clb' routing)                                                                                                 0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                                 0.000     3.316
| (primitive '.names' combinational delay)                                                                              0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                                0.000     3.407
| (intra 'clb' routing)                                                                                                 0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                                 0.000     3.492
| (primitive '.names' combinational delay)                                                                              0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                                0.000     3.517
| (intra 'clb' routing)                                                                                                 0.000     3.517
| (inter-block routing)                                                                                                 1.177     4.694
| (intra 'clb' routing)                                                                                                 0.085     4.779
$abc$1352750$abc$370467$auto$opt_dff.cc:220:make_patterns_logic$136446.in[2] (.names at (82,53))                        0.000     4.779
| (primitive '.names' combinational delay)                                                                              0.103     4.881
$abc$1352750$abc$370467$auto$opt_dff.cc:220:make_patterns_logic$136446.out[0] (.names at (82,53))                       0.000     4.881
| (intra 'clb' routing)                                                                                                 0.000     4.881
| (inter-block routing)                                                                                                 1.954     6.836
| (intra 'clb' routing)                                                                                                 0.085     6.921
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[336][14].E[0] (dffre at (72,11))                             -0.000     6.921
data arrival time                                                                                                                 6.921

clock sclk (rise edge)                                                                                                  2.500     2.500
clock source latency                                                                                                    0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                         0.000     2.500
| (intra 'io' routing)                                                                                                  0.894     3.394
| (inter-block routing)                                                                                                 0.000     3.394
| (intra 'clb' routing)                                                                                                 0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[336][14].C[0] (dffre at (72,11))                              0.000     3.394
clock uncertainty                                                                                                       0.000     3.394
cell setup time                                                                                                        -0.032     3.363
data required time                                                                                                                3.363
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                3.363
data arrival time                                                                                                                -6.921
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -3.558


#Path 60
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[336][16].E[0] (dffre at (72,11) clocked by sclk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                    0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                         0.000     0.000
| (intra 'io' routing)                                                                                                  0.894     0.894
| (inter-block routing)                                                                                                 0.000     0.894
| (intra 'clb' routing)                                                                                                 0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                           0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                                     0.000     1.048
| (intra 'clb' routing)                                                                                                 0.000     1.048
| (inter-block routing)                                                                                                 2.183     3.231
| (intra 'clb' routing)                                                                                                 0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                                 0.000     3.316
| (primitive '.names' combinational delay)                                                                              0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                                0.000     3.407
| (intra 'clb' routing)                                                                                                 0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                                 0.000     3.492
| (primitive '.names' combinational delay)                                                                              0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                                0.000     3.517
| (intra 'clb' routing)                                                                                                 0.000     3.517
| (inter-block routing)                                                                                                 1.177     4.694
| (intra 'clb' routing)                                                                                                 0.085     4.779
$abc$1352750$abc$370467$auto$opt_dff.cc:220:make_patterns_logic$136446.in[2] (.names at (82,53))                        0.000     4.779
| (primitive '.names' combinational delay)                                                                              0.103     4.881
$abc$1352750$abc$370467$auto$opt_dff.cc:220:make_patterns_logic$136446.out[0] (.names at (82,53))                       0.000     4.881
| (intra 'clb' routing)                                                                                                 0.000     4.881
| (inter-block routing)                                                                                                 1.954     6.836
| (intra 'clb' routing)                                                                                                 0.085     6.921
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[336][16].E[0] (dffre at (72,11))                             -0.000     6.921
data arrival time                                                                                                                 6.921

clock sclk (rise edge)                                                                                                  2.500     2.500
clock source latency                                                                                                    0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                         0.000     2.500
| (intra 'io' routing)                                                                                                  0.894     3.394
| (inter-block routing)                                                                                                 0.000     3.394
| (intra 'clb' routing)                                                                                                 0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[336][16].C[0] (dffre at (72,11))                              0.000     3.394
clock uncertainty                                                                                                       0.000     3.394
cell setup time                                                                                                        -0.032     3.363
data required time                                                                                                                3.363
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                3.363
data arrival time                                                                                                                -6.921
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -3.558


#Path 61
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[336][17].E[0] (dffre at (72,11) clocked by sclk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                    0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                         0.000     0.000
| (intra 'io' routing)                                                                                                  0.894     0.894
| (inter-block routing)                                                                                                 0.000     0.894
| (intra 'clb' routing)                                                                                                 0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                           0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                                     0.000     1.048
| (intra 'clb' routing)                                                                                                 0.000     1.048
| (inter-block routing)                                                                                                 2.183     3.231
| (intra 'clb' routing)                                                                                                 0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                                 0.000     3.316
| (primitive '.names' combinational delay)                                                                              0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                                0.000     3.407
| (intra 'clb' routing)                                                                                                 0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                                 0.000     3.492
| (primitive '.names' combinational delay)                                                                              0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                                0.000     3.517
| (intra 'clb' routing)                                                                                                 0.000     3.517
| (inter-block routing)                                                                                                 1.177     4.694
| (intra 'clb' routing)                                                                                                 0.085     4.779
$abc$1352750$abc$370467$auto$opt_dff.cc:220:make_patterns_logic$136446.in[2] (.names at (82,53))                        0.000     4.779
| (primitive '.names' combinational delay)                                                                              0.103     4.881
$abc$1352750$abc$370467$auto$opt_dff.cc:220:make_patterns_logic$136446.out[0] (.names at (82,53))                       0.000     4.881
| (intra 'clb' routing)                                                                                                 0.000     4.881
| (inter-block routing)                                                                                                 1.954     6.836
| (intra 'clb' routing)                                                                                                 0.085     6.921
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[336][17].E[0] (dffre at (72,11))                             -0.000     6.921
data arrival time                                                                                                                 6.921

clock sclk (rise edge)                                                                                                  2.500     2.500
clock source latency                                                                                                    0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                         0.000     2.500
| (intra 'io' routing)                                                                                                  0.894     3.394
| (inter-block routing)                                                                                                 0.000     3.394
| (intra 'clb' routing)                                                                                                 0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[336][17].C[0] (dffre at (72,11))                              0.000     3.394
clock uncertainty                                                                                                       0.000     3.394
cell setup time                                                                                                        -0.032     3.363
data required time                                                                                                                3.363
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                3.363
data arrival time                                                                                                                -6.921
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -3.558


#Path 62
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[336][13].E[0] (dffre at (72,11) clocked by sclk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                    0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                         0.000     0.000
| (intra 'io' routing)                                                                                                  0.894     0.894
| (inter-block routing)                                                                                                 0.000     0.894
| (intra 'clb' routing)                                                                                                 0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                           0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                                     0.000     1.048
| (intra 'clb' routing)                                                                                                 0.000     1.048
| (inter-block routing)                                                                                                 2.183     3.231
| (intra 'clb' routing)                                                                                                 0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                                 0.000     3.316
| (primitive '.names' combinational delay)                                                                              0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                                0.000     3.407
| (intra 'clb' routing)                                                                                                 0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                                 0.000     3.492
| (primitive '.names' combinational delay)                                                                              0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                                0.000     3.517
| (intra 'clb' routing)                                                                                                 0.000     3.517
| (inter-block routing)                                                                                                 1.177     4.694
| (intra 'clb' routing)                                                                                                 0.085     4.779
$abc$1352750$abc$370467$auto$opt_dff.cc:220:make_patterns_logic$136446.in[2] (.names at (82,53))                        0.000     4.779
| (primitive '.names' combinational delay)                                                                              0.103     4.881
$abc$1352750$abc$370467$auto$opt_dff.cc:220:make_patterns_logic$136446.out[0] (.names at (82,53))                       0.000     4.881
| (intra 'clb' routing)                                                                                                 0.000     4.881
| (inter-block routing)                                                                                                 1.954     6.836
| (intra 'clb' routing)                                                                                                 0.085     6.921
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[336][13].E[0] (dffre at (72,11))                             -0.000     6.921
data arrival time                                                                                                                 6.921

clock sclk (rise edge)                                                                                                  2.500     2.500
clock source latency                                                                                                    0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                         0.000     2.500
| (intra 'io' routing)                                                                                                  0.894     3.394
| (inter-block routing)                                                                                                 0.000     3.394
| (intra 'clb' routing)                                                                                                 0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[336][13].C[0] (dffre at (72,11))                              0.000     3.394
clock uncertainty                                                                                                       0.000     3.394
cell setup time                                                                                                        -0.032     3.363
data required time                                                                                                                3.363
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                3.363
data arrival time                                                                                                                -6.921
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -3.558


#Path 63
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[336][12].E[0] (dffre at (72,11) clocked by sclk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                    0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                         0.000     0.000
| (intra 'io' routing)                                                                                                  0.894     0.894
| (inter-block routing)                                                                                                 0.000     0.894
| (intra 'clb' routing)                                                                                                 0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                           0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                                     0.000     1.048
| (intra 'clb' routing)                                                                                                 0.000     1.048
| (inter-block routing)                                                                                                 2.183     3.231
| (intra 'clb' routing)                                                                                                 0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                                 0.000     3.316
| (primitive '.names' combinational delay)                                                                              0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                                0.000     3.407
| (intra 'clb' routing)                                                                                                 0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                                 0.000     3.492
| (primitive '.names' combinational delay)                                                                              0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                                0.000     3.517
| (intra 'clb' routing)                                                                                                 0.000     3.517
| (inter-block routing)                                                                                                 1.177     4.694
| (intra 'clb' routing)                                                                                                 0.085     4.779
$abc$1352750$abc$370467$auto$opt_dff.cc:220:make_patterns_logic$136446.in[2] (.names at (82,53))                        0.000     4.779
| (primitive '.names' combinational delay)                                                                              0.103     4.881
$abc$1352750$abc$370467$auto$opt_dff.cc:220:make_patterns_logic$136446.out[0] (.names at (82,53))                       0.000     4.881
| (intra 'clb' routing)                                                                                                 0.000     4.881
| (inter-block routing)                                                                                                 1.954     6.836
| (intra 'clb' routing)                                                                                                 0.085     6.921
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[336][12].E[0] (dffre at (72,11))                             -0.000     6.921
data arrival time                                                                                                                 6.921

clock sclk (rise edge)                                                                                                  2.500     2.500
clock source latency                                                                                                    0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                         0.000     2.500
| (intra 'io' routing)                                                                                                  0.894     3.394
| (inter-block routing)                                                                                                 0.000     3.394
| (intra 'clb' routing)                                                                                                 0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[336][12].C[0] (dffre at (72,11))                              0.000     3.394
clock uncertainty                                                                                                       0.000     3.394
cell setup time                                                                                                        -0.032     3.363
data required time                                                                                                                3.363
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                3.363
data arrival time                                                                                                                -6.921
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -3.558


#Path 64
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[336][11].E[0] (dffre at (72,11) clocked by sclk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                    0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                         0.000     0.000
| (intra 'io' routing)                                                                                                  0.894     0.894
| (inter-block routing)                                                                                                 0.000     0.894
| (intra 'clb' routing)                                                                                                 0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                           0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                                     0.000     1.048
| (intra 'clb' routing)                                                                                                 0.000     1.048
| (inter-block routing)                                                                                                 2.183     3.231
| (intra 'clb' routing)                                                                                                 0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                                 0.000     3.316
| (primitive '.names' combinational delay)                                                                              0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                                0.000     3.407
| (intra 'clb' routing)                                                                                                 0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                                 0.000     3.492
| (primitive '.names' combinational delay)                                                                              0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                                0.000     3.517
| (intra 'clb' routing)                                                                                                 0.000     3.517
| (inter-block routing)                                                                                                 1.177     4.694
| (intra 'clb' routing)                                                                                                 0.085     4.779
$abc$1352750$abc$370467$auto$opt_dff.cc:220:make_patterns_logic$136446.in[2] (.names at (82,53))                        0.000     4.779
| (primitive '.names' combinational delay)                                                                              0.103     4.881
$abc$1352750$abc$370467$auto$opt_dff.cc:220:make_patterns_logic$136446.out[0] (.names at (82,53))                       0.000     4.881
| (intra 'clb' routing)                                                                                                 0.000     4.881
| (inter-block routing)                                                                                                 1.954     6.836
| (intra 'clb' routing)                                                                                                 0.085     6.921
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[336][11].E[0] (dffre at (72,11))                             -0.000     6.921
data arrival time                                                                                                                 6.921

clock sclk (rise edge)                                                                                                  2.500     2.500
clock source latency                                                                                                    0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                         0.000     2.500
| (intra 'io' routing)                                                                                                  0.894     3.394
| (inter-block routing)                                                                                                 0.000     3.394
| (intra 'clb' routing)                                                                                                 0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[336][11].C[0] (dffre at (72,11))                              0.000     3.394
clock uncertainty                                                                                                       0.000     3.394
cell setup time                                                                                                        -0.032     3.363
data required time                                                                                                                3.363
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                3.363
data arrival time                                                                                                                -6.921
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -3.558


#Path 65
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[336][10].E[0] (dffre at (72,11) clocked by sclk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                    0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                         0.000     0.000
| (intra 'io' routing)                                                                                                  0.894     0.894
| (inter-block routing)                                                                                                 0.000     0.894
| (intra 'clb' routing)                                                                                                 0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                           0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                                     0.000     1.048
| (intra 'clb' routing)                                                                                                 0.000     1.048
| (inter-block routing)                                                                                                 2.183     3.231
| (intra 'clb' routing)                                                                                                 0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                                 0.000     3.316
| (primitive '.names' combinational delay)                                                                              0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                                0.000     3.407
| (intra 'clb' routing)                                                                                                 0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                                 0.000     3.492
| (primitive '.names' combinational delay)                                                                              0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                                0.000     3.517
| (intra 'clb' routing)                                                                                                 0.000     3.517
| (inter-block routing)                                                                                                 1.177     4.694
| (intra 'clb' routing)                                                                                                 0.085     4.779
$abc$1352750$abc$370467$auto$opt_dff.cc:220:make_patterns_logic$136446.in[2] (.names at (82,53))                        0.000     4.779
| (primitive '.names' combinational delay)                                                                              0.103     4.881
$abc$1352750$abc$370467$auto$opt_dff.cc:220:make_patterns_logic$136446.out[0] (.names at (82,53))                       0.000     4.881
| (intra 'clb' routing)                                                                                                 0.000     4.881
| (inter-block routing)                                                                                                 1.954     6.836
| (intra 'clb' routing)                                                                                                 0.085     6.921
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[336][10].E[0] (dffre at (72,11))                             -0.000     6.921
data arrival time                                                                                                                 6.921

clock sclk (rise edge)                                                                                                  2.500     2.500
clock source latency                                                                                                    0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                         0.000     2.500
| (intra 'io' routing)                                                                                                  0.894     3.394
| (inter-block routing)                                                                                                 0.000     3.394
| (intra 'clb' routing)                                                                                                 0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[336][10].C[0] (dffre at (72,11))                              0.000     3.394
clock uncertainty                                                                                                       0.000     3.394
cell setup time                                                                                                        -0.032     3.363
data required time                                                                                                                3.363
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                3.363
data arrival time                                                                                                                -6.921
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -3.558


#Path 66
Startpoint: i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[1].Q[0] (dffre at (79,34) clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[7].D[0] (dffre at (73,32) clocked by s_avmm_clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                       0.000     0.000
s_avmm_clk.inpad[0] (.input at (2,1))                                                                      0.000     0.000
| (intra 'io' routing)                                                                                     0.894     0.894
| (inter-block routing)                                                                                    0.000     0.894
| (intra 'clb' routing)                                                                                    0.000     0.894
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[1].C[0] (dffre at (79,34))                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                              0.154     1.048
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[1].Q[0] (dffre at (79,34)) [clock-to-output]               0.000     1.048
| (intra 'clb' routing)                                                                                    0.000     1.048
| (inter-block routing)                                                                                    1.232     2.280
| (intra 'clb' routing)                                                                                    0.085     2.365
$abc$2326342$new_new_n35071__.in[0] (.names at (53,34))                                                    0.000     2.365
| (primitive '.names' combinational delay)                                                                 0.173     2.538
$abc$2326342$new_new_n35071__.out[0] (.names at (53,34))                                                   0.000     2.538
| (intra 'clb' routing)                                                                                    0.000     2.538
| (inter-block routing)                                                                                    1.171     3.709
| (intra 'clb' routing)                                                                                    0.085     3.794
$abc$2326342$new_new_n35073__.in[2] (.names at (72,18))                                                   -0.000     3.794
| (primitive '.names' combinational delay)                                                                 0.136     3.929
$abc$2326342$new_new_n35073__.out[0] (.names at (72,18))                                                   0.000     3.929
| (intra 'clb' routing)                                                                                    0.000     3.929
| (inter-block routing)                                                                                    0.939     4.868
| (intra 'clb' routing)                                                                                    0.085     4.953
$abc$2326342$new_new_n35090__.in[2] (.names at (90,12))                                                    0.000     4.953
| (primitive '.names' combinational delay)                                                                 0.025     4.978
$abc$2326342$new_new_n35090__.out[0] (.names at (90,12))                                                   0.000     4.978
| (intra 'clb' routing)                                                                                    0.000     4.978
| (inter-block routing)                                                                                    1.290     6.268
| (intra 'clb' routing)                                                                                    0.085     6.353
$abc$2326342$new_new_n35151__.in[2] (.names at (72,32))                                                    0.000     6.353
| (primitive '.names' combinational delay)                                                                 0.103     6.456
$abc$2326342$new_new_n35151__.out[0] (.names at (72,32))                                                   0.000     6.456
| (intra 'clb' routing)                                                                                    0.000     6.456
| (inter-block routing)                                                                                    0.220     6.675
| (intra 'clb' routing)                                                                                    0.085     6.761
$abc$1352750$abc$350890$li097_li097.in[4] (.names at (73,32))                                              0.000     6.761
| (primitive '.names' combinational delay)                                                                 0.152     6.912
$abc$1352750$abc$350890$li097_li097.out[0] (.names at (73,32))                                             0.000     6.912
| (intra 'clb' routing)                                                                                    0.000     6.912
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[7].D[0] (dffre at (73,32))                       0.000     6.912
data arrival time                                                                                                    6.912

clock s_avmm_clk (rise edge)                                                                               2.500     2.500
clock source latency                                                                                       0.000     2.500
s_avmm_clk.inpad[0] (.input at (2,1))                                                                      0.000     2.500
| (intra 'io' routing)                                                                                     0.894     3.394
| (inter-block routing)                                                                                    0.000     3.394
| (intra 'clb' routing)                                                                                    0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[7].C[0] (dffre at (73,32))                       0.000     3.394
clock uncertainty                                                                                          0.000     3.394
cell setup time                                                                                           -0.032     3.363
data required time                                                                                                   3.363
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   3.363
data arrival time                                                                                                   -6.912
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -3.550


#Path 67
Startpoint: i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[1].Q[0] (dffre at (79,34) clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[17].D[0] (dffre at (75,35) clocked by s_avmm_clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                        0.000     0.000
s_avmm_clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                                      0.894     0.894
| (inter-block routing)                                                                                     0.000     0.894
| (intra 'clb' routing)                                                                                     0.000     0.894
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[1].C[0] (dffre at (79,34))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                               0.154     1.048
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[1].Q[0] (dffre at (79,34)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                                                     0.000     1.048
| (inter-block routing)                                                                                     1.052     2.100
| (intra 'clb' routing)                                                                                     0.085     2.185
$abc$2326342$new_new_n37797__.in[0] (.names at (96,22))                                                     0.000     2.185
| (primitive '.names' combinational delay)                                                                  0.152     2.337
$abc$2326342$new_new_n37797__.out[0] (.names at (96,22))                                                    0.000     2.337
| (intra 'clb' routing)                                                                                     0.000     2.337
| (inter-block routing)                                                                                     1.528     3.865
| (intra 'clb' routing)                                                                                     0.085     3.950
$abc$2326342$new_new_n37799__.in[2] (.names at (78,49))                                                     0.000     3.950
| (primitive '.names' combinational delay)                                                                  0.172     4.122
$abc$2326342$new_new_n37799__.out[0] (.names at (78,49))                                                    0.000     4.122
| (intra 'clb' routing)                                                                                     0.000     4.122
| (inter-block routing)                                                                                     0.342     4.464
| (intra 'clb' routing)                                                                                     0.085     4.549
$abc$2326342$new_new_n37803__.in[1] (.names at (79,45))                                                    -0.000     4.549
| (primitive '.names' combinational delay)                                                                  0.152     4.701
$abc$2326342$new_new_n37803__.out[0] (.names at (79,45))                                                    0.000     4.701
| (intra 'clb' routing)                                                                                     0.000     4.701
| (inter-block routing)                                                                                     1.052     5.752
| (intra 'clb' routing)                                                                                     0.085     5.838
$abc$2326342$new_new_n37809__.in[1] (.names at (86,26))                                                     0.000     5.838
| (primitive '.names' combinational delay)                                                                  0.197     6.034
$abc$2326342$new_new_n37809__.out[0] (.names at (86,26))                                                    0.000     6.034
| (intra 'clb' routing)                                                                                     0.000     6.034
| (inter-block routing)                                                                                     0.695     6.730
| (intra 'clb' routing)                                                                                     0.085     6.815
$abc$1352750$abc$350890$li107_li107.in[5] (.names at (75,35))                                               0.000     6.815
| (primitive '.names' combinational delay)                                                                  0.090     6.905
$abc$1352750$abc$350890$li107_li107.out[0] (.names at (75,35))                                              0.000     6.905
| (intra 'clb' routing)                                                                                     0.000     6.905
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[17].D[0] (dffre at (75,35))                       0.000     6.905
data arrival time                                                                                                     6.905

clock s_avmm_clk (rise edge)                                                                                2.500     2.500
clock source latency                                                                                        0.000     2.500
s_avmm_clk.inpad[0] (.input at (2,1))                                                                       0.000     2.500
| (intra 'io' routing)                                                                                      0.894     3.394
| (inter-block routing)                                                                                     0.000     3.394
| (intra 'clb' routing)                                                                                     0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[17].C[0] (dffre at (75,35))                       0.000     3.394
clock uncertainty                                                                                           0.000     3.394
cell setup time                                                                                            -0.032     3.363
data required time                                                                                                    3.363
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    3.363
data arrival time                                                                                                    -6.905
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -3.542


#Path 68
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[491][15].E[0] (dffre at (69,36) clocked by sclk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                    0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                         0.000     0.000
| (intra 'io' routing)                                                                                                  0.894     0.894
| (inter-block routing)                                                                                                 0.000     0.894
| (intra 'clb' routing)                                                                                                 0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                           0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                                     0.000     1.048
| (intra 'clb' routing)                                                                                                 0.000     1.048
| (inter-block routing)                                                                                                 2.183     3.231
| (intra 'clb' routing)                                                                                                 0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                                 0.000     3.316
| (primitive '.names' combinational delay)                                                                              0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                                0.000     3.407
| (intra 'clb' routing)                                                                                                 0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                                 0.000     3.492
| (primitive '.names' combinational delay)                                                                              0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                                0.000     3.517
| (intra 'clb' routing)                                                                                                 0.000     3.517
| (inter-block routing)                                                                                                 0.936     4.453
| (intra 'clb' routing)                                                                                                 0.085     4.538
$abc$2326342$new_new_n44072__.in[0] (.names at (96,28))                                                                 0.000     4.538
| (primitive '.names' combinational delay)                                                                              0.103     4.641
$abc$2326342$new_new_n44072__.out[0] (.names at (96,28))                                                                0.000     4.641
| (intra 'clb' routing)                                                                                                 0.000     4.641
| (inter-block routing)                                                                                                 0.342     4.982
| (intra 'clb' routing)                                                                                                 0.085     5.067
$abc$1352750$abc$336890$auto$opt_dff.cc:220:make_patterns_logic$135981.in[0] (.names at (99,25))                       -0.000     5.067
| (primitive '.names' combinational delay)                                                                              0.218     5.285
$abc$1352750$abc$336890$auto$opt_dff.cc:220:make_patterns_logic$135981.out[0] (.names at (99,25))                       0.000     5.285
| (intra 'clb' routing)                                                                                                 0.000     5.285
| (inter-block routing)                                                                                                 1.527     6.813
| (intra 'clb' routing)                                                                                                 0.085     6.898
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[491][15].E[0] (dffre at (69,36))                              0.000     6.898
data arrival time                                                                                                                 6.898

clock sclk (rise edge)                                                                                                  2.500     2.500
clock source latency                                                                                                    0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                         0.000     2.500
| (intra 'io' routing)                                                                                                  0.894     3.394
| (inter-block routing)                                                                                                 0.000     3.394
| (intra 'clb' routing)                                                                                                 0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[491][15].C[0] (dffre at (69,36))                              0.000     3.394
clock uncertainty                                                                                                       0.000     3.394
cell setup time                                                                                                        -0.032     3.363
data required time                                                                                                                3.363
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                3.363
data arrival time                                                                                                                -6.898
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -3.535


#Path 69
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[55][1].E[0] (dffre at (92,51) clocked by sclk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                           0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                        0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                              0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                  0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                            0.000     1.048
| (intra 'clb' routing)                                                                                        0.000     1.048
| (inter-block routing)                                                                                        2.183     3.231
| (intra 'clb' routing)                                                                                        0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                        0.000     3.316
| (primitive '.names' combinational delay)                                                                     0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                       0.000     3.407
| (intra 'clb' routing)                                                                                        0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                        0.000     3.492
| (primitive '.names' combinational delay)                                                                     0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                       0.000     3.517
| (intra 'clb' routing)                                                                                        0.000     3.517
| (inter-block routing)                                                                                        0.933     4.450
| (intra 'clb' routing)                                                                                        0.085     4.535
$abc$2326342$new_new_n43543__.in[0] (.names at (61,38))                                                        0.000     4.535
| (primitive '.names' combinational delay)                                                                     0.103     4.638
$abc$2326342$new_new_n43543__.out[0] (.names at (61,38))                                                       0.000     4.638
| (intra 'clb' routing)                                                                                        0.000     4.638
| (inter-block routing)                                                                                        0.695     5.333
| (intra 'clb' routing)                                                                                        0.085     5.418
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$137289.in[0] (.names at (68,47))                          0.000     5.418
| (primitive '.names' combinational delay)                                                                     0.218     5.636
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$137289.out[0] (.names at (68,47))                         0.000     5.636
| (intra 'clb' routing)                                                                                        0.000     5.636
| (inter-block routing)                                                                                        1.177     6.813
| (intra 'clb' routing)                                                                                        0.085     6.898
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[55][1].E[0] (dffre at (92,51))                       0.000     6.898
data arrival time                                                                                                        6.898

clock sclk (rise edge)                                                                                         2.500     2.500
clock source latency                                                                                           0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing)                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                        0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[55][1].C[0] (dffre at (92,51))                       0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.032     3.363
data required time                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.363
data arrival time                                                                                                       -6.898
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -3.535


#Path 70
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[29][15].E[0] (dffre at (75,11) clocked by sclk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                            0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                          0.894     0.894
| (inter-block routing)                                                                                         0.000     0.894
| (intra 'clb' routing)                                                                                         0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                   0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                             0.000     1.048
| (intra 'clb' routing)                                                                                         0.000     1.048
| (inter-block routing)                                                                                         2.183     3.231
| (intra 'clb' routing)                                                                                         0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                         0.000     3.316
| (primitive '.names' combinational delay)                                                                      0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                        0.000     3.407
| (intra 'clb' routing)                                                                                         0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                         0.000     3.492
| (primitive '.names' combinational delay)                                                                      0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                        0.000     3.517
| (intra 'clb' routing)                                                                                         0.000     3.517
| (inter-block routing)                                                                                         1.052     4.569
| (intra 'clb' routing)                                                                                         0.085     4.654
$abc$2326342$new_new_n43577__.in[0] (.names at (96,37))                                                         0.000     4.654
| (primitive '.names' combinational delay)                                                                      0.103     4.757
$abc$2326342$new_new_n43577__.out[0] (.names at (96,37))                                                        0.000     4.757
| (intra 'clb' routing)                                                                                         0.000     4.757
| (inter-block routing)                                                                                         0.220     4.976
| (intra 'clb' routing)                                                                                         0.085     5.061
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$137367.in[0] (.names at (93,37))                           0.000     5.061
| (primitive '.names' combinational delay)                                                                      0.218     5.279
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$137367.out[0] (.names at (93,37))                          0.000     5.279
| (intra 'clb' routing)                                                                                         0.000     5.279
| (inter-block routing)                                                                                         1.527     6.807
| (intra 'clb' routing)                                                                                         0.085     6.892
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[29][15].E[0] (dffre at (75,11))                       0.000     6.892
data arrival time                                                                                                         6.892

clock sclk (rise edge)                                                                                          2.500     2.500
clock source latency                                                                                            0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                 0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing)                                                                                         0.000     3.394
| (intra 'clb' routing)                                                                                         0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[29][15].C[0] (dffre at (75,11))                       0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.032     3.363
data required time                                                                                                        3.363
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.363
data arrival time                                                                                                        -6.892
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -3.529


#Path 71
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[290][17].E[0] (dffre at (53,26) clocked by sclk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                    0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                         0.000     0.000
| (intra 'io' routing)                                                                                                  0.894     0.894
| (inter-block routing)                                                                                                 0.000     0.894
| (intra 'clb' routing)                                                                                                 0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                           0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                                     0.000     1.048
| (intra 'clb' routing)                                                                                                 0.000     1.048
| (inter-block routing)                                                                                                 2.183     3.231
| (intra 'clb' routing)                                                                                                 0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                                 0.000     3.316
| (primitive '.names' combinational delay)                                                                              0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                                0.000     3.407
| (intra 'clb' routing)                                                                                                 0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                                 0.000     3.492
| (primitive '.names' combinational delay)                                                                              0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                                0.000     3.517
| (intra 'clb' routing)                                                                                                 0.000     3.517
| (inter-block routing)                                                                                                 0.933     4.450
| (intra 'clb' routing)                                                                                                 0.085     4.535
$abc$2326342$new_new_n43277__.in[0] (.names at (89,19))                                                                 0.000     4.535
| (primitive '.names' combinational delay)                                                                              0.025     4.560
$abc$2326342$new_new_n43277__.out[0] (.names at (89,19))                                                                0.000     4.560
| (intra 'clb' routing)                                                                                                 0.000     4.560
| (inter-block routing)                                                                                                 0.399     4.960
| (intra 'clb' routing)                                                                                                 0.085     5.045
$abc$1352750$abc$373260$auto$opt_dff.cc:220:make_patterns_logic$136584.in[0] (.names at (86,24))                        0.000     5.045
| (primitive '.names' combinational delay)                                                                              0.218     5.263
$abc$1352750$abc$373260$auto$opt_dff.cc:220:make_patterns_logic$136584.out[0] (.names at (86,24))                       0.000     5.263
| (intra 'clb' routing)                                                                                                 0.000     5.263
| (inter-block routing)                                                                                                 1.531     6.793
| (intra 'clb' routing)                                                                                                 0.085     6.878
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[290][17].E[0] (dffre at (53,26))                              0.000     6.878
data arrival time                                                                                                                 6.878

clock sclk (rise edge)                                                                                                  2.500     2.500
clock source latency                                                                                                    0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                         0.000     2.500
| (intra 'io' routing)                                                                                                  0.894     3.394
| (inter-block routing)                                                                                                 0.000     3.394
| (intra 'clb' routing)                                                                                                 0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[290][17].C[0] (dffre at (53,26))                              0.000     3.394
clock uncertainty                                                                                                       0.000     3.394
cell setup time                                                                                                        -0.032     3.363
data required time                                                                                                                3.363
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                3.363
data arrival time                                                                                                                -6.878
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -3.516


#Path 72
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[290][11].E[0] (dffre at (53,26) clocked by sclk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                    0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                         0.000     0.000
| (intra 'io' routing)                                                                                                  0.894     0.894
| (inter-block routing)                                                                                                 0.000     0.894
| (intra 'clb' routing)                                                                                                 0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                           0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                                     0.000     1.048
| (intra 'clb' routing)                                                                                                 0.000     1.048
| (inter-block routing)                                                                                                 2.183     3.231
| (intra 'clb' routing)                                                                                                 0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                                 0.000     3.316
| (primitive '.names' combinational delay)                                                                              0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                                0.000     3.407
| (intra 'clb' routing)                                                                                                 0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                                 0.000     3.492
| (primitive '.names' combinational delay)                                                                              0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                                0.000     3.517
| (intra 'clb' routing)                                                                                                 0.000     3.517
| (inter-block routing)                                                                                                 0.933     4.450
| (intra 'clb' routing)                                                                                                 0.085     4.535
$abc$2326342$new_new_n43277__.in[0] (.names at (89,19))                                                                 0.000     4.535
| (primitive '.names' combinational delay)                                                                              0.025     4.560
$abc$2326342$new_new_n43277__.out[0] (.names at (89,19))                                                                0.000     4.560
| (intra 'clb' routing)                                                                                                 0.000     4.560
| (inter-block routing)                                                                                                 0.399     4.960
| (intra 'clb' routing)                                                                                                 0.085     5.045
$abc$1352750$abc$373260$auto$opt_dff.cc:220:make_patterns_logic$136584.in[0] (.names at (86,24))                        0.000     5.045
| (primitive '.names' combinational delay)                                                                              0.218     5.263
$abc$1352750$abc$373260$auto$opt_dff.cc:220:make_patterns_logic$136584.out[0] (.names at (86,24))                       0.000     5.263
| (intra 'clb' routing)                                                                                                 0.000     5.263
| (inter-block routing)                                                                                                 1.531     6.793
| (intra 'clb' routing)                                                                                                 0.085     6.878
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[290][11].E[0] (dffre at (53,26))                              0.000     6.878
data arrival time                                                                                                                 6.878

clock sclk (rise edge)                                                                                                  2.500     2.500
clock source latency                                                                                                    0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                         0.000     2.500
| (intra 'io' routing)                                                                                                  0.894     3.394
| (inter-block routing)                                                                                                 0.000     3.394
| (intra 'clb' routing)                                                                                                 0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[290][11].C[0] (dffre at (53,26))                              0.000     3.394
clock uncertainty                                                                                                       0.000     3.394
cell setup time                                                                                                        -0.032     3.363
data required time                                                                                                                3.363
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                3.363
data arrival time                                                                                                                -6.878
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -3.516


#Path 73
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[290][7].E[0] (dffre at (53,26) clocked by sclk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                    0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                         0.000     0.000
| (intra 'io' routing)                                                                                                  0.894     0.894
| (inter-block routing)                                                                                                 0.000     0.894
| (intra 'clb' routing)                                                                                                 0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                           0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                                     0.000     1.048
| (intra 'clb' routing)                                                                                                 0.000     1.048
| (inter-block routing)                                                                                                 2.183     3.231
| (intra 'clb' routing)                                                                                                 0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                                 0.000     3.316
| (primitive '.names' combinational delay)                                                                              0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                                0.000     3.407
| (intra 'clb' routing)                                                                                                 0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                                 0.000     3.492
| (primitive '.names' combinational delay)                                                                              0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                                0.000     3.517
| (intra 'clb' routing)                                                                                                 0.000     3.517
| (inter-block routing)                                                                                                 0.933     4.450
| (intra 'clb' routing)                                                                                                 0.085     4.535
$abc$2326342$new_new_n43277__.in[0] (.names at (89,19))                                                                 0.000     4.535
| (primitive '.names' combinational delay)                                                                              0.025     4.560
$abc$2326342$new_new_n43277__.out[0] (.names at (89,19))                                                                0.000     4.560
| (intra 'clb' routing)                                                                                                 0.000     4.560
| (inter-block routing)                                                                                                 0.399     4.960
| (intra 'clb' routing)                                                                                                 0.085     5.045
$abc$1352750$abc$373260$auto$opt_dff.cc:220:make_patterns_logic$136584.in[0] (.names at (86,24))                        0.000     5.045
| (primitive '.names' combinational delay)                                                                              0.218     5.263
$abc$1352750$abc$373260$auto$opt_dff.cc:220:make_patterns_logic$136584.out[0] (.names at (86,24))                       0.000     5.263
| (intra 'clb' routing)                                                                                                 0.000     5.263
| (inter-block routing)                                                                                                 1.531     6.793
| (intra 'clb' routing)                                                                                                 0.085     6.878
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[290][7].E[0] (dffre at (53,26))                               0.000     6.878
data arrival time                                                                                                                 6.878

clock sclk (rise edge)                                                                                                  2.500     2.500
clock source latency                                                                                                    0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                         0.000     2.500
| (intra 'io' routing)                                                                                                  0.894     3.394
| (inter-block routing)                                                                                                 0.000     3.394
| (intra 'clb' routing)                                                                                                 0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[290][7].C[0] (dffre at (53,26))                               0.000     3.394
clock uncertainty                                                                                                       0.000     3.394
cell setup time                                                                                                        -0.032     3.363
data required time                                                                                                                3.363
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                3.363
data arrival time                                                                                                                -6.878
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -3.516


#Path 74
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[290][18].E[0] (dffre at (53,26) clocked by sclk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                    0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                         0.000     0.000
| (intra 'io' routing)                                                                                                  0.894     0.894
| (inter-block routing)                                                                                                 0.000     0.894
| (intra 'clb' routing)                                                                                                 0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                           0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                                     0.000     1.048
| (intra 'clb' routing)                                                                                                 0.000     1.048
| (inter-block routing)                                                                                                 2.183     3.231
| (intra 'clb' routing)                                                                                                 0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                                 0.000     3.316
| (primitive '.names' combinational delay)                                                                              0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                                0.000     3.407
| (intra 'clb' routing)                                                                                                 0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                                 0.000     3.492
| (primitive '.names' combinational delay)                                                                              0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                                0.000     3.517
| (intra 'clb' routing)                                                                                                 0.000     3.517
| (inter-block routing)                                                                                                 0.933     4.450
| (intra 'clb' routing)                                                                                                 0.085     4.535
$abc$2326342$new_new_n43277__.in[0] (.names at (89,19))                                                                 0.000     4.535
| (primitive '.names' combinational delay)                                                                              0.025     4.560
$abc$2326342$new_new_n43277__.out[0] (.names at (89,19))                                                                0.000     4.560
| (intra 'clb' routing)                                                                                                 0.000     4.560
| (inter-block routing)                                                                                                 0.399     4.960
| (intra 'clb' routing)                                                                                                 0.085     5.045
$abc$1352750$abc$373260$auto$opt_dff.cc:220:make_patterns_logic$136584.in[0] (.names at (86,24))                        0.000     5.045
| (primitive '.names' combinational delay)                                                                              0.218     5.263
$abc$1352750$abc$373260$auto$opt_dff.cc:220:make_patterns_logic$136584.out[0] (.names at (86,24))                       0.000     5.263
| (intra 'clb' routing)                                                                                                 0.000     5.263
| (inter-block routing)                                                                                                 1.531     6.793
| (intra 'clb' routing)                                                                                                 0.085     6.878
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[290][18].E[0] (dffre at (53,26))                              0.000     6.878
data arrival time                                                                                                                 6.878

clock sclk (rise edge)                                                                                                  2.500     2.500
clock source latency                                                                                                    0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                         0.000     2.500
| (intra 'io' routing)                                                                                                  0.894     3.394
| (inter-block routing)                                                                                                 0.000     3.394
| (intra 'clb' routing)                                                                                                 0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[290][18].C[0] (dffre at (53,26))                              0.000     3.394
clock uncertainty                                                                                                       0.000     3.394
cell setup time                                                                                                        -0.032     3.363
data required time                                                                                                                3.363
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                3.363
data arrival time                                                                                                                -6.878
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -3.516


#Path 75
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[290][19].E[0] (dffre at (53,26) clocked by sclk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                    0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                         0.000     0.000
| (intra 'io' routing)                                                                                                  0.894     0.894
| (inter-block routing)                                                                                                 0.000     0.894
| (intra 'clb' routing)                                                                                                 0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                           0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                                     0.000     1.048
| (intra 'clb' routing)                                                                                                 0.000     1.048
| (inter-block routing)                                                                                                 2.183     3.231
| (intra 'clb' routing)                                                                                                 0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                                 0.000     3.316
| (primitive '.names' combinational delay)                                                                              0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                                0.000     3.407
| (intra 'clb' routing)                                                                                                 0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                                 0.000     3.492
| (primitive '.names' combinational delay)                                                                              0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                                0.000     3.517
| (intra 'clb' routing)                                                                                                 0.000     3.517
| (inter-block routing)                                                                                                 0.933     4.450
| (intra 'clb' routing)                                                                                                 0.085     4.535
$abc$2326342$new_new_n43277__.in[0] (.names at (89,19))                                                                 0.000     4.535
| (primitive '.names' combinational delay)                                                                              0.025     4.560
$abc$2326342$new_new_n43277__.out[0] (.names at (89,19))                                                                0.000     4.560
| (intra 'clb' routing)                                                                                                 0.000     4.560
| (inter-block routing)                                                                                                 0.399     4.960
| (intra 'clb' routing)                                                                                                 0.085     5.045
$abc$1352750$abc$373260$auto$opt_dff.cc:220:make_patterns_logic$136584.in[0] (.names at (86,24))                        0.000     5.045
| (primitive '.names' combinational delay)                                                                              0.218     5.263
$abc$1352750$abc$373260$auto$opt_dff.cc:220:make_patterns_logic$136584.out[0] (.names at (86,24))                       0.000     5.263
| (intra 'clb' routing)                                                                                                 0.000     5.263
| (inter-block routing)                                                                                                 1.531     6.793
| (intra 'clb' routing)                                                                                                 0.085     6.878
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[290][19].E[0] (dffre at (53,26))                              0.000     6.878
data arrival time                                                                                                                 6.878

clock sclk (rise edge)                                                                                                  2.500     2.500
clock source latency                                                                                                    0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                         0.000     2.500
| (intra 'io' routing)                                                                                                  0.894     3.394
| (inter-block routing)                                                                                                 0.000     3.394
| (intra 'clb' routing)                                                                                                 0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[290][19].C[0] (dffre at (53,26))                              0.000     3.394
clock uncertainty                                                                                                       0.000     3.394
cell setup time                                                                                                        -0.032     3.363
data required time                                                                                                                3.363
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                3.363
data arrival time                                                                                                                -6.878
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -3.516


#Path 76
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[290][20].E[0] (dffre at (53,26) clocked by sclk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                    0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                         0.000     0.000
| (intra 'io' routing)                                                                                                  0.894     0.894
| (inter-block routing)                                                                                                 0.000     0.894
| (intra 'clb' routing)                                                                                                 0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                           0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                                     0.000     1.048
| (intra 'clb' routing)                                                                                                 0.000     1.048
| (inter-block routing)                                                                                                 2.183     3.231
| (intra 'clb' routing)                                                                                                 0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                                 0.000     3.316
| (primitive '.names' combinational delay)                                                                              0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                                0.000     3.407
| (intra 'clb' routing)                                                                                                 0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                                 0.000     3.492
| (primitive '.names' combinational delay)                                                                              0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                                0.000     3.517
| (intra 'clb' routing)                                                                                                 0.000     3.517
| (inter-block routing)                                                                                                 0.933     4.450
| (intra 'clb' routing)                                                                                                 0.085     4.535
$abc$2326342$new_new_n43277__.in[0] (.names at (89,19))                                                                 0.000     4.535
| (primitive '.names' combinational delay)                                                                              0.025     4.560
$abc$2326342$new_new_n43277__.out[0] (.names at (89,19))                                                                0.000     4.560
| (intra 'clb' routing)                                                                                                 0.000     4.560
| (inter-block routing)                                                                                                 0.399     4.960
| (intra 'clb' routing)                                                                                                 0.085     5.045
$abc$1352750$abc$373260$auto$opt_dff.cc:220:make_patterns_logic$136584.in[0] (.names at (86,24))                        0.000     5.045
| (primitive '.names' combinational delay)                                                                              0.218     5.263
$abc$1352750$abc$373260$auto$opt_dff.cc:220:make_patterns_logic$136584.out[0] (.names at (86,24))                       0.000     5.263
| (intra 'clb' routing)                                                                                                 0.000     5.263
| (inter-block routing)                                                                                                 1.531     6.793
| (intra 'clb' routing)                                                                                                 0.085     6.878
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[290][20].E[0] (dffre at (53,26))                              0.000     6.878
data arrival time                                                                                                                 6.878

clock sclk (rise edge)                                                                                                  2.500     2.500
clock source latency                                                                                                    0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                         0.000     2.500
| (intra 'io' routing)                                                                                                  0.894     3.394
| (inter-block routing)                                                                                                 0.000     3.394
| (intra 'clb' routing)                                                                                                 0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[290][20].C[0] (dffre at (53,26))                              0.000     3.394
clock uncertainty                                                                                                       0.000     3.394
cell setup time                                                                                                        -0.032     3.363
data required time                                                                                                                3.363
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                3.363
data arrival time                                                                                                                -6.878
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -3.516


#Path 77
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[290][21].E[0] (dffre at (53,26) clocked by sclk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                    0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                         0.000     0.000
| (intra 'io' routing)                                                                                                  0.894     0.894
| (inter-block routing)                                                                                                 0.000     0.894
| (intra 'clb' routing)                                                                                                 0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                           0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                                     0.000     1.048
| (intra 'clb' routing)                                                                                                 0.000     1.048
| (inter-block routing)                                                                                                 2.183     3.231
| (intra 'clb' routing)                                                                                                 0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                                 0.000     3.316
| (primitive '.names' combinational delay)                                                                              0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                                0.000     3.407
| (intra 'clb' routing)                                                                                                 0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                                 0.000     3.492
| (primitive '.names' combinational delay)                                                                              0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                                0.000     3.517
| (intra 'clb' routing)                                                                                                 0.000     3.517
| (inter-block routing)                                                                                                 0.933     4.450
| (intra 'clb' routing)                                                                                                 0.085     4.535
$abc$2326342$new_new_n43277__.in[0] (.names at (89,19))                                                                 0.000     4.535
| (primitive '.names' combinational delay)                                                                              0.025     4.560
$abc$2326342$new_new_n43277__.out[0] (.names at (89,19))                                                                0.000     4.560
| (intra 'clb' routing)                                                                                                 0.000     4.560
| (inter-block routing)                                                                                                 0.399     4.960
| (intra 'clb' routing)                                                                                                 0.085     5.045
$abc$1352750$abc$373260$auto$opt_dff.cc:220:make_patterns_logic$136584.in[0] (.names at (86,24))                        0.000     5.045
| (primitive '.names' combinational delay)                                                                              0.218     5.263
$abc$1352750$abc$373260$auto$opt_dff.cc:220:make_patterns_logic$136584.out[0] (.names at (86,24))                       0.000     5.263
| (intra 'clb' routing)                                                                                                 0.000     5.263
| (inter-block routing)                                                                                                 1.531     6.793
| (intra 'clb' routing)                                                                                                 0.085     6.878
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[290][21].E[0] (dffre at (53,26))                              0.000     6.878
data arrival time                                                                                                                 6.878

clock sclk (rise edge)                                                                                                  2.500     2.500
clock source latency                                                                                                    0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                         0.000     2.500
| (intra 'io' routing)                                                                                                  0.894     3.394
| (inter-block routing)                                                                                                 0.000     3.394
| (intra 'clb' routing)                                                                                                 0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[290][21].C[0] (dffre at (53,26))                              0.000     3.394
clock uncertainty                                                                                                       0.000     3.394
cell setup time                                                                                                        -0.032     3.363
data required time                                                                                                                3.363
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                3.363
data arrival time                                                                                                                -6.878
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -3.516


#Path 78
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[290][22].E[0] (dffre at (53,26) clocked by sclk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                    0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                         0.000     0.000
| (intra 'io' routing)                                                                                                  0.894     0.894
| (inter-block routing)                                                                                                 0.000     0.894
| (intra 'clb' routing)                                                                                                 0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                           0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                                     0.000     1.048
| (intra 'clb' routing)                                                                                                 0.000     1.048
| (inter-block routing)                                                                                                 2.183     3.231
| (intra 'clb' routing)                                                                                                 0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                                 0.000     3.316
| (primitive '.names' combinational delay)                                                                              0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                                0.000     3.407
| (intra 'clb' routing)                                                                                                 0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                                 0.000     3.492
| (primitive '.names' combinational delay)                                                                              0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                                0.000     3.517
| (intra 'clb' routing)                                                                                                 0.000     3.517
| (inter-block routing)                                                                                                 0.933     4.450
| (intra 'clb' routing)                                                                                                 0.085     4.535
$abc$2326342$new_new_n43277__.in[0] (.names at (89,19))                                                                 0.000     4.535
| (primitive '.names' combinational delay)                                                                              0.025     4.560
$abc$2326342$new_new_n43277__.out[0] (.names at (89,19))                                                                0.000     4.560
| (intra 'clb' routing)                                                                                                 0.000     4.560
| (inter-block routing)                                                                                                 0.399     4.960
| (intra 'clb' routing)                                                                                                 0.085     5.045
$abc$1352750$abc$373260$auto$opt_dff.cc:220:make_patterns_logic$136584.in[0] (.names at (86,24))                        0.000     5.045
| (primitive '.names' combinational delay)                                                                              0.218     5.263
$abc$1352750$abc$373260$auto$opt_dff.cc:220:make_patterns_logic$136584.out[0] (.names at (86,24))                       0.000     5.263
| (intra 'clb' routing)                                                                                                 0.000     5.263
| (inter-block routing)                                                                                                 1.531     6.793
| (intra 'clb' routing)                                                                                                 0.085     6.878
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[290][22].E[0] (dffre at (53,26))                              0.000     6.878
data arrival time                                                                                                                 6.878

clock sclk (rise edge)                                                                                                  2.500     2.500
clock source latency                                                                                                    0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                         0.000     2.500
| (intra 'io' routing)                                                                                                  0.894     3.394
| (inter-block routing)                                                                                                 0.000     3.394
| (intra 'clb' routing)                                                                                                 0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[290][22].C[0] (dffre at (53,26))                              0.000     3.394
clock uncertainty                                                                                                       0.000     3.394
cell setup time                                                                                                        -0.032     3.363
data required time                                                                                                                3.363
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                3.363
data arrival time                                                                                                                -6.878
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -3.516


#Path 79
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[192][11].E[0] (dffre at (57,21) clocked by sclk)
Path Type : setup

Point                                                                                                             Incr      Path
--------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                             0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                           0.894     0.894
| (inter-block routing)                                                                                          0.000     0.894
| (intra 'clb' routing)                                                                                          0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                    0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                          0.000     1.048
| (inter-block routing)                                                                                          2.183     3.231
| (intra 'clb' routing)                                                                                          0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                          0.000     3.316
| (primitive '.names' combinational delay)                                                                       0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                         0.000     3.407
| (intra 'clb' routing)                                                                                          0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                          0.000     3.492
| (primitive '.names' combinational delay)                                                                       0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                         0.000     3.517
| (intra 'clb' routing)                                                                                          0.000     3.517
| (inter-block routing)                                                                                          1.177     4.694
| (intra 'clb' routing)                                                                                          0.085     4.779
$abc$2326342$new_new_n43453__.in[0] (.names at (70,54))                                                          0.000     4.779
| (primitive '.names' combinational delay)                                                                       0.054     4.833
$abc$2326342$new_new_n43453__.out[0] (.names at (70,54))                                                         0.000     4.833
| (intra 'clb' routing)                                                                                          0.085     4.918
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136878.in[0] (.names at (70,54))                            0.000     4.918
| (primitive '.names' combinational delay)                                                                       0.148     5.066
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136878.out[0] (.names at (70,54))                           0.000     5.066
| (intra 'clb' routing)                                                                                          0.000     5.066
| (inter-block routing)                                                                                          1.716     6.782
| (intra 'clb' routing)                                                                                          0.085     6.867
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[192][11].E[0] (dffre at (57,21))                       0.000     6.867
data arrival time                                                                                                          6.867

clock sclk (rise edge)                                                                                           2.500     2.500
clock source latency                                                                                             0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     2.500
| (intra 'io' routing)                                                                                           0.894     3.394
| (inter-block routing)                                                                                          0.000     3.394
| (intra 'clb' routing)                                                                                          0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[192][11].C[0] (dffre at (57,21))                       0.000     3.394
clock uncertainty                                                                                                0.000     3.394
cell setup time                                                                                                 -0.032     3.363
data required time                                                                                                         3.363
--------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                         3.363
data arrival time                                                                                                         -6.867
--------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -3.505


#Path 80
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[192][10].E[0] (dffre at (57,21) clocked by sclk)
Path Type : setup

Point                                                                                                             Incr      Path
--------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                             0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                           0.894     0.894
| (inter-block routing)                                                                                          0.000     0.894
| (intra 'clb' routing)                                                                                          0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                    0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                          0.000     1.048
| (inter-block routing)                                                                                          2.183     3.231
| (intra 'clb' routing)                                                                                          0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                          0.000     3.316
| (primitive '.names' combinational delay)                                                                       0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                         0.000     3.407
| (intra 'clb' routing)                                                                                          0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                          0.000     3.492
| (primitive '.names' combinational delay)                                                                       0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                         0.000     3.517
| (intra 'clb' routing)                                                                                          0.000     3.517
| (inter-block routing)                                                                                          1.177     4.694
| (intra 'clb' routing)                                                                                          0.085     4.779
$abc$2326342$new_new_n43453__.in[0] (.names at (70,54))                                                          0.000     4.779
| (primitive '.names' combinational delay)                                                                       0.054     4.833
$abc$2326342$new_new_n43453__.out[0] (.names at (70,54))                                                         0.000     4.833
| (intra 'clb' routing)                                                                                          0.085     4.918
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136878.in[0] (.names at (70,54))                            0.000     4.918
| (primitive '.names' combinational delay)                                                                       0.148     5.066
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136878.out[0] (.names at (70,54))                           0.000     5.066
| (intra 'clb' routing)                                                                                          0.000     5.066
| (inter-block routing)                                                                                          1.716     6.782
| (intra 'clb' routing)                                                                                          0.085     6.867
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[192][10].E[0] (dffre at (57,21))                       0.000     6.867
data arrival time                                                                                                          6.867

clock sclk (rise edge)                                                                                           2.500     2.500
clock source latency                                                                                             0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     2.500
| (intra 'io' routing)                                                                                           0.894     3.394
| (inter-block routing)                                                                                          0.000     3.394
| (intra 'clb' routing)                                                                                          0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[192][10].C[0] (dffre at (57,21))                       0.000     3.394
clock uncertainty                                                                                                0.000     3.394
cell setup time                                                                                                 -0.032     3.363
data required time                                                                                                         3.363
--------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                         3.363
data arrival time                                                                                                         -6.867
--------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -3.505


#Path 81
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[192][12].E[0] (dffre at (57,21) clocked by sclk)
Path Type : setup

Point                                                                                                             Incr      Path
--------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                             0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                           0.894     0.894
| (inter-block routing)                                                                                          0.000     0.894
| (intra 'clb' routing)                                                                                          0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                    0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                          0.000     1.048
| (inter-block routing)                                                                                          2.183     3.231
| (intra 'clb' routing)                                                                                          0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                          0.000     3.316
| (primitive '.names' combinational delay)                                                                       0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                         0.000     3.407
| (intra 'clb' routing)                                                                                          0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                          0.000     3.492
| (primitive '.names' combinational delay)                                                                       0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                         0.000     3.517
| (intra 'clb' routing)                                                                                          0.000     3.517
| (inter-block routing)                                                                                          1.177     4.694
| (intra 'clb' routing)                                                                                          0.085     4.779
$abc$2326342$new_new_n43453__.in[0] (.names at (70,54))                                                          0.000     4.779
| (primitive '.names' combinational delay)                                                                       0.054     4.833
$abc$2326342$new_new_n43453__.out[0] (.names at (70,54))                                                         0.000     4.833
| (intra 'clb' routing)                                                                                          0.085     4.918
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136878.in[0] (.names at (70,54))                            0.000     4.918
| (primitive '.names' combinational delay)                                                                       0.148     5.066
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136878.out[0] (.names at (70,54))                           0.000     5.066
| (intra 'clb' routing)                                                                                          0.000     5.066
| (inter-block routing)                                                                                          1.716     6.782
| (intra 'clb' routing)                                                                                          0.085     6.867
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[192][12].E[0] (dffre at (57,21))                       0.000     6.867
data arrival time                                                                                                          6.867

clock sclk (rise edge)                                                                                           2.500     2.500
clock source latency                                                                                             0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     2.500
| (intra 'io' routing)                                                                                           0.894     3.394
| (inter-block routing)                                                                                          0.000     3.394
| (intra 'clb' routing)                                                                                          0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[192][12].C[0] (dffre at (57,21))                       0.000     3.394
clock uncertainty                                                                                                0.000     3.394
cell setup time                                                                                                 -0.032     3.363
data required time                                                                                                         3.363
--------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                         3.363
data arrival time                                                                                                         -6.867
--------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -3.505


#Path 82
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][22].E[0] (dffre at (79,54) clocked by sclk)
Path Type : setup

Point                                                                                                             Incr      Path
--------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                             0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                           0.894     0.894
| (inter-block routing)                                                                                          0.000     0.894
| (intra 'clb' routing)                                                                                          0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                    0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                          0.000     1.048
| (inter-block routing)                                                                                          2.183     3.231
| (intra 'clb' routing)                                                                                          0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                          0.000     3.316
| (primitive '.names' combinational delay)                                                                       0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                         0.000     3.407
| (intra 'clb' routing)                                                                                          0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                          0.000     3.492
| (primitive '.names' combinational delay)                                                                       0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                         0.000     3.517
| (intra 'clb' routing)                                                                                          0.000     3.517
| (inter-block routing)                                                                                          1.290     4.807
| (intra 'clb' routing)                                                                                          0.085     4.892
$abc$2326342$new_new_n43969__.in[0] (.names at (82,55))                                                          0.000     4.892
| (primitive '.names' combinational delay)                                                                       0.172     5.064
$abc$2326342$new_new_n43969__.out[0] (.names at (82,55))                                                         0.000     5.064
| (intra 'clb' routing)                                                                                          0.000     5.064
| (inter-block routing)                                                                                          0.814     5.878
| (intra 'clb' routing)                                                                                          0.085     5.963
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136737.in[0] (.names at (68,47))                            0.000     5.963
| (primitive '.names' combinational delay)                                                                       0.099     6.063
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136737.out[0] (.names at (68,47))                           0.000     6.063
| (intra 'clb' routing)                                                                                          0.000     6.063
| (inter-block routing)                                                                                          0.695     6.758
| (intra 'clb' routing)                                                                                          0.085     6.843
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][22].E[0] (dffre at (79,54))                       0.000     6.843
data arrival time                                                                                                          6.843

clock sclk (rise edge)                                                                                           2.500     2.500
clock source latency                                                                                             0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     2.500
| (intra 'io' routing)                                                                                           0.894     3.394
| (inter-block routing)                                                                                          0.000     3.394
| (intra 'clb' routing)                                                                                          0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][22].C[0] (dffre at (79,54))                       0.000     3.394
clock uncertainty                                                                                                0.000     3.394
cell setup time                                                                                                 -0.032     3.363
data required time                                                                                                         3.363
--------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                         3.363
data arrival time                                                                                                         -6.843
--------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -3.480


#Path 83
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][21].E[0] (dffre at (79,55) clocked by sclk)
Path Type : setup

Point                                                                                                             Incr      Path
--------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                             0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                           0.894     0.894
| (inter-block routing)                                                                                          0.000     0.894
| (intra 'clb' routing)                                                                                          0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                    0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                          0.000     1.048
| (inter-block routing)                                                                                          2.183     3.231
| (intra 'clb' routing)                                                                                          0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                          0.000     3.316
| (primitive '.names' combinational delay)                                                                       0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                         0.000     3.407
| (intra 'clb' routing)                                                                                          0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                          0.000     3.492
| (primitive '.names' combinational delay)                                                                       0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                         0.000     3.517
| (intra 'clb' routing)                                                                                          0.000     3.517
| (inter-block routing)                                                                                          1.290     4.807
| (intra 'clb' routing)                                                                                          0.085     4.892
$abc$2326342$new_new_n43969__.in[0] (.names at (82,55))                                                          0.000     4.892
| (primitive '.names' combinational delay)                                                                       0.172     5.064
$abc$2326342$new_new_n43969__.out[0] (.names at (82,55))                                                         0.000     5.064
| (intra 'clb' routing)                                                                                          0.000     5.064
| (inter-block routing)                                                                                          0.814     5.878
| (intra 'clb' routing)                                                                                          0.085     5.963
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136737.in[0] (.names at (68,47))                            0.000     5.963
| (primitive '.names' combinational delay)                                                                       0.099     6.063
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136737.out[0] (.names at (68,47))                           0.000     6.063
| (intra 'clb' routing)                                                                                          0.000     6.063
| (inter-block routing)                                                                                          0.695     6.758
| (intra 'clb' routing)                                                                                          0.085     6.843
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][21].E[0] (dffre at (79,55))                       0.000     6.843
data arrival time                                                                                                          6.843

clock sclk (rise edge)                                                                                           2.500     2.500
clock source latency                                                                                             0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     2.500
| (intra 'io' routing)                                                                                           0.894     3.394
| (inter-block routing)                                                                                          0.000     3.394
| (intra 'clb' routing)                                                                                          0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][21].C[0] (dffre at (79,55))                       0.000     3.394
clock uncertainty                                                                                                0.000     3.394
cell setup time                                                                                                 -0.032     3.363
data required time                                                                                                         3.363
--------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                         3.363
data arrival time                                                                                                         -6.843
--------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -3.480


#Path 84
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][20].E[0] (dffre at (79,54) clocked by sclk)
Path Type : setup

Point                                                                                                             Incr      Path
--------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                             0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                           0.894     0.894
| (inter-block routing)                                                                                          0.000     0.894
| (intra 'clb' routing)                                                                                          0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                    0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                          0.000     1.048
| (inter-block routing)                                                                                          2.183     3.231
| (intra 'clb' routing)                                                                                          0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                          0.000     3.316
| (primitive '.names' combinational delay)                                                                       0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                         0.000     3.407
| (intra 'clb' routing)                                                                                          0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                          0.000     3.492
| (primitive '.names' combinational delay)                                                                       0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                         0.000     3.517
| (intra 'clb' routing)                                                                                          0.000     3.517
| (inter-block routing)                                                                                          1.290     4.807
| (intra 'clb' routing)                                                                                          0.085     4.892
$abc$2326342$new_new_n43969__.in[0] (.names at (82,55))                                                          0.000     4.892
| (primitive '.names' combinational delay)                                                                       0.172     5.064
$abc$2326342$new_new_n43969__.out[0] (.names at (82,55))                                                         0.000     5.064
| (intra 'clb' routing)                                                                                          0.000     5.064
| (inter-block routing)                                                                                          0.814     5.878
| (intra 'clb' routing)                                                                                          0.085     5.963
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136737.in[0] (.names at (68,47))                            0.000     5.963
| (primitive '.names' combinational delay)                                                                       0.099     6.063
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136737.out[0] (.names at (68,47))                           0.000     6.063
| (intra 'clb' routing)                                                                                          0.000     6.063
| (inter-block routing)                                                                                          0.695     6.758
| (intra 'clb' routing)                                                                                          0.085     6.843
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][20].E[0] (dffre at (79,54))                       0.000     6.843
data arrival time                                                                                                          6.843

clock sclk (rise edge)                                                                                           2.500     2.500
clock source latency                                                                                             0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     2.500
| (intra 'io' routing)                                                                                           0.894     3.394
| (inter-block routing)                                                                                          0.000     3.394
| (intra 'clb' routing)                                                                                          0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][20].C[0] (dffre at (79,54))                       0.000     3.394
clock uncertainty                                                                                                0.000     3.394
cell setup time                                                                                                 -0.032     3.363
data required time                                                                                                         3.363
--------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                         3.363
data arrival time                                                                                                         -6.843
--------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -3.480


#Path 85
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][19].E[0] (dffre at (79,55) clocked by sclk)
Path Type : setup

Point                                                                                                             Incr      Path
--------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                             0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                           0.894     0.894
| (inter-block routing)                                                                                          0.000     0.894
| (intra 'clb' routing)                                                                                          0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                    0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                          0.000     1.048
| (inter-block routing)                                                                                          2.183     3.231
| (intra 'clb' routing)                                                                                          0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                          0.000     3.316
| (primitive '.names' combinational delay)                                                                       0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                         0.000     3.407
| (intra 'clb' routing)                                                                                          0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                          0.000     3.492
| (primitive '.names' combinational delay)                                                                       0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                         0.000     3.517
| (intra 'clb' routing)                                                                                          0.000     3.517
| (inter-block routing)                                                                                          1.290     4.807
| (intra 'clb' routing)                                                                                          0.085     4.892
$abc$2326342$new_new_n43969__.in[0] (.names at (82,55))                                                          0.000     4.892
| (primitive '.names' combinational delay)                                                                       0.172     5.064
$abc$2326342$new_new_n43969__.out[0] (.names at (82,55))                                                         0.000     5.064
| (intra 'clb' routing)                                                                                          0.000     5.064
| (inter-block routing)                                                                                          0.814     5.878
| (intra 'clb' routing)                                                                                          0.085     5.963
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136737.in[0] (.names at (68,47))                            0.000     5.963
| (primitive '.names' combinational delay)                                                                       0.099     6.063
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136737.out[0] (.names at (68,47))                           0.000     6.063
| (intra 'clb' routing)                                                                                          0.000     6.063
| (inter-block routing)                                                                                          0.695     6.758
| (intra 'clb' routing)                                                                                          0.085     6.843
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][19].E[0] (dffre at (79,55))                       0.000     6.843
data arrival time                                                                                                          6.843

clock sclk (rise edge)                                                                                           2.500     2.500
clock source latency                                                                                             0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     2.500
| (intra 'io' routing)                                                                                           0.894     3.394
| (inter-block routing)                                                                                          0.000     3.394
| (intra 'clb' routing)                                                                                          0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][19].C[0] (dffre at (79,55))                       0.000     3.394
clock uncertainty                                                                                                0.000     3.394
cell setup time                                                                                                 -0.032     3.363
data required time                                                                                                         3.363
--------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                         3.363
data arrival time                                                                                                         -6.843
--------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -3.480


#Path 86
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][12].E[0] (dffre at (79,56) clocked by sclk)
Path Type : setup

Point                                                                                                             Incr      Path
--------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                             0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                           0.894     0.894
| (inter-block routing)                                                                                          0.000     0.894
| (intra 'clb' routing)                                                                                          0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                    0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                          0.000     1.048
| (inter-block routing)                                                                                          2.183     3.231
| (intra 'clb' routing)                                                                                          0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                          0.000     3.316
| (primitive '.names' combinational delay)                                                                       0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                         0.000     3.407
| (intra 'clb' routing)                                                                                          0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                          0.000     3.492
| (primitive '.names' combinational delay)                                                                       0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                         0.000     3.517
| (intra 'clb' routing)                                                                                          0.000     3.517
| (inter-block routing)                                                                                          1.290     4.807
| (intra 'clb' routing)                                                                                          0.085     4.892
$abc$2326342$new_new_n43969__.in[0] (.names at (82,55))                                                          0.000     4.892
| (primitive '.names' combinational delay)                                                                       0.172     5.064
$abc$2326342$new_new_n43969__.out[0] (.names at (82,55))                                                         0.000     5.064
| (intra 'clb' routing)                                                                                          0.000     5.064
| (inter-block routing)                                                                                          0.814     5.878
| (intra 'clb' routing)                                                                                          0.085     5.963
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136737.in[0] (.names at (68,47))                            0.000     5.963
| (primitive '.names' combinational delay)                                                                       0.099     6.063
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136737.out[0] (.names at (68,47))                           0.000     6.063
| (intra 'clb' routing)                                                                                          0.000     6.063
| (inter-block routing)                                                                                          0.695     6.758
| (intra 'clb' routing)                                                                                          0.085     6.843
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][12].E[0] (dffre at (79,56))                       0.000     6.843
data arrival time                                                                                                          6.843

clock sclk (rise edge)                                                                                           2.500     2.500
clock source latency                                                                                             0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     2.500
| (intra 'io' routing)                                                                                           0.894     3.394
| (inter-block routing)                                                                                          0.000     3.394
| (intra 'clb' routing)                                                                                          0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][12].C[0] (dffre at (79,56))                       0.000     3.394
clock uncertainty                                                                                                0.000     3.394
cell setup time                                                                                                 -0.032     3.363
data required time                                                                                                         3.363
--------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                         3.363
data arrival time                                                                                                         -6.843
--------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -3.480


#Path 87
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][13].E[0] (dffre at (79,56) clocked by sclk)
Path Type : setup

Point                                                                                                             Incr      Path
--------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                             0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                           0.894     0.894
| (inter-block routing)                                                                                          0.000     0.894
| (intra 'clb' routing)                                                                                          0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                    0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                          0.000     1.048
| (inter-block routing)                                                                                          2.183     3.231
| (intra 'clb' routing)                                                                                          0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                          0.000     3.316
| (primitive '.names' combinational delay)                                                                       0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                         0.000     3.407
| (intra 'clb' routing)                                                                                          0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                          0.000     3.492
| (primitive '.names' combinational delay)                                                                       0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                         0.000     3.517
| (intra 'clb' routing)                                                                                          0.000     3.517
| (inter-block routing)                                                                                          1.290     4.807
| (intra 'clb' routing)                                                                                          0.085     4.892
$abc$2326342$new_new_n43969__.in[0] (.names at (82,55))                                                          0.000     4.892
| (primitive '.names' combinational delay)                                                                       0.172     5.064
$abc$2326342$new_new_n43969__.out[0] (.names at (82,55))                                                         0.000     5.064
| (intra 'clb' routing)                                                                                          0.000     5.064
| (inter-block routing)                                                                                          0.814     5.878
| (intra 'clb' routing)                                                                                          0.085     5.963
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136737.in[0] (.names at (68,47))                            0.000     5.963
| (primitive '.names' combinational delay)                                                                       0.099     6.063
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136737.out[0] (.names at (68,47))                           0.000     6.063
| (intra 'clb' routing)                                                                                          0.000     6.063
| (inter-block routing)                                                                                          0.695     6.758
| (intra 'clb' routing)                                                                                          0.085     6.843
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][13].E[0] (dffre at (79,56))                       0.000     6.843
data arrival time                                                                                                          6.843

clock sclk (rise edge)                                                                                           2.500     2.500
clock source latency                                                                                             0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     2.500
| (intra 'io' routing)                                                                                           0.894     3.394
| (inter-block routing)                                                                                          0.000     3.394
| (intra 'clb' routing)                                                                                          0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][13].C[0] (dffre at (79,56))                       0.000     3.394
clock uncertainty                                                                                                0.000     3.394
cell setup time                                                                                                 -0.032     3.363
data required time                                                                                                         3.363
--------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                         3.363
data arrival time                                                                                                         -6.843
--------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -3.480


#Path 88
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][8].E[0] (dffre at (79,56) clocked by sclk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                            0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                          0.894     0.894
| (inter-block routing)                                                                                         0.000     0.894
| (intra 'clb' routing)                                                                                         0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                   0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                             0.000     1.048
| (intra 'clb' routing)                                                                                         0.000     1.048
| (inter-block routing)                                                                                         2.183     3.231
| (intra 'clb' routing)                                                                                         0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                         0.000     3.316
| (primitive '.names' combinational delay)                                                                      0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                        0.000     3.407
| (intra 'clb' routing)                                                                                         0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                         0.000     3.492
| (primitive '.names' combinational delay)                                                                      0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                        0.000     3.517
| (intra 'clb' routing)                                                                                         0.000     3.517
| (inter-block routing)                                                                                         1.290     4.807
| (intra 'clb' routing)                                                                                         0.085     4.892
$abc$2326342$new_new_n43969__.in[0] (.names at (82,55))                                                         0.000     4.892
| (primitive '.names' combinational delay)                                                                      0.172     5.064
$abc$2326342$new_new_n43969__.out[0] (.names at (82,55))                                                        0.000     5.064
| (intra 'clb' routing)                                                                                         0.000     5.064
| (inter-block routing)                                                                                         0.814     5.878
| (intra 'clb' routing)                                                                                         0.085     5.963
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136737.in[0] (.names at (68,47))                           0.000     5.963
| (primitive '.names' combinational delay)                                                                      0.099     6.063
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136737.out[0] (.names at (68,47))                          0.000     6.063
| (intra 'clb' routing)                                                                                         0.000     6.063
| (inter-block routing)                                                                                         0.695     6.758
| (intra 'clb' routing)                                                                                         0.085     6.843
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][8].E[0] (dffre at (79,56))                       0.000     6.843
data arrival time                                                                                                         6.843

clock sclk (rise edge)                                                                                          2.500     2.500
clock source latency                                                                                            0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                 0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing)                                                                                         0.000     3.394
| (intra 'clb' routing)                                                                                         0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][8].C[0] (dffre at (79,56))                       0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.032     3.363
data required time                                                                                                        3.363
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.363
data arrival time                                                                                                        -6.843
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -3.480


#Path 89
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][15].E[0] (dffre at (79,55) clocked by sclk)
Path Type : setup

Point                                                                                                             Incr      Path
--------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                             0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                           0.894     0.894
| (inter-block routing)                                                                                          0.000     0.894
| (intra 'clb' routing)                                                                                          0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                    0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                          0.000     1.048
| (inter-block routing)                                                                                          2.183     3.231
| (intra 'clb' routing)                                                                                          0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                          0.000     3.316
| (primitive '.names' combinational delay)                                                                       0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                         0.000     3.407
| (intra 'clb' routing)                                                                                          0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                          0.000     3.492
| (primitive '.names' combinational delay)                                                                       0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                         0.000     3.517
| (intra 'clb' routing)                                                                                          0.000     3.517
| (inter-block routing)                                                                                          1.290     4.807
| (intra 'clb' routing)                                                                                          0.085     4.892
$abc$2326342$new_new_n43969__.in[0] (.names at (82,55))                                                          0.000     4.892
| (primitive '.names' combinational delay)                                                                       0.172     5.064
$abc$2326342$new_new_n43969__.out[0] (.names at (82,55))                                                         0.000     5.064
| (intra 'clb' routing)                                                                                          0.000     5.064
| (inter-block routing)                                                                                          0.814     5.878
| (intra 'clb' routing)                                                                                          0.085     5.963
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136737.in[0] (.names at (68,47))                            0.000     5.963
| (primitive '.names' combinational delay)                                                                       0.099     6.063
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136737.out[0] (.names at (68,47))                           0.000     6.063
| (intra 'clb' routing)                                                                                          0.000     6.063
| (inter-block routing)                                                                                          0.695     6.758
| (intra 'clb' routing)                                                                                          0.085     6.843
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][15].E[0] (dffre at (79,55))                       0.000     6.843
data arrival time                                                                                                          6.843

clock sclk (rise edge)                                                                                           2.500     2.500
clock source latency                                                                                             0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     2.500
| (intra 'io' routing)                                                                                           0.894     3.394
| (inter-block routing)                                                                                          0.000     3.394
| (intra 'clb' routing)                                                                                          0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][15].C[0] (dffre at (79,55))                       0.000     3.394
clock uncertainty                                                                                                0.000     3.394
cell setup time                                                                                                 -0.032     3.363
data required time                                                                                                         3.363
--------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                         3.363
data arrival time                                                                                                         -6.843
--------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -3.480


#Path 90
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][16].E[0] (dffre at (79,54) clocked by sclk)
Path Type : setup

Point                                                                                                             Incr      Path
--------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                             0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                           0.894     0.894
| (inter-block routing)                                                                                          0.000     0.894
| (intra 'clb' routing)                                                                                          0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                    0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                          0.000     1.048
| (inter-block routing)                                                                                          2.183     3.231
| (intra 'clb' routing)                                                                                          0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                          0.000     3.316
| (primitive '.names' combinational delay)                                                                       0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                         0.000     3.407
| (intra 'clb' routing)                                                                                          0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                          0.000     3.492
| (primitive '.names' combinational delay)                                                                       0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                         0.000     3.517
| (intra 'clb' routing)                                                                                          0.000     3.517
| (inter-block routing)                                                                                          1.290     4.807
| (intra 'clb' routing)                                                                                          0.085     4.892
$abc$2326342$new_new_n43969__.in[0] (.names at (82,55))                                                          0.000     4.892
| (primitive '.names' combinational delay)                                                                       0.172     5.064
$abc$2326342$new_new_n43969__.out[0] (.names at (82,55))                                                         0.000     5.064
| (intra 'clb' routing)                                                                                          0.000     5.064
| (inter-block routing)                                                                                          0.814     5.878
| (intra 'clb' routing)                                                                                          0.085     5.963
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136737.in[0] (.names at (68,47))                            0.000     5.963
| (primitive '.names' combinational delay)                                                                       0.099     6.063
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136737.out[0] (.names at (68,47))                           0.000     6.063
| (intra 'clb' routing)                                                                                          0.000     6.063
| (inter-block routing)                                                                                          0.695     6.758
| (intra 'clb' routing)                                                                                          0.085     6.843
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][16].E[0] (dffre at (79,54))                       0.000     6.843
data arrival time                                                                                                          6.843

clock sclk (rise edge)                                                                                           2.500     2.500
clock source latency                                                                                             0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     2.500
| (intra 'io' routing)                                                                                           0.894     3.394
| (inter-block routing)                                                                                          0.000     3.394
| (intra 'clb' routing)                                                                                          0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][16].C[0] (dffre at (79,54))                       0.000     3.394
clock uncertainty                                                                                                0.000     3.394
cell setup time                                                                                                 -0.032     3.363
data required time                                                                                                         3.363
--------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                         3.363
data arrival time                                                                                                         -6.843
--------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -3.480


#Path 91
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][17].E[0] (dffre at (79,55) clocked by sclk)
Path Type : setup

Point                                                                                                             Incr      Path
--------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                             0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                           0.894     0.894
| (inter-block routing)                                                                                          0.000     0.894
| (intra 'clb' routing)                                                                                          0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                    0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                          0.000     1.048
| (inter-block routing)                                                                                          2.183     3.231
| (intra 'clb' routing)                                                                                          0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                          0.000     3.316
| (primitive '.names' combinational delay)                                                                       0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                         0.000     3.407
| (intra 'clb' routing)                                                                                          0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                          0.000     3.492
| (primitive '.names' combinational delay)                                                                       0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                         0.000     3.517
| (intra 'clb' routing)                                                                                          0.000     3.517
| (inter-block routing)                                                                                          1.290     4.807
| (intra 'clb' routing)                                                                                          0.085     4.892
$abc$2326342$new_new_n43969__.in[0] (.names at (82,55))                                                          0.000     4.892
| (primitive '.names' combinational delay)                                                                       0.172     5.064
$abc$2326342$new_new_n43969__.out[0] (.names at (82,55))                                                         0.000     5.064
| (intra 'clb' routing)                                                                                          0.000     5.064
| (inter-block routing)                                                                                          0.814     5.878
| (intra 'clb' routing)                                                                                          0.085     5.963
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136737.in[0] (.names at (68,47))                            0.000     5.963
| (primitive '.names' combinational delay)                                                                       0.099     6.063
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136737.out[0] (.names at (68,47))                           0.000     6.063
| (intra 'clb' routing)                                                                                          0.000     6.063
| (inter-block routing)                                                                                          0.695     6.758
| (intra 'clb' routing)                                                                                          0.085     6.843
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][17].E[0] (dffre at (79,55))                       0.000     6.843
data arrival time                                                                                                          6.843

clock sclk (rise edge)                                                                                           2.500     2.500
clock source latency                                                                                             0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     2.500
| (intra 'io' routing)                                                                                           0.894     3.394
| (inter-block routing)                                                                                          0.000     3.394
| (intra 'clb' routing)                                                                                          0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239][17].C[0] (dffre at (79,55))                       0.000     3.394
clock uncertainty                                                                                                0.000     3.394
cell setup time                                                                                                 -0.032     3.363
data required time                                                                                                         3.363
--------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                         3.363
data arrival time                                                                                                         -6.843
--------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -3.480


#Path 92
Startpoint: i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[7].Q[0] (dffre at (79,34) clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[19].D[0] (dffre at (83,29) clocked by s_avmm_clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                        0.000     0.000
s_avmm_clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                                      0.894     0.894
| (inter-block routing)                                                                                     0.000     0.894
| (intra 'clb' routing)                                                                                     0.000     0.894
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[7].C[0] (dffre at (79,34))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                               0.154     1.048
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[7].Q[0] (dffre at (79,34)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                                                     0.000     1.048
| (inter-block routing)                                                                                     0.457     1.506
| (intra 'clb' routing)                                                                                     0.085     1.591
$abc$2326342$new_new_n35065__.in[0] (.names at (72,31))                                                     0.000     1.591
| (primitive '.names' combinational delay)                                                                  0.218     1.809
$abc$2326342$new_new_n35065__.out[0] (.names at (72,31))                                                    0.000     1.809
| (intra 'clb' routing)                                                                                     0.000     1.809
| (inter-block routing)                                                                                     0.933     2.742
| (intra 'clb' routing)                                                                                     0.085     2.827
$abc$2326342$new_new_n38549__.in[0] (.names at (83,46))                                                     0.000     2.827
| (primitive '.names' combinational delay)                                                                  0.054     2.881
$abc$2326342$new_new_n38549__.out[0] (.names at (83,46))                                                    0.000     2.881
| (intra 'clb' routing)                                                                                     0.000     2.881
| (inter-block routing)                                                                                     0.695     3.576
| (intra 'clb' routing)                                                                                     0.085     3.661
$abc$2326342$new_new_n38550__.in[4] (.names at (74,52))                                                     0.000     3.661
| (primitive '.names' combinational delay)                                                                  0.103     3.764
$abc$2326342$new_new_n38550__.out[0] (.names at (74,52))                                                    0.000     3.764
| (intra 'clb' routing)                                                                                     0.000     3.764
| (inter-block routing)                                                                                     1.531     5.294
| (intra 'clb' routing)                                                                                     0.085     5.380
$abc$2326342$new_new_n38551__.in[2] (.names at (71,20))                                                    -0.000     5.380
| (primitive '.names' combinational delay)                                                                  0.025     5.405
$abc$2326342$new_new_n38551__.out[0] (.names at (71,20))                                                    0.000     5.405
| (intra 'clb' routing)                                                                                     0.000     5.405
| (inter-block routing)                                                                                     0.875     6.280
| (intra 'clb' routing)                                                                                     0.085     6.365
$abc$2326342$new_new_n38552__.in[0] (.names at (83,29))                                                     0.000     6.365
| (primitive '.names' combinational delay)                                                                  0.218     6.583
$abc$2326342$new_new_n38552__.out[0] (.names at (83,29))                                                    0.000     6.583
| (intra 'clb' routing)                                                                                     0.085     6.668
$abc$1352750$abc$350890$li109_li109.in[3] (.names at (83,29))                                               0.000     6.668
| (primitive '.names' combinational delay)                                                                  0.172     6.841
$abc$1352750$abc$350890$li109_li109.out[0] (.names at (83,29))                                              0.000     6.841
| (intra 'clb' routing)                                                                                     0.000     6.841
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[19].D[0] (dffre at (83,29))                       0.000     6.841
data arrival time                                                                                                     6.841

clock s_avmm_clk (rise edge)                                                                                2.500     2.500
clock source latency                                                                                        0.000     2.500
s_avmm_clk.inpad[0] (.input at (2,1))                                                                       0.000     2.500
| (intra 'io' routing)                                                                                      0.894     3.394
| (inter-block routing)                                                                                     0.000     3.394
| (intra 'clb' routing)                                                                                     0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[19].C[0] (dffre at (83,29))                       0.000     3.394
clock uncertainty                                                                                           0.000     3.394
cell setup time                                                                                            -0.032     3.363
data required time                                                                                                    3.363
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    3.363
data arrival time                                                                                                    -6.841
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -3.478


#Path 93
Startpoint: i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[0].Q[0] (dffre at (79,34) clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[14].D[0] (dffre at (70,28) clocked by s_avmm_clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                        0.000     0.000
s_avmm_clk.inpad[0] (.input at (2,1))                                                                       0.000     0.000
| (intra 'io' routing)                                                                                      0.894     0.894
| (inter-block routing)                                                                                     0.000     0.894
| (intra 'clb' routing)                                                                                     0.000     0.894
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[0].C[0] (dffre at (79,34))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                               0.154     1.048
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[0].Q[0] (dffre at (79,34)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                                                     0.000     1.048
| (inter-block routing)                                                                                     1.058     2.106
| (intra 'clb' routing)                                                                                     0.085     2.191
$abc$2326342$new_new_n39590__.in[1] (.names at (73,54))                                                     0.000     2.191
| (primitive '.names' combinational delay)                                                                  0.103     2.294
$abc$2326342$new_new_n39590__.out[0] (.names at (73,54))                                                    0.000     2.294
| (intra 'clb' routing)                                                                                     0.000     2.294
| (inter-block routing)                                                                                     1.765     4.059
| (intra 'clb' routing)                                                                                     0.085     4.144
$abc$2326342$new_new_n39591__.in[5] (.names at (88,21))                                                     0.000     4.144
| (primitive '.names' combinational delay)                                                                  0.103     4.247
$abc$2326342$new_new_n39591__.out[0] (.names at (88,21))                                                    0.000     4.247
| (intra 'clb' routing)                                                                                     0.000     4.247
| (inter-block routing)                                                                                     0.399     4.647
| (intra 'clb' routing)                                                                                     0.085     4.732
$abc$2326342$new_new_n39592__.in[0] (.names at (82,24))                                                     0.000     4.732
| (primitive '.names' combinational delay)                                                                  0.152     4.883
$abc$2326342$new_new_n39592__.out[0] (.names at (82,24))                                                    0.000     4.883
| (intra 'clb' routing)                                                                                     0.000     4.883
| (inter-block routing)                                                                                     0.814     5.697
| (intra 'clb' routing)                                                                                     0.085     5.783
$abc$2326342$new_new_n39603__.in[2] (.names at (71,36))                                                     0.000     5.783
| (primitive '.names' combinational delay)                                                                  0.172     5.955
$abc$2326342$new_new_n39603__.out[0] (.names at (71,36))                                                    0.000     5.955
| (intra 'clb' routing)                                                                                     0.000     5.955
| (inter-block routing)                                                                                     0.521     6.476
| (intra 'clb' routing)                                                                                     0.085     6.562
$abc$2326342$new_new_n39661__.in[3] (.names at (70,28))                                                     0.000     6.562
| (primitive '.names' combinational delay)                                                                  0.090     6.652
$abc$2326342$new_new_n39661__.out[0] (.names at (70,28))                                                    0.000     6.652
| (intra 'clb' routing)                                                                                     0.085     6.737
$abc$1352750$abc$350890$li104_li104.in[0] (.names at (70,28))                                               0.000     6.737
| (primitive '.names' combinational delay)                                                                  0.103     6.840
$abc$1352750$abc$350890$li104_li104.out[0] (.names at (70,28))                                              0.000     6.840
| (intra 'clb' routing)                                                                                     0.000     6.840
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[14].D[0] (dffre at (70,28))                       0.000     6.840
data arrival time                                                                                                     6.840

clock s_avmm_clk (rise edge)                                                                                2.500     2.500
clock source latency                                                                                        0.000     2.500
s_avmm_clk.inpad[0] (.input at (2,1))                                                                       0.000     2.500
| (intra 'io' routing)                                                                                      0.894     3.394
| (inter-block routing)                                                                                     0.000     3.394
| (intra 'clb' routing)                                                                                     0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[14].C[0] (dffre at (70,28))                       0.000     3.394
clock uncertainty                                                                                           0.000     3.394
cell setup time                                                                                            -0.032     3.363
data required time                                                                                                    3.363
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    3.363
data arrival time                                                                                                    -6.840
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -3.477


#Path 94
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[382][14].E[0] (dffre at (90,59) clocked by sclk)
Path Type : setup

Point                                                                                                             Incr      Path
--------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                             0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                           0.894     0.894
| (inter-block routing)                                                                                          0.000     0.894
| (intra 'clb' routing)                                                                                          0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                    0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                          0.000     1.048
| (inter-block routing)                                                                                          2.183     3.231
| (intra 'clb' routing)                                                                                          0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                          0.000     3.316
| (primitive '.names' combinational delay)                                                                       0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                         0.000     3.407
| (intra 'clb' routing)                                                                                          0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                          0.000     3.492
| (primitive '.names' combinational delay)                                                                       0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                         0.000     3.517
| (intra 'clb' routing)                                                                                          0.000     3.517
| (inter-block routing)                                                                                          0.881     4.398
| (intra 'clb' routing)                                                                                          0.085     4.483
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136308.in[2] (.names at (80,12))                           -0.000     4.483
| (primitive '.names' combinational delay)                                                                       0.025     4.508
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136308.out[0] (.names at (80,12))                           0.000     4.508
| (intra 'clb' routing)                                                                                          0.000     4.508
| (inter-block routing)                                                                                          2.241     6.749
| (intra 'clb' routing)                                                                                          0.085     6.834
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[382][14].E[0] (dffre at (90,59))                       0.000     6.834
data arrival time                                                                                                          6.834

clock sclk (rise edge)                                                                                           2.500     2.500
clock source latency                                                                                             0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                  0.000     2.500
| (intra 'io' routing)                                                                                           0.894     3.394
| (inter-block routing)                                                                                          0.000     3.394
| (intra 'clb' routing)                                                                                          0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[382][14].C[0] (dffre at (90,59))                       0.000     3.394
clock uncertainty                                                                                                0.000     3.394
cell setup time                                                                                                 -0.032     3.363
data required time                                                                                                         3.363
--------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                         3.363
data arrival time                                                                                                         -6.834
--------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -3.471


#Path 95
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[382][2].E[0] (dffre at (90,59) clocked by sclk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                            0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                          0.894     0.894
| (inter-block routing)                                                                                         0.000     0.894
| (intra 'clb' routing)                                                                                         0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                   0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                             0.000     1.048
| (intra 'clb' routing)                                                                                         0.000     1.048
| (inter-block routing)                                                                                         2.183     3.231
| (intra 'clb' routing)                                                                                         0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                         0.000     3.316
| (primitive '.names' combinational delay)                                                                      0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                        0.000     3.407
| (intra 'clb' routing)                                                                                         0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                         0.000     3.492
| (primitive '.names' combinational delay)                                                                      0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                        0.000     3.517
| (intra 'clb' routing)                                                                                         0.000     3.517
| (inter-block routing)                                                                                         0.881     4.398
| (intra 'clb' routing)                                                                                         0.085     4.483
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136308.in[2] (.names at (80,12))                          -0.000     4.483
| (primitive '.names' combinational delay)                                                                      0.025     4.508
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136308.out[0] (.names at (80,12))                          0.000     4.508
| (intra 'clb' routing)                                                                                         0.000     4.508
| (inter-block routing)                                                                                         2.241     6.749
| (intra 'clb' routing)                                                                                         0.085     6.834
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[382][2].E[0] (dffre at (90,59))                       0.000     6.834
data arrival time                                                                                                         6.834

clock sclk (rise edge)                                                                                          2.500     2.500
clock source latency                                                                                            0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                 0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing)                                                                                         0.000     3.394
| (intra 'clb' routing)                                                                                         0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[382][2].C[0] (dffre at (90,59))                       0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.032     3.363
data required time                                                                                                        3.363
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.363
data arrival time                                                                                                        -6.834
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -3.471


#Path 96
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[382][0].E[0] (dffre at (90,59) clocked by sclk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                            0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                          0.894     0.894
| (inter-block routing)                                                                                         0.000     0.894
| (intra 'clb' routing)                                                                                         0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                   0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                             0.000     1.048
| (intra 'clb' routing)                                                                                         0.000     1.048
| (inter-block routing)                                                                                         2.183     3.231
| (intra 'clb' routing)                                                                                         0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                         0.000     3.316
| (primitive '.names' combinational delay)                                                                      0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                        0.000     3.407
| (intra 'clb' routing)                                                                                         0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                         0.000     3.492
| (primitive '.names' combinational delay)                                                                      0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                        0.000     3.517
| (intra 'clb' routing)                                                                                         0.000     3.517
| (inter-block routing)                                                                                         0.881     4.398
| (intra 'clb' routing)                                                                                         0.085     4.483
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136308.in[2] (.names at (80,12))                          -0.000     4.483
| (primitive '.names' combinational delay)                                                                      0.025     4.508
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136308.out[0] (.names at (80,12))                          0.000     4.508
| (intra 'clb' routing)                                                                                         0.000     4.508
| (inter-block routing)                                                                                         2.241     6.749
| (intra 'clb' routing)                                                                                         0.085     6.834
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[382][0].E[0] (dffre at (90,59))                       0.000     6.834
data arrival time                                                                                                         6.834

clock sclk (rise edge)                                                                                          2.500     2.500
clock source latency                                                                                            0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                 0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing)                                                                                         0.000     3.394
| (intra 'clb' routing)                                                                                         0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[382][0].C[0] (dffre at (90,59))                       0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.032     3.363
data required time                                                                                                        3.363
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.363
data arrival time                                                                                                        -6.834
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -3.471


#Path 97
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[219][0].E[0] (dffre at (92,38) clocked by sclk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                            0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                          0.894     0.894
| (inter-block routing)                                                                                         0.000     0.894
| (intra 'clb' routing)                                                                                         0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                   0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                             0.000     1.048
| (intra 'clb' routing)                                                                                         0.000     1.048
| (inter-block routing)                                                                                         2.183     3.231
| (intra 'clb' routing)                                                                                         0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                         0.000     3.316
| (primitive '.names' combinational delay)                                                                      0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                        0.000     3.407
| (intra 'clb' routing)                                                                                         0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                         0.000     3.492
| (primitive '.names' combinational delay)                                                                      0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                        0.000     3.517
| (intra 'clb' routing)                                                                                         0.000     3.517
| (inter-block routing)                                                                                         1.409     4.926
| (intra 'clb' routing)                                                                                         0.085     5.011
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136797.in[2] (.names at (61,53))                           0.000     5.011
| (primitive '.names' combinational delay)                                                                      0.090     5.101
$abc$1352750$auto$opt_dff.cc:220:make_patterns_logic$136797.out[0] (.names at (61,53))                          0.000     5.101
| (intra 'clb' routing)                                                                                         0.000     5.101
| (inter-block routing)                                                                                         1.646     6.747
| (intra 'clb' routing)                                                                                         0.085     6.832
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[219][0].E[0] (dffre at (92,38))                       0.000     6.832
data arrival time                                                                                                         6.832

clock sclk (rise edge)                                                                                          2.500     2.500
clock source latency                                                                                            0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                 0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing)                                                                                         0.000     3.394
| (intra 'clb' routing)                                                                                         0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[219][0].C[0] (dffre at (92,38))                       0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.032     3.363
data required time                                                                                                        3.363
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.363
data arrival time                                                                                                        -6.832
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -3.470


#Path 98
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[415][0].E[0] (dffre at (71,7) clocked by sclk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                    0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                         0.000     0.000
| (intra 'io' routing)                                                                                                  0.894     0.894
| (inter-block routing)                                                                                                 0.000     0.894
| (intra 'clb' routing)                                                                                                 0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                           0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                                     0.000     1.048
| (intra 'clb' routing)                                                                                                 0.000     1.048
| (inter-block routing)                                                                                                 2.183     3.231
| (intra 'clb' routing)                                                                                                 0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                                 0.000     3.316
| (primitive '.names' combinational delay)                                                                              0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                                0.000     3.407
| (intra 'clb' routing)                                                                                                 0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                                 0.000     3.492
| (primitive '.names' combinational delay)                                                                              0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                                0.000     3.517
| (intra 'clb' routing)                                                                                                 0.000     3.517
| (inter-block routing)                                                                                                 0.457     3.974
| (intra 'clb' routing)                                                                                                 0.085     4.059
$abc$2326342$new_new_n44039__.in[0] (.names at (71,26))                                                                 0.000     4.059
| (primitive '.names' combinational delay)                                                                              0.152     4.211
$abc$2326342$new_new_n44039__.out[0] (.names at (71,26))                                                                0.000     4.211
| (intra 'clb' routing)                                                                                                 0.000     4.211
| (inter-block routing)                                                                                                 0.939     5.150
| (intra 'clb' routing)                                                                                                 0.085     5.235
$abc$1352750$abc$323856$auto$opt_dff.cc:220:make_patterns_logic$136209.in[0] (.names at (89,31))                        0.000     5.235
| (primitive '.names' combinational delay)                                                                              0.099     5.335
$abc$1352750$abc$323856$auto$opt_dff.cc:220:make_patterns_logic$136209.out[0] (.names at (89,31))                       0.000     5.335
| (intra 'clb' routing)                                                                                                 0.000     5.335
| (inter-block routing)                                                                                                 1.409     6.743
| (intra 'clb' routing)                                                                                                 0.085     6.828
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[415][0].E[0] (dffre at (71,7))                                0.000     6.828
data arrival time                                                                                                                 6.828

clock sclk (rise edge)                                                                                                  2.500     2.500
clock source latency                                                                                                    0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                         0.000     2.500
| (intra 'io' routing)                                                                                                  0.894     3.394
| (inter-block routing)                                                                                                 0.000     3.394
| (intra 'clb' routing)                                                                                                 0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[415][0].C[0] (dffre at (71,7))                                0.000     3.394
clock uncertainty                                                                                                       0.000     3.394
cell setup time                                                                                                        -0.032     3.363
data required time                                                                                                                3.363
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                3.363
data arrival time                                                                                                                -6.828
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -3.465


#Path 99
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[415][1].E[0] (dffre at (71,7) clocked by sclk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                    0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                         0.000     0.000
| (intra 'io' routing)                                                                                                  0.894     0.894
| (inter-block routing)                                                                                                 0.000     0.894
| (intra 'clb' routing)                                                                                                 0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                           0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                                     0.000     1.048
| (intra 'clb' routing)                                                                                                 0.000     1.048
| (inter-block routing)                                                                                                 2.183     3.231
| (intra 'clb' routing)                                                                                                 0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                                 0.000     3.316
| (primitive '.names' combinational delay)                                                                              0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                                0.000     3.407
| (intra 'clb' routing)                                                                                                 0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                                 0.000     3.492
| (primitive '.names' combinational delay)                                                                              0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                                0.000     3.517
| (intra 'clb' routing)                                                                                                 0.000     3.517
| (inter-block routing)                                                                                                 0.457     3.974
| (intra 'clb' routing)                                                                                                 0.085     4.059
$abc$2326342$new_new_n44039__.in[0] (.names at (71,26))                                                                 0.000     4.059
| (primitive '.names' combinational delay)                                                                              0.152     4.211
$abc$2326342$new_new_n44039__.out[0] (.names at (71,26))                                                                0.000     4.211
| (intra 'clb' routing)                                                                                                 0.000     4.211
| (inter-block routing)                                                                                                 0.939     5.150
| (intra 'clb' routing)                                                                                                 0.085     5.235
$abc$1352750$abc$323856$auto$opt_dff.cc:220:make_patterns_logic$136209.in[0] (.names at (89,31))                        0.000     5.235
| (primitive '.names' combinational delay)                                                                              0.099     5.335
$abc$1352750$abc$323856$auto$opt_dff.cc:220:make_patterns_logic$136209.out[0] (.names at (89,31))                       0.000     5.335
| (intra 'clb' routing)                                                                                                 0.000     5.335
| (inter-block routing)                                                                                                 1.409     6.743
| (intra 'clb' routing)                                                                                                 0.085     6.828
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[415][1].E[0] (dffre at (71,7))                                0.000     6.828
data arrival time                                                                                                                 6.828

clock sclk (rise edge)                                                                                                  2.500     2.500
clock source latency                                                                                                    0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                         0.000     2.500
| (intra 'io' routing)                                                                                                  0.894     3.394
| (inter-block routing)                                                                                                 0.000     3.394
| (intra 'clb' routing)                                                                                                 0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[415][1].C[0] (dffre at (71,7))                                0.000     3.394
clock uncertainty                                                                                                       0.000     3.394
cell setup time                                                                                                        -0.032     3.363
data required time                                                                                                                3.363
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                3.363
data arrival time                                                                                                                -6.828
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -3.465


#Path 100
Startpoint: i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28) clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[415][5].E[0] (dffre at (71,7) clocked by sclk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                    0.000     0.000
sclk.inpad[0] (.input at (3,1))                                                                                         0.000     0.000
| (intra 'io' routing)                                                                                                  0.894     0.894
| (inter-block routing)                                                                                                 0.000     0.894
| (intra 'clb' routing)                                                                                                 0.000     0.894
i_spisreg_top.avmm_cmd_rd.C[0] (dffre at (26,28))                                                                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                           0.154     1.048
i_spisreg_top.avmm_cmd_rd.Q[0] (dffre at (26,28)) [clock-to-output]                                                     0.000     1.048
| (intra 'clb' routing)                                                                                                 0.000     1.048
| (inter-block routing)                                                                                                 2.183     3.231
| (intra 'clb' routing)                                                                                                 0.085     3.316
$abc$2326342$new_new_n40173__.in[3] (.names at (76,30))                                                                 0.000     3.316
| (primitive '.names' combinational delay)                                                                              0.090     3.407
$abc$2326342$new_new_n40173__.out[0] (.names at (76,30))                                                                0.000     3.407
| (intra 'clb' routing)                                                                                                 0.085     3.492
$abc$2326342$new_new_n40177__.in[5] (.names at (76,30))                                                                 0.000     3.492
| (primitive '.names' combinational delay)                                                                              0.025     3.517
$abc$2326342$new_new_n40177__.out[0] (.names at (76,30))                                                                0.000     3.517
| (intra 'clb' routing)                                                                                                 0.000     3.517
| (inter-block routing)                                                                                                 0.457     3.974
| (intra 'clb' routing)                                                                                                 0.085     4.059
$abc$2326342$new_new_n44039__.in[0] (.names at (71,26))                                                                 0.000     4.059
| (primitive '.names' combinational delay)                                                                              0.152     4.211
$abc$2326342$new_new_n44039__.out[0] (.names at (71,26))                                                                0.000     4.211
| (intra 'clb' routing)                                                                                                 0.000     4.211
| (inter-block routing)                                                                                                 0.939     5.150
| (intra 'clb' routing)                                                                                                 0.085     5.235
$abc$1352750$abc$323856$auto$opt_dff.cc:220:make_patterns_logic$136209.in[0] (.names at (89,31))                        0.000     5.235
| (primitive '.names' combinational delay)                                                                              0.099     5.335
$abc$1352750$abc$323856$auto$opt_dff.cc:220:make_patterns_logic$136209.out[0] (.names at (89,31))                       0.000     5.335
| (intra 'clb' routing)                                                                                                 0.000     5.335
| (inter-block routing)                                                                                                 1.409     6.743
| (intra 'clb' routing)                                                                                                 0.085     6.828
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[415][5].E[0] (dffre at (71,7))                                0.000     6.828
data arrival time                                                                                                                 6.828

clock sclk (rise edge)                                                                                                  2.500     2.500
clock source latency                                                                                                    0.000     2.500
sclk.inpad[0] (.input at (3,1))                                                                                         0.000     2.500
| (intra 'io' routing)                                                                                                  0.894     3.394
| (inter-block routing)                                                                                                 0.000     3.394
| (intra 'clb' routing)                                                                                                 0.000     3.394
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.memory[415][5].C[0] (dffre at (71,7))                                0.000     3.394
clock uncertainty                                                                                                       0.000     3.394
cell setup time                                                                                                        -0.032     3.363
data required time                                                                                                                3.363
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                3.363
data arrival time                                                                                                                -6.828
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -3.465


#End of timing report
