{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744711147979 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744711147979 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 15 10:59:07 2025 " "Processing started: Tue Apr 15 10:59:07 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744711147979 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744711147979 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off gaussian -c gaussian " "Command: quartus_map --read_settings_files=on --write_settings_files=off gaussian -c gaussian" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744711147980 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744711148888 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744711148888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sample_wave.sv 1 1 " "Found 1 design units, including 1 entities, in source file sample_wave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sample_wave " "Found entity 1: sample_wave" {  } { { "sample_wave.sv" "" { Text "C:/Users/hwxt1c20/OneDrive - University of Southampton/Documents/ELEC6234_embedded/quartus/sample_wave.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744711158904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744711158904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regstest.sv 1 1 " "Found 1 design units, including 1 entities, in source file regstest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regstest " "Found entity 1: regstest" {  } { { "regstest.sv" "" { Text "C:/Users/hwxt1c20/OneDrive - University of Southampton/Documents/ELEC6234_embedded/quartus/regstest.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744711158906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744711158906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regs.sv 1 1 " "Found 1 design units, including 1 entities, in source file regs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regs " "Found entity 1: regs" {  } { { "regs.sv" "" { Text "C:/Users/hwxt1c20/OneDrive - University of Southampton/Documents/ELEC6234_embedded/quartus/regs.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744711158907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744711158907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prog.sv 1 1 " "Found 1 design units, including 1 entities, in source file prog.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prog " "Found entity 1: prog" {  } { { "prog.sv" "" { Text "C:/Users/hwxt1c20/OneDrive - University of Southampton/Documents/ELEC6234_embedded/quartus/prog.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744711158908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744711158908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picomips4test.sv 1 1 " "Found 1 design units, including 1 entities, in source file picomips4test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 picoMIPS4test " "Found entity 1: picoMIPS4test" {  } { { "picoMIPS4test.sv" "" { Text "C:/Users/hwxt1c20/OneDrive - University of Southampton/Documents/ELEC6234_embedded/quartus/picoMIPS4test.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744711158910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744711158910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picomips.sv 1 1 " "Found 1 design units, including 1 entities, in source file picomips.sv" { { "Info" "ISGN_ENTITY_NAME" "1 picoMIPS " "Found entity 1: picoMIPS" {  } { { "picoMIPS.sv" "" { Text "C:/Users/hwxt1c20/OneDrive - University of Southampton/Documents/ELEC6234_embedded/quartus/picoMIPS.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744711158925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744711158925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.sv" "" { Text "C:/Users/hwxt1c20/OneDrive - University of Southampton/Documents/ELEC6234_embedded/quartus/pc.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744711158927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744711158927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opcodes.sv 0 0 " "Found 0 design units, including 0 entities, in source file opcodes.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744711158929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "C:/Users/hwxt1c20/OneDrive - University of Southampton/Documents/ELEC6234_embedded/quartus/decoder.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744711158931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744711158931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/Users/hwxt1c20/OneDrive - University of Southampton/Documents/ELEC6234_embedded/quartus/counter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744711158939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744711158939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucodes.sv 0 0 " "Found 0 design units, including 0 entities, in source file alucodes.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744711158940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/hwxt1c20/OneDrive - University of Southampton/Documents/ELEC6234_embedded/quartus/alu.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744711158942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744711158942 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "picoMIPS picoMIPS.sv(31) " "Verilog HDL Parameter Declaration warning at picoMIPS.sv(31): Parameter Declaration in module \"picoMIPS\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "picoMIPS.sv" "" { Text "C:/Users/hwxt1c20/OneDrive - University of Southampton/Documents/ELEC6234_embedded/quartus/picoMIPS.sv" 31 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744711158943 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "picoMIPS picoMIPS.sv(35) " "Verilog HDL Parameter Declaration warning at picoMIPS.sv(35): Parameter Declaration in module \"picoMIPS\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "picoMIPS.sv" "" { Text "C:/Users/hwxt1c20/OneDrive - University of Southampton/Documents/ELEC6234_embedded/quartus/picoMIPS.sv" 35 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744711158943 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "picoMIPS4test " "Elaborating entity \"picoMIPS4test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744711158987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:c " "Elaborating entity \"counter\" for hierarchy \"counter:c\"" {  } { { "picoMIPS4test.sv" "c" { Text "C:/Users/hwxt1c20/OneDrive - University of Southampton/Documents/ELEC6234_embedded/quartus/picoMIPS4test.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744711158996 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 counter.sv(11) " "Verilog HDL assignment warning at counter.sv(11): truncated value with size 32 to match size of target (24)" {  } { { "counter.sv" "" { Text "C:/Users/hwxt1c20/OneDrive - University of Southampton/Documents/ELEC6234_embedded/quartus/counter.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744711158996 "|picoMIPS4test|counter:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picoMIPS picoMIPS:myDesign " "Elaborating entity \"picoMIPS\" for hierarchy \"picoMIPS:myDesign\"" {  } { { "picoMIPS4test.sv" "myDesign" { Text "C:/Users/hwxt1c20/OneDrive - University of Southampton/Documents/ELEC6234_embedded/quartus/picoMIPS4test.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744711159002 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 picoMIPS.sv(78) " "Verilog HDL assignment warning at picoMIPS.sv(78): truncated value with size 32 to match size of target (8)" {  } { { "picoMIPS.sv" "" { Text "C:/Users/hwxt1c20/OneDrive - University of Southampton/Documents/ELEC6234_embedded/quartus/picoMIPS.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744711159003 "|picoMIPS4test|picoMIPS:myDesign"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc picoMIPS:myDesign\|pc:progCounter " "Elaborating entity \"pc\" for hierarchy \"picoMIPS:myDesign\|pc:progCounter\"" {  } { { "picoMIPS.sv" "progCounter" { Text "C:/Users/hwxt1c20/OneDrive - University of Southampton/Documents/ELEC6234_embedded/quartus/picoMIPS.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744711159013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prog picoMIPS:myDesign\|prog:progMemory " "Elaborating entity \"prog\" for hierarchy \"picoMIPS:myDesign\|prog:progMemory\"" {  } { { "picoMIPS.sv" "progMemory" { Text "C:/Users/hwxt1c20/OneDrive - University of Southampton/Documents/ELEC6234_embedded/quartus/picoMIPS.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744711159024 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "23 0 63 prog.sv(16) " "Verilog HDL warning at prog.sv(16): number of words (23) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "prog.sv" "" { Text "C:/Users/hwxt1c20/OneDrive - University of Southampton/Documents/ELEC6234_embedded/quartus/prog.sv" 16 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1744711159025 "|picoMIPS4test|picoMIPS:myDesign|prog:progMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "progMem.data_a 0 prog.sv(12) " "Net \"progMem.data_a\" at prog.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "prog.sv" "" { Text "C:/Users/hwxt1c20/OneDrive - University of Southampton/Documents/ELEC6234_embedded/quartus/prog.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744711159032 "|picoMIPS4test|picoMIPS:myDesign|prog:progMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "progMem.waddr_a 0 prog.sv(12) " "Net \"progMem.waddr_a\" at prog.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "prog.sv" "" { Text "C:/Users/hwxt1c20/OneDrive - University of Southampton/Documents/ELEC6234_embedded/quartus/prog.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744711159032 "|picoMIPS4test|picoMIPS:myDesign|prog:progMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "progMem.we_a 0 prog.sv(12) " "Net \"progMem.we_a\" at prog.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "prog.sv" "" { Text "C:/Users/hwxt1c20/OneDrive - University of Southampton/Documents/ELEC6234_embedded/quartus/prog.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744711159032 "|picoMIPS4test|picoMIPS:myDesign|prog:progMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder picoMIPS:myDesign\|decoder:D " "Elaborating entity \"decoder\" for hierarchy \"picoMIPS:myDesign\|decoder:D\"" {  } { { "picoMIPS.sv" "D" { Text "C:/Users/hwxt1c20/OneDrive - University of Southampton/Documents/ELEC6234_embedded/quartus/picoMIPS.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744711159039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regs picoMIPS:myDesign\|regs:gpr " "Elaborating entity \"regs\" for hierarchy \"picoMIPS:myDesign\|regs:gpr\"" {  } { { "picoMIPS.sv" "gpr" { Text "C:/Users/hwxt1c20/OneDrive - University of Southampton/Documents/ELEC6234_embedded/quartus/picoMIPS.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744711159044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu picoMIPS:myDesign\|alu:iu " "Elaborating entity \"alu\" for hierarchy \"picoMIPS:myDesign\|alu:iu\"" {  } { { "picoMIPS.sv" "iu" { Text "C:/Users/hwxt1c20/OneDrive - University of Southampton/Documents/ELEC6234_embedded/quartus/picoMIPS.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744711159052 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mul_temp alu.sv(35) " "Verilog HDL Always Construct warning at alu.sv(35): inferring latch(es) for variable \"mul_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.sv" "" { Text "C:/Users/hwxt1c20/OneDrive - University of Southampton/Documents/ELEC6234_embedded/quartus/alu.sv" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744711159053 "|picoMIPS4test|picoMIPS:myDesign|alu:iu"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "alu.sv(35) " "SystemVerilog RTL Coding error at alu.sv(35): always_comb construct does not infer purely combinational logic." {  } { { "alu.sv" "" { Text "C:/Users/hwxt1c20/OneDrive - University of Southampton/Documents/ELEC6234_embedded/quartus/alu.sv" 35 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1744711159058 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "picoMIPS:myDesign\|alu:iu " "Can't elaborate user hierarchy \"picoMIPS:myDesign\|alu:iu\"" {  } { { "picoMIPS.sv" "iu" { Text "C:/Users/hwxt1c20/OneDrive - University of Southampton/Documents/ELEC6234_embedded/quartus/picoMIPS.sv" 70 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744711159058 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744711159117 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 15 10:59:19 2025 " "Processing ended: Tue Apr 15 10:59:19 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744711159117 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744711159117 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744711159117 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744711159117 ""}
