// Seed: 2426687675
program module_0 #(
    parameter id_1 = 32'd26,
    parameter id_2 = 32'd40
) (
    _id_1,
    _id_2
);
  input wire _id_2;
  input wire _id_1;
  assign module_1.id_8 = 0;
  parameter id_3 = 1;
  wire [1 : 1] id_4, id_5[id_2 : id_1], id_6;
  parameter id_7 = -1;
endprogram
module module_1 #(
    parameter id_2  = 32'd15,
    parameter id_20 = 32'd57,
    parameter id_23 = 32'd8
) (
    input wor id_0,
    input uwire id_1,
    input wor _id_2,
    output tri1 id_3,
    output supply0 id_4,
    output wor id_5,
    input wire id_6,
    input wand id_7,
    input wand id_8,
    output logic id_9,
    output logic id_10,
    input wand id_11,
    input wor id_12,
    input supply0 id_13,
    input supply1 id_14,
    output logic id_15,
    input supply0 id_16,
    output supply0 id_17,
    output logic id_18,
    input wor id_19,
    input wand _id_20,
    input wor id_21
);
  always id_15 <= id_1;
  parameter id_23 = 1 & 1;
  logic id_24[-1 : id_20] = 1;
  initial id_9 = id_24;
  always id_18 = -1'b0;
  assign id_10 = -1;
  always @(negedge id_11) id_10 <= -1;
  assign id_3 = id_20;
  supply0 id_25 = 1;
  wor [id_23 : 1] id_26 = 1, id_27 = -1;
  assign id_18 = 1;
  wire [1 : id_2] id_28 = id_11;
  module_0 modCall_1 (
      id_23,
      id_23
  );
endmodule
