// Seed: 4072250040
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign module_2.id_0 = 0;
endmodule
module module_1 (
    output wire  id_0,
    output uwire id_1,
    output uwire id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
  parameter id_5 = -1;
endmodule
module module_2 (
    input wor id_0,
    output tri1 id_1
    , id_9,
    input supply0 id_2,
    input tri0 id_3,
    input supply0 id_4,
    output wor id_5,
    output uwire id_6,
    output wor id_7
);
  assign id_7 = 1;
  logic [1 : 1] id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_9
  );
endmodule
