--- sim-outorderO2-1.txt	2022-04-22 23:11:31.440856944 -0600
+++ sim-outorderO2-2.txt	2022-04-22 23:10:50.237012976 -0600
@@ -5,9 +5,9 @@
 entity, or for any commercial purpose, without the prior written permission
 of SimpleScalar, LLC (info@simplescalar.com).
 
-sim: command line: ./../simplesim-3.0/sim-outorder -res:fpalu 1 -res:fpmult 1 -res:imult 1 -res:ialu 1 testO2 
+sim: command line: ./../simplesim-3.0/sim-outorder -res:fpalu 8 -res:fpmult 8 -res:imult 8 -res:ialu 8 testO2 
 
-sim: simulation started @ Fri Apr 22 23:11:29 2022, options follow:
+sim: simulation started @ Fri Apr 22 23:10:48 2022, options follow:
 
 sim-outorder: This simulator implements a very detailed out-of-order issue
 superscalar processor with a two-level memory system and speculative
@@ -61,11 +61,11 @@
 -tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
 -tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
 -tlb:lat                   30 # inst/data TLB miss latency (in cycles)
--res:ialu                   1 # total number of integer ALU's available
--res:imult                  1 # total number of integer multiplier/dividers available
+-res:ialu                   8 # total number of integer ALU's available
+-res:imult                  8 # total number of integer multiplier/dividers available
 -res:memport                2 # total number of memory system ports available (to CPU)
--res:fpalu                  1 # total number of floating point ALU's available
--res:fpmult                 1 # total number of floating point multiplier/dividers available
+-res:fpalu                  8 # total number of floating point ALU's available
+-res:fpmult                 8 # total number of floating point multiplier/dividers available
 # -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)
 -bugcompat              false # operate in backward-compatible bugs mode (for testing only)
 
@@ -367,86 +367,86 @@
 sim_num_branches             463704 # total number of branches committed
 sim_elapsed_time                  2 # total simulation time in seconds
 sim_inst_rate          1625050.0000 # simulation speed (in insts/sec)
-sim_total_insn              3623456 # total number of instructions executed
-sim_total_refs               735376 # total number of loads and stores executed
-sim_total_loads              437476 # total number of loads executed
-sim_total_stores        297900.0000 # total number of stores executed
-sim_total_branches           532684 # total number of branches executed
-sim_cycle                   3568068 # total simulation time in cycles
-sim_IPC                      0.9109 # instructions per cycle
-sim_CPI                      1.0978 # cycles per instruction
-sim_exec_BW                  1.0155 # total instructions (mis-spec + committed) per cycle
+sim_total_insn              3533109 # total number of instructions executed
+sim_total_refs               705391 # total number of loads and stores executed
+sim_total_loads              418519 # total number of loads executed
+sim_total_stores        286872.0000 # total number of stores executed
+sim_total_branches           516585 # total number of branches executed
+sim_cycle                   2267801 # total simulation time in cycles
+sim_IPC                      1.4332 # instructions per cycle
+sim_CPI                      0.6978 # cycles per instruction
+sim_exec_BW                  1.5579 # total instructions (mis-spec + committed) per cycle
 sim_IPB                      7.0090 # instruction per branch
-IFQ_count                  11642419 # cumulative IFQ occupancy
-IFQ_fcount                  2800742 # cumulative IFQ full count
-ifq_occupancy                3.2629 # avg IFQ occupancy (insn's)
-ifq_rate                     1.0155 # avg IFQ dispatch rate (insn/cycle)
-ifq_latency                  3.2131 # avg IFQ occupant latency (cycle's)
-ifq_full                     0.7849 # fraction of time (cycle's) IFQ was full
-RUU_count                  47564889 # cumulative RUU occupancy
-RUU_fcount                  2611367 # cumulative RUU full count
-ruu_occupancy               13.3307 # avg RUU occupancy (insn's)
-ruu_rate                     1.0155 # avg RUU dispatch rate (insn/cycle)
-ruu_latency                 13.1269 # avg RUU occupant latency (cycle's)
-ruu_full                     0.7319 # fraction of time (cycle's) RUU was full
-LSQ_count                   8426213 # cumulative LSQ occupancy
-LSQ_fcount                    69164 # cumulative LSQ full count
-lsq_occupancy                2.3616 # avg LSQ occupancy (insn's)
-lsq_rate                     1.0155 # avg LSQ dispatch rate (insn/cycle)
-lsq_latency                  2.3255 # avg LSQ occupant latency (cycle's)
-lsq_full                     0.0194 # fraction of time (cycle's) LSQ was full
-sim_slip                   57451836 # total number of slip cycles
-avg_sim_slip                17.6769 # the average slip between issue and retirement
-bpred_bimod.lookups          559704 # total number of bpred lookups
+IFQ_count                   6248893 # cumulative IFQ occupancy
+IFQ_fcount                  1401005 # cumulative IFQ full count
+ifq_occupancy                2.7555 # avg IFQ occupancy (insn's)
+ifq_rate                     1.5579 # avg IFQ dispatch rate (insn/cycle)
+ifq_latency                  1.7687 # avg IFQ occupant latency (cycle's)
+ifq_full                     0.6178 # fraction of time (cycle's) IFQ was full
+RUU_count                  24941881 # cumulative RUU occupancy
+RUU_fcount                  1153228 # cumulative RUU full count
+ruu_occupancy               10.9983 # avg RUU occupancy (insn's)
+ruu_rate                     1.5579 # avg RUU dispatch rate (insn/cycle)
+ruu_latency                  7.0595 # avg RUU occupant latency (cycle's)
+ruu_full                     0.5085 # fraction of time (cycle's) RUU was full
+LSQ_count                   3896526 # cumulative LSQ occupancy
+LSQ_fcount                    26593 # cumulative LSQ full count
+lsq_occupancy                1.7182 # avg LSQ occupancy (insn's)
+lsq_rate                     1.5579 # avg LSQ dispatch rate (insn/cycle)
+lsq_latency                  1.1029 # avg LSQ occupant latency (cycle's)
+lsq_full                     0.0117 # fraction of time (cycle's) LSQ was full
+sim_slip                   31901378 # total number of slip cycles
+avg_sim_slip                 9.8155 # the average slip between issue and retirement
+bpred_bimod.lookups          532354 # total number of bpred lookups
 bpred_bimod.updates          463704 # total number of updates
-bpred_bimod.addr_hits        419635 # total number of address-predicted hits
-bpred_bimod.dir_hits         422490 # total number of direction-predicted hits (includes addr-hits)
-bpred_bimod.misses            41214 # total number of misses
-bpred_bimod.jr_hits           37506 # total number of address-predicted hits for JR's
+bpred_bimod.addr_hits        419872 # total number of address-predicted hits
+bpred_bimod.dir_hits         422492 # total number of direction-predicted hits (includes addr-hits)
+bpred_bimod.misses            41212 # total number of misses
+bpred_bimod.jr_hits           37738 # total number of address-predicted hits for JR's
 bpred_bimod.jr_seen           40021 # total number of JR's seen
 bpred_bimod.jr_non_ras_hits.PP          670 # total number of address-predicted hits for non-RAS JR's
 bpred_bimod.jr_non_ras_seen.PP         2560 # total number of non-RAS JR's seen
-bpred_bimod.bpred_addr_rate    0.9050 # branch address-prediction rate (i.e., addr-hits/updates)
+bpred_bimod.bpred_addr_rate    0.9055 # branch address-prediction rate (i.e., addr-hits/updates)
 bpred_bimod.bpred_dir_rate    0.9111 # branch direction-prediction rate (i.e., all-hits/updates)
-bpred_bimod.bpred_jr_rate    0.9372 # JR address-prediction rate (i.e., JR addr-hits/JRs seen)
+bpred_bimod.bpred_jr_rate    0.9430 # JR address-prediction rate (i.e., JR addr-hits/JRs seen)
 bpred_bimod.bpred_jr_non_ras_rate.PP    0.2617 # non-RAS JR addr-pred rate (ie, non-RAS JR hits/JRs seen)
-bpred_bimod.retstack_pushes        44328 # total number of address pushed onto ret-addr stack
-bpred_bimod.retstack_pops        44713 # total number of address popped off of ret-addr stack
+bpred_bimod.retstack_pushes        42332 # total number of address pushed onto ret-addr stack
+bpred_bimod.retstack_pops        39864 # total number of address popped off of ret-addr stack
 bpred_bimod.used_ras.PP        37461 # total number of RAS predictions used
-bpred_bimod.ras_hits.PP        36836 # total number of RAS hits
-bpred_bimod.ras_rate.PP    0.9833 # RAS prediction rate (i.e., RAS hits/used RAS)
-il1.accesses                3856748 # total number of accesses
-il1.hits                    3779753 # total number of hits
-il1.misses                    76995 # total number of misses
-il1.replacements              76485 # total number of replacements
+bpred_bimod.ras_hits.PP        37068 # total number of RAS hits
+bpred_bimod.ras_rate.PP    0.9895 # RAS prediction rate (i.e., RAS hits/used RAS)
+il1.accesses                3761675 # total number of accesses
+il1.hits                    3685074 # total number of hits
+il1.misses                    76601 # total number of misses
+il1.replacements              76091 # total number of replacements
 il1.writebacks                    0 # total number of writebacks
 il1.invalidations                 0 # total number of invalidations
-il1.miss_rate                0.0200 # miss rate (i.e., misses/ref)
-il1.repl_rate                0.0198 # replacement rate (i.e., repls/ref)
+il1.miss_rate                0.0204 # miss rate (i.e., misses/ref)
+il1.repl_rate                0.0202 # replacement rate (i.e., repls/ref)
 il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
 il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
-dl1.accesses                 642268 # total number of accesses
-dl1.hits                     641572 # total number of hits
-dl1.misses                      696 # total number of misses
-dl1.replacements                184 # total number of replacements
-dl1.writebacks                  180 # total number of writebacks
+dl1.accesses                 646381 # total number of accesses
+dl1.hits                     645682 # total number of hits
+dl1.misses                      699 # total number of misses
+dl1.replacements                187 # total number of replacements
+dl1.writebacks                  183 # total number of writebacks
 dl1.invalidations                 0 # total number of invalidations
 dl1.miss_rate                0.0011 # miss rate (i.e., misses/ref)
 dl1.repl_rate                0.0003 # replacement rate (i.e., repls/ref)
 dl1.wb_rate                  0.0003 # writeback rate (i.e., wrbks/ref)
 dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
-ul2.accesses                  77871 # total number of accesses
-ul2.hits                      76751 # total number of hits
-ul2.misses                     1120 # total number of misses
+ul2.accesses                  77483 # total number of accesses
+ul2.hits                      76361 # total number of hits
+ul2.misses                     1122 # total number of misses
 ul2.replacements                  0 # total number of replacements
 ul2.writebacks                    0 # total number of writebacks
 ul2.invalidations                 0 # total number of invalidations
-ul2.miss_rate                0.0144 # miss rate (i.e., misses/ref)
+ul2.miss_rate                0.0145 # miss rate (i.e., misses/ref)
 ul2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
 ul2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
 ul2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
-itlb.accesses               3856748 # total number of accesses
-itlb.hits                   3856729 # total number of hits
+itlb.accesses               3761675 # total number of accesses
+itlb.hits                   3761656 # total number of hits
 itlb.misses                      19 # total number of misses
 itlb.replacements                 0 # total number of replacements
 itlb.writebacks                   0 # total number of writebacks
@@ -455,8 +455,8 @@
 itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
 itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
 itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
-dtlb.accesses                642270 # total number of accesses
-dtlb.hits                    642261 # total number of hits
+dtlb.accesses                650938 # total number of accesses
+dtlb.hits                    650929 # total number of hits
 dtlb.misses                       9 # total number of misses
 dtlb.replacements                 0 # total number of replacements
 dtlb.writebacks                   0 # total number of writebacks
@@ -477,7 +477,7 @@
 ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
 mem.page_count                   29 # total number of pages allocated
 mem.page_mem                   116k # total size of memory pages allocated
-mem.ptab_misses                 147 # total first level page table misses
-mem.ptab_accesses          20718822 # total page table accesses
+mem.ptab_misses                  88 # total first level page table misses
+mem.ptab_accesses          20302765 # total page table accesses
 mem.ptab_miss_rate           0.0000 # first level page table miss rate
 
