{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 07 04:53:38 2014 " "Info: Processing started: Tue Jan 07 04:53:38 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off WH4574_USART -c WH4574_USART " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off WH4574_USART -c WH4574_USART" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "WH4574_USART.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file WH4574_USART.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wh4574_sci-behav " "Info: Found design unit 1: wh4574_sci-behav" {  } { { "WH4574_USART.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/WH4574_USART/WH4574_USART.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 wh4574_sci " "Info: Found entity 1: wh4574_sci" {  } { { "WH4574_USART.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/WH4574_USART/WH4574_USART.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "WH4574_SCI.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file WH4574_SCI.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wh4574_usart-behav " "Info: Found design unit 1: wh4574_usart-behav" {  } { { "WH4574_SCI.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/WH4574_USART/WH4574_SCI.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 wh4574_usart " "Info: Found entity 1: wh4574_usart" {  } { { "WH4574_SCI.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/WH4574_USART/WH4574_SCI.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "WH4574_COUNT26.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file WH4574_COUNT26.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WH4574_COUNT26-RTL " "Info: Found design unit 1: WH4574_COUNT26-RTL" {  } { { "WH4574_COUNT26.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/WH4574_USART/WH4574_COUNT26.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 WH4574_COUNT26 " "Info: Found entity 1: WH4574_COUNT26" {  } { { "WH4574_COUNT26.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/WH4574_USART/WH4574_COUNT26.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "WH4574_DIV50.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file WH4574_DIV50.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WH4574_DIV50-RTL " "Info: Found design unit 1: WH4574_DIV50-RTL" {  } { { "WH4574_DIV50.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/WH4574_USART/WH4574_DIV50.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 WH4574_DIV50 " "Info: Found entity 1: WH4574_DIV50" {  } { { "WH4574_DIV50.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/WH4574_USART/WH4574_DIV50.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "WH4574_DIV1K.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file WH4574_DIV1K.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wh4574_div1k-behav " "Info: Found design unit 1: wh4574_div1k-behav" {  } { { "WH4574_DIV1K.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/WH4574_USART/WH4574_DIV1K.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 wh4574_div1k " "Info: Found entity 1: wh4574_div1k" {  } { { "WH4574_DIV1K.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/WH4574_USART/WH4574_DIV1K.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "WH4574_COUNT8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file WH4574_COUNT8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WH4574_COUNT8-RTL " "Info: Found design unit 1: WH4574_COUNT8-RTL" {  } { { "WH4574_COUNT8.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/WH4574_USART/WH4574_COUNT8.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 WH4574_COUNT8 " "Info: Found entity 1: WH4574_COUNT8" {  } { { "WH4574_COUNT8.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/WH4574_USART/WH4574_COUNT8.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "WH4574_DIVTO1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file WH4574_DIVTO1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WH4574_DIVTO1-RTL " "Info: Found design unit 1: WH4574_DIVTO1-RTL" {  } { { "WH4574_DIVTO1.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/WH4574_USART/WH4574_DIVTO1.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 WH4574_DIVTO1 " "Info: Found entity 1: WH4574_DIVTO1" {  } { { "WH4574_DIVTO1.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/WH4574_USART/WH4574_DIVTO1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "WH4574_DISPLAY8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file WH4574_DISPLAY8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WH4574_DISPLAY8-behav " "Info: Found design unit 1: WH4574_DISPLAY8-behav" {  } { { "WH4574_DISPLAY8.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/WH4574_USART/WH4574_DISPLAY8.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 WH4574_DISPLAY8 " "Info: Found entity 1: WH4574_DISPLAY8" {  } { { "WH4574_DISPLAY8.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/WH4574_USART/WH4574_DISPLAY8.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "WH4574_USART_ALL.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file WH4574_USART_ALL.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 WH4574_USART_ALL " "Info: Found entity 1: WH4574_USART_ALL" {  } { { "WH4574_USART_ALL.bdf" "" { Schematic "C:/Users/Dawn/Desktop/WH4574/WH4574_USART/WH4574_USART_ALL.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "WH4574_CONTROL C:/Users/Dawn/Desktop/WH4574/WH4574_USART/WH4574_CONTROL.vhd " "Warning: Entity \"WH4574_CONTROL\" obtained from \"C:/Users/Dawn/Desktop/WH4574/WH4574_USART/WH4574_CONTROL.vhd\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "WH4574_CONTROL.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file WH4574_CONTROL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WH4574_CONTROL-RTL " "Info: Found design unit 1: WH4574_CONTROL-RTL" {  } { { "WH4574_CONTROL.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/WH4574_USART/WH4574_CONTROL.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 WH4574_CONTROL " "Info: Found entity 1: WH4574_CONTROL" {  } { { "WH4574_CONTROL.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/WH4574_USART/WH4574_CONTROL.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "WH4574_DIV4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file WH4574_DIV4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WH4574_DIV4-RTL " "Info: Found design unit 1: WH4574_DIV4-RTL" {  } { { "WH4574_DIV4.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/WH4574_USART/WH4574_DIV4.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 WH4574_DIV4 " "Info: Found entity 1: WH4574_DIV4" {  } { { "WH4574_DIV4.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/WH4574_USART/WH4574_DIV4.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CONTROL_BACKUP.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CONTROL_BACKUP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WH4574_CONTROL_BACKUP-RTL " "Info: Found design unit 1: WH4574_CONTROL_BACKUP-RTL" {  } { { "CONTROL_BACKUP.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/WH4574_USART/CONTROL_BACKUP.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 WH4574_CONTROL_BACKUP " "Info: Found entity 1: WH4574_CONTROL_BACKUP" {  } { { "CONTROL_BACKUP.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/WH4574_USART/CONTROL_BACKUP.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "WH4574_SEL2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file WH4574_SEL2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WH4574_SEL2-RTL " "Info: Found design unit 1: WH4574_SEL2-RTL" {  } { { "WH4574_SEL2.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/WH4574_USART/WH4574_SEL2.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 WH4574_SEL2 " "Info: Found entity 1: WH4574_SEL2" {  } { { "WH4574_SEL2.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/WH4574_USART/WH4574_SEL2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "WH4574_USART_ALL " "Info: Elaborating entity \"WH4574_USART_ALL\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WH4574_DISPLAY8 WH4574_DISPLAY8:inst6 " "Info: Elaborating entity \"WH4574_DISPLAY8\" for hierarchy \"WH4574_DISPLAY8:inst6\"" {  } { { "WH4574_USART_ALL.bdf" "inst6" { Schematic "C:/Users/Dawn/Desktop/WH4574/WH4574_USART/WH4574_USART_ALL.bdf" { { 168 688 816 392 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WH4574_COUNT26 WH4574_COUNT26:inst " "Info: Elaborating entity \"WH4574_COUNT26\" for hierarchy \"WH4574_COUNT26:inst\"" {  } { { "WH4574_USART_ALL.bdf" "inst" { Schematic "C:/Users/Dawn/Desktop/WH4574/WH4574_USART/WH4574_USART_ALL.bdf" { { -32 408 504 64 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WH4574_DIV50 WH4574_DIV50:inst1 " "Info: Elaborating entity \"WH4574_DIV50\" for hierarchy \"WH4574_DIV50:inst1\"" {  } { { "WH4574_USART_ALL.bdf" "inst1" { Schematic "C:/Users/Dawn/Desktop/WH4574/WH4574_USART/WH4574_USART_ALL.bdf" { { -32 184 280 64 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wh4574_sci wh4574_sci:inst5 " "Info: Elaborating entity \"wh4574_sci\" for hierarchy \"wh4574_sci:inst5\"" {  } { { "WH4574_USART_ALL.bdf" "inst5" { Schematic "C:/Users/Dawn/Desktop/WH4574/WH4574_USART/WH4574_USART_ALL.bdf" { { -32 656 840 128 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cs WH4574_USART.vhd(65) " "Warning (10492): VHDL Process Statement warning at WH4574_USART.vhd(65): signal \"cs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "WH4574_USART.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/WH4574_USART/WH4574_USART.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "din_latch WH4574_USART.vhd(126) " "Warning (10492): VHDL Process Statement warning at WH4574_USART.vhd(126): signal \"din_latch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "WH4574_USART.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/WH4574_USART/WH4574_USART.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "din_latch WH4574_USART.vhd(127) " "Warning (10492): VHDL Process Statement warning at WH4574_USART.vhd(127): signal \"din_latch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "WH4574_USART.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/WH4574_USART/WH4574_USART.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "din_latch WH4574_USART.vhd(128) " "Warning (10492): VHDL Process Statement warning at WH4574_USART.vhd(128): signal \"din_latch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "WH4574_USART.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/WH4574_USART/WH4574_USART.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "din_latch WH4574_USART.vhd(129) " "Warning (10492): VHDL Process Statement warning at WH4574_USART.vhd(129): signal \"din_latch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "WH4574_USART.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/WH4574_USART/WH4574_USART.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "din_latch WH4574_USART.vhd(130) " "Warning (10492): VHDL Process Statement warning at WH4574_USART.vhd(130): signal \"din_latch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "WH4574_USART.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/WH4574_USART/WH4574_USART.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "din_latch WH4574_USART.vhd(131) " "Warning (10492): VHDL Process Statement warning at WH4574_USART.vhd(131): signal \"din_latch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "WH4574_USART.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/WH4574_USART/WH4574_USART.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "din_latch WH4574_USART.vhd(132) " "Warning (10492): VHDL Process Statement warning at WH4574_USART.vhd(132): signal \"din_latch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "WH4574_USART.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/WH4574_USART/WH4574_USART.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "din_latch WH4574_USART.vhd(133) " "Warning (10492): VHDL Process Statement warning at WH4574_USART.vhd(133): signal \"din_latch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "WH4574_USART.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/WH4574_USART/WH4574_USART.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WH4574_SEL2 WH4574_SEL2:inst11 " "Info: Elaborating entity \"WH4574_SEL2\" for hierarchy \"WH4574_SEL2:inst11\"" {  } { { "WH4574_USART_ALL.bdf" "inst11" { Schematic "C:/Users/Dawn/Desktop/WH4574/WH4574_USART/WH4574_USART_ALL.bdf" { { 112 472 568 208 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WH4574_DIVTO1 WH4574_DIVTO1:inst8 " "Info: Elaborating entity \"WH4574_DIVTO1\" for hierarchy \"WH4574_DIVTO1:inst8\"" {  } { { "WH4574_USART_ALL.bdf" "inst8" { Schematic "C:/Users/Dawn/Desktop/WH4574/WH4574_USART/WH4574_USART_ALL.bdf" { { 128 312 408 224 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wh4574_div1k wh4574_div1k:inst4 " "Info: Elaborating entity \"wh4574_div1k\" for hierarchy \"wh4574_div1k:inst4\"" {  } { { "WH4574_USART_ALL.bdf" "inst4" { Schematic "C:/Users/Dawn/Desktop/WH4574/WH4574_USART/WH4574_USART_ALL.bdf" { { 104 136 248 200 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WH4574_CONTROL WH4574_CONTROL:inst12 " "Info: Elaborating entity \"WH4574_CONTROL\" for hierarchy \"WH4574_CONTROL:inst12\"" {  } { { "WH4574_USART_ALL.bdf" "inst12" { Schematic "C:/Users/Dawn/Desktop/WH4574/WH4574_USART/WH4574_USART_ALL.bdf" { { -168 608 752 -72 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "WH4574_DIV50:inst1\|Ram0 " "Info: RAM logic \"WH4574_DIV50:inst1\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "WH4574_DIV50.vhd" "Ram0" { Text "C:/Users/Dawn/Desktop/WH4574/WH4574_USART/WH4574_DIV50.vhd" 15 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "WH4574_SEL2:inst11\|Q WH4574_SEL2:inst11\|Q~_emulated WH4574_SEL2:inst11\|Q~latch " "Warning (13310): Register \"WH4574_SEL2:inst11\|Q\" is converted into an equivalent circuit using register \"WH4574_SEL2:inst11\|Q~_emulated\" and latch \"WH4574_SEL2:inst11\|Q~latch\"" {  } { { "WH4574_SEL2.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/WH4574_USART/WH4574_SEL2.vhd" 8 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "201 " "Info: Implemented 201 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Info: Implemented 12 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "187 " "Info: Implemented 187 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "232 " "Info: Peak virtual memory: 232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 07 04:53:44 2014 " "Info: Processing ended: Tue Jan 07 04:53:44 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
