v 20010722
T 500 4800 2 10 1 1 0 6
uref=U?
T 300 50 9 10 1 0 0 0
4026
T 2400 950 5 10 0 0 0 0
device=4026
T 2400 1150 5 10 0 0 0 0
footprint=None
T 2400 1350 5 10 0 0 0 0
net=VSS:8
T 2400 1550 5 10 0 0 0 0
net=VDD:16
P 0 700 300 700 1
{
T 100 750 5 8 1 1 0 0
pin1=15
T 350 700 3 8 1 1 0 0
label=Reset
T 350 700 5 8 0 1 0 2
type=in
}
P 0 1100 300 1100 1
{
T 100 1150 5 8 1 1 0 0
pin2=2
T 350 1100 3 8 1 1 0 0
label=Inhibit
T 350 1100 5 8 0 1 0 2
type=in
}
P 0 1500 300 1500 1
{
T 100 1550 5 8 1 1 0 0
pin3=3
T 350 1500 3 8 1 1 0 0
label=Enable
T 350 1500 5 8 0 1 0 2
type=in
}
P 0 1900 300 1900 1
{
T 100 1950 5 8 1 1 0 0
pin4=1
T 425 1900 3 8 1 1 0 0
label=CLK
T 425 1900 5 8 0 1 0 2
type=in
}
L 400 1900 300 1975 3 0 0 0 -1 -1
L 400 1900 300 1825 3 0 0 0 -1 -1
P 2000 1100 1700 1100 1
{
T 1800 1150 5 8 1 1 0 0
pin5=14
T 1650 1100 3 8 1 1 0 6
label=Ungated C
T 1650 1100 5 8 0 1 0 8
type=out
}
P 2000 1900 1700 1900 1
{
T 1800 1950 5 8 1 1 0 0
pin6=7
T 1650 1900 3 8 1 1 0 6
label=G
T 1650 1900 5 8 0 1 0 8
type=out
}
P 2000 2300 1700 2300 1
{
T 1800 2350 5 8 1 1 0 0
pin7=6
T 1650 2300 3 8 1 1 0 6
label=F
T 1650 2300 5 8 0 1 0 8
type=out
}
P 2000 1500 1700 1500 1
{
T 1800 1550 5 8 1 1 0 0
pin8=4
T 1650 1500 3 8 1 1 0 6
label=Enable
T 1650 1500 5 8 0 1 0 8
type=out
}
P 2000 2700 1700 2700 1
{
T 1800 2750 5 8 1 1 0 0
pin9=11
T 1650 2700 3 8 1 1 0 6
label=E
T 1650 2700 5 8 0 1 0 8
type=out
}
P 2000 3100 1700 3100 1
{
T 1800 3150 5 8 1 1 0 0
pin10=9
T 1650 3100 3 8 1 1 0 6
label=D
T 1650 3100 5 8 0 1 0 8
type=out
}
P 2000 700 1700 700 1
{
T 1800 750 5 8 1 1 0 0
pin11=5
T 1650 700 3 8 1 1 0 6
label=Carry
T 1650 700 5 8 0 1 0 8
type=out
}
P 2000 3500 1700 3500 1
{
T 1800 3550 5 8 1 1 0 0
pin12=13
T 1650 3500 3 8 1 1 0 6
label=C
T 1650 3500 5 8 0 1 0 8
type=out
}
P 2000 3900 1700 3900 1
{
T 1800 3950 5 8 1 1 0 0
pin13=12
T 1650 3900 3 8 1 1 0 6
label=B
T 1650 3900 5 8 0 1 0 8
type=out
}
P 2000 4300 1700 4300 1
{
T 1800 4350 5 8 1 1 0 0
pin14=10
T 1650 4300 3 8 1 1 0 6
label=A
T 1650 4300 5 8 0 1 0 8
type=out
}
B 300 300 1400 4400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
