[VIC]
U712_BYTE_ENABLE.N_143_i_cascade_=ltout:in2
U712_CHIP_RAM.N_164_cascade_=ltout:in0
U712_CHIP_RAM.N_180_cascade_=ltout:in0
U712_CHIP_RAM.N_193_cascade_=ltout:in0
U712_CHIP_RAM.N_214_cascade_=ltout:in2
U712_CHIP_RAM.N_244_cascade_=ltout:in0
U712_CHIP_RAM.SDRAM_CMD_3_sqmuxa_1_0_0_0_cascade_=ltout:in2
U712_CHIP_RAM.SDRAM_CMD_3_sqmuxa_1_0_0_a4_1_cascade_=ltout:in1
U712_CHIP_RAM.SDRAM_CMD_cnst_0_140_i_a2_0_i_1_cascade_=ltout:in0
U712_CHIP_RAM.SDRAM_CMD_cnst_0_140_i_a2_0_i_2_cascade_=ltout:in3
U712_CHIP_RAM.SDRAM_CMD_cnst_0_1_62_i_a2_2_i_2_cascade_=ltout:in1
U712_CHIP_RAM.SDRAM_CMD_cnst_0_1_62_i_a2_2_i_3_cascade_=ltout:in3
U712_CHIP_RAM.SDRAM_CMD_cnst_0_2_29_i_a2_0_i_1_cascade_=ltout:in0
U712_CHIP_RAM.SDRAM_CMD_cnst_0_2_29_i_a2_0_i_2_cascade_=ltout:in3
U712_CHIP_RAM.SDRAM_COUNTER_1_sqmuxa_i_0_183_i_0_1_cascade_=ltout:in3
U712_CHIP_RAM.SDRAM_COUNTER_RNI0OJB2Z0Z_7_cascade_=ltout:in0
U712_CHIP_RAM.un1_SDRAM_COUNTER41_2_2_0_a4_0_cascade_=ltout:in3
U712_CYCLE_TERM.N_191_i_0_en_cascade_=ltout:in1
U712_REG_SM.N_167_cascade_=ltout:in0
U712_REG_SM.N_176_cascade_=ltout:in0
U712_REG_SM.N_178_cascade_=ltout:in1
U712_REG_SM.N_185_cascade_=ltout:in0
U712_REG_SM.STATE_COUNT_RNIPBP14Z0Z_1_cascade_=ltout:in1
