Analysis & Synthesis report for or1420SingleCore
Fri May 24 13:38:08 2024
Quartus Prime Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |or1420SingleCore|busArbiter:arbiter|s_stateReg
 11. State Machine - |or1420SingleCore|bios:start|s_stateMachineReg
 12. State Machine - |or1420SingleCore|spiBus:flash|spiShiftSingle:single|s_stateReg
 13. State Machine - |or1420SingleCore|spiBus:flash|spiShiftSingle:single|s_cntrlReg
 14. State Machine - |or1420SingleCore|spiBus:flash|spiShiftQuad:quad|s_stateReg
 15. State Machine - |or1420SingleCore|screens:hdmi|graphicsController:graphics|s_dmaState
 16. State Machine - |or1420SingleCore|screens:hdmi|hdmi_720p:generator|s_verticalState
 17. State Machine - |or1420SingleCore|screens:hdmi|hdmi_720p:generator|s_horizontalState
 18. State Machine - |or1420SingleCore|camera:camIf|s_stateMachineReg
 19. State Machine - |or1420SingleCore|ramDmaCi:ramDma|s_dmaCurrentStateReg
 20. State Machine - |or1420SingleCore|i2cCustomInstr:i2cm|i2cMaster:master|s_stateMachineReg
 21. State Machine - |or1420SingleCore|or1420Top:cpu1|dCache:loadStore|s_busStateReg
 22. State Machine - |or1420SingleCore|or1420Top:cpu1|dCache:loadStore|s_stateReg
 23. State Machine - |or1420SingleCore|or1420Top:cpu1|decodeStage:decode|s_exceptionModeReg
 24. State Machine - |or1420SingleCore|or1420Top:cpu1|fetchStage:fetch|s_busStateReg
 25. State Machine - |or1420SingleCore|or1420Top:cpu1|fetchStage:fetch|s_stateReg
 26. State Machine - |or1420SingleCore|sdramController:sdram|s_sdramCurrentState
 27. State Machine - |or1420SingleCore|uartBus:uart1|s_readStateReg
 28. State Machine - |or1420SingleCore|uartBus:uart1|uartRx:RXC|s_stateMachineReg
 29. State Machine - |or1420SingleCore|uartBus:uart1|uartTx:TXC|s_stateMachineReg
 30. Logic Cells Representing Combinational Loops
 31. Registers Removed During Synthesis
 32. Removed Registers Triggering Further Register Optimizations
 33. General Register Statistics
 34. Inverted Register Statistics
 35. Registers Added for RAM Pass-Through Logic
 36. Registers Packed Into Inferred Megafunctions
 37. Multiplexer Restructuring Statistics (Restructuring Performed)
 38. Source assignments for uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated
 39. Source assignments for busArbiter:arbiter|queueMemory:queue|altsyncram:s_memory_rtl_0|altsyncram_epg1:auto_generated
 40. Source assignments for ramDmaCi:ramDma|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_m9n1:auto_generated
 41. Source assignments for or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|altsyncram:byteRam3_rtl_0|altsyncram_9f81:auto_generated
 42. Source assignments for or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|altsyncram:byteRam2_rtl_0|altsyncram_9f81:auto_generated
 43. Source assignments for or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|altsyncram:byteRam1_rtl_0|altsyncram_9f81:auto_generated
 44. Source assignments for or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|altsyncram:byteRam0_rtl_0|altsyncram_9f81:auto_generated
 45. Source assignments for or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated
 46. Source assignments for uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated
 47. Source assignments for camera:camIf|dualPortRam2k:lineBuffer|altsyncram:memory_rtl_0|altsyncram_23d1:auto_generated
 48. Source assignments for bios:start|biosRom:rom|altsyncram:Ram0_rtl_0|altsyncram_5r71:auto_generated
 49. Source assignments for screens:hdmi|charRom:asciiRom|altsyncram:Ram0_rtl_0|altsyncram_ul71:auto_generated
 50. Source assignments for screens:hdmi|dualPortRam2k:LineBuffer2|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated
 51. Source assignments for screens:hdmi|dualPortRam2k:LineBuffer1|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated
 52. Source assignments for sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated
 53. Source assignments for screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated
 54. Source assignments for screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated
 55. Parameter Settings for User Entity Instance: altpll:altpll_component
 56. Parameter Settings for User Entity Instance: uartBus:uart1
 57. Parameter Settings for User Entity Instance: sdramController:sdram
 58. Parameter Settings for User Entity Instance: or1420Top:cpu1
 59. Parameter Settings for User Entity Instance: or1420Top:cpu1|fetchStage:fetch
 60. Parameter Settings for User Entity Instance: processorId:cpuFreq
 61. Parameter Settings for User Entity Instance: swapByte:ise1
 62. Parameter Settings for User Entity Instance: i2cCustomInstr:i2cm
 63. Parameter Settings for User Entity Instance: i2cCustomInstr:i2cm|i2cMaster:master
 64. Parameter Settings for User Entity Instance: delayIse:delayMicro
 65. Parameter Settings for User Entity Instance: edge_detection:sobel
 66. Parameter Settings for User Entity Instance: rgb565GrayscaleIse:converter
 67. Parameter Settings for User Entity Instance: ramDmaCi:ramDma
 68. Parameter Settings for User Entity Instance: ramDmaCi:ramDma|dualPortSSRAM:memory
 69. Parameter Settings for User Entity Instance: gpio:sevenSegDipSwitch
 70. Parameter Settings for User Entity Instance: camera:camIf
 71. Parameter Settings for User Entity Instance: screens:hdmi
 72. Parameter Settings for User Entity Instance: screens:hdmi|textController:textC1
 73. Parameter Settings for User Entity Instance: screens:hdmi|textController:textC2
 74. Parameter Settings for User Entity Instance: screens:hdmi|graphicsController:graphics
 75. Parameter Settings for User Entity Instance: spiBus:flash
 76. Parameter Settings for Inferred Entity Instance: uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0
 77. Parameter Settings for Inferred Entity Instance: busArbiter:arbiter|queueMemory:queue|altsyncram:s_memory_rtl_0
 78. Parameter Settings for Inferred Entity Instance: ramDmaCi:ramDma|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0
 79. Parameter Settings for Inferred Entity Instance: or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|altsyncram:byteRam3_rtl_0
 80. Parameter Settings for Inferred Entity Instance: or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|altsyncram:byteRam2_rtl_0
 81. Parameter Settings for Inferred Entity Instance: or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|altsyncram:byteRam1_rtl_0
 82. Parameter Settings for Inferred Entity Instance: or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|altsyncram:byteRam0_rtl_0
 83. Parameter Settings for Inferred Entity Instance: or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0
 84. Parameter Settings for Inferred Entity Instance: uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0
 85. Parameter Settings for Inferred Entity Instance: camera:camIf|dualPortRam2k:lineBuffer|altsyncram:memory_rtl_0
 86. Parameter Settings for Inferred Entity Instance: bios:start|biosRom:rom|altsyncram:Ram0_rtl_0
 87. Parameter Settings for Inferred Entity Instance: screens:hdmi|charRom:asciiRom|altsyncram:Ram0_rtl_0
 88. Parameter Settings for Inferred Entity Instance: screens:hdmi|dualPortRam2k:LineBuffer2|altsyncram:memory_rtl_0
 89. Parameter Settings for Inferred Entity Instance: screens:hdmi|dualPortRam2k:LineBuffer1|altsyncram:memory_rtl_0
 90. Parameter Settings for Inferred Entity Instance: sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0
 91. Parameter Settings for Inferred Entity Instance: screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0
 92. Parameter Settings for Inferred Entity Instance: screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0
 93. Parameter Settings for Inferred Entity Instance: or1420Top:cpu1|executeStage:exe|multiplier:mul|lpm_mult:Mult0
 94. Parameter Settings for Inferred Entity Instance: screens:hdmi|textController:textC1|lpm_mult:Mult0
 95. Parameter Settings for Inferred Entity Instance: screens:hdmi|textController:textC1|lpm_mult:Mult2
 96. Parameter Settings for Inferred Entity Instance: screens:hdmi|textController:textC1|lpm_mult:Mult1
 97. altpll Parameter Settings by Entity Instance
 98. altsyncram Parameter Settings by Entity Instance
 99. lpm_mult Parameter Settings by Entity Instance
100. Port Connectivity Checks: "busArbiter:arbiter"
101. Port Connectivity Checks: "screens:hdmi|dualPortRam4k:asciiRam2"
102. Port Connectivity Checks: "screens:hdmi|dualPortRam4k:asciiRam1"
103. Port Connectivity Checks: "screens:hdmi|textController:textC2"
104. Port Connectivity Checks: "screens:hdmi"
105. Port Connectivity Checks: "camera:camIf|dualPortRam2k:lineBuffer"
106. Port Connectivity Checks: "swapByte:ise1"
107. Port Connectivity Checks: "processorId:cpuFreq|decimalCounter:cnt[5].dcount"
108. Port Connectivity Checks: "processorId:cpuFreq|decimalCounter:cnt[0].dcount"
109. Port Connectivity Checks: "or1420Top:cpu1"
110. Port Connectivity Checks: "sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem"
111. Port Connectivity Checks: "sdramController:sdram"
112. Port Connectivity Checks: "uartBus:uart1"
113. Post-Synthesis Netlist Statistics for Top Partition
114. Elapsed Time Per Partition
115. Analysis & Synthesis Messages
116. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri May 24 13:38:08 2024       ;
; Quartus Prime Version              ; 18.1.1 Build 646 04/11/2019 SJ Lite Edition ;
; Revision Name                      ; or1420SingleCore                            ;
; Top-level Entity Name              ; or1420SingleCore                            ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 15,273                                      ;
;     Total combinational functions  ; 13,368                                      ;
;     Dedicated logic registers      ; 6,396                                       ;
; Total registers                    ; 6396                                        ;
; Total pins                         ; 113                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 291,232                                     ;
; Embedded Multiplier 9-bit elements ; 9                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE30F23C8       ;                    ;
; Top-level entity name                                            ; or1420SingleCore   ; or1420SingleCore   ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.2%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                        ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                                                 ; Library ;
+---------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ../../../modules/bios/verilog/bios1_rom.v               ; yes             ; User Verilog HDL File                                 ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/bios/verilog/bios1_rom.v                                             ;         ;
; ../../../modules/bios/verilog/bios.v                    ; yes             ; User Verilog HDL File                                 ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/bios/verilog/bios.v                                                  ;         ;
; ../../../modules/bus_arbiter/verilog/busArbiter.v       ; yes             ; User Verilog HDL File                                 ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/bus_arbiter/verilog/busArbiter.v                                     ;         ;
; ../../../modules/bus_arbiter/verilog/queueMemory.v      ; yes             ; User Verilog HDL File                                 ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/bus_arbiter/verilog/queueMemory.v                                    ;         ;
; ../../../modules/hdmi_720p/font/ami386__8x8.v           ; yes             ; User Verilog HDL File                                 ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/hdmi_720p/font/ami386__8x8.v                                         ;         ;
; ../../../modules/hdmi_720p/verilog/graphicsController.v ; yes             ; User Verilog HDL File                                 ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/hdmi_720p/verilog/graphicsController.v                               ;         ;
; ../../../modules/hdmi_720p/verilog/hdmi_720p.v          ; yes             ; User Verilog HDL File                                 ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/hdmi_720p/verilog/hdmi_720p.v                                        ;         ;
; ../../../modules/hdmi_720p/verilog/ram2kdp.v            ; yes             ; User Verilog HDL File                                 ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/hdmi_720p/verilog/ram2kdp.v                                          ;         ;
; ../../../modules/hdmi_720p/verilog/ram4kdp.v            ; yes             ; User Verilog HDL File                                 ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/hdmi_720p/verilog/ram4kdp.v                                          ;         ;
; ../../../modules/hdmi_720p/verilog/textController.v     ; yes             ; User Verilog HDL File                                 ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/hdmi_720p/verilog/textController.v                                   ;         ;
; ../../../modules/hdmi_720p/verilog/screens.v            ; yes             ; User Verilog HDL File                                 ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/hdmi_720p/verilog/screens.v                                          ;         ;
; ../../../modules/spi/verilog/spiShiftSingle.v           ; yes             ; User Verilog HDL File                                 ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/spi/verilog/spiShiftSingle.v                                         ;         ;
; ../../../modules/spi/verilog/spiShiftQuad.v             ; yes             ; User Verilog HDL File                                 ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/spi/verilog/spiShiftQuad.v                                           ;         ;
; ../../../modules/spi/verilog/spiBus.v                   ; yes             ; User Verilog HDL File                                 ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/spi/verilog/spiBus.v                                                 ;         ;
; ../../../modules/i2c/verilog/i2cMaster.v                ; yes             ; User Verilog HDL File                                 ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/i2c/verilog/i2cMaster.v                                              ;         ;
; ../../../modules/i2c/verilog/i2cCustomInstr.v           ; yes             ; User Verilog HDL File                                 ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/i2c/verilog/i2cCustomInstr.v                                         ;         ;
; ../../../modules/grayscaleCi/verilog/rgb565Grayscale.v  ; yes             ; User Verilog HDL File                                 ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/grayscaleCi/verilog/rgb565Grayscale.v                                ;         ;
; ../../../modules/grayscaleCi/verilog/rgb565ISE.v        ; yes             ; User Verilog HDL File                                 ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/grayscaleCi/verilog/rgb565ISE.v                                      ;         ;
; ../../../modules/gpio/verilog/gpio.v                    ; yes             ; User Verilog HDL File                                 ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/gpio/verilog/gpio.v                                                  ;         ;
; ../../../modules/ramDmaCi/verilog/dualPortSSram.v       ; yes             ; User Verilog HDL File                                 ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/ramDmaCi/verilog/dualPortSSram.v                                     ;         ;
; ../../../modules/ramDmaCi/verilog/ramDmaCi.v            ; yes             ; User Verilog HDL File                                 ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/ramDmaCi/verilog/ramDmaCi.v                                          ;         ;
; ../../../modules/camera/verilog/camera.v                ; yes             ; User Verilog HDL File                                 ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/camera/verilog/camera.v                                              ;         ;
; ../../../modules/delay/verilog/delayIse.v               ; yes             ; User Verilog HDL File                                 ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/delay/verilog/delayIse.v                                             ;         ;
; ../../../modules/swapbyteIse/verilog/swapByteIse.v      ; yes             ; User Verilog HDL File                                 ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/swapbyteIse/verilog/swapByteIse.v                                    ;         ;
; ../../../modules/uart/verilog/baudGenerator.v           ; yes             ; User Verilog HDL File                                 ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/uart/verilog/baudGenerator.v                                         ;         ;
; ../../../modules/uart/verilog/uartFifoMemory.v          ; yes             ; User Verilog HDL File                                 ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/uart/verilog/uartFifoMemory.v                                        ;         ;
; ../../../modules/uart/verilog/uartRx.v                  ; yes             ; User Verilog HDL File                                 ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/uart/verilog/uartRx.v                                                ;         ;
; ../../../modules/uart/verilog/uartTx.v                  ; yes             ; User Verilog HDL File                                 ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/uart/verilog/uartTx.v                                                ;         ;
; ../../../modules/uart/verilog/uartRxFifo.v              ; yes             ; User Verilog HDL File                                 ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/uart/verilog/uartRxFifo.v                                            ;         ;
; ../../../modules/uart/verilog/uartTxFifo.v              ; yes             ; User Verilog HDL File                                 ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/uart/verilog/uartTxFifo.v                                            ;         ;
; ../../../modules/uart/verilog/uartBus.v                 ; yes             ; User Verilog HDL File                                 ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/uart/verilog/uartBus.v                                               ;         ;
; ../../../modules/or1420/verilog/adder.v                 ; yes             ; User Verilog HDL File                                 ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/adder.v                                               ;         ;
; ../../../modules/or1420/verilog/dCacheSpm.v             ; yes             ; User Verilog HDL File                                 ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/dCacheSpm.v                                           ;         ;
; ../../../modules/or1420/verilog/dCache.v                ; yes             ; User Verilog HDL File                                 ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/dCache.v                                              ;         ;
; ../../../modules/or1420/verilog/decodeStage.v           ; yes             ; User Verilog HDL File                                 ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/decodeStage.v                                         ;         ;
; ../../../modules/or1420/verilog/executeStage.v          ; yes             ; User Verilog HDL File                                 ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/executeStage.v                                        ;         ;
; ../../../modules/or1420/verilog/fetchStage.v            ; yes             ; User Verilog HDL File                                 ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/fetchStage.v                                          ;         ;
; ../../../modules/or1420/verilog/logicUnit.v             ; yes             ; User Verilog HDL File                                 ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/logicUnit.v                                           ;         ;
; ../../../modules/or1420/verilog/lutram_32x1.v           ; yes             ; User Verilog HDL File                                 ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v                                         ;         ;
; ../../../modules/or1420/verilog/memoryStage.v           ; yes             ; User Verilog HDL File                                 ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/memoryStage.v                                         ;         ;
; ../../../modules/or1420/verilog/multiplier.v            ; yes             ; User Verilog HDL File                                 ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/multiplier.v                                          ;         ;
; ../../../modules/or1420/verilog/or1420Top.v             ; yes             ; User Verilog HDL File                                 ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/or1420Top.v                                           ;         ;
; ../../../modules/or1420/verilog/regiserFile.v           ; yes             ; User Verilog HDL File                                 ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/regiserFile.v                                         ;         ;
; ../../../modules/or1420/verilog/shifter.v               ; yes             ; User Verilog HDL File                                 ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/shifter.v                                             ;         ;
; ../../../modules/or1420/verilog/sprUnit.v               ; yes             ; User Verilog HDL File                                 ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/sprUnit.v                                             ;         ;
; ../../../modules/sdram/verilog/sdramFifo.v              ; yes             ; User Verilog HDL File                                 ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/sdram/verilog/sdramFifo.v                                            ;         ;
; ../../../modules/sdram/verilog/sdram.v                  ; yes             ; User Verilog HDL File                                 ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/sdram/verilog/sdram.v                                                ;         ;
; ../../../modules/support/verilog/decimalCounter.v       ; yes             ; User Verilog HDL File                                 ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/support/verilog/decimalCounter.v                                     ;         ;
; ../../../modules/support/verilog/processorId.v          ; yes             ; User Verilog HDL File                                 ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/support/verilog/processorId.v                                        ;         ;
; ../../../modules/support/verilog/synchroFlop.v          ; yes             ; User Verilog HDL File                                 ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/support/verilog/synchroFlop.v                                        ;         ;
; ../../../modules/support/verilog/sram_512x32_dp.v       ; yes             ; User Verilog HDL File                                 ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/support/verilog/sram_512x32_dp.v                                     ;         ;
; ../../../modules/sobel/sobel.v                          ; yes             ; User Verilog HDL File                                 ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/sobel/sobel.v                                                        ;         ;
; ../../../modules/sobel/edge_detection.v                 ; yes             ; User Verilog HDL File                                 ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/sobel/edge_detection.v                                               ;         ;
; ../verilog/or1420SingleCore.v                           ; yes             ; User Verilog HDL File                                 ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v                                ;         ;
; altpll.tdf                                              ; yes             ; Megafunction                                          ; /opt/intelFPGA-lite/18.1/quartus/libraries/megafunctions/altpll.tdf                                                                                          ;         ;
; aglobal181.inc                                          ; yes             ; Megafunction                                          ; /opt/intelFPGA-lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                      ;         ;
; stratix_pll.inc                                         ; yes             ; Megafunction                                          ; /opt/intelFPGA-lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                                     ;         ;
; stratixii_pll.inc                                       ; yes             ; Megafunction                                          ; /opt/intelFPGA-lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                   ;         ;
; cycloneii_pll.inc                                       ; yes             ; Megafunction                                          ; /opt/intelFPGA-lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                   ;         ;
; db/test_altpll.v                                        ; yes             ; Auto-Generated Megafunction                           ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/sandbox/db/test_altpll.v                                  ;         ;
; altsyncram.tdf                                          ; yes             ; Megafunction                                          ; /opt/intelFPGA-lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                      ;         ;
; stratix_ram_block.inc                                   ; yes             ; Megafunction                                          ; /opt/intelFPGA-lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                               ;         ;
; lpm_mux.inc                                             ; yes             ; Megafunction                                          ; /opt/intelFPGA-lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                         ;         ;
; lpm_decode.inc                                          ; yes             ; Megafunction                                          ; /opt/intelFPGA-lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                      ;         ;
; a_rdenreg.inc                                           ; yes             ; Megafunction                                          ; /opt/intelFPGA-lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                       ;         ;
; altrom.inc                                              ; yes             ; Megafunction                                          ; /opt/intelFPGA-lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                          ;         ;
; altram.inc                                              ; yes             ; Megafunction                                          ; /opt/intelFPGA-lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                                          ;         ;
; altdpram.inc                                            ; yes             ; Megafunction                                          ; /opt/intelFPGA-lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                        ;         ;
; db/altsyncram_u9c1.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/sandbox/db/altsyncram_u9c1.tdf                            ;         ;
; db/altsyncram_epg1.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/sandbox/db/altsyncram_epg1.tdf                            ;         ;
; db/altsyncram_m9n1.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/sandbox/db/altsyncram_m9n1.tdf                            ;         ;
; db/altsyncram_9f81.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/sandbox/db/altsyncram_9f81.tdf                            ;         ;
; db/altsyncram_nd81.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/sandbox/db/altsyncram_nd81.tdf                            ;         ;
; db/altsyncram_23d1.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/sandbox/db/altsyncram_23d1.tdf                            ;         ;
; db/altsyncram_5r71.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/sandbox/db/altsyncram_5r71.tdf                            ;         ;
; db/or1420SingleCore.rom0_biosRom_87d6bb95.hdl.mif       ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/sandbox/db/or1420SingleCore.rom0_biosRom_87d6bb95.hdl.mif ;         ;
; db/altsyncram_ul71.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/sandbox/db/altsyncram_ul71.tdf                            ;         ;
; db/or1420SingleCore.rom0_charRom_f2739670.hdl.mif       ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/sandbox/db/or1420SingleCore.rom0_charRom_f2739670.hdl.mif ;         ;
; db/altsyncram_c3d1.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/sandbox/db/altsyncram_c3d1.tdf                            ;         ;
; db/altsyncram_svg1.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/sandbox/db/altsyncram_svg1.tdf                            ;         ;
; db/altsyncram_g6d1.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/sandbox/db/altsyncram_g6d1.tdf                            ;         ;
; lpm_mult.tdf                                            ; yes             ; Megafunction                                          ; /opt/intelFPGA-lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                        ;         ;
; lpm_add_sub.inc                                         ; yes             ; Megafunction                                          ; /opt/intelFPGA-lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                     ;         ;
; multcore.inc                                            ; yes             ; Megafunction                                          ; /opt/intelFPGA-lite/18.1/quartus/libraries/megafunctions/multcore.inc                                                                                        ;         ;
; bypassff.inc                                            ; yes             ; Megafunction                                          ; /opt/intelFPGA-lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                                        ;         ;
; altshift.inc                                            ; yes             ; Megafunction                                          ; /opt/intelFPGA-lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                                                        ;         ;
; db/mult_7dt.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/sandbox/db/mult_7dt.tdf                                   ;         ;
; db/mult_6at.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/sandbox/db/mult_6at.tdf                                   ;         ;
; db/mult_4at.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/sandbox/db/mult_4at.tdf                                   ;         ;
+---------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                       ;
+---------------------------------------------+---------------------------------------------------------------------+
; Resource                                    ; Usage                                                               ;
+---------------------------------------------+---------------------------------------------------------------------+
; Estimated Total logic elements              ; 15,273                                                              ;
;                                             ;                                                                     ;
; Total combinational functions               ; 13368                                                               ;
; Logic element usage by number of LUT inputs ;                                                                     ;
;     -- 4 input functions                    ; 7567                                                                ;
;     -- 3 input functions                    ; 4347                                                                ;
;     -- <=2 input functions                  ; 1454                                                                ;
;                                             ;                                                                     ;
; Logic elements by mode                      ;                                                                     ;
;     -- normal mode                          ; 11919                                                               ;
;     -- arithmetic mode                      ; 1449                                                                ;
;                                             ;                                                                     ;
; Total registers                             ; 6396                                                                ;
;     -- Dedicated logic registers            ; 6396                                                                ;
;     -- I/O registers                        ; 0                                                                   ;
;                                             ;                                                                     ;
; I/O pins                                    ; 113                                                                 ;
; Total memory bits                           ; 291232                                                              ;
;                                             ;                                                                     ;
; Embedded Multiplier 9-bit elements          ; 9                                                                   ;
;                                             ;                                                                     ;
; Total PLLs                                  ; 1                                                                   ;
;     -- PLLs                                 ; 1                                                                   ;
;                                             ;                                                                     ;
; Maximum fan-out node                        ; altpll:altpll_component|test_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 6505                                                                ;
; Total fan-out                               ; 69094                                                               ;
; Average fan-out                             ; 3.40                                                                ;
+---------------------------------------------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                  ; Entity Name        ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |or1420SingleCore                               ; 13368 (472)         ; 6396 (5)                  ; 291232      ; 9            ; 3       ; 3         ; 113  ; 0            ; |or1420SingleCore                                                                                                                    ; or1420SingleCore   ; work         ;
;    |altpll:altpll_component|                    ; 1 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|altpll:altpll_component                                                                                            ; altpll             ; work         ;
;       |test_altpll:auto_generated|              ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|altpll:altpll_component|test_altpll:auto_generated                                                                 ; test_altpll        ; work         ;
;    |bios:start|                                 ; 79 (79)             ; 103 (103)                 ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|bios:start                                                                                                         ; bios               ; work         ;
;       |biosRom:rom|                             ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|bios:start|biosRom:rom                                                                                             ; biosRom            ; work         ;
;          |altsyncram:Ram0_rtl_0|                ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|bios:start|biosRom:rom|altsyncram:Ram0_rtl_0                                                                       ; altsyncram         ; work         ;
;             |altsyncram_5r71:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|bios:start|biosRom:rom|altsyncram:Ram0_rtl_0|altsyncram_5r71:auto_generated                                        ; altsyncram_5r71    ; work         ;
;    |busArbiter:arbiter|                         ; 100 (100)           ; 47 (47)                   ; 160         ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|busArbiter:arbiter                                                                                                 ; busArbiter         ; work         ;
;       |queueMemory:queue|                       ; 0 (0)               ; 0 (0)                     ; 160         ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|busArbiter:arbiter|queueMemory:queue                                                                               ; queueMemory        ; work         ;
;          |altsyncram:s_memory_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 160         ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|busArbiter:arbiter|queueMemory:queue|altsyncram:s_memory_rtl_0                                                     ; altsyncram         ; work         ;
;             |altsyncram_epg1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 160         ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|busArbiter:arbiter|queueMemory:queue|altsyncram:s_memory_rtl_0|altsyncram_epg1:auto_generated                      ; altsyncram_epg1    ; work         ;
;    |camera:camIf|                               ; 685 (355)           ; 367 (323)                 ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|camera:camIf                                                                                                       ; camera             ; work         ;
;       |dualPortRam2k:lineBuffer|                ; 0 (0)               ; 32 (32)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|camera:camIf|dualPortRam2k:lineBuffer                                                                              ; dualPortRam2k      ; work         ;
;          |altsyncram:memory_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|camera:camIf|dualPortRam2k:lineBuffer|altsyncram:memory_rtl_0                                                      ; altsyncram         ; work         ;
;             |altsyncram_23d1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|camera:camIf|dualPortRam2k:lineBuffer|altsyncram:memory_rtl_0|altsyncram_23d1:auto_generated                       ; altsyncram_23d1    ; work         ;
;       |rgb565Grayscale:pixel1|                  ; 81 (81)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|camera:camIf|rgb565Grayscale:pixel1                                                                                ; rgb565Grayscale    ; work         ;
;       |rgb565Grayscale:pixel2|                  ; 81 (81)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|camera:camIf|rgb565Grayscale:pixel2                                                                                ; rgb565Grayscale    ; work         ;
;       |rgb565Grayscale:pixel3|                  ; 81 (81)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|camera:camIf|rgb565Grayscale:pixel3                                                                                ; rgb565Grayscale    ; work         ;
;       |rgb565Grayscale:pixel4|                  ; 81 (81)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|camera:camIf|rgb565Grayscale:pixel4                                                                                ; rgb565Grayscale    ; work         ;
;       |synchroFlop:sfps|                        ; 2 (2)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|camera:camIf|synchroFlop:sfps                                                                                      ; synchroFlop        ; work         ;
;       |synchroFlop:snl|                         ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|camera:camIf|synchroFlop:snl                                                                                       ; synchroFlop        ; work         ;
;       |synchroFlop:sns|                         ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|camera:camIf|synchroFlop:sns                                                                                       ; synchroFlop        ; work         ;
;       |synchroFlop:spclk|                       ; 2 (2)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|camera:camIf|synchroFlop:spclk                                                                                     ; synchroFlop        ; work         ;
;    |delayIse:delayMicro|                        ; 75 (70)             ; 44 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|delayIse:delayMicro                                                                                                ; delayIse           ; work         ;
;       |synchroFlop:rsync|                       ; 2 (2)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|delayIse:delayMicro|synchroFlop:rsync                                                                              ; synchroFlop        ; work         ;
;       |synchroFlop:usync|                       ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|delayIse:delayMicro|synchroFlop:usync                                                                              ; synchroFlop        ; work         ;
;    |edge_detection:sobel|                       ; 158 (6)             ; 72 (72)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|edge_detection:sobel                                                                                               ; edge_detection     ; work         ;
;       |sobel:sobel_module|                      ; 152 (152)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|edge_detection:sobel|sobel:sobel_module                                                                            ; sobel              ; work         ;
;    |gpio:sevenSegDipSwitch|                     ; 49 (49)             ; 43 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|gpio:sevenSegDipSwitch                                                                                             ; gpio               ; work         ;
;    |i2cCustomInstr:i2cm|                        ; 93 (5)              ; 78 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|i2cCustomInstr:i2cm                                                                                                ; i2cCustomInstr     ; work         ;
;       |i2cMaster:master|                        ; 88 (88)             ; 52 (52)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|i2cCustomInstr:i2cm|i2cMaster:master                                                                               ; i2cMaster          ; work         ;
;    |or1420Top:cpu1|                             ; 8269 (76)           ; 3607 (32)                 ; 81920       ; 6            ; 0       ; 3         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1                                                                                                     ; or1420Top          ; work         ;
;       |dCache:loadStore|                        ; 168 (168)           ; 129 (129)                 ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|dCache:loadStore                                                                                    ; dCache             ; work         ;
;          |dCacheSpm:spm|                        ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm                                                                      ; dCacheSpm          ; work         ;
;             |altsyncram:byteRam0_rtl_0|         ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|altsyncram:byteRam0_rtl_0                                            ; altsyncram         ; work         ;
;                |altsyncram_9f81:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|altsyncram:byteRam0_rtl_0|altsyncram_9f81:auto_generated             ; altsyncram_9f81    ; work         ;
;             |altsyncram:byteRam1_rtl_0|         ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|altsyncram:byteRam1_rtl_0                                            ; altsyncram         ; work         ;
;                |altsyncram_9f81:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|altsyncram:byteRam1_rtl_0|altsyncram_9f81:auto_generated             ; altsyncram_9f81    ; work         ;
;             |altsyncram:byteRam2_rtl_0|         ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|altsyncram:byteRam2_rtl_0                                            ; altsyncram         ; work         ;
;                |altsyncram_9f81:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|altsyncram:byteRam2_rtl_0|altsyncram_9f81:auto_generated             ; altsyncram_9f81    ; work         ;
;             |altsyncram:byteRam3_rtl_0|         ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|altsyncram:byteRam3_rtl_0                                            ; altsyncram         ; work         ;
;                |altsyncram_9f81:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|altsyncram:byteRam3_rtl_0|altsyncram_9f81:auto_generated             ; altsyncram_9f81    ; work         ;
;       |decodeStage:decode|                      ; 308 (308)           ; 160 (160)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|decodeStage:decode                                                                                  ; decodeStage        ; work         ;
;       |executeStage:exe|                        ; 1222 (614)          ; 174 (174)                 ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|executeStage:exe                                                                                    ; executeStage       ; work         ;
;          |adder:addSub|                         ; 163 (163)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|executeStage:exe|adder:addSub                                                                       ; adder              ; work         ;
;          |logicUnit:logicU|                     ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|executeStage:exe|logicUnit:logicU                                                                   ; logicUnit          ; work         ;
;          |multiplier:mul|                       ; 28 (0)              ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|executeStage:exe|multiplier:mul                                                                     ; multiplier         ; work         ;
;             |lpm_mult:Mult0|                    ; 28 (0)              ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|executeStage:exe|multiplier:mul|lpm_mult:Mult0                                                      ; lpm_mult           ; work         ;
;                |mult_7dt:auto_generated|        ; 28 (28)             ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|executeStage:exe|multiplier:mul|lpm_mult:Mult0|mult_7dt:auto_generated                              ; mult_7dt           ; work         ;
;          |shifter:shift|                        ; 326 (326)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|executeStage:exe|shifter:shift                                                                      ; shifter            ; work         ;
;       |fetchStage:fetch|                        ; 989 (989)           ; 882 (882)                 ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|fetchStage:fetch                                                                                    ; fetchStage         ; work         ;
;          |altsyncram:s_dataMemory_rtl_0|        ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0                                                      ; altsyncram         ; work         ;
;             |altsyncram_nd81:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated                       ; altsyncram_nd81    ; work         ;
;       |memoryStage:mem|                         ; 39 (39)             ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|memoryStage:mem                                                                                     ; memoryStage        ; work         ;
;       |registerFile:regs|                       ; 5433 (1)            ; 2048 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs                                                                                   ; registerFile       ; work         ;
;          |lutRam32x1:makeregs[0].ram1|          ; 100 (100)           ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[0].ram1                                                       ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[0].ram2|          ; 86 (86)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[0].ram2                                                       ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[10].ram1|         ; 86 (86)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[10].ram1                                                      ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[10].ram2|         ; 85 (85)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[10].ram2                                                      ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[11].ram1|         ; 86 (86)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram1                                                      ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[11].ram2|         ; 85 (85)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2                                                      ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[12].ram1|         ; 86 (86)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[12].ram1                                                      ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[12].ram2|         ; 85 (85)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[12].ram2                                                      ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[13].ram1|         ; 86 (86)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[13].ram1                                                      ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[13].ram2|         ; 85 (85)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[13].ram2                                                      ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[14].ram1|         ; 86 (86)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[14].ram1                                                      ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[14].ram2|         ; 85 (85)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[14].ram2                                                      ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[15].ram1|         ; 86 (86)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[15].ram1                                                      ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[15].ram2|         ; 85 (85)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[15].ram2                                                      ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[16].ram1|         ; 86 (86)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[16].ram1                                                      ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[16].ram2|         ; 85 (85)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[16].ram2                                                      ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[17].ram1|         ; 86 (86)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[17].ram1                                                      ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[17].ram2|         ; 84 (84)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[17].ram2                                                      ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[18].ram1|         ; 86 (86)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[18].ram1                                                      ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[18].ram2|         ; 85 (85)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[18].ram2                                                      ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[19].ram1|         ; 86 (86)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[19].ram1                                                      ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[19].ram2|         ; 85 (85)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[19].ram2                                                      ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[1].ram1|          ; 84 (84)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[1].ram1                                                       ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[1].ram2|          ; 86 (86)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[1].ram2                                                       ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[20].ram1|         ; 86 (86)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[20].ram1                                                      ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[20].ram2|         ; 85 (85)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[20].ram2                                                      ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[21].ram1|         ; 86 (86)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[21].ram1                                                      ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[21].ram2|         ; 85 (85)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[21].ram2                                                      ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[22].ram1|         ; 86 (86)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1                                                      ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[22].ram2|         ; 85 (85)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2                                                      ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[23].ram1|         ; 86 (86)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[23].ram1                                                      ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[23].ram2|         ; 85 (85)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[23].ram2                                                      ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[24].ram1|         ; 86 (86)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[24].ram1                                                      ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[24].ram2|         ; 85 (85)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[24].ram2                                                      ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[25].ram1|         ; 86 (86)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[25].ram1                                                      ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[25].ram2|         ; 85 (85)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[25].ram2                                                      ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[26].ram1|         ; 86 (86)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[26].ram1                                                      ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[26].ram2|         ; 85 (85)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[26].ram2                                                      ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[27].ram1|         ; 86 (86)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[27].ram1                                                      ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[27].ram2|         ; 84 (84)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[27].ram2                                                      ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[28].ram1|         ; 86 (86)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[28].ram1                                                      ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[28].ram2|         ; 84 (84)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[28].ram2                                                      ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[29].ram1|         ; 86 (86)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[29].ram1                                                      ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[29].ram2|         ; 84 (84)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[29].ram2                                                      ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[2].ram1|          ; 84 (84)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[2].ram1                                                       ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[2].ram2|          ; 87 (87)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[2].ram2                                                       ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[30].ram1|         ; 86 (86)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[30].ram1                                                      ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[30].ram2|         ; 84 (84)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[30].ram2                                                      ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[31].ram1|         ; 86 (86)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[31].ram1                                                      ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[31].ram2|         ; 84 (84)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[31].ram2                                                      ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[3].ram1|          ; 84 (84)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram1                                                       ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[3].ram2|          ; 87 (87)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram2                                                       ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[4].ram1|          ; 84 (84)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[4].ram1                                                       ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[4].ram2|          ; 87 (87)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[4].ram2                                                       ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[5].ram1|          ; 84 (84)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[5].ram1                                                       ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[5].ram2|          ; 87 (87)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[5].ram2                                                       ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[6].ram1|          ; 84 (84)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[6].ram1                                                       ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[6].ram2|          ; 87 (87)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[6].ram2                                                       ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[7].ram1|          ; 84 (84)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[7].ram1                                                       ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[7].ram2|          ; 87 (87)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[7].ram2                                                       ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[8].ram1|          ; 86 (86)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[8].ram1                                                       ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[8].ram2|          ; 85 (85)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[8].ram2                                                       ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[9].ram1|          ; 69 (69)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1                                                       ; lutRam32x1         ; work         ;
;          |lutRam32x1:makeregs[9].ram2|          ; 54 (54)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2                                                       ; lutRam32x1         ; work         ;
;       |sprUnit:sprs|                            ; 34 (34)             ; 143 (143)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|or1420Top:cpu1|sprUnit:sprs                                                                                        ; sprUnit            ; work         ;
;    |processorId:cpuFreq|                        ; 93 (47)             ; 68 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|processorId:cpuFreq                                                                                                ; processorId        ; work         ;
;       |decimalCounter:cnt[0].dcount|            ; 7 (7)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|processorId:cpuFreq|decimalCounter:cnt[0].dcount                                                                   ; decimalCounter     ; work         ;
;       |decimalCounter:cnt[1].dcount|            ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|processorId:cpuFreq|decimalCounter:cnt[1].dcount                                                                   ; decimalCounter     ; work         ;
;       |decimalCounter:cnt[2].dcount|            ; 8 (8)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|processorId:cpuFreq|decimalCounter:cnt[2].dcount                                                                   ; decimalCounter     ; work         ;
;       |decimalCounter:cnt[3].dcount|            ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|processorId:cpuFreq|decimalCounter:cnt[3].dcount                                                                   ; decimalCounter     ; work         ;
;       |decimalCounter:cnt[4].dcount|            ; 10 (10)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|processorId:cpuFreq|decimalCounter:cnt[4].dcount                                                                   ; decimalCounter     ; work         ;
;       |decimalCounter:cnt[5].dcount|            ; 7 (7)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|processorId:cpuFreq|decimalCounter:cnt[5].dcount                                                                   ; decimalCounter     ; work         ;
;       |synchroFlop:msync|                       ; 2 (2)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|processorId:cpuFreq|synchroFlop:msync                                                                              ; synchroFlop        ; work         ;
;    |ramDmaCi:ramDma|                            ; 214 (214)           ; 205 (205)                 ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|ramDmaCi:ramDma                                                                                                    ; ramDmaCi           ; work         ;
;       |dualPortSSRAM:memory|                    ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|ramDmaCi:ramDma|dualPortSSRAM:memory                                                                               ; dualPortSSRAM      ; work         ;
;          |altsyncram:memoryContent_rtl_0|       ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|ramDmaCi:ramDma|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0                                                ; altsyncram         ; work         ;
;             |altsyncram_m9n1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|ramDmaCi:ramDma|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_m9n1:auto_generated                 ; altsyncram_m9n1    ; work         ;
;    |rgb565GrayscaleIse:converter|               ; 330 (2)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|rgb565GrayscaleIse:converter                                                                                       ; rgb565GrayscaleIse ; work         ;
;       |rgb565Grayscale:pixel1|                  ; 83 (83)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|rgb565GrayscaleIse:converter|rgb565Grayscale:pixel1                                                                ; rgb565Grayscale    ; work         ;
;       |rgb565Grayscale:pixel2|                  ; 83 (83)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|rgb565GrayscaleIse:converter|rgb565Grayscale:pixel2                                                                ; rgb565Grayscale    ; work         ;
;       |rgb565Grayscale:pixel3|                  ; 81 (81)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|rgb565GrayscaleIse:converter|rgb565Grayscale:pixel3                                                                ; rgb565Grayscale    ; work         ;
;       |rgb565Grayscale:pixel4|                  ; 81 (81)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|rgb565GrayscaleIse:converter|rgb565Grayscale:pixel4                                                                ; rgb565Grayscale    ; work         ;
;    |screens:hdmi|                               ; 1030 (288)          ; 468 (69)                  ; 94208       ; 3            ; 3       ; 0         ; 0    ; 0            ; |or1420SingleCore|screens:hdmi                                                                                                       ; screens            ; work         ;
;       |charRom:asciiRom|                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|screens:hdmi|charRom:asciiRom                                                                                      ; charRom            ; work         ;
;          |altsyncram:Ram0_rtl_0|                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|screens:hdmi|charRom:asciiRom|altsyncram:Ram0_rtl_0                                                                ; altsyncram         ; work         ;
;             |altsyncram_ul71:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|screens:hdmi|charRom:asciiRom|altsyncram:Ram0_rtl_0|altsyncram_ul71:auto_generated                                 ; altsyncram_ul71    ; work         ;
;       |dualPortRam2k:LineBuffer1|               ; 0 (0)               ; 0 (0)                     ; 14336       ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|screens:hdmi|dualPortRam2k:LineBuffer1                                                                             ; dualPortRam2k      ; work         ;
;          |altsyncram:memory_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 14336       ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|screens:hdmi|dualPortRam2k:LineBuffer1|altsyncram:memory_rtl_0                                                     ; altsyncram         ; work         ;
;             |altsyncram_c3d1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 14336       ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|screens:hdmi|dualPortRam2k:LineBuffer1|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated                      ; altsyncram_c3d1    ; work         ;
;       |dualPortRam2k:LineBuffer2|               ; 0 (0)               ; 0 (0)                     ; 14336       ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|screens:hdmi|dualPortRam2k:LineBuffer2                                                                             ; dualPortRam2k      ; work         ;
;          |altsyncram:memory_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 14336       ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|screens:hdmi|dualPortRam2k:LineBuffer2|altsyncram:memory_rtl_0                                                     ; altsyncram         ; work         ;
;             |altsyncram_c3d1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 14336       ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|screens:hdmi|dualPortRam2k:LineBuffer2|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated                      ; altsyncram_c3d1    ; work         ;
;       |dualPortRam4k:asciiRam1|                 ; 0 (0)               ; 0 (0)                     ; 28672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|screens:hdmi|dualPortRam4k:asciiRam1                                                                               ; dualPortRam4k      ; work         ;
;          |altsyncram:memory_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 28672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0                                                       ; altsyncram         ; work         ;
;             |altsyncram_g6d1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 28672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated                        ; altsyncram_g6d1    ; work         ;
;       |dualPortRam4k:asciiRam2|                 ; 0 (0)               ; 0 (0)                     ; 28672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|screens:hdmi|dualPortRam4k:asciiRam2                                                                               ; dualPortRam4k      ; work         ;
;          |altsyncram:memory_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 28672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0                                                       ; altsyncram         ; work         ;
;             |altsyncram_g6d1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 28672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated                        ; altsyncram_g6d1    ; work         ;
;       |graphicsController:graphics|             ; 301 (301)           ; 218 (218)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|screens:hdmi|graphicsController:graphics                                                                           ; graphicsController ; work         ;
;       |hdmi_720p:generator|                     ; 111 (111)           ; 72 (72)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|screens:hdmi|hdmi_720p:generator                                                                                   ; hdmi_720p          ; work         ;
;       |synchroFlop:syncNewLine|                 ; 2 (2)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|screens:hdmi|synchroFlop:syncNewLine                                                                               ; synchroFlop        ; work         ;
;       |synchroFlop:syncNewScreen|               ; 2 (2)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|screens:hdmi|synchroFlop:syncNewScreen                                                                             ; synchroFlop        ; work         ;
;       |textController:textC1|                   ; 326 (326)           ; 103 (103)                 ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |or1420SingleCore|screens:hdmi|textController:textC1                                                                                 ; textController     ; work         ;
;          |lpm_mult:Mult0|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |or1420SingleCore|screens:hdmi|textController:textC1|lpm_mult:Mult0                                                                  ; lpm_mult           ; work         ;
;             |mult_6at:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |or1420SingleCore|screens:hdmi|textController:textC1|lpm_mult:Mult0|mult_6at:auto_generated                                          ; mult_6at           ; work         ;
;          |lpm_mult:Mult1|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |or1420SingleCore|screens:hdmi|textController:textC1|lpm_mult:Mult1                                                                  ; lpm_mult           ; work         ;
;             |mult_6at:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |or1420SingleCore|screens:hdmi|textController:textC1|lpm_mult:Mult1|mult_6at:auto_generated                                          ; mult_6at           ; work         ;
;          |lpm_mult:Mult2|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |or1420SingleCore|screens:hdmi|textController:textC1|lpm_mult:Mult2                                                                  ; lpm_mult           ; work         ;
;             |mult_4at:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |or1420SingleCore|screens:hdmi|textController:textC1|lpm_mult:Mult2|mult_4at:auto_generated                                          ; mult_4at           ; work         ;
;    |sdramController:sdram|                      ; 444 (353)           ; 415 (280)                 ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|sdramController:sdram                                                                                              ; sdramController    ; work         ;
;       |sdramFifo:buffer|                        ; 91 (53)             ; 135 (52)                  ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|sdramController:sdram|sdramFifo:buffer                                                                             ; sdramFifo          ; work         ;
;          |sram512X32Dp:readMem|                 ; 38 (38)             ; 83 (83)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem                                                        ; sram512X32Dp       ; work         ;
;             |altsyncram:memory_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0                                ; altsyncram         ; work         ;
;                |altsyncram_svg1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated ; altsyncram_svg1    ; work         ;
;    |spiBus:flash|                               ; 745 (198)           ; 554 (299)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|spiBus:flash                                                                                                       ; spiBus             ; work         ;
;       |spiShiftQuad:quad|                       ; 148 (148)           ; 95 (95)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|spiBus:flash|spiShiftQuad:quad                                                                                     ; spiShiftQuad       ; work         ;
;       |spiShiftSingle:single|                   ; 399 (399)           ; 160 (160)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|spiBus:flash|spiShiftSingle:single                                                                                 ; spiShiftSingle     ; work         ;
;    |swapByte:ise1|                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|swapByte:ise1                                                                                                      ; swapByte           ; work         ;
;    |uartBus:uart1|                              ; 529 (145)           ; 319 (127)                 ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|uartBus:uart1                                                                                                      ; uartBus            ; work         ;
;       |baudGenerator:bdg|                       ; 27 (27)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|uartBus:uart1|baudGenerator:bdg                                                                                    ; baudGenerator      ; work         ;
;       |uartRx:RXC|                              ; 80 (80)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|uartBus:uart1|uartRx:RXC                                                                                           ; uartRx             ; work         ;
;       |uartRxFifo:RXF|                          ; 195 (192)           ; 81 (64)                   ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|uartBus:uart1|uartRxFifo:RXF                                                                                       ; uartRxFifo         ; work         ;
;          |uartFifoMemory:fifoMem|               ; 3 (3)               ; 17 (17)                   ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem                                                                ; uartFifoMemory     ; work         ;
;             |altsyncram:s_memory_rtl_0|         ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0                                      ; altsyncram         ; work         ;
;                |altsyncram_u9c1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated       ; altsyncram_u9c1    ; work         ;
;       |uartTx:TXC|                              ; 50 (50)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|uartBus:uart1|uartTx:TXC                                                                                           ; uartTx             ; work         ;
;       |uartTxFifo:TXF|                          ; 32 (22)             ; 27 (10)                   ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|uartBus:uart1|uartTxFifo:TXF                                                                                       ; uartTxFifo         ; work         ;
;          |uartFifoMemory:fifoMem|               ; 10 (10)             ; 17 (17)                   ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem                                                                ; uartFifoMemory     ; work         ;
;             |altsyncram:s_memory_rtl_0|         ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0                                      ; altsyncram         ; work         ;
;                |altsyncram_u9c1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |or1420SingleCore|uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated       ; altsyncram_u9c1    ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------------+
; Name                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                               ;
+-------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------------+
; bios:start|biosRom:rom|altsyncram:Ram0_rtl_0|altsyncram_5r71:auto_generated|ALTSYNCRAM                                        ; AUTO ; ROM              ; 2048         ; 32           ; --           ; --           ; 65536 ; db/or1420SingleCore.rom0_biosRom_87d6bb95.hdl.mif ;
; busArbiter:arbiter|queueMemory:queue|altsyncram:s_memory_rtl_0|altsyncram_epg1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 32           ; 5            ; 32           ; 5            ; 160   ; None                                              ;
; camera:camIf|dualPortRam2k:lineBuffer|altsyncram:memory_rtl_0|altsyncram_23d1:auto_generated|ALTSYNCRAM                       ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; None                                              ;
; or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|altsyncram:byteRam0_rtl_0|altsyncram_9f81:auto_generated|ALTSYNCRAM             ; AUTO ; Single Port      ; 2048         ; 8            ; --           ; --           ; 16384 ; None                                              ;
; or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|altsyncram:byteRam1_rtl_0|altsyncram_9f81:auto_generated|ALTSYNCRAM             ; AUTO ; Single Port      ; 2048         ; 8            ; --           ; --           ; 16384 ; None                                              ;
; or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|altsyncram:byteRam2_rtl_0|altsyncram_9f81:auto_generated|ALTSYNCRAM             ; AUTO ; Single Port      ; 2048         ; 8            ; --           ; --           ; 16384 ; None                                              ;
; or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|altsyncram:byteRam3_rtl_0|altsyncram_9f81:auto_generated|ALTSYNCRAM             ; AUTO ; Single Port      ; 2048         ; 8            ; --           ; --           ; 16384 ; None                                              ;
; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ALTSYNCRAM                       ; AUTO ; Single Port      ; 512          ; 32           ; --           ; --           ; 16384 ; None                                              ;
; ramDmaCi:ramDma|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_m9n1:auto_generated|ALTSYNCRAM                 ; AUTO ; True Dual Port   ; 512          ; 32           ; 512          ; 32           ; 16384 ; None                                              ;
; screens:hdmi|charRom:asciiRom|altsyncram:Ram0_rtl_0|altsyncram_ul71:auto_generated|ALTSYNCRAM                                 ; AUTO ; ROM              ; 1024         ; 8            ; --           ; --           ; 8192  ; db/or1420SingleCore.rom0_charRom_f2739670.hdl.mif ;
; screens:hdmi|dualPortRam2k:LineBuffer1|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 512          ; 28           ; 512          ; 28           ; 14336 ; None                                              ;
; screens:hdmi|dualPortRam2k:LineBuffer2|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 512          ; 28           ; 512          ; 28           ; 14336 ; None                                              ;
; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ALTSYNCRAM                        ; AUTO ; Simple Dual Port ; 4096         ; 7            ; 4096         ; 7            ; 28672 ; None                                              ;
; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ALTSYNCRAM                        ; AUTO ; Simple Dual Port ; 4096         ; 7            ; 4096         ; 7            ; 28672 ; None                                              ;
; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; None                                              ;
; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128   ; None                                              ;
; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128   ; None                                              ;
+-------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 3           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 9           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 6           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |or1420SingleCore|busArbiter:arbiter|s_stateReg                                                                                                                                                    ;
+----------------------------+---------------------------+-------------------+----------------------------+----------------------+----------------------+-----------------------+------------------+-----------------+
; Name                       ; s_stateReg.INIT_BUS_ERROR ; s_stateReg.REMOVE ; s_stateReg.END_TRANSACTION ; s_stateReg.BUS_ERROR ; s_stateReg.SERVICING ; s_stateReg.WAIT_BEGIN ; s_stateReg.GRANT ; s_stateReg.IDLE ;
+----------------------------+---------------------------+-------------------+----------------------------+----------------------+----------------------+-----------------------+------------------+-----------------+
; s_stateReg.IDLE            ; 0                         ; 0                 ; 0                          ; 0                    ; 0                    ; 0                     ; 0                ; 0               ;
; s_stateReg.GRANT           ; 0                         ; 0                 ; 0                          ; 0                    ; 0                    ; 0                     ; 1                ; 1               ;
; s_stateReg.WAIT_BEGIN      ; 0                         ; 0                 ; 0                          ; 0                    ; 0                    ; 1                     ; 0                ; 1               ;
; s_stateReg.SERVICING       ; 0                         ; 0                 ; 0                          ; 0                    ; 1                    ; 0                     ; 0                ; 1               ;
; s_stateReg.BUS_ERROR       ; 0                         ; 0                 ; 0                          ; 1                    ; 0                    ; 0                     ; 0                ; 1               ;
; s_stateReg.END_TRANSACTION ; 0                         ; 0                 ; 1                          ; 0                    ; 0                    ; 0                     ; 0                ; 1               ;
; s_stateReg.REMOVE          ; 0                         ; 1                 ; 0                          ; 0                    ; 0                    ; 0                     ; 0                ; 1               ;
; s_stateReg.INIT_BUS_ERROR  ; 1                         ; 0                 ; 0                          ; 0                    ; 0                    ; 0                     ; 0                ; 1               ;
+----------------------------+---------------------------+-------------------+----------------------------+----------------------+----------------------+-----------------------+------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |or1420SingleCore|bios:start|s_stateMachineReg                                                                                                                    ;
+----------------------------------+----------------------------------+-------------------------+-----------------------------+------------------------+----------------------------+
; Name                             ; s_stateMachineReg.ENDTRANSACTION ; s_stateMachineReg.BURST ; s_stateMachineReg.INTERPRET ; s_stateMachineReg.IDLE ; s_stateMachineReg.BUSERROR ;
+----------------------------------+----------------------------------+-------------------------+-----------------------------+------------------------+----------------------------+
; s_stateMachineReg.IDLE           ; 0                                ; 0                       ; 0                           ; 0                      ; 0                          ;
; s_stateMachineReg.INTERPRET      ; 0                                ; 0                       ; 1                           ; 1                      ; 0                          ;
; s_stateMachineReg.BURST          ; 0                                ; 1                       ; 0                           ; 1                      ; 0                          ;
; s_stateMachineReg.ENDTRANSACTION ; 1                                ; 0                       ; 0                           ; 1                      ; 0                          ;
; s_stateMachineReg.BUSERROR       ; 0                                ; 0                       ; 0                           ; 1                      ; 1                          ;
+----------------------------------+----------------------------------+-------------------------+-----------------------------+------------------------+----------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |or1420SingleCore|spiBus:flash|spiShiftSingle:single|s_stateReg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------+------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+-------------------------+----------------------+----------------------------+----------------------------+-------------------------+-------------------------+-------------------------+----------------------+----------------------+----------------------+-------------------------+------------------------+------------------------+-------------------------+------------------------+------------------------+-------------------------+------------------------+------------------------+----------------------+----------------------+---------------------+-----------------+-------------------------+
; Name                       ; s_stateReg.RESCONTREAD ; s_stateReg.WAITWRITEBYTE8 ; s_stateReg.WAITWRITEBYTE7 ; s_stateReg.WAITWRITEBYTE6 ; s_stateReg.WAITWRITEBYTE5 ; s_stateReg.WAITWRITEBYTE4 ; s_stateReg.WAITWRITEBYTE3 ; s_stateReg.WAITWRITEBYTE2 ; s_stateReg.WAITWRITEBYTE1 ; s_stateReg.WAITWRITECMD ; s_stateReg.INITWRITE ; s_stateReg.WAITSECTORERASE ; s_stateReg.INITSECTORERASE ; s_stateReg.WESTATUSDONE ; s_stateReg.WAITWESTATUS ; s_stateReg.INITWESTATUS ; s_stateReg.WEENADONE ; s_stateReg.WAITWEENA ; s_stateReg.INITWEENA ; s_stateReg.WRITESTATUS3 ; s_stateReg.READSTATUS3 ; s_stateReg.INITSTATUS3 ; s_stateReg.WRITESTATUS2 ; s_stateReg.READSTATUS2 ; s_stateReg.INITSTATUS2 ; s_stateReg.WRITESTATUS1 ; s_stateReg.READSTATUS1 ; s_stateReg.INITSTATUS1 ; s_stateReg.LOADJEDEC ; s_stateReg.STOREJDEC ; s_stateReg.READJDEC ; s_stateReg.IDLE ; s_stateReg.WAITCONTREAD ;
+----------------------------+------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+-------------------------+----------------------+----------------------------+----------------------------+-------------------------+-------------------------+-------------------------+----------------------+----------------------+----------------------+-------------------------+------------------------+------------------------+-------------------------+------------------------+------------------------+-------------------------+------------------------+------------------------+----------------------+----------------------+---------------------+-----------------+-------------------------+
; s_stateReg.IDLE            ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                    ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                    ; 0                    ; 0                    ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 0                    ; 0                    ; 0                   ; 0               ; 0                       ;
; s_stateReg.READJDEC        ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                    ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                    ; 0                    ; 0                    ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 0                    ; 0                    ; 1                   ; 1               ; 0                       ;
; s_stateReg.STOREJDEC       ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                    ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                    ; 0                    ; 0                    ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 0                    ; 1                    ; 0                   ; 1               ; 0                       ;
; s_stateReg.LOADJEDEC       ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                    ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                    ; 0                    ; 0                    ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 1                    ; 0                    ; 0                   ; 1               ; 0                       ;
; s_stateReg.INITSTATUS1     ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                    ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                    ; 0                    ; 0                    ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 1                      ; 0                    ; 0                    ; 0                   ; 1               ; 0                       ;
; s_stateReg.READSTATUS1     ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                    ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                    ; 0                    ; 0                    ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 0                       ; 1                      ; 0                      ; 0                    ; 0                    ; 0                   ; 1               ; 0                       ;
; s_stateReg.WRITESTATUS1    ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                    ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                    ; 0                    ; 0                    ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 1                       ; 0                      ; 0                      ; 0                    ; 0                    ; 0                   ; 1               ; 0                       ;
; s_stateReg.INITSTATUS2     ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                    ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                    ; 0                    ; 0                    ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 1                      ; 0                       ; 0                      ; 0                      ; 0                    ; 0                    ; 0                   ; 1               ; 0                       ;
; s_stateReg.READSTATUS2     ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                    ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                    ; 0                    ; 0                    ; 0                       ; 0                      ; 0                      ; 0                       ; 1                      ; 0                      ; 0                       ; 0                      ; 0                      ; 0                    ; 0                    ; 0                   ; 1               ; 0                       ;
; s_stateReg.WRITESTATUS2    ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                    ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                    ; 0                    ; 0                    ; 0                       ; 0                      ; 0                      ; 1                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 0                    ; 0                    ; 0                   ; 1               ; 0                       ;
; s_stateReg.INITSTATUS3     ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                    ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                    ; 0                    ; 0                    ; 0                       ; 0                      ; 1                      ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 0                    ; 0                    ; 0                   ; 1               ; 0                       ;
; s_stateReg.READSTATUS3     ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                    ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                    ; 0                    ; 0                    ; 0                       ; 1                      ; 0                      ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 0                    ; 0                    ; 0                   ; 1               ; 0                       ;
; s_stateReg.WRITESTATUS3    ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                    ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                    ; 0                    ; 0                    ; 1                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 0                    ; 0                    ; 0                   ; 1               ; 0                       ;
; s_stateReg.INITWEENA       ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                    ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                    ; 0                    ; 1                    ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 0                    ; 0                    ; 0                   ; 1               ; 0                       ;
; s_stateReg.WAITWEENA       ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                    ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                    ; 1                    ; 0                    ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 0                    ; 0                    ; 0                   ; 1               ; 0                       ;
; s_stateReg.WEENADONE       ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                    ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 1                    ; 0                    ; 0                    ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 0                    ; 0                    ; 0                   ; 1               ; 0                       ;
; s_stateReg.INITWESTATUS    ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                    ; 0                          ; 0                          ; 0                       ; 0                       ; 1                       ; 0                    ; 0                    ; 0                    ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 0                    ; 0                    ; 0                   ; 1               ; 0                       ;
; s_stateReg.WAITWESTATUS    ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                    ; 0                          ; 0                          ; 0                       ; 1                       ; 0                       ; 0                    ; 0                    ; 0                    ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 0                    ; 0                    ; 0                   ; 1               ; 0                       ;
; s_stateReg.WESTATUSDONE    ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                    ; 0                          ; 0                          ; 1                       ; 0                       ; 0                       ; 0                    ; 0                    ; 0                    ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 0                    ; 0                    ; 0                   ; 1               ; 0                       ;
; s_stateReg.INITSECTORERASE ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                    ; 0                          ; 1                          ; 0                       ; 0                       ; 0                       ; 0                    ; 0                    ; 0                    ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 0                    ; 0                    ; 0                   ; 1               ; 0                       ;
; s_stateReg.WAITSECTORERASE ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                    ; 1                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                    ; 0                    ; 0                    ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 0                    ; 0                    ; 0                   ; 1               ; 0                       ;
; s_stateReg.INITWRITE       ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 1                    ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                    ; 0                    ; 0                    ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 0                    ; 0                    ; 0                   ; 1               ; 0                       ;
; s_stateReg.WAITWRITECMD    ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                       ; 0                    ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                    ; 0                    ; 0                    ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 0                    ; 0                    ; 0                   ; 1               ; 0                       ;
; s_stateReg.WAITWRITEBYTE1  ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                       ; 0                    ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                    ; 0                    ; 0                    ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 0                    ; 0                    ; 0                   ; 1               ; 0                       ;
; s_stateReg.WAITWRITEBYTE2  ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                       ; 0                    ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                    ; 0                    ; 0                    ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 0                    ; 0                    ; 0                   ; 1               ; 0                       ;
; s_stateReg.WAITWRITEBYTE3  ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                       ; 0                    ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                    ; 0                    ; 0                    ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 0                    ; 0                    ; 0                   ; 1               ; 0                       ;
; s_stateReg.WAITWRITEBYTE4  ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                    ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                    ; 0                    ; 0                    ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 0                    ; 0                    ; 0                   ; 1               ; 0                       ;
; s_stateReg.WAITWRITEBYTE5  ; 0                      ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                    ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                    ; 0                    ; 0                    ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 0                    ; 0                    ; 0                   ; 1               ; 0                       ;
; s_stateReg.WAITWRITEBYTE6  ; 0                      ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                    ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                    ; 0                    ; 0                    ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 0                    ; 0                    ; 0                   ; 1               ; 0                       ;
; s_stateReg.WAITWRITEBYTE7  ; 0                      ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                    ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                    ; 0                    ; 0                    ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 0                    ; 0                    ; 0                   ; 1               ; 0                       ;
; s_stateReg.WAITWRITEBYTE8  ; 0                      ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                    ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                    ; 0                    ; 0                    ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 0                    ; 0                    ; 0                   ; 1               ; 0                       ;
; s_stateReg.RESCONTREAD     ; 1                      ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                    ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                    ; 0                    ; 0                    ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 0                    ; 0                    ; 0                   ; 1               ; 0                       ;
; s_stateReg.WAITCONTREAD    ; 0                      ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                    ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                    ; 0                    ; 0                    ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 0                       ; 0                      ; 0                      ; 0                    ; 0                    ; 0                   ; 1               ; 1                       ;
+----------------------------+------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+-------------------------+----------------------+----------------------------+----------------------------+-------------------------+-------------------------+-------------------------+----------------------+----------------------+----------------------+-------------------------+------------------------+------------------------+-------------------------+------------------------+------------------------+-------------------------+------------------------+------------------------+----------------------+----------------------+---------------------+-----------------+-------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |or1420SingleCore|spiBus:flash|spiShiftSingle:single|s_cntrlReg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------+-----------------------+---------------------------+-----------------------+---------------------------+-----------------------+---------------------------+-----------------------+---------------------------+-----------------------+-----------------------+---------------------------+-----------------------+---------------------------+-----------------------+---------------------------+-----------------------+---------------------------+-----------------------+----------------+------------------------+-----------------------+------------------------+-----------------------+--------------------------+--------------------------+--------------------------------+----------------------------+--------------------------------+----------------------------+------------------------+------------------------+----------------------------+----------------------------+----------------+
; Name                           ; s_cntrlReg.WRITEERROR ; s_cntrlReg.WAITINITWRITE3 ; s_cntrlReg.INITWRITE3 ; s_cntrlReg.WAITINITWRITE2 ; s_cntrlReg.INITWRITE2 ; s_cntrlReg.WAITINITWRITE1 ; s_cntrlReg.INITWRITE1 ; s_cntrlReg.WAITINITWRITE0 ; s_cntrlReg.INITWRITE0 ; s_cntrlReg.ERASEERROR ; s_cntrlReg.WAITINITERASE3 ; s_cntrlReg.INITERASE3 ; s_cntrlReg.WAITINITERASE2 ; s_cntrlReg.INITERASE2 ; s_cntrlReg.WAITINITERASE1 ; s_cntrlReg.INITERASE1 ; s_cntrlReg.WAITINITERASE0 ; s_cntrlReg.INITERASE0 ; s_cntrlReg.NOP ; s_cntrlReg.WAITSTATUS3 ; s_cntrlReg.INITSTATR3 ; s_cntrlReg.WAITSTATUS2 ; s_cntrlReg.INITSTATR2 ; s_cntrlReg.WAITBUSYWAIT1 ; s_cntrlReg.INITBUSYWAIT1 ; s_cntrlReg.WAITWRITESTATUSREGS ; s_cntrlReg.WRITESTATUSREGS ; s_cntrlReg.WAITINITSTATUSWRITE ; s_cntrlReg.INITSTATUSWRITE ; s_cntrlReg.WAITJEDECID ; s_cntrlReg.READJEDECID ; s_cntrlReg.WAITRESCONTREAD ; s_cntrlReg.INITRESCONTREAD ; s_cntrlReg.RES ;
+--------------------------------+-----------------------+---------------------------+-----------------------+---------------------------+-----------------------+---------------------------+-----------------------+---------------------------+-----------------------+-----------------------+---------------------------+-----------------------+---------------------------+-----------------------+---------------------------+-----------------------+---------------------------+-----------------------+----------------+------------------------+-----------------------+------------------------+-----------------------+--------------------------+--------------------------+--------------------------------+----------------------------+--------------------------------+----------------------------+------------------------+------------------------+----------------------------+----------------------------+----------------+
; s_cntrlReg.RES                 ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0              ; 0                      ; 0                     ; 0                      ; 0                     ; 0                        ; 0                        ; 0                              ; 0                          ; 0                              ; 0                          ; 0                      ; 0                      ; 0                          ; 0                          ; 0              ;
; s_cntrlReg.INITRESCONTREAD     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0              ; 0                      ; 0                     ; 0                      ; 0                     ; 0                        ; 0                        ; 0                              ; 0                          ; 0                              ; 0                          ; 0                      ; 0                      ; 0                          ; 1                          ; 1              ;
; s_cntrlReg.WAITRESCONTREAD     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0              ; 0                      ; 0                     ; 0                      ; 0                     ; 0                        ; 0                        ; 0                              ; 0                          ; 0                              ; 0                          ; 0                      ; 0                      ; 1                          ; 0                          ; 1              ;
; s_cntrlReg.READJEDECID         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0              ; 0                      ; 0                     ; 0                      ; 0                     ; 0                        ; 0                        ; 0                              ; 0                          ; 0                              ; 0                          ; 0                      ; 1                      ; 0                          ; 0                          ; 1              ;
; s_cntrlReg.WAITJEDECID         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0              ; 0                      ; 0                     ; 0                      ; 0                     ; 0                        ; 0                        ; 0                              ; 0                          ; 0                              ; 0                          ; 1                      ; 0                      ; 0                          ; 0                          ; 1              ;
; s_cntrlReg.INITSTATUSWRITE     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0              ; 0                      ; 0                     ; 0                      ; 0                     ; 0                        ; 0                        ; 0                              ; 0                          ; 0                              ; 1                          ; 0                      ; 0                      ; 0                          ; 0                          ; 1              ;
; s_cntrlReg.WAITINITSTATUSWRITE ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0              ; 0                      ; 0                     ; 0                      ; 0                     ; 0                        ; 0                        ; 0                              ; 0                          ; 1                              ; 0                          ; 0                      ; 0                      ; 0                          ; 0                          ; 1              ;
; s_cntrlReg.WRITESTATUSREGS     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0              ; 0                      ; 0                     ; 0                      ; 0                     ; 0                        ; 0                        ; 0                              ; 1                          ; 0                              ; 0                          ; 0                      ; 0                      ; 0                          ; 0                          ; 1              ;
; s_cntrlReg.WAITWRITESTATUSREGS ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0              ; 0                      ; 0                     ; 0                      ; 0                     ; 0                        ; 0                        ; 1                              ; 0                          ; 0                              ; 0                          ; 0                      ; 0                      ; 0                          ; 0                          ; 1              ;
; s_cntrlReg.INITBUSYWAIT1       ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0              ; 0                      ; 0                     ; 0                      ; 0                     ; 0                        ; 1                        ; 0                              ; 0                          ; 0                              ; 0                          ; 0                      ; 0                      ; 0                          ; 0                          ; 1              ;
; s_cntrlReg.WAITBUSYWAIT1       ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0              ; 0                      ; 0                     ; 0                      ; 0                     ; 1                        ; 0                        ; 0                              ; 0                          ; 0                              ; 0                          ; 0                      ; 0                      ; 0                          ; 0                          ; 1              ;
; s_cntrlReg.INITSTATR2          ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0              ; 0                      ; 0                     ; 0                      ; 1                     ; 0                        ; 0                        ; 0                              ; 0                          ; 0                              ; 0                          ; 0                      ; 0                      ; 0                          ; 0                          ; 1              ;
; s_cntrlReg.WAITSTATUS2         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0              ; 0                      ; 0                     ; 1                      ; 0                     ; 0                        ; 0                        ; 0                              ; 0                          ; 0                              ; 0                          ; 0                      ; 0                      ; 0                          ; 0                          ; 1              ;
; s_cntrlReg.INITSTATR3          ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0              ; 0                      ; 1                     ; 0                      ; 0                     ; 0                        ; 0                        ; 0                              ; 0                          ; 0                              ; 0                          ; 0                      ; 0                      ; 0                          ; 0                          ; 1              ;
; s_cntrlReg.WAITSTATUS3         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0              ; 1                      ; 0                     ; 0                      ; 0                     ; 0                        ; 0                        ; 0                              ; 0                          ; 0                              ; 0                          ; 0                      ; 0                      ; 0                          ; 0                          ; 1              ;
; s_cntrlReg.NOP                 ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 1              ; 0                      ; 0                     ; 0                      ; 0                     ; 0                        ; 0                        ; 0                              ; 0                          ; 0                              ; 0                          ; 0                      ; 0                      ; 0                          ; 0                          ; 1              ;
; s_cntrlReg.INITERASE0          ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 1                     ; 0              ; 0                      ; 0                     ; 0                      ; 0                     ; 0                        ; 0                        ; 0                              ; 0                          ; 0                              ; 0                          ; 0                      ; 0                      ; 0                          ; 0                          ; 1              ;
; s_cntrlReg.WAITINITERASE0      ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 1                         ; 0                     ; 0              ; 0                      ; 0                     ; 0                      ; 0                     ; 0                        ; 0                        ; 0                              ; 0                          ; 0                              ; 0                          ; 0                      ; 0                      ; 0                          ; 0                          ; 1              ;
; s_cntrlReg.INITERASE1          ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 1                     ; 0                         ; 0                     ; 0              ; 0                      ; 0                     ; 0                      ; 0                     ; 0                        ; 0                        ; 0                              ; 0                          ; 0                              ; 0                          ; 0                      ; 0                      ; 0                          ; 0                          ; 1              ;
; s_cntrlReg.WAITINITERASE1      ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 1                         ; 0                     ; 0                         ; 0                     ; 0              ; 0                      ; 0                     ; 0                      ; 0                     ; 0                        ; 0                        ; 0                              ; 0                          ; 0                              ; 0                          ; 0                      ; 0                      ; 0                          ; 0                          ; 1              ;
; s_cntrlReg.INITERASE2          ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                     ; 0                         ; 0                     ; 0                         ; 1                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0              ; 0                      ; 0                     ; 0                      ; 0                     ; 0                        ; 0                        ; 0                              ; 0                          ; 0                              ; 0                          ; 0                      ; 0                      ; 0                          ; 0                          ; 1              ;
; s_cntrlReg.WAITINITERASE2      ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                     ; 0                         ; 0                     ; 1                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0              ; 0                      ; 0                     ; 0                      ; 0                     ; 0                        ; 0                        ; 0                              ; 0                          ; 0                              ; 0                          ; 0                      ; 0                      ; 0                          ; 0                          ; 1              ;
; s_cntrlReg.INITERASE3          ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                     ; 0                         ; 1                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0              ; 0                      ; 0                     ; 0                      ; 0                     ; 0                        ; 0                        ; 0                              ; 0                          ; 0                              ; 0                          ; 0                      ; 0                      ; 0                          ; 0                          ; 1              ;
; s_cntrlReg.WAITINITERASE3      ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                     ; 1                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0              ; 0                      ; 0                     ; 0                      ; 0                     ; 0                        ; 0                        ; 0                              ; 0                          ; 0                              ; 0                          ; 0                      ; 0                      ; 0                          ; 0                          ; 1              ;
; s_cntrlReg.ERASEERROR          ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 1                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0              ; 0                      ; 0                     ; 0                      ; 0                     ; 0                        ; 0                        ; 0                              ; 0                          ; 0                              ; 0                          ; 0                      ; 0                      ; 0                          ; 0                          ; 1              ;
; s_cntrlReg.INITWRITE0          ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 1                     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0              ; 0                      ; 0                     ; 0                      ; 0                     ; 0                        ; 0                        ; 0                              ; 0                          ; 0                              ; 0                          ; 0                      ; 0                      ; 0                          ; 0                          ; 1              ;
; s_cntrlReg.WAITINITWRITE0      ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 1                         ; 0                     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0              ; 0                      ; 0                     ; 0                      ; 0                     ; 0                        ; 0                        ; 0                              ; 0                          ; 0                              ; 0                          ; 0                      ; 0                      ; 0                          ; 0                          ; 1              ;
; s_cntrlReg.INITWRITE1          ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 1                     ; 0                         ; 0                     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0              ; 0                      ; 0                     ; 0                      ; 0                     ; 0                        ; 0                        ; 0                              ; 0                          ; 0                              ; 0                          ; 0                      ; 0                      ; 0                          ; 0                          ; 1              ;
; s_cntrlReg.WAITINITWRITE1      ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 1                         ; 0                     ; 0                         ; 0                     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0              ; 0                      ; 0                     ; 0                      ; 0                     ; 0                        ; 0                        ; 0                              ; 0                          ; 0                              ; 0                          ; 0                      ; 0                      ; 0                          ; 0                          ; 1              ;
; s_cntrlReg.INITWRITE2          ; 0                     ; 0                         ; 0                     ; 0                         ; 1                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0              ; 0                      ; 0                     ; 0                      ; 0                     ; 0                        ; 0                        ; 0                              ; 0                          ; 0                              ; 0                          ; 0                      ; 0                      ; 0                          ; 0                          ; 1              ;
; s_cntrlReg.WAITINITWRITE2      ; 0                     ; 0                         ; 0                     ; 1                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0              ; 0                      ; 0                     ; 0                      ; 0                     ; 0                        ; 0                        ; 0                              ; 0                          ; 0                              ; 0                          ; 0                      ; 0                      ; 0                          ; 0                          ; 1              ;
; s_cntrlReg.INITWRITE3          ; 0                     ; 0                         ; 1                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0              ; 0                      ; 0                     ; 0                      ; 0                     ; 0                        ; 0                        ; 0                              ; 0                          ; 0                              ; 0                          ; 0                      ; 0                      ; 0                          ; 0                          ; 1              ;
; s_cntrlReg.WAITINITWRITE3      ; 0                     ; 1                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0              ; 0                      ; 0                     ; 0                      ; 0                     ; 0                        ; 0                        ; 0                              ; 0                          ; 0                              ; 0                          ; 0                      ; 0                      ; 0                          ; 0                          ; 1              ;
; s_cntrlReg.WRITEERROR          ; 1                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0              ; 0                      ; 0                     ; 0                      ; 0                     ; 0                        ; 0                        ; 0                              ; 0                          ; 0                              ; 0                          ; 0                      ; 0                      ; 0                          ; 0                          ; 1              ;
+--------------------------------+-----------------------+---------------------------+-----------------------+---------------------------+-----------------------+---------------------------+-----------------------+---------------------------+-----------------------+-----------------------+---------------------------+-----------------------+---------------------------+-----------------------+---------------------------+-----------------------+---------------------------+-----------------------+----------------+------------------------+-----------------------+------------------------+-----------------------+--------------------------+--------------------------+--------------------------------+----------------------------+--------------------------------+----------------------------+------------------------+------------------------+----------------------------+----------------------------+----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |or1420SingleCore|spiBus:flash|spiShiftQuad:quad|s_stateReg                                                                                                                                                            ;
+------------------------+----------------------+------------------------+------------------------+------------------------+------------------------+----------------------+---------------------+-----------------+---------------------+
; Name                   ; s_stateReg.WAITDUMMY ; s_stateReg.WAITADDRESS ; s_stateReg.INITADDRESS ; s_stateReg.WAITCOMMAND ; s_stateReg.SENDCOMMAND ; s_stateReg.CHECKBUSY ; s_stateReg.WAITBUSY ; s_stateReg.IDLE ; s_stateReg.WAITWORD ;
+------------------------+----------------------+------------------------+------------------------+------------------------+------------------------+----------------------+---------------------+-----------------+---------------------+
; s_stateReg.IDLE        ; 0                    ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 0                   ; 0               ; 0                   ;
; s_stateReg.WAITBUSY    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 1                   ; 1               ; 0                   ;
; s_stateReg.CHECKBUSY   ; 0                    ; 0                      ; 0                      ; 0                      ; 0                      ; 1                    ; 0                   ; 1               ; 0                   ;
; s_stateReg.SENDCOMMAND ; 0                    ; 0                      ; 0                      ; 0                      ; 1                      ; 0                    ; 0                   ; 1               ; 0                   ;
; s_stateReg.WAITCOMMAND ; 0                    ; 0                      ; 0                      ; 1                      ; 0                      ; 0                    ; 0                   ; 1               ; 0                   ;
; s_stateReg.INITADDRESS ; 0                    ; 0                      ; 1                      ; 0                      ; 0                      ; 0                    ; 0                   ; 1               ; 0                   ;
; s_stateReg.WAITADDRESS ; 0                    ; 1                      ; 0                      ; 0                      ; 0                      ; 0                    ; 0                   ; 1               ; 0                   ;
; s_stateReg.WAITDUMMY   ; 1                    ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 0                   ; 1               ; 0                   ;
; s_stateReg.WAITWORD    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 0                   ; 1               ; 1                   ;
+------------------------+----------------------+------------------------+------------------------+------------------------+------------------------+----------------------+---------------------+-----------------+---------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |or1420SingleCore|screens:hdmi|graphicsController:graphics|s_dmaState                                                                                                                                                                               ;
+-----------------------------+------------------+------------------+---------------------+----------------------+-----------------------------+------------------------+------------------+-----------------+-----------------+--------------------+-----------------+
; Name                        ; s_dmaState.READ1 ; s_dmaState.INIT1 ; s_dmaState.REQUEST1 ; s_dmaState.READ_DONE ; s_dmaState.INIT_WRITE_BLACK ; s_dmaState.WRITE_BLACK ; s_dmaState.ERROR ; s_dmaState.READ ; s_dmaState.INIT ; s_dmaState.REQUEST ; s_dmaState.IDLE ;
+-----------------------------+------------------+------------------+---------------------+----------------------+-----------------------------+------------------------+------------------+-----------------+-----------------+--------------------+-----------------+
; s_dmaState.IDLE             ; 0                ; 0                ; 0                   ; 0                    ; 0                           ; 0                      ; 0                ; 0               ; 0               ; 0                  ; 0               ;
; s_dmaState.REQUEST          ; 0                ; 0                ; 0                   ; 0                    ; 0                           ; 0                      ; 0                ; 0               ; 0               ; 1                  ; 1               ;
; s_dmaState.INIT             ; 0                ; 0                ; 0                   ; 0                    ; 0                           ; 0                      ; 0                ; 0               ; 1               ; 0                  ; 1               ;
; s_dmaState.READ             ; 0                ; 0                ; 0                   ; 0                    ; 0                           ; 0                      ; 0                ; 1               ; 0               ; 0                  ; 1               ;
; s_dmaState.ERROR            ; 0                ; 0                ; 0                   ; 0                    ; 0                           ; 0                      ; 1                ; 0               ; 0               ; 0                  ; 1               ;
; s_dmaState.WRITE_BLACK      ; 0                ; 0                ; 0                   ; 0                    ; 0                           ; 1                      ; 0                ; 0               ; 0               ; 0                  ; 1               ;
; s_dmaState.INIT_WRITE_BLACK ; 0                ; 0                ; 0                   ; 0                    ; 1                           ; 0                      ; 0                ; 0               ; 0               ; 0                  ; 1               ;
; s_dmaState.READ_DONE        ; 0                ; 0                ; 0                   ; 1                    ; 0                           ; 0                      ; 0                ; 0               ; 0               ; 0                  ; 1               ;
; s_dmaState.REQUEST1         ; 0                ; 0                ; 1                   ; 0                    ; 0                           ; 0                      ; 0                ; 0               ; 0               ; 0                  ; 1               ;
; s_dmaState.INIT1            ; 0                ; 1                ; 0                   ; 0                    ; 0                           ; 0                      ; 0                ; 0               ; 0               ; 0                  ; 1               ;
; s_dmaState.READ1            ; 1                ; 0                ; 0                   ; 0                    ; 0                           ; 0                      ; 0                ; 0               ; 0               ; 0                  ; 1               ;
+-----------------------------+------------------+------------------+---------------------+----------------------+-----------------------------+------------------------+------------------+-----------------+-----------------+--------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |or1420SingleCore|screens:hdmi|hdmi_720p:generator|s_verticalState                                                        ;
+-----------------------------+---------------------------+----------------------------+-----------------------------+----------------------+
; Name                        ; s_verticalState.BACKPORCH ; s_verticalState.FRONTPORCH ; s_verticalState.ACTIVEPIXEL ; s_verticalState.SYNC ;
+-----------------------------+---------------------------+----------------------------+-----------------------------+----------------------+
; s_verticalState.SYNC        ; 0                         ; 0                          ; 0                           ; 0                    ;
; s_verticalState.ACTIVEPIXEL ; 0                         ; 0                          ; 1                           ; 1                    ;
; s_verticalState.FRONTPORCH  ; 0                         ; 1                          ; 0                           ; 1                    ;
; s_verticalState.BACKPORCH   ; 1                         ; 0                          ; 0                           ; 1                    ;
+-----------------------------+---------------------------+----------------------------+-----------------------------+----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |or1420SingleCore|screens:hdmi|hdmi_720p:generator|s_horizontalState                                                                ;
+-------------------------------+-----------------------------+------------------------------+-------------------------------+------------------------+
; Name                          ; s_horizontalState.BACKPORCH ; s_horizontalState.FRONTPORCH ; s_horizontalState.ACTIVEPIXEL ; s_horizontalState.SYNC ;
+-------------------------------+-----------------------------+------------------------------+-------------------------------+------------------------+
; s_horizontalState.SYNC        ; 0                           ; 0                            ; 0                             ; 0                      ;
; s_horizontalState.ACTIVEPIXEL ; 0                           ; 0                            ; 1                             ; 1                      ;
; s_horizontalState.FRONTPORCH  ; 0                           ; 1                            ; 0                             ; 1                      ;
; s_horizontalState.BACKPORCH   ; 1                           ; 0                            ; 0                             ; 1                      ;
+-------------------------------+-----------------------------+------------------------------+-------------------------------+------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |or1420SingleCore|camera:camIf|s_stateMachineReg                                                                                                                                                     ;
+--------------------------------+------------------------------+------------------------------+-----------------------------+-------------------------------+--------------------------------+------------------------+
; Name                           ; s_stateMachineReg.END_TRANS2 ; s_stateMachineReg.END_TRANS1 ; s_stateMachineReg.DO_BURST1 ; s_stateMachineReg.INIT_BURST1 ; s_stateMachineReg.REQUEST_BUS1 ; s_stateMachineReg.IDLE ;
+--------------------------------+------------------------------+------------------------------+-----------------------------+-------------------------------+--------------------------------+------------------------+
; s_stateMachineReg.IDLE         ; 0                            ; 0                            ; 0                           ; 0                             ; 0                              ; 0                      ;
; s_stateMachineReg.REQUEST_BUS1 ; 0                            ; 0                            ; 0                           ; 0                             ; 1                              ; 1                      ;
; s_stateMachineReg.INIT_BURST1  ; 0                            ; 0                            ; 0                           ; 1                             ; 0                              ; 1                      ;
; s_stateMachineReg.DO_BURST1    ; 0                            ; 0                            ; 1                           ; 0                             ; 0                              ; 1                      ;
; s_stateMachineReg.END_TRANS1   ; 0                            ; 1                            ; 0                           ; 0                             ; 0                              ; 1                      ;
; s_stateMachineReg.END_TRANS2   ; 1                            ; 0                            ; 0                           ; 0                             ; 0                              ; 1                      ;
+--------------------------------+------------------------------+------------------------------+-----------------------------+-------------------------------+--------------------------------+------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |or1420SingleCore|ramDmaCi:ramDma|s_dmaCurrentStateReg                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------+--------------------------------------------+-------------------------------+-------------------------------+------------------------------+-----------------------------------------+----------------------------------+---------------------------+---------------------------+--------------------------------------------+
; Name                                       ; s_dmaCurrentStateReg.END_TRANSACTION_ERROR ; s_dmaCurrentStateReg.DO_WRITE ; s_dmaCurrentStateReg.WAIT_END ; s_dmaCurrentStateReg.DO_READ ; s_dmaCurrentStateReg.SET_UP_TRANSACTION ; s_dmaCurrentStateReg.REQUEST_BUS ; s_dmaCurrentStateReg.INIT ; s_dmaCurrentStateReg.IDLE ; s_dmaCurrentStateReg.END_WRITE_TRANSACTION ;
+--------------------------------------------+--------------------------------------------+-------------------------------+-------------------------------+------------------------------+-----------------------------------------+----------------------------------+---------------------------+---------------------------+--------------------------------------------+
; s_dmaCurrentStateReg.IDLE                  ; 0                                          ; 0                             ; 0                             ; 0                            ; 0                                       ; 0                                ; 0                         ; 0                         ; 0                                          ;
; s_dmaCurrentStateReg.INIT                  ; 0                                          ; 0                             ; 0                             ; 0                            ; 0                                       ; 0                                ; 1                         ; 1                         ; 0                                          ;
; s_dmaCurrentStateReg.REQUEST_BUS           ; 0                                          ; 0                             ; 0                             ; 0                            ; 0                                       ; 1                                ; 0                         ; 1                         ; 0                                          ;
; s_dmaCurrentStateReg.SET_UP_TRANSACTION    ; 0                                          ; 0                             ; 0                             ; 0                            ; 1                                       ; 0                                ; 0                         ; 1                         ; 0                                          ;
; s_dmaCurrentStateReg.DO_READ               ; 0                                          ; 0                             ; 0                             ; 1                            ; 0                                       ; 0                                ; 0                         ; 1                         ; 0                                          ;
; s_dmaCurrentStateReg.WAIT_END              ; 0                                          ; 0                             ; 1                             ; 0                            ; 0                                       ; 0                                ; 0                         ; 1                         ; 0                                          ;
; s_dmaCurrentStateReg.DO_WRITE              ; 0                                          ; 1                             ; 0                             ; 0                            ; 0                                       ; 0                                ; 0                         ; 1                         ; 0                                          ;
; s_dmaCurrentStateReg.END_TRANSACTION_ERROR ; 1                                          ; 0                             ; 0                             ; 0                            ; 0                                       ; 0                                ; 0                         ; 1                         ; 0                                          ;
; s_dmaCurrentStateReg.END_WRITE_TRANSACTION ; 0                                          ; 0                             ; 0                             ; 0                            ; 0                                       ; 0                                ; 0                         ; 1                         ; 1                                          ;
+--------------------------------------------+--------------------------------------------+-------------------------------+-------------------------------+------------------------------+-----------------------------------------+----------------------------------+---------------------------+---------------------------+--------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |or1420SingleCore|i2cCustomInstr:i2cm|i2cMaster:master|s_stateMachineReg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+-----------------------+------------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+------------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------------+------------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+-----------------------------+------------------------+
; Name                        ; s_stateMachineReg.DIR ; s_stateMachineReg.ACK3 ; s_stateMachineReg.D0 ; s_stateMachineReg.D1 ; s_stateMachineReg.D2 ; s_stateMachineReg.D3 ; s_stateMachineReg.D4 ; s_stateMachineReg.D5 ; s_stateMachineReg.D6 ; s_stateMachineReg.D7 ; s_stateMachineReg.ACK2 ; s_stateMachineReg.R0 ; s_stateMachineReg.R1 ; s_stateMachineReg.R2 ; s_stateMachineReg.R3 ; s_stateMachineReg.R4 ; s_stateMachineReg.R5 ; s_stateMachineReg.R6 ; s_stateMachineReg.R7 ; s_stateMachineReg.SENDSTOP ; s_stateMachineReg.ACK1 ; s_stateMachineReg.A0 ; s_stateMachineReg.A1 ; s_stateMachineReg.A2 ; s_stateMachineReg.A3 ; s_stateMachineReg.A4 ; s_stateMachineReg.A5 ; s_stateMachineReg.A6 ; s_stateMachineReg.SENDSTART ; s_stateMachineReg.IDLE ;
+-----------------------------+-----------------------+------------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+------------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------------+------------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+-----------------------------+------------------------+
; s_stateMachineReg.IDLE      ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                          ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                           ; 0                      ;
; s_stateMachineReg.SENDSTART ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                          ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                           ; 1                      ;
; s_stateMachineReg.A6        ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                          ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                           ; 1                      ;
; s_stateMachineReg.A5        ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                          ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                           ; 1                      ;
; s_stateMachineReg.A4        ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                          ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                           ; 1                      ;
; s_stateMachineReg.A3        ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                          ; 0                      ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                           ; 1                      ;
; s_stateMachineReg.A2        ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                          ; 0                      ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                           ; 1                      ;
; s_stateMachineReg.A1        ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                          ; 0                      ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                           ; 1                      ;
; s_stateMachineReg.A0        ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                          ; 0                      ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                           ; 1                      ;
; s_stateMachineReg.ACK1      ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                          ; 1                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                           ; 1                      ;
; s_stateMachineReg.SENDSTOP  ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                          ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                           ; 1                      ;
; s_stateMachineReg.R7        ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                          ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                           ; 1                      ;
; s_stateMachineReg.R6        ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                          ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                           ; 1                      ;
; s_stateMachineReg.R5        ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                          ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                           ; 1                      ;
; s_stateMachineReg.R4        ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                          ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                           ; 1                      ;
; s_stateMachineReg.R3        ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                          ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                           ; 1                      ;
; s_stateMachineReg.R2        ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                          ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                           ; 1                      ;
; s_stateMachineReg.R1        ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                          ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                           ; 1                      ;
; s_stateMachineReg.R0        ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                          ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                           ; 1                      ;
; s_stateMachineReg.ACK2      ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                          ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                           ; 1                      ;
; s_stateMachineReg.D7        ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                          ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                           ; 1                      ;
; s_stateMachineReg.D6        ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                          ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                           ; 1                      ;
; s_stateMachineReg.D5        ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                          ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                           ; 1                      ;
; s_stateMachineReg.D4        ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                          ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                           ; 1                      ;
; s_stateMachineReg.D3        ; 0                     ; 0                      ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                          ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                           ; 1                      ;
; s_stateMachineReg.D2        ; 0                     ; 0                      ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                          ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                           ; 1                      ;
; s_stateMachineReg.D1        ; 0                     ; 0                      ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                          ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                           ; 1                      ;
; s_stateMachineReg.D0        ; 0                     ; 0                      ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                          ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                           ; 1                      ;
; s_stateMachineReg.ACK3      ; 0                     ; 1                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                          ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                           ; 1                      ;
; s_stateMachineReg.DIR       ; 1                     ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                          ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                           ; 1                      ;
+-----------------------------+-----------------------+------------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+------------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------------+------------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+-----------------------------+------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |or1420SingleCore|or1420Top:cpu1|dCache:loadStore|s_busStateReg                                                                                                                                                                  ;
+--------------------------------+-------------------------+------------------------+------------------------+-------------------------+-------------------------+--------------------------------+---------------------------+--------------------+
; Name                           ; s_busStateReg.END_WRITE ; s_busStateReg.DO_WRITE ; s_busStateReg.SIG_DONE ; s_busStateReg.BUS_ERROR ; s_busStateReg.WAIT_READ ; s_busStateReg.INIT_TRANSACTION ; s_busStateReg.REQUEST_BUS ; s_busStateReg.NOOP ;
+--------------------------------+-------------------------+------------------------+------------------------+-------------------------+-------------------------+--------------------------------+---------------------------+--------------------+
; s_busStateReg.NOOP             ; 0                       ; 0                      ; 0                      ; 0                       ; 0                       ; 0                              ; 0                         ; 0                  ;
; s_busStateReg.REQUEST_BUS      ; 0                       ; 0                      ; 0                      ; 0                       ; 0                       ; 0                              ; 1                         ; 1                  ;
; s_busStateReg.INIT_TRANSACTION ; 0                       ; 0                      ; 0                      ; 0                       ; 0                       ; 1                              ; 0                         ; 1                  ;
; s_busStateReg.WAIT_READ        ; 0                       ; 0                      ; 0                      ; 0                       ; 1                       ; 0                              ; 0                         ; 1                  ;
; s_busStateReg.BUS_ERROR        ; 0                       ; 0                      ; 0                      ; 1                       ; 0                       ; 0                              ; 0                         ; 1                  ;
; s_busStateReg.SIG_DONE         ; 0                       ; 0                      ; 1                      ; 0                       ; 0                       ; 0                              ; 0                         ; 1                  ;
; s_busStateReg.DO_WRITE         ; 0                       ; 1                      ; 0                      ; 0                       ; 0                       ; 0                              ; 0                         ; 1                  ;
; s_busStateReg.END_WRITE        ; 1                       ; 0                      ; 0                      ; 0                       ; 0                       ; 0                              ; 0                         ; 1                  ;
+--------------------------------+-------------------------+------------------------+------------------------+-------------------------+-------------------------+--------------------------------+---------------------------+--------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |or1420SingleCore|or1420Top:cpu1|dCache:loadStore|s_stateReg                                                   ;
+----------------------------+------------------------+----------------------------+---------------------------+-----------------+
; Name                       ; s_stateReg.SIGNAL_DONE ; s_stateReg.WAIT_FOR_ACTION ; s_stateReg.REQUEST_ACTION ; s_stateReg.IDLE ;
+----------------------------+------------------------+----------------------------+---------------------------+-----------------+
; s_stateReg.IDLE            ; 0                      ; 0                          ; 0                         ; 0               ;
; s_stateReg.REQUEST_ACTION  ; 0                      ; 0                          ; 1                         ; 1               ;
; s_stateReg.WAIT_FOR_ACTION ; 0                      ; 1                          ; 0                         ; 1               ;
; s_stateReg.SIGNAL_DONE     ; 1                      ; 0                          ; 0                         ; 1               ;
+----------------------------+------------------------+----------------------------+---------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |or1420SingleCore|or1420Top:cpu1|decodeStage:decode|s_exceptionModeReg                                                                                       ;
+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+
; Name                   ; s_exceptionModeReg.101 ; s_exceptionModeReg.100 ; s_exceptionModeReg.011 ; s_exceptionModeReg.010 ; s_exceptionModeReg.001 ; s_exceptionModeReg.000 ;
+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+
; s_exceptionModeReg.000 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ;
; s_exceptionModeReg.001 ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 1                      ;
; s_exceptionModeReg.010 ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 1                      ;
; s_exceptionModeReg.011 ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 1                      ;
; s_exceptionModeReg.100 ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; s_exceptionModeReg.101 ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |or1420SingleCore|or1420Top:cpu1|fetchStage:fetch|s_busStateReg                                                                                                                  ;
+--------------------------------+-------------------------+---------------------------+--------------------------+--------------------------------+---------------------------+-------------------+
; Name                           ; s_busStateReg.BUS_ERROR ; s_busStateReg.SIGNAL_DONE ; s_busStateReg.WAIT_BURST ; s_busStateReg.INIT_TRANSACTION ; s_busStateReg.REQUEST_BUS ; s_busStateReg.NOP ;
+--------------------------------+-------------------------+---------------------------+--------------------------+--------------------------------+---------------------------+-------------------+
; s_busStateReg.NOP              ; 0                       ; 0                         ; 0                        ; 0                              ; 0                         ; 0                 ;
; s_busStateReg.REQUEST_BUS      ; 0                       ; 0                         ; 0                        ; 0                              ; 1                         ; 1                 ;
; s_busStateReg.INIT_TRANSACTION ; 0                       ; 0                         ; 0                        ; 1                              ; 0                         ; 1                 ;
; s_busStateReg.WAIT_BURST       ; 0                       ; 0                         ; 1                        ; 0                              ; 0                         ; 1                 ;
; s_busStateReg.SIGNAL_DONE      ; 0                       ; 1                         ; 0                        ; 0                              ; 0                         ; 1                 ;
; s_busStateReg.BUS_ERROR        ; 1                       ; 0                         ; 0                        ; 0                              ; 0                         ; 1                 ;
+--------------------------------+-------------------------+---------------------------+--------------------------+--------------------------------+---------------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |or1420SingleCore|or1420Top:cpu1|fetchStage:fetch|s_stateReg                                                                             ;
+-------------------------------+-----------------------+----------------------------+-------------------------------+-----------------+-------------------+
; Name                          ; s_stateReg.UPDATE_TAG ; s_stateReg.WAIT_CACHE_LINE ; s_stateReg.REQUEST_CACHE_LINE ; s_stateReg.IDLE ; s_stateReg.LOOKUP ;
+-------------------------------+-----------------------+----------------------------+-------------------------------+-----------------+-------------------+
; s_stateReg.IDLE               ; 0                     ; 0                          ; 0                             ; 0               ; 0                 ;
; s_stateReg.REQUEST_CACHE_LINE ; 0                     ; 0                          ; 1                             ; 1               ; 0                 ;
; s_stateReg.WAIT_CACHE_LINE    ; 0                     ; 1                          ; 0                             ; 1               ; 0                 ;
; s_stateReg.UPDATE_TAG         ; 1                     ; 0                          ; 0                             ; 1               ; 0                 ;
; s_stateReg.LOOKUP             ; 0                     ; 0                          ; 0                             ; 1               ; 1                 ;
+-------------------------------+-----------------------+----------------------------+-------------------------------+-----------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |or1420SingleCore|sdramController:sdram|s_sdramCurrentState                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------+----------------------------------+-----------------------------------+--------------------------------------+------------------------------------------+------------------------------+-----------------------------------+------------------------------+-------------------------------------+-------------------------------------+------------------------------------------+-----------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+---------------------------------------+-------------------------------------+--------------------------+--------------------------------------------+-------------------------------------------+-----------------------------------+----------------------------------+----------------------------------------+--------------------------------------+----------------------------------------+--------------------------------------+------------------------------------+----------------------------------+------------------------------------+---------------------------------+
; Name                                       ; s_sdramCurrentState.SECOND_BURST ; s_sdramCurrentState.WAIT_WRITE_HI ; s_sdramCurrentState.WAIT_READ_BURST4 ; s_sdramCurrentState.WAIT_WRITE_PRECHARGE ; s_sdramCurrentState.WRITE_HI ; s_sdramCurrentState.WAIT_WRITE_LO ; s_sdramCurrentState.WRITE_LO ; s_sdramCurrentState.WRITE_PRECHARGE ; s_sdramCurrentState.INIT_WORD_WRITE ; s_sdramCurrentState.END_READ_TRANSACTION ; s_sdramCurrentState.DO_READ ; s_sdramCurrentState.WAIT_READ_BURST3 ; s_sdramCurrentState.WAIT_READ_BURST2 ; s_sdramCurrentState.INIT_READ_BURST2 ; s_sdramCurrentState.WAIT_READ_BURST1 ; s_sdramCurrentState.INIT_READ_BURST1 ; s_sdramCurrentState.INIT_READ_WRITE ; s_sdramCurrentState.WAIT_AUTO_REFRESH ; s_sdramCurrentState.DO_AUTO_REFRESH ; s_sdramCurrentState.IDLE ; s_sdramCurrentState.WAIT_EXTENDED_MODE_REG ; s_sdramCurrentState.SET_EXTENDED_MODE_REG ; s_sdramCurrentState.WAIT_MODE_REG ; s_sdramCurrentState.SET_MODE_REG ; s_sdramCurrentState.WAIT_AUTO_REFRESH2 ; s_sdramCurrentState.DO_AUTO_REFRESH2 ; s_sdramCurrentState.WAIT_AUTO_REFRESH1 ; s_sdramCurrentState.DO_AUTO_REFRESH1 ; s_sdramCurrentState.WAIT_PRECHARGE ; s_sdramCurrentState.DO_PRECHARGE ; s_sdramCurrentState.WAIT_100_MICRO ; s_sdramCurrentState.RESET_STATE ;
+--------------------------------------------+----------------------------------+-----------------------------------+--------------------------------------+------------------------------------------+------------------------------+-----------------------------------+------------------------------+-------------------------------------+-------------------------------------+------------------------------------------+-----------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+---------------------------------------+-------------------------------------+--------------------------+--------------------------------------------+-------------------------------------------+-----------------------------------+----------------------------------+----------------------------------------+--------------------------------------+----------------------------------------+--------------------------------------+------------------------------------+----------------------------------+------------------------------------+---------------------------------+
; s_sdramCurrentState.RESET_STATE            ; 0                                ; 0                                 ; 0                                    ; 0                                        ; 0                            ; 0                                 ; 0                            ; 0                                   ; 0                                   ; 0                                        ; 0                           ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                   ; 0                                     ; 0                                   ; 0                        ; 0                                          ; 0                                         ; 0                                 ; 0                                ; 0                                      ; 0                                    ; 0                                      ; 0                                    ; 0                                  ; 0                                ; 0                                  ; 0                               ;
; s_sdramCurrentState.WAIT_100_MICRO         ; 0                                ; 0                                 ; 0                                    ; 0                                        ; 0                            ; 0                                 ; 0                            ; 0                                   ; 0                                   ; 0                                        ; 0                           ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                   ; 0                                     ; 0                                   ; 0                        ; 0                                          ; 0                                         ; 0                                 ; 0                                ; 0                                      ; 0                                    ; 0                                      ; 0                                    ; 0                                  ; 0                                ; 1                                  ; 1                               ;
; s_sdramCurrentState.DO_PRECHARGE           ; 0                                ; 0                                 ; 0                                    ; 0                                        ; 0                            ; 0                                 ; 0                            ; 0                                   ; 0                                   ; 0                                        ; 0                           ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                   ; 0                                     ; 0                                   ; 0                        ; 0                                          ; 0                                         ; 0                                 ; 0                                ; 0                                      ; 0                                    ; 0                                      ; 0                                    ; 0                                  ; 1                                ; 0                                  ; 1                               ;
; s_sdramCurrentState.WAIT_PRECHARGE         ; 0                                ; 0                                 ; 0                                    ; 0                                        ; 0                            ; 0                                 ; 0                            ; 0                                   ; 0                                   ; 0                                        ; 0                           ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                   ; 0                                     ; 0                                   ; 0                        ; 0                                          ; 0                                         ; 0                                 ; 0                                ; 0                                      ; 0                                    ; 0                                      ; 0                                    ; 1                                  ; 0                                ; 0                                  ; 1                               ;
; s_sdramCurrentState.DO_AUTO_REFRESH1       ; 0                                ; 0                                 ; 0                                    ; 0                                        ; 0                            ; 0                                 ; 0                            ; 0                                   ; 0                                   ; 0                                        ; 0                           ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                   ; 0                                     ; 0                                   ; 0                        ; 0                                          ; 0                                         ; 0                                 ; 0                                ; 0                                      ; 0                                    ; 0                                      ; 1                                    ; 0                                  ; 0                                ; 0                                  ; 1                               ;
; s_sdramCurrentState.WAIT_AUTO_REFRESH1     ; 0                                ; 0                                 ; 0                                    ; 0                                        ; 0                            ; 0                                 ; 0                            ; 0                                   ; 0                                   ; 0                                        ; 0                           ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                   ; 0                                     ; 0                                   ; 0                        ; 0                                          ; 0                                         ; 0                                 ; 0                                ; 0                                      ; 0                                    ; 1                                      ; 0                                    ; 0                                  ; 0                                ; 0                                  ; 1                               ;
; s_sdramCurrentState.DO_AUTO_REFRESH2       ; 0                                ; 0                                 ; 0                                    ; 0                                        ; 0                            ; 0                                 ; 0                            ; 0                                   ; 0                                   ; 0                                        ; 0                           ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                   ; 0                                     ; 0                                   ; 0                        ; 0                                          ; 0                                         ; 0                                 ; 0                                ; 0                                      ; 1                                    ; 0                                      ; 0                                    ; 0                                  ; 0                                ; 0                                  ; 1                               ;
; s_sdramCurrentState.WAIT_AUTO_REFRESH2     ; 0                                ; 0                                 ; 0                                    ; 0                                        ; 0                            ; 0                                 ; 0                            ; 0                                   ; 0                                   ; 0                                        ; 0                           ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                   ; 0                                     ; 0                                   ; 0                        ; 0                                          ; 0                                         ; 0                                 ; 0                                ; 1                                      ; 0                                    ; 0                                      ; 0                                    ; 0                                  ; 0                                ; 0                                  ; 1                               ;
; s_sdramCurrentState.SET_MODE_REG           ; 0                                ; 0                                 ; 0                                    ; 0                                        ; 0                            ; 0                                 ; 0                            ; 0                                   ; 0                                   ; 0                                        ; 0                           ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                   ; 0                                     ; 0                                   ; 0                        ; 0                                          ; 0                                         ; 0                                 ; 1                                ; 0                                      ; 0                                    ; 0                                      ; 0                                    ; 0                                  ; 0                                ; 0                                  ; 1                               ;
; s_sdramCurrentState.WAIT_MODE_REG          ; 0                                ; 0                                 ; 0                                    ; 0                                        ; 0                            ; 0                                 ; 0                            ; 0                                   ; 0                                   ; 0                                        ; 0                           ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                   ; 0                                     ; 0                                   ; 0                        ; 0                                          ; 0                                         ; 1                                 ; 0                                ; 0                                      ; 0                                    ; 0                                      ; 0                                    ; 0                                  ; 0                                ; 0                                  ; 1                               ;
; s_sdramCurrentState.SET_EXTENDED_MODE_REG  ; 0                                ; 0                                 ; 0                                    ; 0                                        ; 0                            ; 0                                 ; 0                            ; 0                                   ; 0                                   ; 0                                        ; 0                           ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                   ; 0                                     ; 0                                   ; 0                        ; 0                                          ; 1                                         ; 0                                 ; 0                                ; 0                                      ; 0                                    ; 0                                      ; 0                                    ; 0                                  ; 0                                ; 0                                  ; 1                               ;
; s_sdramCurrentState.WAIT_EXTENDED_MODE_REG ; 0                                ; 0                                 ; 0                                    ; 0                                        ; 0                            ; 0                                 ; 0                            ; 0                                   ; 0                                   ; 0                                        ; 0                           ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                   ; 0                                     ; 0                                   ; 0                        ; 1                                          ; 0                                         ; 0                                 ; 0                                ; 0                                      ; 0                                    ; 0                                      ; 0                                    ; 0                                  ; 0                                ; 0                                  ; 1                               ;
; s_sdramCurrentState.IDLE                   ; 0                                ; 0                                 ; 0                                    ; 0                                        ; 0                            ; 0                                 ; 0                            ; 0                                   ; 0                                   ; 0                                        ; 0                           ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                   ; 0                                     ; 0                                   ; 1                        ; 0                                          ; 0                                         ; 0                                 ; 0                                ; 0                                      ; 0                                    ; 0                                      ; 0                                    ; 0                                  ; 0                                ; 0                                  ; 1                               ;
; s_sdramCurrentState.DO_AUTO_REFRESH        ; 0                                ; 0                                 ; 0                                    ; 0                                        ; 0                            ; 0                                 ; 0                            ; 0                                   ; 0                                   ; 0                                        ; 0                           ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                   ; 0                                     ; 1                                   ; 0                        ; 0                                          ; 0                                         ; 0                                 ; 0                                ; 0                                      ; 0                                    ; 0                                      ; 0                                    ; 0                                  ; 0                                ; 0                                  ; 1                               ;
; s_sdramCurrentState.WAIT_AUTO_REFRESH      ; 0                                ; 0                                 ; 0                                    ; 0                                        ; 0                            ; 0                                 ; 0                            ; 0                                   ; 0                                   ; 0                                        ; 0                           ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                   ; 1                                     ; 0                                   ; 0                        ; 0                                          ; 0                                         ; 0                                 ; 0                                ; 0                                      ; 0                                    ; 0                                      ; 0                                    ; 0                                  ; 0                                ; 0                                  ; 1                               ;
; s_sdramCurrentState.INIT_READ_WRITE        ; 0                                ; 0                                 ; 0                                    ; 0                                        ; 0                            ; 0                                 ; 0                            ; 0                                   ; 0                                   ; 0                                        ; 0                           ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 1                                   ; 0                                     ; 0                                   ; 0                        ; 0                                          ; 0                                         ; 0                                 ; 0                                ; 0                                      ; 0                                    ; 0                                      ; 0                                    ; 0                                  ; 0                                ; 0                                  ; 1                               ;
; s_sdramCurrentState.INIT_READ_BURST1       ; 0                                ; 0                                 ; 0                                    ; 0                                        ; 0                            ; 0                                 ; 0                            ; 0                                   ; 0                                   ; 0                                        ; 0                           ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 1                                    ; 0                                   ; 0                                     ; 0                                   ; 0                        ; 0                                          ; 0                                         ; 0                                 ; 0                                ; 0                                      ; 0                                    ; 0                                      ; 0                                    ; 0                                  ; 0                                ; 0                                  ; 1                               ;
; s_sdramCurrentState.WAIT_READ_BURST1       ; 0                                ; 0                                 ; 0                                    ; 0                                        ; 0                            ; 0                                 ; 0                            ; 0                                   ; 0                                   ; 0                                        ; 0                           ; 0                                    ; 0                                    ; 0                                    ; 1                                    ; 0                                    ; 0                                   ; 0                                     ; 0                                   ; 0                        ; 0                                          ; 0                                         ; 0                                 ; 0                                ; 0                                      ; 0                                    ; 0                                      ; 0                                    ; 0                                  ; 0                                ; 0                                  ; 1                               ;
; s_sdramCurrentState.INIT_READ_BURST2       ; 0                                ; 0                                 ; 0                                    ; 0                                        ; 0                            ; 0                                 ; 0                            ; 0                                   ; 0                                   ; 0                                        ; 0                           ; 0                                    ; 0                                    ; 1                                    ; 0                                    ; 0                                    ; 0                                   ; 0                                     ; 0                                   ; 0                        ; 0                                          ; 0                                         ; 0                                 ; 0                                ; 0                                      ; 0                                    ; 0                                      ; 0                                    ; 0                                  ; 0                                ; 0                                  ; 1                               ;
; s_sdramCurrentState.WAIT_READ_BURST2       ; 0                                ; 0                                 ; 0                                    ; 0                                        ; 0                            ; 0                                 ; 0                            ; 0                                   ; 0                                   ; 0                                        ; 0                           ; 0                                    ; 1                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                   ; 0                                     ; 0                                   ; 0                        ; 0                                          ; 0                                         ; 0                                 ; 0                                ; 0                                      ; 0                                    ; 0                                      ; 0                                    ; 0                                  ; 0                                ; 0                                  ; 1                               ;
; s_sdramCurrentState.WAIT_READ_BURST3       ; 0                                ; 0                                 ; 0                                    ; 0                                        ; 0                            ; 0                                 ; 0                            ; 0                                   ; 0                                   ; 0                                        ; 0                           ; 1                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                   ; 0                                     ; 0                                   ; 0                        ; 0                                          ; 0                                         ; 0                                 ; 0                                ; 0                                      ; 0                                    ; 0                                      ; 0                                    ; 0                                  ; 0                                ; 0                                  ; 1                               ;
; s_sdramCurrentState.DO_READ                ; 0                                ; 0                                 ; 0                                    ; 0                                        ; 0                            ; 0                                 ; 0                            ; 0                                   ; 0                                   ; 0                                        ; 1                           ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                   ; 0                                     ; 0                                   ; 0                        ; 0                                          ; 0                                         ; 0                                 ; 0                                ; 0                                      ; 0                                    ; 0                                      ; 0                                    ; 0                                  ; 0                                ; 0                                  ; 1                               ;
; s_sdramCurrentState.END_READ_TRANSACTION   ; 0                                ; 0                                 ; 0                                    ; 0                                        ; 0                            ; 0                                 ; 0                            ; 0                                   ; 0                                   ; 1                                        ; 0                           ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                   ; 0                                     ; 0                                   ; 0                        ; 0                                          ; 0                                         ; 0                                 ; 0                                ; 0                                      ; 0                                    ; 0                                      ; 0                                    ; 0                                  ; 0                                ; 0                                  ; 1                               ;
; s_sdramCurrentState.INIT_WORD_WRITE        ; 0                                ; 0                                 ; 0                                    ; 0                                        ; 0                            ; 0                                 ; 0                            ; 0                                   ; 1                                   ; 0                                        ; 0                           ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                   ; 0                                     ; 0                                   ; 0                        ; 0                                          ; 0                                         ; 0                                 ; 0                                ; 0                                      ; 0                                    ; 0                                      ; 0                                    ; 0                                  ; 0                                ; 0                                  ; 1                               ;
; s_sdramCurrentState.WRITE_PRECHARGE        ; 0                                ; 0                                 ; 0                                    ; 0                                        ; 0                            ; 0                                 ; 0                            ; 1                                   ; 0                                   ; 0                                        ; 0                           ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                   ; 0                                     ; 0                                   ; 0                        ; 0                                          ; 0                                         ; 0                                 ; 0                                ; 0                                      ; 0                                    ; 0                                      ; 0                                    ; 0                                  ; 0                                ; 0                                  ; 1                               ;
; s_sdramCurrentState.WRITE_LO               ; 0                                ; 0                                 ; 0                                    ; 0                                        ; 0                            ; 0                                 ; 1                            ; 0                                   ; 0                                   ; 0                                        ; 0                           ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                   ; 0                                     ; 0                                   ; 0                        ; 0                                          ; 0                                         ; 0                                 ; 0                                ; 0                                      ; 0                                    ; 0                                      ; 0                                    ; 0                                  ; 0                                ; 0                                  ; 1                               ;
; s_sdramCurrentState.WAIT_WRITE_LO          ; 0                                ; 0                                 ; 0                                    ; 0                                        ; 0                            ; 1                                 ; 0                            ; 0                                   ; 0                                   ; 0                                        ; 0                           ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                   ; 0                                     ; 0                                   ; 0                        ; 0                                          ; 0                                         ; 0                                 ; 0                                ; 0                                      ; 0                                    ; 0                                      ; 0                                    ; 0                                  ; 0                                ; 0                                  ; 1                               ;
; s_sdramCurrentState.WRITE_HI               ; 0                                ; 0                                 ; 0                                    ; 0                                        ; 1                            ; 0                                 ; 0                            ; 0                                   ; 0                                   ; 0                                        ; 0                           ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                   ; 0                                     ; 0                                   ; 0                        ; 0                                          ; 0                                         ; 0                                 ; 0                                ; 0                                      ; 0                                    ; 0                                      ; 0                                    ; 0                                  ; 0                                ; 0                                  ; 1                               ;
; s_sdramCurrentState.WAIT_WRITE_PRECHARGE   ; 0                                ; 0                                 ; 0                                    ; 1                                        ; 0                            ; 0                                 ; 0                            ; 0                                   ; 0                                   ; 0                                        ; 0                           ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                   ; 0                                     ; 0                                   ; 0                        ; 0                                          ; 0                                         ; 0                                 ; 0                                ; 0                                      ; 0                                    ; 0                                      ; 0                                    ; 0                                  ; 0                                ; 0                                  ; 1                               ;
; s_sdramCurrentState.WAIT_READ_BURST4       ; 0                                ; 0                                 ; 1                                    ; 0                                        ; 0                            ; 0                                 ; 0                            ; 0                                   ; 0                                   ; 0                                        ; 0                           ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                   ; 0                                     ; 0                                   ; 0                        ; 0                                          ; 0                                         ; 0                                 ; 0                                ; 0                                      ; 0                                    ; 0                                      ; 0                                    ; 0                                  ; 0                                ; 0                                  ; 1                               ;
; s_sdramCurrentState.WAIT_WRITE_HI          ; 0                                ; 1                                 ; 0                                    ; 0                                        ; 0                            ; 0                                 ; 0                            ; 0                                   ; 0                                   ; 0                                        ; 0                           ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                   ; 0                                     ; 0                                   ; 0                        ; 0                                          ; 0                                         ; 0                                 ; 0                                ; 0                                      ; 0                                    ; 0                                      ; 0                                    ; 0                                  ; 0                                ; 0                                  ; 1                               ;
; s_sdramCurrentState.SECOND_BURST           ; 1                                ; 0                                 ; 0                                    ; 0                                        ; 0                            ; 0                                 ; 0                            ; 0                                   ; 0                                   ; 0                                        ; 0                           ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                   ; 0                                     ; 0                                   ; 0                        ; 0                                          ; 0                                         ; 0                                 ; 0                                ; 0                                      ; 0                                    ; 0                                      ; 0                                    ; 0                                  ; 0                                ; 0                                  ; 1                               ;
+--------------------------------------------+----------------------------------+-----------------------------------+--------------------------------------+------------------------------------------+------------------------------+-----------------------------------+------------------------------+-------------------------------------+-------------------------------------+------------------------------------------+-----------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+---------------------------------------+-------------------------------------+--------------------------+--------------------------------------------+-------------------------------------------+-----------------------------------+----------------------------------+----------------------------------------+--------------------------------------+----------------------------------------+--------------------------------------+------------------------------------+----------------------------------+------------------------------------+---------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------+
; State Machine - |or1420SingleCore|uartBus:uart1|s_readStateReg                       ;
+---------------------+---------------------+--------------------+---------------------+
; Name                ; s_readStateReg.IDLE ; s_readStateReg.END ; s_readStateReg.WAIT ;
+---------------------+---------------------+--------------------+---------------------+
; s_readStateReg.IDLE ; 0                   ; 0                  ; 0                   ;
; s_readStateReg.WAIT ; 1                   ; 0                  ; 1                   ;
; s_readStateReg.END  ; 1                   ; 1                  ; 0                   ;
+---------------------+---------------------+--------------------+---------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |or1420SingleCore|uartBus:uart1|uartRx:RXC|s_stateMachineReg                                                      ;
+---------------------------+-------------------------+---------------------------+------------------------+------------------------+
; Name                      ; s_stateMachineReg.WRITE ; s_stateMachineReg.RECEIVE ; s_stateMachineReg.INIT ; s_stateMachineReg.IDLE ;
+---------------------------+-------------------------+---------------------------+------------------------+------------------------+
; s_stateMachineReg.IDLE    ; 0                       ; 0                         ; 0                      ; 0                      ;
; s_stateMachineReg.INIT    ; 0                       ; 0                         ; 1                      ; 1                      ;
; s_stateMachineReg.RECEIVE ; 0                       ; 1                         ; 0                      ; 1                      ;
; s_stateMachineReg.WRITE   ; 1                       ; 0                         ; 0                      ; 1                      ;
+---------------------------+-------------------------+---------------------------+------------------------+------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |or1420SingleCore|uartBus:uart1|uartTx:TXC|s_stateMachineReg                        ;
+-------------------------+------------------------+-------------------------+------------------------+
; Name                    ; s_stateMachineReg.IDLE ; s_stateMachineReg.SHIFT ; s_stateMachineReg.LOAD ;
+-------------------------+------------------------+-------------------------+------------------------+
; s_stateMachineReg.IDLE  ; 0                      ; 0                       ; 0                      ;
; s_stateMachineReg.LOAD  ; 1                      ; 0                       ; 1                      ;
; s_stateMachineReg.SHIFT ; 1                      ; 1                       ; 0                      ;
+-------------------------+------------------------+-------------------------+------------------------+


+----------------------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                               ;
+------------------------------------------------------------------------+---+
; Logic Cell Name                                                        ;   ;
+------------------------------------------------------------------------+---+
; rgb565GrayscaleIse:converter|rgb565Grayscale:pixel4|s_greenResult[3]~0 ;   ;
; rgb565GrayscaleIse:converter|rgb565Grayscale:pixel3|s_greenResult[3]~0 ;   ;
; rgb565GrayscaleIse:converter|rgb565Grayscale:pixel1|s_greenResult[3]~0 ;   ;
; rgb565GrayscaleIse:converter|rgb565Grayscale:pixel2|s_greenResult[3]~0 ;   ;
; camera:camIf|rgb565Grayscale:pixel1|s_greenResult[3]~0                 ;   ;
; camera:camIf|rgb565Grayscale:pixel2|s_greenResult[3]~0                 ;   ;
; camera:camIf|rgb565Grayscale:pixel3|s_greenResult[3]~0                 ;   ;
; camera:camIf|rgb565Grayscale:pixel4|s_greenResult[3]~0                 ;   ;
; Number of logic cells representing combinational loops                 ; 8 ;
+------------------------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                    ;
+----------------------------------------------------------------------------+--------------------------------------------------------------------------+
; Register name                                                              ; Reason for Removal                                                       ;
+----------------------------------------------------------------------------+--------------------------------------------------------------------------+
; screens:hdmi|s_delayedDualTextReg                                          ; Stuck at GND due to stuck port data_in                                   ;
; screens:hdmi|textController:textC2|asciiLineIndex[0..2]                    ; Lost fanout                                                              ;
; screens:hdmi|textController:textC2|asciiBitSelector[2]                     ; Lost fanout                                                              ;
; screens:hdmi|textController:textC2|s_asciiBitIndex[2]                      ; Lost fanout                                                              ;
; screens:hdmi|textController:textC2|asciiBitSelector[1]                     ; Lost fanout                                                              ;
; screens:hdmi|textController:textC2|s_asciiBitIndex[1]                      ; Lost fanout                                                              ;
; screens:hdmi|textController:textC2|asciiBitSelector[0]                     ; Lost fanout                                                              ;
; screens:hdmi|textController:textC2|s_asciiBitIndex[0]                      ; Lost fanout                                                              ;
; screens:hdmi|textController:textC2|s_delayedCharToBeWrittenReg[0..6]       ; Lost fanout                                                              ;
; screens:hdmi|textController:textC2|s_clearLine                             ; Stuck at GND due to stuck port data_in                                   ;
; or1420Top:cpu1|decodeStage:decode|s_irqRequestReg[0]                       ; Stuck at GND due to stuck port data_in                                   ;
; busArbiter:arbiter|queueMemory:queue|dataReadPort[0..26]                   ; Stuck at GND due to stuck port data_in                                   ;
; or1420Top:cpu1|decodeStage:decode|s_irqRequestReg[1]                       ; Stuck at GND due to stuck port data_in                                   ;
; or1420Top:cpu1|decodeStage:decode|s_irqRequestReg[2]                       ; Lost fanout                                                              ;
; screens:hdmi|textController:textC2|s_screenOffsetReg[5..9]                 ; Lost fanout                                                              ;
; screens:hdmi|textController:textC2|s_clearScreenCounterReg[0]              ; Lost fanout                                                              ;
; screens:hdmi|textController:textC2|s_screenOffsetReg[0..4]                 ; Lost fanout                                                              ;
; screens:hdmi|textController:textC2|s_clearLineCounterReg[0]                ; Lost fanout                                                              ;
; screens:hdmi|textController:textC2|s_screenOffsetReg[10..12]               ; Lost fanout                                                              ;
; screens:hdmi|textController:textC2|s_cursorYPos[0..6]                      ; Lost fanout                                                              ;
; screens:hdmi|textController:textC2|s_cursorXPos[0..6]                      ; Lost fanout                                                              ;
; screens:hdmi|textController:textC2|s_clearLineCounterReg[1..7]             ; Lost fanout                                                              ;
; screens:hdmi|textController:textC2|s_clearScreenCounterReg[1..13]          ; Lost fanout                                                              ;
; screens:hdmi|textController:textC2|s_delayWeCharReg                        ; Lost fanout                                                              ;
; screens:hdmi|textController:textC2|s_cursorVisibleReg                      ; Lost fanout                                                              ;
; screens:hdmi|textController:textC2|s_backGroundColorReg[1..4,7..10,12..15] ; Lost fanout                                                              ;
; screens:hdmi|textController:textC2|s_foreGroundColorReg[1..4,7..10,12..15] ; Lost fanout                                                              ;
; busArbiter:arbiter|s_queuedRequests[0..26]                                 ; Stuck at GND due to stuck port data_in                                   ;
; screens:hdmi|textController:textC2|s_TextCorrectionReg[0,1]                ; Stuck at VCC due to stuck port data_in                                   ;
; screens:hdmi|textController:textC2|s_smallCharsReg                         ; Stuck at VCC due to stuck port data_in                                   ;
; sdramController:sdram|s_readNotWriteReg                                    ; Merged with bios:start|s_readNotWriteReg                                 ;
; gpio:sevenSegDipSwitch|s_readNotWriteReg                                   ; Merged with bios:start|s_readNotWriteReg                                 ;
; spiBus:flash|s_readNotWriteReg                                             ; Merged with bios:start|s_readNotWriteReg                                 ;
; sdramController:sdram|s_burstSizeReg[0]                                    ; Merged with bios:start|s_burstSizeReg[0]                                 ;
; gpio:sevenSegDipSwitch|s_burstSizeReg[0]                                   ; Merged with bios:start|s_burstSizeReg[0]                                 ;
; spiBus:flash|s_burstSizeReg[0]                                             ; Merged with bios:start|s_burstSizeReg[0]                                 ;
; sdramController:sdram|s_burstSizeReg[1]                                    ; Merged with bios:start|s_burstSizeReg[1]                                 ;
; gpio:sevenSegDipSwitch|s_burstSizeReg[1]                                   ; Merged with bios:start|s_burstSizeReg[1]                                 ;
; spiBus:flash|s_burstSizeReg[1]                                             ; Merged with bios:start|s_burstSizeReg[1]                                 ;
; sdramController:sdram|s_burstSizeReg[2]                                    ; Merged with bios:start|s_burstSizeReg[2]                                 ;
; gpio:sevenSegDipSwitch|s_burstSizeReg[2]                                   ; Merged with bios:start|s_burstSizeReg[2]                                 ;
; spiBus:flash|s_burstSizeReg[2]                                             ; Merged with bios:start|s_burstSizeReg[2]                                 ;
; sdramController:sdram|s_burstSizeReg[3]                                    ; Merged with bios:start|s_burstSizeReg[3]                                 ;
; gpio:sevenSegDipSwitch|s_burstSizeReg[3]                                   ; Merged with bios:start|s_burstSizeReg[3]                                 ;
; spiBus:flash|s_burstSizeReg[3]                                             ; Merged with bios:start|s_burstSizeReg[3]                                 ;
; sdramController:sdram|s_burstSizeReg[4]                                    ; Merged with bios:start|s_burstSizeReg[4]                                 ;
; gpio:sevenSegDipSwitch|s_burstSizeReg[4]                                   ; Merged with bios:start|s_burstSizeReg[4]                                 ;
; spiBus:flash|s_burstSizeReg[4]                                             ; Merged with bios:start|s_burstSizeReg[4]                                 ;
; sdramController:sdram|s_burstSizeReg[5]                                    ; Merged with bios:start|s_burstSizeReg[5]                                 ;
; gpio:sevenSegDipSwitch|s_burstSizeReg[5]                                   ; Merged with bios:start|s_burstSizeReg[5]                                 ;
; spiBus:flash|s_burstSizeReg[5]                                             ; Merged with bios:start|s_burstSizeReg[5]                                 ;
; sdramController:sdram|s_burstSizeReg[6]                                    ; Merged with bios:start|s_burstSizeReg[6]                                 ;
; gpio:sevenSegDipSwitch|s_burstSizeReg[6]                                   ; Merged with bios:start|s_burstSizeReg[6]                                 ;
; spiBus:flash|s_burstSizeReg[6]                                             ; Merged with bios:start|s_burstSizeReg[6]                                 ;
; sdramController:sdram|s_burstSizeReg[7]                                    ; Merged with bios:start|s_burstSizeReg[7]                                 ;
; gpio:sevenSegDipSwitch|s_burstSizeReg[7]                                   ; Merged with bios:start|s_burstSizeReg[7]                                 ;
; spiBus:flash|s_burstSizeReg[7]                                             ; Merged with bios:start|s_burstSizeReg[7]                                 ;
; sdramController:sdram|s_busAddressReg[2]                                   ; Merged with bios:start|s_addressReg[2]                                   ;
; gpio:sevenSegDipSwitch|s_addressDataInReg[2]                               ; Merged with bios:start|s_addressReg[2]                                   ;
; spiBus:flash|s_busAddressReg[2]                                            ; Merged with bios:start|s_addressReg[2]                                   ;
; sdramController:sdram|s_busAddressReg[3]                                   ; Merged with bios:start|s_addressReg[3]                                   ;
; gpio:sevenSegDipSwitch|s_addressDataInReg[3]                               ; Merged with bios:start|s_addressReg[3]                                   ;
; spiBus:flash|s_busAddressReg[3]                                            ; Merged with bios:start|s_addressReg[3]                                   ;
; sdramController:sdram|s_busAddressReg[4]                                   ; Merged with bios:start|s_addressReg[4]                                   ;
; gpio:sevenSegDipSwitch|s_addressDataInReg[4]                               ; Merged with bios:start|s_addressReg[4]                                   ;
; spiBus:flash|s_busAddressReg[4]                                            ; Merged with bios:start|s_addressReg[4]                                   ;
; sdramController:sdram|s_busAddressReg[5]                                   ; Merged with bios:start|s_addressReg[5]                                   ;
; gpio:sevenSegDipSwitch|s_addressDataInReg[5]                               ; Merged with bios:start|s_addressReg[5]                                   ;
; spiBus:flash|s_busAddressReg[5]                                            ; Merged with bios:start|s_addressReg[5]                                   ;
; sdramController:sdram|s_busAddressReg[6]                                   ; Merged with bios:start|s_addressReg[6]                                   ;
; gpio:sevenSegDipSwitch|s_addressDataInReg[6]                               ; Merged with bios:start|s_addressReg[6]                                   ;
; spiBus:flash|s_busAddressReg[6]                                            ; Merged with bios:start|s_addressReg[6]                                   ;
; sdramController:sdram|s_busAddressReg[7]                                   ; Merged with bios:start|s_addressReg[7]                                   ;
; gpio:sevenSegDipSwitch|s_addressDataInReg[7]                               ; Merged with bios:start|s_addressReg[7]                                   ;
; spiBus:flash|s_busAddressReg[7]                                            ; Merged with bios:start|s_addressReg[7]                                   ;
; sdramController:sdram|s_busAddressReg[8]                                   ; Merged with bios:start|s_addressReg[8]                                   ;
; gpio:sevenSegDipSwitch|s_addressDataInReg[8]                               ; Merged with bios:start|s_addressReg[8]                                   ;
; spiBus:flash|s_busAddressReg[8]                                            ; Merged with bios:start|s_addressReg[8]                                   ;
; sdramController:sdram|s_busAddressReg[9]                                   ; Merged with bios:start|s_addressReg[9]                                   ;
; gpio:sevenSegDipSwitch|s_addressDataInReg[9]                               ; Merged with bios:start|s_addressReg[9]                                   ;
; spiBus:flash|s_busAddressReg[9]                                            ; Merged with bios:start|s_addressReg[9]                                   ;
; sdramController:sdram|s_busAddressReg[10]                                  ; Merged with bios:start|s_addressReg[10]                                  ;
; gpio:sevenSegDipSwitch|s_addressDataInReg[10]                              ; Merged with bios:start|s_addressReg[10]                                  ;
; spiBus:flash|s_busAddressReg[10]                                           ; Merged with bios:start|s_addressReg[10]                                  ;
; sdramController:sdram|s_busAddressReg[11]                                  ; Merged with bios:start|s_addressReg[11]                                  ;
; gpio:sevenSegDipSwitch|s_addressDataInReg[11]                              ; Merged with bios:start|s_addressReg[11]                                  ;
; spiBus:flash|s_busAddressReg[11]                                           ; Merged with bios:start|s_addressReg[11]                                  ;
; sdramController:sdram|s_busAddressReg[12]                                  ; Merged with bios:start|s_addressReg[12]                                  ;
; gpio:sevenSegDipSwitch|s_addressDataInReg[12]                              ; Merged with bios:start|s_addressReg[12]                                  ;
; spiBus:flash|s_busAddressReg[12]                                           ; Merged with bios:start|s_addressReg[12]                                  ;
; sdramController:sdram|s_busAddressReg[13]                                  ; Merged with bios:start|s_addressReg[13]                                  ;
; gpio:sevenSegDipSwitch|s_addressDataInReg[13]                              ; Merged with bios:start|s_addressReg[13]                                  ;
; spiBus:flash|s_busAddressReg[13]                                           ; Merged with bios:start|s_addressReg[13]                                  ;
; sdramController:sdram|s_busAddressReg[14]                                  ; Merged with bios:start|s_addressReg[14]                                  ;
; gpio:sevenSegDipSwitch|s_addressDataInReg[14]                              ; Merged with bios:start|s_addressReg[14]                                  ;
; spiBus:flash|s_busAddressReg[14]                                           ; Merged with bios:start|s_addressReg[14]                                  ;
; sdramController:sdram|s_busAddressReg[15]                                  ; Merged with bios:start|s_addressReg[15]                                  ;
; gpio:sevenSegDipSwitch|s_addressDataInReg[15]                              ; Merged with bios:start|s_addressReg[15]                                  ;
; spiBus:flash|s_busAddressReg[15]                                           ; Merged with bios:start|s_addressReg[15]                                  ;
; sdramController:sdram|s_busAddressReg[16]                                  ; Merged with bios:start|s_addressReg[16]                                  ;
; gpio:sevenSegDipSwitch|s_addressDataInReg[16]                              ; Merged with bios:start|s_addressReg[16]                                  ;
; spiBus:flash|s_busAddressReg[16]                                           ; Merged with bios:start|s_addressReg[16]                                  ;
; sdramController:sdram|s_busAddressReg[17]                                  ; Merged with bios:start|s_addressReg[17]                                  ;
; gpio:sevenSegDipSwitch|s_addressDataInReg[17]                              ; Merged with bios:start|s_addressReg[17]                                  ;
; spiBus:flash|s_busAddressReg[17]                                           ; Merged with bios:start|s_addressReg[17]                                  ;
; sdramController:sdram|s_busAddressReg[18]                                  ; Merged with bios:start|s_addressReg[18]                                  ;
; gpio:sevenSegDipSwitch|s_addressDataInReg[18]                              ; Merged with bios:start|s_addressReg[18]                                  ;
; spiBus:flash|s_busAddressReg[18]                                           ; Merged with bios:start|s_addressReg[18]                                  ;
; sdramController:sdram|s_busAddressReg[19]                                  ; Merged with bios:start|s_addressReg[19]                                  ;
; gpio:sevenSegDipSwitch|s_addressDataInReg[19]                              ; Merged with bios:start|s_addressReg[19]                                  ;
; spiBus:flash|s_busAddressReg[19]                                           ; Merged with bios:start|s_addressReg[19]                                  ;
; sdramController:sdram|s_busAddressReg[20]                                  ; Merged with bios:start|s_addressReg[20]                                  ;
; gpio:sevenSegDipSwitch|s_addressDataInReg[20]                              ; Merged with bios:start|s_addressReg[20]                                  ;
; spiBus:flash|s_busAddressReg[20]                                           ; Merged with bios:start|s_addressReg[20]                                  ;
; sdramController:sdram|s_busAddressReg[21]                                  ; Merged with bios:start|s_addressReg[21]                                  ;
; gpio:sevenSegDipSwitch|s_addressDataInReg[21]                              ; Merged with bios:start|s_addressReg[21]                                  ;
; spiBus:flash|s_busAddressReg[21]                                           ; Merged with bios:start|s_addressReg[21]                                  ;
; sdramController:sdram|s_busAddressReg[22]                                  ; Merged with bios:start|s_addressReg[22]                                  ;
; gpio:sevenSegDipSwitch|s_addressDataInReg[22]                              ; Merged with bios:start|s_addressReg[22]                                  ;
; spiBus:flash|s_busAddressReg[22]                                           ; Merged with bios:start|s_addressReg[22]                                  ;
; sdramController:sdram|s_busAddressReg[23]                                  ; Merged with bios:start|s_addressReg[23]                                  ;
; gpio:sevenSegDipSwitch|s_addressDataInReg[23]                              ; Merged with bios:start|s_addressReg[23]                                  ;
; spiBus:flash|s_busAddressReg[23]                                           ; Merged with bios:start|s_addressReg[23]                                  ;
; sdramController:sdram|s_busAddressReg[24]                                  ; Merged with bios:start|s_addressReg[24]                                  ;
; gpio:sevenSegDipSwitch|s_addressDataInReg[24]                              ; Merged with bios:start|s_addressReg[24]                                  ;
; spiBus:flash|s_busAddressReg[24]                                           ; Merged with bios:start|s_addressReg[24]                                  ;
; sdramController:sdram|s_busAddressReg[25]                                  ; Merged with bios:start|s_addressReg[25]                                  ;
; gpio:sevenSegDipSwitch|s_addressDataInReg[25]                              ; Merged with bios:start|s_addressReg[25]                                  ;
; spiBus:flash|s_busAddressReg[25]                                           ; Merged with bios:start|s_addressReg[25]                                  ;
; sdramController:sdram|s_busAddressReg[26]                                  ; Merged with bios:start|s_addressReg[26]                                  ;
; gpio:sevenSegDipSwitch|s_addressDataInReg[26]                              ; Merged with bios:start|s_addressReg[26]                                  ;
; spiBus:flash|s_busAddressReg[26]                                           ; Merged with bios:start|s_addressReg[26]                                  ;
; sdramController:sdram|s_busAddressReg[27]                                  ; Merged with bios:start|s_addressReg[27]                                  ;
; gpio:sevenSegDipSwitch|s_addressDataInReg[27]                              ; Merged with bios:start|s_addressReg[27]                                  ;
; spiBus:flash|s_busAddressReg[27]                                           ; Merged with bios:start|s_addressReg[27]                                  ;
; sdramController:sdram|s_busAddressReg[28]                                  ; Merged with bios:start|s_addressReg[28]                                  ;
; gpio:sevenSegDipSwitch|s_addressDataInReg[28]                              ; Merged with bios:start|s_addressReg[28]                                  ;
; spiBus:flash|s_busAddressReg[28]                                           ; Merged with bios:start|s_addressReg[28]                                  ;
; sdramController:sdram|s_busAddressReg[29]                                  ; Merged with bios:start|s_addressReg[29]                                  ;
; gpio:sevenSegDipSwitch|s_addressDataInReg[29]                              ; Merged with bios:start|s_addressReg[29]                                  ;
; spiBus:flash|s_busAddressReg[29]                                           ; Merged with bios:start|s_addressReg[29]                                  ;
; sdramController:sdram|s_busAddressReg[30]                                  ; Merged with bios:start|s_addressReg[30]                                  ;
; gpio:sevenSegDipSwitch|s_addressDataInReg[30]                              ; Merged with bios:start|s_addressReg[30]                                  ;
; spiBus:flash|s_busAddressReg[30]                                           ; Merged with bios:start|s_addressReg[30]                                  ;
; sdramController:sdram|s_busAddressReg[31]                                  ; Merged with bios:start|s_addressReg[31]                                  ;
; gpio:sevenSegDipSwitch|s_addressDataInReg[31]                              ; Merged with bios:start|s_addressReg[31]                                  ;
; spiBus:flash|s_busAddressReg[31]                                           ; Merged with bios:start|s_addressReg[31]                                  ;
; ramDmaCi:ramDma|s_endTransactionInReg                                      ; Merged with spiBus:flash|s_endTransactionReg                             ;
; sdramController:sdram|s_beginTransactionReg                                ; Merged with spiBus:flash|s_beginTransactionReg                           ;
; gpio:sevenSegDipSwitch|s_beginTransactionReg                               ; Merged with spiBus:flash|s_beginTransactionReg                           ;
; sdramController:sdram|s_byteEnablesReg[0]                                  ; Merged with spiBus:flash|s_byteEnablesReg[0]                             ;
; gpio:sevenSegDipSwitch|s_byteEnablesReg[0]                                 ; Merged with spiBus:flash|s_byteEnablesReg[0]                             ;
; sdramController:sdram|s_byteEnablesReg[1]                                  ; Merged with spiBus:flash|s_byteEnablesReg[1]                             ;
; gpio:sevenSegDipSwitch|s_byteEnablesReg[1]                                 ; Merged with spiBus:flash|s_byteEnablesReg[1]                             ;
; sdramController:sdram|s_byteEnablesReg[2]                                  ; Merged with spiBus:flash|s_byteEnablesReg[2]                             ;
; gpio:sevenSegDipSwitch|s_byteEnablesReg[2]                                 ; Merged with spiBus:flash|s_byteEnablesReg[2]                             ;
; sdramController:sdram|s_byteEnablesReg[3]                                  ; Merged with spiBus:flash|s_byteEnablesReg[3]                             ;
; gpio:sevenSegDipSwitch|s_byteEnablesReg[3]                                 ; Merged with spiBus:flash|s_byteEnablesReg[3]                             ;
; screens:hdmi|s_graySelectReg[0]                                            ; Merged with screens:hdmi|s_selectReg                                     ;
; screens:hdmi|graphicsController:graphics|byteEnablesOut[0..3]              ; Merged with screens:hdmi|graphicsController:graphics|readNotWriteOut     ;
; screens:hdmi|graphicsController:graphics|s_startTransactionOutReg          ; Merged with screens:hdmi|graphicsController:graphics|readNotWriteOut     ;
; screens:hdmi|graphicsController:graphics|s_endTransactionReg               ; Merged with screens:hdmi|graphicsController:graphics|s_dataValidOutReg   ;
; ramDmaCi:ramDma|s_dataValidInReg                                           ; Merged with screens:hdmi|graphicsController:graphics|s_busDataInValidReg ;
; sdramController:sdram|s_busDataReg[0]                                      ; Merged with screens:hdmi|graphicsController:graphics|s_busDataInReg[0]   ;
; sdramController:sdram|s_busDataReg[1]                                      ; Merged with screens:hdmi|graphicsController:graphics|s_busDataInReg[1]   ;
; sdramController:sdram|s_busDataReg[2]                                      ; Merged with screens:hdmi|graphicsController:graphics|s_busDataInReg[2]   ;
; sdramController:sdram|s_busDataReg[3]                                      ; Merged with screens:hdmi|graphicsController:graphics|s_busDataInReg[3]   ;
; sdramController:sdram|s_busDataReg[4]                                      ; Merged with screens:hdmi|graphicsController:graphics|s_busDataInReg[4]   ;
; sdramController:sdram|s_busDataReg[5]                                      ; Merged with screens:hdmi|graphicsController:graphics|s_busDataInReg[5]   ;
; sdramController:sdram|s_busDataReg[6]                                      ; Merged with screens:hdmi|graphicsController:graphics|s_busDataInReg[6]   ;
; sdramController:sdram|s_busDataReg[7]                                      ; Merged with screens:hdmi|graphicsController:graphics|s_busDataInReg[7]   ;
; sdramController:sdram|s_busDataReg[8]                                      ; Merged with screens:hdmi|graphicsController:graphics|s_busDataInReg[8]   ;
; sdramController:sdram|s_busDataReg[9]                                      ; Merged with screens:hdmi|graphicsController:graphics|s_busDataInReg[9]   ;
; sdramController:sdram|s_busDataReg[10]                                     ; Merged with screens:hdmi|graphicsController:graphics|s_busDataInReg[10]  ;
; sdramController:sdram|s_busDataReg[11]                                     ; Merged with screens:hdmi|graphicsController:graphics|s_busDataInReg[11]  ;
; sdramController:sdram|s_busDataReg[12]                                     ; Merged with screens:hdmi|graphicsController:graphics|s_busDataInReg[12]  ;
; sdramController:sdram|s_busDataReg[13]                                     ; Merged with screens:hdmi|graphicsController:graphics|s_busDataInReg[13]  ;
; sdramController:sdram|s_busDataReg[14]                                     ; Merged with screens:hdmi|graphicsController:graphics|s_busDataInReg[14]  ;
; sdramController:sdram|s_busDataReg[15]                                     ; Merged with screens:hdmi|graphicsController:graphics|s_busDataInReg[15]  ;
; sdramController:sdram|s_busDataReg[16]                                     ; Merged with screens:hdmi|graphicsController:graphics|s_busDataInReg[16]  ;
; sdramController:sdram|s_busDataReg[17]                                     ; Merged with screens:hdmi|graphicsController:graphics|s_busDataInReg[17]  ;
; sdramController:sdram|s_busDataReg[18]                                     ; Merged with screens:hdmi|graphicsController:graphics|s_busDataInReg[18]  ;
; sdramController:sdram|s_busDataReg[19]                                     ; Merged with screens:hdmi|graphicsController:graphics|s_busDataInReg[19]  ;
; sdramController:sdram|s_busDataReg[20]                                     ; Merged with screens:hdmi|graphicsController:graphics|s_busDataInReg[20]  ;
; sdramController:sdram|s_busDataReg[21]                                     ; Merged with screens:hdmi|graphicsController:graphics|s_busDataInReg[21]  ;
; sdramController:sdram|s_busDataReg[22]                                     ; Merged with screens:hdmi|graphicsController:graphics|s_busDataInReg[22]  ;
; sdramController:sdram|s_busDataReg[23]                                     ; Merged with screens:hdmi|graphicsController:graphics|s_busDataInReg[23]  ;
; sdramController:sdram|s_busDataReg[24]                                     ; Merged with screens:hdmi|graphicsController:graphics|s_busDataInReg[24]  ;
; sdramController:sdram|s_busDataReg[25]                                     ; Merged with screens:hdmi|graphicsController:graphics|s_busDataInReg[25]  ;
; sdramController:sdram|s_busDataReg[26]                                     ; Merged with screens:hdmi|graphicsController:graphics|s_busDataInReg[26]  ;
; sdramController:sdram|s_busDataReg[27]                                     ; Merged with screens:hdmi|graphicsController:graphics|s_busDataInReg[27]  ;
; sdramController:sdram|s_busDataReg[28]                                     ; Merged with screens:hdmi|graphicsController:graphics|s_busDataInReg[28]  ;
; sdramController:sdram|s_busDataReg[29]                                     ; Merged with screens:hdmi|graphicsController:graphics|s_busDataInReg[29]  ;
; sdramController:sdram|s_busDataReg[30]                                     ; Merged with screens:hdmi|graphicsController:graphics|s_busDataInReg[30]  ;
; sdramController:sdram|s_busDataReg[31]                                     ; Merged with screens:hdmi|graphicsController:graphics|s_busDataInReg[31]  ;
; uartBus:uart1|s_busAddressReg[10]                                          ; Merged with screens:hdmi|graphicsController:graphics|s_busAddressReg[10] ;
; uartBus:uart1|s_busAddressReg[21]                                          ; Merged with screens:hdmi|graphicsController:graphics|s_busAddressReg[21] ;
; uartBus:uart1|s_busAddressReg[28]                                          ; Merged with screens:hdmi|graphicsController:graphics|s_busAddressReg[28] ;
; camera:camIf|beginTransactionOut                                           ; Merged with camera:camIf|byteEnablesOut[0]                               ;
; camera:camIf|byteEnablesOut[1..3]                                          ; Merged with camera:camIf|byteEnablesOut[0]                               ;
; gpio:sevenSegDipSwitch|s_addressDataOutReg[9..31]                          ; Merged with gpio:sevenSegDipSwitch|s_addressDataOutReg[8]                ;
; ramDmaCi:ramDma|beginTransactionOut                                        ; Merged with ramDmaCi:ramDma|byteEnablesOut[0]                            ;
; ramDmaCi:ramDma|byteEnablesOut[1..3]                                       ; Merged with ramDmaCi:ramDma|byteEnablesOut[0]                            ;
; processorId:cpuFreq|s_procFreqIdReg[7]                                     ; Merged with processorId:cpuFreq|s_procFreqIdReg[5]                       ;
; processorId:cpuFreq|s_procFreqIdReg[1,6]                                   ; Merged with processorId:cpuFreq|s_procFreqIdReg[2]                       ;
; or1420Top:cpu1|decodeStage:decode|customInatructionN[7]                    ; Merged with or1420Top:cpu1|decodeStage:decode|exeImmediate[7]            ;
; or1420Top:cpu1|decodeStage:decode|customInatructionN[6]                    ; Merged with or1420Top:cpu1|decodeStage:decode|exeImmediate[6]            ;
; or1420Top:cpu1|decodeStage:decode|customInatructionN[5]                    ; Merged with or1420Top:cpu1|decodeStage:decode|exeImmediate[5]            ;
; or1420Top:cpu1|decodeStage:decode|customInatructionN[4]                    ; Merged with or1420Top:cpu1|decodeStage:decode|exeImmediate[4]            ;
; or1420Top:cpu1|decodeStage:decode|customInatructionN[3]                    ; Merged with or1420Top:cpu1|decodeStage:decode|exeImmediate[3]            ;
; or1420Top:cpu1|decodeStage:decode|customInatructionN[2]                    ; Merged with or1420Top:cpu1|decodeStage:decode|exeImmediate[2]            ;
; or1420Top:cpu1|decodeStage:decode|customInatructionN[1]                    ; Merged with or1420Top:cpu1|decodeStage:decode|exeImmediate[1]            ;
; or1420Top:cpu1|decodeStage:decode|customInatructionN[0]                    ; Merged with or1420Top:cpu1|decodeStage:decode|exeImmediate[0]            ;
; uartBus:uart1|s_modemControlReg[0]                                         ; Merged with uartBus:uart1|s_modemControlReg[7]                           ;
; uartBus:uart1|s_modemControlReg[5]                                         ; Merged with uartBus:uart1|s_modemControlReg[6]                           ;
; uartBus:uart1|s_modemControlReg[1]                                         ; Merged with uartBus:uart1|s_modemControlReg[3]                           ;
; uartBus:uart1|s_interruptEnableReg[7]                                      ; Merged with uartBus:uart1|s_interruptEnableReg[3]                        ;
; uartBus:uart1|s_interruptEnableReg[5]                                      ; Merged with uartBus:uart1|s_interruptEnableReg[4]                        ;
; uartBus:uart1|s_dataOutReg[23]                                             ; Merged with uartBus:uart1|s_dataOutReg[22]                               ;
; uartBus:uart1|s_busAddressReg[11]                                          ; Merged with screens:hdmi|graphicsController:graphics|s_busAddressReg[11] ;
; uartBus:uart1|s_interruptEnableReg[4]                                      ; Merged with uartBus:uart1|s_interruptEnableReg[3]                        ;
; uartBus:uart1|s_dataOutReg[21]                                             ; Merged with uartBus:uart1|s_dataOutReg[19]                               ;
; uartBus:uart1|s_busAddressReg[7]                                           ; Merged with screens:hdmi|graphicsController:graphics|s_busAddressReg[7]  ;
; uartBus:uart1|s_modemControlReg[2]                                         ; Merged with uartBus:uart1|s_modemControlReg[6]                           ;
; uartBus:uart1|s_dataOutReg[20]                                             ; Merged with uartBus:uart1|s_dataOutReg[19]                               ;
; uartBus:uart1|s_busAddressReg[9]                                           ; Merged with screens:hdmi|graphicsController:graphics|s_busAddressReg[9]  ;
; uartBus:uart1|s_busAddressReg[24]                                          ; Merged with screens:hdmi|graphicsController:graphics|s_busAddressReg[24] ;
; uartBus:uart1|s_busAddressReg[25]                                          ; Merged with screens:hdmi|graphicsController:graphics|s_busAddressReg[25] ;
; uartBus:uart1|s_busAddressReg[27]                                          ; Merged with screens:hdmi|graphicsController:graphics|s_busAddressReg[27] ;
; uartBus:uart1|s_busAddressReg[5]                                           ; Merged with screens:hdmi|graphicsController:graphics|s_busAddressReg[5]  ;
; uartBus:uart1|s_busAddressReg[13]                                          ; Merged with screens:hdmi|graphicsController:graphics|s_busAddressReg[13] ;
; uartBus:uart1|s_busAddressReg[23]                                          ; Merged with screens:hdmi|graphicsController:graphics|s_busAddressReg[23] ;
; uartBus:uart1|s_modemControlReg[6]                                         ; Merged with uartBus:uart1|s_modemControlReg[7]                           ;
; uartBus:uart1|s_busAddressReg[8]                                           ; Merged with screens:hdmi|graphicsController:graphics|s_busAddressReg[8]  ;
; uartBus:uart1|s_busAddressReg[22]                                          ; Merged with screens:hdmi|graphicsController:graphics|s_busAddressReg[22] ;
; uartBus:uart1|s_interruptEnableReg[6]                                      ; Merged with uartBus:uart1|s_interruptEnableReg[3]                        ;
; uartBus:uart1|s_busAddressReg[31]                                          ; Merged with screens:hdmi|graphicsController:graphics|s_busAddressReg[31] ;
; processorId:cpuFreq|s_procFreqIdReg[2]                                     ; Merged with processorId:cpuFreq|s_procFreqIdReg[5]                       ;
; uartBus:uart1|s_busAddressReg[20]                                          ; Merged with screens:hdmi|graphicsController:graphics|s_busAddressReg[20] ;
; uartBus:uart1|s_readNWriteReg                                              ; Merged with screens:hdmi|graphicsController:graphics|s_readNotWriteReg   ;
; uartBus:uart1|s_busAddressReg[4]                                           ; Merged with screens:hdmi|graphicsController:graphics|s_busAddressReg[4]  ;
; uartBus:uart1|s_busAddressReg[16]                                          ; Merged with screens:hdmi|graphicsController:graphics|s_busAddressReg[16] ;
; uartBus:uart1|s_busAddressReg[12]                                          ; Merged with screens:hdmi|graphicsController:graphics|s_busAddressReg[12] ;
; uartBus:uart1|s_busAddressReg[29]                                          ; Merged with screens:hdmi|graphicsController:graphics|s_busAddressReg[29] ;
; uartBus:uart1|s_busAddressReg[2]                                           ; Merged with screens:hdmi|graphicsController:graphics|s_busAddressReg[2]  ;
; uartBus:uart1|s_busAddressReg[19]                                          ; Merged with screens:hdmi|graphicsController:graphics|s_busAddressReg[19] ;
; uartBus:uart1|s_busAddressReg[3]                                           ; Merged with screens:hdmi|graphicsController:graphics|s_busAddressReg[3]  ;
; uartBus:uart1|s_busAddressReg[17]                                          ; Merged with screens:hdmi|graphicsController:graphics|s_busAddressReg[17] ;
; uartBus:uart1|s_busAddressReg[18]                                          ; Merged with screens:hdmi|graphicsController:graphics|s_busAddressReg[18] ;
; uartBus:uart1|s_busAddressReg[26]                                          ; Merged with screens:hdmi|graphicsController:graphics|s_busAddressReg[26] ;
; uartBus:uart1|s_busAddressReg[15]                                          ; Merged with screens:hdmi|graphicsController:graphics|s_busAddressReg[15] ;
; uartBus:uart1|s_busAddressReg[30]                                          ; Merged with screens:hdmi|graphicsController:graphics|s_busAddressReg[30] ;
; screens:hdmi|graphicsController:graphics|s_endTransactionInReg             ; Merged with bios:start|s_endTransactionReg                               ;
; uartBus:uart1|s_busAddressReg[14]                                          ; Merged with screens:hdmi|graphicsController:graphics|s_busAddressReg[14] ;
; uartBus:uart1|s_busAddressReg[6]                                           ; Merged with screens:hdmi|graphicsController:graphics|s_busAddressReg[6]  ;
; camera:camIf|s_frameBufferBaseReg[1]                                       ; Merged with camera:camIf|s_frameBufferBaseReg[0]                         ;
; processorId:cpuFreq|s_procFreqIdReg[4]                                     ; Merged with processorId:cpuFreq|s_procFreqIdReg[0]                       ;
; uartBus:uart1|s_modemControlReg[7]                                         ; Merged with uartBus:uart1|s_modemControlReg[3]                           ;
; camera:camIf|s_busAddressReg[1]                                            ; Merged with camera:camIf|s_busAddressReg[0]                              ;
; screens:hdmi|s_testPicture                                                 ; Stuck at GND due to stuck port data_in                                   ;
; camera:camIf|s_frameBufferBaseReg[0]                                       ; Stuck at GND due to stuck port data_in                                   ;
; gpio:sevenSegDipSwitch|s_addressDataOutReg[8]                              ; Stuck at GND due to stuck port data_in                                   ;
; processorId:cpuFreq|s_procFreqIdReg[5]                                     ; Stuck at GND due to stuck port data_in                                   ;
; or1420Top:cpu1|decodeStage:decode|s_irqRequestReg[3]                       ; Stuck at GND due to stuck port data_in                                   ;
; uartBus:uart1|s_modemControlReg[3]                                         ; Stuck at GND due to stuck port data_in                                   ;
; uartBus:uart1|s_interruptEnableReg[3]                                      ; Stuck at GND due to stuck port data_in                                   ;
; uartBus:uart1|s_dataOutReg[19]                                             ; Stuck at GND due to stuck port data_in                                   ;
; camera:camIf|s_busAddressReg[0]                                            ; Stuck at GND due to stuck port data_in                                   ;
; uartBus:uart1|s_transactionActiveReg                                       ; Stuck at VCC due to stuck port data_in                                   ;
; processorId:cpuFreq|s_procFreqIdReg[0]                                     ; Stuck at VCC due to stuck port data_in                                   ;
; or1420Top:cpu1|decodeStage:decode|s_doneReg                                ; Lost fanout                                                              ;
; busArbiter:arbiter|s_stateReg~2                                            ; Lost fanout                                                              ;
; busArbiter:arbiter|s_stateReg~3                                            ; Lost fanout                                                              ;
; busArbiter:arbiter|s_stateReg~4                                            ; Lost fanout                                                              ;
; bios:start|s_stateMachineReg~2                                             ; Lost fanout                                                              ;
; bios:start|s_stateMachineReg~3                                             ; Lost fanout                                                              ;
; bios:start|s_stateMachineReg~5                                             ; Lost fanout                                                              ;
; spiBus:flash|spiShiftSingle:single|s_stateReg~2                            ; Lost fanout                                                              ;
; spiBus:flash|spiShiftSingle:single|s_stateReg~3                            ; Lost fanout                                                              ;
; spiBus:flash|spiShiftSingle:single|s_stateReg~4                            ; Lost fanout                                                              ;
; spiBus:flash|spiShiftSingle:single|s_stateReg~5                            ; Lost fanout                                                              ;
; spiBus:flash|spiShiftSingle:single|s_stateReg~6                            ; Lost fanout                                                              ;
; spiBus:flash|spiShiftSingle:single|s_cntrlReg~2                            ; Lost fanout                                                              ;
; spiBus:flash|spiShiftSingle:single|s_cntrlReg~3                            ; Lost fanout                                                              ;
; spiBus:flash|spiShiftSingle:single|s_cntrlReg~4                            ; Lost fanout                                                              ;
; spiBus:flash|spiShiftSingle:single|s_cntrlReg~5                            ; Lost fanout                                                              ;
; spiBus:flash|spiShiftSingle:single|s_cntrlReg~6                            ; Lost fanout                                                              ;
; spiBus:flash|spiShiftSingle:single|s_cntrlReg~7                            ; Lost fanout                                                              ;
; spiBus:flash|spiShiftQuad:quad|s_stateReg~2                                ; Lost fanout                                                              ;
; spiBus:flash|spiShiftQuad:quad|s_stateReg~3                                ; Lost fanout                                                              ;
; spiBus:flash|spiShiftQuad:quad|s_stateReg~4                                ; Lost fanout                                                              ;
; screens:hdmi|graphicsController:graphics|s_dmaState~2                      ; Lost fanout                                                              ;
; screens:hdmi|graphicsController:graphics|s_dmaState~3                      ; Lost fanout                                                              ;
; screens:hdmi|graphicsController:graphics|s_dmaState~4                      ; Lost fanout                                                              ;
; screens:hdmi|graphicsController:graphics|s_dmaState~5                      ; Lost fanout                                                              ;
; screens:hdmi|hdmi_720p:generator|s_verticalState~3                         ; Lost fanout                                                              ;
; screens:hdmi|hdmi_720p:generator|s_verticalState~4                         ; Lost fanout                                                              ;
; screens:hdmi|hdmi_720p:generator|s_horizontalState~3                       ; Lost fanout                                                              ;
; screens:hdmi|hdmi_720p:generator|s_horizontalState~4                       ; Lost fanout                                                              ;
; camera:camIf|s_stateMachineReg~2                                           ; Lost fanout                                                              ;
; camera:camIf|s_stateMachineReg~3                                           ; Lost fanout                                                              ;
; camera:camIf|s_stateMachineReg~4                                           ; Lost fanout                                                              ;
; ramDmaCi:ramDma|s_dmaCurrentStateReg~2                                     ; Lost fanout                                                              ;
; ramDmaCi:ramDma|s_dmaCurrentStateReg~3                                     ; Lost fanout                                                              ;
; ramDmaCi:ramDma|s_dmaCurrentStateReg~4                                     ; Lost fanout                                                              ;
; i2cCustomInstr:i2cm|i2cMaster:master|s_stateMachineReg~2                   ; Lost fanout                                                              ;
; i2cCustomInstr:i2cm|i2cMaster:master|s_stateMachineReg~3                   ; Lost fanout                                                              ;
; i2cCustomInstr:i2cm|i2cMaster:master|s_stateMachineReg~4                   ; Lost fanout                                                              ;
; i2cCustomInstr:i2cm|i2cMaster:master|s_stateMachineReg~5                   ; Lost fanout                                                              ;
; i2cCustomInstr:i2cm|i2cMaster:master|s_stateMachineReg~6                   ; Lost fanout                                                              ;
; or1420Top:cpu1|dCache:loadStore|s_busStateReg~2                            ; Lost fanout                                                              ;
; or1420Top:cpu1|dCache:loadStore|s_busStateReg~3                            ; Lost fanout                                                              ;
; or1420Top:cpu1|dCache:loadStore|s_busStateReg~4                            ; Lost fanout                                                              ;
; or1420Top:cpu1|dCache:loadStore|s_stateReg~2                               ; Lost fanout                                                              ;
; or1420Top:cpu1|dCache:loadStore|s_stateReg~3                               ; Lost fanout                                                              ;
; or1420Top:cpu1|decodeStage:decode|s_exceptionModeReg~3                     ; Lost fanout                                                              ;
; or1420Top:cpu1|decodeStage:decode|s_exceptionModeReg~4                     ; Lost fanout                                                              ;
; or1420Top:cpu1|decodeStage:decode|s_exceptionModeReg~5                     ; Lost fanout                                                              ;
; or1420Top:cpu1|fetchStage:fetch|s_busStateReg~2                            ; Lost fanout                                                              ;
; or1420Top:cpu1|fetchStage:fetch|s_busStateReg~3                            ; Lost fanout                                                              ;
; or1420Top:cpu1|fetchStage:fetch|s_busStateReg~4                            ; Lost fanout                                                              ;
; or1420Top:cpu1|fetchStage:fetch|s_stateReg~2                               ; Lost fanout                                                              ;
; or1420Top:cpu1|fetchStage:fetch|s_stateReg~3                               ; Lost fanout                                                              ;
; sdramController:sdram|s_sdramCurrentState~3                                ; Lost fanout                                                              ;
; sdramController:sdram|s_sdramCurrentState~4                                ; Lost fanout                                                              ;
; sdramController:sdram|s_sdramCurrentState~5                                ; Lost fanout                                                              ;
; sdramController:sdram|s_sdramCurrentState~6                                ; Lost fanout                                                              ;
; sdramController:sdram|s_sdramCurrentState~7                                ; Lost fanout                                                              ;
; uartBus:uart1|uartRx:RXC|s_stateMachineReg~2                               ; Lost fanout                                                              ;
; uartBus:uart1|uartRx:RXC|s_stateMachineReg~3                               ; Lost fanout                                                              ;
; or1420Top:cpu1|decodeStage:decode|s_exceptionModeReg.001                   ; Lost fanout                                                              ;
; or1420Top:cpu1|decodeStage:decode|s_exceptionModeReg.011                   ; Stuck at GND due to stuck port data_in                                   ;
; spiBus:flash|spiShiftSingle:single|s_cntrlReg.RES                          ; Merged with uartBus:uart1|baudGenerator:bdg|s_counterResetReg            ;
; screens:hdmi|graphicsController:graphics|s_startTransactionReg             ; Merged with uartBus:uart1|s_startTransactionReg                          ;
; Total Number of Removed Registers = 487                                    ;                                                                          ;
+----------------------------------------------------------------------------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                  ;
+-------------------------------------------------------------------+---------------------------+--------------------------------------------------------------+
; Register name                                                     ; Reason for Removal        ; Registers Removed due to This Register                       ;
+-------------------------------------------------------------------+---------------------------+--------------------------------------------------------------+
; screens:hdmi|s_delayedDualTextReg                                 ; Stuck at GND              ; screens:hdmi|textController:textC2|s_clearLine,              ;
;                                                                   ; due to stuck port data_in ; screens:hdmi|textController:textC2|s_clearLineCounterReg[7], ;
;                                                                   ;                           ; screens:hdmi|textController:textC2|s_TextCorrectionReg[0]    ;
; or1420Top:cpu1|decodeStage:decode|s_irqRequestReg[0]              ; Stuck at GND              ; or1420Top:cpu1|decodeStage:decode|s_irqRequestReg[1],        ;
;                                                                   ; due to stuck port data_in ; or1420Top:cpu1|decodeStage:decode|s_irqRequestReg[3]         ;
; busArbiter:arbiter|queueMemory:queue|dataReadPort[21]             ; Stuck at GND              ; busArbiter:arbiter|s_queuedRequests[21]                      ;
;                                                                   ; due to stuck port data_in ;                                                              ;
; busArbiter:arbiter|queueMemory:queue|dataReadPort[13]             ; Stuck at GND              ; busArbiter:arbiter|s_queuedRequests[13]                      ;
;                                                                   ; due to stuck port data_in ;                                                              ;
; busArbiter:arbiter|queueMemory:queue|dataReadPort[14]             ; Stuck at GND              ; busArbiter:arbiter|s_queuedRequests[14]                      ;
;                                                                   ; due to stuck port data_in ;                                                              ;
; busArbiter:arbiter|queueMemory:queue|dataReadPort[15]             ; Stuck at GND              ; busArbiter:arbiter|s_queuedRequests[15]                      ;
;                                                                   ; due to stuck port data_in ;                                                              ;
; busArbiter:arbiter|queueMemory:queue|dataReadPort[16]             ; Stuck at GND              ; busArbiter:arbiter|s_queuedRequests[16]                      ;
;                                                                   ; due to stuck port data_in ;                                                              ;
; busArbiter:arbiter|queueMemory:queue|dataReadPort[17]             ; Stuck at GND              ; busArbiter:arbiter|s_queuedRequests[17]                      ;
;                                                                   ; due to stuck port data_in ;                                                              ;
; busArbiter:arbiter|queueMemory:queue|dataReadPort[18]             ; Stuck at GND              ; busArbiter:arbiter|s_queuedRequests[18]                      ;
;                                                                   ; due to stuck port data_in ;                                                              ;
; busArbiter:arbiter|queueMemory:queue|dataReadPort[19]             ; Stuck at GND              ; busArbiter:arbiter|s_queuedRequests[19]                      ;
;                                                                   ; due to stuck port data_in ;                                                              ;
; busArbiter:arbiter|queueMemory:queue|dataReadPort[20]             ; Stuck at GND              ; busArbiter:arbiter|s_queuedRequests[20]                      ;
;                                                                   ; due to stuck port data_in ;                                                              ;
; busArbiter:arbiter|queueMemory:queue|dataReadPort[11]             ; Stuck at GND              ; busArbiter:arbiter|s_queuedRequests[11]                      ;
;                                                                   ; due to stuck port data_in ;                                                              ;
; busArbiter:arbiter|queueMemory:queue|dataReadPort[22]             ; Stuck at GND              ; busArbiter:arbiter|s_queuedRequests[22]                      ;
;                                                                   ; due to stuck port data_in ;                                                              ;
; busArbiter:arbiter|queueMemory:queue|dataReadPort[23]             ; Stuck at GND              ; busArbiter:arbiter|s_queuedRequests[23]                      ;
;                                                                   ; due to stuck port data_in ;                                                              ;
; busArbiter:arbiter|queueMemory:queue|dataReadPort[24]             ; Stuck at GND              ; busArbiter:arbiter|s_queuedRequests[24]                      ;
;                                                                   ; due to stuck port data_in ;                                                              ;
; busArbiter:arbiter|queueMemory:queue|dataReadPort[25]             ; Stuck at GND              ; busArbiter:arbiter|s_queuedRequests[25]                      ;
;                                                                   ; due to stuck port data_in ;                                                              ;
; busArbiter:arbiter|queueMemory:queue|dataReadPort[26]             ; Stuck at GND              ; busArbiter:arbiter|s_queuedRequests[26]                      ;
;                                                                   ; due to stuck port data_in ;                                                              ;
; camera:camIf|s_frameBufferBaseReg[0]                              ; Stuck at GND              ; camera:camIf|s_busAddressReg[0]                              ;
;                                                                   ; due to stuck port data_in ;                                                              ;
; or1420Top:cpu1|decodeStage:decode|s_exceptionModeReg~3            ; Lost Fanouts              ; or1420Top:cpu1|decodeStage:decode|s_exceptionModeReg.001     ;
; busArbiter:arbiter|queueMemory:queue|dataReadPort[12]             ; Stuck at GND              ; busArbiter:arbiter|s_queuedRequests[12]                      ;
;                                                                   ; due to stuck port data_in ;                                                              ;
; busArbiter:arbiter|queueMemory:queue|dataReadPort[10]             ; Stuck at GND              ; busArbiter:arbiter|s_queuedRequests[10]                      ;
;                                                                   ; due to stuck port data_in ;                                                              ;
; busArbiter:arbiter|queueMemory:queue|dataReadPort[9]              ; Stuck at GND              ; busArbiter:arbiter|s_queuedRequests[9]                       ;
;                                                                   ; due to stuck port data_in ;                                                              ;
; busArbiter:arbiter|queueMemory:queue|dataReadPort[8]              ; Stuck at GND              ; busArbiter:arbiter|s_queuedRequests[8]                       ;
;                                                                   ; due to stuck port data_in ;                                                              ;
; busArbiter:arbiter|queueMemory:queue|dataReadPort[7]              ; Stuck at GND              ; busArbiter:arbiter|s_queuedRequests[7]                       ;
;                                                                   ; due to stuck port data_in ;                                                              ;
; busArbiter:arbiter|queueMemory:queue|dataReadPort[6]              ; Stuck at GND              ; busArbiter:arbiter|s_queuedRequests[6]                       ;
;                                                                   ; due to stuck port data_in ;                                                              ;
; busArbiter:arbiter|queueMemory:queue|dataReadPort[5]              ; Stuck at GND              ; busArbiter:arbiter|s_queuedRequests[5]                       ;
;                                                                   ; due to stuck port data_in ;                                                              ;
; busArbiter:arbiter|queueMemory:queue|dataReadPort[4]              ; Stuck at GND              ; busArbiter:arbiter|s_queuedRequests[4]                       ;
;                                                                   ; due to stuck port data_in ;                                                              ;
; busArbiter:arbiter|queueMemory:queue|dataReadPort[3]              ; Stuck at GND              ; busArbiter:arbiter|s_queuedRequests[3]                       ;
;                                                                   ; due to stuck port data_in ;                                                              ;
; busArbiter:arbiter|queueMemory:queue|dataReadPort[2]              ; Stuck at GND              ; busArbiter:arbiter|s_queuedRequests[2]                       ;
;                                                                   ; due to stuck port data_in ;                                                              ;
; busArbiter:arbiter|queueMemory:queue|dataReadPort[1]              ; Stuck at GND              ; busArbiter:arbiter|s_queuedRequests[1]                       ;
;                                                                   ; due to stuck port data_in ;                                                              ;
; busArbiter:arbiter|queueMemory:queue|dataReadPort[0]              ; Stuck at GND              ; busArbiter:arbiter|s_queuedRequests[0]                       ;
;                                                                   ; due to stuck port data_in ;                                                              ;
; screens:hdmi|textController:textC2|s_delayedCharToBeWrittenReg[6] ; Lost Fanouts              ; screens:hdmi|textController:textC2|s_delayWeCharReg          ;
; screens:hdmi|textController:textC2|asciiBitSelector[0]            ; Lost Fanouts              ; screens:hdmi|textController:textC2|s_asciiBitIndex[0]        ;
; screens:hdmi|textController:textC2|asciiBitSelector[1]            ; Lost Fanouts              ; screens:hdmi|textController:textC2|s_asciiBitIndex[1]        ;
; screens:hdmi|textController:textC2|asciiBitSelector[2]            ; Lost Fanouts              ; screens:hdmi|textController:textC2|s_asciiBitIndex[2]        ;
+-------------------------------------------------------------------+---------------------------+--------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 6396  ;
; Number of registers using Synchronous Clear  ; 486   ;
; Number of registers using Synchronous Load   ; 436   ;
; Number of registers using Asynchronous Clear ; 33    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3334  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------+
; Inverted Register Statistics                                ;
+---------------------------------------------------+---------+
; Inverted Register                                 ; Fan out ;
+---------------------------------------------------+---------+
; uartBus:uart1|baudGenerator:bdg|s_counterResetReg ; 2       ;
; Total number of inverted registers = 1            ;         ;
+---------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                     ;
+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+
; Register Name                                                                       ; RAM Name                                                                 ;
+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+
; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|s_memory_rtl_0_bypass[0]        ; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|s_memory_rtl_0       ;
; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|s_memory_rtl_0_bypass[1]        ; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|s_memory_rtl_0       ;
; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|s_memory_rtl_0_bypass[2]        ; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|s_memory_rtl_0       ;
; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|s_memory_rtl_0_bypass[3]        ; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|s_memory_rtl_0       ;
; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|s_memory_rtl_0_bypass[4]        ; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|s_memory_rtl_0       ;
; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|s_memory_rtl_0_bypass[5]        ; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|s_memory_rtl_0       ;
; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|s_memory_rtl_0_bypass[6]        ; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|s_memory_rtl_0       ;
; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|s_memory_rtl_0_bypass[7]        ; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|s_memory_rtl_0       ;
; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|s_memory_rtl_0_bypass[8]        ; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|s_memory_rtl_0       ;
; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|s_memory_rtl_0_bypass[9]        ; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|s_memory_rtl_0       ;
; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|s_memory_rtl_0_bypass[10]       ; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|s_memory_rtl_0       ;
; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|s_memory_rtl_0_bypass[11]       ; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|s_memory_rtl_0       ;
; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|s_memory_rtl_0_bypass[12]       ; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|s_memory_rtl_0       ;
; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|s_memory_rtl_0_bypass[13]       ; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|s_memory_rtl_0       ;
; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|s_memory_rtl_0_bypass[14]       ; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|s_memory_rtl_0       ;
; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|s_memory_rtl_0_bypass[15]       ; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|s_memory_rtl_0       ;
; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|s_memory_rtl_0_bypass[16]       ; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|s_memory_rtl_0       ;
; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|s_memory_rtl_0_bypass[0]        ; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|s_memory_rtl_0       ;
; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|s_memory_rtl_0_bypass[1]        ; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|s_memory_rtl_0       ;
; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|s_memory_rtl_0_bypass[2]        ; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|s_memory_rtl_0       ;
; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|s_memory_rtl_0_bypass[3]        ; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|s_memory_rtl_0       ;
; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|s_memory_rtl_0_bypass[4]        ; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|s_memory_rtl_0       ;
; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|s_memory_rtl_0_bypass[5]        ; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|s_memory_rtl_0       ;
; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|s_memory_rtl_0_bypass[6]        ; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|s_memory_rtl_0       ;
; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|s_memory_rtl_0_bypass[7]        ; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|s_memory_rtl_0       ;
; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|s_memory_rtl_0_bypass[8]        ; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|s_memory_rtl_0       ;
; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|s_memory_rtl_0_bypass[9]        ; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|s_memory_rtl_0       ;
; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|s_memory_rtl_0_bypass[10]       ; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|s_memory_rtl_0       ;
; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|s_memory_rtl_0_bypass[11]       ; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|s_memory_rtl_0       ;
; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|s_memory_rtl_0_bypass[12]       ; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|s_memory_rtl_0       ;
; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|s_memory_rtl_0_bypass[13]       ; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|s_memory_rtl_0       ;
; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|s_memory_rtl_0_bypass[14]       ; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|s_memory_rtl_0       ;
; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|s_memory_rtl_0_bypass[15]       ; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|s_memory_rtl_0       ;
; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|s_memory_rtl_0_bypass[16]       ; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|s_memory_rtl_0       ;
; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[0]  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0 ;
; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[1]  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0 ;
; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[2]  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0 ;
; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[3]  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0 ;
; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[4]  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0 ;
; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[5]  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0 ;
; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[6]  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0 ;
; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[7]  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0 ;
; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[8]  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0 ;
; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[9]  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0 ;
; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[10] ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0 ;
; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[11] ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0 ;
; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[12] ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0 ;
; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[13] ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0 ;
; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[14] ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0 ;
; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[15] ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0 ;
; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[16] ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0 ;
; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[17] ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0 ;
; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[18] ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0 ;
; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[19] ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0 ;
; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[20] ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0 ;
; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[21] ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0 ;
; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[22] ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0 ;
; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[23] ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0 ;
; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[24] ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0 ;
; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[25] ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0 ;
; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[26] ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0 ;
; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[27] ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0 ;
; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[28] ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0 ;
; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[29] ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0 ;
; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[30] ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0 ;
; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[31] ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0 ;
; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[32] ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0 ;
; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[33] ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0 ;
; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[34] ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0 ;
; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[35] ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0 ;
; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[36] ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0 ;
; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[37] ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0 ;
; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[38] ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0 ;
; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[39] ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0 ;
; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[40] ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0 ;
; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[41] ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0 ;
; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[42] ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0 ;
; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[43] ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0 ;
; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[44] ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0 ;
; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[45] ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0 ;
; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[46] ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0 ;
; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[47] ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0 ;
; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[48] ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0 ;
; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[49] ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0 ;
; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0_bypass[50] ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0 ;
+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                      ;
+-----------------------------------------------------------------------------+--------------------------------------------------------------+------+
; Register Name                                                               ; Megafunction                                                 ; Type ;
+-----------------------------------------------------------------------------+--------------------------------------------------------------+------+
; busArbiter:arbiter|queueMemory:queue|dataReadPort[27..31]                   ; busArbiter:arbiter|queueMemory:queue|s_memory_rtl_0          ; RAM  ;
; ramDmaCi:ramDma|dualPortSSRAM:memory|dataOutA[0..31]                        ; ramDmaCi:ramDma|dualPortSSRAM:memory|memoryContent_rtl_0     ; RAM  ;
; ramDmaCi:ramDma|dualPortSSRAM:memory|dataOutB[0..31]                        ; ramDmaCi:ramDma|dualPortSSRAM:memory|memoryContent_rtl_0     ; RAM  ;
; or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|dataOut[24..31]               ; or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|byteRam3_rtl_0 ; RAM  ;
; or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|dataOut[16..23]               ; or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|byteRam2_rtl_0 ; RAM  ;
; or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|dataOut[8..15]                ; or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|byteRam1_rtl_0 ; RAM  ;
; or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|dataOut[0..7]                 ; or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|byteRam0_rtl_0 ; RAM  ;
; or1420Top:cpu1|fetchStage:fetch|s_instruction[0..31]                        ; or1420Top:cpu1|fetchStage:fetch|s_dataMemory_rtl_0           ; RAM  ;
; bios:start|biosRom:rom|romData[0..31]                                       ; bios:start|biosRom:rom|Ram0_rtl_0                            ; RAM  ;
; screens:hdmi|charRom:asciiRom|data[0..7]                                    ; screens:hdmi|charRom:asciiRom|Ram0_rtl_0                     ; RAM  ;
; screens:hdmi|dualPortRam2k:LineBuffer2|dataOut2[1..10,12..15,17..26,28..31] ; screens:hdmi|dualPortRam2k:LineBuffer2|memory_rtl_0          ; RAM  ;
; screens:hdmi|dualPortRam2k:LineBuffer1|dataOut2[1..10,12..15,17..26,28..31] ; screens:hdmi|dualPortRam2k:LineBuffer1|memory_rtl_0          ; RAM  ;
; screens:hdmi|dualPortRam4k:asciiRam1|dataOut2[0..6]                         ; screens:hdmi|dualPortRam4k:asciiRam1|memory_rtl_0            ; RAM  ;
; screens:hdmi|dualPortRam4k:asciiRam2|dataOut2[0..6]                         ; screens:hdmi|dualPortRam4k:asciiRam2|memory_rtl_0            ; RAM  ;
+-----------------------------------------------------------------------------+--------------------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |or1420SingleCore|busArbiter:arbiter|s_queueRemovePointerReg[0]                         ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |or1420SingleCore|bios:start|s_RomAddressReg[6]                                         ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |or1420SingleCore|spiBus:flash|spiShiftSingle:single|s_memoryCapReg[4]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |or1420SingleCore|spiBus:flash|spiShiftSingle:single|s_status0Reg[1]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |or1420SingleCore|spiBus:flash|spiShiftSingle:single|s_status1Reg[4]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |or1420SingleCore|spiBus:flash|spiShiftSingle:single|s_status2Reg[1]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |or1420SingleCore|camera:camIf|s_nrOfPixelsPerLineReg[4]                                ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |or1420SingleCore|ramDmaCi:ramDma|s_addressDataOutReg[24]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |or1420SingleCore|or1420Top:cpu1|fetchStage:fetch|instruction[23]                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |or1420SingleCore|uartBus:uart1|uartRx:RXC|s_frameErrorReg                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |or1420SingleCore|sdramController:sdram|sdramCasN                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |or1420SingleCore|sdramController:sdram|s_transactionActiveReg                          ;
; 3:1                ; 45 bits   ; 90 LEs        ; 45 LEs               ; 45 LEs                 ; Yes        ; |or1420SingleCore|screens:hdmi|graphicsController:graphics|s_busAddressReg[19]          ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |or1420SingleCore|busArbiter:arbiter|s_timeOutReg[9]                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |or1420SingleCore|busArbiter:arbiter|busGrants[29]                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |or1420SingleCore|screens:hdmi|graphicsController:graphics|s_currentPixelAddressReg[1]  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |or1420SingleCore|screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |or1420SingleCore|screens:hdmi|hdmi_720p:generator|s_horizontalCounter[2]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |or1420SingleCore|uartBus:uart1|s_dataInReg[31]                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |or1420SingleCore|i2cCustomInstr:i2cm|i2cMaster:master|s_clockCountReg[1]               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |or1420SingleCore|or1420Top:cpu1|decodeStage:decode|exeMult                             ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |or1420SingleCore|sdramController:sdram|s_refreshCounter[13]                            ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |or1420SingleCore|gpio:sevenSegDipSwitch|s_externalOutputsReg[2]                        ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |or1420SingleCore|bios:start|s_burstCountReg[0]                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |or1420SingleCore|screens:hdmi|graphicsController:graphics|s_graphicBaseAddressReg[13]  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |or1420SingleCore|screens:hdmi|graphicsController:graphics|s_writeAddressReg[7]         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |or1420SingleCore|camera:camIf|s_singleShotActionReg[0]                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |or1420SingleCore|ramDmaCi:ramDma|s_wordsWrittenReg[0]                                  ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |or1420SingleCore|camera:camIf|s_burstCountReg[1]                                       ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |or1420SingleCore|camera:camIf|s_busAddressReg[31]                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |or1420SingleCore|or1420Top:cpu1|executeStage:exe|wbWriteData[28]                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |or1420SingleCore|or1420Top:cpu1|decodeStage:decode|exePortBData[31]                    ;
; 3:1                ; 49 bits   ; 98 LEs        ; 49 LEs               ; 49 LEs                 ; Yes        ; |or1420SingleCore|ramDmaCi:ramDma|s_busStartAddressShadowReg[15]                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |or1420SingleCore|uartBus:uart1|uartRx:RXC|s_rxPipeReg[0]                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |or1420SingleCore|uartBus:uart1|uartRx:RXC|s_shiftReg[10]                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |or1420SingleCore|uartBus:uart1|s_fifoControlReg[7]                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |or1420SingleCore|uartBus:uart1|baudGenerator:bdg|s_baudDivReg[0]                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |or1420SingleCore|uartBus:uart1|s_lineControlReg[7]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |or1420SingleCore|sdramController:sdram|s_columnAddressReg[8]                           ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |or1420SingleCore|sdramController:sdram|s_rowAddressReg[0]                              ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |or1420SingleCore|sdramController:sdram|sdramFifo:buffer|s_readPushAddressReg[6]        ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |or1420SingleCore|camera:camIf|s_lineCountReg[4]                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |or1420SingleCore|or1420Top:cpu1|decodeStage:decode|wbWriteIndex[4]                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |or1420SingleCore|ramDmaCi:ramDma|s_busStartAddressReg[7]                               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |or1420SingleCore|ramDmaCi:ramDma|s_memoryStartAddressReg[4]                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |or1420SingleCore|ramDmaCi:ramDma|s_blockSizeReg[9]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |or1420SingleCore|ramDmaCi:ramDma|s_usedBurstSizeReg[4]                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |or1420SingleCore|camera:camIf|s_fpsCountReg[7]                                         ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |or1420SingleCore|camera:camIf|s_pclkCountValueReg[7]                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |or1420SingleCore|camera:camIf|s_fpsCountValueReg[7]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |or1420SingleCore|screens:hdmi|textController:textC1|s_foreGroundColorReg[9]            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |or1420SingleCore|screens:hdmi|textController:textC1|s_backGroundColorReg[1]            ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |or1420SingleCore|or1420Top:cpu1|sprUnit:sprs|s_iCacheVectorReg[2]                      ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |or1420SingleCore|or1420Top:cpu1|sprUnit:sprs|s_dCacheVectorReg[20]                     ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |or1420SingleCore|or1420Top:cpu1|sprUnit:sprs|s_irqVectorReg[2]                         ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |or1420SingleCore|or1420Top:cpu1|sprUnit:sprs|s_invalidVectorReg[16]                    ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |or1420SingleCore|or1420Top:cpu1|sprUnit:sprs|s_systemVectorReg[19]                     ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |or1420SingleCore|processorId:cpuFreq|s_procFreqIdReg[16]                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |or1420SingleCore|camera:camIf|s_frameBufferBaseReg[27]                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |or1420SingleCore|uartBus:uart1|uartRx:RXC|s_baudCounterReg[3]                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |or1420SingleCore|uartBus:uart1|uartTxFifo:TXF|s_writeAddressReg[0]                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |or1420SingleCore|uartBus:uart1|s_divisorReg[4]                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |or1420SingleCore|uartBus:uart1|uartRxFifo:RXF|s_writeAddressReg[0]                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |or1420SingleCore|uartBus:uart1|s_divisorReg[15]                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |or1420SingleCore|uartBus:uart1|s_interruptEnableReg[1]                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |or1420SingleCore|uartBus:uart1|uartRxFifo:RXF|s_breakReg[15]                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |or1420SingleCore|uartBus:uart1|uartRxFifo:RXF|s_breakReg[14]                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |or1420SingleCore|uartBus:uart1|uartRxFifo:RXF|s_frameErrorReg[13]                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |or1420SingleCore|uartBus:uart1|uartRxFifo:RXF|s_frameErrorReg[12]                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |or1420SingleCore|uartBus:uart1|uartRxFifo:RXF|s_parityErrorReg[11]                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |or1420SingleCore|uartBus:uart1|uartRxFifo:RXF|s_parityErrorReg[10]                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |or1420SingleCore|uartBus:uart1|uartRxFifo:RXF|s_parityErrorReg[9]                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |or1420SingleCore|uartBus:uart1|uartRxFifo:RXF|s_frameErrorReg[8]                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |or1420SingleCore|uartBus:uart1|uartRxFifo:RXF|s_frameErrorReg[7]                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |or1420SingleCore|uartBus:uart1|uartRxFifo:RXF|s_breakReg[6]                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |or1420SingleCore|uartBus:uart1|uartRxFifo:RXF|s_breakReg[5]                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |or1420SingleCore|uartBus:uart1|uartRxFifo:RXF|s_frameErrorReg[4]                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |or1420SingleCore|uartBus:uart1|uartRxFifo:RXF|s_parityErrorReg[3]                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |or1420SingleCore|uartBus:uart1|uartRxFifo:RXF|s_frameErrorReg[2]                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |or1420SingleCore|uartBus:uart1|uartRxFifo:RXF|s_breakReg[1]                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |or1420SingleCore|uartBus:uart1|uartRxFifo:RXF|s_parityErrorReg[0]                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |or1420SingleCore|uartBus:uart1|s_scratchReg[1]                                         ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |or1420SingleCore|camera:camIf|s_pixelCountReg[6]                                       ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |or1420SingleCore|or1420Top:cpu1|executeStage:exe|s_savedPcReg[14]                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |or1420SingleCore|processorId:cpuFreq|decimalCounter:cnt[0].dcount|s_countValueReg[0]   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |or1420SingleCore|uartBus:uart1|uartRxFifo:RXF|s_nrOfEntriesReg[0]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |or1420SingleCore|sdramController:sdram|s_dataToRamReg[13]                              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |or1420SingleCore|camera:camIf|s_hzCountReg[0]                                          ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |or1420SingleCore|screens:hdmi|textController:textC1|s_clearScreenCounterReg[11]        ;
; 3:1                ; 44 bits   ; 88 LEs        ; 44 LEs               ; 44 LEs                 ; Yes        ; |or1420SingleCore|or1420Top:cpu1|memoryStage:mem|wbWriteData[15]                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |or1420SingleCore|or1420Top:cpu1|executeStage:exe|wbWriteEnable                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |or1420SingleCore|busArbiter:arbiter|s_queueInsertPointerReg[4]                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |or1420SingleCore|or1420Top:cpu1|dCache:loadStore|s_loadModeReg[2]                      ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |or1420SingleCore|or1420Top:cpu1|fetchStage:fetch|s_pcReg[13]                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |or1420SingleCore|or1420Top:cpu1|decodeStage:decode|s_rfeDelayReg[1]                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |or1420SingleCore|or1420Top:cpu1|sprUnit:sprs|s_exceptionReg[2]                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |or1420SingleCore|spiBus:flash|spiShiftQuad:quad|s_wordCountReg[5]                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |or1420SingleCore|screens:hdmi|hdmi_720p:generator|s_verticalCounter[5]                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |or1420SingleCore|screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |or1420SingleCore|gpio:sevenSegDipSwitch|s_addressDataOutReg[1]                         ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |or1420SingleCore|sdramController:sdram|s_counterValue[10]                              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |or1420SingleCore|uartBus:uart1|s_dataOutReg[17]                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |or1420SingleCore|uartBus:uart1|s_dataOutReg[30]                                        ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |or1420SingleCore|screens:hdmi|graphicsController:graphics|s_busDataOutReg[29]          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |or1420SingleCore|sdramController:sdram|s_dataOutReg[8]                                 ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |or1420SingleCore|screens:hdmi|graphicsController:graphics|s_currentPixelAddressReg[29] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |or1420SingleCore|or1420Top:cpu1|decodeStage:decode|exePortBData[0]                     ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |or1420SingleCore|or1420Top:cpu1|decodeStage:decode|exePortBData[7]                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |or1420SingleCore|or1420Top:cpu1|decodeStage:decode|exePortAData[0]                     ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |or1420SingleCore|or1420Top:cpu1|decodeStage:decode|exePortAData[22]                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |or1420SingleCore|uartBus:uart1|uartRx:RXC|s_bitCounterReg[3]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |or1420SingleCore|uartBus:uart1|uartTx:TXC|s_halfBitCountReg[3]                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |or1420SingleCore|uartBus:uart1|uartTx:TXC|s_shiftReg[8]                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |or1420SingleCore|screens:hdmi|graphicsController:graphics|burstSizeOut[0]              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |or1420SingleCore|delayIse:delayMicro|s_delayCountReg[21]                               ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |or1420SingleCore|screens:hdmi|textController:textC1|s_screenOffsetReg[11]              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |or1420SingleCore|sdramController:sdram|s_writeCountReg[7]                              ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |or1420SingleCore|screens:hdmi|textController:textC1|s_clearLineCounterReg[6]           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |or1420SingleCore|processorId:cpuFreq|decimalCounter:cnt[1].dcount|s_countValueReg[1]   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |or1420SingleCore|processorId:cpuFreq|decimalCounter:cnt[2].dcount|s_countValueReg[2]   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |or1420SingleCore|processorId:cpuFreq|decimalCounter:cnt[3].dcount|s_countValueReg[0]   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |or1420SingleCore|processorId:cpuFreq|decimalCounter:cnt[4].dcount|s_countValueReg[0]   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |or1420SingleCore|processorId:cpuFreq|decimalCounter:cnt[5].dcount|s_countValueReg[3]   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |or1420SingleCore|or1420Top:cpu1|dCache:loadStore|s_byteEnablesReg[3]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |or1420SingleCore|or1420Top:cpu1|executeStage:exe|memStoreData[25]                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |or1420SingleCore|sdramController:sdram|sdramDqmN[0]                                    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |or1420SingleCore|spiBus:flash|spiShiftQuad:quad|s_shift3Reg[1]                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |or1420SingleCore|spiBus:flash|spiShiftQuad:quad|s_shift2Reg[2]                         ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |or1420SingleCore|spiBus:flash|spiShiftQuad:quad|s_shift1Reg[5]                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |or1420SingleCore|camera:camIf|s_addressDataOutReg[1]                                   ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |or1420SingleCore|camera:camIf|s_addressDataOutReg[7]                                   ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |or1420SingleCore|or1420Top:cpu1|decodeStage:decode|exePortBData[21]                    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |or1420SingleCore|screens:hdmi|textController:textC1|s_cursorXPos[5]                    ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |or1420SingleCore|uartBus:uart1|s_dataOutReg[14]                                        ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |or1420SingleCore|uartBus:uart1|s_dataOutReg[10]                                        ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |or1420SingleCore|busArbiter:arbiter|s_queuedRequests[28]                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |or1420SingleCore|sdramController:sdram|sdramBa[0]                                      ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |or1420SingleCore|spiBus:flash|spiShiftQuad:quad|s_shift0Reg[0]                         ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |or1420SingleCore|spiBus:flash|spiShiftQuad:quad|s_shift0Reg[7]                         ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |or1420SingleCore|spiBus:flash|spiShiftQuad:quad|s_bitCountReg[2]                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |or1420SingleCore|or1420Top:cpu1|decodeStage:decode|exeForwardCntrlB[1]                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |or1420SingleCore|or1420Top:cpu1|decodeStage:decode|exeForwardCntrlA[0]                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |or1420SingleCore|screens:hdmi|s_BluePixel[4]                                           ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |or1420SingleCore|sdramController:sdram|s_distanceDelayCounterReg[0]                    ;
; 6:1                ; 9 bits    ; 36 LEs        ; 27 LEs               ; 9 LEs                  ; Yes        ; |or1420SingleCore|screens:hdmi|graphicsController:graphics|s_graphicsWidthReg[6]        ;
; 6:1                ; 9 bits    ; 36 LEs        ; 27 LEs               ; 9 LEs                  ; Yes        ; |or1420SingleCore|screens:hdmi|graphicsController:graphics|s_graphicsHeightReg[2]       ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |or1420SingleCore|uartBus:uart1|s_dataOutReg[7]                                         ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |or1420SingleCore|sdramController:sdram|sdramAddr[9]                                    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; Yes        ; |or1420SingleCore|screens:hdmi|graphicsController:graphics|s_busDataOutReg[3]           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |or1420SingleCore|screens:hdmi|graphicsController:graphics|s_busDataOutReg[0]           ;
; 7:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |or1420SingleCore|spiBus:flash|spiShiftSingle:single|s_bitCountReg[1]                   ;
; 8:1                ; 9 bits    ; 45 LEs        ; 36 LEs               ; 9 LEs                  ; Yes        ; |or1420SingleCore|sdramController:sdram|sdramAddr[8]                                    ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; Yes        ; |or1420SingleCore|sdramController:sdram|s_shortCountReg[5]                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |or1420SingleCore|screens:hdmi|s_redPixel[4]                                            ;
; 8:1                ; 6 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |or1420SingleCore|screens:hdmi|s_greenPixel[4]                                          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |or1420SingleCore|screens:hdmi|s_redPixel[2]                                            ;
; 259:1              ; 25 bits   ; 4300 LEs      ; 125 LEs              ; 4175 LEs               ; Yes        ; |or1420SingleCore|or1420Top:cpu1|executeStage:exe|wbWriteData[26]                       ;
; 259:1              ; 3 bits    ; 516 LEs       ; 18 LEs               ; 498 LEs                ; Yes        ; |or1420SingleCore|or1420Top:cpu1|executeStage:exe|wbWriteData[1]                        ;
; 19:1               ; 23 bits   ; 276 LEs       ; 276 LEs              ; 0 LEs                  ; Yes        ; |or1420SingleCore|spiBus:flash|spiShiftSingle:single|s_shiftReg[5]                      ;
; 20:1               ; 8 bits    ; 104 LEs       ; 96 LEs               ; 8 LEs                  ; Yes        ; |or1420SingleCore|spiBus:flash|spiShiftSingle:single|s_shiftReg[26]                     ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |or1420SingleCore|screens:hdmi|textController:textC1|s_cursorYPos[0]                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |or1420SingleCore|spiBus:flash|spiShiftSingle:single|s_stateReg                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |or1420SingleCore|spiBus:flash|spiShiftSingle:single|s_cntrlReg                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |or1420SingleCore|spiBus:flash|spiShiftSingle:single|s_cntrlReg                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |or1420SingleCore|or1420Top:cpu1|dCache:loadStore|addressDataOut[18]                    ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |or1420SingleCore|or1420Top:cpu1|fetchStage:fetch|s_newTag[18]                          ;
; 3:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; No         ; |or1420SingleCore|sdramController:sdram|s_sdramCurrentState                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |or1420SingleCore|spiBus:flash|spiShiftSingle:single|s_stateReg                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |or1420SingleCore|spiBus:flash|spiShiftSingle:single|s_cntrlNext                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |or1420SingleCore|screens:hdmi|graphicsController:graphics|s_dmaStateNext               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |or1420SingleCore|screens:hdmi|s_pixelReadAddress[1]                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |or1420SingleCore|screens:hdmi|hdmi_720p:generator|s_horizontalState                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |or1420SingleCore|screens:hdmi|hdmi_720p:generator|s_verticalState                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |or1420SingleCore|or1420Top:cpu1|executeStage:exe|Mux63                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |or1420SingleCore|or1420Top:cpu1|executeStage:exe|Mux18                                 ;
; 3:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |or1420SingleCore|i2cCustomInstr:i2cm|i2cMaster:master|s_stateMachineReg                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |or1420SingleCore|or1420Top:cpu1|executeStage:exe|s_customResult[26]                    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |or1420SingleCore|screens:hdmi|textController:textC1|ramData[4]                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |or1420SingleCore|uartBus:uart1|Mux4                                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |or1420SingleCore|camera:camIf|s_busSelectReg                                           ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; No         ; |or1420SingleCore|camera:camIf|ciResult[26]                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |or1420SingleCore|screens:hdmi|comb                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |or1420SingleCore|screens:hdmi|Mux1                                                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |or1420SingleCore|sdramController:sdram|sdramFifo:buffer|s_readPopAddressReg            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |or1420SingleCore|screens:hdmi|graphicsController:graphics|Add0                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |or1420SingleCore|screens:hdmi|textController:textC1|ciResult[17]                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |or1420SingleCore|uartBus:uart1|uartTxFifo:TXF|s_readAddressReg                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |or1420SingleCore|uartBus:uart1|uartRxFifo:RXF|s_readAddressReg                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |or1420SingleCore|or1420Top:cpu1|fetchStage:fetch|s_dataMemory.raddr_a[0]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |or1420SingleCore|swapByte:ise1|ciResult[30]                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |or1420SingleCore|sdramController:sdram|s_sdramCurrentState                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |or1420SingleCore|screens:hdmi|graphicsController:graphics|s_dmaStateNext               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |or1420SingleCore|spiBus:flash|spiShiftQuad:quad|spiSiIoOut[3]                          ;
; 8:1                ; 7 bits    ; 35 LEs        ; 14 LEs               ; 21 LEs                 ; No         ; |or1420SingleCore|or1420Top:cpu1|executeStage:exe|logicUnit:logicU|Mux26                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |or1420SingleCore|or1420Top:cpu1|dCache:loadStore|Selector17                            ;
; 9:1                ; 22 bits   ; 132 LEs       ; 44 LEs               ; 88 LEs                 ; No         ; |or1420SingleCore|ramDmaCi:ramDma|result[13]                                            ;
; 9:1                ; 6 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; No         ; |or1420SingleCore|ramDmaCi:ramDma|result[2]                                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |or1420SingleCore|ramDmaCi:ramDma|result[1]                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |or1420SingleCore|screens:hdmi|textController:textC1|ciResult[5]                        ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; No         ; |or1420SingleCore|screens:hdmi|textController:textC1|ciResult[12]                       ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |or1420SingleCore|screens:hdmi|textController:textC1|ciResult[2]                        ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |or1420SingleCore|or1420Top:cpu1|executeStage:exe|logicUnit:logicU|Mux15                ;
; 9:1                ; 15 bits   ; 90 LEs        ; 45 LEs               ; 45 LEs                 ; No         ; |or1420SingleCore|or1420Top:cpu1|executeStage:exe|shifter:shift|Mux21                   ;
; 9:1                ; 15 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; No         ; |or1420SingleCore|or1420Top:cpu1|executeStage:exe|shifter:shift|Mux1                    ;
; 16:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |or1420SingleCore|uartBus:uart1|uartRxFifo:RXF|Mux1                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |or1420SingleCore|screens:hdmi|Mux3                                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |or1420SingleCore|or1420Top:cpu1|fetchStage:fetch|s_programCounterNext[29]              ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |or1420SingleCore|or1420Top:cpu1|s_rfWriteData[23]                                      ;
; 17:1               ; 8 bits    ; 88 LEs        ; 48 LEs               ; 40 LEs                 ; No         ; |or1420SingleCore|spiBus:flash|ciResult[28]                                             ;
; 17:1               ; 16 bits   ; 176 LEs       ; 112 LEs              ; 64 LEs                 ; No         ; |or1420SingleCore|spiBus:flash|ciResult[11]                                             ;
; 17:1               ; 5 bits    ; 55 LEs        ; 50 LEs               ; 5 LEs                  ; No         ; |or1420SingleCore|spiBus:flash|ciResult[4]                                              ;
; 17:1               ; 3 bits    ; 33 LEs        ; 33 LEs               ; 0 LEs                  ; No         ; |or1420SingleCore|spiBus:flash|ciResult[0]                                              ;
; 17:1               ; 6 bits    ; 66 LEs        ; 18 LEs               ; 48 LEs                 ; No         ; |or1420SingleCore|camera:camIf|ciResult[14]                                             ;
; 17:1               ; 3 bits    ; 33 LEs        ; 12 LEs               ; 21 LEs                 ; No         ; |or1420SingleCore|camera:camIf|ciResult[10]                                             ;
; 17:1               ; 6 bits    ; 66 LEs        ; 24 LEs               ; 42 LEs                 ; No         ; |or1420SingleCore|camera:camIf|ciResult[2]                                              ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |or1420SingleCore|or1420Top:cpu1|executeStage:exe|logicUnit:logicU|Mux17                ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |or1420SingleCore|or1420Top:cpu1|decodeStage:decode|s_exceptionModeReg                  ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |or1420SingleCore|or1420Top:cpu1|s_rfWriteData[5]                                       ;
; 12:1               ; 26 bits   ; 208 LEs       ; 156 LEs              ; 52 LEs                 ; No         ; |or1420SingleCore|or1420Top:cpu1|fetchStage:fetch|s_programCounterNext[15]              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for busArbiter:arbiter|queueMemory:queue|altsyncram:s_memory_rtl_0|altsyncram_epg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ramDmaCi:ramDma|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0|altsyncram_m9n1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|altsyncram:byteRam3_rtl_0|altsyncram_9f81:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|altsyncram:byteRam2_rtl_0|altsyncram_9f81:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|altsyncram:byteRam1_rtl_0|altsyncram_9f81:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|altsyncram:byteRam0_rtl_0|altsyncram_9f81:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camIf|dualPortRam2k:lineBuffer|altsyncram:memory_rtl_0|altsyncram_23d1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for bios:start|biosRom:rom|altsyncram:Ram0_rtl_0|altsyncram_5r71:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for screens:hdmi|charRom:asciiRom|altsyncram:Ram0_rtl_0|altsyncram_ul71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for screens:hdmi|dualPortRam2k:LineBuffer2|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for screens:hdmi|dualPortRam2k:LineBuffer1|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll:altpll_component    ;
+-------------------------------+------------------------+----------------+
; Parameter Name                ; Value                  ; Type           ;
+-------------------------------+------------------------+----------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped        ;
; PLL_TYPE                      ; AUTO                   ; Untyped        ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=test ; Untyped        ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped        ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped        ;
; SCAN_CHAIN                    ; LONG                   ; Untyped        ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped        ;
; INCLK0_INPUT_FREQUENCY        ; 83333                  ; Signed Integer ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped        ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped        ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped        ;
; LOCK_HIGH                     ; 1                      ; Untyped        ;
; LOCK_LOW                      ; 1                      ; Untyped        ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped        ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped        ;
; SKIP_VCO                      ; OFF                    ; Untyped        ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped        ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped        ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped        ;
; BANDWIDTH                     ; 0                      ; Untyped        ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped        ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped        ;
; DOWN_SPREAD                   ; 0                      ; Untyped        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped        ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped        ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped        ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped        ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped        ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped        ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped        ;
; CLK3_MULTIPLY_BY              ; 99                     ; Signed Integer ;
; CLK2_MULTIPLY_BY              ; 99                     ; Signed Integer ;
; CLK1_MULTIPLY_BY              ; 99                     ; Signed Integer ;
; CLK0_MULTIPLY_BY              ; 99                     ; Signed Integer ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped        ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped        ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped        ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped        ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped        ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped        ;
; CLK3_DIVIDE_BY                ; 8                      ; Signed Integer ;
; CLK2_DIVIDE_BY                ; 16                     ; Signed Integer ;
; CLK1_DIVIDE_BY                ; 8                      ; Signed Integer ;
; CLK0_DIVIDE_BY                ; 16                     ; Signed Integer ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped        ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped        ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped        ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped        ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped        ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped        ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped        ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped        ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped        ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped        ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped        ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped        ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped        ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped        ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped        ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped        ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped        ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped        ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped        ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped        ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped        ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped        ;
; CLK3_DUTY_CYCLE               ; 50                     ; Signed Integer ;
; CLK2_DUTY_CYCLE               ; 50                     ; Signed Integer ;
; CLK1_DUTY_CYCLE               ; 50                     ; Signed Integer ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped        ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped        ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped        ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped        ;
; DPA_DIVIDER                   ; 0                      ; Untyped        ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped        ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped        ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped        ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped        ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped        ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped        ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped        ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped        ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped        ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped        ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped        ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped        ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped        ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped        ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped        ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped        ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped        ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped        ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped        ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped        ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped        ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped        ;
; VCO_MIN                       ; 0                      ; Untyped        ;
; VCO_MAX                       ; 0                      ; Untyped        ;
; VCO_CENTER                    ; 0                      ; Untyped        ;
; PFD_MIN                       ; 0                      ; Untyped        ;
; PFD_MAX                       ; 0                      ; Untyped        ;
; M_INITIAL                     ; 0                      ; Untyped        ;
; M                             ; 0                      ; Untyped        ;
; N                             ; 1                      ; Untyped        ;
; M2                            ; 1                      ; Untyped        ;
; N2                            ; 1                      ; Untyped        ;
; SS                            ; 1                      ; Untyped        ;
; C0_HIGH                       ; 0                      ; Untyped        ;
; C1_HIGH                       ; 0                      ; Untyped        ;
; C2_HIGH                       ; 0                      ; Untyped        ;
; C3_HIGH                       ; 0                      ; Untyped        ;
; C4_HIGH                       ; 0                      ; Untyped        ;
; C5_HIGH                       ; 0                      ; Untyped        ;
; C6_HIGH                       ; 0                      ; Untyped        ;
; C7_HIGH                       ; 0                      ; Untyped        ;
; C8_HIGH                       ; 0                      ; Untyped        ;
; C9_HIGH                       ; 0                      ; Untyped        ;
; C0_LOW                        ; 0                      ; Untyped        ;
; C1_LOW                        ; 0                      ; Untyped        ;
; C2_LOW                        ; 0                      ; Untyped        ;
; C3_LOW                        ; 0                      ; Untyped        ;
; C4_LOW                        ; 0                      ; Untyped        ;
; C5_LOW                        ; 0                      ; Untyped        ;
; C6_LOW                        ; 0                      ; Untyped        ;
; C7_LOW                        ; 0                      ; Untyped        ;
; C8_LOW                        ; 0                      ; Untyped        ;
; C9_LOW                        ; 0                      ; Untyped        ;
; C0_INITIAL                    ; 0                      ; Untyped        ;
; C1_INITIAL                    ; 0                      ; Untyped        ;
; C2_INITIAL                    ; 0                      ; Untyped        ;
; C3_INITIAL                    ; 0                      ; Untyped        ;
; C4_INITIAL                    ; 0                      ; Untyped        ;
; C5_INITIAL                    ; 0                      ; Untyped        ;
; C6_INITIAL                    ; 0                      ; Untyped        ;
; C7_INITIAL                    ; 0                      ; Untyped        ;
; C8_INITIAL                    ; 0                      ; Untyped        ;
; C9_INITIAL                    ; 0                      ; Untyped        ;
; C0_MODE                       ; BYPASS                 ; Untyped        ;
; C1_MODE                       ; BYPASS                 ; Untyped        ;
; C2_MODE                       ; BYPASS                 ; Untyped        ;
; C3_MODE                       ; BYPASS                 ; Untyped        ;
; C4_MODE                       ; BYPASS                 ; Untyped        ;
; C5_MODE                       ; BYPASS                 ; Untyped        ;
; C6_MODE                       ; BYPASS                 ; Untyped        ;
; C7_MODE                       ; BYPASS                 ; Untyped        ;
; C8_MODE                       ; BYPASS                 ; Untyped        ;
; C9_MODE                       ; BYPASS                 ; Untyped        ;
; C0_PH                         ; 0                      ; Untyped        ;
; C1_PH                         ; 0                      ; Untyped        ;
; C2_PH                         ; 0                      ; Untyped        ;
; C3_PH                         ; 0                      ; Untyped        ;
; C4_PH                         ; 0                      ; Untyped        ;
; C5_PH                         ; 0                      ; Untyped        ;
; C6_PH                         ; 0                      ; Untyped        ;
; C7_PH                         ; 0                      ; Untyped        ;
; C8_PH                         ; 0                      ; Untyped        ;
; C9_PH                         ; 0                      ; Untyped        ;
; L0_HIGH                       ; 1                      ; Untyped        ;
; L1_HIGH                       ; 1                      ; Untyped        ;
; G0_HIGH                       ; 1                      ; Untyped        ;
; G1_HIGH                       ; 1                      ; Untyped        ;
; G2_HIGH                       ; 1                      ; Untyped        ;
; G3_HIGH                       ; 1                      ; Untyped        ;
; E0_HIGH                       ; 1                      ; Untyped        ;
; E1_HIGH                       ; 1                      ; Untyped        ;
; E2_HIGH                       ; 1                      ; Untyped        ;
; E3_HIGH                       ; 1                      ; Untyped        ;
; L0_LOW                        ; 1                      ; Untyped        ;
; L1_LOW                        ; 1                      ; Untyped        ;
; G0_LOW                        ; 1                      ; Untyped        ;
; G1_LOW                        ; 1                      ; Untyped        ;
; G2_LOW                        ; 1                      ; Untyped        ;
; G3_LOW                        ; 1                      ; Untyped        ;
; E0_LOW                        ; 1                      ; Untyped        ;
; E1_LOW                        ; 1                      ; Untyped        ;
; E2_LOW                        ; 1                      ; Untyped        ;
; E3_LOW                        ; 1                      ; Untyped        ;
; L0_INITIAL                    ; 1                      ; Untyped        ;
; L1_INITIAL                    ; 1                      ; Untyped        ;
; G0_INITIAL                    ; 1                      ; Untyped        ;
; G1_INITIAL                    ; 1                      ; Untyped        ;
; G2_INITIAL                    ; 1                      ; Untyped        ;
; G3_INITIAL                    ; 1                      ; Untyped        ;
; E0_INITIAL                    ; 1                      ; Untyped        ;
; E1_INITIAL                    ; 1                      ; Untyped        ;
; E2_INITIAL                    ; 1                      ; Untyped        ;
; E3_INITIAL                    ; 1                      ; Untyped        ;
; L0_MODE                       ; BYPASS                 ; Untyped        ;
; L1_MODE                       ; BYPASS                 ; Untyped        ;
; G0_MODE                       ; BYPASS                 ; Untyped        ;
; G1_MODE                       ; BYPASS                 ; Untyped        ;
; G2_MODE                       ; BYPASS                 ; Untyped        ;
; G3_MODE                       ; BYPASS                 ; Untyped        ;
; E0_MODE                       ; BYPASS                 ; Untyped        ;
; E1_MODE                       ; BYPASS                 ; Untyped        ;
; E2_MODE                       ; BYPASS                 ; Untyped        ;
; E3_MODE                       ; BYPASS                 ; Untyped        ;
; L0_PH                         ; 0                      ; Untyped        ;
; L1_PH                         ; 0                      ; Untyped        ;
; G0_PH                         ; 0                      ; Untyped        ;
; G1_PH                         ; 0                      ; Untyped        ;
; G2_PH                         ; 0                      ; Untyped        ;
; G3_PH                         ; 0                      ; Untyped        ;
; E0_PH                         ; 0                      ; Untyped        ;
; E1_PH                         ; 0                      ; Untyped        ;
; E2_PH                         ; 0                      ; Untyped        ;
; E3_PH                         ; 0                      ; Untyped        ;
; M_PH                          ; 0                      ; Untyped        ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped        ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped        ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped        ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped        ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped        ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped        ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped        ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped        ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped        ;
; CLK0_COUNTER                  ; G0                     ; Untyped        ;
; CLK1_COUNTER                  ; G0                     ; Untyped        ;
; CLK2_COUNTER                  ; G0                     ; Untyped        ;
; CLK3_COUNTER                  ; G0                     ; Untyped        ;
; CLK4_COUNTER                  ; G0                     ; Untyped        ;
; CLK5_COUNTER                  ; G0                     ; Untyped        ;
; CLK6_COUNTER                  ; E0                     ; Untyped        ;
; CLK7_COUNTER                  ; E1                     ; Untyped        ;
; CLK8_COUNTER                  ; E2                     ; Untyped        ;
; CLK9_COUNTER                  ; E3                     ; Untyped        ;
; L0_TIME_DELAY                 ; 0                      ; Untyped        ;
; L1_TIME_DELAY                 ; 0                      ; Untyped        ;
; G0_TIME_DELAY                 ; 0                      ; Untyped        ;
; G1_TIME_DELAY                 ; 0                      ; Untyped        ;
; G2_TIME_DELAY                 ; 0                      ; Untyped        ;
; G3_TIME_DELAY                 ; 0                      ; Untyped        ;
; E0_TIME_DELAY                 ; 0                      ; Untyped        ;
; E1_TIME_DELAY                 ; 0                      ; Untyped        ;
; E2_TIME_DELAY                 ; 0                      ; Untyped        ;
; E3_TIME_DELAY                 ; 0                      ; Untyped        ;
; M_TIME_DELAY                  ; 0                      ; Untyped        ;
; N_TIME_DELAY                  ; 0                      ; Untyped        ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped        ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped        ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped        ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped        ;
; ENABLE0_COUNTER               ; L0                     ; Untyped        ;
; ENABLE1_COUNTER               ; L0                     ; Untyped        ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped        ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped        ;
; LOOP_FILTER_C                 ; 5                      ; Untyped        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped        ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped        ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped        ;
; VCO_POST_SCALE                ; 0                      ; Untyped        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E           ; Untyped        ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped        ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped        ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped        ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped        ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped        ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped        ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped        ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped        ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped        ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped        ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped        ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped        ;
; PORT_CLK0                     ; PORT_USED              ; Untyped        ;
; PORT_CLK1                     ; PORT_USED              ; Untyped        ;
; PORT_CLK2                     ; PORT_USED              ; Untyped        ;
; PORT_CLK3                     ; PORT_USED              ; Untyped        ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped        ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped        ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped        ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped        ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped        ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped        ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped        ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped        ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped        ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped        ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped        ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped        ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped        ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped        ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped        ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped        ;
; PORT_ARESET                   ; PORT_USED              ; Untyped        ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped        ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped        ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped        ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped        ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped        ;
; PORT_LOCKED                   ; PORT_USED              ; Untyped        ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped        ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped        ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped        ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped        ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped        ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped        ;
; M_TEST_SOURCE                 ; 5                      ; Untyped        ;
; C0_TEST_SOURCE                ; 5                      ; Untyped        ;
; C1_TEST_SOURCE                ; 5                      ; Untyped        ;
; C2_TEST_SOURCE                ; 5                      ; Untyped        ;
; C3_TEST_SOURCE                ; 5                      ; Untyped        ;
; C4_TEST_SOURCE                ; 5                      ; Untyped        ;
; C5_TEST_SOURCE                ; 5                      ; Untyped        ;
; C6_TEST_SOURCE                ; 5                      ; Untyped        ;
; C7_TEST_SOURCE                ; 5                      ; Untyped        ;
; C8_TEST_SOURCE                ; 5                      ; Untyped        ;
; C9_TEST_SOURCE                ; 5                      ; Untyped        ;
; CBXI_PARAMETER                ; test_altpll            ; Untyped        ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped        ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped        ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped        ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped        ;
; DEVICE_FAMILY                 ; Cyclone IV E           ; Untyped        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped        ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE ;
+-------------------------------+------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uartBus:uart1          ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; baseAddress    ; 01010000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdramController:sdram   ;
+-----------------+----------------------------------+-----------------+
; Parameter Name  ; Value                            ; Type            ;
+-----------------+----------------------------------+-----------------+
; baseAddress     ; 00000000000000000000000000000000 ; Unsigned Binary ;
; systemClockInHz ; 42428571                         ; Signed Integer  ;
+-----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1420Top:cpu1          ;
+-----------------+----------------------------------+-----------------+
; Parameter Name  ; Value                            ; Type            ;
+-----------------+----------------------------------+-----------------+
; NOP_INSTRUCTION ; 00010101000000001111111111111111 ; Unsigned Binary ;
+-----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1420Top:cpu1|fetchStage:fetch ;
+-----------------+----------------------------------+-------------------------+
; Parameter Name  ; Value                            ; Type                    ;
+-----------------+----------------------------------+-------------------------+
; NOP_INSTRUCTION ; 00010101000000001111111111111111 ; Unsigned Binary         ;
+-----------------+----------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processorId:cpuFreq ;
+-----------------------------+----------+-------------------------+
; Parameter Name              ; Value    ; Type                    ;
+-----------------------------+----------+-------------------------+
; processorId                 ; 1        ; Signed Integer          ;
; NumberOfProcessors          ; 1        ; Signed Integer          ;
; ReferenceClockFrequencyInHz ; 50000000 ; Signed Integer          ;
+-----------------------------+----------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: swapByte:ise1 ;
+--------------------+----------+----------------------------+
; Parameter Name     ; Value    ; Type                       ;
+--------------------+----------+----------------------------+
; customIntructionNr ; 00000001 ; Unsigned Binary            ;
+--------------------+----------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2cCustomInstr:i2cm ;
+-----------------+----------+-------------------------------------+
; Parameter Name  ; Value    ; Type                                ;
+-----------------+----------+-------------------------------------+
; CLOCK_FREQUENCY ; 74250000 ; Signed Integer                      ;
; I2C_FREQUENCY   ; 400000   ; Signed Integer                      ;
; CUSTOM_ID       ; 00000101 ; Unsigned Binary                     ;
+-----------------+----------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2cCustomInstr:i2cm|i2cMaster:master ;
+-----------------+----------+------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                 ;
+-----------------+----------+------------------------------------------------------+
; CLOCK_FREQUENCY ; 74250000 ; Signed Integer                                       ;
; I2C_FREQUENCY   ; 400000   ; Signed Integer                                       ;
+-----------------+----------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: delayIse:delayMicro ;
+-----------------------------+----------+-------------------------+
; Parameter Name              ; Value    ; Type                    ;
+-----------------------------+----------+-------------------------+
; referenceClockFrequencyInHz ; 12000000 ; Signed Integer          ;
; customInstructionId         ; 00000110 ; Unsigned Binary         ;
+-----------------------------+----------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: edge_detection:sobel ;
+---------------------+----------+----------------------------------+
; Parameter Name      ; Value    ; Type                             ;
+---------------------+----------+----------------------------------+
; customInstructionId ; 00001100 ; Unsigned Binary                  ;
+---------------------+----------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rgb565GrayscaleIse:converter ;
+---------------------+----------+------------------------------------------+
; Parameter Name      ; Value    ; Type                                     ;
+---------------------+----------+------------------------------------------+
; customInstructionId ; 00001001 ; Unsigned Binary                          ;
+---------------------+----------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ramDmaCi:ramDma ;
+----------------+----------+----------------------------------+
; Parameter Name ; Value    ; Type                             ;
+----------------+----------+----------------------------------+
; customId       ; 00010100 ; Unsigned Binary                  ;
+----------------+----------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ramDmaCi:ramDma|dualPortSSRAM:memory ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; bitwidth       ; 32    ; Signed Integer                                           ;
; nrOfEntries    ; 512   ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gpio:sevenSegDipSwitch ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; nrOfInputs     ; 8                                ; Signed Integer  ;
; nrOfOutputs    ; 24                               ; Signed Integer  ;
; Base           ; 01000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera:camIf ;
+---------------------+----------+--------------------------+
; Parameter Name      ; Value    ; Type                     ;
+---------------------+----------+--------------------------+
; customInstructionId ; 00000111 ; Unsigned Binary          ;
; clockFrequencyInHz  ; 74250000 ; Signed Integer           ;
+---------------------+----------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: screens:hdmi                 ;
+----------------------+----------------------------------+-----------------+
; Parameter Name       ; Value                            ; Type            ;
+----------------------+----------------------------------+-----------------+
; baseAddress          ; 01010000000000000000000000100000 ; Unsigned Binary ;
; pixelClockFrequency  ; 100011011001111011100010000      ; Unsigned Binary ;
; cursorBlinkFrequency ; 000000000000000000000000001      ; Unsigned Binary ;
+----------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: screens:hdmi|textController:textC1 ;
+------------------------+------------------+-------------------------------------+
; Parameter Name         ; Value            ; Type                                ;
+------------------------+------------------+-------------------------------------+
; defaultForeGroundColor ; 1111111111100000 ; Unsigned Binary                     ;
; defaultBackGroundColor ; 0000000000011111 ; Unsigned Binary                     ;
; customIntructionNr     ; 00000000         ; Unsigned Binary                     ;
; defaultSmallChars      ; 1                ; Unsigned Binary                     ;
+------------------------+------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: screens:hdmi|textController:textC2 ;
+------------------------+------------------+-------------------------------------+
; Parameter Name         ; Value            ; Type                                ;
+------------------------+------------------+-------------------------------------+
; defaultForeGroundColor ; 1111100000011111 ; Unsigned Binary                     ;
; defaultBackGroundColor ; 0000011111111111 ; Unsigned Binary                     ;
; customIntructionNr     ; 00000000         ; Unsigned Binary                     ;
; defaultSmallChars      ; 1                ; Unsigned Binary                     ;
+------------------------+------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: screens:hdmi|graphicsController:graphics ;
+----------------+----------------------------------+-----------------------------------+
; Parameter Name ; Value                            ; Type                              ;
+----------------+----------------------------------+-----------------------------------+
; baseAddress    ; 01010000000000000000000000100000 ; Unsigned Binary                   ;
+----------------+----------------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spiBus:flash               ;
+--------------------+----------------------------------+-----------------+
; Parameter Name     ; Value                            ; Type            ;
+--------------------+----------------------------------+-----------------+
; baseAddress        ; 00000100000000000000000000000000 ; Unsigned Binary ;
; customIntructionNr ; 00000010                         ; Unsigned Binary ;
+--------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                            ;
; WIDTH_A                            ; 8                    ; Untyped                                                            ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                            ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 8                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_u9c1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: busArbiter:arbiter|queueMemory:queue|altsyncram:s_memory_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                             ;
; WIDTH_A                            ; 5                    ; Untyped                                             ;
; WIDTHAD_A                          ; 5                    ; Untyped                                             ;
; NUMWORDS_A                         ; 32                   ; Untyped                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 5                    ; Untyped                                             ;
; WIDTHAD_B                          ; 5                    ; Untyped                                             ;
; NUMWORDS_B                         ; 32                   ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_epg1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ramDmaCi:ramDma|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                  ;
; WIDTH_A                            ; 32                   ; Untyped                                                  ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                  ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 32                   ; Untyped                                                  ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                  ;
; NUMWORDS_B                         ; 512                  ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_m9n1      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|altsyncram:byteRam3_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                      ;
; WIDTH_A                            ; 8                    ; Untyped                                                      ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                      ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_9f81      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|altsyncram:byteRam2_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                      ;
; WIDTH_A                            ; 8                    ; Untyped                                                      ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                      ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_9f81      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|altsyncram:byteRam1_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                      ;
; WIDTH_A                            ; 8                    ; Untyped                                                      ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                      ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_9f81      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|altsyncram:byteRam0_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                      ;
; WIDTH_A                            ; 8                    ; Untyped                                                      ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                      ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_9f81      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                            ;
; WIDTH_A                            ; 32                   ; Untyped                                            ;
; WIDTHAD_A                          ; 9                    ; Untyped                                            ;
; NUMWORDS_A                         ; 512                  ; Untyped                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_nd81      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                            ;
; WIDTH_A                            ; 8                    ; Untyped                                                            ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                            ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 8                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_u9c1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: camera:camIf|dualPortRam2k:lineBuffer|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                            ;
; WIDTH_A                            ; 32                   ; Untyped                                            ;
; WIDTHAD_A                          ; 9                    ; Untyped                                            ;
; NUMWORDS_A                         ; 512                  ; Untyped                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 32                   ; Untyped                                            ;
; WIDTHAD_B                          ; 9                    ; Untyped                                            ;
; NUMWORDS_B                         ; 512                  ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_23d1      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bios:start|biosRom:rom|altsyncram:Ram0_rtl_0           ;
+------------------------------------+---------------------------------------------------+----------------+
; Parameter Name                     ; Value                                             ; Type           ;
+------------------------------------+---------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                 ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                               ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                               ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                 ; Untyped        ;
; OPERATION_MODE                     ; ROM                                               ; Untyped        ;
; WIDTH_A                            ; 32                                                ; Untyped        ;
; WIDTHAD_A                          ; 11                                                ; Untyped        ;
; NUMWORDS_A                         ; 2048                                              ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                      ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                              ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                              ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                              ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                              ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                              ; Untyped        ;
; WIDTH_B                            ; 1                                                 ; Untyped        ;
; WIDTHAD_B                          ; 1                                                 ; Untyped        ;
; NUMWORDS_B                         ; 1                                                 ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                            ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                            ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                            ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                            ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                      ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                            ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                              ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                              ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                              ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                              ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                              ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                              ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                 ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                 ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                              ; Untyped        ;
; BYTE_SIZE                          ; 8                                                 ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                              ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                              ; Untyped        ;
; INIT_FILE                          ; db/or1420SingleCore.rom0_biosRom_87d6bb95.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                            ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                 ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                            ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                            ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                            ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                            ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                   ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                   ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                             ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                             ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                 ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                      ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_5r71                                   ; Untyped        ;
+------------------------------------+---------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: screens:hdmi|charRom:asciiRom|altsyncram:Ram0_rtl_0    ;
+------------------------------------+---------------------------------------------------+----------------+
; Parameter Name                     ; Value                                             ; Type           ;
+------------------------------------+---------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                 ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                               ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                               ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                 ; Untyped        ;
; OPERATION_MODE                     ; ROM                                               ; Untyped        ;
; WIDTH_A                            ; 8                                                 ; Untyped        ;
; WIDTHAD_A                          ; 10                                                ; Untyped        ;
; NUMWORDS_A                         ; 1024                                              ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                      ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                              ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                              ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                              ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                              ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                              ; Untyped        ;
; WIDTH_B                            ; 1                                                 ; Untyped        ;
; WIDTHAD_B                          ; 1                                                 ; Untyped        ;
; NUMWORDS_B                         ; 1                                                 ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                            ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                            ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                            ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                            ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                      ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                            ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                              ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                              ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                              ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                              ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                              ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                              ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                 ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                 ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                              ; Untyped        ;
; BYTE_SIZE                          ; 8                                                 ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                              ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                              ; Untyped        ;
; INIT_FILE                          ; db/or1420SingleCore.rom0_charRom_f2739670.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                            ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                 ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                            ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                            ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                            ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                            ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                   ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                   ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                             ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                             ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                 ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                      ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_ul71                                   ; Untyped        ;
+------------------------------------+---------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: screens:hdmi|dualPortRam2k:LineBuffer2|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                             ;
; WIDTH_A                            ; 28                   ; Untyped                                             ;
; WIDTHAD_A                          ; 9                    ; Untyped                                             ;
; NUMWORDS_A                         ; 512                  ; Untyped                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 28                   ; Untyped                                             ;
; WIDTHAD_B                          ; 9                    ; Untyped                                             ;
; NUMWORDS_B                         ; 512                  ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_c3d1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: screens:hdmi|dualPortRam2k:LineBuffer1|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                             ;
; WIDTH_A                            ; 28                   ; Untyped                                             ;
; WIDTHAD_A                          ; 9                    ; Untyped                                             ;
; NUMWORDS_A                         ; 512                  ; Untyped                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 28                   ; Untyped                                             ;
; WIDTHAD_B                          ; 9                    ; Untyped                                             ;
; NUMWORDS_B                         ; 512                  ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_c3d1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 32                   ; Untyped                                                                  ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                  ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 32                   ; Untyped                                                                  ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 512                  ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_svg1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                           ;
; WIDTH_A                            ; 7                    ; Untyped                                           ;
; WIDTHAD_A                          ; 12                   ; Untyped                                           ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 7                    ; Untyped                                           ;
; WIDTHAD_B                          ; 12                   ; Untyped                                           ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_g6d1      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                           ;
; WIDTH_A                            ; 7                    ; Untyped                                           ;
; WIDTHAD_A                          ; 12                   ; Untyped                                           ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 7                    ; Untyped                                           ;
; WIDTHAD_B                          ; 12                   ; Untyped                                           ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_g6d1      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: or1420Top:cpu1|executeStage:exe|multiplier:mul|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                           ;
+------------------------------------------------+--------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 32           ; Untyped                                        ;
; LPM_WIDTHB                                     ; 32           ; Untyped                                        ;
; LPM_WIDTHP                                     ; 64           ; Untyped                                        ;
; LPM_WIDTHR                                     ; 64           ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                        ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                        ;
; LATENCY                                        ; 0            ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                        ;
+------------------------------------------------+--------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: screens:hdmi|textController:textC1|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------+
; Parameter Name                                 ; Value        ; Type                               ;
+------------------------------------------------+--------------+------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                     ;
; LPM_WIDTHA                                     ; 7            ; Untyped                            ;
; LPM_WIDTHB                                     ; 7            ; Untyped                            ;
; LPM_WIDTHP                                     ; 14           ; Untyped                            ;
; LPM_WIDTHR                                     ; 14           ; Untyped                            ;
; LPM_WIDTHS                                     ; 1            ; Untyped                            ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                            ;
; LPM_PIPELINE                                   ; 0            ; Untyped                            ;
; LATENCY                                        ; 0            ; Untyped                            ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                            ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                            ;
; USE_EAB                                        ; OFF          ; Untyped                            ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                            ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                            ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                            ;
; CBXI_PARAMETER                                 ; mult_6at     ; Untyped                            ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                            ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                            ;
+------------------------------------------------+--------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: screens:hdmi|textController:textC1|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+------------------------------------+
; Parameter Name                                 ; Value        ; Type                               ;
+------------------------------------------------+--------------+------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                     ;
; LPM_WIDTHA                                     ; 6            ; Untyped                            ;
; LPM_WIDTHB                                     ; 7            ; Untyped                            ;
; LPM_WIDTHP                                     ; 13           ; Untyped                            ;
; LPM_WIDTHR                                     ; 13           ; Untyped                            ;
; LPM_WIDTHS                                     ; 1            ; Untyped                            ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                            ;
; LPM_PIPELINE                                   ; 0            ; Untyped                            ;
; LATENCY                                        ; 0            ; Untyped                            ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                            ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                            ;
; USE_EAB                                        ; OFF          ; Untyped                            ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                            ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                            ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                            ;
; CBXI_PARAMETER                                 ; mult_4at     ; Untyped                            ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                            ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                            ;
+------------------------------------------------+--------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: screens:hdmi|textController:textC1|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+------------------------------------+
; Parameter Name                                 ; Value        ; Type                               ;
+------------------------------------------------+--------------+------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                     ;
; LPM_WIDTHA                                     ; 7            ; Untyped                            ;
; LPM_WIDTHB                                     ; 7            ; Untyped                            ;
; LPM_WIDTHP                                     ; 14           ; Untyped                            ;
; LPM_WIDTHR                                     ; 14           ; Untyped                            ;
; LPM_WIDTHS                                     ; 1            ; Untyped                            ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                            ;
; LPM_PIPELINE                                   ; 0            ; Untyped                            ;
; LATENCY                                        ; 0            ; Untyped                            ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                            ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                            ;
; USE_EAB                                        ; OFF          ; Untyped                            ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                            ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                            ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                            ;
; CBXI_PARAMETER                                 ; mult_6at     ; Untyped                            ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                            ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                            ;
+------------------------------------------------+--------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; altpll Parameter Settings by Entity Instance            ;
+-------------------------------+-------------------------+
; Name                          ; Value                   ;
+-------------------------------+-------------------------+
; Number of entity instances    ; 1                       ;
; Entity Instance               ; altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                  ;
;     -- PLL_TYPE               ; AUTO                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 83333                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                       ;
;     -- VCO_MULTIPLY_BY        ; 0                       ;
;     -- VCO_DIVIDE_BY          ; 0                       ;
+-------------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                ;
+-------------------------------------------+-------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------------------+
; Number of entity instances                ; 17                                                                                  ;
; Entity Instance                           ; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                   ;
;     -- NUMWORDS_A                         ; 16                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                   ;
;     -- NUMWORDS_B                         ; 16                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
; Entity Instance                           ; busArbiter:arbiter|queueMemory:queue|altsyncram:s_memory_rtl_0                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 5                                                                                   ;
;     -- NUMWORDS_A                         ; 32                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 5                                                                                   ;
;     -- NUMWORDS_B                         ; 32                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                            ;
; Entity Instance                           ; ramDmaCi:ramDma|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0                 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                  ;
;     -- NUMWORDS_A                         ; 512                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 32                                                                                  ;
;     -- NUMWORDS_B                         ; 512                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
; Entity Instance                           ; or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|altsyncram:byteRam3_rtl_0             ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                   ;
;     -- NUMWORDS_A                         ; 2048                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
; Entity Instance                           ; or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|altsyncram:byteRam2_rtl_0             ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                   ;
;     -- NUMWORDS_A                         ; 2048                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
; Entity Instance                           ; or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|altsyncram:byteRam1_rtl_0             ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                   ;
;     -- NUMWORDS_A                         ; 2048                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
; Entity Instance                           ; or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|altsyncram:byteRam0_rtl_0             ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                   ;
;     -- NUMWORDS_A                         ; 2048                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
; Entity Instance                           ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0                       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                  ;
;     -- NUMWORDS_A                         ; 512                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
; Entity Instance                           ; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                   ;
;     -- NUMWORDS_A                         ; 16                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                   ;
;     -- NUMWORDS_B                         ; 16                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
; Entity Instance                           ; camera:camIf|dualPortRam2k:lineBuffer|altsyncram:memory_rtl_0                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                  ;
;     -- NUMWORDS_A                         ; 512                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 32                                                                                  ;
;     -- NUMWORDS_B                         ; 512                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
; Entity Instance                           ; bios:start|biosRom:rom|altsyncram:Ram0_rtl_0                                        ;
;     -- OPERATION_MODE                     ; ROM                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                  ;
;     -- NUMWORDS_A                         ; 2048                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
; Entity Instance                           ; screens:hdmi|charRom:asciiRom|altsyncram:Ram0_rtl_0                                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                   ;
;     -- NUMWORDS_A                         ; 1024                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
; Entity Instance                           ; screens:hdmi|dualPortRam2k:LineBuffer2|altsyncram:memory_rtl_0                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 28                                                                                  ;
;     -- NUMWORDS_A                         ; 512                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 28                                                                                  ;
;     -- NUMWORDS_B                         ; 512                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
; Entity Instance                           ; screens:hdmi|dualPortRam2k:LineBuffer1|altsyncram:memory_rtl_0                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 28                                                                                  ;
;     -- NUMWORDS_A                         ; 512                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 28                                                                                  ;
;     -- NUMWORDS_B                         ; 512                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
; Entity Instance                           ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                  ;
;     -- NUMWORDS_A                         ; 512                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 32                                                                                  ;
;     -- NUMWORDS_B                         ; 512                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                            ;
; Entity Instance                           ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 7                                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 7                                                                                   ;
;     -- NUMWORDS_B                         ; 4096                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
; Entity Instance                           ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 7                                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 7                                                                                   ;
;     -- NUMWORDS_B                         ; 4096                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
+-------------------------------------------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                        ;
+---------------------------------------+---------------------------------------------------------------+
; Name                                  ; Value                                                         ;
+---------------------------------------+---------------------------------------------------------------+
; Number of entity instances            ; 4                                                             ;
; Entity Instance                       ; or1420Top:cpu1|executeStage:exe|multiplier:mul|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                                            ;
;     -- LPM_WIDTHB                     ; 32                                                            ;
;     -- LPM_WIDTHP                     ; 64                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                            ;
;     -- USE_EAB                        ; OFF                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                            ;
; Entity Instance                       ; screens:hdmi|textController:textC1|lpm_mult:Mult0             ;
;     -- LPM_WIDTHA                     ; 7                                                             ;
;     -- LPM_WIDTHB                     ; 7                                                             ;
;     -- LPM_WIDTHP                     ; 14                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                            ;
;     -- USE_EAB                        ; OFF                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                            ;
; Entity Instance                       ; screens:hdmi|textController:textC1|lpm_mult:Mult2             ;
;     -- LPM_WIDTHA                     ; 6                                                             ;
;     -- LPM_WIDTHB                     ; 7                                                             ;
;     -- LPM_WIDTHP                     ; 13                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                            ;
;     -- USE_EAB                        ; OFF                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                            ;
; Entity Instance                       ; screens:hdmi|textController:textC1|lpm_mult:Mult1             ;
;     -- LPM_WIDTHA                     ; 7                                                             ;
;     -- LPM_WIDTHB                     ; 7                                                             ;
;     -- LPM_WIDTHP                     ; 14                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                            ;
;     -- USE_EAB                        ; OFF                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                            ;
+---------------------------------------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "busArbiter:arbiter"                                                                               ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; busRequests[26..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; busGrants[26..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; busIdle            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; snoopableBurst     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "screens:hdmi|dualPortRam4k:asciiRam2"                                                      ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; dataOut2[7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "screens:hdmi|dualPortRam4k:asciiRam1"                                                      ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; dataOut2[7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "screens:hdmi|textController:textC2"                                                                 ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ramAddress[12]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ramLookupAddress[12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "screens:hdmi"                 ;
+-------------+--------+----------+------------------------+
; Port        ; Type   ; Severity ; Details                ;
+-------------+--------+----------+------------------------+
; testPicture ; Input  ; Info     ; Stuck at GND           ;
; dualText    ; Input  ; Info     ; Stuck at GND           ;
; ci2N        ; Input  ; Info     ; Stuck at GND           ;
; ci2DataA    ; Input  ; Info     ; Stuck at GND           ;
; ci2DataB    ; Input  ; Info     ; Stuck at GND           ;
; ci2Start    ; Input  ; Info     ; Stuck at GND           ;
; ci2Cke      ; Input  ; Info     ; Stuck at GND           ;
; ci2Done     ; Output ; Info     ; Explicitly unconnected ;
; ci2Result   ; Output ; Info     ; Explicitly unconnected ;
+-------------+--------+----------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera:camIf|dualPortRam2k:lineBuffer"                                                                                                              ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                          ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; address1 ; Input ; Warning  ; Input port expression (8 bits) is smaller than the input port (9 bits) it drives.  Extra input bit(s) "address1[8..8]" will be connected to GND. ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------+
; Port Connectivity Checks: "swapByte:ise1" ;
+-------+-------+----------+----------------+
; Port  ; Type  ; Severity ; Details        ;
+-------+-------+----------+----------------+
; ciCke ; Input ; Info     ; Stuck at VCC   ;
+-------+-------+----------+----------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processorId:cpuFreq|decimalCounter:cnt[5].dcount"                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; isNine ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "processorId:cpuFreq|decimalCounter:cnt[0].dcount" ;
+--------+-------+----------+--------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                          ;
+--------+-------+----------+--------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                     ;
+--------+-------+----------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "or1420Top:cpu1"                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; irq          ; Input  ; Info     ; Stuck at GND                                                                        ;
; cpuIsStalled ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ciReadRa     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ciReadRb     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ciWriteRd    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ciA          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ciB          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ciD          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem" ;
+--------------+--------+----------+------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                              ;
+--------------+--------+----------+------------------------------------------------------+
; dataOutA     ; Output ; Info     ; Explicitly unconnected                               ;
; writeEnableB ; Input  ; Info     ; Stuck at GND                                         ;
; dataInB      ; Input  ; Info     ; Stuck at GND                                         ;
+--------------+--------+----------+------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "sdramController:sdram"  ;
+------------------+-------+----------+--------------+
; Port             ; Type  ; Severity ; Details      ;
+------------------+-------+----------+--------------+
; memoryDistanceIn ; Input ; Info     ; Stuck at GND ;
+------------------+-------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uartBus:uart1"                                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; irq  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 113                         ;
; cycloneiii_ff         ; 6396                        ;
;     CLR               ; 27                          ;
;     ENA               ; 2826                        ;
;     ENA CLR           ; 6                           ;
;     ENA SCLR          ; 170                         ;
;     ENA SCLR SLD      ; 144                         ;
;     ENA SLD           ; 188                         ;
;     SCLR              ; 164                         ;
;     SCLR SLD          ; 8                           ;
;     SLD               ; 96                          ;
;     plain             ; 2767                        ;
; cycloneiii_io_obuf    ; 21                          ;
; cycloneiii_lcell_comb ; 13368                       ;
;     arith             ; 1449                        ;
;         2 data inputs ; 702                         ;
;         3 data inputs ; 747                         ;
;     normal            ; 11919                       ;
;         0 data inputs ; 37                          ;
;         1 data inputs ; 88                          ;
;         2 data inputs ; 627                         ;
;         3 data inputs ; 3600                        ;
;         4 data inputs ; 7567                        ;
; cycloneiii_mac_mult   ; 6                           ;
; cycloneiii_mac_out    ; 6                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 291                         ;
;                       ;                             ;
; Max LUT depth         ; 17.90                       ;
; Average LUT depth     ; 7.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:30     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition
    Info: Copyright (C) 2019  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Fri May 24 13:37:20 2024
Info: Command: quartus_map --family="Cyclone IV E" or1420SingleCore
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/bios/verilog/bios1_rom.v
    Info (12023): Found entity 1: biosRom File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/bios/verilog/bios1_rom.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/bios/verilog/bios.v
    Info (12023): Found entity 1: bios File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/bios/verilog/bios.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/bus_arbiter/verilog/busArbiter.v
    Info (12023): Found entity 1: busArbiter File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/bus_arbiter/verilog/busArbiter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/bus_arbiter/verilog/queueMemory.v
    Info (12023): Found entity 1: queueMemory File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/bus_arbiter/verilog/queueMemory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/hdmi_720p/font/ami386__8x8.v
    Info (12023): Found entity 1: charRom File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/hdmi_720p/font/ami386__8x8.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/hdmi_720p/verilog/graphicsController.v
    Info (12023): Found entity 1: graphicsController File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/hdmi_720p/verilog/graphicsController.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/hdmi_720p/verilog/hdmi_720p.v
    Info (12023): Found entity 1: hdmi_720p File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/hdmi_720p/verilog/hdmi_720p.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/hdmi_720p/verilog/ram2kdp.v
    Info (12023): Found entity 1: dualPortRam2k File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/hdmi_720p/verilog/ram2kdp.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/hdmi_720p/verilog/ram4kdp.v
    Info (12023): Found entity 1: dualPortRam4k File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/hdmi_720p/verilog/ram4kdp.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/hdmi_720p/verilog/textController.v
    Info (12023): Found entity 1: textController File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/hdmi_720p/verilog/textController.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/hdmi_720p/verilog/tmds_encoder.v
    Info (12023): Found entity 1: tmdsEncoder File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/hdmi_720p/verilog/tmds_encoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/hdmi_720p/verilog/screens.v
    Info (12023): Found entity 1: screens File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/hdmi_720p/verilog/screens.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/spi/verilog/spiShiftSingle.v
    Info (12023): Found entity 1: spiShiftSingle File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/spi/verilog/spiShiftSingle.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/spi/verilog/spiShiftQuad.v
    Info (12023): Found entity 1: spiShiftQuad File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/spi/verilog/spiShiftQuad.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/spi/verilog/spiBus.v
    Info (12023): Found entity 1: spiBus File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/spi/verilog/spiBus.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/i2c/verilog/i2cMaster.v
    Info (12023): Found entity 1: i2cMaster File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/i2c/verilog/i2cMaster.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/i2c/verilog/i2cCustomInstr.v
    Info (12023): Found entity 1: i2cCustomInstr File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/i2c/verilog/i2cCustomInstr.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/profileCi/verilog/counter.v
    Info (12023): Found entity 1: counter File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/profileCi/verilog/counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/profileCi/verilog/profileCi.v
    Info (12023): Found entity 1: profileCi File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/profileCi/verilog/profileCi.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/grayscaleCi/verilog/rgb565Grayscale.v
    Info (12023): Found entity 1: rgb565Grayscale File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/grayscaleCi/verilog/rgb565Grayscale.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/grayscaleCi/verilog/rgb565ISE.v
    Info (12023): Found entity 1: rgb565GrayscaleIse File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/grayscaleCi/verilog/rgb565ISE.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/gpio/verilog/gpio.v
    Info (12023): Found entity 1: gpio File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/gpio/verilog/gpio.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/ramDmaCi/verilog/dualPortSSram.v
    Info (12023): Found entity 1: dualPortSSRAM File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/ramDmaCi/verilog/dualPortSSram.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/ramDmaCi/verilog/ramDmaCi.v
    Info (12023): Found entity 1: ramDmaCi File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/ramDmaCi/verilog/ramDmaCi.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/camera/verilog/camera.v
    Info (12023): Found entity 1: camera File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/camera/verilog/camera.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/delay/verilog/delayIse.v
    Info (12023): Found entity 1: delayIse File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/delay/verilog/delayIse.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/swapbyteIse/verilog/swapByteIse.v
    Info (12023): Found entity 1: swapByte File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/swapbyteIse/verilog/swapByteIse.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/uart/verilog/baudGenerator.v
    Info (12023): Found entity 1: baudGenerator File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/uart/verilog/baudGenerator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/uart/verilog/uartFifoMemory.v
    Info (12023): Found entity 1: uartFifoMemory File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/uart/verilog/uartFifoMemory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/uart/verilog/uartRx.v
    Info (12023): Found entity 1: uartRx File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/uart/verilog/uartRx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/uart/verilog/uartTx.v
    Info (12023): Found entity 1: uartTx File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/uart/verilog/uartTx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/uart/verilog/uartRxFifo.v
    Info (12023): Found entity 1: uartRxFifo File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/uart/verilog/uartRxFifo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/uart/verilog/uartTxFifo.v
    Info (12023): Found entity 1: uartTxFifo File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/uart/verilog/uartTxFifo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/uart/verilog/uartBus.v
    Info (12023): Found entity 1: uartBus File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/uart/verilog/uartBus.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/adder.v
    Info (12023): Found entity 1: adder File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/dCacheSpm.v
    Info (12023): Found entity 1: dCacheSpm File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/dCacheSpm.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/dCache.v
    Info (12023): Found entity 1: dCache File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/dCache.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/decodeStage.v
    Info (12023): Found entity 1: decodeStage File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/decodeStage.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/executeStage.v
    Info (12023): Found entity 1: executeStage File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/executeStage.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/fetchStage.v
    Info (12023): Found entity 1: fetchStage File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/fetchStage.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/logicUnit.v
    Info (12023): Found entity 1: logicUnit File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/logicUnit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v
    Info (12023): Found entity 1: lutRam32x1 File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/memoryStage.v
    Info (12023): Found entity 1: memoryStage File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/memoryStage.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/multiplier.v
    Info (12023): Found entity 1: multiplier File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/multiplier.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/or1420Top.v
    Info (12023): Found entity 1: or1420Top File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/or1420Top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/regiserFile.v
    Info (12023): Found entity 1: registerFile File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/regiserFile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/shifter.v
    Info (12023): Found entity 1: shifter File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/shifter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/sprUnit.v
    Info (12023): Found entity 1: sprUnit File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/sprUnit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/sdram/verilog/sdramFifo.v
    Info (12023): Found entity 1: sdramFifo File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/sdram/verilog/sdramFifo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/sdram/verilog/sdram.v
    Info (12023): Found entity 1: sdramController File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/sdram/verilog/sdram.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/support/verilog/decimalCounter.v
    Info (12023): Found entity 1: decimalCounter File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/support/verilog/decimalCounter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/support/verilog/processorId.v
    Info (12023): Found entity 1: processorId File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/support/verilog/processorId.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/support/verilog/synchroFlop.v
    Info (12023): Found entity 1: synchroFlop File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/support/verilog/synchroFlop.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/support/verilog/sram_16x32_dp_ar.v
    Info (12023): Found entity 1: sram16x32DpAr File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/support/verilog/sram_16x32_dp_ar.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/support/verilog/sram_32x32_dp_ar.v
    Info (12023): Found entity 1: sram32x32DpAr File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/support/verilog/sram_32x32_dp_ar.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/support/verilog/sram_512x32_dp.v
    Info (12023): Found entity 1: sram512X32Dp File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/support/verilog/sram_512x32_dp.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/support/verilog/sram_512x32.v
    Info (12023): Found entity 1: sram512X32 File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/support/verilog/sram_512x32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/support/verilog/sram_1024x16_dp.v
    Info (12023): Found entity 1: sram1024X16Dp File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/support/verilog/sram_1024x16_dp.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/support/verilog/sram2048x8Dp.v
    Info (12023): Found entity 1: sram2048X8Dp File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/support/verilog/sram2048x8Dp.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/sobel/sobel.v
    Info (12023): Found entity 1: sobel File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/sobel/sobel.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/sobel/edge_detection.v
    Info (12023): Found entity 1: edge_detection File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/sobel/edge_detection.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v
    Info (12023): Found entity 1: or1420SingleCore File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v Line: 1
Info (12127): Elaborating entity "or1420SingleCore" for the top level hierarchy
Warning (10858): Verilog HDL warning at or1420SingleCore.v(318): object s_profileResult used but never assigned File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v Line: 318
Warning (10858): Verilog HDL warning at or1420SingleCore.v(330): object s_profileDone used but never assigned File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v Line: 330
Warning (10030): Net "s_profileResult" at or1420SingleCore.v(318) has no driver or initial value, using a default initial value '0' File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v Line: 318
Warning (10030): Net "s_profileDone" at or1420SingleCore.v(330) has no driver or initial value, using a default initial value '0' File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v Line: 330
Info (12128): Elaborating entity "altpll" for hierarchy "altpll:altpll_component" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v Line: 176
Info (12130): Elaborated megafunction instantiation "altpll:altpll_component" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v Line: 176
Info (12133): Instantiated megafunction "altpll:altpll_component" with the following parameter: File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v Line: 176
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "16"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "99"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "8"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "99"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "16"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "99"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "8"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "99"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "83333"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=test"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/test_altpll.v
    Info (12023): Found entity 1: test_altpll File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/sandbox/db/test_altpll.v Line: 31
Info (12128): Elaborating entity "test_altpll" for hierarchy "altpll:altpll_component|test_altpll:auto_generated" File: /opt/intelFPGA-lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "uartBus" for hierarchy "uartBus:uart1" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v Line: 271
Info (10264): Verilog HDL Case Statement information at uartBus.v(61): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/uart/verilog/uartBus.v Line: 61
Info (12128): Elaborating entity "baudGenerator" for hierarchy "uartBus:uart1|baudGenerator:bdg" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/uart/verilog/uartBus.v Line: 122
Info (12128): Elaborating entity "uartTxFifo" for hierarchy "uartBus:uart1|uartTxFifo:TXF" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/uart/verilog/uartBus.v Line: 137
Info (12128): Elaborating entity "uartFifoMemory" for hierarchy "uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/uart/verilog/uartTxFifo.v Line: 37
Info (12128): Elaborating entity "uartTx" for hierarchy "uartBus:uart1|uartTx:TXC" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/uart/verilog/uartBus.v Line: 147
Info (12128): Elaborating entity "uartRxFifo" for hierarchy "uartBus:uart1|uartRxFifo:RXF" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/uart/verilog/uartBus.v Line: 184
Info (12128): Elaborating entity "uartRx" for hierarchy "uartBus:uart1|uartRx:RXC" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/uart/verilog/uartBus.v Line: 197
Info (10264): Verilog HDL Case Statement information at uartRx.v(94): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/uart/verilog/uartRx.v Line: 94
Info (12128): Elaborating entity "sdramController" for hierarchy "sdramController:sdram" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v Line: 312
Warning (10230): Verilog HDL assignment warning at sdram.v(44): truncated value with size 32 to match size of target (14) File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/sdram/verilog/sdram.v Line: 44
Warning (10230): Verilog HDL assignment warning at sdram.v(46): truncated value with size 32 to match size of target (14) File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/sdram/verilog/sdram.v Line: 46
Warning (10230): Verilog HDL assignment warning at sdram.v(47): truncated value with size 32 to match size of target (14) File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/sdram/verilog/sdram.v Line: 47
Info (10264): Verilog HDL Case Statement information at sdram.v(195): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/sdram/verilog/sdram.v Line: 195
Info (12128): Elaborating entity "sdramFifo" for hierarchy "sdramController:sdram|sdramFifo:buffer" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/sdram/verilog/sdram.v Line: 122
Info (12128): Elaborating entity "sram512X32Dp" for hierarchy "sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/sdram/verilog/sdramFifo.v Line: 42
Info (12128): Elaborating entity "or1420Top" for hierarchy "or1420Top:cpu1" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v Line: 368
Info (12128): Elaborating entity "fetchStage" for hierarchy "or1420Top:cpu1|fetchStage:fetch" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/or1420Top.v Line: 74
Info (10264): Verilog HDL Case Statement information at fetchStage.v(164): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/fetchStage.v Line: 164
Info (10264): Verilog HDL Case Statement information at fetchStage.v(191): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/fetchStage.v Line: 191
Info (12128): Elaborating entity "decodeStage" for hierarchy "or1420Top:cpu1|decodeStage:decode" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/or1420Top.v Line: 150
Info (12128): Elaborating entity "executeStage" for hierarchy "or1420Top:cpu1|executeStage:exe" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/or1420Top.v Line: 212
Info (10264): Verilog HDL Case Statement information at executeStage.v(132): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/executeStage.v Line: 132
Info (12128): Elaborating entity "adder" for hierarchy "or1420Top:cpu1|executeStage:exe|adder:addSub" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/executeStage.v Line: 181
Info (12128): Elaborating entity "logicUnit" for hierarchy "or1420Top:cpu1|executeStage:exe|logicUnit:logicU" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/executeStage.v Line: 186
Info (12128): Elaborating entity "multiplier" for hierarchy "or1420Top:cpu1|executeStage:exe|multiplier:mul" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/executeStage.v Line: 191
Info (12128): Elaborating entity "shifter" for hierarchy "or1420Top:cpu1|executeStage:exe|shifter:shift" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/executeStage.v Line: 197
Info (12128): Elaborating entity "sprUnit" for hierarchy "or1420Top:cpu1|sprUnit:sprs" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/or1420Top.v Line: 228
Info (12128): Elaborating entity "memoryStage" for hierarchy "or1420Top:cpu1|memoryStage:mem" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/or1420Top.v Line: 246
Info (12128): Elaborating entity "registerFile" for hierarchy "or1420Top:cpu1|registerFile:regs" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/or1420Top.v Line: 269
Info (12128): Elaborating entity "lutRam32x1" for hierarchy "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[0].ram1" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/regiserFile.v Line: 26
Info (12128): Elaborating entity "dCache" for hierarchy "or1420Top:cpu1|dCache:loadStore" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/or1420Top.v Line: 306
Info (10264): Verilog HDL Case Statement information at dCache.v(100): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/dCache.v Line: 100
Info (10264): Verilog HDL Case Statement information at dCache.v(130): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/dCache.v Line: 130
Info (10264): Verilog HDL Case Statement information at dCache.v(162): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/dCache.v Line: 162
Info (10264): Verilog HDL Case Statement information at dCache.v(182): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/dCache.v Line: 182
Info (10264): Verilog HDL Case Statement information at dCache.v(209): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/dCache.v Line: 209
Info (12128): Elaborating entity "dCacheSpm" for hierarchy "or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/dCache.v Line: 153
Info (12128): Elaborating entity "processorId" for hierarchy "processorId:cpuFreq" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v Line: 389
Warning (10230): Verilog HDL assignment warning at processorId.v(28): truncated value with size 32 to match size of target (16) File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/support/verilog/processorId.v Line: 28
Info (12128): Elaborating entity "synchroFlop" for hierarchy "processorId:cpuFreq|synchroFlop:msync" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/support/verilog/processorId.v Line: 42
Info (12128): Elaborating entity "decimalCounter" for hierarchy "processorId:cpuFreq|decimalCounter:cnt[0].dcount" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/support/verilog/processorId.v Line: 56
Info (12128): Elaborating entity "swapByte" for hierarchy "swapByte:ise1" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v Line: 403
Info (12128): Elaborating entity "i2cCustomInstr" for hierarchy "i2cCustomInstr:i2cm" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v Line: 421
Info (12128): Elaborating entity "i2cMaster" for hierarchy "i2cCustomInstr:i2cm|i2cMaster:master" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/i2c/verilog/i2cCustomInstr.v Line: 49
Warning (10230): Verilog HDL assignment warning at i2cMaster.v(92): truncated value with size 32 to match size of target (6) File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/i2c/verilog/i2cMaster.v Line: 92
Info (10264): Verilog HDL Case Statement information at i2cMaster.v(113): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/i2c/verilog/i2cMaster.v Line: 113
Info (10264): Verilog HDL Case Statement information at i2cMaster.v(170): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/i2c/verilog/i2cMaster.v Line: 170
Info (12128): Elaborating entity "delayIse" for hierarchy "delayIse:delayMicro" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v Line: 439
Warning (10230): Verilog HDL assignment warning at delayIse.v(49): truncated value with size 32 to match size of target (4) File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/delay/verilog/delayIse.v Line: 49
Info (12128): Elaborating entity "edge_detection" for hierarchy "edge_detection:sobel" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v Line: 465
Info (12128): Elaborating entity "sobel" for hierarchy "edge_detection:sobel|sobel:sobel_module" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/sobel/edge_detection.v Line: 39
Warning (10230): Verilog HDL assignment warning at sobel.v(16): truncated value with size 32 to match size of target (10) File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/sobel/sobel.v Line: 16
Warning (10230): Verilog HDL assignment warning at sobel.v(17): truncated value with size 32 to match size of target (10) File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/sobel/sobel.v Line: 17
Warning (10230): Verilog HDL assignment warning at sobel.v(23): truncated value with size 32 to match size of target (8) File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/sobel/sobel.v Line: 23
Info (12128): Elaborating entity "rgb565GrayscaleIse" for hierarchy "rgb565GrayscaleIse:converter" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v Line: 478
Info (12128): Elaborating entity "rgb565Grayscale" for hierarchy "rgb565GrayscaleIse:converter|rgb565Grayscale:pixel1" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/grayscaleCi/verilog/rgb565ISE.v Line: 18
Warning (10230): Verilog HDL assignment warning at rgb565Grayscale.v(20): truncated value with size 14 to match size of target (13) File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/grayscaleCi/verilog/rgb565Grayscale.v Line: 20
Info (12128): Elaborating entity "ramDmaCi" for hierarchy "ramDmaCi:ramDma" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v Line: 513
Info (10264): Verilog HDL Case Statement information at ramDmaCi.v(131): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/ramDmaCi/verilog/ramDmaCi.v Line: 131
Info (12128): Elaborating entity "dualPortSSRAM" for hierarchy "ramDmaCi:ramDma|dualPortSSRAM:memory" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/ramDmaCi/verilog/ramDmaCi.v Line: 100
Info (12128): Elaborating entity "gpio" for hierarchy "gpio:sevenSegDipSwitch" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v Line: 542
Info (12128): Elaborating entity "camera" for hierarchy "camera:camIf" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v Line: 579
Warning (10036): Verilog HDL or VHDL warning at camera.v(168): object "s_pixelWord1" assigned a value but never read File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/camera/verilog/camera.v Line: 168
Warning (10036): Verilog HDL or VHDL warning at camera.v(169): object "s_pixelWord2" assigned a value but never read File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/camera/verilog/camera.v Line: 169
Warning (10230): Verilog HDL assignment warning at camera.v(75): truncated value with size 32 to match size of target (17) File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/camera/verilog/camera.v Line: 75
Info (10264): Verilog HDL Case Statement information at camera.v(235): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/camera/verilog/camera.v Line: 235
Info (12128): Elaborating entity "dualPortRam2k" for hierarchy "camera:camIf|dualPortRam2k:lineBuffer" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/camera/verilog/camera.v Line: 211
Info (12128): Elaborating entity "screens" for hierarchy "screens:hdmi" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v Line: 647
Warning (10230): Verilog HDL assignment warning at screens.v(306): truncated value with size 32 to match size of target (8) File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/hdmi_720p/verilog/screens.v Line: 306
Info (12128): Elaborating entity "hdmi_720p" for hierarchy "screens:hdmi|hdmi_720p:generator" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/hdmi_720p/verilog/screens.v Line: 116
Info (10264): Verilog HDL Case Statement information at hdmi_720p.v(113): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/hdmi_720p/verilog/hdmi_720p.v Line: 113
Info (10264): Verilog HDL Case Statement information at hdmi_720p.v(123): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/hdmi_720p/verilog/hdmi_720p.v Line: 123
Info (10264): Verilog HDL Case Statement information at hdmi_720p.v(155): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/hdmi_720p/verilog/hdmi_720p.v Line: 155
Info (10264): Verilog HDL Case Statement information at hdmi_720p.v(165): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/hdmi_720p/verilog/hdmi_720p.v Line: 165
Info (12128): Elaborating entity "textController" for hierarchy "screens:hdmi|textController:textC1" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/hdmi_720p/verilog/screens.v Line: 192
Info (12128): Elaborating entity "textController" for hierarchy "screens:hdmi|textController:textC2" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/hdmi_720p/verilog/screens.v Line: 222
Info (12128): Elaborating entity "dualPortRam4k" for hierarchy "screens:hdmi|dualPortRam4k:asciiRam1" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/hdmi_720p/verilog/screens.v Line: 241
Info (12128): Elaborating entity "charRom" for hierarchy "screens:hdmi|charRom:asciiRom" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/hdmi_720p/verilog/screens.v Line: 260
Info (12128): Elaborating entity "graphicsController" for hierarchy "screens:hdmi|graphicsController:graphics" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/hdmi_720p/verilog/screens.v Line: 373
Info (10264): Verilog HDL Case Statement information at graphicsController.v(148): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/hdmi_720p/verilog/graphicsController.v Line: 148
Info (12128): Elaborating entity "spiBus" for hierarchy "spiBus:flash" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v Line: 683
Info (12128): Elaborating entity "spiShiftQuad" for hierarchy "spiBus:flash|spiShiftQuad:quad" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/spi/verilog/spiBus.v Line: 143
Info (12128): Elaborating entity "spiShiftSingle" for hierarchy "spiBus:flash|spiShiftSingle:single" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/spi/verilog/spiBus.v Line: 174
Info (10264): Verilog HDL Case Statement information at spiShiftSingle.v(190): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/spi/verilog/spiShiftSingle.v Line: 190
Info (10264): Verilog HDL Case Statement information at spiShiftSingle.v(244): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/spi/verilog/spiShiftSingle.v Line: 244
Info (10264): Verilog HDL Case Statement information at spiShiftSingle.v(243): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/spi/verilog/spiShiftSingle.v Line: 243
Info (12128): Elaborating entity "bios" for hierarchy "bios:start" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v Line: 705
Info (10264): Verilog HDL Case Statement information at bios.v(78): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/bios/verilog/bios.v Line: 78
Info (12128): Elaborating entity "biosRom" for hierarchy "bios:start|biosRom:rom" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/bios/verilog/bios.v Line: 99
Info (12128): Elaborating entity "busArbiter" for hierarchy "busArbiter:arbiter" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v Line: 740
Info (10264): Verilog HDL Case Statement information at busArbiter.v(40): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/bus_arbiter/verilog/busArbiter.v Line: 40
Info (12128): Elaborating entity "queueMemory" for hierarchy "busArbiter:arbiter|queueMemory:queue" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/bus_arbiter/verilog/busArbiter.v Line: 125
Warning (276020): Inferred RAM node "uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|s_memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "ramDmaCi:ramDma|dualPortSSRAM:memory|memoryContent_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276020): Inferred RAM node "uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|s_memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "camera:camIf|dualPortRam2k:lineBuffer|memory_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "screens:hdmi|dualPortRam2k:LineBuffer2|memory_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "screens:hdmi|dualPortRam2k:LineBuffer1|memory_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276020): Inferred RAM node "sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "screens:hdmi|dualPortRam4k:asciiRam1|memory_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "screens:hdmi|dualPortRam4k:asciiRam2|memory_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 65 instances of uninferred RAM logic
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[1].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[0].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[12].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[10].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[2].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[1].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[0].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[7].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[6].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[5].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[4].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[2].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[31].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[30].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[29].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[28].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[27].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[26].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[25].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[24].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[23].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[21].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[20].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[19].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[18].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[17].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[16].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[15].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[14].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[13].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[12].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[10].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[8].ram2|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[31].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[30].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[29].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[28].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[27].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[26].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[25].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[24].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[23].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[21].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[20].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[19].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[18].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[17].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[16].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[15].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[14].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[13].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[8].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[7].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[6].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[5].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276004): RAM logic "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[4].ram1|mem" is uninferred due to inappropriate RAM size File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 8
    Info (276007): RAM logic "or1420Top:cpu1|fetchStage:fetch|s_tagMemory" is uninferred due to asynchronous read logic File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/fetchStage.v Line: 83
Info (19000): Inferred 17 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|s_memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "busArbiter:arbiter|queueMemory:queue|s_memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 5
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 5
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ramDmaCi:ramDma|dualPortSSRAM:memory|memoryContent_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_REG_B set to CLOCK1
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|byteRam3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|byteRam2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|byteRam1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|byteRam0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "or1420Top:cpu1|fetchStage:fetch|s_dataMemory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|s_memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "camera:camIf|dualPortRam2k:lineBuffer|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "bios:start|biosRom:rom|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/or1420SingleCore.rom0_biosRom_87d6bb95.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "screens:hdmi|charRom:asciiRom|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/or1420SingleCore.rom0_charRom_f2739670.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "screens:hdmi|dualPortRam2k:LineBuffer2|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 28
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 28
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "screens:hdmi|dualPortRam2k:LineBuffer1|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 28
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 28
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "screens:hdmi|dualPortRam4k:asciiRam1|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 7
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 7
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "screens:hdmi|dualPortRam4k:asciiRam2|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 7
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 7
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 4 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "or1420Top:cpu1|executeStage:exe|multiplier:mul|Mult0" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/multiplier.v Line: 5
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "screens:hdmi|textController:textC1|Mult0" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/hdmi_720p/verilog/textController.v Line: 242
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "screens:hdmi|textController:textC1|Mult2" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/hdmi_720p/verilog/textController.v Line: 243
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "screens:hdmi|textController:textC1|Mult1" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/hdmi_720p/verilog/textController.v Line: 243
Info (12130): Elaborated megafunction instantiation "uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0"
Info (12133): Instantiated megafunction "uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u9c1.tdf
    Info (12023): Found entity 1: altsyncram_u9c1 File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/sandbox/db/altsyncram_u9c1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "busArbiter:arbiter|queueMemory:queue|altsyncram:s_memory_rtl_0"
Info (12133): Instantiated megafunction "busArbiter:arbiter|queueMemory:queue|altsyncram:s_memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "5"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "5"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_epg1.tdf
    Info (12023): Found entity 1: altsyncram_epg1 File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/sandbox/db/altsyncram_epg1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "ramDmaCi:ramDma|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0"
Info (12133): Instantiated megafunction "ramDmaCi:ramDma|dualPortSSRAM:memory|altsyncram:memoryContent_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m9n1.tdf
    Info (12023): Found entity 1: altsyncram_m9n1 File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/sandbox/db/altsyncram_m9n1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|altsyncram:byteRam3_rtl_0"
Info (12133): Instantiated megafunction "or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|altsyncram:byteRam3_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9f81.tdf
    Info (12023): Found entity 1: altsyncram_9f81 File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/sandbox/db/altsyncram_9f81.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0"
Info (12133): Instantiated megafunction "or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nd81.tdf
    Info (12023): Found entity 1: altsyncram_nd81 File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/sandbox/db/altsyncram_nd81.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "camera:camIf|dualPortRam2k:lineBuffer|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "camera:camIf|dualPortRam2k:lineBuffer|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_23d1.tdf
    Info (12023): Found entity 1: altsyncram_23d1 File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/sandbox/db/altsyncram_23d1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "bios:start|biosRom:rom|altsyncram:Ram0_rtl_0"
Info (12133): Instantiated megafunction "bios:start|biosRom:rom|altsyncram:Ram0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/or1420SingleCore.rom0_biosRom_87d6bb95.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5r71.tdf
    Info (12023): Found entity 1: altsyncram_5r71 File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/sandbox/db/altsyncram_5r71.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "screens:hdmi|charRom:asciiRom|altsyncram:Ram0_rtl_0"
Info (12133): Instantiated megafunction "screens:hdmi|charRom:asciiRom|altsyncram:Ram0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/or1420SingleCore.rom0_charRom_f2739670.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ul71.tdf
    Info (12023): Found entity 1: altsyncram_ul71 File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/sandbox/db/altsyncram_ul71.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "screens:hdmi|dualPortRam2k:LineBuffer2|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "screens:hdmi|dualPortRam2k:LineBuffer2|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "28"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "28"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c3d1.tdf
    Info (12023): Found entity 1: altsyncram_c3d1 File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/sandbox/db/altsyncram_c3d1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_svg1.tdf
    Info (12023): Found entity 1: altsyncram_svg1 File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/sandbox/db/altsyncram_svg1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "7"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "7"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g6d1.tdf
    Info (12023): Found entity 1: altsyncram_g6d1 File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/sandbox/db/altsyncram_g6d1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "or1420Top:cpu1|executeStage:exe|multiplier:mul|lpm_mult:Mult0" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/multiplier.v Line: 5
Info (12133): Instantiated megafunction "or1420Top:cpu1|executeStage:exe|multiplier:mul|lpm_mult:Mult0" with the following parameter: File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/or1420/verilog/multiplier.v Line: 5
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/sandbox/db/mult_7dt.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "screens:hdmi|textController:textC1|lpm_mult:Mult0" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/hdmi_720p/verilog/textController.v Line: 242
Info (12133): Instantiated megafunction "screens:hdmi|textController:textC1|lpm_mult:Mult0" with the following parameter: File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/hdmi_720p/verilog/textController.v Line: 242
    Info (12134): Parameter "LPM_WIDTHA" = "7"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "14"
    Info (12134): Parameter "LPM_WIDTHR" = "14"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_6at.tdf
    Info (12023): Found entity 1: mult_6at File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/sandbox/db/mult_6at.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "screens:hdmi|textController:textC1|lpm_mult:Mult2" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/hdmi_720p/verilog/textController.v Line: 243
Info (12133): Instantiated megafunction "screens:hdmi|textController:textC1|lpm_mult:Mult2" with the following parameter: File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/modules/hdmi_720p/verilog/textController.v Line: 243
    Info (12134): Parameter "LPM_WIDTHA" = "6"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "13"
    Info (12134): Parameter "LPM_WIDTHR" = "13"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_4at.tdf
    Info (12023): Found entity 1: mult_4at File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/sandbox/db/mult_4at.tdf Line: 29
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "or1420Top:cpu1|executeStage:exe|multiplier:mul|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/sandbox/db/mult_7dt.tdf Line: 67
        Warning (14320): Synthesized away node "or1420Top:cpu1|executeStage:exe|multiplier:mul|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/sandbox/db/mult_7dt.tdf Line: 91
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 84 buffer(s)
    Info (13019): Ignored 84 SOFT buffer(s)
Info (286030): Timing-Driven Synthesis is running
Info (17049): 153 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/sandbox/or1420SingleCore.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 16095 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 24 input pins
    Info (21059): Implemented 68 output pins
    Info (21060): Implemented 21 bidirectional pins
    Info (21061): Implemented 15681 logic cells
    Info (21064): Implemented 291 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 9 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings
    Info: Peak virtual memory: 1098 megabytes
    Info: Processing ended: Fri May 24 13:38:08 2024
    Info: Elapsed time: 00:00:48
    Info: Total CPU time (on all processors): 00:00:55


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/project/virtual_prototype/systems/singleCore/sandbox/or1420SingleCore.map.smsg.


