---
title: "Mixed languages: instantiating Verilog in VHDL code"
layout: youtube 
pager: false
date: 2016-01-01
comments: false
videoid: FwE4aDOEQWE
---
