{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654686016312 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654686016320 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 08 16:30:16 2022 " "Processing started: Wed Jun 08 16:30:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654686016320 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686016320 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EE705project -c EE705project " "Command: quartus_map --read_settings_files=on --write_settings_files=off EE705project -c EE705project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686016320 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654686016843 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654686016843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hvsync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file hvsync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hvsync_generator " "Found entity 1: hvsync_generator" {  } { { "hvsync_generator.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/hvsync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654686024621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686024621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine.v 1 1 " "Found 1 design units, including 1 entities, in source file sine.v" { { "Info" "ISGN_ENTITY_NAME" "1 sine " "Found entity 1: sine" {  } { { "sine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/sine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654686024623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686024623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cosine.v 1 1 " "Found 1 design units, including 1 entities, in source file cosine.v" { { "Info" "ISGN_ENTITY_NAME" "1 cosine " "Found entity 1: cosine" {  } { { "cosine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/cosine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654686024625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686024625 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "main.v(462) " "Verilog HDL information at main.v(462): always construct contains both blocking and non-blocking assignments" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 462 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1654686024628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654686024630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686024630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_main.v 1 1 " "Found 1 design units, including 1 entities, in source file test_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_main " "Found entity 1: test_main" {  } { { "test_main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/test_main.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654686024632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686024632 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654686024921 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pixel_color main.v(452) " "Verilog HDL or VHDL warning at main.v(452): object \"pixel_color\" assigned a value but never read" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 452 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654686024933 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 faces.hex(1) " "Verilog HDL assignment warning at faces.hex(1): truncated value with size 8 to match size of target (7)" {  } { { "faces.hex" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/faces.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654686024935 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 faces.hex(2) " "Verilog HDL assignment warning at faces.hex(2): truncated value with size 8 to match size of target (7)" {  } { { "faces.hex" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/faces.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654686024935 "|main"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "vertices main.v(44) " "Verilog HDL warning at main.v(44): initial value for variable vertices should be constant" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 44 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1654686024936 "|main"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "faces main.v(44) " "Verilog HDL warning at main.v(44): initial value for variable faces should be constant" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 44 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1654686024936 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 main.v(100) " "Verilog HDL assignment warning at main.v(100): truncated value with size 32 to match size of target (16)" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654686024981 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 main.v(289) " "Verilog HDL assignment warning at main.v(289): truncated value with size 32 to match size of target (16)" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654686024982 "|main"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "vertices\[5\]\[1..0\] 0 main.v(24) " "Net \"vertices\[5\]\[1..0\]\" at main.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654686025979 "|main"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "vertices\[4\]\[1..0\] 0 main.v(24) " "Net \"vertices\[4\]\[1..0\]\" at main.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654686025979 "|main"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "vertices\[3\]\[1..0\] 0 main.v(24) " "Net \"vertices\[3\]\[1..0\]\" at main.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654686025979 "|main"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "vertices\[2\]\[1..0\] 0 main.v(24) " "Net \"vertices\[2\]\[1..0\]\" at main.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654686025979 "|main"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "vertices\[1\]\[1..0\] 0 main.v(24) " "Net \"vertices\[1\]\[1..0\]\" at main.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654686025980 "|main"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "vertices\[0\]\[1..0\] 0 main.v(24) " "Net \"vertices\[0\]\[1..0\]\" at main.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654686025980 "|main"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "faces\[1\]\[2\]\[2..0\] 0 main.v(25) " "Net \"faces\[1\]\[2\]\[2..0\]\" at main.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654686025980 "|main"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "faces\[1\]\[1\]\[2..0\] 0 main.v(25) " "Net \"faces\[1\]\[1\]\[2..0\]\" at main.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654686025980 "|main"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "faces\[1\]\[0\]\[2..0\] 0 main.v(25) " "Net \"faces\[1\]\[0\]\[2..0\]\" at main.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654686025980 "|main"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "faces\[0\]\[2\]\[2..0\] 0 main.v(25) " "Net \"faces\[0\]\[2\]\[2..0\]\" at main.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654686025980 "|main"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "faces\[0\]\[1\]\[2..0\] 0 main.v(25) " "Net \"faces\[0\]\[1\]\[2..0\]\" at main.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654686025980 "|main"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "faces\[0\]\[0\]\[2..0\] 0 main.v(25) " "Net \"faces\[0\]\[0\]\[2..0\]\" at main.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654686025980 "|main"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "vertices " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"vertices\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1654686027357 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "faces " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"faces\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1654686027357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sine sine:s1 " "Elaborating entity \"sine\" for hierarchy \"sine:s1\"" {  } { { "main.v" "s1" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654686027595 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 sine.v(28) " "Verilog HDL assignment warning at sine.v(28): truncated value with size 32 to match size of target (7)" {  } { { "sine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/sine.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654686027599 "|main|sine:s1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr_id sine.v(35) " "Verilog HDL Always Construct warning at sine.v(35): inferring latch(es) for variable \"addr_id\", which holds its previous value in one or more paths through the always construct" {  } { { "sine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/sine.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654686027599 "|main|sine:s1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "val sine.v(62) " "Verilog HDL Always Construct warning at sine.v(62): inferring latch(es) for variable \"val\", which holds its previous value in one or more paths through the always construct" {  } { { "sine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/sine.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654686027599 "|main|sine:s1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inp_sin_block.data_a 0 sine.v(7) " "Net \"inp_sin_block.data_a\" at sine.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "sine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/sine.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654686027599 "|main|sine:s1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inp_sin_block.waddr_a 0 sine.v(7) " "Net \"inp_sin_block.waddr_a\" at sine.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "sine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/sine.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654686027599 "|main|sine:s1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inp_sin_block.we_a 0 sine.v(7) " "Net \"inp_sin_block.we_a\" at sine.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "sine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/sine.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654686027599 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[0\] sine.v(67) " "Inferred latch for \"val\[0\]\" at sine.v(67)" {  } { { "sine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/sine.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027599 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[1\] sine.v(67) " "Inferred latch for \"val\[1\]\" at sine.v(67)" {  } { { "sine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/sine.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027599 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[2\] sine.v(67) " "Inferred latch for \"val\[2\]\" at sine.v(67)" {  } { { "sine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/sine.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027599 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[3\] sine.v(67) " "Inferred latch for \"val\[3\]\" at sine.v(67)" {  } { { "sine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/sine.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027599 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[4\] sine.v(67) " "Inferred latch for \"val\[4\]\" at sine.v(67)" {  } { { "sine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/sine.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027599 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[5\] sine.v(67) " "Inferred latch for \"val\[5\]\" at sine.v(67)" {  } { { "sine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/sine.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027599 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[6\] sine.v(67) " "Inferred latch for \"val\[6\]\" at sine.v(67)" {  } { { "sine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/sine.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027599 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[7\] sine.v(67) " "Inferred latch for \"val\[7\]\" at sine.v(67)" {  } { { "sine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/sine.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027599 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[8\] sine.v(67) " "Inferred latch for \"val\[8\]\" at sine.v(67)" {  } { { "sine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/sine.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027599 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[9\] sine.v(67) " "Inferred latch for \"val\[9\]\" at sine.v(67)" {  } { { "sine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/sine.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027599 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[10\] sine.v(67) " "Inferred latch for \"val\[10\]\" at sine.v(67)" {  } { { "sine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/sine.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027599 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[11\] sine.v(67) " "Inferred latch for \"val\[11\]\" at sine.v(67)" {  } { { "sine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/sine.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027599 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[12\] sine.v(67) " "Inferred latch for \"val\[12\]\" at sine.v(67)" {  } { { "sine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/sine.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027599 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[13\] sine.v(67) " "Inferred latch for \"val\[13\]\" at sine.v(67)" {  } { { "sine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/sine.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027599 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[14\] sine.v(67) " "Inferred latch for \"val\[14\]\" at sine.v(67)" {  } { { "sine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/sine.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027599 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[15\] sine.v(67) " "Inferred latch for \"val\[15\]\" at sine.v(67)" {  } { { "sine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/sine.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027599 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[0\] sine.v(43) " "Inferred latch for \"addr_id\[0\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027599 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[1\] sine.v(43) " "Inferred latch for \"addr_id\[1\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027599 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[2\] sine.v(43) " "Inferred latch for \"addr_id\[2\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027599 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[3\] sine.v(43) " "Inferred latch for \"addr_id\[3\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027599 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[4\] sine.v(43) " "Inferred latch for \"addr_id\[4\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027599 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[5\] sine.v(43) " "Inferred latch for \"addr_id\[5\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027599 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[6\] sine.v(43) " "Inferred latch for \"addr_id\[6\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027599 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[7\] sine.v(43) " "Inferred latch for \"addr_id\[7\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027599 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[8\] sine.v(43) " "Inferred latch for \"addr_id\[8\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027599 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[9\] sine.v(43) " "Inferred latch for \"addr_id\[9\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027600 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[10\] sine.v(43) " "Inferred latch for \"addr_id\[10\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027600 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[11\] sine.v(43) " "Inferred latch for \"addr_id\[11\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027600 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[12\] sine.v(43) " "Inferred latch for \"addr_id\[12\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027600 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[13\] sine.v(43) " "Inferred latch for \"addr_id\[13\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027600 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[14\] sine.v(43) " "Inferred latch for \"addr_id\[14\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027600 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[15\] sine.v(43) " "Inferred latch for \"addr_id\[15\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027600 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[16\] sine.v(43) " "Inferred latch for \"addr_id\[16\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027600 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[17\] sine.v(43) " "Inferred latch for \"addr_id\[17\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027600 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[18\] sine.v(43) " "Inferred latch for \"addr_id\[18\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027600 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[19\] sine.v(43) " "Inferred latch for \"addr_id\[19\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027600 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[20\] sine.v(43) " "Inferred latch for \"addr_id\[20\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027600 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[21\] sine.v(43) " "Inferred latch for \"addr_id\[21\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027600 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[22\] sine.v(43) " "Inferred latch for \"addr_id\[22\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027600 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[23\] sine.v(43) " "Inferred latch for \"addr_id\[23\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027600 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[24\] sine.v(43) " "Inferred latch for \"addr_id\[24\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027600 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[25\] sine.v(43) " "Inferred latch for \"addr_id\[25\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027600 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[26\] sine.v(43) " "Inferred latch for \"addr_id\[26\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027600 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[27\] sine.v(43) " "Inferred latch for \"addr_id\[27\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027600 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[28\] sine.v(43) " "Inferred latch for \"addr_id\[28\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027600 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[29\] sine.v(43) " "Inferred latch for \"addr_id\[29\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027600 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[30\] sine.v(43) " "Inferred latch for \"addr_id\[30\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027600 "|main|sine:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[31\] sine.v(43) " "Inferred latch for \"addr_id\[31\]\" at sine.v(43)" {  } { { "sine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/sine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027600 "|main|sine:s1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cosine cosine:c1 " "Elaborating entity \"cosine\" for hierarchy \"cosine:c1\"" {  } { { "main.v" "c1" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654686027603 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 cosine.v(26) " "Verilog HDL assignment warning at cosine.v(26): truncated value with size 32 to match size of target (7)" {  } { { "cosine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/cosine.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654686027605 "|main|cosine:c1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr_id cosine.v(34) " "Verilog HDL Always Construct warning at cosine.v(34): inferring latch(es) for variable \"addr_id\", which holds its previous value in one or more paths through the always construct" {  } { { "cosine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/cosine.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654686027605 "|main|cosine:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cosine.v(65) " "Verilog HDL assignment warning at cosine.v(65): truncated value with size 32 to match size of target (16)" {  } { { "cosine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/cosine.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654686027605 "|main|cosine:c1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "val cosine.v(59) " "Verilog HDL Always Construct warning at cosine.v(59): inferring latch(es) for variable \"val\", which holds its previous value in one or more paths through the always construct" {  } { { "cosine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/cosine.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654686027605 "|main|cosine:c1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inp_sin_block.data_a 0 cosine.v(7) " "Net \"inp_sin_block.data_a\" at cosine.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "cosine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/cosine.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654686027605 "|main|cosine:c1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inp_sin_block.waddr_a 0 cosine.v(7) " "Net \"inp_sin_block.waddr_a\" at cosine.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "cosine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/cosine.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654686027605 "|main|cosine:c1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inp_sin_block.we_a 0 cosine.v(7) " "Net \"inp_sin_block.we_a\" at cosine.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "cosine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/cosine.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654686027606 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[0\] cosine.v(64) " "Inferred latch for \"val\[0\]\" at cosine.v(64)" {  } { { "cosine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/cosine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027606 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[1\] cosine.v(64) " "Inferred latch for \"val\[1\]\" at cosine.v(64)" {  } { { "cosine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/cosine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027606 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[2\] cosine.v(64) " "Inferred latch for \"val\[2\]\" at cosine.v(64)" {  } { { "cosine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/cosine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027606 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[3\] cosine.v(64) " "Inferred latch for \"val\[3\]\" at cosine.v(64)" {  } { { "cosine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/cosine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027606 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[4\] cosine.v(64) " "Inferred latch for \"val\[4\]\" at cosine.v(64)" {  } { { "cosine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/cosine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027606 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[5\] cosine.v(64) " "Inferred latch for \"val\[5\]\" at cosine.v(64)" {  } { { "cosine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/cosine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027606 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[6\] cosine.v(64) " "Inferred latch for \"val\[6\]\" at cosine.v(64)" {  } { { "cosine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/cosine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027606 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[7\] cosine.v(64) " "Inferred latch for \"val\[7\]\" at cosine.v(64)" {  } { { "cosine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/cosine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027606 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[8\] cosine.v(64) " "Inferred latch for \"val\[8\]\" at cosine.v(64)" {  } { { "cosine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/cosine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027606 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[9\] cosine.v(64) " "Inferred latch for \"val\[9\]\" at cosine.v(64)" {  } { { "cosine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/cosine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027606 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[10\] cosine.v(64) " "Inferred latch for \"val\[10\]\" at cosine.v(64)" {  } { { "cosine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/cosine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027606 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[11\] cosine.v(64) " "Inferred latch for \"val\[11\]\" at cosine.v(64)" {  } { { "cosine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/cosine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027606 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[12\] cosine.v(64) " "Inferred latch for \"val\[12\]\" at cosine.v(64)" {  } { { "cosine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/cosine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027606 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[13\] cosine.v(64) " "Inferred latch for \"val\[13\]\" at cosine.v(64)" {  } { { "cosine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/cosine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027606 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[14\] cosine.v(64) " "Inferred latch for \"val\[14\]\" at cosine.v(64)" {  } { { "cosine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/cosine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027606 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[15\] cosine.v(64) " "Inferred latch for \"val\[15\]\" at cosine.v(64)" {  } { { "cosine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/cosine.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027606 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[0\] cosine.v(41) " "Inferred latch for \"addr_id\[0\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027606 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[1\] cosine.v(41) " "Inferred latch for \"addr_id\[1\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027606 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[2\] cosine.v(41) " "Inferred latch for \"addr_id\[2\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027606 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[3\] cosine.v(41) " "Inferred latch for \"addr_id\[3\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027606 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[4\] cosine.v(41) " "Inferred latch for \"addr_id\[4\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027606 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[5\] cosine.v(41) " "Inferred latch for \"addr_id\[5\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027606 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[6\] cosine.v(41) " "Inferred latch for \"addr_id\[6\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027606 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[7\] cosine.v(41) " "Inferred latch for \"addr_id\[7\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027606 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[8\] cosine.v(41) " "Inferred latch for \"addr_id\[8\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027606 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[9\] cosine.v(41) " "Inferred latch for \"addr_id\[9\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027606 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[10\] cosine.v(41) " "Inferred latch for \"addr_id\[10\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027606 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[11\] cosine.v(41) " "Inferred latch for \"addr_id\[11\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027606 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[12\] cosine.v(41) " "Inferred latch for \"addr_id\[12\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027606 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[13\] cosine.v(41) " "Inferred latch for \"addr_id\[13\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027606 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[14\] cosine.v(41) " "Inferred latch for \"addr_id\[14\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027606 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[15\] cosine.v(41) " "Inferred latch for \"addr_id\[15\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027606 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[16\] cosine.v(41) " "Inferred latch for \"addr_id\[16\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027606 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[17\] cosine.v(41) " "Inferred latch for \"addr_id\[17\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027606 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[18\] cosine.v(41) " "Inferred latch for \"addr_id\[18\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027606 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[19\] cosine.v(41) " "Inferred latch for \"addr_id\[19\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027606 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[20\] cosine.v(41) " "Inferred latch for \"addr_id\[20\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027606 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[21\] cosine.v(41) " "Inferred latch for \"addr_id\[21\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027606 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[22\] cosine.v(41) " "Inferred latch for \"addr_id\[22\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027606 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[23\] cosine.v(41) " "Inferred latch for \"addr_id\[23\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027606 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[24\] cosine.v(41) " "Inferred latch for \"addr_id\[24\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027606 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[25\] cosine.v(41) " "Inferred latch for \"addr_id\[25\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027606 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[26\] cosine.v(41) " "Inferred latch for \"addr_id\[26\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027606 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[27\] cosine.v(41) " "Inferred latch for \"addr_id\[27\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027606 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[28\] cosine.v(41) " "Inferred latch for \"addr_id\[28\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027606 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[29\] cosine.v(41) " "Inferred latch for \"addr_id\[29\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027606 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[30\] cosine.v(41) " "Inferred latch for \"addr_id\[30\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027606 "|main|cosine:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_id\[31\] cosine.v(41) " "Inferred latch for \"addr_id\[31\]\" at cosine.v(41)" {  } { { "cosine.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/cosine.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686027607 "|main|cosine:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hvsync_generator hvsync_generator:hvsync " "Elaborating entity \"hvsync_generator\" for hierarchy \"hvsync_generator:hvsync\"" {  } { { "main.v" "hvsync" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654686027608 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 hvsync_generator.v(26) " "Verilog HDL assignment warning at hvsync_generator.v(26): truncated value with size 32 to match size of target (10)" {  } { { "hvsync_generator.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/hvsync_generator.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654686027610 "|main|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 hvsync_generator.v(35) " "Verilog HDL assignment warning at hvsync_generator.v(35): truncated value with size 32 to match size of target (10)" {  } { { "hvsync_generator.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/hvsync_generator.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654686027610 "|main|hvsync_generator:hvsync"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1654686030061 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Data/QuartusPrimeWorkingDirectory/render3D/output_files/EE705project.map.smsg " "Generated suppressed messages file C:/Data/QuartusPrimeWorkingDirectory/render3D/output_files/EE705project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686030376 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654686030508 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654686030508 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "44 " "Design contains 44 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654686030577 "|main|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clr_screen " "No output dependent on input pin \"clr_screen\"" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654686030577 "|main|clr_screen"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dx_coordinate\[0\] " "No output dependent on input pin \"dx_coordinate\[0\]\"" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654686030577 "|main|dx_coordinate[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dx_coordinate\[1\] " "No output dependent on input pin \"dx_coordinate\[1\]\"" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654686030577 "|main|dx_coordinate[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dx_coordinate\[2\] " "No output dependent on input pin \"dx_coordinate\[2\]\"" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654686030577 "|main|dx_coordinate[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dx_coordinate\[3\] " "No output dependent on input pin \"dx_coordinate\[3\]\"" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654686030577 "|main|dx_coordinate[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dx_coordinate\[4\] " "No output dependent on input pin \"dx_coordinate\[4\]\"" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654686030577 "|main|dx_coordinate[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dx_coordinate\[5\] " "No output dependent on input pin \"dx_coordinate\[5\]\"" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654686030577 "|main|dx_coordinate[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dx_coordinate\[6\] " "No output dependent on input pin \"dx_coordinate\[6\]\"" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654686030577 "|main|dx_coordinate[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dy_coordinate\[0\] " "No output dependent on input pin \"dy_coordinate\[0\]\"" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654686030577 "|main|dy_coordinate[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dy_coordinate\[1\] " "No output dependent on input pin \"dy_coordinate\[1\]\"" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654686030577 "|main|dy_coordinate[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dy_coordinate\[2\] " "No output dependent on input pin \"dy_coordinate\[2\]\"" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654686030577 "|main|dy_coordinate[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dy_coordinate\[3\] " "No output dependent on input pin \"dy_coordinate\[3\]\"" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654686030577 "|main|dy_coordinate[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dy_coordinate\[4\] " "No output dependent on input pin \"dy_coordinate\[4\]\"" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654686030577 "|main|dy_coordinate[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dy_coordinate\[5\] " "No output dependent on input pin \"dy_coordinate\[5\]\"" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654686030577 "|main|dy_coordinate[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dy_coordinate\[6\] " "No output dependent on input pin \"dy_coordinate\[6\]\"" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654686030577 "|main|dy_coordinate[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dz_coordinate\[0\] " "No output dependent on input pin \"dz_coordinate\[0\]\"" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654686030577 "|main|dz_coordinate[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dz_coordinate\[1\] " "No output dependent on input pin \"dz_coordinate\[1\]\"" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654686030577 "|main|dz_coordinate[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dz_coordinate\[2\] " "No output dependent on input pin \"dz_coordinate\[2\]\"" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654686030577 "|main|dz_coordinate[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dz_coordinate\[3\] " "No output dependent on input pin \"dz_coordinate\[3\]\"" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654686030577 "|main|dz_coordinate[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dz_coordinate\[4\] " "No output dependent on input pin \"dz_coordinate\[4\]\"" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654686030577 "|main|dz_coordinate[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dz_coordinate\[5\] " "No output dependent on input pin \"dz_coordinate\[5\]\"" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654686030577 "|main|dz_coordinate[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dz_coordinate\[6\] " "No output dependent on input pin \"dz_coordinate\[6\]\"" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654686030577 "|main|dz_coordinate[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alpha\[0\] " "No output dependent on input pin \"alpha\[0\]\"" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654686030577 "|main|alpha[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alpha\[1\] " "No output dependent on input pin \"alpha\[1\]\"" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654686030577 "|main|alpha[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alpha\[2\] " "No output dependent on input pin \"alpha\[2\]\"" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654686030577 "|main|alpha[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alpha\[3\] " "No output dependent on input pin \"alpha\[3\]\"" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654686030577 "|main|alpha[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alpha\[4\] " "No output dependent on input pin \"alpha\[4\]\"" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654686030577 "|main|alpha[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alpha\[5\] " "No output dependent on input pin \"alpha\[5\]\"" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654686030577 "|main|alpha[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alpha\[6\] " "No output dependent on input pin \"alpha\[6\]\"" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654686030577 "|main|alpha[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "beta\[0\] " "No output dependent on input pin \"beta\[0\]\"" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654686030577 "|main|beta[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "beta\[1\] " "No output dependent on input pin \"beta\[1\]\"" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654686030577 "|main|beta[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "beta\[2\] " "No output dependent on input pin \"beta\[2\]\"" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654686030577 "|main|beta[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "beta\[3\] " "No output dependent on input pin \"beta\[3\]\"" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654686030577 "|main|beta[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "beta\[4\] " "No output dependent on input pin \"beta\[4\]\"" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654686030577 "|main|beta[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "beta\[5\] " "No output dependent on input pin \"beta\[5\]\"" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654686030577 "|main|beta[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "beta\[6\] " "No output dependent on input pin \"beta\[6\]\"" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654686030577 "|main|beta[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gamma\[0\] " "No output dependent on input pin \"gamma\[0\]\"" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654686030577 "|main|gamma[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gamma\[1\] " "No output dependent on input pin \"gamma\[1\]\"" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654686030577 "|main|gamma[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gamma\[2\] " "No output dependent on input pin \"gamma\[2\]\"" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654686030577 "|main|gamma[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gamma\[3\] " "No output dependent on input pin \"gamma\[3\]\"" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654686030577 "|main|gamma[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gamma\[4\] " "No output dependent on input pin \"gamma\[4\]\"" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654686030577 "|main|gamma[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gamma\[5\] " "No output dependent on input pin \"gamma\[5\]\"" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654686030577 "|main|gamma[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gamma\[6\] " "No output dependent on input pin \"gamma\[6\]\"" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654686030577 "|main|gamma[6]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1654686030577 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "99 " "Implemented 99 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "45 " "Implemented 45 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654686030579 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654686030579 ""} { "Info" "ICUT_CUT_TM_LCELLS" "49 " "Implemented 49 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654686030579 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654686030579 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 80 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 80 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4891 " "Peak virtual memory: 4891 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654686030595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 08 16:30:30 2022 " "Processing ended: Wed Jun 08 16:30:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654686030595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654686030595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654686030595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654686030595 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1654686031759 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654686031766 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 08 16:30:31 2022 " "Processing started: Wed Jun 08 16:30:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654686031766 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1654686031766 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off EE705project -c EE705project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off EE705project -c EE705project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1654686031766 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1654686031849 ""}
{ "Info" "0" "" "Project  = EE705project" {  } {  } 0 0 "Project  = EE705project" 0 0 "Fitter" 0 0 1654686031849 ""}
{ "Info" "0" "" "Revision = EE705project" {  } {  } 0 0 "Revision = EE705project" 0 0 "Fitter" 0 0 1654686031849 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1654686031908 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1654686031909 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "EE705project EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"EE705project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1654686031914 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1654686031946 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1654686031946 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1654686032072 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1654686032094 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654686032271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654686032271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654686032271 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1654686032271 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Data/QuartusPrimeWorkingDirectory/render3D/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654686032286 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Data/QuartusPrimeWorkingDirectory/render3D/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654686032286 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Data/QuartusPrimeWorkingDirectory/render3D/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654686032286 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Data/QuartusPrimeWorkingDirectory/render3D/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654686032286 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Data/QuartusPrimeWorkingDirectory/render3D/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654686032286 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1654686032286 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1654686032291 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "44 50 " "No exact pin location assignment(s) for 44 pins of 50 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1654686032556 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "EE705project.sdc " "Synopsys Design Constraints File file not found: 'EE705project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1654686032724 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1654686032724 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1654686032726 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1654686032726 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1654686032727 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_25  " "Automatically promoted node clk_25 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654686032737 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_25~0 " "Destination node clk_25~0" {  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Data/QuartusPrimeWorkingDirectory/render3D/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654686032737 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1654686032737 ""}  } { { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Data/QuartusPrimeWorkingDirectory/render3D/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654686032737 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1654686032891 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1654686032892 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1654686032892 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1654686032892 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1654686032893 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1654686032893 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1654686032893 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1654686032893 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1654686032904 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1654686032904 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1654686032904 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "44 unused 2.5V 44 0 0 " "Number of I/O pins in group: 44 (unused VREF, 2.5V VCCIO, 44 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1654686032907 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1654686032907 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1654686032907 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 10 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654686032908 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654686032908 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 24 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654686032908 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654686032908 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654686032908 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654686032908 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654686032908 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 5 19 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654686032908 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1654686032908 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1654686032908 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654686032930 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1654686032948 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1654686033442 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654686033490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1654686033512 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1654686034404 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654686034404 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1654686034547 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X9_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X9_Y34" {  } { { "loc" "" { Generic "C:/Data/QuartusPrimeWorkingDirectory/render3D/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X9_Y34"} { { 12 { 0 ""} 0 23 10 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1654686035047 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1654686035047 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1654686035392 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1654686035392 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654686035395 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.11 " "Total time spent on timing analysis during the Fitter is 0.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1654686035480 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1654686035488 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1654686035588 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1654686035589 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1654686035669 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654686035894 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1654686036041 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "6 Cyclone IV E " "6 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dx_coordinate\[0\] 2.5 V B5 " "Pin dx_coordinate\[0\] uses I/O standard 2.5 V at B5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dx_coordinate[0] } } } { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/QuartusPrimeWorkingDirectory/render3D/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1654686036049 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dx_coordinate\[4\] 2.5 V D8 " "Pin dx_coordinate\[4\] uses I/O standard 2.5 V at D8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dx_coordinate[4] } } } { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/QuartusPrimeWorkingDirectory/render3D/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1654686036049 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "alpha\[0\] 2.5 V F8 " "Pin alpha\[0\] uses I/O standard 2.5 V at F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { alpha[0] } } } { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/QuartusPrimeWorkingDirectory/render3D/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1654686036049 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "beta\[5\] 2.5 V D5 " "Pin beta\[5\] uses I/O standard 2.5 V at D5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { beta[5] } } } { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/QuartusPrimeWorkingDirectory/render3D/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1654686036049 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gamma\[4\] 2.5 V E8 " "Pin gamma\[4\] uses I/O standard 2.5 V at E8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gamma[4] } } } { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/QuartusPrimeWorkingDirectory/render3D/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1654686036049 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL R8 " "Pin clk uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "main.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/render3D/main.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/QuartusPrimeWorkingDirectory/render3D/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1654686036049 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1654686036049 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Data/QuartusPrimeWorkingDirectory/render3D/output_files/EE705project.fit.smsg " "Generated suppressed messages file C:/Data/QuartusPrimeWorkingDirectory/render3D/output_files/EE705project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1654686036096 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5517 " "Peak virtual memory: 5517 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654686036272 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 08 16:30:36 2022 " "Processing ended: Wed Jun 08 16:30:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654686036272 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654686036272 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654686036272 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1654686036272 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1654686037221 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654686037227 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 08 16:30:37 2022 " "Processing started: Wed Jun 08 16:30:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654686037227 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1654686037227 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off EE705project -c EE705project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off EE705project -c EE705project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1654686037227 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1654686037439 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1654686037875 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1654686037894 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4673 " "Peak virtual memory: 4673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654686038006 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 08 16:30:38 2022 " "Processing ended: Wed Jun 08 16:30:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654686038006 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654686038006 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654686038006 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1654686038006 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1654686038639 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1654686039074 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654686039081 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 08 16:30:38 2022 " "Processing started: Wed Jun 08 16:30:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654686039081 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1654686039081 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta EE705project -c EE705project " "Command: quartus_sta EE705project -c EE705project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1654686039081 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1654686039167 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1654686039331 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1654686039332 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654686039363 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654686039363 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "EE705project.sdc " "Synopsys Design Constraints File file not found: 'EE705project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1654686039514 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1654686039514 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_25 clk_25 " "create_clock -period 1.000 -name clk_25 clk_25" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654686039515 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654686039515 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654686039515 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1654686039515 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654686039515 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1654686039516 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1654686039522 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1654686039531 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1654686039531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.530 " "Worst-case setup slack is -1.530" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654686039537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654686039537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.530             -27.184 clk_25  " "   -1.530             -27.184 clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654686039537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.180              -0.180 clk  " "   -0.180              -0.180 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654686039537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654686039537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.280 " "Worst-case hold slack is 0.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654686039541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654686039541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 clk  " "    0.280               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654686039541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.486               0.000 clk_25  " "    0.486               0.000 clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654686039541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654686039541 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654686039545 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654686039547 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654686039550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654686039550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.000 clk  " "   -3.000              -4.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654686039550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -26.000 clk_25  " "   -1.000             -26.000 clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654686039550 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654686039550 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1654686039576 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1654686039590 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1654686039809 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654686039842 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1654686039846 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1654686039846 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.276 " "Worst-case setup slack is -1.276" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654686039847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654686039847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.276             -21.624 clk_25  " "   -1.276             -21.624 clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654686039847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.105              -0.105 clk  " "   -0.105              -0.105 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654686039847 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654686039847 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.241 " "Worst-case hold slack is 0.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654686039850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654686039850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.241               0.000 clk  " "    0.241               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654686039850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 clk_25  " "    0.440               0.000 clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654686039850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654686039850 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654686039852 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654686039855 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654686039858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654686039858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.000 clk  " "   -3.000              -4.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654686039858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -26.000 clk_25  " "   -1.000             -26.000 clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654686039858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654686039858 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1654686039884 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654686039936 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1654686039937 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1654686039937 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.383 " "Worst-case setup slack is -0.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654686039940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654686039940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.383              -4.502 clk_25  " "   -0.383              -4.502 clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654686039940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.062               0.000 clk  " "    0.062               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654686039940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654686039940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.205 " "Worst-case hold slack is 0.205" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654686039945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654686039945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.205               0.000 clk  " "    0.205               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654686039945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 clk_25  " "    0.259               0.000 clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654686039945 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654686039945 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654686039947 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654686039950 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654686039952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654686039952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.292 clk  " "   -3.000              -4.292 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654686039952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -26.000 clk_25  " "   -1.000             -26.000 clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654686039952 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654686039952 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1654686040232 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1654686040232 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654686040268 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 08 16:30:40 2022 " "Processing ended: Wed Jun 08 16:30:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654686040268 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654686040268 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654686040268 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1654686040268 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1654686041182 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654686041188 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 08 16:30:41 2022 " "Processing started: Wed Jun 08 16:30:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654686041188 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1654686041188 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off EE705project -c EE705project " "Command: quartus_eda --read_settings_files=off --write_settings_files=off EE705project -c EE705project" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1654686041188 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1654686041516 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "EE705project_6_1200mv_85c_slow.vo C:/Data/QuartusPrimeWorkingDirectory/render3D/simulation/modelsim/ simulation " "Generated file EE705project_6_1200mv_85c_slow.vo in folder \"C:/Data/QuartusPrimeWorkingDirectory/render3D/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1654686041600 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "EE705project_6_1200mv_0c_slow.vo C:/Data/QuartusPrimeWorkingDirectory/render3D/simulation/modelsim/ simulation " "Generated file EE705project_6_1200mv_0c_slow.vo in folder \"C:/Data/QuartusPrimeWorkingDirectory/render3D/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1654686041620 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "EE705project_min_1200mv_0c_fast.vo C:/Data/QuartusPrimeWorkingDirectory/render3D/simulation/modelsim/ simulation " "Generated file EE705project_min_1200mv_0c_fast.vo in folder \"C:/Data/QuartusPrimeWorkingDirectory/render3D/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1654686041640 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "EE705project.vo C:/Data/QuartusPrimeWorkingDirectory/render3D/simulation/modelsim/ simulation " "Generated file EE705project.vo in folder \"C:/Data/QuartusPrimeWorkingDirectory/render3D/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1654686041658 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "EE705project_6_1200mv_85c_v_slow.sdo C:/Data/QuartusPrimeWorkingDirectory/render3D/simulation/modelsim/ simulation " "Generated file EE705project_6_1200mv_85c_v_slow.sdo in folder \"C:/Data/QuartusPrimeWorkingDirectory/render3D/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1654686041672 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "EE705project_6_1200mv_0c_v_slow.sdo C:/Data/QuartusPrimeWorkingDirectory/render3D/simulation/modelsim/ simulation " "Generated file EE705project_6_1200mv_0c_v_slow.sdo in folder \"C:/Data/QuartusPrimeWorkingDirectory/render3D/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1654686041686 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "EE705project_min_1200mv_0c_v_fast.sdo C:/Data/QuartusPrimeWorkingDirectory/render3D/simulation/modelsim/ simulation " "Generated file EE705project_min_1200mv_0c_v_fast.sdo in folder \"C:/Data/QuartusPrimeWorkingDirectory/render3D/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1654686041698 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "EE705project_v.sdo C:/Data/QuartusPrimeWorkingDirectory/render3D/simulation/modelsim/ simulation " "Generated file EE705project_v.sdo in folder \"C:/Data/QuartusPrimeWorkingDirectory/render3D/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1654686041712 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4639 " "Peak virtual memory: 4639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654686041755 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 08 16:30:41 2022 " "Processing ended: Wed Jun 08 16:30:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654686041755 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654686041755 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654686041755 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1654686041755 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 94 s " "Quartus Prime Full Compilation was successful. 0 errors, 94 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1654686042398 ""}
