;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <402
	SPL 0, <402
	SPL 300, 90
	SPL 0, <-2
	SUB -207, <-120
	SUB -207, <-120
	SPL 101, 90
	SPL 101, 90
	ADD 30, 9
	ADD 210, 30
	SUB 0, -200
	DJN 0, -200
	ADD 210, 30
	SPL <-127, 100
	DJN 0, #2
	JMN 0, #2
	SUB 101, 90
	ADD 210, 30
	DJN 0, -200
	JMN -207, @-120
	SPL 101, 90
	SUB 101, 90
	ADD 30, 9
	JMN 0, <402
	JMN 0, #2
	CMP 210, 30
	SUB <0, @2
	ADD 10, @9
	ADD 210, 30
	SUB <0, @2
	SUB <0, @2
	SUB #1, -0
	SUB @0, -60
	SUB 700, 3
	SUB <0, @2
	SUB 700, 3
	SUB #72, @200
	SPL 0, <402
	ADD 210, 30
	SUB @-127, 100
	SUB @-127, 100
	CMP -207, <-120
	ADD 210, 30
	ADD 30, 0
	ADD 210, 30
	ADD 210, 30
