// Seed: 3893278902
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = id_2;
endmodule
module module_1 (
    id_1,
    id_2
);
  output supply0 id_2;
  output wire id_1;
  assign id_2 = 1;
  logic id_3 = (id_3);
  assign id_2 = -1'b0;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2
  );
  wire id_4;
endmodule
module module_2 (
    input wire id_0,
    input supply1 id_1,
    output supply1 id_2,
    input tri0 id_3,
    output tri0 id_4,
    output tri0 id_5
);
  assign id_4 = -1;
  parameter id_7 = 1;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7
  );
endmodule
