# 32-bit-RISC-V-Simulator
A Python-based simulator for 32-bit RISC-V architecture with support for pipelining, memory hierarchy, branch prediction, and GUI visualization.
