
# Hands-on labs
[[**Home**](https://github.com/lpacher/fphd)] [[**Back**](https://github.com/lpacher/fphd)]


* **Lab 0**<br/>
[Setup the development environment for Linux/Windows operating systems](https://github.com/lpacher/fphd/tree/master/labs/lab0)

* **Lab 1**<br/>
[Simulate a simple inverter in VHDL](https://github.com/lpacher/fphd/tree/master/labs/lab1)

* **Lab 2**<br/>
[Fundamental logic gates](https://github.com/lpacher/fphd/tree/master/labs/lab2)

* **Lab 3**<br/>
[Different coding styles for a 2:1 multiplexer](https://github.com/lpacher/fphd/tree/master/labs/lab3)

* **Lab 4**<br/>
[The Xilinx Vivado FPGA implementation flow on a simple RTL design](https://github.com/lpacher/fphd/tree/master/labs/lab4)

* **Lab 5**<br/>
Example sequential circuits in VHDL (counters, shift registers). Introduction to the Vivado IP flow (the _Clocking Wizard_)

* **Lab 6**<br/>
Reading the on-chip temperature through the XADC and sending temperature values to a computer through UART protocol

