/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [14:0] celloutsig_0_10z;
  reg [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [14:0] celloutsig_0_5z;
  wire [14:0] celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [4:0] celloutsig_1_15z;
  wire [8:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [13:0] celloutsig_1_3z;
  reg [8:0] celloutsig_1_4z;
  wire [31:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [11:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~(in_data[134] ^ celloutsig_1_0z);
  assign celloutsig_1_8z = ~(celloutsig_1_6z[2] ^ celloutsig_1_7z[3]);
  assign celloutsig_1_2z = in_data[135:131] > { in_data[126:125], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_11z = ! { celloutsig_1_4z[6:0], celloutsig_1_10z };
  assign celloutsig_0_3z = { in_data[84], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } < { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_13z = { celloutsig_1_9z[6:5], celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_11z } < { celloutsig_1_3z[12:7], celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_3z };
  assign celloutsig_1_19z = { celloutsig_1_2z, celloutsig_1_15z, celloutsig_1_12z, celloutsig_1_1z } < { celloutsig_1_9z[10:5], celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_11z };
  assign celloutsig_0_10z = celloutsig_0_5z % { 1'h1, in_data[86:74], celloutsig_0_4z };
  assign celloutsig_1_9z = { celloutsig_1_5z[28:19], celloutsig_1_1z, celloutsig_1_1z } % { 1'h1, celloutsig_1_3z[9:2], celloutsig_1_6z };
  assign celloutsig_1_18z = celloutsig_1_4z % { 1'h1, celloutsig_1_7z[2:1], celloutsig_1_15z, celloutsig_1_13z };
  assign celloutsig_0_7z = { in_data[46:34], celloutsig_0_4z, celloutsig_0_4z } % { 1'h1, in_data[22:12], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_1_7z = celloutsig_1_3z[13:10] % { 1'h1, celloutsig_1_4z[6:4] };
  assign celloutsig_1_12z = celloutsig_1_3z[4:0] * { in_data[174:171], celloutsig_1_8z };
  assign celloutsig_0_1z = & { in_data[43:41], celloutsig_0_0z };
  assign celloutsig_1_0z = & in_data[154:139];
  assign celloutsig_1_10z = & { celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_3z[12:1] };
  assign celloutsig_0_4z = | { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_14z = | celloutsig_0_10z[14:5];
  assign celloutsig_0_0z = | in_data[14:10];
  assign celloutsig_0_5z = in_data[24:10] >> { in_data[80:76], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_5z = { celloutsig_1_4z[7:2], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z } >> { in_data[131:110], celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_6z = celloutsig_1_4z[6:4] >> in_data[181:179];
  assign celloutsig_1_15z = { celloutsig_1_9z[4:2], celloutsig_1_2z, celloutsig_1_0z } >> celloutsig_1_5z[17:13];
  assign celloutsig_1_3z = in_data[115:102] >> in_data[180:167];
  always_latch
    if (clkin_data[32]) celloutsig_0_13z = 3'h0;
    else if (!celloutsig_1_19z) celloutsig_0_13z = celloutsig_0_7z[8:6];
  always_latch
    if (clkin_data[64]) celloutsig_1_4z = 9'h000;
    else if (clkin_data[0]) celloutsig_1_4z = celloutsig_1_3z[11:3];
  assign celloutsig_0_2z = ~((celloutsig_0_1z & celloutsig_0_0z) | (in_data[48] & in_data[15]));
  assign { out_data[136:128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z, celloutsig_0_14z };
endmodule
