// Seed: 2681708806
module module_0 (
    input tri id_0,
    input tri1 id_1,
    input tri1 id_2,
    input wire id_3,
    output wor id_4,
    output tri id_5,
    id_17,
    input supply0 id_6,
    output tri id_7,
    input wand id_8,
    output tri id_9,
    output wand id_10,
    output uwire id_11,
    input wor id_12,
    output supply0 id_13,
    output wor id_14,
    input wand id_15
);
  integer id_18 = id_8;
  wire id_19, id_20, id_21;
  tri1 id_22, id_23 = id_1;
  id_24(
      id_17, id_24
  );
endmodule
module module_1 (
    output wire id_0,
    input tri0 id_1,
    input tri id_2,
    input wire id_3,
    input tri id_4,
    input tri0 id_5,
    input tri id_6,
    input supply0 id_7,
    input wire id_8
);
  wor id_10;
  assign id_0 = id_4;
  wire id_11;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_1,
      id_8,
      id_0,
      id_0,
      id_7,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_5,
      id_0,
      id_0,
      id_8
  );
  assign modCall_1.type_25 = 0;
  assign id_10 = 1;
  assign id_10 = -1;
  wire id_12, id_13;
endmodule
