/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [6:0] celloutsig_0_1z;
  wire [8:0] celloutsig_0_23z;
  wire [17:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire [2:0] celloutsig_0_47z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_8z;
  reg [12:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [7:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_15z = ~celloutsig_1_14z;
  assign celloutsig_1_16z = ~celloutsig_1_8z;
  assign celloutsig_0_46z = ~((celloutsig_0_23z[4] | celloutsig_0_15z) & (celloutsig_0_44z[1] | celloutsig_0_5z[0]));
  assign celloutsig_1_4z = ~((celloutsig_1_0z | celloutsig_1_2z) & (celloutsig_1_2z | celloutsig_1_1z));
  assign celloutsig_1_8z = ~((celloutsig_1_5z | celloutsig_1_7z) & (celloutsig_1_5z | celloutsig_1_2z));
  assign celloutsig_1_9z = ~((in_data[130] | celloutsig_1_2z) & (celloutsig_1_7z | celloutsig_1_6z));
  assign celloutsig_0_15z = celloutsig_0_9z[4] | celloutsig_0_9z[12];
  assign celloutsig_1_10z = celloutsig_1_6z ^ celloutsig_1_7z;
  assign celloutsig_1_14z = celloutsig_1_8z ^ celloutsig_1_7z;
  assign celloutsig_0_23z = { in_data[18:11], celloutsig_0_8z } / { 1'h1, celloutsig_0_1z[1], celloutsig_0_0z, 2'h3, celloutsig_0_15z, celloutsig_0_13z };
  assign celloutsig_1_5z = { in_data[180:175], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z } == { in_data[145:135], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_12z = { celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_2z } == { celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_1_13z = { celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_0z } == { celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_7z };
  assign celloutsig_1_0z = in_data[156:152] === in_data[165:161];
  assign celloutsig_1_2z = { in_data[180], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } === { in_data[171:169], celloutsig_1_1z };
  assign celloutsig_1_6z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z } >= in_data[119:115];
  assign celloutsig_1_11z = { in_data[115], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_9z } >= { celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_17z = { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_16z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_9z } >= { in_data[189:184], celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_15z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_8z };
  assign celloutsig_0_8z = in_data[15:11] >= { in_data[11], celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_0z = in_data[15:13] && in_data[20:18];
  assign celloutsig_0_10z = { celloutsig_0_1z[6:1], 1'h1 } % { 1'h1, celloutsig_0_1z[1], celloutsig_0_0z, 2'h3, celloutsig_0_2z[7:6] };
  assign celloutsig_0_13z = in_data[85:83] % { 1'h1, celloutsig_0_12z[2:1] };
  assign celloutsig_0_44z = - celloutsig_0_9z[10:4];
  assign celloutsig_0_47z = - celloutsig_0_5z;
  assign celloutsig_0_5z = - { celloutsig_0_2z[7:6], celloutsig_0_0z };
  assign celloutsig_1_3z = { in_data[155:150], celloutsig_1_0z } !== { in_data[120:119], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_1z = & { celloutsig_1_0z, in_data[189:164] };
  assign celloutsig_1_7z = & { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, in_data[189:164] };
  assign celloutsig_1_18z = { celloutsig_1_15z, celloutsig_1_4z, celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_9z } ~^ { celloutsig_1_16z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_14z, celloutsig_1_3z };
  assign celloutsig_1_19z = { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_10z } ~^ { celloutsig_1_17z, celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_8z };
  assign celloutsig_0_12z = { in_data[41:39], celloutsig_0_5z } ~^ celloutsig_0_10z[6:1];
  always_latch
    if (!clkin_data[0]) celloutsig_0_9z = 13'h0000;
    else if (!celloutsig_1_19z[0]) celloutsig_0_9z = { in_data[22:15], celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_1z[4] };
  assign celloutsig_0_1z[6:1] = in_data[90:85] ~^ { in_data[63:59], celloutsig_0_0z };
  assign { celloutsig_0_2z[16], celloutsig_0_2z[7:6], celloutsig_0_2z[15], celloutsig_0_2z[5], celloutsig_0_2z[14], celloutsig_0_2z[4], celloutsig_0_2z[13], celloutsig_0_2z[3], celloutsig_0_2z[12], celloutsig_0_2z[2], celloutsig_0_2z[17] } = { celloutsig_0_1z[6], celloutsig_0_1z[6:5], celloutsig_0_1z[5:4], celloutsig_0_1z[4:3], celloutsig_0_1z[3:2], celloutsig_0_1z[2:1], celloutsig_0_0z } ~^ { celloutsig_0_1z[5], celloutsig_0_0z, celloutsig_0_1z[6], celloutsig_0_1z[4], celloutsig_0_1z[5], celloutsig_0_1z[3], celloutsig_0_1z[4], celloutsig_0_1z[2], celloutsig_0_1z[3], celloutsig_0_1z[1], celloutsig_0_1z[2], celloutsig_0_1z[6] };
  assign celloutsig_0_1z[0] = 1'h1;
  assign { celloutsig_0_2z[11:8], celloutsig_0_2z[1:0] } = { celloutsig_0_1z[1], celloutsig_0_0z, 2'h3, celloutsig_0_1z[1], celloutsig_0_0z };
  assign { out_data[135:128], out_data[102:96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_46z, celloutsig_0_47z };
endmodule
