<interfaceDefinition version='1.1' language='vhdl' kind='component' name='pttest'>
  <useClause path='work.pt_utility.all' />
  <useClause path='ieee_proposed.standard_textio_additions.all' />
  <useClause path='ieee_proposed.fixed_pkg.all' />
  <useClause path='ieee_proposed.math_utility_pkg.all' />
  <useClause path='std.textio.all' />
  <useClause path='ieee.std_logic_1164.all' />
    <macroList>

      <macro name='length' type='integer' initializer='3' />
      <macro name='input_high' type='integer' initializer='0' />
      <macro name='input_low' type='integer'

  *********** 7 UNKNOWN PRINT VALUE ***********  

' />
      <macro name='list' type='correctvals' />
      <macro name='reset_active_value' type='std_logic' initializer='&apos;0&apos;' />
      <macro name='fixed_sign' type='fixed_type_sign' initializer='signed_type' />

    </macroList>
    <portList>

      <port name='clk' direction='in' type='std_logic' />
      <port name='reset' direction='in' type='std_logic' />
      <port name='data_in' direction='in' type='std_logic_vector (input_high - input_low downto 0)' />

    </portList>
</interfaceDefinition>
