INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/palad/Downloads/Pipeline_DSD/Pipeline_DSD/Pipeline_DSD.srcs/sources_1/new/opcode.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/palad/Downloads/Pipeline_DSD/Pipeline_DSD/Pipeline_DSD.srcs/sources_1/new/DataForwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/palad/Downloads/Pipeline_DSD/Pipeline_DSD/Pipeline_DSD.srcs/sources_1/new/Execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/palad/Downloads/Pipeline_DSD/Pipeline_DSD/Pipeline_DSD.srcs/sources_1/new/Fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/palad/Downloads/Pipeline_DSD/Pipeline_DSD/Pipeline_DSD.srcs/sources_1/new/Read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Read
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/palad/Downloads/Pipeline_DSD/Pipeline_DSD/Pipeline_DSD.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/palad/Downloads/Pipeline_DSD/Pipeline_DSD/Pipeline_DSD.srcs/sources_1/new/WriteBack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/palad/Downloads/Pipeline_DSD/Pipeline_DSD/Pipeline_DSD.srcs/sim_1/new/Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/palad/Downloads/Pipeline_DSD/Pipeline_DSD/Pipeline_DSD.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
