--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml baturgultekin_egenalbant_sectionI_TermProjSimulation.twx
baturgultekin_egenalbant_sectionI_TermProjSimulation.ncd -o
baturgultekin_egenalbant_sectionI_TermProjSimulation.twr
baturgultekin_egenalbant_sectionI_TermProjSimulation.pcf

Design file:              baturgultekin_egenalbant_sectionI_TermProjSimulation.ncd
Physical constraint file: baturgultekin_egenalbant_sectionI_TermProjSimulation.pcf
Device,package,speed:     xc3s100e,tq144,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
BTN1        |    4.141(R)|    0.448(R)|clk_BUFGP         |   0.000|
BTN2        |    4.478(R)|   -0.515(R)|clk_BUFGP         |   0.000|
BTN3        |    4.296(R)|   -0.614(R)|clk_BUFGP         |   0.000|
SW<0>       |    4.517(R)|    0.921(R)|clk_BUFGP         |   0.000|
SW<1>       |    5.002(R)|    0.656(R)|clk_BUFGP         |   0.000|
SW<2>       |    5.031(R)|   -0.055(R)|clk_BUFGP         |   0.000|
SW<3>       |    4.631(R)|    0.661(R)|clk_BUFGP         |   0.000|
rst         |    1.652(R)|    0.410(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
LED<0>      |    7.656(R)|clk_BUFGP         |   0.000|
LED<1>      |    7.630(R)|clk_BUFGP         |   0.000|
LED<2>      |    8.029(R)|clk_BUFGP         |   0.000|
LED<3>      |    7.975(R)|clk_BUFGP         |   0.000|
LED<4>      |    8.381(R)|clk_BUFGP         |   0.000|
LED<5>      |    8.524(R)|clk_BUFGP         |   0.000|
LED<6>      |    7.116(R)|clk_BUFGP         |   0.000|
LED<7>      |    8.380(R)|clk_BUFGP         |   0.000|
digit1<0>   |    7.565(R)|clk_BUFGP         |   0.000|
digit1<1>   |    7.073(R)|clk_BUFGP         |   0.000|
digit1<2>   |    7.082(R)|clk_BUFGP         |   0.000|
digit1<3>   |    8.129(R)|clk_BUFGP         |   0.000|
digit1<4>   |    7.144(R)|clk_BUFGP         |   0.000|
digit1<5>   |    7.056(R)|clk_BUFGP         |   0.000|
digit1<6>   |    7.876(R)|clk_BUFGP         |   0.000|
digit2<0>   |    7.842(R)|clk_BUFGP         |   0.000|
digit2<1>   |    7.340(R)|clk_BUFGP         |   0.000|
digit2<2>   |    7.045(R)|clk_BUFGP         |   0.000|
digit2<3>   |    7.623(R)|clk_BUFGP         |   0.000|
digit2<4>   |    7.352(R)|clk_BUFGP         |   0.000|
digit2<5>   |    7.681(R)|clk_BUFGP         |   0.000|
digit2<6>   |    7.678(R)|clk_BUFGP         |   0.000|
digit3<0>   |    7.622(R)|clk_BUFGP         |   0.000|
digit3<1>   |    8.173(R)|clk_BUFGP         |   0.000|
digit3<3>   |    7.357(R)|clk_BUFGP         |   0.000|
digit3<4>   |    7.356(R)|clk_BUFGP         |   0.000|
digit3<5>   |    7.045(R)|clk_BUFGP         |   0.000|
digit3<6>   |    7.617(R)|clk_BUFGP         |   0.000|
digit4<0>   |    7.340(R)|clk_BUFGP         |   0.000|
digit4<1>   |    7.050(R)|clk_BUFGP         |   0.000|
digit4<2>   |    7.332(R)|clk_BUFGP         |   0.000|
digit4<3>   |    7.331(R)|clk_BUFGP         |   0.000|
digit4<4>   |    7.401(R)|clk_BUFGP         |   0.000|
digit4<5>   |    7.654(R)|clk_BUFGP         |   0.000|
digit4<6>   |    7.614(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.901|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Dec 17 21:54:39 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4505 MB



