;redcode
;assert 1
	SPL 0, <-54
	SUB #10, <462
	MOV -7, <-20
	SLT 102, 620
	SLT 502, 620
	MOV -17, <-20
	MOV -17, <-20
	DJN -1, @-20
	JMZ <2, -1
	SPL 0, <-402
	MOV -7, <-20
	SLT 502, 620
	DJN -1, @-20
	DJN 5, @20
	SUB @21, 3
	DAT #0, <-402
	DAT #0, <-402
	SPL 0, <-402
	SUB #10, <462
	SPL -107, @-26
	ADD 270, 60
	SUB @127, 106
	SLT 502, 620
	SUB @127, 106
	ADD @20, @10
	SUB @127, 106
	ADD @20, @10
	MOV -7, <-20
	SUB @127, 106
	MOV -0, 902
	DJN 1, @20
	SUB @2, -1
	SUB @127, 106
	SUB #50, <462
	SLT 502, 620
	SLT 102, 620
	SLT 504, 620
	SUB #10, <462
	SUB #10, <462
	CMP 20, 200
	SUB @127, 106
	SUB @2, -1
	SLT 102, 620
	ADD @20, @10
	ADD @20, @10
	ADD 270, 60
	ADD 3, @540
	SLT 102, 620
	SLT 102, 760
	SPL 0, <-54
	SLT 102, 760
