
===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: reset_i (input port clocked by clock)
Endpoint: _1098_ (recovery check against rising-edge clock clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v reset_i (in)
                                         reset_i (net)
                  0.01    0.00    2.00 v input33/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.01    0.07    0.15    2.16 v input33/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net33 (net)
                  0.07    0.00    2.16 v _1032_/A (sky130_fd_sc_hd__buf_4)
    10    0.04    0.07    0.19    2.35 v _1032_/X (sky130_fd_sc_hd__buf_4)
                                         _0533_ (net)
                  0.07    0.00    2.35 v _1033_/A (sky130_fd_sc_hd__buf_4)
    10    0.04    0.07    0.20    2.55 v _1033_/X (sky130_fd_sc_hd__buf_4)
                                         _0534_ (net)
                  0.07    0.00    2.55 v _1035_/A (sky130_fd_sc_hd__inv_2)
     1    0.00    0.03    0.05    2.60 ^ _1035_/Y (sky130_fd_sc_hd__inv_2)
                                         _0002_ (net)
                  0.03    0.00    2.60 ^ _1098_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  2.60   data arrival time

                  0.15   10.00   10.00   clock clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _1098_/CLK (sky130_fd_sc_hd__dfrtp_4)
                          0.25   10.00   library recovery time
                                 10.00   data required time
-----------------------------------------------------------------------------
                                 10.00   data required time
                                 -2.60   data arrival time
-----------------------------------------------------------------------------
                                  7.40   slack (MET)


Startpoint: ram_data_i[3] (input port clocked by clock)
Endpoint: _1133_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.01    0.02    0.01    2.01 v ram_data_i[3] (in)
                                         ram_data_i[3] (net)
                  0.02    0.00    2.01 v input26/A (sky130_fd_sc_hd__buf_8)
     7    0.01    0.03    0.11    2.12 v input26/X (sky130_fd_sc_hd__buf_8)
                                         net26 (net)
                  0.03    0.00    2.12 v _0572_/A (sky130_fd_sc_hd__or4_4)
     5    0.01    0.09    0.56    2.69 v _0572_/X (sky130_fd_sc_hd__or4_4)
                                         _0121_ (net)
                  0.09    0.00    2.69 v _0576_/A (sky130_fd_sc_hd__or4_4)
     6    0.01    0.10    0.60    3.28 v _0576_/X (sky130_fd_sc_hd__or4_4)
                                         _0125_ (net)
                  0.10    0.00    3.28 v _0578_/C (sky130_fd_sc_hd__or4_4)
     7    0.01    0.11    0.55    3.83 v _0578_/X (sky130_fd_sc_hd__or4_4)
                                         _0127_ (net)
                  0.11    0.00    3.83 v _0580_/C (sky130_fd_sc_hd__or4_4)
     5    0.01    0.10    0.54    4.37 v _0580_/X (sky130_fd_sc_hd__or4_4)
                                         _0129_ (net)
                  0.10    0.00    4.37 v _0582_/C (sky130_fd_sc_hd__or4_4)
     4    0.01    0.09    0.53    4.90 v _0582_/X (sky130_fd_sc_hd__or4_4)
                                         _0131_ (net)
                  0.09    0.00    4.90 v _0583_/C (sky130_fd_sc_hd__or3_4)
     4    0.01    0.07    0.36    5.26 v _0583_/X (sky130_fd_sc_hd__or3_4)
                                         _0132_ (net)
                  0.07    0.00    5.26 v _0584_/C (sky130_fd_sc_hd__or3_4)
     4    0.01    0.07    0.36    5.62 v _0584_/X (sky130_fd_sc_hd__or3_4)
                                         _0133_ (net)
                  0.07    0.00    5.62 v _0585_/C (sky130_fd_sc_hd__or3_4)
     6    0.01    0.08    0.38    6.00 v _0585_/X (sky130_fd_sc_hd__or3_4)
                                         _0134_ (net)
                  0.08    0.00    6.00 v _0586_/D (sky130_fd_sc_hd__or4_4)
     2    0.01    0.10    0.46    6.46 v _0586_/X (sky130_fd_sc_hd__or4_4)
                                         _0135_ (net)
                  0.10    0.00    6.46 v _0587_/B (sky130_fd_sc_hd__xnor2_2)
     1    0.00    0.05    0.15    6.61 v _0587_/Y (sky130_fd_sc_hd__xnor2_2)
                                         _0136_ (net)
                  0.05    0.00    6.61 v _0715_/A2 (sky130_fd_sc_hd__o22a_1)
     1    0.00    0.04    0.19    6.80 v _0715_/X (sky130_fd_sc_hd__o22a_1)
                                         _0264_ (net)
                  0.04    0.00    6.80 v _0718_/A2 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.09    0.13    6.93 ^ _0718_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _0086_ (net)
                  0.09    0.00    6.93 ^ _1133_/D (sky130_fd_sc_hd__dfrtp_4)
                                  6.93   data arrival time

                  0.15   10.00   10.00   clock clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _1133_/CLK (sky130_fd_sc_hd__dfrtp_4)
                         -0.06    9.69   library setup time
                                  9.69   data required time
-----------------------------------------------------------------------------
                                  9.69   data required time
                                 -6.93   data arrival time
-----------------------------------------------------------------------------
                                  2.76   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 758 unannotated drivers.
 clock
 ram_data_i[0]
 ram_data_i[10]
 ram_data_i[11]
 ram_data_i[12]
 ram_data_i[13]
 ram_data_i[14]
 ram_data_i[15]
 ram_data_i[16]
 ram_data_i[17]
 ram_data_i[18]
 ram_data_i[19]
 ram_data_i[1]
 ram_data_i[20]
 ram_data_i[21]
 ram_data_i[22]
 ram_data_i[23]
 ram_data_i[24]
 ram_data_i[25]
 ram_data_i[26]
 ram_data_i[27]
 ram_data_i[28]
 ram_data_i[29]
 ram_data_i[2]
 ram_data_i[30]
 ram_data_i[31]
 ram_data_i[3]
 ram_data_i[4]
 ram_data_i[5]
 ram_data_i[6]
 ram_data_i[7]
 ram_data_i[8]
 ram_data_i[9]
 reset_i
 _0542_/Y
 _0543_/X
 _0544_/X
 _0545_/X
 _0546_/X
 _0547_/X
 _0548_/X
 _0549_/X
 _0550_/X
 _0551_/X
 _0552_/X
 _0553_/X
 _0554_/X
 _0555_/X
 _0556_/X
 _0557_/X
 _0558_/X
 _0559_/X
 _0560_/X
 _0561_/X
 _0562_/X
 _0563_/X
 _0564_/X
 _0565_/X
 _0566_/X
 _0567_/X
 _0568_/X
 _0569_/X
 _0570_/X
 _0571_/X
 _0572_/X
 _0573_/X
 _0574_/X
 _0575_/X
 _0576_/X
 _0577_/X
 _0578_/X
 _0579_/X
 _0580_/X
 _0581_/X
 _0582_/X
 _0583_/X
 _0584_/X
 _0585_/X
 _0586_/X
 _0587_/Y
 _0588_/X
 _0589_/X
 _0590_/X
 _0591_/X
 _0592_/Y
 _0593_/Y
 _0594_/X
 _0595_/X
 _0596_/X
 _0597_/Y
 _0598_/X
 _0599_/X
 _0600_/X
 _0601_/X
 _0602_/X
 _0603_/Y
 _0604_/X
 _0605_/X
 _0606_/X
 _0607_/Y
 _0608_/X
 _0609_/X
 _0610_/X
 _0611_/X
 _0612_/X
 _0613_/X
 _0614_/Y
 _0615_/X
 _0616_/X
 _0617_/X
 _0618_/X
 _0619_/X
 _0620_/X
 _0621_/X
 _0622_/X
 _0623_/Y
 _0624_/X
 _0625_/X
 _0626_/X
 _0627_/X
 _0628_/X
 _0629_/Y
 _0630_/X
 _0631_/X
 _0632_/X
 _0633_/X
 _0634_/X
 _0635_/X
 _0636_/Y
 _0637_/X
 _0638_/Y
 _0639_/X
 _0640_/X
 _0641_/Y
 _0642_/X
 _0643_/X
 _0644_/Y
 _0645_/Y
 _0646_/X
 _0647_/X
 _0648_/X
 _0649_/X
 _0650_/X
 _0651_/Y
 _0652_/X
 _0653_/X
 _0654_/X
 _0655_/X
 _0656_/X
 _0657_/X
 _0658_/Y
 _0659_/Y
 _0660_/Y
 _0661_/X
 _0662_/X
 _0663_/X
 _0664_/X
 _0665_/X
 _0666_/Y
 _0667_/X
 _0668_/X
 _0669_/X
 _0670_/X
 _0671_/X
 _0672_/X
 _0673_/X
 _0674_/X
 _0675_/X
 _0676_/X
 _0677_/X
 _0678_/X
 _0679_/Y
 _0680_/X
 _0681_/X
 _0682_/X
 _0683_/X
 _0684_/X
 _0685_/Y
 _0686_/X
 _0687_/X
 _0688_/Y
 _0689_/Y
 _0690_/X
 _0691_/X
 _0692_/X
 _0693_/X
 _0694_/X
 _0695_/Y
 _0696_/X
 _0697_/X
 _0698_/X
 _0699_/Y
 _0700_/X
 _0701_/Y
 _0702_/X
 _0703_/Y
 _0704_/X
 _0705_/X
 _0706_/Y
 _0707_/X
 _0708_/X
 _0709_/Y
 _0710_/X
 _0711_/X
 _0712_/Y
 _0713_/X
 _0714_/X
 _0715_/X
 _0716_/X
 _0717_/Y
 _0718_/Y
 _0719_/X
 _0720_/X
 _0721_/Y
 _0722_/X
 _0723_/X
 _0724_/X
 _0725_/Y
 _0726_/X
 _0727_/Y
 _0728_/X
 _0729_/X
 _0730_/X
 _0731_/X
 _0732_/Y
 _0733_/X
 _0734_/X
 _0735_/Y
 _0736_/Y
 _0737_/X
 _0738_/X
 _0739_/X
 _0740_/Y
 _0741_/Y
 _0742_/X
 _0743_/Y
 _0744_/X
 _0745_/X
 _0746_/X
 _0747_/X
 _0748_/Y
 _0749_/Y
 _0750_/Y
 _0751_/X
 _0752_/X
 _0753_/X
 _0754_/Y
 _0755_/X
 _0756_/X
 _0757_/Y
 _0758_/Y
 _0759_/Y
 _0760_/X
 _0761_/X
 _0762_/X
 _0763_/Y
 _0764_/X
 _0765_/X
 _0766_/Y
 _0767_/X
 _0768_/Y
 _0769_/X
 _0770_/X
 _0771_/Y
 _0772_/X
 _0773_/Y
 _0774_/X
 _0775_/X
 _0776_/X
 _0777_/Y
 _0778_/X
 _0779_/X
 _0780_/X
 _0781_/X
 _0782_/X
 _0783_/Y
 _0784_/X
 _0785_/Y
 _0786_/X
 _0787_/X
 _0788_/Y
 _0789_/Y
 _0790_/X
 _0791_/X
 _0792_/X
 _0793_/X
 _0794_/Y
 _0795_/X
 _0796_/Y
 _0797_/X
 _0798_/X
 _0799_/Y
 _0800_/X
 _0801_/X
 _0802_/Y
 _0803_/X
 _0804_/Y
 _0805_/X
 _0806_/X
 _0807_/X
 _0808_/Y
 _0809_/Y
 _0810_/Y
 _0811_/Y
 _0812_/Y
 _0813_/X
 _0814_/X
 _0815_/X
 _0816_/Y
 _0817_/X
 _0818_/Y
 _0819_/X
 _0820_/X
 _0821_/X
 _0822_/X
 _0823_/Y
 _0824_/Y
 _0825_/Y
 _0826_/X
 _0827_/X
 _0828_/X
 _0829_/X
 _0830_/X
 _0831_/Y
 _0832_/X
 _0833_/X
 _0834_/X
 _0835_/X
 _0836_/X
 _0837_/X
 _0838_/Y
 _0839_/Y
 _0840_/X
 _0841_/Y
 _0842_/X
 _0843_/X
 _0844_/X
 _0845_/X
 _0846_/X
 _0847_/Y
 _0848_/Y
 _0849_/X
 _0850_/X
 _0851_/X
 _0852_/X
 _0853_/X
 _0854_/Y
 _0855_/Y
 _0856_/Y
 _0857_/X
 _0858_/X
 _0859_/X
 _0860_/X
 _0861_/X
 _0862_/Y
 _0863_/X
 _0864_/X
 _0865_/X
 _0866_/Y
 _0867_/X
 _0868_/Y
 _0869_/X
 _0870_/Y
 _0871_/X
 _0872_/X
 _0873_/Y
 _0874_/X
 _0875_/Y
 _0876_/Y
 _0877_/X
 _0878_/X
 _0879_/X
 _0880_/X
 _0881_/Y
 _0882_/X
 _0883_/X
 _0884_/Y
 _0885_/X
 _0886_/Y
 _0887_/X
 _0888_/Y
 _0889_/X
 _0890_/Y
 _0891_/X
 _0892_/X
 _0893_/X
 _0894_/Y
 _0895_/X
 _0896_/Y
 _0897_/Y
 _0898_/X
 _0899_/X
 _0900_/Y
 _0901_/X
 _0902_/Y
 _0903_/X
 _0904_/Y
 _0905_/X
 _0906_/Y
 _0907_/X
 _0908_/X
 _0909_/X
 _0910_/Y
 _0911_/X
 _0912_/Y
 _0913_/Y
 _0914_/X
 _0915_/X
 _0916_/X
 _0917_/Y
 _0918_/X
 _0919_/X
 _0920_/X
 _0921_/X
 _0922_/X
 _0923_/X
 _0924_/Y
 _0925_/X
 _0926_/X
 _0927_/X
 _0928_/Y
 _0929_/X
 _0930_/X
 _0931_/Y
 _0932_/X
 _0933_/X
 _0934_/X
 _0935_/X
 _0936_/Y
 _0937_/X
 _0938_/Y
 _0939_/X
 _0940_/X
 _0941_/Y
 _0942_/Y
 _0943_/X
 _0944_/X
 _0945_/X
 _0946_/Y
 _0947_/X
 _0948_/X
 _0949_/X
 _0950_/Y
 _0951_/X
 _0952_/X
 _0953_/X
 _0954_/Y
 _0955_/X
 _0956_/Y
 _0957_/X
 _0958_/Y
 _0959_/Y
 _0960_/X
 _0961_/Y
 _0962_/X
 _0963_/X
 _0964_/X
 _0965_/Y
 _0966_/X
 _0967_/Y
 _0968_/X
 _0969_/X
 _0970_/Y
 _0971_/X
 _0972_/X
 _0973_/X
 _0974_/X
 _0975_/X
 _0976_/X
 _0977_/X
 _0978_/X
 _0979_/Y
 _0980_/Y
 _0981_/X
 _0982_/X
 _0983_/X
 _0984_/X
 _0985_/X
 _0986_/X
 _0987_/Y
 _0988_/Y
 _0989_/X
 _0990_/Y
 _0991_/X
 _0992_/X
 _0993_/Y
 _0994_/Y
 _0995_/X
 _0996_/X
 _0997_/X
 _0998_/Y
 _0999_/Y
 _1000_/X
 _1001_/X
 _1002_/X
 _1003_/X
 _1004_/X
 _1005_/X
 _1006_/Y
 _1007_/Y
 _1008_/Y
 _1009_/X
 _1010_/X
 _1011_/X
 _1012_/X
 _1013_/Y
 _1014_/X
 _1015_/X
 _1016_/X
 _1017_/X
 _1018_/Y
 _1019_/X
 _1020_/X
 _1021_/X
 _1022_/X
 _1023_/Y
 _1024_/X
 _1025_/X
 _1026_/X
 _1027_/X
 _1028_/X
 _1029_/X
 _1030_/X
 _1031_/X
 _1032_/X
 _1033_/X
 _1034_/Y
 _1035_/Y
 _1036_/Y
 _1037_/Y
 _1038_/Y
 _1039_/Y
 _1040_/Y
 _1041_/Y
 _1042_/Y
 _1043_/Y
 _1044_/X
 _1045_/Y
 _1046_/Y
 _1047_/Y
 _1048_/Y
 _1049_/Y
 _1050_/Y
 _1051_/Y
 _1052_/Y
 _1053_/Y
 _1054_/Y
 _1055_/X
 _1056_/Y
 _1057_/Y
 _1058_/Y
 _1059_/Y
 _1060_/Y
 _1061_/Y
 _1062_/Y
 _1063_/Y
 _1064_/Y
 _1065_/Y
 _1066_/X
 _1067_/Y
 _1068_/Y
 _1069_/Y
 _1070_/Y
 _1071_/Y
 _1072_/Y
 _1073_/Y
 _1074_/Y
 _1075_/Y
 _1076_/Y
 _1077_/Y
 _1078_/Y
 _1079_/Y
 _1080_/Y
 _1081_/Y
 _1082_/X
 _1083_/Y
 _1084_/Y
 _1085_/Y
 _1086_/Y
 _1087_/Y
 _1088_/X
 _1089_/X
 _1090_/Y
 _1091_/Y
 _1092_/Y
 _1093_/X
 _1094_/X
 _1095_/Q
 _1096_/Q
 _1097_/Q
 _1098_/Q
 _1099_/Q
 _1100_/Q
 _1101_/Q
 _1102_/Q
 _1103_/Q
 _1104_/Q
 _1105_/Q
 _1106_/Q
 _1107_/Q
 _1108_/Q
 _1109_/Q
 _1110_/Q
 _1111_/Q
 _1112_/Q
 _1113_/Q
 _1114_/Q
 _1115_/Q
 _1116_/Q
 _1117_/Q
 _1118_/Q
 _1119_/Q
 _1120_/Q
 _1121_/Q
 _1122_/Q
 _1123_/Q
 _1124_/Q
 _1125_/Q
 _1126_/Q
 _1127_/Q
 _1128_/Q
 _1129_/Q
 _1130_/Q
 _1131_/Q
 _1132_/Q
 _1133_/Q
 _1134_/Q
 _1135_/Q
 _1136_/Q
 _1137_/Q
 _1138_/Q
 _1139_/Q
 _1140_/Q
 _1141_/Q
 _1142_/Q
 _1143_/Q
 _1144_/Q
 _1145_/Q
 _1146_/Q
 _1147_/Q
 _1148_/Q
 _1149_/Q
 _1150_/Q
 _1151_/Q
 _1152_/Q
 clkbuf_0_clock/X
 clkbuf_2_0__f_clock/X
 clkbuf_2_1__f_clock/X
 clkbuf_2_2__f_clock/X
 clkbuf_2_3__f_clock/X
 hold10/X
 hold11/X
 hold12/X
 hold13/X
 hold14/X
 hold15/X
 hold16/X
 hold17/X
 hold18/X
 hold19/X
 hold20/X
 hold21/X
 hold22/X
 hold23/X
 hold24/X
 hold25/X
 hold26/X
 hold27/X
 hold28/X
 hold29/X
 hold3/X
 hold30/X
 hold31/X
 hold32/X
 hold33/X
 hold34/X
 hold35/X
 hold4/X
 hold5/X
 hold6/X
 hold7/X
 hold8/X
 hold9/X
 input1/X
 input10/X
 input11/X
 input12/X
 input13/X
 input14/X
 input15/X
 input16/X
 input17/X
 input18/X
 input19/X
 input2/X
 input20/X
 input21/X
 input22/X
 input23/X
 input24/X
 input25/X
 input26/X
 input27/X
 input28/X
 input29/X
 input3/X
 input30/X
 input31/X
 input32/X
 input33/X
 input4/X
 input5/X
 input6/X
 input7/X
 input8/X
 input9/X
 output34/X
 output35/X
 output36/X
 output37/X
 output38/X
 output39/X
 output40/X
 output41/X
 output42/X
 output43/X
 output44/X
 output45/X
 output46/X
 output47/X
 output48/X
 output49/X
 output50/X
 output51/X
 output52/X
 output53/X
 output54/X
 output55/X
 output56/X
 output57/X
 output58/X
 output59/X
 output60/X
 output61/X
 output62/X
 output63/X
 output64/X
 output65/X
 output66/X
 output67/X
 output68/X
 output69/X
 output70/X
 output71/X
 output72/X
 output73/X
 rebuffer1/X
 rebuffer2/X
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 3 unclocked register/latch pins.
  _1143_/CLK
  _1144_/CLK
  _1145_/CLK
Warning: There are 3 unconstrained endpoints.
  _1143_/D
  _1144_/D
  _1145_/D
