{"vcs1":{"timestamp_begin":1747287332.621029745, "rt":9.51, "ut":9.60, "st":0.62}}
{"vcselab":{"timestamp_begin":1747287342.214623531, "rt":0.39, "ut":0.25, "st":0.12}}
{"link":{"timestamp_begin":1747287342.659167597, "rt":0.44, "ut":0.18, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747287332.001974715}
{"VCS_COMP_START_TIME": 1747287332.001974715}
{"VCS_COMP_END_TIME": 1747287343.238780118}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 486928}}
{"vcselab": {"peak_mem": 183884}}
