#pragma once
#include "util/util.h"
#include <cstdint>
#include <thread>

#define PATH_SELECTION
#define REXMIT_SET_PATH
// #define USE_SRD
// #define USE_SRD_FOR_CTRL
// #define EMULATE_RC_ZC
#define SCATTERED_MEMCPY
// #define RTT_STATS
#define LAZY_CREATE_ENGINE

enum class SenderCCType {
  kNone,
  kTimely,
  kTimelyPP,
  kCubic,
  kCubicPP,
};
enum class ReceiverCCType {
  kNone,
  kEQDS,
};
static constexpr SenderCCType kSenderCCType = SenderCCType::kCubic;
static constexpr ReceiverCCType kReceiverCCType = ReceiverCCType::kNone;
static_assert(
    kSenderCCType != SenderCCType::kNone ||
        kReceiverCCType != ReceiverCCType::kNone,
    "kSenderCCType and kReceiverCCType can not be kNone at the same time.");

#define P4D

static const uint32_t kNumVdevices = 8;        // # of vEFA/GPUs.
static const uint32_t kNumEnginesPerVdev = 2;  // # of engines per vEFA/GPU.
static const uint32_t kNumEngines = kNumVdevices * kNumEnginesPerVdev;
static bool const kSplitSendRecvEngine =
    true;  // Split sender/recevier flows to dedicated engines.

/// Interface configuration.
#ifdef P4D
static const uint8_t NUM_DEVICES = (kNumVdevices + 1) / 2;
static const uint8_t EFA_GID_IDX = 0;

static constexpr double kLinkBandwidth = 100.0 * 1e9 / 8;  // 100Gbps
#endif
static const uint8_t EFA_PORT_NUM = 1;  // The port of EFA device to use.
static const uint32_t EFA_MTU = 9000;  // Max frame on fabric, includng headers.
static const uint32_t EFA_MAX_PAYLOAD = 8928;  // this excludes EFA_UD_ADDITION.
static const uint32_t EFA_HDR_OVERHEAD = EFA_MTU - EFA_MAX_PAYLOAD;
static const uint32_t EFA_MAX_QPS = 256;         // Max QPs per EFA device.
static const uint32_t EFA_MAX_INLINE_SIZE = 32;  // Max inline data size.
#ifdef USE_SRD
static const uint32_t EFA_UD_ADDITION = 0;  // Auto-added by EFA during recv.
#else
static const uint32_t EFA_UD_ADDITION = 40;  // Auto-added by EFA during recv.
#endif
/// Interface configuration.
static_assert(kNumEngines >= NUM_DEVICES * 2,
              "kNumEngines must be at least twice of NUM_DEVICES, one for send "
              "and one for receive to avoid deadlocks.");

static uint32_t NUM_CPUS = std::thread::hardware_concurrency();
// Using the middle 48 cores to avoid conflicting with nccl proxy service (that
// uses the first 24 and last 24 cores as specified in p4d-24xl-topo.xml). The
// two numbers are for numa 0 and 1 separately. GPU 0-3 + NIC 0-1 are on numa 0,
// and GPU 4-7 + NIC 2-3 are on numa 1.
static const uint32_t ENGINE_CPU_START[2] = {NUM_CPUS / 2, NUM_CPUS / 4};
static const uint32_t PACER_CPU_START[2] = {
    ENGINE_CPU_START[0] + 8 /* 4 VDEV * 2 EnginePerVdev */,
    ENGINE_CPU_START[1] + 8 /* 4 VDEV * 2 EnginePerVdev */};
static const uint16_t BASE_PORT = 10000;
static const uint64_t NUM_FRAMES = 4 * 65536;  // # of frames.
static const uint32_t RECV_BATCH_SIZE = 32;
static const uint32_t SEND_BATCH_SIZE = 16;
static const uint32_t QKEY = 0x12345;
static const uint32_t SQ_PSN = 0x12345;
static const uint64_t MAX_FLOW_ID = 1000000;

// libibverbs configuration.
static const uint32_t kMaxSendWr = 1024;
static const uint32_t kMaxRecvWr = 256;
static const uint32_t kMaxSendRecvWrForCtrl = 1024;
static const uint32_t kMaxSendRecvWrForCredit = 1024;
static const uint32_t kMaxCqeTotal = 16384;
static const uint32_t kMaxPollBatch = 32;
static const uint32_t kMaxRecvWrDeficit = 32;
static const uint32_t kMaxChainedWr = 32;
static const uint32_t kMaxUnconsumedRxMsgbufs = NUM_FRAMES / 16;
static const uint32_t kMaxMultiRecv = 8;

// Path configuration.
// Setting to 20 gives highest bimq perf (191 vs. 186G), but bad for NCCL.
static const uint32_t kMaxDstQP = 26;  // # of paths/QPs for data per src qp.
static const uint32_t kMaxSrcQP = 10;
static const uint32_t kMaxDstQPCtrl = 8;  // # of paths/QPs for control.
static const uint32_t kMaxSrcQPCtrl = 8;
static const uint32_t kMaxDstQPCredit = 8;  // # of paths/QPs for credit.
static const uint32_t kMaxSrcQPCredit = 8;
static constexpr uint32_t kMaxSrcDstQP = std::max(kMaxSrcQP, kMaxDstQP);
static constexpr uint32_t kMaxSrcDstQPCtrl =
    std::max(kMaxSrcQPCtrl, kMaxDstQPCtrl);
static constexpr uint32_t kMaxSrcDstQPCredit =
    std::max(kMaxSrcQPCredit, kMaxDstQPCredit);
static const uint32_t kMaxPath = kMaxDstQP * kMaxSrcQP;
static const uint32_t kMaxPathCtrl = kMaxDstQPCtrl * kMaxSrcQPCtrl;
// This check is not enough as the kMaxSendWr/kMaxRecvWr also affects the number
// of QPs.
static_assert((kMaxDstQP + kMaxDstQPCtrl) * kNumEnginesPerVdev * 2 +
                  kMaxDstQPCredit <=
              EFA_MAX_QPS);
static_assert((kMaxSrcQP + kMaxSrcQPCtrl) * kNumEnginesPerVdev * 2 +
                  kMaxSrcQPCredit <=
              EFA_MAX_QPS);

// CC parameters.
static double const kMaxUnackedPktsPP = 1u;
static const uint32_t kMaxUnackedPktsPerEngine = kMaxUnackedPktsPP * kMaxPath;
static const std::size_t kSackBitmapSize = 1024;
static const std::size_t kFastRexmitDupAckThres = 128;
static double const kMaxBwPP = 5.0 * 1e9 / 8;
static const uint32_t kSwitchPathThres = 1u;
static const uint32_t kMaxPktsInTimingWheel = 1024;
static const uint32_t kMaxPathHistoryPerEngine = 4096;

static_assert(kMaxPath <= 4096, "kMaxPath too large");
static_assert(kMaxUnackedPktsPerEngine <= kMaxPathHistoryPerEngine,
              "kMaxUnackedPktsPerEngine too large");
static_assert(is_power_of_two(kMaxPathHistoryPerEngine),
              "kMaxPathHistoryPerEngine must be power of 2");
