// Seed: 641870002
module module_0 (
    output supply1 id_0,
    output wor id_1,
    input wire id_2,
    input tri0 id_3,
    input tri0 id_4,
    input uwire id_5
);
endmodule
module module_1 (
    input  wand id_0,
    output wire id_1
);
  logic id_3;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0
  );
endmodule
module module_2 (
    input supply1 id_0,
    input tri1 id_1,
    output supply1 id_2,
    output supply1 id_3,
    output wire id_4,
    input wand id_5,
    output supply1 id_6,
    output tri id_7
);
  assign id_4 = -1;
  nor primCall (id_4, id_1, id_5, id_0);
  module_0 modCall_1 (
      id_2,
      id_6,
      id_5,
      id_0,
      id_0,
      id_1
  );
endmodule
