# minimisetheimplementusingverilogcode

AIM:

To  implement the given logic function amd to verify its truth table  in 
quartus using varilog programming.

EQUIPMENTS REQUIRED:
Hard ware-pc,cyclone ||,USBflasher

soft ware-quartus prime

THEORY:
the 3-veriable k-map is represented as an aeeay of eight cells. in this
case,we used A,B,and C for the variable.we can use any letter for the
names of the variables.The binary values of variablesA and B are along
the left side,and the values of C at the top in the same column. 
