Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Jan  4 12:08:55 2025
| Host         : DESKTOP-I4589KT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_demo_timing_summary_routed.rpt -pb vga_demo_timing_summary_routed.pb -rpx vga_demo_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_demo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  38          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (38)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (72)
5. checking no_input_delay (14)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (38)
-------------------------
 There are 38 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (72)
-------------------------------------------------
 There are 72 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   86          inf        0.000                      0                   86           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            86 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            sync_unit/rgb_reg_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.846ns  (logic 4.110ns (31.995%)  route 8.736ns (68.005%))
  Logic Levels:           11  (CARRY4=5 IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           4.422     5.389    sync_unit/frame_unit/sw_IBUF[9]
    SLICE_X36Y100        LUT6 (Prop_lut6_I4_O)        0.124     5.513 r  sync_unit/frame_unit/rgb_reg[9]_i_2/O
                         net (fo=11, routed)          1.048     6.562    sync_unit/frame_unit/vc_reg_reg[7]_1
    SLICE_X41Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.686 r  sync_unit/frame_unit/gray121__0_carry_i_3/O
                         net (fo=1, routed)           0.519     7.205    c2g_unit/DI[0]
    SLICE_X40Y101        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.801 r  c2g_unit/gray121__0_carry/O[3]
                         net (fo=2, routed)           0.986     8.787    c2g_unit/O[3]
    SLICE_X37Y102        LUT5 (Prop_lut5_I4_O)        0.306     9.093 r  c2g_unit/rgb_reg[10]_i_16/O
                         net (fo=1, routed)           0.000     9.093    sync_unit/frame_unit/rgb_reg[10]_i_12[3]
    SLICE_X37Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.494 r  sync_unit/frame_unit/rgb_reg_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.494    sync_unit/frame_unit/rgb_reg_reg[10]_i_9_n_0
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.716 r  sync_unit/frame_unit/rgb_reg_reg[10]_i_14/O[0]
                         net (fo=1, routed)           0.807    10.523    c2g_unit/C[5]
    SLICE_X39Y103        LUT2 (Prop_lut2_I1_O)        0.299    10.822 r  c2g_unit/rgb_reg[10]_i_7/O
                         net (fo=1, routed)           0.000    10.822    c2g_unit/rgb_reg[10]_i_7_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.372 r  c2g_unit/rgb_reg_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.372    c2g_unit/rgb_reg_reg[10]_i_3_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.594 r  c2g_unit/rgb_reg_reg[11]_i_4/O[0]
                         net (fo=3, routed)           0.953    12.547    sync_unit/frame_unit/gray12[3]
    SLICE_X40Y103        LUT3 (Prop_lut3_I2_O)        0.299    12.846 r  sync_unit/frame_unit/rgb_reg[11]_i_2/O
                         net (fo=1, routed)           0.000    12.846    sync_unit/vga_rgb[11]
    SLICE_X40Y103        FDRE                                         r  sync_unit/rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            sync_unit/rgb_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.734ns  (logic 4.138ns (32.496%)  route 8.596ns (67.504%))
  Logic Levels:           11  (CARRY4=5 IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           4.422     5.389    sync_unit/frame_unit/sw_IBUF[9]
    SLICE_X36Y100        LUT6 (Prop_lut6_I4_O)        0.124     5.513 r  sync_unit/frame_unit/rgb_reg[9]_i_2/O
                         net (fo=11, routed)          1.048     6.562    sync_unit/frame_unit/vc_reg_reg[7]_1
    SLICE_X41Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.686 r  sync_unit/frame_unit/gray121__0_carry_i_3/O
                         net (fo=1, routed)           0.519     7.205    c2g_unit/DI[0]
    SLICE_X40Y101        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.801 r  c2g_unit/gray121__0_carry/O[3]
                         net (fo=2, routed)           0.986     8.787    c2g_unit/O[3]
    SLICE_X37Y102        LUT5 (Prop_lut5_I4_O)        0.306     9.093 r  c2g_unit/rgb_reg[10]_i_16/O
                         net (fo=1, routed)           0.000     9.093    sync_unit/frame_unit/rgb_reg[10]_i_12[3]
    SLICE_X37Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.494 r  sync_unit/frame_unit/rgb_reg_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.494    sync_unit/frame_unit/rgb_reg_reg[10]_i_9_n_0
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.716 r  sync_unit/frame_unit/rgb_reg_reg[10]_i_14/O[0]
                         net (fo=1, routed)           0.807    10.523    c2g_unit/C[5]
    SLICE_X39Y103        LUT2 (Prop_lut2_I1_O)        0.299    10.822 r  c2g_unit/rgb_reg[10]_i_7/O
                         net (fo=1, routed)           0.000    10.822    c2g_unit/rgb_reg[10]_i_7_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.372 r  c2g_unit/rgb_reg_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.372    c2g_unit/rgb_reg_reg[10]_i_3_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.594 r  c2g_unit/rgb_reg_reg[11]_i_4/O[0]
                         net (fo=3, routed)           0.813    12.407    sync_unit/frame_unit/gray12[3]
    SLICE_X40Y104        LUT3 (Prop_lut3_I2_O)        0.327    12.734 r  sync_unit/frame_unit/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    12.734    sync_unit/vga_rgb[7]
    SLICE_X40Y104        FDRE                                         r  sync_unit/rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            sync_unit/rgb_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.706ns  (logic 4.110ns (32.347%)  route 8.596ns (67.653%))
  Logic Levels:           11  (CARRY4=5 IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           4.422     5.389    sync_unit/frame_unit/sw_IBUF[9]
    SLICE_X36Y100        LUT6 (Prop_lut6_I4_O)        0.124     5.513 r  sync_unit/frame_unit/rgb_reg[9]_i_2/O
                         net (fo=11, routed)          1.048     6.562    sync_unit/frame_unit/vc_reg_reg[7]_1
    SLICE_X41Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.686 r  sync_unit/frame_unit/gray121__0_carry_i_3/O
                         net (fo=1, routed)           0.519     7.205    c2g_unit/DI[0]
    SLICE_X40Y101        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.801 r  c2g_unit/gray121__0_carry/O[3]
                         net (fo=2, routed)           0.986     8.787    c2g_unit/O[3]
    SLICE_X37Y102        LUT5 (Prop_lut5_I4_O)        0.306     9.093 r  c2g_unit/rgb_reg[10]_i_16/O
                         net (fo=1, routed)           0.000     9.093    sync_unit/frame_unit/rgb_reg[10]_i_12[3]
    SLICE_X37Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.494 r  sync_unit/frame_unit/rgb_reg_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.494    sync_unit/frame_unit/rgb_reg_reg[10]_i_9_n_0
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.716 r  sync_unit/frame_unit/rgb_reg_reg[10]_i_14/O[0]
                         net (fo=1, routed)           0.807    10.523    c2g_unit/C[5]
    SLICE_X39Y103        LUT2 (Prop_lut2_I1_O)        0.299    10.822 r  c2g_unit/rgb_reg[10]_i_7/O
                         net (fo=1, routed)           0.000    10.822    c2g_unit/rgb_reg[10]_i_7_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.372 r  c2g_unit/rgb_reg_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.372    c2g_unit/rgb_reg_reg[10]_i_3_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.594 r  c2g_unit/rgb_reg_reg[11]_i_4/O[0]
                         net (fo=3, routed)           0.813    12.407    sync_unit/frame_unit/gray12[3]
    SLICE_X40Y104        LUT3 (Prop_lut3_I2_O)        0.299    12.706 r  sync_unit/frame_unit/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    12.706    sync_unit/vga_rgb[3]
    SLICE_X40Y104        FDRE                                         r  sync_unit/rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            sync_unit/rgb_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.694ns  (logic 3.949ns (31.109%)  route 8.745ns (68.891%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           4.422     5.389    sync_unit/frame_unit/sw_IBUF[9]
    SLICE_X36Y100        LUT6 (Prop_lut6_I4_O)        0.124     5.513 r  sync_unit/frame_unit/rgb_reg[9]_i_2/O
                         net (fo=11, routed)          1.048     6.562    sync_unit/frame_unit/vc_reg_reg[7]_1
    SLICE_X41Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.686 r  sync_unit/frame_unit/gray121__0_carry_i_3/O
                         net (fo=1, routed)           0.519     7.205    c2g_unit/DI[0]
    SLICE_X40Y101        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.801 r  c2g_unit/gray121__0_carry/O[3]
                         net (fo=2, routed)           0.986     8.787    c2g_unit/O[3]
    SLICE_X37Y102        LUT5 (Prop_lut5_I4_O)        0.306     9.093 r  c2g_unit/rgb_reg[10]_i_16/O
                         net (fo=1, routed)           0.000     9.093    sync_unit/frame_unit/rgb_reg[10]_i_12[3]
    SLICE_X37Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.494 r  sync_unit/frame_unit/rgb_reg_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.494    sync_unit/frame_unit/rgb_reg_reg[10]_i_9_n_0
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.716 r  sync_unit/frame_unit/rgb_reg_reg[10]_i_14/O[0]
                         net (fo=1, routed)           0.807    10.523    c2g_unit/C[5]
    SLICE_X39Y103        LUT2 (Prop_lut2_I1_O)        0.299    10.822 r  c2g_unit/rgb_reg[10]_i_7/O
                         net (fo=1, routed)           0.000    10.822    c2g_unit/rgb_reg[10]_i_7_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.402 r  c2g_unit/rgb_reg_reg[10]_i_3/O[2]
                         net (fo=3, routed)           0.962    12.364    sync_unit/frame_unit/gray12[1]
    SLICE_X40Y104        LUT3 (Prop_lut3_I2_O)        0.330    12.694 r  sync_unit/frame_unit/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    12.694    sync_unit/vga_rgb[5]
    SLICE_X40Y104        FDRE                                         r  sync_unit/rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            sync_unit/rgb_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.666ns  (logic 3.921ns (30.956%)  route 8.745ns (69.044%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           4.422     5.389    sync_unit/frame_unit/sw_IBUF[9]
    SLICE_X36Y100        LUT6 (Prop_lut6_I4_O)        0.124     5.513 r  sync_unit/frame_unit/rgb_reg[9]_i_2/O
                         net (fo=11, routed)          1.048     6.562    sync_unit/frame_unit/vc_reg_reg[7]_1
    SLICE_X41Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.686 r  sync_unit/frame_unit/gray121__0_carry_i_3/O
                         net (fo=1, routed)           0.519     7.205    c2g_unit/DI[0]
    SLICE_X40Y101        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.801 r  c2g_unit/gray121__0_carry/O[3]
                         net (fo=2, routed)           0.986     8.787    c2g_unit/O[3]
    SLICE_X37Y102        LUT5 (Prop_lut5_I4_O)        0.306     9.093 r  c2g_unit/rgb_reg[10]_i_16/O
                         net (fo=1, routed)           0.000     9.093    sync_unit/frame_unit/rgb_reg[10]_i_12[3]
    SLICE_X37Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.494 r  sync_unit/frame_unit/rgb_reg_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.494    sync_unit/frame_unit/rgb_reg_reg[10]_i_9_n_0
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.716 r  sync_unit/frame_unit/rgb_reg_reg[10]_i_14/O[0]
                         net (fo=1, routed)           0.807    10.523    c2g_unit/C[5]
    SLICE_X39Y103        LUT2 (Prop_lut2_I1_O)        0.299    10.822 r  c2g_unit/rgb_reg[10]_i_7/O
                         net (fo=1, routed)           0.000    10.822    c2g_unit/rgb_reg[10]_i_7_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.402 r  c2g_unit/rgb_reg_reg[10]_i_3/O[2]
                         net (fo=3, routed)           0.962    12.364    sync_unit/frame_unit/gray12[1]
    SLICE_X40Y104        LUT3 (Prop_lut3_I2_O)        0.302    12.666 r  sync_unit/frame_unit/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    12.666    sync_unit/vga_rgb[1]
    SLICE_X40Y104        FDRE                                         r  sync_unit/rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            sync_unit/rgb_reg_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.571ns  (logic 3.985ns (31.700%)  route 8.586ns (68.300%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT2=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           4.422     5.389    sync_unit/frame_unit/sw_IBUF[9]
    SLICE_X36Y100        LUT6 (Prop_lut6_I4_O)        0.124     5.513 r  sync_unit/frame_unit/rgb_reg[9]_i_2/O
                         net (fo=11, routed)          1.048     6.562    sync_unit/frame_unit/vc_reg_reg[7]_1
    SLICE_X41Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.686 r  sync_unit/frame_unit/gray121__0_carry_i_3/O
                         net (fo=1, routed)           0.519     7.205    c2g_unit/DI[0]
    SLICE_X40Y101        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.801 r  c2g_unit/gray121__0_carry/O[3]
                         net (fo=2, routed)           0.986     8.787    c2g_unit/O[3]
    SLICE_X37Y102        LUT5 (Prop_lut5_I4_O)        0.306     9.093 r  c2g_unit/rgb_reg[10]_i_16/O
                         net (fo=1, routed)           0.000     9.093    sync_unit/frame_unit/rgb_reg[10]_i_12[3]
    SLICE_X37Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.494 r  sync_unit/frame_unit/rgb_reg_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.494    sync_unit/frame_unit/rgb_reg_reg[10]_i_9_n_0
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.716 r  sync_unit/frame_unit/rgb_reg_reg[10]_i_14/O[0]
                         net (fo=1, routed)           0.807    10.523    c2g_unit/C[5]
    SLICE_X39Y103        LUT2 (Prop_lut2_I1_O)        0.299    10.822 r  c2g_unit/rgb_reg[10]_i_7/O
                         net (fo=1, routed)           0.000    10.822    c2g_unit/rgb_reg[10]_i_7_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.462 r  c2g_unit/rgb_reg_reg[10]_i_3/O[3]
                         net (fo=3, routed)           0.803    12.265    sync_unit/frame_unit/gray12[2]
    SLICE_X40Y103        LUT5 (Prop_lut5_I4_O)        0.306    12.571 r  sync_unit/frame_unit/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    12.571    sync_unit/vga_rgb[10]
    SLICE_X40Y103        FDRE                                         r  sync_unit/rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            sync_unit/rgb_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.494ns  (logic 3.921ns (31.384%)  route 8.573ns (68.616%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           4.422     5.389    sync_unit/frame_unit/sw_IBUF[9]
    SLICE_X36Y100        LUT6 (Prop_lut6_I4_O)        0.124     5.513 r  sync_unit/frame_unit/rgb_reg[9]_i_2/O
                         net (fo=11, routed)          1.048     6.562    sync_unit/frame_unit/vc_reg_reg[7]_1
    SLICE_X41Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.686 r  sync_unit/frame_unit/gray121__0_carry_i_3/O
                         net (fo=1, routed)           0.519     7.205    c2g_unit/DI[0]
    SLICE_X40Y101        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.801 r  c2g_unit/gray121__0_carry/O[3]
                         net (fo=2, routed)           0.986     8.787    c2g_unit/O[3]
    SLICE_X37Y102        LUT5 (Prop_lut5_I4_O)        0.306     9.093 r  c2g_unit/rgb_reg[10]_i_16/O
                         net (fo=1, routed)           0.000     9.093    sync_unit/frame_unit/rgb_reg[10]_i_12[3]
    SLICE_X37Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.494 r  sync_unit/frame_unit/rgb_reg_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.494    sync_unit/frame_unit/rgb_reg_reg[10]_i_9_n_0
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.716 r  sync_unit/frame_unit/rgb_reg_reg[10]_i_14/O[0]
                         net (fo=1, routed)           0.807    10.523    c2g_unit/C[5]
    SLICE_X39Y103        LUT2 (Prop_lut2_I1_O)        0.299    10.822 r  c2g_unit/rgb_reg[10]_i_7/O
                         net (fo=1, routed)           0.000    10.822    c2g_unit/rgb_reg[10]_i_7_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.402 r  c2g_unit/rgb_reg_reg[10]_i_3/O[2]
                         net (fo=3, routed)           0.790    12.192    sync_unit/frame_unit/gray12[1]
    SLICE_X40Y104        LUT3 (Prop_lut3_I2_O)        0.302    12.494 r  sync_unit/frame_unit/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    12.494    sync_unit/vga_rgb[9]
    SLICE_X40Y104        FDRE                                         r  sync_unit/rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            sync_unit/rgb_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.444ns  (logic 4.014ns (32.257%)  route 8.430ns (67.743%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           4.422     5.389    sync_unit/frame_unit/sw_IBUF[9]
    SLICE_X36Y100        LUT6 (Prop_lut6_I4_O)        0.124     5.513 r  sync_unit/frame_unit/rgb_reg[9]_i_2/O
                         net (fo=11, routed)          1.048     6.562    sync_unit/frame_unit/vc_reg_reg[7]_1
    SLICE_X41Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.686 r  sync_unit/frame_unit/gray121__0_carry_i_3/O
                         net (fo=1, routed)           0.519     7.205    c2g_unit/DI[0]
    SLICE_X40Y101        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.801 r  c2g_unit/gray121__0_carry/O[3]
                         net (fo=2, routed)           0.986     8.787    c2g_unit/O[3]
    SLICE_X37Y102        LUT5 (Prop_lut5_I4_O)        0.306     9.093 r  c2g_unit/rgb_reg[10]_i_16/O
                         net (fo=1, routed)           0.000     9.093    sync_unit/frame_unit/rgb_reg[10]_i_12[3]
    SLICE_X37Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.494 r  sync_unit/frame_unit/rgb_reg_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.494    sync_unit/frame_unit/rgb_reg_reg[10]_i_9_n_0
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.716 r  sync_unit/frame_unit/rgb_reg_reg[10]_i_14/O[0]
                         net (fo=1, routed)           0.807    10.523    c2g_unit/C[5]
    SLICE_X39Y103        LUT2 (Prop_lut2_I1_O)        0.299    10.822 r  c2g_unit/rgb_reg[10]_i_7/O
                         net (fo=1, routed)           0.000    10.822    c2g_unit/rgb_reg[10]_i_7_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.462 r  c2g_unit/rgb_reg_reg[10]_i_3/O[3]
                         net (fo=3, routed)           0.646    12.109    sync_unit/frame_unit/gray12[2]
    SLICE_X40Y103        LUT3 (Prop_lut3_I2_O)        0.335    12.444 r  sync_unit/frame_unit/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    12.444    sync_unit/vga_rgb[6]
    SLICE_X40Y103        FDRE                                         r  sync_unit/rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            sync_unit/rgb_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.415ns  (logic 3.985ns (32.099%)  route 8.430ns (67.901%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           4.422     5.389    sync_unit/frame_unit/sw_IBUF[9]
    SLICE_X36Y100        LUT6 (Prop_lut6_I4_O)        0.124     5.513 r  sync_unit/frame_unit/rgb_reg[9]_i_2/O
                         net (fo=11, routed)          1.048     6.562    sync_unit/frame_unit/vc_reg_reg[7]_1
    SLICE_X41Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.686 r  sync_unit/frame_unit/gray121__0_carry_i_3/O
                         net (fo=1, routed)           0.519     7.205    c2g_unit/DI[0]
    SLICE_X40Y101        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.801 r  c2g_unit/gray121__0_carry/O[3]
                         net (fo=2, routed)           0.986     8.787    c2g_unit/O[3]
    SLICE_X37Y102        LUT5 (Prop_lut5_I4_O)        0.306     9.093 r  c2g_unit/rgb_reg[10]_i_16/O
                         net (fo=1, routed)           0.000     9.093    sync_unit/frame_unit/rgb_reg[10]_i_12[3]
    SLICE_X37Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.494 r  sync_unit/frame_unit/rgb_reg_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.494    sync_unit/frame_unit/rgb_reg_reg[10]_i_9_n_0
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.716 r  sync_unit/frame_unit/rgb_reg_reg[10]_i_14/O[0]
                         net (fo=1, routed)           0.807    10.523    c2g_unit/C[5]
    SLICE_X39Y103        LUT2 (Prop_lut2_I1_O)        0.299    10.822 r  c2g_unit/rgb_reg[10]_i_7/O
                         net (fo=1, routed)           0.000    10.822    c2g_unit/rgb_reg[10]_i_7_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.462 r  c2g_unit/rgb_reg_reg[10]_i_3/O[3]
                         net (fo=3, routed)           0.646    12.109    sync_unit/frame_unit/gray12[2]
    SLICE_X40Y103        LUT3 (Prop_lut3_I2_O)        0.306    12.415 r  sync_unit/frame_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    12.415    sync_unit/vga_rgb[2]
    SLICE_X40Y103        FDRE                                         r  sync_unit/rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            sync_unit/rgb_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.158ns  (logic 3.595ns (29.570%)  route 8.563ns (70.430%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           4.422     5.389    sync_unit/frame_unit/sw_IBUF[9]
    SLICE_X36Y100        LUT6 (Prop_lut6_I4_O)        0.124     5.513 r  sync_unit/frame_unit/rgb_reg[9]_i_2/O
                         net (fo=11, routed)          1.048     6.562    sync_unit/frame_unit/vc_reg_reg[7]_1
    SLICE_X41Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.686 r  sync_unit/frame_unit/gray121__0_carry_i_3/O
                         net (fo=1, routed)           0.519     7.205    c2g_unit/DI[0]
    SLICE_X40Y101        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.801 r  c2g_unit/gray121__0_carry/O[3]
                         net (fo=2, routed)           0.986     8.787    c2g_unit/O[3]
    SLICE_X37Y102        LUT5 (Prop_lut5_I4_O)        0.306     9.093 r  c2g_unit/rgb_reg[10]_i_16/O
                         net (fo=1, routed)           0.000     9.093    sync_unit/frame_unit/rgb_reg[10]_i_12[3]
    SLICE_X37Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.494 r  sync_unit/frame_unit/rgb_reg_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.494    sync_unit/frame_unit/rgb_reg_reg[10]_i_9_n_0
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.716 r  sync_unit/frame_unit/rgb_reg_reg[10]_i_14/O[0]
                         net (fo=1, routed)           0.807    10.523    c2g_unit/C[5]
    SLICE_X39Y103        LUT2 (Prop_lut2_I1_O)        0.299    10.822 r  c2g_unit/rgb_reg[10]_i_7/O
                         net (fo=1, routed)           0.000    10.822    c2g_unit/rgb_reg[10]_i_7_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.049 r  c2g_unit/rgb_reg_reg[10]_i_3/O[1]
                         net (fo=3, routed)           0.779    11.829    sync_unit/frame_unit/gray12[0]
    SLICE_X40Y103        LUT3 (Prop_lut3_I2_O)        0.329    12.158 r  sync_unit/frame_unit/rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    12.158    sync_unit/vga_rgb[4]
    SLICE_X40Y103        FDRE                                         r  sync_unit/rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_unit/frame_unit/vc_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_unit/frame_unit/vc_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.186ns (57.025%)  route 0.140ns (42.975%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDRE                         0.000     0.000 r  sync_unit/frame_unit/vc_reg_reg[3]/C
    SLICE_X32Y103        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sync_unit/frame_unit/vc_reg_reg[3]/Q
                         net (fo=7, routed)           0.140     0.281    sync_unit/frame_unit/vc[3]
    SLICE_X31Y103        LUT6 (Prop_lut6_I1_O)        0.045     0.326 r  sync_unit/frame_unit/vc_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.326    sync_unit/frame_unit/vc_next[5]
    SLICE_X31Y103        FDRE                                         r  sync_unit/frame_unit/vc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_unit/frame_unit/hc_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_unit/frame_unit/hc_reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.186ns (54.778%)  route 0.154ns (45.222%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y101        FDRE                         0.000     0.000 r  sync_unit/frame_unit/hc_reg_reg[4]/C
    SLICE_X35Y101        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sync_unit/frame_unit/hc_reg_reg[4]/Q
                         net (fo=8, routed)           0.154     0.295    sync_unit/frame_unit/hc[4]
    SLICE_X34Y102        LUT6 (Prop_lut6_I4_O)        0.045     0.340 r  sync_unit/frame_unit/hc_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.340    sync_unit/frame_unit/hc_next[8]
    SLICE_X34Y102        FDRE                                         r  sync_unit/frame_unit/hc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_unit/frame_unit/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_unit/frame_unit/hc_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.192ns (54.798%)  route 0.158ns (45.202%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y101        FDRE                         0.000     0.000 r  sync_unit/frame_unit/hc_reg_reg[1]/C
    SLICE_X35Y101        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sync_unit/frame_unit/hc_reg_reg[1]/Q
                         net (fo=6, routed)           0.158     0.299    sync_unit/frame_unit/hc[1]
    SLICE_X35Y101        LUT5 (Prop_lut5_I3_O)        0.051     0.350 r  sync_unit/frame_unit/hc_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.350    sync_unit/frame_unit/hc_next[4]
    SLICE_X35Y101        FDRE                                         r  sync_unit/frame_unit/hc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_unit/frame_unit/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_unit/frame_unit/hc_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y101        FDRE                         0.000     0.000 r  sync_unit/frame_unit/hc_reg_reg[1]/C
    SLICE_X35Y101        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sync_unit/frame_unit/hc_reg_reg[1]/Q
                         net (fo=6, routed)           0.179     0.320    sync_unit/frame_unit/hc[1]
    SLICE_X35Y101        LUT3 (Prop_lut3_I2_O)        0.042     0.362 r  sync_unit/frame_unit/hc_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.362    sync_unit/frame_unit/hc_next[2]
    SLICE_X35Y101        FDRE                                         r  sync_unit/frame_unit/hc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_unit/frame_unit/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_unit/frame_unit/hc_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y101        FDRE                         0.000     0.000 r  sync_unit/frame_unit/hc_reg_reg[1]/C
    SLICE_X35Y101        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sync_unit/frame_unit/hc_reg_reg[1]/Q
                         net (fo=6, routed)           0.179     0.320    sync_unit/frame_unit/hc[1]
    SLICE_X35Y101        LUT2 (Prop_lut2_I1_O)        0.045     0.365 r  sync_unit/frame_unit/hc_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.365    sync_unit/frame_unit/hc_next[1]
    SLICE_X35Y101        FDRE                                         r  sync_unit/frame_unit/hc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_unit/frame_unit/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_unit/frame_unit/hc_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y101        FDRE                         0.000     0.000 r  sync_unit/frame_unit/hc_reg_reg[1]/C
    SLICE_X35Y101        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sync_unit/frame_unit/hc_reg_reg[1]/Q
                         net (fo=6, routed)           0.181     0.322    sync_unit/frame_unit/hc[1]
    SLICE_X35Y101        LUT4 (Prop_lut4_I1_O)        0.045     0.367 r  sync_unit/frame_unit/hc_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.367    sync_unit/frame_unit/hc_next[3]
    SLICE_X35Y101        FDRE                                         r  sync_unit/frame_unit/hc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_unit/frame_unit/vc_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_unit/frame_unit/vc_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDRE                         0.000     0.000 r  sync_unit/frame_unit/vc_reg_reg[0]/C
    SLICE_X32Y103        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sync_unit/frame_unit/vc_reg_reg[0]/Q
                         net (fo=9, routed)           0.185     0.326    sync_unit/frame_unit/vc[0]
    SLICE_X32Y103        LUT4 (Prop_lut4_I1_O)        0.042     0.368 r  sync_unit/frame_unit/vc_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.368    sync_unit/frame_unit/vc_next[2]
    SLICE_X32Y103        FDRE                                         r  sync_unit/frame_unit/vc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_unit/frame_unit/hc_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_unit/frame_unit/hc_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE                         0.000     0.000 r  sync_unit/frame_unit/hc_reg_reg[0]/C
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sync_unit/frame_unit/hc_reg_reg[0]/Q
                         net (fo=7, routed)           0.185     0.326    sync_unit/frame_unit/hc[0]
    SLICE_X36Y101        LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  sync_unit/frame_unit/hc_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.371    sync_unit/frame_unit/hc_next[0]
    SLICE_X36Y101        FDRE                                         r  sync_unit/frame_unit/hc_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_unit/frame_unit/vc_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_unit/frame_unit/vc_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDRE                         0.000     0.000 r  sync_unit/frame_unit/vc_reg_reg[0]/C
    SLICE_X32Y103        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sync_unit/frame_unit/vc_reg_reg[0]/Q
                         net (fo=9, routed)           0.185     0.326    sync_unit/frame_unit/vc[0]
    SLICE_X32Y103        LUT2 (Prop_lut2_I0_O)        0.045     0.371 r  sync_unit/frame_unit/vc_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.371    sync_unit/frame_unit/vc_next[0]
    SLICE_X32Y103        FDRE                                         r  sync_unit/frame_unit/vc_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_unit/frame_unit/vc_reg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_unit/frame_unit/vc_reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.183ns (48.726%)  route 0.193ns (51.274%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y103        FDRE                         0.000     0.000 r  sync_unit/frame_unit/vc_reg_reg[7]/C
    SLICE_X33Y103        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sync_unit/frame_unit/vc_reg_reg[7]/Q
                         net (fo=17, routed)          0.193     0.334    sync_unit/frame_unit/vc[7]
    SLICE_X33Y103        LUT4 (Prop_lut4_I2_O)        0.042     0.376 r  sync_unit/frame_unit/vc_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.376    sync_unit/frame_unit/vc_next[8]
    SLICE_X33Y103        FDRE                                         r  sync_unit/frame_unit/vc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------





