
---------- Begin Simulation Statistics ----------
final_tick                                64994774500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 273659                       # Simulator instruction rate (inst/s)
host_mem_usage                                 691612                       # Number of bytes of host memory used
host_op_rate                                   299470                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   365.42                       # Real time elapsed on the host
host_tick_rate                              177863863                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109431930                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.064995                       # Number of seconds simulated
sim_ticks                                 64994774500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             88.089227                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8691572                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9866782                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                345                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            142928                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16334819                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             300025                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          434448                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           134423                       # Number of indirect misses.
system.cpu.branchPred.lookups                20397309                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050668                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1075                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109431930                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.299895                       # CPI: cycles per instruction
system.cpu.discardedOps                        691792                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49587247                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17138771                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          9893865                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        13821193                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.769293                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        129989549                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955325     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241252      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154720      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120626      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44544      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166465      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646456     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534177     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431930                       # Class of committed instruction
system.cpu.tickCycles                       116168356                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6732                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         46604                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1864                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       740994                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          374                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1483402                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            374                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  64994774500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1060                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         6560                       # Transaction distribution
system.membus.trans_dist::CleanEvict              172                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38812                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38812                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1060                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        86476                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  86476                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2971648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2971648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             39872                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   39872    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               39872                       # Request fanout histogram
system.membus.respLayer1.occupancy          212549500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            81414000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  64994774500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            699399                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        67020                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       668512                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           12564                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            43013                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           43013                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        668910                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        30489                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2006332                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       219482                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2225814                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     85595008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      8573568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               94168576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            7106                       # Total snoops (count)
system.tol2bus.snoopTraffic                    419840                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           749518                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002991                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.054611                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 747276     99.70%     99.70% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2242      0.30%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             749518                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1470673000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         110261483                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1003365499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  64994774500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst               668398                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                34136                       # number of demand (read+write) hits
system.l2.demand_hits::total                   702534                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              668398                       # number of overall hits
system.l2.overall_hits::.cpu.data               34136                       # number of overall hits
system.l2.overall_hits::total                  702534                       # number of overall hits
system.l2.demand_misses::.cpu.inst                512                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              39366                       # number of demand (read+write) misses
system.l2.demand_misses::total                  39878                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               512                       # number of overall misses
system.l2.overall_misses::.cpu.data             39366                       # number of overall misses
system.l2.overall_misses::total                 39878                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     39361000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3167777500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3207138500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     39361000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3167777500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3207138500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           668910                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            73502                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               742412                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          668910                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           73502                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              742412                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000765                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.535577                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.053714                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000765                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.535577                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.053714                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76876.953125                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80469.885180                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80423.754953                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76876.953125                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80469.885180                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80423.754953                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                6560                       # number of writebacks
system.l2.writebacks::total                      6560                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           511                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         39361                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             39872                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          511                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        39361                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            39872                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     34186500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2773840500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2808027000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     34186500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2773840500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2808027000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000764                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.535509                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.053706                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000764                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.535509                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.053706                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66901.174168                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70471.799497                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70426.038323                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66901.174168                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70471.799497                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70426.038323                       # average overall mshr miss latency
system.l2.replacements                           7106                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        60460                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            60460                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        60460                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        60460                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       668160                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           668160                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       668160                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       668160                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              4201                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4201                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38812                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38812                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3118390500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3118390500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         43013                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             43013                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.902332                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.902332                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80346.039885                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80346.039885                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2730270500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2730270500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.902332                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.902332                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70346.039885                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70346.039885                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         668398                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             668398                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          512                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              512                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     39361000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     39361000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       668910                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         668910                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000765                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000765                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76876.953125                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76876.953125                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          511                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          511                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     34186500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34186500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000764                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000764                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66901.174168                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66901.174168                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         29935                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             29935                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          554                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             554                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     49387000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     49387000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        30489                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         30489                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.018170                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.018170                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89146.209386                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89146.209386                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          549                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          549                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     43570000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     43570000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.018006                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.018006                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79362.477231                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79362.477231                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  64994774500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 26014.979065                       # Cycle average of tags in use
system.l2.tags.total_refs                     1481532                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     39874                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     37.155339                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.656455                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       312.173504                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     25702.149106                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.009527                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.784367                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.793914                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          361                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3295                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        29078                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11892178                       # Number of tag accesses
system.l2.tags.data_accesses                 11892178                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  64994774500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          32704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2519104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2551808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        32704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       419840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          419840                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             511                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           39361                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               39872                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         6560                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               6560                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            503179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          38758562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              39261741                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       503179                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           503179                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6459596                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              6459596                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6459596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           503179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         38758562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             45721337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      6560.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       511.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     39358.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.019202986500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          363                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          363                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              102957                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6190                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       39872                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6560                       # Number of write requests accepted
system.mem_ctrls.readBursts                     39872                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6560                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              414                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      12.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    423916000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  199345000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1171459750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10632.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29382.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    27416                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5540                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.45                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 39872                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6560                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   39671                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        13454                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    220.770031                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   179.832283                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   166.996295                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1959     14.56%     14.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7921     58.87%     73.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1976     14.69%     88.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          529      3.93%     92.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          715      5.31%     97.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           49      0.36%     97.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           46      0.34%     98.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           58      0.43%     98.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          201      1.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        13454                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          363                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     109.823691                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.665414                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1522.334390                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          360     99.17%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.55%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-29695            1      0.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           363                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          363                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.022039                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.020982                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.195415                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1      0.28%      0.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              352     96.97%     97.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               10      2.75%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           363                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2551616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  418688                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2551808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               419840                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        39.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         6.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     39.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   64994172000                       # Total gap between requests
system.mem_ctrls.avgGap                    1399771.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        32704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2518912                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       418688                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 503178.913252479979                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 38755607.960452266037                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6441871.723087522201                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          511                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        39361                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         6560                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13263750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1158196000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 798006888250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25956.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29424.96                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 121647391.50                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             48166440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             25601070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           142857120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           17126820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5130400080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      15357304800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      12025526400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        32746982730                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        503.840239                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  31122495250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2170220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  31702059250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             47902260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             25456860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           141807540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           17022420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5130400080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      14945570430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      12372250080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        32680409670                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        502.815956                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  32029094750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2170220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  30795459750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     64994774500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  64994774500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     27663486                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27663486                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27663486                       # number of overall hits
system.cpu.icache.overall_hits::total        27663486                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       668910                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         668910                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       668910                       # number of overall misses
system.cpu.icache.overall_misses::total        668910                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   8730269500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   8730269500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   8730269500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   8730269500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28332396                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28332396                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28332396                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28332396                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.023609                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.023609                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.023609                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.023609                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13051.486000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13051.486000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13051.486000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13051.486000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       668512                       # number of writebacks
system.cpu.icache.writebacks::total            668512                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       668910                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       668910                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       668910                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       668910                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   8061359500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   8061359500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   8061359500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   8061359500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.023609                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.023609                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.023609                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.023609                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12051.486000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12051.486000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12051.486000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12051.486000                       # average overall mshr miss latency
system.cpu.icache.replacements                 668512                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27663486                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27663486                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       668910                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        668910                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   8730269500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   8730269500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28332396                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28332396                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.023609                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.023609                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13051.486000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13051.486000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       668910                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       668910                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   8061359500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   8061359500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.023609                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.023609                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12051.486000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12051.486000                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  64994774500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           397.677618                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28332396                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            668910                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             42.356066                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   397.677618                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.776714                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.776714                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          398                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          384                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.777344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          57333702                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         57333702                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  64994774500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  64994774500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  64994774500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     34790894                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34790894                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34794193                       # number of overall hits
system.cpu.dcache.overall_hits::total        34794193                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        99823                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          99823                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        99889                       # number of overall misses
system.cpu.dcache.overall_misses::total         99889                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4930104500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4930104500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4930104500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4930104500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34890717                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34890717                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34894082                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34894082                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002861                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002861                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002863                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002863                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 49388.462579                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49388.462579                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 49355.829971                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49355.829971                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        60460                       # number of writebacks
system.cpu.dcache.writebacks::total             60460                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        26385                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        26385                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        26385                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        26385                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        73438                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        73438                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        73498                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        73498                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3655524500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3655524500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3657193000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3657193000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002105                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002105                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002106                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002106                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 49777.015986                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 49777.015986                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 49759.081880                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49759.081880                       # average overall mshr miss latency
system.cpu.dcache.replacements                  72478                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20554361                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20554361                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        37138                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         37138                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    553717000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    553717000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20591499                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20591499                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001804                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001804                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 14909.715117                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14909.715117                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6695                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6695                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        30443                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        30443                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    420020500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    420020500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001478                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001478                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13796.948395                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13796.948395                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14236533                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14236533                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        62685                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        62685                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4376387500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4376387500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14299218                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14299218                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004384                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004384                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69815.545984                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69815.545984                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        19690                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        19690                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        42995                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        42995                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3235504000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3235504000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003007                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003007                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75253.029422                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75253.029422                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3299                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3299                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           66                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           66                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3365                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3365                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.019614                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.019614                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           60                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           60                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1668500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1668500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.017831                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.017831                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 27808.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 27808.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89078                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89078                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       112000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       112000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000045                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000045                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        28000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        28000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       108000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       108000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000045                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000045                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        27000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        27000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  64994774500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1018.431667                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35045855                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             73502                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            476.801380                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            195500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1018.431667                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994562                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994562                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          459                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          511                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35145748                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35145748                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  64994774500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  64994774500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
