==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'source/led_register.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'ap_int<1>::ap_int(int)' into 'led_register(ap_int<1>&, int, int)' (source/led_register.cpp:13:8)
INFO: [HLS 214-131] Inlining function 'ap_int<1>::operator=(ap_int<1> const&)' into 'led_register(ap_int<1>&, int, int)' (source/led_register.cpp:13:6)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 947.992 ; gain = 862.344
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 947.992 ; gain = 862.344
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 947.992 ; gain = 862.344
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 947.992 ; gain = 862.344
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 947.992 ; gain = 862.344
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 947.992 ; gain = 862.344
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'led_register' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'led_register' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.805 seconds; current allocated memory: 153.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 153.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'led_register' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'led_register/led' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'led' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'led_register/total_cnt' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'led_register/high_cnt' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'led_register' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'led_register'.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 153.491 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 947.992 ; gain = 862.344
INFO: [VHDL 208-304] Generating VHDL RTL for led_register.
INFO: [VLOG 209-307] Generating Verilog RTL for led_register.
INFO: [HLS 200-789] **** Estimated Fmax: 432.15 MHz
INFO: [HLS 200-112] Total elapsed time: 18.432 seconds; peak allocated memory: 153.491 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'source/led_register.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'ap_int<1>::ap_int<1, true>(ap_int_base<1, true> const&)' into 'ap_int_base<1, true>::operator~() const' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:765:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, true>::operator~() const' into 'led_register(ap_int<1>&, int, int)' (source/led_register.cpp:13:22)
INFO: [HLS 214-131] Inlining function 'ap_int<1>::operator=(ap_int<1> const&)' into 'led_register(ap_int<1>&, int, int)' (source/led_register.cpp:13:6)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 997.988 ; gain = 879.641
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 997.988 ; gain = 879.641
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 997.988 ; gain = 879.641
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 997.988 ; gain = 879.641
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_10_1' (source/led_register.cpp:10) in function 'led_register' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (source/led_register.cpp:10:27) in function 'led_register'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 997.988 ; gain = 879.641
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 997.988 ; gain = 879.641
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'led_register' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'led_register' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_10_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.365 seconds; current allocated memory: 154.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 154.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'led_register' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'led_register/led' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'led' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'led_register/total_cnt' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'led_register/high_cnt' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'led_register' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'led_register'.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 154.358 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 997.988 ; gain = 879.641
INFO: [VHDL 208-304] Generating VHDL RTL for led_register.
INFO: [VLOG 209-307] Generating Verilog RTL for led_register.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 693.48 MHz
INFO: [HLS 200-112] Total elapsed time: 11.578 seconds; peak allocated memory: 154.358 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file led_register/solution1/impl/export.zip
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'source/led_register.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'ap_int<1>::ap_int<1, true>(ap_int_base<1, true> const&)' into 'ap_int_base<1, true>::operator~() const' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:765:12)
INFO: [HLS 214-131] Inlining function 'ap_int<1>::ap_int(int)' into 'led_register(ap_int<1>&, int, int)' (source/led_register.cpp:9:6)
INFO: [HLS 214-131] Inlining function 'ap_int<1>::operator=(ap_int<1> const&)' into 'led_register(ap_int<1>&, int, int)' (source/led_register.cpp:14:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, true>::operator~() const' into 'led_register(ap_int<1>&, int, int)' (source/led_register.cpp:14:22)
INFO: [HLS 214-131] Inlining function 'ap_int<1>::operator=(ap_int<1> const&)' into 'led_register(ap_int<1>&, int, int)' (source/led_register.cpp:9:5)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 997.914 ; gain = 879.598
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 997.914 ; gain = 879.598
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 997.914 ; gain = 879.598
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 997.914 ; gain = 879.598
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' (source/led_register.cpp:10) in function 'led_register' automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 997.914 ; gain = 879.598
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 997.914 ; gain = 879.598
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'led_register' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'led_register' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.421 seconds; current allocated memory: 154.036 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 154.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'led_register' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'led_register/led' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'led' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'led_register/total_cnt' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'led_register/high_cnt' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'led_register' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'led_register'.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 154.400 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 997.914 ; gain = 879.598
INFO: [VHDL 208-304] Generating VHDL RTL for led_register.
INFO: [VLOG 209-307] Generating Verilog RTL for led_register.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 693.48 MHz
INFO: [HLS 200-112] Total elapsed time: 11.597 seconds; peak allocated memory: 154.400 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file led_register/solution1/impl/export.zip
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu4ev-sfvc784-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_optimization_level=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_phys_opt=none
INFO: [HLS 200-1464] Running solution command: config_export -vivado_report_level=0
INFO: [HLS 200-10] Analyzing design file 'source/led_register.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'ap_int<1>::ap_int<1, true>(ap_int_base<1, true> const&)' into 'ap_int_base<1, true>::operator~() const' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:765:12)
INFO: [HLS 214-131] Inlining function 'ap_int<1>::ap_int(int)' into 'led_register(ap_int<1>&, int, int)' (source/led_register.cpp:9:6)
INFO: [HLS 214-131] Inlining function 'ap_int<1>::operator=(ap_int<1> const&)' into 'led_register(ap_int<1>&, int, int)' (source/led_register.cpp:14:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, true>::operator~() const' into 'led_register(ap_int<1>&, int, int)' (source/led_register.cpp:14:22)
INFO: [HLS 214-131] Inlining function 'ap_int<1>::operator=(ap_int<1> const&)' into 'led_register(ap_int<1>&, int, int)' (source/led_register.cpp:9:5)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 997.785 ; gain = 879.609
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 997.785 ; gain = 879.609
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 997.785 ; gain = 879.609
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 997.785 ; gain = 879.609
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' (source/led_register.cpp:10) in function 'led_register' automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 997.785 ; gain = 879.609
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 997.785 ; gain = 879.609
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'led_register' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'led_register' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.636 seconds; current allocated memory: 154.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 154.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'led_register' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'led_register/led' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'led' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'led_register/total_cnt' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'led_register/high_cnt' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'led_register' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'led_register'.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 154.548 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 997.785 ; gain = 879.609
INFO: [VHDL 208-304] Generating VHDL RTL for led_register.
INFO: [VLOG 209-307] Generating Verilog RTL for led_register.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 693.48 MHz
INFO: [HLS 200-112] Total elapsed time: 11.877 seconds; peak allocated memory: 154.548 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu4ev-sfvc784-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_optimization_level=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_phys_opt=none
INFO: [HLS 200-1464] Running solution command: config_export -vivado_report_level=0
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file led_register/solution1/impl/export.zip
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5ev-sfvc784-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_optimization_level=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_phys_opt=none
INFO: [HLS 200-1464] Running solution command: config_export -vivado_report_level=0
INFO: [HLS 200-10] Analyzing design file 'source/led_register.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'ap_int<1>::ap_int<1, true>(ap_int_base<1, true> const&)' into 'ap_int_base<1, true>::operator~() const' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:765:12)
INFO: [HLS 214-131] Inlining function 'ap_int<1>::ap_int(int)' into 'led_register(ap_int<1>&, int, int)' (source/led_register.cpp:9:6)
INFO: [HLS 214-131] Inlining function 'ap_int<1>::operator=(ap_int<1> const&)' into 'led_register(ap_int<1>&, int, int)' (source/led_register.cpp:14:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, true>::operator~() const' into 'led_register(ap_int<1>&, int, int)' (source/led_register.cpp:14:22)
INFO: [HLS 214-131] Inlining function 'ap_int<1>::operator=(ap_int<1> const&)' into 'led_register(ap_int<1>&, int, int)' (source/led_register.cpp:9:5)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 977.965 ; gain = 859.566
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 977.965 ; gain = 859.566
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 977.965 ; gain = 859.566
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 977.965 ; gain = 859.566
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' (source/led_register.cpp:10) in function 'led_register' automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 977.965 ; gain = 859.566
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 977.965 ; gain = 859.566
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'led_register' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'led_register' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.782 seconds; current allocated memory: 154.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 154.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'led_register' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'led_register/led' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'led' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'led_register/total_cnt' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'led_register/high_cnt' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'led_register' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'led_register'.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 154.548 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 977.965 ; gain = 859.566
INFO: [VHDL 208-304] Generating VHDL RTL for led_register.
INFO: [VLOG 209-307] Generating Verilog RTL for led_register.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 693.48 MHz
INFO: [HLS 200-112] Total elapsed time: 29.637 seconds; peak allocated memory: 154.548 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5ev-sfvc784-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_optimization_level=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_phys_opt=none
INFO: [HLS 200-1464] Running solution command: config_export -vivado_report_level=0
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file led_register/solution1/impl/export.zip
