// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition"

// DATE "03/26/2024 16:01:36"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for QuestaSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module g31_SHA256 (
	hash_out,
	RESET,
	CLK);
output 	[255:0] hash_out;
input 	RESET;
input 	CLK;

// Design Ports Information
// hash_out[0]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[1]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[2]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[3]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[4]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[5]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[6]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[7]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[8]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[9]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[10]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[11]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[12]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[13]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[14]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[15]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[16]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[17]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[18]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[19]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[20]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[21]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[22]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[23]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[24]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[25]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[26]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[27]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[28]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[29]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[30]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[31]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[32]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[33]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[34]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[35]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[36]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[37]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[38]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[39]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[40]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[41]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[42]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[43]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[44]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[45]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[46]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[47]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[48]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[49]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[50]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[51]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[52]	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[53]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[54]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[55]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[56]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[57]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[58]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[59]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[60]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[61]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[62]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[63]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[64]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[65]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[66]	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[67]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[68]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[69]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[70]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[71]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[72]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[73]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[74]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[75]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[76]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[77]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[78]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[79]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[80]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[81]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[82]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[83]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[84]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[85]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[86]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[87]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[88]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[89]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[90]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[91]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[92]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[93]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[94]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[95]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[96]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[97]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[98]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[99]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[100]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[101]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[102]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[103]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[104]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[105]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[106]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[107]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[108]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[109]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[110]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[111]	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[112]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[113]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[114]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[115]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[116]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[117]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[118]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[119]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[120]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[121]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[122]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[123]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[124]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[125]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[126]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[127]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[128]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[129]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[130]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[131]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[132]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[133]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[134]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[135]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[136]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[137]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[138]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[139]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[140]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[141]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[142]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[143]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[144]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[145]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[146]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[147]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[148]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[149]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[150]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[151]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[152]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[153]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[154]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[155]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[156]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[157]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[158]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[159]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[160]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[161]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[162]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[163]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[164]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[165]	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[166]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[167]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[168]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[169]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[170]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[171]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[172]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[173]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[174]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[175]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[176]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[177]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[178]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[179]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[180]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[181]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[182]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[183]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[184]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[185]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[186]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[187]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[188]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[189]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[190]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[191]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[192]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[193]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[194]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[195]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[196]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[197]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[198]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[199]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[200]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[201]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[202]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[203]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[204]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[205]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[206]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[207]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[208]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[209]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[210]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[211]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[212]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[213]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[214]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[215]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[216]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[217]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[218]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[219]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[220]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[221]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[222]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[223]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[224]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[225]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[226]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[227]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[228]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[229]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[230]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[231]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[232]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[233]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[234]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[235]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[236]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[237]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[238]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[239]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[240]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[241]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[242]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[243]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[244]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[245]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[246]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[247]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[248]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[249]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[250]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[251]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[252]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[253]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[254]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hash_out[255]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RESET	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLK~input_o ;
wire \CLK~inputCLKENA0_outclk ;
wire \RESET~input_o ;
wire \state.RUN~q ;
wire \Selector8~0_combout ;
wire \Selector7~0_combout ;
wire \Selector6~0_combout ;
wire \Selector2~0_combout ;
wire \Selector5~0_combout ;
wire \Selector2~1_combout ;
wire \Selector4~0_combout ;
wire \Selector2~2_combout ;
wire \Selector3~0_combout ;
wire \state.IDLE~0_combout ;
wire \state.IDLE~q ;
wire \Selector1~0_combout ;
wire \state.RUN~DUPLICATE_q ;
wire \LD~0_combout ;
wire \LD~q ;
wire \i1|F_reg[17]~DUPLICATE_q ;
wire \i1|G_reg~11_combout ;
wire \i1|F_reg~11_combout ;
wire \i1|G_reg~17_combout ;
wire \i1|G_reg[28]~DUPLICATE_q ;
wire \i1|g31_SIG_CH_MAJ_inst|CH[28]~28_combout ;
wire \i1|H_reg~8_combout ;
wire \i1|g31_SIG_CH_MAJ_inst|MAJ[14]~14_combout ;
wire \i1|B_reg~8_combout ;
wire \i1|B_reg[16]~DUPLICATE_q ;
wire \i1|C_reg[16]~DUPLICATE_q ;
wire \i1|g31_SIG_CH_MAJ_inst|MAJ[16]~16_combout ;
wire \i1|D_reg~10_combout ;
wire \i1|A_reg[15]~DUPLICATE_q ;
wire \i1|C_reg[15]~DUPLICATE_q ;
wire \i1|g31_SIG_CH_MAJ_inst|MAJ[15]~15_combout ;
wire \i1|B_reg~4_combout ;
wire \i1|g31_SIG_CH_MAJ_inst|MAJ[10]~10_combout ;
wire \i1|D_reg~5_combout ;
wire \i1|B_reg~18_combout ;
wire \i1|g31_SIG_CH_MAJ_inst|MAJ[31]~31_combout ;
wire \i1|B_reg[23]~feeder_combout ;
wire \i1|C_reg[23]~feeder_combout ;
wire \i1|g31_SIG_CH_MAJ_inst|MAJ[23]~23_combout ;
wire \i1|C_reg~1_combout ;
wire \i1|g31_SIG_CH_MAJ_inst|MAJ[4]~4_combout ;
wire \i1|B_reg~17_combout ;
wire \i1|C_reg~18_combout ;
wire \i1|g31_SIG_CH_MAJ_inst|MAJ[29]~29_combout ;
wire \i1|B_reg~16_combout ;
wire \i1|C_reg~17_combout ;
wire \i1|g31_SIG_CH_MAJ_inst|MAJ[28]~28_combout ;
wire \i1|B_reg[20]~DUPLICATE_q ;
wire \i1|C_reg[20]~DUPLICATE_q ;
wire \i1|g31_SIG_CH_MAJ_inst|MAJ[20]~20_combout ;
wire \i1|B_reg~12_combout ;
wire \i1|C_reg~14_combout ;
wire \i1|g31_SIG_CH_MAJ_inst|MAJ[22]~22_combout ;
wire \i1|D_reg~14_combout ;
wire \i1|B_reg~5_combout ;
wire \i1|C_reg[11]~DUPLICATE_q ;
wire \i1|g31_SIG_CH_MAJ_inst|MAJ[11]~11_combout ;
wire \i1|B_reg~13_combout ;
wire \i1|B_reg[24]~DUPLICATE_q ;
wire \i1|D_reg~15_combout ;
wire \i1|E_reg[16]~DUPLICATE_q ;
wire \i1|g31_SIG_CH_MAJ_inst|MAJ[2]~2_combout ;
wire \i1|F_reg~0_combout ;
wire \i1|g31_SIG_CH_MAJ_inst|CH[2]~2_combout ;
wire \i1|E_reg[8]~DUPLICATE_q ;
wire \i1|g31_SIG_CH_MAJ_inst|MAJ[27]~27_combout ;
wire \i1|F_reg~10_combout ;
wire \i1|G_reg~16_combout ;
wire \i1|H_reg~13_combout ;
wire \i1|B_reg[26]~feeder_combout ;
wire \i1|C_reg~15_combout ;
wire \i1|D_reg~16_combout ;
wire \i1|E_reg[26]~DUPLICATE_q ;
wire \i1|G_reg~15_combout ;
wire \i1|g31_SIG_CH_MAJ_inst|CH[26]~26_combout ;
wire \i1|C_reg[5]~DUPLICATE_q ;
wire \i1|g31_SIG_CH_MAJ_inst|MAJ[5]~5_combout ;
wire \i1|F_reg[5]~DUPLICATE_q ;
wire \i1|G_reg~3_combout ;
wire \i1|F_reg~3_combout ;
wire \i1|G_reg~6_combout ;
wire \i1|G_reg[11]~DUPLICATE_q ;
wire \i1|H_reg~5_combout ;
wire \i1|g31_SIG_CH_MAJ_inst|CH[11]~11_combout ;
wire \i1|F_reg~5_combout ;
wire \i1|G_reg~8_combout ;
wire \i1|H_reg~6_combout ;
wire \i1|g31_SIG_CH_MAJ_inst|CH[14]~14_combout ;
wire \i1|B_reg~2_combout ;
wire \i1|D_reg[7]~feeder_combout ;
wire \i1|F_reg~2_combout ;
wire \i1|F_reg[7]~DUPLICATE_q ;
wire \i1|G_reg~4_combout ;
wire \i1|D_reg~17_combout ;
wire \i1|E_reg[29]~DUPLICATE_q ;
wire \i1|g31_SIG_CH_MAJ_inst|MAJ[3]~3_combout ;
wire \i1|B_reg~14_combout ;
wire \i1|g31_SIG_CH_MAJ_inst|MAJ[25]~25_combout ;
wire \i1|C_reg~3_combout ;
wire \i1|g31_SIG_CH_MAJ_inst|MAJ[6]~6_combout ;
wire \i1|A_reg[19]~DUPLICATE_q ;
wire \i1|F_reg~1_combout ;
wire \i1|G_reg~2_combout ;
wire \i1|H_reg~1_combout ;
wire \i1|g31_SIG_CH_MAJ_inst|CH[3]~3_combout ;
wire \i1|F_reg[12]~DUPLICATE_q ;
wire \i1|G_reg~7_combout ;
wire \i1|G_reg[12]~DUPLICATE_q ;
wire \i1|g31_SIG_CH_MAJ_inst|CH[12]~12_combout ;
wire \i1|Add6~90 ;
wire \i1|Add6~93_sumout ;
wire \i1|g31_SIG_CH_MAJ_inst|CH[10]~10_combout ;
wire \i1|E_reg[9]~DUPLICATE_q ;
wire \i1|G_reg~5_combout ;
wire \i1|H_reg~3_combout ;
wire \i1|g31_SIG_CH_MAJ_inst|CH[8]~8_combout ;
wire \i1|C_reg~12_combout ;
wire \i1|D_reg~13_combout ;
wire \i1|g31_SIG_CH_MAJ_inst|CH[19]~19_combout ;
wire \i1|F_reg~9_combout ;
wire \i1|G_reg~14_combout ;
wire \i1|H_reg~12_combout ;
wire \i1|H_reg[25]~DUPLICATE_q ;
wire \i1|D_reg~18_combout ;
wire \i1|F_reg~12_combout ;
wire \i1|G_reg[31]~DUPLICATE_q ;
wire \i1|g31_SIG_CH_MAJ_inst|CH[31]~31_combout ;
wire \i1|C_reg[30]~DUPLICATE_q ;
wire \i1|g31_SIG_CH_MAJ_inst|MAJ[30]~30_combout ;
wire \i1|g31_SIG_CH_MAJ_inst|CH[30]~30_combout ;
wire \i1|G_reg[29]~DUPLICATE_q ;
wire \i1|g31_SIG_CH_MAJ_inst|CH[29]~29_combout ;
wire \i1|H_reg~14_combout ;
wire \i1|g31_SIG_CH_MAJ_inst|CH[27]~27_combout ;
wire \i1|g31_SIG_CH_MAJ_inst|CH[25]~25_combout ;
wire \i1|G_reg~13_combout ;
wire \i1|G_reg[24]~feeder_combout ;
wire \i1|H_reg~11_combout ;
wire \i1|G_reg~12_combout ;
wire \i1|H_reg~10_combout ;
wire \i1|g31_SIG_CH_MAJ_inst|CH[23]~23_combout ;
wire \i1|g31_SIG_CH_MAJ_inst|CH[22]~22_combout ;
wire \i1|g31_SIG_CH_MAJ_inst|CH[21]~21_combout ;
wire \i1|g31_SIG_CH_MAJ_inst|CH[20]~20_combout ;
wire \i1|F_reg~7_combout ;
wire \i1|g31_SIG_CH_MAJ_inst|CH[18]~18_combout ;
wire \i1|G_reg[17]~DUPLICATE_q ;
wire \i1|g31_SIG_CH_MAJ_inst|CH[17]~17_combout ;
wire \i1|F_reg[15]~DUPLICATE_q ;
wire \i1|G_reg~9_combout ;
wire \i1|H_reg~7_combout ;
wire \i1|g31_SIG_CH_MAJ_inst|CH[15]~15_combout ;
wire \i1|G_reg[13]~DUPLICATE_q ;
wire \i1|g31_SIG_CH_MAJ_inst|CH[13]~13_combout ;
wire \i1|g31_SIG_CH_MAJ_inst|CH[7]~7_combout ;
wire \i1|G_reg[6]~DUPLICATE_q ;
wire \i1|g31_SIG_CH_MAJ_inst|CH[6]~6_combout ;
wire \i1|g31_SIG_CH_MAJ_inst|CH[5]~5_combout ;
wire \i1|H_reg~2_combout ;
wire \i1|g31_SIG_CH_MAJ_inst|CH[4]~4_combout ;
wire \i1|g31_SIG_CH_MAJ_inst|CH[1]~1_combout ;
wire \i1|g31_SIG_CH_MAJ_inst|CH[0]~0_combout ;
wire \i1|Add3~2 ;
wire \i1|Add3~3 ;
wire \i1|Add3~7 ;
wire \i1|Add3~11 ;
wire \i1|Add3~14 ;
wire \i1|Add3~15 ;
wire \i1|Add3~18 ;
wire \i1|Add3~19 ;
wire \i1|Add3~22 ;
wire \i1|Add3~23 ;
wire \i1|Add3~26 ;
wire \i1|Add3~27 ;
wire \i1|Add3~30 ;
wire \i1|Add3~31 ;
wire \i1|Add3~35 ;
wire \i1|Add3~39 ;
wire \i1|Add3~43 ;
wire \i1|Add3~47 ;
wire \i1|Add3~50 ;
wire \i1|Add3~51 ;
wire \i1|Add3~53_sumout ;
wire \i1|B_reg~6_combout ;
wire \i1|C_reg~7_combout ;
wire \i1|D_reg~7_combout ;
wire \i1|A_reg[2]~DUPLICATE_q ;
wire \i1|g31_SIG_CH_MAJ_inst|MAJ[12]~12_combout ;
wire \i1|g31_SIG_CH_MAJ_inst|MAJ[9]~9_combout ;
wire \i1|g31_SIG_CH_MAJ_inst|MAJ[8]~8_combout ;
wire \i1|Add3~33_sumout ;
wire \i1|g31_SIG_CH_MAJ_inst|MAJ[7]~7_combout ;
wire \i1|A_reg[1]~DUPLICATE_q ;
wire \i1|C_reg~0_combout ;
wire \i1|g31_SIG_CH_MAJ_inst|MAJ[1]~1_combout ;
wire \i1|B_reg~0_combout ;
wire \i1|g31_SIG_CH_MAJ_inst|MAJ[0]~0_combout ;
wire \i1|Add4~2 ;
wire \i1|Add4~3 ;
wire \i1|Add4~6 ;
wire \i1|Add4~7 ;
wire \i1|Add4~10 ;
wire \i1|Add4~11 ;
wire \i1|Add4~15 ;
wire \i1|Add4~19 ;
wire \i1|Add4~23 ;
wire \i1|Add4~26 ;
wire \i1|Add4~27 ;
wire \i1|Add4~30 ;
wire \i1|Add4~31 ;
wire \i1|Add4~34 ;
wire \i1|Add4~35 ;
wire \i1|Add4~38 ;
wire \i1|Add4~39 ;
wire \i1|Add4~42 ;
wire \i1|Add4~43 ;
wire \i1|Add4~46 ;
wire \i1|Add4~47 ;
wire \i1|Add4~49_sumout ;
wire \i1|A_reg[12]~DUPLICATE_q ;
wire \i1|C_reg~6_combout ;
wire \i1|D_reg~6_combout ;
wire \i1|Add6~42 ;
wire \i1|Add6~46 ;
wire \i1|Add6~50 ;
wire \i1|Add6~53_sumout ;
wire \i1|F_reg~4_combout ;
wire \i1|F_reg[13]~DUPLICATE_q ;
wire \i1|Add3~54 ;
wire \i1|Add3~55 ;
wire \i1|Add3~58 ;
wire \i1|Add3~59 ;
wire \i1|Add3~62 ;
wire \i1|Add3~63 ;
wire \i1|Add3~66 ;
wire \i1|Add3~67 ;
wire \i1|Add3~70 ;
wire \i1|Add3~71 ;
wire \i1|Add3~74 ;
wire \i1|Add3~75 ;
wire \i1|Add3~78 ;
wire \i1|Add3~79 ;
wire \i1|Add3~82 ;
wire \i1|Add3~83 ;
wire \i1|Add3~86 ;
wire \i1|Add3~87 ;
wire \i1|Add3~90 ;
wire \i1|Add3~91 ;
wire \i1|Add3~94 ;
wire \i1|Add3~95 ;
wire \i1|Add3~98 ;
wire \i1|Add3~99 ;
wire \i1|Add3~102 ;
wire \i1|Add3~103 ;
wire \i1|Add3~106 ;
wire \i1|Add3~107 ;
wire \i1|Add3~110 ;
wire \i1|Add3~111 ;
wire \i1|Add3~114 ;
wire \i1|Add3~115 ;
wire \i1|Add3~118 ;
wire \i1|Add3~119 ;
wire \i1|Add3~121_sumout ;
wire \i1|g31_SIG_CH_MAJ_inst|MAJ[26]~26_combout ;
wire \i1|C_reg[24]~DUPLICATE_q ;
wire \i1|g31_SIG_CH_MAJ_inst|MAJ[24]~24_combout ;
wire \i1|g31_SIG_CH_MAJ_inst|MAJ[21]~21_combout ;
wire \i1|g31_SIG_CH_MAJ_inst|MAJ[19]~19_combout ;
wire \i1|B_reg~10_combout ;
wire \i1|C_reg~11_combout ;
wire \i1|C_reg[18]~DUPLICATE_q ;
wire \i1|g31_SIG_CH_MAJ_inst|MAJ[18]~18_combout ;
wire \i1|B_reg~9_combout ;
wire \i1|C_reg~10_combout ;
wire \i1|g31_SIG_CH_MAJ_inst|MAJ[17]~17_combout ;
wire \i1|B_reg[13]~DUPLICATE_q ;
wire \i1|g31_SIG_CH_MAJ_inst|MAJ[13]~13_combout ;
wire \i1|Add4~50 ;
wire \i1|Add4~51 ;
wire \i1|Add4~54 ;
wire \i1|Add4~55 ;
wire \i1|Add4~58 ;
wire \i1|Add4~59 ;
wire \i1|Add4~62 ;
wire \i1|Add4~63 ;
wire \i1|Add4~66 ;
wire \i1|Add4~67 ;
wire \i1|Add4~70 ;
wire \i1|Add4~71 ;
wire \i1|Add4~74 ;
wire \i1|Add4~75 ;
wire \i1|Add4~78 ;
wire \i1|Add4~79 ;
wire \i1|Add4~82 ;
wire \i1|Add4~83 ;
wire \i1|Add4~86 ;
wire \i1|Add4~87 ;
wire \i1|Add4~90 ;
wire \i1|Add4~91 ;
wire \i1|Add4~94 ;
wire \i1|Add4~95 ;
wire \i1|Add4~98 ;
wire \i1|Add4~99 ;
wire \i1|Add4~102 ;
wire \i1|Add4~103 ;
wire \i1|Add4~106 ;
wire \i1|Add4~107 ;
wire \i1|Add4~110 ;
wire \i1|Add4~111 ;
wire \i1|Add4~114 ;
wire \i1|Add4~115 ;
wire \i1|Add4~118 ;
wire \i1|Add4~119 ;
wire \i1|Add4~121_sumout ;
wire \i1|A_reg~15_combout ;
wire \i1|Add6~98 ;
wire \i1|Add6~102 ;
wire \i1|Add6~106 ;
wire \i1|Add6~110 ;
wire \i1|Add6~114 ;
wire \i1|Add6~118 ;
wire \i1|Add6~121_sumout ;
wire \i1|E_reg~15_combout ;
wire \i1|H_reg~15_combout ;
wire \i1|Add3~122 ;
wire \i1|Add3~123 ;
wire \i1|Add3~125_sumout ;
wire \i1|Add6~122 ;
wire \i1|Add6~125_sumout ;
wire \i1|Add3~101_sumout ;
wire \i1|Add6~101_sumout ;
wire \i1|Add3~77_sumout ;
wire \i1|D_reg~12_combout ;
wire \i1|D_reg~11_combout ;
wire \i1|Add6~66 ;
wire \i1|Add6~70 ;
wire \i1|Add6~74 ;
wire \i1|Add6~77_sumout ;
wire \i1|E_reg~12_combout ;
wire \i1|Add3~34 ;
wire \i1|Add3~38 ;
wire \i1|Add3~42 ;
wire \i1|Add3~46 ;
wire \i1|Add3~49_sumout ;
wire \i1|Add6~49_sumout ;
wire \i1|E_reg~8_combout ;
wire \i1|E_reg[12]~DUPLICATE_q ;
wire \i1|Add3~5_sumout ;
wire \i1|D_reg~0_combout ;
wire \i1|Add6~2 ;
wire \i1|Add6~5_sumout ;
wire \i1|E_reg~1_combout ;
wire \i1|G_reg~1_combout ;
wire \i1|Add3~6 ;
wire \i1|Add3~10 ;
wire \i1|Add3~13_sumout ;
wire \i1|Add4~14 ;
wire \i1|Add4~18 ;
wire \i1|Add4~22 ;
wire \i1|Add4~25_sumout ;
wire \i1|A_reg~4_combout ;
wire \i1|Add4~101_sumout ;
wire \i1|A_reg~12_combout ;
wire \i1|Add4~13_sumout ;
wire \i1|C_reg[3]~DUPLICATE_q ;
wire \i1|D_reg~1_combout ;
wire \i1|Add6~6 ;
wire \i1|Add6~10 ;
wire \i1|Add6~13_sumout ;
wire \i1|E_reg~3_combout ;
wire \i1|Add3~117_sumout ;
wire \i1|Add6~117_sumout ;
wire \i1|Add3~73_sumout ;
wire \i1|Add6~73_sumout ;
wire \i1|E_reg~11_combout ;
wire \i1|Add3~29_sumout ;
wire \i1|D_reg~2_combout ;
wire \i1|Add6~14 ;
wire \i1|Add6~18 ;
wire \i1|Add6~22 ;
wire \i1|Add6~26 ;
wire \i1|Add6~29_sumout ;
wire \i1|Add3~57_sumout ;
wire \i1|Add6~54 ;
wire \i1|Add6~58 ;
wire \i1|Add6~61_sumout ;
wire \i1|Add3~17_sumout ;
wire \i1|Add6~17_sumout ;
wire \i1|E_reg~4_combout ;
wire \i1|Add3~45_sumout ;
wire \i1|Add6~45_sumout ;
wire \i1|E_reg[11]~DUPLICATE_q ;
wire \i1|Add3~21_sumout ;
wire \i1|Add4~21_sumout ;
wire \i1|A_reg~3_combout ;
wire \i1|C_reg~2_combout ;
wire \i1|D_reg~3_combout ;
wire \i1|Add6~21_sumout ;
wire \i1|E_reg~5_combout ;
wire \i1|Add3~105_sumout ;
wire \i1|Add6~105_sumout ;
wire \i1|Add3~81_sumout ;
wire \i1|Add6~78 ;
wire \i1|Add6~81_sumout ;
wire \i1|E_reg[20]~DUPLICATE_q ;
wire \i1|Add3~109_sumout ;
wire \i1|Add4~109_sumout ;
wire \i1|A_reg~13_combout ;
wire \i1|B_reg~15_combout ;
wire \i1|C_reg~16_combout ;
wire \i1|C_reg[27]~DUPLICATE_q ;
wire \i1|Add6~109_sumout ;
wire \i1|E_reg[27]~DUPLICATE_q ;
wire \i1|Add3~9_sumout ;
wire \i1|Add4~9_sumout ;
wire \i1|A_reg~2_combout ;
wire \i1|B_reg~1_combout ;
wire \i1|Add6~9_sumout ;
wire \i1|E_reg~2_combout ;
wire \i1|E_reg[2]~DUPLICATE_q ;
wire \i1|Add3~93_sumout ;
wire \i1|Add6~94 ;
wire \i1|Add6~97_sumout ;
wire \i1|E_reg~13_combout ;
wire \i1|F_reg~8_combout ;
wire \i1|g31_SIG_CH_MAJ_inst|CH[24]~24_combout ;
wire \i1|Add3~97_sumout ;
wire \i1|Add4~97_sumout ;
wire \i1|Add4~45_sumout ;
wire \i1|Add4~85_sumout ;
wire \i1|B_reg~11_combout ;
wire \i1|C_reg~13_combout ;
wire \i1|D_reg[21]~feeder_combout ;
wire \i1|Add6~82 ;
wire \i1|Add6~86 ;
wire \i1|Add6~89_sumout ;
wire \i1|H_reg~9_combout ;
wire \i1|Add3~89_sumout ;
wire \i1|Add4~89_sumout ;
wire \i1|Add4~81_sumout ;
wire \i1|Add4~73_sumout ;
wire \i1|Add4~113_sumout ;
wire \i1|Add4~105_sumout ;
wire \i1|Add4~53_sumout ;
wire \i1|A_reg~7_combout ;
wire \i1|Add4~1_sumout ;
wire \i1|A_reg~0_combout ;
wire \i1|A_reg[0]~DUPLICATE_q ;
wire \i1|Add4~77_sumout ;
wire \i1|A_reg~11_combout ;
wire \i1|Add4~117_sumout ;
wire \i1|A_reg~14_combout ;
wire \i1|A_reg[29]~DUPLICATE_q ;
wire \i1|Add4~29_sumout ;
wire \i1|Add4~69_sumout ;
wire \i1|Add4~17_sumout ;
wire \i1|Add4~93_sumout ;
wire \i1|Add4~5_sumout ;
wire \i1|A_reg~1_combout ;
wire \i1|Add4~122 ;
wire \i1|Add4~123 ;
wire \i1|Add4~125_sumout ;
wire \i1|Add4~37_sumout ;
wire \i1|A_reg~5_combout ;
wire \i1|A_reg[9]~DUPLICATE_q ;
wire \i1|B_reg~3_combout ;
wire \i1|C_reg~5_combout ;
wire \i1|D_reg[9]~feeder_combout ;
wire \i1|Add6~30 ;
wire \i1|Add6~34 ;
wire \i1|Add6~37_sumout ;
wire \i1|E_reg~7_combout ;
wire \i1|G_reg[9]~DUPLICATE_q ;
wire \i1|g31_SIG_CH_MAJ_inst|CH[9]~9_combout ;
wire \i1|Add3~37_sumout ;
wire \i1|Add6~38 ;
wire \i1|Add6~41_sumout ;
wire \i1|H_reg~4_combout ;
wire \i1|Add3~41_sumout ;
wire \i1|Add4~41_sumout ;
wire \i1|A_reg~6_combout ;
wire \i1|Add4~33_sumout ;
wire \i1|A_reg[8]~DUPLICATE_q ;
wire \i1|C_reg~4_combout ;
wire \i1|D_reg~4_combout ;
wire \i1|Add6~33_sumout ;
wire \i1|Add3~61_sumout ;
wire \i1|Add4~61_sumout ;
wire \i1|A_reg~9_combout ;
wire \i1|B_reg~7_combout ;
wire \i1|C_reg~9_combout ;
wire \i1|D_reg~9_combout ;
wire \i1|Add6~62 ;
wire \i1|Add6~65_sumout ;
wire \i1|F_reg~6_combout ;
wire \i1|G_reg~10_combout ;
wire \i1|g31_SIG_CH_MAJ_inst|CH[16]~16_combout ;
wire \i1|Add3~65_sumout ;
wire \i1|Add4~65_sumout ;
wire \i1|A_reg~10_combout ;
wire \i1|Add4~57_sumout ;
wire \i1|A_reg~8_combout ;
wire \i1|C_reg~8_combout ;
wire \i1|D_reg~8_combout ;
wire \i1|Add6~57_sumout ;
wire \i1|E_reg~9_combout ;
wire \i1|Add3~85_sumout ;
wire \i1|Add6~85_sumout ;
wire \i1|Add3~113_sumout ;
wire \i1|Add6~113_sumout ;
wire \i1|E_reg~14_combout ;
wire \i1|E_reg[28]~DUPLICATE_q ;
wire \i1|Add3~69_sumout ;
wire \i1|Add6~69_sumout ;
wire \i1|E_reg~10_combout ;
wire \i1|E_reg[17]~DUPLICATE_q ;
wire \i1|Add3~25_sumout ;
wire \i1|Add6~25_sumout ;
wire \i1|E_reg~6_combout ;
wire \i1|E_reg[6]~DUPLICATE_q ;
wire \i1|Add3~1_sumout ;
wire \i1|Add6~1_sumout ;
wire \i1|E_reg~0_combout ;
wire \i1|E_reg[0]~DUPLICATE_q ;
wire \i1|G_reg~0_combout ;
wire \i1|G_reg[0]~DUPLICATE_q ;
wire \i1|H_reg~0_combout ;
wire \i1|H_reg[21]~DUPLICATE_q ;
wire \i1|H_reg[22]~DUPLICATE_q ;
wire \i1|H_reg[24]~DUPLICATE_q ;
wire \i1|G_reg[23]~DUPLICATE_q ;
wire \i1|C_reg[22]~DUPLICATE_q ;
wire \i1|C_reg[26]~DUPLICATE_q ;
wire \i1|B_reg[29]~DUPLICATE_q ;
wire [31:0] \i1|H_reg ;
wire [31:0] \i1|G_reg ;
wire [31:0] \i1|F_reg ;
wire [31:0] \i1|E_reg ;
wire [31:0] \i1|D_reg ;
wire [31:0] \i1|C_reg ;
wire [31:0] \i1|B_reg ;
wire [31:0] \i1|A_reg ;
wire [31:0] \i1|g31_SIG_CH_MAJ_inst|SIG0 ;
wire [5:0] round_count;
wire [31:0] \i1|g31_SIG_CH_MAJ_inst|SIG1 ;


// Location: IOOBUF_X38_Y81_N53
cyclonev_io_obuf \hash_out[0]~output (
	.i(\i1|H_reg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[0]),
	.obar());
// synopsys translate_off
defparam \hash_out[0]~output .bus_hold = "false";
defparam \hash_out[0]~output .open_drain_output = "false";
defparam \hash_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \hash_out[1]~output (
	.i(\i1|H_reg [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[1]),
	.obar());
// synopsys translate_off
defparam \hash_out[1]~output .bus_hold = "false";
defparam \hash_out[1]~output .open_drain_output = "false";
defparam \hash_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \hash_out[2]~output (
	.i(\i1|H_reg [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[2]),
	.obar());
// synopsys translate_off
defparam \hash_out[2]~output .bus_hold = "false";
defparam \hash_out[2]~output .open_drain_output = "false";
defparam \hash_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \hash_out[3]~output (
	.i(\i1|H_reg [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[3]),
	.obar());
// synopsys translate_off
defparam \hash_out[3]~output .bus_hold = "false";
defparam \hash_out[3]~output .open_drain_output = "false";
defparam \hash_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \hash_out[4]~output (
	.i(\i1|H_reg [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[4]),
	.obar());
// synopsys translate_off
defparam \hash_out[4]~output .bus_hold = "false";
defparam \hash_out[4]~output .open_drain_output = "false";
defparam \hash_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N53
cyclonev_io_obuf \hash_out[5]~output (
	.i(\i1|H_reg [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[5]),
	.obar());
// synopsys translate_off
defparam \hash_out[5]~output .bus_hold = "false";
defparam \hash_out[5]~output .open_drain_output = "false";
defparam \hash_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y81_N2
cyclonev_io_obuf \hash_out[6]~output (
	.i(\i1|H_reg [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[6]),
	.obar());
// synopsys translate_off
defparam \hash_out[6]~output .bus_hold = "false";
defparam \hash_out[6]~output .open_drain_output = "false";
defparam \hash_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N76
cyclonev_io_obuf \hash_out[7]~output (
	.i(\i1|H_reg [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[7]),
	.obar());
// synopsys translate_off
defparam \hash_out[7]~output .bus_hold = "false";
defparam \hash_out[7]~output .open_drain_output = "false";
defparam \hash_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y81_N19
cyclonev_io_obuf \hash_out[8]~output (
	.i(\i1|H_reg [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[8]),
	.obar());
// synopsys translate_off
defparam \hash_out[8]~output .bus_hold = "false";
defparam \hash_out[8]~output .open_drain_output = "false";
defparam \hash_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \hash_out[9]~output (
	.i(\i1|H_reg [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[9]),
	.obar());
// synopsys translate_off
defparam \hash_out[9]~output .bus_hold = "false";
defparam \hash_out[9]~output .open_drain_output = "false";
defparam \hash_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y81_N53
cyclonev_io_obuf \hash_out[10]~output (
	.i(\i1|H_reg [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[10]),
	.obar());
// synopsys translate_off
defparam \hash_out[10]~output .bus_hold = "false";
defparam \hash_out[10]~output .open_drain_output = "false";
defparam \hash_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N53
cyclonev_io_obuf \hash_out[11]~output (
	.i(\i1|H_reg [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[11]),
	.obar());
// synopsys translate_off
defparam \hash_out[11]~output .bus_hold = "false";
defparam \hash_out[11]~output .open_drain_output = "false";
defparam \hash_out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \hash_out[12]~output (
	.i(\i1|H_reg [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[12]),
	.obar());
// synopsys translate_off
defparam \hash_out[12]~output .bus_hold = "false";
defparam \hash_out[12]~output .open_drain_output = "false";
defparam \hash_out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \hash_out[13]~output (
	.i(\i1|H_reg [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[13]),
	.obar());
// synopsys translate_off
defparam \hash_out[13]~output .bus_hold = "false";
defparam \hash_out[13]~output .open_drain_output = "false";
defparam \hash_out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N19
cyclonev_io_obuf \hash_out[14]~output (
	.i(\i1|H_reg [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[14]),
	.obar());
// synopsys translate_off
defparam \hash_out[14]~output .bus_hold = "false";
defparam \hash_out[14]~output .open_drain_output = "false";
defparam \hash_out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \hash_out[15]~output (
	.i(\i1|H_reg [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[15]),
	.obar());
// synopsys translate_off
defparam \hash_out[15]~output .bus_hold = "false";
defparam \hash_out[15]~output .open_drain_output = "false";
defparam \hash_out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N19
cyclonev_io_obuf \hash_out[16]~output (
	.i(\i1|H_reg [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[16]),
	.obar());
// synopsys translate_off
defparam \hash_out[16]~output .bus_hold = "false";
defparam \hash_out[16]~output .open_drain_output = "false";
defparam \hash_out[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N53
cyclonev_io_obuf \hash_out[17]~output (
	.i(\i1|H_reg [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[17]),
	.obar());
// synopsys translate_off
defparam \hash_out[17]~output .bus_hold = "false";
defparam \hash_out[17]~output .open_drain_output = "false";
defparam \hash_out[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \hash_out[18]~output (
	.i(\i1|H_reg [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[18]),
	.obar());
// synopsys translate_off
defparam \hash_out[18]~output .bus_hold = "false";
defparam \hash_out[18]~output .open_drain_output = "false";
defparam \hash_out[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N20
cyclonev_io_obuf \hash_out[19]~output (
	.i(\i1|H_reg [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[19]),
	.obar());
// synopsys translate_off
defparam \hash_out[19]~output .bus_hold = "false";
defparam \hash_out[19]~output .open_drain_output = "false";
defparam \hash_out[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \hash_out[20]~output (
	.i(\i1|H_reg [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[20]),
	.obar());
// synopsys translate_off
defparam \hash_out[20]~output .bus_hold = "false";
defparam \hash_out[20]~output .open_drain_output = "false";
defparam \hash_out[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \hash_out[21]~output (
	.i(\i1|H_reg[21]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[21]),
	.obar());
// synopsys translate_off
defparam \hash_out[21]~output .bus_hold = "false";
defparam \hash_out[21]~output .open_drain_output = "false";
defparam \hash_out[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \hash_out[22]~output (
	.i(\i1|H_reg[22]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[22]),
	.obar());
// synopsys translate_off
defparam \hash_out[22]~output .bus_hold = "false";
defparam \hash_out[22]~output .open_drain_output = "false";
defparam \hash_out[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y81_N19
cyclonev_io_obuf \hash_out[23]~output (
	.i(\i1|H_reg [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[23]),
	.obar());
// synopsys translate_off
defparam \hash_out[23]~output .bus_hold = "false";
defparam \hash_out[23]~output .open_drain_output = "false";
defparam \hash_out[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y81_N36
cyclonev_io_obuf \hash_out[24]~output (
	.i(\i1|H_reg[24]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[24]),
	.obar());
// synopsys translate_off
defparam \hash_out[24]~output .bus_hold = "false";
defparam \hash_out[24]~output .open_drain_output = "false";
defparam \hash_out[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \hash_out[25]~output (
	.i(\i1|H_reg [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[25]),
	.obar());
// synopsys translate_off
defparam \hash_out[25]~output .bus_hold = "false";
defparam \hash_out[25]~output .open_drain_output = "false";
defparam \hash_out[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y81_N2
cyclonev_io_obuf \hash_out[26]~output (
	.i(\i1|H_reg [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[26]),
	.obar());
// synopsys translate_off
defparam \hash_out[26]~output .bus_hold = "false";
defparam \hash_out[26]~output .open_drain_output = "false";
defparam \hash_out[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N19
cyclonev_io_obuf \hash_out[27]~output (
	.i(\i1|H_reg [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[27]),
	.obar());
// synopsys translate_off
defparam \hash_out[27]~output .bus_hold = "false";
defparam \hash_out[27]~output .open_drain_output = "false";
defparam \hash_out[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \hash_out[28]~output (
	.i(\i1|H_reg [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[28]),
	.obar());
// synopsys translate_off
defparam \hash_out[28]~output .bus_hold = "false";
defparam \hash_out[28]~output .open_drain_output = "false";
defparam \hash_out[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N36
cyclonev_io_obuf \hash_out[29]~output (
	.i(\i1|H_reg [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[29]),
	.obar());
// synopsys translate_off
defparam \hash_out[29]~output .bus_hold = "false";
defparam \hash_out[29]~output .open_drain_output = "false";
defparam \hash_out[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \hash_out[30]~output (
	.i(\i1|H_reg [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[30]),
	.obar());
// synopsys translate_off
defparam \hash_out[30]~output .bus_hold = "false";
defparam \hash_out[30]~output .open_drain_output = "false";
defparam \hash_out[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N19
cyclonev_io_obuf \hash_out[31]~output (
	.i(\i1|H_reg [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[31]),
	.obar());
// synopsys translate_off
defparam \hash_out[31]~output .bus_hold = "false";
defparam \hash_out[31]~output .open_drain_output = "false";
defparam \hash_out[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N36
cyclonev_io_obuf \hash_out[32]~output (
	.i(\i1|G_reg[0]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[32]),
	.obar());
// synopsys translate_off
defparam \hash_out[32]~output .bus_hold = "false";
defparam \hash_out[32]~output .open_drain_output = "false";
defparam \hash_out[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \hash_out[33]~output (
	.i(\i1|G_reg [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[33]),
	.obar());
// synopsys translate_off
defparam \hash_out[33]~output .bus_hold = "false";
defparam \hash_out[33]~output .open_drain_output = "false";
defparam \hash_out[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N93
cyclonev_io_obuf \hash_out[34]~output (
	.i(\i1|G_reg [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[34]),
	.obar());
// synopsys translate_off
defparam \hash_out[34]~output .bus_hold = "false";
defparam \hash_out[34]~output .open_drain_output = "false";
defparam \hash_out[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \hash_out[35]~output (
	.i(\i1|G_reg [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[35]),
	.obar());
// synopsys translate_off
defparam \hash_out[35]~output .bus_hold = "false";
defparam \hash_out[35]~output .open_drain_output = "false";
defparam \hash_out[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \hash_out[36]~output (
	.i(\i1|G_reg [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[36]),
	.obar());
// synopsys translate_off
defparam \hash_out[36]~output .bus_hold = "false";
defparam \hash_out[36]~output .open_drain_output = "false";
defparam \hash_out[36]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N93
cyclonev_io_obuf \hash_out[37]~output (
	.i(\i1|G_reg [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[37]),
	.obar());
// synopsys translate_off
defparam \hash_out[37]~output .bus_hold = "false";
defparam \hash_out[37]~output .open_drain_output = "false";
defparam \hash_out[37]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \hash_out[38]~output (
	.i(\i1|G_reg[6]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[38]),
	.obar());
// synopsys translate_off
defparam \hash_out[38]~output .bus_hold = "false";
defparam \hash_out[38]~output .open_drain_output = "false";
defparam \hash_out[38]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N59
cyclonev_io_obuf \hash_out[39]~output (
	.i(\i1|G_reg [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[39]),
	.obar());
// synopsys translate_off
defparam \hash_out[39]~output .bus_hold = "false";
defparam \hash_out[39]~output .open_drain_output = "false";
defparam \hash_out[39]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N36
cyclonev_io_obuf \hash_out[40]~output (
	.i(\i1|G_reg [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[40]),
	.obar());
// synopsys translate_off
defparam \hash_out[40]~output .bus_hold = "false";
defparam \hash_out[40]~output .open_drain_output = "false";
defparam \hash_out[40]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \hash_out[41]~output (
	.i(\i1|G_reg [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[41]),
	.obar());
// synopsys translate_off
defparam \hash_out[41]~output .bus_hold = "false";
defparam \hash_out[41]~output .open_drain_output = "false";
defparam \hash_out[41]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \hash_out[42]~output (
	.i(\i1|G_reg [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[42]),
	.obar());
// synopsys translate_off
defparam \hash_out[42]~output .bus_hold = "false";
defparam \hash_out[42]~output .open_drain_output = "false";
defparam \hash_out[42]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N5
cyclonev_io_obuf \hash_out[43]~output (
	.i(\i1|G_reg[11]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[43]),
	.obar());
// synopsys translate_off
defparam \hash_out[43]~output .bus_hold = "false";
defparam \hash_out[43]~output .open_drain_output = "false";
defparam \hash_out[43]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \hash_out[44]~output (
	.i(\i1|G_reg [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[44]),
	.obar());
// synopsys translate_off
defparam \hash_out[44]~output .bus_hold = "false";
defparam \hash_out[44]~output .open_drain_output = "false";
defparam \hash_out[44]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \hash_out[45]~output (
	.i(\i1|G_reg [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[45]),
	.obar());
// synopsys translate_off
defparam \hash_out[45]~output .bus_hold = "false";
defparam \hash_out[45]~output .open_drain_output = "false";
defparam \hash_out[45]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N59
cyclonev_io_obuf \hash_out[46]~output (
	.i(\i1|G_reg [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[46]),
	.obar());
// synopsys translate_off
defparam \hash_out[46]~output .bus_hold = "false";
defparam \hash_out[46]~output .open_drain_output = "false";
defparam \hash_out[46]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \hash_out[47]~output (
	.i(\i1|G_reg [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[47]),
	.obar());
// synopsys translate_off
defparam \hash_out[47]~output .bus_hold = "false";
defparam \hash_out[47]~output .open_drain_output = "false";
defparam \hash_out[47]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N2
cyclonev_io_obuf \hash_out[48]~output (
	.i(\i1|G_reg [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[48]),
	.obar());
// synopsys translate_off
defparam \hash_out[48]~output .bus_hold = "false";
defparam \hash_out[48]~output .open_drain_output = "false";
defparam \hash_out[48]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \hash_out[49]~output (
	.i(\i1|G_reg [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[49]),
	.obar());
// synopsys translate_off
defparam \hash_out[49]~output .bus_hold = "false";
defparam \hash_out[49]~output .open_drain_output = "false";
defparam \hash_out[49]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \hash_out[50]~output (
	.i(\i1|G_reg [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[50]),
	.obar());
// synopsys translate_off
defparam \hash_out[50]~output .bus_hold = "false";
defparam \hash_out[50]~output .open_drain_output = "false";
defparam \hash_out[50]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \hash_out[51]~output (
	.i(\i1|G_reg [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[51]),
	.obar());
// synopsys translate_off
defparam \hash_out[51]~output .bus_hold = "false";
defparam \hash_out[51]~output .open_drain_output = "false";
defparam \hash_out[51]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y81_N53
cyclonev_io_obuf \hash_out[52]~output (
	.i(\i1|G_reg [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[52]),
	.obar());
// synopsys translate_off
defparam \hash_out[52]~output .bus_hold = "false";
defparam \hash_out[52]~output .open_drain_output = "false";
defparam \hash_out[52]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \hash_out[53]~output (
	.i(\i1|G_reg [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[53]),
	.obar());
// synopsys translate_off
defparam \hash_out[53]~output .bus_hold = "false";
defparam \hash_out[53]~output .open_drain_output = "false";
defparam \hash_out[53]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \hash_out[54]~output (
	.i(\i1|G_reg [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[54]),
	.obar());
// synopsys translate_off
defparam \hash_out[54]~output .bus_hold = "false";
defparam \hash_out[54]~output .open_drain_output = "false";
defparam \hash_out[54]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \hash_out[55]~output (
	.i(\i1|G_reg[23]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[55]),
	.obar());
// synopsys translate_off
defparam \hash_out[55]~output .bus_hold = "false";
defparam \hash_out[55]~output .open_drain_output = "false";
defparam \hash_out[55]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \hash_out[56]~output (
	.i(\i1|G_reg [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[56]),
	.obar());
// synopsys translate_off
defparam \hash_out[56]~output .bus_hold = "false";
defparam \hash_out[56]~output .open_drain_output = "false";
defparam \hash_out[56]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \hash_out[57]~output (
	.i(\i1|G_reg [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[57]),
	.obar());
// synopsys translate_off
defparam \hash_out[57]~output .bus_hold = "false";
defparam \hash_out[57]~output .open_drain_output = "false";
defparam \hash_out[57]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \hash_out[58]~output (
	.i(\i1|G_reg [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[58]),
	.obar());
// synopsys translate_off
defparam \hash_out[58]~output .bus_hold = "false";
defparam \hash_out[58]~output .open_drain_output = "false";
defparam \hash_out[58]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \hash_out[59]~output (
	.i(\i1|G_reg [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[59]),
	.obar());
// synopsys translate_off
defparam \hash_out[59]~output .bus_hold = "false";
defparam \hash_out[59]~output .open_drain_output = "false";
defparam \hash_out[59]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \hash_out[60]~output (
	.i(\i1|G_reg[28]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[60]),
	.obar());
// synopsys translate_off
defparam \hash_out[60]~output .bus_hold = "false";
defparam \hash_out[60]~output .open_drain_output = "false";
defparam \hash_out[60]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \hash_out[61]~output (
	.i(\i1|G_reg [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[61]),
	.obar());
// synopsys translate_off
defparam \hash_out[61]~output .bus_hold = "false";
defparam \hash_out[61]~output .open_drain_output = "false";
defparam \hash_out[61]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \hash_out[62]~output (
	.i(\i1|G_reg [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[62]),
	.obar());
// synopsys translate_off
defparam \hash_out[62]~output .bus_hold = "false";
defparam \hash_out[62]~output .open_drain_output = "false";
defparam \hash_out[62]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N3
cyclonev_io_obuf \hash_out[63]~output (
	.i(\i1|G_reg [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[63]),
	.obar());
// synopsys translate_off
defparam \hash_out[63]~output .bus_hold = "false";
defparam \hash_out[63]~output .open_drain_output = "false";
defparam \hash_out[63]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N36
cyclonev_io_obuf \hash_out[64]~output (
	.i(\i1|F_reg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[64]),
	.obar());
// synopsys translate_off
defparam \hash_out[64]~output .bus_hold = "false";
defparam \hash_out[64]~output .open_drain_output = "false";
defparam \hash_out[64]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \hash_out[65]~output (
	.i(\i1|F_reg [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[65]),
	.obar());
// synopsys translate_off
defparam \hash_out[65]~output .bus_hold = "false";
defparam \hash_out[65]~output .open_drain_output = "false";
defparam \hash_out[65]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \hash_out[66]~output (
	.i(\i1|F_reg [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[66]),
	.obar());
// synopsys translate_off
defparam \hash_out[66]~output .bus_hold = "false";
defparam \hash_out[66]~output .open_drain_output = "false";
defparam \hash_out[66]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \hash_out[67]~output (
	.i(\i1|F_reg [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[67]),
	.obar());
// synopsys translate_off
defparam \hash_out[67]~output .bus_hold = "false";
defparam \hash_out[67]~output .open_drain_output = "false";
defparam \hash_out[67]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \hash_out[68]~output (
	.i(\i1|F_reg [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[68]),
	.obar());
// synopsys translate_off
defparam \hash_out[68]~output .bus_hold = "false";
defparam \hash_out[68]~output .open_drain_output = "false";
defparam \hash_out[68]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \hash_out[69]~output (
	.i(\i1|F_reg[5]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[69]),
	.obar());
// synopsys translate_off
defparam \hash_out[69]~output .bus_hold = "false";
defparam \hash_out[69]~output .open_drain_output = "false";
defparam \hash_out[69]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \hash_out[70]~output (
	.i(\i1|F_reg [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[70]),
	.obar());
// synopsys translate_off
defparam \hash_out[70]~output .bus_hold = "false";
defparam \hash_out[70]~output .open_drain_output = "false";
defparam \hash_out[70]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \hash_out[71]~output (
	.i(\i1|F_reg [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[71]),
	.obar());
// synopsys translate_off
defparam \hash_out[71]~output .bus_hold = "false";
defparam \hash_out[71]~output .open_drain_output = "false";
defparam \hash_out[71]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N53
cyclonev_io_obuf \hash_out[72]~output (
	.i(\i1|F_reg [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[72]),
	.obar());
// synopsys translate_off
defparam \hash_out[72]~output .bus_hold = "false";
defparam \hash_out[72]~output .open_drain_output = "false";
defparam \hash_out[72]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N36
cyclonev_io_obuf \hash_out[73]~output (
	.i(\i1|F_reg [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[73]),
	.obar());
// synopsys translate_off
defparam \hash_out[73]~output .bus_hold = "false";
defparam \hash_out[73]~output .open_drain_output = "false";
defparam \hash_out[73]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N19
cyclonev_io_obuf \hash_out[74]~output (
	.i(\i1|F_reg [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[74]),
	.obar());
// synopsys translate_off
defparam \hash_out[74]~output .bus_hold = "false";
defparam \hash_out[74]~output .open_drain_output = "false";
defparam \hash_out[74]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N36
cyclonev_io_obuf \hash_out[75]~output (
	.i(\i1|F_reg [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[75]),
	.obar());
// synopsys translate_off
defparam \hash_out[75]~output .bus_hold = "false";
defparam \hash_out[75]~output .open_drain_output = "false";
defparam \hash_out[75]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \hash_out[76]~output (
	.i(\i1|F_reg[12]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[76]),
	.obar());
// synopsys translate_off
defparam \hash_out[76]~output .bus_hold = "false";
defparam \hash_out[76]~output .open_drain_output = "false";
defparam \hash_out[76]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \hash_out[77]~output (
	.i(\i1|F_reg [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[77]),
	.obar());
// synopsys translate_off
defparam \hash_out[77]~output .bus_hold = "false";
defparam \hash_out[77]~output .open_drain_output = "false";
defparam \hash_out[77]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N36
cyclonev_io_obuf \hash_out[78]~output (
	.i(\i1|F_reg [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[78]),
	.obar());
// synopsys translate_off
defparam \hash_out[78]~output .bus_hold = "false";
defparam \hash_out[78]~output .open_drain_output = "false";
defparam \hash_out[78]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \hash_out[79]~output (
	.i(\i1|F_reg [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[79]),
	.obar());
// synopsys translate_off
defparam \hash_out[79]~output .bus_hold = "false";
defparam \hash_out[79]~output .open_drain_output = "false";
defparam \hash_out[79]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \hash_out[80]~output (
	.i(\i1|F_reg [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[80]),
	.obar());
// synopsys translate_off
defparam \hash_out[80]~output .bus_hold = "false";
defparam \hash_out[80]~output .open_drain_output = "false";
defparam \hash_out[80]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N36
cyclonev_io_obuf \hash_out[81]~output (
	.i(\i1|F_reg[17]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[81]),
	.obar());
// synopsys translate_off
defparam \hash_out[81]~output .bus_hold = "false";
defparam \hash_out[81]~output .open_drain_output = "false";
defparam \hash_out[81]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \hash_out[82]~output (
	.i(\i1|F_reg [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[82]),
	.obar());
// synopsys translate_off
defparam \hash_out[82]~output .bus_hold = "false";
defparam \hash_out[82]~output .open_drain_output = "false";
defparam \hash_out[82]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \hash_out[83]~output (
	.i(\i1|F_reg [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[83]),
	.obar());
// synopsys translate_off
defparam \hash_out[83]~output .bus_hold = "false";
defparam \hash_out[83]~output .open_drain_output = "false";
defparam \hash_out[83]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \hash_out[84]~output (
	.i(\i1|F_reg [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[84]),
	.obar());
// synopsys translate_off
defparam \hash_out[84]~output .bus_hold = "false";
defparam \hash_out[84]~output .open_drain_output = "false";
defparam \hash_out[84]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \hash_out[85]~output (
	.i(\i1|F_reg [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[85]),
	.obar());
// synopsys translate_off
defparam \hash_out[85]~output .bus_hold = "false";
defparam \hash_out[85]~output .open_drain_output = "false";
defparam \hash_out[85]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y81_N36
cyclonev_io_obuf \hash_out[86]~output (
	.i(\i1|F_reg [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[86]),
	.obar());
// synopsys translate_off
defparam \hash_out[86]~output .bus_hold = "false";
defparam \hash_out[86]~output .open_drain_output = "false";
defparam \hash_out[86]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N36
cyclonev_io_obuf \hash_out[87]~output (
	.i(\i1|F_reg [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[87]),
	.obar());
// synopsys translate_off
defparam \hash_out[87]~output .bus_hold = "false";
defparam \hash_out[87]~output .open_drain_output = "false";
defparam \hash_out[87]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N54
cyclonev_io_obuf \hash_out[88]~output (
	.i(\i1|F_reg [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[88]),
	.obar());
// synopsys translate_off
defparam \hash_out[88]~output .bus_hold = "false";
defparam \hash_out[88]~output .open_drain_output = "false";
defparam \hash_out[88]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \hash_out[89]~output (
	.i(\i1|F_reg [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[89]),
	.obar());
// synopsys translate_off
defparam \hash_out[89]~output .bus_hold = "false";
defparam \hash_out[89]~output .open_drain_output = "false";
defparam \hash_out[89]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N53
cyclonev_io_obuf \hash_out[90]~output (
	.i(\i1|F_reg [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[90]),
	.obar());
// synopsys translate_off
defparam \hash_out[90]~output .bus_hold = "false";
defparam \hash_out[90]~output .open_drain_output = "false";
defparam \hash_out[90]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \hash_out[91]~output (
	.i(\i1|F_reg [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[91]),
	.obar());
// synopsys translate_off
defparam \hash_out[91]~output .bus_hold = "false";
defparam \hash_out[91]~output .open_drain_output = "false";
defparam \hash_out[91]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \hash_out[92]~output (
	.i(\i1|F_reg [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[92]),
	.obar());
// synopsys translate_off
defparam \hash_out[92]~output .bus_hold = "false";
defparam \hash_out[92]~output .open_drain_output = "false";
defparam \hash_out[92]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \hash_out[93]~output (
	.i(\i1|F_reg [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[93]),
	.obar());
// synopsys translate_off
defparam \hash_out[93]~output .bus_hold = "false";
defparam \hash_out[93]~output .open_drain_output = "false";
defparam \hash_out[93]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \hash_out[94]~output (
	.i(\i1|F_reg [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[94]),
	.obar());
// synopsys translate_off
defparam \hash_out[94]~output .bus_hold = "false";
defparam \hash_out[94]~output .open_drain_output = "false";
defparam \hash_out[94]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \hash_out[95]~output (
	.i(\i1|F_reg [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[95]),
	.obar());
// synopsys translate_off
defparam \hash_out[95]~output .bus_hold = "false";
defparam \hash_out[95]~output .open_drain_output = "false";
defparam \hash_out[95]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N59
cyclonev_io_obuf \hash_out[96]~output (
	.i(\i1|E_reg[0]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[96]),
	.obar());
// synopsys translate_off
defparam \hash_out[96]~output .bus_hold = "false";
defparam \hash_out[96]~output .open_drain_output = "false";
defparam \hash_out[96]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N53
cyclonev_io_obuf \hash_out[97]~output (
	.i(\i1|E_reg [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[97]),
	.obar());
// synopsys translate_off
defparam \hash_out[97]~output .bus_hold = "false";
defparam \hash_out[97]~output .open_drain_output = "false";
defparam \hash_out[97]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \hash_out[98]~output (
	.i(\i1|E_reg[2]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[98]),
	.obar());
// synopsys translate_off
defparam \hash_out[98]~output .bus_hold = "false";
defparam \hash_out[98]~output .open_drain_output = "false";
defparam \hash_out[98]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \hash_out[99]~output (
	.i(\i1|E_reg [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[99]),
	.obar());
// synopsys translate_off
defparam \hash_out[99]~output .bus_hold = "false";
defparam \hash_out[99]~output .open_drain_output = "false";
defparam \hash_out[99]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \hash_out[100]~output (
	.i(\i1|E_reg [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[100]),
	.obar());
// synopsys translate_off
defparam \hash_out[100]~output .bus_hold = "false";
defparam \hash_out[100]~output .open_drain_output = "false";
defparam \hash_out[100]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \hash_out[101]~output (
	.i(\i1|E_reg [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[101]),
	.obar());
// synopsys translate_off
defparam \hash_out[101]~output .bus_hold = "false";
defparam \hash_out[101]~output .open_drain_output = "false";
defparam \hash_out[101]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \hash_out[102]~output (
	.i(\i1|E_reg [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[102]),
	.obar());
// synopsys translate_off
defparam \hash_out[102]~output .bus_hold = "false";
defparam \hash_out[102]~output .open_drain_output = "false";
defparam \hash_out[102]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N59
cyclonev_io_obuf \hash_out[103]~output (
	.i(\i1|E_reg [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[103]),
	.obar());
// synopsys translate_off
defparam \hash_out[103]~output .bus_hold = "false";
defparam \hash_out[103]~output .open_drain_output = "false";
defparam \hash_out[103]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cyclonev_io_obuf \hash_out[104]~output (
	.i(\i1|E_reg [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[104]),
	.obar());
// synopsys translate_off
defparam \hash_out[104]~output .bus_hold = "false";
defparam \hash_out[104]~output .open_drain_output = "false";
defparam \hash_out[104]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \hash_out[105]~output (
	.i(\i1|E_reg[9]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[105]),
	.obar());
// synopsys translate_off
defparam \hash_out[105]~output .bus_hold = "false";
defparam \hash_out[105]~output .open_drain_output = "false";
defparam \hash_out[105]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N2
cyclonev_io_obuf \hash_out[106]~output (
	.i(\i1|E_reg [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[106]),
	.obar());
// synopsys translate_off
defparam \hash_out[106]~output .bus_hold = "false";
defparam \hash_out[106]~output .open_drain_output = "false";
defparam \hash_out[106]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N5
cyclonev_io_obuf \hash_out[107]~output (
	.i(\i1|E_reg[11]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[107]),
	.obar());
// synopsys translate_off
defparam \hash_out[107]~output .bus_hold = "false";
defparam \hash_out[107]~output .open_drain_output = "false";
defparam \hash_out[107]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \hash_out[108]~output (
	.i(\i1|E_reg [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[108]),
	.obar());
// synopsys translate_off
defparam \hash_out[108]~output .bus_hold = "false";
defparam \hash_out[108]~output .open_drain_output = "false";
defparam \hash_out[108]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \hash_out[109]~output (
	.i(\i1|E_reg [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[109]),
	.obar());
// synopsys translate_off
defparam \hash_out[109]~output .bus_hold = "false";
defparam \hash_out[109]~output .open_drain_output = "false";
defparam \hash_out[109]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \hash_out[110]~output (
	.i(\i1|E_reg [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[110]),
	.obar());
// synopsys translate_off
defparam \hash_out[110]~output .bus_hold = "false";
defparam \hash_out[110]~output .open_drain_output = "false";
defparam \hash_out[110]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N22
cyclonev_io_obuf \hash_out[111]~output (
	.i(\i1|E_reg [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[111]),
	.obar());
// synopsys translate_off
defparam \hash_out[111]~output .bus_hold = "false";
defparam \hash_out[111]~output .open_drain_output = "false";
defparam \hash_out[111]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \hash_out[112]~output (
	.i(\i1|E_reg [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[112]),
	.obar());
// synopsys translate_off
defparam \hash_out[112]~output .bus_hold = "false";
defparam \hash_out[112]~output .open_drain_output = "false";
defparam \hash_out[112]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \hash_out[113]~output (
	.i(\i1|E_reg [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[113]),
	.obar());
// synopsys translate_off
defparam \hash_out[113]~output .bus_hold = "false";
defparam \hash_out[113]~output .open_drain_output = "false";
defparam \hash_out[113]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \hash_out[114]~output (
	.i(\i1|E_reg [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[114]),
	.obar());
// synopsys translate_off
defparam \hash_out[114]~output .bus_hold = "false";
defparam \hash_out[114]~output .open_drain_output = "false";
defparam \hash_out[114]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \hash_out[115]~output (
	.i(\i1|E_reg [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[115]),
	.obar());
// synopsys translate_off
defparam \hash_out[115]~output .bus_hold = "false";
defparam \hash_out[115]~output .open_drain_output = "false";
defparam \hash_out[115]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \hash_out[116]~output (
	.i(\i1|E_reg[20]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[116]),
	.obar());
// synopsys translate_off
defparam \hash_out[116]~output .bus_hold = "false";
defparam \hash_out[116]~output .open_drain_output = "false";
defparam \hash_out[116]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \hash_out[117]~output (
	.i(\i1|E_reg [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[117]),
	.obar());
// synopsys translate_off
defparam \hash_out[117]~output .bus_hold = "false";
defparam \hash_out[117]~output .open_drain_output = "false";
defparam \hash_out[117]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \hash_out[118]~output (
	.i(\i1|E_reg [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[118]),
	.obar());
// synopsys translate_off
defparam \hash_out[118]~output .bus_hold = "false";
defparam \hash_out[118]~output .open_drain_output = "false";
defparam \hash_out[118]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \hash_out[119]~output (
	.i(\i1|E_reg [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[119]),
	.obar());
// synopsys translate_off
defparam \hash_out[119]~output .bus_hold = "false";
defparam \hash_out[119]~output .open_drain_output = "false";
defparam \hash_out[119]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \hash_out[120]~output (
	.i(\i1|E_reg [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[120]),
	.obar());
// synopsys translate_off
defparam \hash_out[120]~output .bus_hold = "false";
defparam \hash_out[120]~output .open_drain_output = "false";
defparam \hash_out[120]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \hash_out[121]~output (
	.i(\i1|E_reg [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[121]),
	.obar());
// synopsys translate_off
defparam \hash_out[121]~output .bus_hold = "false";
defparam \hash_out[121]~output .open_drain_output = "false";
defparam \hash_out[121]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \hash_out[122]~output (
	.i(\i1|E_reg[26]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[122]),
	.obar());
// synopsys translate_off
defparam \hash_out[122]~output .bus_hold = "false";
defparam \hash_out[122]~output .open_drain_output = "false";
defparam \hash_out[122]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \hash_out[123]~output (
	.i(\i1|E_reg[27]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[123]),
	.obar());
// synopsys translate_off
defparam \hash_out[123]~output .bus_hold = "false";
defparam \hash_out[123]~output .open_drain_output = "false";
defparam \hash_out[123]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \hash_out[124]~output (
	.i(\i1|E_reg[28]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[124]),
	.obar());
// synopsys translate_off
defparam \hash_out[124]~output .bus_hold = "false";
defparam \hash_out[124]~output .open_drain_output = "false";
defparam \hash_out[124]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \hash_out[125]~output (
	.i(\i1|E_reg[29]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[125]),
	.obar());
// synopsys translate_off
defparam \hash_out[125]~output .bus_hold = "false";
defparam \hash_out[125]~output .open_drain_output = "false";
defparam \hash_out[125]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \hash_out[126]~output (
	.i(\i1|E_reg [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[126]),
	.obar());
// synopsys translate_off
defparam \hash_out[126]~output .bus_hold = "false";
defparam \hash_out[126]~output .open_drain_output = "false";
defparam \hash_out[126]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \hash_out[127]~output (
	.i(\i1|E_reg [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[127]),
	.obar());
// synopsys translate_off
defparam \hash_out[127]~output .bus_hold = "false";
defparam \hash_out[127]~output .open_drain_output = "false";
defparam \hash_out[127]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \hash_out[128]~output (
	.i(\i1|D_reg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[128]),
	.obar());
// synopsys translate_off
defparam \hash_out[128]~output .bus_hold = "false";
defparam \hash_out[128]~output .open_drain_output = "false";
defparam \hash_out[128]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \hash_out[129]~output (
	.i(\i1|D_reg [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[129]),
	.obar());
// synopsys translate_off
defparam \hash_out[129]~output .bus_hold = "false";
defparam \hash_out[129]~output .open_drain_output = "false";
defparam \hash_out[129]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \hash_out[130]~output (
	.i(\i1|D_reg [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[130]),
	.obar());
// synopsys translate_off
defparam \hash_out[130]~output .bus_hold = "false";
defparam \hash_out[130]~output .open_drain_output = "false";
defparam \hash_out[130]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N42
cyclonev_io_obuf \hash_out[131]~output (
	.i(\i1|D_reg [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[131]),
	.obar());
// synopsys translate_off
defparam \hash_out[131]~output .bus_hold = "false";
defparam \hash_out[131]~output .open_drain_output = "false";
defparam \hash_out[131]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \hash_out[132]~output (
	.i(\i1|D_reg [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[132]),
	.obar());
// synopsys translate_off
defparam \hash_out[132]~output .bus_hold = "false";
defparam \hash_out[132]~output .open_drain_output = "false";
defparam \hash_out[132]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \hash_out[133]~output (
	.i(\i1|D_reg [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[133]),
	.obar());
// synopsys translate_off
defparam \hash_out[133]~output .bus_hold = "false";
defparam \hash_out[133]~output .open_drain_output = "false";
defparam \hash_out[133]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N76
cyclonev_io_obuf \hash_out[134]~output (
	.i(\i1|D_reg [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[134]),
	.obar());
// synopsys translate_off
defparam \hash_out[134]~output .bus_hold = "false";
defparam \hash_out[134]~output .open_drain_output = "false";
defparam \hash_out[134]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \hash_out[135]~output (
	.i(\i1|D_reg [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[135]),
	.obar());
// synopsys translate_off
defparam \hash_out[135]~output .bus_hold = "false";
defparam \hash_out[135]~output .open_drain_output = "false";
defparam \hash_out[135]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \hash_out[136]~output (
	.i(\i1|D_reg [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[136]),
	.obar());
// synopsys translate_off
defparam \hash_out[136]~output .bus_hold = "false";
defparam \hash_out[136]~output .open_drain_output = "false";
defparam \hash_out[136]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \hash_out[137]~output (
	.i(\i1|D_reg [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[137]),
	.obar());
// synopsys translate_off
defparam \hash_out[137]~output .bus_hold = "false";
defparam \hash_out[137]~output .open_drain_output = "false";
defparam \hash_out[137]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \hash_out[138]~output (
	.i(\i1|D_reg [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[138]),
	.obar());
// synopsys translate_off
defparam \hash_out[138]~output .bus_hold = "false";
defparam \hash_out[138]~output .open_drain_output = "false";
defparam \hash_out[138]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \hash_out[139]~output (
	.i(\i1|D_reg [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[139]),
	.obar());
// synopsys translate_off
defparam \hash_out[139]~output .bus_hold = "false";
defparam \hash_out[139]~output .open_drain_output = "false";
defparam \hash_out[139]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y81_N53
cyclonev_io_obuf \hash_out[140]~output (
	.i(\i1|D_reg [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[140]),
	.obar());
// synopsys translate_off
defparam \hash_out[140]~output .bus_hold = "false";
defparam \hash_out[140]~output .open_drain_output = "false";
defparam \hash_out[140]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N37
cyclonev_io_obuf \hash_out[141]~output (
	.i(\i1|D_reg [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[141]),
	.obar());
// synopsys translate_off
defparam \hash_out[141]~output .bus_hold = "false";
defparam \hash_out[141]~output .open_drain_output = "false";
defparam \hash_out[141]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \hash_out[142]~output (
	.i(\i1|D_reg [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[142]),
	.obar());
// synopsys translate_off
defparam \hash_out[142]~output .bus_hold = "false";
defparam \hash_out[142]~output .open_drain_output = "false";
defparam \hash_out[142]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \hash_out[143]~output (
	.i(\i1|D_reg [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[143]),
	.obar());
// synopsys translate_off
defparam \hash_out[143]~output .bus_hold = "false";
defparam \hash_out[143]~output .open_drain_output = "false";
defparam \hash_out[143]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N36
cyclonev_io_obuf \hash_out[144]~output (
	.i(\i1|D_reg [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[144]),
	.obar());
// synopsys translate_off
defparam \hash_out[144]~output .bus_hold = "false";
defparam \hash_out[144]~output .open_drain_output = "false";
defparam \hash_out[144]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N53
cyclonev_io_obuf \hash_out[145]~output (
	.i(\i1|D_reg [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[145]),
	.obar());
// synopsys translate_off
defparam \hash_out[145]~output .bus_hold = "false";
defparam \hash_out[145]~output .open_drain_output = "false";
defparam \hash_out[145]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N93
cyclonev_io_obuf \hash_out[146]~output (
	.i(\i1|D_reg [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[146]),
	.obar());
// synopsys translate_off
defparam \hash_out[146]~output .bus_hold = "false";
defparam \hash_out[146]~output .open_drain_output = "false";
defparam \hash_out[146]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \hash_out[147]~output (
	.i(\i1|D_reg [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[147]),
	.obar());
// synopsys translate_off
defparam \hash_out[147]~output .bus_hold = "false";
defparam \hash_out[147]~output .open_drain_output = "false";
defparam \hash_out[147]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \hash_out[148]~output (
	.i(\i1|D_reg [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[148]),
	.obar());
// synopsys translate_off
defparam \hash_out[148]~output .bus_hold = "false";
defparam \hash_out[148]~output .open_drain_output = "false";
defparam \hash_out[148]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \hash_out[149]~output (
	.i(\i1|D_reg [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[149]),
	.obar());
// synopsys translate_off
defparam \hash_out[149]~output .bus_hold = "false";
defparam \hash_out[149]~output .open_drain_output = "false";
defparam \hash_out[149]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N76
cyclonev_io_obuf \hash_out[150]~output (
	.i(\i1|D_reg [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[150]),
	.obar());
// synopsys translate_off
defparam \hash_out[150]~output .bus_hold = "false";
defparam \hash_out[150]~output .open_drain_output = "false";
defparam \hash_out[150]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \hash_out[151]~output (
	.i(\i1|D_reg [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[151]),
	.obar());
// synopsys translate_off
defparam \hash_out[151]~output .bus_hold = "false";
defparam \hash_out[151]~output .open_drain_output = "false";
defparam \hash_out[151]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N2
cyclonev_io_obuf \hash_out[152]~output (
	.i(\i1|D_reg [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[152]),
	.obar());
// synopsys translate_off
defparam \hash_out[152]~output .bus_hold = "false";
defparam \hash_out[152]~output .open_drain_output = "false";
defparam \hash_out[152]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \hash_out[153]~output (
	.i(\i1|D_reg [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[153]),
	.obar());
// synopsys translate_off
defparam \hash_out[153]~output .bus_hold = "false";
defparam \hash_out[153]~output .open_drain_output = "false";
defparam \hash_out[153]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \hash_out[154]~output (
	.i(\i1|D_reg [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[154]),
	.obar());
// synopsys translate_off
defparam \hash_out[154]~output .bus_hold = "false";
defparam \hash_out[154]~output .open_drain_output = "false";
defparam \hash_out[154]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \hash_out[155]~output (
	.i(\i1|D_reg [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[155]),
	.obar());
// synopsys translate_off
defparam \hash_out[155]~output .bus_hold = "false";
defparam \hash_out[155]~output .open_drain_output = "false";
defparam \hash_out[155]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N93
cyclonev_io_obuf \hash_out[156]~output (
	.i(\i1|D_reg [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[156]),
	.obar());
// synopsys translate_off
defparam \hash_out[156]~output .bus_hold = "false";
defparam \hash_out[156]~output .open_drain_output = "false";
defparam \hash_out[156]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \hash_out[157]~output (
	.i(\i1|D_reg [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[157]),
	.obar());
// synopsys translate_off
defparam \hash_out[157]~output .bus_hold = "false";
defparam \hash_out[157]~output .open_drain_output = "false";
defparam \hash_out[157]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N2
cyclonev_io_obuf \hash_out[158]~output (
	.i(\i1|D_reg [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[158]),
	.obar());
// synopsys translate_off
defparam \hash_out[158]~output .bus_hold = "false";
defparam \hash_out[158]~output .open_drain_output = "false";
defparam \hash_out[158]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N19
cyclonev_io_obuf \hash_out[159]~output (
	.i(\i1|D_reg [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[159]),
	.obar());
// synopsys translate_off
defparam \hash_out[159]~output .bus_hold = "false";
defparam \hash_out[159]~output .open_drain_output = "false";
defparam \hash_out[159]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \hash_out[160]~output (
	.i(\i1|C_reg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[160]),
	.obar());
// synopsys translate_off
defparam \hash_out[160]~output .bus_hold = "false";
defparam \hash_out[160]~output .open_drain_output = "false";
defparam \hash_out[160]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y81_N36
cyclonev_io_obuf \hash_out[161]~output (
	.i(\i1|C_reg [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[161]),
	.obar());
// synopsys translate_off
defparam \hash_out[161]~output .bus_hold = "false";
defparam \hash_out[161]~output .open_drain_output = "false";
defparam \hash_out[161]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \hash_out[162]~output (
	.i(\i1|C_reg [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[162]),
	.obar());
// synopsys translate_off
defparam \hash_out[162]~output .bus_hold = "false";
defparam \hash_out[162]~output .open_drain_output = "false";
defparam \hash_out[162]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \hash_out[163]~output (
	.i(\i1|C_reg [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[163]),
	.obar());
// synopsys translate_off
defparam \hash_out[163]~output .bus_hold = "false";
defparam \hash_out[163]~output .open_drain_output = "false";
defparam \hash_out[163]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \hash_out[164]~output (
	.i(\i1|C_reg [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[164]),
	.obar());
// synopsys translate_off
defparam \hash_out[164]~output .bus_hold = "false";
defparam \hash_out[164]~output .open_drain_output = "false";
defparam \hash_out[164]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y81_N2
cyclonev_io_obuf \hash_out[165]~output (
	.i(\i1|C_reg[5]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[165]),
	.obar());
// synopsys translate_off
defparam \hash_out[165]~output .bus_hold = "false";
defparam \hash_out[165]~output .open_drain_output = "false";
defparam \hash_out[165]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \hash_out[166]~output (
	.i(\i1|C_reg [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[166]),
	.obar());
// synopsys translate_off
defparam \hash_out[166]~output .bus_hold = "false";
defparam \hash_out[166]~output .open_drain_output = "false";
defparam \hash_out[166]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \hash_out[167]~output (
	.i(\i1|C_reg [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[167]),
	.obar());
// synopsys translate_off
defparam \hash_out[167]~output .bus_hold = "false";
defparam \hash_out[167]~output .open_drain_output = "false";
defparam \hash_out[167]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \hash_out[168]~output (
	.i(\i1|C_reg [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[168]),
	.obar());
// synopsys translate_off
defparam \hash_out[168]~output .bus_hold = "false";
defparam \hash_out[168]~output .open_drain_output = "false";
defparam \hash_out[168]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \hash_out[169]~output (
	.i(\i1|C_reg [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[169]),
	.obar());
// synopsys translate_off
defparam \hash_out[169]~output .bus_hold = "false";
defparam \hash_out[169]~output .open_drain_output = "false";
defparam \hash_out[169]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N19
cyclonev_io_obuf \hash_out[170]~output (
	.i(\i1|C_reg [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[170]),
	.obar());
// synopsys translate_off
defparam \hash_out[170]~output .bus_hold = "false";
defparam \hash_out[170]~output .open_drain_output = "false";
defparam \hash_out[170]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \hash_out[171]~output (
	.i(\i1|C_reg [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[171]),
	.obar());
// synopsys translate_off
defparam \hash_out[171]~output .bus_hold = "false";
defparam \hash_out[171]~output .open_drain_output = "false";
defparam \hash_out[171]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \hash_out[172]~output (
	.i(\i1|C_reg [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[172]),
	.obar());
// synopsys translate_off
defparam \hash_out[172]~output .bus_hold = "false";
defparam \hash_out[172]~output .open_drain_output = "false";
defparam \hash_out[172]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N53
cyclonev_io_obuf \hash_out[173]~output (
	.i(\i1|C_reg [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[173]),
	.obar());
// synopsys translate_off
defparam \hash_out[173]~output .bus_hold = "false";
defparam \hash_out[173]~output .open_drain_output = "false";
defparam \hash_out[173]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cyclonev_io_obuf \hash_out[174]~output (
	.i(\i1|C_reg [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[174]),
	.obar());
// synopsys translate_off
defparam \hash_out[174]~output .bus_hold = "false";
defparam \hash_out[174]~output .open_drain_output = "false";
defparam \hash_out[174]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \hash_out[175]~output (
	.i(\i1|C_reg[15]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[175]),
	.obar());
// synopsys translate_off
defparam \hash_out[175]~output .bus_hold = "false";
defparam \hash_out[175]~output .open_drain_output = "false";
defparam \hash_out[175]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N36
cyclonev_io_obuf \hash_out[176]~output (
	.i(\i1|C_reg [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[176]),
	.obar());
// synopsys translate_off
defparam \hash_out[176]~output .bus_hold = "false";
defparam \hash_out[176]~output .open_drain_output = "false";
defparam \hash_out[176]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \hash_out[177]~output (
	.i(\i1|C_reg [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[177]),
	.obar());
// synopsys translate_off
defparam \hash_out[177]~output .bus_hold = "false";
defparam \hash_out[177]~output .open_drain_output = "false";
defparam \hash_out[177]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \hash_out[178]~output (
	.i(\i1|C_reg [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[178]),
	.obar());
// synopsys translate_off
defparam \hash_out[178]~output .bus_hold = "false";
defparam \hash_out[178]~output .open_drain_output = "false";
defparam \hash_out[178]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N19
cyclonev_io_obuf \hash_out[179]~output (
	.i(\i1|C_reg [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[179]),
	.obar());
// synopsys translate_off
defparam \hash_out[179]~output .bus_hold = "false";
defparam \hash_out[179]~output .open_drain_output = "false";
defparam \hash_out[179]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \hash_out[180]~output (
	.i(\i1|C_reg [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[180]),
	.obar());
// synopsys translate_off
defparam \hash_out[180]~output .bus_hold = "false";
defparam \hash_out[180]~output .open_drain_output = "false";
defparam \hash_out[180]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \hash_out[181]~output (
	.i(\i1|C_reg [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[181]),
	.obar());
// synopsys translate_off
defparam \hash_out[181]~output .bus_hold = "false";
defparam \hash_out[181]~output .open_drain_output = "false";
defparam \hash_out[181]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \hash_out[182]~output (
	.i(\i1|C_reg[22]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[182]),
	.obar());
// synopsys translate_off
defparam \hash_out[182]~output .bus_hold = "false";
defparam \hash_out[182]~output .open_drain_output = "false";
defparam \hash_out[182]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N36
cyclonev_io_obuf \hash_out[183]~output (
	.i(\i1|C_reg [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[183]),
	.obar());
// synopsys translate_off
defparam \hash_out[183]~output .bus_hold = "false";
defparam \hash_out[183]~output .open_drain_output = "false";
defparam \hash_out[183]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \hash_out[184]~output (
	.i(\i1|C_reg [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[184]),
	.obar());
// synopsys translate_off
defparam \hash_out[184]~output .bus_hold = "false";
defparam \hash_out[184]~output .open_drain_output = "false";
defparam \hash_out[184]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \hash_out[185]~output (
	.i(\i1|C_reg [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[185]),
	.obar());
// synopsys translate_off
defparam \hash_out[185]~output .bus_hold = "false";
defparam \hash_out[185]~output .open_drain_output = "false";
defparam \hash_out[185]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \hash_out[186]~output (
	.i(\i1|C_reg[26]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[186]),
	.obar());
// synopsys translate_off
defparam \hash_out[186]~output .bus_hold = "false";
defparam \hash_out[186]~output .open_drain_output = "false";
defparam \hash_out[186]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \hash_out[187]~output (
	.i(\i1|C_reg [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[187]),
	.obar());
// synopsys translate_off
defparam \hash_out[187]~output .bus_hold = "false";
defparam \hash_out[187]~output .open_drain_output = "false";
defparam \hash_out[187]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \hash_out[188]~output (
	.i(\i1|C_reg [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[188]),
	.obar());
// synopsys translate_off
defparam \hash_out[188]~output .bus_hold = "false";
defparam \hash_out[188]~output .open_drain_output = "false";
defparam \hash_out[188]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \hash_out[189]~output (
	.i(\i1|C_reg [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[189]),
	.obar());
// synopsys translate_off
defparam \hash_out[189]~output .bus_hold = "false";
defparam \hash_out[189]~output .open_drain_output = "false";
defparam \hash_out[189]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \hash_out[190]~output (
	.i(\i1|C_reg [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[190]),
	.obar());
// synopsys translate_off
defparam \hash_out[190]~output .bus_hold = "false";
defparam \hash_out[190]~output .open_drain_output = "false";
defparam \hash_out[190]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \hash_out[191]~output (
	.i(\i1|C_reg [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[191]),
	.obar());
// synopsys translate_off
defparam \hash_out[191]~output .bus_hold = "false";
defparam \hash_out[191]~output .open_drain_output = "false";
defparam \hash_out[191]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \hash_out[192]~output (
	.i(\i1|B_reg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[192]),
	.obar());
// synopsys translate_off
defparam \hash_out[192]~output .bus_hold = "false";
defparam \hash_out[192]~output .open_drain_output = "false";
defparam \hash_out[192]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \hash_out[193]~output (
	.i(\i1|B_reg [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[193]),
	.obar());
// synopsys translate_off
defparam \hash_out[193]~output .bus_hold = "false";
defparam \hash_out[193]~output .open_drain_output = "false";
defparam \hash_out[193]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N76
cyclonev_io_obuf \hash_out[194]~output (
	.i(\i1|B_reg [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[194]),
	.obar());
// synopsys translate_off
defparam \hash_out[194]~output .bus_hold = "false";
defparam \hash_out[194]~output .open_drain_output = "false";
defparam \hash_out[194]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N76
cyclonev_io_obuf \hash_out[195]~output (
	.i(\i1|B_reg [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[195]),
	.obar());
// synopsys translate_off
defparam \hash_out[195]~output .bus_hold = "false";
defparam \hash_out[195]~output .open_drain_output = "false";
defparam \hash_out[195]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cyclonev_io_obuf \hash_out[196]~output (
	.i(\i1|B_reg [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[196]),
	.obar());
// synopsys translate_off
defparam \hash_out[196]~output .bus_hold = "false";
defparam \hash_out[196]~output .open_drain_output = "false";
defparam \hash_out[196]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \hash_out[197]~output (
	.i(\i1|B_reg [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[197]),
	.obar());
// synopsys translate_off
defparam \hash_out[197]~output .bus_hold = "false";
defparam \hash_out[197]~output .open_drain_output = "false";
defparam \hash_out[197]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \hash_out[198]~output (
	.i(\i1|B_reg [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[198]),
	.obar());
// synopsys translate_off
defparam \hash_out[198]~output .bus_hold = "false";
defparam \hash_out[198]~output .open_drain_output = "false";
defparam \hash_out[198]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \hash_out[199]~output (
	.i(\i1|B_reg [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[199]),
	.obar());
// synopsys translate_off
defparam \hash_out[199]~output .bus_hold = "false";
defparam \hash_out[199]~output .open_drain_output = "false";
defparam \hash_out[199]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N2
cyclonev_io_obuf \hash_out[200]~output (
	.i(\i1|B_reg [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[200]),
	.obar());
// synopsys translate_off
defparam \hash_out[200]~output .bus_hold = "false";
defparam \hash_out[200]~output .open_drain_output = "false";
defparam \hash_out[200]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \hash_out[201]~output (
	.i(\i1|B_reg [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[201]),
	.obar());
// synopsys translate_off
defparam \hash_out[201]~output .bus_hold = "false";
defparam \hash_out[201]~output .open_drain_output = "false";
defparam \hash_out[201]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N53
cyclonev_io_obuf \hash_out[202]~output (
	.i(\i1|B_reg [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[202]),
	.obar());
// synopsys translate_off
defparam \hash_out[202]~output .bus_hold = "false";
defparam \hash_out[202]~output .open_drain_output = "false";
defparam \hash_out[202]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \hash_out[203]~output (
	.i(\i1|B_reg [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[203]),
	.obar());
// synopsys translate_off
defparam \hash_out[203]~output .bus_hold = "false";
defparam \hash_out[203]~output .open_drain_output = "false";
defparam \hash_out[203]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \hash_out[204]~output (
	.i(\i1|B_reg [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[204]),
	.obar());
// synopsys translate_off
defparam \hash_out[204]~output .bus_hold = "false";
defparam \hash_out[204]~output .open_drain_output = "false";
defparam \hash_out[204]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \hash_out[205]~output (
	.i(\i1|B_reg[13]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[205]),
	.obar());
// synopsys translate_off
defparam \hash_out[205]~output .bus_hold = "false";
defparam \hash_out[205]~output .open_drain_output = "false";
defparam \hash_out[205]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \hash_out[206]~output (
	.i(\i1|B_reg [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[206]),
	.obar());
// synopsys translate_off
defparam \hash_out[206]~output .bus_hold = "false";
defparam \hash_out[206]~output .open_drain_output = "false";
defparam \hash_out[206]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \hash_out[207]~output (
	.i(\i1|B_reg [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[207]),
	.obar());
// synopsys translate_off
defparam \hash_out[207]~output .bus_hold = "false";
defparam \hash_out[207]~output .open_drain_output = "false";
defparam \hash_out[207]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \hash_out[208]~output (
	.i(\i1|B_reg [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[208]),
	.obar());
// synopsys translate_off
defparam \hash_out[208]~output .bus_hold = "false";
defparam \hash_out[208]~output .open_drain_output = "false";
defparam \hash_out[208]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \hash_out[209]~output (
	.i(\i1|B_reg [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[209]),
	.obar());
// synopsys translate_off
defparam \hash_out[209]~output .bus_hold = "false";
defparam \hash_out[209]~output .open_drain_output = "false";
defparam \hash_out[209]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N2
cyclonev_io_obuf \hash_out[210]~output (
	.i(\i1|B_reg [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[210]),
	.obar());
// synopsys translate_off
defparam \hash_out[210]~output .bus_hold = "false";
defparam \hash_out[210]~output .open_drain_output = "false";
defparam \hash_out[210]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \hash_out[211]~output (
	.i(\i1|B_reg [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[211]),
	.obar());
// synopsys translate_off
defparam \hash_out[211]~output .bus_hold = "false";
defparam \hash_out[211]~output .open_drain_output = "false";
defparam \hash_out[211]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \hash_out[212]~output (
	.i(\i1|B_reg [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[212]),
	.obar());
// synopsys translate_off
defparam \hash_out[212]~output .bus_hold = "false";
defparam \hash_out[212]~output .open_drain_output = "false";
defparam \hash_out[212]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \hash_out[213]~output (
	.i(\i1|B_reg [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[213]),
	.obar());
// synopsys translate_off
defparam \hash_out[213]~output .bus_hold = "false";
defparam \hash_out[213]~output .open_drain_output = "false";
defparam \hash_out[213]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \hash_out[214]~output (
	.i(\i1|B_reg [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[214]),
	.obar());
// synopsys translate_off
defparam \hash_out[214]~output .bus_hold = "false";
defparam \hash_out[214]~output .open_drain_output = "false";
defparam \hash_out[214]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \hash_out[215]~output (
	.i(\i1|B_reg [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[215]),
	.obar());
// synopsys translate_off
defparam \hash_out[215]~output .bus_hold = "false";
defparam \hash_out[215]~output .open_drain_output = "false";
defparam \hash_out[215]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \hash_out[216]~output (
	.i(\i1|B_reg [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[216]),
	.obar());
// synopsys translate_off
defparam \hash_out[216]~output .bus_hold = "false";
defparam \hash_out[216]~output .open_drain_output = "false";
defparam \hash_out[216]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \hash_out[217]~output (
	.i(\i1|B_reg [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[217]),
	.obar());
// synopsys translate_off
defparam \hash_out[217]~output .bus_hold = "false";
defparam \hash_out[217]~output .open_drain_output = "false";
defparam \hash_out[217]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cyclonev_io_obuf \hash_out[218]~output (
	.i(\i1|B_reg [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[218]),
	.obar());
// synopsys translate_off
defparam \hash_out[218]~output .bus_hold = "false";
defparam \hash_out[218]~output .open_drain_output = "false";
defparam \hash_out[218]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \hash_out[219]~output (
	.i(\i1|B_reg [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[219]),
	.obar());
// synopsys translate_off
defparam \hash_out[219]~output .bus_hold = "false";
defparam \hash_out[219]~output .open_drain_output = "false";
defparam \hash_out[219]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N19
cyclonev_io_obuf \hash_out[220]~output (
	.i(\i1|B_reg [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[220]),
	.obar());
// synopsys translate_off
defparam \hash_out[220]~output .bus_hold = "false";
defparam \hash_out[220]~output .open_drain_output = "false";
defparam \hash_out[220]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \hash_out[221]~output (
	.i(\i1|B_reg[29]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[221]),
	.obar());
// synopsys translate_off
defparam \hash_out[221]~output .bus_hold = "false";
defparam \hash_out[221]~output .open_drain_output = "false";
defparam \hash_out[221]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N93
cyclonev_io_obuf \hash_out[222]~output (
	.i(\i1|B_reg [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[222]),
	.obar());
// synopsys translate_off
defparam \hash_out[222]~output .bus_hold = "false";
defparam \hash_out[222]~output .open_drain_output = "false";
defparam \hash_out[222]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N93
cyclonev_io_obuf \hash_out[223]~output (
	.i(\i1|B_reg [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[223]),
	.obar());
// synopsys translate_off
defparam \hash_out[223]~output .bus_hold = "false";
defparam \hash_out[223]~output .open_drain_output = "false";
defparam \hash_out[223]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \hash_out[224]~output (
	.i(\i1|A_reg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[224]),
	.obar());
// synopsys translate_off
defparam \hash_out[224]~output .bus_hold = "false";
defparam \hash_out[224]~output .open_drain_output = "false";
defparam \hash_out[224]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \hash_out[225]~output (
	.i(\i1|A_reg[1]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[225]),
	.obar());
// synopsys translate_off
defparam \hash_out[225]~output .bus_hold = "false";
defparam \hash_out[225]~output .open_drain_output = "false";
defparam \hash_out[225]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \hash_out[226]~output (
	.i(\i1|A_reg[2]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[226]),
	.obar());
// synopsys translate_off
defparam \hash_out[226]~output .bus_hold = "false";
defparam \hash_out[226]~output .open_drain_output = "false";
defparam \hash_out[226]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \hash_out[227]~output (
	.i(\i1|A_reg [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[227]),
	.obar());
// synopsys translate_off
defparam \hash_out[227]~output .bus_hold = "false";
defparam \hash_out[227]~output .open_drain_output = "false";
defparam \hash_out[227]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \hash_out[228]~output (
	.i(\i1|A_reg [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[228]),
	.obar());
// synopsys translate_off
defparam \hash_out[228]~output .bus_hold = "false";
defparam \hash_out[228]~output .open_drain_output = "false";
defparam \hash_out[228]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N53
cyclonev_io_obuf \hash_out[229]~output (
	.i(\i1|A_reg [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[229]),
	.obar());
// synopsys translate_off
defparam \hash_out[229]~output .bus_hold = "false";
defparam \hash_out[229]~output .open_drain_output = "false";
defparam \hash_out[229]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \hash_out[230]~output (
	.i(\i1|A_reg [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[230]),
	.obar());
// synopsys translate_off
defparam \hash_out[230]~output .bus_hold = "false";
defparam \hash_out[230]~output .open_drain_output = "false";
defparam \hash_out[230]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \hash_out[231]~output (
	.i(\i1|A_reg [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[231]),
	.obar());
// synopsys translate_off
defparam \hash_out[231]~output .bus_hold = "false";
defparam \hash_out[231]~output .open_drain_output = "false";
defparam \hash_out[231]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \hash_out[232]~output (
	.i(\i1|A_reg [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[232]),
	.obar());
// synopsys translate_off
defparam \hash_out[232]~output .bus_hold = "false";
defparam \hash_out[232]~output .open_drain_output = "false";
defparam \hash_out[232]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \hash_out[233]~output (
	.i(\i1|A_reg[9]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[233]),
	.obar());
// synopsys translate_off
defparam \hash_out[233]~output .bus_hold = "false";
defparam \hash_out[233]~output .open_drain_output = "false";
defparam \hash_out[233]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \hash_out[234]~output (
	.i(\i1|A_reg [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[234]),
	.obar());
// synopsys translate_off
defparam \hash_out[234]~output .bus_hold = "false";
defparam \hash_out[234]~output .open_drain_output = "false";
defparam \hash_out[234]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \hash_out[235]~output (
	.i(\i1|A_reg [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[235]),
	.obar());
// synopsys translate_off
defparam \hash_out[235]~output .bus_hold = "false";
defparam \hash_out[235]~output .open_drain_output = "false";
defparam \hash_out[235]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \hash_out[236]~output (
	.i(\i1|A_reg [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[236]),
	.obar());
// synopsys translate_off
defparam \hash_out[236]~output .bus_hold = "false";
defparam \hash_out[236]~output .open_drain_output = "false";
defparam \hash_out[236]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \hash_out[237]~output (
	.i(\i1|A_reg [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[237]),
	.obar());
// synopsys translate_off
defparam \hash_out[237]~output .bus_hold = "false";
defparam \hash_out[237]~output .open_drain_output = "false";
defparam \hash_out[237]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \hash_out[238]~output (
	.i(\i1|A_reg [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[238]),
	.obar());
// synopsys translate_off
defparam \hash_out[238]~output .bus_hold = "false";
defparam \hash_out[238]~output .open_drain_output = "false";
defparam \hash_out[238]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cyclonev_io_obuf \hash_out[239]~output (
	.i(\i1|A_reg [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[239]),
	.obar());
// synopsys translate_off
defparam \hash_out[239]~output .bus_hold = "false";
defparam \hash_out[239]~output .open_drain_output = "false";
defparam \hash_out[239]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \hash_out[240]~output (
	.i(\i1|A_reg [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[240]),
	.obar());
// synopsys translate_off
defparam \hash_out[240]~output .bus_hold = "false";
defparam \hash_out[240]~output .open_drain_output = "false";
defparam \hash_out[240]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N53
cyclonev_io_obuf \hash_out[241]~output (
	.i(\i1|A_reg [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[241]),
	.obar());
// synopsys translate_off
defparam \hash_out[241]~output .bus_hold = "false";
defparam \hash_out[241]~output .open_drain_output = "false";
defparam \hash_out[241]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \hash_out[242]~output (
	.i(\i1|A_reg [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[242]),
	.obar());
// synopsys translate_off
defparam \hash_out[242]~output .bus_hold = "false";
defparam \hash_out[242]~output .open_drain_output = "false";
defparam \hash_out[242]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \hash_out[243]~output (
	.i(\i1|A_reg [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[243]),
	.obar());
// synopsys translate_off
defparam \hash_out[243]~output .bus_hold = "false";
defparam \hash_out[243]~output .open_drain_output = "false";
defparam \hash_out[243]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \hash_out[244]~output (
	.i(\i1|A_reg [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[244]),
	.obar());
// synopsys translate_off
defparam \hash_out[244]~output .bus_hold = "false";
defparam \hash_out[244]~output .open_drain_output = "false";
defparam \hash_out[244]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \hash_out[245]~output (
	.i(\i1|A_reg [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[245]),
	.obar());
// synopsys translate_off
defparam \hash_out[245]~output .bus_hold = "false";
defparam \hash_out[245]~output .open_drain_output = "false";
defparam \hash_out[245]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \hash_out[246]~output (
	.i(\i1|A_reg [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[246]),
	.obar());
// synopsys translate_off
defparam \hash_out[246]~output .bus_hold = "false";
defparam \hash_out[246]~output .open_drain_output = "false";
defparam \hash_out[246]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \hash_out[247]~output (
	.i(\i1|A_reg [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[247]),
	.obar());
// synopsys translate_off
defparam \hash_out[247]~output .bus_hold = "false";
defparam \hash_out[247]~output .open_drain_output = "false";
defparam \hash_out[247]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \hash_out[248]~output (
	.i(\i1|A_reg [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[248]),
	.obar());
// synopsys translate_off
defparam \hash_out[248]~output .bus_hold = "false";
defparam \hash_out[248]~output .open_drain_output = "false";
defparam \hash_out[248]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \hash_out[249]~output (
	.i(\i1|A_reg [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[249]),
	.obar());
// synopsys translate_off
defparam \hash_out[249]~output .bus_hold = "false";
defparam \hash_out[249]~output .open_drain_output = "false";
defparam \hash_out[249]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \hash_out[250]~output (
	.i(\i1|A_reg [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[250]),
	.obar());
// synopsys translate_off
defparam \hash_out[250]~output .bus_hold = "false";
defparam \hash_out[250]~output .open_drain_output = "false";
defparam \hash_out[250]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \hash_out[251]~output (
	.i(\i1|A_reg [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[251]),
	.obar());
// synopsys translate_off
defparam \hash_out[251]~output .bus_hold = "false";
defparam \hash_out[251]~output .open_drain_output = "false";
defparam \hash_out[251]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \hash_out[252]~output (
	.i(\i1|A_reg [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[252]),
	.obar());
// synopsys translate_off
defparam \hash_out[252]~output .bus_hold = "false";
defparam \hash_out[252]~output .open_drain_output = "false";
defparam \hash_out[252]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \hash_out[253]~output (
	.i(\i1|A_reg [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[253]),
	.obar());
// synopsys translate_off
defparam \hash_out[253]~output .bus_hold = "false";
defparam \hash_out[253]~output .open_drain_output = "false";
defparam \hash_out[253]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N53
cyclonev_io_obuf \hash_out[254]~output (
	.i(\i1|A_reg [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[254]),
	.obar());
// synopsys translate_off
defparam \hash_out[254]~output .bus_hold = "false";
defparam \hash_out[254]~output .open_drain_output = "false";
defparam \hash_out[254]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \hash_out[255]~output (
	.i(\i1|A_reg [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hash_out[255]),
	.obar());
// synopsys translate_off
defparam \hash_out[255]~output .bus_hold = "false";
defparam \hash_out[255]~output .open_drain_output = "false";
defparam \hash_out[255]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N21
cyclonev_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \CLK~inputCLKENA0 (
	.inclk(\CLK~input_o ),
	.ena(vcc),
	.outclk(\CLK~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLK~inputCLKENA0 .clock_type = "global clock";
defparam \CLK~inputCLKENA0 .disable_mode = "low";
defparam \CLK~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLK~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLK~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X32_Y81_N1
cyclonev_io_ibuf \RESET~input (
	.i(RESET),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RESET~input_o ));
// synopsys translate_off
defparam \RESET~input .bus_hold = "false";
defparam \RESET~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X64_Y17_N56
dffeas \state.RUN (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\Selector1~0_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.RUN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.RUN .is_wysiwyg = "true";
defparam \state.RUN .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N6
cyclonev_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = ( round_count[0] & ( \state.RUN~DUPLICATE_q  & ( \state.IDLE~q  ) ) ) # ( !round_count[0] & ( \state.RUN~DUPLICATE_q  ) ) # ( round_count[0] & ( !\state.RUN~DUPLICATE_q  & ( \state.IDLE~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\state.IDLE~q ),
	.datad(gnd),
	.datae(!round_count[0]),
	.dataf(!\state.RUN~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector8~0 .extended_lut = "off";
defparam \Selector8~0 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y17_N8
dffeas \round_count[0] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(round_count[0]),
	.prn(vcc));
// synopsys translate_off
defparam \round_count[0] .is_wysiwyg = "true";
defparam \round_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N51
cyclonev_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = ( round_count[1] & ( \state.RUN~DUPLICATE_q  & ( (!round_count[0]) # (\state.IDLE~q ) ) ) ) # ( !round_count[1] & ( \state.RUN~DUPLICATE_q  & ( round_count[0] ) ) ) # ( round_count[1] & ( !\state.RUN~DUPLICATE_q  & ( \state.IDLE~q  
// ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!round_count[0]),
	.datad(!\state.IDLE~q ),
	.datae(!round_count[1]),
	.dataf(!\state.RUN~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector7~0 .extended_lut = "off";
defparam \Selector7~0 .lut_mask = 64'h000000FF0F0FF0FF;
defparam \Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y17_N53
dffeas \round_count[1] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(round_count[1]),
	.prn(vcc));
// synopsys translate_off
defparam \round_count[1] .is_wysiwyg = "true";
defparam \round_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N12
cyclonev_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = ( \state.RUN~DUPLICATE_q  & ( (!round_count[1] & (((round_count[2])))) # (round_count[1] & ((!round_count[0] & ((round_count[2]))) # (round_count[0] & ((!round_count[2]) # (\state.IDLE~q ))))) ) ) # ( !\state.RUN~DUPLICATE_q  & ( 
// (\state.IDLE~q  & round_count[2]) ) )

	.dataa(!round_count[1]),
	.datab(!round_count[0]),
	.datac(!\state.IDLE~q ),
	.datad(!round_count[2]),
	.datae(gnd),
	.dataf(!\state.RUN~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector6~0 .extended_lut = "off";
defparam \Selector6~0 .lut_mask = 64'h000F000F11EF11EF;
defparam \Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y17_N14
dffeas \round_count[2] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(round_count[2]),
	.prn(vcc));
// synopsys translate_off
defparam \round_count[2] .is_wysiwyg = "true";
defparam \round_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N21
cyclonev_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = ( round_count[1] & ( (round_count[2] & round_count[0]) ) )

	.dataa(gnd),
	.datab(!round_count[2]),
	.datac(!round_count[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!round_count[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~0 .extended_lut = "off";
defparam \Selector2~0 .lut_mask = 64'h0000000003030303;
defparam \Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N18
cyclonev_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = ( \Selector2~0_combout  & ( (!round_count[3] & ((\state.RUN~q ))) # (round_count[3] & (\state.IDLE~q )) ) ) # ( !\Selector2~0_combout  & ( (round_count[3] & ((\state.RUN~q ) # (\state.IDLE~q ))) ) )

	.dataa(!\state.IDLE~q ),
	.datab(gnd),
	.datac(!\state.RUN~q ),
	.datad(!round_count[3]),
	.datae(gnd),
	.dataf(!\Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~0 .extended_lut = "off";
defparam \Selector5~0 .lut_mask = 64'h005F005F0F550F55;
defparam \Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y17_N20
dffeas \round_count[3] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(round_count[3]),
	.prn(vcc));
// synopsys translate_off
defparam \round_count[3] .is_wysiwyg = "true";
defparam \round_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N39
cyclonev_lcell_comb \Selector2~1 (
// Equation(s):
// \Selector2~1_combout  = ( \Selector2~0_combout  & ( round_count[3] ) )

	.dataa(!round_count[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~1 .extended_lut = "off";
defparam \Selector2~1 .lut_mask = 64'h0000000055555555;
defparam \Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N36
cyclonev_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = ( \state.RUN~DUPLICATE_q  & ( (!\Selector2~1_combout  & ((round_count[4]))) # (\Selector2~1_combout  & ((!round_count[4]) # (\state.IDLE~q ))) ) ) # ( !\state.RUN~DUPLICATE_q  & ( (\state.IDLE~q  & round_count[4]) ) )

	.dataa(gnd),
	.datab(!\Selector2~1_combout ),
	.datac(!\state.IDLE~q ),
	.datad(!round_count[4]),
	.datae(gnd),
	.dataf(!\state.RUN~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~0 .extended_lut = "off";
defparam \Selector4~0 .lut_mask = 64'h000F000F33CF33CF;
defparam \Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y17_N37
dffeas \round_count[4] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(round_count[4]),
	.prn(vcc));
// synopsys translate_off
defparam \round_count[4] .is_wysiwyg = "true";
defparam \round_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N15
cyclonev_lcell_comb \Selector2~2 (
// Equation(s):
// \Selector2~2_combout  = ( \Selector2~1_combout  & ( round_count[4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!round_count[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~2 .extended_lut = "off";
defparam \Selector2~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \Selector2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N30
cyclonev_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = ( round_count[5] & ( \Selector2~2_combout  & ( \state.IDLE~q  ) ) ) # ( !round_count[5] & ( \Selector2~2_combout  & ( \state.RUN~q  ) ) ) # ( round_count[5] & ( !\Selector2~2_combout  & ( (\state.RUN~q ) # (\state.IDLE~q ) ) ) )

	.dataa(!\state.IDLE~q ),
	.datab(gnd),
	.datac(!\state.RUN~q ),
	.datad(gnd),
	.datae(!round_count[5]),
	.dataf(!\Selector2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~0 .extended_lut = "off";
defparam \Selector3~0 .lut_mask = 64'h00005F5F0F0F5555;
defparam \Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y17_N32
dffeas \round_count[5] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(round_count[5]),
	.prn(vcc));
// synopsys translate_off
defparam \round_count[5] .is_wysiwyg = "true";
defparam \round_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N3
cyclonev_lcell_comb \state.IDLE~0 (
// Equation(s):
// \state.IDLE~0_combout  = ( \state.IDLE~q  & ( \Selector2~2_combout  ) ) # ( !\state.IDLE~q  & ( \Selector2~2_combout  & ( (round_count[5] & \state.RUN~q ) ) ) ) # ( \state.IDLE~q  & ( !\Selector2~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!round_count[5]),
	.datad(!\state.RUN~q ),
	.datae(!\state.IDLE~q ),
	.dataf(!\Selector2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state.IDLE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state.IDLE~0 .extended_lut = "off";
defparam \state.IDLE~0 .lut_mask = 64'h0000FFFF000FFFFF;
defparam \state.IDLE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y17_N5
dffeas \state.IDLE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\state.IDLE~0_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.IDLE .is_wysiwyg = "true";
defparam \state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N54
cyclonev_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = ( \state.RUN~q  & ( \Selector2~2_combout  & ( !round_count[5] ) ) ) # ( !\state.RUN~q  & ( \Selector2~2_combout  & ( !\state.IDLE~q  ) ) ) # ( \state.RUN~q  & ( !\Selector2~2_combout  ) ) # ( !\state.RUN~q  & ( 
// !\Selector2~2_combout  & ( !\state.IDLE~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\state.IDLE~q ),
	.datad(!round_count[5]),
	.datae(!\state.RUN~q ),
	.dataf(!\Selector2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~0 .extended_lut = "off";
defparam \Selector1~0 .lut_mask = 64'hF0F0FFFFF0F0FF00;
defparam \Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y17_N55
dffeas \state.RUN~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\Selector1~0_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.RUN~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.RUN~DUPLICATE .is_wysiwyg = "true";
defparam \state.RUN~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N27
cyclonev_lcell_comb \LD~0 (
// Equation(s):
// \LD~0_combout  = ( !\state.RUN~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state.RUN~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LD~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LD~0 .extended_lut = "off";
defparam \LD~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LD~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y17_N29
dffeas LD(
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\LD~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LD~q ),
	.prn(vcc));
// synopsys translate_off
defparam LD.is_wysiwyg = "true";
defparam LD.power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y13_N46
dffeas \i1|F_reg[17]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|E_reg[17]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_reg[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_reg[17]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|F_reg[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N48
cyclonev_lcell_comb \i1|G_reg~11 (
// Equation(s):
// \i1|G_reg~11_combout  = ( \i1|F_reg[17]~DUPLICATE_q  ) # ( !\i1|F_reg[17]~DUPLICATE_q  & ( \LD~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LD~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|F_reg[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|G_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|G_reg~11 .extended_lut = "off";
defparam \i1|G_reg~11 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \i1|G_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y13_N49
dffeas \i1|G_reg[17] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|G_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_reg[17] .is_wysiwyg = "true";
defparam \i1|G_reg[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y15_N53
dffeas \i1|H_reg[17] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|G_reg [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_reg[17] .is_wysiwyg = "true";
defparam \i1|H_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N48
cyclonev_lcell_comb \i1|F_reg~11 (
// Equation(s):
// \i1|F_reg~11_combout  = ( \LD~q  ) # ( !\LD~q  & ( \i1|E_reg[28]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|E_reg[28]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LD~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|F_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|F_reg~11 .extended_lut = "off";
defparam \i1|F_reg~11 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \i1|F_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y14_N50
dffeas \i1|F_reg[28] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|F_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_reg[28] .is_wysiwyg = "true";
defparam \i1|F_reg[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N33
cyclonev_lcell_comb \i1|G_reg~17 (
// Equation(s):
// \i1|G_reg~17_combout  = ( \i1|F_reg [28] ) # ( !\i1|F_reg [28] & ( \LD~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LD~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|F_reg [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|G_reg~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|G_reg~17 .extended_lut = "off";
defparam \i1|G_reg~17 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \i1|G_reg~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y14_N34
dffeas \i1|G_reg[28]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|G_reg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_reg[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_reg[28]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|G_reg[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y14_N47
dffeas \i1|E_reg[28] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|E_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_reg[28] .is_wysiwyg = "true";
defparam \i1|E_reg[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N54
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|CH[28]~28 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|CH[28]~28_combout  = ( \i1|F_reg [28] & ( (\i1|E_reg [28]) # (\i1|G_reg[28]~DUPLICATE_q ) ) ) # ( !\i1|F_reg [28] & ( (\i1|G_reg[28]~DUPLICATE_q  & !\i1|E_reg [28]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|G_reg[28]~DUPLICATE_q ),
	.datad(!\i1|E_reg [28]),
	.datae(gnd),
	.dataf(!\i1|F_reg [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|CH[28]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|CH[28]~28 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|CH[28]~28 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \i1|g31_SIG_CH_MAJ_inst|CH[28]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y14_N53
dffeas \i1|F_reg[21] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|E_reg [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_reg[21] .is_wysiwyg = "true";
defparam \i1|F_reg[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y14_N46
dffeas \i1|G_reg[21] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|F_reg [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_reg[21] .is_wysiwyg = "true";
defparam \i1|G_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N48
cyclonev_lcell_comb \i1|H_reg~8 (
// Equation(s):
// \i1|H_reg~8_combout  = ( \i1|G_reg [21] ) # ( !\i1|G_reg [21] & ( \LD~q  ) )

	.dataa(gnd),
	.datab(!\LD~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|G_reg [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|H_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|H_reg~8 .extended_lut = "off";
defparam \i1|H_reg~8 .lut_mask = 64'h33333333FFFFFFFF;
defparam \i1|H_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y14_N50
dffeas \i1|H_reg[21] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|H_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_reg[21] .is_wysiwyg = "true";
defparam \i1|H_reg[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N24
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|MAJ[14]~14 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|MAJ[14]~14_combout  = ( \i1|C_reg [14] & ( (\i1|B_reg [14]) # (\i1|A_reg [14]) ) ) # ( !\i1|C_reg [14] & ( (\i1|A_reg [14] & \i1|B_reg [14]) ) )

	.dataa(gnd),
	.datab(!\i1|A_reg [14]),
	.datac(!\i1|B_reg [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|C_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|MAJ[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[14]~14 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[14]~14 .lut_mask = 64'h030303033F3F3F3F;
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N18
cyclonev_lcell_comb \i1|B_reg~8 (
// Equation(s):
// \i1|B_reg~8_combout  = (\i1|A_reg [16]) # (\LD~q )

	.dataa(gnd),
	.datab(!\LD~q ),
	.datac(!\i1|A_reg [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|B_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|B_reg~8 .extended_lut = "off";
defparam \i1|B_reg~8 .lut_mask = 64'h3F3F3F3F3F3F3F3F;
defparam \i1|B_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y12_N19
dffeas \i1|B_reg[16]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|B_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_reg[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_reg[16]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|B_reg[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y14_N38
dffeas \i1|C_reg[16]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|B_reg[16]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_reg[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_reg[16]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|C_reg[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N12
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|MAJ[16]~16 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|MAJ[16]~16_combout  = ( \i1|C_reg[16]~DUPLICATE_q  & ( \i1|A_reg [16] ) ) # ( !\i1|C_reg[16]~DUPLICATE_q  & ( \i1|A_reg [16] & ( \i1|B_reg[16]~DUPLICATE_q  ) ) ) # ( \i1|C_reg[16]~DUPLICATE_q  & ( !\i1|A_reg [16] & ( 
// \i1|B_reg[16]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\i1|B_reg[16]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\i1|C_reg[16]~DUPLICATE_q ),
	.dataf(!\i1|A_reg [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|MAJ[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[16]~16 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[16]~16 .lut_mask = 64'h000033333333FFFF;
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y14_N37
dffeas \i1|C_reg[16] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|B_reg[16]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_reg[16] .is_wysiwyg = "true";
defparam \i1|C_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N33
cyclonev_lcell_comb \i1|D_reg~10 (
// Equation(s):
// \i1|D_reg~10_combout  = ( \i1|C_reg [16] ) # ( !\i1|C_reg [16] & ( \LD~q  ) )

	.dataa(gnd),
	.datab(!\LD~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|C_reg [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|D_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|D_reg~10 .extended_lut = "off";
defparam \i1|D_reg~10 .lut_mask = 64'h33333333FFFFFFFF;
defparam \i1|D_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y12_N34
dffeas \i1|D_reg[16] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|D_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_reg[16] .is_wysiwyg = "true";
defparam \i1|D_reg[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y15_N4
dffeas \i1|A_reg[15]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|A_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_reg[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_reg[15]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|A_reg[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y12_N40
dffeas \i1|C_reg[15]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|C_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_reg[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_reg[15]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|C_reg[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N57
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|MAJ[15]~15 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|MAJ[15]~15_combout  = ( \i1|A_reg[15]~DUPLICATE_q  & ( \i1|C_reg[15]~DUPLICATE_q  ) ) # ( !\i1|A_reg[15]~DUPLICATE_q  & ( \i1|C_reg[15]~DUPLICATE_q  & ( \i1|B_reg [15] ) ) ) # ( \i1|A_reg[15]~DUPLICATE_q  & ( 
// !\i1|C_reg[15]~DUPLICATE_q  & ( \i1|B_reg [15] ) ) )

	.dataa(!\i1|B_reg [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\i1|A_reg[15]~DUPLICATE_q ),
	.dataf(!\i1|C_reg[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|MAJ[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[15]~15 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[15]~15 .lut_mask = 64'h000055555555FFFF;
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N15
cyclonev_lcell_comb \i1|B_reg~4 (
// Equation(s):
// \i1|B_reg~4_combout  = ( \LD~q  & ( \i1|A_reg [10] ) ) # ( !\LD~q  & ( \i1|A_reg [10] ) ) # ( \LD~q  & ( !\i1|A_reg [10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\LD~q ),
	.dataf(!\i1|A_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|B_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|B_reg~4 .extended_lut = "off";
defparam \i1|B_reg~4 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \i1|B_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y11_N16
dffeas \i1|B_reg[10] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|B_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_reg[10] .is_wysiwyg = "true";
defparam \i1|B_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y15_N17
dffeas \i1|C_reg[10] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|B_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_reg[10] .is_wysiwyg = "true";
defparam \i1|C_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N15
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|MAJ[10]~10 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|MAJ[10]~10_combout  = ( \i1|C_reg [10] & ( (\i1|B_reg [10]) # (\i1|A_reg [10]) ) ) # ( !\i1|C_reg [10] & ( (\i1|A_reg [10] & \i1|B_reg [10]) ) )

	.dataa(!\i1|A_reg [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|B_reg [10]),
	.datae(gnd),
	.dataf(!\i1|C_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|MAJ[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[10]~10 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[10]~10 .lut_mask = 64'h0055005555FF55FF;
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N0
cyclonev_lcell_comb \i1|D_reg~5 (
// Equation(s):
// \i1|D_reg~5_combout  = (\i1|C_reg [10]) # (\LD~q )

	.dataa(gnd),
	.datab(!\LD~q ),
	.datac(!\i1|C_reg [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|D_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|D_reg~5 .extended_lut = "off";
defparam \i1|D_reg~5 .lut_mask = 64'h3F3F3F3F3F3F3F3F;
defparam \i1|D_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y12_N1
dffeas \i1|D_reg[10] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|D_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_reg[10] .is_wysiwyg = "true";
defparam \i1|D_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N33
cyclonev_lcell_comb \i1|B_reg~18 (
// Equation(s):
// \i1|B_reg~18_combout  = (\LD~q ) # (\i1|A_reg [31])

	.dataa(!\i1|A_reg [31]),
	.datab(gnd),
	.datac(!\LD~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|B_reg~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|B_reg~18 .extended_lut = "off";
defparam \i1|B_reg~18 .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \i1|B_reg~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y14_N35
dffeas \i1|B_reg[31] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|B_reg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_reg[31] .is_wysiwyg = "true";
defparam \i1|B_reg[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y14_N44
dffeas \i1|C_reg[31] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|B_reg [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_reg[31] .is_wysiwyg = "true";
defparam \i1|C_reg[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N54
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|MAJ[31]~31 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|MAJ[31]~31_combout  = ( \i1|A_reg [31] & ( (\i1|B_reg [31]) # (\i1|C_reg [31]) ) ) # ( !\i1|A_reg [31] & ( (\i1|C_reg [31] & \i1|B_reg [31]) ) )

	.dataa(gnd),
	.datab(!\i1|C_reg [31]),
	.datac(!\i1|B_reg [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_reg [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|MAJ[31]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[31]~31 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[31]~31 .lut_mask = 64'h030303033F3F3F3F;
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[31]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N33
cyclonev_lcell_comb \i1|B_reg[23]~feeder (
// Equation(s):
// \i1|B_reg[23]~feeder_combout  = ( \i1|A_reg [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_reg [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|B_reg[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|B_reg[23]~feeder .extended_lut = "off";
defparam \i1|B_reg[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|B_reg[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y12_N35
dffeas \i1|B_reg[23] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|B_reg[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_reg[23] .is_wysiwyg = "true";
defparam \i1|B_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N54
cyclonev_lcell_comb \i1|C_reg[23]~feeder (
// Equation(s):
// \i1|C_reg[23]~feeder_combout  = ( \i1|B_reg [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|B_reg [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|C_reg[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|C_reg[23]~feeder .extended_lut = "off";
defparam \i1|C_reg[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|C_reg[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y12_N56
dffeas \i1|C_reg[23] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|C_reg[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_reg[23] .is_wysiwyg = "true";
defparam \i1|C_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N24
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|MAJ[23]~23 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|MAJ[23]~23_combout  = ( \i1|C_reg [23] & ( \i1|A_reg [23] ) ) # ( !\i1|C_reg [23] & ( \i1|A_reg [23] & ( \i1|B_reg [23] ) ) ) # ( \i1|C_reg [23] & ( !\i1|A_reg [23] & ( \i1|B_reg [23] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|B_reg [23]),
	.datad(gnd),
	.datae(!\i1|C_reg [23]),
	.dataf(!\i1|A_reg [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|MAJ[23]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[23]~23 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[23]~23 .lut_mask = 64'h00000F0F0F0FFFFF;
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[23]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y16_N41
dffeas \i1|B_reg[4] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|A_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_reg[4] .is_wysiwyg = "true";
defparam \i1|B_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N21
cyclonev_lcell_comb \i1|C_reg~1 (
// Equation(s):
// \i1|C_reg~1_combout  = ( \i1|B_reg [4] & ( \LD~q  ) ) # ( !\i1|B_reg [4] & ( \LD~q  ) ) # ( \i1|B_reg [4] & ( !\LD~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\i1|B_reg [4]),
	.dataf(!\LD~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|C_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|C_reg~1 .extended_lut = "off";
defparam \i1|C_reg~1 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \i1|C_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y14_N22
dffeas \i1|C_reg[4] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|C_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_reg[4] .is_wysiwyg = "true";
defparam \i1|C_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N39
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|MAJ[4]~4 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|MAJ[4]~4_combout  = ( \i1|C_reg [4] & ( (\i1|B_reg [4]) # (\i1|A_reg [4]) ) ) # ( !\i1|C_reg [4] & ( (\i1|A_reg [4] & \i1|B_reg [4]) ) )

	.dataa(!\i1|A_reg [4]),
	.datab(gnd),
	.datac(!\i1|B_reg [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|C_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|MAJ[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[4]~4 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[4]~4 .lut_mask = 64'h050505055F5F5F5F;
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y16_N26
dffeas \i1|A_reg[9] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|A_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_reg[9] .is_wysiwyg = "true";
defparam \i1|A_reg[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N45
cyclonev_lcell_comb \i1|B_reg~17 (
// Equation(s):
// \i1|B_reg~17_combout  = (\i1|A_reg[29]~DUPLICATE_q ) # (\LD~q )

	.dataa(gnd),
	.datab(!\LD~q ),
	.datac(gnd),
	.datad(!\i1|A_reg[29]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|B_reg~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|B_reg~17 .extended_lut = "off";
defparam \i1|B_reg~17 .lut_mask = 64'h33FF33FF33FF33FF;
defparam \i1|B_reg~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y12_N47
dffeas \i1|B_reg[29] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|B_reg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_reg[29] .is_wysiwyg = "true";
defparam \i1|B_reg[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N9
cyclonev_lcell_comb \i1|C_reg~18 (
// Equation(s):
// \i1|C_reg~18_combout  = ( \i1|B_reg [29] ) # ( !\i1|B_reg [29] & ( \LD~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LD~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|B_reg [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|C_reg~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|C_reg~18 .extended_lut = "off";
defparam \i1|C_reg~18 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \i1|C_reg~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y12_N10
dffeas \i1|C_reg[29] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|C_reg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_reg[29] .is_wysiwyg = "true";
defparam \i1|C_reg[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N6
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|MAJ[29]~29 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|MAJ[29]~29_combout  = ( \i1|C_reg [29] & ( (\i1|A_reg[29]~DUPLICATE_q ) # (\i1|B_reg [29]) ) ) # ( !\i1|C_reg [29] & ( (\i1|B_reg [29] & \i1|A_reg[29]~DUPLICATE_q ) ) )

	.dataa(!\i1|B_reg [29]),
	.datab(gnd),
	.datac(!\i1|A_reg[29]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|C_reg [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|MAJ[29]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[29]~29 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[29]~29 .lut_mask = 64'h050505055F5F5F5F;
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[29]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N6
cyclonev_lcell_comb \i1|B_reg~16 (
// Equation(s):
// \i1|B_reg~16_combout  = ( \LD~q  ) # ( !\LD~q  & ( \i1|A_reg [28] ) )

	.dataa(gnd),
	.datab(!\i1|A_reg [28]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LD~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|B_reg~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|B_reg~16 .extended_lut = "off";
defparam \i1|B_reg~16 .lut_mask = 64'h33333333FFFFFFFF;
defparam \i1|B_reg~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y14_N7
dffeas \i1|B_reg[28] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|B_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_reg[28] .is_wysiwyg = "true";
defparam \i1|B_reg[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N15
cyclonev_lcell_comb \i1|C_reg~17 (
// Equation(s):
// \i1|C_reg~17_combout  = ( \i1|B_reg [28] ) # ( !\i1|B_reg [28] & ( \LD~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LD~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|B_reg [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|C_reg~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|C_reg~17 .extended_lut = "off";
defparam \i1|C_reg~17 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \i1|C_reg~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y14_N17
dffeas \i1|C_reg[28] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|C_reg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_reg[28] .is_wysiwyg = "true";
defparam \i1|C_reg[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N12
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|MAJ[28]~28 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|MAJ[28]~28_combout  = ( \i1|C_reg [28] & ( (\i1|A_reg [28]) # (\i1|B_reg [28]) ) ) # ( !\i1|C_reg [28] & ( (\i1|B_reg [28] & \i1|A_reg [28]) ) )

	.dataa(gnd),
	.datab(!\i1|B_reg [28]),
	.datac(gnd),
	.datad(!\i1|A_reg [28]),
	.datae(gnd),
	.dataf(!\i1|C_reg [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|MAJ[28]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[28]~28 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[28]~28 .lut_mask = 64'h0033003333FF33FF;
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[28]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y12_N38
dffeas \i1|B_reg[20]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|A_reg [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_reg[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_reg[20]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|B_reg[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y12_N29
dffeas \i1|C_reg[20]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|B_reg[20]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_reg[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_reg[20]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|C_reg[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N18
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|MAJ[20]~20 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|MAJ[20]~20_combout  = ( \i1|C_reg[20]~DUPLICATE_q  & ( (\i1|B_reg[20]~DUPLICATE_q ) # (\i1|A_reg [20]) ) ) # ( !\i1|C_reg[20]~DUPLICATE_q  & ( (\i1|A_reg [20] & \i1|B_reg[20]~DUPLICATE_q ) ) )

	.dataa(!\i1|A_reg [20]),
	.datab(gnd),
	.datac(!\i1|B_reg[20]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\i1|C_reg[20]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|MAJ[20]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[20]~20 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[20]~20 .lut_mask = 64'h05055F5F05055F5F;
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[20]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N30
cyclonev_lcell_comb \i1|B_reg~12 (
// Equation(s):
// \i1|B_reg~12_combout  = ( \i1|A_reg [22] ) # ( !\i1|A_reg [22] & ( \LD~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LD~q ),
	.datad(gnd),
	.datae(!\i1|A_reg [22]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|B_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|B_reg~12 .extended_lut = "off";
defparam \i1|B_reg~12 .lut_mask = 64'h0F0FFFFF0F0FFFFF;
defparam \i1|B_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y16_N31
dffeas \i1|B_reg[22] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|B_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_reg[22] .is_wysiwyg = "true";
defparam \i1|B_reg[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N39
cyclonev_lcell_comb \i1|C_reg~14 (
// Equation(s):
// \i1|C_reg~14_combout  = ( \i1|B_reg [22] ) # ( !\i1|B_reg [22] & ( \LD~q  ) )

	.dataa(!\LD~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|B_reg [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|C_reg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|C_reg~14 .extended_lut = "off";
defparam \i1|C_reg~14 .lut_mask = 64'h55555555FFFFFFFF;
defparam \i1|C_reg~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y16_N41
dffeas \i1|C_reg[22] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|C_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_reg[22] .is_wysiwyg = "true";
defparam \i1|C_reg[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N18
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|MAJ[22]~22 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|MAJ[22]~22_combout  = ( \i1|A_reg [22] & ( \i1|C_reg [22] ) ) # ( !\i1|A_reg [22] & ( \i1|C_reg [22] & ( \i1|B_reg [22] ) ) ) # ( \i1|A_reg [22] & ( !\i1|C_reg [22] & ( \i1|B_reg [22] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|B_reg [22]),
	.datad(gnd),
	.datae(!\i1|A_reg [22]),
	.dataf(!\i1|C_reg [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|MAJ[22]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[22]~22 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[22]~22 .lut_mask = 64'h00000F0F0F0FFFFF;
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[22]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N57
cyclonev_lcell_comb \i1|D_reg~14 (
// Equation(s):
// \i1|D_reg~14_combout  = (\i1|C_reg [22]) # (\LD~q )

	.dataa(!\LD~q ),
	.datab(gnd),
	.datac(!\i1|C_reg [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|D_reg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|D_reg~14 .extended_lut = "off";
defparam \i1|D_reg~14 .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \i1|D_reg~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y16_N58
dffeas \i1|D_reg[22] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|D_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_reg[22] .is_wysiwyg = "true";
defparam \i1|D_reg[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y15_N12
cyclonev_lcell_comb \i1|B_reg~5 (
// Equation(s):
// \i1|B_reg~5_combout  = ( \i1|A_reg [11] ) # ( !\i1|A_reg [11] & ( \LD~q  ) )

	.dataa(!\LD~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_reg [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|B_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|B_reg~5 .extended_lut = "off";
defparam \i1|B_reg~5 .lut_mask = 64'h55555555FFFFFFFF;
defparam \i1|B_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y15_N13
dffeas \i1|B_reg[11] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|B_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_reg[11] .is_wysiwyg = "true";
defparam \i1|B_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y15_N11
dffeas \i1|C_reg[11]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|B_reg [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_reg[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_reg[11]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|C_reg[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y15_N24
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|MAJ[11]~11 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|MAJ[11]~11_combout  = ( \i1|A_reg [11] & ( (\i1|B_reg [11]) # (\i1|C_reg[11]~DUPLICATE_q ) ) ) # ( !\i1|A_reg [11] & ( (\i1|C_reg[11]~DUPLICATE_q  & \i1|B_reg [11]) ) )

	.dataa(gnd),
	.datab(!\i1|C_reg[11]~DUPLICATE_q ),
	.datac(!\i1|B_reg [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_reg [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|MAJ[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[11]~11 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[11]~11 .lut_mask = 64'h030303033F3F3F3F;
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N3
cyclonev_lcell_comb \i1|B_reg~13 (
// Equation(s):
// \i1|B_reg~13_combout  = ( \i1|A_reg [24] ) # ( !\i1|A_reg [24] & ( \LD~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LD~q ),
	.datad(gnd),
	.datae(!\i1|A_reg [24]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|B_reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|B_reg~13 .extended_lut = "off";
defparam \i1|B_reg~13 .lut_mask = 64'h0F0FFFFF0F0FFFFF;
defparam \i1|B_reg~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y12_N5
dffeas \i1|B_reg[24]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|B_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_reg[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_reg[24]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|B_reg[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y12_N1
dffeas \i1|C_reg[24] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|B_reg[24]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_reg[24] .is_wysiwyg = "true";
defparam \i1|C_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N51
cyclonev_lcell_comb \i1|D_reg~15 (
// Equation(s):
// \i1|D_reg~15_combout  = ( \i1|C_reg [24] & ( \LD~q  ) ) # ( !\i1|C_reg [24] & ( \LD~q  ) ) # ( \i1|C_reg [24] & ( !\LD~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\i1|C_reg [24]),
	.dataf(!\LD~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|D_reg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|D_reg~15 .extended_lut = "off";
defparam \i1|D_reg~15 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \i1|D_reg~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y12_N52
dffeas \i1|D_reg[24] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|D_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_reg[24] .is_wysiwyg = "true";
defparam \i1|D_reg[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y12_N22
dffeas \i1|D_reg[23] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|C_reg [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_reg[23] .is_wysiwyg = "true";
defparam \i1|D_reg[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y16_N23
dffeas \i1|E_reg[16]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|Add6~65_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_reg[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_reg[16]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|E_reg[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N54
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|MAJ[2]~2 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|MAJ[2]~2_combout  = ( \i1|A_reg [2] & ( (\i1|B_reg [2]) # (\i1|C_reg [2]) ) ) # ( !\i1|A_reg [2] & ( (\i1|C_reg [2] & \i1|B_reg [2]) ) )

	.dataa(gnd),
	.datab(!\i1|C_reg [2]),
	.datac(!\i1|B_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|MAJ[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[2]~2 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[2]~2 .lut_mask = 64'h030303033F3F3F3F;
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N6
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG0[2] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG0 [2] = ( \i1|A_reg [24] & ( !\i1|A_reg[15]~DUPLICATE_q  $ (\i1|A_reg [4]) ) ) # ( !\i1|A_reg [24] & ( !\i1|A_reg[15]~DUPLICATE_q  $ (!\i1|A_reg [4]) ) )

	.dataa(!\i1|A_reg[15]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\i1|A_reg [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_reg [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG0 [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[2] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[2] .lut_mask = 64'h5A5A5A5AA5A5A5A5;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y16_N8
dffeas \i1|E_reg[2] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|E_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_reg[2] .is_wysiwyg = "true";
defparam \i1|E_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y13_N45
cyclonev_lcell_comb \i1|F_reg~0 (
// Equation(s):
// \i1|F_reg~0_combout  = ( \LD~q  ) # ( !\LD~q  & ( \i1|E_reg[2]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|E_reg[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LD~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|F_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|F_reg~0 .extended_lut = "off";
defparam \i1|F_reg~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \i1|F_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y16_N11
dffeas \i1|F_reg[2] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|F_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_reg[2] .is_wysiwyg = "true";
defparam \i1|F_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y17_N1
dffeas \i1|G_reg[2] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|F_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_reg[2] .is_wysiwyg = "true";
defparam \i1|G_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N9
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|CH[2]~2 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|CH[2]~2_combout  = ( \i1|G_reg [2] & ( (!\i1|E_reg [2]) # (\i1|F_reg [2]) ) ) # ( !\i1|G_reg [2] & ( (\i1|E_reg [2] & \i1|F_reg [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|E_reg [2]),
	.datad(!\i1|F_reg [2]),
	.datae(gnd),
	.dataf(!\i1|G_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|CH[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|CH[2]~2 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|CH[2]~2 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \i1|g31_SIG_CH_MAJ_inst|CH[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y16_N38
dffeas \i1|H_reg[2] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|G_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_reg[2] .is_wysiwyg = "true";
defparam \i1|H_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y16_N29
dffeas \i1|E_reg[8]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|Add6~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_reg[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_reg[8]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|E_reg[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y16_N55
dffeas \i1|A_reg[8] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|Add4~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_reg[8] .is_wysiwyg = "true";
defparam \i1|A_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N18
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG0[27] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG0 [27] = ( \i1|A_reg [8] & ( \i1|A_reg[29]~DUPLICATE_q  & ( \i1|A_reg [17] ) ) ) # ( !\i1|A_reg [8] & ( \i1|A_reg[29]~DUPLICATE_q  & ( !\i1|A_reg [17] ) ) ) # ( \i1|A_reg [8] & ( !\i1|A_reg[29]~DUPLICATE_q  & ( !\i1|A_reg [17] ) 
// ) ) # ( !\i1|A_reg [8] & ( !\i1|A_reg[29]~DUPLICATE_q  & ( \i1|A_reg [17] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|A_reg [17]),
	.datad(gnd),
	.datae(!\i1|A_reg [8]),
	.dataf(!\i1|A_reg[29]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG0 [27]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[27] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[27] .lut_mask = 64'h0F0FF0F0F0F00F0F;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[27] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N36
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|MAJ[27]~27 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|MAJ[27]~27_combout  = ( \i1|C_reg[27]~DUPLICATE_q  & ( (\i1|A_reg [27]) # (\i1|B_reg [27]) ) ) # ( !\i1|C_reg[27]~DUPLICATE_q  & ( (\i1|B_reg [27] & \i1|A_reg [27]) ) )

	.dataa(gnd),
	.datab(!\i1|B_reg [27]),
	.datac(gnd),
	.datad(!\i1|A_reg [27]),
	.datae(gnd),
	.dataf(!\i1|C_reg[27]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|MAJ[27]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[27]~27 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[27]~27 .lut_mask = 64'h0033003333FF33FF;
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[27]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y13_N36
cyclonev_lcell_comb \i1|F_reg~10 (
// Equation(s):
// \i1|F_reg~10_combout  = ( \LD~q  ) # ( !\LD~q  & ( \i1|E_reg[27]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|E_reg[27]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LD~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|F_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|F_reg~10 .extended_lut = "off";
defparam \i1|F_reg~10 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \i1|F_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y13_N37
dffeas \i1|F_reg[27] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|F_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_reg[27] .is_wysiwyg = "true";
defparam \i1|F_reg[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N9
cyclonev_lcell_comb \i1|G_reg~16 (
// Equation(s):
// \i1|G_reg~16_combout  = ( \i1|F_reg [27] ) # ( !\i1|F_reg [27] & ( \LD~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LD~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|F_reg [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|G_reg~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|G_reg~16 .extended_lut = "off";
defparam \i1|G_reg~16 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \i1|G_reg~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y14_N10
dffeas \i1|G_reg[27] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|G_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_reg[27] .is_wysiwyg = "true";
defparam \i1|G_reg[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N39
cyclonev_lcell_comb \i1|H_reg~13 (
// Equation(s):
// \i1|H_reg~13_combout  = (\LD~q ) # (\i1|G_reg [27])

	.dataa(gnd),
	.datab(!\i1|G_reg [27]),
	.datac(!\LD~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|H_reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|H_reg~13 .extended_lut = "off";
defparam \i1|H_reg~13 .lut_mask = 64'h3F3F3F3F3F3F3F3F;
defparam \i1|H_reg~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y14_N41
dffeas \i1|H_reg[27] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|H_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_reg[27] .is_wysiwyg = "true";
defparam \i1|H_reg[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y16_N16
dffeas \i1|E_reg[6] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|E_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_reg[6] .is_wysiwyg = "true";
defparam \i1|E_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N57
cyclonev_lcell_comb \i1|B_reg[26]~feeder (
// Equation(s):
// \i1|B_reg[26]~feeder_combout  = ( \i1|A_reg [26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_reg [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|B_reg[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|B_reg[26]~feeder .extended_lut = "off";
defparam \i1|B_reg[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|B_reg[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y12_N58
dffeas \i1|B_reg[26] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|B_reg[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_reg[26] .is_wysiwyg = "true";
defparam \i1|B_reg[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N6
cyclonev_lcell_comb \i1|C_reg~15 (
// Equation(s):
// \i1|C_reg~15_combout  = ( \i1|B_reg [26] ) # ( !\i1|B_reg [26] & ( \LD~q  ) )

	.dataa(gnd),
	.datab(!\LD~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|B_reg [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|C_reg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|C_reg~15 .extended_lut = "off";
defparam \i1|C_reg~15 .lut_mask = 64'h33333333FFFFFFFF;
defparam \i1|C_reg~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y12_N8
dffeas \i1|C_reg[26] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|C_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_reg[26] .is_wysiwyg = "true";
defparam \i1|C_reg[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N9
cyclonev_lcell_comb \i1|D_reg~16 (
// Equation(s):
// \i1|D_reg~16_combout  = (\i1|C_reg [26]) # (\LD~q )

	.dataa(gnd),
	.datab(!\LD~q ),
	.datac(!\i1|C_reg [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|D_reg~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|D_reg~16 .extended_lut = "off";
defparam \i1|D_reg~16 .lut_mask = 64'h3F3F3F3F3F3F3F3F;
defparam \i1|D_reg~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y12_N10
dffeas \i1|D_reg[26] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|D_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_reg[26] .is_wysiwyg = "true";
defparam \i1|D_reg[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y14_N19
dffeas \i1|E_reg[26]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|Add6~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_reg[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_reg[26]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|E_reg[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y14_N44
dffeas \i1|F_reg[26] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|E_reg[26]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_reg[26] .is_wysiwyg = "true";
defparam \i1|F_reg[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N3
cyclonev_lcell_comb \i1|G_reg~15 (
// Equation(s):
// \i1|G_reg~15_combout  = ( \LD~q  ) # ( !\LD~q  & ( \i1|F_reg [26] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|F_reg [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LD~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|G_reg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|G_reg~15 .extended_lut = "off";
defparam \i1|G_reg~15 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \i1|G_reg~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y14_N5
dffeas \i1|G_reg[26] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|G_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_reg[26] .is_wysiwyg = "true";
defparam \i1|G_reg[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y14_N20
dffeas \i1|H_reg[26] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|G_reg [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_reg[26] .is_wysiwyg = "true";
defparam \i1|H_reg[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N33
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|CH[26]~26 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|CH[26]~26_combout  = ( \i1|G_reg [26] & ( \i1|F_reg [26] ) ) # ( !\i1|G_reg [26] & ( \i1|F_reg [26] & ( \i1|E_reg[26]~DUPLICATE_q  ) ) ) # ( \i1|G_reg [26] & ( !\i1|F_reg [26] & ( !\i1|E_reg[26]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|E_reg[26]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\i1|G_reg [26]),
	.dataf(!\i1|F_reg [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|CH[26]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|CH[26]~26 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|CH[26]~26 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \i1|g31_SIG_CH_MAJ_inst|CH[26]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y12_N16
dffeas \i1|C_reg[5]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|C_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_reg[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_reg[5]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|C_reg[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N21
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|MAJ[5]~5 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|MAJ[5]~5_combout  = ( \i1|C_reg[5]~DUPLICATE_q  & ( (\i1|A_reg [5]) # (\i1|B_reg [5]) ) ) # ( !\i1|C_reg[5]~DUPLICATE_q  & ( (\i1|B_reg [5] & \i1|A_reg [5]) ) )

	.dataa(!\i1|B_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|A_reg [5]),
	.datae(gnd),
	.dataf(!\i1|C_reg[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|MAJ[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[5]~5 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[5]~5 .lut_mask = 64'h0055005555FF55FF;
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N30
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG0[5] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG0 [5] = ( \i1|A_reg [7] & ( !\i1|A_reg [27] $ (\i1|A_reg [18]) ) ) # ( !\i1|A_reg [7] & ( !\i1|A_reg [27] $ (!\i1|A_reg [18]) ) )

	.dataa(gnd),
	.datab(!\i1|A_reg [27]),
	.datac(!\i1|A_reg [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_reg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG0 [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[5] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[5] .lut_mask = 64'h3C3C3C3CC3C3C3C3;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y17_N28
dffeas \i1|F_reg[5]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|E_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_reg[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_reg[5]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|F_reg[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N24
cyclonev_lcell_comb \i1|G_reg~3 (
// Equation(s):
// \i1|G_reg~3_combout  = ( \i1|F_reg[5]~DUPLICATE_q  ) # ( !\i1|F_reg[5]~DUPLICATE_q  & ( \LD~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LD~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|F_reg[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|G_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|G_reg~3 .extended_lut = "off";
defparam \i1|G_reg~3 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \i1|G_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y17_N26
dffeas \i1|G_reg[5] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|G_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_reg[5] .is_wysiwyg = "true";
defparam \i1|G_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y16_N47
dffeas \i1|H_reg[5] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|G_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_reg[5] .is_wysiwyg = "true";
defparam \i1|H_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y15_N10
dffeas \i1|C_reg[11] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|B_reg [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_reg[11] .is_wysiwyg = "true";
defparam \i1|C_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y15_N50
dffeas \i1|D_reg[11] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|C_reg [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_reg[11] .is_wysiwyg = "true";
defparam \i1|D_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y13_N48
cyclonev_lcell_comb \i1|F_reg~3 (
// Equation(s):
// \i1|F_reg~3_combout  = ( \i1|E_reg[11]~DUPLICATE_q  ) # ( !\i1|E_reg[11]~DUPLICATE_q  & ( \LD~q  ) )

	.dataa(gnd),
	.datab(!\LD~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|E_reg[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|F_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|F_reg~3 .extended_lut = "off";
defparam \i1|F_reg~3 .lut_mask = 64'h33333333FFFFFFFF;
defparam \i1|F_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y13_N49
dffeas \i1|F_reg[11] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|F_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_reg[11] .is_wysiwyg = "true";
defparam \i1|F_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y13_N3
cyclonev_lcell_comb \i1|G_reg~6 (
// Equation(s):
// \i1|G_reg~6_combout  = ( \i1|F_reg [11] ) # ( !\i1|F_reg [11] & ( \LD~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LD~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|F_reg [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|G_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|G_reg~6 .extended_lut = "off";
defparam \i1|G_reg~6 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \i1|G_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y13_N4
dffeas \i1|G_reg[11]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|G_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_reg[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_reg[11]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|G_reg[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N21
cyclonev_lcell_comb \i1|H_reg~5 (
// Equation(s):
// \i1|H_reg~5_combout  = ( \i1|G_reg[11]~DUPLICATE_q  ) # ( !\i1|G_reg[11]~DUPLICATE_q  & ( \LD~q  ) )

	.dataa(!\LD~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|G_reg[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|H_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|H_reg~5 .extended_lut = "off";
defparam \i1|H_reg~5 .lut_mask = 64'h55555555FFFFFFFF;
defparam \i1|H_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y15_N23
dffeas \i1|H_reg[11] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|H_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_reg[11] .is_wysiwyg = "true";
defparam \i1|H_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y13_N5
dffeas \i1|G_reg[11] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|G_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_reg[11] .is_wysiwyg = "true";
defparam \i1|G_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y13_N15
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|CH[11]~11 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|CH[11]~11_combout  = ( \i1|G_reg [11] & ( \i1|E_reg[11]~DUPLICATE_q  & ( \i1|F_reg [11] ) ) ) # ( !\i1|G_reg [11] & ( \i1|E_reg[11]~DUPLICATE_q  & ( \i1|F_reg [11] ) ) ) # ( \i1|G_reg [11] & ( !\i1|E_reg[11]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|F_reg [11]),
	.datad(gnd),
	.datae(!\i1|G_reg [11]),
	.dataf(!\i1|E_reg[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|CH[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|CH[11]~11 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|CH[11]~11 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \i1|g31_SIG_CH_MAJ_inst|CH[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y17_N12
cyclonev_lcell_comb \i1|F_reg~5 (
// Equation(s):
// \i1|F_reg~5_combout  = (\i1|E_reg [14]) # (\LD~q )

	.dataa(gnd),
	.datab(!\LD~q ),
	.datac(!\i1|E_reg [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|F_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|F_reg~5 .extended_lut = "off";
defparam \i1|F_reg~5 .lut_mask = 64'h3F3F3F3F3F3F3F3F;
defparam \i1|F_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y17_N59
dffeas \i1|F_reg[14] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|F_reg~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_reg[14] .is_wysiwyg = "true";
defparam \i1|F_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y17_N57
cyclonev_lcell_comb \i1|G_reg~8 (
// Equation(s):
// \i1|G_reg~8_combout  = (\i1|F_reg [14]) # (\LD~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LD~q ),
	.datad(!\i1|F_reg [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|G_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|G_reg~8 .extended_lut = "off";
defparam \i1|G_reg~8 .lut_mask = 64'h0FFF0FFF0FFF0FFF;
defparam \i1|G_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y17_N23
dffeas \i1|G_reg[14] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|G_reg~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_reg[14] .is_wysiwyg = "true";
defparam \i1|G_reg[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y15_N15
cyclonev_lcell_comb \i1|H_reg~6 (
// Equation(s):
// \i1|H_reg~6_combout  = ( \i1|G_reg [14] ) # ( !\i1|G_reg [14] & ( \LD~q  ) )

	.dataa(!\LD~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|G_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|H_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|H_reg~6 .extended_lut = "off";
defparam \i1|H_reg~6 .lut_mask = 64'h55555555FFFFFFFF;
defparam \i1|H_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y15_N17
dffeas \i1|H_reg[14] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|H_reg~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_reg[14] .is_wysiwyg = "true";
defparam \i1|H_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y17_N36
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|CH[14]~14 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|CH[14]~14_combout  = ( \i1|G_reg [14] & ( (!\i1|E_reg [14]) # (\i1|F_reg [14]) ) ) # ( !\i1|G_reg [14] & ( (\i1|F_reg [14] & \i1|E_reg [14]) ) )

	.dataa(gnd),
	.datab(!\i1|F_reg [14]),
	.datac(gnd),
	.datad(!\i1|E_reg [14]),
	.datae(gnd),
	.dataf(!\i1|G_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|CH[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|CH[14]~14 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|CH[14]~14 .lut_mask = 64'h00330033FF33FF33;
defparam \i1|g31_SIG_CH_MAJ_inst|CH[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N30
cyclonev_lcell_comb \i1|B_reg~2 (
// Equation(s):
// \i1|B_reg~2_combout  = ( \LD~q  ) # ( !\LD~q  & ( \i1|A_reg [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|A_reg [7]),
	.datad(gnd),
	.datae(!\LD~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|B_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|B_reg~2 .extended_lut = "off";
defparam \i1|B_reg~2 .lut_mask = 64'h0F0FFFFF0F0FFFFF;
defparam \i1|B_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y11_N31
dffeas \i1|B_reg[7] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|B_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_reg[7] .is_wysiwyg = "true";
defparam \i1|B_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y14_N26
dffeas \i1|C_reg[7] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|B_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_reg[7] .is_wysiwyg = "true";
defparam \i1|C_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N9
cyclonev_lcell_comb \i1|D_reg[7]~feeder (
// Equation(s):
// \i1|D_reg[7]~feeder_combout  = ( \i1|C_reg [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|C_reg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|D_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|D_reg[7]~feeder .extended_lut = "off";
defparam \i1|D_reg[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|D_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y11_N10
dffeas \i1|D_reg[7] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|D_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_reg[7] .is_wysiwyg = "true";
defparam \i1|D_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N33
cyclonev_lcell_comb \i1|F_reg~2 (
// Equation(s):
// \i1|F_reg~2_combout  = ( \LD~q  ) # ( !\LD~q  & ( \i1|E_reg [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|E_reg [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LD~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|F_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|F_reg~2 .extended_lut = "off";
defparam \i1|F_reg~2 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \i1|F_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y16_N35
dffeas \i1|F_reg[7]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|F_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_reg[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_reg[7]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|F_reg[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N27
cyclonev_lcell_comb \i1|G_reg~4 (
// Equation(s):
// \i1|G_reg~4_combout  = ( \LD~q  ) # ( !\LD~q  & ( \i1|F_reg[7]~DUPLICATE_q  ) )

	.dataa(!\i1|F_reg[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LD~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|G_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|G_reg~4 .extended_lut = "off";
defparam \i1|G_reg~4 .lut_mask = 64'h55555555FFFFFFFF;
defparam \i1|G_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y16_N38
dffeas \i1|G_reg[7] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|G_reg~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_reg[7] .is_wysiwyg = "true";
defparam \i1|G_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y16_N53
dffeas \i1|H_reg[7] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|G_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_reg[7] .is_wysiwyg = "true";
defparam \i1|H_reg[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N12
cyclonev_lcell_comb \i1|D_reg~17 (
// Equation(s):
// \i1|D_reg~17_combout  = ( \i1|C_reg [29] ) # ( !\i1|C_reg [29] & ( \LD~q  ) )

	.dataa(gnd),
	.datab(!\LD~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|C_reg [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|D_reg~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|D_reg~17 .extended_lut = "off";
defparam \i1|D_reg~17 .lut_mask = 64'h33333333FFFFFFFF;
defparam \i1|D_reg~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y12_N13
dffeas \i1|D_reg[29] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|D_reg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_reg[29] .is_wysiwyg = "true";
defparam \i1|D_reg[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y14_N28
dffeas \i1|E_reg[29]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|Add6~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_reg[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_reg[29]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|E_reg[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y14_N38
dffeas \i1|F_reg[29] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|E_reg[29]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_reg[29] .is_wysiwyg = "true";
defparam \i1|F_reg[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y14_N40
dffeas \i1|G_reg[29] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|F_reg [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_reg[29] .is_wysiwyg = "true";
defparam \i1|G_reg[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y14_N29
dffeas \i1|H_reg[29] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|G_reg [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_reg[29] .is_wysiwyg = "true";
defparam \i1|H_reg[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N48
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|MAJ[3]~3 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|MAJ[3]~3_combout  = ( \i1|B_reg [3] & ( (\i1|C_reg[3]~DUPLICATE_q ) # (\i1|A_reg [3]) ) ) # ( !\i1|B_reg [3] & ( (\i1|A_reg [3] & \i1|C_reg[3]~DUPLICATE_q ) ) )

	.dataa(!\i1|A_reg [3]),
	.datab(gnd),
	.datac(!\i1|C_reg[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|B_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|MAJ[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[3]~3 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[3]~3 .lut_mask = 64'h050505055F5F5F5F;
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N57
cyclonev_lcell_comb \i1|B_reg~14 (
// Equation(s):
// \i1|B_reg~14_combout  = ( \i1|A_reg [25] ) # ( !\i1|A_reg [25] & ( \LD~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LD~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_reg [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|B_reg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|B_reg~14 .extended_lut = "off";
defparam \i1|B_reg~14 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \i1|B_reg~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y12_N59
dffeas \i1|B_reg[25] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|B_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_reg[25] .is_wysiwyg = "true";
defparam \i1|B_reg[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y12_N56
dffeas \i1|C_reg[25] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|B_reg [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_reg[25] .is_wysiwyg = "true";
defparam \i1|C_reg[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N18
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|MAJ[25]~25 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|MAJ[25]~25_combout  = ( \i1|B_reg [25] & ( (\i1|C_reg [25]) # (\i1|A_reg [25]) ) ) # ( !\i1|B_reg [25] & ( (\i1|A_reg [25] & \i1|C_reg [25]) ) )

	.dataa(!\i1|A_reg [25]),
	.datab(gnd),
	.datac(!\i1|C_reg [25]),
	.datad(gnd),
	.datae(!\i1|B_reg [25]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|MAJ[25]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[25]~25 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[25]~25 .lut_mask = 64'h05055F5F05055F5F;
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[25]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y14_N41
dffeas \i1|B_reg[6] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|A_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_reg[6] .is_wysiwyg = "true";
defparam \i1|B_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N24
cyclonev_lcell_comb \i1|C_reg~3 (
// Equation(s):
// \i1|C_reg~3_combout  = ( \i1|B_reg [6] & ( \LD~q  ) ) # ( !\i1|B_reg [6] & ( \LD~q  ) ) # ( \i1|B_reg [6] & ( !\LD~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\i1|B_reg [6]),
	.dataf(!\LD~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|C_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|C_reg~3 .extended_lut = "off";
defparam \i1|C_reg~3 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \i1|C_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y12_N25
dffeas \i1|C_reg[6] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|C_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_reg[6] .is_wysiwyg = "true";
defparam \i1|C_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N39
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|MAJ[6]~6 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|MAJ[6]~6_combout  = ( \i1|C_reg [6] & ( (\i1|A_reg [6]) # (\i1|B_reg [6]) ) ) # ( !\i1|C_reg [6] & ( (\i1|B_reg [6] & \i1|A_reg [6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|B_reg [6]),
	.datad(!\i1|A_reg [6]),
	.datae(gnd),
	.dataf(!\i1|C_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|MAJ[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[6]~6 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[6]~6 .lut_mask = 64'h000F000F0FFF0FFF;
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y15_N19
dffeas \i1|A_reg[19]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|A_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_reg[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_reg[19]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|A_reg[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N18
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG0[6] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG0 [6] = ( \i1|A_reg[19]~DUPLICATE_q  & ( !\i1|A_reg [28] $ (\i1|A_reg[8]~DUPLICATE_q ) ) ) # ( !\i1|A_reg[19]~DUPLICATE_q  & ( !\i1|A_reg [28] $ (!\i1|A_reg[8]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|A_reg [28]),
	.datad(!\i1|A_reg[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\i1|A_reg[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG0 [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[6] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[6] .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N3
cyclonev_lcell_comb \i1|F_reg~1 (
// Equation(s):
// \i1|F_reg~1_combout  = ( \i1|E_reg [3] ) # ( !\i1|E_reg [3] & ( \LD~q  ) )

	.dataa(gnd),
	.datab(!\LD~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|E_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|F_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|F_reg~1 .extended_lut = "off";
defparam \i1|F_reg~1 .lut_mask = 64'h33333333FFFFFFFF;
defparam \i1|F_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y13_N5
dffeas \i1|F_reg[3] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|F_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_reg[3] .is_wysiwyg = "true";
defparam \i1|F_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N0
cyclonev_lcell_comb \i1|G_reg~2 (
// Equation(s):
// \i1|G_reg~2_combout  = (\i1|F_reg [3]) # (\LD~q )

	.dataa(gnd),
	.datab(!\LD~q ),
	.datac(!\i1|F_reg [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|G_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|G_reg~2 .extended_lut = "off";
defparam \i1|G_reg~2 .lut_mask = 64'h3F3F3F3F3F3F3F3F;
defparam \i1|G_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y13_N14
dffeas \i1|G_reg[3] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|G_reg~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_reg[3] .is_wysiwyg = "true";
defparam \i1|G_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N12
cyclonev_lcell_comb \i1|H_reg~1 (
// Equation(s):
// \i1|H_reg~1_combout  = ( \LD~q  ) # ( !\LD~q  & ( \i1|G_reg [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|G_reg [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LD~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|H_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|H_reg~1 .extended_lut = "off";
defparam \i1|H_reg~1 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \i1|H_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y16_N13
dffeas \i1|H_reg[3] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|H_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_reg[3] .is_wysiwyg = "true";
defparam \i1|H_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y17_N18
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG1[3] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG1 [3] = ( \i1|E_reg[28]~DUPLICATE_q  & ( !\i1|E_reg [9] $ (\i1|E_reg [14]) ) ) # ( !\i1|E_reg[28]~DUPLICATE_q  & ( !\i1|E_reg [9] $ (!\i1|E_reg [14]) ) )

	.dataa(gnd),
	.datab(!\i1|E_reg [9]),
	.datac(gnd),
	.datad(!\i1|E_reg [14]),
	.datae(gnd),
	.dataf(!\i1|E_reg[28]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG1 [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[3] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[3] .lut_mask = 64'h33CC33CCCC33CC33;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N30
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|CH[3]~3 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|CH[3]~3_combout  = ( \i1|G_reg [3] & ( (!\i1|E_reg [3]) # (\i1|F_reg [3]) ) ) # ( !\i1|G_reg [3] & ( (\i1|E_reg [3] & \i1|F_reg [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|E_reg [3]),
	.datad(!\i1|F_reg [3]),
	.datae(gnd),
	.dataf(!\i1|G_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|CH[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|CH[3]~3 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|CH[3]~3 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \i1|g31_SIG_CH_MAJ_inst|CH[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y13_N37
dffeas \i1|E_reg[12] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|E_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_reg[12] .is_wysiwyg = "true";
defparam \i1|E_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y13_N10
dffeas \i1|F_reg[12]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|E_reg [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_reg[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_reg[12]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|F_reg[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N54
cyclonev_lcell_comb \i1|G_reg~7 (
// Equation(s):
// \i1|G_reg~7_combout  = ( \i1|F_reg[12]~DUPLICATE_q  ) # ( !\i1|F_reg[12]~DUPLICATE_q  & ( \LD~q  ) )

	.dataa(gnd),
	.datab(!\LD~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|F_reg[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|G_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|G_reg~7 .extended_lut = "off";
defparam \i1|G_reg~7 .lut_mask = 64'h33333333FFFFFFFF;
defparam \i1|G_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y13_N56
dffeas \i1|G_reg[12]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|G_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_reg[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_reg[12]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|G_reg[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y13_N11
dffeas \i1|F_reg[12] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|E_reg [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_reg[12] .is_wysiwyg = "true";
defparam \i1|F_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N42
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|CH[12]~12 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|CH[12]~12_combout  = ( \i1|E_reg [12] & ( \i1|F_reg [12] ) ) # ( !\i1|E_reg [12] & ( \i1|F_reg [12] & ( \i1|G_reg[12]~DUPLICATE_q  ) ) ) # ( !\i1|E_reg [12] & ( !\i1|F_reg [12] & ( \i1|G_reg[12]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|G_reg[12]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\i1|E_reg [12]),
	.dataf(!\i1|F_reg [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|CH[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|CH[12]~12 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|CH[12]~12 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \i1|g31_SIG_CH_MAJ_inst|CH[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y13_N55
dffeas \i1|G_reg[12] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|G_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_reg[12] .is_wysiwyg = "true";
defparam \i1|G_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y15_N29
dffeas \i1|H_reg[12] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|G_reg [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_reg[12] .is_wysiwyg = "true";
defparam \i1|H_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N6
cyclonev_lcell_comb \i1|Add6~89 (
// Equation(s):
// \i1|Add6~89_sumout  = SUM(( \i1|Add3~89_sumout  ) + ( \i1|D_reg [22] ) + ( \i1|Add6~86  ))
// \i1|Add6~90  = CARRY(( \i1|Add3~89_sumout  ) + ( \i1|D_reg [22] ) + ( \i1|Add6~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|D_reg [22]),
	.datad(!\i1|Add3~89_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add6~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~89_sumout ),
	.cout(\i1|Add6~90 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~89 .extended_lut = "off";
defparam \i1|Add6~89 .lut_mask = 64'h0000F0F0000000FF;
defparam \i1|Add6~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N9
cyclonev_lcell_comb \i1|Add6~93 (
// Equation(s):
// \i1|Add6~93_sumout  = SUM(( \i1|D_reg [23] ) + ( \i1|Add3~93_sumout  ) + ( \i1|Add6~90  ))
// \i1|Add6~94  = CARRY(( \i1|D_reg [23] ) + ( \i1|Add3~93_sumout  ) + ( \i1|Add6~90  ))

	.dataa(!\i1|D_reg [23]),
	.datab(gnd),
	.datac(!\i1|Add3~93_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add6~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~93_sumout ),
	.cout(\i1|Add6~94 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~93 .extended_lut = "off";
defparam \i1|Add6~93 .lut_mask = 64'h0000F0F000005555;
defparam \i1|Add6~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y14_N10
dffeas \i1|E_reg[23] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|Add6~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_reg[23] .is_wysiwyg = "true";
defparam \i1|E_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N57
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG1[12] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG1 [12] = ( \i1|E_reg [5] & ( \i1|E_reg [23] & ( \i1|E_reg [18] ) ) ) # ( !\i1|E_reg [5] & ( \i1|E_reg [23] & ( !\i1|E_reg [18] ) ) ) # ( \i1|E_reg [5] & ( !\i1|E_reg [23] & ( !\i1|E_reg [18] ) ) ) # ( !\i1|E_reg [5] & ( 
// !\i1|E_reg [23] & ( \i1|E_reg [18] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|E_reg [18]),
	.datae(!\i1|E_reg [5]),
	.dataf(!\i1|E_reg [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG1 [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[12] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[12] .lut_mask = 64'h00FFFF00FF0000FF;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[12] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N0
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG1[10] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG1 [10] = ( \i1|E_reg [16] & ( !\i1|E_reg [3] $ (\i1|E_reg [21]) ) ) # ( !\i1|E_reg [16] & ( !\i1|E_reg [3] $ (!\i1|E_reg [21]) ) )

	.dataa(!\i1|E_reg [3]),
	.datab(gnd),
	.datac(!\i1|E_reg [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|E_reg [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG1 [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[10] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[10] .lut_mask = 64'h5A5A5A5AA5A5A5A5;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[10] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N45
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|CH[10]~10 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|CH[10]~10_combout  = ( \i1|E_reg [10] & ( \i1|F_reg [10] ) ) # ( !\i1|E_reg [10] & ( \i1|G_reg [10] ) )

	.dataa(!\i1|F_reg [10]),
	.datab(gnd),
	.datac(!\i1|G_reg [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|E_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|CH[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|CH[10]~10 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|CH[10]~10 .lut_mask = 64'h0F0F0F0F55555555;
defparam \i1|g31_SIG_CH_MAJ_inst|CH[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y17_N16
dffeas \i1|E_reg[9]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|E_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_reg[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_reg[9]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|E_reg[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y17_N14
dffeas \i1|F_reg[9] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|E_reg[9]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_reg[9] .is_wysiwyg = "true";
defparam \i1|F_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y17_N1
dffeas \i1|G_reg[9] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|F_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_reg[9] .is_wysiwyg = "true";
defparam \i1|G_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y16_N59
dffeas \i1|H_reg[9] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|G_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_reg[9] .is_wysiwyg = "true";
defparam \i1|H_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N9
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG1[9] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG1 [9] = ( \i1|E_reg [15] & ( \i1|E_reg[20]~DUPLICATE_q  & ( \i1|E_reg[2]~DUPLICATE_q  ) ) ) # ( !\i1|E_reg [15] & ( \i1|E_reg[20]~DUPLICATE_q  & ( !\i1|E_reg[2]~DUPLICATE_q  ) ) ) # ( \i1|E_reg [15] & ( 
// !\i1|E_reg[20]~DUPLICATE_q  & ( !\i1|E_reg[2]~DUPLICATE_q  ) ) ) # ( !\i1|E_reg [15] & ( !\i1|E_reg[20]~DUPLICATE_q  & ( \i1|E_reg[2]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|E_reg[2]~DUPLICATE_q ),
	.datae(!\i1|E_reg [15]),
	.dataf(!\i1|E_reg[20]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG1 [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[9] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[9] .lut_mask = 64'h00FFFF00FF0000FF;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[9] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y16_N20
dffeas \i1|F_reg[8] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|E_reg[8]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_reg[8] .is_wysiwyg = "true";
defparam \i1|F_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N18
cyclonev_lcell_comb \i1|G_reg~5 (
// Equation(s):
// \i1|G_reg~5_combout  = ( \LD~q  ) # ( !\LD~q  & ( \i1|F_reg [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|F_reg [8]),
	.datae(gnd),
	.dataf(!\LD~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|G_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|G_reg~5 .extended_lut = "off";
defparam \i1|G_reg~5 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \i1|G_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y16_N26
dffeas \i1|G_reg[8] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|G_reg~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_reg[8] .is_wysiwyg = "true";
defparam \i1|G_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N3
cyclonev_lcell_comb \i1|H_reg~3 (
// Equation(s):
// \i1|H_reg~3_combout  = (\i1|G_reg [8]) # (\LD~q )

	.dataa(!\LD~q ),
	.datab(gnd),
	.datac(!\i1|G_reg [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|H_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|H_reg~3 .extended_lut = "off";
defparam \i1|H_reg~3 .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \i1|H_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y16_N4
dffeas \i1|H_reg[8] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|H_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_reg[8] .is_wysiwyg = "true";
defparam \i1|H_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N24
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|CH[8]~8 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|CH[8]~8_combout  = ( \i1|G_reg [8] & ( \i1|F_reg [8] ) ) # ( !\i1|G_reg [8] & ( \i1|F_reg [8] & ( \i1|E_reg[8]~DUPLICATE_q  ) ) ) # ( \i1|G_reg [8] & ( !\i1|F_reg [8] & ( !\i1|E_reg[8]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|E_reg[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\i1|G_reg [8]),
	.dataf(!\i1|F_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|CH[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|CH[8]~8 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|CH[8]~8 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \i1|g31_SIG_CH_MAJ_inst|CH[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y12_N1
dffeas \i1|B_reg[19] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|A_reg [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_reg[19] .is_wysiwyg = "true";
defparam \i1|B_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N51
cyclonev_lcell_comb \i1|C_reg~12 (
// Equation(s):
// \i1|C_reg~12_combout  = ( \i1|B_reg [19] ) # ( !\i1|B_reg [19] & ( \LD~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LD~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|B_reg [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|C_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|C_reg~12 .extended_lut = "off";
defparam \i1|C_reg~12 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \i1|C_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y12_N52
dffeas \i1|C_reg[19] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|C_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_reg[19] .is_wysiwyg = "true";
defparam \i1|C_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N36
cyclonev_lcell_comb \i1|D_reg~13 (
// Equation(s):
// \i1|D_reg~13_combout  = ( \i1|C_reg [19] ) # ( !\i1|C_reg [19] & ( \LD~q  ) )

	.dataa(gnd),
	.datab(!\LD~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\i1|C_reg [19]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|D_reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|D_reg~13 .extended_lut = "off";
defparam \i1|D_reg~13 .lut_mask = 64'h3333FFFF3333FFFF;
defparam \i1|D_reg~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y12_N37
dffeas \i1|D_reg[19] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|D_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_reg[19] .is_wysiwyg = "true";
defparam \i1|D_reg[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y15_N38
dffeas \i1|F_reg[19] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|E_reg [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_reg[19] .is_wysiwyg = "true";
defparam \i1|F_reg[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y16_N47
dffeas \i1|G_reg[19] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|F_reg [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_reg[19] .is_wysiwyg = "true";
defparam \i1|G_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N15
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|CH[19]~19 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|CH[19]~19_combout  = ( \i1|G_reg [19] & ( (!\i1|E_reg [19]) # (\i1|F_reg [19]) ) ) # ( !\i1|G_reg [19] & ( (\i1|F_reg [19] & \i1|E_reg [19]) ) )

	.dataa(!\i1|F_reg [19]),
	.datab(gnd),
	.datac(!\i1|E_reg [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|G_reg [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|CH[19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|CH[19]~19 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|CH[19]~19 .lut_mask = 64'h05050505F5F5F5F5;
defparam \i1|g31_SIG_CH_MAJ_inst|CH[19]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y12_N49
dffeas \i1|D_reg[25] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|C_reg [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_reg[25] .is_wysiwyg = "true";
defparam \i1|D_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N48
cyclonev_lcell_comb \i1|F_reg~9 (
// Equation(s):
// \i1|F_reg~9_combout  = ( \LD~q  ) # ( !\LD~q  & ( \i1|E_reg [25] ) )

	.dataa(gnd),
	.datab(!\i1|E_reg [25]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LD~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|F_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|F_reg~9 .extended_lut = "off";
defparam \i1|F_reg~9 .lut_mask = 64'h33333333FFFFFFFF;
defparam \i1|F_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y14_N49
dffeas \i1|F_reg[25] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|F_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_reg[25] .is_wysiwyg = "true";
defparam \i1|F_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N39
cyclonev_lcell_comb \i1|G_reg~14 (
// Equation(s):
// \i1|G_reg~14_combout  = ( \i1|F_reg [25] & ( \LD~q  ) ) # ( !\i1|F_reg [25] & ( \LD~q  ) ) # ( \i1|F_reg [25] & ( !\LD~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\i1|F_reg [25]),
	.dataf(!\LD~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|G_reg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|G_reg~14 .extended_lut = "off";
defparam \i1|G_reg~14 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \i1|G_reg~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y14_N41
dffeas \i1|G_reg[25] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|G_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_reg[25] .is_wysiwyg = "true";
defparam \i1|G_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N54
cyclonev_lcell_comb \i1|H_reg~12 (
// Equation(s):
// \i1|H_reg~12_combout  = ( \i1|G_reg [25] ) # ( !\i1|G_reg [25] & ( \LD~q  ) )

	.dataa(gnd),
	.datab(!\LD~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|G_reg [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|H_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|H_reg~12 .extended_lut = "off";
defparam \i1|H_reg~12 .lut_mask = 64'h33333333FFFFFFFF;
defparam \i1|H_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y14_N56
dffeas \i1|H_reg[25]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|H_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_reg[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_reg[25]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|H_reg[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N3
cyclonev_lcell_comb \i1|D_reg~18 (
// Equation(s):
// \i1|D_reg~18_combout  = (\LD~q ) # (\i1|C_reg [31])

	.dataa(!\i1|C_reg [31]),
	.datab(gnd),
	.datac(!\LD~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|D_reg~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|D_reg~18 .extended_lut = "off";
defparam \i1|D_reg~18 .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \i1|D_reg~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y12_N4
dffeas \i1|D_reg[31] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|D_reg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_reg[31] .is_wysiwyg = "true";
defparam \i1|D_reg[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N57
cyclonev_lcell_comb \i1|F_reg~12 (
// Equation(s):
// \i1|F_reg~12_combout  = ( \LD~q  ) # ( !\LD~q  & ( \i1|E_reg [31] ) )

	.dataa(!\i1|E_reg [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LD~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|F_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|F_reg~12 .extended_lut = "off";
defparam \i1|F_reg~12 .lut_mask = 64'h55555555FFFFFFFF;
defparam \i1|F_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y14_N58
dffeas \i1|F_reg[31] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|F_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_reg[31] .is_wysiwyg = "true";
defparam \i1|F_reg[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y14_N47
dffeas \i1|G_reg[31]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|F_reg [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_reg[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_reg[31]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|G_reg[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y14_N37
dffeas \i1|H_reg[31] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|G_reg[31]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_reg[31] .is_wysiwyg = "true";
defparam \i1|H_reg[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N42
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|CH[31]~31 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|CH[31]~31_combout  = ( \i1|F_reg [31] & ( (\i1|E_reg [31]) # (\i1|G_reg[31]~DUPLICATE_q ) ) ) # ( !\i1|F_reg [31] & ( (\i1|G_reg[31]~DUPLICATE_q  & !\i1|E_reg [31]) ) )

	.dataa(gnd),
	.datab(!\i1|G_reg[31]~DUPLICATE_q ),
	.datac(!\i1|E_reg [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|F_reg [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|CH[31]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|CH[31]~31 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|CH[31]~31 .lut_mask = 64'h303030303F3F3F3F;
defparam \i1|g31_SIG_CH_MAJ_inst|CH[31]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y17_N39
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG1[31] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG1 [31] = ( \i1|E_reg [24] & ( !\i1|E_reg [5] $ (\i1|E_reg [10]) ) ) # ( !\i1|E_reg [24] & ( !\i1|E_reg [5] $ (!\i1|E_reg [10]) ) )

	.dataa(!\i1|E_reg [5]),
	.datab(gnd),
	.datac(!\i1|E_reg [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|E_reg [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG1 [31]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[31] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[31] .lut_mask = 64'h5A5A5A5AA5A5A5A5;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[31] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y14_N44
dffeas \i1|C_reg[30]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|B_reg [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_reg[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_reg[30]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|C_reg[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N36
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|MAJ[30]~30 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|MAJ[30]~30_combout  = ( \i1|A_reg [30] & ( (\i1|B_reg [30]) # (\i1|C_reg[30]~DUPLICATE_q ) ) ) # ( !\i1|A_reg [30] & ( (\i1|C_reg[30]~DUPLICATE_q  & \i1|B_reg [30]) ) )

	.dataa(gnd),
	.datab(!\i1|C_reg[30]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\i1|B_reg [30]),
	.datae(gnd),
	.dataf(!\i1|A_reg [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|MAJ[30]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[30]~30 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[30]~30 .lut_mask = 64'h0033003333FF33FF;
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[30]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N21
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG1[30] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG1 [30] = ( \i1|E_reg [23] & ( !\i1|E_reg[9]~DUPLICATE_q  $ (\i1|E_reg [4]) ) ) # ( !\i1|E_reg [23] & ( !\i1|E_reg[9]~DUPLICATE_q  $ (!\i1|E_reg [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|E_reg[9]~DUPLICATE_q ),
	.datad(!\i1|E_reg [4]),
	.datae(gnd),
	.dataf(!\i1|E_reg [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG1 [30]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[30] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[30] .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[30] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N0
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|CH[30]~30 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|CH[30]~30_combout  = ( \i1|E_reg [30] & ( \i1|F_reg [30] ) ) # ( !\i1|E_reg [30] & ( \i1|G_reg [30] ) )

	.dataa(gnd),
	.datab(!\i1|G_reg [30]),
	.datac(!\i1|F_reg [30]),
	.datad(gnd),
	.datae(!\i1|E_reg [30]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|CH[30]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|CH[30]~30 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|CH[30]~30 .lut_mask = 64'h33330F0F33330F0F;
defparam \i1|g31_SIG_CH_MAJ_inst|CH[30]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y14_N41
dffeas \i1|G_reg[29]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|F_reg [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_reg[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_reg[29]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|G_reg[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N6
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|CH[29]~29 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|CH[29]~29_combout  = ( \i1|E_reg[29]~DUPLICATE_q  & ( \i1|F_reg [29] ) ) # ( !\i1|E_reg[29]~DUPLICATE_q  & ( \i1|G_reg[29]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\i1|G_reg[29]~DUPLICATE_q ),
	.datac(!\i1|F_reg [29]),
	.datad(gnd),
	.datae(!\i1|E_reg[29]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|CH[29]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|CH[29]~29 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|CH[29]~29 .lut_mask = 64'h33330F0F33330F0F;
defparam \i1|g31_SIG_CH_MAJ_inst|CH[29]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y14_N35
dffeas \i1|G_reg[28] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|G_reg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_reg[28] .is_wysiwyg = "true";
defparam \i1|G_reg[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N21
cyclonev_lcell_comb \i1|H_reg~14 (
// Equation(s):
// \i1|H_reg~14_combout  = ( \LD~q  ) # ( !\LD~q  & ( \i1|G_reg [28] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|G_reg [28]),
	.datae(gnd),
	.dataf(!\LD~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|H_reg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|H_reg~14 .extended_lut = "off";
defparam \i1|H_reg~14 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \i1|H_reg~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y14_N22
dffeas \i1|H_reg[28] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|H_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_reg[28] .is_wysiwyg = "true";
defparam \i1|H_reg[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y14_N23
dffeas \i1|E_reg[27] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|Add6~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_reg[27] .is_wysiwyg = "true";
defparam \i1|E_reg[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N39
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|CH[27]~27 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|CH[27]~27_combout  = ( \i1|F_reg [27] & ( (\i1|E_reg [27]) # (\i1|G_reg [27]) ) ) # ( !\i1|F_reg [27] & ( (\i1|G_reg [27] & !\i1|E_reg [27]) ) )

	.dataa(!\i1|G_reg [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|E_reg [27]),
	.datae(gnd),
	.dataf(!\i1|F_reg [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|CH[27]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|CH[27]~27 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|CH[27]~27 .lut_mask = 64'h5500550055FF55FF;
defparam \i1|g31_SIG_CH_MAJ_inst|CH[27]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N54
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|CH[25]~25 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|CH[25]~25_combout  = ( \i1|E_reg [25] & ( \i1|F_reg [25] ) ) # ( !\i1|E_reg [25] & ( \i1|G_reg [25] ) )

	.dataa(gnd),
	.datab(!\i1|G_reg [25]),
	.datac(gnd),
	.datad(!\i1|F_reg [25]),
	.datae(gnd),
	.dataf(!\i1|E_reg [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|CH[25]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|CH[25]~25 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|CH[25]~25 .lut_mask = 64'h3333333300FF00FF;
defparam \i1|g31_SIG_CH_MAJ_inst|CH[25]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y13_N0
cyclonev_lcell_comb \i1|G_reg~13 (
// Equation(s):
// \i1|G_reg~13_combout  = ( \LD~q  & ( \i1|F_reg [24] ) ) # ( !\LD~q  & ( \i1|F_reg [24] ) ) # ( \LD~q  & ( !\i1|F_reg [24] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\LD~q ),
	.dataf(!\i1|F_reg [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|G_reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|G_reg~13 .extended_lut = "off";
defparam \i1|G_reg~13 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \i1|G_reg~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y13_N9
cyclonev_lcell_comb \i1|G_reg[24]~feeder (
// Equation(s):
// \i1|G_reg[24]~feeder_combout  = ( \i1|G_reg~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|G_reg~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|G_reg[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|G_reg[24]~feeder .extended_lut = "off";
defparam \i1|G_reg[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|G_reg[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y13_N11
dffeas \i1|G_reg[24] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|G_reg[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_reg[24] .is_wysiwyg = "true";
defparam \i1|G_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N51
cyclonev_lcell_comb \i1|H_reg~11 (
// Equation(s):
// \i1|H_reg~11_combout  = ( \i1|G_reg [24] ) # ( !\i1|G_reg [24] & ( \LD~q  ) )

	.dataa(gnd),
	.datab(!\LD~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|G_reg [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|H_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|H_reg~11 .extended_lut = "off";
defparam \i1|H_reg~11 .lut_mask = 64'h33333333FFFFFFFF;
defparam \i1|H_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y14_N53
dffeas \i1|H_reg[24] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|H_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_reg[24] .is_wysiwyg = "true";
defparam \i1|H_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N12
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG1[24] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG1 [24] = ( \i1|E_reg [3] & ( !\i1|E_reg[17]~DUPLICATE_q  $ (\i1|E_reg [30]) ) ) # ( !\i1|E_reg [3] & ( !\i1|E_reg[17]~DUPLICATE_q  $ (!\i1|E_reg [30]) ) )

	.dataa(!\i1|E_reg[17]~DUPLICATE_q ),
	.datab(!\i1|E_reg [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|E_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG1 [24]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[24] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[24] .lut_mask = 64'h6666666699999999;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[24] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y14_N16
dffeas \i1|F_reg[23] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|E_reg [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_reg[23] .is_wysiwyg = "true";
defparam \i1|F_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N18
cyclonev_lcell_comb \i1|G_reg~12 (
// Equation(s):
// \i1|G_reg~12_combout  = ( \i1|F_reg [23] ) # ( !\i1|F_reg [23] & ( \LD~q  ) )

	.dataa(gnd),
	.datab(!\LD~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|F_reg [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|G_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|G_reg~12 .extended_lut = "off";
defparam \i1|G_reg~12 .lut_mask = 64'h33333333FFFFFFFF;
defparam \i1|G_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y14_N20
dffeas \i1|G_reg[23] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|G_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_reg[23] .is_wysiwyg = "true";
defparam \i1|G_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N42
cyclonev_lcell_comb \i1|H_reg~10 (
// Equation(s):
// \i1|H_reg~10_combout  = (\i1|G_reg [23]) # (\LD~q )

	.dataa(gnd),
	.datab(!\LD~q ),
	.datac(gnd),
	.datad(!\i1|G_reg [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|H_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|H_reg~10 .extended_lut = "off";
defparam \i1|H_reg~10 .lut_mask = 64'h33FF33FF33FF33FF;
defparam \i1|H_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y14_N44
dffeas \i1|H_reg[23] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|H_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_reg[23] .is_wysiwyg = "true";
defparam \i1|H_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N24
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|CH[23]~23 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|CH[23]~23_combout  = ( \i1|E_reg [23] & ( \i1|F_reg [23] ) ) # ( !\i1|E_reg [23] & ( \i1|F_reg [23] & ( \i1|G_reg [23] ) ) ) # ( !\i1|E_reg [23] & ( !\i1|F_reg [23] & ( \i1|G_reg [23] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|G_reg [23]),
	.datad(gnd),
	.datae(!\i1|E_reg [23]),
	.dataf(!\i1|F_reg [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|CH[23]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|CH[23]~23 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|CH[23]~23 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \i1|g31_SIG_CH_MAJ_inst|CH[23]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N39
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|CH[22]~22 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|CH[22]~22_combout  = ( \i1|E_reg [22] & ( \i1|F_reg [22] ) ) # ( !\i1|E_reg [22] & ( \i1|G_reg [22] ) )

	.dataa(gnd),
	.datab(!\i1|G_reg [22]),
	.datac(!\i1|F_reg [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|E_reg [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|CH[22]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|CH[22]~22 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|CH[22]~22 .lut_mask = 64'h333333330F0F0F0F;
defparam \i1|g31_SIG_CH_MAJ_inst|CH[22]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N39
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG1[22] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG1 [22] = ( \i1|E_reg[28]~DUPLICATE_q  & ( !\i1|E_reg [15] $ (\i1|E_reg [1]) ) ) # ( !\i1|E_reg[28]~DUPLICATE_q  & ( !\i1|E_reg [15] $ (!\i1|E_reg [1]) ) )

	.dataa(!\i1|E_reg [15]),
	.datab(gnd),
	.datac(!\i1|E_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|E_reg[28]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG1 [22]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[22] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[22] .lut_mask = 64'h5A5A5A5AA5A5A5A5;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[22] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N51
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|CH[21]~21 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|CH[21]~21_combout  = ( \i1|G_reg [21] & ( (!\i1|E_reg [21]) # (\i1|F_reg [21]) ) ) # ( !\i1|G_reg [21] & ( (\i1|F_reg [21] & \i1|E_reg [21]) ) )

	.dataa(!\i1|F_reg [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|E_reg [21]),
	.datae(gnd),
	.dataf(!\i1|G_reg [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|CH[21]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|CH[21]~21 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|CH[21]~21 .lut_mask = 64'h00550055FF55FF55;
defparam \i1|g31_SIG_CH_MAJ_inst|CH[21]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y14_N2
dffeas \i1|E_reg[20] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|Add6~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_reg[20] .is_wysiwyg = "true";
defparam \i1|E_reg[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y14_N35
dffeas \i1|F_reg[20] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|E_reg [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_reg[20] .is_wysiwyg = "true";
defparam \i1|F_reg[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y14_N38
dffeas \i1|G_reg[20] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|F_reg [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_reg[20] .is_wysiwyg = "true";
defparam \i1|G_reg[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y14_N2
dffeas \i1|H_reg[20] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|G_reg [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_reg[20] .is_wysiwyg = "true";
defparam \i1|H_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N36
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|CH[20]~20 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|CH[20]~20_combout  = ( \i1|G_reg [20] & ( (!\i1|E_reg [20]) # (\i1|F_reg [20]) ) ) # ( !\i1|G_reg [20] & ( (\i1|F_reg [20] & \i1|E_reg [20]) ) )

	.dataa(!\i1|F_reg [20]),
	.datab(gnd),
	.datac(!\i1|E_reg [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|G_reg [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|CH[20]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|CH[20]~20 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|CH[20]~20 .lut_mask = 64'h05050505F5F5F5F5;
defparam \i1|g31_SIG_CH_MAJ_inst|CH[20]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y15_N59
dffeas \i1|H_reg[19] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|G_reg [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_reg[19] .is_wysiwyg = "true";
defparam \i1|H_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N3
cyclonev_lcell_comb \i1|F_reg~7 (
// Equation(s):
// \i1|F_reg~7_combout  = (\LD~q ) # (\i1|E_reg [18])

	.dataa(!\i1|E_reg [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\LD~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|F_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|F_reg~7 .extended_lut = "off";
defparam \i1|F_reg~7 .lut_mask = 64'h55FF55FF55FF55FF;
defparam \i1|F_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y17_N38
dffeas \i1|F_reg[18] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|F_reg~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_reg[18] .is_wysiwyg = "true";
defparam \i1|F_reg[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y17_N56
dffeas \i1|G_reg[18] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|F_reg [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_reg[18] .is_wysiwyg = "true";
defparam \i1|G_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N33
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|CH[18]~18 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|CH[18]~18_combout  = ( \i1|E_reg [18] & ( \i1|F_reg [18] ) ) # ( !\i1|E_reg [18] & ( \i1|G_reg [18] ) )

	.dataa(!\i1|G_reg [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|F_reg [18]),
	.datae(gnd),
	.dataf(!\i1|E_reg [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|CH[18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|CH[18]~18 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|CH[18]~18 .lut_mask = 64'h5555555500FF00FF;
defparam \i1|g31_SIG_CH_MAJ_inst|CH[18]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y15_N56
dffeas \i1|H_reg[18] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|G_reg [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_reg[18] .is_wysiwyg = "true";
defparam \i1|H_reg[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y13_N47
dffeas \i1|F_reg[17] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|E_reg[17]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_reg[17] .is_wysiwyg = "true";
defparam \i1|F_reg[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y13_N50
dffeas \i1|G_reg[17]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|G_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_reg[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_reg[17]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|G_reg[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N51
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|CH[17]~17 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|CH[17]~17_combout  = ( \i1|G_reg[17]~DUPLICATE_q  & ( (!\i1|E_reg[17]~DUPLICATE_q ) # (\i1|F_reg [17]) ) ) # ( !\i1|G_reg[17]~DUPLICATE_q  & ( (\i1|F_reg [17] & \i1|E_reg[17]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\i1|F_reg [17]),
	.datac(gnd),
	.datad(!\i1|E_reg[17]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\i1|G_reg[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|CH[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|CH[17]~17 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|CH[17]~17 .lut_mask = 64'h00330033FF33FF33;
defparam \i1|g31_SIG_CH_MAJ_inst|CH[17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y15_N50
dffeas \i1|H_reg[16] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|G_reg [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_reg[16] .is_wysiwyg = "true";
defparam \i1|H_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y17_N6
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG1[16] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG1 [16] = ( \i1|E_reg [22] & ( \i1|E_reg[27]~DUPLICATE_q  & ( \i1|E_reg [9] ) ) ) # ( !\i1|E_reg [22] & ( \i1|E_reg[27]~DUPLICATE_q  & ( !\i1|E_reg [9] ) ) ) # ( \i1|E_reg [22] & ( !\i1|E_reg[27]~DUPLICATE_q  & ( !\i1|E_reg [9] ) 
// ) ) # ( !\i1|E_reg [22] & ( !\i1|E_reg[27]~DUPLICATE_q  & ( \i1|E_reg [9] ) ) )

	.dataa(gnd),
	.datab(!\i1|E_reg [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\i1|E_reg [22]),
	.dataf(!\i1|E_reg[27]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG1 [16]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[16] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[16] .lut_mask = 64'h3333CCCCCCCC3333;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[16] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y17_N47
dffeas \i1|F_reg[15]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|E_reg [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_reg[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_reg[15]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|F_reg[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y17_N21
cyclonev_lcell_comb \i1|G_reg~9 (
// Equation(s):
// \i1|G_reg~9_combout  = ( \LD~q  ) # ( !\LD~q  & ( \i1|F_reg[15]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|F_reg[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LD~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|G_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|G_reg~9 .extended_lut = "off";
defparam \i1|G_reg~9 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \i1|G_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y17_N53
dffeas \i1|G_reg[15] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|G_reg~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_reg[15] .is_wysiwyg = "true";
defparam \i1|G_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N9
cyclonev_lcell_comb \i1|H_reg~7 (
// Equation(s):
// \i1|H_reg~7_combout  = (\i1|G_reg [15]) # (\LD~q )

	.dataa(!\LD~q ),
	.datab(gnd),
	.datac(!\i1|G_reg [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|H_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|H_reg~7 .extended_lut = "off";
defparam \i1|H_reg~7 .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \i1|H_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y15_N11
dffeas \i1|H_reg[15] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|H_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_reg[15] .is_wysiwyg = "true";
defparam \i1|H_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y17_N33
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|CH[15]~15 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|CH[15]~15_combout  = ( \i1|F_reg[15]~DUPLICATE_q  & ( \i1|E_reg [15] ) ) # ( \i1|F_reg[15]~DUPLICATE_q  & ( !\i1|E_reg [15] & ( \i1|G_reg [15] ) ) ) # ( !\i1|F_reg[15]~DUPLICATE_q  & ( !\i1|E_reg [15] & ( \i1|G_reg [15] ) ) )

	.dataa(!\i1|G_reg [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\i1|F_reg[15]~DUPLICATE_q ),
	.dataf(!\i1|E_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|CH[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|CH[15]~15 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|CH[15]~15 .lut_mask = 64'h555555550000FFFF;
defparam \i1|g31_SIG_CH_MAJ_inst|CH[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N27
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG1[13] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG1 [13] = ( \i1|E_reg [24] & ( !\i1|E_reg [19] $ (\i1|E_reg [6]) ) ) # ( !\i1|E_reg [24] & ( !\i1|E_reg [19] $ (!\i1|E_reg [6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|E_reg [19]),
	.datad(!\i1|E_reg [6]),
	.datae(gnd),
	.dataf(!\i1|E_reg [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG1 [13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[13] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[13] .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[13] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y17_N32
dffeas \i1|G_reg[13]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|F_reg[13]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_reg[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_reg[13]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|G_reg[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y17_N48
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|CH[13]~13 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|CH[13]~13_combout  = ( \i1|E_reg [13] & ( \i1|F_reg[13]~DUPLICATE_q  ) ) # ( !\i1|E_reg [13] & ( \i1|G_reg[13]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\i1|G_reg[13]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\i1|F_reg[13]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\i1|E_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|CH[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|CH[13]~13 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|CH[13]~13 .lut_mask = 64'h3333333300FF00FF;
defparam \i1|g31_SIG_CH_MAJ_inst|CH[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N15
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|CH[7]~7 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|CH[7]~7_combout  = ( \i1|F_reg[7]~DUPLICATE_q  & ( (\i1|G_reg [7]) # (\i1|E_reg [7]) ) ) # ( !\i1|F_reg[7]~DUPLICATE_q  & ( (!\i1|E_reg [7] & \i1|G_reg [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|E_reg [7]),
	.datad(!\i1|G_reg [7]),
	.datae(gnd),
	.dataf(!\i1|F_reg[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|CH[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|CH[7]~7 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|CH[7]~7 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \i1|g31_SIG_CH_MAJ_inst|CH[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y16_N50
dffeas \i1|F_reg[6] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|E_reg[6]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_reg[6] .is_wysiwyg = "true";
defparam \i1|F_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y16_N4
dffeas \i1|G_reg[6]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|F_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_reg[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_reg[6]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|G_reg[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y16_N35
dffeas \i1|H_reg[6] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|G_reg[6]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_reg[6] .is_wysiwyg = "true";
defparam \i1|H_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y16_N5
dffeas \i1|G_reg[6] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|F_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_reg[6] .is_wysiwyg = "true";
defparam \i1|G_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N0
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|CH[6]~6 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|CH[6]~6_combout  = ( \i1|G_reg [6] & ( \i1|F_reg [6] ) ) # ( !\i1|G_reg [6] & ( \i1|F_reg [6] & ( \i1|E_reg[6]~DUPLICATE_q  ) ) ) # ( \i1|G_reg [6] & ( !\i1|F_reg [6] & ( !\i1|E_reg[6]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\i1|E_reg[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\i1|G_reg [6]),
	.dataf(!\i1|F_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|CH[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|CH[6]~6 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|CH[6]~6 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \i1|g31_SIG_CH_MAJ_inst|CH[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y17_N29
dffeas \i1|F_reg[5] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|E_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_reg[5] .is_wysiwyg = "true";
defparam \i1|F_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N12
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|CH[5]~5 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|CH[5]~5_combout  = ( \i1|G_reg [5] & ( (!\i1|E_reg [5]) # (\i1|F_reg [5]) ) ) # ( !\i1|G_reg [5] & ( (\i1|F_reg [5] & \i1|E_reg [5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|F_reg [5]),
	.datad(!\i1|E_reg [5]),
	.datae(gnd),
	.dataf(!\i1|G_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|CH[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|CH[5]~5 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|CH[5]~5 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \i1|g31_SIG_CH_MAJ_inst|CH[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y13_N2
dffeas \i1|F_reg[4] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|E_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_reg[4] .is_wysiwyg = "true";
defparam \i1|F_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y13_N41
dffeas \i1|G_reg[4] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|F_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_reg[4] .is_wysiwyg = "true";
defparam \i1|G_reg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N27
cyclonev_lcell_comb \i1|H_reg~2 (
// Equation(s):
// \i1|H_reg~2_combout  = ( \LD~q  ) # ( !\LD~q  & ( \i1|G_reg [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|G_reg [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LD~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|H_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|H_reg~2 .extended_lut = "off";
defparam \i1|H_reg~2 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \i1|H_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y16_N28
dffeas \i1|H_reg[4] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|H_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_reg[4] .is_wysiwyg = "true";
defparam \i1|H_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N6
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|CH[4]~4 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|CH[4]~4_combout  = ( \i1|F_reg [4] & ( \i1|E_reg [4] ) ) # ( \i1|F_reg [4] & ( !\i1|E_reg [4] & ( \i1|G_reg [4] ) ) ) # ( !\i1|F_reg [4] & ( !\i1|E_reg [4] & ( \i1|G_reg [4] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|G_reg [4]),
	.datae(!\i1|F_reg [4]),
	.dataf(!\i1|E_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|CH[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|CH[4]~4 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|CH[4]~4 .lut_mask = 64'h00FF00FF0000FFFF;
defparam \i1|g31_SIG_CH_MAJ_inst|CH[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N51
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|CH[1]~1 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|CH[1]~1_combout  = ( \i1|F_reg [1] & ( (\i1|G_reg [1]) # (\i1|E_reg [1]) ) ) # ( !\i1|F_reg [1] & ( (!\i1|E_reg [1] & \i1|G_reg [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|E_reg [1]),
	.datad(!\i1|G_reg [1]),
	.datae(gnd),
	.dataf(!\i1|F_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|CH[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|CH[1]~1 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|CH[1]~1 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \i1|g31_SIG_CH_MAJ_inst|CH[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y17_N8
dffeas \i1|E_reg[0] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|E_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_reg[0] .is_wysiwyg = "true";
defparam \i1|E_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y17_N32
dffeas \i1|G_reg[0] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|G_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_reg[0] .is_wysiwyg = "true";
defparam \i1|G_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N39
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|CH[0]~0 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|CH[0]~0_combout  = ( \i1|G_reg [0] & ( (!\i1|E_reg [0]) # (\i1|F_reg [0]) ) ) # ( !\i1|G_reg [0] & ( (\i1|E_reg [0] & \i1|F_reg [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|E_reg [0]),
	.datad(!\i1|F_reg [0]),
	.datae(gnd),
	.dataf(!\i1|G_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|CH[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|CH[0]~0 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|CH[0]~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \i1|g31_SIG_CH_MAJ_inst|CH[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N30
cyclonev_lcell_comb \i1|Add3~1 (
// Equation(s):
// \i1|Add3~1_sumout  = SUM(( !\i1|g31_SIG_CH_MAJ_inst|SIG1 [0] $ (!\i1|H_reg [0] $ (\i1|g31_SIG_CH_MAJ_inst|CH[0]~0_combout )) ) + ( !VCC ) + ( !VCC ))
// \i1|Add3~2  = CARRY(( !\i1|g31_SIG_CH_MAJ_inst|SIG1 [0] $ (!\i1|H_reg [0] $ (\i1|g31_SIG_CH_MAJ_inst|CH[0]~0_combout )) ) + ( !VCC ) + ( !VCC ))
// \i1|Add3~3  = SHARE((!\i1|g31_SIG_CH_MAJ_inst|SIG1 [0] & (\i1|H_reg [0] & \i1|g31_SIG_CH_MAJ_inst|CH[0]~0_combout )) # (\i1|g31_SIG_CH_MAJ_inst|SIG1 [0] & ((\i1|g31_SIG_CH_MAJ_inst|CH[0]~0_combout ) # (\i1|H_reg [0]))))

	.dataa(gnd),
	.datab(!\i1|g31_SIG_CH_MAJ_inst|SIG1 [0]),
	.datac(!\i1|H_reg [0]),
	.datad(!\i1|g31_SIG_CH_MAJ_inst|CH[0]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add3~1_sumout ),
	.cout(\i1|Add3~2 ),
	.shareout(\i1|Add3~3 ));
// synopsys translate_off
defparam \i1|Add3~1 .extended_lut = "off";
defparam \i1|Add3~1 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add3~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N33
cyclonev_lcell_comb \i1|Add3~5 (
// Equation(s):
// \i1|Add3~5_sumout  = SUM(( !\i1|H_reg [1] $ (!\i1|g31_SIG_CH_MAJ_inst|SIG1 [1] $ (\i1|g31_SIG_CH_MAJ_inst|CH[1]~1_combout )) ) + ( \i1|Add3~3  ) + ( \i1|Add3~2  ))
// \i1|Add3~6  = CARRY(( !\i1|H_reg [1] $ (!\i1|g31_SIG_CH_MAJ_inst|SIG1 [1] $ (\i1|g31_SIG_CH_MAJ_inst|CH[1]~1_combout )) ) + ( \i1|Add3~3  ) + ( \i1|Add3~2  ))
// \i1|Add3~7  = SHARE((!\i1|H_reg [1] & (\i1|g31_SIG_CH_MAJ_inst|SIG1 [1] & \i1|g31_SIG_CH_MAJ_inst|CH[1]~1_combout )) # (\i1|H_reg [1] & ((\i1|g31_SIG_CH_MAJ_inst|CH[1]~1_combout ) # (\i1|g31_SIG_CH_MAJ_inst|SIG1 [1]))))

	.dataa(!\i1|H_reg [1]),
	.datab(gnd),
	.datac(!\i1|g31_SIG_CH_MAJ_inst|SIG1 [1]),
	.datad(!\i1|g31_SIG_CH_MAJ_inst|CH[1]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~2 ),
	.sharein(\i1|Add3~3 ),
	.combout(),
	.sumout(\i1|Add3~5_sumout ),
	.cout(\i1|Add3~6 ),
	.shareout(\i1|Add3~7 ));
// synopsys translate_off
defparam \i1|Add3~5 .extended_lut = "off";
defparam \i1|Add3~5 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add3~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N36
cyclonev_lcell_comb \i1|Add3~9 (
// Equation(s):
// \i1|Add3~9_sumout  = SUM(( !\i1|g31_SIG_CH_MAJ_inst|CH[2]~2_combout  $ (!\i1|H_reg [2] $ (\i1|g31_SIG_CH_MAJ_inst|SIG1 [2])) ) + ( \i1|Add3~7  ) + ( \i1|Add3~6  ))
// \i1|Add3~10  = CARRY(( !\i1|g31_SIG_CH_MAJ_inst|CH[2]~2_combout  $ (!\i1|H_reg [2] $ (\i1|g31_SIG_CH_MAJ_inst|SIG1 [2])) ) + ( \i1|Add3~7  ) + ( \i1|Add3~6  ))
// \i1|Add3~11  = SHARE((!\i1|g31_SIG_CH_MAJ_inst|CH[2]~2_combout  & (\i1|H_reg [2] & \i1|g31_SIG_CH_MAJ_inst|SIG1 [2])) # (\i1|g31_SIG_CH_MAJ_inst|CH[2]~2_combout  & ((\i1|g31_SIG_CH_MAJ_inst|SIG1 [2]) # (\i1|H_reg [2]))))

	.dataa(gnd),
	.datab(!\i1|g31_SIG_CH_MAJ_inst|CH[2]~2_combout ),
	.datac(!\i1|H_reg [2]),
	.datad(!\i1|g31_SIG_CH_MAJ_inst|SIG1 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~6 ),
	.sharein(\i1|Add3~7 ),
	.combout(),
	.sumout(\i1|Add3~9_sumout ),
	.cout(\i1|Add3~10 ),
	.shareout(\i1|Add3~11 ));
// synopsys translate_off
defparam \i1|Add3~9 .extended_lut = "off";
defparam \i1|Add3~9 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add3~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N39
cyclonev_lcell_comb \i1|Add3~13 (
// Equation(s):
// \i1|Add3~13_sumout  = SUM(( !\i1|H_reg [3] $ (!\i1|g31_SIG_CH_MAJ_inst|SIG1 [3] $ (\i1|g31_SIG_CH_MAJ_inst|CH[3]~3_combout )) ) + ( \i1|Add3~11  ) + ( \i1|Add3~10  ))
// \i1|Add3~14  = CARRY(( !\i1|H_reg [3] $ (!\i1|g31_SIG_CH_MAJ_inst|SIG1 [3] $ (\i1|g31_SIG_CH_MAJ_inst|CH[3]~3_combout )) ) + ( \i1|Add3~11  ) + ( \i1|Add3~10  ))
// \i1|Add3~15  = SHARE((!\i1|H_reg [3] & (\i1|g31_SIG_CH_MAJ_inst|SIG1 [3] & \i1|g31_SIG_CH_MAJ_inst|CH[3]~3_combout )) # (\i1|H_reg [3] & ((\i1|g31_SIG_CH_MAJ_inst|CH[3]~3_combout ) # (\i1|g31_SIG_CH_MAJ_inst|SIG1 [3]))))

	.dataa(!\i1|H_reg [3]),
	.datab(gnd),
	.datac(!\i1|g31_SIG_CH_MAJ_inst|SIG1 [3]),
	.datad(!\i1|g31_SIG_CH_MAJ_inst|CH[3]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~10 ),
	.sharein(\i1|Add3~11 ),
	.combout(),
	.sumout(\i1|Add3~13_sumout ),
	.cout(\i1|Add3~14 ),
	.shareout(\i1|Add3~15 ));
// synopsys translate_off
defparam \i1|Add3~13 .extended_lut = "off";
defparam \i1|Add3~13 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add3~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N42
cyclonev_lcell_comb \i1|Add3~17 (
// Equation(s):
// \i1|Add3~17_sumout  = SUM(( !\i1|g31_SIG_CH_MAJ_inst|SIG1 [4] $ (!\i1|H_reg [4] $ (\i1|g31_SIG_CH_MAJ_inst|CH[4]~4_combout )) ) + ( \i1|Add3~15  ) + ( \i1|Add3~14  ))
// \i1|Add3~18  = CARRY(( !\i1|g31_SIG_CH_MAJ_inst|SIG1 [4] $ (!\i1|H_reg [4] $ (\i1|g31_SIG_CH_MAJ_inst|CH[4]~4_combout )) ) + ( \i1|Add3~15  ) + ( \i1|Add3~14  ))
// \i1|Add3~19  = SHARE((!\i1|g31_SIG_CH_MAJ_inst|SIG1 [4] & (\i1|H_reg [4] & \i1|g31_SIG_CH_MAJ_inst|CH[4]~4_combout )) # (\i1|g31_SIG_CH_MAJ_inst|SIG1 [4] & ((\i1|g31_SIG_CH_MAJ_inst|CH[4]~4_combout ) # (\i1|H_reg [4]))))

	.dataa(!\i1|g31_SIG_CH_MAJ_inst|SIG1 [4]),
	.datab(gnd),
	.datac(!\i1|H_reg [4]),
	.datad(!\i1|g31_SIG_CH_MAJ_inst|CH[4]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~14 ),
	.sharein(\i1|Add3~15 ),
	.combout(),
	.sumout(\i1|Add3~17_sumout ),
	.cout(\i1|Add3~18 ),
	.shareout(\i1|Add3~19 ));
// synopsys translate_off
defparam \i1|Add3~17 .extended_lut = "off";
defparam \i1|Add3~17 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add3~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N45
cyclonev_lcell_comb \i1|Add3~21 (
// Equation(s):
// \i1|Add3~21_sumout  = SUM(( !\i1|H_reg [5] $ (!\i1|g31_SIG_CH_MAJ_inst|SIG1 [5] $ (\i1|g31_SIG_CH_MAJ_inst|CH[5]~5_combout )) ) + ( \i1|Add3~19  ) + ( \i1|Add3~18  ))
// \i1|Add3~22  = CARRY(( !\i1|H_reg [5] $ (!\i1|g31_SIG_CH_MAJ_inst|SIG1 [5] $ (\i1|g31_SIG_CH_MAJ_inst|CH[5]~5_combout )) ) + ( \i1|Add3~19  ) + ( \i1|Add3~18  ))
// \i1|Add3~23  = SHARE((!\i1|H_reg [5] & (\i1|g31_SIG_CH_MAJ_inst|SIG1 [5] & \i1|g31_SIG_CH_MAJ_inst|CH[5]~5_combout )) # (\i1|H_reg [5] & ((\i1|g31_SIG_CH_MAJ_inst|CH[5]~5_combout ) # (\i1|g31_SIG_CH_MAJ_inst|SIG1 [5]))))

	.dataa(gnd),
	.datab(!\i1|H_reg [5]),
	.datac(!\i1|g31_SIG_CH_MAJ_inst|SIG1 [5]),
	.datad(!\i1|g31_SIG_CH_MAJ_inst|CH[5]~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~18 ),
	.sharein(\i1|Add3~19 ),
	.combout(),
	.sumout(\i1|Add3~21_sumout ),
	.cout(\i1|Add3~22 ),
	.shareout(\i1|Add3~23 ));
// synopsys translate_off
defparam \i1|Add3~21 .extended_lut = "off";
defparam \i1|Add3~21 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add3~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N48
cyclonev_lcell_comb \i1|Add3~25 (
// Equation(s):
// \i1|Add3~25_sumout  = SUM(( !\i1|g31_SIG_CH_MAJ_inst|SIG1 [6] $ (!\i1|H_reg [6] $ (\i1|g31_SIG_CH_MAJ_inst|CH[6]~6_combout )) ) + ( \i1|Add3~23  ) + ( \i1|Add3~22  ))
// \i1|Add3~26  = CARRY(( !\i1|g31_SIG_CH_MAJ_inst|SIG1 [6] $ (!\i1|H_reg [6] $ (\i1|g31_SIG_CH_MAJ_inst|CH[6]~6_combout )) ) + ( \i1|Add3~23  ) + ( \i1|Add3~22  ))
// \i1|Add3~27  = SHARE((!\i1|g31_SIG_CH_MAJ_inst|SIG1 [6] & (\i1|H_reg [6] & \i1|g31_SIG_CH_MAJ_inst|CH[6]~6_combout )) # (\i1|g31_SIG_CH_MAJ_inst|SIG1 [6] & ((\i1|g31_SIG_CH_MAJ_inst|CH[6]~6_combout ) # (\i1|H_reg [6]))))

	.dataa(gnd),
	.datab(!\i1|g31_SIG_CH_MAJ_inst|SIG1 [6]),
	.datac(!\i1|H_reg [6]),
	.datad(!\i1|g31_SIG_CH_MAJ_inst|CH[6]~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~22 ),
	.sharein(\i1|Add3~23 ),
	.combout(),
	.sumout(\i1|Add3~25_sumout ),
	.cout(\i1|Add3~26 ),
	.shareout(\i1|Add3~27 ));
// synopsys translate_off
defparam \i1|Add3~25 .extended_lut = "off";
defparam \i1|Add3~25 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add3~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N51
cyclonev_lcell_comb \i1|Add3~29 (
// Equation(s):
// \i1|Add3~29_sumout  = SUM(( !\i1|H_reg [7] $ (!\i1|g31_SIG_CH_MAJ_inst|SIG1 [7] $ (\i1|g31_SIG_CH_MAJ_inst|CH[7]~7_combout )) ) + ( \i1|Add3~27  ) + ( \i1|Add3~26  ))
// \i1|Add3~30  = CARRY(( !\i1|H_reg [7] $ (!\i1|g31_SIG_CH_MAJ_inst|SIG1 [7] $ (\i1|g31_SIG_CH_MAJ_inst|CH[7]~7_combout )) ) + ( \i1|Add3~27  ) + ( \i1|Add3~26  ))
// \i1|Add3~31  = SHARE((!\i1|H_reg [7] & (\i1|g31_SIG_CH_MAJ_inst|SIG1 [7] & \i1|g31_SIG_CH_MAJ_inst|CH[7]~7_combout )) # (\i1|H_reg [7] & ((\i1|g31_SIG_CH_MAJ_inst|CH[7]~7_combout ) # (\i1|g31_SIG_CH_MAJ_inst|SIG1 [7]))))

	.dataa(!\i1|H_reg [7]),
	.datab(gnd),
	.datac(!\i1|g31_SIG_CH_MAJ_inst|SIG1 [7]),
	.datad(!\i1|g31_SIG_CH_MAJ_inst|CH[7]~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~26 ),
	.sharein(\i1|Add3~27 ),
	.combout(),
	.sumout(\i1|Add3~29_sumout ),
	.cout(\i1|Add3~30 ),
	.shareout(\i1|Add3~31 ));
// synopsys translate_off
defparam \i1|Add3~29 .extended_lut = "off";
defparam \i1|Add3~29 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add3~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N54
cyclonev_lcell_comb \i1|Add3~33 (
// Equation(s):
// \i1|Add3~33_sumout  = SUM(( !\i1|H_reg [8] $ (!\i1|g31_SIG_CH_MAJ_inst|CH[8]~8_combout  $ (\i1|g31_SIG_CH_MAJ_inst|SIG1 [8])) ) + ( \i1|Add3~31  ) + ( \i1|Add3~30  ))
// \i1|Add3~34  = CARRY(( !\i1|H_reg [8] $ (!\i1|g31_SIG_CH_MAJ_inst|CH[8]~8_combout  $ (\i1|g31_SIG_CH_MAJ_inst|SIG1 [8])) ) + ( \i1|Add3~31  ) + ( \i1|Add3~30  ))
// \i1|Add3~35  = SHARE((!\i1|H_reg [8] & (\i1|g31_SIG_CH_MAJ_inst|CH[8]~8_combout  & \i1|g31_SIG_CH_MAJ_inst|SIG1 [8])) # (\i1|H_reg [8] & ((\i1|g31_SIG_CH_MAJ_inst|SIG1 [8]) # (\i1|g31_SIG_CH_MAJ_inst|CH[8]~8_combout ))))

	.dataa(gnd),
	.datab(!\i1|H_reg [8]),
	.datac(!\i1|g31_SIG_CH_MAJ_inst|CH[8]~8_combout ),
	.datad(!\i1|g31_SIG_CH_MAJ_inst|SIG1 [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~30 ),
	.sharein(\i1|Add3~31 ),
	.combout(),
	.sumout(\i1|Add3~33_sumout ),
	.cout(\i1|Add3~34 ),
	.shareout(\i1|Add3~35 ));
// synopsys translate_off
defparam \i1|Add3~33 .extended_lut = "off";
defparam \i1|Add3~33 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add3~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N57
cyclonev_lcell_comb \i1|Add3~37 (
// Equation(s):
// \i1|Add3~37_sumout  = SUM(( !\i1|g31_SIG_CH_MAJ_inst|CH[9]~9_combout  $ (!\i1|H_reg [9] $ (\i1|g31_SIG_CH_MAJ_inst|SIG1 [9])) ) + ( \i1|Add3~35  ) + ( \i1|Add3~34  ))
// \i1|Add3~38  = CARRY(( !\i1|g31_SIG_CH_MAJ_inst|CH[9]~9_combout  $ (!\i1|H_reg [9] $ (\i1|g31_SIG_CH_MAJ_inst|SIG1 [9])) ) + ( \i1|Add3~35  ) + ( \i1|Add3~34  ))
// \i1|Add3~39  = SHARE((!\i1|g31_SIG_CH_MAJ_inst|CH[9]~9_combout  & (\i1|H_reg [9] & \i1|g31_SIG_CH_MAJ_inst|SIG1 [9])) # (\i1|g31_SIG_CH_MAJ_inst|CH[9]~9_combout  & ((\i1|g31_SIG_CH_MAJ_inst|SIG1 [9]) # (\i1|H_reg [9]))))

	.dataa(!\i1|g31_SIG_CH_MAJ_inst|CH[9]~9_combout ),
	.datab(gnd),
	.datac(!\i1|H_reg [9]),
	.datad(!\i1|g31_SIG_CH_MAJ_inst|SIG1 [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~34 ),
	.sharein(\i1|Add3~35 ),
	.combout(),
	.sumout(\i1|Add3~37_sumout ),
	.cout(\i1|Add3~38 ),
	.shareout(\i1|Add3~39 ));
// synopsys translate_off
defparam \i1|Add3~37 .extended_lut = "off";
defparam \i1|Add3~37 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add3~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N30
cyclonev_lcell_comb \i1|Add3~41 (
// Equation(s):
// \i1|Add3~41_sumout  = SUM(( !\i1|H_reg [10] $ (!\i1|g31_SIG_CH_MAJ_inst|SIG1 [10] $ (\i1|g31_SIG_CH_MAJ_inst|CH[10]~10_combout )) ) + ( \i1|Add3~39  ) + ( \i1|Add3~38  ))
// \i1|Add3~42  = CARRY(( !\i1|H_reg [10] $ (!\i1|g31_SIG_CH_MAJ_inst|SIG1 [10] $ (\i1|g31_SIG_CH_MAJ_inst|CH[10]~10_combout )) ) + ( \i1|Add3~39  ) + ( \i1|Add3~38  ))
// \i1|Add3~43  = SHARE((!\i1|H_reg [10] & (\i1|g31_SIG_CH_MAJ_inst|SIG1 [10] & \i1|g31_SIG_CH_MAJ_inst|CH[10]~10_combout )) # (\i1|H_reg [10] & ((\i1|g31_SIG_CH_MAJ_inst|CH[10]~10_combout ) # (\i1|g31_SIG_CH_MAJ_inst|SIG1 [10]))))

	.dataa(!\i1|H_reg [10]),
	.datab(gnd),
	.datac(!\i1|g31_SIG_CH_MAJ_inst|SIG1 [10]),
	.datad(!\i1|g31_SIG_CH_MAJ_inst|CH[10]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~38 ),
	.sharein(\i1|Add3~39 ),
	.combout(),
	.sumout(\i1|Add3~41_sumout ),
	.cout(\i1|Add3~42 ),
	.shareout(\i1|Add3~43 ));
// synopsys translate_off
defparam \i1|Add3~41 .extended_lut = "off";
defparam \i1|Add3~41 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add3~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N33
cyclonev_lcell_comb \i1|Add3~45 (
// Equation(s):
// \i1|Add3~45_sumout  = SUM(( !\i1|H_reg [11] $ (!\i1|g31_SIG_CH_MAJ_inst|CH[11]~11_combout  $ (\i1|g31_SIG_CH_MAJ_inst|SIG1 [11])) ) + ( \i1|Add3~43  ) + ( \i1|Add3~42  ))
// \i1|Add3~46  = CARRY(( !\i1|H_reg [11] $ (!\i1|g31_SIG_CH_MAJ_inst|CH[11]~11_combout  $ (\i1|g31_SIG_CH_MAJ_inst|SIG1 [11])) ) + ( \i1|Add3~43  ) + ( \i1|Add3~42  ))
// \i1|Add3~47  = SHARE((!\i1|H_reg [11] & (\i1|g31_SIG_CH_MAJ_inst|CH[11]~11_combout  & \i1|g31_SIG_CH_MAJ_inst|SIG1 [11])) # (\i1|H_reg [11] & ((\i1|g31_SIG_CH_MAJ_inst|SIG1 [11]) # (\i1|g31_SIG_CH_MAJ_inst|CH[11]~11_combout ))))

	.dataa(gnd),
	.datab(!\i1|H_reg [11]),
	.datac(!\i1|g31_SIG_CH_MAJ_inst|CH[11]~11_combout ),
	.datad(!\i1|g31_SIG_CH_MAJ_inst|SIG1 [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~42 ),
	.sharein(\i1|Add3~43 ),
	.combout(),
	.sumout(\i1|Add3~45_sumout ),
	.cout(\i1|Add3~46 ),
	.shareout(\i1|Add3~47 ));
// synopsys translate_off
defparam \i1|Add3~45 .extended_lut = "off";
defparam \i1|Add3~45 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add3~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N36
cyclonev_lcell_comb \i1|Add3~49 (
// Equation(s):
// \i1|Add3~49_sumout  = SUM(( !\i1|g31_SIG_CH_MAJ_inst|CH[12]~12_combout  $ (!\i1|H_reg [12] $ (\i1|g31_SIG_CH_MAJ_inst|SIG1 [12])) ) + ( \i1|Add3~47  ) + ( \i1|Add3~46  ))
// \i1|Add3~50  = CARRY(( !\i1|g31_SIG_CH_MAJ_inst|CH[12]~12_combout  $ (!\i1|H_reg [12] $ (\i1|g31_SIG_CH_MAJ_inst|SIG1 [12])) ) + ( \i1|Add3~47  ) + ( \i1|Add3~46  ))
// \i1|Add3~51  = SHARE((!\i1|g31_SIG_CH_MAJ_inst|CH[12]~12_combout  & (\i1|H_reg [12] & \i1|g31_SIG_CH_MAJ_inst|SIG1 [12])) # (\i1|g31_SIG_CH_MAJ_inst|CH[12]~12_combout  & ((\i1|g31_SIG_CH_MAJ_inst|SIG1 [12]) # (\i1|H_reg [12]))))

	.dataa(gnd),
	.datab(!\i1|g31_SIG_CH_MAJ_inst|CH[12]~12_combout ),
	.datac(!\i1|H_reg [12]),
	.datad(!\i1|g31_SIG_CH_MAJ_inst|SIG1 [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~46 ),
	.sharein(\i1|Add3~47 ),
	.combout(),
	.sumout(\i1|Add3~49_sumout ),
	.cout(\i1|Add3~50 ),
	.shareout(\i1|Add3~51 ));
// synopsys translate_off
defparam \i1|Add3~49 .extended_lut = "off";
defparam \i1|Add3~49 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add3~49 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N39
cyclonev_lcell_comb \i1|Add3~53 (
// Equation(s):
// \i1|Add3~53_sumout  = SUM(( !\i1|g31_SIG_CH_MAJ_inst|SIG1 [13] $ (!\i1|H_reg [13] $ (\i1|g31_SIG_CH_MAJ_inst|CH[13]~13_combout )) ) + ( \i1|Add3~51  ) + ( \i1|Add3~50  ))
// \i1|Add3~54  = CARRY(( !\i1|g31_SIG_CH_MAJ_inst|SIG1 [13] $ (!\i1|H_reg [13] $ (\i1|g31_SIG_CH_MAJ_inst|CH[13]~13_combout )) ) + ( \i1|Add3~51  ) + ( \i1|Add3~50  ))
// \i1|Add3~55  = SHARE((!\i1|g31_SIG_CH_MAJ_inst|SIG1 [13] & (\i1|H_reg [13] & \i1|g31_SIG_CH_MAJ_inst|CH[13]~13_combout )) # (\i1|g31_SIG_CH_MAJ_inst|SIG1 [13] & ((\i1|g31_SIG_CH_MAJ_inst|CH[13]~13_combout ) # (\i1|H_reg [13]))))

	.dataa(!\i1|g31_SIG_CH_MAJ_inst|SIG1 [13]),
	.datab(gnd),
	.datac(!\i1|H_reg [13]),
	.datad(!\i1|g31_SIG_CH_MAJ_inst|CH[13]~13_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~50 ),
	.sharein(\i1|Add3~51 ),
	.combout(),
	.sumout(\i1|Add3~53_sumout ),
	.cout(\i1|Add3~54 ),
	.shareout(\i1|Add3~55 ));
// synopsys translate_off
defparam \i1|Add3~53 .extended_lut = "off";
defparam \i1|Add3~53 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add3~53 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N30
cyclonev_lcell_comb \i1|B_reg~6 (
// Equation(s):
// \i1|B_reg~6_combout  = ( \i1|A_reg [13] ) # ( !\i1|A_reg [13] & ( \LD~q  ) )

	.dataa(gnd),
	.datab(!\LD~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|B_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|B_reg~6 .extended_lut = "off";
defparam \i1|B_reg~6 .lut_mask = 64'h33333333FFFFFFFF;
defparam \i1|B_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y12_N31
dffeas \i1|B_reg[13] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|B_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_reg[13] .is_wysiwyg = "true";
defparam \i1|B_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N15
cyclonev_lcell_comb \i1|C_reg~7 (
// Equation(s):
// \i1|C_reg~7_combout  = ( \i1|B_reg [13] ) # ( !\i1|B_reg [13] & ( \LD~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LD~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|B_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|C_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|C_reg~7 .extended_lut = "off";
defparam \i1|C_reg~7 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \i1|C_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y12_N16
dffeas \i1|C_reg[13] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|C_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_reg[13] .is_wysiwyg = "true";
defparam \i1|C_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N24
cyclonev_lcell_comb \i1|D_reg~7 (
// Equation(s):
// \i1|D_reg~7_combout  = ( \i1|C_reg [13] ) # ( !\i1|C_reg [13] & ( \LD~q  ) )

	.dataa(gnd),
	.datab(!\LD~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|C_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|D_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|D_reg~7 .extended_lut = "off";
defparam \i1|D_reg~7 .lut_mask = 64'h33333333FFFFFFFF;
defparam \i1|D_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y12_N25
dffeas \i1|D_reg[13] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|D_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_reg[13] .is_wysiwyg = "true";
defparam \i1|D_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y16_N7
dffeas \i1|A_reg[2]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|A_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_reg[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_reg[2]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|A_reg[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N33
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG0[12] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG0 [12] = ( \i1|A_reg[2]~DUPLICATE_q  & ( \i1|A_reg [14] & ( \i1|A_reg [25] ) ) ) # ( !\i1|A_reg[2]~DUPLICATE_q  & ( \i1|A_reg [14] & ( !\i1|A_reg [25] ) ) ) # ( \i1|A_reg[2]~DUPLICATE_q  & ( !\i1|A_reg [14] & ( !\i1|A_reg [25] ) 
// ) ) # ( !\i1|A_reg[2]~DUPLICATE_q  & ( !\i1|A_reg [14] & ( \i1|A_reg [25] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|A_reg [25]),
	.datad(gnd),
	.datae(!\i1|A_reg[2]~DUPLICATE_q ),
	.dataf(!\i1|A_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG0 [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[12] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[12] .lut_mask = 64'h0F0FF0F0F0F00F0F;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[12] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N6
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|MAJ[12]~12 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|MAJ[12]~12_combout  = ( \i1|B_reg [12] & ( (\i1|A_reg[12]~DUPLICATE_q ) # (\i1|C_reg [12]) ) ) # ( !\i1|B_reg [12] & ( (\i1|C_reg [12] & \i1|A_reg[12]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|C_reg [12]),
	.datad(!\i1|A_reg[12]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\i1|B_reg [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|MAJ[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[12]~12 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[12]~12 .lut_mask = 64'h000F000F0FFF0FFF;
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y15_N28
dffeas \i1|A_reg[0] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|A_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_reg[0] .is_wysiwyg = "true";
defparam \i1|A_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N0
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG0[10] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG0 [10] = ( \i1|A_reg [23] & ( !\i1|A_reg [0] $ (\i1|A_reg[12]~DUPLICATE_q ) ) ) # ( !\i1|A_reg [23] & ( !\i1|A_reg [0] $ (!\i1|A_reg[12]~DUPLICATE_q ) ) )

	.dataa(!\i1|A_reg [0]),
	.datab(gnd),
	.datac(!\i1|A_reg[12]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_reg [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG0 [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[10] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[10] .lut_mask = 64'h5A5A5A5AA5A5A5A5;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[10] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N0
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|MAJ[9]~9 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|MAJ[9]~9_combout  = ( \i1|A_reg[9]~DUPLICATE_q  & ( \i1|C_reg [9] ) ) # ( !\i1|A_reg[9]~DUPLICATE_q  & ( \i1|C_reg [9] & ( \i1|B_reg [9] ) ) ) # ( \i1|A_reg[9]~DUPLICATE_q  & ( !\i1|C_reg [9] & ( \i1|B_reg [9] ) ) )

	.dataa(gnd),
	.datab(!\i1|B_reg [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\i1|A_reg[9]~DUPLICATE_q ),
	.dataf(!\i1|C_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|MAJ[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[9]~9 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[9]~9 .lut_mask = 64'h000033333333FFFF;
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N45
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|MAJ[8]~8 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|MAJ[8]~8_combout  = ( \i1|A_reg[8]~DUPLICATE_q  & ( \i1|C_reg [8] ) ) # ( !\i1|A_reg[8]~DUPLICATE_q  & ( \i1|C_reg [8] & ( \i1|B_reg [8] ) ) ) # ( \i1|A_reg[8]~DUPLICATE_q  & ( !\i1|C_reg [8] & ( \i1|B_reg [8] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|B_reg [8]),
	.datad(gnd),
	.datae(!\i1|A_reg[8]~DUPLICATE_q ),
	.dataf(!\i1|C_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|MAJ[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[8]~8 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[8]~8 .lut_mask = 64'h00000F0F0F0FFFFF;
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N24
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|MAJ[7]~7 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|MAJ[7]~7_combout  = ( \i1|B_reg [7] & ( \i1|A_reg [7] ) ) # ( !\i1|B_reg [7] & ( \i1|A_reg [7] & ( \i1|C_reg [7] ) ) ) # ( \i1|B_reg [7] & ( !\i1|A_reg [7] & ( \i1|C_reg [7] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|C_reg [7]),
	.datad(gnd),
	.datae(!\i1|B_reg [7]),
	.dataf(!\i1|A_reg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|MAJ[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[7]~7 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[7]~7 .lut_mask = 64'h00000F0F0F0FFFFF;
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y16_N17
dffeas \i1|A_reg[1]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|A_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_reg[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_reg[1]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|A_reg[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y16_N14
dffeas \i1|B_reg[1] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|A_reg[1]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_reg[1] .is_wysiwyg = "true";
defparam \i1|B_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N42
cyclonev_lcell_comb \i1|C_reg~0 (
// Equation(s):
// \i1|C_reg~0_combout  = (\i1|B_reg [1]) # (\LD~q )

	.dataa(gnd),
	.datab(!\LD~q ),
	.datac(!\i1|B_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|C_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|C_reg~0 .extended_lut = "off";
defparam \i1|C_reg~0 .lut_mask = 64'h3F3F3F3F3F3F3F3F;
defparam \i1|C_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y12_N43
dffeas \i1|C_reg[1] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|C_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_reg[1] .is_wysiwyg = "true";
defparam \i1|C_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N12
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|MAJ[1]~1 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|MAJ[1]~1_combout  = ( \i1|B_reg [1] & ( (\i1|C_reg [1]) # (\i1|A_reg[1]~DUPLICATE_q ) ) ) # ( !\i1|B_reg [1] & ( (\i1|A_reg[1]~DUPLICATE_q  & \i1|C_reg [1]) ) )

	.dataa(gnd),
	.datab(!\i1|A_reg[1]~DUPLICATE_q ),
	.datac(!\i1|C_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|B_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|MAJ[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[1]~1 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[1]~1 .lut_mask = 64'h030303033F3F3F3F;
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N51
cyclonev_lcell_comb \i1|B_reg~0 (
// Equation(s):
// \i1|B_reg~0_combout  = ( \LD~q  ) # ( !\LD~q  & ( \i1|A_reg [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|A_reg [0]),
	.datad(gnd),
	.datae(!\LD~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|B_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|B_reg~0 .extended_lut = "off";
defparam \i1|B_reg~0 .lut_mask = 64'h0F0FFFFF0F0FFFFF;
defparam \i1|B_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y11_N52
dffeas \i1|B_reg[0] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|B_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_reg[0] .is_wysiwyg = "true";
defparam \i1|B_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y15_N26
dffeas \i1|C_reg[0] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|B_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_reg[0] .is_wysiwyg = "true";
defparam \i1|C_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y15_N6
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|MAJ[0]~0 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|MAJ[0]~0_combout  = ( \i1|B_reg [0] & ( \i1|C_reg [0] ) ) # ( !\i1|B_reg [0] & ( \i1|C_reg [0] & ( \i1|A_reg[0]~DUPLICATE_q  ) ) ) # ( \i1|B_reg [0] & ( !\i1|C_reg [0] & ( \i1|A_reg[0]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|A_reg[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\i1|B_reg [0]),
	.dataf(!\i1|C_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|MAJ[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[0]~0 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[0]~0 .lut_mask = 64'h00000F0F0F0FFFFF;
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N30
cyclonev_lcell_comb \i1|Add4~1 (
// Equation(s):
// \i1|Add4~1_sumout  = SUM(( !\i1|g31_SIG_CH_MAJ_inst|SIG0 [0] $ (!\i1|Add3~1_sumout  $ (\i1|g31_SIG_CH_MAJ_inst|MAJ[0]~0_combout )) ) + ( !VCC ) + ( !VCC ))
// \i1|Add4~2  = CARRY(( !\i1|g31_SIG_CH_MAJ_inst|SIG0 [0] $ (!\i1|Add3~1_sumout  $ (\i1|g31_SIG_CH_MAJ_inst|MAJ[0]~0_combout )) ) + ( !VCC ) + ( !VCC ))
// \i1|Add4~3  = SHARE((!\i1|g31_SIG_CH_MAJ_inst|SIG0 [0] & (\i1|Add3~1_sumout  & \i1|g31_SIG_CH_MAJ_inst|MAJ[0]~0_combout )) # (\i1|g31_SIG_CH_MAJ_inst|SIG0 [0] & ((\i1|g31_SIG_CH_MAJ_inst|MAJ[0]~0_combout ) # (\i1|Add3~1_sumout ))))

	.dataa(gnd),
	.datab(!\i1|g31_SIG_CH_MAJ_inst|SIG0 [0]),
	.datac(!\i1|Add3~1_sumout ),
	.datad(!\i1|g31_SIG_CH_MAJ_inst|MAJ[0]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add4~1_sumout ),
	.cout(\i1|Add4~2 ),
	.shareout(\i1|Add4~3 ));
// synopsys translate_off
defparam \i1|Add4~1 .extended_lut = "off";
defparam \i1|Add4~1 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add4~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N33
cyclonev_lcell_comb \i1|Add4~5 (
// Equation(s):
// \i1|Add4~5_sumout  = SUM(( !\i1|g31_SIG_CH_MAJ_inst|SIG0 [1] $ (!\i1|g31_SIG_CH_MAJ_inst|MAJ[1]~1_combout  $ (\i1|Add3~5_sumout )) ) + ( \i1|Add4~3  ) + ( \i1|Add4~2  ))
// \i1|Add4~6  = CARRY(( !\i1|g31_SIG_CH_MAJ_inst|SIG0 [1] $ (!\i1|g31_SIG_CH_MAJ_inst|MAJ[1]~1_combout  $ (\i1|Add3~5_sumout )) ) + ( \i1|Add4~3  ) + ( \i1|Add4~2  ))
// \i1|Add4~7  = SHARE((!\i1|g31_SIG_CH_MAJ_inst|SIG0 [1] & (\i1|g31_SIG_CH_MAJ_inst|MAJ[1]~1_combout  & \i1|Add3~5_sumout )) # (\i1|g31_SIG_CH_MAJ_inst|SIG0 [1] & ((\i1|Add3~5_sumout ) # (\i1|g31_SIG_CH_MAJ_inst|MAJ[1]~1_combout ))))

	.dataa(!\i1|g31_SIG_CH_MAJ_inst|SIG0 [1]),
	.datab(gnd),
	.datac(!\i1|g31_SIG_CH_MAJ_inst|MAJ[1]~1_combout ),
	.datad(!\i1|Add3~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add4~2 ),
	.sharein(\i1|Add4~3 ),
	.combout(),
	.sumout(\i1|Add4~5_sumout ),
	.cout(\i1|Add4~6 ),
	.shareout(\i1|Add4~7 ));
// synopsys translate_off
defparam \i1|Add4~5 .extended_lut = "off";
defparam \i1|Add4~5 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add4~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N36
cyclonev_lcell_comb \i1|Add4~9 (
// Equation(s):
// \i1|Add4~9_sumout  = SUM(( !\i1|g31_SIG_CH_MAJ_inst|MAJ[2]~2_combout  $ (!\i1|g31_SIG_CH_MAJ_inst|SIG0 [2] $ (\i1|Add3~9_sumout )) ) + ( \i1|Add4~7  ) + ( \i1|Add4~6  ))
// \i1|Add4~10  = CARRY(( !\i1|g31_SIG_CH_MAJ_inst|MAJ[2]~2_combout  $ (!\i1|g31_SIG_CH_MAJ_inst|SIG0 [2] $ (\i1|Add3~9_sumout )) ) + ( \i1|Add4~7  ) + ( \i1|Add4~6  ))
// \i1|Add4~11  = SHARE((!\i1|g31_SIG_CH_MAJ_inst|MAJ[2]~2_combout  & (\i1|g31_SIG_CH_MAJ_inst|SIG0 [2] & \i1|Add3~9_sumout )) # (\i1|g31_SIG_CH_MAJ_inst|MAJ[2]~2_combout  & ((\i1|Add3~9_sumout ) # (\i1|g31_SIG_CH_MAJ_inst|SIG0 [2]))))

	.dataa(!\i1|g31_SIG_CH_MAJ_inst|MAJ[2]~2_combout ),
	.datab(gnd),
	.datac(!\i1|g31_SIG_CH_MAJ_inst|SIG0 [2]),
	.datad(!\i1|Add3~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add4~6 ),
	.sharein(\i1|Add4~7 ),
	.combout(),
	.sumout(\i1|Add4~9_sumout ),
	.cout(\i1|Add4~10 ),
	.shareout(\i1|Add4~11 ));
// synopsys translate_off
defparam \i1|Add4~9 .extended_lut = "off";
defparam \i1|Add4~9 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add4~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N39
cyclonev_lcell_comb \i1|Add4~13 (
// Equation(s):
// \i1|Add4~13_sumout  = SUM(( !\i1|g31_SIG_CH_MAJ_inst|MAJ[3]~3_combout  $ (!\i1|g31_SIG_CH_MAJ_inst|SIG0 [3] $ (\i1|Add3~13_sumout )) ) + ( \i1|Add4~11  ) + ( \i1|Add4~10  ))
// \i1|Add4~14  = CARRY(( !\i1|g31_SIG_CH_MAJ_inst|MAJ[3]~3_combout  $ (!\i1|g31_SIG_CH_MAJ_inst|SIG0 [3] $ (\i1|Add3~13_sumout )) ) + ( \i1|Add4~11  ) + ( \i1|Add4~10  ))
// \i1|Add4~15  = SHARE((!\i1|g31_SIG_CH_MAJ_inst|MAJ[3]~3_combout  & (\i1|g31_SIG_CH_MAJ_inst|SIG0 [3] & \i1|Add3~13_sumout )) # (\i1|g31_SIG_CH_MAJ_inst|MAJ[3]~3_combout  & ((\i1|Add3~13_sumout ) # (\i1|g31_SIG_CH_MAJ_inst|SIG0 [3]))))

	.dataa(gnd),
	.datab(!\i1|g31_SIG_CH_MAJ_inst|MAJ[3]~3_combout ),
	.datac(!\i1|g31_SIG_CH_MAJ_inst|SIG0 [3]),
	.datad(!\i1|Add3~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add4~10 ),
	.sharein(\i1|Add4~11 ),
	.combout(),
	.sumout(\i1|Add4~13_sumout ),
	.cout(\i1|Add4~14 ),
	.shareout(\i1|Add4~15 ));
// synopsys translate_off
defparam \i1|Add4~13 .extended_lut = "off";
defparam \i1|Add4~13 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add4~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N42
cyclonev_lcell_comb \i1|Add4~17 (
// Equation(s):
// \i1|Add4~17_sumout  = SUM(( !\i1|g31_SIG_CH_MAJ_inst|MAJ[4]~4_combout  $ (!\i1|g31_SIG_CH_MAJ_inst|SIG0 [4] $ (\i1|Add3~17_sumout )) ) + ( \i1|Add4~15  ) + ( \i1|Add4~14  ))
// \i1|Add4~18  = CARRY(( !\i1|g31_SIG_CH_MAJ_inst|MAJ[4]~4_combout  $ (!\i1|g31_SIG_CH_MAJ_inst|SIG0 [4] $ (\i1|Add3~17_sumout )) ) + ( \i1|Add4~15  ) + ( \i1|Add4~14  ))
// \i1|Add4~19  = SHARE((!\i1|g31_SIG_CH_MAJ_inst|MAJ[4]~4_combout  & (\i1|g31_SIG_CH_MAJ_inst|SIG0 [4] & \i1|Add3~17_sumout )) # (\i1|g31_SIG_CH_MAJ_inst|MAJ[4]~4_combout  & ((\i1|Add3~17_sumout ) # (\i1|g31_SIG_CH_MAJ_inst|SIG0 [4]))))

	.dataa(gnd),
	.datab(!\i1|g31_SIG_CH_MAJ_inst|MAJ[4]~4_combout ),
	.datac(!\i1|g31_SIG_CH_MAJ_inst|SIG0 [4]),
	.datad(!\i1|Add3~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add4~14 ),
	.sharein(\i1|Add4~15 ),
	.combout(),
	.sumout(\i1|Add4~17_sumout ),
	.cout(\i1|Add4~18 ),
	.shareout(\i1|Add4~19 ));
// synopsys translate_off
defparam \i1|Add4~17 .extended_lut = "off";
defparam \i1|Add4~17 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add4~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N45
cyclonev_lcell_comb \i1|Add4~21 (
// Equation(s):
// \i1|Add4~21_sumout  = SUM(( !\i1|g31_SIG_CH_MAJ_inst|MAJ[5]~5_combout  $ (!\i1|g31_SIG_CH_MAJ_inst|SIG0 [5] $ (\i1|Add3~21_sumout )) ) + ( \i1|Add4~19  ) + ( \i1|Add4~18  ))
// \i1|Add4~22  = CARRY(( !\i1|g31_SIG_CH_MAJ_inst|MAJ[5]~5_combout  $ (!\i1|g31_SIG_CH_MAJ_inst|SIG0 [5] $ (\i1|Add3~21_sumout )) ) + ( \i1|Add4~19  ) + ( \i1|Add4~18  ))
// \i1|Add4~23  = SHARE((!\i1|g31_SIG_CH_MAJ_inst|MAJ[5]~5_combout  & (\i1|g31_SIG_CH_MAJ_inst|SIG0 [5] & \i1|Add3~21_sumout )) # (\i1|g31_SIG_CH_MAJ_inst|MAJ[5]~5_combout  & ((\i1|Add3~21_sumout ) # (\i1|g31_SIG_CH_MAJ_inst|SIG0 [5]))))

	.dataa(!\i1|g31_SIG_CH_MAJ_inst|MAJ[5]~5_combout ),
	.datab(gnd),
	.datac(!\i1|g31_SIG_CH_MAJ_inst|SIG0 [5]),
	.datad(!\i1|Add3~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add4~18 ),
	.sharein(\i1|Add4~19 ),
	.combout(),
	.sumout(\i1|Add4~21_sumout ),
	.cout(\i1|Add4~22 ),
	.shareout(\i1|Add4~23 ));
// synopsys translate_off
defparam \i1|Add4~21 .extended_lut = "off";
defparam \i1|Add4~21 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add4~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N48
cyclonev_lcell_comb \i1|Add4~25 (
// Equation(s):
// \i1|Add4~25_sumout  = SUM(( !\i1|g31_SIG_CH_MAJ_inst|MAJ[6]~6_combout  $ (!\i1|g31_SIG_CH_MAJ_inst|SIG0 [6] $ (\i1|Add3~25_sumout )) ) + ( \i1|Add4~23  ) + ( \i1|Add4~22  ))
// \i1|Add4~26  = CARRY(( !\i1|g31_SIG_CH_MAJ_inst|MAJ[6]~6_combout  $ (!\i1|g31_SIG_CH_MAJ_inst|SIG0 [6] $ (\i1|Add3~25_sumout )) ) + ( \i1|Add4~23  ) + ( \i1|Add4~22  ))
// \i1|Add4~27  = SHARE((!\i1|g31_SIG_CH_MAJ_inst|MAJ[6]~6_combout  & (\i1|g31_SIG_CH_MAJ_inst|SIG0 [6] & \i1|Add3~25_sumout )) # (\i1|g31_SIG_CH_MAJ_inst|MAJ[6]~6_combout  & ((\i1|Add3~25_sumout ) # (\i1|g31_SIG_CH_MAJ_inst|SIG0 [6]))))

	.dataa(!\i1|g31_SIG_CH_MAJ_inst|MAJ[6]~6_combout ),
	.datab(gnd),
	.datac(!\i1|g31_SIG_CH_MAJ_inst|SIG0 [6]),
	.datad(!\i1|Add3~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add4~22 ),
	.sharein(\i1|Add4~23 ),
	.combout(),
	.sumout(\i1|Add4~25_sumout ),
	.cout(\i1|Add4~26 ),
	.shareout(\i1|Add4~27 ));
// synopsys translate_off
defparam \i1|Add4~25 .extended_lut = "off";
defparam \i1|Add4~25 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add4~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N51
cyclonev_lcell_comb \i1|Add4~29 (
// Equation(s):
// \i1|Add4~29_sumout  = SUM(( !\i1|g31_SIG_CH_MAJ_inst|SIG0 [7] $ (!\i1|Add3~29_sumout  $ (\i1|g31_SIG_CH_MAJ_inst|MAJ[7]~7_combout )) ) + ( \i1|Add4~27  ) + ( \i1|Add4~26  ))
// \i1|Add4~30  = CARRY(( !\i1|g31_SIG_CH_MAJ_inst|SIG0 [7] $ (!\i1|Add3~29_sumout  $ (\i1|g31_SIG_CH_MAJ_inst|MAJ[7]~7_combout )) ) + ( \i1|Add4~27  ) + ( \i1|Add4~26  ))
// \i1|Add4~31  = SHARE((!\i1|g31_SIG_CH_MAJ_inst|SIG0 [7] & (\i1|Add3~29_sumout  & \i1|g31_SIG_CH_MAJ_inst|MAJ[7]~7_combout )) # (\i1|g31_SIG_CH_MAJ_inst|SIG0 [7] & ((\i1|g31_SIG_CH_MAJ_inst|MAJ[7]~7_combout ) # (\i1|Add3~29_sumout ))))

	.dataa(gnd),
	.datab(!\i1|g31_SIG_CH_MAJ_inst|SIG0 [7]),
	.datac(!\i1|Add3~29_sumout ),
	.datad(!\i1|g31_SIG_CH_MAJ_inst|MAJ[7]~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add4~26 ),
	.sharein(\i1|Add4~27 ),
	.combout(),
	.sumout(\i1|Add4~29_sumout ),
	.cout(\i1|Add4~30 ),
	.shareout(\i1|Add4~31 ));
// synopsys translate_off
defparam \i1|Add4~29 .extended_lut = "off";
defparam \i1|Add4~29 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add4~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N54
cyclonev_lcell_comb \i1|Add4~33 (
// Equation(s):
// \i1|Add4~33_sumout  = SUM(( !\i1|g31_SIG_CH_MAJ_inst|SIG0 [8] $ (!\i1|g31_SIG_CH_MAJ_inst|MAJ[8]~8_combout  $ (\i1|Add3~33_sumout )) ) + ( \i1|Add4~31  ) + ( \i1|Add4~30  ))
// \i1|Add4~34  = CARRY(( !\i1|g31_SIG_CH_MAJ_inst|SIG0 [8] $ (!\i1|g31_SIG_CH_MAJ_inst|MAJ[8]~8_combout  $ (\i1|Add3~33_sumout )) ) + ( \i1|Add4~31  ) + ( \i1|Add4~30  ))
// \i1|Add4~35  = SHARE((!\i1|g31_SIG_CH_MAJ_inst|SIG0 [8] & (\i1|g31_SIG_CH_MAJ_inst|MAJ[8]~8_combout  & \i1|Add3~33_sumout )) # (\i1|g31_SIG_CH_MAJ_inst|SIG0 [8] & ((\i1|Add3~33_sumout ) # (\i1|g31_SIG_CH_MAJ_inst|MAJ[8]~8_combout ))))

	.dataa(!\i1|g31_SIG_CH_MAJ_inst|SIG0 [8]),
	.datab(gnd),
	.datac(!\i1|g31_SIG_CH_MAJ_inst|MAJ[8]~8_combout ),
	.datad(!\i1|Add3~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add4~30 ),
	.sharein(\i1|Add4~31 ),
	.combout(),
	.sumout(\i1|Add4~33_sumout ),
	.cout(\i1|Add4~34 ),
	.shareout(\i1|Add4~35 ));
// synopsys translate_off
defparam \i1|Add4~33 .extended_lut = "off";
defparam \i1|Add4~33 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add4~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N57
cyclonev_lcell_comb \i1|Add4~37 (
// Equation(s):
// \i1|Add4~37_sumout  = SUM(( !\i1|g31_SIG_CH_MAJ_inst|SIG0 [9] $ (!\i1|Add3~37_sumout  $ (\i1|g31_SIG_CH_MAJ_inst|MAJ[9]~9_combout )) ) + ( \i1|Add4~35  ) + ( \i1|Add4~34  ))
// \i1|Add4~38  = CARRY(( !\i1|g31_SIG_CH_MAJ_inst|SIG0 [9] $ (!\i1|Add3~37_sumout  $ (\i1|g31_SIG_CH_MAJ_inst|MAJ[9]~9_combout )) ) + ( \i1|Add4~35  ) + ( \i1|Add4~34  ))
// \i1|Add4~39  = SHARE((!\i1|g31_SIG_CH_MAJ_inst|SIG0 [9] & (\i1|Add3~37_sumout  & \i1|g31_SIG_CH_MAJ_inst|MAJ[9]~9_combout )) # (\i1|g31_SIG_CH_MAJ_inst|SIG0 [9] & ((\i1|g31_SIG_CH_MAJ_inst|MAJ[9]~9_combout ) # (\i1|Add3~37_sumout ))))

	.dataa(gnd),
	.datab(!\i1|g31_SIG_CH_MAJ_inst|SIG0 [9]),
	.datac(!\i1|Add3~37_sumout ),
	.datad(!\i1|g31_SIG_CH_MAJ_inst|MAJ[9]~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add4~34 ),
	.sharein(\i1|Add4~35 ),
	.combout(),
	.sumout(\i1|Add4~37_sumout ),
	.cout(\i1|Add4~38 ),
	.shareout(\i1|Add4~39 ));
// synopsys translate_off
defparam \i1|Add4~37 .extended_lut = "off";
defparam \i1|Add4~37 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add4~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N30
cyclonev_lcell_comb \i1|Add4~41 (
// Equation(s):
// \i1|Add4~41_sumout  = SUM(( !\i1|g31_SIG_CH_MAJ_inst|MAJ[10]~10_combout  $ (!\i1|Add3~41_sumout  $ (\i1|g31_SIG_CH_MAJ_inst|SIG0 [10])) ) + ( \i1|Add4~39  ) + ( \i1|Add4~38  ))
// \i1|Add4~42  = CARRY(( !\i1|g31_SIG_CH_MAJ_inst|MAJ[10]~10_combout  $ (!\i1|Add3~41_sumout  $ (\i1|g31_SIG_CH_MAJ_inst|SIG0 [10])) ) + ( \i1|Add4~39  ) + ( \i1|Add4~38  ))
// \i1|Add4~43  = SHARE((!\i1|g31_SIG_CH_MAJ_inst|MAJ[10]~10_combout  & (\i1|Add3~41_sumout  & \i1|g31_SIG_CH_MAJ_inst|SIG0 [10])) # (\i1|g31_SIG_CH_MAJ_inst|MAJ[10]~10_combout  & ((\i1|g31_SIG_CH_MAJ_inst|SIG0 [10]) # (\i1|Add3~41_sumout ))))

	.dataa(gnd),
	.datab(!\i1|g31_SIG_CH_MAJ_inst|MAJ[10]~10_combout ),
	.datac(!\i1|Add3~41_sumout ),
	.datad(!\i1|g31_SIG_CH_MAJ_inst|SIG0 [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add4~38 ),
	.sharein(\i1|Add4~39 ),
	.combout(),
	.sumout(\i1|Add4~41_sumout ),
	.cout(\i1|Add4~42 ),
	.shareout(\i1|Add4~43 ));
// synopsys translate_off
defparam \i1|Add4~41 .extended_lut = "off";
defparam \i1|Add4~41 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add4~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N33
cyclonev_lcell_comb \i1|Add4~45 (
// Equation(s):
// \i1|Add4~45_sumout  = SUM(( !\i1|g31_SIG_CH_MAJ_inst|MAJ[11]~11_combout  $ (!\i1|g31_SIG_CH_MAJ_inst|SIG0 [11] $ (\i1|Add3~45_sumout )) ) + ( \i1|Add4~43  ) + ( \i1|Add4~42  ))
// \i1|Add4~46  = CARRY(( !\i1|g31_SIG_CH_MAJ_inst|MAJ[11]~11_combout  $ (!\i1|g31_SIG_CH_MAJ_inst|SIG0 [11] $ (\i1|Add3~45_sumout )) ) + ( \i1|Add4~43  ) + ( \i1|Add4~42  ))
// \i1|Add4~47  = SHARE((!\i1|g31_SIG_CH_MAJ_inst|MAJ[11]~11_combout  & (\i1|g31_SIG_CH_MAJ_inst|SIG0 [11] & \i1|Add3~45_sumout )) # (\i1|g31_SIG_CH_MAJ_inst|MAJ[11]~11_combout  & ((\i1|Add3~45_sumout ) # (\i1|g31_SIG_CH_MAJ_inst|SIG0 [11]))))

	.dataa(!\i1|g31_SIG_CH_MAJ_inst|MAJ[11]~11_combout ),
	.datab(gnd),
	.datac(!\i1|g31_SIG_CH_MAJ_inst|SIG0 [11]),
	.datad(!\i1|Add3~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add4~42 ),
	.sharein(\i1|Add4~43 ),
	.combout(),
	.sumout(\i1|Add4~45_sumout ),
	.cout(\i1|Add4~46 ),
	.shareout(\i1|Add4~47 ));
// synopsys translate_off
defparam \i1|Add4~45 .extended_lut = "off";
defparam \i1|Add4~45 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add4~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N36
cyclonev_lcell_comb \i1|Add4~49 (
// Equation(s):
// \i1|Add4~49_sumout  = SUM(( !\i1|g31_SIG_CH_MAJ_inst|SIG0 [12] $ (!\i1|Add3~49_sumout  $ (\i1|g31_SIG_CH_MAJ_inst|MAJ[12]~12_combout )) ) + ( \i1|Add4~47  ) + ( \i1|Add4~46  ))
// \i1|Add4~50  = CARRY(( !\i1|g31_SIG_CH_MAJ_inst|SIG0 [12] $ (!\i1|Add3~49_sumout  $ (\i1|g31_SIG_CH_MAJ_inst|MAJ[12]~12_combout )) ) + ( \i1|Add4~47  ) + ( \i1|Add4~46  ))
// \i1|Add4~51  = SHARE((!\i1|g31_SIG_CH_MAJ_inst|SIG0 [12] & (\i1|Add3~49_sumout  & \i1|g31_SIG_CH_MAJ_inst|MAJ[12]~12_combout )) # (\i1|g31_SIG_CH_MAJ_inst|SIG0 [12] & ((\i1|g31_SIG_CH_MAJ_inst|MAJ[12]~12_combout ) # (\i1|Add3~49_sumout ))))

	.dataa(!\i1|g31_SIG_CH_MAJ_inst|SIG0 [12]),
	.datab(gnd),
	.datac(!\i1|Add3~49_sumout ),
	.datad(!\i1|g31_SIG_CH_MAJ_inst|MAJ[12]~12_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add4~46 ),
	.sharein(\i1|Add4~47 ),
	.combout(),
	.sumout(\i1|Add4~49_sumout ),
	.cout(\i1|Add4~50 ),
	.shareout(\i1|Add4~51 ));
// synopsys translate_off
defparam \i1|Add4~49 .extended_lut = "off";
defparam \i1|Add4~49 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add4~49 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X66_Y15_N38
dffeas \i1|A_reg[12]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|Add4~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_reg[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_reg[12]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|A_reg[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y15_N8
dffeas \i1|B_reg[12] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|A_reg[12]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_reg[12] .is_wysiwyg = "true";
defparam \i1|B_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N45
cyclonev_lcell_comb \i1|C_reg~6 (
// Equation(s):
// \i1|C_reg~6_combout  = ( \i1|B_reg [12] ) # ( !\i1|B_reg [12] & ( \LD~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LD~q ),
	.datad(gnd),
	.datae(!\i1|B_reg [12]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|C_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|C_reg~6 .extended_lut = "off";
defparam \i1|C_reg~6 .lut_mask = 64'h0F0FFFFF0F0FFFFF;
defparam \i1|C_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y12_N46
dffeas \i1|C_reg[12] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|C_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_reg[12] .is_wysiwyg = "true";
defparam \i1|C_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N6
cyclonev_lcell_comb \i1|D_reg~6 (
// Equation(s):
// \i1|D_reg~6_combout  = ( \i1|C_reg [12] ) # ( !\i1|C_reg [12] & ( \LD~q  ) )

	.dataa(gnd),
	.datab(!\LD~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|C_reg [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|D_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|D_reg~6 .extended_lut = "off";
defparam \i1|D_reg~6 .lut_mask = 64'h33333333FFFFFFFF;
defparam \i1|D_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y12_N7
dffeas \i1|D_reg[12] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|D_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_reg[12] .is_wysiwyg = "true";
defparam \i1|D_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N30
cyclonev_lcell_comb \i1|Add6~41 (
// Equation(s):
// \i1|Add6~41_sumout  = SUM(( \i1|D_reg [10] ) + ( \i1|Add3~41_sumout  ) + ( \i1|Add6~38  ))
// \i1|Add6~42  = CARRY(( \i1|D_reg [10] ) + ( \i1|Add3~41_sumout  ) + ( \i1|Add6~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|Add3~41_sumout ),
	.datad(!\i1|D_reg [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add6~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~41_sumout ),
	.cout(\i1|Add6~42 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~41 .extended_lut = "off";
defparam \i1|Add6~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \i1|Add6~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N33
cyclonev_lcell_comb \i1|Add6~45 (
// Equation(s):
// \i1|Add6~45_sumout  = SUM(( \i1|Add3~45_sumout  ) + ( \i1|D_reg [11] ) + ( \i1|Add6~42  ))
// \i1|Add6~46  = CARRY(( \i1|Add3~45_sumout  ) + ( \i1|D_reg [11] ) + ( \i1|Add6~42  ))

	.dataa(!\i1|D_reg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|Add3~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add6~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~45_sumout ),
	.cout(\i1|Add6~46 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~45 .extended_lut = "off";
defparam \i1|Add6~45 .lut_mask = 64'h0000AAAA000000FF;
defparam \i1|Add6~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N36
cyclonev_lcell_comb \i1|Add6~49 (
// Equation(s):
// \i1|Add6~49_sumout  = SUM(( \i1|D_reg [12] ) + ( \i1|Add3~49_sumout  ) + ( \i1|Add6~46  ))
// \i1|Add6~50  = CARRY(( \i1|D_reg [12] ) + ( \i1|Add3~49_sumout  ) + ( \i1|Add6~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|Add3~49_sumout ),
	.datad(!\i1|D_reg [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add6~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~49_sumout ),
	.cout(\i1|Add6~50 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~49 .extended_lut = "off";
defparam \i1|Add6~49 .lut_mask = 64'h0000F0F0000000FF;
defparam \i1|Add6~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N39
cyclonev_lcell_comb \i1|Add6~53 (
// Equation(s):
// \i1|Add6~53_sumout  = SUM(( \i1|D_reg [13] ) + ( \i1|Add3~53_sumout  ) + ( \i1|Add6~50  ))
// \i1|Add6~54  = CARRY(( \i1|D_reg [13] ) + ( \i1|Add3~53_sumout  ) + ( \i1|Add6~50  ))

	.dataa(!\i1|Add3~53_sumout ),
	.datab(gnd),
	.datac(!\i1|D_reg [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add6~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~53_sumout ),
	.cout(\i1|Add6~54 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~53 .extended_lut = "off";
defparam \i1|Add6~53 .lut_mask = 64'h0000AAAA00000F0F;
defparam \i1|Add6~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y17_N25
dffeas \i1|E_reg[13] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|Add6~53_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_reg[13] .is_wysiwyg = "true";
defparam \i1|E_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y17_N3
cyclonev_lcell_comb \i1|F_reg~4 (
// Equation(s):
// \i1|F_reg~4_combout  = ( \i1|E_reg [13] ) # ( !\i1|E_reg [13] & ( \LD~q  ) )

	.dataa(gnd),
	.datab(!\LD~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|E_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|F_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|F_reg~4 .extended_lut = "off";
defparam \i1|F_reg~4 .lut_mask = 64'h33333333FFFFFFFF;
defparam \i1|F_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y17_N5
dffeas \i1|F_reg[13]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|F_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_reg[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_reg[13]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|F_reg[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y17_N31
dffeas \i1|G_reg[13] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|F_reg[13]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_reg[13] .is_wysiwyg = "true";
defparam \i1|G_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y15_N41
dffeas \i1|H_reg[13] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|G_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_reg[13] .is_wysiwyg = "true";
defparam \i1|H_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N42
cyclonev_lcell_comb \i1|Add3~57 (
// Equation(s):
// \i1|Add3~57_sumout  = SUM(( !\i1|H_reg [14] $ (!\i1|g31_SIG_CH_MAJ_inst|CH[14]~14_combout  $ (\i1|g31_SIG_CH_MAJ_inst|SIG1 [14])) ) + ( \i1|Add3~55  ) + ( \i1|Add3~54  ))
// \i1|Add3~58  = CARRY(( !\i1|H_reg [14] $ (!\i1|g31_SIG_CH_MAJ_inst|CH[14]~14_combout  $ (\i1|g31_SIG_CH_MAJ_inst|SIG1 [14])) ) + ( \i1|Add3~55  ) + ( \i1|Add3~54  ))
// \i1|Add3~59  = SHARE((!\i1|H_reg [14] & (\i1|g31_SIG_CH_MAJ_inst|CH[14]~14_combout  & \i1|g31_SIG_CH_MAJ_inst|SIG1 [14])) # (\i1|H_reg [14] & ((\i1|g31_SIG_CH_MAJ_inst|SIG1 [14]) # (\i1|g31_SIG_CH_MAJ_inst|CH[14]~14_combout ))))

	.dataa(gnd),
	.datab(!\i1|H_reg [14]),
	.datac(!\i1|g31_SIG_CH_MAJ_inst|CH[14]~14_combout ),
	.datad(!\i1|g31_SIG_CH_MAJ_inst|SIG1 [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~54 ),
	.sharein(\i1|Add3~55 ),
	.combout(),
	.sumout(\i1|Add3~57_sumout ),
	.cout(\i1|Add3~58 ),
	.shareout(\i1|Add3~59 ));
// synopsys translate_off
defparam \i1|Add3~57 .extended_lut = "off";
defparam \i1|Add3~57 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add3~57 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N45
cyclonev_lcell_comb \i1|Add3~61 (
// Equation(s):
// \i1|Add3~61_sumout  = SUM(( !\i1|g31_SIG_CH_MAJ_inst|SIG1 [15] $ (!\i1|H_reg [15] $ (\i1|g31_SIG_CH_MAJ_inst|CH[15]~15_combout )) ) + ( \i1|Add3~59  ) + ( \i1|Add3~58  ))
// \i1|Add3~62  = CARRY(( !\i1|g31_SIG_CH_MAJ_inst|SIG1 [15] $ (!\i1|H_reg [15] $ (\i1|g31_SIG_CH_MAJ_inst|CH[15]~15_combout )) ) + ( \i1|Add3~59  ) + ( \i1|Add3~58  ))
// \i1|Add3~63  = SHARE((!\i1|g31_SIG_CH_MAJ_inst|SIG1 [15] & (\i1|H_reg [15] & \i1|g31_SIG_CH_MAJ_inst|CH[15]~15_combout )) # (\i1|g31_SIG_CH_MAJ_inst|SIG1 [15] & ((\i1|g31_SIG_CH_MAJ_inst|CH[15]~15_combout ) # (\i1|H_reg [15]))))

	.dataa(!\i1|g31_SIG_CH_MAJ_inst|SIG1 [15]),
	.datab(gnd),
	.datac(!\i1|H_reg [15]),
	.datad(!\i1|g31_SIG_CH_MAJ_inst|CH[15]~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~58 ),
	.sharein(\i1|Add3~59 ),
	.combout(),
	.sumout(\i1|Add3~61_sumout ),
	.cout(\i1|Add3~62 ),
	.shareout(\i1|Add3~63 ));
// synopsys translate_off
defparam \i1|Add3~61 .extended_lut = "off";
defparam \i1|Add3~61 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add3~61 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N48
cyclonev_lcell_comb \i1|Add3~65 (
// Equation(s):
// \i1|Add3~65_sumout  = SUM(( !\i1|g31_SIG_CH_MAJ_inst|CH[16]~16_combout  $ (!\i1|H_reg [16] $ (\i1|g31_SIG_CH_MAJ_inst|SIG1 [16])) ) + ( \i1|Add3~63  ) + ( \i1|Add3~62  ))
// \i1|Add3~66  = CARRY(( !\i1|g31_SIG_CH_MAJ_inst|CH[16]~16_combout  $ (!\i1|H_reg [16] $ (\i1|g31_SIG_CH_MAJ_inst|SIG1 [16])) ) + ( \i1|Add3~63  ) + ( \i1|Add3~62  ))
// \i1|Add3~67  = SHARE((!\i1|g31_SIG_CH_MAJ_inst|CH[16]~16_combout  & (\i1|H_reg [16] & \i1|g31_SIG_CH_MAJ_inst|SIG1 [16])) # (\i1|g31_SIG_CH_MAJ_inst|CH[16]~16_combout  & ((\i1|g31_SIG_CH_MAJ_inst|SIG1 [16]) # (\i1|H_reg [16]))))

	.dataa(gnd),
	.datab(!\i1|g31_SIG_CH_MAJ_inst|CH[16]~16_combout ),
	.datac(!\i1|H_reg [16]),
	.datad(!\i1|g31_SIG_CH_MAJ_inst|SIG1 [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~62 ),
	.sharein(\i1|Add3~63 ),
	.combout(),
	.sumout(\i1|Add3~65_sumout ),
	.cout(\i1|Add3~66 ),
	.shareout(\i1|Add3~67 ));
// synopsys translate_off
defparam \i1|Add3~65 .extended_lut = "off";
defparam \i1|Add3~65 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add3~65 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N51
cyclonev_lcell_comb \i1|Add3~69 (
// Equation(s):
// \i1|Add3~69_sumout  = SUM(( !\i1|H_reg [17] $ (!\i1|g31_SIG_CH_MAJ_inst|SIG1 [17] $ (\i1|g31_SIG_CH_MAJ_inst|CH[17]~17_combout )) ) + ( \i1|Add3~67  ) + ( \i1|Add3~66  ))
// \i1|Add3~70  = CARRY(( !\i1|H_reg [17] $ (!\i1|g31_SIG_CH_MAJ_inst|SIG1 [17] $ (\i1|g31_SIG_CH_MAJ_inst|CH[17]~17_combout )) ) + ( \i1|Add3~67  ) + ( \i1|Add3~66  ))
// \i1|Add3~71  = SHARE((!\i1|H_reg [17] & (\i1|g31_SIG_CH_MAJ_inst|SIG1 [17] & \i1|g31_SIG_CH_MAJ_inst|CH[17]~17_combout )) # (\i1|H_reg [17] & ((\i1|g31_SIG_CH_MAJ_inst|CH[17]~17_combout ) # (\i1|g31_SIG_CH_MAJ_inst|SIG1 [17]))))

	.dataa(!\i1|H_reg [17]),
	.datab(gnd),
	.datac(!\i1|g31_SIG_CH_MAJ_inst|SIG1 [17]),
	.datad(!\i1|g31_SIG_CH_MAJ_inst|CH[17]~17_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~66 ),
	.sharein(\i1|Add3~67 ),
	.combout(),
	.sumout(\i1|Add3~69_sumout ),
	.cout(\i1|Add3~70 ),
	.shareout(\i1|Add3~71 ));
// synopsys translate_off
defparam \i1|Add3~69 .extended_lut = "off";
defparam \i1|Add3~69 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add3~69 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N54
cyclonev_lcell_comb \i1|Add3~73 (
// Equation(s):
// \i1|Add3~73_sumout  = SUM(( !\i1|g31_SIG_CH_MAJ_inst|SIG1 [18] $ (!\i1|g31_SIG_CH_MAJ_inst|CH[18]~18_combout  $ (\i1|H_reg [18])) ) + ( \i1|Add3~71  ) + ( \i1|Add3~70  ))
// \i1|Add3~74  = CARRY(( !\i1|g31_SIG_CH_MAJ_inst|SIG1 [18] $ (!\i1|g31_SIG_CH_MAJ_inst|CH[18]~18_combout  $ (\i1|H_reg [18])) ) + ( \i1|Add3~71  ) + ( \i1|Add3~70  ))
// \i1|Add3~75  = SHARE((!\i1|g31_SIG_CH_MAJ_inst|SIG1 [18] & (\i1|g31_SIG_CH_MAJ_inst|CH[18]~18_combout  & \i1|H_reg [18])) # (\i1|g31_SIG_CH_MAJ_inst|SIG1 [18] & ((\i1|H_reg [18]) # (\i1|g31_SIG_CH_MAJ_inst|CH[18]~18_combout ))))

	.dataa(!\i1|g31_SIG_CH_MAJ_inst|SIG1 [18]),
	.datab(gnd),
	.datac(!\i1|g31_SIG_CH_MAJ_inst|CH[18]~18_combout ),
	.datad(!\i1|H_reg [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~70 ),
	.sharein(\i1|Add3~71 ),
	.combout(),
	.sumout(\i1|Add3~73_sumout ),
	.cout(\i1|Add3~74 ),
	.shareout(\i1|Add3~75 ));
// synopsys translate_off
defparam \i1|Add3~73 .extended_lut = "off";
defparam \i1|Add3~73 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add3~73 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N57
cyclonev_lcell_comb \i1|Add3~77 (
// Equation(s):
// \i1|Add3~77_sumout  = SUM(( !\i1|g31_SIG_CH_MAJ_inst|CH[19]~19_combout  $ (!\i1|g31_SIG_CH_MAJ_inst|SIG1 [19] $ (\i1|H_reg [19])) ) + ( \i1|Add3~75  ) + ( \i1|Add3~74  ))
// \i1|Add3~78  = CARRY(( !\i1|g31_SIG_CH_MAJ_inst|CH[19]~19_combout  $ (!\i1|g31_SIG_CH_MAJ_inst|SIG1 [19] $ (\i1|H_reg [19])) ) + ( \i1|Add3~75  ) + ( \i1|Add3~74  ))
// \i1|Add3~79  = SHARE((!\i1|g31_SIG_CH_MAJ_inst|CH[19]~19_combout  & (\i1|g31_SIG_CH_MAJ_inst|SIG1 [19] & \i1|H_reg [19])) # (\i1|g31_SIG_CH_MAJ_inst|CH[19]~19_combout  & ((\i1|H_reg [19]) # (\i1|g31_SIG_CH_MAJ_inst|SIG1 [19]))))

	.dataa(gnd),
	.datab(!\i1|g31_SIG_CH_MAJ_inst|CH[19]~19_combout ),
	.datac(!\i1|g31_SIG_CH_MAJ_inst|SIG1 [19]),
	.datad(!\i1|H_reg [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~74 ),
	.sharein(\i1|Add3~75 ),
	.combout(),
	.sumout(\i1|Add3~77_sumout ),
	.cout(\i1|Add3~78 ),
	.shareout(\i1|Add3~79 ));
// synopsys translate_off
defparam \i1|Add3~77 .extended_lut = "off";
defparam \i1|Add3~77 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add3~77 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N0
cyclonev_lcell_comb \i1|Add3~81 (
// Equation(s):
// \i1|Add3~81_sumout  = SUM(( !\i1|g31_SIG_CH_MAJ_inst|SIG1 [20] $ (!\i1|H_reg [20] $ (\i1|g31_SIG_CH_MAJ_inst|CH[20]~20_combout )) ) + ( \i1|Add3~79  ) + ( \i1|Add3~78  ))
// \i1|Add3~82  = CARRY(( !\i1|g31_SIG_CH_MAJ_inst|SIG1 [20] $ (!\i1|H_reg [20] $ (\i1|g31_SIG_CH_MAJ_inst|CH[20]~20_combout )) ) + ( \i1|Add3~79  ) + ( \i1|Add3~78  ))
// \i1|Add3~83  = SHARE((!\i1|g31_SIG_CH_MAJ_inst|SIG1 [20] & (\i1|H_reg [20] & \i1|g31_SIG_CH_MAJ_inst|CH[20]~20_combout )) # (\i1|g31_SIG_CH_MAJ_inst|SIG1 [20] & ((\i1|g31_SIG_CH_MAJ_inst|CH[20]~20_combout ) # (\i1|H_reg [20]))))

	.dataa(gnd),
	.datab(!\i1|g31_SIG_CH_MAJ_inst|SIG1 [20]),
	.datac(!\i1|H_reg [20]),
	.datad(!\i1|g31_SIG_CH_MAJ_inst|CH[20]~20_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~78 ),
	.sharein(\i1|Add3~79 ),
	.combout(),
	.sumout(\i1|Add3~81_sumout ),
	.cout(\i1|Add3~82 ),
	.shareout(\i1|Add3~83 ));
// synopsys translate_off
defparam \i1|Add3~81 .extended_lut = "off";
defparam \i1|Add3~81 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add3~81 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N3
cyclonev_lcell_comb \i1|Add3~85 (
// Equation(s):
// \i1|Add3~85_sumout  = SUM(( !\i1|H_reg [21] $ (!\i1|g31_SIG_CH_MAJ_inst|SIG1 [21] $ (\i1|g31_SIG_CH_MAJ_inst|CH[21]~21_combout )) ) + ( \i1|Add3~83  ) + ( \i1|Add3~82  ))
// \i1|Add3~86  = CARRY(( !\i1|H_reg [21] $ (!\i1|g31_SIG_CH_MAJ_inst|SIG1 [21] $ (\i1|g31_SIG_CH_MAJ_inst|CH[21]~21_combout )) ) + ( \i1|Add3~83  ) + ( \i1|Add3~82  ))
// \i1|Add3~87  = SHARE((!\i1|H_reg [21] & (\i1|g31_SIG_CH_MAJ_inst|SIG1 [21] & \i1|g31_SIG_CH_MAJ_inst|CH[21]~21_combout )) # (\i1|H_reg [21] & ((\i1|g31_SIG_CH_MAJ_inst|CH[21]~21_combout ) # (\i1|g31_SIG_CH_MAJ_inst|SIG1 [21]))))

	.dataa(!\i1|H_reg [21]),
	.datab(gnd),
	.datac(!\i1|g31_SIG_CH_MAJ_inst|SIG1 [21]),
	.datad(!\i1|g31_SIG_CH_MAJ_inst|CH[21]~21_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~82 ),
	.sharein(\i1|Add3~83 ),
	.combout(),
	.sumout(\i1|Add3~85_sumout ),
	.cout(\i1|Add3~86 ),
	.shareout(\i1|Add3~87 ));
// synopsys translate_off
defparam \i1|Add3~85 .extended_lut = "off";
defparam \i1|Add3~85 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add3~85 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N6
cyclonev_lcell_comb \i1|Add3~89 (
// Equation(s):
// \i1|Add3~89_sumout  = SUM(( !\i1|H_reg [22] $ (!\i1|g31_SIG_CH_MAJ_inst|CH[22]~22_combout  $ (\i1|g31_SIG_CH_MAJ_inst|SIG1 [22])) ) + ( \i1|Add3~87  ) + ( \i1|Add3~86  ))
// \i1|Add3~90  = CARRY(( !\i1|H_reg [22] $ (!\i1|g31_SIG_CH_MAJ_inst|CH[22]~22_combout  $ (\i1|g31_SIG_CH_MAJ_inst|SIG1 [22])) ) + ( \i1|Add3~87  ) + ( \i1|Add3~86  ))
// \i1|Add3~91  = SHARE((!\i1|H_reg [22] & (\i1|g31_SIG_CH_MAJ_inst|CH[22]~22_combout  & \i1|g31_SIG_CH_MAJ_inst|SIG1 [22])) # (\i1|H_reg [22] & ((\i1|g31_SIG_CH_MAJ_inst|SIG1 [22]) # (\i1|g31_SIG_CH_MAJ_inst|CH[22]~22_combout ))))

	.dataa(gnd),
	.datab(!\i1|H_reg [22]),
	.datac(!\i1|g31_SIG_CH_MAJ_inst|CH[22]~22_combout ),
	.datad(!\i1|g31_SIG_CH_MAJ_inst|SIG1 [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~86 ),
	.sharein(\i1|Add3~87 ),
	.combout(),
	.sumout(\i1|Add3~89_sumout ),
	.cout(\i1|Add3~90 ),
	.shareout(\i1|Add3~91 ));
// synopsys translate_off
defparam \i1|Add3~89 .extended_lut = "off";
defparam \i1|Add3~89 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add3~89 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N9
cyclonev_lcell_comb \i1|Add3~93 (
// Equation(s):
// \i1|Add3~93_sumout  = SUM(( !\i1|g31_SIG_CH_MAJ_inst|SIG1 [23] $ (!\i1|H_reg [23] $ (\i1|g31_SIG_CH_MAJ_inst|CH[23]~23_combout )) ) + ( \i1|Add3~91  ) + ( \i1|Add3~90  ))
// \i1|Add3~94  = CARRY(( !\i1|g31_SIG_CH_MAJ_inst|SIG1 [23] $ (!\i1|H_reg [23] $ (\i1|g31_SIG_CH_MAJ_inst|CH[23]~23_combout )) ) + ( \i1|Add3~91  ) + ( \i1|Add3~90  ))
// \i1|Add3~95  = SHARE((!\i1|g31_SIG_CH_MAJ_inst|SIG1 [23] & (\i1|H_reg [23] & \i1|g31_SIG_CH_MAJ_inst|CH[23]~23_combout )) # (\i1|g31_SIG_CH_MAJ_inst|SIG1 [23] & ((\i1|g31_SIG_CH_MAJ_inst|CH[23]~23_combout ) # (\i1|H_reg [23]))))

	.dataa(!\i1|g31_SIG_CH_MAJ_inst|SIG1 [23]),
	.datab(gnd),
	.datac(!\i1|H_reg [23]),
	.datad(!\i1|g31_SIG_CH_MAJ_inst|CH[23]~23_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~90 ),
	.sharein(\i1|Add3~91 ),
	.combout(),
	.sumout(\i1|Add3~93_sumout ),
	.cout(\i1|Add3~94 ),
	.shareout(\i1|Add3~95 ));
// synopsys translate_off
defparam \i1|Add3~93 .extended_lut = "off";
defparam \i1|Add3~93 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add3~93 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N12
cyclonev_lcell_comb \i1|Add3~97 (
// Equation(s):
// \i1|Add3~97_sumout  = SUM(( !\i1|g31_SIG_CH_MAJ_inst|CH[24]~24_combout  $ (!\i1|H_reg [24] $ (\i1|g31_SIG_CH_MAJ_inst|SIG1 [24])) ) + ( \i1|Add3~95  ) + ( \i1|Add3~94  ))
// \i1|Add3~98  = CARRY(( !\i1|g31_SIG_CH_MAJ_inst|CH[24]~24_combout  $ (!\i1|H_reg [24] $ (\i1|g31_SIG_CH_MAJ_inst|SIG1 [24])) ) + ( \i1|Add3~95  ) + ( \i1|Add3~94  ))
// \i1|Add3~99  = SHARE((!\i1|g31_SIG_CH_MAJ_inst|CH[24]~24_combout  & (\i1|H_reg [24] & \i1|g31_SIG_CH_MAJ_inst|SIG1 [24])) # (\i1|g31_SIG_CH_MAJ_inst|CH[24]~24_combout  & ((\i1|g31_SIG_CH_MAJ_inst|SIG1 [24]) # (\i1|H_reg [24]))))

	.dataa(gnd),
	.datab(!\i1|g31_SIG_CH_MAJ_inst|CH[24]~24_combout ),
	.datac(!\i1|H_reg [24]),
	.datad(!\i1|g31_SIG_CH_MAJ_inst|SIG1 [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~94 ),
	.sharein(\i1|Add3~95 ),
	.combout(),
	.sumout(\i1|Add3~97_sumout ),
	.cout(\i1|Add3~98 ),
	.shareout(\i1|Add3~99 ));
// synopsys translate_off
defparam \i1|Add3~97 .extended_lut = "off";
defparam \i1|Add3~97 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add3~97 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N15
cyclonev_lcell_comb \i1|Add3~101 (
// Equation(s):
// \i1|Add3~101_sumout  = SUM(( !\i1|H_reg[25]~DUPLICATE_q  $ (!\i1|g31_SIG_CH_MAJ_inst|SIG1 [25] $ (\i1|g31_SIG_CH_MAJ_inst|CH[25]~25_combout )) ) + ( \i1|Add3~99  ) + ( \i1|Add3~98  ))
// \i1|Add3~102  = CARRY(( !\i1|H_reg[25]~DUPLICATE_q  $ (!\i1|g31_SIG_CH_MAJ_inst|SIG1 [25] $ (\i1|g31_SIG_CH_MAJ_inst|CH[25]~25_combout )) ) + ( \i1|Add3~99  ) + ( \i1|Add3~98  ))
// \i1|Add3~103  = SHARE((!\i1|H_reg[25]~DUPLICATE_q  & (\i1|g31_SIG_CH_MAJ_inst|SIG1 [25] & \i1|g31_SIG_CH_MAJ_inst|CH[25]~25_combout )) # (\i1|H_reg[25]~DUPLICATE_q  & ((\i1|g31_SIG_CH_MAJ_inst|CH[25]~25_combout ) # (\i1|g31_SIG_CH_MAJ_inst|SIG1 [25]))))

	.dataa(!\i1|H_reg[25]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\i1|g31_SIG_CH_MAJ_inst|SIG1 [25]),
	.datad(!\i1|g31_SIG_CH_MAJ_inst|CH[25]~25_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~98 ),
	.sharein(\i1|Add3~99 ),
	.combout(),
	.sumout(\i1|Add3~101_sumout ),
	.cout(\i1|Add3~102 ),
	.shareout(\i1|Add3~103 ));
// synopsys translate_off
defparam \i1|Add3~101 .extended_lut = "off";
defparam \i1|Add3~101 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add3~101 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N18
cyclonev_lcell_comb \i1|Add3~105 (
// Equation(s):
// \i1|Add3~105_sumout  = SUM(( !\i1|H_reg [26] $ (!\i1|g31_SIG_CH_MAJ_inst|CH[26]~26_combout  $ (\i1|g31_SIG_CH_MAJ_inst|SIG1 [26])) ) + ( \i1|Add3~103  ) + ( \i1|Add3~102  ))
// \i1|Add3~106  = CARRY(( !\i1|H_reg [26] $ (!\i1|g31_SIG_CH_MAJ_inst|CH[26]~26_combout  $ (\i1|g31_SIG_CH_MAJ_inst|SIG1 [26])) ) + ( \i1|Add3~103  ) + ( \i1|Add3~102  ))
// \i1|Add3~107  = SHARE((!\i1|H_reg [26] & (\i1|g31_SIG_CH_MAJ_inst|CH[26]~26_combout  & \i1|g31_SIG_CH_MAJ_inst|SIG1 [26])) # (\i1|H_reg [26] & ((\i1|g31_SIG_CH_MAJ_inst|SIG1 [26]) # (\i1|g31_SIG_CH_MAJ_inst|CH[26]~26_combout ))))

	.dataa(!\i1|H_reg [26]),
	.datab(gnd),
	.datac(!\i1|g31_SIG_CH_MAJ_inst|CH[26]~26_combout ),
	.datad(!\i1|g31_SIG_CH_MAJ_inst|SIG1 [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~102 ),
	.sharein(\i1|Add3~103 ),
	.combout(),
	.sumout(\i1|Add3~105_sumout ),
	.cout(\i1|Add3~106 ),
	.shareout(\i1|Add3~107 ));
// synopsys translate_off
defparam \i1|Add3~105 .extended_lut = "off";
defparam \i1|Add3~105 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add3~105 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N21
cyclonev_lcell_comb \i1|Add3~109 (
// Equation(s):
// \i1|Add3~109_sumout  = SUM(( !\i1|H_reg [27] $ (!\i1|g31_SIG_CH_MAJ_inst|SIG1 [27] $ (\i1|g31_SIG_CH_MAJ_inst|CH[27]~27_combout )) ) + ( \i1|Add3~107  ) + ( \i1|Add3~106  ))
// \i1|Add3~110  = CARRY(( !\i1|H_reg [27] $ (!\i1|g31_SIG_CH_MAJ_inst|SIG1 [27] $ (\i1|g31_SIG_CH_MAJ_inst|CH[27]~27_combout )) ) + ( \i1|Add3~107  ) + ( \i1|Add3~106  ))
// \i1|Add3~111  = SHARE((!\i1|H_reg [27] & (\i1|g31_SIG_CH_MAJ_inst|SIG1 [27] & \i1|g31_SIG_CH_MAJ_inst|CH[27]~27_combout )) # (\i1|H_reg [27] & ((\i1|g31_SIG_CH_MAJ_inst|CH[27]~27_combout ) # (\i1|g31_SIG_CH_MAJ_inst|SIG1 [27]))))

	.dataa(gnd),
	.datab(!\i1|H_reg [27]),
	.datac(!\i1|g31_SIG_CH_MAJ_inst|SIG1 [27]),
	.datad(!\i1|g31_SIG_CH_MAJ_inst|CH[27]~27_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~106 ),
	.sharein(\i1|Add3~107 ),
	.combout(),
	.sumout(\i1|Add3~109_sumout ),
	.cout(\i1|Add3~110 ),
	.shareout(\i1|Add3~111 ));
// synopsys translate_off
defparam \i1|Add3~109 .extended_lut = "off";
defparam \i1|Add3~109 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add3~109 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N24
cyclonev_lcell_comb \i1|Add3~113 (
// Equation(s):
// \i1|Add3~113_sumout  = SUM(( !\i1|g31_SIG_CH_MAJ_inst|CH[28]~28_combout  $ (!\i1|g31_SIG_CH_MAJ_inst|SIG1 [28] $ (\i1|H_reg [28])) ) + ( \i1|Add3~111  ) + ( \i1|Add3~110  ))
// \i1|Add3~114  = CARRY(( !\i1|g31_SIG_CH_MAJ_inst|CH[28]~28_combout  $ (!\i1|g31_SIG_CH_MAJ_inst|SIG1 [28] $ (\i1|H_reg [28])) ) + ( \i1|Add3~111  ) + ( \i1|Add3~110  ))
// \i1|Add3~115  = SHARE((!\i1|g31_SIG_CH_MAJ_inst|CH[28]~28_combout  & (\i1|g31_SIG_CH_MAJ_inst|SIG1 [28] & \i1|H_reg [28])) # (\i1|g31_SIG_CH_MAJ_inst|CH[28]~28_combout  & ((\i1|H_reg [28]) # (\i1|g31_SIG_CH_MAJ_inst|SIG1 [28]))))

	.dataa(gnd),
	.datab(!\i1|g31_SIG_CH_MAJ_inst|CH[28]~28_combout ),
	.datac(!\i1|g31_SIG_CH_MAJ_inst|SIG1 [28]),
	.datad(!\i1|H_reg [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~110 ),
	.sharein(\i1|Add3~111 ),
	.combout(),
	.sumout(\i1|Add3~113_sumout ),
	.cout(\i1|Add3~114 ),
	.shareout(\i1|Add3~115 ));
// synopsys translate_off
defparam \i1|Add3~113 .extended_lut = "off";
defparam \i1|Add3~113 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add3~113 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N27
cyclonev_lcell_comb \i1|Add3~117 (
// Equation(s):
// \i1|Add3~117_sumout  = SUM(( !\i1|H_reg [29] $ (!\i1|g31_SIG_CH_MAJ_inst|SIG1 [29] $ (\i1|g31_SIG_CH_MAJ_inst|CH[29]~29_combout )) ) + ( \i1|Add3~115  ) + ( \i1|Add3~114  ))
// \i1|Add3~118  = CARRY(( !\i1|H_reg [29] $ (!\i1|g31_SIG_CH_MAJ_inst|SIG1 [29] $ (\i1|g31_SIG_CH_MAJ_inst|CH[29]~29_combout )) ) + ( \i1|Add3~115  ) + ( \i1|Add3~114  ))
// \i1|Add3~119  = SHARE((!\i1|H_reg [29] & (\i1|g31_SIG_CH_MAJ_inst|SIG1 [29] & \i1|g31_SIG_CH_MAJ_inst|CH[29]~29_combout )) # (\i1|H_reg [29] & ((\i1|g31_SIG_CH_MAJ_inst|CH[29]~29_combout ) # (\i1|g31_SIG_CH_MAJ_inst|SIG1 [29]))))

	.dataa(!\i1|H_reg [29]),
	.datab(gnd),
	.datac(!\i1|g31_SIG_CH_MAJ_inst|SIG1 [29]),
	.datad(!\i1|g31_SIG_CH_MAJ_inst|CH[29]~29_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~114 ),
	.sharein(\i1|Add3~115 ),
	.combout(),
	.sumout(\i1|Add3~117_sumout ),
	.cout(\i1|Add3~118 ),
	.shareout(\i1|Add3~119 ));
// synopsys translate_off
defparam \i1|Add3~117 .extended_lut = "off";
defparam \i1|Add3~117 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add3~117 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N30
cyclonev_lcell_comb \i1|Add3~121 (
// Equation(s):
// \i1|Add3~121_sumout  = SUM(( !\i1|H_reg [30] $ (!\i1|g31_SIG_CH_MAJ_inst|SIG1 [30] $ (\i1|g31_SIG_CH_MAJ_inst|CH[30]~30_combout )) ) + ( \i1|Add3~119  ) + ( \i1|Add3~118  ))
// \i1|Add3~122  = CARRY(( !\i1|H_reg [30] $ (!\i1|g31_SIG_CH_MAJ_inst|SIG1 [30] $ (\i1|g31_SIG_CH_MAJ_inst|CH[30]~30_combout )) ) + ( \i1|Add3~119  ) + ( \i1|Add3~118  ))
// \i1|Add3~123  = SHARE((!\i1|H_reg [30] & (\i1|g31_SIG_CH_MAJ_inst|SIG1 [30] & \i1|g31_SIG_CH_MAJ_inst|CH[30]~30_combout )) # (\i1|H_reg [30] & ((\i1|g31_SIG_CH_MAJ_inst|CH[30]~30_combout ) # (\i1|g31_SIG_CH_MAJ_inst|SIG1 [30]))))

	.dataa(gnd),
	.datab(!\i1|H_reg [30]),
	.datac(!\i1|g31_SIG_CH_MAJ_inst|SIG1 [30]),
	.datad(!\i1|g31_SIG_CH_MAJ_inst|CH[30]~30_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~118 ),
	.sharein(\i1|Add3~119 ),
	.combout(),
	.sumout(\i1|Add3~121_sumout ),
	.cout(\i1|Add3~122 ),
	.shareout(\i1|Add3~123 ));
// synopsys translate_off
defparam \i1|Add3~121 .extended_lut = "off";
defparam \i1|Add3~121 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add3~121 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X65_Y15_N45
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG0[30] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG0 [30] = ( \i1|A_reg [0] & ( !\i1|A_reg [11] $ (\i1|A_reg [20]) ) ) # ( !\i1|A_reg [0] & ( !\i1|A_reg [11] $ (!\i1|A_reg [20]) ) )

	.dataa(!\i1|A_reg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|A_reg [20]),
	.datae(gnd),
	.dataf(!\i1|A_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG0 [30]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[30] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[30] .lut_mask = 64'h55AA55AAAA55AA55;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[30] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N48
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|MAJ[26]~26 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|MAJ[26]~26_combout  = ( \i1|A_reg [26] & ( (\i1|B_reg [26]) # (\i1|C_reg [26]) ) ) # ( !\i1|A_reg [26] & ( (\i1|C_reg [26] & \i1|B_reg [26]) ) )

	.dataa(gnd),
	.datab(!\i1|C_reg [26]),
	.datac(!\i1|B_reg [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_reg [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|MAJ[26]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[26]~26 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[26]~26 .lut_mask = 64'h030303033F3F3F3F;
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[26]~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N21
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG0[24] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG0 [24] = ( \i1|A_reg [5] & ( \i1|A_reg [14] & ( \i1|A_reg [26] ) ) ) # ( !\i1|A_reg [5] & ( \i1|A_reg [14] & ( !\i1|A_reg [26] ) ) ) # ( \i1|A_reg [5] & ( !\i1|A_reg [14] & ( !\i1|A_reg [26] ) ) ) # ( !\i1|A_reg [5] & ( 
// !\i1|A_reg [14] & ( \i1|A_reg [26] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|A_reg [26]),
	.datad(gnd),
	.datae(!\i1|A_reg [5]),
	.dataf(!\i1|A_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG0 [24]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[24] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[24] .lut_mask = 64'h0F0FF0F0F0F00F0F;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[24] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y12_N2
dffeas \i1|C_reg[24]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|B_reg[24]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_reg[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_reg[24]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|C_reg[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N30
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|MAJ[24]~24 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|MAJ[24]~24_combout  = (!\i1|B_reg[24]~DUPLICATE_q  & (\i1|C_reg[24]~DUPLICATE_q  & \i1|A_reg [24])) # (\i1|B_reg[24]~DUPLICATE_q  & ((\i1|A_reg [24]) # (\i1|C_reg[24]~DUPLICATE_q )))

	.dataa(!\i1|B_reg[24]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\i1|C_reg[24]~DUPLICATE_q ),
	.datad(!\i1|A_reg [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|MAJ[24]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[24]~24 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[24]~24 .lut_mask = 64'h055F055F055F055F;
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[24]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y15_N37
dffeas \i1|A_reg[12] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|Add4~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_reg[12] .is_wysiwyg = "true";
defparam \i1|A_reg[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N42
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG0[22] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG0 [22] = ( \i1|A_reg [12] & ( \i1|A_reg [3] & ( \i1|A_reg [24] ) ) ) # ( !\i1|A_reg [12] & ( \i1|A_reg [3] & ( !\i1|A_reg [24] ) ) ) # ( \i1|A_reg [12] & ( !\i1|A_reg [3] & ( !\i1|A_reg [24] ) ) ) # ( !\i1|A_reg [12] & ( 
// !\i1|A_reg [3] & ( \i1|A_reg [24] ) ) )

	.dataa(gnd),
	.datab(!\i1|A_reg [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\i1|A_reg [12]),
	.dataf(!\i1|A_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG0 [22]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[22] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[22] .lut_mask = 64'h3333CCCCCCCC3333;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[22] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N48
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|MAJ[21]~21 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|MAJ[21]~21_combout  = ( \i1|A_reg [21] & ( (\i1|C_reg [21]) # (\i1|B_reg [21]) ) ) # ( !\i1|A_reg [21] & ( (\i1|B_reg [21] & \i1|C_reg [21]) ) )

	.dataa(gnd),
	.datab(!\i1|B_reg [21]),
	.datac(!\i1|C_reg [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_reg [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|MAJ[21]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[21]~21 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[21]~21 .lut_mask = 64'h030303033F3F3F3F;
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[21]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N42
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|MAJ[19]~19 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|MAJ[19]~19_combout  = ( \i1|C_reg [19] & ( \i1|A_reg [19] ) ) # ( !\i1|C_reg [19] & ( \i1|A_reg [19] & ( \i1|B_reg [19] ) ) ) # ( \i1|C_reg [19] & ( !\i1|A_reg [19] & ( \i1|B_reg [19] ) ) )

	.dataa(gnd),
	.datab(!\i1|B_reg [19]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\i1|C_reg [19]),
	.dataf(!\i1|A_reg [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|MAJ[19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[19]~19 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[19]~19 .lut_mask = 64'h000033333333FFFF;
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[19]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N57
cyclonev_lcell_comb \i1|B_reg~10 (
// Equation(s):
// \i1|B_reg~10_combout  = (\i1|A_reg [18]) # (\LD~q )

	.dataa(gnd),
	.datab(!\LD~q ),
	.datac(gnd),
	.datad(!\i1|A_reg [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|B_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|B_reg~10 .extended_lut = "off";
defparam \i1|B_reg~10 .lut_mask = 64'h33FF33FF33FF33FF;
defparam \i1|B_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y12_N58
dffeas \i1|B_reg[18] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|B_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_reg[18] .is_wysiwyg = "true";
defparam \i1|B_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N54
cyclonev_lcell_comb \i1|C_reg~11 (
// Equation(s):
// \i1|C_reg~11_combout  = ( \i1|B_reg [18] ) # ( !\i1|B_reg [18] & ( \LD~q  ) )

	.dataa(gnd),
	.datab(!\LD~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|B_reg [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|C_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|C_reg~11 .extended_lut = "off";
defparam \i1|C_reg~11 .lut_mask = 64'h33333333FFFFFFFF;
defparam \i1|C_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y12_N55
dffeas \i1|C_reg[18]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|C_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_reg[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_reg[18]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|C_reg[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y13_N15
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|MAJ[18]~18 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|MAJ[18]~18_combout  = ( \i1|B_reg [18] & ( \i1|A_reg [18] ) ) # ( !\i1|B_reg [18] & ( \i1|A_reg [18] & ( \i1|C_reg[18]~DUPLICATE_q  ) ) ) # ( \i1|B_reg [18] & ( !\i1|A_reg [18] & ( \i1|C_reg[18]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|C_reg[18]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\i1|B_reg [18]),
	.dataf(!\i1|A_reg [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|MAJ[18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[18]~18 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[18]~18 .lut_mask = 64'h00000F0F0F0FFFFF;
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[18]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N42
cyclonev_lcell_comb \i1|B_reg~9 (
// Equation(s):
// \i1|B_reg~9_combout  = ( \i1|A_reg [17] ) # ( !\i1|A_reg [17] & ( \LD~q  ) )

	.dataa(gnd),
	.datab(!\LD~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_reg [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|B_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|B_reg~9 .extended_lut = "off";
defparam \i1|B_reg~9 .lut_mask = 64'h33333333FFFFFFFF;
defparam \i1|B_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y12_N44
dffeas \i1|B_reg[17] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|B_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_reg[17] .is_wysiwyg = "true";
defparam \i1|B_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N3
cyclonev_lcell_comb \i1|C_reg~10 (
// Equation(s):
// \i1|C_reg~10_combout  = ( \i1|B_reg [17] ) # ( !\i1|B_reg [17] & ( \LD~q  ) )

	.dataa(!\LD~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|B_reg [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|C_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|C_reg~10 .extended_lut = "off";
defparam \i1|C_reg~10 .lut_mask = 64'h55555555FFFFFFFF;
defparam \i1|C_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y12_N17
dffeas \i1|C_reg[17] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|C_reg~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_reg[17] .is_wysiwyg = "true";
defparam \i1|C_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N15
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|MAJ[17]~17 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|MAJ[17]~17_combout  = ( \i1|A_reg [17] & ( (\i1|C_reg [17]) # (\i1|B_reg [17]) ) ) # ( !\i1|A_reg [17] & ( (\i1|B_reg [17] & \i1|C_reg [17]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|B_reg [17]),
	.datad(!\i1|C_reg [17]),
	.datae(gnd),
	.dataf(!\i1|A_reg [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|MAJ[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[17]~17 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[17]~17 .lut_mask = 64'h000F000F0FFF0FFF;
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N0
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG0[16] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG0 [16] = ( \i1|A_reg [18] & ( !\i1|A_reg [6] $ (\i1|A_reg[29]~DUPLICATE_q ) ) ) # ( !\i1|A_reg [18] & ( !\i1|A_reg [6] $ (!\i1|A_reg[29]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\i1|A_reg [6]),
	.datac(!\i1|A_reg[29]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_reg [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG0 [16]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[16] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[16] .lut_mask = 64'h3C3C3C3CC3C3C3C3;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[16] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N9
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG0[15] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG0 [15] = ( \i1|A_reg [17] & ( !\i1|A_reg [28] $ (\i1|A_reg [5]) ) ) # ( !\i1|A_reg [17] & ( !\i1|A_reg [28] $ (!\i1|A_reg [5]) ) )

	.dataa(gnd),
	.datab(!\i1|A_reg [28]),
	.datac(gnd),
	.datad(!\i1|A_reg [5]),
	.datae(gnd),
	.dataf(!\i1|A_reg [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG0 [15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[15] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[15] .lut_mask = 64'h33CC33CCCC33CC33;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[15] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y12_N32
dffeas \i1|B_reg[13]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|B_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_reg[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_reg[13]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|B_reg[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N9
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|MAJ[13]~13 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|MAJ[13]~13_combout  = ( \i1|B_reg[13]~DUPLICATE_q  & ( (\i1|C_reg [13]) # (\i1|A_reg [13]) ) ) # ( !\i1|B_reg[13]~DUPLICATE_q  & ( (\i1|A_reg [13] & \i1|C_reg [13]) ) )

	.dataa(!\i1|A_reg [13]),
	.datab(gnd),
	.datac(!\i1|C_reg [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|B_reg[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|MAJ[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[13]~13 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[13]~13 .lut_mask = 64'h050505055F5F5F5F;
defparam \i1|g31_SIG_CH_MAJ_inst|MAJ[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N39
cyclonev_lcell_comb \i1|Add4~53 (
// Equation(s):
// \i1|Add4~53_sumout  = SUM(( !\i1|g31_SIG_CH_MAJ_inst|SIG0 [13] $ (!\i1|g31_SIG_CH_MAJ_inst|MAJ[13]~13_combout  $ (\i1|Add3~53_sumout )) ) + ( \i1|Add4~51  ) + ( \i1|Add4~50  ))
// \i1|Add4~54  = CARRY(( !\i1|g31_SIG_CH_MAJ_inst|SIG0 [13] $ (!\i1|g31_SIG_CH_MAJ_inst|MAJ[13]~13_combout  $ (\i1|Add3~53_sumout )) ) + ( \i1|Add4~51  ) + ( \i1|Add4~50  ))
// \i1|Add4~55  = SHARE((!\i1|g31_SIG_CH_MAJ_inst|SIG0 [13] & (\i1|g31_SIG_CH_MAJ_inst|MAJ[13]~13_combout  & \i1|Add3~53_sumout )) # (\i1|g31_SIG_CH_MAJ_inst|SIG0 [13] & ((\i1|Add3~53_sumout ) # (\i1|g31_SIG_CH_MAJ_inst|MAJ[13]~13_combout ))))

	.dataa(gnd),
	.datab(!\i1|g31_SIG_CH_MAJ_inst|SIG0 [13]),
	.datac(!\i1|g31_SIG_CH_MAJ_inst|MAJ[13]~13_combout ),
	.datad(!\i1|Add3~53_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add4~50 ),
	.sharein(\i1|Add4~51 ),
	.combout(),
	.sumout(\i1|Add4~53_sumout ),
	.cout(\i1|Add4~54 ),
	.shareout(\i1|Add4~55 ));
// synopsys translate_off
defparam \i1|Add4~53 .extended_lut = "off";
defparam \i1|Add4~53 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add4~53 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N42
cyclonev_lcell_comb \i1|Add4~57 (
// Equation(s):
// \i1|Add4~57_sumout  = SUM(( !\i1|g31_SIG_CH_MAJ_inst|MAJ[14]~14_combout  $ (!\i1|g31_SIG_CH_MAJ_inst|SIG0 [14] $ (\i1|Add3~57_sumout )) ) + ( \i1|Add4~55  ) + ( \i1|Add4~54  ))
// \i1|Add4~58  = CARRY(( !\i1|g31_SIG_CH_MAJ_inst|MAJ[14]~14_combout  $ (!\i1|g31_SIG_CH_MAJ_inst|SIG0 [14] $ (\i1|Add3~57_sumout )) ) + ( \i1|Add4~55  ) + ( \i1|Add4~54  ))
// \i1|Add4~59  = SHARE((!\i1|g31_SIG_CH_MAJ_inst|MAJ[14]~14_combout  & (\i1|g31_SIG_CH_MAJ_inst|SIG0 [14] & \i1|Add3~57_sumout )) # (\i1|g31_SIG_CH_MAJ_inst|MAJ[14]~14_combout  & ((\i1|Add3~57_sumout ) # (\i1|g31_SIG_CH_MAJ_inst|SIG0 [14]))))

	.dataa(gnd),
	.datab(!\i1|g31_SIG_CH_MAJ_inst|MAJ[14]~14_combout ),
	.datac(!\i1|g31_SIG_CH_MAJ_inst|SIG0 [14]),
	.datad(!\i1|Add3~57_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add4~54 ),
	.sharein(\i1|Add4~55 ),
	.combout(),
	.sumout(\i1|Add4~57_sumout ),
	.cout(\i1|Add4~58 ),
	.shareout(\i1|Add4~59 ));
// synopsys translate_off
defparam \i1|Add4~57 .extended_lut = "off";
defparam \i1|Add4~57 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add4~57 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N45
cyclonev_lcell_comb \i1|Add4~61 (
// Equation(s):
// \i1|Add4~61_sumout  = SUM(( !\i1|g31_SIG_CH_MAJ_inst|MAJ[15]~15_combout  $ (!\i1|Add3~61_sumout  $ (\i1|g31_SIG_CH_MAJ_inst|SIG0 [15])) ) + ( \i1|Add4~59  ) + ( \i1|Add4~58  ))
// \i1|Add4~62  = CARRY(( !\i1|g31_SIG_CH_MAJ_inst|MAJ[15]~15_combout  $ (!\i1|Add3~61_sumout  $ (\i1|g31_SIG_CH_MAJ_inst|SIG0 [15])) ) + ( \i1|Add4~59  ) + ( \i1|Add4~58  ))
// \i1|Add4~63  = SHARE((!\i1|g31_SIG_CH_MAJ_inst|MAJ[15]~15_combout  & (\i1|Add3~61_sumout  & \i1|g31_SIG_CH_MAJ_inst|SIG0 [15])) # (\i1|g31_SIG_CH_MAJ_inst|MAJ[15]~15_combout  & ((\i1|g31_SIG_CH_MAJ_inst|SIG0 [15]) # (\i1|Add3~61_sumout ))))

	.dataa(!\i1|g31_SIG_CH_MAJ_inst|MAJ[15]~15_combout ),
	.datab(gnd),
	.datac(!\i1|Add3~61_sumout ),
	.datad(!\i1|g31_SIG_CH_MAJ_inst|SIG0 [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add4~58 ),
	.sharein(\i1|Add4~59 ),
	.combout(),
	.sumout(\i1|Add4~61_sumout ),
	.cout(\i1|Add4~62 ),
	.shareout(\i1|Add4~63 ));
// synopsys translate_off
defparam \i1|Add4~61 .extended_lut = "off";
defparam \i1|Add4~61 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add4~61 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N48
cyclonev_lcell_comb \i1|Add4~65 (
// Equation(s):
// \i1|Add4~65_sumout  = SUM(( !\i1|g31_SIG_CH_MAJ_inst|MAJ[16]~16_combout  $ (!\i1|Add3~65_sumout  $ (\i1|g31_SIG_CH_MAJ_inst|SIG0 [16])) ) + ( \i1|Add4~63  ) + ( \i1|Add4~62  ))
// \i1|Add4~66  = CARRY(( !\i1|g31_SIG_CH_MAJ_inst|MAJ[16]~16_combout  $ (!\i1|Add3~65_sumout  $ (\i1|g31_SIG_CH_MAJ_inst|SIG0 [16])) ) + ( \i1|Add4~63  ) + ( \i1|Add4~62  ))
// \i1|Add4~67  = SHARE((!\i1|g31_SIG_CH_MAJ_inst|MAJ[16]~16_combout  & (\i1|Add3~65_sumout  & \i1|g31_SIG_CH_MAJ_inst|SIG0 [16])) # (\i1|g31_SIG_CH_MAJ_inst|MAJ[16]~16_combout  & ((\i1|g31_SIG_CH_MAJ_inst|SIG0 [16]) # (\i1|Add3~65_sumout ))))

	.dataa(gnd),
	.datab(!\i1|g31_SIG_CH_MAJ_inst|MAJ[16]~16_combout ),
	.datac(!\i1|Add3~65_sumout ),
	.datad(!\i1|g31_SIG_CH_MAJ_inst|SIG0 [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add4~62 ),
	.sharein(\i1|Add4~63 ),
	.combout(),
	.sumout(\i1|Add4~65_sumout ),
	.cout(\i1|Add4~66 ),
	.shareout(\i1|Add4~67 ));
// synopsys translate_off
defparam \i1|Add4~65 .extended_lut = "off";
defparam \i1|Add4~65 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add4~65 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N51
cyclonev_lcell_comb \i1|Add4~69 (
// Equation(s):
// \i1|Add4~69_sumout  = SUM(( !\i1|g31_SIG_CH_MAJ_inst|SIG0 [17] $ (!\i1|Add3~69_sumout  $ (\i1|g31_SIG_CH_MAJ_inst|MAJ[17]~17_combout )) ) + ( \i1|Add4~67  ) + ( \i1|Add4~66  ))
// \i1|Add4~70  = CARRY(( !\i1|g31_SIG_CH_MAJ_inst|SIG0 [17] $ (!\i1|Add3~69_sumout  $ (\i1|g31_SIG_CH_MAJ_inst|MAJ[17]~17_combout )) ) + ( \i1|Add4~67  ) + ( \i1|Add4~66  ))
// \i1|Add4~71  = SHARE((!\i1|g31_SIG_CH_MAJ_inst|SIG0 [17] & (\i1|Add3~69_sumout  & \i1|g31_SIG_CH_MAJ_inst|MAJ[17]~17_combout )) # (\i1|g31_SIG_CH_MAJ_inst|SIG0 [17] & ((\i1|g31_SIG_CH_MAJ_inst|MAJ[17]~17_combout ) # (\i1|Add3~69_sumout ))))

	.dataa(!\i1|g31_SIG_CH_MAJ_inst|SIG0 [17]),
	.datab(gnd),
	.datac(!\i1|Add3~69_sumout ),
	.datad(!\i1|g31_SIG_CH_MAJ_inst|MAJ[17]~17_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add4~66 ),
	.sharein(\i1|Add4~67 ),
	.combout(),
	.sumout(\i1|Add4~69_sumout ),
	.cout(\i1|Add4~70 ),
	.shareout(\i1|Add4~71 ));
// synopsys translate_off
defparam \i1|Add4~69 .extended_lut = "off";
defparam \i1|Add4~69 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add4~69 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N54
cyclonev_lcell_comb \i1|Add4~73 (
// Equation(s):
// \i1|Add4~73_sumout  = SUM(( !\i1|g31_SIG_CH_MAJ_inst|SIG0 [18] $ (!\i1|Add3~73_sumout  $ (\i1|g31_SIG_CH_MAJ_inst|MAJ[18]~18_combout )) ) + ( \i1|Add4~71  ) + ( \i1|Add4~70  ))
// \i1|Add4~74  = CARRY(( !\i1|g31_SIG_CH_MAJ_inst|SIG0 [18] $ (!\i1|Add3~73_sumout  $ (\i1|g31_SIG_CH_MAJ_inst|MAJ[18]~18_combout )) ) + ( \i1|Add4~71  ) + ( \i1|Add4~70  ))
// \i1|Add4~75  = SHARE((!\i1|g31_SIG_CH_MAJ_inst|SIG0 [18] & (\i1|Add3~73_sumout  & \i1|g31_SIG_CH_MAJ_inst|MAJ[18]~18_combout )) # (\i1|g31_SIG_CH_MAJ_inst|SIG0 [18] & ((\i1|g31_SIG_CH_MAJ_inst|MAJ[18]~18_combout ) # (\i1|Add3~73_sumout ))))

	.dataa(!\i1|g31_SIG_CH_MAJ_inst|SIG0 [18]),
	.datab(gnd),
	.datac(!\i1|Add3~73_sumout ),
	.datad(!\i1|g31_SIG_CH_MAJ_inst|MAJ[18]~18_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add4~70 ),
	.sharein(\i1|Add4~71 ),
	.combout(),
	.sumout(\i1|Add4~73_sumout ),
	.cout(\i1|Add4~74 ),
	.shareout(\i1|Add4~75 ));
// synopsys translate_off
defparam \i1|Add4~73 .extended_lut = "off";
defparam \i1|Add4~73 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add4~73 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N57
cyclonev_lcell_comb \i1|Add4~77 (
// Equation(s):
// \i1|Add4~77_sumout  = SUM(( !\i1|g31_SIG_CH_MAJ_inst|SIG0 [19] $ (!\i1|Add3~77_sumout  $ (\i1|g31_SIG_CH_MAJ_inst|MAJ[19]~19_combout )) ) + ( \i1|Add4~75  ) + ( \i1|Add4~74  ))
// \i1|Add4~78  = CARRY(( !\i1|g31_SIG_CH_MAJ_inst|SIG0 [19] $ (!\i1|Add3~77_sumout  $ (\i1|g31_SIG_CH_MAJ_inst|MAJ[19]~19_combout )) ) + ( \i1|Add4~75  ) + ( \i1|Add4~74  ))
// \i1|Add4~79  = SHARE((!\i1|g31_SIG_CH_MAJ_inst|SIG0 [19] & (\i1|Add3~77_sumout  & \i1|g31_SIG_CH_MAJ_inst|MAJ[19]~19_combout )) # (\i1|g31_SIG_CH_MAJ_inst|SIG0 [19] & ((\i1|g31_SIG_CH_MAJ_inst|MAJ[19]~19_combout ) # (\i1|Add3~77_sumout ))))

	.dataa(gnd),
	.datab(!\i1|g31_SIG_CH_MAJ_inst|SIG0 [19]),
	.datac(!\i1|Add3~77_sumout ),
	.datad(!\i1|g31_SIG_CH_MAJ_inst|MAJ[19]~19_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add4~74 ),
	.sharein(\i1|Add4~75 ),
	.combout(),
	.sumout(\i1|Add4~77_sumout ),
	.cout(\i1|Add4~78 ),
	.shareout(\i1|Add4~79 ));
// synopsys translate_off
defparam \i1|Add4~77 .extended_lut = "off";
defparam \i1|Add4~77 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add4~77 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X66_Y14_N0
cyclonev_lcell_comb \i1|Add4~81 (
// Equation(s):
// \i1|Add4~81_sumout  = SUM(( !\i1|g31_SIG_CH_MAJ_inst|MAJ[20]~20_combout  $ (!\i1|g31_SIG_CH_MAJ_inst|SIG0 [20] $ (\i1|Add3~81_sumout )) ) + ( \i1|Add4~79  ) + ( \i1|Add4~78  ))
// \i1|Add4~82  = CARRY(( !\i1|g31_SIG_CH_MAJ_inst|MAJ[20]~20_combout  $ (!\i1|g31_SIG_CH_MAJ_inst|SIG0 [20] $ (\i1|Add3~81_sumout )) ) + ( \i1|Add4~79  ) + ( \i1|Add4~78  ))
// \i1|Add4~83  = SHARE((!\i1|g31_SIG_CH_MAJ_inst|MAJ[20]~20_combout  & (\i1|g31_SIG_CH_MAJ_inst|SIG0 [20] & \i1|Add3~81_sumout )) # (\i1|g31_SIG_CH_MAJ_inst|MAJ[20]~20_combout  & ((\i1|Add3~81_sumout ) # (\i1|g31_SIG_CH_MAJ_inst|SIG0 [20]))))

	.dataa(gnd),
	.datab(!\i1|g31_SIG_CH_MAJ_inst|MAJ[20]~20_combout ),
	.datac(!\i1|g31_SIG_CH_MAJ_inst|SIG0 [20]),
	.datad(!\i1|Add3~81_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add4~78 ),
	.sharein(\i1|Add4~79 ),
	.combout(),
	.sumout(\i1|Add4~81_sumout ),
	.cout(\i1|Add4~82 ),
	.shareout(\i1|Add4~83 ));
// synopsys translate_off
defparam \i1|Add4~81 .extended_lut = "off";
defparam \i1|Add4~81 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add4~81 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X66_Y14_N3
cyclonev_lcell_comb \i1|Add4~85 (
// Equation(s):
// \i1|Add4~85_sumout  = SUM(( !\i1|g31_SIG_CH_MAJ_inst|SIG0 [21] $ (!\i1|g31_SIG_CH_MAJ_inst|MAJ[21]~21_combout  $ (\i1|Add3~85_sumout )) ) + ( \i1|Add4~83  ) + ( \i1|Add4~82  ))
// \i1|Add4~86  = CARRY(( !\i1|g31_SIG_CH_MAJ_inst|SIG0 [21] $ (!\i1|g31_SIG_CH_MAJ_inst|MAJ[21]~21_combout  $ (\i1|Add3~85_sumout )) ) + ( \i1|Add4~83  ) + ( \i1|Add4~82  ))
// \i1|Add4~87  = SHARE((!\i1|g31_SIG_CH_MAJ_inst|SIG0 [21] & (\i1|g31_SIG_CH_MAJ_inst|MAJ[21]~21_combout  & \i1|Add3~85_sumout )) # (\i1|g31_SIG_CH_MAJ_inst|SIG0 [21] & ((\i1|Add3~85_sumout ) # (\i1|g31_SIG_CH_MAJ_inst|MAJ[21]~21_combout ))))

	.dataa(!\i1|g31_SIG_CH_MAJ_inst|SIG0 [21]),
	.datab(gnd),
	.datac(!\i1|g31_SIG_CH_MAJ_inst|MAJ[21]~21_combout ),
	.datad(!\i1|Add3~85_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add4~82 ),
	.sharein(\i1|Add4~83 ),
	.combout(),
	.sumout(\i1|Add4~85_sumout ),
	.cout(\i1|Add4~86 ),
	.shareout(\i1|Add4~87 ));
// synopsys translate_off
defparam \i1|Add4~85 .extended_lut = "off";
defparam \i1|Add4~85 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add4~85 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X66_Y14_N6
cyclonev_lcell_comb \i1|Add4~89 (
// Equation(s):
// \i1|Add4~89_sumout  = SUM(( !\i1|g31_SIG_CH_MAJ_inst|MAJ[22]~22_combout  $ (!\i1|Add3~89_sumout  $ (\i1|g31_SIG_CH_MAJ_inst|SIG0 [22])) ) + ( \i1|Add4~87  ) + ( \i1|Add4~86  ))
// \i1|Add4~90  = CARRY(( !\i1|g31_SIG_CH_MAJ_inst|MAJ[22]~22_combout  $ (!\i1|Add3~89_sumout  $ (\i1|g31_SIG_CH_MAJ_inst|SIG0 [22])) ) + ( \i1|Add4~87  ) + ( \i1|Add4~86  ))
// \i1|Add4~91  = SHARE((!\i1|g31_SIG_CH_MAJ_inst|MAJ[22]~22_combout  & (\i1|Add3~89_sumout  & \i1|g31_SIG_CH_MAJ_inst|SIG0 [22])) # (\i1|g31_SIG_CH_MAJ_inst|MAJ[22]~22_combout  & ((\i1|g31_SIG_CH_MAJ_inst|SIG0 [22]) # (\i1|Add3~89_sumout ))))

	.dataa(gnd),
	.datab(!\i1|g31_SIG_CH_MAJ_inst|MAJ[22]~22_combout ),
	.datac(!\i1|Add3~89_sumout ),
	.datad(!\i1|g31_SIG_CH_MAJ_inst|SIG0 [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add4~86 ),
	.sharein(\i1|Add4~87 ),
	.combout(),
	.sumout(\i1|Add4~89_sumout ),
	.cout(\i1|Add4~90 ),
	.shareout(\i1|Add4~91 ));
// synopsys translate_off
defparam \i1|Add4~89 .extended_lut = "off";
defparam \i1|Add4~89 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add4~89 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X66_Y14_N9
cyclonev_lcell_comb \i1|Add4~93 (
// Equation(s):
// \i1|Add4~93_sumout  = SUM(( !\i1|g31_SIG_CH_MAJ_inst|MAJ[23]~23_combout  $ (!\i1|g31_SIG_CH_MAJ_inst|SIG0 [23] $ (\i1|Add3~93_sumout )) ) + ( \i1|Add4~91  ) + ( \i1|Add4~90  ))
// \i1|Add4~94  = CARRY(( !\i1|g31_SIG_CH_MAJ_inst|MAJ[23]~23_combout  $ (!\i1|g31_SIG_CH_MAJ_inst|SIG0 [23] $ (\i1|Add3~93_sumout )) ) + ( \i1|Add4~91  ) + ( \i1|Add4~90  ))
// \i1|Add4~95  = SHARE((!\i1|g31_SIG_CH_MAJ_inst|MAJ[23]~23_combout  & (\i1|g31_SIG_CH_MAJ_inst|SIG0 [23] & \i1|Add3~93_sumout )) # (\i1|g31_SIG_CH_MAJ_inst|MAJ[23]~23_combout  & ((\i1|Add3~93_sumout ) # (\i1|g31_SIG_CH_MAJ_inst|SIG0 [23]))))

	.dataa(!\i1|g31_SIG_CH_MAJ_inst|MAJ[23]~23_combout ),
	.datab(gnd),
	.datac(!\i1|g31_SIG_CH_MAJ_inst|SIG0 [23]),
	.datad(!\i1|Add3~93_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add4~90 ),
	.sharein(\i1|Add4~91 ),
	.combout(),
	.sumout(\i1|Add4~93_sumout ),
	.cout(\i1|Add4~94 ),
	.shareout(\i1|Add4~95 ));
// synopsys translate_off
defparam \i1|Add4~93 .extended_lut = "off";
defparam \i1|Add4~93 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add4~93 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X66_Y14_N12
cyclonev_lcell_comb \i1|Add4~97 (
// Equation(s):
// \i1|Add4~97_sumout  = SUM(( !\i1|Add3~97_sumout  $ (!\i1|g31_SIG_CH_MAJ_inst|SIG0 [24] $ (\i1|g31_SIG_CH_MAJ_inst|MAJ[24]~24_combout )) ) + ( \i1|Add4~95  ) + ( \i1|Add4~94  ))
// \i1|Add4~98  = CARRY(( !\i1|Add3~97_sumout  $ (!\i1|g31_SIG_CH_MAJ_inst|SIG0 [24] $ (\i1|g31_SIG_CH_MAJ_inst|MAJ[24]~24_combout )) ) + ( \i1|Add4~95  ) + ( \i1|Add4~94  ))
// \i1|Add4~99  = SHARE((!\i1|Add3~97_sumout  & (\i1|g31_SIG_CH_MAJ_inst|SIG0 [24] & \i1|g31_SIG_CH_MAJ_inst|MAJ[24]~24_combout )) # (\i1|Add3~97_sumout  & ((\i1|g31_SIG_CH_MAJ_inst|MAJ[24]~24_combout ) # (\i1|g31_SIG_CH_MAJ_inst|SIG0 [24]))))

	.dataa(gnd),
	.datab(!\i1|Add3~97_sumout ),
	.datac(!\i1|g31_SIG_CH_MAJ_inst|SIG0 [24]),
	.datad(!\i1|g31_SIG_CH_MAJ_inst|MAJ[24]~24_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add4~94 ),
	.sharein(\i1|Add4~95 ),
	.combout(),
	.sumout(\i1|Add4~97_sumout ),
	.cout(\i1|Add4~98 ),
	.shareout(\i1|Add4~99 ));
// synopsys translate_off
defparam \i1|Add4~97 .extended_lut = "off";
defparam \i1|Add4~97 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add4~97 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X66_Y14_N15
cyclonev_lcell_comb \i1|Add4~101 (
// Equation(s):
// \i1|Add4~101_sumout  = SUM(( !\i1|g31_SIG_CH_MAJ_inst|MAJ[25]~25_combout  $ (!\i1|g31_SIG_CH_MAJ_inst|SIG0 [25] $ (\i1|Add3~101_sumout )) ) + ( \i1|Add4~99  ) + ( \i1|Add4~98  ))
// \i1|Add4~102  = CARRY(( !\i1|g31_SIG_CH_MAJ_inst|MAJ[25]~25_combout  $ (!\i1|g31_SIG_CH_MAJ_inst|SIG0 [25] $ (\i1|Add3~101_sumout )) ) + ( \i1|Add4~99  ) + ( \i1|Add4~98  ))
// \i1|Add4~103  = SHARE((!\i1|g31_SIG_CH_MAJ_inst|MAJ[25]~25_combout  & (\i1|g31_SIG_CH_MAJ_inst|SIG0 [25] & \i1|Add3~101_sumout )) # (\i1|g31_SIG_CH_MAJ_inst|MAJ[25]~25_combout  & ((\i1|Add3~101_sumout ) # (\i1|g31_SIG_CH_MAJ_inst|SIG0 [25]))))

	.dataa(!\i1|g31_SIG_CH_MAJ_inst|MAJ[25]~25_combout ),
	.datab(gnd),
	.datac(!\i1|g31_SIG_CH_MAJ_inst|SIG0 [25]),
	.datad(!\i1|Add3~101_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add4~98 ),
	.sharein(\i1|Add4~99 ),
	.combout(),
	.sumout(\i1|Add4~101_sumout ),
	.cout(\i1|Add4~102 ),
	.shareout(\i1|Add4~103 ));
// synopsys translate_off
defparam \i1|Add4~101 .extended_lut = "off";
defparam \i1|Add4~101 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add4~101 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X66_Y14_N18
cyclonev_lcell_comb \i1|Add4~105 (
// Equation(s):
// \i1|Add4~105_sumout  = SUM(( !\i1|g31_SIG_CH_MAJ_inst|SIG0 [26] $ (!\i1|g31_SIG_CH_MAJ_inst|MAJ[26]~26_combout  $ (\i1|Add3~105_sumout )) ) + ( \i1|Add4~103  ) + ( \i1|Add4~102  ))
// \i1|Add4~106  = CARRY(( !\i1|g31_SIG_CH_MAJ_inst|SIG0 [26] $ (!\i1|g31_SIG_CH_MAJ_inst|MAJ[26]~26_combout  $ (\i1|Add3~105_sumout )) ) + ( \i1|Add4~103  ) + ( \i1|Add4~102  ))
// \i1|Add4~107  = SHARE((!\i1|g31_SIG_CH_MAJ_inst|SIG0 [26] & (\i1|g31_SIG_CH_MAJ_inst|MAJ[26]~26_combout  & \i1|Add3~105_sumout )) # (\i1|g31_SIG_CH_MAJ_inst|SIG0 [26] & ((\i1|Add3~105_sumout ) # (\i1|g31_SIG_CH_MAJ_inst|MAJ[26]~26_combout ))))

	.dataa(!\i1|g31_SIG_CH_MAJ_inst|SIG0 [26]),
	.datab(gnd),
	.datac(!\i1|g31_SIG_CH_MAJ_inst|MAJ[26]~26_combout ),
	.datad(!\i1|Add3~105_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add4~102 ),
	.sharein(\i1|Add4~103 ),
	.combout(),
	.sumout(\i1|Add4~105_sumout ),
	.cout(\i1|Add4~106 ),
	.shareout(\i1|Add4~107 ));
// synopsys translate_off
defparam \i1|Add4~105 .extended_lut = "off";
defparam \i1|Add4~105 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add4~105 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X66_Y14_N21
cyclonev_lcell_comb \i1|Add4~109 (
// Equation(s):
// \i1|Add4~109_sumout  = SUM(( !\i1|g31_SIG_CH_MAJ_inst|SIG0 [27] $ (!\i1|g31_SIG_CH_MAJ_inst|MAJ[27]~27_combout  $ (\i1|Add3~109_sumout )) ) + ( \i1|Add4~107  ) + ( \i1|Add4~106  ))
// \i1|Add4~110  = CARRY(( !\i1|g31_SIG_CH_MAJ_inst|SIG0 [27] $ (!\i1|g31_SIG_CH_MAJ_inst|MAJ[27]~27_combout  $ (\i1|Add3~109_sumout )) ) + ( \i1|Add4~107  ) + ( \i1|Add4~106  ))
// \i1|Add4~111  = SHARE((!\i1|g31_SIG_CH_MAJ_inst|SIG0 [27] & (\i1|g31_SIG_CH_MAJ_inst|MAJ[27]~27_combout  & \i1|Add3~109_sumout )) # (\i1|g31_SIG_CH_MAJ_inst|SIG0 [27] & ((\i1|Add3~109_sumout ) # (\i1|g31_SIG_CH_MAJ_inst|MAJ[27]~27_combout ))))

	.dataa(gnd),
	.datab(!\i1|g31_SIG_CH_MAJ_inst|SIG0 [27]),
	.datac(!\i1|g31_SIG_CH_MAJ_inst|MAJ[27]~27_combout ),
	.datad(!\i1|Add3~109_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add4~106 ),
	.sharein(\i1|Add4~107 ),
	.combout(),
	.sumout(\i1|Add4~109_sumout ),
	.cout(\i1|Add4~110 ),
	.shareout(\i1|Add4~111 ));
// synopsys translate_off
defparam \i1|Add4~109 .extended_lut = "off";
defparam \i1|Add4~109 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add4~109 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X66_Y14_N24
cyclonev_lcell_comb \i1|Add4~113 (
// Equation(s):
// \i1|Add4~113_sumout  = SUM(( !\i1|g31_SIG_CH_MAJ_inst|MAJ[28]~28_combout  $ (!\i1|g31_SIG_CH_MAJ_inst|SIG0 [28] $ (\i1|Add3~113_sumout )) ) + ( \i1|Add4~111  ) + ( \i1|Add4~110  ))
// \i1|Add4~114  = CARRY(( !\i1|g31_SIG_CH_MAJ_inst|MAJ[28]~28_combout  $ (!\i1|g31_SIG_CH_MAJ_inst|SIG0 [28] $ (\i1|Add3~113_sumout )) ) + ( \i1|Add4~111  ) + ( \i1|Add4~110  ))
// \i1|Add4~115  = SHARE((!\i1|g31_SIG_CH_MAJ_inst|MAJ[28]~28_combout  & (\i1|g31_SIG_CH_MAJ_inst|SIG0 [28] & \i1|Add3~113_sumout )) # (\i1|g31_SIG_CH_MAJ_inst|MAJ[28]~28_combout  & ((\i1|Add3~113_sumout ) # (\i1|g31_SIG_CH_MAJ_inst|SIG0 [28]))))

	.dataa(gnd),
	.datab(!\i1|g31_SIG_CH_MAJ_inst|MAJ[28]~28_combout ),
	.datac(!\i1|g31_SIG_CH_MAJ_inst|SIG0 [28]),
	.datad(!\i1|Add3~113_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add4~110 ),
	.sharein(\i1|Add4~111 ),
	.combout(),
	.sumout(\i1|Add4~113_sumout ),
	.cout(\i1|Add4~114 ),
	.shareout(\i1|Add4~115 ));
// synopsys translate_off
defparam \i1|Add4~113 .extended_lut = "off";
defparam \i1|Add4~113 .lut_mask = 64'h0000033F00003CC3;
defparam \i1|Add4~113 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X66_Y14_N27
cyclonev_lcell_comb \i1|Add4~117 (
// Equation(s):
// \i1|Add4~117_sumout  = SUM(( !\i1|g31_SIG_CH_MAJ_inst|MAJ[29]~29_combout  $ (!\i1|g31_SIG_CH_MAJ_inst|SIG0 [29] $ (\i1|Add3~117_sumout )) ) + ( \i1|Add4~115  ) + ( \i1|Add4~114  ))
// \i1|Add4~118  = CARRY(( !\i1|g31_SIG_CH_MAJ_inst|MAJ[29]~29_combout  $ (!\i1|g31_SIG_CH_MAJ_inst|SIG0 [29] $ (\i1|Add3~117_sumout )) ) + ( \i1|Add4~115  ) + ( \i1|Add4~114  ))
// \i1|Add4~119  = SHARE((!\i1|g31_SIG_CH_MAJ_inst|MAJ[29]~29_combout  & (\i1|g31_SIG_CH_MAJ_inst|SIG0 [29] & \i1|Add3~117_sumout )) # (\i1|g31_SIG_CH_MAJ_inst|MAJ[29]~29_combout  & ((\i1|Add3~117_sumout ) # (\i1|g31_SIG_CH_MAJ_inst|SIG0 [29]))))

	.dataa(!\i1|g31_SIG_CH_MAJ_inst|MAJ[29]~29_combout ),
	.datab(gnd),
	.datac(!\i1|g31_SIG_CH_MAJ_inst|SIG0 [29]),
	.datad(!\i1|Add3~117_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add4~114 ),
	.sharein(\i1|Add4~115 ),
	.combout(),
	.sumout(\i1|Add4~117_sumout ),
	.cout(\i1|Add4~118 ),
	.shareout(\i1|Add4~119 ));
// synopsys translate_off
defparam \i1|Add4~117 .extended_lut = "off";
defparam \i1|Add4~117 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add4~117 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X66_Y14_N30
cyclonev_lcell_comb \i1|Add4~121 (
// Equation(s):
// \i1|Add4~121_sumout  = SUM(( !\i1|g31_SIG_CH_MAJ_inst|MAJ[30]~30_combout  $ (!\i1|Add3~121_sumout  $ (\i1|g31_SIG_CH_MAJ_inst|SIG0 [30])) ) + ( \i1|Add4~119  ) + ( \i1|Add4~118  ))
// \i1|Add4~122  = CARRY(( !\i1|g31_SIG_CH_MAJ_inst|MAJ[30]~30_combout  $ (!\i1|Add3~121_sumout  $ (\i1|g31_SIG_CH_MAJ_inst|SIG0 [30])) ) + ( \i1|Add4~119  ) + ( \i1|Add4~118  ))
// \i1|Add4~123  = SHARE((!\i1|g31_SIG_CH_MAJ_inst|MAJ[30]~30_combout  & (\i1|Add3~121_sumout  & \i1|g31_SIG_CH_MAJ_inst|SIG0 [30])) # (\i1|g31_SIG_CH_MAJ_inst|MAJ[30]~30_combout  & ((\i1|g31_SIG_CH_MAJ_inst|SIG0 [30]) # (\i1|Add3~121_sumout ))))

	.dataa(!\i1|g31_SIG_CH_MAJ_inst|MAJ[30]~30_combout ),
	.datab(gnd),
	.datac(!\i1|Add3~121_sumout ),
	.datad(!\i1|g31_SIG_CH_MAJ_inst|SIG0 [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add4~118 ),
	.sharein(\i1|Add4~119 ),
	.combout(),
	.sumout(\i1|Add4~121_sumout ),
	.cout(\i1|Add4~122 ),
	.shareout(\i1|Add4~123 ));
// synopsys translate_off
defparam \i1|Add4~121 .extended_lut = "off";
defparam \i1|Add4~121 .lut_mask = 64'h0000055F00005AA5;
defparam \i1|Add4~121 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X66_Y14_N51
cyclonev_lcell_comb \i1|A_reg~15 (
// Equation(s):
// \i1|A_reg~15_combout  = ( \i1|Add4~121_sumout  ) # ( !\i1|Add4~121_sumout  & ( \LD~q  ) )

	.dataa(gnd),
	.datab(!\LD~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|Add4~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|A_reg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|A_reg~15 .extended_lut = "off";
defparam \i1|A_reg~15 .lut_mask = 64'h33333333FFFFFFFF;
defparam \i1|A_reg~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y14_N52
dffeas \i1|A_reg[30] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|A_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_reg[30] .is_wysiwyg = "true";
defparam \i1|A_reg[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y14_N59
dffeas \i1|B_reg[30] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|A_reg [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_reg[30] .is_wysiwyg = "true";
defparam \i1|B_reg[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y14_N43
dffeas \i1|C_reg[30] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|B_reg [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_reg[30] .is_wysiwyg = "true";
defparam \i1|C_reg[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y14_N32
dffeas \i1|D_reg[30] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|C_reg [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_reg[30] .is_wysiwyg = "true";
defparam \i1|D_reg[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y14_N26
dffeas \i1|D_reg[28] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|C_reg [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_reg[28] .is_wysiwyg = "true";
defparam \i1|D_reg[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N12
cyclonev_lcell_comb \i1|Add6~97 (
// Equation(s):
// \i1|Add6~97_sumout  = SUM(( \i1|Add3~97_sumout  ) + ( \i1|D_reg [24] ) + ( \i1|Add6~94  ))
// \i1|Add6~98  = CARRY(( \i1|Add3~97_sumout  ) + ( \i1|D_reg [24] ) + ( \i1|Add6~94  ))

	.dataa(gnd),
	.datab(!\i1|D_reg [24]),
	.datac(gnd),
	.datad(!\i1|Add3~97_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add6~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~97_sumout ),
	.cout(\i1|Add6~98 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~97 .extended_lut = "off";
defparam \i1|Add6~97 .lut_mask = 64'h0000CCCC000000FF;
defparam \i1|Add6~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N15
cyclonev_lcell_comb \i1|Add6~101 (
// Equation(s):
// \i1|Add6~101_sumout  = SUM(( \i1|D_reg [25] ) + ( \i1|Add3~101_sumout  ) + ( \i1|Add6~98  ))
// \i1|Add6~102  = CARRY(( \i1|D_reg [25] ) + ( \i1|Add3~101_sumout  ) + ( \i1|Add6~98  ))

	.dataa(!\i1|D_reg [25]),
	.datab(gnd),
	.datac(!\i1|Add3~101_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add6~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~101_sumout ),
	.cout(\i1|Add6~102 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~101 .extended_lut = "off";
defparam \i1|Add6~101 .lut_mask = 64'h0000F0F000005555;
defparam \i1|Add6~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N18
cyclonev_lcell_comb \i1|Add6~105 (
// Equation(s):
// \i1|Add6~105_sumout  = SUM(( \i1|Add3~105_sumout  ) + ( \i1|D_reg [26] ) + ( \i1|Add6~102  ))
// \i1|Add6~106  = CARRY(( \i1|Add3~105_sumout  ) + ( \i1|D_reg [26] ) + ( \i1|Add6~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|D_reg [26]),
	.datad(!\i1|Add3~105_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add6~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~105_sumout ),
	.cout(\i1|Add6~106 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~105 .extended_lut = "off";
defparam \i1|Add6~105 .lut_mask = 64'h0000F0F0000000FF;
defparam \i1|Add6~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N21
cyclonev_lcell_comb \i1|Add6~109 (
// Equation(s):
// \i1|Add6~109_sumout  = SUM(( \i1|Add3~109_sumout  ) + ( \i1|D_reg [27] ) + ( \i1|Add6~106  ))
// \i1|Add6~110  = CARRY(( \i1|Add3~109_sumout  ) + ( \i1|D_reg [27] ) + ( \i1|Add6~106  ))

	.dataa(!\i1|D_reg [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|Add3~109_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add6~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~109_sumout ),
	.cout(\i1|Add6~110 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~109 .extended_lut = "off";
defparam \i1|Add6~109 .lut_mask = 64'h0000AAAA000000FF;
defparam \i1|Add6~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N24
cyclonev_lcell_comb \i1|Add6~113 (
// Equation(s):
// \i1|Add6~113_sumout  = SUM(( \i1|D_reg [28] ) + ( \i1|Add3~113_sumout  ) + ( \i1|Add6~110  ))
// \i1|Add6~114  = CARRY(( \i1|D_reg [28] ) + ( \i1|Add3~113_sumout  ) + ( \i1|Add6~110  ))

	.dataa(gnd),
	.datab(!\i1|Add3~113_sumout ),
	.datac(!\i1|D_reg [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add6~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~113_sumout ),
	.cout(\i1|Add6~114 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~113 .extended_lut = "off";
defparam \i1|Add6~113 .lut_mask = 64'h0000CCCC00000F0F;
defparam \i1|Add6~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N27
cyclonev_lcell_comb \i1|Add6~117 (
// Equation(s):
// \i1|Add6~117_sumout  = SUM(( \i1|Add3~117_sumout  ) + ( \i1|D_reg [29] ) + ( \i1|Add6~114  ))
// \i1|Add6~118  = CARRY(( \i1|Add3~117_sumout  ) + ( \i1|D_reg [29] ) + ( \i1|Add6~114  ))

	.dataa(!\i1|D_reg [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|Add3~117_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add6~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~117_sumout ),
	.cout(\i1|Add6~118 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~117 .extended_lut = "off";
defparam \i1|Add6~117 .lut_mask = 64'h0000AAAA000000FF;
defparam \i1|Add6~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N30
cyclonev_lcell_comb \i1|Add6~121 (
// Equation(s):
// \i1|Add6~121_sumout  = SUM(( \i1|D_reg [30] ) + ( \i1|Add3~121_sumout  ) + ( \i1|Add6~118  ))
// \i1|Add6~122  = CARRY(( \i1|D_reg [30] ) + ( \i1|Add3~121_sumout  ) + ( \i1|Add6~118  ))

	.dataa(gnd),
	.datab(!\i1|D_reg [30]),
	.datac(!\i1|Add3~121_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add6~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~121_sumout ),
	.cout(\i1|Add6~122 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~121 .extended_lut = "off";
defparam \i1|Add6~121 .lut_mask = 64'h0000F0F000003333;
defparam \i1|Add6~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N48
cyclonev_lcell_comb \i1|E_reg~15 (
// Equation(s):
// \i1|E_reg~15_combout  = ( \i1|Add6~121_sumout  ) # ( !\i1|Add6~121_sumout  & ( \LD~q  ) )

	.dataa(gnd),
	.datab(!\LD~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|Add6~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|E_reg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|E_reg~15 .extended_lut = "off";
defparam \i1|E_reg~15 .lut_mask = 64'h33333333FFFFFFFF;
defparam \i1|E_reg~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y14_N49
dffeas \i1|E_reg[30] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|E_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_reg[30] .is_wysiwyg = "true";
defparam \i1|E_reg[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y14_N2
dffeas \i1|F_reg[30] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|E_reg [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_reg[30] .is_wysiwyg = "true";
defparam \i1|F_reg[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y14_N11
dffeas \i1|G_reg[30] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|F_reg [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_reg[30] .is_wysiwyg = "true";
defparam \i1|G_reg[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N12
cyclonev_lcell_comb \i1|H_reg~15 (
// Equation(s):
// \i1|H_reg~15_combout  = ( \i1|G_reg [30] ) # ( !\i1|G_reg [30] & ( \LD~q  ) )

	.dataa(gnd),
	.datab(!\LD~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|G_reg [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|H_reg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|H_reg~15 .extended_lut = "off";
defparam \i1|H_reg~15 .lut_mask = 64'h33333333FFFFFFFF;
defparam \i1|H_reg~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y14_N13
dffeas \i1|H_reg[30] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|H_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_reg[30] .is_wysiwyg = "true";
defparam \i1|H_reg[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N33
cyclonev_lcell_comb \i1|Add3~125 (
// Equation(s):
// \i1|Add3~125_sumout  = SUM(( !\i1|H_reg [31] $ (!\i1|g31_SIG_CH_MAJ_inst|CH[31]~31_combout  $ (\i1|g31_SIG_CH_MAJ_inst|SIG1 [31])) ) + ( \i1|Add3~123  ) + ( \i1|Add3~122  ))

	.dataa(!\i1|H_reg [31]),
	.datab(gnd),
	.datac(!\i1|g31_SIG_CH_MAJ_inst|CH[31]~31_combout ),
	.datad(!\i1|g31_SIG_CH_MAJ_inst|SIG1 [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add3~122 ),
	.sharein(\i1|Add3~123 ),
	.combout(),
	.sumout(\i1|Add3~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Add3~125 .extended_lut = "off";
defparam \i1|Add3~125 .lut_mask = 64'h0000000000005AA5;
defparam \i1|Add3~125 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N33
cyclonev_lcell_comb \i1|Add6~125 (
// Equation(s):
// \i1|Add6~125_sumout  = SUM(( \i1|Add3~125_sumout  ) + ( \i1|D_reg [31] ) + ( \i1|Add6~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|D_reg [31]),
	.datad(!\i1|Add3~125_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add6~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~125 .extended_lut = "off";
defparam \i1|Add6~125 .lut_mask = 64'h0000F0F0000000FF;
defparam \i1|Add6~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y14_N35
dffeas \i1|E_reg[31] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|Add6~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_reg[31] .is_wysiwyg = "true";
defparam \i1|E_reg[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N18
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG1[25] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG1 [25] = ( \i1|E_reg [18] & ( !\i1|E_reg [4] $ (\i1|E_reg [31]) ) ) # ( !\i1|E_reg [18] & ( !\i1|E_reg [4] $ (!\i1|E_reg [31]) ) )

	.dataa(!\i1|E_reg [4]),
	.datab(gnd),
	.datac(!\i1|E_reg [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|E_reg [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG1 [25]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[25] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[25] .lut_mask = 64'h5A5A5A5AA5A5A5A5;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[25] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y14_N17
dffeas \i1|E_reg[25] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|Add6~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_reg[25] .is_wysiwyg = "true";
defparam \i1|E_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N57
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG1[19] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG1 [19] = ( \i1|E_reg [30] & ( !\i1|E_reg [25] $ (\i1|E_reg [12]) ) ) # ( !\i1|E_reg [30] & ( !\i1|E_reg [25] $ (!\i1|E_reg [12]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|E_reg [25]),
	.datad(!\i1|E_reg [12]),
	.datae(gnd),
	.dataf(!\i1|E_reg [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG1 [19]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[19] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[19] .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[19] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y12_N56
dffeas \i1|C_reg[18] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|C_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_reg[18] .is_wysiwyg = "true";
defparam \i1|C_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N45
cyclonev_lcell_comb \i1|D_reg~12 (
// Equation(s):
// \i1|D_reg~12_combout  = ( \i1|C_reg [18] ) # ( !\i1|C_reg [18] & ( \LD~q  ) )

	.dataa(gnd),
	.datab(!\LD~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|C_reg [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|D_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|D_reg~12 .extended_lut = "off";
defparam \i1|D_reg~12 .lut_mask = 64'h33333333FFFFFFFF;
defparam \i1|D_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y12_N46
dffeas \i1|D_reg[18] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|D_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_reg[18] .is_wysiwyg = "true";
defparam \i1|D_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N12
cyclonev_lcell_comb \i1|D_reg~11 (
// Equation(s):
// \i1|D_reg~11_combout  = ( \LD~q  ) # ( !\LD~q  & ( \i1|C_reg [17] ) )

	.dataa(gnd),
	.datab(!\i1|C_reg [17]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LD~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|D_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|D_reg~11 .extended_lut = "off";
defparam \i1|D_reg~11 .lut_mask = 64'h33333333FFFFFFFF;
defparam \i1|D_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y12_N14
dffeas \i1|D_reg[17] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|D_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_reg[17] .is_wysiwyg = "true";
defparam \i1|D_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N48
cyclonev_lcell_comb \i1|Add6~65 (
// Equation(s):
// \i1|Add6~65_sumout  = SUM(( \i1|Add3~65_sumout  ) + ( \i1|D_reg [16] ) + ( \i1|Add6~62  ))
// \i1|Add6~66  = CARRY(( \i1|Add3~65_sumout  ) + ( \i1|D_reg [16] ) + ( \i1|Add6~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|D_reg [16]),
	.datad(!\i1|Add3~65_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add6~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~65_sumout ),
	.cout(\i1|Add6~66 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~65 .extended_lut = "off";
defparam \i1|Add6~65 .lut_mask = 64'h0000F0F0000000FF;
defparam \i1|Add6~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N51
cyclonev_lcell_comb \i1|Add6~69 (
// Equation(s):
// \i1|Add6~69_sumout  = SUM(( \i1|D_reg [17] ) + ( \i1|Add3~69_sumout  ) + ( \i1|Add6~66  ))
// \i1|Add6~70  = CARRY(( \i1|D_reg [17] ) + ( \i1|Add3~69_sumout  ) + ( \i1|Add6~66  ))

	.dataa(!\i1|Add3~69_sumout ),
	.datab(gnd),
	.datac(!\i1|D_reg [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add6~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~69_sumout ),
	.cout(\i1|Add6~70 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~69 .extended_lut = "off";
defparam \i1|Add6~69 .lut_mask = 64'h0000AAAA00000F0F;
defparam \i1|Add6~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N54
cyclonev_lcell_comb \i1|Add6~73 (
// Equation(s):
// \i1|Add6~73_sumout  = SUM(( \i1|Add3~73_sumout  ) + ( \i1|D_reg [18] ) + ( \i1|Add6~70  ))
// \i1|Add6~74  = CARRY(( \i1|Add3~73_sumout  ) + ( \i1|D_reg [18] ) + ( \i1|Add6~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|Add3~73_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|D_reg [18]),
	.datag(gnd),
	.cin(\i1|Add6~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~73_sumout ),
	.cout(\i1|Add6~74 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~73 .extended_lut = "off";
defparam \i1|Add6~73 .lut_mask = 64'h0000FF0000000F0F;
defparam \i1|Add6~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N57
cyclonev_lcell_comb \i1|Add6~77 (
// Equation(s):
// \i1|Add6~77_sumout  = SUM(( \i1|Add3~77_sumout  ) + ( \i1|D_reg [19] ) + ( \i1|Add6~74  ))
// \i1|Add6~78  = CARRY(( \i1|Add3~77_sumout  ) + ( \i1|D_reg [19] ) + ( \i1|Add6~74  ))

	.dataa(!\i1|D_reg [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|Add3~77_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add6~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~77_sumout ),
	.cout(\i1|Add6~78 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~77 .extended_lut = "off";
defparam \i1|Add6~77 .lut_mask = 64'h0000AAAA000000FF;
defparam \i1|Add6~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N12
cyclonev_lcell_comb \i1|E_reg~12 (
// Equation(s):
// \i1|E_reg~12_combout  = ( \i1|Add6~77_sumout  ) # ( !\i1|Add6~77_sumout  & ( \LD~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LD~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|Add6~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|E_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|E_reg~12 .extended_lut = "off";
defparam \i1|E_reg~12 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \i1|E_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y15_N14
dffeas \i1|E_reg[19] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|E_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_reg[19] .is_wysiwyg = "true";
defparam \i1|E_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N18
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG1[8] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG1 [8] = ( \i1|E_reg [14] & ( !\i1|E_reg [1] $ (\i1|E_reg [19]) ) ) # ( !\i1|E_reg [14] & ( !\i1|E_reg [1] $ (!\i1|E_reg [19]) ) )

	.dataa(gnd),
	.datab(!\i1|E_reg [1]),
	.datac(!\i1|E_reg [19]),
	.datad(gnd),
	.datae(!\i1|E_reg [14]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG1 [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[8] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[8] .lut_mask = 64'h3C3CC3C33C3CC3C3;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[8] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N36
cyclonev_lcell_comb \i1|E_reg~8 (
// Equation(s):
// \i1|E_reg~8_combout  = ( \i1|Add6~49_sumout  ) # ( !\i1|Add6~49_sumout  & ( \LD~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LD~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|Add6~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|E_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|E_reg~8 .extended_lut = "off";
defparam \i1|E_reg~8 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \i1|E_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y13_N38
dffeas \i1|E_reg[12]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|E_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_reg[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_reg[12]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|E_reg[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N24
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG1[1] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG1 [1] = ( \i1|E_reg[26]~DUPLICATE_q  & ( !\i1|E_reg [7] $ (\i1|E_reg[12]~DUPLICATE_q ) ) ) # ( !\i1|E_reg[26]~DUPLICATE_q  & ( !\i1|E_reg [7] $ (!\i1|E_reg[12]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\i1|E_reg [7]),
	.datac(gnd),
	.datad(!\i1|E_reg[12]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\i1|E_reg[26]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG1 [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[1] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[1] .lut_mask = 64'h33CC33CCCC33CC33;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[1] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N27
cyclonev_lcell_comb \i1|D_reg~0 (
// Equation(s):
// \i1|D_reg~0_combout  = ( \i1|C_reg [1] ) # ( !\i1|C_reg [1] & ( \LD~q  ) )

	.dataa(gnd),
	.datab(!\LD~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|C_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|D_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|D_reg~0 .extended_lut = "off";
defparam \i1|D_reg~0 .lut_mask = 64'h33333333FFFFFFFF;
defparam \i1|D_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y12_N28
dffeas \i1|D_reg[1] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|D_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_reg[1] .is_wysiwyg = "true";
defparam \i1|D_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y11_N40
dffeas \i1|D_reg[0] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|C_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_reg[0] .is_wysiwyg = "true";
defparam \i1|D_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N0
cyclonev_lcell_comb \i1|Add6~1 (
// Equation(s):
// \i1|Add6~1_sumout  = SUM(( \i1|D_reg [0] ) + ( \i1|Add3~1_sumout  ) + ( !VCC ))
// \i1|Add6~2  = CARRY(( \i1|D_reg [0] ) + ( \i1|Add3~1_sumout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|Add3~1_sumout ),
	.datad(!\i1|D_reg [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~1_sumout ),
	.cout(\i1|Add6~2 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~1 .extended_lut = "off";
defparam \i1|Add6~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \i1|Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N3
cyclonev_lcell_comb \i1|Add6~5 (
// Equation(s):
// \i1|Add6~5_sumout  = SUM(( \i1|D_reg [1] ) + ( \i1|Add3~5_sumout  ) + ( \i1|Add6~2  ))
// \i1|Add6~6  = CARRY(( \i1|D_reg [1] ) + ( \i1|Add3~5_sumout  ) + ( \i1|Add6~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|Add3~5_sumout ),
	.datad(!\i1|D_reg [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add6~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~5_sumout ),
	.cout(\i1|Add6~6 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~5 .extended_lut = "off";
defparam \i1|Add6~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \i1|Add6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N57
cyclonev_lcell_comb \i1|E_reg~1 (
// Equation(s):
// \i1|E_reg~1_combout  = ( \i1|Add6~5_sumout  ) # ( !\i1|Add6~5_sumout  & ( \LD~q  ) )

	.dataa(!\LD~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|Add6~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|E_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|E_reg~1 .extended_lut = "off";
defparam \i1|E_reg~1 .lut_mask = 64'h55555555FFFFFFFF;
defparam \i1|E_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y16_N59
dffeas \i1|E_reg[1] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|E_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_reg[1] .is_wysiwyg = "true";
defparam \i1|E_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y16_N50
dffeas \i1|F_reg[1] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|E_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_reg[1] .is_wysiwyg = "true";
defparam \i1|F_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N48
cyclonev_lcell_comb \i1|G_reg~1 (
// Equation(s):
// \i1|G_reg~1_combout  = (\i1|F_reg [1]) # (\LD~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LD~q ),
	.datad(!\i1|F_reg [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|G_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|G_reg~1 .extended_lut = "off";
defparam \i1|G_reg~1 .lut_mask = 64'h0FFF0FFF0FFF0FFF;
defparam \i1|G_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y16_N53
dffeas \i1|G_reg[1] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|G_reg~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_reg[1] .is_wysiwyg = "true";
defparam \i1|G_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y16_N2
dffeas \i1|H_reg[1] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|G_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_reg[1] .is_wysiwyg = "true";
defparam \i1|H_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N27
cyclonev_lcell_comb \i1|A_reg~4 (
// Equation(s):
// \i1|A_reg~4_combout  = ( \i1|Add4~25_sumout  ) # ( !\i1|Add4~25_sumout  & ( \LD~q  ) )

	.dataa(!\LD~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|Add4~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|A_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|A_reg~4 .extended_lut = "off";
defparam \i1|A_reg~4 .lut_mask = 64'h55555555FFFFFFFF;
defparam \i1|A_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y16_N29
dffeas \i1|A_reg[6] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|A_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_reg[6] .is_wysiwyg = "true";
defparam \i1|A_reg[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N48
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG0[25] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG0 [25] = !\i1|A_reg[15]~DUPLICATE_q  $ (!\i1|A_reg [27] $ (\i1|A_reg [6]))

	.dataa(!\i1|A_reg[15]~DUPLICATE_q ),
	.datab(!\i1|A_reg [27]),
	.datac(gnd),
	.datad(!\i1|A_reg [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG0 [25]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[25] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[25] .lut_mask = 64'h6699669966996699;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[25] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y14_N48
cyclonev_lcell_comb \i1|A_reg~12 (
// Equation(s):
// \i1|A_reg~12_combout  = ( \i1|Add4~101_sumout  ) # ( !\i1|Add4~101_sumout  & ( \LD~q  ) )

	.dataa(gnd),
	.datab(!\LD~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|Add4~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|A_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|A_reg~12 .extended_lut = "off";
defparam \i1|A_reg~12 .lut_mask = 64'h33333333FFFFFFFF;
defparam \i1|A_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y14_N50
dffeas \i1|A_reg[25] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|A_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_reg[25] .is_wysiwyg = "true";
defparam \i1|A_reg[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N51
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG0[3] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG0 [3] = ( \i1|A_reg [16] & ( !\i1|A_reg [25] $ (\i1|A_reg [5]) ) ) # ( !\i1|A_reg [16] & ( !\i1|A_reg [25] $ (!\i1|A_reg [5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|A_reg [25]),
	.datad(!\i1|A_reg [5]),
	.datae(gnd),
	.dataf(!\i1|A_reg [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG0 [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[3] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[3] .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y16_N41
dffeas \i1|A_reg[3] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|Add4~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_reg[3] .is_wysiwyg = "true";
defparam \i1|A_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y16_N50
dffeas \i1|B_reg[3] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|A_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_reg[3] .is_wysiwyg = "true";
defparam \i1|B_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y16_N53
dffeas \i1|C_reg[3]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|B_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_reg[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_reg[3]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|C_reg[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N0
cyclonev_lcell_comb \i1|D_reg~1 (
// Equation(s):
// \i1|D_reg~1_combout  = ( \i1|C_reg[3]~DUPLICATE_q  ) # ( !\i1|C_reg[3]~DUPLICATE_q  & ( \LD~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LD~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|C_reg[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|D_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|D_reg~1 .extended_lut = "off";
defparam \i1|D_reg~1 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \i1|D_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y16_N49
dffeas \i1|D_reg[3] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|D_reg~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_reg[3] .is_wysiwyg = "true";
defparam \i1|D_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N6
cyclonev_lcell_comb \i1|Add6~9 (
// Equation(s):
// \i1|Add6~9_sumout  = SUM(( \i1|D_reg [2] ) + ( \i1|Add3~9_sumout  ) + ( \i1|Add6~6  ))
// \i1|Add6~10  = CARRY(( \i1|D_reg [2] ) + ( \i1|Add3~9_sumout  ) + ( \i1|Add6~6  ))

	.dataa(gnd),
	.datab(!\i1|D_reg [2]),
	.datac(!\i1|Add3~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~9_sumout ),
	.cout(\i1|Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~9 .extended_lut = "off";
defparam \i1|Add6~9 .lut_mask = 64'h0000F0F000003333;
defparam \i1|Add6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N9
cyclonev_lcell_comb \i1|Add6~13 (
// Equation(s):
// \i1|Add6~13_sumout  = SUM(( \i1|D_reg [3] ) + ( \i1|Add3~13_sumout  ) + ( \i1|Add6~10  ))
// \i1|Add6~14  = CARRY(( \i1|D_reg [3] ) + ( \i1|Add3~13_sumout  ) + ( \i1|Add6~10  ))

	.dataa(!\i1|D_reg [3]),
	.datab(gnd),
	.datac(!\i1|Add3~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~13_sumout ),
	.cout(\i1|Add6~14 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~13 .extended_lut = "off";
defparam \i1|Add6~13 .lut_mask = 64'h0000F0F000005555;
defparam \i1|Add6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N33
cyclonev_lcell_comb \i1|E_reg~3 (
// Equation(s):
// \i1|E_reg~3_combout  = ( \i1|Add6~13_sumout  ) # ( !\i1|Add6~13_sumout  & ( \LD~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LD~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|Add6~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|E_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|E_reg~3 .extended_lut = "off";
defparam \i1|E_reg~3 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \i1|E_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y13_N35
dffeas \i1|E_reg[3] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|E_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_reg[3] .is_wysiwyg = "true";
defparam \i1|E_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y13_N24
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG1[29] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG1 [29] = ( \i1|E_reg [8] & ( \i1|E_reg [22] & ( \i1|E_reg [3] ) ) ) # ( !\i1|E_reg [8] & ( \i1|E_reg [22] & ( !\i1|E_reg [3] ) ) ) # ( \i1|E_reg [8] & ( !\i1|E_reg [22] & ( !\i1|E_reg [3] ) ) ) # ( !\i1|E_reg [8] & ( !\i1|E_reg 
// [22] & ( \i1|E_reg [3] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|E_reg [3]),
	.datad(gnd),
	.datae(!\i1|E_reg [8]),
	.dataf(!\i1|E_reg [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG1 [29]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[29] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[29] .lut_mask = 64'h0F0FF0F0F0F00F0F;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[29] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y14_N29
dffeas \i1|E_reg[29] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|Add6~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_reg[29] .is_wysiwyg = "true";
defparam \i1|E_reg[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y16_N7
dffeas \i1|E_reg[11] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|Add6~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_reg[11] .is_wysiwyg = "true";
defparam \i1|E_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N36
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG1[18] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG1 [18] = ( \i1|E_reg [11] & ( !\i1|E_reg [24] $ (\i1|E_reg [29]) ) ) # ( !\i1|E_reg [11] & ( !\i1|E_reg [24] $ (!\i1|E_reg [29]) ) )

	.dataa(gnd),
	.datab(!\i1|E_reg [24]),
	.datac(!\i1|E_reg [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|E_reg [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG1 [18]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[18] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[18] .lut_mask = 64'h3C3C3C3CC3C3C3C3;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[18] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N18
cyclonev_lcell_comb \i1|E_reg~11 (
// Equation(s):
// \i1|E_reg~11_combout  = ( \i1|Add6~73_sumout  ) # ( !\i1|Add6~73_sumout  & ( \LD~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LD~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|Add6~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|E_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|E_reg~11 .extended_lut = "off";
defparam \i1|E_reg~11 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \i1|E_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y17_N20
dffeas \i1|E_reg[18] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|E_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_reg[18] .is_wysiwyg = "true";
defparam \i1|E_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N45
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG1[7] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG1 [7] = ( \i1|E_reg[0]~DUPLICATE_q  & ( \i1|E_reg [13] & ( \i1|E_reg [18] ) ) ) # ( !\i1|E_reg[0]~DUPLICATE_q  & ( \i1|E_reg [13] & ( !\i1|E_reg [18] ) ) ) # ( \i1|E_reg[0]~DUPLICATE_q  & ( !\i1|E_reg [13] & ( !\i1|E_reg [18] ) 
// ) ) # ( !\i1|E_reg[0]~DUPLICATE_q  & ( !\i1|E_reg [13] & ( \i1|E_reg [18] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|E_reg [18]),
	.datae(!\i1|E_reg[0]~DUPLICATE_q ),
	.dataf(!\i1|E_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG1 [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[7] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[7] .lut_mask = 64'h00FFFF00FF0000FF;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y12_N4
dffeas \i1|D_reg[6] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|C_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_reg[6] .is_wysiwyg = "true";
defparam \i1|D_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N24
cyclonev_lcell_comb \i1|D_reg~2 (
// Equation(s):
// \i1|D_reg~2_combout  = ( \i1|C_reg [4] ) # ( !\i1|C_reg [4] & ( \LD~q  ) )

	.dataa(gnd),
	.datab(!\LD~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|C_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|D_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|D_reg~2 .extended_lut = "off";
defparam \i1|D_reg~2 .lut_mask = 64'h33333333FFFFFFFF;
defparam \i1|D_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y14_N25
dffeas \i1|D_reg[4] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|D_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_reg[4] .is_wysiwyg = "true";
defparam \i1|D_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N12
cyclonev_lcell_comb \i1|Add6~17 (
// Equation(s):
// \i1|Add6~17_sumout  = SUM(( \i1|D_reg [4] ) + ( \i1|Add3~17_sumout  ) + ( \i1|Add6~14  ))
// \i1|Add6~18  = CARRY(( \i1|D_reg [4] ) + ( \i1|Add3~17_sumout  ) + ( \i1|Add6~14  ))

	.dataa(gnd),
	.datab(!\i1|Add3~17_sumout ),
	.datac(!\i1|D_reg [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~17_sumout ),
	.cout(\i1|Add6~18 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~17 .extended_lut = "off";
defparam \i1|Add6~17 .lut_mask = 64'h0000CCCC00000F0F;
defparam \i1|Add6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N15
cyclonev_lcell_comb \i1|Add6~21 (
// Equation(s):
// \i1|Add6~21_sumout  = SUM(( \i1|Add3~21_sumout  ) + ( \i1|D_reg [5] ) + ( \i1|Add6~18  ))
// \i1|Add6~22  = CARRY(( \i1|Add3~21_sumout  ) + ( \i1|D_reg [5] ) + ( \i1|Add6~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|D_reg [5]),
	.datad(!\i1|Add3~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~21_sumout ),
	.cout(\i1|Add6~22 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~21 .extended_lut = "off";
defparam \i1|Add6~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \i1|Add6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N18
cyclonev_lcell_comb \i1|Add6~25 (
// Equation(s):
// \i1|Add6~25_sumout  = SUM(( \i1|D_reg [6] ) + ( \i1|Add3~25_sumout  ) + ( \i1|Add6~22  ))
// \i1|Add6~26  = CARRY(( \i1|D_reg [6] ) + ( \i1|Add3~25_sumout  ) + ( \i1|Add6~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|Add3~25_sumout ),
	.datad(!\i1|D_reg [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~25_sumout ),
	.cout(\i1|Add6~26 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~25 .extended_lut = "off";
defparam \i1|Add6~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \i1|Add6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N21
cyclonev_lcell_comb \i1|Add6~29 (
// Equation(s):
// \i1|Add6~29_sumout  = SUM(( \i1|Add3~29_sumout  ) + ( \i1|D_reg [7] ) + ( \i1|Add6~26  ))
// \i1|Add6~30  = CARRY(( \i1|Add3~29_sumout  ) + ( \i1|D_reg [7] ) + ( \i1|Add6~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|D_reg [7]),
	.datad(!\i1|Add3~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~29_sumout ),
	.cout(\i1|Add6~30 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~29 .extended_lut = "off";
defparam \i1|Add6~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \i1|Add6~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y16_N44
dffeas \i1|E_reg[7] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|Add6~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_reg[7] .is_wysiwyg = "true";
defparam \i1|E_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N0
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG1[14] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG1 [14] = ( \i1|E_reg[20]~DUPLICATE_q  & ( !\i1|E_reg [7] $ (\i1|E_reg [25]) ) ) # ( !\i1|E_reg[20]~DUPLICATE_q  & ( !\i1|E_reg [7] $ (!\i1|E_reg [25]) ) )

	.dataa(gnd),
	.datab(!\i1|E_reg [7]),
	.datac(gnd),
	.datad(!\i1|E_reg [25]),
	.datae(gnd),
	.dataf(!\i1|E_reg[20]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG1 [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[14] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[14] .lut_mask = 64'h33CC33CCCC33CC33;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[14] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N42
cyclonev_lcell_comb \i1|Add6~57 (
// Equation(s):
// \i1|Add6~57_sumout  = SUM(( \i1|Add3~57_sumout  ) + ( \i1|D_reg [14] ) + ( \i1|Add6~54  ))
// \i1|Add6~58  = CARRY(( \i1|Add3~57_sumout  ) + ( \i1|D_reg [14] ) + ( \i1|Add6~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|D_reg [14]),
	.datad(!\i1|Add3~57_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add6~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~57_sumout ),
	.cout(\i1|Add6~58 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~57 .extended_lut = "off";
defparam \i1|Add6~57 .lut_mask = 64'h0000F0F0000000FF;
defparam \i1|Add6~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N45
cyclonev_lcell_comb \i1|Add6~61 (
// Equation(s):
// \i1|Add6~61_sumout  = SUM(( \i1|Add3~61_sumout  ) + ( \i1|D_reg [15] ) + ( \i1|Add6~58  ))
// \i1|Add6~62  = CARRY(( \i1|Add3~61_sumout  ) + ( \i1|D_reg [15] ) + ( \i1|Add6~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|D_reg [15]),
	.datad(!\i1|Add3~61_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add6~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~61_sumout ),
	.cout(\i1|Add6~62 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~61 .extended_lut = "off";
defparam \i1|Add6~61 .lut_mask = 64'h0000F0F0000000FF;
defparam \i1|Add6~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y16_N5
dffeas \i1|E_reg[15] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|Add6~61_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_reg[15] .is_wysiwyg = "true";
defparam \i1|E_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N30
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG1[4] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG1 [4] = ( \i1|E_reg[29]~DUPLICATE_q  & ( !\i1|E_reg [10] $ (\i1|E_reg [15]) ) ) # ( !\i1|E_reg[29]~DUPLICATE_q  & ( !\i1|E_reg [10] $ (!\i1|E_reg [15]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|E_reg [10]),
	.datad(!\i1|E_reg [15]),
	.datae(gnd),
	.dataf(!\i1|E_reg[29]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG1 [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[4] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[4] .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N24
cyclonev_lcell_comb \i1|E_reg~4 (
// Equation(s):
// \i1|E_reg~4_combout  = ( \i1|Add6~17_sumout  ) # ( !\i1|Add6~17_sumout  & ( \LD~q  ) )

	.dataa(gnd),
	.datab(!\LD~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|Add6~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|E_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|E_reg~4 .extended_lut = "off";
defparam \i1|E_reg~4 .lut_mask = 64'h33333333FFFFFFFF;
defparam \i1|E_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y13_N26
dffeas \i1|E_reg[4] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|E_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_reg[4] .is_wysiwyg = "true";
defparam \i1|E_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N21
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG1[11] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG1 [11] = ( \i1|E_reg [22] & ( !\i1|E_reg [4] $ (\i1|E_reg[17]~DUPLICATE_q ) ) ) # ( !\i1|E_reg [22] & ( !\i1|E_reg [4] $ (!\i1|E_reg[17]~DUPLICATE_q ) ) )

	.dataa(!\i1|E_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|E_reg[17]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\i1|E_reg [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG1 [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[11] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[11] .lut_mask = 64'h55AA55AAAA55AA55;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[11] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y16_N8
dffeas \i1|E_reg[11]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|Add6~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_reg[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_reg[11]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|E_reg[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N36
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG1[5] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG1 [5] = ( \i1|E_reg [30] & ( !\i1|E_reg[11]~DUPLICATE_q  $ (\i1|E_reg[16]~DUPLICATE_q ) ) ) # ( !\i1|E_reg [30] & ( !\i1|E_reg[11]~DUPLICATE_q  $ (!\i1|E_reg[16]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\i1|E_reg[11]~DUPLICATE_q ),
	.datac(!\i1|E_reg[16]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|E_reg [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG1 [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[5] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[5] .lut_mask = 64'h3C3C3C3CC3C3C3C3;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N0
cyclonev_lcell_comb \i1|A_reg~3 (
// Equation(s):
// \i1|A_reg~3_combout  = (\i1|Add4~21_sumout ) # (\LD~q )

	.dataa(!\LD~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|Add4~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|A_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|A_reg~3 .extended_lut = "off";
defparam \i1|A_reg~3 .lut_mask = 64'h55FF55FF55FF55FF;
defparam \i1|A_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y16_N2
dffeas \i1|A_reg[5] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|A_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_reg[5] .is_wysiwyg = "true";
defparam \i1|A_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y16_N23
dffeas \i1|B_reg[5] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|A_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_reg[5] .is_wysiwyg = "true";
defparam \i1|B_reg[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N15
cyclonev_lcell_comb \i1|C_reg~2 (
// Equation(s):
// \i1|C_reg~2_combout  = ( \i1|B_reg [5] ) # ( !\i1|B_reg [5] & ( \LD~q  ) )

	.dataa(gnd),
	.datab(!\LD~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|B_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|C_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|C_reg~2 .extended_lut = "off";
defparam \i1|C_reg~2 .lut_mask = 64'h33333333FFFFFFFF;
defparam \i1|C_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y12_N17
dffeas \i1|C_reg[5] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|C_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_reg[5] .is_wysiwyg = "true";
defparam \i1|C_reg[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N33
cyclonev_lcell_comb \i1|D_reg~3 (
// Equation(s):
// \i1|D_reg~3_combout  = ( \LD~q  ) # ( !\LD~q  & ( \i1|C_reg [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|C_reg [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LD~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|D_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|D_reg~3 .extended_lut = "off";
defparam \i1|D_reg~3 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \i1|D_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y12_N34
dffeas \i1|D_reg[5] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|D_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_reg[5] .is_wysiwyg = "true";
defparam \i1|D_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N48
cyclonev_lcell_comb \i1|E_reg~5 (
// Equation(s):
// \i1|E_reg~5_combout  = ( \i1|Add6~21_sumout  ) # ( !\i1|Add6~21_sumout  & ( \LD~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LD~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|Add6~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|E_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|E_reg~5 .extended_lut = "off";
defparam \i1|E_reg~5 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \i1|E_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y17_N49
dffeas \i1|E_reg[5] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|E_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_reg[5] .is_wysiwyg = "true";
defparam \i1|E_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N15
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG1[26] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG1 [26] = ( \i1|E_reg [19] & ( !\i1|E_reg [5] $ (\i1|E_reg[0]~DUPLICATE_q ) ) ) # ( !\i1|E_reg [19] & ( !\i1|E_reg [5] $ (!\i1|E_reg[0]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\i1|E_reg [5]),
	.datac(gnd),
	.datad(!\i1|E_reg[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\i1|E_reg [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG1 [26]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[26] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[26] .lut_mask = 64'h33CC33CCCC33CC33;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[26] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y14_N20
dffeas \i1|E_reg[26] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|Add6~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_reg[26] .is_wysiwyg = "true";
defparam \i1|E_reg[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N57
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG1[20] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG1 [20] = ( \i1|E_reg [31] & ( !\i1|E_reg [26] $ (\i1|E_reg [13]) ) ) # ( !\i1|E_reg [31] & ( !\i1|E_reg [26] $ (!\i1|E_reg [13]) ) )

	.dataa(!\i1|E_reg [26]),
	.datab(gnd),
	.datac(!\i1|E_reg [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|E_reg [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG1 [20]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[20] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[20] .lut_mask = 64'h5A5A5A5AA5A5A5A5;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[20] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y12_N49
dffeas \i1|D_reg[20] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|C_reg[20]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_reg[20] .is_wysiwyg = "true";
defparam \i1|D_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N0
cyclonev_lcell_comb \i1|Add6~81 (
// Equation(s):
// \i1|Add6~81_sumout  = SUM(( \i1|D_reg [20] ) + ( \i1|Add3~81_sumout  ) + ( \i1|Add6~78  ))
// \i1|Add6~82  = CARRY(( \i1|D_reg [20] ) + ( \i1|Add3~81_sumout  ) + ( \i1|Add6~78  ))

	.dataa(gnd),
	.datab(!\i1|Add3~81_sumout ),
	.datac(!\i1|D_reg [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add6~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~81_sumout ),
	.cout(\i1|Add6~82 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~81 .extended_lut = "off";
defparam \i1|Add6~81 .lut_mask = 64'h0000CCCC00000F0F;
defparam \i1|Add6~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y14_N1
dffeas \i1|E_reg[20]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|Add6~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_reg[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_reg[20]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|E_reg[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N51
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG1[27] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG1 [27] = ( \i1|E_reg [1] & ( !\i1|E_reg [6] $ (\i1|E_reg[20]~DUPLICATE_q ) ) ) # ( !\i1|E_reg [1] & ( !\i1|E_reg [6] $ (!\i1|E_reg[20]~DUPLICATE_q ) ) )

	.dataa(!\i1|E_reg [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|E_reg[20]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\i1|E_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG1 [27]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[27] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[27] .lut_mask = 64'h55AA55AAAA55AA55;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[27] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y14_N54
cyclonev_lcell_comb \i1|A_reg~13 (
// Equation(s):
// \i1|A_reg~13_combout  = ( \i1|Add4~109_sumout  ) # ( !\i1|Add4~109_sumout  & ( \LD~q  ) )

	.dataa(gnd),
	.datab(!\LD~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|Add4~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|A_reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|A_reg~13 .extended_lut = "off";
defparam \i1|A_reg~13 .lut_mask = 64'h33333333FFFFFFFF;
defparam \i1|A_reg~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y14_N56
dffeas \i1|A_reg[27] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|A_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_reg[27] .is_wysiwyg = "true";
defparam \i1|A_reg[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N24
cyclonev_lcell_comb \i1|B_reg~15 (
// Equation(s):
// \i1|B_reg~15_combout  = (\i1|A_reg [27]) # (\LD~q )

	.dataa(gnd),
	.datab(!\LD~q ),
	.datac(!\i1|A_reg [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|B_reg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|B_reg~15 .extended_lut = "off";
defparam \i1|B_reg~15 .lut_mask = 64'h3F3F3F3F3F3F3F3F;
defparam \i1|B_reg~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y12_N25
dffeas \i1|B_reg[27] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|B_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_reg[27] .is_wysiwyg = "true";
defparam \i1|B_reg[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N39
cyclonev_lcell_comb \i1|C_reg~16 (
// Equation(s):
// \i1|C_reg~16_combout  = ( \i1|B_reg [27] ) # ( !\i1|B_reg [27] & ( \LD~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LD~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|B_reg [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|C_reg~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|C_reg~16 .extended_lut = "off";
defparam \i1|C_reg~16 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \i1|C_reg~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y12_N41
dffeas \i1|C_reg[27]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|C_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_reg[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_reg[27]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|C_reg[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y12_N22
dffeas \i1|D_reg[27] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|C_reg[27]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_reg[27] .is_wysiwyg = "true";
defparam \i1|D_reg[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y14_N22
dffeas \i1|E_reg[27]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|Add6~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_reg[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_reg[27]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|E_reg[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N21
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG1[2] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG1 [2] = ( \i1|E_reg [13] & ( !\i1|E_reg[8]~DUPLICATE_q  $ (\i1|E_reg[27]~DUPLICATE_q ) ) ) # ( !\i1|E_reg [13] & ( !\i1|E_reg[8]~DUPLICATE_q  $ (!\i1|E_reg[27]~DUPLICATE_q ) ) )

	.dataa(!\i1|E_reg[8]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|E_reg[27]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\i1|E_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG1 [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[2] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[2] .lut_mask = 64'h55AA55AAAA55AA55;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N6
cyclonev_lcell_comb \i1|A_reg~2 (
// Equation(s):
// \i1|A_reg~2_combout  = ( \LD~q  ) # ( !\LD~q  & ( \i1|Add4~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|Add4~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LD~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|A_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|A_reg~2 .extended_lut = "off";
defparam \i1|A_reg~2 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \i1|A_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y16_N8
dffeas \i1|A_reg[2] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|A_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_reg[2] .is_wysiwyg = "true";
defparam \i1|A_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N9
cyclonev_lcell_comb \i1|B_reg~1 (
// Equation(s):
// \i1|B_reg~1_combout  = ( \i1|A_reg [2] ) # ( !\i1|A_reg [2] & ( \LD~q  ) )

	.dataa(!\LD~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|B_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|B_reg~1 .extended_lut = "off";
defparam \i1|B_reg~1 .lut_mask = 64'h55555555FFFFFFFF;
defparam \i1|B_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y16_N10
dffeas \i1|B_reg[2] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|B_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_reg[2] .is_wysiwyg = "true";
defparam \i1|B_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y16_N8
dffeas \i1|C_reg[2] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|B_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_reg[2] .is_wysiwyg = "true";
defparam \i1|C_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y16_N16
dffeas \i1|D_reg[2] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|C_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_reg[2] .is_wysiwyg = "true";
defparam \i1|D_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N6
cyclonev_lcell_comb \i1|E_reg~2 (
// Equation(s):
// \i1|E_reg~2_combout  = (\LD~q ) # (\i1|Add6~9_sumout )

	.dataa(!\i1|Add6~9_sumout ),
	.datab(gnd),
	.datac(!\LD~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|E_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|E_reg~2 .extended_lut = "off";
defparam \i1|E_reg~2 .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \i1|E_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y16_N7
dffeas \i1|E_reg[2]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|E_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_reg[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_reg[2]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|E_reg[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N3
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG1[23] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG1 [23] = ( \i1|E_reg[29]~DUPLICATE_q  & ( !\i1|E_reg[16]~DUPLICATE_q  $ (\i1|E_reg[2]~DUPLICATE_q ) ) ) # ( !\i1|E_reg[29]~DUPLICATE_q  & ( !\i1|E_reg[16]~DUPLICATE_q  $ (!\i1|E_reg[2]~DUPLICATE_q ) ) )

	.dataa(!\i1|E_reg[16]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\i1|E_reg[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|E_reg[29]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG1 [23]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[23] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[23] .lut_mask = 64'h5A5A5A5AA5A5A5A5;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[23] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N42
cyclonev_lcell_comb \i1|E_reg~13 (
// Equation(s):
// \i1|E_reg~13_combout  = ( \i1|Add6~97_sumout  ) # ( !\i1|Add6~97_sumout  & ( \LD~q  ) )

	.dataa(gnd),
	.datab(!\LD~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|Add6~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|E_reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|E_reg~13 .extended_lut = "off";
defparam \i1|E_reg~13 .lut_mask = 64'h33333333FFFFFFFF;
defparam \i1|E_reg~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y14_N44
dffeas \i1|E_reg[24] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|E_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_reg[24] .is_wysiwyg = "true";
defparam \i1|E_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y17_N51
cyclonev_lcell_comb \i1|F_reg~8 (
// Equation(s):
// \i1|F_reg~8_combout  = ( \i1|E_reg [24] ) # ( !\i1|E_reg [24] & ( \LD~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LD~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|E_reg [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|F_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|F_reg~8 .extended_lut = "off";
defparam \i1|F_reg~8 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \i1|F_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y13_N20
dffeas \i1|F_reg[24] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|F_reg~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_reg[24] .is_wysiwyg = "true";
defparam \i1|F_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y13_N33
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|CH[24]~24 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|CH[24]~24_combout  = ( \i1|E_reg [24] & ( \i1|F_reg [24] ) ) # ( !\i1|E_reg [24] & ( \i1|G_reg [24] ) )

	.dataa(!\i1|F_reg [24]),
	.datab(gnd),
	.datac(!\i1|G_reg [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|E_reg [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|CH[24]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|CH[24]~24 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|CH[24]~24 .lut_mask = 64'h0F0F0F0F55555555;
defparam \i1|g31_SIG_CH_MAJ_inst|CH[24]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y14_N14
dffeas \i1|A_reg[24] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|Add4~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_reg[24] .is_wysiwyg = "true";
defparam \i1|A_reg[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y15_N3
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG0[11] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG0 [11] = ( \i1|A_reg [1] & ( !\i1|A_reg [24] $ (\i1|A_reg [13]) ) ) # ( !\i1|A_reg [1] & ( !\i1|A_reg [24] $ (!\i1|A_reg [13]) ) )

	.dataa(!\i1|A_reg [24]),
	.datab(!\i1|A_reg [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG0 [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[11] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[11] .lut_mask = 64'h6666666699999999;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[11] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y15_N35
dffeas \i1|A_reg[11] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|Add4~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_reg[11] .is_wysiwyg = "true";
defparam \i1|A_reg[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y15_N42
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG0[21] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG0 [21] = ( \i1|A_reg[2]~DUPLICATE_q  & ( !\i1|A_reg [11] $ (\i1|A_reg [23]) ) ) # ( !\i1|A_reg[2]~DUPLICATE_q  & ( !\i1|A_reg [11] $ (!\i1|A_reg [23]) ) )

	.dataa(!\i1|A_reg [11]),
	.datab(gnd),
	.datac(!\i1|A_reg [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_reg[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG0 [21]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[21] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[21] .lut_mask = 64'h5A5A5A5AA5A5A5A5;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[21] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y14_N5
dffeas \i1|A_reg[21] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|Add4~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_reg[21] .is_wysiwyg = "true";
defparam \i1|A_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N6
cyclonev_lcell_comb \i1|B_reg~11 (
// Equation(s):
// \i1|B_reg~11_combout  = ( \LD~q  ) # ( !\LD~q  & ( \i1|A_reg [21] ) )

	.dataa(gnd),
	.datab(!\i1|A_reg [21]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LD~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|B_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|B_reg~11 .extended_lut = "off";
defparam \i1|B_reg~11 .lut_mask = 64'h33333333FFFFFFFF;
defparam \i1|B_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y12_N7
dffeas \i1|B_reg[21] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|B_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_reg[21] .is_wysiwyg = "true";
defparam \i1|B_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N51
cyclonev_lcell_comb \i1|C_reg~13 (
// Equation(s):
// \i1|C_reg~13_combout  = ( \i1|B_reg [21] ) # ( !\i1|B_reg [21] & ( \LD~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LD~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|B_reg [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|C_reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|C_reg~13 .extended_lut = "off";
defparam \i1|C_reg~13 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \i1|C_reg~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y12_N53
dffeas \i1|C_reg[21] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|C_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_reg[21] .is_wysiwyg = "true";
defparam \i1|C_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N21
cyclonev_lcell_comb \i1|D_reg[21]~feeder (
// Equation(s):
// \i1|D_reg[21]~feeder_combout  = ( \i1|C_reg [21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|C_reg [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|D_reg[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|D_reg[21]~feeder .extended_lut = "off";
defparam \i1|D_reg[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|D_reg[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y12_N22
dffeas \i1|D_reg[21] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|D_reg[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_reg[21] .is_wysiwyg = "true";
defparam \i1|D_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N3
cyclonev_lcell_comb \i1|Add6~85 (
// Equation(s):
// \i1|Add6~85_sumout  = SUM(( \i1|D_reg [21] ) + ( \i1|Add3~85_sumout  ) + ( \i1|Add6~82  ))
// \i1|Add6~86  = CARRY(( \i1|D_reg [21] ) + ( \i1|Add3~85_sumout  ) + ( \i1|Add6~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|Add3~85_sumout ),
	.datad(!\i1|D_reg [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add6~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~85_sumout ),
	.cout(\i1|Add6~86 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~85 .extended_lut = "off";
defparam \i1|Add6~85 .lut_mask = 64'h0000F0F0000000FF;
defparam \i1|Add6~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y14_N7
dffeas \i1|E_reg[22] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|Add6~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_reg[22] .is_wysiwyg = "true";
defparam \i1|E_reg[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y13_N17
dffeas \i1|F_reg[22] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|E_reg [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_reg[22] .is_wysiwyg = "true";
defparam \i1|F_reg[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y13_N44
dffeas \i1|G_reg[22] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|F_reg [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_reg[22] .is_wysiwyg = "true";
defparam \i1|G_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N57
cyclonev_lcell_comb \i1|H_reg~9 (
// Equation(s):
// \i1|H_reg~9_combout  = ( \i1|G_reg [22] ) # ( !\i1|G_reg [22] & ( \LD~q  ) )

	.dataa(gnd),
	.datab(!\LD~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|G_reg [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|H_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|H_reg~9 .extended_lut = "off";
defparam \i1|H_reg~9 .lut_mask = 64'h33333333FFFFFFFF;
defparam \i1|H_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y14_N59
dffeas \i1|H_reg[22] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|H_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_reg[22] .is_wysiwyg = "true";
defparam \i1|H_reg[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y14_N7
dffeas \i1|A_reg[22] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|Add4~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_reg[22] .is_wysiwyg = "true";
defparam \i1|A_reg[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y15_N48
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG0[20] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG0 [20] = ( \i1|A_reg [22] & ( !\i1|A_reg [1] $ (\i1|A_reg [10]) ) ) # ( !\i1|A_reg [22] & ( !\i1|A_reg [1] $ (!\i1|A_reg [10]) ) )

	.dataa(!\i1|A_reg [1]),
	.datab(gnd),
	.datac(!\i1|A_reg [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_reg [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG0 [20]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[20] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[20] .lut_mask = 64'h5A5A5A5AA5A5A5A5;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[20] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y14_N1
dffeas \i1|A_reg[20] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|Add4~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_reg[20] .is_wysiwyg = "true";
defparam \i1|A_reg[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y15_N39
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG0[18] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG0 [18] = ( \i1|A_reg [8] & ( !\i1|A_reg [31] $ (\i1|A_reg [20]) ) ) # ( !\i1|A_reg [8] & ( !\i1|A_reg [31] $ (!\i1|A_reg [20]) ) )

	.dataa(gnd),
	.datab(!\i1|A_reg [31]),
	.datac(gnd),
	.datad(!\i1|A_reg [20]),
	.datae(gnd),
	.dataf(!\i1|A_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG0 [18]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[18] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[18] .lut_mask = 64'h33CC33CCCC33CC33;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[18] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y15_N56
dffeas \i1|A_reg[18] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|Add4~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_reg[18] .is_wysiwyg = "true";
defparam \i1|A_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N45
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG0[28] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG0 [28] = ( \i1|A_reg[9]~DUPLICATE_q  & ( !\i1|A_reg [18] $ (\i1|A_reg [30]) ) ) # ( !\i1|A_reg[9]~DUPLICATE_q  & ( !\i1|A_reg [18] $ (!\i1|A_reg [30]) ) )

	.dataa(!\i1|A_reg [18]),
	.datab(gnd),
	.datac(!\i1|A_reg [30]),
	.datad(gnd),
	.datae(!\i1|A_reg[9]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG0 [28]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[28] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[28] .lut_mask = 64'h5A5AA5A55A5AA5A5;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[28] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y14_N25
dffeas \i1|A_reg[28] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|Add4~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_reg[28] .is_wysiwyg = "true";
defparam \i1|A_reg[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N51
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG0[26] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG0 [26] = ( \i1|A_reg [7] & ( !\i1|A_reg [16] $ (\i1|A_reg [28]) ) ) # ( !\i1|A_reg [7] & ( !\i1|A_reg [16] $ (!\i1|A_reg [28]) ) )

	.dataa(!\i1|A_reg [16]),
	.datab(gnd),
	.datac(!\i1|A_reg [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_reg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG0 [26]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[26] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[26] .lut_mask = 64'h5A5A5A5AA5A5A5A5;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[26] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y14_N20
dffeas \i1|A_reg[26] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|Add4~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_reg[26] .is_wysiwyg = "true";
defparam \i1|A_reg[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N9
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG0[13] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG0 [13] = ( \i1|A_reg [3] & ( !\i1|A_reg[15]~DUPLICATE_q  $ (\i1|A_reg [26]) ) ) # ( !\i1|A_reg [3] & ( !\i1|A_reg[15]~DUPLICATE_q  $ (!\i1|A_reg [26]) ) )

	.dataa(!\i1|A_reg[15]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\i1|A_reg [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG0 [13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[13] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[13] .lut_mask = 64'h5A5A5A5AA5A5A5A5;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[13] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N24
cyclonev_lcell_comb \i1|A_reg~7 (
// Equation(s):
// \i1|A_reg~7_combout  = ( \i1|Add4~53_sumout  ) # ( !\i1|Add4~53_sumout  & ( \LD~q  ) )

	.dataa(!\LD~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|Add4~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|A_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|A_reg~7 .extended_lut = "off";
defparam \i1|A_reg~7 .lut_mask = 64'h55555555FFFFFFFF;
defparam \i1|A_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y15_N26
dffeas \i1|A_reg[13] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|A_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_reg[13] .is_wysiwyg = "true";
defparam \i1|A_reg[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y15_N0
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG0[0] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG0 [0] = ( \i1|A_reg [22] & ( !\i1|A_reg [13] $ (\i1|A_reg[2]~DUPLICATE_q ) ) ) # ( !\i1|A_reg [22] & ( !\i1|A_reg [13] $ (!\i1|A_reg[2]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\i1|A_reg [13]),
	.datac(gnd),
	.datad(!\i1|A_reg[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\i1|A_reg [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG0 [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[0] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[0] .lut_mask = 64'h33CC33CCCC33CC33;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[0] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y15_N27
cyclonev_lcell_comb \i1|A_reg~0 (
// Equation(s):
// \i1|A_reg~0_combout  = ( \i1|Add4~1_sumout  ) # ( !\i1|Add4~1_sumout  & ( \LD~q  ) )

	.dataa(!\LD~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|A_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|A_reg~0 .extended_lut = "off";
defparam \i1|A_reg~0 .lut_mask = 64'h55555555FFFFFFFF;
defparam \i1|A_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y15_N29
dffeas \i1|A_reg[0]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|A_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|A_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y15_N33
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG0[19] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG0 [19] = ( \i1|A_reg[9]~DUPLICATE_q  & ( !\i1|A_reg[0]~DUPLICATE_q  $ (\i1|A_reg [21]) ) ) # ( !\i1|A_reg[9]~DUPLICATE_q  & ( !\i1|A_reg[0]~DUPLICATE_q  $ (!\i1|A_reg [21]) ) )

	.dataa(!\i1|A_reg[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|A_reg [21]),
	.datae(gnd),
	.dataf(!\i1|A_reg[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG0 [19]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[19] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[19] .lut_mask = 64'h55AA55AAAA55AA55;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[19] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N18
cyclonev_lcell_comb \i1|A_reg~11 (
// Equation(s):
// \i1|A_reg~11_combout  = ( \i1|Add4~77_sumout  ) # ( !\i1|Add4~77_sumout  & ( \LD~q  ) )

	.dataa(!\LD~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|Add4~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|A_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|A_reg~11 .extended_lut = "off";
defparam \i1|A_reg~11 .lut_mask = 64'h55555555FFFFFFFF;
defparam \i1|A_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y15_N20
dffeas \i1|A_reg[19] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|A_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_reg[19] .is_wysiwyg = "true";
defparam \i1|A_reg[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y15_N21
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG0[29] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG0 [29] = ( \i1|A_reg [19] & ( !\i1|A_reg [10] $ (\i1|A_reg [31]) ) ) # ( !\i1|A_reg [19] & ( !\i1|A_reg [10] $ (!\i1|A_reg [31]) ) )

	.dataa(!\i1|A_reg [10]),
	.datab(gnd),
	.datac(!\i1|A_reg [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_reg [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG0 [29]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[29] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[29] .lut_mask = 64'h5A5A5A5AA5A5A5A5;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[29] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y14_N57
cyclonev_lcell_comb \i1|A_reg~14 (
// Equation(s):
// \i1|A_reg~14_combout  = ( \i1|Add4~117_sumout  ) # ( !\i1|Add4~117_sumout  & ( \LD~q  ) )

	.dataa(gnd),
	.datab(!\LD~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|Add4~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|A_reg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|A_reg~14 .extended_lut = "off";
defparam \i1|A_reg~14 .lut_mask = 64'h33333333FFFFFFFF;
defparam \i1|A_reg~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y14_N58
dffeas \i1|A_reg[29]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|A_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_reg[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_reg[29]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|A_reg[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N9
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG0[7] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG0 [7] = ( \i1|A_reg [20] & ( !\i1|A_reg [9] $ (\i1|A_reg[29]~DUPLICATE_q ) ) ) # ( !\i1|A_reg [20] & ( !\i1|A_reg [9] $ (!\i1|A_reg[29]~DUPLICATE_q ) ) )

	.dataa(!\i1|A_reg [9]),
	.datab(!\i1|A_reg[29]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_reg [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG0 [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[7] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[7] .lut_mask = 64'h6666666699999999;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y16_N52
dffeas \i1|A_reg[7] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|Add4~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_reg[7] .is_wysiwyg = "true";
defparam \i1|A_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N54
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG0[17] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG0 [17] = ( \i1|A_reg [19] & ( \i1|A_reg [30] & ( \i1|A_reg [7] ) ) ) # ( !\i1|A_reg [19] & ( \i1|A_reg [30] & ( !\i1|A_reg [7] ) ) ) # ( \i1|A_reg [19] & ( !\i1|A_reg [30] & ( !\i1|A_reg [7] ) ) ) # ( !\i1|A_reg [19] & ( 
// !\i1|A_reg [30] & ( \i1|A_reg [7] ) ) )

	.dataa(gnd),
	.datab(!\i1|A_reg [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\i1|A_reg [19]),
	.dataf(!\i1|A_reg [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG0 [17]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[17] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[17] .lut_mask = 64'h3333CCCCCCCC3333;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[17] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y15_N52
dffeas \i1|A_reg[17] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|Add4~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_reg[17] .is_wysiwyg = "true";
defparam \i1|A_reg[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N39
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG0[4] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG0 [4] = ( \i1|A_reg [6] & ( !\i1|A_reg [17] $ (\i1|A_reg [26]) ) ) # ( !\i1|A_reg [6] & ( !\i1|A_reg [17] $ (!\i1|A_reg [26]) ) )

	.dataa(!\i1|A_reg [17]),
	.datab(gnd),
	.datac(!\i1|A_reg [26]),
	.datad(gnd),
	.datae(!\i1|A_reg [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG0 [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[4] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[4] .lut_mask = 64'h5A5AA5A55A5AA5A5;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y16_N43
dffeas \i1|A_reg[4] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|Add4~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_reg[4] .is_wysiwyg = "true";
defparam \i1|A_reg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N3
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG0[23] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG0 [23] = !\i1|A_reg [4] $ (!\i1|A_reg [25] $ (\i1|A_reg [13]))

	.dataa(!\i1|A_reg [4]),
	.datab(gnd),
	.datac(!\i1|A_reg [25]),
	.datad(!\i1|A_reg [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG0 [23]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[23] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[23] .lut_mask = 64'h5AA55AA55AA55AA5;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[23] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y14_N11
dffeas \i1|A_reg[23] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|Add4~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_reg[23] .is_wysiwyg = "true";
defparam \i1|A_reg[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N0
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG0[1] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG0 [1] = ( \i1|A_reg [3] & ( !\i1|A_reg [14] $ (\i1|A_reg [23]) ) ) # ( !\i1|A_reg [3] & ( !\i1|A_reg [14] $ (!\i1|A_reg [23]) ) )

	.dataa(gnd),
	.datab(!\i1|A_reg [14]),
	.datac(gnd),
	.datad(!\i1|A_reg [23]),
	.datae(gnd),
	.dataf(!\i1|A_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG0 [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[1] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[1] .lut_mask = 64'h33CC33CCCC33CC33;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N15
cyclonev_lcell_comb \i1|A_reg~1 (
// Equation(s):
// \i1|A_reg~1_combout  = ( \i1|Add4~5_sumout  ) # ( !\i1|Add4~5_sumout  & ( \LD~q  ) )

	.dataa(!\LD~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|Add4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|A_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|A_reg~1 .extended_lut = "off";
defparam \i1|A_reg~1 .lut_mask = 64'h55555555FFFFFFFF;
defparam \i1|A_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y16_N16
dffeas \i1|A_reg[1] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|A_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_reg[1] .is_wysiwyg = "true";
defparam \i1|A_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y15_N51
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG0[31] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG0 [31] = ( \i1|A_reg [21] & ( !\i1|A_reg [1] $ (\i1|A_reg[12]~DUPLICATE_q ) ) ) # ( !\i1|A_reg [21] & ( !\i1|A_reg [1] $ (!\i1|A_reg[12]~DUPLICATE_q ) ) )

	.dataa(!\i1|A_reg [1]),
	.datab(gnd),
	.datac(!\i1|A_reg[12]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_reg [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG0 [31]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[31] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[31] .lut_mask = 64'h5A5A5A5AA5A5A5A5;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[31] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y14_N33
cyclonev_lcell_comb \i1|Add4~125 (
// Equation(s):
// \i1|Add4~125_sumout  = SUM(( !\i1|g31_SIG_CH_MAJ_inst|MAJ[31]~31_combout  $ (!\i1|g31_SIG_CH_MAJ_inst|SIG0 [31] $ (\i1|Add3~125_sumout )) ) + ( \i1|Add4~123  ) + ( \i1|Add4~122  ))

	.dataa(gnd),
	.datab(!\i1|g31_SIG_CH_MAJ_inst|MAJ[31]~31_combout ),
	.datac(!\i1|g31_SIG_CH_MAJ_inst|SIG0 [31]),
	.datad(!\i1|Add3~125_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add4~122 ),
	.sharein(\i1|Add4~123 ),
	.combout(),
	.sumout(\i1|Add4~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Add4~125 .extended_lut = "off";
defparam \i1|Add4~125 .lut_mask = 64'h0000000000003CC3;
defparam \i1|Add4~125 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X66_Y14_N34
dffeas \i1|A_reg[31] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|Add4~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_reg[31] .is_wysiwyg = "true";
defparam \i1|A_reg[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y15_N36
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG0[9] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG0 [9] = ( \i1|A_reg [11] & ( !\i1|A_reg [31] $ (\i1|A_reg [22]) ) ) # ( !\i1|A_reg [11] & ( !\i1|A_reg [31] $ (!\i1|A_reg [22]) ) )

	.dataa(gnd),
	.datab(!\i1|A_reg [31]),
	.datac(!\i1|A_reg [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_reg [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG0 [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[9] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[9] .lut_mask = 64'h3C3C3C3CC3C3C3C3;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[9] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N24
cyclonev_lcell_comb \i1|A_reg~5 (
// Equation(s):
// \i1|A_reg~5_combout  = (\i1|Add4~37_sumout ) # (\LD~q )

	.dataa(!\LD~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|Add4~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|A_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|A_reg~5 .extended_lut = "off";
defparam \i1|A_reg~5 .lut_mask = 64'h55FF55FF55FF55FF;
defparam \i1|A_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y16_N25
dffeas \i1|A_reg[9]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|A_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_reg[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_reg[9]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|A_reg[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N33
cyclonev_lcell_comb \i1|B_reg~3 (
// Equation(s):
// \i1|B_reg~3_combout  = (\i1|A_reg[9]~DUPLICATE_q ) # (\LD~q )

	.dataa(!\LD~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|A_reg[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|B_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|B_reg~3 .extended_lut = "off";
defparam \i1|B_reg~3 .lut_mask = 64'h55FF55FF55FF55FF;
defparam \i1|B_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y14_N52
dffeas \i1|B_reg[9] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|B_reg~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_reg[9] .is_wysiwyg = "true";
defparam \i1|B_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N48
cyclonev_lcell_comb \i1|C_reg~5 (
// Equation(s):
// \i1|C_reg~5_combout  = ( \i1|B_reg [9] ) # ( !\i1|B_reg [9] & ( \LD~q  ) )

	.dataa(gnd),
	.datab(!\LD~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\i1|B_reg [9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|C_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|C_reg~5 .extended_lut = "off";
defparam \i1|C_reg~5 .lut_mask = 64'h3333FFFF3333FFFF;
defparam \i1|C_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y14_N50
dffeas \i1|C_reg[9] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|C_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_reg[9] .is_wysiwyg = "true";
defparam \i1|C_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N36
cyclonev_lcell_comb \i1|D_reg[9]~feeder (
// Equation(s):
// \i1|D_reg[9]~feeder_combout  = ( \i1|C_reg [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|C_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|D_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|D_reg[9]~feeder .extended_lut = "off";
defparam \i1|D_reg[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i1|D_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y14_N37
dffeas \i1|D_reg[9] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|D_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_reg[9] .is_wysiwyg = "true";
defparam \i1|D_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N24
cyclonev_lcell_comb \i1|Add6~33 (
// Equation(s):
// \i1|Add6~33_sumout  = SUM(( \i1|D_reg [8] ) + ( \i1|Add3~33_sumout  ) + ( \i1|Add6~30  ))
// \i1|Add6~34  = CARRY(( \i1|D_reg [8] ) + ( \i1|Add3~33_sumout  ) + ( \i1|Add6~30  ))

	.dataa(!\i1|D_reg [8]),
	.datab(gnd),
	.datac(!\i1|Add3~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~33_sumout ),
	.cout(\i1|Add6~34 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~33 .extended_lut = "off";
defparam \i1|Add6~33 .lut_mask = 64'h0000F0F000005555;
defparam \i1|Add6~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N27
cyclonev_lcell_comb \i1|Add6~37 (
// Equation(s):
// \i1|Add6~37_sumout  = SUM(( \i1|D_reg [9] ) + ( \i1|Add3~37_sumout  ) + ( \i1|Add6~34  ))
// \i1|Add6~38  = CARRY(( \i1|D_reg [9] ) + ( \i1|Add3~37_sumout  ) + ( \i1|Add6~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|Add3~37_sumout ),
	.datad(!\i1|D_reg [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i1|Add6~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i1|Add6~37_sumout ),
	.cout(\i1|Add6~38 ),
	.shareout());
// synopsys translate_off
defparam \i1|Add6~37 .extended_lut = "off";
defparam \i1|Add6~37 .lut_mask = 64'h0000F0F0000000FF;
defparam \i1|Add6~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y17_N15
cyclonev_lcell_comb \i1|E_reg~7 (
// Equation(s):
// \i1|E_reg~7_combout  = ( \i1|Add6~37_sumout  ) # ( !\i1|Add6~37_sumout  & ( \LD~q  ) )

	.dataa(gnd),
	.datab(!\LD~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|Add6~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|E_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|E_reg~7 .extended_lut = "off";
defparam \i1|E_reg~7 .lut_mask = 64'h33333333FFFFFFFF;
defparam \i1|E_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y17_N17
dffeas \i1|E_reg[9] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|E_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_reg[9] .is_wysiwyg = "true";
defparam \i1|E_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y17_N2
dffeas \i1|G_reg[9]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|F_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_reg[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_reg[9]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|G_reg[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y17_N42
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|CH[9]~9 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|CH[9]~9_combout  = ( \i1|G_reg[9]~DUPLICATE_q  & ( \i1|F_reg [9] ) ) # ( !\i1|G_reg[9]~DUPLICATE_q  & ( \i1|F_reg [9] & ( \i1|E_reg [9] ) ) ) # ( \i1|G_reg[9]~DUPLICATE_q  & ( !\i1|F_reg [9] & ( !\i1|E_reg [9] ) ) )

	.dataa(gnd),
	.datab(!\i1|E_reg [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\i1|G_reg[9]~DUPLICATE_q ),
	.dataf(!\i1|F_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|CH[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|CH[9]~9 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|CH[9]~9 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \i1|g31_SIG_CH_MAJ_inst|CH[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y16_N29
dffeas \i1|E_reg[10] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|Add6~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_reg[10] .is_wysiwyg = "true";
defparam \i1|E_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y16_N56
dffeas \i1|F_reg[10] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|E_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_reg[10] .is_wysiwyg = "true";
defparam \i1|F_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y16_N41
dffeas \i1|G_reg[10] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|F_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_reg[10] .is_wysiwyg = "true";
defparam \i1|G_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N3
cyclonev_lcell_comb \i1|H_reg~4 (
// Equation(s):
// \i1|H_reg~4_combout  = ( \LD~q  ) # ( !\LD~q  & ( \i1|G_reg [10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|G_reg [10]),
	.datae(gnd),
	.dataf(!\LD~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|H_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|H_reg~4 .extended_lut = "off";
defparam \i1|H_reg~4 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \i1|H_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y15_N5
dffeas \i1|H_reg[10] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|H_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_reg[10] .is_wysiwyg = "true";
defparam \i1|H_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N27
cyclonev_lcell_comb \i1|A_reg~6 (
// Equation(s):
// \i1|A_reg~6_combout  = ( \i1|Add4~41_sumout  ) # ( !\i1|Add4~41_sumout  & ( \LD~q  ) )

	.dataa(!\LD~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|Add4~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|A_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|A_reg~6 .extended_lut = "off";
defparam \i1|A_reg~6 .lut_mask = 64'h55555555FFFFFFFF;
defparam \i1|A_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y15_N29
dffeas \i1|A_reg[10] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|A_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_reg[10] .is_wysiwyg = "true";
defparam \i1|A_reg[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y15_N18
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG0[8] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG0 [8] = ( \i1|A_reg [21] & ( !\i1|A_reg [10] $ (\i1|A_reg [30]) ) ) # ( !\i1|A_reg [21] & ( !\i1|A_reg [10] $ (!\i1|A_reg [30]) ) )

	.dataa(!\i1|A_reg [10]),
	.datab(gnd),
	.datac(!\i1|A_reg [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_reg [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG0 [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[8] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[8] .lut_mask = 64'h5A5A5A5AA5A5A5A5;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[8] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y16_N56
dffeas \i1|A_reg[8]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|Add4~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_reg[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_reg[8]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|A_reg[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y16_N47
dffeas \i1|B_reg[8] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|A_reg[8]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_reg[8] .is_wysiwyg = "true";
defparam \i1|B_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N3
cyclonev_lcell_comb \i1|C_reg~4 (
// Equation(s):
// \i1|C_reg~4_combout  = ( \i1|B_reg [8] ) # ( !\i1|B_reg [8] & ( \LD~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LD~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|B_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|C_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|C_reg~4 .extended_lut = "off";
defparam \i1|C_reg~4 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \i1|C_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y12_N4
dffeas \i1|C_reg[8] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|C_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_reg[8] .is_wysiwyg = "true";
defparam \i1|C_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N12
cyclonev_lcell_comb \i1|D_reg~4 (
// Equation(s):
// \i1|D_reg~4_combout  = ( \i1|C_reg [8] ) # ( !\i1|C_reg [8] & ( \LD~q  ) )

	.dataa(gnd),
	.datab(!\LD~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|C_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|D_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|D_reg~4 .extended_lut = "off";
defparam \i1|D_reg~4 .lut_mask = 64'h33333333FFFFFFFF;
defparam \i1|D_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y12_N13
dffeas \i1|D_reg[8] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|D_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_reg[8] .is_wysiwyg = "true";
defparam \i1|D_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y16_N28
dffeas \i1|E_reg[8] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|Add6~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_reg[8] .is_wysiwyg = "true";
defparam \i1|E_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N18
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG1[15] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG1 [15] = ( \i1|E_reg[26]~DUPLICATE_q  & ( !\i1|E_reg [21] $ (\i1|E_reg [8]) ) ) # ( !\i1|E_reg[26]~DUPLICATE_q  & ( !\i1|E_reg [21] $ (!\i1|E_reg [8]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|E_reg [21]),
	.datad(!\i1|E_reg [8]),
	.datae(gnd),
	.dataf(!\i1|E_reg[26]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG1 [15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[15] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[15] .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[15] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N3
cyclonev_lcell_comb \i1|A_reg~9 (
// Equation(s):
// \i1|A_reg~9_combout  = ( \LD~q  ) # ( !\LD~q  & ( \i1|Add4~61_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|Add4~61_sumout ),
	.datae(gnd),
	.dataf(!\LD~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|A_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|A_reg~9 .extended_lut = "off";
defparam \i1|A_reg~9 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \i1|A_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y15_N5
dffeas \i1|A_reg[15] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|A_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_reg[15] .is_wysiwyg = "true";
defparam \i1|A_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N30
cyclonev_lcell_comb \i1|B_reg~7 (
// Equation(s):
// \i1|B_reg~7_combout  = ( \i1|A_reg [15] ) # ( !\i1|A_reg [15] & ( \LD~q  ) )

	.dataa(gnd),
	.datab(!\LD~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|A_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|B_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|B_reg~7 .extended_lut = "off";
defparam \i1|B_reg~7 .lut_mask = 64'h33333333FFFFFFFF;
defparam \i1|B_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y12_N31
dffeas \i1|B_reg[15] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|B_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_reg[15] .is_wysiwyg = "true";
defparam \i1|B_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N39
cyclonev_lcell_comb \i1|C_reg~9 (
// Equation(s):
// \i1|C_reg~9_combout  = ( \i1|B_reg [15] ) # ( !\i1|B_reg [15] & ( \LD~q  ) )

	.dataa(gnd),
	.datab(!\LD~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|B_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|C_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|C_reg~9 .extended_lut = "off";
defparam \i1|C_reg~9 .lut_mask = 64'h33333333FFFFFFFF;
defparam \i1|C_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y12_N41
dffeas \i1|C_reg[15] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|C_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_reg[15] .is_wysiwyg = "true";
defparam \i1|C_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N36
cyclonev_lcell_comb \i1|D_reg~9 (
// Equation(s):
// \i1|D_reg~9_combout  = ( \i1|C_reg [15] ) # ( !\i1|C_reg [15] & ( \LD~q  ) )

	.dataa(gnd),
	.datab(!\LD~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|C_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|D_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|D_reg~9 .extended_lut = "off";
defparam \i1|D_reg~9 .lut_mask = 64'h33333333FFFFFFFF;
defparam \i1|D_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y12_N37
dffeas \i1|D_reg[15] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|D_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_reg[15] .is_wysiwyg = "true";
defparam \i1|D_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y16_N22
dffeas \i1|E_reg[16] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|Add6~65_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_reg[16] .is_wysiwyg = "true";
defparam \i1|E_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N36
cyclonev_lcell_comb \i1|F_reg~6 (
// Equation(s):
// \i1|F_reg~6_combout  = ( \i1|E_reg [16] ) # ( !\i1|E_reg [16] & ( \LD~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LD~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|E_reg [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|F_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|F_reg~6 .extended_lut = "off";
defparam \i1|F_reg~6 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \i1|F_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y15_N2
dffeas \i1|F_reg[16] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|F_reg~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_reg[16] .is_wysiwyg = "true";
defparam \i1|F_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N24
cyclonev_lcell_comb \i1|G_reg~10 (
// Equation(s):
// \i1|G_reg~10_combout  = ( \LD~q  ) # ( !\LD~q  & ( \i1|F_reg [16] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|F_reg [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LD~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|G_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|G_reg~10 .extended_lut = "off";
defparam \i1|G_reg~10 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \i1|G_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y15_N26
dffeas \i1|G_reg[16] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|G_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_reg[16] .is_wysiwyg = "true";
defparam \i1|G_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N6
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|CH[16]~16 (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|CH[16]~16_combout  = ( \i1|E_reg [16] & ( \i1|F_reg [16] ) ) # ( !\i1|E_reg [16] & ( \i1|G_reg [16] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|G_reg [16]),
	.datad(!\i1|F_reg [16]),
	.datae(gnd),
	.dataf(!\i1|E_reg [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|CH[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|CH[16]~16 .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|CH[16]~16 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \i1|g31_SIG_CH_MAJ_inst|CH[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N12
cyclonev_lcell_comb \i1|A_reg~10 (
// Equation(s):
// \i1|A_reg~10_combout  = ( \i1|Add4~65_sumout  ) # ( !\i1|Add4~65_sumout  & ( \LD~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LD~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|Add4~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|A_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|A_reg~10 .extended_lut = "off";
defparam \i1|A_reg~10 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \i1|A_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y15_N13
dffeas \i1|A_reg[16] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|A_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_reg[16] .is_wysiwyg = "true";
defparam \i1|A_reg[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N27
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG0[14] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG0 [14] = ( \i1|A_reg [4] & ( !\i1|A_reg [16] $ (\i1|A_reg [27]) ) ) # ( !\i1|A_reg [4] & ( !\i1|A_reg [16] $ (!\i1|A_reg [27]) ) )

	.dataa(!\i1|A_reg [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i1|A_reg [27]),
	.datae(gnd),
	.dataf(!\i1|A_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG0 [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[14] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[14] .lut_mask = 64'h55AA55AAAA55AA55;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG0[14] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N21
cyclonev_lcell_comb \i1|A_reg~8 (
// Equation(s):
// \i1|A_reg~8_combout  = ( \i1|Add4~57_sumout  ) # ( !\i1|Add4~57_sumout  & ( \LD~q  ) )

	.dataa(!\LD~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|Add4~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|A_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|A_reg~8 .extended_lut = "off";
defparam \i1|A_reg~8 .lut_mask = 64'h55555555FFFFFFFF;
defparam \i1|A_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y15_N22
dffeas \i1|A_reg[14] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|A_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_reg[14] .is_wysiwyg = "true";
defparam \i1|A_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y14_N20
dffeas \i1|B_reg[14] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|A_reg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_reg[14] .is_wysiwyg = "true";
defparam \i1|B_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N21
cyclonev_lcell_comb \i1|C_reg~8 (
// Equation(s):
// \i1|C_reg~8_combout  = (\i1|B_reg [14]) # (\LD~q )

	.dataa(gnd),
	.datab(!\LD~q ),
	.datac(gnd),
	.datad(!\i1|B_reg [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|C_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|C_reg~8 .extended_lut = "off";
defparam \i1|C_reg~8 .lut_mask = 64'h33FF33FF33FF33FF;
defparam \i1|C_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y12_N22
dffeas \i1|C_reg[14] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|C_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_reg[14] .is_wysiwyg = "true";
defparam \i1|C_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N33
cyclonev_lcell_comb \i1|D_reg~8 (
// Equation(s):
// \i1|D_reg~8_combout  = ( \i1|C_reg [14] ) # ( !\i1|C_reg [14] & ( \LD~q  ) )

	.dataa(gnd),
	.datab(!\LD~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|C_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|D_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|D_reg~8 .extended_lut = "off";
defparam \i1|D_reg~8 .lut_mask = 64'h33333333FFFFFFFF;
defparam \i1|D_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y12_N34
dffeas \i1|D_reg[14] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|D_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|D_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|D_reg[14] .is_wysiwyg = "true";
defparam \i1|D_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y17_N27
cyclonev_lcell_comb \i1|E_reg~9 (
// Equation(s):
// \i1|E_reg~9_combout  = ( \i1|Add6~57_sumout  ) # ( !\i1|Add6~57_sumout  & ( \LD~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LD~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|Add6~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|E_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|E_reg~9 .extended_lut = "off";
defparam \i1|E_reg~9 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \i1|E_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y17_N29
dffeas \i1|E_reg[14] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|E_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_reg[14] .is_wysiwyg = "true";
defparam \i1|E_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y17_N54
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG1[21] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG1 [21] = ( \i1|E_reg[27]~DUPLICATE_q  & ( !\i1|E_reg[0]~DUPLICATE_q  $ (\i1|E_reg [14]) ) ) # ( !\i1|E_reg[27]~DUPLICATE_q  & ( !\i1|E_reg[0]~DUPLICATE_q  $ (!\i1|E_reg [14]) ) )

	.dataa(gnd),
	.datab(!\i1|E_reg[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\i1|E_reg [14]),
	.datae(gnd),
	.dataf(!\i1|E_reg[27]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG1 [21]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[21] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[21] .lut_mask = 64'h33CC33CCCC33CC33;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[21] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y14_N5
dffeas \i1|E_reg[21] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|Add6~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_reg[21] .is_wysiwyg = "true";
defparam \i1|E_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N42
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG1[28] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG1 [28] = !\i1|E_reg [21] $ (!\i1|E_reg[2]~DUPLICATE_q  $ (\i1|E_reg [7]))

	.dataa(gnd),
	.datab(!\i1|E_reg [21]),
	.datac(!\i1|E_reg[2]~DUPLICATE_q ),
	.datad(!\i1|E_reg [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG1 [28]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[28] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[28] .lut_mask = 64'h3CC33CC33CC33CC3;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[28] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N45
cyclonev_lcell_comb \i1|E_reg~14 (
// Equation(s):
// \i1|E_reg~14_combout  = ( \i1|Add6~113_sumout  ) # ( !\i1|Add6~113_sumout  & ( \LD~q  ) )

	.dataa(gnd),
	.datab(!\LD~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|Add6~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|E_reg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|E_reg~14 .extended_lut = "off";
defparam \i1|E_reg~14 .lut_mask = 64'h33333333FFFFFFFF;
defparam \i1|E_reg~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y14_N46
dffeas \i1|E_reg[28]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|E_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_reg[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_reg[28]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|E_reg[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N54
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG1[17] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG1 [17] = ( \i1|E_reg [23] & ( !\i1|E_reg[28]~DUPLICATE_q  $ (\i1|E_reg [10]) ) ) # ( !\i1|E_reg [23] & ( !\i1|E_reg[28]~DUPLICATE_q  $ (!\i1|E_reg [10]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i1|E_reg[28]~DUPLICATE_q ),
	.datad(!\i1|E_reg [10]),
	.datae(gnd),
	.dataf(!\i1|E_reg [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG1 [17]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[17] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[17] .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[17] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N27
cyclonev_lcell_comb \i1|E_reg~10 (
// Equation(s):
// \i1|E_reg~10_combout  = ( \i1|Add6~69_sumout  ) # ( !\i1|Add6~69_sumout  & ( \LD~q  ) )

	.dataa(gnd),
	.datab(!\LD~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|Add6~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|E_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|E_reg~10 .extended_lut = "off";
defparam \i1|E_reg~10 .lut_mask = 64'h33333333FFFFFFFF;
defparam \i1|E_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y13_N29
dffeas \i1|E_reg[17]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|E_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_reg[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_reg[17]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|E_reg[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N15
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG1[6] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG1 [6] = ( \i1|E_reg [31] & ( !\i1|E_reg[17]~DUPLICATE_q  $ (\i1|E_reg [12]) ) ) # ( !\i1|E_reg [31] & ( !\i1|E_reg[17]~DUPLICATE_q  $ (!\i1|E_reg [12]) ) )

	.dataa(!\i1|E_reg[17]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\i1|E_reg [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|E_reg [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG1 [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[6] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[6] .lut_mask = 64'h5A5A5A5AA5A5A5A5;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N15
cyclonev_lcell_comb \i1|E_reg~6 (
// Equation(s):
// \i1|E_reg~6_combout  = ( \i1|Add6~25_sumout  ) # ( !\i1|Add6~25_sumout  & ( \LD~q  ) )

	.dataa(!\LD~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|Add6~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|E_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|E_reg~6 .extended_lut = "off";
defparam \i1|E_reg~6 .lut_mask = 64'h55555555FFFFFFFF;
defparam \i1|E_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y16_N17
dffeas \i1|E_reg[6]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|E_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_reg[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_reg[6]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|E_reg[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N12
cyclonev_lcell_comb \i1|g31_SIG_CH_MAJ_inst|SIG1[0] (
// Equation(s):
// \i1|g31_SIG_CH_MAJ_inst|SIG1 [0] = ( \i1|E_reg [25] & ( !\i1|E_reg[6]~DUPLICATE_q  $ (\i1|E_reg [11]) ) ) # ( !\i1|E_reg [25] & ( !\i1|E_reg[6]~DUPLICATE_q  $ (!\i1|E_reg [11]) ) )

	.dataa(gnd),
	.datab(!\i1|E_reg[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\i1|E_reg [11]),
	.datae(gnd),
	.dataf(!\i1|E_reg [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|g31_SIG_CH_MAJ_inst|SIG1 [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[0] .extended_lut = "off";
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[0] .lut_mask = 64'h33CC33CCCC33CC33;
defparam \i1|g31_SIG_CH_MAJ_inst|SIG1[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N6
cyclonev_lcell_comb \i1|E_reg~0 (
// Equation(s):
// \i1|E_reg~0_combout  = ( \i1|Add6~1_sumout  ) # ( !\i1|Add6~1_sumout  & ( \LD~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LD~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|Add6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|E_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|E_reg~0 .extended_lut = "off";
defparam \i1|E_reg~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \i1|E_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y17_N7
dffeas \i1|E_reg[0]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|E_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|E_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y17_N5
dffeas \i1|F_reg[0] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|E_reg[0]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_reg[0] .is_wysiwyg = "true";
defparam \i1|F_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N30
cyclonev_lcell_comb \i1|G_reg~0 (
// Equation(s):
// \i1|G_reg~0_combout  = ( \i1|F_reg [0] ) # ( !\i1|F_reg [0] & ( \LD~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LD~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|F_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|G_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|G_reg~0 .extended_lut = "off";
defparam \i1|G_reg~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \i1|G_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y17_N31
dffeas \i1|G_reg[0]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|G_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|G_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y15_N54
cyclonev_lcell_comb \i1|H_reg~0 (
// Equation(s):
// \i1|H_reg~0_combout  = ( \i1|G_reg[0]~DUPLICATE_q  & ( \LD~q  ) ) # ( !\i1|G_reg[0]~DUPLICATE_q  & ( \LD~q  ) ) # ( \i1|G_reg[0]~DUPLICATE_q  & ( !\LD~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\i1|G_reg[0]~DUPLICATE_q ),
	.dataf(!\LD~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|H_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|H_reg~0 .extended_lut = "off";
defparam \i1|H_reg~0 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \i1|H_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y16_N32
dffeas \i1|H_reg[0] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|H_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_reg[0] .is_wysiwyg = "true";
defparam \i1|H_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y14_N49
dffeas \i1|H_reg[21]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|H_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_reg[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_reg[21]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|H_reg[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y14_N58
dffeas \i1|H_reg[22]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|H_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_reg[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_reg[22]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|H_reg[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y14_N52
dffeas \i1|H_reg[24]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|H_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_reg[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_reg[24]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|H_reg[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y14_N55
dffeas \i1|H_reg[25] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|H_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|H_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|H_reg[25] .is_wysiwyg = "true";
defparam \i1|H_reg[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y14_N19
dffeas \i1|G_reg[23]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|G_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_reg[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_reg[23]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|G_reg[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y14_N46
dffeas \i1|G_reg[31] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|F_reg [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|G_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|G_reg[31] .is_wysiwyg = "true";
defparam \i1|G_reg[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y16_N34
dffeas \i1|F_reg[7] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|F_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_reg[7] .is_wysiwyg = "true";
defparam \i1|F_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y17_N4
dffeas \i1|F_reg[13] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|F_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_reg[13] .is_wysiwyg = "true";
defparam \i1|F_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y17_N46
dffeas \i1|F_reg[15] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|E_reg [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|F_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|F_reg[15] .is_wysiwyg = "true";
defparam \i1|F_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y13_N28
dffeas \i1|E_reg[17] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|E_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|E_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|E_reg[17] .is_wysiwyg = "true";
defparam \i1|E_reg[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y16_N52
dffeas \i1|C_reg[3] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|B_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_reg[3] .is_wysiwyg = "true";
defparam \i1|C_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y12_N28
dffeas \i1|C_reg[20] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|B_reg[20]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_reg[20] .is_wysiwyg = "true";
defparam \i1|C_reg[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y16_N40
dffeas \i1|C_reg[22]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|C_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_reg[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_reg[22]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|C_reg[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y12_N7
dffeas \i1|C_reg[26]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|C_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_reg[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_reg[26]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|C_reg[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y12_N40
dffeas \i1|C_reg[27] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|C_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|C_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|C_reg[27] .is_wysiwyg = "true";
defparam \i1|C_reg[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y12_N20
dffeas \i1|B_reg[16] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|B_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_reg[16] .is_wysiwyg = "true";
defparam \i1|B_reg[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y12_N37
dffeas \i1|B_reg[20] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i1|A_reg [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LD~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_reg[20] .is_wysiwyg = "true";
defparam \i1|B_reg[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y12_N4
dffeas \i1|B_reg[24] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|B_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_reg[24] .is_wysiwyg = "true";
defparam \i1|B_reg[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y12_N46
dffeas \i1|B_reg[29]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|B_reg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|B_reg[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|B_reg[29]~DUPLICATE .is_wysiwyg = "true";
defparam \i1|B_reg[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y14_N59
dffeas \i1|A_reg[29] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i1|A_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|A_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|A_reg[29] .is_wysiwyg = "true";
defparam \i1|A_reg[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y28_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
