verilog xil_defaultlib --include "../../../../project_GYRO_Jan_25_2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_GYRO_Jan_25_2019.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../project_GYRO_Jan_25_2019.srcs/sources_1/bd/design_1/ipshared/70fd/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ipshared/1c3f/hdl/axi4_pl_interrupt_generator_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/1c3f/hdl/axi4_pl_interrupt_generator_v1_0.v" \
"../../../bd/design_1/ip/design_1_axi4_pl_interrupt_ge_0_0/sim/design_1_axi4_pl_interrupt_ge_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ipshared/e62d/hdl/SPI_ip_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/e62d/hdl/SPI_ip_v1_0.v" \
"../../../bd/design_1/ip/design_1_SPI_ip_0_1/sim/design_1_SPI_ip_0_1.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ipshared/4584/src/Packetizer.v" \
"../../../bd/design_1/ipshared/4584/src/StreamPipeline.v" \
"../../../bd/design_1/ipshared/4584/src/Tokenizer.v" \
"../../../bd/design_1/ipshared/4584/src/gyro_basics.v" \
"../../../bd/design_1/ipshared/4584/src/StreamGenerator.v" \
"../../../bd/design_1/ipshared/4584/src/axi_gyro_hsi_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/4584/hdl/axi_gyro_hsi_v1_0.v" \
"../../../bd/design_1/ip/design_1_axi_gyro_hsi_0_0/sim/design_1_axi_gyro_hsi_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
