#############################################
#	Synopsys Design Constraints (SDC)
#	For FPGA fabric 
#	Description: Constrain timing of Switch Block sb_1__1_ for PnR
#	Author: Xifan TANG 
#	Organization: University of Utah 
#	Date: Fri Sep  5 11:54:20 2025
#############################################

#############################################
#	Define time unit 
#############################################
set_units -time s

set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_[0] -to fpga_top/sb_1__1_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[1] -to fpga_top/sb_1__1_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_1__1_/chany_bottom_out[1] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[1] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[1] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[2] -to fpga_top/sb_1__1_/chany_bottom_out[1] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_7_[0] -to fpga_top/sb_1__1_/chany_bottom_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[3] -to fpga_top/sb_1__1_/chany_bottom_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_8_[0] -to fpga_top/sb_1__1_/chany_bottom_out[3] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[3] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[3] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[4] -to fpga_top/sb_1__1_/chany_bottom_out[3] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_9_[0] -to fpga_top/sb_1__1_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[5] -to fpga_top/sb_1__1_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_[0] -to fpga_top/sb_1__1_/chany_bottom_out[5] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[5] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[6] -to fpga_top/sb_1__1_/chany_bottom_out[5] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_1__1_/chany_bottom_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[7] -to fpga_top/sb_1__1_/chany_bottom_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_1__1_/chany_bottom_out[7] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[7] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[8] -to fpga_top/sb_1__1_/chany_bottom_out[7] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_4_[0] -to fpga_top/sb_1__1_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[9] -to fpga_top/sb_1__1_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_[0] -to fpga_top/sb_1__1_/chany_bottom_out[9] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_[0] -to fpga_top/sb_1__1_/chany_bottom_out[9] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[9] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[10] -to fpga_top/sb_1__1_/chany_bottom_out[9] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_1__1_/chany_bottom_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_1__1_/chany_bottom_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[11] -to fpga_top/sb_1__1_/chany_bottom_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_1__1_/chany_bottom_out[11] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_7_[0] -to fpga_top/sb_1__1_/chany_bottom_out[11] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[11] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[12] -to fpga_top/sb_1__1_/chany_bottom_out[11] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_4_[0] -to fpga_top/sb_1__1_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_8_[0] -to fpga_top/sb_1__1_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[13] -to fpga_top/sb_1__1_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_[0] -to fpga_top/sb_1__1_/chany_bottom_out[13] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_9_[0] -to fpga_top/sb_1__1_/chany_bottom_out[13] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[13] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[14] -to fpga_top/sb_1__1_/chany_bottom_out[13] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_1__1_/chany_bottom_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[15] -to fpga_top/sb_1__1_/chany_bottom_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_7_[0] -to fpga_top/sb_1__1_/chany_bottom_out[15] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[15] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[16] -to fpga_top/sb_1__1_/chany_bottom_out[15] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_8_[0] -to fpga_top/sb_1__1_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[17] -to fpga_top/sb_1__1_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[17] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_9_[0] -to fpga_top/sb_1__1_/chany_bottom_out[17] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[18] -to fpga_top/sb_1__1_/chany_bottom_out[17] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_[0] -to fpga_top/sb_1__1_/chany_bottom_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[19] -to fpga_top/sb_1__1_/chany_bottom_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_1__1_/chany_bottom_out[19] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[19] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[20] -to fpga_top/sb_1__1_/chany_bottom_out[19] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_1__1_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[21] -to fpga_top/sb_1__1_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_4_[0] -to fpga_top/sb_1__1_/chany_bottom_out[21] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[21] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[22] -to fpga_top/sb_1__1_/chany_bottom_out[21] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_[0] -to fpga_top/sb_1__1_/chany_bottom_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[23] -to fpga_top/sb_1__1_/chany_bottom_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_1__1_/chany_bottom_out[23] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[23] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[24] -to fpga_top/sb_1__1_/chany_bottom_out[23] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_7_[0] -to fpga_top/sb_1__1_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[25] -to fpga_top/sb_1__1_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_8_[0] -to fpga_top/sb_1__1_/chany_bottom_out[25] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[25] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[26] -to fpga_top/sb_1__1_/chany_bottom_out[25] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_9_[0] -to fpga_top/sb_1__1_/chany_bottom_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[27] -to fpga_top/sb_1__1_/chany_bottom_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_[0] -to fpga_top/sb_1__1_/chany_bottom_out[27] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[27] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[28] -to fpga_top/sb_1__1_/chany_bottom_out[27] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_1__1_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[29] -to fpga_top/sb_1__1_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_1__1_/chany_bottom_out[29] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[29] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[30] -to fpga_top/sb_1__1_/chany_bottom_out[29] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_4_[0] -to fpga_top/sb_1__1_/chany_bottom_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[31] -to fpga_top/sb_1__1_/chany_bottom_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_[0] -to fpga_top/sb_1__1_/chany_bottom_out[31] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[31] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[32] -to fpga_top/sb_1__1_/chany_bottom_out[31] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_1__1_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[33] -to fpga_top/sb_1__1_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_7_[0] -to fpga_top/sb_1__1_/chany_bottom_out[33] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[33] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[34] -to fpga_top/sb_1__1_/chany_bottom_out[33] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_8_[0] -to fpga_top/sb_1__1_/chany_bottom_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[35] -to fpga_top/sb_1__1_/chany_bottom_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[35] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_9_[0] -to fpga_top/sb_1__1_/chany_bottom_out[35] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[36] -to fpga_top/sb_1__1_/chany_bottom_out[35] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_[0] -to fpga_top/sb_1__1_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[37] -to fpga_top/sb_1__1_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_1__1_/chany_bottom_out[37] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[37] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[38] -to fpga_top/sb_1__1_/chany_bottom_out[37] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_1__1_/chany_bottom_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[39] -to fpga_top/sb_1__1_/chany_bottom_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_4_[0] -to fpga_top/sb_1__1_/chany_bottom_out[39] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[39] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[40] -to fpga_top/sb_1__1_/chany_bottom_out[39] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_[0] -to fpga_top/sb_1__1_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[41] -to fpga_top/sb_1__1_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_1__1_/chany_bottom_out[41] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[41] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[42] -to fpga_top/sb_1__1_/chany_bottom_out[41] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_7_[0] -to fpga_top/sb_1__1_/chany_bottom_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[43] -to fpga_top/sb_1__1_/chany_bottom_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_8_[0] -to fpga_top/sb_1__1_/chany_bottom_out[43] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[43] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[44] -to fpga_top/sb_1__1_/chany_bottom_out[43] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_9_[0] -to fpga_top/sb_1__1_/chany_bottom_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[45] -to fpga_top/sb_1__1_/chany_bottom_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_[0] -to fpga_top/sb_1__1_/chany_bottom_out[45] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[45] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[46] -to fpga_top/sb_1__1_/chany_bottom_out[45] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_1__1_/chany_bottom_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[47] -to fpga_top/sb_1__1_/chany_bottom_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_1__1_/chany_bottom_out[47] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[47] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[48] -to fpga_top/sb_1__1_/chany_bottom_out[47] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_4_[0] -to fpga_top/sb_1__1_/chany_bottom_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[49] -to fpga_top/sb_1__1_/chany_bottom_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_[0] -to fpga_top/sb_1__1_/chany_bottom_out[49] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[49] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[50] -to fpga_top/sb_1__1_/chany_bottom_out[49] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_1__1_/chany_bottom_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[51] -to fpga_top/sb_1__1_/chany_bottom_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_7_[0] -to fpga_top/sb_1__1_/chany_bottom_out[51] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[51] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[52] -to fpga_top/sb_1__1_/chany_bottom_out[51] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_8_[0] -to fpga_top/sb_1__1_/chany_bottom_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[53] -to fpga_top/sb_1__1_/chany_bottom_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[53] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_9_[0] -to fpga_top/sb_1__1_/chany_bottom_out[53] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[54] -to fpga_top/sb_1__1_/chany_bottom_out[53] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_[0] -to fpga_top/sb_1__1_/chany_bottom_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[55] -to fpga_top/sb_1__1_/chany_bottom_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_1__1_/chany_bottom_out[55] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[55] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[56] -to fpga_top/sb_1__1_/chany_bottom_out[55] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_1__1_/chany_bottom_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[57] -to fpga_top/sb_1__1_/chany_bottom_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_4_[0] -to fpga_top/sb_1__1_/chany_bottom_out[57] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[57] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[58] -to fpga_top/sb_1__1_/chany_bottom_out[57] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_[0] -to fpga_top/sb_1__1_/chany_bottom_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[59] -to fpga_top/sb_1__1_/chany_bottom_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_1__1_/chany_bottom_out[59] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[59] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[60] -to fpga_top/sb_1__1_/chany_bottom_out[59] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_7_[0] -to fpga_top/sb_1__1_/chany_bottom_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[61] -to fpga_top/sb_1__1_/chany_bottom_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_8_[0] -to fpga_top/sb_1__1_/chany_bottom_out[61] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[61] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[62] -to fpga_top/sb_1__1_/chany_bottom_out[61] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_9_[0] -to fpga_top/sb_1__1_/chany_bottom_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[63] -to fpga_top/sb_1__1_/chany_bottom_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_[0] -to fpga_top/sb_1__1_/chany_bottom_out[63] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[63] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[64] -to fpga_top/sb_1__1_/chany_bottom_out[63] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_1__1_/chany_bottom_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[65] -to fpga_top/sb_1__1_/chany_bottom_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_1__1_/chany_bottom_out[65] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[65] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[66] -to fpga_top/sb_1__1_/chany_bottom_out[65] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_4_[0] -to fpga_top/sb_1__1_/chany_bottom_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[67] -to fpga_top/sb_1__1_/chany_bottom_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_[0] -to fpga_top/sb_1__1_/chany_bottom_out[67] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[67] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[68] -to fpga_top/sb_1__1_/chany_bottom_out[67] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_1__1_/chany_bottom_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[69] -to fpga_top/sb_1__1_/chany_bottom_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_7_[0] -to fpga_top/sb_1__1_/chany_bottom_out[69] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[69] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[70] -to fpga_top/sb_1__1_/chany_bottom_out[69] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_8_[0] -to fpga_top/sb_1__1_/chany_bottom_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[71] -to fpga_top/sb_1__1_/chany_bottom_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[71] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_9_[0] -to fpga_top/sb_1__1_/chany_bottom_out[71] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[72] -to fpga_top/sb_1__1_/chany_bottom_out[71] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_[0] -to fpga_top/sb_1__1_/chany_bottom_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[73] -to fpga_top/sb_1__1_/chany_bottom_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_1__1_/chany_bottom_out[73] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[73] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[74] -to fpga_top/sb_1__1_/chany_bottom_out[73] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_1__1_/chany_bottom_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[75] -to fpga_top/sb_1__1_/chany_bottom_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_4_[0] -to fpga_top/sb_1__1_/chany_bottom_out[75] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[75] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[76] -to fpga_top/sb_1__1_/chany_bottom_out[75] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_[0] -to fpga_top/sb_1__1_/chany_bottom_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[77] -to fpga_top/sb_1__1_/chany_bottom_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_1__1_/chany_bottom_out[77] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[77] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[78] -to fpga_top/sb_1__1_/chany_bottom_out[77] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_7_[0] -to fpga_top/sb_1__1_/chany_bottom_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[79] -to fpga_top/sb_1__1_/chany_bottom_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_8_[0] -to fpga_top/sb_1__1_/chany_bottom_out[79] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[79] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[80] -to fpga_top/sb_1__1_/chany_bottom_out[79] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_9_[0] -to fpga_top/sb_1__1_/chany_bottom_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[81] -to fpga_top/sb_1__1_/chany_bottom_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_[0] -to fpga_top/sb_1__1_/chany_bottom_out[81] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[81] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[82] -to fpga_top/sb_1__1_/chany_bottom_out[81] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_1__1_/chany_bottom_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[83] -to fpga_top/sb_1__1_/chany_bottom_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_1__1_/chany_bottom_out[83] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[83] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[84] -to fpga_top/sb_1__1_/chany_bottom_out[83] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_4_[0] -to fpga_top/sb_1__1_/chany_bottom_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chany_bottom_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[0] -to fpga_top/sb_1__1_/chany_bottom_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[84] -to fpga_top/sb_1__1_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[1] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[1] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[0] -to fpga_top/sb_1__1_/chanx_left_out[1] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[1] -to fpga_top/sb_1__1_/chanx_left_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[3] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[3] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[2] -to fpga_top/sb_1__1_/chanx_left_out[3] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[3] -to fpga_top/sb_1__1_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[5] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[4] -to fpga_top/sb_1__1_/chanx_left_out[5] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[5] -to fpga_top/sb_1__1_/chanx_left_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[7] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[6] -to fpga_top/sb_1__1_/chanx_left_out[7] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[7] -to fpga_top/sb_1__1_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[9] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[8] -to fpga_top/sb_1__1_/chanx_left_out[9] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[9] -to fpga_top/sb_1__1_/chanx_left_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[11] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[10] -to fpga_top/sb_1__1_/chanx_left_out[11] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[11] -to fpga_top/sb_1__1_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[13] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[12] -to fpga_top/sb_1__1_/chanx_left_out[13] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[13] -to fpga_top/sb_1__1_/chanx_left_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[15] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[14] -to fpga_top/sb_1__1_/chanx_left_out[15] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[15] -to fpga_top/sb_1__1_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[16] -to fpga_top/sb_1__1_/chanx_left_out[17] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[17] -to fpga_top/sb_1__1_/chanx_left_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[19] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[18] -to fpga_top/sb_1__1_/chanx_left_out[19] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[19] -to fpga_top/sb_1__1_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[21] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[20] -to fpga_top/sb_1__1_/chanx_left_out[21] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[21] -to fpga_top/sb_1__1_/chanx_left_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[23] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[22] -to fpga_top/sb_1__1_/chanx_left_out[23] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[23] -to fpga_top/sb_1__1_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[25] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[24] -to fpga_top/sb_1__1_/chanx_left_out[25] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[25] -to fpga_top/sb_1__1_/chanx_left_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[27] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[26] -to fpga_top/sb_1__1_/chanx_left_out[27] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[27] -to fpga_top/sb_1__1_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[29] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[28] -to fpga_top/sb_1__1_/chanx_left_out[29] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[29] -to fpga_top/sb_1__1_/chanx_left_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[31] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[30] -to fpga_top/sb_1__1_/chanx_left_out[31] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[31] -to fpga_top/sb_1__1_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[33] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[32] -to fpga_top/sb_1__1_/chanx_left_out[33] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[33] -to fpga_top/sb_1__1_/chanx_left_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[34] -to fpga_top/sb_1__1_/chanx_left_out[35] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[35] -to fpga_top/sb_1__1_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[37] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[36] -to fpga_top/sb_1__1_/chanx_left_out[37] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[37] -to fpga_top/sb_1__1_/chanx_left_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[39] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[38] -to fpga_top/sb_1__1_/chanx_left_out[39] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[39] -to fpga_top/sb_1__1_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[41] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[40] -to fpga_top/sb_1__1_/chanx_left_out[41] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[41] -to fpga_top/sb_1__1_/chanx_left_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[43] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[42] -to fpga_top/sb_1__1_/chanx_left_out[43] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[43] -to fpga_top/sb_1__1_/chanx_left_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[45] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[44] -to fpga_top/sb_1__1_/chanx_left_out[45] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[45] -to fpga_top/sb_1__1_/chanx_left_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[47] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[46] -to fpga_top/sb_1__1_/chanx_left_out[47] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[47] -to fpga_top/sb_1__1_/chanx_left_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[49] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[48] -to fpga_top/sb_1__1_/chanx_left_out[49] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[49] -to fpga_top/sb_1__1_/chanx_left_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[51] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[50] -to fpga_top/sb_1__1_/chanx_left_out[51] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[51] -to fpga_top/sb_1__1_/chanx_left_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[52] -to fpga_top/sb_1__1_/chanx_left_out[53] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[53] -to fpga_top/sb_1__1_/chanx_left_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[55] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[54] -to fpga_top/sb_1__1_/chanx_left_out[55] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[55] -to fpga_top/sb_1__1_/chanx_left_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[57] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[56] -to fpga_top/sb_1__1_/chanx_left_out[57] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[57] -to fpga_top/sb_1__1_/chanx_left_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[59] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[58] -to fpga_top/sb_1__1_/chanx_left_out[59] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[59] -to fpga_top/sb_1__1_/chanx_left_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[61] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[60] -to fpga_top/sb_1__1_/chanx_left_out[61] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[61] -to fpga_top/sb_1__1_/chanx_left_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[63] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[62] -to fpga_top/sb_1__1_/chanx_left_out[63] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[63] -to fpga_top/sb_1__1_/chanx_left_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[65] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[64] -to fpga_top/sb_1__1_/chanx_left_out[65] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[65] -to fpga_top/sb_1__1_/chanx_left_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[67] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[66] -to fpga_top/sb_1__1_/chanx_left_out[67] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[67] -to fpga_top/sb_1__1_/chanx_left_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[69] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[68] -to fpga_top/sb_1__1_/chanx_left_out[69] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[69] -to fpga_top/sb_1__1_/chanx_left_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[70] -to fpga_top/sb_1__1_/chanx_left_out[71] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[71] -to fpga_top/sb_1__1_/chanx_left_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[73] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[72] -to fpga_top/sb_1__1_/chanx_left_out[73] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[73] -to fpga_top/sb_1__1_/chanx_left_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[75] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[74] -to fpga_top/sb_1__1_/chanx_left_out[75] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[75] -to fpga_top/sb_1__1_/chanx_left_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[77] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[76] -to fpga_top/sb_1__1_/chanx_left_out[77] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[77] -to fpga_top/sb_1__1_/chanx_left_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[79] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[78] -to fpga_top/sb_1__1_/chanx_left_out[79] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[79] -to fpga_top/sb_1__1_/chanx_left_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[81] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[80] -to fpga_top/sb_1__1_/chanx_left_out[81] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[81] -to fpga_top/sb_1__1_/chanx_left_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[83] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[82] -to fpga_top/sb_1__1_/chanx_left_out[83] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[83] -to fpga_top/sb_1__1_/chanx_left_out[84] 6.020400151e-11
