#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Apr 24 20:45:54 2023
# Process ID: 18176
# Current directory: D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17220 D:\subirGITHUB\PyroDriver\PyroDriver\PyroDriver\PyroDriver.xpr
# Log file: D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/vivado.log
# Journal file: D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver\vivado.jou
# Running On: DESKTOP-7MCQCFR, OS: Windows, CPU Frequency: 3700 MHz, CPU Physical cores: 12, Host memory: 17082 MB
#-----------------------------------------------------------
start_gui
open_project D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/subirGITHUB/PyroDriver/PyroDriver/ip_repo'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/../Generic/H8834/Firmware/pl3140/pl3140/pl3140.srcs/sources_1/imports/pl3112-zx2/archive_project_summary.txt'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/subirGITHUB/PyroDriver/PyroDriver/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1258.184 ; gain = 264.156
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'serial_out_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'serial_out_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.sim/sim_1/behav/xsim'
"xvhdl --relax -prj serial_out_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/imports/src/ltc2358_pkg.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/system_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/new/control_mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_mux'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/new/pyros_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pyros_state_machine'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/new/serial_out.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serial_out'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/new/ltc2358_pyros.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ltc2358_pyros'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/new/pulse_sequence.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pulse_sequence'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/new/serializer_pyros.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serializer_pyros'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sim_1/new/ltc2358_pyros_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ltc2358_pyros_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sim_1/new/control_mux_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_mux_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sim_1/new/pulse_sequence_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pulse_sequence_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sim_1/new/serializer_pyros_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serializer_pyros_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sim_1/new/pyros_state_machine_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pyros_state_machine_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sim_1/new/serial_out_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serial_out_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot serial_out_tb_behav xil_defaultlib.serial_out_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot serial_out_tb_behav xil_defaultlib.serial_out_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package work.ltc2358_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.serial_out [serial_out_default]
Compiling architecture behavioral of entity xil_defaultlib.serial_out_tb
Built simulation snapshot serial_out_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "serial_out_tb_behav -key {Behavioral:sim_1:Functional:serial_out_tb} -tclbatch {serial_out_tb.tcl} -view {D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/pyros_state_machine_tb_behav.wcfg} -view {D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/serial_out_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/pyros_state_machine_tb_behav.wcfg
WARNING: Simulation object /pyros_state_machine_tb/clk was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/start_pyros was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/rst was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/tactive_pyros was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/width_pyros was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/cont_out_preescaler was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/cont_pyros_total was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/cont_pyros_active was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/data_out_first was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/data_out_second was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/period was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/uut/s_pyro_state was not found in the design.
open_wave_config D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/serial_out_tb_behav.wcfg
source serial_out_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'serial_out_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4ms
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1258.184 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'serial_out_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'serial_out_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.sim/sim_1/behav/xsim'
"xvhdl --relax -prj serial_out_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/imports/src/ltc2358_pkg.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/system_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/new/control_mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_mux'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/new/pyros_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pyros_state_machine'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/new/serial_out.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serial_out'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/new/ltc2358_pyros.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ltc2358_pyros'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/new/pulse_sequence.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pulse_sequence'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/new/serializer_pyros.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serializer_pyros'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sim_1/new/ltc2358_pyros_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ltc2358_pyros_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sim_1/new/control_mux_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_mux_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sim_1/new/pulse_sequence_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pulse_sequence_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sim_1/new/serializer_pyros_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serializer_pyros_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sim_1/new/pyros_state_machine_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pyros_state_machine_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sim_1/new/serial_out_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serial_out_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot serial_out_tb_behav xil_defaultlib.serial_out_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot serial_out_tb_behav xil_defaultlib.serial_out_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package work.ltc2358_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.serial_out [serial_out_default]
Compiling architecture behavioral of entity xil_defaultlib.serial_out_tb
Built simulation snapshot serial_out_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "serial_out_tb_behav -key {Behavioral:sim_1:Functional:serial_out_tb} -tclbatch {serial_out_tb.tcl} -view {D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/pyros_state_machine_tb_behav.wcfg} -view {D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/serial_out_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/pyros_state_machine_tb_behav.wcfg
WARNING: Simulation object /pyros_state_machine_tb/clk was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/start_pyros was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/rst was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/tactive_pyros was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/width_pyros was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/cont_out_preescaler was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/cont_pyros_total was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/cont_pyros_active was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/data_out_first was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/data_out_second was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/period was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/uut/s_pyro_state was not found in the design.
open_wave_config D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/serial_out_tb_behav.wcfg
source serial_out_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'serial_out_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4ms
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1258.184 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'serial_out_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'serial_out_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.sim/sim_1/behav/xsim'
"xvhdl --relax -prj serial_out_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/imports/src/ltc2358_pkg.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/system_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/new/control_mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_mux'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/new/pyros_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pyros_state_machine'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/new/serial_out.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serial_out'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/new/ltc2358_pyros.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ltc2358_pyros'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/new/pulse_sequence.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pulse_sequence'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/new/serializer_pyros.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serializer_pyros'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sim_1/new/ltc2358_pyros_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ltc2358_pyros_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sim_1/new/control_mux_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_mux_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sim_1/new/pulse_sequence_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pulse_sequence_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sim_1/new/serializer_pyros_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serializer_pyros_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sim_1/new/pyros_state_machine_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pyros_state_machine_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sim_1/new/serial_out_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serial_out_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot serial_out_tb_behav xil_defaultlib.serial_out_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot serial_out_tb_behav xil_defaultlib.serial_out_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package work.ltc2358_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.serial_out [serial_out_default]
Compiling architecture behavioral of entity xil_defaultlib.serial_out_tb
Built simulation snapshot serial_out_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "serial_out_tb_behav -key {Behavioral:sim_1:Functional:serial_out_tb} -tclbatch {serial_out_tb.tcl} -view {D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/pyros_state_machine_tb_behav.wcfg} -view {D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/serial_out_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/pyros_state_machine_tb_behav.wcfg
WARNING: Simulation object /pyros_state_machine_tb/clk was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/start_pyros was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/rst was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/tactive_pyros was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/width_pyros was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/cont_out_preescaler was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/cont_pyros_total was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/cont_pyros_active was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/data_out_first was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/data_out_second was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/period was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/uut/s_pyro_state was not found in the design.
open_wave_config D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/serial_out_tb_behav.wcfg
source serial_out_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'serial_out_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4ms
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1258.184 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'serial_out_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'serial_out_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.sim/sim_1/behav/xsim'
"xvhdl --relax -prj serial_out_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/imports/src/ltc2358_pkg.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/system_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/new/control_mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_mux'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/new/pyros_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pyros_state_machine'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/new/serial_out.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serial_out'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/new/ltc2358_pyros.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ltc2358_pyros'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/new/pulse_sequence.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pulse_sequence'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/new/serializer_pyros.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serializer_pyros'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sim_1/new/ltc2358_pyros_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ltc2358_pyros_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sim_1/new/control_mux_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_mux_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sim_1/new/pulse_sequence_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pulse_sequence_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sim_1/new/serializer_pyros_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serializer_pyros_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sim_1/new/pyros_state_machine_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pyros_state_machine_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sim_1/new/serial_out_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serial_out_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot serial_out_tb_behav xil_defaultlib.serial_out_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot serial_out_tb_behav xil_defaultlib.serial_out_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package work.ltc2358_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.serial_out [serial_out_default]
Compiling architecture behavioral of entity xil_defaultlib.serial_out_tb
Built simulation snapshot serial_out_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "serial_out_tb_behav -key {Behavioral:sim_1:Functional:serial_out_tb} -tclbatch {serial_out_tb.tcl} -view {D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/pyros_state_machine_tb_behav.wcfg} -view {D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/serial_out_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/pyros_state_machine_tb_behav.wcfg
WARNING: Simulation object /pyros_state_machine_tb/clk was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/start_pyros was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/rst was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/tactive_pyros was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/width_pyros was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/cont_out_preescaler was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/cont_pyros_total was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/cont_pyros_active was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/data_out_first was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/data_out_second was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/period was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/uut/s_pyro_state was not found in the design.
open_wave_config D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/serial_out_tb_behav.wcfg
source serial_out_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'serial_out_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4ms
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1258.184 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'serial_out_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'serial_out_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.sim/sim_1/behav/xsim'
"xvhdl --relax -prj serial_out_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/imports/src/ltc2358_pkg.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/system_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/new/control_mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_mux'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/new/pyros_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pyros_state_machine'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/new/serial_out.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serial_out'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/new/ltc2358_pyros.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ltc2358_pyros'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/new/pulse_sequence.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pulse_sequence'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/new/serializer_pyros.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serializer_pyros'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sim_1/new/ltc2358_pyros_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ltc2358_pyros_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sim_1/new/control_mux_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_mux_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sim_1/new/pulse_sequence_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pulse_sequence_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sim_1/new/serializer_pyros_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serializer_pyros_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sim_1/new/pyros_state_machine_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pyros_state_machine_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sim_1/new/serial_out_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serial_out_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot serial_out_tb_behav xil_defaultlib.serial_out_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot serial_out_tb_behav xil_defaultlib.serial_out_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package work.ltc2358_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.serial_out [serial_out_default]
Compiling architecture behavioral of entity xil_defaultlib.serial_out_tb
Built simulation snapshot serial_out_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "serial_out_tb_behav -key {Behavioral:sim_1:Functional:serial_out_tb} -tclbatch {serial_out_tb.tcl} -view {D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/pyros_state_machine_tb_behav.wcfg} -view {D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/serial_out_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/pyros_state_machine_tb_behav.wcfg
WARNING: Simulation object /pyros_state_machine_tb/clk was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/start_pyros was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/rst was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/tactive_pyros was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/width_pyros was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/cont_out_preescaler was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/cont_pyros_total was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/cont_pyros_active was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/data_out_first was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/data_out_second was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/period was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/uut/s_pyro_state was not found in the design.
open_wave_config D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/serial_out_tb_behav.wcfg
source serial_out_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'serial_out_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4ms
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1258.184 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'serial_out_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'serial_out_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.sim/sim_1/behav/xsim'
"xvhdl --relax -prj serial_out_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/imports/src/ltc2358_pkg.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/system_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/new/control_mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_mux'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/new/pyros_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pyros_state_machine'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/new/serial_out.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serial_out'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/new/ltc2358_pyros.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ltc2358_pyros'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/new/pulse_sequence.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pulse_sequence'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/new/serializer_pyros.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serializer_pyros'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sim_1/new/ltc2358_pyros_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ltc2358_pyros_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sim_1/new/control_mux_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_mux_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sim_1/new/pulse_sequence_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pulse_sequence_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sim_1/new/serializer_pyros_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serializer_pyros_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sim_1/new/pyros_state_machine_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pyros_state_machine_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sim_1/new/serial_out_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serial_out_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot serial_out_tb_behav xil_defaultlib.serial_out_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot serial_out_tb_behav xil_defaultlib.serial_out_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package work.ltc2358_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.serial_out [serial_out_default]
Compiling architecture behavioral of entity xil_defaultlib.serial_out_tb
Built simulation snapshot serial_out_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1258.184 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "serial_out_tb_behav -key {Behavioral:sim_1:Functional:serial_out_tb} -tclbatch {serial_out_tb.tcl} -view {D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/pyros_state_machine_tb_behav.wcfg} -view {D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/serial_out_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/pyros_state_machine_tb_behav.wcfg
WARNING: Simulation object /pyros_state_machine_tb/clk was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/start_pyros was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/rst was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/tactive_pyros was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/width_pyros was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/cont_out_preescaler was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/cont_pyros_total was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/cont_pyros_active was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/data_out_first was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/data_out_second was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/period was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/uut/s_pyro_state was not found in the design.
open_wave_config D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/serial_out_tb_behav.wcfg
source serial_out_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'serial_out_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4ms
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1258.184 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'serial_out_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'serial_out_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.sim/sim_1/behav/xsim'
"xvhdl --relax -prj serial_out_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/imports/src/ltc2358_pkg.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/system_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/new/control_mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_mux'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/new/pyros_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pyros_state_machine'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/new/serial_out.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serial_out'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/new/ltc2358_pyros.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ltc2358_pyros'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/new/pulse_sequence.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pulse_sequence'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/new/serializer_pyros.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serializer_pyros'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sim_1/new/ltc2358_pyros_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ltc2358_pyros_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sim_1/new/control_mux_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_mux_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sim_1/new/pulse_sequence_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pulse_sequence_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sim_1/new/serializer_pyros_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serializer_pyros_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sim_1/new/pyros_state_machine_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pyros_state_machine_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sim_1/new/serial_out_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serial_out_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot serial_out_tb_behav xil_defaultlib.serial_out_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot serial_out_tb_behav xil_defaultlib.serial_out_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package work.ltc2358_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.serial_out [serial_out_default]
Compiling architecture behavioral of entity xil_defaultlib.serial_out_tb
Built simulation snapshot serial_out_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "serial_out_tb_behav -key {Behavioral:sim_1:Functional:serial_out_tb} -tclbatch {serial_out_tb.tcl} -view {D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/pyros_state_machine_tb_behav.wcfg} -view {D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/serial_out_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/pyros_state_machine_tb_behav.wcfg
WARNING: Simulation object /pyros_state_machine_tb/clk was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/start_pyros was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/rst was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/tactive_pyros was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/width_pyros was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/cont_out_preescaler was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/cont_pyros_total was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/cont_pyros_active was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/data_out_first was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/data_out_second was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/period was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/uut/s_pyro_state was not found in the design.
open_wave_config D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/serial_out_tb_behav.wcfg
source serial_out_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'serial_out_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4ms
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1258.184 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'serial_out_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'serial_out_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.sim/sim_1/behav/xsim'
"xvhdl --relax -prj serial_out_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/imports/src/ltc2358_pkg.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/system_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/new/control_mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_mux'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/new/pyros_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pyros_state_machine'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/new/serial_out.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serial_out'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/new/ltc2358_pyros.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ltc2358_pyros'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/new/pulse_sequence.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pulse_sequence'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sources_1/new/serializer_pyros.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serializer_pyros'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sim_1/new/ltc2358_pyros_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ltc2358_pyros_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sim_1/new/control_mux_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_mux_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sim_1/new/pulse_sequence_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pulse_sequence_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sim_1/new/serializer_pyros_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serializer_pyros_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sim_1/new/pyros_state_machine_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pyros_state_machine_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.srcs/sim_1/new/serial_out_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serial_out_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot serial_out_tb_behav xil_defaultlib.serial_out_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot serial_out_tb_behav xil_defaultlib.serial_out_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package work.ltc2358_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.serial_out [serial_out_default]
Compiling architecture behavioral of entity xil_defaultlib.serial_out_tb
Built simulation snapshot serial_out_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/PyroDriver.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "serial_out_tb_behav -key {Behavioral:sim_1:Functional:serial_out_tb} -tclbatch {serial_out_tb.tcl} -view {D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/pyros_state_machine_tb_behav.wcfg} -view {D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/serial_out_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/pyros_state_machine_tb_behav.wcfg
WARNING: Simulation object /pyros_state_machine_tb/clk was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/start_pyros was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/rst was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/tactive_pyros was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/width_pyros was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/cont_out_preescaler was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/cont_pyros_total was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/cont_pyros_active was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/data_out_first was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/data_out_second was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/period was not found in the design.
WARNING: Simulation object /pyros_state_machine_tb/uut/s_pyro_state was not found in the design.
open_wave_config D:/subirGITHUB/PyroDriver/PyroDriver/PyroDriver/serial_out_tb_behav.wcfg
source serial_out_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'serial_out_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4ms
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1258.184 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 24 21:22:41 2023...
