{
    "DESIGN_NAME": "MIPS16",
    "VERILOG_FILES": "dir::src/MIPS16.v",
    "CLOCK_PERIOD": 10,
    "CLOCK_PORT": "clk",
    "CLOCK_NET": "clk",
    "FP_CORE_UTIL": 45,
    "DIODE_INSERTION_STRATEGY": 4,
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg"
}