// Seed: 2271205138
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  static id_5(
      .id_0(id_4), .id_1(1'b0)
  );
  wire id_6;
endmodule
module module_1 (
    output logic id_0,
    input supply0 id_1,
    input tri1 id_2,
    input tri0 id_3,
    input wand id_4
);
  wire id_6;
  module_0(
      id_6, id_6, id_6, id_6
  );
  initial begin
    id_0 <= id_4 | id_6;
  end
endmodule
