// Seed: 890382355
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    output logic id_0,
    input tri id_1,
    output tri id_2,
    input supply1 id_3,
    output wire id_4,
    input wire id_5,
    output tri1 id_6,
    output supply1 id_7,
    output supply0 id_8,
    input uwire id_9,
    input uwire id_10,
    output uwire id_11,
    input wor id_12,
    output wor id_13
);
  uwire id_15, id_16, id_17, id_18, id_19 = 1;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_17
  );
  always @(id_19) id_0 <= 1;
endmodule
